//===- TableGen'erated file -------------------------------------*- C++ -*-===//
//
// DAG Instruction Selector for the ARM target
//
// Automatically generated file, do not edit!
//
//===----------------------------------------------------------------------===//

// *** NOTE: This file is #included into the middle of the target
// *** instruction selector class.  These functions are really methods.

// The main instruction selector code.
SDNode *SelectCode(SDNode *N) {
  // Opcodes are emitted as 2 bytes, TARGET_OPCODE handles this.
  #define TARGET_OPCODE(X) X & 255, unsigned(X) >> 8
  static const unsigned char MatcherTable[] = {
/*0*/     OPC_SwitchOpcode /*135 cases */, 45|128,91/*11693*/,  TARGET_OPCODE(ISD::OR),// ->11698
/*5*/       OPC_Scope, 93|128,62/*8029*/, /*->8037*/ // 15 children in Scope
/*8*/         OPC_MoveChild, 0,
/*10*/        OPC_Scope, 118|128,8/*1142*/, /*->1155*/ // 13 children in Scope
/*13*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*16*/          OPC_MoveChild, 0,
/*18*/          OPC_CheckOpcode, TARGET_OPCODE(ISD::SRL),
/*21*/          OPC_RecordChild0, // #0 = $src
/*22*/          OPC_MoveChild, 1,
/*24*/          OPC_CheckInteger, 8, 
/*26*/          OPC_CheckType, MVT::i32,
/*28*/          OPC_MoveParent,
/*29*/          OPC_MoveParent,
/*30*/          OPC_MoveParent,
/*31*/          OPC_MoveChild, 1,
/*33*/          OPC_CheckOpcode, TARGET_OPCODE(ISD::OR),
/*36*/          OPC_MoveChild, 0,
/*38*/          OPC_Scope, 16|128,1/*144*/, /*->185*/ // 5 children in Scope
/*41*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*45*/            OPC_MoveChild, 0,
/*47*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*50*/            OPC_MoveChild, 0,
/*52*/            OPC_CheckSame, 0,
/*54*/            OPC_MoveParent,
/*55*/            OPC_MoveChild, 1,
/*57*/            OPC_CheckInteger, 8, 
/*59*/            OPC_CheckType, MVT::i32,
/*61*/            OPC_MoveParent,
/*62*/            OPC_MoveParent,
/*63*/            OPC_MoveParent,
/*64*/            OPC_MoveChild, 1,
/*66*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::OR),
/*69*/            OPC_MoveChild, 0,
/*71*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*76*/            OPC_MoveChild, 0,
/*78*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SRL),
/*81*/            OPC_MoveChild, 0,
/*83*/            OPC_CheckSame, 0,
/*85*/            OPC_MoveParent,
/*86*/            OPC_MoveChild, 1,
/*88*/            OPC_CheckInteger, 8, 
/*90*/            OPC_CheckType, MVT::i32,
/*92*/            OPC_MoveParent,
/*93*/            OPC_MoveParent,
/*94*/            OPC_MoveParent,
/*95*/            OPC_MoveChild, 1,
/*97*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*103*/           OPC_MoveChild, 0,
/*105*/           OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*108*/           OPC_MoveChild, 0,
/*110*/           OPC_CheckSame, 0,
/*112*/           OPC_MoveParent,
/*113*/           OPC_MoveChild, 1,
/*115*/           OPC_CheckInteger, 8, 
/*117*/           OPC_CheckType, MVT::i32,
/*119*/           OPC_MoveParent,
/*120*/           OPC_MoveParent,
/*121*/           OPC_MoveParent,
/*122*/           OPC_MoveParent,
/*123*/           OPC_MoveParent,
/*124*/           OPC_CheckType, MVT::i32,
/*126*/           OPC_Scope, 18, /*->146*/ // 3 children in Scope
/*128*/             OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*130*/             OPC_EmitInteger, MVT::i32, 14, 
/*133*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*136*/             OPC_MorphNodeTo, TARGET_OPCODE(ARM::REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 GPR:i32:$src, 8:i32), 255:i32), (or:i32 (and:i32 (shl:i32 GPR:i32:$src, 8:i32), 65280:i32), (or:i32 (and:i32 (srl:i32 GPR:i32:$src, 8:i32), 16711680:i32), (and:i32 (shl:i32 GPR:i32:$src, 8:i32), 4278190080:i32)))) - Complexity = 73
                    // Dst: (REV16:i32 GPR:i32:$src)
/*146*/           /*Scope*/ 18, /*->165*/
/*147*/             OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*149*/             OPC_EmitInteger, MVT::i32, 14, 
/*152*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*155*/             OPC_MorphNodeTo, TARGET_OPCODE(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 tGPR:i32:$src, 8:i32), 255:i32), (or:i32 (and:i32 (shl:i32 tGPR:i32:$src, 8:i32), 65280:i32), (or:i32 (and:i32 (srl:i32 tGPR:i32:$src, 8:i32), 16711680:i32), (and:i32 (shl:i32 tGPR:i32:$src, 8:i32), 4278190080:i32)))) - Complexity = 73
                    // Dst: (tREV16:i32 tGPR:i32:$src)
/*165*/           /*Scope*/ 18, /*->184*/
/*166*/             OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*168*/             OPC_EmitInteger, MVT::i32, 14, 
/*171*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*174*/             OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 rGPR:i32:$src, 8:i32), 255:i32), (or:i32 (and:i32 (shl:i32 rGPR:i32:$src, 8:i32), 65280:i32), (or:i32 (and:i32 (srl:i32 rGPR:i32:$src, 8:i32), 16711680:i32), (and:i32 (shl:i32 rGPR:i32:$src, 8:i32), 4278190080:i32)))) - Complexity = 73
                    // Dst: (t2REV16:i32 rGPR:i32:$src)
/*184*/           0, /*End of Scope*/
/*185*/         /*Scope*/ 118|128,3/*502*/, /*->689*/
/*187*/           OPC_CheckOpcode, TARGET_OPCODE(ISD::OR),
/*190*/           OPC_MoveChild, 0,
/*192*/           OPC_Scope, 98, /*->292*/ // 5 children in Scope
/*194*/             OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*199*/             OPC_MoveChild, 0,
/*201*/             OPC_CheckOpcode, TARGET_OPCODE(ISD::SRL),
/*204*/             OPC_MoveChild, 0,
/*206*/             OPC_CheckSame, 0,
/*208*/             OPC_MoveParent,
/*209*/             OPC_MoveChild, 1,
/*211*/             OPC_CheckInteger, 8, 
/*213*/             OPC_CheckType, MVT::i32,
/*215*/             OPC_MoveParent,
/*216*/             OPC_MoveParent,
/*217*/             OPC_MoveParent,
/*218*/             OPC_MoveChild, 1,
/*220*/             OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*224*/             OPC_MoveChild, 0,
/*226*/             OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*229*/             OPC_MoveChild, 0,
/*231*/             OPC_CheckSame, 0,
/*233*/             OPC_MoveParent,
/*234*/             OPC_MoveChild, 1,
/*236*/             OPC_CheckInteger, 8, 
/*238*/             OPC_CheckType, MVT::i32,
/*240*/             OPC_MoveParent,
/*241*/             OPC_MoveParent,
/*242*/             OPC_MoveParent,
/*243*/             OPC_MoveParent,
/*244*/             OPC_MoveChild, 1,
/*246*/             OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*252*/             OPC_MoveChild, 0,
/*254*/             OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*257*/             OPC_MoveChild, 0,
/*259*/             OPC_CheckSame, 0,
/*261*/             OPC_MoveParent,
/*262*/             OPC_MoveChild, 1,
/*264*/             OPC_CheckInteger, 8, 
/*266*/             OPC_CheckType, MVT::i32,
/*268*/             OPC_MoveParent,
/*269*/             OPC_MoveParent,
/*270*/             OPC_MoveParent,
/*271*/             OPC_MoveParent,
/*272*/             OPC_CheckType, MVT::i32,
/*274*/             OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*276*/             OPC_EmitInteger, MVT::i32, 14, 
/*279*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*282*/             OPC_MorphNodeTo, TARGET_OPCODE(ARM::REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 GPR:i32:$src, 8:i32), 255:i32), (or:i32 (or:i32 (and:i32 (srl:i32 GPR:i32:$src, 8:i32), 16711680:i32), (and:i32 (shl:i32 GPR:i32:$src, 8:i32), 65280:i32)), (and:i32 (shl:i32 GPR:i32:$src, 8:i32), 4278190080:i32))) - Complexity = 73
                    // Dst: (REV16:i32 GPR:i32:$src)
/*292*/           /*Scope*/ 98, /*->391*/
/*293*/             OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*297*/             OPC_MoveChild, 0,
/*299*/             OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*302*/             OPC_MoveChild, 0,
/*304*/             OPC_CheckSame, 0,
/*306*/             OPC_MoveParent,
/*307*/             OPC_MoveChild, 1,
/*309*/             OPC_CheckInteger, 8, 
/*311*/             OPC_CheckType, MVT::i32,
/*313*/             OPC_MoveParent,
/*314*/             OPC_MoveParent,
/*315*/             OPC_MoveParent,
/*316*/             OPC_MoveChild, 1,
/*318*/             OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*324*/             OPC_MoveChild, 0,
/*326*/             OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*329*/             OPC_MoveChild, 0,
/*331*/             OPC_CheckSame, 0,
/*333*/             OPC_MoveParent,
/*334*/             OPC_MoveChild, 1,
/*336*/             OPC_CheckInteger, 8, 
/*338*/             OPC_CheckType, MVT::i32,
/*340*/             OPC_MoveParent,
/*341*/             OPC_MoveParent,
/*342*/             OPC_MoveParent,
/*343*/             OPC_MoveParent,
/*344*/             OPC_MoveChild, 1,
/*346*/             OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*351*/             OPC_MoveChild, 0,
/*353*/             OPC_CheckOpcode, TARGET_OPCODE(ISD::SRL),
/*356*/             OPC_MoveChild, 0,
/*358*/             OPC_CheckSame, 0,
/*360*/             OPC_MoveParent,
/*361*/             OPC_MoveChild, 1,
/*363*/             OPC_CheckInteger, 8, 
/*365*/             OPC_CheckType, MVT::i32,
/*367*/             OPC_MoveParent,
/*368*/             OPC_MoveParent,
/*369*/             OPC_MoveParent,
/*370*/             OPC_MoveParent,
/*371*/             OPC_CheckType, MVT::i32,
/*373*/             OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*375*/             OPC_EmitInteger, MVT::i32, 14, 
/*378*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*381*/             OPC_MorphNodeTo, TARGET_OPCODE(ARM::REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 GPR:i32:$src, 8:i32), 255:i32), (or:i32 (or:i32 (and:i32 (shl:i32 GPR:i32:$src, 8:i32), 65280:i32), (and:i32 (shl:i32 GPR:i32:$src, 8:i32), 4278190080:i32)), (and:i32 (srl:i32 GPR:i32:$src, 8:i32), 16711680:i32))) - Complexity = 73
                    // Dst: (REV16:i32 GPR:i32:$src)
/*391*/           /*Scope*/ 98, /*->490*/
/*392*/             OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*398*/             OPC_MoveChild, 0,
/*400*/             OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*403*/             OPC_MoveChild, 0,
/*405*/             OPC_CheckSame, 0,
/*407*/             OPC_MoveParent,
/*408*/             OPC_MoveChild, 1,
/*410*/             OPC_CheckInteger, 8, 
/*412*/             OPC_CheckType, MVT::i32,
/*414*/             OPC_MoveParent,
/*415*/             OPC_MoveParent,
/*416*/             OPC_MoveParent,
/*417*/             OPC_MoveChild, 1,
/*419*/             OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*423*/             OPC_MoveChild, 0,
/*425*/             OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*428*/             OPC_MoveChild, 0,
/*430*/             OPC_CheckSame, 0,
/*432*/             OPC_MoveParent,
/*433*/             OPC_MoveChild, 1,
/*435*/             OPC_CheckInteger, 8, 
/*437*/             OPC_CheckType, MVT::i32,
/*439*/             OPC_MoveParent,
/*440*/             OPC_MoveParent,
/*441*/             OPC_MoveParent,
/*442*/             OPC_MoveParent,
/*443*/             OPC_MoveChild, 1,
/*445*/             OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*450*/             OPC_MoveChild, 0,
/*452*/             OPC_CheckOpcode, TARGET_OPCODE(ISD::SRL),
/*455*/             OPC_MoveChild, 0,
/*457*/             OPC_CheckSame, 0,
/*459*/             OPC_MoveParent,
/*460*/             OPC_MoveChild, 1,
/*462*/             OPC_CheckInteger, 8, 
/*464*/             OPC_CheckType, MVT::i32,
/*466*/             OPC_MoveParent,
/*467*/             OPC_MoveParent,
/*468*/             OPC_MoveParent,
/*469*/             OPC_MoveParent,
/*470*/             OPC_CheckType, MVT::i32,
/*472*/             OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*474*/             OPC_EmitInteger, MVT::i32, 14, 
/*477*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*480*/             OPC_MorphNodeTo, TARGET_OPCODE(ARM::REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 GPR:i32:$src, 8:i32), 255:i32), (or:i32 (or:i32 (and:i32 (shl:i32 GPR:i32:$src, 8:i32), 4278190080:i32), (and:i32 (shl:i32 GPR:i32:$src, 8:i32), 65280:i32)), (and:i32 (srl:i32 GPR:i32:$src, 8:i32), 16711680:i32))) - Complexity = 73
                    // Dst: (REV16:i32 GPR:i32:$src)
/*490*/           /*Scope*/ 98, /*->589*/
/*491*/             OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*496*/             OPC_MoveChild, 0,
/*498*/             OPC_CheckOpcode, TARGET_OPCODE(ISD::SRL),
/*501*/             OPC_MoveChild, 0,
/*503*/             OPC_CheckSame, 0,
/*505*/             OPC_MoveParent,
/*506*/             OPC_MoveChild, 1,
/*508*/             OPC_CheckInteger, 8, 
/*510*/             OPC_CheckType, MVT::i32,
/*512*/             OPC_MoveParent,
/*513*/             OPC_MoveParent,
/*514*/             OPC_MoveParent,
/*515*/             OPC_MoveChild, 1,
/*517*/             OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*523*/             OPC_MoveChild, 0,
/*525*/             OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*528*/             OPC_MoveChild, 0,
/*530*/             OPC_CheckSame, 0,
/*532*/             OPC_MoveParent,
/*533*/             OPC_MoveChild, 1,
/*535*/             OPC_CheckInteger, 8, 
/*537*/             OPC_CheckType, MVT::i32,
/*539*/             OPC_MoveParent,
/*540*/             OPC_MoveParent,
/*541*/             OPC_MoveParent,
/*542*/             OPC_MoveParent,
/*543*/             OPC_MoveChild, 1,
/*545*/             OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*549*/             OPC_MoveChild, 0,
/*551*/             OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*554*/             OPC_MoveChild, 0,
/*556*/             OPC_CheckSame, 0,
/*558*/             OPC_MoveParent,
/*559*/             OPC_MoveChild, 1,
/*561*/             OPC_CheckInteger, 8, 
/*563*/             OPC_CheckType, MVT::i32,
/*565*/             OPC_MoveParent,
/*566*/             OPC_MoveParent,
/*567*/             OPC_MoveParent,
/*568*/             OPC_MoveParent,
/*569*/             OPC_CheckType, MVT::i32,
/*571*/             OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*573*/             OPC_EmitInteger, MVT::i32, 14, 
/*576*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*579*/             OPC_MorphNodeTo, TARGET_OPCODE(ARM::REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 GPR:i32:$src, 8:i32), 255:i32), (or:i32 (or:i32 (and:i32 (srl:i32 GPR:i32:$src, 8:i32), 16711680:i32), (and:i32 (shl:i32 GPR:i32:$src, 8:i32), 4278190080:i32)), (and:i32 (shl:i32 GPR:i32:$src, 8:i32), 65280:i32))) - Complexity = 73
                    // Dst: (REV16:i32 GPR:i32:$src)
/*589*/           /*Scope*/ 98, /*->688*/
/*590*/             OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*596*/             OPC_MoveChild, 0,
/*598*/             OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*601*/             OPC_MoveChild, 0,
/*603*/             OPC_CheckSame, 0,
/*605*/             OPC_MoveParent,
/*606*/             OPC_MoveChild, 1,
/*608*/             OPC_CheckInteger, 8, 
/*610*/             OPC_CheckType, MVT::i32,
/*612*/             OPC_MoveParent,
/*613*/             OPC_MoveParent,
/*614*/             OPC_MoveParent,
/*615*/             OPC_MoveChild, 1,
/*617*/             OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*622*/             OPC_MoveChild, 0,
/*624*/             OPC_CheckOpcode, TARGET_OPCODE(ISD::SRL),
/*627*/             OPC_MoveChild, 0,
/*629*/             OPC_CheckSame, 0,
/*631*/             OPC_MoveParent,
/*632*/             OPC_MoveChild, 1,
/*634*/             OPC_CheckInteger, 8, 
/*636*/             OPC_CheckType, MVT::i32,
/*638*/             OPC_MoveParent,
/*639*/             OPC_MoveParent,
/*640*/             OPC_MoveParent,
/*641*/             OPC_MoveParent,
/*642*/             OPC_MoveChild, 1,
/*644*/             OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*648*/             OPC_MoveChild, 0,
/*650*/             OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*653*/             OPC_MoveChild, 0,
/*655*/             OPC_CheckSame, 0,
/*657*/             OPC_MoveParent,
/*658*/             OPC_MoveChild, 1,
/*660*/             OPC_CheckInteger, 8, 
/*662*/             OPC_CheckType, MVT::i32,
/*664*/             OPC_MoveParent,
/*665*/             OPC_MoveParent,
/*666*/             OPC_MoveParent,
/*667*/             OPC_MoveParent,
/*668*/             OPC_CheckType, MVT::i32,
/*670*/             OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*672*/             OPC_EmitInteger, MVT::i32, 14, 
/*675*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*678*/             OPC_MorphNodeTo, TARGET_OPCODE(ARM::REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 GPR:i32:$src, 8:i32), 255:i32), (or:i32 (or:i32 (and:i32 (shl:i32 GPR:i32:$src, 8:i32), 4278190080:i32), (and:i32 (srl:i32 GPR:i32:$src, 8:i32), 16711680:i32)), (and:i32 (shl:i32 GPR:i32:$src, 8:i32), 65280:i32))) - Complexity = 73
                    // Dst: (REV16:i32 GPR:i32:$src)
/*688*/           0, /*End of Scope*/
/*689*/         /*Scope*/ 50|128,1/*178*/, /*->869*/
/*691*/           OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*697*/           OPC_MoveChild, 0,
/*699*/           OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*702*/           OPC_MoveChild, 0,
/*704*/           OPC_CheckSame, 0,
/*706*/           OPC_MoveParent,
/*707*/           OPC_MoveChild, 1,
/*709*/           OPC_CheckInteger, 8, 
/*711*/           OPC_CheckType, MVT::i32,
/*713*/           OPC_MoveParent,
/*714*/           OPC_MoveParent,
/*715*/           OPC_MoveParent,
/*716*/           OPC_MoveChild, 1,
/*718*/           OPC_CheckOpcode, TARGET_OPCODE(ISD::OR),
/*721*/           OPC_MoveChild, 0,
/*723*/           OPC_Scope, 71, /*->796*/ // 2 children in Scope
/*725*/             OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*729*/             OPC_MoveChild, 0,
/*731*/             OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*734*/             OPC_MoveChild, 0,
/*736*/             OPC_CheckSame, 0,
/*738*/             OPC_MoveParent,
/*739*/             OPC_MoveChild, 1,
/*741*/             OPC_CheckInteger, 8, 
/*743*/             OPC_CheckType, MVT::i32,
/*745*/             OPC_MoveParent,
/*746*/             OPC_MoveParent,
/*747*/             OPC_MoveParent,
/*748*/             OPC_MoveChild, 1,
/*750*/             OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*755*/             OPC_MoveChild, 0,
/*757*/             OPC_CheckOpcode, TARGET_OPCODE(ISD::SRL),
/*760*/             OPC_MoveChild, 0,
/*762*/             OPC_CheckSame, 0,
/*764*/             OPC_MoveParent,
/*765*/             OPC_MoveChild, 1,
/*767*/             OPC_CheckInteger, 8, 
/*769*/             OPC_CheckType, MVT::i32,
/*771*/             OPC_MoveParent,
/*772*/             OPC_MoveParent,
/*773*/             OPC_MoveParent,
/*774*/             OPC_MoveParent,
/*775*/             OPC_MoveParent,
/*776*/             OPC_CheckType, MVT::i32,
/*778*/             OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*780*/             OPC_EmitInteger, MVT::i32, 14, 
/*783*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*786*/             OPC_MorphNodeTo, TARGET_OPCODE(ARM::REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 GPR:i32:$src, 8:i32), 255:i32), (or:i32 (and:i32 (shl:i32 GPR:i32:$src, 8:i32), 4278190080:i32), (or:i32 (and:i32 (shl:i32 GPR:i32:$src, 8:i32), 65280:i32), (and:i32 (srl:i32 GPR:i32:$src, 8:i32), 16711680:i32)))) - Complexity = 73
                    // Dst: (REV16:i32 GPR:i32:$src)
/*796*/           /*Scope*/ 71, /*->868*/
/*797*/             OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*802*/             OPC_MoveChild, 0,
/*804*/             OPC_CheckOpcode, TARGET_OPCODE(ISD::SRL),
/*807*/             OPC_MoveChild, 0,
/*809*/             OPC_CheckSame, 0,
/*811*/             OPC_MoveParent,
/*812*/             OPC_MoveChild, 1,
/*814*/             OPC_CheckInteger, 8, 
/*816*/             OPC_CheckType, MVT::i32,
/*818*/             OPC_MoveParent,
/*819*/             OPC_MoveParent,
/*820*/             OPC_MoveParent,
/*821*/             OPC_MoveChild, 1,
/*823*/             OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*827*/             OPC_MoveChild, 0,
/*829*/             OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*832*/             OPC_MoveChild, 0,
/*834*/             OPC_CheckSame, 0,
/*836*/             OPC_MoveParent,
/*837*/             OPC_MoveChild, 1,
/*839*/             OPC_CheckInteger, 8, 
/*841*/             OPC_CheckType, MVT::i32,
/*843*/             OPC_MoveParent,
/*844*/             OPC_MoveParent,
/*845*/             OPC_MoveParent,
/*846*/             OPC_MoveParent,
/*847*/             OPC_MoveParent,
/*848*/             OPC_CheckType, MVT::i32,
/*850*/             OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*852*/             OPC_EmitInteger, MVT::i32, 14, 
/*855*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*858*/             OPC_MorphNodeTo, TARGET_OPCODE(ARM::REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 GPR:i32:$src, 8:i32), 255:i32), (or:i32 (and:i32 (shl:i32 GPR:i32:$src, 8:i32), 4278190080:i32), (or:i32 (and:i32 (srl:i32 GPR:i32:$src, 8:i32), 16711680:i32), (and:i32 (shl:i32 GPR:i32:$src, 8:i32), 65280:i32)))) - Complexity = 73
                    // Dst: (REV16:i32 GPR:i32:$src)
/*868*/           0, /*End of Scope*/
/*869*/         /*Scope*/ 51|128,1/*179*/, /*->1050*/
/*871*/           OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*876*/           OPC_MoveChild, 0,
/*878*/           OPC_CheckOpcode, TARGET_OPCODE(ISD::SRL),
/*881*/           OPC_MoveChild, 0,
/*883*/           OPC_CheckSame, 0,
/*885*/           OPC_MoveParent,
/*886*/           OPC_MoveChild, 1,
/*888*/           OPC_CheckInteger, 8, 
/*890*/           OPC_CheckType, MVT::i32,
/*892*/           OPC_MoveParent,
/*893*/           OPC_MoveParent,
/*894*/           OPC_MoveParent,
/*895*/           OPC_MoveChild, 1,
/*897*/           OPC_CheckOpcode, TARGET_OPCODE(ISD::OR),
/*900*/           OPC_MoveChild, 0,
/*902*/           OPC_Scope, 72, /*->976*/ // 2 children in Scope
/*904*/             OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*908*/             OPC_MoveChild, 0,
/*910*/             OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*913*/             OPC_MoveChild, 0,
/*915*/             OPC_CheckSame, 0,
/*917*/             OPC_MoveParent,
/*918*/             OPC_MoveChild, 1,
/*920*/             OPC_CheckInteger, 8, 
/*922*/             OPC_CheckType, MVT::i32,
/*924*/             OPC_MoveParent,
/*925*/             OPC_MoveParent,
/*926*/             OPC_MoveParent,
/*927*/             OPC_MoveChild, 1,
/*929*/             OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*935*/             OPC_MoveChild, 0,
/*937*/             OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*940*/             OPC_MoveChild, 0,
/*942*/             OPC_CheckSame, 0,
/*944*/             OPC_MoveParent,
/*945*/             OPC_MoveChild, 1,
/*947*/             OPC_CheckInteger, 8, 
/*949*/             OPC_CheckType, MVT::i32,
/*951*/             OPC_MoveParent,
/*952*/             OPC_MoveParent,
/*953*/             OPC_MoveParent,
/*954*/             OPC_MoveParent,
/*955*/             OPC_MoveParent,
/*956*/             OPC_CheckType, MVT::i32,
/*958*/             OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*960*/             OPC_EmitInteger, MVT::i32, 14, 
/*963*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*966*/             OPC_MorphNodeTo, TARGET_OPCODE(ARM::REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 GPR:i32:$src, 8:i32), 255:i32), (or:i32 (and:i32 (srl:i32 GPR:i32:$src, 8:i32), 16711680:i32), (or:i32 (and:i32 (shl:i32 GPR:i32:$src, 8:i32), 65280:i32), (and:i32 (shl:i32 GPR:i32:$src, 8:i32), 4278190080:i32)))) - Complexity = 73
                    // Dst: (REV16:i32 GPR:i32:$src)
/*976*/           /*Scope*/ 72, /*->1049*/
/*977*/             OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*983*/             OPC_MoveChild, 0,
/*985*/             OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*988*/             OPC_MoveChild, 0,
/*990*/             OPC_CheckSame, 0,
/*992*/             OPC_MoveParent,
/*993*/             OPC_MoveChild, 1,
/*995*/             OPC_CheckInteger, 8, 
/*997*/             OPC_CheckType, MVT::i32,
/*999*/             OPC_MoveParent,
/*1000*/            OPC_MoveParent,
/*1001*/            OPC_MoveParent,
/*1002*/            OPC_MoveChild, 1,
/*1004*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*1008*/            OPC_MoveChild, 0,
/*1010*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*1013*/            OPC_MoveChild, 0,
/*1015*/            OPC_CheckSame, 0,
/*1017*/            OPC_MoveParent,
/*1018*/            OPC_MoveChild, 1,
/*1020*/            OPC_CheckInteger, 8, 
/*1022*/            OPC_CheckType, MVT::i32,
/*1024*/            OPC_MoveParent,
/*1025*/            OPC_MoveParent,
/*1026*/            OPC_MoveParent,
/*1027*/            OPC_MoveParent,
/*1028*/            OPC_MoveParent,
/*1029*/            OPC_CheckType, MVT::i32,
/*1031*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*1033*/            OPC_EmitInteger, MVT::i32, 14, 
/*1036*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1039*/            OPC_MorphNodeTo, TARGET_OPCODE(ARM::REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 GPR:i32:$src, 8:i32), 255:i32), (or:i32 (and:i32 (srl:i32 GPR:i32:$src, 8:i32), 16711680:i32), (or:i32 (and:i32 (shl:i32 GPR:i32:$src, 8:i32), 4278190080:i32), (and:i32 (shl:i32 GPR:i32:$src, 8:i32), 65280:i32)))) - Complexity = 73
                    // Dst: (REV16:i32 GPR:i32:$src)
/*1049*/          0, /*End of Scope*/
/*1050*/        /*Scope*/ 103, /*->1154*/
/*1051*/          OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*1055*/          OPC_MoveChild, 0,
/*1057*/          OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*1060*/          OPC_MoveChild, 0,
/*1062*/          OPC_CheckSame, 0,
/*1064*/          OPC_MoveParent,
/*1065*/          OPC_MoveChild, 1,
/*1067*/          OPC_CheckInteger, 8, 
/*1069*/          OPC_CheckType, MVT::i32,
/*1071*/          OPC_MoveParent,
/*1072*/          OPC_MoveParent,
/*1073*/          OPC_MoveParent,
/*1074*/          OPC_MoveChild, 1,
/*1076*/          OPC_CheckOpcode, TARGET_OPCODE(ISD::OR),
/*1079*/          OPC_MoveChild, 0,
/*1081*/          OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*1087*/          OPC_MoveChild, 0,
/*1089*/          OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*1092*/          OPC_MoveChild, 0,
/*1094*/          OPC_CheckSame, 0,
/*1096*/          OPC_MoveParent,
/*1097*/          OPC_MoveChild, 1,
/*1099*/          OPC_CheckInteger, 8, 
/*1101*/          OPC_CheckType, MVT::i32,
/*1103*/          OPC_MoveParent,
/*1104*/          OPC_MoveParent,
/*1105*/          OPC_MoveParent,
/*1106*/          OPC_MoveChild, 1,
/*1108*/          OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*1113*/          OPC_MoveChild, 0,
/*1115*/          OPC_CheckOpcode, TARGET_OPCODE(ISD::SRL),
/*1118*/          OPC_MoveChild, 0,
/*1120*/          OPC_CheckSame, 0,
/*1122*/          OPC_MoveParent,
/*1123*/          OPC_MoveChild, 1,
/*1125*/          OPC_CheckInteger, 8, 
/*1127*/          OPC_CheckType, MVT::i32,
/*1129*/          OPC_MoveParent,
/*1130*/          OPC_MoveParent,
/*1131*/          OPC_MoveParent,
/*1132*/          OPC_MoveParent,
/*1133*/          OPC_MoveParent,
/*1134*/          OPC_CheckType, MVT::i32,
/*1136*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*1138*/          OPC_EmitInteger, MVT::i32, 14, 
/*1141*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1144*/          OPC_MorphNodeTo, TARGET_OPCODE(ARM::REV16), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (or:i32 (and:i32 (srl:i32 GPR:i32:$src, 8:i32), 255:i32), (or:i32 (and:i32 (shl:i32 GPR:i32:$src, 8:i32), 65280:i32), (or:i32 (and:i32 (shl:i32 GPR:i32:$src, 8:i32), 4278190080:i32), (and:i32 (srl:i32 GPR:i32:$src, 8:i32), 16711680:i32)))) - Complexity = 73
                  // Dst: (REV16:i32 GPR:i32:$src)
/*1154*/        0, /*End of Scope*/
/*1155*/      /*Scope*/ 125|128,10/*1405*/, /*->2562*/
/*1157*/        OPC_CheckOpcode, TARGET_OPCODE(ISD::OR),
/*1160*/        OPC_MoveChild, 0,
/*1162*/        OPC_Scope, 81|128,5/*721*/, /*->1886*/ // 4 children in Scope
/*1165*/          OPC_CheckOpcode, TARGET_OPCODE(ISD::OR),
/*1168*/          OPC_MoveChild, 0,
/*1170*/          OPC_Scope, 118, /*->1290*/ // 6 children in Scope
/*1172*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*1176*/            OPC_MoveChild, 0,
/*1178*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*1181*/            OPC_RecordChild0, // #0 = $src
/*1182*/            OPC_MoveChild, 1,
/*1184*/            OPC_CheckInteger, 8, 
/*1186*/            OPC_CheckType, MVT::i32,
/*1188*/            OPC_MoveParent,
/*1189*/            OPC_MoveParent,
/*1190*/            OPC_MoveParent,
/*1191*/            OPC_MoveChild, 1,
/*1193*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*1198*/            OPC_MoveChild, 0,
/*1200*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SRL),
/*1203*/            OPC_MoveChild, 0,
/*1205*/            OPC_CheckSame, 0,
/*1207*/            OPC_MoveParent,
/*1208*/            OPC_MoveChild, 1,
/*1210*/            OPC_CheckInteger, 8, 
/*1212*/            OPC_CheckType, MVT::i32,
/*1214*/            OPC_MoveParent,
/*1215*/            OPC_MoveParent,
/*1216*/            OPC_MoveParent,
/*1217*/            OPC_MoveParent,
/*1218*/            OPC_MoveChild, 1,
/*1220*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*1226*/            OPC_MoveChild, 0,
/*1228*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*1231*/            OPC_MoveChild, 0,
/*1233*/            OPC_CheckSame, 0,
/*1235*/            OPC_MoveParent,
/*1236*/            OPC_MoveChild, 1,
/*1238*/            OPC_CheckInteger, 8, 
/*1240*/            OPC_CheckType, MVT::i32,
/*1242*/            OPC_MoveParent,
/*1243*/            OPC_MoveParent,
/*1244*/            OPC_MoveParent,
/*1245*/            OPC_MoveParent,
/*1246*/            OPC_MoveChild, 1,
/*1248*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*1251*/            OPC_MoveChild, 0,
/*1253*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SRL),
/*1256*/            OPC_MoveChild, 0,
/*1258*/            OPC_CheckSame, 0,
/*1260*/            OPC_MoveParent,
/*1261*/            OPC_MoveChild, 1,
/*1263*/            OPC_CheckInteger, 8, 
/*1265*/            OPC_CheckType, MVT::i32,
/*1267*/            OPC_MoveParent,
/*1268*/            OPC_MoveParent,
/*1269*/            OPC_MoveParent,
/*1270*/            OPC_CheckType, MVT::i32,
/*1272*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*1274*/            OPC_EmitInteger, MVT::i32, 14, 
/*1277*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1280*/            OPC_MorphNodeTo, TARGET_OPCODE(ARM::REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (or:i32 (and:i32 (shl:i32 GPR:i32:$src, 8:i32), 65280:i32), (and:i32 (srl:i32 GPR:i32:$src, 8:i32), 16711680:i32)), (and:i32 (shl:i32 GPR:i32:$src, 8:i32), 4278190080:i32)), (and:i32 (srl:i32 GPR:i32:$src, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (REV16:i32 GPR:i32:$src)
/*1290*/          /*Scope*/ 118, /*->1409*/
/*1291*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*1296*/            OPC_MoveChild, 0,
/*1298*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SRL),
/*1301*/            OPC_RecordChild0, // #0 = $src
/*1302*/            OPC_MoveChild, 1,
/*1304*/            OPC_CheckInteger, 8, 
/*1306*/            OPC_CheckType, MVT::i32,
/*1308*/            OPC_MoveParent,
/*1309*/            OPC_MoveParent,
/*1310*/            OPC_MoveParent,
/*1311*/            OPC_MoveChild, 1,
/*1313*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*1317*/            OPC_MoveChild, 0,
/*1319*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*1322*/            OPC_MoveChild, 0,
/*1324*/            OPC_CheckSame, 0,
/*1326*/            OPC_MoveParent,
/*1327*/            OPC_MoveChild, 1,
/*1329*/            OPC_CheckInteger, 8, 
/*1331*/            OPC_CheckType, MVT::i32,
/*1333*/            OPC_MoveParent,
/*1334*/            OPC_MoveParent,
/*1335*/            OPC_MoveParent,
/*1336*/            OPC_MoveParent,
/*1337*/            OPC_MoveChild, 1,
/*1339*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*1345*/            OPC_MoveChild, 0,
/*1347*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*1350*/            OPC_MoveChild, 0,
/*1352*/            OPC_CheckSame, 0,
/*1354*/            OPC_MoveParent,
/*1355*/            OPC_MoveChild, 1,
/*1357*/            OPC_CheckInteger, 8, 
/*1359*/            OPC_CheckType, MVT::i32,
/*1361*/            OPC_MoveParent,
/*1362*/            OPC_MoveParent,
/*1363*/            OPC_MoveParent,
/*1364*/            OPC_MoveParent,
/*1365*/            OPC_MoveChild, 1,
/*1367*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*1370*/            OPC_MoveChild, 0,
/*1372*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SRL),
/*1375*/            OPC_MoveChild, 0,
/*1377*/            OPC_CheckSame, 0,
/*1379*/            OPC_MoveParent,
/*1380*/            OPC_MoveChild, 1,
/*1382*/            OPC_CheckInteger, 8, 
/*1384*/            OPC_CheckType, MVT::i32,
/*1386*/            OPC_MoveParent,
/*1387*/            OPC_MoveParent,
/*1388*/            OPC_MoveParent,
/*1389*/            OPC_CheckType, MVT::i32,
/*1391*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*1393*/            OPC_EmitInteger, MVT::i32, 14, 
/*1396*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1399*/            OPC_MorphNodeTo, TARGET_OPCODE(ARM::REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (or:i32 (and:i32 (srl:i32 GPR:i32:$src, 8:i32), 16711680:i32), (and:i32 (shl:i32 GPR:i32:$src, 8:i32), 65280:i32)), (and:i32 (shl:i32 GPR:i32:$src, 8:i32), 4278190080:i32)), (and:i32 (srl:i32 GPR:i32:$src, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (REV16:i32 GPR:i32:$src)
/*1409*/          /*Scope*/ 118, /*->1528*/
/*1410*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*1414*/            OPC_MoveChild, 0,
/*1416*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*1419*/            OPC_RecordChild0, // #0 = $src
/*1420*/            OPC_MoveChild, 1,
/*1422*/            OPC_CheckInteger, 8, 
/*1424*/            OPC_CheckType, MVT::i32,
/*1426*/            OPC_MoveParent,
/*1427*/            OPC_MoveParent,
/*1428*/            OPC_MoveParent,
/*1429*/            OPC_MoveChild, 1,
/*1431*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*1437*/            OPC_MoveChild, 0,
/*1439*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*1442*/            OPC_MoveChild, 0,
/*1444*/            OPC_CheckSame, 0,
/*1446*/            OPC_MoveParent,
/*1447*/            OPC_MoveChild, 1,
/*1449*/            OPC_CheckInteger, 8, 
/*1451*/            OPC_CheckType, MVT::i32,
/*1453*/            OPC_MoveParent,
/*1454*/            OPC_MoveParent,
/*1455*/            OPC_MoveParent,
/*1456*/            OPC_MoveParent,
/*1457*/            OPC_MoveChild, 1,
/*1459*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*1464*/            OPC_MoveChild, 0,
/*1466*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SRL),
/*1469*/            OPC_MoveChild, 0,
/*1471*/            OPC_CheckSame, 0,
/*1473*/            OPC_MoveParent,
/*1474*/            OPC_MoveChild, 1,
/*1476*/            OPC_CheckInteger, 8, 
/*1478*/            OPC_CheckType, MVT::i32,
/*1480*/            OPC_MoveParent,
/*1481*/            OPC_MoveParent,
/*1482*/            OPC_MoveParent,
/*1483*/            OPC_MoveParent,
/*1484*/            OPC_MoveChild, 1,
/*1486*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*1489*/            OPC_MoveChild, 0,
/*1491*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SRL),
/*1494*/            OPC_MoveChild, 0,
/*1496*/            OPC_CheckSame, 0,
/*1498*/            OPC_MoveParent,
/*1499*/            OPC_MoveChild, 1,
/*1501*/            OPC_CheckInteger, 8, 
/*1503*/            OPC_CheckType, MVT::i32,
/*1505*/            OPC_MoveParent,
/*1506*/            OPC_MoveParent,
/*1507*/            OPC_MoveParent,
/*1508*/            OPC_CheckType, MVT::i32,
/*1510*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*1512*/            OPC_EmitInteger, MVT::i32, 14, 
/*1515*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1518*/            OPC_MorphNodeTo, TARGET_OPCODE(ARM::REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (or:i32 (and:i32 (shl:i32 GPR:i32:$src, 8:i32), 65280:i32), (and:i32 (shl:i32 GPR:i32:$src, 8:i32), 4278190080:i32)), (and:i32 (srl:i32 GPR:i32:$src, 8:i32), 16711680:i32)), (and:i32 (srl:i32 GPR:i32:$src, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (REV16:i32 GPR:i32:$src)
/*1528*/          /*Scope*/ 118, /*->1647*/
/*1529*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*1535*/            OPC_MoveChild, 0,
/*1537*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*1540*/            OPC_RecordChild0, // #0 = $src
/*1541*/            OPC_MoveChild, 1,
/*1543*/            OPC_CheckInteger, 8, 
/*1545*/            OPC_CheckType, MVT::i32,
/*1547*/            OPC_MoveParent,
/*1548*/            OPC_MoveParent,
/*1549*/            OPC_MoveParent,
/*1550*/            OPC_MoveChild, 1,
/*1552*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*1556*/            OPC_MoveChild, 0,
/*1558*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*1561*/            OPC_MoveChild, 0,
/*1563*/            OPC_CheckSame, 0,
/*1565*/            OPC_MoveParent,
/*1566*/            OPC_MoveChild, 1,
/*1568*/            OPC_CheckInteger, 8, 
/*1570*/            OPC_CheckType, MVT::i32,
/*1572*/            OPC_MoveParent,
/*1573*/            OPC_MoveParent,
/*1574*/            OPC_MoveParent,
/*1575*/            OPC_MoveParent,
/*1576*/            OPC_MoveChild, 1,
/*1578*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*1583*/            OPC_MoveChild, 0,
/*1585*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SRL),
/*1588*/            OPC_MoveChild, 0,
/*1590*/            OPC_CheckSame, 0,
/*1592*/            OPC_MoveParent,
/*1593*/            OPC_MoveChild, 1,
/*1595*/            OPC_CheckInteger, 8, 
/*1597*/            OPC_CheckType, MVT::i32,
/*1599*/            OPC_MoveParent,
/*1600*/            OPC_MoveParent,
/*1601*/            OPC_MoveParent,
/*1602*/            OPC_MoveParent,
/*1603*/            OPC_MoveChild, 1,
/*1605*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*1608*/            OPC_MoveChild, 0,
/*1610*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SRL),
/*1613*/            OPC_MoveChild, 0,
/*1615*/            OPC_CheckSame, 0,
/*1617*/            OPC_MoveParent,
/*1618*/            OPC_MoveChild, 1,
/*1620*/            OPC_CheckInteger, 8, 
/*1622*/            OPC_CheckType, MVT::i32,
/*1624*/            OPC_MoveParent,
/*1625*/            OPC_MoveParent,
/*1626*/            OPC_MoveParent,
/*1627*/            OPC_CheckType, MVT::i32,
/*1629*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*1631*/            OPC_EmitInteger, MVT::i32, 14, 
/*1634*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1637*/            OPC_MorphNodeTo, TARGET_OPCODE(ARM::REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (or:i32 (and:i32 (shl:i32 GPR:i32:$src, 8:i32), 4278190080:i32), (and:i32 (shl:i32 GPR:i32:$src, 8:i32), 65280:i32)), (and:i32 (srl:i32 GPR:i32:$src, 8:i32), 16711680:i32)), (and:i32 (srl:i32 GPR:i32:$src, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (REV16:i32 GPR:i32:$src)
/*1647*/          /*Scope*/ 118, /*->1766*/
/*1648*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*1653*/            OPC_MoveChild, 0,
/*1655*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SRL),
/*1658*/            OPC_RecordChild0, // #0 = $src
/*1659*/            OPC_MoveChild, 1,
/*1661*/            OPC_CheckInteger, 8, 
/*1663*/            OPC_CheckType, MVT::i32,
/*1665*/            OPC_MoveParent,
/*1666*/            OPC_MoveParent,
/*1667*/            OPC_MoveParent,
/*1668*/            OPC_MoveChild, 1,
/*1670*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*1676*/            OPC_MoveChild, 0,
/*1678*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*1681*/            OPC_MoveChild, 0,
/*1683*/            OPC_CheckSame, 0,
/*1685*/            OPC_MoveParent,
/*1686*/            OPC_MoveChild, 1,
/*1688*/            OPC_CheckInteger, 8, 
/*1690*/            OPC_CheckType, MVT::i32,
/*1692*/            OPC_MoveParent,
/*1693*/            OPC_MoveParent,
/*1694*/            OPC_MoveParent,
/*1695*/            OPC_MoveParent,
/*1696*/            OPC_MoveChild, 1,
/*1698*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*1702*/            OPC_MoveChild, 0,
/*1704*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*1707*/            OPC_MoveChild, 0,
/*1709*/            OPC_CheckSame, 0,
/*1711*/            OPC_MoveParent,
/*1712*/            OPC_MoveChild, 1,
/*1714*/            OPC_CheckInteger, 8, 
/*1716*/            OPC_CheckType, MVT::i32,
/*1718*/            OPC_MoveParent,
/*1719*/            OPC_MoveParent,
/*1720*/            OPC_MoveParent,
/*1721*/            OPC_MoveParent,
/*1722*/            OPC_MoveChild, 1,
/*1724*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*1727*/            OPC_MoveChild, 0,
/*1729*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SRL),
/*1732*/            OPC_MoveChild, 0,
/*1734*/            OPC_CheckSame, 0,
/*1736*/            OPC_MoveParent,
/*1737*/            OPC_MoveChild, 1,
/*1739*/            OPC_CheckInteger, 8, 
/*1741*/            OPC_CheckType, MVT::i32,
/*1743*/            OPC_MoveParent,
/*1744*/            OPC_MoveParent,
/*1745*/            OPC_MoveParent,
/*1746*/            OPC_CheckType, MVT::i32,
/*1748*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*1750*/            OPC_EmitInteger, MVT::i32, 14, 
/*1753*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1756*/            OPC_MorphNodeTo, TARGET_OPCODE(ARM::REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (or:i32 (and:i32 (srl:i32 GPR:i32:$src, 8:i32), 16711680:i32), (and:i32 (shl:i32 GPR:i32:$src, 8:i32), 4278190080:i32)), (and:i32 (shl:i32 GPR:i32:$src, 8:i32), 65280:i32)), (and:i32 (srl:i32 GPR:i32:$src, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (REV16:i32 GPR:i32:$src)
/*1766*/          /*Scope*/ 118, /*->1885*/
/*1767*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*1773*/            OPC_MoveChild, 0,
/*1775*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*1778*/            OPC_RecordChild0, // #0 = $src
/*1779*/            OPC_MoveChild, 1,
/*1781*/            OPC_CheckInteger, 8, 
/*1783*/            OPC_CheckType, MVT::i32,
/*1785*/            OPC_MoveParent,
/*1786*/            OPC_MoveParent,
/*1787*/            OPC_MoveParent,
/*1788*/            OPC_MoveChild, 1,
/*1790*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*1795*/            OPC_MoveChild, 0,
/*1797*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SRL),
/*1800*/            OPC_MoveChild, 0,
/*1802*/            OPC_CheckSame, 0,
/*1804*/            OPC_MoveParent,
/*1805*/            OPC_MoveChild, 1,
/*1807*/            OPC_CheckInteger, 8, 
/*1809*/            OPC_CheckType, MVT::i32,
/*1811*/            OPC_MoveParent,
/*1812*/            OPC_MoveParent,
/*1813*/            OPC_MoveParent,
/*1814*/            OPC_MoveParent,
/*1815*/            OPC_MoveChild, 1,
/*1817*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*1821*/            OPC_MoveChild, 0,
/*1823*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*1826*/            OPC_MoveChild, 0,
/*1828*/            OPC_CheckSame, 0,
/*1830*/            OPC_MoveParent,
/*1831*/            OPC_MoveChild, 1,
/*1833*/            OPC_CheckInteger, 8, 
/*1835*/            OPC_CheckType, MVT::i32,
/*1837*/            OPC_MoveParent,
/*1838*/            OPC_MoveParent,
/*1839*/            OPC_MoveParent,
/*1840*/            OPC_MoveParent,
/*1841*/            OPC_MoveChild, 1,
/*1843*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*1846*/            OPC_MoveChild, 0,
/*1848*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SRL),
/*1851*/            OPC_MoveChild, 0,
/*1853*/            OPC_CheckSame, 0,
/*1855*/            OPC_MoveParent,
/*1856*/            OPC_MoveChild, 1,
/*1858*/            OPC_CheckInteger, 8, 
/*1860*/            OPC_CheckType, MVT::i32,
/*1862*/            OPC_MoveParent,
/*1863*/            OPC_MoveParent,
/*1864*/            OPC_MoveParent,
/*1865*/            OPC_CheckType, MVT::i32,
/*1867*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*1869*/            OPC_EmitInteger, MVT::i32, 14, 
/*1872*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1875*/            OPC_MorphNodeTo, TARGET_OPCODE(ARM::REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (or:i32 (and:i32 (shl:i32 GPR:i32:$src, 8:i32), 4278190080:i32), (and:i32 (srl:i32 GPR:i32:$src, 8:i32), 16711680:i32)), (and:i32 (shl:i32 GPR:i32:$src, 8:i32), 65280:i32)), (and:i32 (srl:i32 GPR:i32:$src, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (REV16:i32 GPR:i32:$src)
/*1885*/          0, /*End of Scope*/
/*1886*/        /*Scope*/ 94|128,1/*222*/, /*->2110*/
/*1888*/          OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*1894*/          OPC_MoveChild, 0,
/*1896*/          OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*1899*/          OPC_RecordChild0, // #0 = $src
/*1900*/          OPC_MoveChild, 1,
/*1902*/          OPC_CheckInteger, 8, 
/*1904*/          OPC_CheckType, MVT::i32,
/*1906*/          OPC_MoveParent,
/*1907*/          OPC_MoveParent,
/*1908*/          OPC_MoveParent,
/*1909*/          OPC_MoveChild, 1,
/*1911*/          OPC_CheckOpcode, TARGET_OPCODE(ISD::OR),
/*1914*/          OPC_MoveChild, 0,
/*1916*/          OPC_Scope, 95, /*->2013*/ // 2 children in Scope
/*1918*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*1922*/            OPC_MoveChild, 0,
/*1924*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*1927*/            OPC_MoveChild, 0,
/*1929*/            OPC_CheckSame, 0,
/*1931*/            OPC_MoveParent,
/*1932*/            OPC_MoveChild, 1,
/*1934*/            OPC_CheckInteger, 8, 
/*1936*/            OPC_CheckType, MVT::i32,
/*1938*/            OPC_MoveParent,
/*1939*/            OPC_MoveParent,
/*1940*/            OPC_MoveParent,
/*1941*/            OPC_MoveChild, 1,
/*1943*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*1948*/            OPC_MoveChild, 0,
/*1950*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SRL),
/*1953*/            OPC_MoveChild, 0,
/*1955*/            OPC_CheckSame, 0,
/*1957*/            OPC_MoveParent,
/*1958*/            OPC_MoveChild, 1,
/*1960*/            OPC_CheckInteger, 8, 
/*1962*/            OPC_CheckType, MVT::i32,
/*1964*/            OPC_MoveParent,
/*1965*/            OPC_MoveParent,
/*1966*/            OPC_MoveParent,
/*1967*/            OPC_MoveParent,
/*1968*/            OPC_MoveParent,
/*1969*/            OPC_MoveChild, 1,
/*1971*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*1974*/            OPC_MoveChild, 0,
/*1976*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SRL),
/*1979*/            OPC_MoveChild, 0,
/*1981*/            OPC_CheckSame, 0,
/*1983*/            OPC_MoveParent,
/*1984*/            OPC_MoveChild, 1,
/*1986*/            OPC_CheckInteger, 8, 
/*1988*/            OPC_CheckType, MVT::i32,
/*1990*/            OPC_MoveParent,
/*1991*/            OPC_MoveParent,
/*1992*/            OPC_MoveParent,
/*1993*/            OPC_CheckType, MVT::i32,
/*1995*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*1997*/            OPC_EmitInteger, MVT::i32, 14, 
/*2000*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2003*/            OPC_MorphNodeTo, TARGET_OPCODE(ARM::REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (and:i32 (shl:i32 GPR:i32:$src, 8:i32), 4278190080:i32), (or:i32 (and:i32 (shl:i32 GPR:i32:$src, 8:i32), 65280:i32), (and:i32 (srl:i32 GPR:i32:$src, 8:i32), 16711680:i32))), (and:i32 (srl:i32 GPR:i32:$src, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (REV16:i32 GPR:i32:$src)
/*2013*/          /*Scope*/ 95, /*->2109*/
/*2014*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*2019*/            OPC_MoveChild, 0,
/*2021*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SRL),
/*2024*/            OPC_MoveChild, 0,
/*2026*/            OPC_CheckSame, 0,
/*2028*/            OPC_MoveParent,
/*2029*/            OPC_MoveChild, 1,
/*2031*/            OPC_CheckInteger, 8, 
/*2033*/            OPC_CheckType, MVT::i32,
/*2035*/            OPC_MoveParent,
/*2036*/            OPC_MoveParent,
/*2037*/            OPC_MoveParent,
/*2038*/            OPC_MoveChild, 1,
/*2040*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*2044*/            OPC_MoveChild, 0,
/*2046*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*2049*/            OPC_MoveChild, 0,
/*2051*/            OPC_CheckSame, 0,
/*2053*/            OPC_MoveParent,
/*2054*/            OPC_MoveChild, 1,
/*2056*/            OPC_CheckInteger, 8, 
/*2058*/            OPC_CheckType, MVT::i32,
/*2060*/            OPC_MoveParent,
/*2061*/            OPC_MoveParent,
/*2062*/            OPC_MoveParent,
/*2063*/            OPC_MoveParent,
/*2064*/            OPC_MoveParent,
/*2065*/            OPC_MoveChild, 1,
/*2067*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*2070*/            OPC_MoveChild, 0,
/*2072*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SRL),
/*2075*/            OPC_MoveChild, 0,
/*2077*/            OPC_CheckSame, 0,
/*2079*/            OPC_MoveParent,
/*2080*/            OPC_MoveChild, 1,
/*2082*/            OPC_CheckInteger, 8, 
/*2084*/            OPC_CheckType, MVT::i32,
/*2086*/            OPC_MoveParent,
/*2087*/            OPC_MoveParent,
/*2088*/            OPC_MoveParent,
/*2089*/            OPC_CheckType, MVT::i32,
/*2091*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*2093*/            OPC_EmitInteger, MVT::i32, 14, 
/*2096*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2099*/            OPC_MorphNodeTo, TARGET_OPCODE(ARM::REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (and:i32 (shl:i32 GPR:i32:$src, 8:i32), 4278190080:i32), (or:i32 (and:i32 (srl:i32 GPR:i32:$src, 8:i32), 16711680:i32), (and:i32 (shl:i32 GPR:i32:$src, 8:i32), 65280:i32))), (and:i32 (srl:i32 GPR:i32:$src, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (REV16:i32 GPR:i32:$src)
/*2109*/          0, /*End of Scope*/
/*2110*/        /*Scope*/ 95|128,1/*223*/, /*->2335*/
/*2112*/          OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*2117*/          OPC_MoveChild, 0,
/*2119*/          OPC_CheckOpcode, TARGET_OPCODE(ISD::SRL),
/*2122*/          OPC_RecordChild0, // #0 = $src
/*2123*/          OPC_MoveChild, 1,
/*2125*/          OPC_CheckInteger, 8, 
/*2127*/          OPC_CheckType, MVT::i32,
/*2129*/          OPC_MoveParent,
/*2130*/          OPC_MoveParent,
/*2131*/          OPC_MoveParent,
/*2132*/          OPC_MoveChild, 1,
/*2134*/          OPC_CheckOpcode, TARGET_OPCODE(ISD::OR),
/*2137*/          OPC_MoveChild, 0,
/*2139*/          OPC_Scope, 96, /*->2237*/ // 2 children in Scope
/*2141*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*2145*/            OPC_MoveChild, 0,
/*2147*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*2150*/            OPC_MoveChild, 0,
/*2152*/            OPC_CheckSame, 0,
/*2154*/            OPC_MoveParent,
/*2155*/            OPC_MoveChild, 1,
/*2157*/            OPC_CheckInteger, 8, 
/*2159*/            OPC_CheckType, MVT::i32,
/*2161*/            OPC_MoveParent,
/*2162*/            OPC_MoveParent,
/*2163*/            OPC_MoveParent,
/*2164*/            OPC_MoveChild, 1,
/*2166*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*2172*/            OPC_MoveChild, 0,
/*2174*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*2177*/            OPC_MoveChild, 0,
/*2179*/            OPC_CheckSame, 0,
/*2181*/            OPC_MoveParent,
/*2182*/            OPC_MoveChild, 1,
/*2184*/            OPC_CheckInteger, 8, 
/*2186*/            OPC_CheckType, MVT::i32,
/*2188*/            OPC_MoveParent,
/*2189*/            OPC_MoveParent,
/*2190*/            OPC_MoveParent,
/*2191*/            OPC_MoveParent,
/*2192*/            OPC_MoveParent,
/*2193*/            OPC_MoveChild, 1,
/*2195*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*2198*/            OPC_MoveChild, 0,
/*2200*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SRL),
/*2203*/            OPC_MoveChild, 0,
/*2205*/            OPC_CheckSame, 0,
/*2207*/            OPC_MoveParent,
/*2208*/            OPC_MoveChild, 1,
/*2210*/            OPC_CheckInteger, 8, 
/*2212*/            OPC_CheckType, MVT::i32,
/*2214*/            OPC_MoveParent,
/*2215*/            OPC_MoveParent,
/*2216*/            OPC_MoveParent,
/*2217*/            OPC_CheckType, MVT::i32,
/*2219*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*2221*/            OPC_EmitInteger, MVT::i32, 14, 
/*2224*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2227*/            OPC_MorphNodeTo, TARGET_OPCODE(ARM::REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (and:i32 (srl:i32 GPR:i32:$src, 8:i32), 16711680:i32), (or:i32 (and:i32 (shl:i32 GPR:i32:$src, 8:i32), 65280:i32), (and:i32 (shl:i32 GPR:i32:$src, 8:i32), 4278190080:i32))), (and:i32 (srl:i32 GPR:i32:$src, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (REV16:i32 GPR:i32:$src)
/*2237*/          /*Scope*/ 96, /*->2334*/
/*2238*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*2244*/            OPC_MoveChild, 0,
/*2246*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*2249*/            OPC_MoveChild, 0,
/*2251*/            OPC_CheckSame, 0,
/*2253*/            OPC_MoveParent,
/*2254*/            OPC_MoveChild, 1,
/*2256*/            OPC_CheckInteger, 8, 
/*2258*/            OPC_CheckType, MVT::i32,
/*2260*/            OPC_MoveParent,
/*2261*/            OPC_MoveParent,
/*2262*/            OPC_MoveParent,
/*2263*/            OPC_MoveChild, 1,
/*2265*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*2269*/            OPC_MoveChild, 0,
/*2271*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*2274*/            OPC_MoveChild, 0,
/*2276*/            OPC_CheckSame, 0,
/*2278*/            OPC_MoveParent,
/*2279*/            OPC_MoveChild, 1,
/*2281*/            OPC_CheckInteger, 8, 
/*2283*/            OPC_CheckType, MVT::i32,
/*2285*/            OPC_MoveParent,
/*2286*/            OPC_MoveParent,
/*2287*/            OPC_MoveParent,
/*2288*/            OPC_MoveParent,
/*2289*/            OPC_MoveParent,
/*2290*/            OPC_MoveChild, 1,
/*2292*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*2295*/            OPC_MoveChild, 0,
/*2297*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SRL),
/*2300*/            OPC_MoveChild, 0,
/*2302*/            OPC_CheckSame, 0,
/*2304*/            OPC_MoveParent,
/*2305*/            OPC_MoveChild, 1,
/*2307*/            OPC_CheckInteger, 8, 
/*2309*/            OPC_CheckType, MVT::i32,
/*2311*/            OPC_MoveParent,
/*2312*/            OPC_MoveParent,
/*2313*/            OPC_MoveParent,
/*2314*/            OPC_CheckType, MVT::i32,
/*2316*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*2318*/            OPC_EmitInteger, MVT::i32, 14, 
/*2321*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2324*/            OPC_MorphNodeTo, TARGET_OPCODE(ARM::REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (and:i32 (srl:i32 GPR:i32:$src, 8:i32), 16711680:i32), (or:i32 (and:i32 (shl:i32 GPR:i32:$src, 8:i32), 4278190080:i32), (and:i32 (shl:i32 GPR:i32:$src, 8:i32), 65280:i32))), (and:i32 (srl:i32 GPR:i32:$src, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (REV16:i32 GPR:i32:$src)
/*2334*/          0, /*End of Scope*/
/*2335*/        /*Scope*/ 96|128,1/*224*/, /*->2561*/
/*2337*/          OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*2341*/          OPC_MoveChild, 0,
/*2343*/          OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*2346*/          OPC_RecordChild0, // #0 = $src
/*2347*/          OPC_MoveChild, 1,
/*2349*/          OPC_CheckInteger, 8, 
/*2351*/          OPC_CheckType, MVT::i32,
/*2353*/          OPC_MoveParent,
/*2354*/          OPC_MoveParent,
/*2355*/          OPC_MoveParent,
/*2356*/          OPC_MoveChild, 1,
/*2358*/          OPC_CheckOpcode, TARGET_OPCODE(ISD::OR),
/*2361*/          OPC_MoveChild, 0,
/*2363*/          OPC_Scope, 97, /*->2462*/ // 2 children in Scope
/*2365*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*2370*/            OPC_MoveChild, 0,
/*2372*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SRL),
/*2375*/            OPC_MoveChild, 0,
/*2377*/            OPC_CheckSame, 0,
/*2379*/            OPC_MoveParent,
/*2380*/            OPC_MoveChild, 1,
/*2382*/            OPC_CheckInteger, 8, 
/*2384*/            OPC_CheckType, MVT::i32,
/*2386*/            OPC_MoveParent,
/*2387*/            OPC_MoveParent,
/*2388*/            OPC_MoveParent,
/*2389*/            OPC_MoveChild, 1,
/*2391*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*2397*/            OPC_MoveChild, 0,
/*2399*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*2402*/            OPC_MoveChild, 0,
/*2404*/            OPC_CheckSame, 0,
/*2406*/            OPC_MoveParent,
/*2407*/            OPC_MoveChild, 1,
/*2409*/            OPC_CheckInteger, 8, 
/*2411*/            OPC_CheckType, MVT::i32,
/*2413*/            OPC_MoveParent,
/*2414*/            OPC_MoveParent,
/*2415*/            OPC_MoveParent,
/*2416*/            OPC_MoveParent,
/*2417*/            OPC_MoveParent,
/*2418*/            OPC_MoveChild, 1,
/*2420*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*2423*/            OPC_MoveChild, 0,
/*2425*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SRL),
/*2428*/            OPC_MoveChild, 0,
/*2430*/            OPC_CheckSame, 0,
/*2432*/            OPC_MoveParent,
/*2433*/            OPC_MoveChild, 1,
/*2435*/            OPC_CheckInteger, 8, 
/*2437*/            OPC_CheckType, MVT::i32,
/*2439*/            OPC_MoveParent,
/*2440*/            OPC_MoveParent,
/*2441*/            OPC_MoveParent,
/*2442*/            OPC_CheckType, MVT::i32,
/*2444*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*2446*/            OPC_EmitInteger, MVT::i32, 14, 
/*2449*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2452*/            OPC_MorphNodeTo, TARGET_OPCODE(ARM::REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (and:i32 (shl:i32 GPR:i32:$src, 8:i32), 65280:i32), (or:i32 (and:i32 (srl:i32 GPR:i32:$src, 8:i32), 16711680:i32), (and:i32 (shl:i32 GPR:i32:$src, 8:i32), 4278190080:i32))), (and:i32 (srl:i32 GPR:i32:$src, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (REV16:i32 GPR:i32:$src)
/*2462*/          /*Scope*/ 97, /*->2560*/
/*2463*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*2469*/            OPC_MoveChild, 0,
/*2471*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*2474*/            OPC_MoveChild, 0,
/*2476*/            OPC_CheckSame, 0,
/*2478*/            OPC_MoveParent,
/*2479*/            OPC_MoveChild, 1,
/*2481*/            OPC_CheckInteger, 8, 
/*2483*/            OPC_CheckType, MVT::i32,
/*2485*/            OPC_MoveParent,
/*2486*/            OPC_MoveParent,
/*2487*/            OPC_MoveParent,
/*2488*/            OPC_MoveChild, 1,
/*2490*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*2495*/            OPC_MoveChild, 0,
/*2497*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SRL),
/*2500*/            OPC_MoveChild, 0,
/*2502*/            OPC_CheckSame, 0,
/*2504*/            OPC_MoveParent,
/*2505*/            OPC_MoveChild, 1,
/*2507*/            OPC_CheckInteger, 8, 
/*2509*/            OPC_CheckType, MVT::i32,
/*2511*/            OPC_MoveParent,
/*2512*/            OPC_MoveParent,
/*2513*/            OPC_MoveParent,
/*2514*/            OPC_MoveParent,
/*2515*/            OPC_MoveParent,
/*2516*/            OPC_MoveChild, 1,
/*2518*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*2521*/            OPC_MoveChild, 0,
/*2523*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SRL),
/*2526*/            OPC_MoveChild, 0,
/*2528*/            OPC_CheckSame, 0,
/*2530*/            OPC_MoveParent,
/*2531*/            OPC_MoveChild, 1,
/*2533*/            OPC_CheckInteger, 8, 
/*2535*/            OPC_CheckType, MVT::i32,
/*2537*/            OPC_MoveParent,
/*2538*/            OPC_MoveParent,
/*2539*/            OPC_MoveParent,
/*2540*/            OPC_CheckType, MVT::i32,
/*2542*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*2544*/            OPC_EmitInteger, MVT::i32, 14, 
/*2547*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2550*/            OPC_MorphNodeTo, TARGET_OPCODE(ARM::REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (and:i32 (shl:i32 GPR:i32:$src, 8:i32), 65280:i32), (or:i32 (and:i32 (shl:i32 GPR:i32:$src, 8:i32), 4278190080:i32), (and:i32 (srl:i32 GPR:i32:$src, 8:i32), 16711680:i32))), (and:i32 (srl:i32 GPR:i32:$src, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (REV16:i32 GPR:i32:$src)
/*2560*/          0, /*End of Scope*/
/*2561*/        0, /*End of Scope*/
/*2562*/      /*Scope*/ 100|128,7/*996*/, /*->3560*/
/*2564*/        OPC_CheckAndImm, 127|128,1/*255*/, 
/*2567*/        OPC_MoveChild, 0,
/*2569*/        OPC_CheckOpcode, TARGET_OPCODE(ISD::SRL),
/*2572*/        OPC_RecordChild0, // #0 = $src
/*2573*/        OPC_MoveChild, 1,
/*2575*/        OPC_CheckInteger, 8, 
/*2577*/        OPC_CheckType, MVT::i32,
/*2579*/        OPC_MoveParent,
/*2580*/        OPC_MoveParent,
/*2581*/        OPC_MoveParent,
/*2582*/        OPC_MoveChild, 1,
/*2584*/        OPC_CheckOpcode, TARGET_OPCODE(ISD::OR),
/*2587*/        OPC_MoveChild, 0,
/*2589*/        OPC_Scope, 118|128,3/*502*/, /*->3094*/ // 4 children in Scope
/*2592*/          OPC_CheckOpcode, TARGET_OPCODE(ISD::OR),
/*2595*/          OPC_MoveChild, 0,
/*2597*/          OPC_Scope, 98, /*->2697*/ // 5 children in Scope
/*2599*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*2604*/            OPC_MoveChild, 0,
/*2606*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SRL),
/*2609*/            OPC_MoveChild, 0,
/*2611*/            OPC_CheckSame, 0,
/*2613*/            OPC_MoveParent,
/*2614*/            OPC_MoveChild, 1,
/*2616*/            OPC_CheckInteger, 8, 
/*2618*/            OPC_CheckType, MVT::i32,
/*2620*/            OPC_MoveParent,
/*2621*/            OPC_MoveParent,
/*2622*/            OPC_MoveParent,
/*2623*/            OPC_MoveChild, 1,
/*2625*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*2629*/            OPC_MoveChild, 0,
/*2631*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*2634*/            OPC_MoveChild, 0,
/*2636*/            OPC_CheckSame, 0,
/*2638*/            OPC_MoveParent,
/*2639*/            OPC_MoveChild, 1,
/*2641*/            OPC_CheckInteger, 8, 
/*2643*/            OPC_CheckType, MVT::i32,
/*2645*/            OPC_MoveParent,
/*2646*/            OPC_MoveParent,
/*2647*/            OPC_MoveParent,
/*2648*/            OPC_MoveParent,
/*2649*/            OPC_MoveChild, 1,
/*2651*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*2657*/            OPC_MoveChild, 0,
/*2659*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*2662*/            OPC_MoveChild, 0,
/*2664*/            OPC_CheckSame, 0,
/*2666*/            OPC_MoveParent,
/*2667*/            OPC_MoveChild, 1,
/*2669*/            OPC_CheckInteger, 8, 
/*2671*/            OPC_CheckType, MVT::i32,
/*2673*/            OPC_MoveParent,
/*2674*/            OPC_MoveParent,
/*2675*/            OPC_MoveParent,
/*2676*/            OPC_MoveParent,
/*2677*/            OPC_CheckType, MVT::i32,
/*2679*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*2681*/            OPC_EmitInteger, MVT::i32, 14, 
/*2684*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2687*/            OPC_MorphNodeTo, TARGET_OPCODE(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 tGPR:i32:$src, 8:i32), 255:i32), (or:i32 (or:i32 (and:i32 (srl:i32 tGPR:i32:$src, 8:i32), 16711680:i32), (and:i32 (shl:i32 tGPR:i32:$src, 8:i32), 65280:i32)), (and:i32 (shl:i32 tGPR:i32:$src, 8:i32), 4278190080:i32))) - Complexity = 73
                    // Dst: (tREV16:i32 tGPR:i32:$src)
/*2697*/          /*Scope*/ 98, /*->2796*/
/*2698*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*2702*/            OPC_MoveChild, 0,
/*2704*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*2707*/            OPC_MoveChild, 0,
/*2709*/            OPC_CheckSame, 0,
/*2711*/            OPC_MoveParent,
/*2712*/            OPC_MoveChild, 1,
/*2714*/            OPC_CheckInteger, 8, 
/*2716*/            OPC_CheckType, MVT::i32,
/*2718*/            OPC_MoveParent,
/*2719*/            OPC_MoveParent,
/*2720*/            OPC_MoveParent,
/*2721*/            OPC_MoveChild, 1,
/*2723*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*2729*/            OPC_MoveChild, 0,
/*2731*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*2734*/            OPC_MoveChild, 0,
/*2736*/            OPC_CheckSame, 0,
/*2738*/            OPC_MoveParent,
/*2739*/            OPC_MoveChild, 1,
/*2741*/            OPC_CheckInteger, 8, 
/*2743*/            OPC_CheckType, MVT::i32,
/*2745*/            OPC_MoveParent,
/*2746*/            OPC_MoveParent,
/*2747*/            OPC_MoveParent,
/*2748*/            OPC_MoveParent,
/*2749*/            OPC_MoveChild, 1,
/*2751*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*2756*/            OPC_MoveChild, 0,
/*2758*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SRL),
/*2761*/            OPC_MoveChild, 0,
/*2763*/            OPC_CheckSame, 0,
/*2765*/            OPC_MoveParent,
/*2766*/            OPC_MoveChild, 1,
/*2768*/            OPC_CheckInteger, 8, 
/*2770*/            OPC_CheckType, MVT::i32,
/*2772*/            OPC_MoveParent,
/*2773*/            OPC_MoveParent,
/*2774*/            OPC_MoveParent,
/*2775*/            OPC_MoveParent,
/*2776*/            OPC_CheckType, MVT::i32,
/*2778*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*2780*/            OPC_EmitInteger, MVT::i32, 14, 
/*2783*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2786*/            OPC_MorphNodeTo, TARGET_OPCODE(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 tGPR:i32:$src, 8:i32), 255:i32), (or:i32 (or:i32 (and:i32 (shl:i32 tGPR:i32:$src, 8:i32), 65280:i32), (and:i32 (shl:i32 tGPR:i32:$src, 8:i32), 4278190080:i32)), (and:i32 (srl:i32 tGPR:i32:$src, 8:i32), 16711680:i32))) - Complexity = 73
                    // Dst: (tREV16:i32 tGPR:i32:$src)
/*2796*/          /*Scope*/ 98, /*->2895*/
/*2797*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*2803*/            OPC_MoveChild, 0,
/*2805*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*2808*/            OPC_MoveChild, 0,
/*2810*/            OPC_CheckSame, 0,
/*2812*/            OPC_MoveParent,
/*2813*/            OPC_MoveChild, 1,
/*2815*/            OPC_CheckInteger, 8, 
/*2817*/            OPC_CheckType, MVT::i32,
/*2819*/            OPC_MoveParent,
/*2820*/            OPC_MoveParent,
/*2821*/            OPC_MoveParent,
/*2822*/            OPC_MoveChild, 1,
/*2824*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*2828*/            OPC_MoveChild, 0,
/*2830*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*2833*/            OPC_MoveChild, 0,
/*2835*/            OPC_CheckSame, 0,
/*2837*/            OPC_MoveParent,
/*2838*/            OPC_MoveChild, 1,
/*2840*/            OPC_CheckInteger, 8, 
/*2842*/            OPC_CheckType, MVT::i32,
/*2844*/            OPC_MoveParent,
/*2845*/            OPC_MoveParent,
/*2846*/            OPC_MoveParent,
/*2847*/            OPC_MoveParent,
/*2848*/            OPC_MoveChild, 1,
/*2850*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*2855*/            OPC_MoveChild, 0,
/*2857*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SRL),
/*2860*/            OPC_MoveChild, 0,
/*2862*/            OPC_CheckSame, 0,
/*2864*/            OPC_MoveParent,
/*2865*/            OPC_MoveChild, 1,
/*2867*/            OPC_CheckInteger, 8, 
/*2869*/            OPC_CheckType, MVT::i32,
/*2871*/            OPC_MoveParent,
/*2872*/            OPC_MoveParent,
/*2873*/            OPC_MoveParent,
/*2874*/            OPC_MoveParent,
/*2875*/            OPC_CheckType, MVT::i32,
/*2877*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*2879*/            OPC_EmitInteger, MVT::i32, 14, 
/*2882*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2885*/            OPC_MorphNodeTo, TARGET_OPCODE(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 tGPR:i32:$src, 8:i32), 255:i32), (or:i32 (or:i32 (and:i32 (shl:i32 tGPR:i32:$src, 8:i32), 4278190080:i32), (and:i32 (shl:i32 tGPR:i32:$src, 8:i32), 65280:i32)), (and:i32 (srl:i32 tGPR:i32:$src, 8:i32), 16711680:i32))) - Complexity = 73
                    // Dst: (tREV16:i32 tGPR:i32:$src)
/*2895*/          /*Scope*/ 98, /*->2994*/
/*2896*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*2901*/            OPC_MoveChild, 0,
/*2903*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SRL),
/*2906*/            OPC_MoveChild, 0,
/*2908*/            OPC_CheckSame, 0,
/*2910*/            OPC_MoveParent,
/*2911*/            OPC_MoveChild, 1,
/*2913*/            OPC_CheckInteger, 8, 
/*2915*/            OPC_CheckType, MVT::i32,
/*2917*/            OPC_MoveParent,
/*2918*/            OPC_MoveParent,
/*2919*/            OPC_MoveParent,
/*2920*/            OPC_MoveChild, 1,
/*2922*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*2928*/            OPC_MoveChild, 0,
/*2930*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*2933*/            OPC_MoveChild, 0,
/*2935*/            OPC_CheckSame, 0,
/*2937*/            OPC_MoveParent,
/*2938*/            OPC_MoveChild, 1,
/*2940*/            OPC_CheckInteger, 8, 
/*2942*/            OPC_CheckType, MVT::i32,
/*2944*/            OPC_MoveParent,
/*2945*/            OPC_MoveParent,
/*2946*/            OPC_MoveParent,
/*2947*/            OPC_MoveParent,
/*2948*/            OPC_MoveChild, 1,
/*2950*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*2954*/            OPC_MoveChild, 0,
/*2956*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*2959*/            OPC_MoveChild, 0,
/*2961*/            OPC_CheckSame, 0,
/*2963*/            OPC_MoveParent,
/*2964*/            OPC_MoveChild, 1,
/*2966*/            OPC_CheckInteger, 8, 
/*2968*/            OPC_CheckType, MVT::i32,
/*2970*/            OPC_MoveParent,
/*2971*/            OPC_MoveParent,
/*2972*/            OPC_MoveParent,
/*2973*/            OPC_MoveParent,
/*2974*/            OPC_CheckType, MVT::i32,
/*2976*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*2978*/            OPC_EmitInteger, MVT::i32, 14, 
/*2981*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2984*/            OPC_MorphNodeTo, TARGET_OPCODE(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 tGPR:i32:$src, 8:i32), 255:i32), (or:i32 (or:i32 (and:i32 (srl:i32 tGPR:i32:$src, 8:i32), 16711680:i32), (and:i32 (shl:i32 tGPR:i32:$src, 8:i32), 4278190080:i32)), (and:i32 (shl:i32 tGPR:i32:$src, 8:i32), 65280:i32))) - Complexity = 73
                    // Dst: (tREV16:i32 tGPR:i32:$src)
/*2994*/          /*Scope*/ 98, /*->3093*/
/*2995*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*3001*/            OPC_MoveChild, 0,
/*3003*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*3006*/            OPC_MoveChild, 0,
/*3008*/            OPC_CheckSame, 0,
/*3010*/            OPC_MoveParent,
/*3011*/            OPC_MoveChild, 1,
/*3013*/            OPC_CheckInteger, 8, 
/*3015*/            OPC_CheckType, MVT::i32,
/*3017*/            OPC_MoveParent,
/*3018*/            OPC_MoveParent,
/*3019*/            OPC_MoveParent,
/*3020*/            OPC_MoveChild, 1,
/*3022*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*3027*/            OPC_MoveChild, 0,
/*3029*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SRL),
/*3032*/            OPC_MoveChild, 0,
/*3034*/            OPC_CheckSame, 0,
/*3036*/            OPC_MoveParent,
/*3037*/            OPC_MoveChild, 1,
/*3039*/            OPC_CheckInteger, 8, 
/*3041*/            OPC_CheckType, MVT::i32,
/*3043*/            OPC_MoveParent,
/*3044*/            OPC_MoveParent,
/*3045*/            OPC_MoveParent,
/*3046*/            OPC_MoveParent,
/*3047*/            OPC_MoveChild, 1,
/*3049*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*3053*/            OPC_MoveChild, 0,
/*3055*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*3058*/            OPC_MoveChild, 0,
/*3060*/            OPC_CheckSame, 0,
/*3062*/            OPC_MoveParent,
/*3063*/            OPC_MoveChild, 1,
/*3065*/            OPC_CheckInteger, 8, 
/*3067*/            OPC_CheckType, MVT::i32,
/*3069*/            OPC_MoveParent,
/*3070*/            OPC_MoveParent,
/*3071*/            OPC_MoveParent,
/*3072*/            OPC_MoveParent,
/*3073*/            OPC_CheckType, MVT::i32,
/*3075*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*3077*/            OPC_EmitInteger, MVT::i32, 14, 
/*3080*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3083*/            OPC_MorphNodeTo, TARGET_OPCODE(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 tGPR:i32:$src, 8:i32), 255:i32), (or:i32 (or:i32 (and:i32 (shl:i32 tGPR:i32:$src, 8:i32), 4278190080:i32), (and:i32 (srl:i32 tGPR:i32:$src, 8:i32), 16711680:i32)), (and:i32 (shl:i32 tGPR:i32:$src, 8:i32), 65280:i32))) - Complexity = 73
                    // Dst: (tREV16:i32 tGPR:i32:$src)
/*3093*/          0, /*End of Scope*/
/*3094*/        /*Scope*/ 50|128,1/*178*/, /*->3274*/
/*3096*/          OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*3102*/          OPC_MoveChild, 0,
/*3104*/          OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*3107*/          OPC_MoveChild, 0,
/*3109*/          OPC_CheckSame, 0,
/*3111*/          OPC_MoveParent,
/*3112*/          OPC_MoveChild, 1,
/*3114*/          OPC_CheckInteger, 8, 
/*3116*/          OPC_CheckType, MVT::i32,
/*3118*/          OPC_MoveParent,
/*3119*/          OPC_MoveParent,
/*3120*/          OPC_MoveParent,
/*3121*/          OPC_MoveChild, 1,
/*3123*/          OPC_CheckOpcode, TARGET_OPCODE(ISD::OR),
/*3126*/          OPC_MoveChild, 0,
/*3128*/          OPC_Scope, 71, /*->3201*/ // 2 children in Scope
/*3130*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*3134*/            OPC_MoveChild, 0,
/*3136*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*3139*/            OPC_MoveChild, 0,
/*3141*/            OPC_CheckSame, 0,
/*3143*/            OPC_MoveParent,
/*3144*/            OPC_MoveChild, 1,
/*3146*/            OPC_CheckInteger, 8, 
/*3148*/            OPC_CheckType, MVT::i32,
/*3150*/            OPC_MoveParent,
/*3151*/            OPC_MoveParent,
/*3152*/            OPC_MoveParent,
/*3153*/            OPC_MoveChild, 1,
/*3155*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*3160*/            OPC_MoveChild, 0,
/*3162*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SRL),
/*3165*/            OPC_MoveChild, 0,
/*3167*/            OPC_CheckSame, 0,
/*3169*/            OPC_MoveParent,
/*3170*/            OPC_MoveChild, 1,
/*3172*/            OPC_CheckInteger, 8, 
/*3174*/            OPC_CheckType, MVT::i32,
/*3176*/            OPC_MoveParent,
/*3177*/            OPC_MoveParent,
/*3178*/            OPC_MoveParent,
/*3179*/            OPC_MoveParent,
/*3180*/            OPC_MoveParent,
/*3181*/            OPC_CheckType, MVT::i32,
/*3183*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*3185*/            OPC_EmitInteger, MVT::i32, 14, 
/*3188*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3191*/            OPC_MorphNodeTo, TARGET_OPCODE(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 tGPR:i32:$src, 8:i32), 255:i32), (or:i32 (and:i32 (shl:i32 tGPR:i32:$src, 8:i32), 4278190080:i32), (or:i32 (and:i32 (shl:i32 tGPR:i32:$src, 8:i32), 65280:i32), (and:i32 (srl:i32 tGPR:i32:$src, 8:i32), 16711680:i32)))) - Complexity = 73
                    // Dst: (tREV16:i32 tGPR:i32:$src)
/*3201*/          /*Scope*/ 71, /*->3273*/
/*3202*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*3207*/            OPC_MoveChild, 0,
/*3209*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SRL),
/*3212*/            OPC_MoveChild, 0,
/*3214*/            OPC_CheckSame, 0,
/*3216*/            OPC_MoveParent,
/*3217*/            OPC_MoveChild, 1,
/*3219*/            OPC_CheckInteger, 8, 
/*3221*/            OPC_CheckType, MVT::i32,
/*3223*/            OPC_MoveParent,
/*3224*/            OPC_MoveParent,
/*3225*/            OPC_MoveParent,
/*3226*/            OPC_MoveChild, 1,
/*3228*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*3232*/            OPC_MoveChild, 0,
/*3234*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*3237*/            OPC_MoveChild, 0,
/*3239*/            OPC_CheckSame, 0,
/*3241*/            OPC_MoveParent,
/*3242*/            OPC_MoveChild, 1,
/*3244*/            OPC_CheckInteger, 8, 
/*3246*/            OPC_CheckType, MVT::i32,
/*3248*/            OPC_MoveParent,
/*3249*/            OPC_MoveParent,
/*3250*/            OPC_MoveParent,
/*3251*/            OPC_MoveParent,
/*3252*/            OPC_MoveParent,
/*3253*/            OPC_CheckType, MVT::i32,
/*3255*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*3257*/            OPC_EmitInteger, MVT::i32, 14, 
/*3260*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3263*/            OPC_MorphNodeTo, TARGET_OPCODE(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 tGPR:i32:$src, 8:i32), 255:i32), (or:i32 (and:i32 (shl:i32 tGPR:i32:$src, 8:i32), 4278190080:i32), (or:i32 (and:i32 (srl:i32 tGPR:i32:$src, 8:i32), 16711680:i32), (and:i32 (shl:i32 tGPR:i32:$src, 8:i32), 65280:i32)))) - Complexity = 73
                    // Dst: (tREV16:i32 tGPR:i32:$src)
/*3273*/          0, /*End of Scope*/
/*3274*/        /*Scope*/ 51|128,1/*179*/, /*->3455*/
/*3276*/          OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*3281*/          OPC_MoveChild, 0,
/*3283*/          OPC_CheckOpcode, TARGET_OPCODE(ISD::SRL),
/*3286*/          OPC_MoveChild, 0,
/*3288*/          OPC_CheckSame, 0,
/*3290*/          OPC_MoveParent,
/*3291*/          OPC_MoveChild, 1,
/*3293*/          OPC_CheckInteger, 8, 
/*3295*/          OPC_CheckType, MVT::i32,
/*3297*/          OPC_MoveParent,
/*3298*/          OPC_MoveParent,
/*3299*/          OPC_MoveParent,
/*3300*/          OPC_MoveChild, 1,
/*3302*/          OPC_CheckOpcode, TARGET_OPCODE(ISD::OR),
/*3305*/          OPC_MoveChild, 0,
/*3307*/          OPC_Scope, 72, /*->3381*/ // 2 children in Scope
/*3309*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*3313*/            OPC_MoveChild, 0,
/*3315*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*3318*/            OPC_MoveChild, 0,
/*3320*/            OPC_CheckSame, 0,
/*3322*/            OPC_MoveParent,
/*3323*/            OPC_MoveChild, 1,
/*3325*/            OPC_CheckInteger, 8, 
/*3327*/            OPC_CheckType, MVT::i32,
/*3329*/            OPC_MoveParent,
/*3330*/            OPC_MoveParent,
/*3331*/            OPC_MoveParent,
/*3332*/            OPC_MoveChild, 1,
/*3334*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*3340*/            OPC_MoveChild, 0,
/*3342*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*3345*/            OPC_MoveChild, 0,
/*3347*/            OPC_CheckSame, 0,
/*3349*/            OPC_MoveParent,
/*3350*/            OPC_MoveChild, 1,
/*3352*/            OPC_CheckInteger, 8, 
/*3354*/            OPC_CheckType, MVT::i32,
/*3356*/            OPC_MoveParent,
/*3357*/            OPC_MoveParent,
/*3358*/            OPC_MoveParent,
/*3359*/            OPC_MoveParent,
/*3360*/            OPC_MoveParent,
/*3361*/            OPC_CheckType, MVT::i32,
/*3363*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*3365*/            OPC_EmitInteger, MVT::i32, 14, 
/*3368*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3371*/            OPC_MorphNodeTo, TARGET_OPCODE(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 tGPR:i32:$src, 8:i32), 255:i32), (or:i32 (and:i32 (srl:i32 tGPR:i32:$src, 8:i32), 16711680:i32), (or:i32 (and:i32 (shl:i32 tGPR:i32:$src, 8:i32), 65280:i32), (and:i32 (shl:i32 tGPR:i32:$src, 8:i32), 4278190080:i32)))) - Complexity = 73
                    // Dst: (tREV16:i32 tGPR:i32:$src)
/*3381*/          /*Scope*/ 72, /*->3454*/
/*3382*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*3388*/            OPC_MoveChild, 0,
/*3390*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*3393*/            OPC_MoveChild, 0,
/*3395*/            OPC_CheckSame, 0,
/*3397*/            OPC_MoveParent,
/*3398*/            OPC_MoveChild, 1,
/*3400*/            OPC_CheckInteger, 8, 
/*3402*/            OPC_CheckType, MVT::i32,
/*3404*/            OPC_MoveParent,
/*3405*/            OPC_MoveParent,
/*3406*/            OPC_MoveParent,
/*3407*/            OPC_MoveChild, 1,
/*3409*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*3413*/            OPC_MoveChild, 0,
/*3415*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*3418*/            OPC_MoveChild, 0,
/*3420*/            OPC_CheckSame, 0,
/*3422*/            OPC_MoveParent,
/*3423*/            OPC_MoveChild, 1,
/*3425*/            OPC_CheckInteger, 8, 
/*3427*/            OPC_CheckType, MVT::i32,
/*3429*/            OPC_MoveParent,
/*3430*/            OPC_MoveParent,
/*3431*/            OPC_MoveParent,
/*3432*/            OPC_MoveParent,
/*3433*/            OPC_MoveParent,
/*3434*/            OPC_CheckType, MVT::i32,
/*3436*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*3438*/            OPC_EmitInteger, MVT::i32, 14, 
/*3441*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3444*/            OPC_MorphNodeTo, TARGET_OPCODE(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 tGPR:i32:$src, 8:i32), 255:i32), (or:i32 (and:i32 (srl:i32 tGPR:i32:$src, 8:i32), 16711680:i32), (or:i32 (and:i32 (shl:i32 tGPR:i32:$src, 8:i32), 4278190080:i32), (and:i32 (shl:i32 tGPR:i32:$src, 8:i32), 65280:i32)))) - Complexity = 73
                    // Dst: (tREV16:i32 tGPR:i32:$src)
/*3454*/          0, /*End of Scope*/
/*3455*/        /*Scope*/ 103, /*->3559*/
/*3456*/          OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*3460*/          OPC_MoveChild, 0,
/*3462*/          OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*3465*/          OPC_MoveChild, 0,
/*3467*/          OPC_CheckSame, 0,
/*3469*/          OPC_MoveParent,
/*3470*/          OPC_MoveChild, 1,
/*3472*/          OPC_CheckInteger, 8, 
/*3474*/          OPC_CheckType, MVT::i32,
/*3476*/          OPC_MoveParent,
/*3477*/          OPC_MoveParent,
/*3478*/          OPC_MoveParent,
/*3479*/          OPC_MoveChild, 1,
/*3481*/          OPC_CheckOpcode, TARGET_OPCODE(ISD::OR),
/*3484*/          OPC_MoveChild, 0,
/*3486*/          OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*3492*/          OPC_MoveChild, 0,
/*3494*/          OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*3497*/          OPC_MoveChild, 0,
/*3499*/          OPC_CheckSame, 0,
/*3501*/          OPC_MoveParent,
/*3502*/          OPC_MoveChild, 1,
/*3504*/          OPC_CheckInteger, 8, 
/*3506*/          OPC_CheckType, MVT::i32,
/*3508*/          OPC_MoveParent,
/*3509*/          OPC_MoveParent,
/*3510*/          OPC_MoveParent,
/*3511*/          OPC_MoveChild, 1,
/*3513*/          OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*3518*/          OPC_MoveChild, 0,
/*3520*/          OPC_CheckOpcode, TARGET_OPCODE(ISD::SRL),
/*3523*/          OPC_MoveChild, 0,
/*3525*/          OPC_CheckSame, 0,
/*3527*/          OPC_MoveParent,
/*3528*/          OPC_MoveChild, 1,
/*3530*/          OPC_CheckInteger, 8, 
/*3532*/          OPC_CheckType, MVT::i32,
/*3534*/          OPC_MoveParent,
/*3535*/          OPC_MoveParent,
/*3536*/          OPC_MoveParent,
/*3537*/          OPC_MoveParent,
/*3538*/          OPC_MoveParent,
/*3539*/          OPC_CheckType, MVT::i32,
/*3541*/          OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*3543*/          OPC_EmitInteger, MVT::i32, 14, 
/*3546*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3549*/          OPC_MorphNodeTo, TARGET_OPCODE(ARM::tREV16), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (or:i32 (and:i32 (srl:i32 tGPR:i32:$src, 8:i32), 255:i32), (or:i32 (and:i32 (shl:i32 tGPR:i32:$src, 8:i32), 65280:i32), (or:i32 (and:i32 (shl:i32 tGPR:i32:$src, 8:i32), 4278190080:i32), (and:i32 (srl:i32 tGPR:i32:$src, 8:i32), 16711680:i32)))) - Complexity = 73
                  // Dst: (tREV16:i32 tGPR:i32:$src)
/*3559*/        0, /*End of Scope*/
/*3560*/      /*Scope*/ 125|128,10/*1405*/, /*->4967*/
/*3562*/        OPC_CheckOpcode, TARGET_OPCODE(ISD::OR),
/*3565*/        OPC_MoveChild, 0,
/*3567*/        OPC_Scope, 81|128,5/*721*/, /*->4291*/ // 4 children in Scope
/*3570*/          OPC_CheckOpcode, TARGET_OPCODE(ISD::OR),
/*3573*/          OPC_MoveChild, 0,
/*3575*/          OPC_Scope, 118, /*->3695*/ // 6 children in Scope
/*3577*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*3581*/            OPC_MoveChild, 0,
/*3583*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*3586*/            OPC_RecordChild0, // #0 = $src
/*3587*/            OPC_MoveChild, 1,
/*3589*/            OPC_CheckInteger, 8, 
/*3591*/            OPC_CheckType, MVT::i32,
/*3593*/            OPC_MoveParent,
/*3594*/            OPC_MoveParent,
/*3595*/            OPC_MoveParent,
/*3596*/            OPC_MoveChild, 1,
/*3598*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*3603*/            OPC_MoveChild, 0,
/*3605*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SRL),
/*3608*/            OPC_MoveChild, 0,
/*3610*/            OPC_CheckSame, 0,
/*3612*/            OPC_MoveParent,
/*3613*/            OPC_MoveChild, 1,
/*3615*/            OPC_CheckInteger, 8, 
/*3617*/            OPC_CheckType, MVT::i32,
/*3619*/            OPC_MoveParent,
/*3620*/            OPC_MoveParent,
/*3621*/            OPC_MoveParent,
/*3622*/            OPC_MoveParent,
/*3623*/            OPC_MoveChild, 1,
/*3625*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*3631*/            OPC_MoveChild, 0,
/*3633*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*3636*/            OPC_MoveChild, 0,
/*3638*/            OPC_CheckSame, 0,
/*3640*/            OPC_MoveParent,
/*3641*/            OPC_MoveChild, 1,
/*3643*/            OPC_CheckInteger, 8, 
/*3645*/            OPC_CheckType, MVT::i32,
/*3647*/            OPC_MoveParent,
/*3648*/            OPC_MoveParent,
/*3649*/            OPC_MoveParent,
/*3650*/            OPC_MoveParent,
/*3651*/            OPC_MoveChild, 1,
/*3653*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*3656*/            OPC_MoveChild, 0,
/*3658*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SRL),
/*3661*/            OPC_MoveChild, 0,
/*3663*/            OPC_CheckSame, 0,
/*3665*/            OPC_MoveParent,
/*3666*/            OPC_MoveChild, 1,
/*3668*/            OPC_CheckInteger, 8, 
/*3670*/            OPC_CheckType, MVT::i32,
/*3672*/            OPC_MoveParent,
/*3673*/            OPC_MoveParent,
/*3674*/            OPC_MoveParent,
/*3675*/            OPC_CheckType, MVT::i32,
/*3677*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*3679*/            OPC_EmitInteger, MVT::i32, 14, 
/*3682*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3685*/            OPC_MorphNodeTo, TARGET_OPCODE(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (or:i32 (and:i32 (shl:i32 tGPR:i32:$src, 8:i32), 65280:i32), (and:i32 (srl:i32 tGPR:i32:$src, 8:i32), 16711680:i32)), (and:i32 (shl:i32 tGPR:i32:$src, 8:i32), 4278190080:i32)), (and:i32 (srl:i32 tGPR:i32:$src, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (tREV16:i32 tGPR:i32:$src)
/*3695*/          /*Scope*/ 118, /*->3814*/
/*3696*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*3701*/            OPC_MoveChild, 0,
/*3703*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SRL),
/*3706*/            OPC_RecordChild0, // #0 = $src
/*3707*/            OPC_MoveChild, 1,
/*3709*/            OPC_CheckInteger, 8, 
/*3711*/            OPC_CheckType, MVT::i32,
/*3713*/            OPC_MoveParent,
/*3714*/            OPC_MoveParent,
/*3715*/            OPC_MoveParent,
/*3716*/            OPC_MoveChild, 1,
/*3718*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*3722*/            OPC_MoveChild, 0,
/*3724*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*3727*/            OPC_MoveChild, 0,
/*3729*/            OPC_CheckSame, 0,
/*3731*/            OPC_MoveParent,
/*3732*/            OPC_MoveChild, 1,
/*3734*/            OPC_CheckInteger, 8, 
/*3736*/            OPC_CheckType, MVT::i32,
/*3738*/            OPC_MoveParent,
/*3739*/            OPC_MoveParent,
/*3740*/            OPC_MoveParent,
/*3741*/            OPC_MoveParent,
/*3742*/            OPC_MoveChild, 1,
/*3744*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*3750*/            OPC_MoveChild, 0,
/*3752*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*3755*/            OPC_MoveChild, 0,
/*3757*/            OPC_CheckSame, 0,
/*3759*/            OPC_MoveParent,
/*3760*/            OPC_MoveChild, 1,
/*3762*/            OPC_CheckInteger, 8, 
/*3764*/            OPC_CheckType, MVT::i32,
/*3766*/            OPC_MoveParent,
/*3767*/            OPC_MoveParent,
/*3768*/            OPC_MoveParent,
/*3769*/            OPC_MoveParent,
/*3770*/            OPC_MoveChild, 1,
/*3772*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*3775*/            OPC_MoveChild, 0,
/*3777*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SRL),
/*3780*/            OPC_MoveChild, 0,
/*3782*/            OPC_CheckSame, 0,
/*3784*/            OPC_MoveParent,
/*3785*/            OPC_MoveChild, 1,
/*3787*/            OPC_CheckInteger, 8, 
/*3789*/            OPC_CheckType, MVT::i32,
/*3791*/            OPC_MoveParent,
/*3792*/            OPC_MoveParent,
/*3793*/            OPC_MoveParent,
/*3794*/            OPC_CheckType, MVT::i32,
/*3796*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*3798*/            OPC_EmitInteger, MVT::i32, 14, 
/*3801*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3804*/            OPC_MorphNodeTo, TARGET_OPCODE(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (or:i32 (and:i32 (srl:i32 tGPR:i32:$src, 8:i32), 16711680:i32), (and:i32 (shl:i32 tGPR:i32:$src, 8:i32), 65280:i32)), (and:i32 (shl:i32 tGPR:i32:$src, 8:i32), 4278190080:i32)), (and:i32 (srl:i32 tGPR:i32:$src, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (tREV16:i32 tGPR:i32:$src)
/*3814*/          /*Scope*/ 118, /*->3933*/
/*3815*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*3819*/            OPC_MoveChild, 0,
/*3821*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*3824*/            OPC_RecordChild0, // #0 = $src
/*3825*/            OPC_MoveChild, 1,
/*3827*/            OPC_CheckInteger, 8, 
/*3829*/            OPC_CheckType, MVT::i32,
/*3831*/            OPC_MoveParent,
/*3832*/            OPC_MoveParent,
/*3833*/            OPC_MoveParent,
/*3834*/            OPC_MoveChild, 1,
/*3836*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*3842*/            OPC_MoveChild, 0,
/*3844*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*3847*/            OPC_MoveChild, 0,
/*3849*/            OPC_CheckSame, 0,
/*3851*/            OPC_MoveParent,
/*3852*/            OPC_MoveChild, 1,
/*3854*/            OPC_CheckInteger, 8, 
/*3856*/            OPC_CheckType, MVT::i32,
/*3858*/            OPC_MoveParent,
/*3859*/            OPC_MoveParent,
/*3860*/            OPC_MoveParent,
/*3861*/            OPC_MoveParent,
/*3862*/            OPC_MoveChild, 1,
/*3864*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*3869*/            OPC_MoveChild, 0,
/*3871*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SRL),
/*3874*/            OPC_MoveChild, 0,
/*3876*/            OPC_CheckSame, 0,
/*3878*/            OPC_MoveParent,
/*3879*/            OPC_MoveChild, 1,
/*3881*/            OPC_CheckInteger, 8, 
/*3883*/            OPC_CheckType, MVT::i32,
/*3885*/            OPC_MoveParent,
/*3886*/            OPC_MoveParent,
/*3887*/            OPC_MoveParent,
/*3888*/            OPC_MoveParent,
/*3889*/            OPC_MoveChild, 1,
/*3891*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*3894*/            OPC_MoveChild, 0,
/*3896*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SRL),
/*3899*/            OPC_MoveChild, 0,
/*3901*/            OPC_CheckSame, 0,
/*3903*/            OPC_MoveParent,
/*3904*/            OPC_MoveChild, 1,
/*3906*/            OPC_CheckInteger, 8, 
/*3908*/            OPC_CheckType, MVT::i32,
/*3910*/            OPC_MoveParent,
/*3911*/            OPC_MoveParent,
/*3912*/            OPC_MoveParent,
/*3913*/            OPC_CheckType, MVT::i32,
/*3915*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*3917*/            OPC_EmitInteger, MVT::i32, 14, 
/*3920*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3923*/            OPC_MorphNodeTo, TARGET_OPCODE(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (or:i32 (and:i32 (shl:i32 tGPR:i32:$src, 8:i32), 65280:i32), (and:i32 (shl:i32 tGPR:i32:$src, 8:i32), 4278190080:i32)), (and:i32 (srl:i32 tGPR:i32:$src, 8:i32), 16711680:i32)), (and:i32 (srl:i32 tGPR:i32:$src, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (tREV16:i32 tGPR:i32:$src)
/*3933*/          /*Scope*/ 118, /*->4052*/
/*3934*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*3940*/            OPC_MoveChild, 0,
/*3942*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*3945*/            OPC_RecordChild0, // #0 = $src
/*3946*/            OPC_MoveChild, 1,
/*3948*/            OPC_CheckInteger, 8, 
/*3950*/            OPC_CheckType, MVT::i32,
/*3952*/            OPC_MoveParent,
/*3953*/            OPC_MoveParent,
/*3954*/            OPC_MoveParent,
/*3955*/            OPC_MoveChild, 1,
/*3957*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*3961*/            OPC_MoveChild, 0,
/*3963*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*3966*/            OPC_MoveChild, 0,
/*3968*/            OPC_CheckSame, 0,
/*3970*/            OPC_MoveParent,
/*3971*/            OPC_MoveChild, 1,
/*3973*/            OPC_CheckInteger, 8, 
/*3975*/            OPC_CheckType, MVT::i32,
/*3977*/            OPC_MoveParent,
/*3978*/            OPC_MoveParent,
/*3979*/            OPC_MoveParent,
/*3980*/            OPC_MoveParent,
/*3981*/            OPC_MoveChild, 1,
/*3983*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*3988*/            OPC_MoveChild, 0,
/*3990*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SRL),
/*3993*/            OPC_MoveChild, 0,
/*3995*/            OPC_CheckSame, 0,
/*3997*/            OPC_MoveParent,
/*3998*/            OPC_MoveChild, 1,
/*4000*/            OPC_CheckInteger, 8, 
/*4002*/            OPC_CheckType, MVT::i32,
/*4004*/            OPC_MoveParent,
/*4005*/            OPC_MoveParent,
/*4006*/            OPC_MoveParent,
/*4007*/            OPC_MoveParent,
/*4008*/            OPC_MoveChild, 1,
/*4010*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*4013*/            OPC_MoveChild, 0,
/*4015*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SRL),
/*4018*/            OPC_MoveChild, 0,
/*4020*/            OPC_CheckSame, 0,
/*4022*/            OPC_MoveParent,
/*4023*/            OPC_MoveChild, 1,
/*4025*/            OPC_CheckInteger, 8, 
/*4027*/            OPC_CheckType, MVT::i32,
/*4029*/            OPC_MoveParent,
/*4030*/            OPC_MoveParent,
/*4031*/            OPC_MoveParent,
/*4032*/            OPC_CheckType, MVT::i32,
/*4034*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*4036*/            OPC_EmitInteger, MVT::i32, 14, 
/*4039*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4042*/            OPC_MorphNodeTo, TARGET_OPCODE(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (or:i32 (and:i32 (shl:i32 tGPR:i32:$src, 8:i32), 4278190080:i32), (and:i32 (shl:i32 tGPR:i32:$src, 8:i32), 65280:i32)), (and:i32 (srl:i32 tGPR:i32:$src, 8:i32), 16711680:i32)), (and:i32 (srl:i32 tGPR:i32:$src, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (tREV16:i32 tGPR:i32:$src)
/*4052*/          /*Scope*/ 118, /*->4171*/
/*4053*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*4058*/            OPC_MoveChild, 0,
/*4060*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SRL),
/*4063*/            OPC_RecordChild0, // #0 = $src
/*4064*/            OPC_MoveChild, 1,
/*4066*/            OPC_CheckInteger, 8, 
/*4068*/            OPC_CheckType, MVT::i32,
/*4070*/            OPC_MoveParent,
/*4071*/            OPC_MoveParent,
/*4072*/            OPC_MoveParent,
/*4073*/            OPC_MoveChild, 1,
/*4075*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*4081*/            OPC_MoveChild, 0,
/*4083*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*4086*/            OPC_MoveChild, 0,
/*4088*/            OPC_CheckSame, 0,
/*4090*/            OPC_MoveParent,
/*4091*/            OPC_MoveChild, 1,
/*4093*/            OPC_CheckInteger, 8, 
/*4095*/            OPC_CheckType, MVT::i32,
/*4097*/            OPC_MoveParent,
/*4098*/            OPC_MoveParent,
/*4099*/            OPC_MoveParent,
/*4100*/            OPC_MoveParent,
/*4101*/            OPC_MoveChild, 1,
/*4103*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*4107*/            OPC_MoveChild, 0,
/*4109*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*4112*/            OPC_MoveChild, 0,
/*4114*/            OPC_CheckSame, 0,
/*4116*/            OPC_MoveParent,
/*4117*/            OPC_MoveChild, 1,
/*4119*/            OPC_CheckInteger, 8, 
/*4121*/            OPC_CheckType, MVT::i32,
/*4123*/            OPC_MoveParent,
/*4124*/            OPC_MoveParent,
/*4125*/            OPC_MoveParent,
/*4126*/            OPC_MoveParent,
/*4127*/            OPC_MoveChild, 1,
/*4129*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*4132*/            OPC_MoveChild, 0,
/*4134*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SRL),
/*4137*/            OPC_MoveChild, 0,
/*4139*/            OPC_CheckSame, 0,
/*4141*/            OPC_MoveParent,
/*4142*/            OPC_MoveChild, 1,
/*4144*/            OPC_CheckInteger, 8, 
/*4146*/            OPC_CheckType, MVT::i32,
/*4148*/            OPC_MoveParent,
/*4149*/            OPC_MoveParent,
/*4150*/            OPC_MoveParent,
/*4151*/            OPC_CheckType, MVT::i32,
/*4153*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*4155*/            OPC_EmitInteger, MVT::i32, 14, 
/*4158*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4161*/            OPC_MorphNodeTo, TARGET_OPCODE(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (or:i32 (and:i32 (srl:i32 tGPR:i32:$src, 8:i32), 16711680:i32), (and:i32 (shl:i32 tGPR:i32:$src, 8:i32), 4278190080:i32)), (and:i32 (shl:i32 tGPR:i32:$src, 8:i32), 65280:i32)), (and:i32 (srl:i32 tGPR:i32:$src, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (tREV16:i32 tGPR:i32:$src)
/*4171*/          /*Scope*/ 118, /*->4290*/
/*4172*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*4178*/            OPC_MoveChild, 0,
/*4180*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*4183*/            OPC_RecordChild0, // #0 = $src
/*4184*/            OPC_MoveChild, 1,
/*4186*/            OPC_CheckInteger, 8, 
/*4188*/            OPC_CheckType, MVT::i32,
/*4190*/            OPC_MoveParent,
/*4191*/            OPC_MoveParent,
/*4192*/            OPC_MoveParent,
/*4193*/            OPC_MoveChild, 1,
/*4195*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*4200*/            OPC_MoveChild, 0,
/*4202*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SRL),
/*4205*/            OPC_MoveChild, 0,
/*4207*/            OPC_CheckSame, 0,
/*4209*/            OPC_MoveParent,
/*4210*/            OPC_MoveChild, 1,
/*4212*/            OPC_CheckInteger, 8, 
/*4214*/            OPC_CheckType, MVT::i32,
/*4216*/            OPC_MoveParent,
/*4217*/            OPC_MoveParent,
/*4218*/            OPC_MoveParent,
/*4219*/            OPC_MoveParent,
/*4220*/            OPC_MoveChild, 1,
/*4222*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*4226*/            OPC_MoveChild, 0,
/*4228*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*4231*/            OPC_MoveChild, 0,
/*4233*/            OPC_CheckSame, 0,
/*4235*/            OPC_MoveParent,
/*4236*/            OPC_MoveChild, 1,
/*4238*/            OPC_CheckInteger, 8, 
/*4240*/            OPC_CheckType, MVT::i32,
/*4242*/            OPC_MoveParent,
/*4243*/            OPC_MoveParent,
/*4244*/            OPC_MoveParent,
/*4245*/            OPC_MoveParent,
/*4246*/            OPC_MoveChild, 1,
/*4248*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*4251*/            OPC_MoveChild, 0,
/*4253*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SRL),
/*4256*/            OPC_MoveChild, 0,
/*4258*/            OPC_CheckSame, 0,
/*4260*/            OPC_MoveParent,
/*4261*/            OPC_MoveChild, 1,
/*4263*/            OPC_CheckInteger, 8, 
/*4265*/            OPC_CheckType, MVT::i32,
/*4267*/            OPC_MoveParent,
/*4268*/            OPC_MoveParent,
/*4269*/            OPC_MoveParent,
/*4270*/            OPC_CheckType, MVT::i32,
/*4272*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*4274*/            OPC_EmitInteger, MVT::i32, 14, 
/*4277*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4280*/            OPC_MorphNodeTo, TARGET_OPCODE(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (or:i32 (and:i32 (shl:i32 tGPR:i32:$src, 8:i32), 4278190080:i32), (and:i32 (srl:i32 tGPR:i32:$src, 8:i32), 16711680:i32)), (and:i32 (shl:i32 tGPR:i32:$src, 8:i32), 65280:i32)), (and:i32 (srl:i32 tGPR:i32:$src, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (tREV16:i32 tGPR:i32:$src)
/*4290*/          0, /*End of Scope*/
/*4291*/        /*Scope*/ 94|128,1/*222*/, /*->4515*/
/*4293*/          OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*4299*/          OPC_MoveChild, 0,
/*4301*/          OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*4304*/          OPC_RecordChild0, // #0 = $src
/*4305*/          OPC_MoveChild, 1,
/*4307*/          OPC_CheckInteger, 8, 
/*4309*/          OPC_CheckType, MVT::i32,
/*4311*/          OPC_MoveParent,
/*4312*/          OPC_MoveParent,
/*4313*/          OPC_MoveParent,
/*4314*/          OPC_MoveChild, 1,
/*4316*/          OPC_CheckOpcode, TARGET_OPCODE(ISD::OR),
/*4319*/          OPC_MoveChild, 0,
/*4321*/          OPC_Scope, 95, /*->4418*/ // 2 children in Scope
/*4323*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*4327*/            OPC_MoveChild, 0,
/*4329*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*4332*/            OPC_MoveChild, 0,
/*4334*/            OPC_CheckSame, 0,
/*4336*/            OPC_MoveParent,
/*4337*/            OPC_MoveChild, 1,
/*4339*/            OPC_CheckInteger, 8, 
/*4341*/            OPC_CheckType, MVT::i32,
/*4343*/            OPC_MoveParent,
/*4344*/            OPC_MoveParent,
/*4345*/            OPC_MoveParent,
/*4346*/            OPC_MoveChild, 1,
/*4348*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*4353*/            OPC_MoveChild, 0,
/*4355*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SRL),
/*4358*/            OPC_MoveChild, 0,
/*4360*/            OPC_CheckSame, 0,
/*4362*/            OPC_MoveParent,
/*4363*/            OPC_MoveChild, 1,
/*4365*/            OPC_CheckInteger, 8, 
/*4367*/            OPC_CheckType, MVT::i32,
/*4369*/            OPC_MoveParent,
/*4370*/            OPC_MoveParent,
/*4371*/            OPC_MoveParent,
/*4372*/            OPC_MoveParent,
/*4373*/            OPC_MoveParent,
/*4374*/            OPC_MoveChild, 1,
/*4376*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*4379*/            OPC_MoveChild, 0,
/*4381*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SRL),
/*4384*/            OPC_MoveChild, 0,
/*4386*/            OPC_CheckSame, 0,
/*4388*/            OPC_MoveParent,
/*4389*/            OPC_MoveChild, 1,
/*4391*/            OPC_CheckInteger, 8, 
/*4393*/            OPC_CheckType, MVT::i32,
/*4395*/            OPC_MoveParent,
/*4396*/            OPC_MoveParent,
/*4397*/            OPC_MoveParent,
/*4398*/            OPC_CheckType, MVT::i32,
/*4400*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*4402*/            OPC_EmitInteger, MVT::i32, 14, 
/*4405*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4408*/            OPC_MorphNodeTo, TARGET_OPCODE(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (and:i32 (shl:i32 tGPR:i32:$src, 8:i32), 4278190080:i32), (or:i32 (and:i32 (shl:i32 tGPR:i32:$src, 8:i32), 65280:i32), (and:i32 (srl:i32 tGPR:i32:$src, 8:i32), 16711680:i32))), (and:i32 (srl:i32 tGPR:i32:$src, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (tREV16:i32 tGPR:i32:$src)
/*4418*/          /*Scope*/ 95, /*->4514*/
/*4419*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*4424*/            OPC_MoveChild, 0,
/*4426*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SRL),
/*4429*/            OPC_MoveChild, 0,
/*4431*/            OPC_CheckSame, 0,
/*4433*/            OPC_MoveParent,
/*4434*/            OPC_MoveChild, 1,
/*4436*/            OPC_CheckInteger, 8, 
/*4438*/            OPC_CheckType, MVT::i32,
/*4440*/            OPC_MoveParent,
/*4441*/            OPC_MoveParent,
/*4442*/            OPC_MoveParent,
/*4443*/            OPC_MoveChild, 1,
/*4445*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*4449*/            OPC_MoveChild, 0,
/*4451*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*4454*/            OPC_MoveChild, 0,
/*4456*/            OPC_CheckSame, 0,
/*4458*/            OPC_MoveParent,
/*4459*/            OPC_MoveChild, 1,
/*4461*/            OPC_CheckInteger, 8, 
/*4463*/            OPC_CheckType, MVT::i32,
/*4465*/            OPC_MoveParent,
/*4466*/            OPC_MoveParent,
/*4467*/            OPC_MoveParent,
/*4468*/            OPC_MoveParent,
/*4469*/            OPC_MoveParent,
/*4470*/            OPC_MoveChild, 1,
/*4472*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*4475*/            OPC_MoveChild, 0,
/*4477*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SRL),
/*4480*/            OPC_MoveChild, 0,
/*4482*/            OPC_CheckSame, 0,
/*4484*/            OPC_MoveParent,
/*4485*/            OPC_MoveChild, 1,
/*4487*/            OPC_CheckInteger, 8, 
/*4489*/            OPC_CheckType, MVT::i32,
/*4491*/            OPC_MoveParent,
/*4492*/            OPC_MoveParent,
/*4493*/            OPC_MoveParent,
/*4494*/            OPC_CheckType, MVT::i32,
/*4496*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*4498*/            OPC_EmitInteger, MVT::i32, 14, 
/*4501*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4504*/            OPC_MorphNodeTo, TARGET_OPCODE(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (and:i32 (shl:i32 tGPR:i32:$src, 8:i32), 4278190080:i32), (or:i32 (and:i32 (srl:i32 tGPR:i32:$src, 8:i32), 16711680:i32), (and:i32 (shl:i32 tGPR:i32:$src, 8:i32), 65280:i32))), (and:i32 (srl:i32 tGPR:i32:$src, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (tREV16:i32 tGPR:i32:$src)
/*4514*/          0, /*End of Scope*/
/*4515*/        /*Scope*/ 95|128,1/*223*/, /*->4740*/
/*4517*/          OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*4522*/          OPC_MoveChild, 0,
/*4524*/          OPC_CheckOpcode, TARGET_OPCODE(ISD::SRL),
/*4527*/          OPC_RecordChild0, // #0 = $src
/*4528*/          OPC_MoveChild, 1,
/*4530*/          OPC_CheckInteger, 8, 
/*4532*/          OPC_CheckType, MVT::i32,
/*4534*/          OPC_MoveParent,
/*4535*/          OPC_MoveParent,
/*4536*/          OPC_MoveParent,
/*4537*/          OPC_MoveChild, 1,
/*4539*/          OPC_CheckOpcode, TARGET_OPCODE(ISD::OR),
/*4542*/          OPC_MoveChild, 0,
/*4544*/          OPC_Scope, 96, /*->4642*/ // 2 children in Scope
/*4546*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*4550*/            OPC_MoveChild, 0,
/*4552*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*4555*/            OPC_MoveChild, 0,
/*4557*/            OPC_CheckSame, 0,
/*4559*/            OPC_MoveParent,
/*4560*/            OPC_MoveChild, 1,
/*4562*/            OPC_CheckInteger, 8, 
/*4564*/            OPC_CheckType, MVT::i32,
/*4566*/            OPC_MoveParent,
/*4567*/            OPC_MoveParent,
/*4568*/            OPC_MoveParent,
/*4569*/            OPC_MoveChild, 1,
/*4571*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*4577*/            OPC_MoveChild, 0,
/*4579*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*4582*/            OPC_MoveChild, 0,
/*4584*/            OPC_CheckSame, 0,
/*4586*/            OPC_MoveParent,
/*4587*/            OPC_MoveChild, 1,
/*4589*/            OPC_CheckInteger, 8, 
/*4591*/            OPC_CheckType, MVT::i32,
/*4593*/            OPC_MoveParent,
/*4594*/            OPC_MoveParent,
/*4595*/            OPC_MoveParent,
/*4596*/            OPC_MoveParent,
/*4597*/            OPC_MoveParent,
/*4598*/            OPC_MoveChild, 1,
/*4600*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*4603*/            OPC_MoveChild, 0,
/*4605*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SRL),
/*4608*/            OPC_MoveChild, 0,
/*4610*/            OPC_CheckSame, 0,
/*4612*/            OPC_MoveParent,
/*4613*/            OPC_MoveChild, 1,
/*4615*/            OPC_CheckInteger, 8, 
/*4617*/            OPC_CheckType, MVT::i32,
/*4619*/            OPC_MoveParent,
/*4620*/            OPC_MoveParent,
/*4621*/            OPC_MoveParent,
/*4622*/            OPC_CheckType, MVT::i32,
/*4624*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*4626*/            OPC_EmitInteger, MVT::i32, 14, 
/*4629*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4632*/            OPC_MorphNodeTo, TARGET_OPCODE(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (and:i32 (srl:i32 tGPR:i32:$src, 8:i32), 16711680:i32), (or:i32 (and:i32 (shl:i32 tGPR:i32:$src, 8:i32), 65280:i32), (and:i32 (shl:i32 tGPR:i32:$src, 8:i32), 4278190080:i32))), (and:i32 (srl:i32 tGPR:i32:$src, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (tREV16:i32 tGPR:i32:$src)
/*4642*/          /*Scope*/ 96, /*->4739*/
/*4643*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*4649*/            OPC_MoveChild, 0,
/*4651*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*4654*/            OPC_MoveChild, 0,
/*4656*/            OPC_CheckSame, 0,
/*4658*/            OPC_MoveParent,
/*4659*/            OPC_MoveChild, 1,
/*4661*/            OPC_CheckInteger, 8, 
/*4663*/            OPC_CheckType, MVT::i32,
/*4665*/            OPC_MoveParent,
/*4666*/            OPC_MoveParent,
/*4667*/            OPC_MoveParent,
/*4668*/            OPC_MoveChild, 1,
/*4670*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*4674*/            OPC_MoveChild, 0,
/*4676*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*4679*/            OPC_MoveChild, 0,
/*4681*/            OPC_CheckSame, 0,
/*4683*/            OPC_MoveParent,
/*4684*/            OPC_MoveChild, 1,
/*4686*/            OPC_CheckInteger, 8, 
/*4688*/            OPC_CheckType, MVT::i32,
/*4690*/            OPC_MoveParent,
/*4691*/            OPC_MoveParent,
/*4692*/            OPC_MoveParent,
/*4693*/            OPC_MoveParent,
/*4694*/            OPC_MoveParent,
/*4695*/            OPC_MoveChild, 1,
/*4697*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*4700*/            OPC_MoveChild, 0,
/*4702*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SRL),
/*4705*/            OPC_MoveChild, 0,
/*4707*/            OPC_CheckSame, 0,
/*4709*/            OPC_MoveParent,
/*4710*/            OPC_MoveChild, 1,
/*4712*/            OPC_CheckInteger, 8, 
/*4714*/            OPC_CheckType, MVT::i32,
/*4716*/            OPC_MoveParent,
/*4717*/            OPC_MoveParent,
/*4718*/            OPC_MoveParent,
/*4719*/            OPC_CheckType, MVT::i32,
/*4721*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*4723*/            OPC_EmitInteger, MVT::i32, 14, 
/*4726*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4729*/            OPC_MorphNodeTo, TARGET_OPCODE(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (and:i32 (srl:i32 tGPR:i32:$src, 8:i32), 16711680:i32), (or:i32 (and:i32 (shl:i32 tGPR:i32:$src, 8:i32), 4278190080:i32), (and:i32 (shl:i32 tGPR:i32:$src, 8:i32), 65280:i32))), (and:i32 (srl:i32 tGPR:i32:$src, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (tREV16:i32 tGPR:i32:$src)
/*4739*/          0, /*End of Scope*/
/*4740*/        /*Scope*/ 96|128,1/*224*/, /*->4966*/
/*4742*/          OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*4746*/          OPC_MoveChild, 0,
/*4748*/          OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*4751*/          OPC_RecordChild0, // #0 = $src
/*4752*/          OPC_MoveChild, 1,
/*4754*/          OPC_CheckInteger, 8, 
/*4756*/          OPC_CheckType, MVT::i32,
/*4758*/          OPC_MoveParent,
/*4759*/          OPC_MoveParent,
/*4760*/          OPC_MoveParent,
/*4761*/          OPC_MoveChild, 1,
/*4763*/          OPC_CheckOpcode, TARGET_OPCODE(ISD::OR),
/*4766*/          OPC_MoveChild, 0,
/*4768*/          OPC_Scope, 97, /*->4867*/ // 2 children in Scope
/*4770*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*4775*/            OPC_MoveChild, 0,
/*4777*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SRL),
/*4780*/            OPC_MoveChild, 0,
/*4782*/            OPC_CheckSame, 0,
/*4784*/            OPC_MoveParent,
/*4785*/            OPC_MoveChild, 1,
/*4787*/            OPC_CheckInteger, 8, 
/*4789*/            OPC_CheckType, MVT::i32,
/*4791*/            OPC_MoveParent,
/*4792*/            OPC_MoveParent,
/*4793*/            OPC_MoveParent,
/*4794*/            OPC_MoveChild, 1,
/*4796*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*4802*/            OPC_MoveChild, 0,
/*4804*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*4807*/            OPC_MoveChild, 0,
/*4809*/            OPC_CheckSame, 0,
/*4811*/            OPC_MoveParent,
/*4812*/            OPC_MoveChild, 1,
/*4814*/            OPC_CheckInteger, 8, 
/*4816*/            OPC_CheckType, MVT::i32,
/*4818*/            OPC_MoveParent,
/*4819*/            OPC_MoveParent,
/*4820*/            OPC_MoveParent,
/*4821*/            OPC_MoveParent,
/*4822*/            OPC_MoveParent,
/*4823*/            OPC_MoveChild, 1,
/*4825*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*4828*/            OPC_MoveChild, 0,
/*4830*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SRL),
/*4833*/            OPC_MoveChild, 0,
/*4835*/            OPC_CheckSame, 0,
/*4837*/            OPC_MoveParent,
/*4838*/            OPC_MoveChild, 1,
/*4840*/            OPC_CheckInteger, 8, 
/*4842*/            OPC_CheckType, MVT::i32,
/*4844*/            OPC_MoveParent,
/*4845*/            OPC_MoveParent,
/*4846*/            OPC_MoveParent,
/*4847*/            OPC_CheckType, MVT::i32,
/*4849*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*4851*/            OPC_EmitInteger, MVT::i32, 14, 
/*4854*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4857*/            OPC_MorphNodeTo, TARGET_OPCODE(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (and:i32 (shl:i32 tGPR:i32:$src, 8:i32), 65280:i32), (or:i32 (and:i32 (srl:i32 tGPR:i32:$src, 8:i32), 16711680:i32), (and:i32 (shl:i32 tGPR:i32:$src, 8:i32), 4278190080:i32))), (and:i32 (srl:i32 tGPR:i32:$src, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (tREV16:i32 tGPR:i32:$src)
/*4867*/          /*Scope*/ 97, /*->4965*/
/*4868*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*4874*/            OPC_MoveChild, 0,
/*4876*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*4879*/            OPC_MoveChild, 0,
/*4881*/            OPC_CheckSame, 0,
/*4883*/            OPC_MoveParent,
/*4884*/            OPC_MoveChild, 1,
/*4886*/            OPC_CheckInteger, 8, 
/*4888*/            OPC_CheckType, MVT::i32,
/*4890*/            OPC_MoveParent,
/*4891*/            OPC_MoveParent,
/*4892*/            OPC_MoveParent,
/*4893*/            OPC_MoveChild, 1,
/*4895*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*4900*/            OPC_MoveChild, 0,
/*4902*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SRL),
/*4905*/            OPC_MoveChild, 0,
/*4907*/            OPC_CheckSame, 0,
/*4909*/            OPC_MoveParent,
/*4910*/            OPC_MoveChild, 1,
/*4912*/            OPC_CheckInteger, 8, 
/*4914*/            OPC_CheckType, MVT::i32,
/*4916*/            OPC_MoveParent,
/*4917*/            OPC_MoveParent,
/*4918*/            OPC_MoveParent,
/*4919*/            OPC_MoveParent,
/*4920*/            OPC_MoveParent,
/*4921*/            OPC_MoveChild, 1,
/*4923*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*4926*/            OPC_MoveChild, 0,
/*4928*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SRL),
/*4931*/            OPC_MoveChild, 0,
/*4933*/            OPC_CheckSame, 0,
/*4935*/            OPC_MoveParent,
/*4936*/            OPC_MoveChild, 1,
/*4938*/            OPC_CheckInteger, 8, 
/*4940*/            OPC_CheckType, MVT::i32,
/*4942*/            OPC_MoveParent,
/*4943*/            OPC_MoveParent,
/*4944*/            OPC_MoveParent,
/*4945*/            OPC_CheckType, MVT::i32,
/*4947*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*4949*/            OPC_EmitInteger, MVT::i32, 14, 
/*4952*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4955*/            OPC_MorphNodeTo, TARGET_OPCODE(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (and:i32 (shl:i32 tGPR:i32:$src, 8:i32), 65280:i32), (or:i32 (and:i32 (shl:i32 tGPR:i32:$src, 8:i32), 4278190080:i32), (and:i32 (srl:i32 tGPR:i32:$src, 8:i32), 16711680:i32))), (and:i32 (srl:i32 tGPR:i32:$src, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (tREV16:i32 tGPR:i32:$src)
/*4965*/          0, /*End of Scope*/
/*4966*/        0, /*End of Scope*/
/*4967*/      /*Scope*/ 100|128,7/*996*/, /*->5965*/
/*4969*/        OPC_CheckAndImm, 127|128,1/*255*/, 
/*4972*/        OPC_MoveChild, 0,
/*4974*/        OPC_CheckOpcode, TARGET_OPCODE(ISD::SRL),
/*4977*/        OPC_RecordChild0, // #0 = $src
/*4978*/        OPC_MoveChild, 1,
/*4980*/        OPC_CheckInteger, 8, 
/*4982*/        OPC_CheckType, MVT::i32,
/*4984*/        OPC_MoveParent,
/*4985*/        OPC_MoveParent,
/*4986*/        OPC_MoveParent,
/*4987*/        OPC_MoveChild, 1,
/*4989*/        OPC_CheckOpcode, TARGET_OPCODE(ISD::OR),
/*4992*/        OPC_MoveChild, 0,
/*4994*/        OPC_Scope, 118|128,3/*502*/, /*->5499*/ // 4 children in Scope
/*4997*/          OPC_CheckOpcode, TARGET_OPCODE(ISD::OR),
/*5000*/          OPC_MoveChild, 0,
/*5002*/          OPC_Scope, 98, /*->5102*/ // 5 children in Scope
/*5004*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*5009*/            OPC_MoveChild, 0,
/*5011*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SRL),
/*5014*/            OPC_MoveChild, 0,
/*5016*/            OPC_CheckSame, 0,
/*5018*/            OPC_MoveParent,
/*5019*/            OPC_MoveChild, 1,
/*5021*/            OPC_CheckInteger, 8, 
/*5023*/            OPC_CheckType, MVT::i32,
/*5025*/            OPC_MoveParent,
/*5026*/            OPC_MoveParent,
/*5027*/            OPC_MoveParent,
/*5028*/            OPC_MoveChild, 1,
/*5030*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*5034*/            OPC_MoveChild, 0,
/*5036*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*5039*/            OPC_MoveChild, 0,
/*5041*/            OPC_CheckSame, 0,
/*5043*/            OPC_MoveParent,
/*5044*/            OPC_MoveChild, 1,
/*5046*/            OPC_CheckInteger, 8, 
/*5048*/            OPC_CheckType, MVT::i32,
/*5050*/            OPC_MoveParent,
/*5051*/            OPC_MoveParent,
/*5052*/            OPC_MoveParent,
/*5053*/            OPC_MoveParent,
/*5054*/            OPC_MoveChild, 1,
/*5056*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*5062*/            OPC_MoveChild, 0,
/*5064*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*5067*/            OPC_MoveChild, 0,
/*5069*/            OPC_CheckSame, 0,
/*5071*/            OPC_MoveParent,
/*5072*/            OPC_MoveChild, 1,
/*5074*/            OPC_CheckInteger, 8, 
/*5076*/            OPC_CheckType, MVT::i32,
/*5078*/            OPC_MoveParent,
/*5079*/            OPC_MoveParent,
/*5080*/            OPC_MoveParent,
/*5081*/            OPC_MoveParent,
/*5082*/            OPC_CheckType, MVT::i32,
/*5084*/            OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*5086*/            OPC_EmitInteger, MVT::i32, 14, 
/*5089*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5092*/            OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 rGPR:i32:$src, 8:i32), 255:i32), (or:i32 (or:i32 (and:i32 (srl:i32 rGPR:i32:$src, 8:i32), 16711680:i32), (and:i32 (shl:i32 rGPR:i32:$src, 8:i32), 65280:i32)), (and:i32 (shl:i32 rGPR:i32:$src, 8:i32), 4278190080:i32))) - Complexity = 73
                    // Dst: (t2REV16:i32 rGPR:i32:$src)
/*5102*/          /*Scope*/ 98, /*->5201*/
/*5103*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*5107*/            OPC_MoveChild, 0,
/*5109*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*5112*/            OPC_MoveChild, 0,
/*5114*/            OPC_CheckSame, 0,
/*5116*/            OPC_MoveParent,
/*5117*/            OPC_MoveChild, 1,
/*5119*/            OPC_CheckInteger, 8, 
/*5121*/            OPC_CheckType, MVT::i32,
/*5123*/            OPC_MoveParent,
/*5124*/            OPC_MoveParent,
/*5125*/            OPC_MoveParent,
/*5126*/            OPC_MoveChild, 1,
/*5128*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*5134*/            OPC_MoveChild, 0,
/*5136*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*5139*/            OPC_MoveChild, 0,
/*5141*/            OPC_CheckSame, 0,
/*5143*/            OPC_MoveParent,
/*5144*/            OPC_MoveChild, 1,
/*5146*/            OPC_CheckInteger, 8, 
/*5148*/            OPC_CheckType, MVT::i32,
/*5150*/            OPC_MoveParent,
/*5151*/            OPC_MoveParent,
/*5152*/            OPC_MoveParent,
/*5153*/            OPC_MoveParent,
/*5154*/            OPC_MoveChild, 1,
/*5156*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*5161*/            OPC_MoveChild, 0,
/*5163*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SRL),
/*5166*/            OPC_MoveChild, 0,
/*5168*/            OPC_CheckSame, 0,
/*5170*/            OPC_MoveParent,
/*5171*/            OPC_MoveChild, 1,
/*5173*/            OPC_CheckInteger, 8, 
/*5175*/            OPC_CheckType, MVT::i32,
/*5177*/            OPC_MoveParent,
/*5178*/            OPC_MoveParent,
/*5179*/            OPC_MoveParent,
/*5180*/            OPC_MoveParent,
/*5181*/            OPC_CheckType, MVT::i32,
/*5183*/            OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*5185*/            OPC_EmitInteger, MVT::i32, 14, 
/*5188*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5191*/            OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 rGPR:i32:$src, 8:i32), 255:i32), (or:i32 (or:i32 (and:i32 (shl:i32 rGPR:i32:$src, 8:i32), 65280:i32), (and:i32 (shl:i32 rGPR:i32:$src, 8:i32), 4278190080:i32)), (and:i32 (srl:i32 rGPR:i32:$src, 8:i32), 16711680:i32))) - Complexity = 73
                    // Dst: (t2REV16:i32 rGPR:i32:$src)
/*5201*/          /*Scope*/ 98, /*->5300*/
/*5202*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*5208*/            OPC_MoveChild, 0,
/*5210*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*5213*/            OPC_MoveChild, 0,
/*5215*/            OPC_CheckSame, 0,
/*5217*/            OPC_MoveParent,
/*5218*/            OPC_MoveChild, 1,
/*5220*/            OPC_CheckInteger, 8, 
/*5222*/            OPC_CheckType, MVT::i32,
/*5224*/            OPC_MoveParent,
/*5225*/            OPC_MoveParent,
/*5226*/            OPC_MoveParent,
/*5227*/            OPC_MoveChild, 1,
/*5229*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*5233*/            OPC_MoveChild, 0,
/*5235*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*5238*/            OPC_MoveChild, 0,
/*5240*/            OPC_CheckSame, 0,
/*5242*/            OPC_MoveParent,
/*5243*/            OPC_MoveChild, 1,
/*5245*/            OPC_CheckInteger, 8, 
/*5247*/            OPC_CheckType, MVT::i32,
/*5249*/            OPC_MoveParent,
/*5250*/            OPC_MoveParent,
/*5251*/            OPC_MoveParent,
/*5252*/            OPC_MoveParent,
/*5253*/            OPC_MoveChild, 1,
/*5255*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*5260*/            OPC_MoveChild, 0,
/*5262*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SRL),
/*5265*/            OPC_MoveChild, 0,
/*5267*/            OPC_CheckSame, 0,
/*5269*/            OPC_MoveParent,
/*5270*/            OPC_MoveChild, 1,
/*5272*/            OPC_CheckInteger, 8, 
/*5274*/            OPC_CheckType, MVT::i32,
/*5276*/            OPC_MoveParent,
/*5277*/            OPC_MoveParent,
/*5278*/            OPC_MoveParent,
/*5279*/            OPC_MoveParent,
/*5280*/            OPC_CheckType, MVT::i32,
/*5282*/            OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*5284*/            OPC_EmitInteger, MVT::i32, 14, 
/*5287*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5290*/            OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 rGPR:i32:$src, 8:i32), 255:i32), (or:i32 (or:i32 (and:i32 (shl:i32 rGPR:i32:$src, 8:i32), 4278190080:i32), (and:i32 (shl:i32 rGPR:i32:$src, 8:i32), 65280:i32)), (and:i32 (srl:i32 rGPR:i32:$src, 8:i32), 16711680:i32))) - Complexity = 73
                    // Dst: (t2REV16:i32 rGPR:i32:$src)
/*5300*/          /*Scope*/ 98, /*->5399*/
/*5301*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*5306*/            OPC_MoveChild, 0,
/*5308*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SRL),
/*5311*/            OPC_MoveChild, 0,
/*5313*/            OPC_CheckSame, 0,
/*5315*/            OPC_MoveParent,
/*5316*/            OPC_MoveChild, 1,
/*5318*/            OPC_CheckInteger, 8, 
/*5320*/            OPC_CheckType, MVT::i32,
/*5322*/            OPC_MoveParent,
/*5323*/            OPC_MoveParent,
/*5324*/            OPC_MoveParent,
/*5325*/            OPC_MoveChild, 1,
/*5327*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*5333*/            OPC_MoveChild, 0,
/*5335*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*5338*/            OPC_MoveChild, 0,
/*5340*/            OPC_CheckSame, 0,
/*5342*/            OPC_MoveParent,
/*5343*/            OPC_MoveChild, 1,
/*5345*/            OPC_CheckInteger, 8, 
/*5347*/            OPC_CheckType, MVT::i32,
/*5349*/            OPC_MoveParent,
/*5350*/            OPC_MoveParent,
/*5351*/            OPC_MoveParent,
/*5352*/            OPC_MoveParent,
/*5353*/            OPC_MoveChild, 1,
/*5355*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*5359*/            OPC_MoveChild, 0,
/*5361*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*5364*/            OPC_MoveChild, 0,
/*5366*/            OPC_CheckSame, 0,
/*5368*/            OPC_MoveParent,
/*5369*/            OPC_MoveChild, 1,
/*5371*/            OPC_CheckInteger, 8, 
/*5373*/            OPC_CheckType, MVT::i32,
/*5375*/            OPC_MoveParent,
/*5376*/            OPC_MoveParent,
/*5377*/            OPC_MoveParent,
/*5378*/            OPC_MoveParent,
/*5379*/            OPC_CheckType, MVT::i32,
/*5381*/            OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*5383*/            OPC_EmitInteger, MVT::i32, 14, 
/*5386*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5389*/            OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 rGPR:i32:$src, 8:i32), 255:i32), (or:i32 (or:i32 (and:i32 (srl:i32 rGPR:i32:$src, 8:i32), 16711680:i32), (and:i32 (shl:i32 rGPR:i32:$src, 8:i32), 4278190080:i32)), (and:i32 (shl:i32 rGPR:i32:$src, 8:i32), 65280:i32))) - Complexity = 73
                    // Dst: (t2REV16:i32 rGPR:i32:$src)
/*5399*/          /*Scope*/ 98, /*->5498*/
/*5400*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*5406*/            OPC_MoveChild, 0,
/*5408*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*5411*/            OPC_MoveChild, 0,
/*5413*/            OPC_CheckSame, 0,
/*5415*/            OPC_MoveParent,
/*5416*/            OPC_MoveChild, 1,
/*5418*/            OPC_CheckInteger, 8, 
/*5420*/            OPC_CheckType, MVT::i32,
/*5422*/            OPC_MoveParent,
/*5423*/            OPC_MoveParent,
/*5424*/            OPC_MoveParent,
/*5425*/            OPC_MoveChild, 1,
/*5427*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*5432*/            OPC_MoveChild, 0,
/*5434*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SRL),
/*5437*/            OPC_MoveChild, 0,
/*5439*/            OPC_CheckSame, 0,
/*5441*/            OPC_MoveParent,
/*5442*/            OPC_MoveChild, 1,
/*5444*/            OPC_CheckInteger, 8, 
/*5446*/            OPC_CheckType, MVT::i32,
/*5448*/            OPC_MoveParent,
/*5449*/            OPC_MoveParent,
/*5450*/            OPC_MoveParent,
/*5451*/            OPC_MoveParent,
/*5452*/            OPC_MoveChild, 1,
/*5454*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*5458*/            OPC_MoveChild, 0,
/*5460*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*5463*/            OPC_MoveChild, 0,
/*5465*/            OPC_CheckSame, 0,
/*5467*/            OPC_MoveParent,
/*5468*/            OPC_MoveChild, 1,
/*5470*/            OPC_CheckInteger, 8, 
/*5472*/            OPC_CheckType, MVT::i32,
/*5474*/            OPC_MoveParent,
/*5475*/            OPC_MoveParent,
/*5476*/            OPC_MoveParent,
/*5477*/            OPC_MoveParent,
/*5478*/            OPC_CheckType, MVT::i32,
/*5480*/            OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*5482*/            OPC_EmitInteger, MVT::i32, 14, 
/*5485*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5488*/            OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 rGPR:i32:$src, 8:i32), 255:i32), (or:i32 (or:i32 (and:i32 (shl:i32 rGPR:i32:$src, 8:i32), 4278190080:i32), (and:i32 (srl:i32 rGPR:i32:$src, 8:i32), 16711680:i32)), (and:i32 (shl:i32 rGPR:i32:$src, 8:i32), 65280:i32))) - Complexity = 73
                    // Dst: (t2REV16:i32 rGPR:i32:$src)
/*5498*/          0, /*End of Scope*/
/*5499*/        /*Scope*/ 50|128,1/*178*/, /*->5679*/
/*5501*/          OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*5507*/          OPC_MoveChild, 0,
/*5509*/          OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*5512*/          OPC_MoveChild, 0,
/*5514*/          OPC_CheckSame, 0,
/*5516*/          OPC_MoveParent,
/*5517*/          OPC_MoveChild, 1,
/*5519*/          OPC_CheckInteger, 8, 
/*5521*/          OPC_CheckType, MVT::i32,
/*5523*/          OPC_MoveParent,
/*5524*/          OPC_MoveParent,
/*5525*/          OPC_MoveParent,
/*5526*/          OPC_MoveChild, 1,
/*5528*/          OPC_CheckOpcode, TARGET_OPCODE(ISD::OR),
/*5531*/          OPC_MoveChild, 0,
/*5533*/          OPC_Scope, 71, /*->5606*/ // 2 children in Scope
/*5535*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*5539*/            OPC_MoveChild, 0,
/*5541*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*5544*/            OPC_MoveChild, 0,
/*5546*/            OPC_CheckSame, 0,
/*5548*/            OPC_MoveParent,
/*5549*/            OPC_MoveChild, 1,
/*5551*/            OPC_CheckInteger, 8, 
/*5553*/            OPC_CheckType, MVT::i32,
/*5555*/            OPC_MoveParent,
/*5556*/            OPC_MoveParent,
/*5557*/            OPC_MoveParent,
/*5558*/            OPC_MoveChild, 1,
/*5560*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*5565*/            OPC_MoveChild, 0,
/*5567*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SRL),
/*5570*/            OPC_MoveChild, 0,
/*5572*/            OPC_CheckSame, 0,
/*5574*/            OPC_MoveParent,
/*5575*/            OPC_MoveChild, 1,
/*5577*/            OPC_CheckInteger, 8, 
/*5579*/            OPC_CheckType, MVT::i32,
/*5581*/            OPC_MoveParent,
/*5582*/            OPC_MoveParent,
/*5583*/            OPC_MoveParent,
/*5584*/            OPC_MoveParent,
/*5585*/            OPC_MoveParent,
/*5586*/            OPC_CheckType, MVT::i32,
/*5588*/            OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*5590*/            OPC_EmitInteger, MVT::i32, 14, 
/*5593*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5596*/            OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 rGPR:i32:$src, 8:i32), 255:i32), (or:i32 (and:i32 (shl:i32 rGPR:i32:$src, 8:i32), 4278190080:i32), (or:i32 (and:i32 (shl:i32 rGPR:i32:$src, 8:i32), 65280:i32), (and:i32 (srl:i32 rGPR:i32:$src, 8:i32), 16711680:i32)))) - Complexity = 73
                    // Dst: (t2REV16:i32 rGPR:i32:$src)
/*5606*/          /*Scope*/ 71, /*->5678*/
/*5607*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*5612*/            OPC_MoveChild, 0,
/*5614*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SRL),
/*5617*/            OPC_MoveChild, 0,
/*5619*/            OPC_CheckSame, 0,
/*5621*/            OPC_MoveParent,
/*5622*/            OPC_MoveChild, 1,
/*5624*/            OPC_CheckInteger, 8, 
/*5626*/            OPC_CheckType, MVT::i32,
/*5628*/            OPC_MoveParent,
/*5629*/            OPC_MoveParent,
/*5630*/            OPC_MoveParent,
/*5631*/            OPC_MoveChild, 1,
/*5633*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*5637*/            OPC_MoveChild, 0,
/*5639*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*5642*/            OPC_MoveChild, 0,
/*5644*/            OPC_CheckSame, 0,
/*5646*/            OPC_MoveParent,
/*5647*/            OPC_MoveChild, 1,
/*5649*/            OPC_CheckInteger, 8, 
/*5651*/            OPC_CheckType, MVT::i32,
/*5653*/            OPC_MoveParent,
/*5654*/            OPC_MoveParent,
/*5655*/            OPC_MoveParent,
/*5656*/            OPC_MoveParent,
/*5657*/            OPC_MoveParent,
/*5658*/            OPC_CheckType, MVT::i32,
/*5660*/            OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*5662*/            OPC_EmitInteger, MVT::i32, 14, 
/*5665*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5668*/            OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 rGPR:i32:$src, 8:i32), 255:i32), (or:i32 (and:i32 (shl:i32 rGPR:i32:$src, 8:i32), 4278190080:i32), (or:i32 (and:i32 (srl:i32 rGPR:i32:$src, 8:i32), 16711680:i32), (and:i32 (shl:i32 rGPR:i32:$src, 8:i32), 65280:i32)))) - Complexity = 73
                    // Dst: (t2REV16:i32 rGPR:i32:$src)
/*5678*/          0, /*End of Scope*/
/*5679*/        /*Scope*/ 51|128,1/*179*/, /*->5860*/
/*5681*/          OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*5686*/          OPC_MoveChild, 0,
/*5688*/          OPC_CheckOpcode, TARGET_OPCODE(ISD::SRL),
/*5691*/          OPC_MoveChild, 0,
/*5693*/          OPC_CheckSame, 0,
/*5695*/          OPC_MoveParent,
/*5696*/          OPC_MoveChild, 1,
/*5698*/          OPC_CheckInteger, 8, 
/*5700*/          OPC_CheckType, MVT::i32,
/*5702*/          OPC_MoveParent,
/*5703*/          OPC_MoveParent,
/*5704*/          OPC_MoveParent,
/*5705*/          OPC_MoveChild, 1,
/*5707*/          OPC_CheckOpcode, TARGET_OPCODE(ISD::OR),
/*5710*/          OPC_MoveChild, 0,
/*5712*/          OPC_Scope, 72, /*->5786*/ // 2 children in Scope
/*5714*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*5718*/            OPC_MoveChild, 0,
/*5720*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*5723*/            OPC_MoveChild, 0,
/*5725*/            OPC_CheckSame, 0,
/*5727*/            OPC_MoveParent,
/*5728*/            OPC_MoveChild, 1,
/*5730*/            OPC_CheckInteger, 8, 
/*5732*/            OPC_CheckType, MVT::i32,
/*5734*/            OPC_MoveParent,
/*5735*/            OPC_MoveParent,
/*5736*/            OPC_MoveParent,
/*5737*/            OPC_MoveChild, 1,
/*5739*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*5745*/            OPC_MoveChild, 0,
/*5747*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*5750*/            OPC_MoveChild, 0,
/*5752*/            OPC_CheckSame, 0,
/*5754*/            OPC_MoveParent,
/*5755*/            OPC_MoveChild, 1,
/*5757*/            OPC_CheckInteger, 8, 
/*5759*/            OPC_CheckType, MVT::i32,
/*5761*/            OPC_MoveParent,
/*5762*/            OPC_MoveParent,
/*5763*/            OPC_MoveParent,
/*5764*/            OPC_MoveParent,
/*5765*/            OPC_MoveParent,
/*5766*/            OPC_CheckType, MVT::i32,
/*5768*/            OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*5770*/            OPC_EmitInteger, MVT::i32, 14, 
/*5773*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5776*/            OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 rGPR:i32:$src, 8:i32), 255:i32), (or:i32 (and:i32 (srl:i32 rGPR:i32:$src, 8:i32), 16711680:i32), (or:i32 (and:i32 (shl:i32 rGPR:i32:$src, 8:i32), 65280:i32), (and:i32 (shl:i32 rGPR:i32:$src, 8:i32), 4278190080:i32)))) - Complexity = 73
                    // Dst: (t2REV16:i32 rGPR:i32:$src)
/*5786*/          /*Scope*/ 72, /*->5859*/
/*5787*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*5793*/            OPC_MoveChild, 0,
/*5795*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*5798*/            OPC_MoveChild, 0,
/*5800*/            OPC_CheckSame, 0,
/*5802*/            OPC_MoveParent,
/*5803*/            OPC_MoveChild, 1,
/*5805*/            OPC_CheckInteger, 8, 
/*5807*/            OPC_CheckType, MVT::i32,
/*5809*/            OPC_MoveParent,
/*5810*/            OPC_MoveParent,
/*5811*/            OPC_MoveParent,
/*5812*/            OPC_MoveChild, 1,
/*5814*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*5818*/            OPC_MoveChild, 0,
/*5820*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*5823*/            OPC_MoveChild, 0,
/*5825*/            OPC_CheckSame, 0,
/*5827*/            OPC_MoveParent,
/*5828*/            OPC_MoveChild, 1,
/*5830*/            OPC_CheckInteger, 8, 
/*5832*/            OPC_CheckType, MVT::i32,
/*5834*/            OPC_MoveParent,
/*5835*/            OPC_MoveParent,
/*5836*/            OPC_MoveParent,
/*5837*/            OPC_MoveParent,
/*5838*/            OPC_MoveParent,
/*5839*/            OPC_CheckType, MVT::i32,
/*5841*/            OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*5843*/            OPC_EmitInteger, MVT::i32, 14, 
/*5846*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5849*/            OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 rGPR:i32:$src, 8:i32), 255:i32), (or:i32 (and:i32 (srl:i32 rGPR:i32:$src, 8:i32), 16711680:i32), (or:i32 (and:i32 (shl:i32 rGPR:i32:$src, 8:i32), 4278190080:i32), (and:i32 (shl:i32 rGPR:i32:$src, 8:i32), 65280:i32)))) - Complexity = 73
                    // Dst: (t2REV16:i32 rGPR:i32:$src)
/*5859*/          0, /*End of Scope*/
/*5860*/        /*Scope*/ 103, /*->5964*/
/*5861*/          OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*5865*/          OPC_MoveChild, 0,
/*5867*/          OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*5870*/          OPC_MoveChild, 0,
/*5872*/          OPC_CheckSame, 0,
/*5874*/          OPC_MoveParent,
/*5875*/          OPC_MoveChild, 1,
/*5877*/          OPC_CheckInteger, 8, 
/*5879*/          OPC_CheckType, MVT::i32,
/*5881*/          OPC_MoveParent,
/*5882*/          OPC_MoveParent,
/*5883*/          OPC_MoveParent,
/*5884*/          OPC_MoveChild, 1,
/*5886*/          OPC_CheckOpcode, TARGET_OPCODE(ISD::OR),
/*5889*/          OPC_MoveChild, 0,
/*5891*/          OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*5897*/          OPC_MoveChild, 0,
/*5899*/          OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*5902*/          OPC_MoveChild, 0,
/*5904*/          OPC_CheckSame, 0,
/*5906*/          OPC_MoveParent,
/*5907*/          OPC_MoveChild, 1,
/*5909*/          OPC_CheckInteger, 8, 
/*5911*/          OPC_CheckType, MVT::i32,
/*5913*/          OPC_MoveParent,
/*5914*/          OPC_MoveParent,
/*5915*/          OPC_MoveParent,
/*5916*/          OPC_MoveChild, 1,
/*5918*/          OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*5923*/          OPC_MoveChild, 0,
/*5925*/          OPC_CheckOpcode, TARGET_OPCODE(ISD::SRL),
/*5928*/          OPC_MoveChild, 0,
/*5930*/          OPC_CheckSame, 0,
/*5932*/          OPC_MoveParent,
/*5933*/          OPC_MoveChild, 1,
/*5935*/          OPC_CheckInteger, 8, 
/*5937*/          OPC_CheckType, MVT::i32,
/*5939*/          OPC_MoveParent,
/*5940*/          OPC_MoveParent,
/*5941*/          OPC_MoveParent,
/*5942*/          OPC_MoveParent,
/*5943*/          OPC_MoveParent,
/*5944*/          OPC_CheckType, MVT::i32,
/*5946*/          OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*5948*/          OPC_EmitInteger, MVT::i32, 14, 
/*5951*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5954*/          OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2REV16), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (or:i32 (and:i32 (srl:i32 rGPR:i32:$src, 8:i32), 255:i32), (or:i32 (and:i32 (shl:i32 rGPR:i32:$src, 8:i32), 65280:i32), (or:i32 (and:i32 (shl:i32 rGPR:i32:$src, 8:i32), 4278190080:i32), (and:i32 (srl:i32 rGPR:i32:$src, 8:i32), 16711680:i32)))) - Complexity = 73
                  // Dst: (t2REV16:i32 rGPR:i32:$src)
/*5964*/        0, /*End of Scope*/
/*5965*/      /*Scope*/ 125|128,10/*1405*/, /*->7372*/
/*5967*/        OPC_CheckOpcode, TARGET_OPCODE(ISD::OR),
/*5970*/        OPC_MoveChild, 0,
/*5972*/        OPC_Scope, 81|128,5/*721*/, /*->6696*/ // 4 children in Scope
/*5975*/          OPC_CheckOpcode, TARGET_OPCODE(ISD::OR),
/*5978*/          OPC_MoveChild, 0,
/*5980*/          OPC_Scope, 118, /*->6100*/ // 6 children in Scope
/*5982*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*5986*/            OPC_MoveChild, 0,
/*5988*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*5991*/            OPC_RecordChild0, // #0 = $src
/*5992*/            OPC_MoveChild, 1,
/*5994*/            OPC_CheckInteger, 8, 
/*5996*/            OPC_CheckType, MVT::i32,
/*5998*/            OPC_MoveParent,
/*5999*/            OPC_MoveParent,
/*6000*/            OPC_MoveParent,
/*6001*/            OPC_MoveChild, 1,
/*6003*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*6008*/            OPC_MoveChild, 0,
/*6010*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SRL),
/*6013*/            OPC_MoveChild, 0,
/*6015*/            OPC_CheckSame, 0,
/*6017*/            OPC_MoveParent,
/*6018*/            OPC_MoveChild, 1,
/*6020*/            OPC_CheckInteger, 8, 
/*6022*/            OPC_CheckType, MVT::i32,
/*6024*/            OPC_MoveParent,
/*6025*/            OPC_MoveParent,
/*6026*/            OPC_MoveParent,
/*6027*/            OPC_MoveParent,
/*6028*/            OPC_MoveChild, 1,
/*6030*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*6036*/            OPC_MoveChild, 0,
/*6038*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*6041*/            OPC_MoveChild, 0,
/*6043*/            OPC_CheckSame, 0,
/*6045*/            OPC_MoveParent,
/*6046*/            OPC_MoveChild, 1,
/*6048*/            OPC_CheckInteger, 8, 
/*6050*/            OPC_CheckType, MVT::i32,
/*6052*/            OPC_MoveParent,
/*6053*/            OPC_MoveParent,
/*6054*/            OPC_MoveParent,
/*6055*/            OPC_MoveParent,
/*6056*/            OPC_MoveChild, 1,
/*6058*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*6061*/            OPC_MoveChild, 0,
/*6063*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SRL),
/*6066*/            OPC_MoveChild, 0,
/*6068*/            OPC_CheckSame, 0,
/*6070*/            OPC_MoveParent,
/*6071*/            OPC_MoveChild, 1,
/*6073*/            OPC_CheckInteger, 8, 
/*6075*/            OPC_CheckType, MVT::i32,
/*6077*/            OPC_MoveParent,
/*6078*/            OPC_MoveParent,
/*6079*/            OPC_MoveParent,
/*6080*/            OPC_CheckType, MVT::i32,
/*6082*/            OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*6084*/            OPC_EmitInteger, MVT::i32, 14, 
/*6087*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6090*/            OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (or:i32 (and:i32 (shl:i32 rGPR:i32:$src, 8:i32), 65280:i32), (and:i32 (srl:i32 rGPR:i32:$src, 8:i32), 16711680:i32)), (and:i32 (shl:i32 rGPR:i32:$src, 8:i32), 4278190080:i32)), (and:i32 (srl:i32 rGPR:i32:$src, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (t2REV16:i32 rGPR:i32:$src)
/*6100*/          /*Scope*/ 118, /*->6219*/
/*6101*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*6106*/            OPC_MoveChild, 0,
/*6108*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SRL),
/*6111*/            OPC_RecordChild0, // #0 = $src
/*6112*/            OPC_MoveChild, 1,
/*6114*/            OPC_CheckInteger, 8, 
/*6116*/            OPC_CheckType, MVT::i32,
/*6118*/            OPC_MoveParent,
/*6119*/            OPC_MoveParent,
/*6120*/            OPC_MoveParent,
/*6121*/            OPC_MoveChild, 1,
/*6123*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*6127*/            OPC_MoveChild, 0,
/*6129*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*6132*/            OPC_MoveChild, 0,
/*6134*/            OPC_CheckSame, 0,
/*6136*/            OPC_MoveParent,
/*6137*/            OPC_MoveChild, 1,
/*6139*/            OPC_CheckInteger, 8, 
/*6141*/            OPC_CheckType, MVT::i32,
/*6143*/            OPC_MoveParent,
/*6144*/            OPC_MoveParent,
/*6145*/            OPC_MoveParent,
/*6146*/            OPC_MoveParent,
/*6147*/            OPC_MoveChild, 1,
/*6149*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*6155*/            OPC_MoveChild, 0,
/*6157*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*6160*/            OPC_MoveChild, 0,
/*6162*/            OPC_CheckSame, 0,
/*6164*/            OPC_MoveParent,
/*6165*/            OPC_MoveChild, 1,
/*6167*/            OPC_CheckInteger, 8, 
/*6169*/            OPC_CheckType, MVT::i32,
/*6171*/            OPC_MoveParent,
/*6172*/            OPC_MoveParent,
/*6173*/            OPC_MoveParent,
/*6174*/            OPC_MoveParent,
/*6175*/            OPC_MoveChild, 1,
/*6177*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*6180*/            OPC_MoveChild, 0,
/*6182*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SRL),
/*6185*/            OPC_MoveChild, 0,
/*6187*/            OPC_CheckSame, 0,
/*6189*/            OPC_MoveParent,
/*6190*/            OPC_MoveChild, 1,
/*6192*/            OPC_CheckInteger, 8, 
/*6194*/            OPC_CheckType, MVT::i32,
/*6196*/            OPC_MoveParent,
/*6197*/            OPC_MoveParent,
/*6198*/            OPC_MoveParent,
/*6199*/            OPC_CheckType, MVT::i32,
/*6201*/            OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*6203*/            OPC_EmitInteger, MVT::i32, 14, 
/*6206*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6209*/            OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (or:i32 (and:i32 (srl:i32 rGPR:i32:$src, 8:i32), 16711680:i32), (and:i32 (shl:i32 rGPR:i32:$src, 8:i32), 65280:i32)), (and:i32 (shl:i32 rGPR:i32:$src, 8:i32), 4278190080:i32)), (and:i32 (srl:i32 rGPR:i32:$src, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (t2REV16:i32 rGPR:i32:$src)
/*6219*/          /*Scope*/ 118, /*->6338*/
/*6220*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*6224*/            OPC_MoveChild, 0,
/*6226*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*6229*/            OPC_RecordChild0, // #0 = $src
/*6230*/            OPC_MoveChild, 1,
/*6232*/            OPC_CheckInteger, 8, 
/*6234*/            OPC_CheckType, MVT::i32,
/*6236*/            OPC_MoveParent,
/*6237*/            OPC_MoveParent,
/*6238*/            OPC_MoveParent,
/*6239*/            OPC_MoveChild, 1,
/*6241*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*6247*/            OPC_MoveChild, 0,
/*6249*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*6252*/            OPC_MoveChild, 0,
/*6254*/            OPC_CheckSame, 0,
/*6256*/            OPC_MoveParent,
/*6257*/            OPC_MoveChild, 1,
/*6259*/            OPC_CheckInteger, 8, 
/*6261*/            OPC_CheckType, MVT::i32,
/*6263*/            OPC_MoveParent,
/*6264*/            OPC_MoveParent,
/*6265*/            OPC_MoveParent,
/*6266*/            OPC_MoveParent,
/*6267*/            OPC_MoveChild, 1,
/*6269*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*6274*/            OPC_MoveChild, 0,
/*6276*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SRL),
/*6279*/            OPC_MoveChild, 0,
/*6281*/            OPC_CheckSame, 0,
/*6283*/            OPC_MoveParent,
/*6284*/            OPC_MoveChild, 1,
/*6286*/            OPC_CheckInteger, 8, 
/*6288*/            OPC_CheckType, MVT::i32,
/*6290*/            OPC_MoveParent,
/*6291*/            OPC_MoveParent,
/*6292*/            OPC_MoveParent,
/*6293*/            OPC_MoveParent,
/*6294*/            OPC_MoveChild, 1,
/*6296*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*6299*/            OPC_MoveChild, 0,
/*6301*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SRL),
/*6304*/            OPC_MoveChild, 0,
/*6306*/            OPC_CheckSame, 0,
/*6308*/            OPC_MoveParent,
/*6309*/            OPC_MoveChild, 1,
/*6311*/            OPC_CheckInteger, 8, 
/*6313*/            OPC_CheckType, MVT::i32,
/*6315*/            OPC_MoveParent,
/*6316*/            OPC_MoveParent,
/*6317*/            OPC_MoveParent,
/*6318*/            OPC_CheckType, MVT::i32,
/*6320*/            OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*6322*/            OPC_EmitInteger, MVT::i32, 14, 
/*6325*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6328*/            OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (or:i32 (and:i32 (shl:i32 rGPR:i32:$src, 8:i32), 65280:i32), (and:i32 (shl:i32 rGPR:i32:$src, 8:i32), 4278190080:i32)), (and:i32 (srl:i32 rGPR:i32:$src, 8:i32), 16711680:i32)), (and:i32 (srl:i32 rGPR:i32:$src, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (t2REV16:i32 rGPR:i32:$src)
/*6338*/          /*Scope*/ 118, /*->6457*/
/*6339*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*6345*/            OPC_MoveChild, 0,
/*6347*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*6350*/            OPC_RecordChild0, // #0 = $src
/*6351*/            OPC_MoveChild, 1,
/*6353*/            OPC_CheckInteger, 8, 
/*6355*/            OPC_CheckType, MVT::i32,
/*6357*/            OPC_MoveParent,
/*6358*/            OPC_MoveParent,
/*6359*/            OPC_MoveParent,
/*6360*/            OPC_MoveChild, 1,
/*6362*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*6366*/            OPC_MoveChild, 0,
/*6368*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*6371*/            OPC_MoveChild, 0,
/*6373*/            OPC_CheckSame, 0,
/*6375*/            OPC_MoveParent,
/*6376*/            OPC_MoveChild, 1,
/*6378*/            OPC_CheckInteger, 8, 
/*6380*/            OPC_CheckType, MVT::i32,
/*6382*/            OPC_MoveParent,
/*6383*/            OPC_MoveParent,
/*6384*/            OPC_MoveParent,
/*6385*/            OPC_MoveParent,
/*6386*/            OPC_MoveChild, 1,
/*6388*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*6393*/            OPC_MoveChild, 0,
/*6395*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SRL),
/*6398*/            OPC_MoveChild, 0,
/*6400*/            OPC_CheckSame, 0,
/*6402*/            OPC_MoveParent,
/*6403*/            OPC_MoveChild, 1,
/*6405*/            OPC_CheckInteger, 8, 
/*6407*/            OPC_CheckType, MVT::i32,
/*6409*/            OPC_MoveParent,
/*6410*/            OPC_MoveParent,
/*6411*/            OPC_MoveParent,
/*6412*/            OPC_MoveParent,
/*6413*/            OPC_MoveChild, 1,
/*6415*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*6418*/            OPC_MoveChild, 0,
/*6420*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SRL),
/*6423*/            OPC_MoveChild, 0,
/*6425*/            OPC_CheckSame, 0,
/*6427*/            OPC_MoveParent,
/*6428*/            OPC_MoveChild, 1,
/*6430*/            OPC_CheckInteger, 8, 
/*6432*/            OPC_CheckType, MVT::i32,
/*6434*/            OPC_MoveParent,
/*6435*/            OPC_MoveParent,
/*6436*/            OPC_MoveParent,
/*6437*/            OPC_CheckType, MVT::i32,
/*6439*/            OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*6441*/            OPC_EmitInteger, MVT::i32, 14, 
/*6444*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6447*/            OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (or:i32 (and:i32 (shl:i32 rGPR:i32:$src, 8:i32), 4278190080:i32), (and:i32 (shl:i32 rGPR:i32:$src, 8:i32), 65280:i32)), (and:i32 (srl:i32 rGPR:i32:$src, 8:i32), 16711680:i32)), (and:i32 (srl:i32 rGPR:i32:$src, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (t2REV16:i32 rGPR:i32:$src)
/*6457*/          /*Scope*/ 118, /*->6576*/
/*6458*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*6463*/            OPC_MoveChild, 0,
/*6465*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SRL),
/*6468*/            OPC_RecordChild0, // #0 = $src
/*6469*/            OPC_MoveChild, 1,
/*6471*/            OPC_CheckInteger, 8, 
/*6473*/            OPC_CheckType, MVT::i32,
/*6475*/            OPC_MoveParent,
/*6476*/            OPC_MoveParent,
/*6477*/            OPC_MoveParent,
/*6478*/            OPC_MoveChild, 1,
/*6480*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*6486*/            OPC_MoveChild, 0,
/*6488*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*6491*/            OPC_MoveChild, 0,
/*6493*/            OPC_CheckSame, 0,
/*6495*/            OPC_MoveParent,
/*6496*/            OPC_MoveChild, 1,
/*6498*/            OPC_CheckInteger, 8, 
/*6500*/            OPC_CheckType, MVT::i32,
/*6502*/            OPC_MoveParent,
/*6503*/            OPC_MoveParent,
/*6504*/            OPC_MoveParent,
/*6505*/            OPC_MoveParent,
/*6506*/            OPC_MoveChild, 1,
/*6508*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*6512*/            OPC_MoveChild, 0,
/*6514*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*6517*/            OPC_MoveChild, 0,
/*6519*/            OPC_CheckSame, 0,
/*6521*/            OPC_MoveParent,
/*6522*/            OPC_MoveChild, 1,
/*6524*/            OPC_CheckInteger, 8, 
/*6526*/            OPC_CheckType, MVT::i32,
/*6528*/            OPC_MoveParent,
/*6529*/            OPC_MoveParent,
/*6530*/            OPC_MoveParent,
/*6531*/            OPC_MoveParent,
/*6532*/            OPC_MoveChild, 1,
/*6534*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*6537*/            OPC_MoveChild, 0,
/*6539*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SRL),
/*6542*/            OPC_MoveChild, 0,
/*6544*/            OPC_CheckSame, 0,
/*6546*/            OPC_MoveParent,
/*6547*/            OPC_MoveChild, 1,
/*6549*/            OPC_CheckInteger, 8, 
/*6551*/            OPC_CheckType, MVT::i32,
/*6553*/            OPC_MoveParent,
/*6554*/            OPC_MoveParent,
/*6555*/            OPC_MoveParent,
/*6556*/            OPC_CheckType, MVT::i32,
/*6558*/            OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*6560*/            OPC_EmitInteger, MVT::i32, 14, 
/*6563*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6566*/            OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (or:i32 (and:i32 (srl:i32 rGPR:i32:$src, 8:i32), 16711680:i32), (and:i32 (shl:i32 rGPR:i32:$src, 8:i32), 4278190080:i32)), (and:i32 (shl:i32 rGPR:i32:$src, 8:i32), 65280:i32)), (and:i32 (srl:i32 rGPR:i32:$src, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (t2REV16:i32 rGPR:i32:$src)
/*6576*/          /*Scope*/ 118, /*->6695*/
/*6577*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*6583*/            OPC_MoveChild, 0,
/*6585*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*6588*/            OPC_RecordChild0, // #0 = $src
/*6589*/            OPC_MoveChild, 1,
/*6591*/            OPC_CheckInteger, 8, 
/*6593*/            OPC_CheckType, MVT::i32,
/*6595*/            OPC_MoveParent,
/*6596*/            OPC_MoveParent,
/*6597*/            OPC_MoveParent,
/*6598*/            OPC_MoveChild, 1,
/*6600*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*6605*/            OPC_MoveChild, 0,
/*6607*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SRL),
/*6610*/            OPC_MoveChild, 0,
/*6612*/            OPC_CheckSame, 0,
/*6614*/            OPC_MoveParent,
/*6615*/            OPC_MoveChild, 1,
/*6617*/            OPC_CheckInteger, 8, 
/*6619*/            OPC_CheckType, MVT::i32,
/*6621*/            OPC_MoveParent,
/*6622*/            OPC_MoveParent,
/*6623*/            OPC_MoveParent,
/*6624*/            OPC_MoveParent,
/*6625*/            OPC_MoveChild, 1,
/*6627*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*6631*/            OPC_MoveChild, 0,
/*6633*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*6636*/            OPC_MoveChild, 0,
/*6638*/            OPC_CheckSame, 0,
/*6640*/            OPC_MoveParent,
/*6641*/            OPC_MoveChild, 1,
/*6643*/            OPC_CheckInteger, 8, 
/*6645*/            OPC_CheckType, MVT::i32,
/*6647*/            OPC_MoveParent,
/*6648*/            OPC_MoveParent,
/*6649*/            OPC_MoveParent,
/*6650*/            OPC_MoveParent,
/*6651*/            OPC_MoveChild, 1,
/*6653*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*6656*/            OPC_MoveChild, 0,
/*6658*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SRL),
/*6661*/            OPC_MoveChild, 0,
/*6663*/            OPC_CheckSame, 0,
/*6665*/            OPC_MoveParent,
/*6666*/            OPC_MoveChild, 1,
/*6668*/            OPC_CheckInteger, 8, 
/*6670*/            OPC_CheckType, MVT::i32,
/*6672*/            OPC_MoveParent,
/*6673*/            OPC_MoveParent,
/*6674*/            OPC_MoveParent,
/*6675*/            OPC_CheckType, MVT::i32,
/*6677*/            OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*6679*/            OPC_EmitInteger, MVT::i32, 14, 
/*6682*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6685*/            OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (or:i32 (and:i32 (shl:i32 rGPR:i32:$src, 8:i32), 4278190080:i32), (and:i32 (srl:i32 rGPR:i32:$src, 8:i32), 16711680:i32)), (and:i32 (shl:i32 rGPR:i32:$src, 8:i32), 65280:i32)), (and:i32 (srl:i32 rGPR:i32:$src, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (t2REV16:i32 rGPR:i32:$src)
/*6695*/          0, /*End of Scope*/
/*6696*/        /*Scope*/ 94|128,1/*222*/, /*->6920*/
/*6698*/          OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*6704*/          OPC_MoveChild, 0,
/*6706*/          OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*6709*/          OPC_RecordChild0, // #0 = $src
/*6710*/          OPC_MoveChild, 1,
/*6712*/          OPC_CheckInteger, 8, 
/*6714*/          OPC_CheckType, MVT::i32,
/*6716*/          OPC_MoveParent,
/*6717*/          OPC_MoveParent,
/*6718*/          OPC_MoveParent,
/*6719*/          OPC_MoveChild, 1,
/*6721*/          OPC_CheckOpcode, TARGET_OPCODE(ISD::OR),
/*6724*/          OPC_MoveChild, 0,
/*6726*/          OPC_Scope, 95, /*->6823*/ // 2 children in Scope
/*6728*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*6732*/            OPC_MoveChild, 0,
/*6734*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*6737*/            OPC_MoveChild, 0,
/*6739*/            OPC_CheckSame, 0,
/*6741*/            OPC_MoveParent,
/*6742*/            OPC_MoveChild, 1,
/*6744*/            OPC_CheckInteger, 8, 
/*6746*/            OPC_CheckType, MVT::i32,
/*6748*/            OPC_MoveParent,
/*6749*/            OPC_MoveParent,
/*6750*/            OPC_MoveParent,
/*6751*/            OPC_MoveChild, 1,
/*6753*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*6758*/            OPC_MoveChild, 0,
/*6760*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SRL),
/*6763*/            OPC_MoveChild, 0,
/*6765*/            OPC_CheckSame, 0,
/*6767*/            OPC_MoveParent,
/*6768*/            OPC_MoveChild, 1,
/*6770*/            OPC_CheckInteger, 8, 
/*6772*/            OPC_CheckType, MVT::i32,
/*6774*/            OPC_MoveParent,
/*6775*/            OPC_MoveParent,
/*6776*/            OPC_MoveParent,
/*6777*/            OPC_MoveParent,
/*6778*/            OPC_MoveParent,
/*6779*/            OPC_MoveChild, 1,
/*6781*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*6784*/            OPC_MoveChild, 0,
/*6786*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SRL),
/*6789*/            OPC_MoveChild, 0,
/*6791*/            OPC_CheckSame, 0,
/*6793*/            OPC_MoveParent,
/*6794*/            OPC_MoveChild, 1,
/*6796*/            OPC_CheckInteger, 8, 
/*6798*/            OPC_CheckType, MVT::i32,
/*6800*/            OPC_MoveParent,
/*6801*/            OPC_MoveParent,
/*6802*/            OPC_MoveParent,
/*6803*/            OPC_CheckType, MVT::i32,
/*6805*/            OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*6807*/            OPC_EmitInteger, MVT::i32, 14, 
/*6810*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6813*/            OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (and:i32 (shl:i32 rGPR:i32:$src, 8:i32), 4278190080:i32), (or:i32 (and:i32 (shl:i32 rGPR:i32:$src, 8:i32), 65280:i32), (and:i32 (srl:i32 rGPR:i32:$src, 8:i32), 16711680:i32))), (and:i32 (srl:i32 rGPR:i32:$src, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (t2REV16:i32 rGPR:i32:$src)
/*6823*/          /*Scope*/ 95, /*->6919*/
/*6824*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*6829*/            OPC_MoveChild, 0,
/*6831*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SRL),
/*6834*/            OPC_MoveChild, 0,
/*6836*/            OPC_CheckSame, 0,
/*6838*/            OPC_MoveParent,
/*6839*/            OPC_MoveChild, 1,
/*6841*/            OPC_CheckInteger, 8, 
/*6843*/            OPC_CheckType, MVT::i32,
/*6845*/            OPC_MoveParent,
/*6846*/            OPC_MoveParent,
/*6847*/            OPC_MoveParent,
/*6848*/            OPC_MoveChild, 1,
/*6850*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*6854*/            OPC_MoveChild, 0,
/*6856*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*6859*/            OPC_MoveChild, 0,
/*6861*/            OPC_CheckSame, 0,
/*6863*/            OPC_MoveParent,
/*6864*/            OPC_MoveChild, 1,
/*6866*/            OPC_CheckInteger, 8, 
/*6868*/            OPC_CheckType, MVT::i32,
/*6870*/            OPC_MoveParent,
/*6871*/            OPC_MoveParent,
/*6872*/            OPC_MoveParent,
/*6873*/            OPC_MoveParent,
/*6874*/            OPC_MoveParent,
/*6875*/            OPC_MoveChild, 1,
/*6877*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*6880*/            OPC_MoveChild, 0,
/*6882*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SRL),
/*6885*/            OPC_MoveChild, 0,
/*6887*/            OPC_CheckSame, 0,
/*6889*/            OPC_MoveParent,
/*6890*/            OPC_MoveChild, 1,
/*6892*/            OPC_CheckInteger, 8, 
/*6894*/            OPC_CheckType, MVT::i32,
/*6896*/            OPC_MoveParent,
/*6897*/            OPC_MoveParent,
/*6898*/            OPC_MoveParent,
/*6899*/            OPC_CheckType, MVT::i32,
/*6901*/            OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*6903*/            OPC_EmitInteger, MVT::i32, 14, 
/*6906*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6909*/            OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (and:i32 (shl:i32 rGPR:i32:$src, 8:i32), 4278190080:i32), (or:i32 (and:i32 (srl:i32 rGPR:i32:$src, 8:i32), 16711680:i32), (and:i32 (shl:i32 rGPR:i32:$src, 8:i32), 65280:i32))), (and:i32 (srl:i32 rGPR:i32:$src, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (t2REV16:i32 rGPR:i32:$src)
/*6919*/          0, /*End of Scope*/
/*6920*/        /*Scope*/ 95|128,1/*223*/, /*->7145*/
/*6922*/          OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*6927*/          OPC_MoveChild, 0,
/*6929*/          OPC_CheckOpcode, TARGET_OPCODE(ISD::SRL),
/*6932*/          OPC_RecordChild0, // #0 = $src
/*6933*/          OPC_MoveChild, 1,
/*6935*/          OPC_CheckInteger, 8, 
/*6937*/          OPC_CheckType, MVT::i32,
/*6939*/          OPC_MoveParent,
/*6940*/          OPC_MoveParent,
/*6941*/          OPC_MoveParent,
/*6942*/          OPC_MoveChild, 1,
/*6944*/          OPC_CheckOpcode, TARGET_OPCODE(ISD::OR),
/*6947*/          OPC_MoveChild, 0,
/*6949*/          OPC_Scope, 96, /*->7047*/ // 2 children in Scope
/*6951*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*6955*/            OPC_MoveChild, 0,
/*6957*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*6960*/            OPC_MoveChild, 0,
/*6962*/            OPC_CheckSame, 0,
/*6964*/            OPC_MoveParent,
/*6965*/            OPC_MoveChild, 1,
/*6967*/            OPC_CheckInteger, 8, 
/*6969*/            OPC_CheckType, MVT::i32,
/*6971*/            OPC_MoveParent,
/*6972*/            OPC_MoveParent,
/*6973*/            OPC_MoveParent,
/*6974*/            OPC_MoveChild, 1,
/*6976*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*6982*/            OPC_MoveChild, 0,
/*6984*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*6987*/            OPC_MoveChild, 0,
/*6989*/            OPC_CheckSame, 0,
/*6991*/            OPC_MoveParent,
/*6992*/            OPC_MoveChild, 1,
/*6994*/            OPC_CheckInteger, 8, 
/*6996*/            OPC_CheckType, MVT::i32,
/*6998*/            OPC_MoveParent,
/*6999*/            OPC_MoveParent,
/*7000*/            OPC_MoveParent,
/*7001*/            OPC_MoveParent,
/*7002*/            OPC_MoveParent,
/*7003*/            OPC_MoveChild, 1,
/*7005*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*7008*/            OPC_MoveChild, 0,
/*7010*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SRL),
/*7013*/            OPC_MoveChild, 0,
/*7015*/            OPC_CheckSame, 0,
/*7017*/            OPC_MoveParent,
/*7018*/            OPC_MoveChild, 1,
/*7020*/            OPC_CheckInteger, 8, 
/*7022*/            OPC_CheckType, MVT::i32,
/*7024*/            OPC_MoveParent,
/*7025*/            OPC_MoveParent,
/*7026*/            OPC_MoveParent,
/*7027*/            OPC_CheckType, MVT::i32,
/*7029*/            OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*7031*/            OPC_EmitInteger, MVT::i32, 14, 
/*7034*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7037*/            OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (and:i32 (srl:i32 rGPR:i32:$src, 8:i32), 16711680:i32), (or:i32 (and:i32 (shl:i32 rGPR:i32:$src, 8:i32), 65280:i32), (and:i32 (shl:i32 rGPR:i32:$src, 8:i32), 4278190080:i32))), (and:i32 (srl:i32 rGPR:i32:$src, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (t2REV16:i32 rGPR:i32:$src)
/*7047*/          /*Scope*/ 96, /*->7144*/
/*7048*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*7054*/            OPC_MoveChild, 0,
/*7056*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*7059*/            OPC_MoveChild, 0,
/*7061*/            OPC_CheckSame, 0,
/*7063*/            OPC_MoveParent,
/*7064*/            OPC_MoveChild, 1,
/*7066*/            OPC_CheckInteger, 8, 
/*7068*/            OPC_CheckType, MVT::i32,
/*7070*/            OPC_MoveParent,
/*7071*/            OPC_MoveParent,
/*7072*/            OPC_MoveParent,
/*7073*/            OPC_MoveChild, 1,
/*7075*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*7079*/            OPC_MoveChild, 0,
/*7081*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*7084*/            OPC_MoveChild, 0,
/*7086*/            OPC_CheckSame, 0,
/*7088*/            OPC_MoveParent,
/*7089*/            OPC_MoveChild, 1,
/*7091*/            OPC_CheckInteger, 8, 
/*7093*/            OPC_CheckType, MVT::i32,
/*7095*/            OPC_MoveParent,
/*7096*/            OPC_MoveParent,
/*7097*/            OPC_MoveParent,
/*7098*/            OPC_MoveParent,
/*7099*/            OPC_MoveParent,
/*7100*/            OPC_MoveChild, 1,
/*7102*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*7105*/            OPC_MoveChild, 0,
/*7107*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SRL),
/*7110*/            OPC_MoveChild, 0,
/*7112*/            OPC_CheckSame, 0,
/*7114*/            OPC_MoveParent,
/*7115*/            OPC_MoveChild, 1,
/*7117*/            OPC_CheckInteger, 8, 
/*7119*/            OPC_CheckType, MVT::i32,
/*7121*/            OPC_MoveParent,
/*7122*/            OPC_MoveParent,
/*7123*/            OPC_MoveParent,
/*7124*/            OPC_CheckType, MVT::i32,
/*7126*/            OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*7128*/            OPC_EmitInteger, MVT::i32, 14, 
/*7131*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7134*/            OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (and:i32 (srl:i32 rGPR:i32:$src, 8:i32), 16711680:i32), (or:i32 (and:i32 (shl:i32 rGPR:i32:$src, 8:i32), 4278190080:i32), (and:i32 (shl:i32 rGPR:i32:$src, 8:i32), 65280:i32))), (and:i32 (srl:i32 rGPR:i32:$src, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (t2REV16:i32 rGPR:i32:$src)
/*7144*/          0, /*End of Scope*/
/*7145*/        /*Scope*/ 96|128,1/*224*/, /*->7371*/
/*7147*/          OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*7151*/          OPC_MoveChild, 0,
/*7153*/          OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*7156*/          OPC_RecordChild0, // #0 = $src
/*7157*/          OPC_MoveChild, 1,
/*7159*/          OPC_CheckInteger, 8, 
/*7161*/          OPC_CheckType, MVT::i32,
/*7163*/          OPC_MoveParent,
/*7164*/          OPC_MoveParent,
/*7165*/          OPC_MoveParent,
/*7166*/          OPC_MoveChild, 1,
/*7168*/          OPC_CheckOpcode, TARGET_OPCODE(ISD::OR),
/*7171*/          OPC_MoveChild, 0,
/*7173*/          OPC_Scope, 97, /*->7272*/ // 2 children in Scope
/*7175*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*7180*/            OPC_MoveChild, 0,
/*7182*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SRL),
/*7185*/            OPC_MoveChild, 0,
/*7187*/            OPC_CheckSame, 0,
/*7189*/            OPC_MoveParent,
/*7190*/            OPC_MoveChild, 1,
/*7192*/            OPC_CheckInteger, 8, 
/*7194*/            OPC_CheckType, MVT::i32,
/*7196*/            OPC_MoveParent,
/*7197*/            OPC_MoveParent,
/*7198*/            OPC_MoveParent,
/*7199*/            OPC_MoveChild, 1,
/*7201*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*7207*/            OPC_MoveChild, 0,
/*7209*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*7212*/            OPC_MoveChild, 0,
/*7214*/            OPC_CheckSame, 0,
/*7216*/            OPC_MoveParent,
/*7217*/            OPC_MoveChild, 1,
/*7219*/            OPC_CheckInteger, 8, 
/*7221*/            OPC_CheckType, MVT::i32,
/*7223*/            OPC_MoveParent,
/*7224*/            OPC_MoveParent,
/*7225*/            OPC_MoveParent,
/*7226*/            OPC_MoveParent,
/*7227*/            OPC_MoveParent,
/*7228*/            OPC_MoveChild, 1,
/*7230*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*7233*/            OPC_MoveChild, 0,
/*7235*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SRL),
/*7238*/            OPC_MoveChild, 0,
/*7240*/            OPC_CheckSame, 0,
/*7242*/            OPC_MoveParent,
/*7243*/            OPC_MoveChild, 1,
/*7245*/            OPC_CheckInteger, 8, 
/*7247*/            OPC_CheckType, MVT::i32,
/*7249*/            OPC_MoveParent,
/*7250*/            OPC_MoveParent,
/*7251*/            OPC_MoveParent,
/*7252*/            OPC_CheckType, MVT::i32,
/*7254*/            OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*7256*/            OPC_EmitInteger, MVT::i32, 14, 
/*7259*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7262*/            OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (and:i32 (shl:i32 rGPR:i32:$src, 8:i32), 65280:i32), (or:i32 (and:i32 (srl:i32 rGPR:i32:$src, 8:i32), 16711680:i32), (and:i32 (shl:i32 rGPR:i32:$src, 8:i32), 4278190080:i32))), (and:i32 (srl:i32 rGPR:i32:$src, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (t2REV16:i32 rGPR:i32:$src)
/*7272*/          /*Scope*/ 97, /*->7370*/
/*7273*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*7279*/            OPC_MoveChild, 0,
/*7281*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*7284*/            OPC_MoveChild, 0,
/*7286*/            OPC_CheckSame, 0,
/*7288*/            OPC_MoveParent,
/*7289*/            OPC_MoveChild, 1,
/*7291*/            OPC_CheckInteger, 8, 
/*7293*/            OPC_CheckType, MVT::i32,
/*7295*/            OPC_MoveParent,
/*7296*/            OPC_MoveParent,
/*7297*/            OPC_MoveParent,
/*7298*/            OPC_MoveChild, 1,
/*7300*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*7305*/            OPC_MoveChild, 0,
/*7307*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SRL),
/*7310*/            OPC_MoveChild, 0,
/*7312*/            OPC_CheckSame, 0,
/*7314*/            OPC_MoveParent,
/*7315*/            OPC_MoveChild, 1,
/*7317*/            OPC_CheckInteger, 8, 
/*7319*/            OPC_CheckType, MVT::i32,
/*7321*/            OPC_MoveParent,
/*7322*/            OPC_MoveParent,
/*7323*/            OPC_MoveParent,
/*7324*/            OPC_MoveParent,
/*7325*/            OPC_MoveParent,
/*7326*/            OPC_MoveChild, 1,
/*7328*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*7331*/            OPC_MoveChild, 0,
/*7333*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::SRL),
/*7336*/            OPC_MoveChild, 0,
/*7338*/            OPC_CheckSame, 0,
/*7340*/            OPC_MoveParent,
/*7341*/            OPC_MoveChild, 1,
/*7343*/            OPC_CheckInteger, 8, 
/*7345*/            OPC_CheckType, MVT::i32,
/*7347*/            OPC_MoveParent,
/*7348*/            OPC_MoveParent,
/*7349*/            OPC_MoveParent,
/*7350*/            OPC_CheckType, MVT::i32,
/*7352*/            OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*7354*/            OPC_EmitInteger, MVT::i32, 14, 
/*7357*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7360*/            OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (and:i32 (shl:i32 rGPR:i32:$src, 8:i32), 65280:i32), (or:i32 (and:i32 (shl:i32 rGPR:i32:$src, 8:i32), 4278190080:i32), (and:i32 (srl:i32 rGPR:i32:$src, 8:i32), 16711680:i32))), (and:i32 (srl:i32 rGPR:i32:$src, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (t2REV16:i32 rGPR:i32:$src)
/*7370*/          0, /*End of Scope*/
/*7371*/        0, /*End of Scope*/
/*7372*/      /*Scope*/ 60, /*->7433*/
/*7373*/        OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*7377*/        OPC_RecordChild0, // #0 = $src1
/*7378*/        OPC_MoveParent,
/*7379*/        OPC_MoveChild, 1,
/*7381*/        OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*7387*/        OPC_MoveChild, 0,
/*7389*/        OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*7392*/        OPC_RecordChild0, // #1 = $src2
/*7393*/        OPC_RecordChild1, // #2 = $sh
/*7394*/        OPC_MoveChild, 1,
/*7396*/        OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*7399*/        OPC_CheckPredicate, 0, // Predicate_lsl_amt
/*7401*/        OPC_CheckType, MVT::i32,
/*7403*/        OPC_MoveParent,
/*7404*/        OPC_MoveParent,
/*7405*/        OPC_MoveParent,
/*7406*/        OPC_CheckType, MVT::i32,
/*7408*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*7410*/        OPC_EmitConvertToTarget, 2,
/*7412*/        OPC_EmitNodeXForm, 0, 3, // lsl_shift_imm
/*7415*/        OPC_EmitInteger, MVT::i32, 14, 
/*7418*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7421*/        OPC_MorphNodeTo, TARGET_OPCODE(ARM::PKHBT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                // Src: (or:i32 (and:i32 GPR:i32:$src1, 65535:i32), (and:i32 (shl:i32 GPR:i32:$src2, (imm:i32)<<P:Predicate_lsl_amt>><<X:lsl_shift_imm>>:$sh), 4294901760:i32)) - Complexity = 26
                // Dst: (PKHBT:i32 GPR:i32:$src1, GPR:i32:$src2, (lsl_shift_imm:i32 (imm:i32):$sh))
/*7433*/      /*Scope*/ 106, /*->7540*/
/*7434*/        OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*7440*/        OPC_RecordChild0, // #0 = $src1
/*7441*/        OPC_MoveParent,
/*7442*/        OPC_MoveChild, 1,
/*7444*/        OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*7448*/        OPC_MoveChild, 0,
/*7450*/        OPC_SwitchOpcode /*2 cases */, 41,  TARGET_OPCODE(ISD::SRA),// ->7495
/*7454*/          OPC_RecordChild0, // #1 = $src2
/*7455*/          OPC_RecordChild1, // #2 = $sh
/*7456*/          OPC_MoveChild, 1,
/*7458*/          OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*7461*/          OPC_CheckPredicate, 1, // Predicate_asr_amt
/*7463*/          OPC_CheckType, MVT::i32,
/*7465*/          OPC_MoveParent,
/*7466*/          OPC_MoveParent,
/*7467*/          OPC_MoveParent,
/*7468*/          OPC_CheckType, MVT::i32,
/*7470*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*7472*/          OPC_EmitConvertToTarget, 2,
/*7474*/          OPC_EmitNodeXForm, 1, 3, // asr_shift_imm
/*7477*/          OPC_EmitInteger, MVT::i32, 14, 
/*7480*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7483*/          OPC_MorphNodeTo, TARGET_OPCODE(ARM::PKHTB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (or:i32 (and:i32 GPR:i32:$src1, 4294901760:i32), (and:i32 (sra:i32 GPR:i32:$src2, (imm:i32)<<P:Predicate_asr_amt>><<X:asr_shift_imm>>:$sh), 65535:i32)) - Complexity = 26
                  // Dst: (PKHTB:i32 GPR:i32:$src1, GPR:i32:$src2, (asr_shift_imm:i32 (imm:i32):$sh))
                /*SwitchOpcode*/ 41,  TARGET_OPCODE(ISD::SRL),// ->7539
/*7498*/          OPC_RecordChild0, // #1 = $src2
/*7499*/          OPC_RecordChild1, // #2 = $sh
/*7500*/          OPC_MoveChild, 1,
/*7502*/          OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*7505*/          OPC_CheckPredicate, 2, // Predicate_imm1_15
/*7507*/          OPC_CheckType, MVT::i32,
/*7509*/          OPC_MoveParent,
/*7510*/          OPC_MoveParent,
/*7511*/          OPC_MoveParent,
/*7512*/          OPC_CheckType, MVT::i32,
/*7514*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*7516*/          OPC_EmitConvertToTarget, 2,
/*7518*/          OPC_EmitNodeXForm, 1, 3, // asr_shift_imm
/*7521*/          OPC_EmitInteger, MVT::i32, 14, 
/*7524*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7527*/          OPC_MorphNodeTo, TARGET_OPCODE(ARM::PKHTB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (or:i32 (and:i32 GPR:i32:$src1, 4294901760:i32), (and:i32 (srl:i32 GPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32)) - Complexity = 26
                  // Dst: (PKHTB:i32 GPR:i32:$src1, GPR:i32:$src2, (asr_shift_imm:i32 (imm:i32)<<P:Predicate_imm1_15>>:$sh))
                0, // EndSwitchOpcode
/*7540*/      /*Scope*/ 60, /*->7601*/
/*7541*/        OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*7545*/        OPC_RecordChild0, // #0 = $src1
/*7546*/        OPC_MoveParent,
/*7547*/        OPC_MoveChild, 1,
/*7549*/        OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*7555*/        OPC_MoveChild, 0,
/*7557*/        OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*7560*/        OPC_RecordChild0, // #1 = $src2
/*7561*/        OPC_RecordChild1, // #2 = $sh
/*7562*/        OPC_MoveChild, 1,
/*7564*/        OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*7567*/        OPC_CheckPredicate, 0, // Predicate_lsl_amt
/*7569*/        OPC_CheckType, MVT::i32,
/*7571*/        OPC_MoveParent,
/*7572*/        OPC_MoveParent,
/*7573*/        OPC_MoveParent,
/*7574*/        OPC_CheckType, MVT::i32,
/*7576*/        OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack())
/*7578*/        OPC_EmitConvertToTarget, 2,
/*7580*/        OPC_EmitNodeXForm, 0, 3, // lsl_shift_imm
/*7583*/        OPC_EmitInteger, MVT::i32, 14, 
/*7586*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7589*/        OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2PKHBT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                // Src: (or:i32 (and:i32 rGPR:i32:$src1, 65535:i32), (and:i32 (shl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_lsl_amt>><<X:lsl_shift_imm>>:$sh), 4294901760:i32)) - Complexity = 26
                // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, (lsl_shift_imm:i32 (imm:i32):$sh))
/*7601*/      /*Scope*/ 36|128,1/*164*/, /*->7767*/
/*7603*/        OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*7609*/        OPC_Scope, 100, /*->7711*/ // 2 children in Scope
/*7611*/          OPC_RecordChild0, // #0 = $src1
/*7612*/          OPC_MoveParent,
/*7613*/          OPC_MoveChild, 1,
/*7615*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*7619*/          OPC_MoveChild, 0,
/*7621*/          OPC_SwitchOpcode /*2 cases */, 41,  TARGET_OPCODE(ISD::SRA),// ->7666
/*7625*/            OPC_RecordChild0, // #1 = $src2
/*7626*/            OPC_RecordChild1, // #2 = $sh
/*7627*/            OPC_MoveChild, 1,
/*7629*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*7632*/            OPC_CheckPredicate, 1, // Predicate_asr_amt
/*7634*/            OPC_CheckType, MVT::i32,
/*7636*/            OPC_MoveParent,
/*7637*/            OPC_MoveParent,
/*7638*/            OPC_MoveParent,
/*7639*/            OPC_CheckType, MVT::i32,
/*7641*/            OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack())
/*7643*/            OPC_EmitConvertToTarget, 2,
/*7645*/            OPC_EmitNodeXForm, 1, 3, // asr_shift_imm
/*7648*/            OPC_EmitInteger, MVT::i32, 14, 
/*7651*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7654*/            OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                    // Src: (or:i32 (and:i32 rGPR:i32:$src1, 4294901760:i32), (and:i32 (sra:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_asr_amt>><<X:asr_shift_imm>>:$sh), 65535:i32)) - Complexity = 26
                    // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (asr_shift_imm:i32 (imm:i32):$sh))
                  /*SwitchOpcode*/ 41,  TARGET_OPCODE(ISD::SRL),// ->7710
/*7669*/            OPC_RecordChild0, // #1 = $src2
/*7670*/            OPC_RecordChild1, // #2 = $sh
/*7671*/            OPC_MoveChild, 1,
/*7673*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*7676*/            OPC_CheckPredicate, 2, // Predicate_imm1_15
/*7678*/            OPC_CheckType, MVT::i32,
/*7680*/            OPC_MoveParent,
/*7681*/            OPC_MoveParent,
/*7682*/            OPC_MoveParent,
/*7683*/            OPC_CheckType, MVT::i32,
/*7685*/            OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack())
/*7687*/            OPC_EmitConvertToTarget, 2,
/*7689*/            OPC_EmitNodeXForm, 1, 3, // asr_shift_imm
/*7692*/            OPC_EmitInteger, MVT::i32, 14, 
/*7695*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7698*/            OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                    // Src: (or:i32 (and:i32 rGPR:i32:$src1, 4294901760:i32), (and:i32 (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32)) - Complexity = 26
                    // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (asr_shift_imm:i32 (imm:i32)<<P:Predicate_imm1_15>>:$sh))
                  0, // EndSwitchOpcode
/*7711*/        /*Scope*/ 54, /*->7766*/
/*7712*/          OPC_MoveChild, 0,
/*7714*/          OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*7717*/          OPC_RecordChild0, // #0 = $src2
/*7718*/          OPC_RecordChild1, // #1 = $sh
/*7719*/          OPC_MoveChild, 1,
/*7721*/          OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*7724*/          OPC_CheckPredicate, 0, // Predicate_lsl_amt
/*7726*/          OPC_CheckType, MVT::i32,
/*7728*/          OPC_MoveParent,
/*7729*/          OPC_MoveParent,
/*7730*/          OPC_MoveParent,
/*7731*/          OPC_MoveChild, 1,
/*7733*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*7737*/          OPC_RecordChild0, // #2 = $src1
/*7738*/          OPC_MoveParent,
/*7739*/          OPC_CheckType, MVT::i32,
/*7741*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*7743*/          OPC_EmitConvertToTarget, 1,
/*7745*/          OPC_EmitNodeXForm, 0, 3, // lsl_shift_imm
/*7748*/          OPC_EmitInteger, MVT::i32, 14, 
/*7751*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7754*/          OPC_MorphNodeTo, TARGET_OPCODE(ARM::PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (or:i32 (and:i32 (shl:i32 GPR:i32:$src2, (imm:i32)<<P:Predicate_lsl_amt>><<X:lsl_shift_imm>>:$sh), 4294901760:i32), (and:i32 GPR:i32:$src1, 65535:i32)) - Complexity = 26
                  // Dst: (PKHBT:i32 GPR:i32:$src1, GPR:i32:$src2, (lsl_shift_imm:i32 (imm:i32):$sh))
/*7766*/        0, /*End of Scope*/
/*7767*/      /*Scope*/ 60, /*->7828*/
/*7768*/        OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*7772*/        OPC_MoveChild, 0,
/*7774*/        OPC_CheckOpcode, TARGET_OPCODE(ISD::SRA),
/*7777*/        OPC_RecordChild0, // #0 = $src2
/*7778*/        OPC_RecordChild1, // #1 = $sh
/*7779*/        OPC_MoveChild, 1,
/*7781*/        OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*7784*/        OPC_CheckPredicate, 1, // Predicate_asr_amt
/*7786*/        OPC_CheckType, MVT::i32,
/*7788*/        OPC_MoveParent,
/*7789*/        OPC_MoveParent,
/*7790*/        OPC_MoveParent,
/*7791*/        OPC_MoveChild, 1,
/*7793*/        OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*7799*/        OPC_RecordChild0, // #2 = $src1
/*7800*/        OPC_MoveParent,
/*7801*/        OPC_CheckType, MVT::i32,
/*7803*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*7805*/        OPC_EmitConvertToTarget, 1,
/*7807*/        OPC_EmitNodeXForm, 1, 3, // asr_shift_imm
/*7810*/        OPC_EmitInteger, MVT::i32, 14, 
/*7813*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7816*/        OPC_MorphNodeTo, TARGET_OPCODE(ARM::PKHTB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                // Src: (or:i32 (and:i32 (sra:i32 GPR:i32:$src2, (imm:i32)<<P:Predicate_asr_amt>><<X:asr_shift_imm>>:$sh), 65535:i32), (and:i32 GPR:i32:$src1, 4294901760:i32)) - Complexity = 26
                // Dst: (PKHTB:i32 GPR:i32:$src1, GPR:i32:$src2, (asr_shift_imm:i32 (imm:i32):$sh))
/*7828*/      /*Scope*/ 60, /*->7889*/
/*7829*/        OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*7835*/        OPC_MoveChild, 0,
/*7837*/        OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*7840*/        OPC_RecordChild0, // #0 = $src2
/*7841*/        OPC_RecordChild1, // #1 = $sh
/*7842*/        OPC_MoveChild, 1,
/*7844*/        OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*7847*/        OPC_CheckPredicate, 0, // Predicate_lsl_amt
/*7849*/        OPC_CheckType, MVT::i32,
/*7851*/        OPC_MoveParent,
/*7852*/        OPC_MoveParent,
/*7853*/        OPC_MoveParent,
/*7854*/        OPC_MoveChild, 1,
/*7856*/        OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*7860*/        OPC_RecordChild0, // #2 = $src1
/*7861*/        OPC_MoveParent,
/*7862*/        OPC_CheckType, MVT::i32,
/*7864*/        OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack())
/*7866*/        OPC_EmitConvertToTarget, 1,
/*7868*/        OPC_EmitNodeXForm, 0, 3, // lsl_shift_imm
/*7871*/        OPC_EmitInteger, MVT::i32, 14, 
/*7874*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7877*/        OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2PKHBT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                // Src: (or:i32 (and:i32 (shl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_lsl_amt>><<X:lsl_shift_imm>>:$sh), 4294901760:i32), (and:i32 rGPR:i32:$src1, 65535:i32)) - Complexity = 26
                // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, (lsl_shift_imm:i32 (imm:i32):$sh))
/*7889*/      /*Scope*/ 17|128,1/*145*/, /*->8036*/
/*7891*/        OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*7895*/        OPC_MoveChild, 0,
/*7897*/        OPC_SwitchOpcode /*2 cases */, 51,  TARGET_OPCODE(ISD::SRA),// ->7952
/*7901*/          OPC_RecordChild0, // #0 = $src2
/*7902*/          OPC_RecordChild1, // #1 = $sh
/*7903*/          OPC_MoveChild, 1,
/*7905*/          OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*7908*/          OPC_CheckPredicate, 1, // Predicate_asr_amt
/*7910*/          OPC_CheckType, MVT::i32,
/*7912*/          OPC_MoveParent,
/*7913*/          OPC_MoveParent,
/*7914*/          OPC_MoveParent,
/*7915*/          OPC_MoveChild, 1,
/*7917*/          OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*7923*/          OPC_RecordChild0, // #2 = $src1
/*7924*/          OPC_MoveParent,
/*7925*/          OPC_CheckType, MVT::i32,
/*7927*/          OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack())
/*7929*/          OPC_EmitConvertToTarget, 1,
/*7931*/          OPC_EmitNodeXForm, 1, 3, // asr_shift_imm
/*7934*/          OPC_EmitInteger, MVT::i32, 14, 
/*7937*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7940*/          OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2PKHTB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (or:i32 (and:i32 (sra:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_asr_amt>><<X:asr_shift_imm>>:$sh), 65535:i32), (and:i32 rGPR:i32:$src1, 4294901760:i32)) - Complexity = 26
                  // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (asr_shift_imm:i32 (imm:i32):$sh))
                /*SwitchOpcode*/ 80,  TARGET_OPCODE(ISD::SRL),// ->8035
/*7955*/          OPC_RecordChild0, // #0 = $src2
/*7956*/          OPC_RecordChild1, // #1 = $sh
/*7957*/          OPC_MoveChild, 1,
/*7959*/          OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*7962*/          OPC_CheckPredicate, 2, // Predicate_imm1_15
/*7964*/          OPC_CheckType, MVT::i32,
/*7966*/          OPC_MoveParent,
/*7967*/          OPC_MoveParent,
/*7968*/          OPC_MoveParent,
/*7969*/          OPC_MoveChild, 1,
/*7971*/          OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*7977*/          OPC_RecordChild0, // #2 = $src1
/*7978*/          OPC_MoveParent,
/*7979*/          OPC_CheckType, MVT::i32,
/*7981*/          OPC_Scope, 25, /*->8008*/ // 2 children in Scope
/*7983*/            OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack())
/*7985*/            OPC_EmitConvertToTarget, 1,
/*7987*/            OPC_EmitNodeXForm, 1, 3, // asr_shift_imm
/*7990*/            OPC_EmitInteger, MVT::i32, 14, 
/*7993*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7996*/            OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                    // Src: (or:i32 (and:i32 (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32), (and:i32 rGPR:i32:$src1, 4294901760:i32)) - Complexity = 26
                    // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (asr_shift_imm:i32 (imm:i32)<<P:Predicate_imm1_15>>:$sh))
/*8008*/          /*Scope*/ 25, /*->8034*/
/*8009*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*8011*/            OPC_EmitConvertToTarget, 1,
/*8013*/            OPC_EmitNodeXForm, 1, 3, // asr_shift_imm
/*8016*/            OPC_EmitInteger, MVT::i32, 14, 
/*8019*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8022*/            OPC_MorphNodeTo, TARGET_OPCODE(ARM::PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                    // Src: (or:i32 (and:i32 (srl:i32 GPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32), (and:i32 GPR:i32:$src1, 4294901760:i32)) - Complexity = 26
                    // Dst: (PKHTB:i32 GPR:i32:$src1, GPR:i32:$src2, (asr_shift_imm:i32 (imm:i32)<<P:Predicate_imm1_15>>:$sh))
/*8034*/          0, /*End of Scope*/
                0, // EndSwitchOpcode
/*8036*/      0, /*End of Scope*/
/*8037*/    /*Scope*/ 51, /*->8089*/
/*8038*/      OPC_RecordChild0, // #0 = $lhs
/*8039*/      OPC_MoveChild, 1,
/*8041*/      OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*8044*/      OPC_RecordChild0, // #1 = $rhs
/*8045*/      OPC_MoveChild, 1,
/*8047*/      OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8058*/      OPC_MoveParent,
/*8059*/      OPC_MoveParent,
/*8060*/      OPC_CheckType, MVT::i32,
/*8062*/      OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*8064*/      OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectT2ShifterOperandReg:$rhs #2 #3
/*8067*/      OPC_EmitInteger, MVT::i32, 14, 
/*8070*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8073*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8076*/      OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2ORNrs), 0,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
              // Src: (or:i32 rGPR:i32:$lhs, (xor:i32 t2_so_reg:i32:$rhs, -1:i32)) - Complexity = 20
              // Dst: (t2ORNrs:i32 rGPR:i32:$lhs, t2_so_reg:i32:$rhs)
/*8089*/    /*Scope*/ 98|128,4/*610*/, /*->8701*/
/*8091*/      OPC_MoveChild, 0,
/*8093*/      OPC_Scope, 49, /*->8144*/ // 10 children in Scope
/*8095*/        OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*8098*/        OPC_RecordChild0, // #0 = $rhs
/*8099*/        OPC_MoveChild, 1,
/*8101*/        OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8112*/        OPC_MoveParent,
/*8113*/        OPC_MoveParent,
/*8114*/        OPC_RecordChild1, // #1 = $lhs
/*8115*/        OPC_CheckType, MVT::i32,
/*8117*/        OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*8119*/        OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectT2ShifterOperandReg:$rhs #2 #3
/*8122*/        OPC_EmitInteger, MVT::i32, 14, 
/*8125*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8128*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8131*/        OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2ORNrs), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: (or:i32 (xor:i32 t2_so_reg:i32:$rhs, -1:i32), rGPR:i32:$lhs) - Complexity = 20
                // Dst: (t2ORNrs:i32 rGPR:i32:$lhs, t2_so_reg:i32:$rhs)
/*8144*/      /*Scope*/ 68, /*->8213*/
/*8145*/        OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*8149*/        OPC_RecordChild0, // #0 = $src1
/*8150*/        OPC_MoveParent,
/*8151*/        OPC_MoveChild, 1,
/*8153*/        OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*8159*/        OPC_RecordChild0, // #1 = $src2
/*8160*/        OPC_MoveParent,
/*8161*/        OPC_CheckType, MVT::i32,
/*8163*/        OPC_Scope, 23, /*->8188*/ // 2 children in Scope
/*8165*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*8167*/          OPC_EmitInteger, MVT::i32, 0, 
/*8170*/          OPC_EmitInteger, MVT::i32, 14, 
/*8173*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8176*/          OPC_MorphNodeTo, TARGET_OPCODE(ARM::PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i32 (and:i32 GPR:i32:$src1, 65535:i32), (and:i32 GPR:i32:$src2, 4294901760:i32)) - Complexity = 19
                  // Dst: (PKHBT:i32 GPR:i32:$src1, GPR:i32:$src2, 0:i32)
/*8188*/        /*Scope*/ 23, /*->8212*/
/*8189*/          OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack())
/*8191*/          OPC_EmitInteger, MVT::i32, 0, 
/*8194*/          OPC_EmitInteger, MVT::i32, 14, 
/*8197*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8200*/          OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i32 (and:i32 rGPR:i32:$src1, 65535:i32), (and:i32 rGPR:i32:$src2, 4294901760:i32)) - Complexity = 19
                  // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, 0:i32)
/*8212*/        0, /*End of Scope*/
/*8213*/      /*Scope*/ 68, /*->8282*/
/*8214*/        OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*8220*/        OPC_RecordChild0, // #0 = $src2
/*8221*/        OPC_MoveParent,
/*8222*/        OPC_MoveChild, 1,
/*8224*/        OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*8228*/        OPC_RecordChild0, // #1 = $src1
/*8229*/        OPC_MoveParent,
/*8230*/        OPC_CheckType, MVT::i32,
/*8232*/        OPC_Scope, 23, /*->8257*/ // 2 children in Scope
/*8234*/          OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack())
/*8236*/          OPC_EmitInteger, MVT::i32, 0, 
/*8239*/          OPC_EmitInteger, MVT::i32, 14, 
/*8242*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8245*/          OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (or:i32 (and:i32 rGPR:i32:$src2, 4294901760:i32), (and:i32 rGPR:i32:$src1, 65535:i32)) - Complexity = 19
                  // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, 0:i32)
/*8257*/        /*Scope*/ 23, /*->8281*/
/*8258*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*8260*/          OPC_EmitInteger, MVT::i32, 0, 
/*8263*/          OPC_EmitInteger, MVT::i32, 14, 
/*8266*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8269*/          OPC_MorphNodeTo, TARGET_OPCODE(ARM::PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (or:i32 (and:i32 GPR:i32:$src2, 4294901760:i32), (and:i32 GPR:i32:$src1, 65535:i32)) - Complexity = 19
                  // Dst: (PKHBT:i32 GPR:i32:$src1, GPR:i32:$src2, 0:i32)
/*8281*/        0, /*End of Scope*/
/*8282*/      /*Scope*/ 51, /*->8334*/
/*8283*/        OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*8287*/        OPC_RecordChild0, // #0 = $src1
/*8288*/        OPC_MoveParent,
/*8289*/        OPC_MoveChild, 1,
/*8291*/        OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*8294*/        OPC_RecordChild0, // #1 = $src2
/*8295*/        OPC_RecordChild1, // #2 = $sh
/*8296*/        OPC_MoveChild, 1,
/*8298*/        OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*8301*/        OPC_CheckPredicate, 3, // Predicate_imm16_31
/*8303*/        OPC_CheckType, MVT::i32,
/*8305*/        OPC_MoveParent,
/*8306*/        OPC_MoveParent,
/*8307*/        OPC_CheckType, MVT::i32,
/*8309*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*8311*/        OPC_EmitConvertToTarget, 2,
/*8313*/        OPC_EmitNodeXForm, 0, 3, // lsl_shift_imm
/*8316*/        OPC_EmitInteger, MVT::i32, 14, 
/*8319*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8322*/        OPC_MorphNodeTo, TARGET_OPCODE(ARM::PKHBT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                // Src: (or:i32 (and:i32 GPR:i32:$src1, 65535:i32), (shl:i32 GPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                // Dst: (PKHBT:i32 GPR:i32:$src1, GPR:i32:$src2, (lsl_shift_imm:i32 (imm:i32)<<P:Predicate_imm16_31>>:$sh))
/*8334*/      /*Scope*/ 53, /*->8388*/
/*8335*/        OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*8341*/        OPC_RecordChild0, // #0 = $src1
/*8342*/        OPC_MoveParent,
/*8343*/        OPC_MoveChild, 1,
/*8345*/        OPC_CheckOpcode, TARGET_OPCODE(ISD::SRL),
/*8348*/        OPC_RecordChild0, // #1 = $src2
/*8349*/        OPC_RecordChild1, // #2 = $sh
/*8350*/        OPC_MoveChild, 1,
/*8352*/        OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*8355*/        OPC_CheckPredicate, 3, // Predicate_imm16_31
/*8357*/        OPC_CheckType, MVT::i32,
/*8359*/        OPC_MoveParent,
/*8360*/        OPC_MoveParent,
/*8361*/        OPC_CheckType, MVT::i32,
/*8363*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*8365*/        OPC_EmitConvertToTarget, 2,
/*8367*/        OPC_EmitNodeXForm, 1, 3, // asr_shift_imm
/*8370*/        OPC_EmitInteger, MVT::i32, 14, 
/*8373*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8376*/        OPC_MorphNodeTo, TARGET_OPCODE(ARM::PKHTB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                // Src: (or:i32 (and:i32 GPR:i32:$src1, 4294901760:i32), (srl:i32 GPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                // Dst: (PKHTB:i32 GPR:i32:$src1, GPR:i32:$src2, (asr_shift_imm:i32 (imm:i32)<<P:Predicate_imm16_31>>:$sh))
/*8388*/      /*Scope*/ 51, /*->8440*/
/*8389*/        OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*8393*/        OPC_RecordChild0, // #0 = $src1
/*8394*/        OPC_MoveParent,
/*8395*/        OPC_MoveChild, 1,
/*8397*/        OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*8400*/        OPC_RecordChild0, // #1 = $src2
/*8401*/        OPC_RecordChild1, // #2 = $sh
/*8402*/        OPC_MoveChild, 1,
/*8404*/        OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*8407*/        OPC_CheckPredicate, 3, // Predicate_imm16_31
/*8409*/        OPC_CheckType, MVT::i32,
/*8411*/        OPC_MoveParent,
/*8412*/        OPC_MoveParent,
/*8413*/        OPC_CheckType, MVT::i32,
/*8415*/        OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack())
/*8417*/        OPC_EmitConvertToTarget, 2,
/*8419*/        OPC_EmitNodeXForm, 0, 3, // lsl_shift_imm
/*8422*/        OPC_EmitInteger, MVT::i32, 14, 
/*8425*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8428*/        OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2PKHBT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                // Src: (or:i32 (and:i32 rGPR:i32:$src1, 65535:i32), (shl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, (lsl_shift_imm:i32 (imm:i32)<<P:Predicate_imm16_31>>:$sh))
/*8440*/      /*Scope*/ 53, /*->8494*/
/*8441*/        OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*8447*/        OPC_RecordChild0, // #0 = $src1
/*8448*/        OPC_MoveParent,
/*8449*/        OPC_MoveChild, 1,
/*8451*/        OPC_CheckOpcode, TARGET_OPCODE(ISD::SRL),
/*8454*/        OPC_RecordChild0, // #1 = $src2
/*8455*/        OPC_RecordChild1, // #2 = $sh
/*8456*/        OPC_MoveChild, 1,
/*8458*/        OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*8461*/        OPC_CheckPredicate, 3, // Predicate_imm16_31
/*8463*/        OPC_CheckType, MVT::i32,
/*8465*/        OPC_MoveParent,
/*8466*/        OPC_MoveParent,
/*8467*/        OPC_CheckType, MVT::i32,
/*8469*/        OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack())
/*8471*/        OPC_EmitConvertToTarget, 2,
/*8473*/        OPC_EmitNodeXForm, 1, 3, // asr_shift_imm
/*8476*/        OPC_EmitInteger, MVT::i32, 14, 
/*8479*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8482*/        OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2PKHTB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                // Src: (or:i32 (and:i32 rGPR:i32:$src1, 4294901760:i32), (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (asr_shift_imm:i32 (imm:i32)<<P:Predicate_imm16_31>>:$sh))
/*8494*/      /*Scope*/ 80, /*->8575*/
/*8495*/        OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*8498*/        OPC_RecordChild0, // #0 = $src2
/*8499*/        OPC_RecordChild1, // #1 = $sh
/*8500*/        OPC_MoveChild, 1,
/*8502*/        OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*8505*/        OPC_CheckPredicate, 3, // Predicate_imm16_31
/*8507*/        OPC_CheckType, MVT::i32,
/*8509*/        OPC_MoveParent,
/*8510*/        OPC_MoveParent,
/*8511*/        OPC_MoveChild, 1,
/*8513*/        OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*8517*/        OPC_RecordChild0, // #2 = $src1
/*8518*/        OPC_MoveParent,
/*8519*/        OPC_CheckType, MVT::i32,
/*8521*/        OPC_Scope, 25, /*->8548*/ // 2 children in Scope
/*8523*/          OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack())
/*8525*/          OPC_EmitConvertToTarget, 1,
/*8527*/          OPC_EmitNodeXForm, 0, 3, // lsl_shift_imm
/*8530*/          OPC_EmitInteger, MVT::i32, 14, 
/*8533*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8536*/          OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (or:i32 (shl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 rGPR:i32:$src1, 65535:i32)) - Complexity = 18
                  // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, (lsl_shift_imm:i32 (imm:i32)<<P:Predicate_imm16_31>>:$sh))
/*8548*/        /*Scope*/ 25, /*->8574*/
/*8549*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*8551*/          OPC_EmitConvertToTarget, 1,
/*8553*/          OPC_EmitNodeXForm, 0, 3, // lsl_shift_imm
/*8556*/          OPC_EmitInteger, MVT::i32, 14, 
/*8559*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8562*/          OPC_MorphNodeTo, TARGET_OPCODE(ARM::PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (or:i32 (shl:i32 GPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 GPR:i32:$src1, 65535:i32)) - Complexity = 18
                  // Dst: (PKHBT:i32 GPR:i32:$src1, GPR:i32:$src2, (lsl_shift_imm:i32 (imm:i32)<<P:Predicate_imm16_31>>:$sh))
/*8574*/        0, /*End of Scope*/
/*8575*/      /*Scope*/ 82, /*->8658*/
/*8576*/        OPC_CheckOpcode, TARGET_OPCODE(ISD::SRL),
/*8579*/        OPC_RecordChild0, // #0 = $src2
/*8580*/        OPC_RecordChild1, // #1 = $sh
/*8581*/        OPC_MoveChild, 1,
/*8583*/        OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*8586*/        OPC_CheckPredicate, 3, // Predicate_imm16_31
/*8588*/        OPC_CheckType, MVT::i32,
/*8590*/        OPC_MoveParent,
/*8591*/        OPC_MoveParent,
/*8592*/        OPC_MoveChild, 1,
/*8594*/        OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*8600*/        OPC_RecordChild0, // #2 = $src1
/*8601*/        OPC_MoveParent,
/*8602*/        OPC_CheckType, MVT::i32,
/*8604*/        OPC_Scope, 25, /*->8631*/ // 2 children in Scope
/*8606*/          OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack())
/*8608*/          OPC_EmitConvertToTarget, 1,
/*8610*/          OPC_EmitNodeXForm, 1, 3, // asr_shift_imm
/*8613*/          OPC_EmitInteger, MVT::i32, 14, 
/*8616*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8619*/          OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2PKHTB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (or:i32 (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 rGPR:i32:$src1, 4294901760:i32)) - Complexity = 18
                  // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (asr_shift_imm:i32 (imm:i32)<<P:Predicate_imm16_31>>:$sh))
/*8631*/        /*Scope*/ 25, /*->8657*/
/*8632*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*8634*/          OPC_EmitConvertToTarget, 1,
/*8636*/          OPC_EmitNodeXForm, 1, 3, // asr_shift_imm
/*8639*/          OPC_EmitInteger, MVT::i32, 14, 
/*8642*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8645*/          OPC_MorphNodeTo, TARGET_OPCODE(ARM::PKHTB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (or:i32 (srl:i32 GPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 GPR:i32:$src1, 4294901760:i32)) - Complexity = 18
                  // Dst: (PKHTB:i32 GPR:i32:$src1, GPR:i32:$src2, (asr_shift_imm:i32 (imm:i32)<<P:Predicate_imm16_31>>:$sh))
/*8657*/        0, /*End of Scope*/
/*8658*/      /*Scope*/ 41, /*->8700*/
/*8659*/        OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*8663*/        OPC_RecordChild0, // #0 = $src
/*8664*/        OPC_MoveParent,
/*8665*/        OPC_RecordChild1, // #1 = $imm
/*8666*/        OPC_MoveChild, 1,
/*8668*/        OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*8671*/        OPC_CheckPredicate, 4, // Predicate_lo16AllZero
/*8673*/        OPC_MoveParent,
/*8674*/        OPC_CheckType, MVT::i32,
/*8676*/        OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*8678*/        OPC_EmitConvertToTarget, 1,
/*8680*/        OPC_EmitNodeXForm, 2, 2, // hi16
/*8683*/        OPC_EmitInteger, MVT::i32, 14, 
/*8686*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8689*/        OPC_MorphNodeTo, TARGET_OPCODE(ARM::MOVTi16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (or:i32 (and:i32 GPR:i32:$src, 65535:i32), (imm:i32)<<P:Predicate_lo16AllZero>><<X:hi16>>:$imm) - Complexity = 15
                // Dst: (MOVTi16:i32 GPR:i32:$src, (hi16:i32 (imm:i32):$imm))
/*8700*/      0, /*End of Scope*/
/*8701*/    /*Scope*/ 32, /*->8734*/
/*8702*/      OPC_RecordChild0, // #0 = $a
/*8703*/      OPC_RecordChild1, // #1 = $b
/*8704*/      OPC_CheckType, MVT::i32,
/*8706*/      OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*8708*/      OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectShifterOperandReg:$b #2 #3 #4
/*8711*/      OPC_EmitInteger, MVT::i32, 14, 
/*8714*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8717*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8720*/      OPC_MorphNodeTo, TARGET_OPCODE(ARM::ORRrs), 0,
                  1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
              // Src: (or:i32 GPR:i32:$a, so_reg:i32:$b) - Complexity = 15
              // Dst: (ORRrs:i32 GPR:i32:$a, so_reg:i32:$b)
/*8734*/    /*Scope*/ 43, /*->8778*/
/*8735*/      OPC_MoveChild, 0,
/*8737*/      OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*8741*/      OPC_RecordChild0, // #0 = $src
/*8742*/      OPC_MoveParent,
/*8743*/      OPC_RecordChild1, // #1 = $imm
/*8744*/      OPC_MoveChild, 1,
/*8746*/      OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*8749*/      OPC_CheckPredicate, 4, // Predicate_lo16AllZero
/*8751*/      OPC_MoveParent,
/*8752*/      OPC_CheckType, MVT::i32,
/*8754*/      OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*8756*/      OPC_EmitConvertToTarget, 1,
/*8758*/      OPC_EmitNodeXForm, 2, 2, // hi16
/*8761*/      OPC_EmitInteger, MVT::i32, 14, 
/*8764*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8767*/      OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2MOVTi16), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
              // Src: (or:i32 (and:i32 rGPR:i32:$src, 65535:i32), (imm:i32)<<P:Predicate_lo16AllZero>><<X:hi16>>:$imm) - Complexity = 15
              // Dst: (t2MOVTi16:i32 rGPR:i32:$src, (hi16:i32 (imm:i32):$imm))
/*8778*/    /*Scope*/ 21|128,1/*149*/, /*->8929*/
/*8780*/      OPC_RecordChild0, // #0 = $lhs
/*8781*/      OPC_Scope, 56, /*->8839*/ // 3 children in Scope
/*8783*/        OPC_MoveChild, 1,
/*8785*/        OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*8788*/        OPC_RecordChild0, // #1 = $rhs
/*8789*/        OPC_MoveChild, 0,
/*8791*/        OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*8794*/        OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*8796*/        OPC_MoveParent,
/*8797*/        OPC_MoveChild, 1,
/*8799*/        OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8810*/        OPC_MoveParent,
/*8811*/        OPC_MoveParent,
/*8812*/        OPC_CheckType, MVT::i32,
/*8814*/        OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*8816*/        OPC_EmitConvertToTarget, 1,
/*8818*/        OPC_EmitInteger, MVT::i32, 14, 
/*8821*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8824*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8827*/        OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2ORNri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (or:i32 rGPR:i32:$lhs, (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$rhs, -1:i32)) - Complexity = 15
                // Dst: (t2ORNri:i32 rGPR:i32:$lhs, (imm:i32):$rhs)
/*8839*/      /*Scope*/ 31, /*->8871*/
/*8840*/        OPC_RecordChild1, // #1 = $a
/*8841*/        OPC_CheckType, MVT::i32,
/*8843*/        OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*8845*/        OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectShifterOperandReg:$b #2 #3 #4
/*8848*/        OPC_EmitInteger, MVT::i32, 14, 
/*8851*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8854*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8857*/        OPC_MorphNodeTo, TARGET_OPCODE(ARM::ORRrs), 0,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                // Src: (or:i32 so_reg:i32:$b, GPR:i32:$a) - Complexity = 15
                // Dst: (ORRrs:i32 GPR:i32:$a, so_reg:i32:$b)
/*8871*/      /*Scope*/ 56, /*->8928*/
/*8872*/        OPC_MoveChild, 1,
/*8874*/        OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*8877*/        OPC_MoveChild, 0,
/*8879*/        OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8890*/        OPC_MoveParent,
/*8891*/        OPC_RecordChild1, // #1 = $rhs
/*8892*/        OPC_MoveChild, 1,
/*8894*/        OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*8897*/        OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*8899*/        OPC_MoveParent,
/*8900*/        OPC_MoveParent,
/*8901*/        OPC_CheckType, MVT::i32,
/*8903*/        OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*8905*/        OPC_EmitConvertToTarget, 1,
/*8907*/        OPC_EmitInteger, MVT::i32, 14, 
/*8910*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8913*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8916*/        OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2ORNri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (or:i32 rGPR:i32:$lhs, (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$rhs)) - Complexity = 15
                // Dst: (t2ORNri:i32 rGPR:i32:$lhs, (imm:i32):$rhs)
/*8928*/      0, /*End of Scope*/
/*8929*/    /*Scope*/ 113, /*->9043*/
/*8930*/      OPC_MoveChild, 0,
/*8932*/      OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*8935*/      OPC_Scope, 52, /*->8989*/ // 2 children in Scope
/*8937*/        OPC_RecordChild0, // #0 = $rhs
/*8938*/        OPC_MoveChild, 0,
/*8940*/        OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*8943*/        OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*8945*/        OPC_MoveParent,
/*8946*/        OPC_MoveChild, 1,
/*8948*/        OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8959*/        OPC_MoveParent,
/*8960*/        OPC_MoveParent,
/*8961*/        OPC_RecordChild1, // #1 = $lhs
/*8962*/        OPC_CheckType, MVT::i32,
/*8964*/        OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*8966*/        OPC_EmitConvertToTarget, 0,
/*8968*/        OPC_EmitInteger, MVT::i32, 14, 
/*8971*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8974*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8977*/        OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2ORNri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (or:i32 (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$rhs, -1:i32), rGPR:i32:$lhs) - Complexity = 15
                // Dst: (t2ORNri:i32 rGPR:i32:$lhs, (imm:i32):$rhs)
/*8989*/      /*Scope*/ 52, /*->9042*/
/*8990*/        OPC_MoveChild, 0,
/*8992*/        OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9003*/        OPC_MoveParent,
/*9004*/        OPC_RecordChild1, // #0 = $rhs
/*9005*/        OPC_MoveChild, 1,
/*9007*/        OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*9010*/        OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*9012*/        OPC_MoveParent,
/*9013*/        OPC_MoveParent,
/*9014*/        OPC_RecordChild1, // #1 = $lhs
/*9015*/        OPC_CheckType, MVT::i32,
/*9017*/        OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*9019*/        OPC_EmitConvertToTarget, 0,
/*9021*/        OPC_EmitInteger, MVT::i32, 14, 
/*9024*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9027*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9030*/        OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2ORNri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (or:i32 (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$rhs), rGPR:i32:$lhs) - Complexity = 15
                // Dst: (t2ORNri:i32 rGPR:i32:$lhs, (imm:i32):$rhs)
/*9042*/      0, /*End of Scope*/
/*9043*/    /*Scope*/ 110, /*->9154*/
/*9044*/      OPC_RecordChild0, // #0 = $lhs
/*9045*/      OPC_Scope, 59, /*->9106*/ // 2 children in Scope
/*9047*/        OPC_RecordChild1, // #1 = $rhs
/*9048*/        OPC_CheckType, MVT::i32,
/*9050*/        OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*9052*/        OPC_Scope, 25, /*->9079*/ // 2 children in Scope
/*9054*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectT2ShifterOperandReg:$rhs #2 #3
/*9057*/          OPC_EmitInteger, MVT::i32, 14, 
/*9060*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9063*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9066*/          OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2ORRrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (or:i32 rGPR:i32:$lhs, t2_so_reg:i32:$rhs) - Complexity = 12
                  // Dst: (t2ORRrs:i32 rGPR:i32:$lhs, t2_so_reg:i32:$rhs)
/*9079*/        /*Scope*/ 25, /*->9105*/
/*9080*/          OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectT2ShifterOperandReg:$rhs #2 #3
/*9083*/          OPC_EmitInteger, MVT::i32, 14, 
/*9086*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9089*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9092*/          OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2ORRrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (or:i32 t2_so_reg:i32:$rhs, rGPR:i32:$lhs) - Complexity = 12
                  // Dst: (t2ORRrs:i32 rGPR:i32:$lhs, t2_so_reg:i32:$rhs)
/*9105*/        0, /*End of Scope*/
/*9106*/      /*Scope*/ 46, /*->9153*/
/*9107*/        OPC_MoveChild, 1,
/*9109*/        OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*9112*/        OPC_RecordChild0, // #1 = $rhs
/*9113*/        OPC_MoveChild, 1,
/*9115*/        OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9126*/        OPC_MoveParent,
/*9127*/        OPC_MoveParent,
/*9128*/        OPC_CheckType, MVT::i32,
/*9130*/        OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*9132*/        OPC_EmitInteger, MVT::i32, 14, 
/*9135*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9138*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9141*/        OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2ORNrr), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (or:i32 rGPR:i32:$lhs, (xor:i32 rGPR:i32:$rhs, -1:i32)) - Complexity = 11
                // Dst: (t2ORNrr:i32 rGPR:i32:$lhs, rGPR:i32:$rhs)
/*9153*/      0, /*End of Scope*/
/*9154*/    /*Scope*/ 77|128,13/*1741*/, /*->10897*/
/*9156*/      OPC_MoveChild, 0,
/*9158*/      OPC_SwitchOpcode /*2 cases */, 42,  TARGET_OPCODE(ISD::XOR),// ->9204
/*9162*/        OPC_RecordChild0, // #0 = $rhs
/*9163*/        OPC_MoveChild, 1,
/*9165*/        OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9176*/        OPC_MoveParent,
/*9177*/        OPC_MoveParent,
/*9178*/        OPC_RecordChild1, // #1 = $lhs
/*9179*/        OPC_CheckType, MVT::i32,
/*9181*/        OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*9183*/        OPC_EmitInteger, MVT::i32, 14, 
/*9186*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9189*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9192*/        OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2ORNrr), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (or:i32 (xor:i32 rGPR:i32:$rhs, -1:i32), rGPR:i32:$lhs) - Complexity = 11
                // Dst: (t2ORNrr:i32 rGPR:i32:$lhs, rGPR:i32:$rhs)
              /*SwitchOpcode*/ 24|128,13/*1688*/,  TARGET_OPCODE(ISD::AND),// ->10896
/*9208*/        OPC_Scope, 46|128,5/*686*/, /*->9897*/ // 4 children in Scope
/*9211*/          OPC_RecordChild0, // #0 = $src2
/*9212*/          OPC_Scope, 102|128,3/*486*/, /*->9701*/ // 2 children in Scope
/*9215*/            OPC_RecordChild1, // #1 = $src1
/*9216*/            OPC_MoveParent,
/*9217*/            OPC_MoveChild, 1,
/*9219*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::AND),
/*9222*/            OPC_Scope, 12|128,1/*140*/, /*->9365*/ // 4 children in Scope
/*9225*/              OPC_RecordChild0, // #2 = $src3
/*9226*/              OPC_MoveChild, 1,
/*9228*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*9231*/              OPC_MoveChild, 0,
/*9233*/              OPC_Scope, 79, /*->9314*/ // 2 children in Scope
/*9235*/                OPC_CheckSame, 1,
/*9237*/                OPC_MoveParent,
/*9238*/                OPC_MoveChild, 1,
/*9240*/                OPC_CheckOpcode, TARGET_OPCODE(ISD::BIT_CONVERT),
/*9243*/                OPC_MoveChild, 0,
/*9245*/                OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VMOVIMM),
/*9248*/                OPC_MoveChild, 0,
/*9250*/                OPC_CheckOpcode, TARGET_OPCODE(ISD::TargetConstant),
/*9253*/                OPC_MoveParent,
/*9254*/                OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*9256*/                OPC_SwitchType /*2 cases */, 26,  MVT::v8i8,// ->9285
/*9259*/                  OPC_MoveParent,
/*9260*/                  OPC_MoveParent,
/*9261*/                  OPC_MoveParent,
/*9262*/                  OPC_MoveParent,
/*9263*/                  OPC_CheckType, MVT::v2i32,
/*9265*/                  OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9267*/                  OPC_EmitInteger, MVT::i32, 14, 
/*9270*/                  OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9273*/                  OPC_MorphNodeTo, TARGET_OPCODE(ARM::VBSLd), 0,
                              1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                          // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$src2, DPR:v2i32:$src1), (and:v2i32 DPR:v2i32:$src3, (xor:v2i32 DPR:v2i32:$src1, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                          // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$src2, DPR:v2i32:$src3)
                        /*SwitchType*/ 26,  MVT::v16i8,// ->9313
/*9287*/                  OPC_MoveParent,
/*9288*/                  OPC_MoveParent,
/*9289*/                  OPC_MoveParent,
/*9290*/                  OPC_MoveParent,
/*9291*/                  OPC_CheckType, MVT::v4i32,
/*9293*/                  OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9295*/                  OPC_EmitInteger, MVT::i32, 14, 
/*9298*/                  OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9301*/                  OPC_MorphNodeTo, TARGET_OPCODE(ARM::VBSLq), 0,
                              1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                          // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$src2, QPR:v4i32:$src1), (and:v4i32 QPR:v4i32:$src3, (xor:v4i32 QPR:v4i32:$src1, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                          // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, QPR:v4i32:$src3)
                        0, // EndSwitchType
/*9314*/              /*Scope*/ 49, /*->9364*/
/*9315*/                OPC_CheckOpcode, TARGET_OPCODE(ISD::BIT_CONVERT),
/*9318*/                OPC_MoveChild, 0,
/*9320*/                OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VMOVIMM),
/*9323*/                OPC_MoveChild, 0,
/*9325*/                OPC_CheckOpcode, TARGET_OPCODE(ISD::TargetConstant),
/*9328*/                OPC_MoveParent,
/*9329*/                OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*9331*/                OPC_CheckType, MVT::v8i8,
/*9333*/                OPC_MoveParent,
/*9334*/                OPC_MoveParent,
/*9335*/                OPC_MoveChild, 1,
/*9337*/                OPC_CheckSame, 1,
/*9339*/                OPC_MoveParent,
/*9340*/                OPC_MoveParent,
/*9341*/                OPC_MoveParent,
/*9342*/                OPC_CheckType, MVT::v2i32,
/*9344*/                OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9346*/                OPC_EmitInteger, MVT::i32, 14, 
/*9349*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9352*/                OPC_MorphNodeTo, TARGET_OPCODE(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$src2, DPR:v2i32:$src1), (and:v2i32 DPR:v2i32:$src3, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$src1))) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$src2, DPR:v2i32:$src3)
/*9364*/              0, /*End of Scope*/
/*9365*/            /*Scope*/ 111, /*->9477*/
/*9366*/              OPC_MoveChild, 0,
/*9368*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*9371*/              OPC_MoveChild, 0,
/*9373*/              OPC_Scope, 50, /*->9425*/ // 2 children in Scope
/*9375*/                OPC_CheckSame, 1,
/*9377*/                OPC_MoveParent,
/*9378*/                OPC_MoveChild, 1,
/*9380*/                OPC_CheckOpcode, TARGET_OPCODE(ISD::BIT_CONVERT),
/*9383*/                OPC_MoveChild, 0,
/*9385*/                OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VMOVIMM),
/*9388*/                OPC_MoveChild, 0,
/*9390*/                OPC_CheckOpcode, TARGET_OPCODE(ISD::TargetConstant),
/*9393*/                OPC_MoveParent,
/*9394*/                OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*9396*/                OPC_CheckType, MVT::v8i8,
/*9398*/                OPC_MoveParent,
/*9399*/                OPC_MoveParent,
/*9400*/                OPC_MoveParent,
/*9401*/                OPC_RecordChild1, // #2 = $src3
/*9402*/                OPC_MoveParent,
/*9403*/                OPC_CheckType, MVT::v2i32,
/*9405*/                OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9407*/                OPC_EmitInteger, MVT::i32, 14, 
/*9410*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9413*/                OPC_MorphNodeTo, TARGET_OPCODE(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$src2, DPR:v2i32:$src1), (and:v2i32 (xor:v2i32 DPR:v2i32:$src1, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$src3)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$src2, DPR:v2i32:$src3)
/*9425*/              /*Scope*/ 50, /*->9476*/
/*9426*/                OPC_CheckOpcode, TARGET_OPCODE(ISD::BIT_CONVERT),
/*9429*/                OPC_MoveChild, 0,
/*9431*/                OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VMOVIMM),
/*9434*/                OPC_MoveChild, 0,
/*9436*/                OPC_CheckOpcode, TARGET_OPCODE(ISD::TargetConstant),
/*9439*/                OPC_MoveParent,
/*9440*/                OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*9442*/                OPC_CheckType, MVT::v8i8,
/*9444*/                OPC_MoveParent,
/*9445*/                OPC_MoveParent,
/*9446*/                OPC_MoveChild, 1,
/*9448*/                OPC_CheckSame, 1,
/*9450*/                OPC_MoveParent,
/*9451*/                OPC_MoveParent,
/*9452*/                OPC_RecordChild1, // #2 = $src3
/*9453*/                OPC_MoveParent,
/*9454*/                OPC_CheckType, MVT::v2i32,
/*9456*/                OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9458*/                OPC_EmitInteger, MVT::i32, 14, 
/*9461*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9464*/                OPC_MorphNodeTo, TARGET_OPCODE(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$src2, DPR:v2i32:$src1), (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$src1), DPR:v2i32:$src3)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$src2, DPR:v2i32:$src3)
/*9476*/              0, /*End of Scope*/
/*9477*/            /*Scope*/ 110, /*->9588*/
/*9478*/              OPC_RecordChild0, // #2 = $src3
/*9479*/              OPC_MoveChild, 1,
/*9481*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*9484*/              OPC_MoveChild, 0,
/*9486*/              OPC_Scope, 49, /*->9537*/ // 2 children in Scope
/*9488*/                OPC_CheckSame, 0,
/*9490*/                OPC_MoveParent,
/*9491*/                OPC_MoveChild, 1,
/*9493*/                OPC_CheckOpcode, TARGET_OPCODE(ISD::BIT_CONVERT),
/*9496*/                OPC_MoveChild, 0,
/*9498*/                OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VMOVIMM),
/*9501*/                OPC_MoveChild, 0,
/*9503*/                OPC_CheckOpcode, TARGET_OPCODE(ISD::TargetConstant),
/*9506*/                OPC_MoveParent,
/*9507*/                OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*9509*/                OPC_CheckType, MVT::v8i8,
/*9511*/                OPC_MoveParent,
/*9512*/                OPC_MoveParent,
/*9513*/                OPC_MoveParent,
/*9514*/                OPC_MoveParent,
/*9515*/                OPC_CheckType, MVT::v2i32,
/*9517*/                OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9519*/                OPC_EmitInteger, MVT::i32, 14, 
/*9522*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9525*/                OPC_MorphNodeTo, TARGET_OPCODE(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$src1, DPR:v2i32:$src2), (and:v2i32 DPR:v2i32:$src3, (xor:v2i32 DPR:v2i32:$src1, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$src2, DPR:v2i32:$src3)
/*9537*/              /*Scope*/ 49, /*->9587*/
/*9538*/                OPC_CheckOpcode, TARGET_OPCODE(ISD::BIT_CONVERT),
/*9541*/                OPC_MoveChild, 0,
/*9543*/                OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VMOVIMM),
/*9546*/                OPC_MoveChild, 0,
/*9548*/                OPC_CheckOpcode, TARGET_OPCODE(ISD::TargetConstant),
/*9551*/                OPC_MoveParent,
/*9552*/                OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*9554*/                OPC_CheckType, MVT::v8i8,
/*9556*/                OPC_MoveParent,
/*9557*/                OPC_MoveParent,
/*9558*/                OPC_MoveChild, 1,
/*9560*/                OPC_CheckSame, 0,
/*9562*/                OPC_MoveParent,
/*9563*/                OPC_MoveParent,
/*9564*/                OPC_MoveParent,
/*9565*/                OPC_CheckType, MVT::v2i32,
/*9567*/                OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9569*/                OPC_EmitInteger, MVT::i32, 14, 
/*9572*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9575*/                OPC_MorphNodeTo, TARGET_OPCODE(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$src1, DPR:v2i32:$src2), (and:v2i32 DPR:v2i32:$src3, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$src1))) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$src2, DPR:v2i32:$src3)
/*9587*/              0, /*End of Scope*/
/*9588*/            /*Scope*/ 111, /*->9700*/
/*9589*/              OPC_MoveChild, 0,
/*9591*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*9594*/              OPC_MoveChild, 0,
/*9596*/              OPC_Scope, 50, /*->9648*/ // 2 children in Scope
/*9598*/                OPC_CheckSame, 0,
/*9600*/                OPC_MoveParent,
/*9601*/                OPC_MoveChild, 1,
/*9603*/                OPC_CheckOpcode, TARGET_OPCODE(ISD::BIT_CONVERT),
/*9606*/                OPC_MoveChild, 0,
/*9608*/                OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VMOVIMM),
/*9611*/                OPC_MoveChild, 0,
/*9613*/                OPC_CheckOpcode, TARGET_OPCODE(ISD::TargetConstant),
/*9616*/                OPC_MoveParent,
/*9617*/                OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*9619*/                OPC_CheckType, MVT::v8i8,
/*9621*/                OPC_MoveParent,
/*9622*/                OPC_MoveParent,
/*9623*/                OPC_MoveParent,
/*9624*/                OPC_RecordChild1, // #2 = $src3
/*9625*/                OPC_MoveParent,
/*9626*/                OPC_CheckType, MVT::v2i32,
/*9628*/                OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9630*/                OPC_EmitInteger, MVT::i32, 14, 
/*9633*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9636*/                OPC_MorphNodeTo, TARGET_OPCODE(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$src1, DPR:v2i32:$src2), (and:v2i32 (xor:v2i32 DPR:v2i32:$src1, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$src3)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$src2, DPR:v2i32:$src3)
/*9648*/              /*Scope*/ 50, /*->9699*/
/*9649*/                OPC_CheckOpcode, TARGET_OPCODE(ISD::BIT_CONVERT),
/*9652*/                OPC_MoveChild, 0,
/*9654*/                OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VMOVIMM),
/*9657*/                OPC_MoveChild, 0,
/*9659*/                OPC_CheckOpcode, TARGET_OPCODE(ISD::TargetConstant),
/*9662*/                OPC_MoveParent,
/*9663*/                OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*9665*/                OPC_CheckType, MVT::v8i8,
/*9667*/                OPC_MoveParent,
/*9668*/                OPC_MoveParent,
/*9669*/                OPC_MoveChild, 1,
/*9671*/                OPC_CheckSame, 0,
/*9673*/                OPC_MoveParent,
/*9674*/                OPC_MoveParent,
/*9675*/                OPC_RecordChild1, // #2 = $src3
/*9676*/                OPC_MoveParent,
/*9677*/                OPC_CheckType, MVT::v2i32,
/*9679*/                OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9681*/                OPC_EmitInteger, MVT::i32, 14, 
/*9684*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9687*/                OPC_MorphNodeTo, TARGET_OPCODE(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$src1, DPR:v2i32:$src2), (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$src1), DPR:v2i32:$src3)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$src2, DPR:v2i32:$src3)
/*9699*/              0, /*End of Scope*/
/*9700*/            0, /*End of Scope*/
/*9701*/          /*Scope*/ 65|128,1/*193*/, /*->9896*/
/*9703*/            OPC_MoveChild, 1,
/*9705*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*9708*/            OPC_Scope, 92, /*->9802*/ // 2 children in Scope
/*9710*/              OPC_RecordChild0, // #1 = $src1
/*9711*/              OPC_MoveChild, 1,
/*9713*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::BIT_CONVERT),
/*9716*/              OPC_MoveChild, 0,
/*9718*/              OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VMOVIMM),
/*9721*/              OPC_MoveChild, 0,
/*9723*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::TargetConstant),
/*9726*/              OPC_MoveParent,
/*9727*/              OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*9729*/              OPC_CheckType, MVT::v8i8,
/*9731*/              OPC_MoveParent,
/*9732*/              OPC_MoveParent,
/*9733*/              OPC_MoveParent,
/*9734*/              OPC_MoveParent,
/*9735*/              OPC_MoveChild, 1,
/*9737*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::AND),
/*9740*/              OPC_Scope, 29, /*->9771*/ // 2 children in Scope
/*9742*/                OPC_RecordChild0, // #2 = $src2
/*9743*/                OPC_MoveChild, 1,
/*9745*/                OPC_CheckSame, 1,
/*9747*/                OPC_MoveParent,
/*9748*/                OPC_MoveParent,
/*9749*/                OPC_CheckType, MVT::v2i32,
/*9751*/                OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9753*/                OPC_EmitInteger, MVT::i32, 14, 
/*9756*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9759*/                OPC_MorphNodeTo, TARGET_OPCODE(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$src3, (xor:v2i32 DPR:v2i32:$src1, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v2i32 DPR:v2i32:$src2, DPR:v2i32:$src1)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$src2, DPR:v2i32:$src3)
/*9771*/              /*Scope*/ 29, /*->9801*/
/*9772*/                OPC_MoveChild, 0,
/*9774*/                OPC_CheckSame, 1,
/*9776*/                OPC_MoveParent,
/*9777*/                OPC_RecordChild1, // #2 = $src2
/*9778*/                OPC_MoveParent,
/*9779*/                OPC_CheckType, MVT::v2i32,
/*9781*/                OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9783*/                OPC_EmitInteger, MVT::i32, 14, 
/*9786*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9789*/                OPC_MorphNodeTo, TARGET_OPCODE(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$src3, (xor:v2i32 DPR:v2i32:$src1, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v2i32 DPR:v2i32:$src1, DPR:v2i32:$src2)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$src2, DPR:v2i32:$src3)
/*9801*/              0, /*End of Scope*/
/*9802*/            /*Scope*/ 92, /*->9895*/
/*9803*/              OPC_MoveChild, 0,
/*9805*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::BIT_CONVERT),
/*9808*/              OPC_MoveChild, 0,
/*9810*/              OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VMOVIMM),
/*9813*/              OPC_MoveChild, 0,
/*9815*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::TargetConstant),
/*9818*/              OPC_MoveParent,
/*9819*/              OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*9821*/              OPC_CheckType, MVT::v8i8,
/*9823*/              OPC_MoveParent,
/*9824*/              OPC_MoveParent,
/*9825*/              OPC_RecordChild1, // #1 = $src1
/*9826*/              OPC_MoveParent,
/*9827*/              OPC_MoveParent,
/*9828*/              OPC_MoveChild, 1,
/*9830*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::AND),
/*9833*/              OPC_Scope, 29, /*->9864*/ // 2 children in Scope
/*9835*/                OPC_RecordChild0, // #2 = $src2
/*9836*/                OPC_MoveChild, 1,
/*9838*/                OPC_CheckSame, 1,
/*9840*/                OPC_MoveParent,
/*9841*/                OPC_MoveParent,
/*9842*/                OPC_CheckType, MVT::v2i32,
/*9844*/                OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9846*/                OPC_EmitInteger, MVT::i32, 14, 
/*9849*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9852*/                OPC_MorphNodeTo, TARGET_OPCODE(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$src3, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$src1)), (and:v2i32 DPR:v2i32:$src2, DPR:v2i32:$src1)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$src2, DPR:v2i32:$src3)
/*9864*/              /*Scope*/ 29, /*->9894*/
/*9865*/                OPC_MoveChild, 0,
/*9867*/                OPC_CheckSame, 1,
/*9869*/                OPC_MoveParent,
/*9870*/                OPC_RecordChild1, // #2 = $src2
/*9871*/                OPC_MoveParent,
/*9872*/                OPC_CheckType, MVT::v2i32,
/*9874*/                OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9876*/                OPC_EmitInteger, MVT::i32, 14, 
/*9879*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9882*/                OPC_MorphNodeTo, TARGET_OPCODE(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$src3, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$src1)), (and:v2i32 DPR:v2i32:$src1, DPR:v2i32:$src2)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$src2, DPR:v2i32:$src3)
/*9894*/              0, /*End of Scope*/
/*9895*/            0, /*End of Scope*/
/*9896*/          0, /*End of Scope*/
/*9897*/        /*Scope*/ 67|128,1/*195*/, /*->10094*/
/*9899*/          OPC_MoveChild, 0,
/*9901*/          OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*9904*/          OPC_Scope, 93, /*->9999*/ // 2 children in Scope
/*9906*/            OPC_RecordChild0, // #0 = $src1
/*9907*/            OPC_MoveChild, 1,
/*9909*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::BIT_CONVERT),
/*9912*/            OPC_MoveChild, 0,
/*9914*/            OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VMOVIMM),
/*9917*/            OPC_MoveChild, 0,
/*9919*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::TargetConstant),
/*9922*/            OPC_MoveParent,
/*9923*/            OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*9925*/            OPC_CheckType, MVT::v8i8,
/*9927*/            OPC_MoveParent,
/*9928*/            OPC_MoveParent,
/*9929*/            OPC_MoveParent,
/*9930*/            OPC_RecordChild1, // #1 = $src3
/*9931*/            OPC_MoveParent,
/*9932*/            OPC_MoveChild, 1,
/*9934*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::AND),
/*9937*/            OPC_Scope, 29, /*->9968*/ // 2 children in Scope
/*9939*/              OPC_RecordChild0, // #2 = $src2
/*9940*/              OPC_MoveChild, 1,
/*9942*/              OPC_CheckSame, 0,
/*9944*/              OPC_MoveParent,
/*9945*/              OPC_MoveParent,
/*9946*/              OPC_CheckType, MVT::v2i32,
/*9948*/              OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9950*/              OPC_EmitInteger, MVT::i32, 14, 
/*9953*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9956*/              OPC_MorphNodeTo, TARGET_OPCODE(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 (xor:v2i32 DPR:v2i32:$src1, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$src3), (and:v2i32 DPR:v2i32:$src2, DPR:v2i32:$src1)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$src2, DPR:v2i32:$src3)
/*9968*/            /*Scope*/ 29, /*->9998*/
/*9969*/              OPC_MoveChild, 0,
/*9971*/              OPC_CheckSame, 0,
/*9973*/              OPC_MoveParent,
/*9974*/              OPC_RecordChild1, // #2 = $src2
/*9975*/              OPC_MoveParent,
/*9976*/              OPC_CheckType, MVT::v2i32,
/*9978*/              OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9980*/              OPC_EmitInteger, MVT::i32, 14, 
/*9983*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9986*/              OPC_MorphNodeTo, TARGET_OPCODE(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 (xor:v2i32 DPR:v2i32:$src1, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$src3), (and:v2i32 DPR:v2i32:$src1, DPR:v2i32:$src2)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$src2, DPR:v2i32:$src3)
/*9998*/            0, /*End of Scope*/
/*9999*/          /*Scope*/ 93, /*->10093*/
/*10000*/           OPC_MoveChild, 0,
/*10002*/           OPC_CheckOpcode, TARGET_OPCODE(ISD::BIT_CONVERT),
/*10005*/           OPC_MoveChild, 0,
/*10007*/           OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VMOVIMM),
/*10010*/           OPC_MoveChild, 0,
/*10012*/           OPC_CheckOpcode, TARGET_OPCODE(ISD::TargetConstant),
/*10015*/           OPC_MoveParent,
/*10016*/           OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*10018*/           OPC_CheckType, MVT::v8i8,
/*10020*/           OPC_MoveParent,
/*10021*/           OPC_MoveParent,
/*10022*/           OPC_RecordChild1, // #0 = $src1
/*10023*/           OPC_MoveParent,
/*10024*/           OPC_RecordChild1, // #1 = $src3
/*10025*/           OPC_MoveParent,
/*10026*/           OPC_MoveChild, 1,
/*10028*/           OPC_CheckOpcode, TARGET_OPCODE(ISD::AND),
/*10031*/           OPC_Scope, 29, /*->10062*/ // 2 children in Scope
/*10033*/             OPC_RecordChild0, // #2 = $src2
/*10034*/             OPC_MoveChild, 1,
/*10036*/             OPC_CheckSame, 0,
/*10038*/             OPC_MoveParent,
/*10039*/             OPC_MoveParent,
/*10040*/             OPC_CheckType, MVT::v2i32,
/*10042*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10044*/             OPC_EmitInteger, MVT::i32, 14, 
/*10047*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10050*/             OPC_MorphNodeTo, TARGET_OPCODE(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$src1), DPR:v2i32:$src3), (and:v2i32 DPR:v2i32:$src2, DPR:v2i32:$src1)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$src2, DPR:v2i32:$src3)
/*10062*/           /*Scope*/ 29, /*->10092*/
/*10063*/             OPC_MoveChild, 0,
/*10065*/             OPC_CheckSame, 0,
/*10067*/             OPC_MoveParent,
/*10068*/             OPC_RecordChild1, // #2 = $src2
/*10069*/             OPC_MoveParent,
/*10070*/             OPC_CheckType, MVT::v2i32,
/*10072*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10074*/             OPC_EmitInteger, MVT::i32, 14, 
/*10077*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10080*/             OPC_MorphNodeTo, TARGET_OPCODE(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$src1), DPR:v2i32:$src3), (and:v2i32 DPR:v2i32:$src1, DPR:v2i32:$src2)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$src2, DPR:v2i32:$src3)
/*10092*/           0, /*End of Scope*/
/*10093*/         0, /*End of Scope*/
/*10094*/       /*Scope*/ 90|128,4/*602*/, /*->10698*/
/*10096*/         OPC_RecordChild0, // #0 = $src2
/*10097*/         OPC_Scope, 18|128,3/*402*/, /*->10502*/ // 2 children in Scope
/*10100*/           OPC_RecordChild1, // #1 = $src1
/*10101*/           OPC_MoveParent,
/*10102*/           OPC_MoveChild, 1,
/*10104*/           OPC_CheckOpcode, TARGET_OPCODE(ISD::AND),
/*10107*/           OPC_Scope, 57, /*->10166*/ // 4 children in Scope
/*10109*/             OPC_RecordChild0, // #2 = $src3
/*10110*/             OPC_MoveChild, 1,
/*10112*/             OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*10115*/             OPC_MoveChild, 0,
/*10117*/             OPC_CheckOpcode, TARGET_OPCODE(ISD::BIT_CONVERT),
/*10120*/             OPC_MoveChild, 0,
/*10122*/             OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VMOVIMM),
/*10125*/             OPC_MoveChild, 0,
/*10127*/             OPC_CheckOpcode, TARGET_OPCODE(ISD::TargetConstant),
/*10130*/             OPC_MoveParent,
/*10131*/             OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*10133*/             OPC_CheckType, MVT::v16i8,
/*10135*/             OPC_MoveParent,
/*10136*/             OPC_MoveParent,
/*10137*/             OPC_MoveChild, 1,
/*10139*/             OPC_CheckSame, 1,
/*10141*/             OPC_MoveParent,
/*10142*/             OPC_MoveParent,
/*10143*/             OPC_MoveParent,
/*10144*/             OPC_CheckType, MVT::v4i32,
/*10146*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10148*/             OPC_EmitInteger, MVT::i32, 14, 
/*10151*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10154*/             OPC_MorphNodeTo, TARGET_OPCODE(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$src2, QPR:v4i32:$src1), (and:v4i32 QPR:v4i32:$src3, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$src1))) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, QPR:v4i32:$src3)
/*10166*/           /*Scope*/ 111, /*->10278*/
/*10167*/             OPC_MoveChild, 0,
/*10169*/             OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*10172*/             OPC_MoveChild, 0,
/*10174*/             OPC_Scope, 50, /*->10226*/ // 2 children in Scope
/*10176*/               OPC_CheckSame, 1,
/*10178*/               OPC_MoveParent,
/*10179*/               OPC_MoveChild, 1,
/*10181*/               OPC_CheckOpcode, TARGET_OPCODE(ISD::BIT_CONVERT),
/*10184*/               OPC_MoveChild, 0,
/*10186*/               OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VMOVIMM),
/*10189*/               OPC_MoveChild, 0,
/*10191*/               OPC_CheckOpcode, TARGET_OPCODE(ISD::TargetConstant),
/*10194*/               OPC_MoveParent,
/*10195*/               OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*10197*/               OPC_CheckType, MVT::v16i8,
/*10199*/               OPC_MoveParent,
/*10200*/               OPC_MoveParent,
/*10201*/               OPC_MoveParent,
/*10202*/               OPC_RecordChild1, // #2 = $src3
/*10203*/               OPC_MoveParent,
/*10204*/               OPC_CheckType, MVT::v4i32,
/*10206*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10208*/               OPC_EmitInteger, MVT::i32, 14, 
/*10211*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10214*/               OPC_MorphNodeTo, TARGET_OPCODE(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$src2, QPR:v4i32:$src1), (and:v4i32 (xor:v4i32 QPR:v4i32:$src1, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$src3)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, QPR:v4i32:$src3)
/*10226*/             /*Scope*/ 50, /*->10277*/
/*10227*/               OPC_CheckOpcode, TARGET_OPCODE(ISD::BIT_CONVERT),
/*10230*/               OPC_MoveChild, 0,
/*10232*/               OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VMOVIMM),
/*10235*/               OPC_MoveChild, 0,
/*10237*/               OPC_CheckOpcode, TARGET_OPCODE(ISD::TargetConstant),
/*10240*/               OPC_MoveParent,
/*10241*/               OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*10243*/               OPC_CheckType, MVT::v16i8,
/*10245*/               OPC_MoveParent,
/*10246*/               OPC_MoveParent,
/*10247*/               OPC_MoveChild, 1,
/*10249*/               OPC_CheckSame, 1,
/*10251*/               OPC_MoveParent,
/*10252*/               OPC_MoveParent,
/*10253*/               OPC_RecordChild1, // #2 = $src3
/*10254*/               OPC_MoveParent,
/*10255*/               OPC_CheckType, MVT::v4i32,
/*10257*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10259*/               OPC_EmitInteger, MVT::i32, 14, 
/*10262*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10265*/               OPC_MorphNodeTo, TARGET_OPCODE(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$src2, QPR:v4i32:$src1), (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$src1), QPR:v4i32:$src3)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, QPR:v4i32:$src3)
/*10277*/             0, /*End of Scope*/
/*10278*/           /*Scope*/ 110, /*->10389*/
/*10279*/             OPC_RecordChild0, // #2 = $src3
/*10280*/             OPC_MoveChild, 1,
/*10282*/             OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*10285*/             OPC_MoveChild, 0,
/*10287*/             OPC_Scope, 49, /*->10338*/ // 2 children in Scope
/*10289*/               OPC_CheckSame, 0,
/*10291*/               OPC_MoveParent,
/*10292*/               OPC_MoveChild, 1,
/*10294*/               OPC_CheckOpcode, TARGET_OPCODE(ISD::BIT_CONVERT),
/*10297*/               OPC_MoveChild, 0,
/*10299*/               OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VMOVIMM),
/*10302*/               OPC_MoveChild, 0,
/*10304*/               OPC_CheckOpcode, TARGET_OPCODE(ISD::TargetConstant),
/*10307*/               OPC_MoveParent,
/*10308*/               OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*10310*/               OPC_CheckType, MVT::v16i8,
/*10312*/               OPC_MoveParent,
/*10313*/               OPC_MoveParent,
/*10314*/               OPC_MoveParent,
/*10315*/               OPC_MoveParent,
/*10316*/               OPC_CheckType, MVT::v4i32,
/*10318*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10320*/               OPC_EmitInteger, MVT::i32, 14, 
/*10323*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10326*/               OPC_MorphNodeTo, TARGET_OPCODE(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2), (and:v4i32 QPR:v4i32:$src3, (xor:v4i32 QPR:v4i32:$src1, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, QPR:v4i32:$src3)
/*10338*/             /*Scope*/ 49, /*->10388*/
/*10339*/               OPC_CheckOpcode, TARGET_OPCODE(ISD::BIT_CONVERT),
/*10342*/               OPC_MoveChild, 0,
/*10344*/               OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VMOVIMM),
/*10347*/               OPC_MoveChild, 0,
/*10349*/               OPC_CheckOpcode, TARGET_OPCODE(ISD::TargetConstant),
/*10352*/               OPC_MoveParent,
/*10353*/               OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*10355*/               OPC_CheckType, MVT::v16i8,
/*10357*/               OPC_MoveParent,
/*10358*/               OPC_MoveParent,
/*10359*/               OPC_MoveChild, 1,
/*10361*/               OPC_CheckSame, 0,
/*10363*/               OPC_MoveParent,
/*10364*/               OPC_MoveParent,
/*10365*/               OPC_MoveParent,
/*10366*/               OPC_CheckType, MVT::v4i32,
/*10368*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10370*/               OPC_EmitInteger, MVT::i32, 14, 
/*10373*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10376*/               OPC_MorphNodeTo, TARGET_OPCODE(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2), (and:v4i32 QPR:v4i32:$src3, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$src1))) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, QPR:v4i32:$src3)
/*10388*/             0, /*End of Scope*/
/*10389*/           /*Scope*/ 111, /*->10501*/
/*10390*/             OPC_MoveChild, 0,
/*10392*/             OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*10395*/             OPC_MoveChild, 0,
/*10397*/             OPC_Scope, 50, /*->10449*/ // 2 children in Scope
/*10399*/               OPC_CheckSame, 0,
/*10401*/               OPC_MoveParent,
/*10402*/               OPC_MoveChild, 1,
/*10404*/               OPC_CheckOpcode, TARGET_OPCODE(ISD::BIT_CONVERT),
/*10407*/               OPC_MoveChild, 0,
/*10409*/               OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VMOVIMM),
/*10412*/               OPC_MoveChild, 0,
/*10414*/               OPC_CheckOpcode, TARGET_OPCODE(ISD::TargetConstant),
/*10417*/               OPC_MoveParent,
/*10418*/               OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*10420*/               OPC_CheckType, MVT::v16i8,
/*10422*/               OPC_MoveParent,
/*10423*/               OPC_MoveParent,
/*10424*/               OPC_MoveParent,
/*10425*/               OPC_RecordChild1, // #2 = $src3
/*10426*/               OPC_MoveParent,
/*10427*/               OPC_CheckType, MVT::v4i32,
/*10429*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10431*/               OPC_EmitInteger, MVT::i32, 14, 
/*10434*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10437*/               OPC_MorphNodeTo, TARGET_OPCODE(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2), (and:v4i32 (xor:v4i32 QPR:v4i32:$src1, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$src3)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, QPR:v4i32:$src3)
/*10449*/             /*Scope*/ 50, /*->10500*/
/*10450*/               OPC_CheckOpcode, TARGET_OPCODE(ISD::BIT_CONVERT),
/*10453*/               OPC_MoveChild, 0,
/*10455*/               OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VMOVIMM),
/*10458*/               OPC_MoveChild, 0,
/*10460*/               OPC_CheckOpcode, TARGET_OPCODE(ISD::TargetConstant),
/*10463*/               OPC_MoveParent,
/*10464*/               OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*10466*/               OPC_CheckType, MVT::v16i8,
/*10468*/               OPC_MoveParent,
/*10469*/               OPC_MoveParent,
/*10470*/               OPC_MoveChild, 1,
/*10472*/               OPC_CheckSame, 0,
/*10474*/               OPC_MoveParent,
/*10475*/               OPC_MoveParent,
/*10476*/               OPC_RecordChild1, // #2 = $src3
/*10477*/               OPC_MoveParent,
/*10478*/               OPC_CheckType, MVT::v4i32,
/*10480*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10482*/               OPC_EmitInteger, MVT::i32, 14, 
/*10485*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10488*/               OPC_MorphNodeTo, TARGET_OPCODE(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2), (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$src1), QPR:v4i32:$src3)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, QPR:v4i32:$src3)
/*10500*/             0, /*End of Scope*/
/*10501*/           0, /*End of Scope*/
/*10502*/         /*Scope*/ 65|128,1/*193*/, /*->10697*/
/*10504*/           OPC_MoveChild, 1,
/*10506*/           OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*10509*/           OPC_Scope, 92, /*->10603*/ // 2 children in Scope
/*10511*/             OPC_RecordChild0, // #1 = $src1
/*10512*/             OPC_MoveChild, 1,
/*10514*/             OPC_CheckOpcode, TARGET_OPCODE(ISD::BIT_CONVERT),
/*10517*/             OPC_MoveChild, 0,
/*10519*/             OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VMOVIMM),
/*10522*/             OPC_MoveChild, 0,
/*10524*/             OPC_CheckOpcode, TARGET_OPCODE(ISD::TargetConstant),
/*10527*/             OPC_MoveParent,
/*10528*/             OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*10530*/             OPC_CheckType, MVT::v16i8,
/*10532*/             OPC_MoveParent,
/*10533*/             OPC_MoveParent,
/*10534*/             OPC_MoveParent,
/*10535*/             OPC_MoveParent,
/*10536*/             OPC_MoveChild, 1,
/*10538*/             OPC_CheckOpcode, TARGET_OPCODE(ISD::AND),
/*10541*/             OPC_Scope, 29, /*->10572*/ // 2 children in Scope
/*10543*/               OPC_RecordChild0, // #2 = $src2
/*10544*/               OPC_MoveChild, 1,
/*10546*/               OPC_CheckSame, 1,
/*10548*/               OPC_MoveParent,
/*10549*/               OPC_MoveParent,
/*10550*/               OPC_CheckType, MVT::v4i32,
/*10552*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10554*/               OPC_EmitInteger, MVT::i32, 14, 
/*10557*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10560*/               OPC_MorphNodeTo, TARGET_OPCODE(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$src3, (xor:v4i32 QPR:v4i32:$src1, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v4i32 QPR:v4i32:$src2, QPR:v4i32:$src1)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, QPR:v4i32:$src3)
/*10572*/             /*Scope*/ 29, /*->10602*/
/*10573*/               OPC_MoveChild, 0,
/*10575*/               OPC_CheckSame, 1,
/*10577*/               OPC_MoveParent,
/*10578*/               OPC_RecordChild1, // #2 = $src2
/*10579*/               OPC_MoveParent,
/*10580*/               OPC_CheckType, MVT::v4i32,
/*10582*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10584*/               OPC_EmitInteger, MVT::i32, 14, 
/*10587*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10590*/               OPC_MorphNodeTo, TARGET_OPCODE(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$src3, (xor:v4i32 QPR:v4i32:$src1, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, QPR:v4i32:$src3)
/*10602*/             0, /*End of Scope*/
/*10603*/           /*Scope*/ 92, /*->10696*/
/*10604*/             OPC_MoveChild, 0,
/*10606*/             OPC_CheckOpcode, TARGET_OPCODE(ISD::BIT_CONVERT),
/*10609*/             OPC_MoveChild, 0,
/*10611*/             OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VMOVIMM),
/*10614*/             OPC_MoveChild, 0,
/*10616*/             OPC_CheckOpcode, TARGET_OPCODE(ISD::TargetConstant),
/*10619*/             OPC_MoveParent,
/*10620*/             OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*10622*/             OPC_CheckType, MVT::v16i8,
/*10624*/             OPC_MoveParent,
/*10625*/             OPC_MoveParent,
/*10626*/             OPC_RecordChild1, // #1 = $src1
/*10627*/             OPC_MoveParent,
/*10628*/             OPC_MoveParent,
/*10629*/             OPC_MoveChild, 1,
/*10631*/             OPC_CheckOpcode, TARGET_OPCODE(ISD::AND),
/*10634*/             OPC_Scope, 29, /*->10665*/ // 2 children in Scope
/*10636*/               OPC_RecordChild0, // #2 = $src2
/*10637*/               OPC_MoveChild, 1,
/*10639*/               OPC_CheckSame, 1,
/*10641*/               OPC_MoveParent,
/*10642*/               OPC_MoveParent,
/*10643*/               OPC_CheckType, MVT::v4i32,
/*10645*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10647*/               OPC_EmitInteger, MVT::i32, 14, 
/*10650*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10653*/               OPC_MorphNodeTo, TARGET_OPCODE(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$src3, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$src1)), (and:v4i32 QPR:v4i32:$src2, QPR:v4i32:$src1)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, QPR:v4i32:$src3)
/*10665*/             /*Scope*/ 29, /*->10695*/
/*10666*/               OPC_MoveChild, 0,
/*10668*/               OPC_CheckSame, 1,
/*10670*/               OPC_MoveParent,
/*10671*/               OPC_RecordChild1, // #2 = $src2
/*10672*/               OPC_MoveParent,
/*10673*/               OPC_CheckType, MVT::v4i32,
/*10675*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10677*/               OPC_EmitInteger, MVT::i32, 14, 
/*10680*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10683*/               OPC_MorphNodeTo, TARGET_OPCODE(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$src3, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$src1)), (and:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, QPR:v4i32:$src3)
/*10695*/             0, /*End of Scope*/
/*10696*/           0, /*End of Scope*/
/*10697*/         0, /*End of Scope*/
/*10698*/       /*Scope*/ 67|128,1/*195*/, /*->10895*/
/*10700*/         OPC_MoveChild, 0,
/*10702*/         OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*10705*/         OPC_Scope, 93, /*->10800*/ // 2 children in Scope
/*10707*/           OPC_RecordChild0, // #0 = $src1
/*10708*/           OPC_MoveChild, 1,
/*10710*/           OPC_CheckOpcode, TARGET_OPCODE(ISD::BIT_CONVERT),
/*10713*/           OPC_MoveChild, 0,
/*10715*/           OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VMOVIMM),
/*10718*/           OPC_MoveChild, 0,
/*10720*/           OPC_CheckOpcode, TARGET_OPCODE(ISD::TargetConstant),
/*10723*/           OPC_MoveParent,
/*10724*/           OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*10726*/           OPC_CheckType, MVT::v16i8,
/*10728*/           OPC_MoveParent,
/*10729*/           OPC_MoveParent,
/*10730*/           OPC_MoveParent,
/*10731*/           OPC_RecordChild1, // #1 = $src3
/*10732*/           OPC_MoveParent,
/*10733*/           OPC_MoveChild, 1,
/*10735*/           OPC_CheckOpcode, TARGET_OPCODE(ISD::AND),
/*10738*/           OPC_Scope, 29, /*->10769*/ // 2 children in Scope
/*10740*/             OPC_RecordChild0, // #2 = $src2
/*10741*/             OPC_MoveChild, 1,
/*10743*/             OPC_CheckSame, 0,
/*10745*/             OPC_MoveParent,
/*10746*/             OPC_MoveParent,
/*10747*/             OPC_CheckType, MVT::v4i32,
/*10749*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10751*/             OPC_EmitInteger, MVT::i32, 14, 
/*10754*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10757*/             OPC_MorphNodeTo, TARGET_OPCODE(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 (xor:v4i32 QPR:v4i32:$src1, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$src3), (and:v4i32 QPR:v4i32:$src2, QPR:v4i32:$src1)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, QPR:v4i32:$src3)
/*10769*/           /*Scope*/ 29, /*->10799*/
/*10770*/             OPC_MoveChild, 0,
/*10772*/             OPC_CheckSame, 0,
/*10774*/             OPC_MoveParent,
/*10775*/             OPC_RecordChild1, // #2 = $src2
/*10776*/             OPC_MoveParent,
/*10777*/             OPC_CheckType, MVT::v4i32,
/*10779*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10781*/             OPC_EmitInteger, MVT::i32, 14, 
/*10784*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10787*/             OPC_MorphNodeTo, TARGET_OPCODE(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 (xor:v4i32 QPR:v4i32:$src1, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$src3), (and:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, QPR:v4i32:$src3)
/*10799*/           0, /*End of Scope*/
/*10800*/         /*Scope*/ 93, /*->10894*/
/*10801*/           OPC_MoveChild, 0,
/*10803*/           OPC_CheckOpcode, TARGET_OPCODE(ISD::BIT_CONVERT),
/*10806*/           OPC_MoveChild, 0,
/*10808*/           OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VMOVIMM),
/*10811*/           OPC_MoveChild, 0,
/*10813*/           OPC_CheckOpcode, TARGET_OPCODE(ISD::TargetConstant),
/*10816*/           OPC_MoveParent,
/*10817*/           OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*10819*/           OPC_CheckType, MVT::v16i8,
/*10821*/           OPC_MoveParent,
/*10822*/           OPC_MoveParent,
/*10823*/           OPC_RecordChild1, // #0 = $src1
/*10824*/           OPC_MoveParent,
/*10825*/           OPC_RecordChild1, // #1 = $src3
/*10826*/           OPC_MoveParent,
/*10827*/           OPC_MoveChild, 1,
/*10829*/           OPC_CheckOpcode, TARGET_OPCODE(ISD::AND),
/*10832*/           OPC_Scope, 29, /*->10863*/ // 2 children in Scope
/*10834*/             OPC_RecordChild0, // #2 = $src2
/*10835*/             OPC_MoveChild, 1,
/*10837*/             OPC_CheckSame, 0,
/*10839*/             OPC_MoveParent,
/*10840*/             OPC_MoveParent,
/*10841*/             OPC_CheckType, MVT::v4i32,
/*10843*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10845*/             OPC_EmitInteger, MVT::i32, 14, 
/*10848*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10851*/             OPC_MorphNodeTo, TARGET_OPCODE(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$src1), QPR:v4i32:$src3), (and:v4i32 QPR:v4i32:$src2, QPR:v4i32:$src1)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, QPR:v4i32:$src3)
/*10863*/           /*Scope*/ 29, /*->10893*/
/*10864*/             OPC_MoveChild, 0,
/*10866*/             OPC_CheckSame, 0,
/*10868*/             OPC_MoveParent,
/*10869*/             OPC_RecordChild1, // #2 = $src2
/*10870*/             OPC_MoveParent,
/*10871*/             OPC_CheckType, MVT::v4i32,
/*10873*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10875*/             OPC_EmitInteger, MVT::i32, 14, 
/*10878*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10881*/             OPC_MorphNodeTo, TARGET_OPCODE(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$src1), QPR:v4i32:$src3), (and:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, QPR:v4i32:$src3)
/*10893*/           0, /*End of Scope*/
/*10894*/         0, /*End of Scope*/
/*10895*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*10897*/   /*Scope*/ 0|128,1/*128*/, /*->11027*/
/*10899*/     OPC_RecordChild0, // #0 = $src1
/*10900*/     OPC_MoveChild, 1,
/*10902*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*10905*/     OPC_Scope, 73, /*->10980*/ // 2 children in Scope
/*10907*/       OPC_RecordChild0, // #1 = $src2
/*10908*/       OPC_MoveChild, 1,
/*10910*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::BIT_CONVERT),
/*10913*/       OPC_MoveChild, 0,
/*10915*/       OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VMOVIMM),
/*10918*/       OPC_MoveChild, 0,
/*10920*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::TargetConstant),
/*10923*/       OPC_MoveParent,
/*10924*/       OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*10926*/       OPC_SwitchType /*2 cases */, 24,  MVT::v8i8,// ->10953
/*10929*/         OPC_MoveParent,
/*10930*/         OPC_MoveParent,
/*10931*/         OPC_MoveParent,
/*10932*/         OPC_CheckType, MVT::v2i32,
/*10934*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10936*/         OPC_EmitInteger, MVT::i32, 14, 
/*10939*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10942*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VORNd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (or:v2i32 DPR:v2i32:$src1, (xor:v2i32 DPR:v2i32:$src2, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                  // Dst: (VORNd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$src2)
                /*SwitchType*/ 24,  MVT::v16i8,// ->10979
/*10955*/         OPC_MoveParent,
/*10956*/         OPC_MoveParent,
/*10957*/         OPC_MoveParent,
/*10958*/         OPC_CheckType, MVT::v4i32,
/*10960*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10962*/         OPC_EmitInteger, MVT::i32, 14, 
/*10965*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10968*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VORNq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (or:v4i32 QPR:v4i32:$src1, (xor:v4i32 QPR:v4i32:$src2, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                  // Dst: (VORNq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2)
                0, // EndSwitchType
/*10980*/     /*Scope*/ 45, /*->11026*/
/*10981*/       OPC_MoveChild, 0,
/*10983*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::BIT_CONVERT),
/*10986*/       OPC_MoveChild, 0,
/*10988*/       OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VMOVIMM),
/*10991*/       OPC_MoveChild, 0,
/*10993*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::TargetConstant),
/*10996*/       OPC_MoveParent,
/*10997*/       OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*10999*/       OPC_CheckType, MVT::v8i8,
/*11001*/       OPC_MoveParent,
/*11002*/       OPC_MoveParent,
/*11003*/       OPC_RecordChild1, // #1 = $src2
/*11004*/       OPC_MoveParent,
/*11005*/       OPC_CheckType, MVT::v2i32,
/*11007*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*11009*/       OPC_EmitInteger, MVT::i32, 14, 
/*11012*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11015*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VORNd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (or:v2i32 DPR:v2i32:$src1, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$src2)) - Complexity = 16
                // Dst: (VORNd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$src2)
/*11026*/     0, /*End of Scope*/
/*11027*/   /*Scope*/ 101, /*->11129*/
/*11028*/     OPC_MoveChild, 0,
/*11030*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*11033*/     OPC_Scope, 46, /*->11081*/ // 2 children in Scope
/*11035*/       OPC_RecordChild0, // #0 = $src2
/*11036*/       OPC_MoveChild, 1,
/*11038*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::BIT_CONVERT),
/*11041*/       OPC_MoveChild, 0,
/*11043*/       OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VMOVIMM),
/*11046*/       OPC_MoveChild, 0,
/*11048*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::TargetConstant),
/*11051*/       OPC_MoveParent,
/*11052*/       OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*11054*/       OPC_CheckType, MVT::v8i8,
/*11056*/       OPC_MoveParent,
/*11057*/       OPC_MoveParent,
/*11058*/       OPC_MoveParent,
/*11059*/       OPC_RecordChild1, // #1 = $src1
/*11060*/       OPC_CheckType, MVT::v2i32,
/*11062*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*11064*/       OPC_EmitInteger, MVT::i32, 14, 
/*11067*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11070*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VORNd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (or:v2i32 (xor:v2i32 DPR:v2i32:$src2, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$src1) - Complexity = 16
                // Dst: (VORNd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$src2)
/*11081*/     /*Scope*/ 46, /*->11128*/
/*11082*/       OPC_MoveChild, 0,
/*11084*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::BIT_CONVERT),
/*11087*/       OPC_MoveChild, 0,
/*11089*/       OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VMOVIMM),
/*11092*/       OPC_MoveChild, 0,
/*11094*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::TargetConstant),
/*11097*/       OPC_MoveParent,
/*11098*/       OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*11100*/       OPC_CheckType, MVT::v8i8,
/*11102*/       OPC_MoveParent,
/*11103*/       OPC_MoveParent,
/*11104*/       OPC_RecordChild1, // #0 = $src2
/*11105*/       OPC_MoveParent,
/*11106*/       OPC_RecordChild1, // #1 = $src1
/*11107*/       OPC_CheckType, MVT::v2i32,
/*11109*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*11111*/       OPC_EmitInteger, MVT::i32, 14, 
/*11114*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11117*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VORNd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (or:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$src2), DPR:v2i32:$src1) - Complexity = 16
                // Dst: (VORNd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$src2)
/*11128*/     0, /*End of Scope*/
/*11129*/   /*Scope*/ 51, /*->11181*/
/*11130*/     OPC_RecordChild0, // #0 = $src1
/*11131*/     OPC_MoveChild, 1,
/*11133*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*11136*/     OPC_MoveChild, 0,
/*11138*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::BIT_CONVERT),
/*11141*/     OPC_MoveChild, 0,
/*11143*/     OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VMOVIMM),
/*11146*/     OPC_MoveChild, 0,
/*11148*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::TargetConstant),
/*11151*/     OPC_MoveParent,
/*11152*/     OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*11154*/     OPC_CheckType, MVT::v16i8,
/*11156*/     OPC_MoveParent,
/*11157*/     OPC_MoveParent,
/*11158*/     OPC_RecordChild1, // #1 = $src2
/*11159*/     OPC_MoveParent,
/*11160*/     OPC_CheckType, MVT::v4i32,
/*11162*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*11164*/     OPC_EmitInteger, MVT::i32, 14, 
/*11167*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11170*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VORNq), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (or:v4i32 QPR:v4i32:$src1, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$src2)) - Complexity = 16
              // Dst: (VORNq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2)
/*11181*/   /*Scope*/ 101, /*->11283*/
/*11182*/     OPC_MoveChild, 0,
/*11184*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*11187*/     OPC_Scope, 46, /*->11235*/ // 2 children in Scope
/*11189*/       OPC_RecordChild0, // #0 = $src2
/*11190*/       OPC_MoveChild, 1,
/*11192*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::BIT_CONVERT),
/*11195*/       OPC_MoveChild, 0,
/*11197*/       OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VMOVIMM),
/*11200*/       OPC_MoveChild, 0,
/*11202*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::TargetConstant),
/*11205*/       OPC_MoveParent,
/*11206*/       OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*11208*/       OPC_CheckType, MVT::v16i8,
/*11210*/       OPC_MoveParent,
/*11211*/       OPC_MoveParent,
/*11212*/       OPC_MoveParent,
/*11213*/       OPC_RecordChild1, // #1 = $src1
/*11214*/       OPC_CheckType, MVT::v4i32,
/*11216*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*11218*/       OPC_EmitInteger, MVT::i32, 14, 
/*11221*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11224*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VORNq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (or:v4i32 (xor:v4i32 QPR:v4i32:$src2, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$src1) - Complexity = 16
                // Dst: (VORNq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2)
/*11235*/     /*Scope*/ 46, /*->11282*/
/*11236*/       OPC_MoveChild, 0,
/*11238*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::BIT_CONVERT),
/*11241*/       OPC_MoveChild, 0,
/*11243*/       OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VMOVIMM),
/*11246*/       OPC_MoveChild, 0,
/*11248*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::TargetConstant),
/*11251*/       OPC_MoveParent,
/*11252*/       OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*11254*/       OPC_CheckType, MVT::v16i8,
/*11256*/       OPC_MoveParent,
/*11257*/       OPC_MoveParent,
/*11258*/       OPC_RecordChild1, // #0 = $src2
/*11259*/       OPC_MoveParent,
/*11260*/       OPC_RecordChild1, // #1 = $src1
/*11261*/       OPC_CheckType, MVT::v4i32,
/*11263*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*11265*/       OPC_EmitInteger, MVT::i32, 14, 
/*11268*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11271*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VORNq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (or:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$src2), QPR:v4i32:$src1) - Complexity = 16
                // Dst: (VORNq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2)
/*11282*/     0, /*End of Scope*/
/*11283*/   /*Scope*/ 61, /*->11345*/
/*11284*/     OPC_CheckOrImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11290*/     OPC_RecordChild0, // #0 = $src
/*11291*/     OPC_CheckType, MVT::i32,
/*11293*/     OPC_Scope, 24, /*->11319*/ // 2 children in Scope
/*11295*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*11297*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,3/*65535*/, 
/*11302*/       OPC_EmitInteger, MVT::i32, 14, 
/*11305*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11308*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::MOVTi16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (or:i32 GPR:i32:$src, 4294901760:i32) - Complexity = 8
                // Dst: (MOVTi16:i32 GPR:i32:$src, 65535:i32)
/*11319*/     /*Scope*/ 24, /*->11344*/
/*11320*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*11322*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,3/*65535*/, 
/*11327*/       OPC_EmitInteger, MVT::i32, 14, 
/*11330*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11333*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2MOVTi16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (or:i32 rGPR:i32:$src, 4294901760:i32) - Complexity = 8
                // Dst: (t2MOVTi16:i32 rGPR:i32:$src, 65535:i32)
/*11344*/     0, /*End of Scope*/
/*11345*/   /*Scope*/ 94|128,2/*350*/, /*->11697*/
/*11347*/     OPC_RecordChild0, // #0 = $a
/*11348*/     OPC_RecordChild1, // #1 = $b
/*11349*/     OPC_Scope, 95|128,1/*223*/, /*->11575*/ // 4 children in Scope
/*11352*/       OPC_MoveChild, 1,
/*11354*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*11357*/       OPC_Scope, 30, /*->11389*/ // 5 children in Scope
/*11359*/         OPC_CheckPredicate, 7, // Predicate_so_imm
/*11361*/         OPC_MoveParent,
/*11362*/         OPC_CheckType, MVT::i32,
/*11364*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*11366*/         OPC_EmitConvertToTarget, 1,
/*11368*/         OPC_EmitInteger, MVT::i32, 14, 
/*11371*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11374*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11377*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::ORRri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (or:i32 GPR:i32:$a, (imm:i32)<<P:Predicate_so_imm>>:$b) - Complexity = 7
                  // Dst: (ORRri:i32 GPR:i32:$a, (imm:i32):$b)
/*11389*/       /*Scope*/ 30, /*->11420*/
/*11390*/         OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*11392*/         OPC_MoveParent,
/*11393*/         OPC_CheckType, MVT::i32,
/*11395*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*11397*/         OPC_EmitConvertToTarget, 1,
/*11399*/         OPC_EmitInteger, MVT::i32, 14, 
/*11402*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11405*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11408*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2ORRri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (or:i32 rGPR:i32:$lhs, (imm:i32)<<P:Predicate_t2_so_imm>>:$rhs) - Complexity = 7
                  // Dst: (t2ORRri:i32 rGPR:i32:$lhs, (imm:i32):$rhs)
/*11420*/       /*Scope*/ 33, /*->11454*/
/*11421*/         OPC_CheckPredicate, 8, // Predicate_t2_so_imm_not
/*11423*/         OPC_MoveParent,
/*11424*/         OPC_CheckType, MVT::i32,
/*11426*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*11428*/         OPC_EmitConvertToTarget, 1,
/*11430*/         OPC_EmitNodeXForm, 3, 2, // t2_so_imm_not_XFORM
/*11433*/         OPC_EmitInteger, MVT::i32, 14, 
/*11436*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11439*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11442*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2ORNri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (or:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$imm) - Complexity = 7
                  // Dst: (t2ORNri:i32 rGPR:i32:$src, (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$imm))
/*11454*/       /*Scope*/ 59, /*->11514*/
/*11455*/         OPC_CheckPredicate, 9, // Predicate_so_imm2part
/*11457*/         OPC_MoveParent,
/*11458*/         OPC_CheckType, MVT::i32,
/*11460*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*11462*/         OPC_EmitConvertToTarget, 1,
/*11464*/         OPC_EmitNodeXForm, 4, 2, // so_imm2part_1
/*11467*/         OPC_EmitInteger, MVT::i32, 14, 
/*11470*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11473*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11476*/         OPC_EmitNode, TARGET_OPCODE(ARM::ORRri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6,  // Results = #7 
/*11488*/         OPC_EmitConvertToTarget, 1,
/*11490*/         OPC_EmitNodeXForm, 5, 8, // so_imm2part_2
/*11493*/         OPC_EmitInteger, MVT::i32, 14, 
/*11496*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11499*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11502*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::ORRri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 7, 9, 10, 11, 12, 
                  // Src: (or:i32 GPR:i32:$LHS, (imm:i32)<<P:Predicate_so_imm2part>>:$RHS) - Complexity = 7
                  // Dst: (ORRri:i32 (ORRri:i32 GPR:i32:$LHS, (so_imm2part_1:i32 (imm:i32):$RHS)), (so_imm2part_2:i32 (imm:i32):$RHS))
/*11514*/       /*Scope*/ 59, /*->11574*/
/*11515*/         OPC_CheckPredicate, 10, // Predicate_t2_so_imm2part
/*11517*/         OPC_MoveParent,
/*11518*/         OPC_CheckType, MVT::i32,
/*11520*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*11522*/         OPC_EmitConvertToTarget, 1,
/*11524*/         OPC_EmitNodeXForm, 6, 2, // t2_so_imm2part_1
/*11527*/         OPC_EmitInteger, MVT::i32, 14, 
/*11530*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11533*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11536*/         OPC_EmitNode, TARGET_OPCODE(ARM::t2ORRri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6,  // Results = #7 
/*11548*/         OPC_EmitConvertToTarget, 1,
/*11550*/         OPC_EmitNodeXForm, 7, 8, // t2_so_imm2part_2
/*11553*/         OPC_EmitInteger, MVT::i32, 14, 
/*11556*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11559*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11562*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2ORRri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 7, 9, 10, 11, 12, 
                  // Src: (or:i32 rGPR:i32:$LHS, (imm:i32)<<P:Predicate_t2_so_imm2part>>:$RHS) - Complexity = 7
                  // Dst: (t2ORRri:i32 (t2ORRri:i32 rGPR:i32:$LHS, (t2_so_imm2part_1:i32 (imm:i32):$RHS)), (t2_so_imm2part_2:i32 (imm:i32):$RHS))
/*11574*/       0, /*End of Scope*/
/*11575*/     /*Scope*/ 76, /*->11652*/
/*11576*/       OPC_CheckType, MVT::i32,
/*11578*/       OPC_Scope, 23, /*->11603*/ // 3 children in Scope
/*11580*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*11582*/         OPC_EmitInteger, MVT::i32, 14, 
/*11585*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11588*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11591*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::ORRrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i32 GPR:i32:$a, GPR:i32:$b) - Complexity = 3
                  // Dst: (ORRrr:i32 GPR:i32:$a, GPR:i32:$b)
/*11603*/       /*Scope*/ 23, /*->11627*/
/*11604*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb1Only())
/*11606*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*11609*/         OPC_EmitInteger, MVT::i32, 14, 
/*11612*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11615*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::tORR), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (or:i32 tGPR:i32:$lhs, tGPR:i32:$rhs) - Complexity = 3
                  // Dst: (tORR:i32 tGPR:i32:$lhs, tGPR:i32:$rhs)
/*11627*/       /*Scope*/ 23, /*->11651*/
/*11628*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*11630*/         OPC_EmitInteger, MVT::i32, 14, 
/*11633*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11636*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11639*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2ORRrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i32 rGPR:i32:$lhs, rGPR:i32:$rhs) - Complexity = 3
                  // Dst: (t2ORRrr:i32 rGPR:i32:$lhs, rGPR:i32:$rhs)
/*11651*/       0, /*End of Scope*/
/*11652*/     /*Scope*/ 21, /*->11674*/
/*11653*/       OPC_CheckType, MVT::v2i32,
/*11655*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*11657*/       OPC_EmitInteger, MVT::i32, 14, 
/*11660*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11663*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VORRd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (or:v2i32 DPR:v2i32:$src1, DPR:v2i32:$src2) - Complexity = 3
                // Dst: (VORRd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$src2)
/*11674*/     /*Scope*/ 21, /*->11696*/
/*11675*/       OPC_CheckType, MVT::v4i32,
/*11677*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*11679*/       OPC_EmitInteger, MVT::i32, 14, 
/*11682*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11685*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VORRq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (or:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2) - Complexity = 3
                // Dst: (VORRq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2)
/*11696*/     0, /*End of Scope*/
/*11697*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 56|128,92/*11832*/,  TARGET_OPCODE(ISD::ADD),// ->23534
/*11702*/   OPC_Scope, 99, /*->11803*/ // 75 children in Scope
/*11704*/     OPC_RecordChild0, // #0 = $acc
/*11705*/     OPC_MoveChild, 1,
/*11707*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::MUL),
/*11710*/     OPC_MoveChild, 0,
/*11712*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::SRA),
/*11715*/     OPC_MoveChild, 0,
/*11717*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*11720*/     OPC_RecordChild0, // #1 = $a
/*11721*/     OPC_MoveChild, 1,
/*11723*/     OPC_CheckInteger, 16, 
/*11725*/     OPC_CheckType, MVT::i32,
/*11727*/     OPC_MoveParent,
/*11728*/     OPC_MoveParent,
/*11729*/     OPC_MoveChild, 1,
/*11731*/     OPC_CheckInteger, 16, 
/*11733*/     OPC_CheckType, MVT::i32,
/*11735*/     OPC_MoveParent,
/*11736*/     OPC_MoveParent,
/*11737*/     OPC_MoveChild, 1,
/*11739*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::SRA),
/*11742*/     OPC_MoveChild, 0,
/*11744*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*11747*/     OPC_RecordChild0, // #2 = $b
/*11748*/     OPC_MoveChild, 1,
/*11750*/     OPC_CheckInteger, 16, 
/*11752*/     OPC_CheckType, MVT::i32,
/*11754*/     OPC_MoveParent,
/*11755*/     OPC_MoveParent,
/*11756*/     OPC_MoveChild, 1,
/*11758*/     OPC_CheckInteger, 16, 
/*11760*/     OPC_CheckType, MVT::i32,
/*11762*/     OPC_MoveParent,
/*11763*/     OPC_MoveParent,
/*11764*/     OPC_MoveParent,
/*11765*/     OPC_CheckType, MVT::i32,
/*11767*/     OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*11769*/     OPC_EmitInteger, MVT::i32, 14, 
/*11772*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11775*/     OPC_Scope, 12, /*->11789*/ // 2 children in Scope
/*11777*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::SMLABB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32))) - Complexity = 38
                // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*11789*/     /*Scope*/ 12, /*->11802*/
/*11790*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::SMLABB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
                // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32), (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32))) - Complexity = 38
                // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*11802*/     0, /*End of Scope*/
/*11803*/   /*Scope*/ 99, /*->11903*/
/*11804*/     OPC_MoveChild, 0,
/*11806*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::MUL),
/*11809*/     OPC_MoveChild, 0,
/*11811*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::SRA),
/*11814*/     OPC_MoveChild, 0,
/*11816*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*11819*/     OPC_RecordChild0, // #0 = $a
/*11820*/     OPC_MoveChild, 1,
/*11822*/     OPC_CheckInteger, 16, 
/*11824*/     OPC_CheckType, MVT::i32,
/*11826*/     OPC_MoveParent,
/*11827*/     OPC_MoveParent,
/*11828*/     OPC_MoveChild, 1,
/*11830*/     OPC_CheckInteger, 16, 
/*11832*/     OPC_CheckType, MVT::i32,
/*11834*/     OPC_MoveParent,
/*11835*/     OPC_MoveParent,
/*11836*/     OPC_MoveChild, 1,
/*11838*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::SRA),
/*11841*/     OPC_MoveChild, 0,
/*11843*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*11846*/     OPC_RecordChild0, // #1 = $b
/*11847*/     OPC_MoveChild, 1,
/*11849*/     OPC_CheckInteger, 16, 
/*11851*/     OPC_CheckType, MVT::i32,
/*11853*/     OPC_MoveParent,
/*11854*/     OPC_MoveParent,
/*11855*/     OPC_MoveChild, 1,
/*11857*/     OPC_CheckInteger, 16, 
/*11859*/     OPC_CheckType, MVT::i32,
/*11861*/     OPC_MoveParent,
/*11862*/     OPC_MoveParent,
/*11863*/     OPC_MoveParent,
/*11864*/     OPC_RecordChild1, // #2 = $acc
/*11865*/     OPC_CheckType, MVT::i32,
/*11867*/     OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*11869*/     OPC_EmitInteger, MVT::i32, 14, 
/*11872*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11875*/     OPC_Scope, 12, /*->11889*/ // 2 children in Scope
/*11877*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::SMLABB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)), GPR:i32:$acc) - Complexity = 38
                // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*11889*/     /*Scope*/ 12, /*->11902*/
/*11890*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::SMLABB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32), (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32)), GPR:i32:$acc) - Complexity = 38
                // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*11902*/     0, /*End of Scope*/
/*11903*/   /*Scope*/ 67|128,1/*195*/, /*->12100*/
/*11905*/     OPC_RecordChild0, // #0 = $LHS
/*11906*/     OPC_MoveChild, 1,
/*11908*/     OPC_Scope, 46, /*->11956*/ // 4 children in Scope
/*11910*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*11913*/       OPC_MoveChild, 0,
/*11915*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::ROTR),
/*11918*/       OPC_RecordChild0, // #1 = $RHS
/*11919*/       OPC_RecordChild1, // #2 = $rot
/*11920*/       OPC_MoveChild, 1,
/*11922*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*11925*/       OPC_CheckPredicate, 11, // Predicate_rot_imm
/*11927*/       OPC_CheckType, MVT::i32,
/*11929*/       OPC_MoveParent,
/*11930*/       OPC_MoveParent,
/*11931*/       OPC_MoveParent,
/*11932*/       OPC_CheckType, MVT::i32,
/*11934*/       OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11936*/       OPC_EmitConvertToTarget, 2,
/*11938*/       OPC_EmitInteger, MVT::i32, 14, 
/*11941*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11944*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::UXTABrr_rot), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (add:i32 GPR:i32:$LHS, (and:i32 (rotr:i32 GPR:i32:$RHS, (imm:i32)<<P:Predicate_rot_imm>>:$rot), 255:i32)) - Complexity = 34
                // Dst: (UXTABrr_rot:i32 GPR:i32:$LHS, GPR:i32:$RHS, (imm:i32):$rot)
/*11956*/     /*Scope*/ 47, /*->12004*/
/*11957*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11961*/       OPC_MoveChild, 0,
/*11963*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::ROTR),
/*11966*/       OPC_RecordChild0, // #1 = $RHS
/*11967*/       OPC_RecordChild1, // #2 = $rot
/*11968*/       OPC_MoveChild, 1,
/*11970*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*11973*/       OPC_CheckPredicate, 11, // Predicate_rot_imm
/*11975*/       OPC_CheckType, MVT::i32,
/*11977*/       OPC_MoveParent,
/*11978*/       OPC_MoveParent,
/*11979*/       OPC_MoveParent,
/*11980*/       OPC_CheckType, MVT::i32,
/*11982*/       OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11984*/       OPC_EmitConvertToTarget, 2,
/*11986*/       OPC_EmitInteger, MVT::i32, 14, 
/*11989*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11992*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::UXTAHrr_rot), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (add:i32 GPR:i32:$LHS, (and:i32 (rotr:i32 GPR:i32:$RHS, (imm:i32)<<P:Predicate_rot_imm>>:$rot), 65535:i32)) - Complexity = 34
                // Dst: (UXTAHrr_rot:i32 GPR:i32:$LHS, GPR:i32:$RHS, (imm:i32):$rot)
/*12004*/     /*Scope*/ 46, /*->12051*/
/*12005*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*12008*/       OPC_MoveChild, 0,
/*12010*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::ROTR),
/*12013*/       OPC_RecordChild0, // #1 = $RHS
/*12014*/       OPC_RecordChild1, // #2 = $rot
/*12015*/       OPC_MoveChild, 1,
/*12017*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*12020*/       OPC_CheckPredicate, 11, // Predicate_rot_imm
/*12022*/       OPC_CheckType, MVT::i32,
/*12024*/       OPC_MoveParent,
/*12025*/       OPC_MoveParent,
/*12026*/       OPC_MoveParent,
/*12027*/       OPC_CheckType, MVT::i32,
/*12029*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack())
/*12031*/       OPC_EmitConvertToTarget, 2,
/*12033*/       OPC_EmitInteger, MVT::i32, 14, 
/*12036*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12039*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2UXTABrr_rot), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (add:i32 rGPR:i32:$LHS, (and:i32 (rotr:i32 rGPR:i32:$RHS, (imm:i32)<<P:Predicate_rot_imm>>:$rot), 255:i32)) - Complexity = 34
                // Dst: (t2UXTABrr_rot:i32 rGPR:i32:$LHS, rGPR:i32:$RHS, (imm:i32):$rot)
/*12051*/     /*Scope*/ 47, /*->12099*/
/*12052*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*12056*/       OPC_MoveChild, 0,
/*12058*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::ROTR),
/*12061*/       OPC_RecordChild0, // #1 = $RHS
/*12062*/       OPC_RecordChild1, // #2 = $rot
/*12063*/       OPC_MoveChild, 1,
/*12065*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*12068*/       OPC_CheckPredicate, 11, // Predicate_rot_imm
/*12070*/       OPC_CheckType, MVT::i32,
/*12072*/       OPC_MoveParent,
/*12073*/       OPC_MoveParent,
/*12074*/       OPC_MoveParent,
/*12075*/       OPC_CheckType, MVT::i32,
/*12077*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack())
/*12079*/       OPC_EmitConvertToTarget, 2,
/*12081*/       OPC_EmitInteger, MVT::i32, 14, 
/*12084*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12087*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2UXTAHrr_rot), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (add:i32 rGPR:i32:$LHS, (and:i32 (rotr:i32 rGPR:i32:$RHS, (imm:i32)<<P:Predicate_rot_imm>>:$rot), 65535:i32)) - Complexity = 34
                // Dst: (t2UXTAHrr_rot:i32 rGPR:i32:$LHS, rGPR:i32:$RHS, (imm:i32):$rot)
/*12099*/     0, /*End of Scope*/
/*12100*/   /*Scope*/ 70|128,1/*198*/, /*->12300*/
/*12102*/     OPC_MoveChild, 0,
/*12104*/     OPC_Scope, 47, /*->12153*/ // 4 children in Scope
/*12106*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*12109*/       OPC_MoveChild, 0,
/*12111*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::ROTR),
/*12114*/       OPC_RecordChild0, // #0 = $RHS
/*12115*/       OPC_RecordChild1, // #1 = $rot
/*12116*/       OPC_MoveChild, 1,
/*12118*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*12121*/       OPC_CheckPredicate, 11, // Predicate_rot_imm
/*12123*/       OPC_CheckType, MVT::i32,
/*12125*/       OPC_MoveParent,
/*12126*/       OPC_MoveParent,
/*12127*/       OPC_MoveParent,
/*12128*/       OPC_RecordChild1, // #2 = $LHS
/*12129*/       OPC_CheckType, MVT::i32,
/*12131*/       OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*12133*/       OPC_EmitConvertToTarget, 1,
/*12135*/       OPC_EmitInteger, MVT::i32, 14, 
/*12138*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12141*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::UXTABrr_rot), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (add:i32 (and:i32 (rotr:i32 GPR:i32:$RHS, (imm:i32)<<P:Predicate_rot_imm>>:$rot), 255:i32), GPR:i32:$LHS) - Complexity = 34
                // Dst: (UXTABrr_rot:i32 GPR:i32:$LHS, GPR:i32:$RHS, (imm:i32):$rot)
/*12153*/     /*Scope*/ 48, /*->12202*/
/*12154*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*12158*/       OPC_MoveChild, 0,
/*12160*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::ROTR),
/*12163*/       OPC_RecordChild0, // #0 = $RHS
/*12164*/       OPC_RecordChild1, // #1 = $rot
/*12165*/       OPC_MoveChild, 1,
/*12167*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*12170*/       OPC_CheckPredicate, 11, // Predicate_rot_imm
/*12172*/       OPC_CheckType, MVT::i32,
/*12174*/       OPC_MoveParent,
/*12175*/       OPC_MoveParent,
/*12176*/       OPC_MoveParent,
/*12177*/       OPC_RecordChild1, // #2 = $LHS
/*12178*/       OPC_CheckType, MVT::i32,
/*12180*/       OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*12182*/       OPC_EmitConvertToTarget, 1,
/*12184*/       OPC_EmitInteger, MVT::i32, 14, 
/*12187*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12190*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::UXTAHrr_rot), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (add:i32 (and:i32 (rotr:i32 GPR:i32:$RHS, (imm:i32)<<P:Predicate_rot_imm>>:$rot), 65535:i32), GPR:i32:$LHS) - Complexity = 34
                // Dst: (UXTAHrr_rot:i32 GPR:i32:$LHS, GPR:i32:$RHS, (imm:i32):$rot)
/*12202*/     /*Scope*/ 47, /*->12250*/
/*12203*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*12206*/       OPC_MoveChild, 0,
/*12208*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::ROTR),
/*12211*/       OPC_RecordChild0, // #0 = $RHS
/*12212*/       OPC_RecordChild1, // #1 = $rot
/*12213*/       OPC_MoveChild, 1,
/*12215*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*12218*/       OPC_CheckPredicate, 11, // Predicate_rot_imm
/*12220*/       OPC_CheckType, MVT::i32,
/*12222*/       OPC_MoveParent,
/*12223*/       OPC_MoveParent,
/*12224*/       OPC_MoveParent,
/*12225*/       OPC_RecordChild1, // #2 = $LHS
/*12226*/       OPC_CheckType, MVT::i32,
/*12228*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack())
/*12230*/       OPC_EmitConvertToTarget, 1,
/*12232*/       OPC_EmitInteger, MVT::i32, 14, 
/*12235*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12238*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2UXTABrr_rot), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (add:i32 (and:i32 (rotr:i32 rGPR:i32:$RHS, (imm:i32)<<P:Predicate_rot_imm>>:$rot), 255:i32), rGPR:i32:$LHS) - Complexity = 34
                // Dst: (t2UXTABrr_rot:i32 rGPR:i32:$LHS, rGPR:i32:$RHS, (imm:i32):$rot)
/*12250*/     /*Scope*/ 48, /*->12299*/
/*12251*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*12255*/       OPC_MoveChild, 0,
/*12257*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::ROTR),
/*12260*/       OPC_RecordChild0, // #0 = $RHS
/*12261*/       OPC_RecordChild1, // #1 = $rot
/*12262*/       OPC_MoveChild, 1,
/*12264*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*12267*/       OPC_CheckPredicate, 11, // Predicate_rot_imm
/*12269*/       OPC_CheckType, MVT::i32,
/*12271*/       OPC_MoveParent,
/*12272*/       OPC_MoveParent,
/*12273*/       OPC_MoveParent,
/*12274*/       OPC_RecordChild1, // #2 = $LHS
/*12275*/       OPC_CheckType, MVT::i32,
/*12277*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack())
/*12279*/       OPC_EmitConvertToTarget, 1,
/*12281*/       OPC_EmitInteger, MVT::i32, 14, 
/*12284*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12287*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2UXTAHrr_rot), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (add:i32 (and:i32 (rotr:i32 rGPR:i32:$RHS, (imm:i32)<<P:Predicate_rot_imm>>:$rot), 65535:i32), rGPR:i32:$LHS) - Complexity = 34
                // Dst: (t2UXTAHrr_rot:i32 rGPR:i32:$LHS, rGPR:i32:$RHS, (imm:i32):$rot)
/*12299*/     0, /*End of Scope*/
/*12300*/   /*Scope*/ 91|128,1/*219*/, /*->12521*/
/*12302*/     OPC_RecordChild0, // #0 = $acc
/*12303*/     OPC_MoveChild, 1,
/*12305*/     OPC_SwitchOpcode /*2 cases */, 15|128,1/*143*/,  TARGET_OPCODE(ISD::MUL),// ->12453
/*12310*/       OPC_MoveChild, 0,
/*12312*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::SRA),
/*12315*/       OPC_Scope, 59, /*->12376*/ // 2 children in Scope
/*12317*/         OPC_MoveChild, 0,
/*12319*/         OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*12322*/         OPC_RecordChild0, // #1 = $a
/*12323*/         OPC_MoveChild, 1,
/*12325*/         OPC_CheckInteger, 16, 
/*12327*/         OPC_CheckType, MVT::i32,
/*12329*/         OPC_MoveParent,
/*12330*/         OPC_MoveParent,
/*12331*/         OPC_MoveChild, 1,
/*12333*/         OPC_CheckInteger, 16, 
/*12335*/         OPC_CheckType, MVT::i32,
/*12337*/         OPC_MoveParent,
/*12338*/         OPC_MoveParent,
/*12339*/         OPC_MoveChild, 1,
/*12341*/         OPC_CheckOpcode, TARGET_OPCODE(ISD::SRA),
/*12344*/         OPC_RecordChild0, // #2 = $b
/*12345*/         OPC_MoveChild, 1,
/*12347*/         OPC_CheckInteger, 16, 
/*12349*/         OPC_CheckType, MVT::i32,
/*12351*/         OPC_MoveParent,
/*12352*/         OPC_MoveParent,
/*12353*/         OPC_MoveParent,
/*12354*/         OPC_CheckType, MVT::i32,
/*12356*/         OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*12358*/         OPC_EmitInteger, MVT::i32, 14, 
/*12361*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12364*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::SMLABT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 GPR:i32:$b, 16:i32))) - Complexity = 30
                  // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*12376*/       /*Scope*/ 75, /*->12452*/
/*12377*/         OPC_RecordChild0, // #1 = $a
/*12378*/         OPC_MoveChild, 1,
/*12380*/         OPC_CheckInteger, 16, 
/*12382*/         OPC_CheckType, MVT::i32,
/*12384*/         OPC_MoveParent,
/*12385*/         OPC_MoveParent,
/*12386*/         OPC_MoveChild, 1,
/*12388*/         OPC_CheckOpcode, TARGET_OPCODE(ISD::SRA),
/*12391*/         OPC_MoveChild, 0,
/*12393*/         OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*12396*/         OPC_RecordChild0, // #2 = $b
/*12397*/         OPC_MoveChild, 1,
/*12399*/         OPC_CheckInteger, 16, 
/*12401*/         OPC_CheckType, MVT::i32,
/*12403*/         OPC_MoveParent,
/*12404*/         OPC_MoveParent,
/*12405*/         OPC_MoveChild, 1,
/*12407*/         OPC_CheckInteger, 16, 
/*12409*/         OPC_CheckType, MVT::i32,
/*12411*/         OPC_MoveParent,
/*12412*/         OPC_MoveParent,
/*12413*/         OPC_MoveParent,
/*12414*/         OPC_CheckType, MVT::i32,
/*12416*/         OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*12418*/         OPC_EmitInteger, MVT::i32, 14, 
/*12421*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12424*/         OPC_Scope, 12, /*->12438*/ // 2 children in Scope
/*12426*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::SMLATB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32))) - Complexity = 30
                    // Dst: (SMLATB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*12438*/         /*Scope*/ 12, /*->12451*/
/*12439*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::SMLABT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 GPR:i32:$b, 16:i32), (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32))) - Complexity = 30
                    // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*12451*/         0, /*End of Scope*/
/*12452*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 64,  TARGET_OPCODE(ISD::SRA),// ->12520
/*12456*/       OPC_MoveChild, 0,
/*12458*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::MUL),
/*12461*/       OPC_RecordChild0, // #1 = $a
/*12462*/       OPC_MoveChild, 1,
/*12464*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::SRA),
/*12467*/       OPC_MoveChild, 0,
/*12469*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*12472*/       OPC_RecordChild0, // #2 = $b
/*12473*/       OPC_MoveChild, 1,
/*12475*/       OPC_CheckInteger, 16, 
/*12477*/       OPC_CheckType, MVT::i32,
/*12479*/       OPC_MoveParent,
/*12480*/       OPC_MoveParent,
/*12481*/       OPC_MoveChild, 1,
/*12483*/       OPC_CheckInteger, 16, 
/*12485*/       OPC_CheckType, MVT::i32,
/*12487*/       OPC_MoveParent,
/*12488*/       OPC_MoveParent,
/*12489*/       OPC_MoveParent,
/*12490*/       OPC_MoveChild, 1,
/*12492*/       OPC_CheckInteger, 16, 
/*12494*/       OPC_CheckType, MVT::i32,
/*12496*/       OPC_MoveParent,
/*12497*/       OPC_MoveParent,
/*12498*/       OPC_CheckType, MVT::i32,
/*12500*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*12502*/       OPC_EmitInteger, MVT::i32, 14, 
/*12505*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12508*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (add:i32 GPR:i32:$acc, (sra:i32 (mul:i32 GPR:i32:$a, (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)), 16:i32)) - Complexity = 30
                // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
              0, // EndSwitchOpcode
/*12521*/   /*Scope*/ 6|128,1/*134*/, /*->12657*/
/*12523*/     OPC_MoveChild, 0,
/*12525*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::MUL),
/*12528*/     OPC_MoveChild, 0,
/*12530*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::SRA),
/*12533*/     OPC_Scope, 60, /*->12595*/ // 2 children in Scope
/*12535*/       OPC_MoveChild, 0,
/*12537*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*12540*/       OPC_RecordChild0, // #0 = $a
/*12541*/       OPC_MoveChild, 1,
/*12543*/       OPC_CheckInteger, 16, 
/*12545*/       OPC_CheckType, MVT::i32,
/*12547*/       OPC_MoveParent,
/*12548*/       OPC_MoveParent,
/*12549*/       OPC_MoveChild, 1,
/*12551*/       OPC_CheckInteger, 16, 
/*12553*/       OPC_CheckType, MVT::i32,
/*12555*/       OPC_MoveParent,
/*12556*/       OPC_MoveParent,
/*12557*/       OPC_MoveChild, 1,
/*12559*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::SRA),
/*12562*/       OPC_RecordChild0, // #1 = $b
/*12563*/       OPC_MoveChild, 1,
/*12565*/       OPC_CheckInteger, 16, 
/*12567*/       OPC_CheckType, MVT::i32,
/*12569*/       OPC_MoveParent,
/*12570*/       OPC_MoveParent,
/*12571*/       OPC_MoveParent,
/*12572*/       OPC_RecordChild1, // #2 = $acc
/*12573*/       OPC_CheckType, MVT::i32,
/*12575*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*12577*/       OPC_EmitInteger, MVT::i32, 14, 
/*12580*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12583*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::SMLABT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 GPR:i32:$b, 16:i32)), GPR:i32:$acc) - Complexity = 30
                // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*12595*/     /*Scope*/ 60, /*->12656*/
/*12596*/       OPC_RecordChild0, // #0 = $b
/*12597*/       OPC_MoveChild, 1,
/*12599*/       OPC_CheckInteger, 16, 
/*12601*/       OPC_CheckType, MVT::i32,
/*12603*/       OPC_MoveParent,
/*12604*/       OPC_MoveParent,
/*12605*/       OPC_MoveChild, 1,
/*12607*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::SRA),
/*12610*/       OPC_MoveChild, 0,
/*12612*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*12615*/       OPC_RecordChild0, // #1 = $a
/*12616*/       OPC_MoveChild, 1,
/*12618*/       OPC_CheckInteger, 16, 
/*12620*/       OPC_CheckType, MVT::i32,
/*12622*/       OPC_MoveParent,
/*12623*/       OPC_MoveParent,
/*12624*/       OPC_MoveChild, 1,
/*12626*/       OPC_CheckInteger, 16, 
/*12628*/       OPC_CheckType, MVT::i32,
/*12630*/       OPC_MoveParent,
/*12631*/       OPC_MoveParent,
/*12632*/       OPC_MoveParent,
/*12633*/       OPC_RecordChild1, // #2 = $acc
/*12634*/       OPC_CheckType, MVT::i32,
/*12636*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*12638*/       OPC_EmitInteger, MVT::i32, 14, 
/*12641*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12644*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::SMLABT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 GPR:i32:$b, 16:i32), (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32)), GPR:i32:$acc) - Complexity = 30
                // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*12656*/     0, /*End of Scope*/
/*12657*/   /*Scope*/ 70, /*->12728*/
/*12658*/     OPC_RecordChild0, // #0 = $acc
/*12659*/     OPC_MoveChild, 1,
/*12661*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::MUL),
/*12664*/     OPC_MoveChild, 0,
/*12666*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::SRA),
/*12669*/     OPC_MoveChild, 0,
/*12671*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*12674*/     OPC_RecordChild0, // #1 = $b
/*12675*/     OPC_MoveChild, 1,
/*12677*/     OPC_CheckInteger, 16, 
/*12679*/     OPC_CheckType, MVT::i32,
/*12681*/     OPC_MoveParent,
/*12682*/     OPC_MoveParent,
/*12683*/     OPC_MoveChild, 1,
/*12685*/     OPC_CheckInteger, 16, 
/*12687*/     OPC_CheckType, MVT::i32,
/*12689*/     OPC_MoveParent,
/*12690*/     OPC_MoveParent,
/*12691*/     OPC_MoveChild, 1,
/*12693*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::SRA),
/*12696*/     OPC_RecordChild0, // #2 = $a
/*12697*/     OPC_MoveChild, 1,
/*12699*/     OPC_CheckInteger, 16, 
/*12701*/     OPC_CheckType, MVT::i32,
/*12703*/     OPC_MoveParent,
/*12704*/     OPC_MoveParent,
/*12705*/     OPC_MoveParent,
/*12706*/     OPC_CheckType, MVT::i32,
/*12708*/     OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*12710*/     OPC_EmitInteger, MVT::i32, 14, 
/*12713*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12716*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::SMLATB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32), (sra:i32 GPR:i32:$a, 16:i32))) - Complexity = 30
              // Dst: (SMLATB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*12728*/   /*Scope*/ 6|128,1/*134*/, /*->12864*/
/*12730*/     OPC_MoveChild, 0,
/*12732*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::MUL),
/*12735*/     OPC_MoveChild, 0,
/*12737*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::SRA),
/*12740*/     OPC_Scope, 60, /*->12802*/ // 2 children in Scope
/*12742*/       OPC_RecordChild0, // #0 = $a
/*12743*/       OPC_MoveChild, 1,
/*12745*/       OPC_CheckInteger, 16, 
/*12747*/       OPC_CheckType, MVT::i32,
/*12749*/       OPC_MoveParent,
/*12750*/       OPC_MoveParent,
/*12751*/       OPC_MoveChild, 1,
/*12753*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::SRA),
/*12756*/       OPC_MoveChild, 0,
/*12758*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*12761*/       OPC_RecordChild0, // #1 = $b
/*12762*/       OPC_MoveChild, 1,
/*12764*/       OPC_CheckInteger, 16, 
/*12766*/       OPC_CheckType, MVT::i32,
/*12768*/       OPC_MoveParent,
/*12769*/       OPC_MoveParent,
/*12770*/       OPC_MoveChild, 1,
/*12772*/       OPC_CheckInteger, 16, 
/*12774*/       OPC_CheckType, MVT::i32,
/*12776*/       OPC_MoveParent,
/*12777*/       OPC_MoveParent,
/*12778*/       OPC_MoveParent,
/*12779*/       OPC_RecordChild1, // #2 = $acc
/*12780*/       OPC_CheckType, MVT::i32,
/*12782*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*12784*/       OPC_EmitInteger, MVT::i32, 14, 
/*12787*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12790*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::SMLATB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)), GPR:i32:$acc) - Complexity = 30
                // Dst: (SMLATB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*12802*/     /*Scope*/ 60, /*->12863*/
/*12803*/       OPC_MoveChild, 0,
/*12805*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*12808*/       OPC_RecordChild0, // #0 = $b
/*12809*/       OPC_MoveChild, 1,
/*12811*/       OPC_CheckInteger, 16, 
/*12813*/       OPC_CheckType, MVT::i32,
/*12815*/       OPC_MoveParent,
/*12816*/       OPC_MoveParent,
/*12817*/       OPC_MoveChild, 1,
/*12819*/       OPC_CheckInteger, 16, 
/*12821*/       OPC_CheckType, MVT::i32,
/*12823*/       OPC_MoveParent,
/*12824*/       OPC_MoveParent,
/*12825*/       OPC_MoveChild, 1,
/*12827*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::SRA),
/*12830*/       OPC_RecordChild0, // #1 = $a
/*12831*/       OPC_MoveChild, 1,
/*12833*/       OPC_CheckInteger, 16, 
/*12835*/       OPC_CheckType, MVT::i32,
/*12837*/       OPC_MoveParent,
/*12838*/       OPC_MoveParent,
/*12839*/       OPC_MoveParent,
/*12840*/       OPC_RecordChild1, // #2 = $acc
/*12841*/       OPC_CheckType, MVT::i32,
/*12843*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*12845*/       OPC_EmitInteger, MVT::i32, 14, 
/*12848*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12851*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::SMLATB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32), (sra:i32 GPR:i32:$a, 16:i32)), GPR:i32:$acc) - Complexity = 30
                // Dst: (SMLATB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*12863*/     0, /*End of Scope*/
/*12864*/   /*Scope*/ 70, /*->12935*/
/*12865*/     OPC_RecordChild0, // #0 = $acc
/*12866*/     OPC_MoveChild, 1,
/*12868*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::SRA),
/*12871*/     OPC_MoveChild, 0,
/*12873*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::MUL),
/*12876*/     OPC_MoveChild, 0,
/*12878*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::SRA),
/*12881*/     OPC_MoveChild, 0,
/*12883*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*12886*/     OPC_RecordChild0, // #1 = $b
/*12887*/     OPC_MoveChild, 1,
/*12889*/     OPC_CheckInteger, 16, 
/*12891*/     OPC_CheckType, MVT::i32,
/*12893*/     OPC_MoveParent,
/*12894*/     OPC_MoveParent,
/*12895*/     OPC_MoveChild, 1,
/*12897*/     OPC_CheckInteger, 16, 
/*12899*/     OPC_CheckType, MVT::i32,
/*12901*/     OPC_MoveParent,
/*12902*/     OPC_MoveParent,
/*12903*/     OPC_RecordChild1, // #2 = $a
/*12904*/     OPC_MoveParent,
/*12905*/     OPC_MoveChild, 1,
/*12907*/     OPC_CheckInteger, 16, 
/*12909*/     OPC_CheckType, MVT::i32,
/*12911*/     OPC_MoveParent,
/*12912*/     OPC_MoveParent,
/*12913*/     OPC_CheckType, MVT::i32,
/*12915*/     OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*12917*/     OPC_EmitInteger, MVT::i32, 14, 
/*12920*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12923*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::SMLAWB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 GPR:i32:$acc, (sra:i32 (mul:i32 (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32), GPR:i32:$a), 16:i32)) - Complexity = 30
              // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*12935*/   /*Scope*/ 6|128,1/*134*/, /*->13071*/
/*12937*/     OPC_MoveChild, 0,
/*12939*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::SRA),
/*12942*/     OPC_MoveChild, 0,
/*12944*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::MUL),
/*12947*/     OPC_Scope, 60, /*->13009*/ // 2 children in Scope
/*12949*/       OPC_RecordChild0, // #0 = $a
/*12950*/       OPC_MoveChild, 1,
/*12952*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::SRA),
/*12955*/       OPC_MoveChild, 0,
/*12957*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*12960*/       OPC_RecordChild0, // #1 = $b
/*12961*/       OPC_MoveChild, 1,
/*12963*/       OPC_CheckInteger, 16, 
/*12965*/       OPC_CheckType, MVT::i32,
/*12967*/       OPC_MoveParent,
/*12968*/       OPC_MoveParent,
/*12969*/       OPC_MoveChild, 1,
/*12971*/       OPC_CheckInteger, 16, 
/*12973*/       OPC_CheckType, MVT::i32,
/*12975*/       OPC_MoveParent,
/*12976*/       OPC_MoveParent,
/*12977*/       OPC_MoveParent,
/*12978*/       OPC_MoveChild, 1,
/*12980*/       OPC_CheckInteger, 16, 
/*12982*/       OPC_CheckType, MVT::i32,
/*12984*/       OPC_MoveParent,
/*12985*/       OPC_MoveParent,
/*12986*/       OPC_RecordChild1, // #2 = $acc
/*12987*/       OPC_CheckType, MVT::i32,
/*12989*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*12991*/       OPC_EmitInteger, MVT::i32, 14, 
/*12994*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12997*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 GPR:i32:$a, (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)), 16:i32), GPR:i32:$acc) - Complexity = 30
                // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*13009*/     /*Scope*/ 60, /*->13070*/
/*13010*/       OPC_MoveChild, 0,
/*13012*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::SRA),
/*13015*/       OPC_MoveChild, 0,
/*13017*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*13020*/       OPC_RecordChild0, // #0 = $b
/*13021*/       OPC_MoveChild, 1,
/*13023*/       OPC_CheckInteger, 16, 
/*13025*/       OPC_CheckType, MVT::i32,
/*13027*/       OPC_MoveParent,
/*13028*/       OPC_MoveParent,
/*13029*/       OPC_MoveChild, 1,
/*13031*/       OPC_CheckInteger, 16, 
/*13033*/       OPC_CheckType, MVT::i32,
/*13035*/       OPC_MoveParent,
/*13036*/       OPC_MoveParent,
/*13037*/       OPC_RecordChild1, // #1 = $a
/*13038*/       OPC_MoveParent,
/*13039*/       OPC_MoveChild, 1,
/*13041*/       OPC_CheckInteger, 16, 
/*13043*/       OPC_CheckType, MVT::i32,
/*13045*/       OPC_MoveParent,
/*13046*/       OPC_MoveParent,
/*13047*/       OPC_RecordChild1, // #2 = $acc
/*13048*/       OPC_CheckType, MVT::i32,
/*13050*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*13052*/       OPC_EmitInteger, MVT::i32, 14, 
/*13055*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13058*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32), GPR:i32:$a), 16:i32), GPR:i32:$acc) - Complexity = 30
                // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*13070*/     0, /*End of Scope*/
/*13071*/   /*Scope*/ 115, /*->13187*/
/*13072*/     OPC_RecordChild0, // #0 = $LHS
/*13073*/     OPC_MoveChild, 1,
/*13075*/     OPC_Scope, 26, /*->13103*/ // 4 children in Scope
/*13077*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*13080*/       OPC_RecordChild0, // #1 = $RHS
/*13081*/       OPC_MoveParent,
/*13082*/       OPC_CheckType, MVT::i32,
/*13084*/       OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*13086*/       OPC_EmitInteger, MVT::i32, 14, 
/*13089*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13092*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::UXTABrr), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:i32 GPR:i32:$LHS, (and:i32 GPR:i32:$RHS, 255:i32)) - Complexity = 27
                // Dst: (UXTABrr:i32 GPR:i32:$LHS, GPR:i32:$RHS)
/*13103*/     /*Scope*/ 27, /*->13131*/
/*13104*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*13108*/       OPC_RecordChild0, // #1 = $RHS
/*13109*/       OPC_MoveParent,
/*13110*/       OPC_CheckType, MVT::i32,
/*13112*/       OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*13114*/       OPC_EmitInteger, MVT::i32, 14, 
/*13117*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13120*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::UXTAHrr), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:i32 GPR:i32:$LHS, (and:i32 GPR:i32:$RHS, 65535:i32)) - Complexity = 27
                // Dst: (UXTAHrr:i32 GPR:i32:$LHS, GPR:i32:$RHS)
/*13131*/     /*Scope*/ 26, /*->13158*/
/*13132*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*13135*/       OPC_RecordChild0, // #1 = $RHS
/*13136*/       OPC_MoveParent,
/*13137*/       OPC_CheckType, MVT::i32,
/*13139*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack())
/*13141*/       OPC_EmitInteger, MVT::i32, 14, 
/*13144*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13147*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2UXTABrr), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:i32 rGPR:i32:$LHS, (and:i32 rGPR:i32:$RHS, 255:i32)) - Complexity = 27
                // Dst: (t2UXTABrr:i32 rGPR:i32:$LHS, rGPR:i32:$RHS)
/*13158*/     /*Scope*/ 27, /*->13186*/
/*13159*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*13163*/       OPC_RecordChild0, // #1 = $RHS
/*13164*/       OPC_MoveParent,
/*13165*/       OPC_CheckType, MVT::i32,
/*13167*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack())
/*13169*/       OPC_EmitInteger, MVT::i32, 14, 
/*13172*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13175*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2UXTAHrr), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:i32 rGPR:i32:$LHS, (and:i32 rGPR:i32:$RHS, 65535:i32)) - Complexity = 27
                // Dst: (t2UXTAHrr:i32 rGPR:i32:$LHS, rGPR:i32:$RHS)
/*13186*/     0, /*End of Scope*/
/*13187*/   /*Scope*/ 118, /*->13306*/
/*13188*/     OPC_MoveChild, 0,
/*13190*/     OPC_Scope, 27, /*->13219*/ // 4 children in Scope
/*13192*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*13195*/       OPC_RecordChild0, // #0 = $RHS
/*13196*/       OPC_MoveParent,
/*13197*/       OPC_RecordChild1, // #1 = $LHS
/*13198*/       OPC_CheckType, MVT::i32,
/*13200*/       OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*13202*/       OPC_EmitInteger, MVT::i32, 14, 
/*13205*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13208*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::UXTABrr), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (add:i32 (and:i32 GPR:i32:$RHS, 255:i32), GPR:i32:$LHS) - Complexity = 27
                // Dst: (UXTABrr:i32 GPR:i32:$LHS, GPR:i32:$RHS)
/*13219*/     /*Scope*/ 28, /*->13248*/
/*13220*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*13224*/       OPC_RecordChild0, // #0 = $RHS
/*13225*/       OPC_MoveParent,
/*13226*/       OPC_RecordChild1, // #1 = $LHS
/*13227*/       OPC_CheckType, MVT::i32,
/*13229*/       OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*13231*/       OPC_EmitInteger, MVT::i32, 14, 
/*13234*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13237*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::UXTAHrr), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (add:i32 (and:i32 GPR:i32:$RHS, 65535:i32), GPR:i32:$LHS) - Complexity = 27
                // Dst: (UXTAHrr:i32 GPR:i32:$LHS, GPR:i32:$RHS)
/*13248*/     /*Scope*/ 27, /*->13276*/
/*13249*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*13252*/       OPC_RecordChild0, // #0 = $RHS
/*13253*/       OPC_MoveParent,
/*13254*/       OPC_RecordChild1, // #1 = $LHS
/*13255*/       OPC_CheckType, MVT::i32,
/*13257*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack())
/*13259*/       OPC_EmitInteger, MVT::i32, 14, 
/*13262*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13265*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2UXTABrr), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (add:i32 (and:i32 rGPR:i32:$RHS, 255:i32), rGPR:i32:$LHS) - Complexity = 27
                // Dst: (t2UXTABrr:i32 rGPR:i32:$LHS, rGPR:i32:$RHS)
/*13276*/     /*Scope*/ 28, /*->13305*/
/*13277*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*13281*/       OPC_RecordChild0, // #0 = $RHS
/*13282*/       OPC_MoveParent,
/*13283*/       OPC_RecordChild1, // #1 = $LHS
/*13284*/       OPC_CheckType, MVT::i32,
/*13286*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack())
/*13288*/       OPC_EmitInteger, MVT::i32, 14, 
/*13291*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13294*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2UXTAHrr), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (add:i32 (and:i32 rGPR:i32:$RHS, 65535:i32), rGPR:i32:$LHS) - Complexity = 27
                // Dst: (t2UXTAHrr:i32 rGPR:i32:$LHS, rGPR:i32:$RHS)
/*13305*/     0, /*End of Scope*/
/*13306*/   /*Scope*/ 54|128,1/*182*/, /*->13490*/
/*13308*/     OPC_RecordChild0, // #0 = $acc
/*13309*/     OPC_MoveChild, 1,
/*13311*/     OPC_SwitchOpcode /*2 cases */, 96,  TARGET_OPCODE(ISD::MUL),// ->13411
/*13315*/       OPC_MoveChild, 0,
/*13317*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::SRA),
/*13320*/       OPC_RecordChild0, // #1 = $a
/*13321*/       OPC_MoveChild, 1,
/*13323*/       OPC_CheckInteger, 16, 
/*13325*/       OPC_CheckType, MVT::i32,
/*13327*/       OPC_MoveParent,
/*13328*/       OPC_MoveParent,
/*13329*/       OPC_MoveChild, 1,
/*13331*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::SRA),
/*13334*/       OPC_RecordChild0, // #2 = $b
/*13335*/       OPC_MoveChild, 1,
/*13337*/       OPC_CheckInteger, 16, 
/*13339*/       OPC_CheckType, MVT::i32,
/*13341*/       OPC_MoveParent,
/*13342*/       OPC_MoveParent,
/*13343*/       OPC_MoveParent,
/*13344*/       OPC_CheckType, MVT::i32,
/*13346*/       OPC_Scope, 20, /*->13368*/ // 3 children in Scope
/*13348*/         OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*13350*/         OPC_EmitInteger, MVT::i32, 14, 
/*13353*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13356*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::SMLATT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), (sra:i32 GPR:i32:$b, 16:i32))) - Complexity = 22
                  // Dst: (SMLATT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*13368*/       /*Scope*/ 20, /*->13389*/
/*13369*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*13371*/         OPC_EmitInteger, MVT::i32, 14, 
/*13374*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13377*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2SMLATT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$acc, (mul:i32 (sra:i32 rGPR:i32:$a, 16:i32), (sra:i32 rGPR:i32:$b, 16:i32))) - Complexity = 22
                  // Dst: (t2SMLATT:i32 rGPR:i32:$a, rGPR:i32:$b, rGPR:i32:$acc)
/*13389*/       /*Scope*/ 20, /*->13410*/
/*13390*/         OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*13392*/         OPC_EmitInteger, MVT::i32, 14, 
/*13395*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13398*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::SMLATT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 GPR:i32:$b, 16:i32), (sra:i32 GPR:i32:$a, 16:i32))) - Complexity = 22
                  // Dst: (SMLATT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*13410*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 75,  TARGET_OPCODE(ISD::SRA),// ->13489
/*13414*/       OPC_MoveChild, 0,
/*13416*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::MUL),
/*13419*/       OPC_RecordChild0, // #1 = $a
/*13420*/       OPC_MoveChild, 1,
/*13422*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::SRA),
/*13425*/       OPC_RecordChild0, // #2 = $b
/*13426*/       OPC_MoveChild, 1,
/*13428*/       OPC_CheckInteger, 16, 
/*13430*/       OPC_CheckType, MVT::i32,
/*13432*/       OPC_MoveParent,
/*13433*/       OPC_MoveParent,
/*13434*/       OPC_MoveParent,
/*13435*/       OPC_MoveChild, 1,
/*13437*/       OPC_CheckInteger, 16, 
/*13439*/       OPC_CheckType, MVT::i32,
/*13441*/       OPC_MoveParent,
/*13442*/       OPC_MoveParent,
/*13443*/       OPC_CheckType, MVT::i32,
/*13445*/       OPC_Scope, 20, /*->13467*/ // 2 children in Scope
/*13447*/         OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*13449*/         OPC_EmitInteger, MVT::i32, 14, 
/*13452*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13455*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::SMLAWT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$acc, (sra:i32 (mul:i32 GPR:i32:$a, (sra:i32 GPR:i32:$b, 16:i32)), 16:i32)) - Complexity = 22
                  // Dst: (SMLAWT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*13467*/       /*Scope*/ 20, /*->13488*/
/*13468*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*13470*/         OPC_EmitInteger, MVT::i32, 14, 
/*13473*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13476*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2SMLAWT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$acc, (sra:i32 (mul:i32 rGPR:i32:$a, (sra:i32 rGPR:i32:$b, 16:i32)), 16:i32)) - Complexity = 22
                  // Dst: (t2SMLAWT:i32 rGPR:i32:$a, rGPR:i32:$b, rGPR:i32:$acc)
/*13488*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*13490*/   /*Scope*/ 73, /*->13564*/
/*13491*/     OPC_MoveChild, 0,
/*13493*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::MUL),
/*13496*/     OPC_MoveChild, 0,
/*13498*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::SRA),
/*13501*/     OPC_RecordChild0, // #0 = $a
/*13502*/     OPC_MoveChild, 1,
/*13504*/     OPC_CheckInteger, 16, 
/*13506*/     OPC_CheckType, MVT::i32,
/*13508*/     OPC_MoveParent,
/*13509*/     OPC_MoveParent,
/*13510*/     OPC_MoveChild, 1,
/*13512*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::SRA),
/*13515*/     OPC_RecordChild0, // #1 = $b
/*13516*/     OPC_MoveChild, 1,
/*13518*/     OPC_CheckInteger, 16, 
/*13520*/     OPC_CheckType, MVT::i32,
/*13522*/     OPC_MoveParent,
/*13523*/     OPC_MoveParent,
/*13524*/     OPC_MoveParent,
/*13525*/     OPC_RecordChild1, // #2 = $acc
/*13526*/     OPC_CheckType, MVT::i32,
/*13528*/     OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*13530*/     OPC_EmitInteger, MVT::i32, 14, 
/*13533*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13536*/     OPC_Scope, 12, /*->13550*/ // 2 children in Scope
/*13538*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::SMLATT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), (sra:i32 GPR:i32:$b, 16:i32)), GPR:i32:$acc) - Complexity = 22
                // Dst: (SMLATT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*13550*/     /*Scope*/ 12, /*->13563*/
/*13551*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::SMLATT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 GPR:i32:$b, 16:i32), (sra:i32 GPR:i32:$a, 16:i32)), GPR:i32:$acc) - Complexity = 22
                // Dst: (SMLATT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*13563*/     0, /*End of Scope*/
/*13564*/   /*Scope*/ 57, /*->13622*/
/*13565*/     OPC_RecordChild0, // #0 = $acc
/*13566*/     OPC_MoveChild, 1,
/*13568*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::SRA),
/*13571*/     OPC_MoveChild, 0,
/*13573*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::MUL),
/*13576*/     OPC_MoveChild, 0,
/*13578*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::SRA),
/*13581*/     OPC_RecordChild0, // #1 = $b
/*13582*/     OPC_MoveChild, 1,
/*13584*/     OPC_CheckInteger, 16, 
/*13586*/     OPC_CheckType, MVT::i32,
/*13588*/     OPC_MoveParent,
/*13589*/     OPC_MoveParent,
/*13590*/     OPC_RecordChild1, // #2 = $a
/*13591*/     OPC_MoveParent,
/*13592*/     OPC_MoveChild, 1,
/*13594*/     OPC_CheckInteger, 16, 
/*13596*/     OPC_CheckType, MVT::i32,
/*13598*/     OPC_MoveParent,
/*13599*/     OPC_MoveParent,
/*13600*/     OPC_CheckType, MVT::i32,
/*13602*/     OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*13604*/     OPC_EmitInteger, MVT::i32, 14, 
/*13607*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13610*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::SMLAWT), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 GPR:i32:$acc, (sra:i32 (mul:i32 (sra:i32 GPR:i32:$b, 16:i32), GPR:i32:$a), 16:i32)) - Complexity = 22
              // Dst: (SMLAWT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*13622*/   /*Scope*/ 108, /*->13731*/
/*13623*/     OPC_MoveChild, 0,
/*13625*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::SRA),
/*13628*/     OPC_MoveChild, 0,
/*13630*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::MUL),
/*13633*/     OPC_Scope, 47, /*->13682*/ // 2 children in Scope
/*13635*/       OPC_RecordChild0, // #0 = $a
/*13636*/       OPC_MoveChild, 1,
/*13638*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::SRA),
/*13641*/       OPC_RecordChild0, // #1 = $b
/*13642*/       OPC_MoveChild, 1,
/*13644*/       OPC_CheckInteger, 16, 
/*13646*/       OPC_CheckType, MVT::i32,
/*13648*/       OPC_MoveParent,
/*13649*/       OPC_MoveParent,
/*13650*/       OPC_MoveParent,
/*13651*/       OPC_MoveChild, 1,
/*13653*/       OPC_CheckInteger, 16, 
/*13655*/       OPC_CheckType, MVT::i32,
/*13657*/       OPC_MoveParent,
/*13658*/       OPC_MoveParent,
/*13659*/       OPC_RecordChild1, // #2 = $acc
/*13660*/       OPC_CheckType, MVT::i32,
/*13662*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*13664*/       OPC_EmitInteger, MVT::i32, 14, 
/*13667*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13670*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::SMLAWT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 GPR:i32:$a, (sra:i32 GPR:i32:$b, 16:i32)), 16:i32), GPR:i32:$acc) - Complexity = 22
                // Dst: (SMLAWT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*13682*/     /*Scope*/ 47, /*->13730*/
/*13683*/       OPC_MoveChild, 0,
/*13685*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::SRA),
/*13688*/       OPC_RecordChild0, // #0 = $b
/*13689*/       OPC_MoveChild, 1,
/*13691*/       OPC_CheckInteger, 16, 
/*13693*/       OPC_CheckType, MVT::i32,
/*13695*/       OPC_MoveParent,
/*13696*/       OPC_MoveParent,
/*13697*/       OPC_RecordChild1, // #1 = $a
/*13698*/       OPC_MoveParent,
/*13699*/       OPC_MoveChild, 1,
/*13701*/       OPC_CheckInteger, 16, 
/*13703*/       OPC_CheckType, MVT::i32,
/*13705*/       OPC_MoveParent,
/*13706*/       OPC_MoveParent,
/*13707*/       OPC_RecordChild1, // #2 = $acc
/*13708*/       OPC_CheckType, MVT::i32,
/*13710*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*13712*/       OPC_EmitInteger, MVT::i32, 14, 
/*13715*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13718*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::SMLAWT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 (sra:i32 GPR:i32:$b, 16:i32), GPR:i32:$a), 16:i32), GPR:i32:$acc) - Complexity = 22
                // Dst: (SMLAWT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*13730*/     0, /*End of Scope*/
/*13731*/   /*Scope*/ 57, /*->13789*/
/*13732*/     OPC_RecordChild0, // #0 = $acc
/*13733*/     OPC_MoveChild, 1,
/*13735*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::MUL),
/*13738*/     OPC_MoveChild, 0,
/*13740*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::SRA),
/*13743*/     OPC_RecordChild0, // #1 = $b
/*13744*/     OPC_MoveChild, 1,
/*13746*/     OPC_CheckInteger, 16, 
/*13748*/     OPC_CheckType, MVT::i32,
/*13750*/     OPC_MoveParent,
/*13751*/     OPC_MoveParent,
/*13752*/     OPC_MoveChild, 1,
/*13754*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::SRA),
/*13757*/     OPC_RecordChild0, // #2 = $a
/*13758*/     OPC_MoveChild, 1,
/*13760*/     OPC_CheckInteger, 16, 
/*13762*/     OPC_CheckType, MVT::i32,
/*13764*/     OPC_MoveParent,
/*13765*/     OPC_MoveParent,
/*13766*/     OPC_MoveParent,
/*13767*/     OPC_CheckType, MVT::i32,
/*13769*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*13771*/     OPC_EmitInteger, MVT::i32, 14, 
/*13774*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13777*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2SMLATT), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 rGPR:i32:$acc, (mul:i32 (sra:i32 rGPR:i32:$b, 16:i32), (sra:i32 rGPR:i32:$a, 16:i32))) - Complexity = 22
              // Dst: (t2SMLATT:i32 rGPR:i32:$a, rGPR:i32:$b, rGPR:i32:$acc)
/*13789*/   /*Scope*/ 73, /*->13863*/
/*13790*/     OPC_MoveChild, 0,
/*13792*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::MUL),
/*13795*/     OPC_MoveChild, 0,
/*13797*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::SRA),
/*13800*/     OPC_RecordChild0, // #0 = $a
/*13801*/     OPC_MoveChild, 1,
/*13803*/     OPC_CheckInteger, 16, 
/*13805*/     OPC_CheckType, MVT::i32,
/*13807*/     OPC_MoveParent,
/*13808*/     OPC_MoveParent,
/*13809*/     OPC_MoveChild, 1,
/*13811*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::SRA),
/*13814*/     OPC_RecordChild0, // #1 = $b
/*13815*/     OPC_MoveChild, 1,
/*13817*/     OPC_CheckInteger, 16, 
/*13819*/     OPC_CheckType, MVT::i32,
/*13821*/     OPC_MoveParent,
/*13822*/     OPC_MoveParent,
/*13823*/     OPC_MoveParent,
/*13824*/     OPC_RecordChild1, // #2 = $acc
/*13825*/     OPC_CheckType, MVT::i32,
/*13827*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*13829*/     OPC_EmitInteger, MVT::i32, 14, 
/*13832*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13835*/     OPC_Scope, 12, /*->13849*/ // 2 children in Scope
/*13837*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2SMLATT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 rGPR:i32:$a, 16:i32), (sra:i32 rGPR:i32:$b, 16:i32)), rGPR:i32:$acc) - Complexity = 22
                // Dst: (t2SMLATT:i32 rGPR:i32:$a, rGPR:i32:$b, rGPR:i32:$acc)
/*13849*/     /*Scope*/ 12, /*->13862*/
/*13850*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2SMLATT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 rGPR:i32:$b, 16:i32), (sra:i32 rGPR:i32:$a, 16:i32)), rGPR:i32:$acc) - Complexity = 22
                // Dst: (t2SMLATT:i32 rGPR:i32:$a, rGPR:i32:$b, rGPR:i32:$acc)
/*13862*/     0, /*End of Scope*/
/*13863*/   /*Scope*/ 57, /*->13921*/
/*13864*/     OPC_RecordChild0, // #0 = $acc
/*13865*/     OPC_MoveChild, 1,
/*13867*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::SRA),
/*13870*/     OPC_MoveChild, 0,
/*13872*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::MUL),
/*13875*/     OPC_MoveChild, 0,
/*13877*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::SRA),
/*13880*/     OPC_RecordChild0, // #1 = $b
/*13881*/     OPC_MoveChild, 1,
/*13883*/     OPC_CheckInteger, 16, 
/*13885*/     OPC_CheckType, MVT::i32,
/*13887*/     OPC_MoveParent,
/*13888*/     OPC_MoveParent,
/*13889*/     OPC_RecordChild1, // #2 = $a
/*13890*/     OPC_MoveParent,
/*13891*/     OPC_MoveChild, 1,
/*13893*/     OPC_CheckInteger, 16, 
/*13895*/     OPC_CheckType, MVT::i32,
/*13897*/     OPC_MoveParent,
/*13898*/     OPC_MoveParent,
/*13899*/     OPC_CheckType, MVT::i32,
/*13901*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*13903*/     OPC_EmitInteger, MVT::i32, 14, 
/*13906*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13909*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2SMLAWT), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 rGPR:i32:$acc, (sra:i32 (mul:i32 (sra:i32 rGPR:i32:$b, 16:i32), rGPR:i32:$a), 16:i32)) - Complexity = 22
              // Dst: (t2SMLAWT:i32 rGPR:i32:$a, rGPR:i32:$b, rGPR:i32:$acc)
/*13921*/   /*Scope*/ 108, /*->14030*/
/*13922*/     OPC_MoveChild, 0,
/*13924*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::SRA),
/*13927*/     OPC_MoveChild, 0,
/*13929*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::MUL),
/*13932*/     OPC_Scope, 47, /*->13981*/ // 2 children in Scope
/*13934*/       OPC_RecordChild0, // #0 = $a
/*13935*/       OPC_MoveChild, 1,
/*13937*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::SRA),
/*13940*/       OPC_RecordChild0, // #1 = $b
/*13941*/       OPC_MoveChild, 1,
/*13943*/       OPC_CheckInteger, 16, 
/*13945*/       OPC_CheckType, MVT::i32,
/*13947*/       OPC_MoveParent,
/*13948*/       OPC_MoveParent,
/*13949*/       OPC_MoveParent,
/*13950*/       OPC_MoveChild, 1,
/*13952*/       OPC_CheckInteger, 16, 
/*13954*/       OPC_CheckType, MVT::i32,
/*13956*/       OPC_MoveParent,
/*13957*/       OPC_MoveParent,
/*13958*/       OPC_RecordChild1, // #2 = $acc
/*13959*/       OPC_CheckType, MVT::i32,
/*13961*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*13963*/       OPC_EmitInteger, MVT::i32, 14, 
/*13966*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13969*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2SMLAWT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 rGPR:i32:$a, (sra:i32 rGPR:i32:$b, 16:i32)), 16:i32), rGPR:i32:$acc) - Complexity = 22
                // Dst: (t2SMLAWT:i32 rGPR:i32:$a, rGPR:i32:$b, rGPR:i32:$acc)
/*13981*/     /*Scope*/ 47, /*->14029*/
/*13982*/       OPC_MoveChild, 0,
/*13984*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::SRA),
/*13987*/       OPC_RecordChild0, // #0 = $b
/*13988*/       OPC_MoveChild, 1,
/*13990*/       OPC_CheckInteger, 16, 
/*13992*/       OPC_CheckType, MVT::i32,
/*13994*/       OPC_MoveParent,
/*13995*/       OPC_MoveParent,
/*13996*/       OPC_RecordChild1, // #1 = $a
/*13997*/       OPC_MoveParent,
/*13998*/       OPC_MoveChild, 1,
/*14000*/       OPC_CheckInteger, 16, 
/*14002*/       OPC_CheckType, MVT::i32,
/*14004*/       OPC_MoveParent,
/*14005*/       OPC_MoveParent,
/*14006*/       OPC_RecordChild1, // #2 = $acc
/*14007*/       OPC_CheckType, MVT::i32,
/*14009*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*14011*/       OPC_EmitInteger, MVT::i32, 14, 
/*14014*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14017*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2SMLAWT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 (sra:i32 rGPR:i32:$b, 16:i32), rGPR:i32:$a), 16:i32), rGPR:i32:$acc) - Complexity = 22
                // Dst: (t2SMLAWT:i32 rGPR:i32:$a, rGPR:i32:$b, rGPR:i32:$acc)
/*14029*/     0, /*End of Scope*/
/*14030*/   /*Scope*/ 118|128,1/*246*/, /*->14278*/
/*14032*/     OPC_RecordChild0, // #0 = $acc
/*14033*/     OPC_MoveChild, 1,
/*14035*/     OPC_SwitchOpcode /*2 cases */, 35|128,1/*163*/,  TARGET_OPCODE(ISD::MUL),// ->14203
/*14040*/       OPC_MoveChild, 0,
/*14042*/       OPC_SwitchOpcode /*2 cases */, 66,  TARGET_OPCODE(ISD::SIGN_EXTEND_INREG),// ->14112
/*14046*/         OPC_RecordChild0, // #1 = $a
/*14047*/         OPC_MoveChild, 1,
/*14049*/         OPC_CheckValueType, MVT::i16,
/*14051*/         OPC_MoveParent,
/*14052*/         OPC_MoveParent,
/*14053*/         OPC_MoveChild, 1,
/*14055*/         OPC_CheckOpcode, TARGET_OPCODE(ISD::SRA),
/*14058*/         OPC_RecordChild0, // #2 = $b
/*14059*/         OPC_MoveChild, 1,
/*14061*/         OPC_CheckInteger, 16, 
/*14063*/         OPC_CheckType, MVT::i32,
/*14065*/         OPC_MoveParent,
/*14066*/         OPC_MoveParent,
/*14067*/         OPC_MoveParent,
/*14068*/         OPC_Scope, 20, /*->14090*/ // 2 children in Scope
/*14070*/           OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*14072*/           OPC_EmitInteger, MVT::i32, 14, 
/*14075*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14078*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::SMLABT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sext_inreg:i32 GPR:i32:$a, i16:Other), (sra:i32 GPR:i32:$b, 16:i32))) - Complexity = 17
                    // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*14090*/         /*Scope*/ 20, /*->14111*/
/*14091*/           OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*14093*/           OPC_EmitInteger, MVT::i32, 14, 
/*14096*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14099*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2SMLABT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$acc, (mul:i32 (sext_inreg:i32 rGPR:i32:$a, i16:Other), (sra:i32 rGPR:i32:$b, 16:i32))) - Complexity = 17
                    // Dst: (t2SMLABT:i32 rGPR:i32:$a, rGPR:i32:$b, rGPR:i32:$acc)
/*14111*/         0, /*End of Scope*/
                /*SwitchOpcode*/ 87,  TARGET_OPCODE(ISD::SRA),// ->14202
/*14115*/         OPC_RecordChild0, // #1 = $a
/*14116*/         OPC_MoveChild, 1,
/*14118*/         OPC_CheckInteger, 16, 
/*14120*/         OPC_CheckType, MVT::i32,
/*14122*/         OPC_MoveParent,
/*14123*/         OPC_MoveParent,
/*14124*/         OPC_MoveChild, 1,
/*14126*/         OPC_CheckOpcode, TARGET_OPCODE(ISD::SIGN_EXTEND_INREG),
/*14129*/         OPC_RecordChild0, // #2 = $b
/*14130*/         OPC_MoveChild, 1,
/*14132*/         OPC_CheckValueType, MVT::i16,
/*14134*/         OPC_MoveParent,
/*14135*/         OPC_MoveParent,
/*14136*/         OPC_MoveParent,
/*14137*/         OPC_Scope, 20, /*->14159*/ // 3 children in Scope
/*14139*/           OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*14141*/           OPC_EmitInteger, MVT::i32, 14, 
/*14144*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14147*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::SMLATB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), (sext_inreg:i32 GPR:i32:$b, i16:Other))) - Complexity = 17
                    // Dst: (SMLATB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*14159*/         /*Scope*/ 20, /*->14180*/
/*14160*/           OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*14162*/           OPC_EmitInteger, MVT::i32, 14, 
/*14165*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14168*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2SMLATB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$acc, (mul:i32 (sra:i32 rGPR:i32:$a, 16:i32), (sext_inreg:i32 rGPR:i32:$b, i16:Other))) - Complexity = 17
                    // Dst: (t2SMLATB:i32 rGPR:i32:$a, rGPR:i32:$b, rGPR:i32:$acc)
/*14180*/         /*Scope*/ 20, /*->14201*/
/*14181*/           OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*14183*/           OPC_EmitInteger, MVT::i32, 14, 
/*14186*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14189*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::SMLABT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 GPR:i32:$b, 16:i32), (sext_inreg:i32 GPR:i32:$a, i16:Other))) - Complexity = 17
                    // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*14201*/         0, /*End of Scope*/
                0, // EndSwitchOpcode
              /*SwitchOpcode*/ 71,  TARGET_OPCODE(ISD::SRA),// ->14277
/*14206*/       OPC_MoveChild, 0,
/*14208*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::MUL),
/*14211*/       OPC_RecordChild0, // #1 = $a
/*14212*/       OPC_MoveChild, 1,
/*14214*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::SIGN_EXTEND_INREG),
/*14217*/       OPC_RecordChild0, // #2 = $b
/*14218*/       OPC_MoveChild, 1,
/*14220*/       OPC_CheckValueType, MVT::i16,
/*14222*/       OPC_MoveParent,
/*14223*/       OPC_MoveParent,
/*14224*/       OPC_MoveParent,
/*14225*/       OPC_MoveChild, 1,
/*14227*/       OPC_CheckInteger, 16, 
/*14229*/       OPC_CheckType, MVT::i32,
/*14231*/       OPC_MoveParent,
/*14232*/       OPC_MoveParent,
/*14233*/       OPC_Scope, 20, /*->14255*/ // 2 children in Scope
/*14235*/         OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*14237*/         OPC_EmitInteger, MVT::i32, 14, 
/*14240*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14243*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::SMLAWB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$acc, (sra:i32 (mul:i32 GPR:i32:$a, (sext_inreg:i32 GPR:i32:$b, i16:Other)), 16:i32)) - Complexity = 17
                  // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*14255*/       /*Scope*/ 20, /*->14276*/
/*14256*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*14258*/         OPC_EmitInteger, MVT::i32, 14, 
/*14261*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14264*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2SMLAWB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$acc, (sra:i32 (mul:i32 rGPR:i32:$a, (sext_inreg:i32 rGPR:i32:$b, i16:Other)), 16:i32)) - Complexity = 17
                  // Dst: (t2SMLAWB:i32 rGPR:i32:$a, rGPR:i32:$b, rGPR:i32:$acc)
/*14276*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*14278*/   /*Scope*/ 101, /*->14380*/
/*14279*/     OPC_MoveChild, 0,
/*14281*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::MUL),
/*14284*/     OPC_MoveChild, 0,
/*14286*/     OPC_SwitchOpcode /*2 cases */, 43,  TARGET_OPCODE(ISD::SIGN_EXTEND_INREG),// ->14333
/*14290*/       OPC_RecordChild0, // #0 = $a
/*14291*/       OPC_MoveChild, 1,
/*14293*/       OPC_CheckValueType, MVT::i16,
/*14295*/       OPC_MoveParent,
/*14296*/       OPC_MoveParent,
/*14297*/       OPC_MoveChild, 1,
/*14299*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::SRA),
/*14302*/       OPC_RecordChild0, // #1 = $b
/*14303*/       OPC_MoveChild, 1,
/*14305*/       OPC_CheckInteger, 16, 
/*14307*/       OPC_CheckType, MVT::i32,
/*14309*/       OPC_MoveParent,
/*14310*/       OPC_MoveParent,
/*14311*/       OPC_MoveParent,
/*14312*/       OPC_RecordChild1, // #2 = $acc
/*14313*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*14315*/       OPC_EmitInteger, MVT::i32, 14, 
/*14318*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14321*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::SMLABT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sext_inreg:i32 GPR:i32:$a, i16:Other), (sra:i32 GPR:i32:$b, 16:i32)), GPR:i32:$acc) - Complexity = 17
                // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
              /*SwitchOpcode*/ 43,  TARGET_OPCODE(ISD::SRA),// ->14379
/*14336*/       OPC_RecordChild0, // #0 = $b
/*14337*/       OPC_MoveChild, 1,
/*14339*/       OPC_CheckInteger, 16, 
/*14341*/       OPC_CheckType, MVT::i32,
/*14343*/       OPC_MoveParent,
/*14344*/       OPC_MoveParent,
/*14345*/       OPC_MoveChild, 1,
/*14347*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::SIGN_EXTEND_INREG),
/*14350*/       OPC_RecordChild0, // #1 = $a
/*14351*/       OPC_MoveChild, 1,
/*14353*/       OPC_CheckValueType, MVT::i16,
/*14355*/       OPC_MoveParent,
/*14356*/       OPC_MoveParent,
/*14357*/       OPC_MoveParent,
/*14358*/       OPC_RecordChild1, // #2 = $acc
/*14359*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*14361*/       OPC_EmitInteger, MVT::i32, 14, 
/*14364*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14367*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::SMLABT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 GPR:i32:$b, 16:i32), (sext_inreg:i32 GPR:i32:$a, i16:Other)), GPR:i32:$acc) - Complexity = 17
                // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
              0, // EndSwitchOpcode
/*14380*/   /*Scope*/ 53, /*->14434*/
/*14381*/     OPC_RecordChild0, // #0 = $acc
/*14382*/     OPC_MoveChild, 1,
/*14384*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::MUL),
/*14387*/     OPC_MoveChild, 0,
/*14389*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::SIGN_EXTEND_INREG),
/*14392*/     OPC_RecordChild0, // #1 = $b
/*14393*/     OPC_MoveChild, 1,
/*14395*/     OPC_CheckValueType, MVT::i16,
/*14397*/     OPC_MoveParent,
/*14398*/     OPC_MoveParent,
/*14399*/     OPC_MoveChild, 1,
/*14401*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::SRA),
/*14404*/     OPC_RecordChild0, // #2 = $a
/*14405*/     OPC_MoveChild, 1,
/*14407*/     OPC_CheckInteger, 16, 
/*14409*/     OPC_CheckType, MVT::i32,
/*14411*/     OPC_MoveParent,
/*14412*/     OPC_MoveParent,
/*14413*/     OPC_MoveParent,
/*14414*/     OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*14416*/     OPC_EmitInteger, MVT::i32, 14, 
/*14419*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14422*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::SMLATB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sext_inreg:i32 GPR:i32:$b, i16:Other), (sra:i32 GPR:i32:$a, 16:i32))) - Complexity = 17
              // Dst: (SMLATB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*14434*/   /*Scope*/ 101, /*->14536*/
/*14435*/     OPC_MoveChild, 0,
/*14437*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::MUL),
/*14440*/     OPC_MoveChild, 0,
/*14442*/     OPC_SwitchOpcode /*2 cases */, 43,  TARGET_OPCODE(ISD::SRA),// ->14489
/*14446*/       OPC_RecordChild0, // #0 = $a
/*14447*/       OPC_MoveChild, 1,
/*14449*/       OPC_CheckInteger, 16, 
/*14451*/       OPC_CheckType, MVT::i32,
/*14453*/       OPC_MoveParent,
/*14454*/       OPC_MoveParent,
/*14455*/       OPC_MoveChild, 1,
/*14457*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::SIGN_EXTEND_INREG),
/*14460*/       OPC_RecordChild0, // #1 = $b
/*14461*/       OPC_MoveChild, 1,
/*14463*/       OPC_CheckValueType, MVT::i16,
/*14465*/       OPC_MoveParent,
/*14466*/       OPC_MoveParent,
/*14467*/       OPC_MoveParent,
/*14468*/       OPC_RecordChild1, // #2 = $acc
/*14469*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*14471*/       OPC_EmitInteger, MVT::i32, 14, 
/*14474*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14477*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::SMLATB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), (sext_inreg:i32 GPR:i32:$b, i16:Other)), GPR:i32:$acc) - Complexity = 17
                // Dst: (SMLATB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
              /*SwitchOpcode*/ 43,  TARGET_OPCODE(ISD::SIGN_EXTEND_INREG),// ->14535
/*14492*/       OPC_RecordChild0, // #0 = $b
/*14493*/       OPC_MoveChild, 1,
/*14495*/       OPC_CheckValueType, MVT::i16,
/*14497*/       OPC_MoveParent,
/*14498*/       OPC_MoveParent,
/*14499*/       OPC_MoveChild, 1,
/*14501*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::SRA),
/*14504*/       OPC_RecordChild0, // #1 = $a
/*14505*/       OPC_MoveChild, 1,
/*14507*/       OPC_CheckInteger, 16, 
/*14509*/       OPC_CheckType, MVT::i32,
/*14511*/       OPC_MoveParent,
/*14512*/       OPC_MoveParent,
/*14513*/       OPC_MoveParent,
/*14514*/       OPC_RecordChild1, // #2 = $acc
/*14515*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*14517*/       OPC_EmitInteger, MVT::i32, 14, 
/*14520*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14523*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::SMLATB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sext_inreg:i32 GPR:i32:$b, i16:Other), (sra:i32 GPR:i32:$a, 16:i32)), GPR:i32:$acc) - Complexity = 17
                // Dst: (SMLATB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
              0, // EndSwitchOpcode
/*14536*/   /*Scope*/ 53, /*->14590*/
/*14537*/     OPC_RecordChild0, // #0 = $acc
/*14538*/     OPC_MoveChild, 1,
/*14540*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::SRA),
/*14543*/     OPC_MoveChild, 0,
/*14545*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::MUL),
/*14548*/     OPC_MoveChild, 0,
/*14550*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::SIGN_EXTEND_INREG),
/*14553*/     OPC_RecordChild0, // #1 = $b
/*14554*/     OPC_MoveChild, 1,
/*14556*/     OPC_CheckValueType, MVT::i16,
/*14558*/     OPC_MoveParent,
/*14559*/     OPC_MoveParent,
/*14560*/     OPC_RecordChild1, // #2 = $a
/*14561*/     OPC_MoveParent,
/*14562*/     OPC_MoveChild, 1,
/*14564*/     OPC_CheckInteger, 16, 
/*14566*/     OPC_CheckType, MVT::i32,
/*14568*/     OPC_MoveParent,
/*14569*/     OPC_MoveParent,
/*14570*/     OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*14572*/     OPC_EmitInteger, MVT::i32, 14, 
/*14575*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14578*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::SMLAWB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 GPR:i32:$acc, (sra:i32 (mul:i32 (sext_inreg:i32 GPR:i32:$b, i16:Other), GPR:i32:$a), 16:i32)) - Complexity = 17
              // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*14590*/   /*Scope*/ 100, /*->14691*/
/*14591*/     OPC_MoveChild, 0,
/*14593*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::SRA),
/*14596*/     OPC_MoveChild, 0,
/*14598*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::MUL),
/*14601*/     OPC_Scope, 43, /*->14646*/ // 2 children in Scope
/*14603*/       OPC_RecordChild0, // #0 = $a
/*14604*/       OPC_MoveChild, 1,
/*14606*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::SIGN_EXTEND_INREG),
/*14609*/       OPC_RecordChild0, // #1 = $b
/*14610*/       OPC_MoveChild, 1,
/*14612*/       OPC_CheckValueType, MVT::i16,
/*14614*/       OPC_MoveParent,
/*14615*/       OPC_MoveParent,
/*14616*/       OPC_MoveParent,
/*14617*/       OPC_MoveChild, 1,
/*14619*/       OPC_CheckInteger, 16, 
/*14621*/       OPC_CheckType, MVT::i32,
/*14623*/       OPC_MoveParent,
/*14624*/       OPC_MoveParent,
/*14625*/       OPC_RecordChild1, // #2 = $acc
/*14626*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*14628*/       OPC_EmitInteger, MVT::i32, 14, 
/*14631*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14634*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 GPR:i32:$a, (sext_inreg:i32 GPR:i32:$b, i16:Other)), 16:i32), GPR:i32:$acc) - Complexity = 17
                // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*14646*/     /*Scope*/ 43, /*->14690*/
/*14647*/       OPC_MoveChild, 0,
/*14649*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::SIGN_EXTEND_INREG),
/*14652*/       OPC_RecordChild0, // #0 = $b
/*14653*/       OPC_MoveChild, 1,
/*14655*/       OPC_CheckValueType, MVT::i16,
/*14657*/       OPC_MoveParent,
/*14658*/       OPC_MoveParent,
/*14659*/       OPC_RecordChild1, // #1 = $a
/*14660*/       OPC_MoveParent,
/*14661*/       OPC_MoveChild, 1,
/*14663*/       OPC_CheckInteger, 16, 
/*14665*/       OPC_CheckType, MVT::i32,
/*14667*/       OPC_MoveParent,
/*14668*/       OPC_MoveParent,
/*14669*/       OPC_RecordChild1, // #2 = $acc
/*14670*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*14672*/       OPC_EmitInteger, MVT::i32, 14, 
/*14675*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14678*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 (sext_inreg:i32 GPR:i32:$b, i16:Other), GPR:i32:$a), 16:i32), GPR:i32:$acc) - Complexity = 17
                // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*14690*/     0, /*End of Scope*/
/*14691*/   /*Scope*/ 53, /*->14745*/
/*14692*/     OPC_RecordChild0, // #0 = $acc
/*14693*/     OPC_MoveChild, 1,
/*14695*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::MUL),
/*14698*/     OPC_MoveChild, 0,
/*14700*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::SRA),
/*14703*/     OPC_RecordChild0, // #1 = $b
/*14704*/     OPC_MoveChild, 1,
/*14706*/     OPC_CheckInteger, 16, 
/*14708*/     OPC_CheckType, MVT::i32,
/*14710*/     OPC_MoveParent,
/*14711*/     OPC_MoveParent,
/*14712*/     OPC_MoveChild, 1,
/*14714*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::SIGN_EXTEND_INREG),
/*14717*/     OPC_RecordChild0, // #2 = $a
/*14718*/     OPC_MoveChild, 1,
/*14720*/     OPC_CheckValueType, MVT::i16,
/*14722*/     OPC_MoveParent,
/*14723*/     OPC_MoveParent,
/*14724*/     OPC_MoveParent,
/*14725*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*14727*/     OPC_EmitInteger, MVT::i32, 14, 
/*14730*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14733*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2SMLABT), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 rGPR:i32:$acc, (mul:i32 (sra:i32 rGPR:i32:$b, 16:i32), (sext_inreg:i32 rGPR:i32:$a, i16:Other))) - Complexity = 17
              // Dst: (t2SMLABT:i32 rGPR:i32:$a, rGPR:i32:$b, rGPR:i32:$acc)
/*14745*/   /*Scope*/ 101, /*->14847*/
/*14746*/     OPC_MoveChild, 0,
/*14748*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::MUL),
/*14751*/     OPC_MoveChild, 0,
/*14753*/     OPC_SwitchOpcode /*2 cases */, 43,  TARGET_OPCODE(ISD::SIGN_EXTEND_INREG),// ->14800
/*14757*/       OPC_RecordChild0, // #0 = $a
/*14758*/       OPC_MoveChild, 1,
/*14760*/       OPC_CheckValueType, MVT::i16,
/*14762*/       OPC_MoveParent,
/*14763*/       OPC_MoveParent,
/*14764*/       OPC_MoveChild, 1,
/*14766*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::SRA),
/*14769*/       OPC_RecordChild0, // #1 = $b
/*14770*/       OPC_MoveChild, 1,
/*14772*/       OPC_CheckInteger, 16, 
/*14774*/       OPC_CheckType, MVT::i32,
/*14776*/       OPC_MoveParent,
/*14777*/       OPC_MoveParent,
/*14778*/       OPC_MoveParent,
/*14779*/       OPC_RecordChild1, // #2 = $acc
/*14780*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*14782*/       OPC_EmitInteger, MVT::i32, 14, 
/*14785*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14788*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2SMLABT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sext_inreg:i32 rGPR:i32:$a, i16:Other), (sra:i32 rGPR:i32:$b, 16:i32)), rGPR:i32:$acc) - Complexity = 17
                // Dst: (t2SMLABT:i32 rGPR:i32:$a, rGPR:i32:$b, rGPR:i32:$acc)
              /*SwitchOpcode*/ 43,  TARGET_OPCODE(ISD::SRA),// ->14846
/*14803*/       OPC_RecordChild0, // #0 = $b
/*14804*/       OPC_MoveChild, 1,
/*14806*/       OPC_CheckInteger, 16, 
/*14808*/       OPC_CheckType, MVT::i32,
/*14810*/       OPC_MoveParent,
/*14811*/       OPC_MoveParent,
/*14812*/       OPC_MoveChild, 1,
/*14814*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::SIGN_EXTEND_INREG),
/*14817*/       OPC_RecordChild0, // #1 = $a
/*14818*/       OPC_MoveChild, 1,
/*14820*/       OPC_CheckValueType, MVT::i16,
/*14822*/       OPC_MoveParent,
/*14823*/       OPC_MoveParent,
/*14824*/       OPC_MoveParent,
/*14825*/       OPC_RecordChild1, // #2 = $acc
/*14826*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*14828*/       OPC_EmitInteger, MVT::i32, 14, 
/*14831*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14834*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2SMLABT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 rGPR:i32:$b, 16:i32), (sext_inreg:i32 rGPR:i32:$a, i16:Other)), rGPR:i32:$acc) - Complexity = 17
                // Dst: (t2SMLABT:i32 rGPR:i32:$a, rGPR:i32:$b, rGPR:i32:$acc)
              0, // EndSwitchOpcode
/*14847*/   /*Scope*/ 53, /*->14901*/
/*14848*/     OPC_RecordChild0, // #0 = $acc
/*14849*/     OPC_MoveChild, 1,
/*14851*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::MUL),
/*14854*/     OPC_MoveChild, 0,
/*14856*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::SIGN_EXTEND_INREG),
/*14859*/     OPC_RecordChild0, // #1 = $b
/*14860*/     OPC_MoveChild, 1,
/*14862*/     OPC_CheckValueType, MVT::i16,
/*14864*/     OPC_MoveParent,
/*14865*/     OPC_MoveParent,
/*14866*/     OPC_MoveChild, 1,
/*14868*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::SRA),
/*14871*/     OPC_RecordChild0, // #2 = $a
/*14872*/     OPC_MoveChild, 1,
/*14874*/     OPC_CheckInteger, 16, 
/*14876*/     OPC_CheckType, MVT::i32,
/*14878*/     OPC_MoveParent,
/*14879*/     OPC_MoveParent,
/*14880*/     OPC_MoveParent,
/*14881*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*14883*/     OPC_EmitInteger, MVT::i32, 14, 
/*14886*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14889*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2SMLATB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 rGPR:i32:$acc, (mul:i32 (sext_inreg:i32 rGPR:i32:$b, i16:Other), (sra:i32 rGPR:i32:$a, 16:i32))) - Complexity = 17
              // Dst: (t2SMLATB:i32 rGPR:i32:$a, rGPR:i32:$b, rGPR:i32:$acc)
/*14901*/   /*Scope*/ 101, /*->15003*/
/*14902*/     OPC_MoveChild, 0,
/*14904*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::MUL),
/*14907*/     OPC_MoveChild, 0,
/*14909*/     OPC_SwitchOpcode /*2 cases */, 43,  TARGET_OPCODE(ISD::SRA),// ->14956
/*14913*/       OPC_RecordChild0, // #0 = $a
/*14914*/       OPC_MoveChild, 1,
/*14916*/       OPC_CheckInteger, 16, 
/*14918*/       OPC_CheckType, MVT::i32,
/*14920*/       OPC_MoveParent,
/*14921*/       OPC_MoveParent,
/*14922*/       OPC_MoveChild, 1,
/*14924*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::SIGN_EXTEND_INREG),
/*14927*/       OPC_RecordChild0, // #1 = $b
/*14928*/       OPC_MoveChild, 1,
/*14930*/       OPC_CheckValueType, MVT::i16,
/*14932*/       OPC_MoveParent,
/*14933*/       OPC_MoveParent,
/*14934*/       OPC_MoveParent,
/*14935*/       OPC_RecordChild1, // #2 = $acc
/*14936*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*14938*/       OPC_EmitInteger, MVT::i32, 14, 
/*14941*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14944*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2SMLATB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 rGPR:i32:$a, 16:i32), (sext_inreg:i32 rGPR:i32:$b, i16:Other)), rGPR:i32:$acc) - Complexity = 17
                // Dst: (t2SMLATB:i32 rGPR:i32:$a, rGPR:i32:$b, rGPR:i32:$acc)
              /*SwitchOpcode*/ 43,  TARGET_OPCODE(ISD::SIGN_EXTEND_INREG),// ->15002
/*14959*/       OPC_RecordChild0, // #0 = $b
/*14960*/       OPC_MoveChild, 1,
/*14962*/       OPC_CheckValueType, MVT::i16,
/*14964*/       OPC_MoveParent,
/*14965*/       OPC_MoveParent,
/*14966*/       OPC_MoveChild, 1,
/*14968*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::SRA),
/*14971*/       OPC_RecordChild0, // #1 = $a
/*14972*/       OPC_MoveChild, 1,
/*14974*/       OPC_CheckInteger, 16, 
/*14976*/       OPC_CheckType, MVT::i32,
/*14978*/       OPC_MoveParent,
/*14979*/       OPC_MoveParent,
/*14980*/       OPC_MoveParent,
/*14981*/       OPC_RecordChild1, // #2 = $acc
/*14982*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*14984*/       OPC_EmitInteger, MVT::i32, 14, 
/*14987*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14990*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2SMLATB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sext_inreg:i32 rGPR:i32:$b, i16:Other), (sra:i32 rGPR:i32:$a, 16:i32)), rGPR:i32:$acc) - Complexity = 17
                // Dst: (t2SMLATB:i32 rGPR:i32:$a, rGPR:i32:$b, rGPR:i32:$acc)
              0, // EndSwitchOpcode
/*15003*/   /*Scope*/ 53, /*->15057*/
/*15004*/     OPC_RecordChild0, // #0 = $acc
/*15005*/     OPC_MoveChild, 1,
/*15007*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::SRA),
/*15010*/     OPC_MoveChild, 0,
/*15012*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::MUL),
/*15015*/     OPC_MoveChild, 0,
/*15017*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::SIGN_EXTEND_INREG),
/*15020*/     OPC_RecordChild0, // #1 = $b
/*15021*/     OPC_MoveChild, 1,
/*15023*/     OPC_CheckValueType, MVT::i16,
/*15025*/     OPC_MoveParent,
/*15026*/     OPC_MoveParent,
/*15027*/     OPC_RecordChild1, // #2 = $a
/*15028*/     OPC_MoveParent,
/*15029*/     OPC_MoveChild, 1,
/*15031*/     OPC_CheckInteger, 16, 
/*15033*/     OPC_CheckType, MVT::i32,
/*15035*/     OPC_MoveParent,
/*15036*/     OPC_MoveParent,
/*15037*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*15039*/     OPC_EmitInteger, MVT::i32, 14, 
/*15042*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15045*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2SMLAWB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 rGPR:i32:$acc, (sra:i32 (mul:i32 (sext_inreg:i32 rGPR:i32:$b, i16:Other), rGPR:i32:$a), 16:i32)) - Complexity = 17
              // Dst: (t2SMLAWB:i32 rGPR:i32:$a, rGPR:i32:$b, rGPR:i32:$acc)
/*15057*/   /*Scope*/ 100, /*->15158*/
/*15058*/     OPC_MoveChild, 0,
/*15060*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::SRA),
/*15063*/     OPC_MoveChild, 0,
/*15065*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::MUL),
/*15068*/     OPC_Scope, 43, /*->15113*/ // 2 children in Scope
/*15070*/       OPC_RecordChild0, // #0 = $a
/*15071*/       OPC_MoveChild, 1,
/*15073*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::SIGN_EXTEND_INREG),
/*15076*/       OPC_RecordChild0, // #1 = $b
/*15077*/       OPC_MoveChild, 1,
/*15079*/       OPC_CheckValueType, MVT::i16,
/*15081*/       OPC_MoveParent,
/*15082*/       OPC_MoveParent,
/*15083*/       OPC_MoveParent,
/*15084*/       OPC_MoveChild, 1,
/*15086*/       OPC_CheckInteger, 16, 
/*15088*/       OPC_CheckType, MVT::i32,
/*15090*/       OPC_MoveParent,
/*15091*/       OPC_MoveParent,
/*15092*/       OPC_RecordChild1, // #2 = $acc
/*15093*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*15095*/       OPC_EmitInteger, MVT::i32, 14, 
/*15098*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15101*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 rGPR:i32:$a, (sext_inreg:i32 rGPR:i32:$b, i16:Other)), 16:i32), rGPR:i32:$acc) - Complexity = 17
                // Dst: (t2SMLAWB:i32 rGPR:i32:$a, rGPR:i32:$b, rGPR:i32:$acc)
/*15113*/     /*Scope*/ 43, /*->15157*/
/*15114*/       OPC_MoveChild, 0,
/*15116*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::SIGN_EXTEND_INREG),
/*15119*/       OPC_RecordChild0, // #0 = $b
/*15120*/       OPC_MoveChild, 1,
/*15122*/       OPC_CheckValueType, MVT::i16,
/*15124*/       OPC_MoveParent,
/*15125*/       OPC_MoveParent,
/*15126*/       OPC_RecordChild1, // #1 = $a
/*15127*/       OPC_MoveParent,
/*15128*/       OPC_MoveChild, 1,
/*15130*/       OPC_CheckInteger, 16, 
/*15132*/       OPC_CheckType, MVT::i32,
/*15134*/       OPC_MoveParent,
/*15135*/       OPC_MoveParent,
/*15136*/       OPC_RecordChild1, // #2 = $acc
/*15137*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*15139*/       OPC_EmitInteger, MVT::i32, 14, 
/*15142*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15145*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 (sext_inreg:i32 rGPR:i32:$b, i16:Other), rGPR:i32:$a), 16:i32), rGPR:i32:$acc) - Complexity = 17
                // Dst: (t2SMLAWB:i32 rGPR:i32:$a, rGPR:i32:$b, rGPR:i32:$acc)
/*15157*/     0, /*End of Scope*/
/*15158*/   /*Scope*/ 5|128,2/*261*/, /*->15421*/
/*15160*/     OPC_RecordChild0, // #0 = $a
/*15161*/     OPC_Scope, 31, /*->15194*/ // 4 children in Scope
/*15163*/       OPC_RecordChild1, // #1 = $b
/*15164*/       OPC_CheckType, MVT::i32,
/*15166*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*15168*/       OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectShifterOperandReg:$b #2 #3 #4
/*15171*/       OPC_EmitInteger, MVT::i32, 14, 
/*15174*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15177*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15180*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::ADDrs), 0,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                // Src: (add:i32 GPR:i32:$a, so_reg:i32:$b) - Complexity = 15
                // Dst: (ADDrs:i32 GPR:i32:$a, so_reg:i32:$b)
/*15194*/     /*Scope*/ 15|128,1/*143*/, /*->15339*/
/*15196*/       OPC_MoveChild, 1,
/*15198*/       OPC_SwitchOpcode /*2 cases */, 90,  TARGET_OPCODE(ISD::MUL),// ->15292
/*15202*/         OPC_Scope, 43, /*->15247*/ // 2 children in Scope
/*15204*/           OPC_RecordChild0, // #1 = $a
/*15205*/           OPC_MoveChild, 0,
/*15207*/           OPC_CheckPredicate, 12, // Predicate_sext_16_node
/*15209*/           OPC_MoveParent,
/*15210*/           OPC_MoveChild, 1,
/*15212*/           OPC_CheckOpcode, TARGET_OPCODE(ISD::SRA),
/*15215*/           OPC_RecordChild0, // #2 = $b
/*15216*/           OPC_MoveChild, 1,
/*15218*/           OPC_CheckInteger, 16, 
/*15220*/           OPC_CheckType, MVT::i32,
/*15222*/           OPC_MoveParent,
/*15223*/           OPC_MoveParent,
/*15224*/           OPC_MoveParent,
/*15225*/           OPC_CheckType, MVT::i32,
/*15227*/           OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*15229*/           OPC_EmitInteger, MVT::i32, 14, 
/*15232*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15235*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::SMLABT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$acc, (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, (sra:i32 GPR:i32:$b, 16:i32))) - Complexity = 15
                    // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*15247*/         /*Scope*/ 43, /*->15291*/
/*15248*/           OPC_MoveChild, 0,
/*15250*/           OPC_CheckOpcode, TARGET_OPCODE(ISD::SRA),
/*15253*/           OPC_RecordChild0, // #1 = $a
/*15254*/           OPC_MoveChild, 1,
/*15256*/           OPC_CheckInteger, 16, 
/*15258*/           OPC_CheckType, MVT::i32,
/*15260*/           OPC_MoveParent,
/*15261*/           OPC_MoveParent,
/*15262*/           OPC_RecordChild1, // #2 = $b
/*15263*/           OPC_MoveChild, 1,
/*15265*/           OPC_CheckPredicate, 12, // Predicate_sext_16_node
/*15267*/           OPC_MoveParent,
/*15268*/           OPC_MoveParent,
/*15269*/           OPC_CheckType, MVT::i32,
/*15271*/           OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*15273*/           OPC_EmitInteger, MVT::i32, 14, 
/*15276*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15279*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::SMLATB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$b)) - Complexity = 15
                    // Dst: (SMLATB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*15291*/         0, /*End of Scope*/
                /*SwitchOpcode*/ 43,  TARGET_OPCODE(ISD::SRA),// ->15338
/*15295*/         OPC_MoveChild, 0,
/*15297*/         OPC_CheckOpcode, TARGET_OPCODE(ISD::MUL),
/*15300*/         OPC_RecordChild0, // #1 = $a
/*15301*/         OPC_RecordChild1, // #2 = $b
/*15302*/         OPC_MoveChild, 1,
/*15304*/         OPC_CheckPredicate, 12, // Predicate_sext_16_node
/*15306*/         OPC_MoveParent,
/*15307*/         OPC_MoveParent,
/*15308*/         OPC_MoveChild, 1,
/*15310*/         OPC_CheckInteger, 16, 
/*15312*/         OPC_CheckType, MVT::i32,
/*15314*/         OPC_MoveParent,
/*15315*/         OPC_MoveParent,
/*15316*/         OPC_CheckType, MVT::i32,
/*15318*/         OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*15320*/         OPC_EmitInteger, MVT::i32, 14, 
/*15323*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15326*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::SMLAWB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$acc, (sra:i32 (mul:i32 GPR:i32:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b), 16:i32)) - Complexity = 15
                  // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
                0, // EndSwitchOpcode
/*15339*/     /*Scope*/ 31, /*->15371*/
/*15340*/       OPC_RecordChild1, // #1 = $a
/*15341*/       OPC_CheckType, MVT::i32,
/*15343*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*15345*/       OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectShifterOperandReg:$b #2 #3 #4
/*15348*/       OPC_EmitInteger, MVT::i32, 14, 
/*15351*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15354*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15357*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::ADDrs), 0,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                // Src: (add:i32 so_reg:i32:$b, GPR:i32:$a) - Complexity = 15
                // Dst: (ADDrs:i32 GPR:i32:$a, so_reg:i32:$b)
/*15371*/     /*Scope*/ 48, /*->15420*/
/*15372*/       OPC_MoveChild, 1,
/*15374*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::MUL),
/*15377*/       OPC_MoveChild, 0,
/*15379*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::SRA),
/*15382*/       OPC_RecordChild0, // #1 = $b
/*15383*/       OPC_MoveChild, 1,
/*15385*/       OPC_CheckInteger, 16, 
/*15387*/       OPC_CheckType, MVT::i32,
/*15389*/       OPC_MoveParent,
/*15390*/       OPC_MoveParent,
/*15391*/       OPC_RecordChild1, // #2 = $a
/*15392*/       OPC_MoveChild, 1,
/*15394*/       OPC_CheckPredicate, 12, // Predicate_sext_16_node
/*15396*/       OPC_MoveParent,
/*15397*/       OPC_MoveParent,
/*15398*/       OPC_CheckType, MVT::i32,
/*15400*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*15402*/       OPC_EmitInteger, MVT::i32, 14, 
/*15405*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15408*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::SMLABT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
                // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 GPR:i32:$b, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$a)) - Complexity = 15
                // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*15420*/     0, /*End of Scope*/
/*15421*/   /*Scope*/ 97, /*->15519*/
/*15422*/     OPC_MoveChild, 0,
/*15424*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::MUL),
/*15427*/     OPC_Scope, 44, /*->15473*/ // 2 children in Scope
/*15429*/       OPC_RecordChild0, // #0 = $a
/*15430*/       OPC_MoveChild, 0,
/*15432*/       OPC_CheckPredicate, 12, // Predicate_sext_16_node
/*15434*/       OPC_MoveParent,
/*15435*/       OPC_MoveChild, 1,
/*15437*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::SRA),
/*15440*/       OPC_RecordChild0, // #1 = $b
/*15441*/       OPC_MoveChild, 1,
/*15443*/       OPC_CheckInteger, 16, 
/*15445*/       OPC_CheckType, MVT::i32,
/*15447*/       OPC_MoveParent,
/*15448*/       OPC_MoveParent,
/*15449*/       OPC_MoveParent,
/*15450*/       OPC_RecordChild1, // #2 = $acc
/*15451*/       OPC_CheckType, MVT::i32,
/*15453*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*15455*/       OPC_EmitInteger, MVT::i32, 14, 
/*15458*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15461*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::SMLABT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, (sra:i32 GPR:i32:$b, 16:i32)), GPR:i32:$acc) - Complexity = 15
                // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*15473*/     /*Scope*/ 44, /*->15518*/
/*15474*/       OPC_MoveChild, 0,
/*15476*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::SRA),
/*15479*/       OPC_RecordChild0, // #0 = $b
/*15480*/       OPC_MoveChild, 1,
/*15482*/       OPC_CheckInteger, 16, 
/*15484*/       OPC_CheckType, MVT::i32,
/*15486*/       OPC_MoveParent,
/*15487*/       OPC_MoveParent,
/*15488*/       OPC_RecordChild1, // #1 = $a
/*15489*/       OPC_MoveChild, 1,
/*15491*/       OPC_CheckPredicate, 12, // Predicate_sext_16_node
/*15493*/       OPC_MoveParent,
/*15494*/       OPC_MoveParent,
/*15495*/       OPC_RecordChild1, // #2 = $acc
/*15496*/       OPC_CheckType, MVT::i32,
/*15498*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*15500*/       OPC_EmitInteger, MVT::i32, 14, 
/*15503*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15506*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::SMLABT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 GPR:i32:$b, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$a), GPR:i32:$acc) - Complexity = 15
                // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*15518*/     0, /*End of Scope*/
/*15519*/   /*Scope*/ 49, /*->15569*/
/*15520*/     OPC_RecordChild0, // #0 = $acc
/*15521*/     OPC_MoveChild, 1,
/*15523*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::MUL),
/*15526*/     OPC_RecordChild0, // #1 = $b
/*15527*/     OPC_MoveChild, 0,
/*15529*/     OPC_CheckPredicate, 12, // Predicate_sext_16_node
/*15531*/     OPC_MoveParent,
/*15532*/     OPC_MoveChild, 1,
/*15534*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::SRA),
/*15537*/     OPC_RecordChild0, // #2 = $a
/*15538*/     OPC_MoveChild, 1,
/*15540*/     OPC_CheckInteger, 16, 
/*15542*/     OPC_CheckType, MVT::i32,
/*15544*/     OPC_MoveParent,
/*15545*/     OPC_MoveParent,
/*15546*/     OPC_MoveParent,
/*15547*/     OPC_CheckType, MVT::i32,
/*15549*/     OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*15551*/     OPC_EmitInteger, MVT::i32, 14, 
/*15554*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15557*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::SMLATB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 GPR:i32:$acc, (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$b, (sra:i32 GPR:i32:$a, 16:i32))) - Complexity = 15
              // Dst: (SMLATB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*15569*/   /*Scope*/ 97, /*->15667*/
/*15570*/     OPC_MoveChild, 0,
/*15572*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::MUL),
/*15575*/     OPC_Scope, 44, /*->15621*/ // 2 children in Scope
/*15577*/       OPC_MoveChild, 0,
/*15579*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::SRA),
/*15582*/       OPC_RecordChild0, // #0 = $a
/*15583*/       OPC_MoveChild, 1,
/*15585*/       OPC_CheckInteger, 16, 
/*15587*/       OPC_CheckType, MVT::i32,
/*15589*/       OPC_MoveParent,
/*15590*/       OPC_MoveParent,
/*15591*/       OPC_RecordChild1, // #1 = $b
/*15592*/       OPC_MoveChild, 1,
/*15594*/       OPC_CheckPredicate, 12, // Predicate_sext_16_node
/*15596*/       OPC_MoveParent,
/*15597*/       OPC_MoveParent,
/*15598*/       OPC_RecordChild1, // #2 = $acc
/*15599*/       OPC_CheckType, MVT::i32,
/*15601*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*15603*/       OPC_EmitInteger, MVT::i32, 14, 
/*15606*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15609*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::SMLATB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$b), GPR:i32:$acc) - Complexity = 15
                // Dst: (SMLATB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*15621*/     /*Scope*/ 44, /*->15666*/
/*15622*/       OPC_RecordChild0, // #0 = $b
/*15623*/       OPC_MoveChild, 0,
/*15625*/       OPC_CheckPredicate, 12, // Predicate_sext_16_node
/*15627*/       OPC_MoveParent,
/*15628*/       OPC_MoveChild, 1,
/*15630*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::SRA),
/*15633*/       OPC_RecordChild0, // #1 = $a
/*15634*/       OPC_MoveChild, 1,
/*15636*/       OPC_CheckInteger, 16, 
/*15638*/       OPC_CheckType, MVT::i32,
/*15640*/       OPC_MoveParent,
/*15641*/       OPC_MoveParent,
/*15642*/       OPC_MoveParent,
/*15643*/       OPC_RecordChild1, // #2 = $acc
/*15644*/       OPC_CheckType, MVT::i32,
/*15646*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*15648*/       OPC_EmitInteger, MVT::i32, 14, 
/*15651*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15654*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::SMLATB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$b, (sra:i32 GPR:i32:$a, 16:i32)), GPR:i32:$acc) - Complexity = 15
                // Dst: (SMLATB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*15666*/     0, /*End of Scope*/
/*15667*/   /*Scope*/ 49, /*->15717*/
/*15668*/     OPC_RecordChild0, // #0 = $acc
/*15669*/     OPC_MoveChild, 1,
/*15671*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::SRA),
/*15674*/     OPC_MoveChild, 0,
/*15676*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::MUL),
/*15679*/     OPC_RecordChild0, // #1 = $b
/*15680*/     OPC_MoveChild, 0,
/*15682*/     OPC_CheckPredicate, 12, // Predicate_sext_16_node
/*15684*/     OPC_MoveParent,
/*15685*/     OPC_RecordChild1, // #2 = $a
/*15686*/     OPC_MoveParent,
/*15687*/     OPC_MoveChild, 1,
/*15689*/     OPC_CheckInteger, 16, 
/*15691*/     OPC_CheckType, MVT::i32,
/*15693*/     OPC_MoveParent,
/*15694*/     OPC_MoveParent,
/*15695*/     OPC_CheckType, MVT::i32,
/*15697*/     OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*15699*/     OPC_EmitInteger, MVT::i32, 14, 
/*15702*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15705*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::SMLAWB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 GPR:i32:$acc, (sra:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$b, GPR:i32:$a), 16:i32)) - Complexity = 15
              // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*15717*/   /*Scope*/ 91, /*->15809*/
/*15718*/     OPC_MoveChild, 0,
/*15720*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::SRA),
/*15723*/     OPC_MoveChild, 0,
/*15725*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::MUL),
/*15728*/     OPC_RecordChild0, // #0 = $a
/*15729*/     OPC_Scope, 38, /*->15769*/ // 2 children in Scope
/*15731*/       OPC_RecordChild1, // #1 = $b
/*15732*/       OPC_MoveChild, 1,
/*15734*/       OPC_CheckPredicate, 12, // Predicate_sext_16_node
/*15736*/       OPC_MoveParent,
/*15737*/       OPC_MoveParent,
/*15738*/       OPC_MoveChild, 1,
/*15740*/       OPC_CheckInteger, 16, 
/*15742*/       OPC_CheckType, MVT::i32,
/*15744*/       OPC_MoveParent,
/*15745*/       OPC_MoveParent,
/*15746*/       OPC_RecordChild1, // #2 = $acc
/*15747*/       OPC_CheckType, MVT::i32,
/*15749*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*15751*/       OPC_EmitInteger, MVT::i32, 14, 
/*15754*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15757*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 GPR:i32:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b), 16:i32), GPR:i32:$acc) - Complexity = 15
                // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*15769*/     /*Scope*/ 38, /*->15808*/
/*15770*/       OPC_MoveChild, 0,
/*15772*/       OPC_CheckPredicate, 12, // Predicate_sext_16_node
/*15774*/       OPC_MoveParent,
/*15775*/       OPC_RecordChild1, // #1 = $a
/*15776*/       OPC_MoveParent,
/*15777*/       OPC_MoveChild, 1,
/*15779*/       OPC_CheckInteger, 16, 
/*15781*/       OPC_CheckType, MVT::i32,
/*15783*/       OPC_MoveParent,
/*15784*/       OPC_MoveParent,
/*15785*/       OPC_RecordChild1, // #2 = $acc
/*15786*/       OPC_CheckType, MVT::i32,
/*15788*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*15790*/       OPC_EmitInteger, MVT::i32, 14, 
/*15793*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15796*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$b, GPR:i32:$a), 16:i32), GPR:i32:$acc) - Complexity = 15
                // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*15808*/     0, /*End of Scope*/
/*15809*/   /*Scope*/ 6|128,1/*134*/, /*->15945*/
/*15811*/     OPC_RecordChild0, // #0 = $LHS
/*15812*/     OPC_MoveChild, 1,
/*15814*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::SIGN_EXTEND_INREG),
/*15817*/     OPC_MoveChild, 0,
/*15819*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::ROTR),
/*15822*/     OPC_RecordChild0, // #1 = $RHS
/*15823*/     OPC_RecordChild1, // #2 = $rot
/*15824*/     OPC_MoveChild, 1,
/*15826*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*15829*/     OPC_CheckPredicate, 11, // Predicate_rot_imm
/*15831*/     OPC_CheckType, MVT::i32,
/*15833*/     OPC_MoveParent,
/*15834*/     OPC_MoveParent,
/*15835*/     OPC_MoveChild, 1,
/*15837*/     OPC_Scope, 52, /*->15891*/ // 2 children in Scope
/*15839*/       OPC_CheckValueType, MVT::i8,
/*15841*/       OPC_MoveParent,
/*15842*/       OPC_MoveParent,
/*15843*/       OPC_Scope, 22, /*->15867*/ // 2 children in Scope
/*15845*/         OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*15847*/         OPC_EmitConvertToTarget, 2,
/*15849*/         OPC_EmitInteger, MVT::i32, 14, 
/*15852*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15855*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::SXTABrr_rot), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:i32 GPR:i32:$LHS, (sext_inreg:i32 (rotr:i32 GPR:i32:$RHS, (imm:i32)<<P:Predicate_rot_imm>>:$rot), i8:Other)) - Complexity = 13
                  // Dst: (SXTABrr_rot:i32 GPR:i32:$LHS, GPR:i32:$RHS, (imm:i32):$rot)
/*15867*/       /*Scope*/ 22, /*->15890*/
/*15868*/         OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack())
/*15870*/         OPC_EmitConvertToTarget, 2,
/*15872*/         OPC_EmitInteger, MVT::i32, 14, 
/*15875*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15878*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2SXTABrr_rot), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:i32 rGPR:i32:$LHS, (sext_inreg:i32 (rotr:i32 rGPR:i32:$RHS, (imm:i32)<<P:Predicate_rot_imm>>:$rot), i8:Other)) - Complexity = 13
                  // Dst: (t2SXTABrr_rot:i32 rGPR:i32:$LHS, rGPR:i32:$RHS, (imm:i32):$rot)
/*15890*/       0, /*End of Scope*/
/*15891*/     /*Scope*/ 52, /*->15944*/
/*15892*/       OPC_CheckValueType, MVT::i16,
/*15894*/       OPC_MoveParent,
/*15895*/       OPC_MoveParent,
/*15896*/       OPC_Scope, 22, /*->15920*/ // 2 children in Scope
/*15898*/         OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*15900*/         OPC_EmitConvertToTarget, 2,
/*15902*/         OPC_EmitInteger, MVT::i32, 14, 
/*15905*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15908*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::SXTAHrr_rot), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:i32 GPR:i32:$LHS, (sext_inreg:i32 (rotr:i32 GPR:i32:$RHS, (imm:i32)<<P:Predicate_rot_imm>>:$rot), i16:Other)) - Complexity = 13
                  // Dst: (SXTAHrr_rot:i32 GPR:i32:$LHS, GPR:i32:$RHS, (imm:i32):$rot)
/*15920*/       /*Scope*/ 22, /*->15943*/
/*15921*/         OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack())
/*15923*/         OPC_EmitConvertToTarget, 2,
/*15925*/         OPC_EmitInteger, MVT::i32, 14, 
/*15928*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15931*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2SXTAHrr_rot), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:i32 rGPR:i32:$LHS, (sext_inreg:i32 (rotr:i32 rGPR:i32:$RHS, (imm:i32)<<P:Predicate_rot_imm>>:$rot), i16:Other)) - Complexity = 13
                  // Dst: (t2SXTAHrr_rot:i32 rGPR:i32:$LHS, rGPR:i32:$RHS, (imm:i32):$rot)
/*15943*/       0, /*End of Scope*/
/*15944*/     0, /*End of Scope*/
/*15945*/   /*Scope*/ 7|128,1/*135*/, /*->16082*/
/*15947*/     OPC_MoveChild, 0,
/*15949*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::SIGN_EXTEND_INREG),
/*15952*/     OPC_MoveChild, 0,
/*15954*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::ROTR),
/*15957*/     OPC_RecordChild0, // #0 = $RHS
/*15958*/     OPC_RecordChild1, // #1 = $rot
/*15959*/     OPC_MoveChild, 1,
/*15961*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*15964*/     OPC_CheckPredicate, 11, // Predicate_rot_imm
/*15966*/     OPC_CheckType, MVT::i32,
/*15968*/     OPC_MoveParent,
/*15969*/     OPC_MoveParent,
/*15970*/     OPC_MoveChild, 1,
/*15972*/     OPC_Scope, 53, /*->16027*/ // 2 children in Scope
/*15974*/       OPC_CheckValueType, MVT::i8,
/*15976*/       OPC_MoveParent,
/*15977*/       OPC_MoveParent,
/*15978*/       OPC_RecordChild1, // #2 = $LHS
/*15979*/       OPC_Scope, 22, /*->16003*/ // 2 children in Scope
/*15981*/         OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*15983*/         OPC_EmitConvertToTarget, 1,
/*15985*/         OPC_EmitInteger, MVT::i32, 14, 
/*15988*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15991*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::SXTABrr_rot), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:i32 (sext_inreg:i32 (rotr:i32 GPR:i32:$RHS, (imm:i32)<<P:Predicate_rot_imm>>:$rot), i8:Other), GPR:i32:$LHS) - Complexity = 13
                  // Dst: (SXTABrr_rot:i32 GPR:i32:$LHS, GPR:i32:$RHS, (imm:i32):$rot)
/*16003*/       /*Scope*/ 22, /*->16026*/
/*16004*/         OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack())
/*16006*/         OPC_EmitConvertToTarget, 1,
/*16008*/         OPC_EmitInteger, MVT::i32, 14, 
/*16011*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16014*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2SXTABrr_rot), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:i32 (sext_inreg:i32 (rotr:i32 rGPR:i32:$RHS, (imm:i32)<<P:Predicate_rot_imm>>:$rot), i8:Other), rGPR:i32:$LHS) - Complexity = 13
                  // Dst: (t2SXTABrr_rot:i32 rGPR:i32:$LHS, rGPR:i32:$RHS, (imm:i32):$rot)
/*16026*/       0, /*End of Scope*/
/*16027*/     /*Scope*/ 53, /*->16081*/
/*16028*/       OPC_CheckValueType, MVT::i16,
/*16030*/       OPC_MoveParent,
/*16031*/       OPC_MoveParent,
/*16032*/       OPC_RecordChild1, // #2 = $LHS
/*16033*/       OPC_Scope, 22, /*->16057*/ // 2 children in Scope
/*16035*/         OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*16037*/         OPC_EmitConvertToTarget, 1,
/*16039*/         OPC_EmitInteger, MVT::i32, 14, 
/*16042*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16045*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::SXTAHrr_rot), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:i32 (sext_inreg:i32 (rotr:i32 GPR:i32:$RHS, (imm:i32)<<P:Predicate_rot_imm>>:$rot), i16:Other), GPR:i32:$LHS) - Complexity = 13
                  // Dst: (SXTAHrr_rot:i32 GPR:i32:$LHS, GPR:i32:$RHS, (imm:i32):$rot)
/*16057*/       /*Scope*/ 22, /*->16080*/
/*16058*/         OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack())
/*16060*/         OPC_EmitConvertToTarget, 1,
/*16062*/         OPC_EmitInteger, MVT::i32, 14, 
/*16065*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16068*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2SXTAHrr_rot), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:i32 (sext_inreg:i32 (rotr:i32 rGPR:i32:$RHS, (imm:i32)<<P:Predicate_rot_imm>>:$rot), i16:Other), rGPR:i32:$LHS) - Complexity = 13
                  // Dst: (t2SXTAHrr_rot:i32 rGPR:i32:$LHS, rGPR:i32:$RHS, (imm:i32):$rot)
/*16080*/       0, /*End of Scope*/
/*16081*/     0, /*End of Scope*/
/*16082*/   /*Scope*/ 8|128,1/*136*/, /*->16220*/
/*16084*/     OPC_RecordChild0, // #0 = $acc
/*16085*/     OPC_Scope, 50, /*->16137*/ // 3 children in Scope
/*16087*/       OPC_MoveChild, 1,
/*16089*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::MUL),
/*16092*/       OPC_MoveChild, 0,
/*16094*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::SIGN_EXTEND_INREG),
/*16097*/       OPC_RecordChild0, // #1 = $a
/*16098*/       OPC_MoveChild, 1,
/*16100*/       OPC_CheckValueType, MVT::i16,
/*16102*/       OPC_MoveParent,
/*16103*/       OPC_MoveParent,
/*16104*/       OPC_MoveChild, 1,
/*16106*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::SIGN_EXTEND_INREG),
/*16109*/       OPC_RecordChild0, // #2 = $b
/*16110*/       OPC_MoveChild, 1,
/*16112*/       OPC_CheckValueType, MVT::i16,
/*16114*/       OPC_MoveParent,
/*16115*/       OPC_MoveParent,
/*16116*/       OPC_MoveParent,
/*16117*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*16119*/       OPC_EmitInteger, MVT::i32, 14, 
/*16122*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16125*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::SMLABB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sext_inreg:i32 GPR:i32:$a, i16:Other), (sext_inreg:i32 GPR:i32:$b, i16:Other))) - Complexity = 12
                // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*16137*/     /*Scope*/ 30, /*->16168*/
/*16138*/       OPC_RecordChild1, // #1 = $rhs
/*16139*/       OPC_CheckType, MVT::i32,
/*16141*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*16143*/       OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectT2ShifterOperandReg:$rhs #2 #3
/*16146*/       OPC_EmitInteger, MVT::i32, 14, 
/*16149*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16152*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16155*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2ADDrs), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                // Src: (add:i32 GPR:i32:$lhs, t2_so_reg:i32:$rhs) - Complexity = 12
                // Dst: (t2ADDrs:i32 GPR:i32:$lhs, t2_so_reg:i32:$rhs)
/*16168*/     /*Scope*/ 50, /*->16219*/
/*16169*/       OPC_MoveChild, 1,
/*16171*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::MUL),
/*16174*/       OPC_MoveChild, 0,
/*16176*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::SIGN_EXTEND_INREG),
/*16179*/       OPC_RecordChild0, // #1 = $a
/*16180*/       OPC_MoveChild, 1,
/*16182*/       OPC_CheckValueType, MVT::i16,
/*16184*/       OPC_MoveParent,
/*16185*/       OPC_MoveParent,
/*16186*/       OPC_MoveChild, 1,
/*16188*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::SIGN_EXTEND_INREG),
/*16191*/       OPC_RecordChild0, // #2 = $b
/*16192*/       OPC_MoveChild, 1,
/*16194*/       OPC_CheckValueType, MVT::i16,
/*16196*/       OPC_MoveParent,
/*16197*/       OPC_MoveParent,
/*16198*/       OPC_MoveParent,
/*16199*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*16201*/       OPC_EmitInteger, MVT::i32, 14, 
/*16204*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16207*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2SMLABB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (add:i32 rGPR:i32:$acc, (mul:i32 (sext_inreg:i32 rGPR:i32:$a, i16:Other), (sext_inreg:i32 rGPR:i32:$b, i16:Other))) - Complexity = 12
                // Dst: (t2SMLABB:i32 rGPR:i32:$a, rGPR:i32:$b, rGPR:i32:$acc)
/*16219*/     0, /*End of Scope*/
/*16220*/   /*Scope*/ 51, /*->16272*/
/*16221*/     OPC_MoveChild, 0,
/*16223*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::MUL),
/*16226*/     OPC_MoveChild, 0,
/*16228*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::SIGN_EXTEND_INREG),
/*16231*/     OPC_RecordChild0, // #0 = $a
/*16232*/     OPC_MoveChild, 1,
/*16234*/     OPC_CheckValueType, MVT::i16,
/*16236*/     OPC_MoveParent,
/*16237*/     OPC_MoveParent,
/*16238*/     OPC_MoveChild, 1,
/*16240*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::SIGN_EXTEND_INREG),
/*16243*/     OPC_RecordChild0, // #1 = $b
/*16244*/     OPC_MoveChild, 1,
/*16246*/     OPC_CheckValueType, MVT::i16,
/*16248*/     OPC_MoveParent,
/*16249*/     OPC_MoveParent,
/*16250*/     OPC_MoveParent,
/*16251*/     OPC_RecordChild1, // #2 = $acc
/*16252*/     OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*16254*/     OPC_EmitInteger, MVT::i32, 14, 
/*16257*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16260*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::SMLABB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (add:i32 (mul:i32 (sext_inreg:i32 GPR:i32:$a, i16:Other), (sext_inreg:i32 GPR:i32:$b, i16:Other)), GPR:i32:$acc) - Complexity = 12
              // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*16272*/   /*Scope*/ 31, /*->16304*/
/*16273*/     OPC_RecordChild0, // #0 = $rhs
/*16274*/     OPC_RecordChild1, // #1 = $lhs
/*16275*/     OPC_CheckType, MVT::i32,
/*16277*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*16279*/     OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectT2ShifterOperandReg:$rhs #2 #3
/*16282*/     OPC_EmitInteger, MVT::i32, 14, 
/*16285*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16288*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16291*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2ADDrs), 0,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
              // Src: (add:i32 t2_so_reg:i32:$rhs, GPR:i32:$lhs) - Complexity = 12
              // Dst: (t2ADDrs:i32 GPR:i32:$lhs, t2_so_reg:i32:$rhs)
/*16304*/   /*Scope*/ 51, /*->16356*/
/*16305*/     OPC_MoveChild, 0,
/*16307*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::MUL),
/*16310*/     OPC_MoveChild, 0,
/*16312*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::SIGN_EXTEND_INREG),
/*16315*/     OPC_RecordChild0, // #0 = $a
/*16316*/     OPC_MoveChild, 1,
/*16318*/     OPC_CheckValueType, MVT::i16,
/*16320*/     OPC_MoveParent,
/*16321*/     OPC_MoveParent,
/*16322*/     OPC_MoveChild, 1,
/*16324*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::SIGN_EXTEND_INREG),
/*16327*/     OPC_RecordChild0, // #1 = $b
/*16328*/     OPC_MoveChild, 1,
/*16330*/     OPC_CheckValueType, MVT::i16,
/*16332*/     OPC_MoveParent,
/*16333*/     OPC_MoveParent,
/*16334*/     OPC_MoveParent,
/*16335*/     OPC_RecordChild1, // #2 = $acc
/*16336*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*16338*/     OPC_EmitInteger, MVT::i32, 14, 
/*16341*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16344*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2SMLABB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (add:i32 (mul:i32 (sext_inreg:i32 rGPR:i32:$a, i16:Other), (sext_inreg:i32 rGPR:i32:$b, i16:Other)), rGPR:i32:$acc) - Complexity = 12
              // Dst: (t2SMLABB:i32 rGPR:i32:$a, rGPR:i32:$b, rGPR:i32:$acc)
/*16356*/   /*Scope*/ 87|128,1/*215*/, /*->16573*/
/*16358*/     OPC_RecordChild0, // #0 = $src1
/*16359*/     OPC_MoveChild, 1,
/*16361*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::ZERO_EXTEND),
/*16364*/     OPC_MoveChild, 0,
/*16366*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::INTRINSIC_WO_CHAIN),
/*16369*/     OPC_MoveChild, 0,
/*16371*/     OPC_Scope, 99, /*->16472*/ // 2 children in Scope
/*16373*/       OPC_CheckInteger, 4, 
/*16375*/       OPC_MoveParent,
/*16376*/       OPC_RecordChild1, // #1 = $src2
/*16377*/       OPC_SwitchType /*3 cases */, 29,  MVT::v8i8,// ->16409
/*16380*/         OPC_CheckChild1Type, MVT::v8i8,
/*16382*/         OPC_RecordChild2, // #2 = $src3
/*16383*/         OPC_CheckChild2Type, MVT::v8i8,
/*16385*/         OPC_MoveParent,
/*16386*/         OPC_MoveParent,
/*16387*/         OPC_CheckType, MVT::v8i16,
/*16389*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16391*/         OPC_EmitInteger, MVT::i32, 14, 
/*16394*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16397*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VABALsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (zext:v8i16 (intrinsic_wo_chain:v8i8 4:iPTR, DPR:v8i8:$src2, DPR:v8i8:$src3))) - Complexity = 14
                  // Dst: (VABALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$src2, DPR:v8i8:$src3)
                /*SwitchType*/ 29,  MVT::v4i16,// ->16440
/*16411*/         OPC_CheckChild1Type, MVT::v4i16,
/*16413*/         OPC_RecordChild2, // #2 = $src3
/*16414*/         OPC_CheckChild2Type, MVT::v4i16,
/*16416*/         OPC_MoveParent,
/*16417*/         OPC_MoveParent,
/*16418*/         OPC_CheckType, MVT::v4i32,
/*16420*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16422*/         OPC_EmitInteger, MVT::i32, 14, 
/*16425*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16428*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VABALsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (zext:v4i32 (intrinsic_wo_chain:v4i16 4:iPTR, DPR:v4i16:$src2, DPR:v4i16:$src3))) - Complexity = 14
                  // Dst: (VABALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$src2, DPR:v4i16:$src3)
                /*SwitchType*/ 29,  MVT::v2i32,// ->16471
/*16442*/         OPC_CheckChild1Type, MVT::v2i32,
/*16444*/         OPC_RecordChild2, // #2 = $src3
/*16445*/         OPC_CheckChild2Type, MVT::v2i32,
/*16447*/         OPC_MoveParent,
/*16448*/         OPC_MoveParent,
/*16449*/         OPC_CheckType, MVT::v2i64,
/*16451*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16453*/         OPC_EmitInteger, MVT::i32, 14, 
/*16456*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16459*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VABALsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (zext:v2i64 (intrinsic_wo_chain:v2i32 4:iPTR, DPR:v2i32:$src2, DPR:v2i32:$src3))) - Complexity = 14
                  // Dst: (VABALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$src2, DPR:v2i32:$src3)
                0, // EndSwitchType
/*16472*/     /*Scope*/ 99, /*->16572*/
/*16473*/       OPC_CheckInteger, 5, 
/*16475*/       OPC_MoveParent,
/*16476*/       OPC_RecordChild1, // #1 = $src2
/*16477*/       OPC_SwitchType /*3 cases */, 29,  MVT::v8i8,// ->16509
/*16480*/         OPC_CheckChild1Type, MVT::v8i8,
/*16482*/         OPC_RecordChild2, // #2 = $src3
/*16483*/         OPC_CheckChild2Type, MVT::v8i8,
/*16485*/         OPC_MoveParent,
/*16486*/         OPC_MoveParent,
/*16487*/         OPC_CheckType, MVT::v8i16,
/*16489*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16491*/         OPC_EmitInteger, MVT::i32, 14, 
/*16494*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16497*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VABALuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (zext:v8i16 (intrinsic_wo_chain:v8i8 5:iPTR, DPR:v8i8:$src2, DPR:v8i8:$src3))) - Complexity = 14
                  // Dst: (VABALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$src2, DPR:v8i8:$src3)
                /*SwitchType*/ 29,  MVT::v4i16,// ->16540
/*16511*/         OPC_CheckChild1Type, MVT::v4i16,
/*16513*/         OPC_RecordChild2, // #2 = $src3
/*16514*/         OPC_CheckChild2Type, MVT::v4i16,
/*16516*/         OPC_MoveParent,
/*16517*/         OPC_MoveParent,
/*16518*/         OPC_CheckType, MVT::v4i32,
/*16520*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16522*/         OPC_EmitInteger, MVT::i32, 14, 
/*16525*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16528*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VABALuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (zext:v4i32 (intrinsic_wo_chain:v4i16 5:iPTR, DPR:v4i16:$src2, DPR:v4i16:$src3))) - Complexity = 14
                  // Dst: (VABALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$src2, DPR:v4i16:$src3)
                /*SwitchType*/ 29,  MVT::v2i32,// ->16571
/*16542*/         OPC_CheckChild1Type, MVT::v2i32,
/*16544*/         OPC_RecordChild2, // #2 = $src3
/*16545*/         OPC_CheckChild2Type, MVT::v2i32,
/*16547*/         OPC_MoveParent,
/*16548*/         OPC_MoveParent,
/*16549*/         OPC_CheckType, MVT::v2i64,
/*16551*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16553*/         OPC_EmitInteger, MVT::i32, 14, 
/*16556*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16559*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VABALuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (zext:v2i64 (intrinsic_wo_chain:v2i32 5:iPTR, DPR:v2i32:$src2, DPR:v2i32:$src3))) - Complexity = 14
                  // Dst: (VABALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$src2, DPR:v2i32:$src3)
                0, // EndSwitchType
/*16572*/     0, /*End of Scope*/
/*16573*/   /*Scope*/ 92|128,1/*220*/, /*->16795*/
/*16575*/     OPC_MoveChild, 0,
/*16577*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::ZERO_EXTEND),
/*16580*/     OPC_MoveChild, 0,
/*16582*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::INTRINSIC_WO_CHAIN),
/*16585*/     OPC_MoveChild, 0,
/*16587*/     OPC_Scope, 102, /*->16691*/ // 2 children in Scope
/*16589*/       OPC_CheckInteger, 4, 
/*16591*/       OPC_MoveParent,
/*16592*/       OPC_RecordChild1, // #0 = $src2
/*16593*/       OPC_SwitchType /*3 cases */, 30,  MVT::v8i8,// ->16626
/*16596*/         OPC_CheckChild1Type, MVT::v8i8,
/*16598*/         OPC_RecordChild2, // #1 = $src3
/*16599*/         OPC_CheckChild2Type, MVT::v8i8,
/*16601*/         OPC_MoveParent,
/*16602*/         OPC_MoveParent,
/*16603*/         OPC_RecordChild1, // #2 = $src1
/*16604*/         OPC_CheckType, MVT::v8i16,
/*16606*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16608*/         OPC_EmitInteger, MVT::i32, 14, 
/*16611*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16614*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VABALsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i16 (zext:v8i16 (intrinsic_wo_chain:v8i8 4:iPTR, DPR:v8i8:$src2, DPR:v8i8:$src3)), QPR:v8i16:$src1) - Complexity = 14
                  // Dst: (VABALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$src2, DPR:v8i8:$src3)
                /*SwitchType*/ 30,  MVT::v4i16,// ->16658
/*16628*/         OPC_CheckChild1Type, MVT::v4i16,
/*16630*/         OPC_RecordChild2, // #1 = $src3
/*16631*/         OPC_CheckChild2Type, MVT::v4i16,
/*16633*/         OPC_MoveParent,
/*16634*/         OPC_MoveParent,
/*16635*/         OPC_RecordChild1, // #2 = $src1
/*16636*/         OPC_CheckType, MVT::v4i32,
/*16638*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16640*/         OPC_EmitInteger, MVT::i32, 14, 
/*16643*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16646*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VABALsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i32 (zext:v4i32 (intrinsic_wo_chain:v4i16 4:iPTR, DPR:v4i16:$src2, DPR:v4i16:$src3)), QPR:v4i32:$src1) - Complexity = 14
                  // Dst: (VABALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$src2, DPR:v4i16:$src3)
                /*SwitchType*/ 30,  MVT::v2i32,// ->16690
/*16660*/         OPC_CheckChild1Type, MVT::v2i32,
/*16662*/         OPC_RecordChild2, // #1 = $src3
/*16663*/         OPC_CheckChild2Type, MVT::v2i32,
/*16665*/         OPC_MoveParent,
/*16666*/         OPC_MoveParent,
/*16667*/         OPC_RecordChild1, // #2 = $src1
/*16668*/         OPC_CheckType, MVT::v2i64,
/*16670*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16672*/         OPC_EmitInteger, MVT::i32, 14, 
/*16675*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16678*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VABALsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v2i64 (zext:v2i64 (intrinsic_wo_chain:v2i32 4:iPTR, DPR:v2i32:$src2, DPR:v2i32:$src3)), QPR:v2i64:$src1) - Complexity = 14
                  // Dst: (VABALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$src2, DPR:v2i32:$src3)
                0, // EndSwitchType
/*16691*/     /*Scope*/ 102, /*->16794*/
/*16692*/       OPC_CheckInteger, 5, 
/*16694*/       OPC_MoveParent,
/*16695*/       OPC_RecordChild1, // #0 = $src2
/*16696*/       OPC_SwitchType /*3 cases */, 30,  MVT::v8i8,// ->16729
/*16699*/         OPC_CheckChild1Type, MVT::v8i8,
/*16701*/         OPC_RecordChild2, // #1 = $src3
/*16702*/         OPC_CheckChild2Type, MVT::v8i8,
/*16704*/         OPC_MoveParent,
/*16705*/         OPC_MoveParent,
/*16706*/         OPC_RecordChild1, // #2 = $src1
/*16707*/         OPC_CheckType, MVT::v8i16,
/*16709*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16711*/         OPC_EmitInteger, MVT::i32, 14, 
/*16714*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16717*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VABALuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i16 (zext:v8i16 (intrinsic_wo_chain:v8i8 5:iPTR, DPR:v8i8:$src2, DPR:v8i8:$src3)), QPR:v8i16:$src1) - Complexity = 14
                  // Dst: (VABALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$src2, DPR:v8i8:$src3)
                /*SwitchType*/ 30,  MVT::v4i16,// ->16761
/*16731*/         OPC_CheckChild1Type, MVT::v4i16,
/*16733*/         OPC_RecordChild2, // #1 = $src3
/*16734*/         OPC_CheckChild2Type, MVT::v4i16,
/*16736*/         OPC_MoveParent,
/*16737*/         OPC_MoveParent,
/*16738*/         OPC_RecordChild1, // #2 = $src1
/*16739*/         OPC_CheckType, MVT::v4i32,
/*16741*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16743*/         OPC_EmitInteger, MVT::i32, 14, 
/*16746*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16749*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VABALuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i32 (zext:v4i32 (intrinsic_wo_chain:v4i16 5:iPTR, DPR:v4i16:$src2, DPR:v4i16:$src3)), QPR:v4i32:$src1) - Complexity = 14
                  // Dst: (VABALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$src2, DPR:v4i16:$src3)
                /*SwitchType*/ 30,  MVT::v2i32,// ->16793
/*16763*/         OPC_CheckChild1Type, MVT::v2i32,
/*16765*/         OPC_RecordChild2, // #1 = $src3
/*16766*/         OPC_CheckChild2Type, MVT::v2i32,
/*16768*/         OPC_MoveParent,
/*16769*/         OPC_MoveParent,
/*16770*/         OPC_RecordChild1, // #2 = $src1
/*16771*/         OPC_CheckType, MVT::v2i64,
/*16773*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16775*/         OPC_EmitInteger, MVT::i32, 14, 
/*16778*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16781*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VABALuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v2i64 (zext:v2i64 (intrinsic_wo_chain:v2i32 5:iPTR, DPR:v2i32:$src2, DPR:v2i32:$src3)), QPR:v2i64:$src1) - Complexity = 14
                  // Dst: (VABALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$src2, DPR:v2i32:$src3)
                0, // EndSwitchType
/*16794*/     0, /*End of Scope*/
/*16795*/   /*Scope*/ 2|128,3/*386*/, /*->17183*/
/*16797*/     OPC_RecordChild0, // #0 = $src1
/*16798*/     OPC_MoveChild, 1,
/*16800*/     OPC_SwitchOpcode /*3 cases */, 57|128,1/*185*/,  TARGET_OPCODE(ISD::MUL),// ->16990
/*16805*/       OPC_Scope, 9|128,1/*137*/, /*->16945*/ // 2 children in Scope
/*16808*/         OPC_RecordChild0, // #1 = $src2
/*16809*/         OPC_MoveChild, 1,
/*16811*/         OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VDUPLANE),
/*16814*/         OPC_RecordChild0, // #2 = $src3
/*16815*/         OPC_Scope, 63, /*->16880*/ // 2 children in Scope
/*16817*/           OPC_CheckChild0Type, MVT::v4i16,
/*16819*/           OPC_RecordChild1, // #3 = $lane
/*16820*/           OPC_MoveChild, 1,
/*16822*/           OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*16825*/           OPC_MoveParent,
/*16826*/           OPC_MoveParent,
/*16827*/           OPC_MoveParent,
/*16828*/           OPC_SwitchType /*2 cases */, 23,  MVT::v4i16,// ->16854
/*16831*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16833*/             OPC_EmitConvertToTarget, 3,
/*16835*/             OPC_EmitInteger, MVT::i32, 14, 
/*16838*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16841*/             OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMLAslv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (add:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$src2, (NEONvduplane:v4i16 DPR_8:v4i16:$src3, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$src2, DPR_8:v4i16:$src3, (imm:i32):$lane)
                    /*SwitchType*/ 23,  MVT::v8i16,// ->16879
/*16856*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16858*/             OPC_EmitConvertToTarget, 3,
/*16860*/             OPC_EmitInteger, MVT::i32, 14, 
/*16863*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16866*/             OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMLAslv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$src2, (NEONvduplane:v8i16 DPR_8:v4i16:$src3, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, DPR_8:v4i16:$src3, (imm:i32):$lane)
                    0, // EndSwitchType
/*16880*/         /*Scope*/ 63, /*->16944*/
/*16881*/           OPC_CheckChild0Type, MVT::v2i32,
/*16883*/           OPC_RecordChild1, // #3 = $lane
/*16884*/           OPC_MoveChild, 1,
/*16886*/           OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*16889*/           OPC_MoveParent,
/*16890*/           OPC_MoveParent,
/*16891*/           OPC_MoveParent,
/*16892*/           OPC_SwitchType /*2 cases */, 23,  MVT::v2i32,// ->16918
/*16895*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16897*/             OPC_EmitConvertToTarget, 3,
/*16899*/             OPC_EmitInteger, MVT::i32, 14, 
/*16902*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16905*/             OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMLAslv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (add:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$src2, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$src3, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$src2, DPR_VFP2:v2i32:$src3, (imm:i32):$lane)
                    /*SwitchType*/ 23,  MVT::v4i32,// ->16943
/*16920*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16922*/             OPC_EmitConvertToTarget, 3,
/*16924*/             OPC_EmitInteger, MVT::i32, 14, 
/*16927*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16930*/             OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMLAslv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$src2, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$src3, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, DPR_VFP2:v2i32:$src3, (imm:i32):$lane)
                    0, // EndSwitchType
/*16944*/         0, /*End of Scope*/
/*16945*/       /*Scope*/ 43, /*->16989*/
/*16946*/         OPC_MoveChild, 0,
/*16948*/         OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VDUPLANE),
/*16951*/         OPC_RecordChild0, // #1 = $src3
/*16952*/         OPC_CheckChild0Type, MVT::v4i16,
/*16954*/         OPC_RecordChild1, // #2 = $lane
/*16955*/         OPC_MoveChild, 1,
/*16957*/         OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*16960*/         OPC_MoveParent,
/*16961*/         OPC_MoveParent,
/*16962*/         OPC_RecordChild1, // #3 = $src2
/*16963*/         OPC_MoveParent,
/*16964*/         OPC_CheckType, MVT::v4i16,
/*16966*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16968*/         OPC_EmitConvertToTarget, 2,
/*16970*/         OPC_EmitInteger, MVT::i32, 14, 
/*16973*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16976*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMLAslv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$src3, (imm:i32):$lane), DPR:v4i16:$src2)) - Complexity = 12
                  // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$src2, DPR_8:v4i16:$src3, (imm:i32):$lane)
/*16989*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 93,  TARGET_OPCODE(ARMISD::VMULLs),// ->17086
/*16993*/       OPC_RecordChild0, // #1 = $src2
/*16994*/       OPC_Scope, 44, /*->17040*/ // 2 children in Scope
/*16996*/         OPC_CheckChild0Type, MVT::v4i16,
/*16998*/         OPC_MoveChild, 1,
/*17000*/         OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VDUPLANE),
/*17003*/         OPC_RecordChild0, // #2 = $src3
/*17004*/         OPC_CheckChild0Type, MVT::v4i16,
/*17006*/         OPC_RecordChild1, // #3 = $lane
/*17007*/         OPC_MoveChild, 1,
/*17009*/         OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*17012*/         OPC_MoveParent,
/*17013*/         OPC_MoveParent,
/*17014*/         OPC_MoveParent,
/*17015*/         OPC_CheckType, MVT::v4i32,
/*17017*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*17019*/         OPC_EmitConvertToTarget, 3,
/*17021*/         OPC_EmitInteger, MVT::i32, 14, 
/*17024*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17027*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMLALslsv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$src2, (NEONvduplane:v4i16 DPR_8:v4i16:$src3, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLALslsv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$src2, DPR_8:v4i16:$src3, (imm:i32):$lane)
/*17040*/       /*Scope*/ 44, /*->17085*/
/*17041*/         OPC_CheckChild0Type, MVT::v2i32,
/*17043*/         OPC_MoveChild, 1,
/*17045*/         OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VDUPLANE),
/*17048*/         OPC_RecordChild0, // #2 = $src3
/*17049*/         OPC_CheckChild0Type, MVT::v2i32,
/*17051*/         OPC_RecordChild1, // #3 = $lane
/*17052*/         OPC_MoveChild, 1,
/*17054*/         OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*17057*/         OPC_MoveParent,
/*17058*/         OPC_MoveParent,
/*17059*/         OPC_MoveParent,
/*17060*/         OPC_CheckType, MVT::v2i64,
/*17062*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*17064*/         OPC_EmitConvertToTarget, 3,
/*17066*/         OPC_EmitInteger, MVT::i32, 14, 
/*17069*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17072*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMLALslsv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$src2, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$src3, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLALslsv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$src2, DPR_VFP2:v2i32:$src3, (imm:i32):$lane)
/*17085*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 93,  TARGET_OPCODE(ARMISD::VMULLu),// ->17182
/*17089*/       OPC_RecordChild0, // #1 = $src2
/*17090*/       OPC_Scope, 44, /*->17136*/ // 2 children in Scope
/*17092*/         OPC_CheckChild0Type, MVT::v4i16,
/*17094*/         OPC_MoveChild, 1,
/*17096*/         OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VDUPLANE),
/*17099*/         OPC_RecordChild0, // #2 = $src3
/*17100*/         OPC_CheckChild0Type, MVT::v4i16,
/*17102*/         OPC_RecordChild1, // #3 = $lane
/*17103*/         OPC_MoveChild, 1,
/*17105*/         OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*17108*/         OPC_MoveParent,
/*17109*/         OPC_MoveParent,
/*17110*/         OPC_MoveParent,
/*17111*/         OPC_CheckType, MVT::v4i32,
/*17113*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*17115*/         OPC_EmitConvertToTarget, 3,
/*17117*/         OPC_EmitInteger, MVT::i32, 14, 
/*17120*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17123*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMLALsluv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$src2, (NEONvduplane:v4i16 DPR_8:v4i16:$src3, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLALsluv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$src2, DPR_8:v4i16:$src3, (imm:i32):$lane)
/*17136*/       /*Scope*/ 44, /*->17181*/
/*17137*/         OPC_CheckChild0Type, MVT::v2i32,
/*17139*/         OPC_MoveChild, 1,
/*17141*/         OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VDUPLANE),
/*17144*/         OPC_RecordChild0, // #2 = $src3
/*17145*/         OPC_CheckChild0Type, MVT::v2i32,
/*17147*/         OPC_RecordChild1, // #3 = $lane
/*17148*/         OPC_MoveChild, 1,
/*17150*/         OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*17153*/         OPC_MoveParent,
/*17154*/         OPC_MoveParent,
/*17155*/         OPC_MoveParent,
/*17156*/         OPC_CheckType, MVT::v2i64,
/*17158*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*17160*/         OPC_EmitConvertToTarget, 3,
/*17162*/         OPC_EmitInteger, MVT::i32, 14, 
/*17165*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17168*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMLALsluv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$src2, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$src3, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLALsluv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$src2, DPR_VFP2:v2i32:$src3, (imm:i32):$lane)
/*17181*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*17183*/   /*Scope*/ 97, /*->17281*/
/*17184*/     OPC_MoveChild, 0,
/*17186*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::MUL),
/*17189*/     OPC_Scope, 44, /*->17235*/ // 2 children in Scope
/*17191*/       OPC_RecordChild0, // #0 = $src2
/*17192*/       OPC_MoveChild, 1,
/*17194*/       OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VDUPLANE),
/*17197*/       OPC_RecordChild0, // #1 = $src3
/*17198*/       OPC_CheckChild0Type, MVT::v4i16,
/*17200*/       OPC_RecordChild1, // #2 = $lane
/*17201*/       OPC_MoveChild, 1,
/*17203*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*17206*/       OPC_MoveParent,
/*17207*/       OPC_MoveParent,
/*17208*/       OPC_MoveParent,
/*17209*/       OPC_RecordChild1, // #3 = $src1
/*17210*/       OPC_CheckType, MVT::v4i16,
/*17212*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*17214*/       OPC_EmitConvertToTarget, 2,
/*17216*/       OPC_EmitInteger, MVT::i32, 14, 
/*17219*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17222*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMLAslv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                // Src: (add:v4i16 (mul:v4i16 DPR:v4i16:$src2, (NEONvduplane:v4i16 DPR_8:v4i16:$src3, (imm:i32):$lane)), DPR:v4i16:$src1) - Complexity = 12
                // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$src2, DPR_8:v4i16:$src3, (imm:i32):$lane)
/*17235*/     /*Scope*/ 44, /*->17280*/
/*17236*/       OPC_MoveChild, 0,
/*17238*/       OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VDUPLANE),
/*17241*/       OPC_RecordChild0, // #0 = $src3
/*17242*/       OPC_CheckChild0Type, MVT::v4i16,
/*17244*/       OPC_RecordChild1, // #1 = $lane
/*17245*/       OPC_MoveChild, 1,
/*17247*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*17250*/       OPC_MoveParent,
/*17251*/       OPC_MoveParent,
/*17252*/       OPC_RecordChild1, // #2 = $src2
/*17253*/       OPC_MoveParent,
/*17254*/       OPC_RecordChild1, // #3 = $src1
/*17255*/       OPC_CheckType, MVT::v4i16,
/*17257*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*17259*/       OPC_EmitConvertToTarget, 1,
/*17261*/       OPC_EmitInteger, MVT::i32, 14, 
/*17264*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17267*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMLAslv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                // Src: (add:v4i16 (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$src3, (imm:i32):$lane), DPR:v4i16:$src2), DPR:v4i16:$src1) - Complexity = 12
                // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$src2, DPR_8:v4i16:$src3, (imm:i32):$lane)
/*17280*/     0, /*End of Scope*/
/*17281*/   /*Scope*/ 49, /*->17331*/
/*17282*/     OPC_RecordChild0, // #0 = $src1
/*17283*/     OPC_MoveChild, 1,
/*17285*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::MUL),
/*17288*/     OPC_MoveChild, 0,
/*17290*/     OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VDUPLANE),
/*17293*/     OPC_RecordChild0, // #1 = $src3
/*17294*/     OPC_CheckChild0Type, MVT::v2i32,
/*17296*/     OPC_RecordChild1, // #2 = $lane
/*17297*/     OPC_MoveChild, 1,
/*17299*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*17302*/     OPC_MoveParent,
/*17303*/     OPC_MoveParent,
/*17304*/     OPC_RecordChild1, // #3 = $src2
/*17305*/     OPC_MoveParent,
/*17306*/     OPC_CheckType, MVT::v2i32,
/*17308*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*17310*/     OPC_EmitConvertToTarget, 2,
/*17312*/     OPC_EmitInteger, MVT::i32, 14, 
/*17315*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17318*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMLAslv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
              // Src: (add:v2i32 DPR:v2i32:$src1, (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$src3, (imm:i32):$lane), DPR:v2i32:$src2)) - Complexity = 12
              // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$src2, DPR_VFP2:v2i32:$src3, (imm:i32):$lane)
/*17331*/   /*Scope*/ 97, /*->17429*/
/*17332*/     OPC_MoveChild, 0,
/*17334*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::MUL),
/*17337*/     OPC_Scope, 44, /*->17383*/ // 2 children in Scope
/*17339*/       OPC_RecordChild0, // #0 = $src2
/*17340*/       OPC_MoveChild, 1,
/*17342*/       OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VDUPLANE),
/*17345*/       OPC_RecordChild0, // #1 = $src3
/*17346*/       OPC_CheckChild0Type, MVT::v2i32,
/*17348*/       OPC_RecordChild1, // #2 = $lane
/*17349*/       OPC_MoveChild, 1,
/*17351*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*17354*/       OPC_MoveParent,
/*17355*/       OPC_MoveParent,
/*17356*/       OPC_MoveParent,
/*17357*/       OPC_RecordChild1, // #3 = $src1
/*17358*/       OPC_CheckType, MVT::v2i32,
/*17360*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*17362*/       OPC_EmitConvertToTarget, 2,
/*17364*/       OPC_EmitInteger, MVT::i32, 14, 
/*17367*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17370*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMLAslv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                // Src: (add:v2i32 (mul:v2i32 DPR:v2i32:$src2, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$src3, (imm:i32):$lane)), DPR:v2i32:$src1) - Complexity = 12
                // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$src2, DPR_VFP2:v2i32:$src3, (imm:i32):$lane)
/*17383*/     /*Scope*/ 44, /*->17428*/
/*17384*/       OPC_MoveChild, 0,
/*17386*/       OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VDUPLANE),
/*17389*/       OPC_RecordChild0, // #0 = $src3
/*17390*/       OPC_CheckChild0Type, MVT::v2i32,
/*17392*/       OPC_RecordChild1, // #1 = $lane
/*17393*/       OPC_MoveChild, 1,
/*17395*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*17398*/       OPC_MoveParent,
/*17399*/       OPC_MoveParent,
/*17400*/       OPC_RecordChild1, // #2 = $src2
/*17401*/       OPC_MoveParent,
/*17402*/       OPC_RecordChild1, // #3 = $src1
/*17403*/       OPC_CheckType, MVT::v2i32,
/*17405*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*17407*/       OPC_EmitConvertToTarget, 1,
/*17409*/       OPC_EmitInteger, MVT::i32, 14, 
/*17412*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17415*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMLAslv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                // Src: (add:v2i32 (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$src3, (imm:i32):$lane), DPR:v2i32:$src2), DPR:v2i32:$src1) - Complexity = 12
                // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$src2, DPR_VFP2:v2i32:$src3, (imm:i32):$lane)
/*17428*/     0, /*End of Scope*/
/*17429*/   /*Scope*/ 49, /*->17479*/
/*17430*/     OPC_RecordChild0, // #0 = $src1
/*17431*/     OPC_MoveChild, 1,
/*17433*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::MUL),
/*17436*/     OPC_MoveChild, 0,
/*17438*/     OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VDUPLANE),
/*17441*/     OPC_RecordChild0, // #1 = $src3
/*17442*/     OPC_CheckChild0Type, MVT::v4i16,
/*17444*/     OPC_RecordChild1, // #2 = $lane
/*17445*/     OPC_MoveChild, 1,
/*17447*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*17450*/     OPC_MoveParent,
/*17451*/     OPC_MoveParent,
/*17452*/     OPC_RecordChild1, // #3 = $src2
/*17453*/     OPC_MoveParent,
/*17454*/     OPC_CheckType, MVT::v8i16,
/*17456*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*17458*/     OPC_EmitConvertToTarget, 2,
/*17460*/     OPC_EmitInteger, MVT::i32, 14, 
/*17463*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17466*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMLAslv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
              // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2)) - Complexity = 12
              // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, DPR_8:v4i16:$src3, (imm:i32):$lane)
/*17479*/   /*Scope*/ 97, /*->17577*/
/*17480*/     OPC_MoveChild, 0,
/*17482*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::MUL),
/*17485*/     OPC_Scope, 44, /*->17531*/ // 2 children in Scope
/*17487*/       OPC_RecordChild0, // #0 = $src2
/*17488*/       OPC_MoveChild, 1,
/*17490*/       OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VDUPLANE),
/*17493*/       OPC_RecordChild0, // #1 = $src3
/*17494*/       OPC_CheckChild0Type, MVT::v4i16,
/*17496*/       OPC_RecordChild1, // #2 = $lane
/*17497*/       OPC_MoveChild, 1,
/*17499*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*17502*/       OPC_MoveParent,
/*17503*/       OPC_MoveParent,
/*17504*/       OPC_MoveParent,
/*17505*/       OPC_RecordChild1, // #3 = $src1
/*17506*/       OPC_CheckType, MVT::v8i16,
/*17508*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*17510*/       OPC_EmitConvertToTarget, 2,
/*17512*/       OPC_EmitInteger, MVT::i32, 14, 
/*17515*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17518*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMLAslv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                // Src: (add:v8i16 (mul:v8i16 QPR:v8i16:$src2, (NEONvduplane:v8i16 DPR_8:v4i16:$src3, (imm:i32):$lane)), QPR:v8i16:$src1) - Complexity = 12
                // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, DPR_8:v4i16:$src3, (imm:i32):$lane)
/*17531*/     /*Scope*/ 44, /*->17576*/
/*17532*/       OPC_MoveChild, 0,
/*17534*/       OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VDUPLANE),
/*17537*/       OPC_RecordChild0, // #0 = $src3
/*17538*/       OPC_CheckChild0Type, MVT::v4i16,
/*17540*/       OPC_RecordChild1, // #1 = $lane
/*17541*/       OPC_MoveChild, 1,
/*17543*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*17546*/       OPC_MoveParent,
/*17547*/       OPC_MoveParent,
/*17548*/       OPC_RecordChild1, // #2 = $src2
/*17549*/       OPC_MoveParent,
/*17550*/       OPC_RecordChild1, // #3 = $src1
/*17551*/       OPC_CheckType, MVT::v8i16,
/*17553*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*17555*/       OPC_EmitConvertToTarget, 1,
/*17557*/       OPC_EmitInteger, MVT::i32, 14, 
/*17560*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17563*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMLAslv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                // Src: (add:v8i16 (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2), QPR:v8i16:$src1) - Complexity = 12
                // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, DPR_8:v4i16:$src3, (imm:i32):$lane)
/*17576*/     0, /*End of Scope*/
/*17577*/   /*Scope*/ 49, /*->17627*/
/*17578*/     OPC_RecordChild0, // #0 = $src1
/*17579*/     OPC_MoveChild, 1,
/*17581*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::MUL),
/*17584*/     OPC_MoveChild, 0,
/*17586*/     OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VDUPLANE),
/*17589*/     OPC_RecordChild0, // #1 = $src3
/*17590*/     OPC_CheckChild0Type, MVT::v2i32,
/*17592*/     OPC_RecordChild1, // #2 = $lane
/*17593*/     OPC_MoveChild, 1,
/*17595*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*17598*/     OPC_MoveParent,
/*17599*/     OPC_MoveParent,
/*17600*/     OPC_RecordChild1, // #3 = $src2
/*17601*/     OPC_MoveParent,
/*17602*/     OPC_CheckType, MVT::v4i32,
/*17604*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*17606*/     OPC_EmitConvertToTarget, 2,
/*17608*/     OPC_EmitInteger, MVT::i32, 14, 
/*17611*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17614*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMLAslv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
              // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2)) - Complexity = 12
              // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, DPR_VFP2:v2i32:$src3, (imm:i32):$lane)
/*17627*/   /*Scope*/ 39|128,2/*295*/, /*->17924*/
/*17629*/     OPC_MoveChild, 0,
/*17631*/     OPC_SwitchOpcode /*3 cases */, 92,  TARGET_OPCODE(ISD::MUL),// ->17727
/*17635*/       OPC_Scope, 44, /*->17681*/ // 2 children in Scope
/*17637*/         OPC_RecordChild0, // #0 = $src2
/*17638*/         OPC_MoveChild, 1,
/*17640*/         OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VDUPLANE),
/*17643*/         OPC_RecordChild0, // #1 = $src3
/*17644*/         OPC_CheckChild0Type, MVT::v2i32,
/*17646*/         OPC_RecordChild1, // #2 = $lane
/*17647*/         OPC_MoveChild, 1,
/*17649*/         OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*17652*/         OPC_MoveParent,
/*17653*/         OPC_MoveParent,
/*17654*/         OPC_MoveParent,
/*17655*/         OPC_RecordChild1, // #3 = $src1
/*17656*/         OPC_CheckType, MVT::v4i32,
/*17658*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*17660*/         OPC_EmitConvertToTarget, 2,
/*17662*/         OPC_EmitInteger, MVT::i32, 14, 
/*17665*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17668*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMLAslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v4i32 (mul:v4i32 QPR:v4i32:$src2, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$src3, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                  // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, DPR_VFP2:v2i32:$src3, (imm:i32):$lane)
/*17681*/       /*Scope*/ 44, /*->17726*/
/*17682*/         OPC_MoveChild, 0,
/*17684*/         OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VDUPLANE),
/*17687*/         OPC_RecordChild0, // #0 = $src3
/*17688*/         OPC_CheckChild0Type, MVT::v2i32,
/*17690*/         OPC_RecordChild1, // #1 = $lane
/*17691*/         OPC_MoveChild, 1,
/*17693*/         OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*17696*/         OPC_MoveParent,
/*17697*/         OPC_MoveParent,
/*17698*/         OPC_RecordChild1, // #2 = $src2
/*17699*/         OPC_MoveParent,
/*17700*/         OPC_RecordChild1, // #3 = $src1
/*17701*/         OPC_CheckType, MVT::v4i32,
/*17703*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*17705*/         OPC_EmitConvertToTarget, 1,
/*17707*/         OPC_EmitInteger, MVT::i32, 14, 
/*17710*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17713*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMLAslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                  // Src: (add:v4i32 (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2), QPR:v4i32:$src1) - Complexity = 12
                  // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, DPR_VFP2:v2i32:$src3, (imm:i32):$lane)
/*17726*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 95,  TARGET_OPCODE(ARMISD::VMULLs),// ->17825
/*17730*/       OPC_RecordChild0, // #0 = $src2
/*17731*/       OPC_Scope, 45, /*->17778*/ // 2 children in Scope
/*17733*/         OPC_CheckChild0Type, MVT::v4i16,
/*17735*/         OPC_MoveChild, 1,
/*17737*/         OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VDUPLANE),
/*17740*/         OPC_RecordChild0, // #1 = $src3
/*17741*/         OPC_CheckChild0Type, MVT::v4i16,
/*17743*/         OPC_RecordChild1, // #2 = $lane
/*17744*/         OPC_MoveChild, 1,
/*17746*/         OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*17749*/         OPC_MoveParent,
/*17750*/         OPC_MoveParent,
/*17751*/         OPC_MoveParent,
/*17752*/         OPC_RecordChild1, // #3 = $src1
/*17753*/         OPC_CheckType, MVT::v4i32,
/*17755*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*17757*/         OPC_EmitConvertToTarget, 2,
/*17759*/         OPC_EmitInteger, MVT::i32, 14, 
/*17762*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17765*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMLALslsv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v4i32 (NEONvmulls:v4i32 DPR:v4i16:$src2, (NEONvduplane:v4i16 DPR_8:v4i16:$src3, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                  // Dst: (VMLALslsv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$src2, DPR_8:v4i16:$src3, (imm:i32):$lane)
/*17778*/       /*Scope*/ 45, /*->17824*/
/*17779*/         OPC_CheckChild0Type, MVT::v2i32,
/*17781*/         OPC_MoveChild, 1,
/*17783*/         OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VDUPLANE),
/*17786*/         OPC_RecordChild0, // #1 = $src3
/*17787*/         OPC_CheckChild0Type, MVT::v2i32,
/*17789*/         OPC_RecordChild1, // #2 = $lane
/*17790*/         OPC_MoveChild, 1,
/*17792*/         OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*17795*/         OPC_MoveParent,
/*17796*/         OPC_MoveParent,
/*17797*/         OPC_MoveParent,
/*17798*/         OPC_RecordChild1, // #3 = $src1
/*17799*/         OPC_CheckType, MVT::v2i64,
/*17801*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*17803*/         OPC_EmitConvertToTarget, 2,
/*17805*/         OPC_EmitInteger, MVT::i32, 14, 
/*17808*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17811*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMLALslsv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v2i64 (NEONvmulls:v2i64 DPR:v2i32:$src2, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$src3, (imm:i32):$lane)), QPR:v2i64:$src1) - Complexity = 12
                  // Dst: (VMLALslsv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$src2, DPR_VFP2:v2i32:$src3, (imm:i32):$lane)
/*17824*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 95,  TARGET_OPCODE(ARMISD::VMULLu),// ->17923
/*17828*/       OPC_RecordChild0, // #0 = $src2
/*17829*/       OPC_Scope, 45, /*->17876*/ // 2 children in Scope
/*17831*/         OPC_CheckChild0Type, MVT::v4i16,
/*17833*/         OPC_MoveChild, 1,
/*17835*/         OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VDUPLANE),
/*17838*/         OPC_RecordChild0, // #1 = $src3
/*17839*/         OPC_CheckChild0Type, MVT::v4i16,
/*17841*/         OPC_RecordChild1, // #2 = $lane
/*17842*/         OPC_MoveChild, 1,
/*17844*/         OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*17847*/         OPC_MoveParent,
/*17848*/         OPC_MoveParent,
/*17849*/         OPC_MoveParent,
/*17850*/         OPC_RecordChild1, // #3 = $src1
/*17851*/         OPC_CheckType, MVT::v4i32,
/*17853*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*17855*/         OPC_EmitConvertToTarget, 2,
/*17857*/         OPC_EmitInteger, MVT::i32, 14, 
/*17860*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17863*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMLALsluv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v4i32 (NEONvmullu:v4i32 DPR:v4i16:$src2, (NEONvduplane:v4i16 DPR_8:v4i16:$src3, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                  // Dst: (VMLALsluv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$src2, DPR_8:v4i16:$src3, (imm:i32):$lane)
/*17876*/       /*Scope*/ 45, /*->17922*/
/*17877*/         OPC_CheckChild0Type, MVT::v2i32,
/*17879*/         OPC_MoveChild, 1,
/*17881*/         OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VDUPLANE),
/*17884*/         OPC_RecordChild0, // #1 = $src3
/*17885*/         OPC_CheckChild0Type, MVT::v2i32,
/*17887*/         OPC_RecordChild1, // #2 = $lane
/*17888*/         OPC_MoveChild, 1,
/*17890*/         OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*17893*/         OPC_MoveParent,
/*17894*/         OPC_MoveParent,
/*17895*/         OPC_MoveParent,
/*17896*/         OPC_RecordChild1, // #3 = $src1
/*17897*/         OPC_CheckType, MVT::v2i64,
/*17899*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*17901*/         OPC_EmitConvertToTarget, 2,
/*17903*/         OPC_EmitInteger, MVT::i32, 14, 
/*17906*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17909*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMLALsluv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v2i64 (NEONvmullu:v2i64 DPR:v2i32:$src2, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$src3, (imm:i32):$lane)), QPR:v2i64:$src1) - Complexity = 12
                  // Dst: (VMLALsluv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$src2, DPR_VFP2:v2i32:$src3, (imm:i32):$lane)
/*17922*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*17924*/   /*Scope*/ 53|128,1/*181*/, /*->18107*/
/*17926*/     OPC_RecordChild0, // #0 = $src1
/*17927*/     OPC_MoveChild, 1,
/*17929*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::MUL),
/*17932*/     OPC_Scope, 113, /*->18047*/ // 2 children in Scope
/*17934*/       OPC_RecordChild0, // #1 = $src2
/*17935*/       OPC_MoveChild, 1,
/*17937*/       OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VDUPLANE),
/*17940*/       OPC_RecordChild0, // #2 = $src3
/*17941*/       OPC_Scope, 51, /*->17994*/ // 2 children in Scope
/*17943*/         OPC_CheckChild0Type, MVT::v8i16,
/*17945*/         OPC_RecordChild1, // #3 = $lane
/*17946*/         OPC_MoveChild, 1,
/*17948*/         OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*17951*/         OPC_MoveParent,
/*17952*/         OPC_MoveParent,
/*17953*/         OPC_MoveParent,
/*17954*/         OPC_CheckType, MVT::v8i16,
/*17956*/         OPC_EmitConvertToTarget, 3,
/*17958*/         OPC_EmitNodeXForm, 8, 4, // DSubReg_i16_reg
/*17961*/         OPC_EmitNode, TARGET_OPCODE(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 2, 5,  // Results = #6 
/*17970*/         OPC_EmitConvertToTarget, 3,
/*17972*/         OPC_EmitNodeXForm, 9, 7, // SubReg_i16_lane
/*17975*/         OPC_EmitInteger, MVT::i32, 14, 
/*17978*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17981*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMLAslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*17994*/       /*Scope*/ 51, /*->18046*/
/*17995*/         OPC_CheckChild0Type, MVT::v4i32,
/*17997*/         OPC_RecordChild1, // #3 = $lane
/*17998*/         OPC_MoveChild, 1,
/*18000*/         OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*18003*/         OPC_MoveParent,
/*18004*/         OPC_MoveParent,
/*18005*/         OPC_MoveParent,
/*18006*/         OPC_CheckType, MVT::v4i32,
/*18008*/         OPC_EmitConvertToTarget, 3,
/*18010*/         OPC_EmitNodeXForm, 10, 4, // DSubReg_i32_reg
/*18013*/         OPC_EmitNode, TARGET_OPCODE(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 2, 5,  // Results = #6 
/*18022*/         OPC_EmitConvertToTarget, 3,
/*18024*/         OPC_EmitNodeXForm, 11, 7, // SubReg_i32_lane
/*18027*/         OPC_EmitInteger, MVT::i32, 14, 
/*18030*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18033*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMLAslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*18046*/       0, /*End of Scope*/
/*18047*/     /*Scope*/ 58, /*->18106*/
/*18048*/       OPC_MoveChild, 0,
/*18050*/       OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VDUPLANE),
/*18053*/       OPC_RecordChild0, // #1 = $src3
/*18054*/       OPC_CheckChild0Type, MVT::v8i16,
/*18056*/       OPC_RecordChild1, // #2 = $lane
/*18057*/       OPC_MoveChild, 1,
/*18059*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*18062*/       OPC_MoveParent,
/*18063*/       OPC_MoveParent,
/*18064*/       OPC_RecordChild1, // #3 = $src2
/*18065*/       OPC_MoveParent,
/*18066*/       OPC_CheckType, MVT::v8i16,
/*18068*/       OPC_EmitConvertToTarget, 2,
/*18070*/       OPC_EmitNodeXForm, 8, 4, // DSubReg_i16_reg
/*18073*/       OPC_EmitNode, TARGET_OPCODE(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6 
/*18082*/       OPC_EmitConvertToTarget, 2,
/*18084*/       OPC_EmitNodeXForm, 9, 7, // SubReg_i16_lane
/*18087*/       OPC_EmitInteger, MVT::i32, 14, 
/*18090*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18093*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMLAslv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2)) - Complexity = 12
                // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*18106*/     0, /*End of Scope*/
/*18107*/   /*Scope*/ 127, /*->18235*/
/*18108*/     OPC_MoveChild, 0,
/*18110*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::MUL),
/*18113*/     OPC_Scope, 59, /*->18174*/ // 2 children in Scope
/*18115*/       OPC_RecordChild0, // #0 = $src2
/*18116*/       OPC_MoveChild, 1,
/*18118*/       OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VDUPLANE),
/*18121*/       OPC_RecordChild0, // #1 = $src3
/*18122*/       OPC_CheckChild0Type, MVT::v8i16,
/*18124*/       OPC_RecordChild1, // #2 = $lane
/*18125*/       OPC_MoveChild, 1,
/*18127*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*18130*/       OPC_MoveParent,
/*18131*/       OPC_MoveParent,
/*18132*/       OPC_MoveParent,
/*18133*/       OPC_RecordChild1, // #3 = $src1
/*18134*/       OPC_CheckType, MVT::v8i16,
/*18136*/       OPC_EmitConvertToTarget, 2,
/*18138*/       OPC_EmitNodeXForm, 8, 4, // DSubReg_i16_reg
/*18141*/       OPC_EmitNode, TARGET_OPCODE(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6 
/*18150*/       OPC_EmitConvertToTarget, 2,
/*18152*/       OPC_EmitNodeXForm, 9, 7, // SubReg_i16_lane
/*18155*/       OPC_EmitInteger, MVT::i32, 14, 
/*18158*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18161*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMLAslv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 3, 0, 6, 8, 9, 10, 
                // Src: (add:v8i16 (mul:v8i16 QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane)), QPR:v8i16:$src1) - Complexity = 12
                // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*18174*/     /*Scope*/ 59, /*->18234*/
/*18175*/       OPC_MoveChild, 0,
/*18177*/       OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VDUPLANE),
/*18180*/       OPC_RecordChild0, // #0 = $src3
/*18181*/       OPC_CheckChild0Type, MVT::v8i16,
/*18183*/       OPC_RecordChild1, // #1 = $lane
/*18184*/       OPC_MoveChild, 1,
/*18186*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*18189*/       OPC_MoveParent,
/*18190*/       OPC_MoveParent,
/*18191*/       OPC_RecordChild1, // #2 = $src2
/*18192*/       OPC_MoveParent,
/*18193*/       OPC_RecordChild1, // #3 = $src1
/*18194*/       OPC_CheckType, MVT::v8i16,
/*18196*/       OPC_EmitConvertToTarget, 1,
/*18198*/       OPC_EmitNodeXForm, 8, 4, // DSubReg_i16_reg
/*18201*/       OPC_EmitNode, TARGET_OPCODE(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 5,  // Results = #6 
/*18210*/       OPC_EmitConvertToTarget, 1,
/*18212*/       OPC_EmitNodeXForm, 9, 7, // SubReg_i16_lane
/*18215*/       OPC_EmitInteger, MVT::i32, 14, 
/*18218*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18221*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMLAslv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 3, 2, 6, 8, 9, 10, 
                // Src: (add:v8i16 (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2), QPR:v8i16:$src1) - Complexity = 12
                // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*18234*/     0, /*End of Scope*/
/*18235*/   /*Scope*/ 64, /*->18300*/
/*18236*/     OPC_RecordChild0, // #0 = $src1
/*18237*/     OPC_MoveChild, 1,
/*18239*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::MUL),
/*18242*/     OPC_MoveChild, 0,
/*18244*/     OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VDUPLANE),
/*18247*/     OPC_RecordChild0, // #1 = $src3
/*18248*/     OPC_CheckChild0Type, MVT::v4i32,
/*18250*/     OPC_RecordChild1, // #2 = $lane
/*18251*/     OPC_MoveChild, 1,
/*18253*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*18256*/     OPC_MoveParent,
/*18257*/     OPC_MoveParent,
/*18258*/     OPC_RecordChild1, // #3 = $src2
/*18259*/     OPC_MoveParent,
/*18260*/     OPC_CheckType, MVT::v4i32,
/*18262*/     OPC_EmitConvertToTarget, 2,
/*18264*/     OPC_EmitNodeXForm, 10, 4, // DSubReg_i32_reg
/*18267*/     OPC_EmitNode, TARGET_OPCODE(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6 
/*18276*/     OPC_EmitConvertToTarget, 2,
/*18278*/     OPC_EmitNodeXForm, 11, 7, // SubReg_i32_lane
/*18281*/     OPC_EmitInteger, MVT::i32, 14, 
/*18284*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18287*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMLAslv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
              // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2)) - Complexity = 12
              // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*18300*/   /*Scope*/ 127, /*->18428*/
/*18301*/     OPC_MoveChild, 0,
/*18303*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::MUL),
/*18306*/     OPC_Scope, 59, /*->18367*/ // 2 children in Scope
/*18308*/       OPC_RecordChild0, // #0 = $src2
/*18309*/       OPC_MoveChild, 1,
/*18311*/       OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VDUPLANE),
/*18314*/       OPC_RecordChild0, // #1 = $src3
/*18315*/       OPC_CheckChild0Type, MVT::v4i32,
/*18317*/       OPC_RecordChild1, // #2 = $lane
/*18318*/       OPC_MoveChild, 1,
/*18320*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*18323*/       OPC_MoveParent,
/*18324*/       OPC_MoveParent,
/*18325*/       OPC_MoveParent,
/*18326*/       OPC_RecordChild1, // #3 = $src1
/*18327*/       OPC_CheckType, MVT::v4i32,
/*18329*/       OPC_EmitConvertToTarget, 2,
/*18331*/       OPC_EmitNodeXForm, 10, 4, // DSubReg_i32_reg
/*18334*/       OPC_EmitNode, TARGET_OPCODE(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6 
/*18343*/       OPC_EmitConvertToTarget, 2,
/*18345*/       OPC_EmitNodeXForm, 11, 7, // SubReg_i32_lane
/*18348*/       OPC_EmitInteger, MVT::i32, 14, 
/*18351*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18354*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMLAslv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 0, 6, 8, 9, 10, 
                // Src: (add:v4i32 (mul:v4i32 QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*18367*/     /*Scope*/ 59, /*->18427*/
/*18368*/       OPC_MoveChild, 0,
/*18370*/       OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VDUPLANE),
/*18373*/       OPC_RecordChild0, // #0 = $src3
/*18374*/       OPC_CheckChild0Type, MVT::v4i32,
/*18376*/       OPC_RecordChild1, // #1 = $lane
/*18377*/       OPC_MoveChild, 1,
/*18379*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*18382*/       OPC_MoveParent,
/*18383*/       OPC_MoveParent,
/*18384*/       OPC_RecordChild1, // #2 = $src2
/*18385*/       OPC_MoveParent,
/*18386*/       OPC_RecordChild1, // #3 = $src1
/*18387*/       OPC_CheckType, MVT::v4i32,
/*18389*/       OPC_EmitConvertToTarget, 1,
/*18391*/       OPC_EmitNodeXForm, 10, 4, // DSubReg_i32_reg
/*18394*/       OPC_EmitNode, TARGET_OPCODE(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 5,  // Results = #6 
/*18403*/       OPC_EmitConvertToTarget, 1,
/*18405*/       OPC_EmitNodeXForm, 11, 7, // SubReg_i32_lane
/*18408*/       OPC_EmitInteger, MVT::i32, 14, 
/*18411*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18414*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMLAslv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 2, 6, 8, 9, 10, 
                // Src: (add:v4i32 (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2), QPR:v4i32:$src1) - Complexity = 12
                // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*18427*/     0, /*End of Scope*/
/*18428*/   /*Scope*/ 118|128,2/*374*/, /*->18804*/
/*18430*/     OPC_RecordChild0, // #0 = $src1
/*18431*/     OPC_MoveChild, 1,
/*18433*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::INTRINSIC_WO_CHAIN),
/*18436*/     OPC_MoveChild, 0,
/*18438*/     OPC_Scope, 52|128,1/*180*/, /*->18621*/ // 2 children in Scope
/*18441*/       OPC_CheckInteger, 4, 
/*18443*/       OPC_MoveParent,
/*18444*/       OPC_RecordChild1, // #1 = $src2
/*18445*/       OPC_Scope, 28, /*->18475*/ // 6 children in Scope
/*18447*/         OPC_CheckChild1Type, MVT::v8i8,
/*18449*/         OPC_RecordChild2, // #2 = $src3
/*18450*/         OPC_CheckChild2Type, MVT::v8i8,
/*18452*/         OPC_MoveParent,
/*18453*/         OPC_CheckType, MVT::v8i8,
/*18455*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*18457*/         OPC_EmitInteger, MVT::i32, 14, 
/*18460*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18463*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VABAsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i8 DPR:v8i8:$src1, (intrinsic_wo_chain:v8i8 4:iPTR, DPR:v8i8:$src2, DPR:v8i8:$src3)) - Complexity = 11
                  // Dst: (VABAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$src2, DPR:v8i8:$src3)
/*18475*/       /*Scope*/ 28, /*->18504*/
/*18476*/         OPC_CheckChild1Type, MVT::v4i16,
/*18478*/         OPC_RecordChild2, // #2 = $src3
/*18479*/         OPC_CheckChild2Type, MVT::v4i16,
/*18481*/         OPC_MoveParent,
/*18482*/         OPC_CheckType, MVT::v4i16,
/*18484*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*18486*/         OPC_EmitInteger, MVT::i32, 14, 
/*18489*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18492*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VABAsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 4:iPTR, DPR:v4i16:$src2, DPR:v4i16:$src3)) - Complexity = 11
                  // Dst: (VABAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$src2, DPR:v4i16:$src3)
/*18504*/       /*Scope*/ 28, /*->18533*/
/*18505*/         OPC_CheckChild1Type, MVT::v2i32,
/*18507*/         OPC_RecordChild2, // #2 = $src3
/*18508*/         OPC_CheckChild2Type, MVT::v2i32,
/*18510*/         OPC_MoveParent,
/*18511*/         OPC_CheckType, MVT::v2i32,
/*18513*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*18515*/         OPC_EmitInteger, MVT::i32, 14, 
/*18518*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18521*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VABAsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v2i32 DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 4:iPTR, DPR:v2i32:$src2, DPR:v2i32:$src3)) - Complexity = 11
                  // Dst: (VABAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$src2, DPR:v2i32:$src3)
/*18533*/       /*Scope*/ 28, /*->18562*/
/*18534*/         OPC_CheckChild1Type, MVT::v16i8,
/*18536*/         OPC_RecordChild2, // #2 = $src3
/*18537*/         OPC_CheckChild2Type, MVT::v16i8,
/*18539*/         OPC_MoveParent,
/*18540*/         OPC_CheckType, MVT::v16i8,
/*18542*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*18544*/         OPC_EmitInteger, MVT::i32, 14, 
/*18547*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18550*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VABAsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v16i8 QPR:v16i8:$src1, (intrinsic_wo_chain:v16i8 4:iPTR, QPR:v16i8:$src2, QPR:v16i8:$src3)) - Complexity = 11
                  // Dst: (VABAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$src2, QPR:v16i8:$src3)
/*18562*/       /*Scope*/ 28, /*->18591*/
/*18563*/         OPC_CheckChild1Type, MVT::v8i16,
/*18565*/         OPC_RecordChild2, // #2 = $src3
/*18566*/         OPC_CheckChild2Type, MVT::v8i16,
/*18568*/         OPC_MoveParent,
/*18569*/         OPC_CheckType, MVT::v8i16,
/*18571*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*18573*/         OPC_EmitInteger, MVT::i32, 14, 
/*18576*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18579*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VABAsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 4:iPTR, QPR:v8i16:$src2, QPR:v8i16:$src3)) - Complexity = 11
                  // Dst: (VABAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, QPR:v8i16:$src3)
/*18591*/       /*Scope*/ 28, /*->18620*/
/*18592*/         OPC_CheckChild1Type, MVT::v4i32,
/*18594*/         OPC_RecordChild2, // #2 = $src3
/*18595*/         OPC_CheckChild2Type, MVT::v4i32,
/*18597*/         OPC_MoveParent,
/*18598*/         OPC_CheckType, MVT::v4i32,
/*18600*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*18602*/         OPC_EmitInteger, MVT::i32, 14, 
/*18605*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18608*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VABAsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 4:iPTR, QPR:v4i32:$src2, QPR:v4i32:$src3)) - Complexity = 11
                  // Dst: (VABAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, QPR:v4i32:$src3)
/*18620*/       0, /*End of Scope*/
/*18621*/     /*Scope*/ 52|128,1/*180*/, /*->18803*/
/*18623*/       OPC_CheckInteger, 5, 
/*18625*/       OPC_MoveParent,
/*18626*/       OPC_RecordChild1, // #1 = $src2
/*18627*/       OPC_Scope, 28, /*->18657*/ // 6 children in Scope
/*18629*/         OPC_CheckChild1Type, MVT::v8i8,
/*18631*/         OPC_RecordChild2, // #2 = $src3
/*18632*/         OPC_CheckChild2Type, MVT::v8i8,
/*18634*/         OPC_MoveParent,
/*18635*/         OPC_CheckType, MVT::v8i8,
/*18637*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*18639*/         OPC_EmitInteger, MVT::i32, 14, 
/*18642*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18645*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VABAuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i8 DPR:v8i8:$src1, (intrinsic_wo_chain:v8i8 5:iPTR, DPR:v8i8:$src2, DPR:v8i8:$src3)) - Complexity = 11
                  // Dst: (VABAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$src2, DPR:v8i8:$src3)
/*18657*/       /*Scope*/ 28, /*->18686*/
/*18658*/         OPC_CheckChild1Type, MVT::v4i16,
/*18660*/         OPC_RecordChild2, // #2 = $src3
/*18661*/         OPC_CheckChild2Type, MVT::v4i16,
/*18663*/         OPC_MoveParent,
/*18664*/         OPC_CheckType, MVT::v4i16,
/*18666*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*18668*/         OPC_EmitInteger, MVT::i32, 14, 
/*18671*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18674*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VABAuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 5:iPTR, DPR:v4i16:$src2, DPR:v4i16:$src3)) - Complexity = 11
                  // Dst: (VABAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$src2, DPR:v4i16:$src3)
/*18686*/       /*Scope*/ 28, /*->18715*/
/*18687*/         OPC_CheckChild1Type, MVT::v2i32,
/*18689*/         OPC_RecordChild2, // #2 = $src3
/*18690*/         OPC_CheckChild2Type, MVT::v2i32,
/*18692*/         OPC_MoveParent,
/*18693*/         OPC_CheckType, MVT::v2i32,
/*18695*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*18697*/         OPC_EmitInteger, MVT::i32, 14, 
/*18700*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18703*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VABAuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v2i32 DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 5:iPTR, DPR:v2i32:$src2, DPR:v2i32:$src3)) - Complexity = 11
                  // Dst: (VABAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$src2, DPR:v2i32:$src3)
/*18715*/       /*Scope*/ 28, /*->18744*/
/*18716*/         OPC_CheckChild1Type, MVT::v16i8,
/*18718*/         OPC_RecordChild2, // #2 = $src3
/*18719*/         OPC_CheckChild2Type, MVT::v16i8,
/*18721*/         OPC_MoveParent,
/*18722*/         OPC_CheckType, MVT::v16i8,
/*18724*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*18726*/         OPC_EmitInteger, MVT::i32, 14, 
/*18729*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18732*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VABAuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v16i8 QPR:v16i8:$src1, (intrinsic_wo_chain:v16i8 5:iPTR, QPR:v16i8:$src2, QPR:v16i8:$src3)) - Complexity = 11
                  // Dst: (VABAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$src2, QPR:v16i8:$src3)
/*18744*/       /*Scope*/ 28, /*->18773*/
/*18745*/         OPC_CheckChild1Type, MVT::v8i16,
/*18747*/         OPC_RecordChild2, // #2 = $src3
/*18748*/         OPC_CheckChild2Type, MVT::v8i16,
/*18750*/         OPC_MoveParent,
/*18751*/         OPC_CheckType, MVT::v8i16,
/*18753*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*18755*/         OPC_EmitInteger, MVT::i32, 14, 
/*18758*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18761*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VABAuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 5:iPTR, QPR:v8i16:$src2, QPR:v8i16:$src3)) - Complexity = 11
                  // Dst: (VABAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, QPR:v8i16:$src3)
/*18773*/       /*Scope*/ 28, /*->18802*/
/*18774*/         OPC_CheckChild1Type, MVT::v4i32,
/*18776*/         OPC_RecordChild2, // #2 = $src3
/*18777*/         OPC_CheckChild2Type, MVT::v4i32,
/*18779*/         OPC_MoveParent,
/*18780*/         OPC_CheckType, MVT::v4i32,
/*18782*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*18784*/         OPC_EmitInteger, MVT::i32, 14, 
/*18787*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18790*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VABAuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 5:iPTR, QPR:v4i32:$src2, QPR:v4i32:$src3)) - Complexity = 11
                  // Dst: (VABAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, QPR:v4i32:$src3)
/*18802*/       0, /*End of Scope*/
/*18803*/     0, /*End of Scope*/
/*18804*/   /*Scope*/ 1|128,3/*385*/, /*->19191*/
/*18806*/     OPC_MoveChild, 0,
/*18808*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::INTRINSIC_WO_CHAIN),
/*18811*/     OPC_MoveChild, 0,
/*18813*/     OPC_Scope, 58|128,1/*186*/, /*->19002*/ // 2 children in Scope
/*18816*/       OPC_CheckInteger, 4, 
/*18818*/       OPC_MoveParent,
/*18819*/       OPC_RecordChild1, // #0 = $src2
/*18820*/       OPC_Scope, 29, /*->18851*/ // 6 children in Scope
/*18822*/         OPC_CheckChild1Type, MVT::v8i8,
/*18824*/         OPC_RecordChild2, // #1 = $src3
/*18825*/         OPC_CheckChild2Type, MVT::v8i8,
/*18827*/         OPC_MoveParent,
/*18828*/         OPC_RecordChild1, // #2 = $src1
/*18829*/         OPC_CheckType, MVT::v8i8,
/*18831*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*18833*/         OPC_EmitInteger, MVT::i32, 14, 
/*18836*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18839*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VABAsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i8 (intrinsic_wo_chain:v8i8 4:iPTR, DPR:v8i8:$src2, DPR:v8i8:$src3), DPR:v8i8:$src1) - Complexity = 11
                  // Dst: (VABAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$src2, DPR:v8i8:$src3)
/*18851*/       /*Scope*/ 29, /*->18881*/
/*18852*/         OPC_CheckChild1Type, MVT::v4i16,
/*18854*/         OPC_RecordChild2, // #1 = $src3
/*18855*/         OPC_CheckChild2Type, MVT::v4i16,
/*18857*/         OPC_MoveParent,
/*18858*/         OPC_RecordChild1, // #2 = $src1
/*18859*/         OPC_CheckType, MVT::v4i16,
/*18861*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*18863*/         OPC_EmitInteger, MVT::i32, 14, 
/*18866*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18869*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VABAsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i16 (intrinsic_wo_chain:v4i16 4:iPTR, DPR:v4i16:$src2, DPR:v4i16:$src3), DPR:v4i16:$src1) - Complexity = 11
                  // Dst: (VABAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$src2, DPR:v4i16:$src3)
/*18881*/       /*Scope*/ 29, /*->18911*/
/*18882*/         OPC_CheckChild1Type, MVT::v2i32,
/*18884*/         OPC_RecordChild2, // #1 = $src3
/*18885*/         OPC_CheckChild2Type, MVT::v2i32,
/*18887*/         OPC_MoveParent,
/*18888*/         OPC_RecordChild1, // #2 = $src1
/*18889*/         OPC_CheckType, MVT::v2i32,
/*18891*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*18893*/         OPC_EmitInteger, MVT::i32, 14, 
/*18896*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18899*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VABAsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v2i32 (intrinsic_wo_chain:v2i32 4:iPTR, DPR:v2i32:$src2, DPR:v2i32:$src3), DPR:v2i32:$src1) - Complexity = 11
                  // Dst: (VABAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$src2, DPR:v2i32:$src3)
/*18911*/       /*Scope*/ 29, /*->18941*/
/*18912*/         OPC_CheckChild1Type, MVT::v16i8,
/*18914*/         OPC_RecordChild2, // #1 = $src3
/*18915*/         OPC_CheckChild2Type, MVT::v16i8,
/*18917*/         OPC_MoveParent,
/*18918*/         OPC_RecordChild1, // #2 = $src1
/*18919*/         OPC_CheckType, MVT::v16i8,
/*18921*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*18923*/         OPC_EmitInteger, MVT::i32, 14, 
/*18926*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18929*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VABAsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v16i8 (intrinsic_wo_chain:v16i8 4:iPTR, QPR:v16i8:$src2, QPR:v16i8:$src3), QPR:v16i8:$src1) - Complexity = 11
                  // Dst: (VABAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$src2, QPR:v16i8:$src3)
/*18941*/       /*Scope*/ 29, /*->18971*/
/*18942*/         OPC_CheckChild1Type, MVT::v8i16,
/*18944*/         OPC_RecordChild2, // #1 = $src3
/*18945*/         OPC_CheckChild2Type, MVT::v8i16,
/*18947*/         OPC_MoveParent,
/*18948*/         OPC_RecordChild1, // #2 = $src1
/*18949*/         OPC_CheckType, MVT::v8i16,
/*18951*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*18953*/         OPC_EmitInteger, MVT::i32, 14, 
/*18956*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18959*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VABAsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i16 (intrinsic_wo_chain:v8i16 4:iPTR, QPR:v8i16:$src2, QPR:v8i16:$src3), QPR:v8i16:$src1) - Complexity = 11
                  // Dst: (VABAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, QPR:v8i16:$src3)
/*18971*/       /*Scope*/ 29, /*->19001*/
/*18972*/         OPC_CheckChild1Type, MVT::v4i32,
/*18974*/         OPC_RecordChild2, // #1 = $src3
/*18975*/         OPC_CheckChild2Type, MVT::v4i32,
/*18977*/         OPC_MoveParent,
/*18978*/         OPC_RecordChild1, // #2 = $src1
/*18979*/         OPC_CheckType, MVT::v4i32,
/*18981*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*18983*/         OPC_EmitInteger, MVT::i32, 14, 
/*18986*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18989*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VABAsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i32 (intrinsic_wo_chain:v4i32 4:iPTR, QPR:v4i32:$src2, QPR:v4i32:$src3), QPR:v4i32:$src1) - Complexity = 11
                  // Dst: (VABAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, QPR:v4i32:$src3)
/*19001*/       0, /*End of Scope*/
/*19002*/     /*Scope*/ 58|128,1/*186*/, /*->19190*/
/*19004*/       OPC_CheckInteger, 5, 
/*19006*/       OPC_MoveParent,
/*19007*/       OPC_RecordChild1, // #0 = $src2
/*19008*/       OPC_Scope, 29, /*->19039*/ // 6 children in Scope
/*19010*/         OPC_CheckChild1Type, MVT::v8i8,
/*19012*/         OPC_RecordChild2, // #1 = $src3
/*19013*/         OPC_CheckChild2Type, MVT::v8i8,
/*19015*/         OPC_MoveParent,
/*19016*/         OPC_RecordChild1, // #2 = $src1
/*19017*/         OPC_CheckType, MVT::v8i8,
/*19019*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*19021*/         OPC_EmitInteger, MVT::i32, 14, 
/*19024*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19027*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VABAuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i8 (intrinsic_wo_chain:v8i8 5:iPTR, DPR:v8i8:$src2, DPR:v8i8:$src3), DPR:v8i8:$src1) - Complexity = 11
                  // Dst: (VABAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$src2, DPR:v8i8:$src3)
/*19039*/       /*Scope*/ 29, /*->19069*/
/*19040*/         OPC_CheckChild1Type, MVT::v4i16,
/*19042*/         OPC_RecordChild2, // #1 = $src3
/*19043*/         OPC_CheckChild2Type, MVT::v4i16,
/*19045*/         OPC_MoveParent,
/*19046*/         OPC_RecordChild1, // #2 = $src1
/*19047*/         OPC_CheckType, MVT::v4i16,
/*19049*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*19051*/         OPC_EmitInteger, MVT::i32, 14, 
/*19054*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19057*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VABAuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i16 (intrinsic_wo_chain:v4i16 5:iPTR, DPR:v4i16:$src2, DPR:v4i16:$src3), DPR:v4i16:$src1) - Complexity = 11
                  // Dst: (VABAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$src2, DPR:v4i16:$src3)
/*19069*/       /*Scope*/ 29, /*->19099*/
/*19070*/         OPC_CheckChild1Type, MVT::v2i32,
/*19072*/         OPC_RecordChild2, // #1 = $src3
/*19073*/         OPC_CheckChild2Type, MVT::v2i32,
/*19075*/         OPC_MoveParent,
/*19076*/         OPC_RecordChild1, // #2 = $src1
/*19077*/         OPC_CheckType, MVT::v2i32,
/*19079*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*19081*/         OPC_EmitInteger, MVT::i32, 14, 
/*19084*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19087*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VABAuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v2i32 (intrinsic_wo_chain:v2i32 5:iPTR, DPR:v2i32:$src2, DPR:v2i32:$src3), DPR:v2i32:$src1) - Complexity = 11
                  // Dst: (VABAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$src2, DPR:v2i32:$src3)
/*19099*/       /*Scope*/ 29, /*->19129*/
/*19100*/         OPC_CheckChild1Type, MVT::v16i8,
/*19102*/         OPC_RecordChild2, // #1 = $src3
/*19103*/         OPC_CheckChild2Type, MVT::v16i8,
/*19105*/         OPC_MoveParent,
/*19106*/         OPC_RecordChild1, // #2 = $src1
/*19107*/         OPC_CheckType, MVT::v16i8,
/*19109*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*19111*/         OPC_EmitInteger, MVT::i32, 14, 
/*19114*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19117*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VABAuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v16i8 (intrinsic_wo_chain:v16i8 5:iPTR, QPR:v16i8:$src2, QPR:v16i8:$src3), QPR:v16i8:$src1) - Complexity = 11
                  // Dst: (VABAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$src2, QPR:v16i8:$src3)
/*19129*/       /*Scope*/ 29, /*->19159*/
/*19130*/         OPC_CheckChild1Type, MVT::v8i16,
/*19132*/         OPC_RecordChild2, // #1 = $src3
/*19133*/         OPC_CheckChild2Type, MVT::v8i16,
/*19135*/         OPC_MoveParent,
/*19136*/         OPC_RecordChild1, // #2 = $src1
/*19137*/         OPC_CheckType, MVT::v8i16,
/*19139*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*19141*/         OPC_EmitInteger, MVT::i32, 14, 
/*19144*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19147*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VABAuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i16 (intrinsic_wo_chain:v8i16 5:iPTR, QPR:v8i16:$src2, QPR:v8i16:$src3), QPR:v8i16:$src1) - Complexity = 11
                  // Dst: (VABAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, QPR:v8i16:$src3)
/*19159*/       /*Scope*/ 29, /*->19189*/
/*19160*/         OPC_CheckChild1Type, MVT::v4i32,
/*19162*/         OPC_RecordChild2, // #1 = $src3
/*19163*/         OPC_CheckChild2Type, MVT::v4i32,
/*19165*/         OPC_MoveParent,
/*19166*/         OPC_RecordChild1, // #2 = $src1
/*19167*/         OPC_CheckType, MVT::v4i32,
/*19169*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*19171*/         OPC_EmitInteger, MVT::i32, 14, 
/*19174*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19177*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VABAuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i32 (intrinsic_wo_chain:v4i32 5:iPTR, QPR:v4i32:$src2, QPR:v4i32:$src3), QPR:v4i32:$src1) - Complexity = 11
                  // Dst: (VABAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, QPR:v4i32:$src3)
/*19189*/       0, /*End of Scope*/
/*19190*/     0, /*End of Scope*/
/*19191*/   /*Scope*/ 84, /*->19276*/
/*19192*/     OPC_RecordChild0, // #0 = $acc
/*19193*/     OPC_Scope, 40, /*->19235*/ // 2 children in Scope
/*19195*/       OPC_MoveChild, 1,
/*19197*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::MUL),
/*19200*/       OPC_RecordChild0, // #1 = $a
/*19201*/       OPC_MoveChild, 0,
/*19203*/       OPC_CheckPredicate, 12, // Predicate_sext_16_node
/*19205*/       OPC_MoveParent,
/*19206*/       OPC_RecordChild1, // #2 = $b
/*19207*/       OPC_MoveChild, 1,
/*19209*/       OPC_CheckPredicate, 12, // Predicate_sext_16_node
/*19211*/       OPC_MoveParent,
/*19212*/       OPC_MoveParent,
/*19213*/       OPC_CheckType, MVT::i32,
/*19215*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*19217*/       OPC_EmitInteger, MVT::i32, 14, 
/*19220*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19223*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::SMLABB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (add:i32 GPR:i32:$acc, (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b)) - Complexity = 8
                // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*19235*/     /*Scope*/ 39, /*->19275*/
/*19236*/       OPC_RecordChild1, // #1 = $imm
/*19237*/       OPC_MoveChild, 1,
/*19239*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*19242*/       OPC_CheckPredicate, 13, // Predicate_imm0_255_neg
/*19244*/       OPC_MoveParent,
/*19245*/       OPC_CheckType, MVT::i32,
/*19247*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*19249*/       OPC_EmitConvertToTarget, 1,
/*19251*/       OPC_EmitNodeXForm, 12, 2, // imm_neg_XFORM
/*19254*/       OPC_EmitInteger, MVT::i32, 14, 
/*19257*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19260*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19263*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2SUBri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_255_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 8
                // Dst: (t2SUBri:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm0_255_neg>>:$imm))
/*19275*/     0, /*End of Scope*/
/*19276*/   /*Scope*/ 41, /*->19318*/
/*19277*/     OPC_MoveChild, 0,
/*19279*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::MUL),
/*19282*/     OPC_RecordChild0, // #0 = $a
/*19283*/     OPC_MoveChild, 0,
/*19285*/     OPC_CheckPredicate, 12, // Predicate_sext_16_node
/*19287*/     OPC_MoveParent,
/*19288*/     OPC_RecordChild1, // #1 = $b
/*19289*/     OPC_MoveChild, 1,
/*19291*/     OPC_CheckPredicate, 12, // Predicate_sext_16_node
/*19293*/     OPC_MoveParent,
/*19294*/     OPC_MoveParent,
/*19295*/     OPC_RecordChild1, // #2 = $acc
/*19296*/     OPC_CheckType, MVT::i32,
/*19298*/     OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*19300*/     OPC_EmitInteger, MVT::i32, 14, 
/*19303*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19306*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::SMLABB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (add:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b), GPR:i32:$acc) - Complexity = 8
              // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*19318*/   /*Scope*/ 117|128,4/*629*/, /*->19949*/
/*19320*/     OPC_RecordChild0, // #0 = $a
/*19321*/     OPC_Scope, 53|128,4/*565*/, /*->19889*/ // 2 children in Scope
/*19324*/       OPC_RecordChild1, // #1 = $b
/*19325*/       OPC_MoveChild, 1,
/*19327*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*19330*/       OPC_Scope, 30, /*->19362*/ // 14 children in Scope
/*19332*/         OPC_CheckPredicate, 7, // Predicate_so_imm
/*19334*/         OPC_MoveParent,
/*19335*/         OPC_CheckType, MVT::i32,
/*19337*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*19339*/         OPC_EmitConvertToTarget, 1,
/*19341*/         OPC_EmitInteger, MVT::i32, 14, 
/*19344*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19347*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19350*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::ADDri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (add:i32 GPR:i32:$a, (imm:i32)<<P:Predicate_so_imm>>:$b) - Complexity = 7
                  // Dst: (ADDri:i32 GPR:i32:$a, (imm:i32):$b)
/*19362*/       /*Scope*/ 33, /*->19396*/
/*19363*/         OPC_CheckPredicate, 14, // Predicate_so_imm_neg
/*19365*/         OPC_MoveParent,
/*19366*/         OPC_CheckType, MVT::i32,
/*19368*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*19370*/         OPC_EmitConvertToTarget, 1,
/*19372*/         OPC_EmitNodeXForm, 13, 2, // so_imm_neg_XFORM
/*19375*/         OPC_EmitInteger, MVT::i32, 14, 
/*19378*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19381*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19384*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::SUBri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm_neg>><<X:so_imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (SUBri:i32 GPR:i32:$src, (so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_so_imm_neg>>:$imm))
/*19396*/       /*Scope*/ 30, /*->19427*/
/*19397*/         OPC_CheckPredicate, 15, // Predicate_imm0_7
/*19399*/         OPC_MoveParent,
/*19400*/         OPC_CheckType, MVT::i32,
/*19402*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb1Only())
/*19404*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*19407*/         OPC_EmitConvertToTarget, 1,
/*19409*/         OPC_EmitInteger, MVT::i32, 14, 
/*19412*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19415*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::tADDi3), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm0_7>>:$rhs) - Complexity = 7
                  // Dst: (tADDi3:i32 tGPR:i32:$lhs, (imm:i32):$rhs)
/*19427*/       /*Scope*/ 30, /*->19458*/
/*19428*/         OPC_CheckPredicate, 16, // Predicate_imm8_255
/*19430*/         OPC_MoveParent,
/*19431*/         OPC_CheckType, MVT::i32,
/*19433*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb1Only())
/*19435*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*19438*/         OPC_EmitConvertToTarget, 1,
/*19440*/         OPC_EmitInteger, MVT::i32, 14, 
/*19443*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19446*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::tADDi8), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm8_255>>:$rhs) - Complexity = 7
                  // Dst: (tADDi8:i32 tGPR:i32:$lhs, (imm:i32):$rhs)
/*19458*/       /*Scope*/ 33, /*->19492*/
/*19459*/         OPC_CheckPredicate, 17, // Predicate_imm0_7_neg
/*19461*/         OPC_MoveParent,
/*19462*/         OPC_CheckType, MVT::i32,
/*19464*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb1Only())
/*19466*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*19469*/         OPC_EmitConvertToTarget, 1,
/*19471*/         OPC_EmitNodeXForm, 12, 3, // imm_neg_XFORM
/*19474*/         OPC_EmitInteger, MVT::i32, 14, 
/*19477*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19480*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::tSUBi3), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm0_7_neg>><<X:imm_neg_XFORM>>:$rhs) - Complexity = 7
                  // Dst: (tSUBi3:i32 tGPR:i32:$lhs, (imm_neg_XFORM:i32 (imm:i32):$rhs))
/*19492*/       /*Scope*/ 33, /*->19526*/
/*19493*/         OPC_CheckPredicate, 18, // Predicate_imm8_255_neg
/*19495*/         OPC_MoveParent,
/*19496*/         OPC_CheckType, MVT::i32,
/*19498*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb1Only())
/*19500*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*19503*/         OPC_EmitConvertToTarget, 1,
/*19505*/         OPC_EmitNodeXForm, 12, 3, // imm_neg_XFORM
/*19508*/         OPC_EmitInteger, MVT::i32, 14, 
/*19511*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19514*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::tSUBi8), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm8_255_neg>><<X:imm_neg_XFORM>>:$rhs) - Complexity = 7
                  // Dst: (tSUBi8:i32 tGPR:i32:$lhs, (imm_neg_XFORM:i32 (imm:i32):$rhs))
/*19526*/       /*Scope*/ 30, /*->19557*/
/*19527*/         OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*19529*/         OPC_MoveParent,
/*19530*/         OPC_CheckType, MVT::i32,
/*19532*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*19534*/         OPC_EmitConvertToTarget, 1,
/*19536*/         OPC_EmitInteger, MVT::i32, 14, 
/*19539*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19542*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19545*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2ADDri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (add:i32 GPR:i32:$lhs, (imm:i32)<<P:Predicate_t2_so_imm>>:$rhs) - Complexity = 7
                  // Dst: (t2ADDri:i32 GPR:i32:$lhs, (imm:i32):$rhs)
/*19557*/       /*Scope*/ 26, /*->19584*/
/*19558*/         OPC_CheckPredicate, 19, // Predicate_imm0_4095
/*19560*/         OPC_MoveParent,
/*19561*/         OPC_CheckType, MVT::i32,
/*19563*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*19565*/         OPC_EmitConvertToTarget, 1,
/*19567*/         OPC_EmitInteger, MVT::i32, 14, 
/*19570*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19573*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2ADDri12), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (add:i32 GPR:i32:$lhs, (imm:i32)<<P:Predicate_imm0_4095>>:$rhs) - Complexity = 7
                  // Dst: (t2ADDri12:i32 GPR:i32:$lhs, (imm:i32):$rhs)
/*19584*/       /*Scope*/ 33, /*->19618*/
/*19585*/         OPC_CheckPredicate, 20, // Predicate_t2_so_imm_neg
/*19587*/         OPC_MoveParent,
/*19588*/         OPC_CheckType, MVT::i32,
/*19590*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*19592*/         OPC_EmitConvertToTarget, 1,
/*19594*/         OPC_EmitNodeXForm, 14, 2, // t2_so_imm_neg_XFORM
/*19597*/         OPC_EmitInteger, MVT::i32, 14, 
/*19600*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19603*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19606*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2SUBri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_neg>><<X:t2_so_imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (t2SUBri:i32 GPR:i32:$src, (t2_so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_neg>>:$imm))
/*19618*/       /*Scope*/ 29, /*->19648*/
/*19619*/         OPC_CheckPredicate, 21, // Predicate_imm0_4095_neg
/*19621*/         OPC_MoveParent,
/*19622*/         OPC_CheckType, MVT::i32,
/*19624*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*19626*/         OPC_EmitConvertToTarget, 1,
/*19628*/         OPC_EmitNodeXForm, 12, 2, // imm_neg_XFORM
/*19631*/         OPC_EmitInteger, MVT::i32, 14, 
/*19634*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19637*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2SUBri12), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_4095_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (t2SUBri12:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm0_4095_neg>>:$imm))
/*19648*/       /*Scope*/ 59, /*->19708*/
/*19649*/         OPC_CheckPredicate, 9, // Predicate_so_imm2part
/*19651*/         OPC_MoveParent,
/*19652*/         OPC_CheckType, MVT::i32,
/*19654*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*19656*/         OPC_EmitConvertToTarget, 1,
/*19658*/         OPC_EmitNodeXForm, 4, 2, // so_imm2part_1
/*19661*/         OPC_EmitInteger, MVT::i32, 14, 
/*19664*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19667*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19670*/         OPC_EmitNode, TARGET_OPCODE(ARM::ADDri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6,  // Results = #7 
/*19682*/         OPC_EmitConvertToTarget, 1,
/*19684*/         OPC_EmitNodeXForm, 5, 8, // so_imm2part_2
/*19687*/         OPC_EmitInteger, MVT::i32, 14, 
/*19690*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19693*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19696*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::ADDri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 7, 9, 10, 11, 12, 
                  // Src: (add:i32 GPR:i32:$LHS, (imm:i32)<<P:Predicate_so_imm2part>>:$RHS) - Complexity = 7
                  // Dst: (ADDri:i32 (ADDri:i32 GPR:i32:$LHS, (so_imm2part_1:i32 (imm:i32):$RHS)), (so_imm2part_2:i32 (imm:i32):$RHS))
/*19708*/       /*Scope*/ 59, /*->19768*/
/*19709*/         OPC_CheckPredicate, 22, // Predicate_so_neg_imm2part
/*19711*/         OPC_MoveParent,
/*19712*/         OPC_CheckType, MVT::i32,
/*19714*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*19716*/         OPC_EmitConvertToTarget, 1,
/*19718*/         OPC_EmitNodeXForm, 15, 2, // so_neg_imm2part_1
/*19721*/         OPC_EmitInteger, MVT::i32, 14, 
/*19724*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19727*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19730*/         OPC_EmitNode, TARGET_OPCODE(ARM::SUBri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6,  // Results = #7 
/*19742*/         OPC_EmitConvertToTarget, 1,
/*19744*/         OPC_EmitNodeXForm, 16, 8, // so_neg_imm2part_2
/*19747*/         OPC_EmitInteger, MVT::i32, 14, 
/*19750*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19753*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19756*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::SUBri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 7, 9, 10, 11, 12, 
                  // Src: (add:i32 GPR:i32:$LHS, (imm:i32)<<P:Predicate_so_neg_imm2part>>:$RHS) - Complexity = 7
                  // Dst: (SUBri:i32 (SUBri:i32 GPR:i32:$LHS, (so_neg_imm2part_1:i32 (imm:i32):$RHS)), (so_neg_imm2part_2:i32 (imm:i32):$RHS))
/*19768*/       /*Scope*/ 59, /*->19828*/
/*19769*/         OPC_CheckPredicate, 10, // Predicate_t2_so_imm2part
/*19771*/         OPC_MoveParent,
/*19772*/         OPC_CheckType, MVT::i32,
/*19774*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*19776*/         OPC_EmitConvertToTarget, 1,
/*19778*/         OPC_EmitNodeXForm, 6, 2, // t2_so_imm2part_1
/*19781*/         OPC_EmitInteger, MVT::i32, 14, 
/*19784*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19787*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19790*/         OPC_EmitNode, TARGET_OPCODE(ARM::t2ADDri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6,  // Results = #7 
/*19802*/         OPC_EmitConvertToTarget, 1,
/*19804*/         OPC_EmitNodeXForm, 7, 8, // t2_so_imm2part_2
/*19807*/         OPC_EmitInteger, MVT::i32, 14, 
/*19810*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19813*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19816*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2ADDri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 7, 9, 10, 11, 12, 
                  // Src: (add:i32 rGPR:i32:$LHS, (imm:i32)<<P:Predicate_t2_so_imm2part>>:$RHS) - Complexity = 7
                  // Dst: (t2ADDri:i32 (t2ADDri:i32 rGPR:i32:$LHS, (t2_so_imm2part_1:i32 (imm:i32):$RHS)), (t2_so_imm2part_2:i32 (imm:i32):$RHS))
/*19828*/       /*Scope*/ 59, /*->19888*/
/*19829*/         OPC_CheckPredicate, 23, // Predicate_t2_so_neg_imm2part
/*19831*/         OPC_MoveParent,
/*19832*/         OPC_CheckType, MVT::i32,
/*19834*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*19836*/         OPC_EmitConvertToTarget, 1,
/*19838*/         OPC_EmitNodeXForm, 17, 2, // t2_so_neg_imm2part_1
/*19841*/         OPC_EmitInteger, MVT::i32, 14, 
/*19844*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19847*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19850*/         OPC_EmitNode, TARGET_OPCODE(ARM::t2SUBri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6,  // Results = #7 
/*19862*/         OPC_EmitConvertToTarget, 1,
/*19864*/         OPC_EmitNodeXForm, 18, 8, // t2_so_neg_imm2part_2
/*19867*/         OPC_EmitInteger, MVT::i32, 14, 
/*19870*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19873*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19876*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2SUBri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 7, 9, 10, 11, 12, 
                  // Src: (add:i32 rGPR:i32:$LHS, (imm:i32)<<P:Predicate_t2_so_neg_imm2part>>:$RHS) - Complexity = 7
                  // Dst: (t2SUBri:i32 (t2SUBri:i32 rGPR:i32:$LHS, (t2_so_neg_imm2part_1:i32 (imm:i32):$RHS)), (t2_so_neg_imm2part_2:i32 (imm:i32):$RHS))
/*19888*/       0, /*End of Scope*/
/*19889*/     /*Scope*/ 58, /*->19948*/
/*19890*/       OPC_MoveChild, 1,
/*19892*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::SIGN_EXTEND_INREG),
/*19895*/       OPC_RecordChild0, // #1 = $RHS
/*19896*/       OPC_MoveChild, 1,
/*19898*/       OPC_Scope, 23, /*->19923*/ // 2 children in Scope
/*19900*/         OPC_CheckValueType, MVT::i8,
/*19902*/         OPC_MoveParent,
/*19903*/         OPC_MoveParent,
/*19904*/         OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*19906*/         OPC_EmitInteger, MVT::i32, 14, 
/*19909*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19912*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::SXTABrr), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:i32 GPR:i32:$LHS, (sext_inreg:i32 GPR:i32:$RHS, i8:Other)) - Complexity = 6
                  // Dst: (SXTABrr:i32 GPR:i32:$LHS, GPR:i32:$RHS)
/*19923*/       /*Scope*/ 23, /*->19947*/
/*19924*/         OPC_CheckValueType, MVT::i16,
/*19926*/         OPC_MoveParent,
/*19927*/         OPC_MoveParent,
/*19928*/         OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*19930*/         OPC_EmitInteger, MVT::i32, 14, 
/*19933*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19936*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::SXTAHrr), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:i32 GPR:i32:$LHS, (sext_inreg:i32 GPR:i32:$RHS, i16:Other)) - Complexity = 6
                  // Dst: (SXTAHrr:i32 GPR:i32:$LHS, GPR:i32:$RHS)
/*19947*/       0, /*End of Scope*/
/*19948*/     0, /*End of Scope*/
/*19949*/   /*Scope*/ 66, /*->20016*/
/*19950*/     OPC_MoveChild, 0,
/*19952*/     OPC_SwitchOpcode /*2 cases */, 30,  TARGET_OPCODE(ISD::MUL),// ->19986
/*19956*/       OPC_RecordChild0, // #0 = $a
/*19957*/       OPC_RecordChild1, // #1 = $b
/*19958*/       OPC_MoveParent,
/*19959*/       OPC_RecordChild1, // #2 = $c
/*19960*/       OPC_CheckType, MVT::i32,
/*19962*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*19964*/       OPC_EmitInteger, MVT::i32, 14, 
/*19967*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19970*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19973*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::MLA), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 1, 2, 3, 4, 5, 
                // Src: (add:i32 (mul:i32 GPR:i32:$a, GPR:i32:$b), GPR:i32:$c) - Complexity = 6
                // Dst: (MLA:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$c)
              /*SwitchOpcode*/ 26,  TARGET_OPCODE(ISD::MULHS),// ->20015
/*19989*/       OPC_RecordChild0, // #0 = $a
/*19990*/       OPC_RecordChild1, // #1 = $b
/*19991*/       OPC_MoveParent,
/*19992*/       OPC_RecordChild1, // #2 = $c
/*19993*/       OPC_CheckType, MVT::i32,
/*19995*/       OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*19997*/       OPC_EmitInteger, MVT::i32, 14, 
/*20000*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20003*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::SMMLA), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mulhs:i32 GPR:i32:$a, GPR:i32:$b), GPR:i32:$c) - Complexity = 6
                // Dst: (SMMLA:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$c)
              0, // EndSwitchOpcode
/*20016*/   /*Scope*/ 59, /*->20076*/
/*20017*/     OPC_RecordChild0, // #0 = $LHS
/*20018*/     OPC_MoveChild, 1,
/*20020*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::SIGN_EXTEND_INREG),
/*20023*/     OPC_RecordChild0, // #1 = $RHS
/*20024*/     OPC_MoveChild, 1,
/*20026*/     OPC_Scope, 23, /*->20051*/ // 2 children in Scope
/*20028*/       OPC_CheckValueType, MVT::i8,
/*20030*/       OPC_MoveParent,
/*20031*/       OPC_MoveParent,
/*20032*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack())
/*20034*/       OPC_EmitInteger, MVT::i32, 14, 
/*20037*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20040*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2SXTABrr), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:i32 rGPR:i32:$LHS, (sext_inreg:i32 rGPR:i32:$RHS, i8:Other)) - Complexity = 6
                // Dst: (t2SXTABrr:i32 rGPR:i32:$LHS, rGPR:i32:$RHS)
/*20051*/     /*Scope*/ 23, /*->20075*/
/*20052*/       OPC_CheckValueType, MVT::i16,
/*20054*/       OPC_MoveParent,
/*20055*/       OPC_MoveParent,
/*20056*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack())
/*20058*/       OPC_EmitInteger, MVT::i32, 14, 
/*20061*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20064*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2SXTAHrr), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:i32 rGPR:i32:$LHS, (sext_inreg:i32 rGPR:i32:$RHS, i16:Other)) - Complexity = 6
                // Dst: (t2SXTAHrr:i32 rGPR:i32:$LHS, rGPR:i32:$RHS)
/*20075*/     0, /*End of Scope*/
/*20076*/   /*Scope*/ 120, /*->20197*/
/*20077*/     OPC_MoveChild, 0,
/*20079*/     OPC_SwitchOpcode /*3 cases */, 26,  TARGET_OPCODE(ISD::MUL),// ->20109
/*20083*/       OPC_RecordChild0, // #0 = $a
/*20084*/       OPC_RecordChild1, // #1 = $b
/*20085*/       OPC_MoveParent,
/*20086*/       OPC_RecordChild1, // #2 = $c
/*20087*/       OPC_CheckType, MVT::i32,
/*20089*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*20091*/       OPC_EmitInteger, MVT::i32, 14, 
/*20094*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20097*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2MLA), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 rGPR:i32:$a, rGPR:i32:$b), rGPR:i32:$c) - Complexity = 6
                // Dst: (t2MLA:i32 rGPR:i32:$a, rGPR:i32:$b, rGPR:i32:$c)
              /*SwitchOpcode*/ 26,  TARGET_OPCODE(ISD::MULHS),// ->20138
/*20112*/       OPC_RecordChild0, // #0 = $a
/*20113*/       OPC_RecordChild1, // #1 = $b
/*20114*/       OPC_MoveParent,
/*20115*/       OPC_RecordChild1, // #2 = $c
/*20116*/       OPC_CheckType, MVT::i32,
/*20118*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*20120*/       OPC_EmitInteger, MVT::i32, 14, 
/*20123*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20126*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2SMMLA), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mulhs:i32 rGPR:i32:$a, rGPR:i32:$b), rGPR:i32:$c) - Complexity = 6
                // Dst: (t2SMMLA:i32 rGPR:i32:$a, rGPR:i32:$b, rGPR:i32:$c)
              /*SwitchOpcode*/ 55,  TARGET_OPCODE(ISD::SIGN_EXTEND_INREG),// ->20196
/*20141*/       OPC_RecordChild0, // #0 = $RHS
/*20142*/       OPC_MoveChild, 1,
/*20144*/       OPC_Scope, 24, /*->20170*/ // 2 children in Scope
/*20146*/         OPC_CheckValueType, MVT::i8,
/*20148*/         OPC_MoveParent,
/*20149*/         OPC_MoveParent,
/*20150*/         OPC_RecordChild1, // #1 = $LHS
/*20151*/         OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*20153*/         OPC_EmitInteger, MVT::i32, 14, 
/*20156*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20159*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::SXTABrr), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (add:i32 (sext_inreg:i32 GPR:i32:$RHS, i8:Other), GPR:i32:$LHS) - Complexity = 6
                  // Dst: (SXTABrr:i32 GPR:i32:$LHS, GPR:i32:$RHS)
/*20170*/       /*Scope*/ 24, /*->20195*/
/*20171*/         OPC_CheckValueType, MVT::i16,
/*20173*/         OPC_MoveParent,
/*20174*/         OPC_MoveParent,
/*20175*/         OPC_RecordChild1, // #1 = $LHS
/*20176*/         OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*20178*/         OPC_EmitInteger, MVT::i32, 14, 
/*20181*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20184*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::SXTAHrr), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (add:i32 (sext_inreg:i32 GPR:i32:$RHS, i16:Other), GPR:i32:$LHS) - Complexity = 6
                  // Dst: (SXTAHrr:i32 GPR:i32:$LHS, GPR:i32:$RHS)
/*20195*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*20197*/   /*Scope*/ 65, /*->20263*/
/*20198*/     OPC_RecordChild0, // #0 = $c
/*20199*/     OPC_MoveChild, 1,
/*20201*/     OPC_SwitchOpcode /*2 cases */, 29,  TARGET_OPCODE(ISD::MUL),// ->20234
/*20205*/       OPC_RecordChild0, // #1 = $a
/*20206*/       OPC_RecordChild1, // #2 = $b
/*20207*/       OPC_MoveParent,
/*20208*/       OPC_CheckType, MVT::i32,
/*20210*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*20212*/       OPC_EmitInteger, MVT::i32, 14, 
/*20215*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20218*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20221*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::MLA), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 0, 3, 4, 5, 
                // Src: (add:i32 GPR:i32:$c, (mul:i32 GPR:i32:$a, GPR:i32:$b)) - Complexity = 6
                // Dst: (MLA:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$c)
              /*SwitchOpcode*/ 25,  TARGET_OPCODE(ISD::MULHS),// ->20262
/*20237*/       OPC_RecordChild0, // #1 = $a
/*20238*/       OPC_RecordChild1, // #2 = $b
/*20239*/       OPC_MoveParent,
/*20240*/       OPC_CheckType, MVT::i32,
/*20242*/       OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*20244*/       OPC_EmitInteger, MVT::i32, 14, 
/*20247*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20250*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::SMMLA), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (add:i32 GPR:i32:$c, (mulhs:i32 GPR:i32:$a, GPR:i32:$b)) - Complexity = 6
                // Dst: (SMMLA:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$c)
              0, // EndSwitchOpcode
/*20263*/   /*Scope*/ 60, /*->20324*/
/*20264*/     OPC_MoveChild, 0,
/*20266*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::SIGN_EXTEND_INREG),
/*20269*/     OPC_RecordChild0, // #0 = $RHS
/*20270*/     OPC_MoveChild, 1,
/*20272*/     OPC_Scope, 24, /*->20298*/ // 2 children in Scope
/*20274*/       OPC_CheckValueType, MVT::i8,
/*20276*/       OPC_MoveParent,
/*20277*/       OPC_MoveParent,
/*20278*/       OPC_RecordChild1, // #1 = $LHS
/*20279*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack())
/*20281*/       OPC_EmitInteger, MVT::i32, 14, 
/*20284*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20287*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2SXTABrr), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (add:i32 (sext_inreg:i32 rGPR:i32:$RHS, i8:Other), rGPR:i32:$LHS) - Complexity = 6
                // Dst: (t2SXTABrr:i32 rGPR:i32:$LHS, rGPR:i32:$RHS)
/*20298*/     /*Scope*/ 24, /*->20323*/
/*20299*/       OPC_CheckValueType, MVT::i16,
/*20301*/       OPC_MoveParent,
/*20302*/       OPC_MoveParent,
/*20303*/       OPC_RecordChild1, // #1 = $LHS
/*20304*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack())
/*20306*/       OPC_EmitInteger, MVT::i32, 14, 
/*20309*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20312*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2SXTAHrr), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (add:i32 (sext_inreg:i32 rGPR:i32:$RHS, i16:Other), rGPR:i32:$LHS) - Complexity = 6
                // Dst: (t2SXTAHrr:i32 rGPR:i32:$LHS, rGPR:i32:$RHS)
/*20323*/     0, /*End of Scope*/
/*20324*/   /*Scope*/ 30|128,1/*158*/, /*->20484*/
/*20326*/     OPC_RecordChild0, // #0 = $c
/*20327*/     OPC_Scope, 60, /*->20389*/ // 2 children in Scope
/*20329*/       OPC_MoveChild, 1,
/*20331*/       OPC_SwitchOpcode /*2 cases */, 25,  TARGET_OPCODE(ISD::MUL),// ->20360
/*20335*/         OPC_RecordChild0, // #1 = $a
/*20336*/         OPC_RecordChild1, // #2 = $b
/*20337*/         OPC_MoveParent,
/*20338*/         OPC_CheckType, MVT::i32,
/*20340*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*20342*/         OPC_EmitInteger, MVT::i32, 14, 
/*20345*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20348*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2MLA), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$c, (mul:i32 rGPR:i32:$a, rGPR:i32:$b)) - Complexity = 6
                  // Dst: (t2MLA:i32 rGPR:i32:$a, rGPR:i32:$b, rGPR:i32:$c)
                /*SwitchOpcode*/ 25,  TARGET_OPCODE(ISD::MULHS),// ->20388
/*20363*/         OPC_RecordChild0, // #1 = $a
/*20364*/         OPC_RecordChild1, // #2 = $b
/*20365*/         OPC_MoveParent,
/*20366*/         OPC_CheckType, MVT::i32,
/*20368*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*20370*/         OPC_EmitInteger, MVT::i32, 14, 
/*20373*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20376*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2SMMLA), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$c, (mulhs:i32 rGPR:i32:$a, rGPR:i32:$b)) - Complexity = 6
                  // Dst: (t2SMMLA:i32 rGPR:i32:$a, rGPR:i32:$b, rGPR:i32:$c)
                0, // EndSwitchOpcode
/*20389*/     /*Scope*/ 93, /*->20483*/
/*20390*/       OPC_RecordChild1, // #1 = $b
/*20391*/       OPC_CheckType, MVT::i32,
/*20393*/       OPC_Scope, 23, /*->20418*/ // 3 children in Scope
/*20395*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*20397*/         OPC_EmitInteger, MVT::i32, 14, 
/*20400*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20403*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20406*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::ADDrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 GPR:i32:$a, GPR:i32:$b) - Complexity = 3
                  // Dst: (ADDrr:i32 GPR:i32:$a, GPR:i32:$b)
/*20418*/       /*Scope*/ 23, /*->20442*/
/*20419*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb1Only())
/*20421*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*20424*/         OPC_EmitInteger, MVT::i32, 14, 
/*20427*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20430*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::tADDrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:i32 tGPR:i32:$lhs, tGPR:i32:$rhs) - Complexity = 3
                  // Dst: (tADDrr:i32 tGPR:i32:$lhs, tGPR:i32:$rhs)
/*20442*/       /*Scope*/ 39, /*->20482*/
/*20443*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*20445*/         OPC_EmitInteger, MVT::i32, 14, 
/*20448*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20451*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20454*/         OPC_Scope, 12, /*->20468*/ // 2 children in Scope
/*20456*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2ADDrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:i32 GPR:i32:$lhs, rGPR:i32:$rhs) - Complexity = 3
                    // Dst: (t2ADDrr:i32 GPR:i32:$lhs, rGPR:i32:$rhs)
/*20468*/         /*Scope*/ 12, /*->20481*/
/*20469*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2ADDrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$rhs, GPR:i32:$lhs) - Complexity = 3
                    // Dst: (t2ADDrr:i32 GPR:i32:$lhs, rGPR:i32:$rhs)
/*20481*/         0, /*End of Scope*/
/*20482*/       0, /*End of Scope*/
/*20483*/     0, /*End of Scope*/
/*20484*/   /*Scope*/ 92|128,1/*220*/, /*->20706*/
/*20486*/     OPC_MoveChild, 0,
/*20488*/     OPC_SwitchOpcode /*2 cases */, 105,  TARGET_OPCODE(ISD::SIGN_EXTEND),// ->20597
/*20492*/       OPC_RecordChild0, // #0 = $src1
/*20493*/       OPC_Scope, 33, /*->20528*/ // 3 children in Scope
/*20495*/         OPC_CheckChild0Type, MVT::v8i8,
/*20497*/         OPC_MoveParent,
/*20498*/         OPC_MoveChild, 1,
/*20500*/         OPC_CheckOpcode, TARGET_OPCODE(ISD::SIGN_EXTEND),
/*20503*/         OPC_RecordChild0, // #1 = $src2
/*20504*/         OPC_CheckChild0Type, MVT::v8i8,
/*20506*/         OPC_MoveParent,
/*20507*/         OPC_CheckType, MVT::v8i16,
/*20509*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20511*/         OPC_EmitInteger, MVT::i32, 14, 
/*20514*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20517*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VADDLsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v8i16 (sext:v8i16 DPR:v8i8:$src1), (sext:v8i16 DPR:v8i8:$src2)) - Complexity = 9
                  // Dst: (VADDLsv8i16:v8i16 DPR:v8i8:$src1, DPR:v8i8:$src2)
/*20528*/       /*Scope*/ 33, /*->20562*/
/*20529*/         OPC_CheckChild0Type, MVT::v4i16,
/*20531*/         OPC_MoveParent,
/*20532*/         OPC_MoveChild, 1,
/*20534*/         OPC_CheckOpcode, TARGET_OPCODE(ISD::SIGN_EXTEND),
/*20537*/         OPC_RecordChild0, // #1 = $src2
/*20538*/         OPC_CheckChild0Type, MVT::v4i16,
/*20540*/         OPC_MoveParent,
/*20541*/         OPC_CheckType, MVT::v4i32,
/*20543*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20545*/         OPC_EmitInteger, MVT::i32, 14, 
/*20548*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20551*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VADDLsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v4i32 (sext:v4i32 DPR:v4i16:$src1), (sext:v4i32 DPR:v4i16:$src2)) - Complexity = 9
                  // Dst: (VADDLsv4i32:v4i32 DPR:v4i16:$src1, DPR:v4i16:$src2)
/*20562*/       /*Scope*/ 33, /*->20596*/
/*20563*/         OPC_CheckChild0Type, MVT::v2i32,
/*20565*/         OPC_MoveParent,
/*20566*/         OPC_MoveChild, 1,
/*20568*/         OPC_CheckOpcode, TARGET_OPCODE(ISD::SIGN_EXTEND),
/*20571*/         OPC_RecordChild0, // #1 = $src2
/*20572*/         OPC_CheckChild0Type, MVT::v2i32,
/*20574*/         OPC_MoveParent,
/*20575*/         OPC_CheckType, MVT::v2i64,
/*20577*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20579*/         OPC_EmitInteger, MVT::i32, 14, 
/*20582*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20585*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VADDLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v2i64 (sext:v2i64 DPR:v2i32:$src1), (sext:v2i64 DPR:v2i32:$src2)) - Complexity = 9
                  // Dst: (VADDLsv2i64:v2i64 DPR:v2i32:$src1, DPR:v2i32:$src2)
/*20596*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 105,  TARGET_OPCODE(ISD::ZERO_EXTEND),// ->20705
/*20600*/       OPC_RecordChild0, // #0 = $src1
/*20601*/       OPC_Scope, 33, /*->20636*/ // 3 children in Scope
/*20603*/         OPC_CheckChild0Type, MVT::v8i8,
/*20605*/         OPC_MoveParent,
/*20606*/         OPC_MoveChild, 1,
/*20608*/         OPC_CheckOpcode, TARGET_OPCODE(ISD::ZERO_EXTEND),
/*20611*/         OPC_RecordChild0, // #1 = $src2
/*20612*/         OPC_CheckChild0Type, MVT::v8i8,
/*20614*/         OPC_MoveParent,
/*20615*/         OPC_CheckType, MVT::v8i16,
/*20617*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20619*/         OPC_EmitInteger, MVT::i32, 14, 
/*20622*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20625*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VADDLuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v8i16 (zext:v8i16 DPR:v8i8:$src1), (zext:v8i16 DPR:v8i8:$src2)) - Complexity = 9
                  // Dst: (VADDLuv8i16:v8i16 DPR:v8i8:$src1, DPR:v8i8:$src2)
/*20636*/       /*Scope*/ 33, /*->20670*/
/*20637*/         OPC_CheckChild0Type, MVT::v4i16,
/*20639*/         OPC_MoveParent,
/*20640*/         OPC_MoveChild, 1,
/*20642*/         OPC_CheckOpcode, TARGET_OPCODE(ISD::ZERO_EXTEND),
/*20645*/         OPC_RecordChild0, // #1 = $src2
/*20646*/         OPC_CheckChild0Type, MVT::v4i16,
/*20648*/         OPC_MoveParent,
/*20649*/         OPC_CheckType, MVT::v4i32,
/*20651*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20653*/         OPC_EmitInteger, MVT::i32, 14, 
/*20656*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20659*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VADDLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v4i32 (zext:v4i32 DPR:v4i16:$src1), (zext:v4i32 DPR:v4i16:$src2)) - Complexity = 9
                  // Dst: (VADDLuv4i32:v4i32 DPR:v4i16:$src1, DPR:v4i16:$src2)
/*20670*/       /*Scope*/ 33, /*->20704*/
/*20671*/         OPC_CheckChild0Type, MVT::v2i32,
/*20673*/         OPC_MoveParent,
/*20674*/         OPC_MoveChild, 1,
/*20676*/         OPC_CheckOpcode, TARGET_OPCODE(ISD::ZERO_EXTEND),
/*20679*/         OPC_RecordChild0, // #1 = $src2
/*20680*/         OPC_CheckChild0Type, MVT::v2i32,
/*20682*/         OPC_MoveParent,
/*20683*/         OPC_CheckType, MVT::v2i64,
/*20685*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20687*/         OPC_EmitInteger, MVT::i32, 14, 
/*20690*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20693*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VADDLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v2i64 (zext:v2i64 DPR:v2i32:$src1), (zext:v2i64 DPR:v2i32:$src2)) - Complexity = 9
                  // Dst: (VADDLuv2i64:v2i64 DPR:v2i32:$src1, DPR:v2i32:$src2)
/*20704*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*20706*/   /*Scope*/ 65|128,6/*833*/, /*->21541*/
/*20708*/     OPC_RecordChild0, // #0 = $src1
/*20709*/     OPC_MoveChild, 1,
/*20711*/     OPC_SwitchOpcode /*4 cases */, 75|128,1/*203*/,  TARGET_OPCODE(ARMISD::VSHRs),// ->20919
/*20716*/       OPC_RecordChild0, // #1 = $src2
/*20717*/       OPC_RecordChild1, // #2 = $SIMM
/*20718*/       OPC_MoveChild, 1,
/*20720*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*20723*/       OPC_MoveParent,
/*20724*/       OPC_MoveParent,
/*20725*/       OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->20750
/*20728*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20730*/         OPC_EmitConvertToTarget, 2,
/*20732*/         OPC_EmitInteger, MVT::i32, 14, 
/*20735*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20738*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSRAsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvshrs:v8i8 DPR:v8i8:$src2, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$src2, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i16,// ->20774
/*20752*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20754*/         OPC_EmitConvertToTarget, 2,
/*20756*/         OPC_EmitInteger, MVT::i32, 14, 
/*20759*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20762*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSRAsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvshrs:v4i16 DPR:v4i16:$src2, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$src2, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i32,// ->20798
/*20776*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20778*/         OPC_EmitConvertToTarget, 2,
/*20780*/         OPC_EmitInteger, MVT::i32, 14, 
/*20783*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20786*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSRAsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvshrs:v2i32 DPR:v2i32:$src2, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$src2, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v1i64,// ->20822
/*20800*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20802*/         OPC_EmitConvertToTarget, 2,
/*20804*/         OPC_EmitInteger, MVT::i32, 14, 
/*20807*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20810*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSRAsv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvshrs:v1i64 DPR:v1i64:$src2, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$src2, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v16i8,// ->20846
/*20824*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20826*/         OPC_EmitConvertToTarget, 2,
/*20828*/         OPC_EmitInteger, MVT::i32, 14, 
/*20831*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20834*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSRAsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvshrs:v16i8 QPR:v16i8:$src2, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$src2, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v8i16,// ->20870
/*20848*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20850*/         OPC_EmitConvertToTarget, 2,
/*20852*/         OPC_EmitInteger, MVT::i32, 14, 
/*20855*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20858*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSRAsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvshrs:v8i16 QPR:v8i16:$src2, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i32,// ->20894
/*20872*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20874*/         OPC_EmitConvertToTarget, 2,
/*20876*/         OPC_EmitInteger, MVT::i32, 14, 
/*20879*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20882*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSRAsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvshrs:v4i32 QPR:v4i32:$src2, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i64,// ->20918
/*20896*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20898*/         OPC_EmitConvertToTarget, 2,
/*20900*/         OPC_EmitInteger, MVT::i32, 14, 
/*20903*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20906*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSRAsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvshrs:v2i64 QPR:v2i64:$src2, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$src2, (imm:i32):$SIMM)
                0, // EndSwitchType
              /*SwitchOpcode*/ 75|128,1/*203*/,  TARGET_OPCODE(ARMISD::VSHRu),// ->21126
/*20923*/       OPC_RecordChild0, // #1 = $src2
/*20924*/       OPC_RecordChild1, // #2 = $SIMM
/*20925*/       OPC_MoveChild, 1,
/*20927*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*20930*/       OPC_MoveParent,
/*20931*/       OPC_MoveParent,
/*20932*/       OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->20957
/*20935*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20937*/         OPC_EmitConvertToTarget, 2,
/*20939*/         OPC_EmitInteger, MVT::i32, 14, 
/*20942*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20945*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSRAuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvshru:v8i8 DPR:v8i8:$src2, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$src2, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i16,// ->20981
/*20959*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20961*/         OPC_EmitConvertToTarget, 2,
/*20963*/         OPC_EmitInteger, MVT::i32, 14, 
/*20966*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20969*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSRAuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvshru:v4i16 DPR:v4i16:$src2, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$src2, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i32,// ->21005
/*20983*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20985*/         OPC_EmitConvertToTarget, 2,
/*20987*/         OPC_EmitInteger, MVT::i32, 14, 
/*20990*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20993*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSRAuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvshru:v2i32 DPR:v2i32:$src2, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$src2, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v1i64,// ->21029
/*21007*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21009*/         OPC_EmitConvertToTarget, 2,
/*21011*/         OPC_EmitInteger, MVT::i32, 14, 
/*21014*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21017*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSRAuv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvshru:v1i64 DPR:v1i64:$src2, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$src2, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v16i8,// ->21053
/*21031*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21033*/         OPC_EmitConvertToTarget, 2,
/*21035*/         OPC_EmitInteger, MVT::i32, 14, 
/*21038*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21041*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSRAuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvshru:v16i8 QPR:v16i8:$src2, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$src2, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v8i16,// ->21077
/*21055*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21057*/         OPC_EmitConvertToTarget, 2,
/*21059*/         OPC_EmitInteger, MVT::i32, 14, 
/*21062*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21065*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSRAuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvshru:v8i16 QPR:v8i16:$src2, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i32,// ->21101
/*21079*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21081*/         OPC_EmitConvertToTarget, 2,
/*21083*/         OPC_EmitInteger, MVT::i32, 14, 
/*21086*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21089*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSRAuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvshru:v4i32 QPR:v4i32:$src2, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i64,// ->21125
/*21103*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21105*/         OPC_EmitConvertToTarget, 2,
/*21107*/         OPC_EmitInteger, MVT::i32, 14, 
/*21110*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21113*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSRAuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvshru:v2i64 QPR:v2i64:$src2, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$src2, (imm:i32):$SIMM)
                0, // EndSwitchType
              /*SwitchOpcode*/ 75|128,1/*203*/,  TARGET_OPCODE(ARMISD::VRSHRs),// ->21333
/*21130*/       OPC_RecordChild0, // #1 = $src2
/*21131*/       OPC_RecordChild1, // #2 = $SIMM
/*21132*/       OPC_MoveChild, 1,
/*21134*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*21137*/       OPC_MoveParent,
/*21138*/       OPC_MoveParent,
/*21139*/       OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->21164
/*21142*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21144*/         OPC_EmitConvertToTarget, 2,
/*21146*/         OPC_EmitInteger, MVT::i32, 14, 
/*21149*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21152*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VRSRAsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvrshrs:v8i8 DPR:v8i8:$src2, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$src2, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i16,// ->21188
/*21166*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21168*/         OPC_EmitConvertToTarget, 2,
/*21170*/         OPC_EmitInteger, MVT::i32, 14, 
/*21173*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21176*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VRSRAsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvrshrs:v4i16 DPR:v4i16:$src2, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$src2, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i32,// ->21212
/*21190*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21192*/         OPC_EmitConvertToTarget, 2,
/*21194*/         OPC_EmitInteger, MVT::i32, 14, 
/*21197*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21200*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VRSRAsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvrshrs:v2i32 DPR:v2i32:$src2, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$src2, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v1i64,// ->21236
/*21214*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21216*/         OPC_EmitConvertToTarget, 2,
/*21218*/         OPC_EmitInteger, MVT::i32, 14, 
/*21221*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21224*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VRSRAsv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvrshrs:v1i64 DPR:v1i64:$src2, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$src2, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v16i8,// ->21260
/*21238*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21240*/         OPC_EmitConvertToTarget, 2,
/*21242*/         OPC_EmitInteger, MVT::i32, 14, 
/*21245*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21248*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VRSRAsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvrshrs:v16i8 QPR:v16i8:$src2, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$src2, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v8i16,// ->21284
/*21262*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21264*/         OPC_EmitConvertToTarget, 2,
/*21266*/         OPC_EmitInteger, MVT::i32, 14, 
/*21269*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21272*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VRSRAsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvrshrs:v8i16 QPR:v8i16:$src2, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i32,// ->21308
/*21286*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21288*/         OPC_EmitConvertToTarget, 2,
/*21290*/         OPC_EmitInteger, MVT::i32, 14, 
/*21293*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21296*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VRSRAsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvrshrs:v4i32 QPR:v4i32:$src2, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i64,// ->21332
/*21310*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21312*/         OPC_EmitConvertToTarget, 2,
/*21314*/         OPC_EmitInteger, MVT::i32, 14, 
/*21317*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21320*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VRSRAsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvrshrs:v2i64 QPR:v2i64:$src2, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$src2, (imm:i32):$SIMM)
                0, // EndSwitchType
              /*SwitchOpcode*/ 75|128,1/*203*/,  TARGET_OPCODE(ARMISD::VRSHRu),// ->21540
/*21337*/       OPC_RecordChild0, // #1 = $src2
/*21338*/       OPC_RecordChild1, // #2 = $SIMM
/*21339*/       OPC_MoveChild, 1,
/*21341*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*21344*/       OPC_MoveParent,
/*21345*/       OPC_MoveParent,
/*21346*/       OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->21371
/*21349*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21351*/         OPC_EmitConvertToTarget, 2,
/*21353*/         OPC_EmitInteger, MVT::i32, 14, 
/*21356*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21359*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VRSRAuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvrshru:v8i8 DPR:v8i8:$src2, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$src2, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i16,// ->21395
/*21373*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21375*/         OPC_EmitConvertToTarget, 2,
/*21377*/         OPC_EmitInteger, MVT::i32, 14, 
/*21380*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21383*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VRSRAuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvrshru:v4i16 DPR:v4i16:$src2, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$src2, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i32,// ->21419
/*21397*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21399*/         OPC_EmitConvertToTarget, 2,
/*21401*/         OPC_EmitInteger, MVT::i32, 14, 
/*21404*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21407*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VRSRAuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvrshru:v2i32 DPR:v2i32:$src2, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$src2, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v1i64,// ->21443
/*21421*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21423*/         OPC_EmitConvertToTarget, 2,
/*21425*/         OPC_EmitInteger, MVT::i32, 14, 
/*21428*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21431*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VRSRAuv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvrshru:v1i64 DPR:v1i64:$src2, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$src2, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v16i8,// ->21467
/*21445*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21447*/         OPC_EmitConvertToTarget, 2,
/*21449*/         OPC_EmitInteger, MVT::i32, 14, 
/*21452*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21455*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VRSRAuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvrshru:v16i8 QPR:v16i8:$src2, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$src2, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v8i16,// ->21491
/*21469*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21471*/         OPC_EmitConvertToTarget, 2,
/*21473*/         OPC_EmitInteger, MVT::i32, 14, 
/*21476*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21479*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VRSRAuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvrshru:v8i16 QPR:v8i16:$src2, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i32,// ->21515
/*21493*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21495*/         OPC_EmitConvertToTarget, 2,
/*21497*/         OPC_EmitInteger, MVT::i32, 14, 
/*21500*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21503*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VRSRAuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvrshru:v4i32 QPR:v4i32:$src2, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i64,// ->21539
/*21517*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21519*/         OPC_EmitConvertToTarget, 2,
/*21521*/         OPC_EmitInteger, MVT::i32, 14, 
/*21524*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21527*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VRSRAuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvrshru:v2i64 QPR:v2i64:$src2, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$src2, (imm:i32):$SIMM)
                0, // EndSwitchType
              0, // EndSwitchOpcode
/*21541*/   /*Scope*/ 68|128,6/*836*/, /*->22379*/
/*21543*/     OPC_MoveChild, 0,
/*21545*/     OPC_SwitchOpcode /*4 cases */, 76|128,1/*204*/,  TARGET_OPCODE(ARMISD::VSHRs),// ->21754
/*21550*/       OPC_RecordChild0, // #0 = $src2
/*21551*/       OPC_RecordChild1, // #1 = $SIMM
/*21552*/       OPC_MoveChild, 1,
/*21554*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*21557*/       OPC_MoveParent,
/*21558*/       OPC_MoveParent,
/*21559*/       OPC_RecordChild1, // #2 = $src1
/*21560*/       OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->21585
/*21563*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21565*/         OPC_EmitConvertToTarget, 1,
/*21567*/         OPC_EmitInteger, MVT::i32, 14, 
/*21570*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21573*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSRAsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i8 (NEONvshrs:v8i8 DPR:v8i8:$src2, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                  // Dst: (VSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$src2, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i16,// ->21609
/*21587*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21589*/         OPC_EmitConvertToTarget, 1,
/*21591*/         OPC_EmitInteger, MVT::i32, 14, 
/*21594*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21597*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSRAsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i16 (NEONvshrs:v4i16 DPR:v4i16:$src2, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                  // Dst: (VSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$src2, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i32,// ->21633
/*21611*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21613*/         OPC_EmitConvertToTarget, 1,
/*21615*/         OPC_EmitInteger, MVT::i32, 14, 
/*21618*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21621*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSRAsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i32 (NEONvshrs:v2i32 DPR:v2i32:$src2, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                  // Dst: (VSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$src2, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v1i64,// ->21657
/*21635*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21637*/         OPC_EmitConvertToTarget, 1,
/*21639*/         OPC_EmitInteger, MVT::i32, 14, 
/*21642*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21645*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSRAsv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v1i64 (NEONvshrs:v1i64 DPR:v1i64:$src2, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                  // Dst: (VSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$src2, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v16i8,// ->21681
/*21659*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21661*/         OPC_EmitConvertToTarget, 1,
/*21663*/         OPC_EmitInteger, MVT::i32, 14, 
/*21666*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21669*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSRAsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v16i8 (NEONvshrs:v16i8 QPR:v16i8:$src2, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                  // Dst: (VSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$src2, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v8i16,// ->21705
/*21683*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21685*/         OPC_EmitConvertToTarget, 1,
/*21687*/         OPC_EmitInteger, MVT::i32, 14, 
/*21690*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21693*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSRAsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i16 (NEONvshrs:v8i16 QPR:v8i16:$src2, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                  // Dst: (VSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i32,// ->21729
/*21707*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21709*/         OPC_EmitConvertToTarget, 1,
/*21711*/         OPC_EmitInteger, MVT::i32, 14, 
/*21714*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21717*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSRAsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i32 (NEONvshrs:v4i32 QPR:v4i32:$src2, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                  // Dst: (VSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i64,// ->21753
/*21731*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21733*/         OPC_EmitConvertToTarget, 1,
/*21735*/         OPC_EmitInteger, MVT::i32, 14, 
/*21738*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21741*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSRAsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i64 (NEONvshrs:v2i64 QPR:v2i64:$src2, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                  // Dst: (VSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$src2, (imm:i32):$SIMM)
                0, // EndSwitchType
              /*SwitchOpcode*/ 76|128,1/*204*/,  TARGET_OPCODE(ARMISD::VSHRu),// ->21962
/*21758*/       OPC_RecordChild0, // #0 = $src2
/*21759*/       OPC_RecordChild1, // #1 = $SIMM
/*21760*/       OPC_MoveChild, 1,
/*21762*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*21765*/       OPC_MoveParent,
/*21766*/       OPC_MoveParent,
/*21767*/       OPC_RecordChild1, // #2 = $src1
/*21768*/       OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->21793
/*21771*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21773*/         OPC_EmitConvertToTarget, 1,
/*21775*/         OPC_EmitInteger, MVT::i32, 14, 
/*21778*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21781*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSRAuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i8 (NEONvshru:v8i8 DPR:v8i8:$src2, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                  // Dst: (VSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$src2, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i16,// ->21817
/*21795*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21797*/         OPC_EmitConvertToTarget, 1,
/*21799*/         OPC_EmitInteger, MVT::i32, 14, 
/*21802*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21805*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSRAuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i16 (NEONvshru:v4i16 DPR:v4i16:$src2, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                  // Dst: (VSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$src2, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i32,// ->21841
/*21819*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21821*/         OPC_EmitConvertToTarget, 1,
/*21823*/         OPC_EmitInteger, MVT::i32, 14, 
/*21826*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21829*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSRAuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i32 (NEONvshru:v2i32 DPR:v2i32:$src2, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                  // Dst: (VSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$src2, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v1i64,// ->21865
/*21843*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21845*/         OPC_EmitConvertToTarget, 1,
/*21847*/         OPC_EmitInteger, MVT::i32, 14, 
/*21850*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21853*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSRAuv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v1i64 (NEONvshru:v1i64 DPR:v1i64:$src2, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                  // Dst: (VSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$src2, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v16i8,// ->21889
/*21867*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21869*/         OPC_EmitConvertToTarget, 1,
/*21871*/         OPC_EmitInteger, MVT::i32, 14, 
/*21874*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21877*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSRAuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v16i8 (NEONvshru:v16i8 QPR:v16i8:$src2, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                  // Dst: (VSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$src2, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v8i16,// ->21913
/*21891*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21893*/         OPC_EmitConvertToTarget, 1,
/*21895*/         OPC_EmitInteger, MVT::i32, 14, 
/*21898*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21901*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSRAuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i16 (NEONvshru:v8i16 QPR:v8i16:$src2, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                  // Dst: (VSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i32,// ->21937
/*21915*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21917*/         OPC_EmitConvertToTarget, 1,
/*21919*/         OPC_EmitInteger, MVT::i32, 14, 
/*21922*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21925*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSRAuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i32 (NEONvshru:v4i32 QPR:v4i32:$src2, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                  // Dst: (VSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i64,// ->21961
/*21939*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21941*/         OPC_EmitConvertToTarget, 1,
/*21943*/         OPC_EmitInteger, MVT::i32, 14, 
/*21946*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21949*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSRAuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i64 (NEONvshru:v2i64 QPR:v2i64:$src2, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                  // Dst: (VSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$src2, (imm:i32):$SIMM)
                0, // EndSwitchType
              /*SwitchOpcode*/ 76|128,1/*204*/,  TARGET_OPCODE(ARMISD::VRSHRs),// ->22170
/*21966*/       OPC_RecordChild0, // #0 = $src2
/*21967*/       OPC_RecordChild1, // #1 = $SIMM
/*21968*/       OPC_MoveChild, 1,
/*21970*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*21973*/       OPC_MoveParent,
/*21974*/       OPC_MoveParent,
/*21975*/       OPC_RecordChild1, // #2 = $src1
/*21976*/       OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->22001
/*21979*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21981*/         OPC_EmitConvertToTarget, 1,
/*21983*/         OPC_EmitInteger, MVT::i32, 14, 
/*21986*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21989*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VRSRAsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i8 (NEONvrshrs:v8i8 DPR:v8i8:$src2, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                  // Dst: (VRSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$src2, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i16,// ->22025
/*22003*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22005*/         OPC_EmitConvertToTarget, 1,
/*22007*/         OPC_EmitInteger, MVT::i32, 14, 
/*22010*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22013*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VRSRAsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i16 (NEONvrshrs:v4i16 DPR:v4i16:$src2, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                  // Dst: (VRSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$src2, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i32,// ->22049
/*22027*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22029*/         OPC_EmitConvertToTarget, 1,
/*22031*/         OPC_EmitInteger, MVT::i32, 14, 
/*22034*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22037*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VRSRAsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i32 (NEONvrshrs:v2i32 DPR:v2i32:$src2, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                  // Dst: (VRSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$src2, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v1i64,// ->22073
/*22051*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22053*/         OPC_EmitConvertToTarget, 1,
/*22055*/         OPC_EmitInteger, MVT::i32, 14, 
/*22058*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22061*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VRSRAsv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v1i64 (NEONvrshrs:v1i64 DPR:v1i64:$src2, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                  // Dst: (VRSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$src2, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v16i8,// ->22097
/*22075*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22077*/         OPC_EmitConvertToTarget, 1,
/*22079*/         OPC_EmitInteger, MVT::i32, 14, 
/*22082*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22085*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VRSRAsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v16i8 (NEONvrshrs:v16i8 QPR:v16i8:$src2, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                  // Dst: (VRSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$src2, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v8i16,// ->22121
/*22099*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22101*/         OPC_EmitConvertToTarget, 1,
/*22103*/         OPC_EmitInteger, MVT::i32, 14, 
/*22106*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22109*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VRSRAsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i16 (NEONvrshrs:v8i16 QPR:v8i16:$src2, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                  // Dst: (VRSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i32,// ->22145
/*22123*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22125*/         OPC_EmitConvertToTarget, 1,
/*22127*/         OPC_EmitInteger, MVT::i32, 14, 
/*22130*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22133*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VRSRAsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i32 (NEONvrshrs:v4i32 QPR:v4i32:$src2, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                  // Dst: (VRSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i64,// ->22169
/*22147*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22149*/         OPC_EmitConvertToTarget, 1,
/*22151*/         OPC_EmitInteger, MVT::i32, 14, 
/*22154*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22157*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VRSRAsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i64 (NEONvrshrs:v2i64 QPR:v2i64:$src2, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                  // Dst: (VRSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$src2, (imm:i32):$SIMM)
                0, // EndSwitchType
              /*SwitchOpcode*/ 76|128,1/*204*/,  TARGET_OPCODE(ARMISD::VRSHRu),// ->22378
/*22174*/       OPC_RecordChild0, // #0 = $src2
/*22175*/       OPC_RecordChild1, // #1 = $SIMM
/*22176*/       OPC_MoveChild, 1,
/*22178*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*22181*/       OPC_MoveParent,
/*22182*/       OPC_MoveParent,
/*22183*/       OPC_RecordChild1, // #2 = $src1
/*22184*/       OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->22209
/*22187*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22189*/         OPC_EmitConvertToTarget, 1,
/*22191*/         OPC_EmitInteger, MVT::i32, 14, 
/*22194*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22197*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VRSRAuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i8 (NEONvrshru:v8i8 DPR:v8i8:$src2, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                  // Dst: (VRSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$src2, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i16,// ->22233
/*22211*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22213*/         OPC_EmitConvertToTarget, 1,
/*22215*/         OPC_EmitInteger, MVT::i32, 14, 
/*22218*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22221*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VRSRAuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i16 (NEONvrshru:v4i16 DPR:v4i16:$src2, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                  // Dst: (VRSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$src2, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i32,// ->22257
/*22235*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22237*/         OPC_EmitConvertToTarget, 1,
/*22239*/         OPC_EmitInteger, MVT::i32, 14, 
/*22242*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22245*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VRSRAuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i32 (NEONvrshru:v2i32 DPR:v2i32:$src2, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                  // Dst: (VRSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$src2, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v1i64,// ->22281
/*22259*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22261*/         OPC_EmitConvertToTarget, 1,
/*22263*/         OPC_EmitInteger, MVT::i32, 14, 
/*22266*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22269*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VRSRAuv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v1i64 (NEONvrshru:v1i64 DPR:v1i64:$src2, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                  // Dst: (VRSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$src2, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v16i8,// ->22305
/*22283*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22285*/         OPC_EmitConvertToTarget, 1,
/*22287*/         OPC_EmitInteger, MVT::i32, 14, 
/*22290*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22293*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VRSRAuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v16i8 (NEONvrshru:v16i8 QPR:v16i8:$src2, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                  // Dst: (VRSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$src2, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v8i16,// ->22329
/*22307*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22309*/         OPC_EmitConvertToTarget, 1,
/*22311*/         OPC_EmitInteger, MVT::i32, 14, 
/*22314*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22317*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VRSRAuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i16 (NEONvrshru:v8i16 QPR:v8i16:$src2, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                  // Dst: (VRSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i32,// ->22353
/*22331*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22333*/         OPC_EmitConvertToTarget, 1,
/*22335*/         OPC_EmitInteger, MVT::i32, 14, 
/*22338*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22341*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VRSRAuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i32 (NEONvrshru:v4i32 QPR:v4i32:$src2, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                  // Dst: (VRSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i64,// ->22377
/*22355*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22357*/         OPC_EmitConvertToTarget, 1,
/*22359*/         OPC_EmitInteger, MVT::i32, 14, 
/*22362*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22365*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VRSRAuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i64 (NEONvrshru:v2i64 QPR:v2i64:$src2, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                  // Dst: (VRSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$src2, (imm:i32):$SIMM)
                0, // EndSwitchType
              0, // EndSwitchOpcode
/*22379*/   /*Scope*/ 98|128,3/*482*/, /*->22863*/
/*22381*/     OPC_RecordChild0, // #0 = $src1
/*22382*/     OPC_MoveChild, 1,
/*22384*/     OPC_SwitchOpcode /*5 cases */, 78,  TARGET_OPCODE(ISD::SIGN_EXTEND),// ->22466
/*22388*/       OPC_RecordChild0, // #1 = $src2
/*22389*/       OPC_Scope, 24, /*->22415*/ // 3 children in Scope
/*22391*/         OPC_CheckChild0Type, MVT::v8i8,
/*22393*/         OPC_MoveParent,
/*22394*/         OPC_CheckType, MVT::v8i16,
/*22396*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22398*/         OPC_EmitInteger, MVT::i32, 14, 
/*22401*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22404*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VADDWsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (sext:v8i16 DPR:v8i8:$src2)) - Complexity = 6
                  // Dst: (VADDWsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$src2)
/*22415*/       /*Scope*/ 24, /*->22440*/
/*22416*/         OPC_CheckChild0Type, MVT::v4i16,
/*22418*/         OPC_MoveParent,
/*22419*/         OPC_CheckType, MVT::v4i32,
/*22421*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22423*/         OPC_EmitInteger, MVT::i32, 14, 
/*22426*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22429*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VADDWsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (sext:v4i32 DPR:v4i16:$src2)) - Complexity = 6
                  // Dst: (VADDWsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$src2)
/*22440*/       /*Scope*/ 24, /*->22465*/
/*22441*/         OPC_CheckChild0Type, MVT::v2i32,
/*22443*/         OPC_MoveParent,
/*22444*/         OPC_CheckType, MVT::v2i64,
/*22446*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22448*/         OPC_EmitInteger, MVT::i32, 14, 
/*22451*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22454*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VADDWsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (sext:v2i64 DPR:v2i32:$src2)) - Complexity = 6
                  // Dst: (VADDWsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$src2)
/*22465*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 78,  TARGET_OPCODE(ISD::ZERO_EXTEND),// ->22547
/*22469*/       OPC_RecordChild0, // #1 = $src2
/*22470*/       OPC_Scope, 24, /*->22496*/ // 3 children in Scope
/*22472*/         OPC_CheckChild0Type, MVT::v8i8,
/*22474*/         OPC_MoveParent,
/*22475*/         OPC_CheckType, MVT::v8i16,
/*22477*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22479*/         OPC_EmitInteger, MVT::i32, 14, 
/*22482*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22485*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VADDWuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (zext:v8i16 DPR:v8i8:$src2)) - Complexity = 6
                  // Dst: (VADDWuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$src2)
/*22496*/       /*Scope*/ 24, /*->22521*/
/*22497*/         OPC_CheckChild0Type, MVT::v4i16,
/*22499*/         OPC_MoveParent,
/*22500*/         OPC_CheckType, MVT::v4i32,
/*22502*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22504*/         OPC_EmitInteger, MVT::i32, 14, 
/*22507*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22510*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VADDWuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (zext:v4i32 DPR:v4i16:$src2)) - Complexity = 6
                  // Dst: (VADDWuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$src2)
/*22521*/       /*Scope*/ 24, /*->22546*/
/*22522*/         OPC_CheckChild0Type, MVT::v2i32,
/*22524*/         OPC_MoveParent,
/*22525*/         OPC_CheckType, MVT::v2i64,
/*22527*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22529*/         OPC_EmitInteger, MVT::i32, 14, 
/*22532*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22535*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VADDWuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (zext:v2i64 DPR:v2i32:$src2)) - Complexity = 6
                  // Dst: (VADDWuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$src2)
/*22546*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 9|128,1/*137*/,  TARGET_OPCODE(ISD::MUL),// ->22688
/*22551*/       OPC_RecordChild0, // #1 = $src2
/*22552*/       OPC_RecordChild1, // #2 = $src3
/*22553*/       OPC_MoveParent,
/*22554*/       OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->22577
/*22557*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22559*/         OPC_EmitInteger, MVT::i32, 14, 
/*22562*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22565*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMLAv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i8 DPR:v8i8:$src1, (mul:v8i8 DPR:v8i8:$src2, DPR:v8i8:$src3)) - Complexity = 6
                  // Dst: (VMLAv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$src2, DPR:v8i8:$src3)
                /*SwitchType*/ 20,  MVT::v4i16,// ->22599
/*22579*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22581*/         OPC_EmitInteger, MVT::i32, 14, 
/*22584*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22587*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMLAv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$src2, DPR:v4i16:$src3)) - Complexity = 6
                  // Dst: (VMLAv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$src2, DPR:v4i16:$src3)
                /*SwitchType*/ 20,  MVT::v2i32,// ->22621
/*22601*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22603*/         OPC_EmitInteger, MVT::i32, 14, 
/*22606*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22609*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMLAv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$src2, DPR:v2i32:$src3)) - Complexity = 6
                  // Dst: (VMLAv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$src2, DPR:v2i32:$src3)
                /*SwitchType*/ 20,  MVT::v16i8,// ->22643
/*22623*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22625*/         OPC_EmitInteger, MVT::i32, 14, 
/*22628*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22631*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMLAv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v16i8 QPR:v16i8:$src1, (mul:v16i8 QPR:v16i8:$src2, QPR:v16i8:$src3)) - Complexity = 6
                  // Dst: (VMLAv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$src2, QPR:v16i8:$src3)
                /*SwitchType*/ 20,  MVT::v8i16,// ->22665
/*22645*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22647*/         OPC_EmitInteger, MVT::i32, 14, 
/*22650*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22653*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMLAv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$src2, QPR:v8i16:$src3)) - Complexity = 6
                  // Dst: (VMLAv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, QPR:v8i16:$src3)
                /*SwitchType*/ 20,  MVT::v4i32,// ->22687
/*22667*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22669*/         OPC_EmitInteger, MVT::i32, 14, 
/*22672*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22675*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMLAv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$src2, QPR:v4i32:$src3)) - Complexity = 6
                  // Dst: (VMLAv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, QPR:v4i32:$src3)
                0, // EndSwitchType
              /*SwitchOpcode*/ 84,  TARGET_OPCODE(ARMISD::VMULLs),// ->22775
/*22691*/       OPC_RecordChild0, // #1 = $src2
/*22692*/       OPC_Scope, 26, /*->22720*/ // 3 children in Scope
/*22694*/         OPC_CheckChild0Type, MVT::v8i8,
/*22696*/         OPC_RecordChild1, // #2 = $src3
/*22697*/         OPC_MoveParent,
/*22698*/         OPC_CheckType, MVT::v8i16,
/*22700*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22702*/         OPC_EmitInteger, MVT::i32, 14, 
/*22705*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22708*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMLALsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvmulls:v8i16 DPR:v8i8:$src2, DPR:v8i8:$src3)) - Complexity = 6
                  // Dst: (VMLALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$src2, DPR:v8i8:$src3)
/*22720*/       /*Scope*/ 26, /*->22747*/
/*22721*/         OPC_CheckChild0Type, MVT::v4i16,
/*22723*/         OPC_RecordChild1, // #2 = $src3
/*22724*/         OPC_MoveParent,
/*22725*/         OPC_CheckType, MVT::v4i32,
/*22727*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22729*/         OPC_EmitInteger, MVT::i32, 14, 
/*22732*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22735*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMLALsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$src2, DPR:v4i16:$src3)) - Complexity = 6
                  // Dst: (VMLALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$src2, DPR:v4i16:$src3)
/*22747*/       /*Scope*/ 26, /*->22774*/
/*22748*/         OPC_CheckChild0Type, MVT::v2i32,
/*22750*/         OPC_RecordChild1, // #2 = $src3
/*22751*/         OPC_MoveParent,
/*22752*/         OPC_CheckType, MVT::v2i64,
/*22754*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22756*/         OPC_EmitInteger, MVT::i32, 14, 
/*22759*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22762*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMLALsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$src2, DPR:v2i32:$src3)) - Complexity = 6
                  // Dst: (VMLALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$src2, DPR:v2i32:$src3)
/*22774*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 84,  TARGET_OPCODE(ARMISD::VMULLu),// ->22862
/*22778*/       OPC_RecordChild0, // #1 = $src2
/*22779*/       OPC_Scope, 26, /*->22807*/ // 3 children in Scope
/*22781*/         OPC_CheckChild0Type, MVT::v8i8,
/*22783*/         OPC_RecordChild1, // #2 = $src3
/*22784*/         OPC_MoveParent,
/*22785*/         OPC_CheckType, MVT::v8i16,
/*22787*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22789*/         OPC_EmitInteger, MVT::i32, 14, 
/*22792*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22795*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMLALuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvmullu:v8i16 DPR:v8i8:$src2, DPR:v8i8:$src3)) - Complexity = 6
                  // Dst: (VMLALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$src2, DPR:v8i8:$src3)
/*22807*/       /*Scope*/ 26, /*->22834*/
/*22808*/         OPC_CheckChild0Type, MVT::v4i16,
/*22810*/         OPC_RecordChild1, // #2 = $src3
/*22811*/         OPC_MoveParent,
/*22812*/         OPC_CheckType, MVT::v4i32,
/*22814*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22816*/         OPC_EmitInteger, MVT::i32, 14, 
/*22819*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22822*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMLALuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$src2, DPR:v4i16:$src3)) - Complexity = 6
                  // Dst: (VMLALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$src2, DPR:v4i16:$src3)
/*22834*/       /*Scope*/ 26, /*->22861*/
/*22835*/         OPC_CheckChild0Type, MVT::v2i32,
/*22837*/         OPC_RecordChild1, // #2 = $src3
/*22838*/         OPC_MoveParent,
/*22839*/         OPC_CheckType, MVT::v2i64,
/*22841*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22843*/         OPC_EmitInteger, MVT::i32, 14, 
/*22846*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22849*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMLALuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$src2, DPR:v2i32:$src3)) - Complexity = 6
                  // Dst: (VMLALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$src2, DPR:v2i32:$src3)
/*22861*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*22863*/   /*Scope*/ 110|128,3/*494*/, /*->23359*/
/*22865*/     OPC_MoveChild, 0,
/*22867*/     OPC_SwitchOpcode /*5 cases */, 81,  TARGET_OPCODE(ISD::SIGN_EXTEND),// ->22952
/*22871*/       OPC_RecordChild0, // #0 = $src2
/*22872*/       OPC_Scope, 25, /*->22899*/ // 3 children in Scope
/*22874*/         OPC_CheckChild0Type, MVT::v8i8,
/*22876*/         OPC_MoveParent,
/*22877*/         OPC_RecordChild1, // #1 = $src1
/*22878*/         OPC_CheckType, MVT::v8i16,
/*22880*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22882*/         OPC_EmitInteger, MVT::i32, 14, 
/*22885*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22888*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VADDWsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (add:v8i16 (sext:v8i16 DPR:v8i8:$src2), QPR:v8i16:$src1) - Complexity = 6
                  // Dst: (VADDWsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$src2)
/*22899*/       /*Scope*/ 25, /*->22925*/
/*22900*/         OPC_CheckChild0Type, MVT::v4i16,
/*22902*/         OPC_MoveParent,
/*22903*/         OPC_RecordChild1, // #1 = $src1
/*22904*/         OPC_CheckType, MVT::v4i32,
/*22906*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22908*/         OPC_EmitInteger, MVT::i32, 14, 
/*22911*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22914*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VADDWsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (add:v4i32 (sext:v4i32 DPR:v4i16:$src2), QPR:v4i32:$src1) - Complexity = 6
                  // Dst: (VADDWsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$src2)
/*22925*/       /*Scope*/ 25, /*->22951*/
/*22926*/         OPC_CheckChild0Type, MVT::v2i32,
/*22928*/         OPC_MoveParent,
/*22929*/         OPC_RecordChild1, // #1 = $src1
/*22930*/         OPC_CheckType, MVT::v2i64,
/*22932*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22934*/         OPC_EmitInteger, MVT::i32, 14, 
/*22937*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22940*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VADDWsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (add:v2i64 (sext:v2i64 DPR:v2i32:$src2), QPR:v2i64:$src1) - Complexity = 6
                  // Dst: (VADDWsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$src2)
/*22951*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 81,  TARGET_OPCODE(ISD::ZERO_EXTEND),// ->23036
/*22955*/       OPC_RecordChild0, // #0 = $src2
/*22956*/       OPC_Scope, 25, /*->22983*/ // 3 children in Scope
/*22958*/         OPC_CheckChild0Type, MVT::v8i8,
/*22960*/         OPC_MoveParent,
/*22961*/         OPC_RecordChild1, // #1 = $src1
/*22962*/         OPC_CheckType, MVT::v8i16,
/*22964*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22966*/         OPC_EmitInteger, MVT::i32, 14, 
/*22969*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22972*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VADDWuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (add:v8i16 (zext:v8i16 DPR:v8i8:$src2), QPR:v8i16:$src1) - Complexity = 6
                  // Dst: (VADDWuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$src2)
/*22983*/       /*Scope*/ 25, /*->23009*/
/*22984*/         OPC_CheckChild0Type, MVT::v4i16,
/*22986*/         OPC_MoveParent,
/*22987*/         OPC_RecordChild1, // #1 = $src1
/*22988*/         OPC_CheckType, MVT::v4i32,
/*22990*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22992*/         OPC_EmitInteger, MVT::i32, 14, 
/*22995*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22998*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VADDWuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (add:v4i32 (zext:v4i32 DPR:v4i16:$src2), QPR:v4i32:$src1) - Complexity = 6
                  // Dst: (VADDWuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$src2)
/*23009*/       /*Scope*/ 25, /*->23035*/
/*23010*/         OPC_CheckChild0Type, MVT::v2i32,
/*23012*/         OPC_MoveParent,
/*23013*/         OPC_RecordChild1, // #1 = $src1
/*23014*/         OPC_CheckType, MVT::v2i64,
/*23016*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*23018*/         OPC_EmitInteger, MVT::i32, 14, 
/*23021*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23024*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VADDWuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (add:v2i64 (zext:v2i64 DPR:v2i32:$src2), QPR:v2i64:$src1) - Complexity = 6
                  // Dst: (VADDWuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$src2)
/*23035*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 10|128,1/*138*/,  TARGET_OPCODE(ISD::MUL),// ->23178
/*23040*/       OPC_RecordChild0, // #0 = $src2
/*23041*/       OPC_RecordChild1, // #1 = $src3
/*23042*/       OPC_MoveParent,
/*23043*/       OPC_RecordChild1, // #2 = $src1
/*23044*/       OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->23067
/*23047*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*23049*/         OPC_EmitInteger, MVT::i32, 14, 
/*23052*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23055*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMLAv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i8 (mul:v8i8 DPR:v8i8:$src2, DPR:v8i8:$src3), DPR:v8i8:$src1) - Complexity = 6
                  // Dst: (VMLAv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$src2, DPR:v8i8:$src3)
                /*SwitchType*/ 20,  MVT::v4i16,// ->23089
/*23069*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*23071*/         OPC_EmitInteger, MVT::i32, 14, 
/*23074*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23077*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMLAv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i16 (mul:v4i16 DPR:v4i16:$src2, DPR:v4i16:$src3), DPR:v4i16:$src1) - Complexity = 6
                  // Dst: (VMLAv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$src2, DPR:v4i16:$src3)
                /*SwitchType*/ 20,  MVT::v2i32,// ->23111
/*23091*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*23093*/         OPC_EmitInteger, MVT::i32, 14, 
/*23096*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23099*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMLAv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v2i32 (mul:v2i32 DPR:v2i32:$src2, DPR:v2i32:$src3), DPR:v2i32:$src1) - Complexity = 6
                  // Dst: (VMLAv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$src2, DPR:v2i32:$src3)
                /*SwitchType*/ 20,  MVT::v16i8,// ->23133
/*23113*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*23115*/         OPC_EmitInteger, MVT::i32, 14, 
/*23118*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23121*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMLAv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v16i8 (mul:v16i8 QPR:v16i8:$src2, QPR:v16i8:$src3), QPR:v16i8:$src1) - Complexity = 6
                  // Dst: (VMLAv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$src2, QPR:v16i8:$src3)
                /*SwitchType*/ 20,  MVT::v8i16,// ->23155
/*23135*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*23137*/         OPC_EmitInteger, MVT::i32, 14, 
/*23140*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23143*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMLAv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i16 (mul:v8i16 QPR:v8i16:$src2, QPR:v8i16:$src3), QPR:v8i16:$src1) - Complexity = 6
                  // Dst: (VMLAv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, QPR:v8i16:$src3)
                /*SwitchType*/ 20,  MVT::v4i32,// ->23177
/*23157*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*23159*/         OPC_EmitInteger, MVT::i32, 14, 
/*23162*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23165*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMLAv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i32 (mul:v4i32 QPR:v4i32:$src2, QPR:v4i32:$src3), QPR:v4i32:$src1) - Complexity = 6
                  // Dst: (VMLAv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, QPR:v4i32:$src3)
                0, // EndSwitchType
              /*SwitchOpcode*/ 87,  TARGET_OPCODE(ARMISD::VMULLs),// ->23268
/*23181*/       OPC_RecordChild0, // #0 = $src2
/*23182*/       OPC_Scope, 27, /*->23211*/ // 3 children in Scope
/*23184*/         OPC_CheckChild0Type, MVT::v8i8,
/*23186*/         OPC_RecordChild1, // #1 = $src3
/*23187*/         OPC_MoveParent,
/*23188*/         OPC_RecordChild1, // #2 = $src1
/*23189*/         OPC_CheckType, MVT::v8i16,
/*23191*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*23193*/         OPC_EmitInteger, MVT::i32, 14, 
/*23196*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23199*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMLALsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i16 (NEONvmulls:v8i16 DPR:v8i8:$src2, DPR:v8i8:$src3), QPR:v8i16:$src1) - Complexity = 6
                  // Dst: (VMLALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$src2, DPR:v8i8:$src3)
/*23211*/       /*Scope*/ 27, /*->23239*/
/*23212*/         OPC_CheckChild0Type, MVT::v4i16,
/*23214*/         OPC_RecordChild1, // #1 = $src3
/*23215*/         OPC_MoveParent,
/*23216*/         OPC_RecordChild1, // #2 = $src1
/*23217*/         OPC_CheckType, MVT::v4i32,
/*23219*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*23221*/         OPC_EmitInteger, MVT::i32, 14, 
/*23224*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23227*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMLALsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i32 (NEONvmulls:v4i32 DPR:v4i16:$src2, DPR:v4i16:$src3), QPR:v4i32:$src1) - Complexity = 6
                  // Dst: (VMLALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$src2, DPR:v4i16:$src3)
/*23239*/       /*Scope*/ 27, /*->23267*/
/*23240*/         OPC_CheckChild0Type, MVT::v2i32,
/*23242*/         OPC_RecordChild1, // #1 = $src3
/*23243*/         OPC_MoveParent,
/*23244*/         OPC_RecordChild1, // #2 = $src1
/*23245*/         OPC_CheckType, MVT::v2i64,
/*23247*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*23249*/         OPC_EmitInteger, MVT::i32, 14, 
/*23252*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23255*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMLALsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v2i64 (NEONvmulls:v2i64 DPR:v2i32:$src2, DPR:v2i32:$src3), QPR:v2i64:$src1) - Complexity = 6
                  // Dst: (VMLALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$src2, DPR:v2i32:$src3)
/*23267*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 87,  TARGET_OPCODE(ARMISD::VMULLu),// ->23358
/*23271*/       OPC_RecordChild0, // #0 = $src2
/*23272*/       OPC_Scope, 27, /*->23301*/ // 3 children in Scope
/*23274*/         OPC_CheckChild0Type, MVT::v8i8,
/*23276*/         OPC_RecordChild1, // #1 = $src3
/*23277*/         OPC_MoveParent,
/*23278*/         OPC_RecordChild1, // #2 = $src1
/*23279*/         OPC_CheckType, MVT::v8i16,
/*23281*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*23283*/         OPC_EmitInteger, MVT::i32, 14, 
/*23286*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23289*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMLALuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i16 (NEONvmullu:v8i16 DPR:v8i8:$src2, DPR:v8i8:$src3), QPR:v8i16:$src1) - Complexity = 6
                  // Dst: (VMLALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$src2, DPR:v8i8:$src3)
/*23301*/       /*Scope*/ 27, /*->23329*/
/*23302*/         OPC_CheckChild0Type, MVT::v4i16,
/*23304*/         OPC_RecordChild1, // #1 = $src3
/*23305*/         OPC_MoveParent,
/*23306*/         OPC_RecordChild1, // #2 = $src1
/*23307*/         OPC_CheckType, MVT::v4i32,
/*23309*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*23311*/         OPC_EmitInteger, MVT::i32, 14, 
/*23314*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23317*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMLALuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i32 (NEONvmullu:v4i32 DPR:v4i16:$src2, DPR:v4i16:$src3), QPR:v4i32:$src1) - Complexity = 6
                  // Dst: (VMLALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$src2, DPR:v4i16:$src3)
/*23329*/       /*Scope*/ 27, /*->23357*/
/*23330*/         OPC_CheckChild0Type, MVT::v2i32,
/*23332*/         OPC_RecordChild1, // #1 = $src3
/*23333*/         OPC_MoveParent,
/*23334*/         OPC_RecordChild1, // #2 = $src1
/*23335*/         OPC_CheckType, MVT::v2i64,
/*23337*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*23339*/         OPC_EmitInteger, MVT::i32, 14, 
/*23342*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23345*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMLALuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v2i64 (NEONvmullu:v2i64 DPR:v2i32:$src2, DPR:v2i32:$src3), QPR:v2i64:$src1) - Complexity = 6
                  // Dst: (VMLALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$src2, DPR:v2i32:$src3)
/*23357*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*23359*/   /*Scope*/ 44|128,1/*172*/, /*->23533*/
/*23361*/     OPC_RecordChild0, // #0 = $src1
/*23362*/     OPC_RecordChild1, // #1 = $src2
/*23363*/     OPC_SwitchType /*8 cases */, 19,  MVT::v8i8,// ->23385
/*23366*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*23368*/       OPC_EmitInteger, MVT::i32, 14, 
/*23371*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23374*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VADDv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v8i8 DPR:v8i8:$src1, DPR:v8i8:$src2) - Complexity = 3
                // Dst: (VADDv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$src2)
              /*SwitchType*/ 19,  MVT::v4i16,// ->23406
/*23387*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*23389*/       OPC_EmitInteger, MVT::i32, 14, 
/*23392*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23395*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VADDv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v4i16 DPR:v4i16:$src1, DPR:v4i16:$src2) - Complexity = 3
                // Dst: (VADDv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$src2)
              /*SwitchType*/ 19,  MVT::v2i32,// ->23427
/*23408*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*23410*/       OPC_EmitInteger, MVT::i32, 14, 
/*23413*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23416*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VADDv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v2i32 DPR:v2i32:$src1, DPR:v2i32:$src2) - Complexity = 3
                // Dst: (VADDv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$src2)
              /*SwitchType*/ 19,  MVT::v16i8,// ->23448
/*23429*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*23431*/       OPC_EmitInteger, MVT::i32, 14, 
/*23434*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23437*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VADDv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v16i8 QPR:v16i8:$src1, QPR:v16i8:$src2) - Complexity = 3
                // Dst: (VADDv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$src2)
              /*SwitchType*/ 19,  MVT::v8i16,// ->23469
/*23450*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*23452*/       OPC_EmitInteger, MVT::i32, 14, 
/*23455*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23458*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VADDv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2) - Complexity = 3
                // Dst: (VADDv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2)
              /*SwitchType*/ 19,  MVT::v4i32,// ->23490
/*23471*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*23473*/       OPC_EmitInteger, MVT::i32, 14, 
/*23476*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23479*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VADDv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2) - Complexity = 3
                // Dst: (VADDv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2)
              /*SwitchType*/ 19,  MVT::v1i64,// ->23511
/*23492*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*23494*/       OPC_EmitInteger, MVT::i32, 14, 
/*23497*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23500*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VADDv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v1i64 DPR:v1i64:$src1, DPR:v1i64:$src2) - Complexity = 3
                // Dst: (VADDv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$src2)
              /*SwitchType*/ 19,  MVT::v2i64,// ->23532
/*23513*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*23515*/       OPC_EmitInteger, MVT::i32, 14, 
/*23518*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23521*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VADDv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v2i64 QPR:v2i64:$src1, QPR:v2i64:$src2) - Complexity = 3
                // Dst: (VADDv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$src2)
              0, // EndSwitchType
/*23533*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 105|128,11/*1513*/,  TARGET_OPCODE(ISD::MUL),// ->25051
/*23538*/   OPC_Scope, 58|128,4/*570*/, /*->24111*/ // 10 children in Scope
/*23541*/     OPC_MoveChild, 0,
/*23543*/     OPC_SwitchOpcode /*2 cases */, 72|128,3/*456*/,  TARGET_OPCODE(ISD::SRA),// ->24004
/*23548*/       OPC_Scope, 119, /*->23669*/ // 4 children in Scope
/*23550*/         OPC_MoveChild, 0,
/*23552*/         OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*23555*/         OPC_RecordChild0, // #0 = $a
/*23556*/         OPC_MoveChild, 1,
/*23558*/         OPC_CheckInteger, 16, 
/*23560*/         OPC_CheckType, MVT::i32,
/*23562*/         OPC_MoveParent,
/*23563*/         OPC_MoveParent,
/*23564*/         OPC_MoveChild, 1,
/*23566*/         OPC_CheckInteger, 16, 
/*23568*/         OPC_CheckType, MVT::i32,
/*23570*/         OPC_MoveParent,
/*23571*/         OPC_MoveParent,
/*23572*/         OPC_MoveChild, 1,
/*23574*/         OPC_CheckOpcode, TARGET_OPCODE(ISD::SRA),
/*23577*/         OPC_Scope, 58, /*->23637*/ // 2 children in Scope
/*23579*/           OPC_MoveChild, 0,
/*23581*/           OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*23584*/           OPC_RecordChild0, // #1 = $b
/*23585*/           OPC_MoveChild, 1,
/*23587*/           OPC_CheckInteger, 16, 
/*23589*/           OPC_CheckType, MVT::i32,
/*23591*/           OPC_MoveParent,
/*23592*/           OPC_MoveParent,
/*23593*/           OPC_MoveChild, 1,
/*23595*/           OPC_CheckInteger, 16, 
/*23597*/           OPC_CheckType, MVT::i32,
/*23599*/           OPC_MoveParent,
/*23600*/           OPC_MoveParent,
/*23601*/           OPC_CheckType, MVT::i32,
/*23603*/           OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*23605*/           OPC_EmitInteger, MVT::i32, 14, 
/*23608*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23611*/           OPC_Scope, 11, /*->23624*/ // 2 children in Scope
/*23613*/             OPC_MorphNodeTo, TARGET_OPCODE(ARM::SMULBB), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)) - Complexity = 35
                      // Dst: (SMULBB:i32 GPR:i32:$a, GPR:i32:$b)
/*23624*/           /*Scope*/ 11, /*->23636*/
/*23625*/             OPC_MorphNodeTo, TARGET_OPCODE(ARM::SMULBB), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                      // Src: (mul:i32 (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32), (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32)) - Complexity = 35
                      // Dst: (SMULBB:i32 GPR:i32:$a, GPR:i32:$b)
/*23636*/           0, /*End of Scope*/
/*23637*/         /*Scope*/ 30, /*->23668*/
/*23638*/           OPC_RecordChild0, // #1 = $b
/*23639*/           OPC_MoveChild, 1,
/*23641*/           OPC_CheckInteger, 16, 
/*23643*/           OPC_CheckType, MVT::i32,
/*23645*/           OPC_MoveParent,
/*23646*/           OPC_MoveParent,
/*23647*/           OPC_CheckType, MVT::i32,
/*23649*/           OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*23651*/           OPC_EmitInteger, MVT::i32, 14, 
/*23654*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23657*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::SMULBT), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 GPR:i32:$b, 16:i32)) - Complexity = 27
                    // Dst: (SMULBT:i32 GPR:i32:$a, GPR:i32:$b)
/*23668*/         0, /*End of Scope*/
/*23669*/       /*Scope*/ 72, /*->23742*/
/*23670*/         OPC_RecordChild0, // #0 = $a
/*23671*/         OPC_MoveChild, 1,
/*23673*/         OPC_CheckInteger, 16, 
/*23675*/         OPC_CheckType, MVT::i32,
/*23677*/         OPC_MoveParent,
/*23678*/         OPC_MoveParent,
/*23679*/         OPC_MoveChild, 1,
/*23681*/         OPC_CheckOpcode, TARGET_OPCODE(ISD::SRA),
/*23684*/         OPC_MoveChild, 0,
/*23686*/         OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*23689*/         OPC_RecordChild0, // #1 = $b
/*23690*/         OPC_MoveChild, 1,
/*23692*/         OPC_CheckInteger, 16, 
/*23694*/         OPC_CheckType, MVT::i32,
/*23696*/         OPC_MoveParent,
/*23697*/         OPC_MoveParent,
/*23698*/         OPC_MoveChild, 1,
/*23700*/         OPC_CheckInteger, 16, 
/*23702*/         OPC_CheckType, MVT::i32,
/*23704*/         OPC_MoveParent,
/*23705*/         OPC_MoveParent,
/*23706*/         OPC_CheckType, MVT::i32,
/*23708*/         OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*23710*/         OPC_EmitInteger, MVT::i32, 14, 
/*23713*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23716*/         OPC_Scope, 11, /*->23729*/ // 2 children in Scope
/*23718*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::SMULTB), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)) - Complexity = 27
                    // Dst: (SMULTB:i32 GPR:i32:$a, GPR:i32:$b)
/*23729*/         /*Scope*/ 11, /*->23741*/
/*23730*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::SMULBT), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (mul:i32 (sra:i32 GPR:i32:$b, 16:i32), (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32)) - Complexity = 27
                    // Dst: (SMULBT:i32 GPR:i32:$a, GPR:i32:$b)
/*23741*/         0, /*End of Scope*/
/*23742*/       /*Scope*/ 57, /*->23800*/
/*23743*/         OPC_MoveChild, 0,
/*23745*/         OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*23748*/         OPC_RecordChild0, // #0 = $b
/*23749*/         OPC_MoveChild, 1,
/*23751*/         OPC_CheckInteger, 16, 
/*23753*/         OPC_CheckType, MVT::i32,
/*23755*/         OPC_MoveParent,
/*23756*/         OPC_MoveParent,
/*23757*/         OPC_MoveChild, 1,
/*23759*/         OPC_CheckInteger, 16, 
/*23761*/         OPC_CheckType, MVT::i32,
/*23763*/         OPC_MoveParent,
/*23764*/         OPC_MoveParent,
/*23765*/         OPC_MoveChild, 1,
/*23767*/         OPC_CheckOpcode, TARGET_OPCODE(ISD::SRA),
/*23770*/         OPC_RecordChild0, // #1 = $a
/*23771*/         OPC_MoveChild, 1,
/*23773*/         OPC_CheckInteger, 16, 
/*23775*/         OPC_CheckType, MVT::i32,
/*23777*/         OPC_MoveParent,
/*23778*/         OPC_MoveParent,
/*23779*/         OPC_CheckType, MVT::i32,
/*23781*/         OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*23783*/         OPC_EmitInteger, MVT::i32, 14, 
/*23786*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23789*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::SMULTB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (mul:i32 (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32), (sra:i32 GPR:i32:$a, 16:i32)) - Complexity = 27
                  // Dst: (SMULTB:i32 GPR:i32:$a, GPR:i32:$b)
/*23800*/       /*Scope*/ 73|128,1/*201*/, /*->24003*/
/*23802*/         OPC_RecordChild0, // #0 = $a
/*23803*/         OPC_MoveChild, 1,
/*23805*/         OPC_CheckInteger, 16, 
/*23807*/         OPC_CheckType, MVT::i32,
/*23809*/         OPC_MoveParent,
/*23810*/         OPC_MoveParent,
/*23811*/         OPC_MoveChild, 1,
/*23813*/         OPC_SwitchOpcode /*2 cases */, 93,  TARGET_OPCODE(ISD::SRA),// ->23910
/*23817*/           OPC_RecordChild0, // #1 = $b
/*23818*/           OPC_MoveChild, 1,
/*23820*/           OPC_CheckInteger, 16, 
/*23822*/           OPC_CheckType, MVT::i32,
/*23824*/           OPC_MoveParent,
/*23825*/           OPC_MoveParent,
/*23826*/           OPC_CheckType, MVT::i32,
/*23828*/           OPC_Scope, 19, /*->23849*/ // 4 children in Scope
/*23830*/             OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*23832*/             OPC_EmitInteger, MVT::i32, 14, 
/*23835*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23838*/             OPC_MorphNodeTo, TARGET_OPCODE(ARM::SMULTT), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), (sra:i32 GPR:i32:$b, 16:i32)) - Complexity = 19
                      // Dst: (SMULTT:i32 GPR:i32:$a, GPR:i32:$b)
/*23849*/           /*Scope*/ 19, /*->23869*/
/*23850*/             OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*23852*/             OPC_EmitInteger, MVT::i32, 14, 
/*23855*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23858*/             OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2SMULTT), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (mul:i32 (sra:i32 rGPR:i32:$a, 16:i32), (sra:i32 rGPR:i32:$b, 16:i32)) - Complexity = 19
                      // Dst: (t2SMULTT:i32 rGPR:i32:$a, rGPR:i32:$b)
/*23869*/           /*Scope*/ 19, /*->23889*/
/*23870*/             OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*23872*/             OPC_EmitInteger, MVT::i32, 14, 
/*23875*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23878*/             OPC_MorphNodeTo, TARGET_OPCODE(ARM::SMULTT), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                      // Src: (mul:i32 (sra:i32 GPR:i32:$b, 16:i32), (sra:i32 GPR:i32:$a, 16:i32)) - Complexity = 19
                      // Dst: (SMULTT:i32 GPR:i32:$a, GPR:i32:$b)
/*23889*/           /*Scope*/ 19, /*->23909*/
/*23890*/             OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*23892*/             OPC_EmitInteger, MVT::i32, 14, 
/*23895*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23898*/             OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2SMULTT), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                      // Src: (mul:i32 (sra:i32 rGPR:i32:$b, 16:i32), (sra:i32 rGPR:i32:$a, 16:i32)) - Complexity = 19
                      // Dst: (t2SMULTT:i32 rGPR:i32:$a, rGPR:i32:$b)
/*23909*/           0, /*End of Scope*/
                  /*SwitchOpcode*/ 89,  TARGET_OPCODE(ISD::SIGN_EXTEND_INREG),// ->24002
/*23913*/           OPC_RecordChild0, // #1 = $b
/*23914*/           OPC_MoveChild, 1,
/*23916*/           OPC_CheckValueType, MVT::i16,
/*23918*/           OPC_MoveParent,
/*23919*/           OPC_MoveParent,
/*23920*/           OPC_Scope, 19, /*->23941*/ // 4 children in Scope
/*23922*/             OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*23924*/             OPC_EmitInteger, MVT::i32, 14, 
/*23927*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23930*/             OPC_MorphNodeTo, TARGET_OPCODE(ARM::SMULTB), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), (sext_inreg:i32 GPR:i32:$b, i16:Other)) - Complexity = 14
                      // Dst: (SMULTB:i32 GPR:i32:$a, GPR:i32:$b)
/*23941*/           /*Scope*/ 19, /*->23961*/
/*23942*/             OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*23944*/             OPC_EmitInteger, MVT::i32, 14, 
/*23947*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23950*/             OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2SMULTB), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (mul:i32 (sra:i32 rGPR:i32:$a, 16:i32), (sext_inreg:i32 rGPR:i32:$b, i16:Other)) - Complexity = 14
                      // Dst: (t2SMULTB:i32 rGPR:i32:$a, rGPR:i32:$b)
/*23961*/           /*Scope*/ 19, /*->23981*/
/*23962*/             OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*23964*/             OPC_EmitInteger, MVT::i32, 14, 
/*23967*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23970*/             OPC_MorphNodeTo, TARGET_OPCODE(ARM::SMULBT), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                      // Src: (mul:i32 (sra:i32 GPR:i32:$b, 16:i32), (sext_inreg:i32 GPR:i32:$a, i16:Other)) - Complexity = 14
                      // Dst: (SMULBT:i32 GPR:i32:$a, GPR:i32:$b)
/*23981*/           /*Scope*/ 19, /*->24001*/
/*23982*/             OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*23984*/             OPC_EmitInteger, MVT::i32, 14, 
/*23987*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23990*/             OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2SMULBT), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                      // Src: (mul:i32 (sra:i32 rGPR:i32:$b, 16:i32), (sext_inreg:i32 rGPR:i32:$a, i16:Other)) - Complexity = 14
                      // Dst: (t2SMULBT:i32 rGPR:i32:$a, rGPR:i32:$b)
/*24001*/           0, /*End of Scope*/
                  0, // EndSwitchOpcode
/*24003*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 103,  TARGET_OPCODE(ISD::SIGN_EXTEND_INREG),// ->24110
/*24007*/       OPC_RecordChild0, // #0 = $a
/*24008*/       OPC_MoveChild, 1,
/*24010*/       OPC_CheckValueType, MVT::i16,
/*24012*/       OPC_MoveParent,
/*24013*/       OPC_MoveParent,
/*24014*/       OPC_MoveChild, 1,
/*24016*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::SRA),
/*24019*/       OPC_RecordChild0, // #1 = $b
/*24020*/       OPC_MoveChild, 1,
/*24022*/       OPC_CheckInteger, 16, 
/*24024*/       OPC_CheckType, MVT::i32,
/*24026*/       OPC_MoveParent,
/*24027*/       OPC_MoveParent,
/*24028*/       OPC_Scope, 19, /*->24049*/ // 4 children in Scope
/*24030*/         OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*24032*/         OPC_EmitInteger, MVT::i32, 14, 
/*24035*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24038*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::SMULBT), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:i32 (sext_inreg:i32 GPR:i32:$a, i16:Other), (sra:i32 GPR:i32:$b, 16:i32)) - Complexity = 14
                  // Dst: (SMULBT:i32 GPR:i32:$a, GPR:i32:$b)
/*24049*/       /*Scope*/ 19, /*->24069*/
/*24050*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*24052*/         OPC_EmitInteger, MVT::i32, 14, 
/*24055*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24058*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2SMULBT), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:i32 (sext_inreg:i32 rGPR:i32:$a, i16:Other), (sra:i32 rGPR:i32:$b, 16:i32)) - Complexity = 14
                  // Dst: (t2SMULBT:i32 rGPR:i32:$a, rGPR:i32:$b)
/*24069*/       /*Scope*/ 19, /*->24089*/
/*24070*/         OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*24072*/         OPC_EmitInteger, MVT::i32, 14, 
/*24075*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24078*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::SMULTB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (mul:i32 (sext_inreg:i32 GPR:i32:$b, i16:Other), (sra:i32 GPR:i32:$a, 16:i32)) - Complexity = 14
                  // Dst: (SMULTB:i32 GPR:i32:$a, GPR:i32:$b)
/*24089*/       /*Scope*/ 19, /*->24109*/
/*24090*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*24092*/         OPC_EmitInteger, MVT::i32, 14, 
/*24095*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24098*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2SMULTB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (mul:i32 (sext_inreg:i32 rGPR:i32:$b, i16:Other), (sra:i32 rGPR:i32:$a, 16:i32)) - Complexity = 14
                  // Dst: (t2SMULTB:i32 rGPR:i32:$a, rGPR:i32:$b)
/*24109*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*24111*/   /*Scope*/ 41, /*->24153*/
/*24112*/     OPC_RecordChild0, // #0 = $a
/*24113*/     OPC_MoveChild, 0,
/*24115*/     OPC_CheckPredicate, 12, // Predicate_sext_16_node
/*24117*/     OPC_MoveParent,
/*24118*/     OPC_MoveChild, 1,
/*24120*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::SRA),
/*24123*/     OPC_RecordChild0, // #1 = $b
/*24124*/     OPC_MoveChild, 1,
/*24126*/     OPC_CheckInteger, 16, 
/*24128*/     OPC_CheckType, MVT::i32,
/*24130*/     OPC_MoveParent,
/*24131*/     OPC_MoveParent,
/*24132*/     OPC_CheckType, MVT::i32,
/*24134*/     OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*24136*/     OPC_EmitInteger, MVT::i32, 14, 
/*24139*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24142*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::SMULBT), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, (sra:i32 GPR:i32:$b, 16:i32)) - Complexity = 12
              // Dst: (SMULBT:i32 GPR:i32:$a, GPR:i32:$b)
/*24153*/   /*Scope*/ 56, /*->24210*/
/*24154*/     OPC_MoveChild, 0,
/*24156*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::SRA),
/*24159*/     OPC_RecordChild0, // #0 = $a
/*24160*/     OPC_MoveChild, 1,
/*24162*/     OPC_CheckInteger, 16, 
/*24164*/     OPC_CheckType, MVT::i32,
/*24166*/     OPC_MoveParent,
/*24167*/     OPC_MoveParent,
/*24168*/     OPC_RecordChild1, // #1 = $b
/*24169*/     OPC_MoveChild, 1,
/*24171*/     OPC_CheckPredicate, 12, // Predicate_sext_16_node
/*24173*/     OPC_MoveParent,
/*24174*/     OPC_CheckType, MVT::i32,
/*24176*/     OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*24178*/     OPC_EmitInteger, MVT::i32, 14, 
/*24181*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24184*/     OPC_Scope, 11, /*->24197*/ // 2 children in Scope
/*24186*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::SMULTB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$b) - Complexity = 12
                // Dst: (SMULTB:i32 GPR:i32:$a, GPR:i32:$b)
/*24197*/     /*Scope*/ 11, /*->24209*/
/*24198*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::SMULBT), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (mul:i32 (sra:i32 GPR:i32:$b, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$a) - Complexity = 12
                // Dst: (SMULBT:i32 GPR:i32:$a, GPR:i32:$b)
/*24209*/     0, /*End of Scope*/
/*24210*/   /*Scope*/ 41, /*->24252*/
/*24211*/     OPC_RecordChild0, // #0 = $b
/*24212*/     OPC_MoveChild, 0,
/*24214*/     OPC_CheckPredicate, 12, // Predicate_sext_16_node
/*24216*/     OPC_MoveParent,
/*24217*/     OPC_MoveChild, 1,
/*24219*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::SRA),
/*24222*/     OPC_RecordChild0, // #1 = $a
/*24223*/     OPC_MoveChild, 1,
/*24225*/     OPC_CheckInteger, 16, 
/*24227*/     OPC_CheckType, MVT::i32,
/*24229*/     OPC_MoveParent,
/*24230*/     OPC_MoveParent,
/*24231*/     OPC_CheckType, MVT::i32,
/*24233*/     OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*24235*/     OPC_EmitInteger, MVT::i32, 14, 
/*24238*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24241*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::SMULTB), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$b, (sra:i32 GPR:i32:$a, 16:i32)) - Complexity = 12
              // Dst: (SMULTB:i32 GPR:i32:$a, GPR:i32:$b)
/*24252*/   /*Scope*/ 66, /*->24319*/
/*24253*/     OPC_MoveChild, 0,
/*24255*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::SIGN_EXTEND_INREG),
/*24258*/     OPC_RecordChild0, // #0 = $a
/*24259*/     OPC_MoveChild, 1,
/*24261*/     OPC_CheckValueType, MVT::i16,
/*24263*/     OPC_MoveParent,
/*24264*/     OPC_MoveParent,
/*24265*/     OPC_MoveChild, 1,
/*24267*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::SIGN_EXTEND_INREG),
/*24270*/     OPC_RecordChild0, // #1 = $b
/*24271*/     OPC_MoveChild, 1,
/*24273*/     OPC_CheckValueType, MVT::i16,
/*24275*/     OPC_MoveParent,
/*24276*/     OPC_MoveParent,
/*24277*/     OPC_Scope, 19, /*->24298*/ // 2 children in Scope
/*24279*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*24281*/       OPC_EmitInteger, MVT::i32, 14, 
/*24284*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24287*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::SMULBB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:i32 (sext_inreg:i32 GPR:i32:$a, i16:Other), (sext_inreg:i32 GPR:i32:$b, i16:Other)) - Complexity = 9
                // Dst: (SMULBB:i32 GPR:i32:$a, GPR:i32:$b)
/*24298*/     /*Scope*/ 19, /*->24318*/
/*24299*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*24301*/       OPC_EmitInteger, MVT::i32, 14, 
/*24304*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24307*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2SMULBB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:i32 (sext_inreg:i32 rGPR:i32:$a, i16:Other), (sext_inreg:i32 rGPR:i32:$b, i16:Other)) - Complexity = 9
                // Dst: (t2SMULBB:i32 rGPR:i32:$a, rGPR:i32:$b)
/*24318*/     0, /*End of Scope*/
/*24319*/   /*Scope*/ 114|128,1/*242*/, /*->24563*/
/*24321*/     OPC_RecordChild0, // #0 = $a
/*24322*/     OPC_Scope, 32, /*->24356*/ // 3 children in Scope
/*24324*/       OPC_MoveChild, 0,
/*24326*/       OPC_CheckPredicate, 12, // Predicate_sext_16_node
/*24328*/       OPC_MoveParent,
/*24329*/       OPC_RecordChild1, // #1 = $b
/*24330*/       OPC_MoveChild, 1,
/*24332*/       OPC_CheckPredicate, 12, // Predicate_sext_16_node
/*24334*/       OPC_MoveParent,
/*24335*/       OPC_CheckType, MVT::i32,
/*24337*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*24339*/       OPC_EmitInteger, MVT::i32, 14, 
/*24342*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24345*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::SMULBB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b) - Complexity = 5
                // Dst: (SMULBB:i32 GPR:i32:$a, GPR:i32:$b)
/*24356*/     /*Scope*/ 73, /*->24430*/
/*24357*/       OPC_RecordChild1, // #1 = $b
/*24358*/       OPC_CheckType, MVT::i32,
/*24360*/       OPC_Scope, 23, /*->24385*/ // 3 children in Scope
/*24362*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*24364*/         OPC_EmitInteger, MVT::i32, 14, 
/*24367*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24370*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24373*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::MUL), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (mul:i32 GPR:i32:$a, GPR:i32:$b) - Complexity = 3
                  // Dst: (MUL:i32 GPR:i32:$a, GPR:i32:$b)
/*24385*/       /*Scope*/ 23, /*->24409*/
/*24386*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb1Only())
/*24388*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*24391*/         OPC_EmitInteger, MVT::i32, 14, 
/*24394*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24397*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::tMUL), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (mul:i32 tGPR:i32:$lhs, tGPR:i32:$rhs) - Complexity = 3
                  // Dst: (tMUL:i32 tGPR:i32:$lhs, tGPR:i32:$rhs)
/*24409*/       /*Scope*/ 19, /*->24429*/
/*24410*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*24412*/         OPC_EmitInteger, MVT::i32, 14, 
/*24415*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24418*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2MUL), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:i32 rGPR:i32:$a, rGPR:i32:$b) - Complexity = 3
                  // Dst: (t2MUL:i32 rGPR:i32:$a, rGPR:i32:$b)
/*24429*/       0, /*End of Scope*/
/*24430*/     /*Scope*/ 2|128,1/*130*/, /*->24562*/
/*24432*/       OPC_MoveChild, 1,
/*24434*/       OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VDUPLANE),
/*24437*/       OPC_RecordChild0, // #1 = $src2
/*24438*/       OPC_Scope, 60, /*->24500*/ // 2 children in Scope
/*24440*/         OPC_CheckChild0Type, MVT::v4i16,
/*24442*/         OPC_RecordChild1, // #2 = $lane
/*24443*/         OPC_MoveChild, 1,
/*24445*/         OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*24448*/         OPC_MoveParent,
/*24449*/         OPC_MoveParent,
/*24450*/         OPC_SwitchType /*2 cases */, 22,  MVT::v4i16,// ->24475
/*24453*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*24455*/           OPC_EmitConvertToTarget, 2,
/*24457*/           OPC_EmitInteger, MVT::i32, 14, 
/*24460*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24463*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMULslv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (mul:v4i16 DPR:v4i16:$src1, (NEONvduplane:v4i16 DPR_8:v4i16:$src2, (imm:i32):$lane)) - Complexity = 9
                    // Dst: (VMULslv4i16:v4i16 DPR:v4i16:$src1, DPR_8:v4i16:$src2, (imm:i32):$lane)
                  /*SwitchType*/ 22,  MVT::v8i16,// ->24499
/*24477*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*24479*/           OPC_EmitConvertToTarget, 2,
/*24481*/           OPC_EmitInteger, MVT::i32, 14, 
/*24484*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24487*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMULslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (mul:v8i16 QPR:v8i16:$src1, (NEONvduplane:v8i16 DPR_8:v4i16:$src2, (imm:i32):$lane)) - Complexity = 9
                    // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$src1, DPR_8:v4i16:$src2, (imm:i32):$lane)
                  0, // EndSwitchType
/*24500*/       /*Scope*/ 60, /*->24561*/
/*24501*/         OPC_CheckChild0Type, MVT::v2i32,
/*24503*/         OPC_RecordChild1, // #2 = $lane
/*24504*/         OPC_MoveChild, 1,
/*24506*/         OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*24509*/         OPC_MoveParent,
/*24510*/         OPC_MoveParent,
/*24511*/         OPC_SwitchType /*2 cases */, 22,  MVT::v2i32,// ->24536
/*24514*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*24516*/           OPC_EmitConvertToTarget, 2,
/*24518*/           OPC_EmitInteger, MVT::i32, 14, 
/*24521*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24524*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMULslv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (mul:v2i32 DPR:v2i32:$src1, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$src2, (imm:i32):$lane)) - Complexity = 9
                    // Dst: (VMULslv2i32:v2i32 DPR:v2i32:$src1, DPR_VFP2:v2i32:$src2, (imm:i32):$lane)
                  /*SwitchType*/ 22,  MVT::v4i32,// ->24560
/*24538*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*24540*/           OPC_EmitConvertToTarget, 2,
/*24542*/           OPC_EmitInteger, MVT::i32, 14, 
/*24545*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24548*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMULslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (mul:v4i32 QPR:v4i32:$src1, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$src2, (imm:i32):$lane)) - Complexity = 9
                    // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$src1, DPR_VFP2:v2i32:$src2, (imm:i32):$lane)
                  0, // EndSwitchType
/*24561*/       0, /*End of Scope*/
/*24562*/     0, /*End of Scope*/
/*24563*/   /*Scope*/ 4|128,1/*132*/, /*->24697*/
/*24565*/     OPC_MoveChild, 0,
/*24567*/     OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VDUPLANE),
/*24570*/     OPC_RecordChild0, // #0 = $src2
/*24571*/     OPC_Scope, 61, /*->24634*/ // 2 children in Scope
/*24573*/       OPC_CheckChild0Type, MVT::v4i16,
/*24575*/       OPC_RecordChild1, // #1 = $lane
/*24576*/       OPC_MoveChild, 1,
/*24578*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*24581*/       OPC_MoveParent,
/*24582*/       OPC_MoveParent,
/*24583*/       OPC_RecordChild1, // #2 = $src1
/*24584*/       OPC_SwitchType /*2 cases */, 22,  MVT::v4i16,// ->24609
/*24587*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*24589*/         OPC_EmitConvertToTarget, 1,
/*24591*/         OPC_EmitInteger, MVT::i32, 14, 
/*24594*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24597*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMULslv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$src2, (imm:i32):$lane), DPR:v4i16:$src1) - Complexity = 9
                  // Dst: (VMULslv4i16:v4i16 DPR:v4i16:$src1, DPR_8:v4i16:$src2, (imm:i32):$lane)
                /*SwitchType*/ 22,  MVT::v8i16,// ->24633
/*24611*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*24613*/         OPC_EmitConvertToTarget, 1,
/*24615*/         OPC_EmitInteger, MVT::i32, 14, 
/*24618*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24621*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMULslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$src2, (imm:i32):$lane), QPR:v8i16:$src1) - Complexity = 9
                  // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$src1, DPR_8:v4i16:$src2, (imm:i32):$lane)
                0, // EndSwitchType
/*24634*/     /*Scope*/ 61, /*->24696*/
/*24635*/       OPC_CheckChild0Type, MVT::v2i32,
/*24637*/       OPC_RecordChild1, // #1 = $lane
/*24638*/       OPC_MoveChild, 1,
/*24640*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*24643*/       OPC_MoveParent,
/*24644*/       OPC_MoveParent,
/*24645*/       OPC_RecordChild1, // #2 = $src1
/*24646*/       OPC_SwitchType /*2 cases */, 22,  MVT::v2i32,// ->24671
/*24649*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*24651*/         OPC_EmitConvertToTarget, 1,
/*24653*/         OPC_EmitInteger, MVT::i32, 14, 
/*24656*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24659*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMULslv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$src2, (imm:i32):$lane), DPR:v2i32:$src1) - Complexity = 9
                  // Dst: (VMULslv2i32:v2i32 DPR:v2i32:$src1, DPR_VFP2:v2i32:$src2, (imm:i32):$lane)
                /*SwitchType*/ 22,  MVT::v4i32,// ->24695
/*24673*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*24675*/         OPC_EmitConvertToTarget, 1,
/*24677*/         OPC_EmitInteger, MVT::i32, 14, 
/*24680*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24683*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMULslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$src2, (imm:i32):$lane), QPR:v4i32:$src1) - Complexity = 9
                  // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$src1, DPR_VFP2:v2i32:$src2, (imm:i32):$lane)
                0, // EndSwitchType
/*24696*/     0, /*End of Scope*/
/*24697*/   /*Scope*/ 109, /*->24807*/
/*24698*/     OPC_RecordChild0, // #0 = $src1
/*24699*/     OPC_MoveChild, 1,
/*24701*/     OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VDUPLANE),
/*24704*/     OPC_RecordChild0, // #1 = $src2
/*24705*/     OPC_Scope, 49, /*->24756*/ // 2 children in Scope
/*24707*/       OPC_CheckChild0Type, MVT::v8i16,
/*24709*/       OPC_RecordChild1, // #2 = $lane
/*24710*/       OPC_MoveChild, 1,
/*24712*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*24715*/       OPC_MoveParent,
/*24716*/       OPC_MoveParent,
/*24717*/       OPC_CheckType, MVT::v8i16,
/*24719*/       OPC_EmitConvertToTarget, 2,
/*24721*/       OPC_EmitNodeXForm, 8, 3, // DSubReg_i16_reg
/*24724*/       OPC_EmitNode, TARGET_OPCODE(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 4,  // Results = #5 
/*24733*/       OPC_EmitConvertToTarget, 2,
/*24735*/       OPC_EmitNodeXForm, 9, 6, // SubReg_i16_lane
/*24738*/       OPC_EmitInteger, MVT::i32, 14, 
/*24741*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24744*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMULslv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                // Src: (mul:v8i16 QPR:v8i16:$src1, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane)) - Complexity = 9
                // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*24756*/     /*Scope*/ 49, /*->24806*/
/*24757*/       OPC_CheckChild0Type, MVT::v4i32,
/*24759*/       OPC_RecordChild1, // #2 = $lane
/*24760*/       OPC_MoveChild, 1,
/*24762*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*24765*/       OPC_MoveParent,
/*24766*/       OPC_MoveParent,
/*24767*/       OPC_CheckType, MVT::v4i32,
/*24769*/       OPC_EmitConvertToTarget, 2,
/*24771*/       OPC_EmitNodeXForm, 10, 3, // DSubReg_i32_reg
/*24774*/       OPC_EmitNode, TARGET_OPCODE(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 4,  // Results = #5 
/*24783*/       OPC_EmitConvertToTarget, 2,
/*24785*/       OPC_EmitNodeXForm, 11, 6, // SubReg_i32_lane
/*24788*/       OPC_EmitInteger, MVT::i32, 14, 
/*24791*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24794*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMULslv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                // Src: (mul:v4i32 QPR:v4i32:$src1, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane)) - Complexity = 9
                // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*24806*/     0, /*End of Scope*/
/*24807*/   /*Scope*/ 110, /*->24918*/
/*24808*/     OPC_MoveChild, 0,
/*24810*/     OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VDUPLANE),
/*24813*/     OPC_RecordChild0, // #0 = $src2
/*24814*/     OPC_Scope, 50, /*->24866*/ // 2 children in Scope
/*24816*/       OPC_CheckChild0Type, MVT::v8i16,
/*24818*/       OPC_RecordChild1, // #1 = $lane
/*24819*/       OPC_MoveChild, 1,
/*24821*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*24824*/       OPC_MoveParent,
/*24825*/       OPC_MoveParent,
/*24826*/       OPC_RecordChild1, // #2 = $src1
/*24827*/       OPC_CheckType, MVT::v8i16,
/*24829*/       OPC_EmitConvertToTarget, 1,
/*24831*/       OPC_EmitNodeXForm, 8, 3, // DSubReg_i16_reg
/*24834*/       OPC_EmitNode, TARGET_OPCODE(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5 
/*24843*/       OPC_EmitConvertToTarget, 1,
/*24845*/       OPC_EmitNodeXForm, 9, 6, // SubReg_i16_lane
/*24848*/       OPC_EmitInteger, MVT::i32, 14, 
/*24851*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24854*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMULslv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                // Src: (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane), QPR:v8i16:$src1) - Complexity = 9
                // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*24866*/     /*Scope*/ 50, /*->24917*/
/*24867*/       OPC_CheckChild0Type, MVT::v4i32,
/*24869*/       OPC_RecordChild1, // #1 = $lane
/*24870*/       OPC_MoveChild, 1,
/*24872*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*24875*/       OPC_MoveParent,
/*24876*/       OPC_MoveParent,
/*24877*/       OPC_RecordChild1, // #2 = $src1
/*24878*/       OPC_CheckType, MVT::v4i32,
/*24880*/       OPC_EmitConvertToTarget, 1,
/*24882*/       OPC_EmitNodeXForm, 10, 3, // DSubReg_i32_reg
/*24885*/       OPC_EmitNode, TARGET_OPCODE(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5 
/*24894*/       OPC_EmitConvertToTarget, 1,
/*24896*/       OPC_EmitNodeXForm, 11, 6, // SubReg_i32_lane
/*24899*/       OPC_EmitInteger, MVT::i32, 14, 
/*24902*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24905*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMULslv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                // Src: (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane), QPR:v4i32:$src1) - Complexity = 9
                // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*24917*/     0, /*End of Scope*/
/*24918*/   /*Scope*/ 2|128,1/*130*/, /*->25050*/
/*24920*/     OPC_RecordChild0, // #0 = $src1
/*24921*/     OPC_RecordChild1, // #1 = $src2
/*24922*/     OPC_SwitchType /*6 cases */, 19,  MVT::v8i8,// ->24944
/*24925*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*24927*/       OPC_EmitInteger, MVT::i32, 14, 
/*24930*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24933*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMULv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:v8i8 DPR:v8i8:$src1, DPR:v8i8:$src2) - Complexity = 3
                // Dst: (VMULv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$src2)
              /*SwitchType*/ 19,  MVT::v4i16,// ->24965
/*24946*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*24948*/       OPC_EmitInteger, MVT::i32, 14, 
/*24951*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24954*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMULv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:v4i16 DPR:v4i16:$src1, DPR:v4i16:$src2) - Complexity = 3
                // Dst: (VMULv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$src2)
              /*SwitchType*/ 19,  MVT::v2i32,// ->24986
/*24967*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*24969*/       OPC_EmitInteger, MVT::i32, 14, 
/*24972*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24975*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMULv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:v2i32 DPR:v2i32:$src1, DPR:v2i32:$src2) - Complexity = 3
                // Dst: (VMULv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$src2)
              /*SwitchType*/ 19,  MVT::v16i8,// ->25007
/*24988*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*24990*/       OPC_EmitInteger, MVT::i32, 14, 
/*24993*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24996*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMULv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:v16i8 QPR:v16i8:$src1, QPR:v16i8:$src2) - Complexity = 3
                // Dst: (VMULv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$src2)
              /*SwitchType*/ 19,  MVT::v8i16,// ->25028
/*25009*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*25011*/       OPC_EmitInteger, MVT::i32, 14, 
/*25014*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25017*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMULv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2) - Complexity = 3
                // Dst: (VMULv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2)
              /*SwitchType*/ 19,  MVT::v4i32,// ->25049
/*25030*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*25032*/       OPC_EmitInteger, MVT::i32, 14, 
/*25035*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25038*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMULv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2) - Complexity = 3
                // Dst: (VMULv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2)
              0, // EndSwitchType
/*25050*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 75|128,17/*2251*/,  TARGET_OPCODE(ISD::AND),// ->27306
/*25055*/   OPC_Scope, 69, /*->25126*/ // 30 children in Scope
/*25057*/     OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*25062*/     OPC_MoveChild, 0,
/*25064*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::SRL),
/*25067*/     OPC_RecordChild0, // #0 = $Src
/*25068*/     OPC_MoveChild, 1,
/*25070*/     OPC_CheckInteger, 8, 
/*25072*/     OPC_CheckType, MVT::i32,
/*25074*/     OPC_MoveParent,
/*25075*/     OPC_MoveParent,
/*25076*/     OPC_CheckType, MVT::i32,
/*25078*/     OPC_Scope, 22, /*->25102*/ // 2 children in Scope
/*25080*/       OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*25082*/       OPC_EmitInteger, MVT::i32, 8, 
/*25085*/       OPC_EmitInteger, MVT::i32, 14, 
/*25088*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25091*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::UXTB16r_rot), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 (srl:i32 GPR:i32:$Src, 8:i32), 16711935:i32) - Complexity = 32
                // Dst: (UXTB16r_rot:i32 GPR:i32:$Src, 8:i32)
/*25102*/     /*Scope*/ 22, /*->25125*/
/*25103*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack())
/*25105*/       OPC_EmitInteger, MVT::i32, 8, 
/*25108*/       OPC_EmitInteger, MVT::i32, 14, 
/*25111*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25114*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2UXTB16r_rot), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 (srl:i32 rGPR:i32:$Src, 8:i32), 16711935:i32) - Complexity = 32
                // Dst: (t2UXTB16r_rot:i32 rGPR:i32:$Src, 8:i32)
/*25125*/     0, /*End of Scope*/
/*25126*/   /*Scope*/ 44, /*->25171*/
/*25127*/     OPC_CheckAndImm, 127|128,1/*255*/, 
/*25130*/     OPC_MoveChild, 0,
/*25132*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::ROTR),
/*25135*/     OPC_RecordChild0, // #0 = $src
/*25136*/     OPC_RecordChild1, // #1 = $rot
/*25137*/     OPC_MoveChild, 1,
/*25139*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*25142*/     OPC_CheckPredicate, 11, // Predicate_rot_imm
/*25144*/     OPC_CheckType, MVT::i32,
/*25146*/     OPC_MoveParent,
/*25147*/     OPC_MoveParent,
/*25148*/     OPC_CheckType, MVT::i32,
/*25150*/     OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*25152*/     OPC_EmitConvertToTarget, 1,
/*25154*/     OPC_EmitInteger, MVT::i32, 14, 
/*25157*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25160*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::UXTBr_rot), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (and:i32 (rotr:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_rot_imm>>:$rot), 255:i32) - Complexity = 31
              // Dst: (UXTBr_rot:i32 GPR:i32:$src, (imm:i32):$rot)
/*25171*/   /*Scope*/ 45, /*->25217*/
/*25172*/     OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*25176*/     OPC_MoveChild, 0,
/*25178*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::ROTR),
/*25181*/     OPC_RecordChild0, // #0 = $src
/*25182*/     OPC_RecordChild1, // #1 = $rot
/*25183*/     OPC_MoveChild, 1,
/*25185*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*25188*/     OPC_CheckPredicate, 11, // Predicate_rot_imm
/*25190*/     OPC_CheckType, MVT::i32,
/*25192*/     OPC_MoveParent,
/*25193*/     OPC_MoveParent,
/*25194*/     OPC_CheckType, MVT::i32,
/*25196*/     OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*25198*/     OPC_EmitConvertToTarget, 1,
/*25200*/     OPC_EmitInteger, MVT::i32, 14, 
/*25203*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25206*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::UXTHr_rot), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (and:i32 (rotr:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_rot_imm>>:$rot), 65535:i32) - Complexity = 31
              // Dst: (UXTHr_rot:i32 GPR:i32:$src, (imm:i32):$rot)
/*25217*/   /*Scope*/ 46, /*->25264*/
/*25218*/     OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*25223*/     OPC_MoveChild, 0,
/*25225*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::ROTR),
/*25228*/     OPC_RecordChild0, // #0 = $src
/*25229*/     OPC_RecordChild1, // #1 = $rot
/*25230*/     OPC_MoveChild, 1,
/*25232*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*25235*/     OPC_CheckPredicate, 11, // Predicate_rot_imm
/*25237*/     OPC_CheckType, MVT::i32,
/*25239*/     OPC_MoveParent,
/*25240*/     OPC_MoveParent,
/*25241*/     OPC_CheckType, MVT::i32,
/*25243*/     OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*25245*/     OPC_EmitConvertToTarget, 1,
/*25247*/     OPC_EmitInteger, MVT::i32, 14, 
/*25250*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25253*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::UXTB16r_rot), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (and:i32 (rotr:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_rot_imm>>:$rot), 16711935:i32) - Complexity = 31
              // Dst: (UXTB16r_rot:i32 GPR:i32:$src, (imm:i32):$rot)
/*25264*/   /*Scope*/ 44, /*->25309*/
/*25265*/     OPC_CheckAndImm, 127|128,1/*255*/, 
/*25268*/     OPC_MoveChild, 0,
/*25270*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::ROTR),
/*25273*/     OPC_RecordChild0, // #0 = $src
/*25274*/     OPC_RecordChild1, // #1 = $rot
/*25275*/     OPC_MoveChild, 1,
/*25277*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*25280*/     OPC_CheckPredicate, 11, // Predicate_rot_imm
/*25282*/     OPC_CheckType, MVT::i32,
/*25284*/     OPC_MoveParent,
/*25285*/     OPC_MoveParent,
/*25286*/     OPC_CheckType, MVT::i32,
/*25288*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*25290*/     OPC_EmitConvertToTarget, 1,
/*25292*/     OPC_EmitInteger, MVT::i32, 14, 
/*25295*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25298*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2UXTBr_rot), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (and:i32 (rotr:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_rot_imm>>:$rot), 255:i32) - Complexity = 31
              // Dst: (t2UXTBr_rot:i32 rGPR:i32:$src, (imm:i32):$rot)
/*25309*/   /*Scope*/ 45, /*->25355*/
/*25310*/     OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*25314*/     OPC_MoveChild, 0,
/*25316*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::ROTR),
/*25319*/     OPC_RecordChild0, // #0 = $src
/*25320*/     OPC_RecordChild1, // #1 = $rot
/*25321*/     OPC_MoveChild, 1,
/*25323*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*25326*/     OPC_CheckPredicate, 11, // Predicate_rot_imm
/*25328*/     OPC_CheckType, MVT::i32,
/*25330*/     OPC_MoveParent,
/*25331*/     OPC_MoveParent,
/*25332*/     OPC_CheckType, MVT::i32,
/*25334*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*25336*/     OPC_EmitConvertToTarget, 1,
/*25338*/     OPC_EmitInteger, MVT::i32, 14, 
/*25341*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25344*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2UXTHr_rot), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (and:i32 (rotr:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_rot_imm>>:$rot), 65535:i32) - Complexity = 31
              // Dst: (t2UXTHr_rot:i32 rGPR:i32:$src, (imm:i32):$rot)
/*25355*/   /*Scope*/ 46, /*->25402*/
/*25356*/     OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*25361*/     OPC_MoveChild, 0,
/*25363*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::ROTR),
/*25366*/     OPC_RecordChild0, // #0 = $src
/*25367*/     OPC_RecordChild1, // #1 = $rot
/*25368*/     OPC_MoveChild, 1,
/*25370*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*25373*/     OPC_CheckPredicate, 11, // Predicate_rot_imm
/*25375*/     OPC_CheckType, MVT::i32,
/*25377*/     OPC_MoveParent,
/*25378*/     OPC_MoveParent,
/*25379*/     OPC_CheckType, MVT::i32,
/*25381*/     OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack())
/*25383*/     OPC_EmitConvertToTarget, 1,
/*25385*/     OPC_EmitInteger, MVT::i32, 14, 
/*25388*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25391*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2UXTB16r_rot), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (and:i32 (rotr:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_rot_imm>>:$rot), 16711935:i32) - Complexity = 31
              // Dst: (t2UXTB16r_rot:i32 rGPR:i32:$src, (imm:i32):$rot)
/*25402*/   /*Scope*/ 24, /*->25427*/
/*25403*/     OPC_CheckAndImm, 127|128,1/*255*/, 
/*25406*/     OPC_RecordChild0, // #0 = $src
/*25407*/     OPC_CheckType, MVT::i32,
/*25409*/     OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*25411*/     OPC_EmitInteger, MVT::i32, 14, 
/*25414*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25417*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::UXTBr), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (and:i32 GPR:i32:$src, 255:i32) - Complexity = 24
              // Dst: (UXTBr:i32 GPR:i32:$src)
/*25427*/   /*Scope*/ 25, /*->25453*/
/*25428*/     OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*25432*/     OPC_RecordChild0, // #0 = $src
/*25433*/     OPC_CheckType, MVT::i32,
/*25435*/     OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*25437*/     OPC_EmitInteger, MVT::i32, 14, 
/*25440*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25443*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::UXTHr), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (and:i32 GPR:i32:$src, 65535:i32) - Complexity = 24
              // Dst: (UXTHr:i32 GPR:i32:$src)
/*25453*/   /*Scope*/ 26, /*->25480*/
/*25454*/     OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*25459*/     OPC_RecordChild0, // #0 = $src
/*25460*/     OPC_CheckType, MVT::i32,
/*25462*/     OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*25464*/     OPC_EmitInteger, MVT::i32, 14, 
/*25467*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25470*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::UXTB16r), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (and:i32 GPR:i32:$src, 16711935:i32) - Complexity = 24
              // Dst: (UXTB16r:i32 GPR:i32:$src)
/*25480*/   /*Scope*/ 24, /*->25505*/
/*25481*/     OPC_CheckAndImm, 127|128,1/*255*/, 
/*25484*/     OPC_RecordChild0, // #0 = $src
/*25485*/     OPC_CheckType, MVT::i32,
/*25487*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*25489*/     OPC_EmitInteger, MVT::i32, 14, 
/*25492*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25495*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2UXTBr), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (and:i32 rGPR:i32:$src, 255:i32) - Complexity = 24
              // Dst: (t2UXTBr:i32 rGPR:i32:$src)
/*25505*/   /*Scope*/ 25, /*->25531*/
/*25506*/     OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*25510*/     OPC_RecordChild0, // #0 = $src
/*25511*/     OPC_CheckType, MVT::i32,
/*25513*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*25515*/     OPC_EmitInteger, MVT::i32, 14, 
/*25518*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25521*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2UXTHr), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (and:i32 rGPR:i32:$src, 65535:i32) - Complexity = 24
              // Dst: (t2UXTHr:i32 rGPR:i32:$src)
/*25531*/   /*Scope*/ 26, /*->25558*/
/*25532*/     OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*25537*/     OPC_RecordChild0, // #0 = $src
/*25538*/     OPC_CheckType, MVT::i32,
/*25540*/     OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack())
/*25542*/     OPC_EmitInteger, MVT::i32, 14, 
/*25545*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25548*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2UXTB16r), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (and:i32 rGPR:i32:$src, 16711935:i32) - Complexity = 24
              // Dst: (t2UXTB16r:i32 rGPR:i32:$src)
/*25558*/   /*Scope*/ 52, /*->25611*/
/*25559*/     OPC_RecordChild0, // #0 = $a
/*25560*/     OPC_MoveChild, 1,
/*25562*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*25565*/     OPC_RecordChild0, // #1 = $b
/*25566*/     OPC_MoveChild, 1,
/*25568*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*25579*/     OPC_MoveParent,
/*25580*/     OPC_MoveParent,
/*25581*/     OPC_CheckType, MVT::i32,
/*25583*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*25585*/     OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectShifterOperandReg:$b #2 #3 #4
/*25588*/     OPC_EmitInteger, MVT::i32, 14, 
/*25591*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25594*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25597*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::BICrs), 0,
                  1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
              // Src: (and:i32 GPR:i32:$a, (xor:i32 so_reg:i32:$b, -1:i32)) - Complexity = 23
              // Dst: (BICrs:i32 GPR:i32:$a, so_reg:i32:$b)
/*25611*/   /*Scope*/ 52, /*->25664*/
/*25612*/     OPC_MoveChild, 0,
/*25614*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*25617*/     OPC_RecordChild0, // #0 = $b
/*25618*/     OPC_MoveChild, 1,
/*25620*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*25631*/     OPC_MoveParent,
/*25632*/     OPC_MoveParent,
/*25633*/     OPC_RecordChild1, // #1 = $a
/*25634*/     OPC_CheckType, MVT::i32,
/*25636*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*25638*/     OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectShifterOperandReg:$b #2 #3 #4
/*25641*/     OPC_EmitInteger, MVT::i32, 14, 
/*25644*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25647*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25650*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::BICrs), 0,
                  1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
              // Src: (and:i32 (xor:i32 so_reg:i32:$b, -1:i32), GPR:i32:$a) - Complexity = 23
              // Dst: (BICrs:i32 GPR:i32:$a, so_reg:i32:$b)
/*25664*/   /*Scope*/ 51, /*->25716*/
/*25665*/     OPC_RecordChild0, // #0 = $lhs
/*25666*/     OPC_MoveChild, 1,
/*25668*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*25671*/     OPC_RecordChild0, // #1 = $rhs
/*25672*/     OPC_MoveChild, 1,
/*25674*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*25685*/     OPC_MoveParent,
/*25686*/     OPC_MoveParent,
/*25687*/     OPC_CheckType, MVT::i32,
/*25689*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*25691*/     OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectT2ShifterOperandReg:$rhs #2 #3
/*25694*/     OPC_EmitInteger, MVT::i32, 14, 
/*25697*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25700*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25703*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2BICrs), 0,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
              // Src: (and:i32 rGPR:i32:$lhs, (xor:i32 t2_so_reg:i32:$rhs, -1:i32)) - Complexity = 20
              // Dst: (t2BICrs:i32 rGPR:i32:$lhs, t2_so_reg:i32:$rhs)
/*25716*/   /*Scope*/ 51, /*->25768*/
/*25717*/     OPC_MoveChild, 0,
/*25719*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*25722*/     OPC_RecordChild0, // #0 = $rhs
/*25723*/     OPC_MoveChild, 1,
/*25725*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*25736*/     OPC_MoveParent,
/*25737*/     OPC_MoveParent,
/*25738*/     OPC_RecordChild1, // #1 = $lhs
/*25739*/     OPC_CheckType, MVT::i32,
/*25741*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*25743*/     OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectT2ShifterOperandReg:$rhs #2 #3
/*25746*/     OPC_EmitInteger, MVT::i32, 14, 
/*25749*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25752*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25755*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2BICrs), 0,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
              // Src: (and:i32 (xor:i32 t2_so_reg:i32:$rhs, -1:i32), rGPR:i32:$lhs) - Complexity = 20
              // Dst: (t2BICrs:i32 rGPR:i32:$lhs, t2_so_reg:i32:$rhs)
/*25768*/   /*Scope*/ 102|128,1/*230*/, /*->26000*/
/*25770*/     OPC_RecordChild0, // #0 = $a
/*25771*/     OPC_Scope, 31, /*->25804*/ // 4 children in Scope
/*25773*/       OPC_RecordChild1, // #1 = $b
/*25774*/       OPC_CheckType, MVT::i32,
/*25776*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*25778*/       OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectShifterOperandReg:$b #2 #3 #4
/*25781*/       OPC_EmitInteger, MVT::i32, 14, 
/*25784*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25787*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25790*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::ANDrs), 0,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                // Src: (and:i32 GPR:i32:$a, so_reg:i32:$b) - Complexity = 15
                // Dst: (ANDrs:i32 GPR:i32:$a, so_reg:i32:$b)
/*25804*/     /*Scope*/ 105, /*->25910*/
/*25805*/       OPC_MoveChild, 1,
/*25807*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*25810*/       OPC_RecordChild0, // #1 = $b
/*25811*/       OPC_MoveChild, 0,
/*25813*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*25816*/       OPC_Scope, 45, /*->25863*/ // 2 children in Scope
/*25818*/         OPC_CheckPredicate, 7, // Predicate_so_imm
/*25820*/         OPC_MoveParent,
/*25821*/         OPC_MoveChild, 1,
/*25823*/         OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*25834*/         OPC_MoveParent,
/*25835*/         OPC_MoveParent,
/*25836*/         OPC_CheckType, MVT::i32,
/*25838*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*25840*/         OPC_EmitConvertToTarget, 1,
/*25842*/         OPC_EmitInteger, MVT::i32, 14, 
/*25845*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25848*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25851*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::BICri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (and:i32 GPR:i32:$a, (xor:i32 (imm:i32)<<P:Predicate_so_imm>>:$b, -1:i32)) - Complexity = 15
                  // Dst: (BICri:i32 GPR:i32:$a, (imm:i32):$b)
/*25863*/       /*Scope*/ 45, /*->25909*/
/*25864*/         OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*25866*/         OPC_MoveParent,
/*25867*/         OPC_MoveChild, 1,
/*25869*/         OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*25880*/         OPC_MoveParent,
/*25881*/         OPC_MoveParent,
/*25882*/         OPC_CheckType, MVT::i32,
/*25884*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*25886*/         OPC_EmitConvertToTarget, 1,
/*25888*/         OPC_EmitInteger, MVT::i32, 14, 
/*25891*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25894*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25897*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2BICri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (and:i32 rGPR:i32:$lhs, (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$rhs, -1:i32)) - Complexity = 15
                  // Dst: (t2BICri:i32 rGPR:i32:$lhs, (imm:i32):$rhs)
/*25909*/       0, /*End of Scope*/
/*25910*/     /*Scope*/ 31, /*->25942*/
/*25911*/       OPC_RecordChild1, // #1 = $a
/*25912*/       OPC_CheckType, MVT::i32,
/*25914*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*25916*/       OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectShifterOperandReg:$b #2 #3 #4
/*25919*/       OPC_EmitInteger, MVT::i32, 14, 
/*25922*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25925*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25928*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::ANDrs), 0,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                // Src: (and:i32 so_reg:i32:$b, GPR:i32:$a) - Complexity = 15
                // Dst: (ANDrs:i32 GPR:i32:$a, so_reg:i32:$b)
/*25942*/     /*Scope*/ 56, /*->25999*/
/*25943*/       OPC_MoveChild, 1,
/*25945*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*25948*/       OPC_MoveChild, 0,
/*25950*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*25961*/       OPC_MoveParent,
/*25962*/       OPC_RecordChild1, // #1 = $b
/*25963*/       OPC_MoveChild, 1,
/*25965*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*25968*/       OPC_CheckPredicate, 7, // Predicate_so_imm
/*25970*/       OPC_MoveParent,
/*25971*/       OPC_MoveParent,
/*25972*/       OPC_CheckType, MVT::i32,
/*25974*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*25976*/       OPC_EmitConvertToTarget, 1,
/*25978*/       OPC_EmitInteger, MVT::i32, 14, 
/*25981*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25984*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25987*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::BICri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (and:i32 GPR:i32:$a, (xor:i32 -1:i32, (imm:i32)<<P:Predicate_so_imm>>:$b)) - Complexity = 15
                // Dst: (BICri:i32 GPR:i32:$a, (imm:i32):$b)
/*25999*/     0, /*End of Scope*/
/*26000*/   /*Scope*/ 113, /*->26114*/
/*26001*/     OPC_MoveChild, 0,
/*26003*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*26006*/     OPC_Scope, 52, /*->26060*/ // 2 children in Scope
/*26008*/       OPC_RecordChild0, // #0 = $b
/*26009*/       OPC_MoveChild, 0,
/*26011*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*26014*/       OPC_CheckPredicate, 7, // Predicate_so_imm
/*26016*/       OPC_MoveParent,
/*26017*/       OPC_MoveChild, 1,
/*26019*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*26030*/       OPC_MoveParent,
/*26031*/       OPC_MoveParent,
/*26032*/       OPC_RecordChild1, // #1 = $a
/*26033*/       OPC_CheckType, MVT::i32,
/*26035*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*26037*/       OPC_EmitConvertToTarget, 0,
/*26039*/       OPC_EmitInteger, MVT::i32, 14, 
/*26042*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26045*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26048*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::BICri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (and:i32 (xor:i32 (imm:i32)<<P:Predicate_so_imm>>:$b, -1:i32), GPR:i32:$a) - Complexity = 15
                // Dst: (BICri:i32 GPR:i32:$a, (imm:i32):$b)
/*26060*/     /*Scope*/ 52, /*->26113*/
/*26061*/       OPC_MoveChild, 0,
/*26063*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*26074*/       OPC_MoveParent,
/*26075*/       OPC_RecordChild1, // #0 = $b
/*26076*/       OPC_MoveChild, 1,
/*26078*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*26081*/       OPC_CheckPredicate, 7, // Predicate_so_imm
/*26083*/       OPC_MoveParent,
/*26084*/       OPC_MoveParent,
/*26085*/       OPC_RecordChild1, // #1 = $a
/*26086*/       OPC_CheckType, MVT::i32,
/*26088*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*26090*/       OPC_EmitConvertToTarget, 0,
/*26092*/       OPC_EmitInteger, MVT::i32, 14, 
/*26095*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26098*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26101*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::BICri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (and:i32 (xor:i32 -1:i32, (imm:i32)<<P:Predicate_so_imm>>:$b), GPR:i32:$a) - Complexity = 15
                // Dst: (BICri:i32 GPR:i32:$a, (imm:i32):$b)
/*26113*/     0, /*End of Scope*/
/*26114*/   /*Scope*/ 57, /*->26172*/
/*26115*/     OPC_RecordChild0, // #0 = $lhs
/*26116*/     OPC_MoveChild, 1,
/*26118*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*26121*/     OPC_MoveChild, 0,
/*26123*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*26134*/     OPC_MoveParent,
/*26135*/     OPC_RecordChild1, // #1 = $rhs
/*26136*/     OPC_MoveChild, 1,
/*26138*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*26141*/     OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*26143*/     OPC_MoveParent,
/*26144*/     OPC_MoveParent,
/*26145*/     OPC_CheckType, MVT::i32,
/*26147*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*26149*/     OPC_EmitConvertToTarget, 1,
/*26151*/     OPC_EmitInteger, MVT::i32, 14, 
/*26154*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26157*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26160*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2BICri), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
              // Src: (and:i32 rGPR:i32:$lhs, (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$rhs)) - Complexity = 15
              // Dst: (t2BICri:i32 rGPR:i32:$lhs, (imm:i32):$rhs)
/*26172*/   /*Scope*/ 113, /*->26286*/
/*26173*/     OPC_MoveChild, 0,
/*26175*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*26178*/     OPC_Scope, 52, /*->26232*/ // 2 children in Scope
/*26180*/       OPC_RecordChild0, // #0 = $rhs
/*26181*/       OPC_MoveChild, 0,
/*26183*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*26186*/       OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*26188*/       OPC_MoveParent,
/*26189*/       OPC_MoveChild, 1,
/*26191*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*26202*/       OPC_MoveParent,
/*26203*/       OPC_MoveParent,
/*26204*/       OPC_RecordChild1, // #1 = $lhs
/*26205*/       OPC_CheckType, MVT::i32,
/*26207*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*26209*/       OPC_EmitConvertToTarget, 0,
/*26211*/       OPC_EmitInteger, MVT::i32, 14, 
/*26214*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26217*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26220*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2BICri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (and:i32 (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$rhs, -1:i32), rGPR:i32:$lhs) - Complexity = 15
                // Dst: (t2BICri:i32 rGPR:i32:$lhs, (imm:i32):$rhs)
/*26232*/     /*Scope*/ 52, /*->26285*/
/*26233*/       OPC_MoveChild, 0,
/*26235*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*26246*/       OPC_MoveParent,
/*26247*/       OPC_RecordChild1, // #0 = $rhs
/*26248*/       OPC_MoveChild, 1,
/*26250*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*26253*/       OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*26255*/       OPC_MoveParent,
/*26256*/       OPC_MoveParent,
/*26257*/       OPC_RecordChild1, // #1 = $lhs
/*26258*/       OPC_CheckType, MVT::i32,
/*26260*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*26262*/       OPC_EmitConvertToTarget, 0,
/*26264*/       OPC_EmitInteger, MVT::i32, 14, 
/*26267*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26270*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26273*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2BICri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (and:i32 (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$rhs), rGPR:i32:$lhs) - Complexity = 15
                // Dst: (t2BICri:i32 rGPR:i32:$lhs, (imm:i32):$rhs)
/*26285*/     0, /*End of Scope*/
/*26286*/   /*Scope*/ 33|128,1/*161*/, /*->26449*/
/*26288*/     OPC_RecordChild0, // #0 = $lhs
/*26289*/     OPC_Scope, 59, /*->26350*/ // 2 children in Scope
/*26291*/       OPC_RecordChild1, // #1 = $rhs
/*26292*/       OPC_CheckType, MVT::i32,
/*26294*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*26296*/       OPC_Scope, 25, /*->26323*/ // 2 children in Scope
/*26298*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectT2ShifterOperandReg:$rhs #2 #3
/*26301*/         OPC_EmitInteger, MVT::i32, 14, 
/*26304*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26307*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26310*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2ANDrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (and:i32 rGPR:i32:$lhs, t2_so_reg:i32:$rhs) - Complexity = 12
                  // Dst: (t2ANDrs:i32 rGPR:i32:$lhs, t2_so_reg:i32:$rhs)
/*26323*/       /*Scope*/ 25, /*->26349*/
/*26324*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectT2ShifterOperandReg:$rhs #2 #3
/*26327*/         OPC_EmitInteger, MVT::i32, 14, 
/*26330*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26333*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26336*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2ANDrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (and:i32 t2_so_reg:i32:$rhs, rGPR:i32:$lhs) - Complexity = 12
                  // Dst: (t2ANDrs:i32 rGPR:i32:$lhs, t2_so_reg:i32:$rhs)
/*26349*/       0, /*End of Scope*/
/*26350*/     /*Scope*/ 97, /*->26448*/
/*26351*/       OPC_MoveChild, 1,
/*26353*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*26356*/       OPC_RecordChild0, // #1 = $b
/*26357*/       OPC_MoveChild, 1,
/*26359*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*26370*/       OPC_MoveParent,
/*26371*/       OPC_MoveParent,
/*26372*/       OPC_CheckType, MVT::i32,
/*26374*/       OPC_Scope, 23, /*->26399*/ // 3 children in Scope
/*26376*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*26378*/         OPC_EmitInteger, MVT::i32, 14, 
/*26381*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26384*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26387*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::BICrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (and:i32 GPR:i32:$a, (xor:i32 GPR:i32:$b, -1:i32)) - Complexity = 11
                  // Dst: (BICrr:i32 GPR:i32:$a, GPR:i32:$b)
/*26399*/       /*Scope*/ 23, /*->26423*/
/*26400*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb1Only())
/*26402*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*26405*/         OPC_EmitInteger, MVT::i32, 14, 
/*26408*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26411*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::tBIC), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (and:i32 tGPR:i32:$lhs, (xor:i32 tGPR:i32:$rhs, -1:i32)) - Complexity = 11
                  // Dst: (tBIC:i32 tGPR:i32:$lhs, tGPR:i32:$rhs)
/*26423*/       /*Scope*/ 23, /*->26447*/
/*26424*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*26426*/         OPC_EmitInteger, MVT::i32, 14, 
/*26429*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26432*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26435*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2BICrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (and:i32 rGPR:i32:$lhs, (xor:i32 rGPR:i32:$rhs, -1:i32)) - Complexity = 11
                  // Dst: (t2BICrr:i32 rGPR:i32:$lhs, rGPR:i32:$rhs)
/*26447*/       0, /*End of Scope*/
/*26448*/     0, /*End of Scope*/
/*26449*/   /*Scope*/ 98, /*->26548*/
/*26450*/     OPC_MoveChild, 0,
/*26452*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*26455*/     OPC_RecordChild0, // #0 = $b
/*26456*/     OPC_MoveChild, 1,
/*26458*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*26469*/     OPC_MoveParent,
/*26470*/     OPC_MoveParent,
/*26471*/     OPC_RecordChild1, // #1 = $a
/*26472*/     OPC_CheckType, MVT::i32,
/*26474*/     OPC_Scope, 23, /*->26499*/ // 3 children in Scope
/*26476*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*26478*/       OPC_EmitInteger, MVT::i32, 14, 
/*26481*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26484*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26487*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::BICrr), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (and:i32 (xor:i32 GPR:i32:$b, -1:i32), GPR:i32:$a) - Complexity = 11
                // Dst: (BICrr:i32 GPR:i32:$a, GPR:i32:$b)
/*26499*/     /*Scope*/ 23, /*->26523*/
/*26500*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb1Only())
/*26502*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*26505*/       OPC_EmitInteger, MVT::i32, 14, 
/*26508*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26511*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::tBIC), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
                // Src: (and:i32 (xor:i32 tGPR:i32:$rhs, -1:i32), tGPR:i32:$lhs) - Complexity = 11
                // Dst: (tBIC:i32 tGPR:i32:$lhs, tGPR:i32:$rhs)
/*26523*/     /*Scope*/ 23, /*->26547*/
/*26524*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*26526*/       OPC_EmitInteger, MVT::i32, 14, 
/*26529*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26532*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26535*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2BICrr), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (and:i32 (xor:i32 rGPR:i32:$rhs, -1:i32), rGPR:i32:$lhs) - Complexity = 11
                // Dst: (t2BICrr:i32 rGPR:i32:$lhs, rGPR:i32:$rhs)
/*26547*/     0, /*End of Scope*/
/*26548*/   /*Scope*/ 0|128,1/*128*/, /*->26678*/
/*26550*/     OPC_RecordChild0, // #0 = $src1
/*26551*/     OPC_MoveChild, 1,
/*26553*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*26556*/     OPC_Scope, 73, /*->26631*/ // 2 children in Scope
/*26558*/       OPC_RecordChild0, // #1 = $src2
/*26559*/       OPC_MoveChild, 1,
/*26561*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::BIT_CONVERT),
/*26564*/       OPC_MoveChild, 0,
/*26566*/       OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VMOVIMM),
/*26569*/       OPC_MoveChild, 0,
/*26571*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::TargetConstant),
/*26574*/       OPC_MoveParent,
/*26575*/       OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*26577*/       OPC_SwitchType /*2 cases */, 24,  MVT::v8i8,// ->26604
/*26580*/         OPC_MoveParent,
/*26581*/         OPC_MoveParent,
/*26582*/         OPC_MoveParent,
/*26583*/         OPC_CheckType, MVT::v2i32,
/*26585*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*26587*/         OPC_EmitInteger, MVT::i32, 14, 
/*26590*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26593*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VBICd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (and:v2i32 DPR:v2i32:$src1, (xor:v2i32 DPR:v2i32:$src2, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                  // Dst: (VBICd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$src2)
                /*SwitchType*/ 24,  MVT::v16i8,// ->26630
/*26606*/         OPC_MoveParent,
/*26607*/         OPC_MoveParent,
/*26608*/         OPC_MoveParent,
/*26609*/         OPC_CheckType, MVT::v4i32,
/*26611*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*26613*/         OPC_EmitInteger, MVT::i32, 14, 
/*26616*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26619*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VBICq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (and:v4i32 QPR:v4i32:$src1, (xor:v4i32 QPR:v4i32:$src2, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                  // Dst: (VBICq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2)
                0, // EndSwitchType
/*26631*/     /*Scope*/ 45, /*->26677*/
/*26632*/       OPC_MoveChild, 0,
/*26634*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::BIT_CONVERT),
/*26637*/       OPC_MoveChild, 0,
/*26639*/       OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VMOVIMM),
/*26642*/       OPC_MoveChild, 0,
/*26644*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::TargetConstant),
/*26647*/       OPC_MoveParent,
/*26648*/       OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*26650*/       OPC_CheckType, MVT::v8i8,
/*26652*/       OPC_MoveParent,
/*26653*/       OPC_MoveParent,
/*26654*/       OPC_RecordChild1, // #1 = $src2
/*26655*/       OPC_MoveParent,
/*26656*/       OPC_CheckType, MVT::v2i32,
/*26658*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*26660*/       OPC_EmitInteger, MVT::i32, 14, 
/*26663*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26666*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VBICd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:v2i32 DPR:v2i32:$src1, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$src2)) - Complexity = 16
                // Dst: (VBICd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$src2)
/*26677*/     0, /*End of Scope*/
/*26678*/   /*Scope*/ 101, /*->26780*/
/*26679*/     OPC_MoveChild, 0,
/*26681*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*26684*/     OPC_Scope, 46, /*->26732*/ // 2 children in Scope
/*26686*/       OPC_RecordChild0, // #0 = $src2
/*26687*/       OPC_MoveChild, 1,
/*26689*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::BIT_CONVERT),
/*26692*/       OPC_MoveChild, 0,
/*26694*/       OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VMOVIMM),
/*26697*/       OPC_MoveChild, 0,
/*26699*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::TargetConstant),
/*26702*/       OPC_MoveParent,
/*26703*/       OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*26705*/       OPC_CheckType, MVT::v8i8,
/*26707*/       OPC_MoveParent,
/*26708*/       OPC_MoveParent,
/*26709*/       OPC_MoveParent,
/*26710*/       OPC_RecordChild1, // #1 = $src1
/*26711*/       OPC_CheckType, MVT::v2i32,
/*26713*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*26715*/       OPC_EmitInteger, MVT::i32, 14, 
/*26718*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26721*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VBICd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (and:v2i32 (xor:v2i32 DPR:v2i32:$src2, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$src1) - Complexity = 16
                // Dst: (VBICd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$src2)
/*26732*/     /*Scope*/ 46, /*->26779*/
/*26733*/       OPC_MoveChild, 0,
/*26735*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::BIT_CONVERT),
/*26738*/       OPC_MoveChild, 0,
/*26740*/       OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VMOVIMM),
/*26743*/       OPC_MoveChild, 0,
/*26745*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::TargetConstant),
/*26748*/       OPC_MoveParent,
/*26749*/       OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*26751*/       OPC_CheckType, MVT::v8i8,
/*26753*/       OPC_MoveParent,
/*26754*/       OPC_MoveParent,
/*26755*/       OPC_RecordChild1, // #0 = $src2
/*26756*/       OPC_MoveParent,
/*26757*/       OPC_RecordChild1, // #1 = $src1
/*26758*/       OPC_CheckType, MVT::v2i32,
/*26760*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*26762*/       OPC_EmitInteger, MVT::i32, 14, 
/*26765*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26768*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VBICd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$src2), DPR:v2i32:$src1) - Complexity = 16
                // Dst: (VBICd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$src2)
/*26779*/     0, /*End of Scope*/
/*26780*/   /*Scope*/ 51, /*->26832*/
/*26781*/     OPC_RecordChild0, // #0 = $src1
/*26782*/     OPC_MoveChild, 1,
/*26784*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*26787*/     OPC_MoveChild, 0,
/*26789*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::BIT_CONVERT),
/*26792*/     OPC_MoveChild, 0,
/*26794*/     OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VMOVIMM),
/*26797*/     OPC_MoveChild, 0,
/*26799*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::TargetConstant),
/*26802*/     OPC_MoveParent,
/*26803*/     OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*26805*/     OPC_CheckType, MVT::v16i8,
/*26807*/     OPC_MoveParent,
/*26808*/     OPC_MoveParent,
/*26809*/     OPC_RecordChild1, // #1 = $src2
/*26810*/     OPC_MoveParent,
/*26811*/     OPC_CheckType, MVT::v4i32,
/*26813*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*26815*/     OPC_EmitInteger, MVT::i32, 14, 
/*26818*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26821*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VBICq), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (and:v4i32 QPR:v4i32:$src1, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$src2)) - Complexity = 16
              // Dst: (VBICq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2)
/*26832*/   /*Scope*/ 101, /*->26934*/
/*26833*/     OPC_MoveChild, 0,
/*26835*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*26838*/     OPC_Scope, 46, /*->26886*/ // 2 children in Scope
/*26840*/       OPC_RecordChild0, // #0 = $src2
/*26841*/       OPC_MoveChild, 1,
/*26843*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::BIT_CONVERT),
/*26846*/       OPC_MoveChild, 0,
/*26848*/       OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VMOVIMM),
/*26851*/       OPC_MoveChild, 0,
/*26853*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::TargetConstant),
/*26856*/       OPC_MoveParent,
/*26857*/       OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*26859*/       OPC_CheckType, MVT::v16i8,
/*26861*/       OPC_MoveParent,
/*26862*/       OPC_MoveParent,
/*26863*/       OPC_MoveParent,
/*26864*/       OPC_RecordChild1, // #1 = $src1
/*26865*/       OPC_CheckType, MVT::v4i32,
/*26867*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*26869*/       OPC_EmitInteger, MVT::i32, 14, 
/*26872*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26875*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VBICq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (and:v4i32 (xor:v4i32 QPR:v4i32:$src2, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$src1) - Complexity = 16
                // Dst: (VBICq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2)
/*26886*/     /*Scope*/ 46, /*->26933*/
/*26887*/       OPC_MoveChild, 0,
/*26889*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::BIT_CONVERT),
/*26892*/       OPC_MoveChild, 0,
/*26894*/       OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VMOVIMM),
/*26897*/       OPC_MoveChild, 0,
/*26899*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::TargetConstant),
/*26902*/       OPC_MoveParent,
/*26903*/       OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*26905*/       OPC_CheckType, MVT::v16i8,
/*26907*/       OPC_MoveParent,
/*26908*/       OPC_MoveParent,
/*26909*/       OPC_RecordChild1, // #0 = $src2
/*26910*/       OPC_MoveParent,
/*26911*/       OPC_RecordChild1, // #1 = $src1
/*26912*/       OPC_CheckType, MVT::v4i32,
/*26914*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*26916*/       OPC_EmitInteger, MVT::i32, 14, 
/*26919*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26922*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VBICq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$src2), QPR:v4i32:$src1) - Complexity = 16
                // Dst: (VBICq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2)
/*26933*/     0, /*End of Scope*/
/*26934*/   /*Scope*/ 24, /*->26959*/
/*26935*/     OPC_CheckAndImm, 127|128,1/*255*/, 
/*26938*/     OPC_RecordChild0, // #0 = $src
/*26939*/     OPC_CheckType, MVT::i32,
/*26941*/     OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*26943*/     OPC_EmitInteger, MVT::i32, 14, 
/*26946*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26949*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::tUXTB), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (and:i32 tGPR:i32:$src, 255:i32) - Complexity = 8
              // Dst: (tUXTB:i32 tGPR:i32:$src)
/*26959*/   /*Scope*/ 25, /*->26985*/
/*26960*/     OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*26964*/     OPC_RecordChild0, // #0 = $src
/*26965*/     OPC_CheckType, MVT::i32,
/*26967*/     OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*26969*/     OPC_EmitInteger, MVT::i32, 14, 
/*26972*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26975*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::tUXTH), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (and:i32 tGPR:i32:$src, 65535:i32) - Complexity = 8
              // Dst: (tUXTH:i32 tGPR:i32:$src)
/*26985*/   /*Scope*/ 62|128,2/*318*/, /*->27305*/
/*26987*/     OPC_RecordChild0, // #0 = $src
/*26988*/     OPC_RecordChild1, // #1 = $imm
/*26989*/     OPC_Scope, 63|128,1/*191*/, /*->27183*/ // 4 children in Scope
/*26992*/       OPC_MoveChild, 1,
/*26994*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*26997*/       OPC_Scope, 33, /*->27032*/ // 6 children in Scope
/*26999*/         OPC_CheckPredicate, 8, // Predicate_t2_so_imm_not
/*27001*/         OPC_MoveParent,
/*27002*/         OPC_CheckType, MVT::i32,
/*27004*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*27006*/         OPC_EmitConvertToTarget, 1,
/*27008*/         OPC_EmitNodeXForm, 3, 2, // t2_so_imm_not_XFORM
/*27011*/         OPC_EmitInteger, MVT::i32, 14, 
/*27014*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27017*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27020*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2BICri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (and:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$imm) - Complexity = 8
                  // Dst: (t2BICri:i32 rGPR:i32:$src, (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$imm))
/*27032*/       /*Scope*/ 30, /*->27063*/
/*27033*/         OPC_CheckPredicate, 7, // Predicate_so_imm
/*27035*/         OPC_MoveParent,
/*27036*/         OPC_CheckType, MVT::i32,
/*27038*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*27040*/         OPC_EmitConvertToTarget, 1,
/*27042*/         OPC_EmitInteger, MVT::i32, 14, 
/*27045*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27048*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27051*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::ANDri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (and:i32 GPR:i32:$a, (imm:i32)<<P:Predicate_so_imm>>:$b) - Complexity = 7
                  // Dst: (ANDri:i32 GPR:i32:$a, (imm:i32):$b)
/*27063*/       /*Scope*/ 26, /*->27090*/
/*27064*/         OPC_CheckPredicate, 24, // Predicate_bf_inv_mask_imm
/*27066*/         OPC_MoveParent,
/*27067*/         OPC_CheckType, MVT::i32,
/*27069*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*27071*/         OPC_EmitConvertToTarget, 1,
/*27073*/         OPC_EmitInteger, MVT::i32, 14, 
/*27076*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27079*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::BFC), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (and:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
                  // Dst: (BFC:i32 GPR:i32:$src, (imm:i32):$imm)
/*27090*/       /*Scope*/ 33, /*->27124*/
/*27091*/         OPC_CheckPredicate, 25, // Predicate_so_imm_not
/*27093*/         OPC_MoveParent,
/*27094*/         OPC_CheckType, MVT::i32,
/*27096*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*27098*/         OPC_EmitConvertToTarget, 1,
/*27100*/         OPC_EmitNodeXForm, 19, 2, // so_imm_not_XFORM
/*27103*/         OPC_EmitInteger, MVT::i32, 14, 
/*27106*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27109*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27112*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::BICri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (and:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm_not>><<X:so_imm_not_XFORM>>:$imm) - Complexity = 7
                  // Dst: (BICri:i32 GPR:i32:$src, (so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_so_imm_not>>:$imm))
/*27124*/       /*Scope*/ 30, /*->27155*/
/*27125*/         OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*27127*/         OPC_MoveParent,
/*27128*/         OPC_CheckType, MVT::i32,
/*27130*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*27132*/         OPC_EmitConvertToTarget, 1,
/*27134*/         OPC_EmitInteger, MVT::i32, 14, 
/*27137*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27140*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27143*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2ANDri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (and:i32 rGPR:i32:$lhs, (imm:i32)<<P:Predicate_t2_so_imm>>:$rhs) - Complexity = 7
                  // Dst: (t2ANDri:i32 rGPR:i32:$lhs, (imm:i32):$rhs)
/*27155*/       /*Scope*/ 26, /*->27182*/
/*27156*/         OPC_CheckPredicate, 24, // Predicate_bf_inv_mask_imm
/*27158*/         OPC_MoveParent,
/*27159*/         OPC_CheckType, MVT::i32,
/*27161*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*27163*/         OPC_EmitConvertToTarget, 1,
/*27165*/         OPC_EmitInteger, MVT::i32, 14, 
/*27168*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27171*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2BFC), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (and:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
                  // Dst: (t2BFC:i32 rGPR:i32:$src, (imm:i32):$imm)
/*27182*/       0, /*End of Scope*/
/*27183*/     /*Scope*/ 76, /*->27260*/
/*27184*/       OPC_CheckType, MVT::i32,
/*27186*/       OPC_Scope, 23, /*->27211*/ // 3 children in Scope
/*27188*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*27190*/         OPC_EmitInteger, MVT::i32, 14, 
/*27193*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27196*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27199*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::ANDrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (and:i32 GPR:i32:$a, GPR:i32:$b) - Complexity = 3
                  // Dst: (ANDrr:i32 GPR:i32:$a, GPR:i32:$b)
/*27211*/       /*Scope*/ 23, /*->27235*/
/*27212*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb1Only())
/*27214*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*27217*/         OPC_EmitInteger, MVT::i32, 14, 
/*27220*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27223*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::tAND), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (and:i32 tGPR:i32:$lhs, tGPR:i32:$rhs) - Complexity = 3
                  // Dst: (tAND:i32 tGPR:i32:$lhs, tGPR:i32:$rhs)
/*27235*/       /*Scope*/ 23, /*->27259*/
/*27236*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*27238*/         OPC_EmitInteger, MVT::i32, 14, 
/*27241*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27244*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27247*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2ANDrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (and:i32 rGPR:i32:$lhs, rGPR:i32:$rhs) - Complexity = 3
                  // Dst: (t2ANDrr:i32 rGPR:i32:$lhs, rGPR:i32:$rhs)
/*27259*/       0, /*End of Scope*/
/*27260*/     /*Scope*/ 21, /*->27282*/
/*27261*/       OPC_CheckType, MVT::v2i32,
/*27263*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*27265*/       OPC_EmitInteger, MVT::i32, 14, 
/*27268*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27271*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VANDd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:v2i32 DPR:v2i32:$src1, DPR:v2i32:$src2) - Complexity = 3
                // Dst: (VANDd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$src2)
/*27282*/     /*Scope*/ 21, /*->27304*/
/*27283*/       OPC_CheckType, MVT::v4i32,
/*27285*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*27287*/       OPC_EmitInteger, MVT::i32, 14, 
/*27290*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27293*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VANDq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2) - Complexity = 3
                // Dst: (VANDq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2)
/*27304*/     0, /*End of Scope*/
/*27305*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 89|128,3/*473*/,  TARGET_OPCODE(ISD::SIGN_EXTEND_INREG),// ->27783
/*27310*/   OPC_Scope, 80|128,2/*336*/, /*->27649*/ // 2 children in Scope
/*27313*/     OPC_MoveChild, 0,
/*27315*/     OPC_SwitchOpcode /*2 cases */, 80|128,1/*208*/,  TARGET_OPCODE(ISD::OR),// ->27528
/*27320*/       OPC_MoveChild, 0,
/*27322*/       OPC_SwitchOpcode /*2 cases */, 99,  TARGET_OPCODE(ISD::SRL),// ->27425
/*27326*/         OPC_MoveChild, 0,
/*27328*/         OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*27332*/         OPC_RecordChild0, // #0 = $src
/*27333*/         OPC_MoveParent,
/*27334*/         OPC_MoveChild, 1,
/*27336*/         OPC_CheckInteger, 8, 
/*27338*/         OPC_CheckType, MVT::i32,
/*27340*/         OPC_MoveParent,
/*27341*/         OPC_MoveParent,
/*27342*/         OPC_MoveChild, 1,
/*27344*/         OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*27347*/         OPC_MoveChild, 0,
/*27349*/         OPC_CheckSame, 0,
/*27351*/         OPC_MoveParent,
/*27352*/         OPC_MoveChild, 1,
/*27354*/         OPC_CheckInteger, 8, 
/*27356*/         OPC_CheckType, MVT::i32,
/*27358*/         OPC_MoveParent,
/*27359*/         OPC_MoveParent,
/*27360*/         OPC_MoveParent,
/*27361*/         OPC_MoveChild, 1,
/*27363*/         OPC_CheckValueType, MVT::i16,
/*27365*/         OPC_MoveParent,
/*27366*/         OPC_Scope, 18, /*->27386*/ // 3 children in Scope
/*27368*/           OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*27370*/           OPC_EmitInteger, MVT::i32, 14, 
/*27373*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27376*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::REVSH), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sext_inreg:i32 (or:i32 (srl:i32 (and:i32 GPR:i32:$src, 65280:i32), 8:i32), (shl:i32 GPR:i32:$src, 8:i32)), i16:Other) - Complexity = 30
                    // Dst: (REVSH:i32 GPR:i32:$src)
/*27386*/         /*Scope*/ 18, /*->27405*/
/*27387*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*27389*/           OPC_EmitInteger, MVT::i32, 14, 
/*27392*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27395*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::tREVSH), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sext_inreg:i32 (or:i32 (srl:i32 (and:i32 tGPR:i32:$src, 65280:i32), 8:i32), (shl:i32 tGPR:i32:$src, 8:i32)), i16:Other) - Complexity = 30
                    // Dst: (tREVSH:i32 tGPR:i32:$src)
/*27405*/         /*Scope*/ 18, /*->27424*/
/*27406*/           OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*27408*/           OPC_EmitInteger, MVT::i32, 14, 
/*27411*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27414*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2REVSH), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sext_inreg:i32 (or:i32 (srl:i32 (and:i32 rGPR:i32:$src, 65280:i32), 8:i32), (shl:i32 rGPR:i32:$src, 8:i32)), i16:Other) - Complexity = 30
                    // Dst: (t2REVSH:i32 rGPR:i32:$src)
/*27424*/         0, /*End of Scope*/
                /*SwitchOpcode*/ 99,  TARGET_OPCODE(ISD::SHL),// ->27527
/*27428*/         OPC_RecordChild0, // #0 = $src
/*27429*/         OPC_MoveChild, 1,
/*27431*/         OPC_CheckInteger, 8, 
/*27433*/         OPC_CheckType, MVT::i32,
/*27435*/         OPC_MoveParent,
/*27436*/         OPC_MoveParent,
/*27437*/         OPC_MoveChild, 1,
/*27439*/         OPC_CheckOpcode, TARGET_OPCODE(ISD::SRL),
/*27442*/         OPC_MoveChild, 0,
/*27444*/         OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*27448*/         OPC_MoveChild, 0,
/*27450*/         OPC_CheckSame, 0,
/*27452*/         OPC_MoveParent,
/*27453*/         OPC_MoveParent,
/*27454*/         OPC_MoveChild, 1,
/*27456*/         OPC_CheckInteger, 8, 
/*27458*/         OPC_CheckType, MVT::i32,
/*27460*/         OPC_MoveParent,
/*27461*/         OPC_MoveParent,
/*27462*/         OPC_MoveParent,
/*27463*/         OPC_MoveChild, 1,
/*27465*/         OPC_CheckValueType, MVT::i16,
/*27467*/         OPC_MoveParent,
/*27468*/         OPC_Scope, 18, /*->27488*/ // 3 children in Scope
/*27470*/           OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*27472*/           OPC_EmitInteger, MVT::i32, 14, 
/*27475*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27478*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::REVSH), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sext_inreg:i32 (or:i32 (shl:i32 GPR:i32:$src, 8:i32), (srl:i32 (and:i32 GPR:i32:$src, 65280:i32), 8:i32)), i16:Other) - Complexity = 30
                    // Dst: (REVSH:i32 GPR:i32:$src)
/*27488*/         /*Scope*/ 18, /*->27507*/
/*27489*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*27491*/           OPC_EmitInteger, MVT::i32, 14, 
/*27494*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27497*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::tREVSH), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sext_inreg:i32 (or:i32 (shl:i32 tGPR:i32:$src, 8:i32), (srl:i32 (and:i32 tGPR:i32:$src, 65280:i32), 8:i32)), i16:Other) - Complexity = 30
                    // Dst: (tREVSH:i32 tGPR:i32:$src)
/*27507*/         /*Scope*/ 18, /*->27526*/
/*27508*/           OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*27510*/           OPC_EmitInteger, MVT::i32, 14, 
/*27513*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27516*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2REVSH), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sext_inreg:i32 (or:i32 (shl:i32 rGPR:i32:$src, 8:i32), (srl:i32 (and:i32 rGPR:i32:$src, 65280:i32), 8:i32)), i16:Other) - Complexity = 30
                    // Dst: (t2REVSH:i32 rGPR:i32:$src)
/*27526*/         0, /*End of Scope*/
                0, // EndSwitchOpcode
              /*SwitchOpcode*/ 117,  TARGET_OPCODE(ISD::ROTR),// ->27648
/*27531*/       OPC_RecordChild0, // #0 = $src
/*27532*/       OPC_RecordChild1, // #1 = $rot
/*27533*/       OPC_MoveChild, 1,
/*27535*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*27538*/       OPC_CheckPredicate, 11, // Predicate_rot_imm
/*27540*/       OPC_CheckType, MVT::i32,
/*27542*/       OPC_MoveParent,
/*27543*/       OPC_MoveParent,
/*27544*/       OPC_MoveChild, 1,
/*27546*/       OPC_Scope, 49, /*->27597*/ // 2 children in Scope
/*27548*/         OPC_CheckValueType, MVT::i8,
/*27550*/         OPC_MoveParent,
/*27551*/         OPC_Scope, 21, /*->27574*/ // 2 children in Scope
/*27553*/           OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*27555*/           OPC_EmitConvertToTarget, 1,
/*27557*/           OPC_EmitInteger, MVT::i32, 14, 
/*27560*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27563*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::SXTBr_rot), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (sext_inreg:i32 (rotr:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_rot_imm>>:$rot), i8:Other) - Complexity = 10
                    // Dst: (SXTBr_rot:i32 GPR:i32:$src, (imm:i32):$rot)
/*27574*/         /*Scope*/ 21, /*->27596*/
/*27575*/           OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*27577*/           OPC_EmitConvertToTarget, 1,
/*27579*/           OPC_EmitInteger, MVT::i32, 14, 
/*27582*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27585*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2SXTBr_rot), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (sext_inreg:i32 (rotr:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_rot_imm>>:$rot), i8:Other) - Complexity = 10
                    // Dst: (t2SXTBr_rot:i32 rGPR:i32:$src, (imm:i32):$rot)
/*27596*/         0, /*End of Scope*/
/*27597*/       /*Scope*/ 49, /*->27647*/
/*27598*/         OPC_CheckValueType, MVT::i16,
/*27600*/         OPC_MoveParent,
/*27601*/         OPC_Scope, 21, /*->27624*/ // 2 children in Scope
/*27603*/           OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*27605*/           OPC_EmitConvertToTarget, 1,
/*27607*/           OPC_EmitInteger, MVT::i32, 14, 
/*27610*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27613*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::SXTHr_rot), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (sext_inreg:i32 (rotr:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_rot_imm>>:$rot), i16:Other) - Complexity = 10
                    // Dst: (SXTHr_rot:i32 GPR:i32:$src, (imm:i32):$rot)
/*27624*/         /*Scope*/ 21, /*->27646*/
/*27625*/           OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*27627*/           OPC_EmitConvertToTarget, 1,
/*27629*/           OPC_EmitInteger, MVT::i32, 14, 
/*27632*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27635*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2SXTHr_rot), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (sext_inreg:i32 (rotr:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_rot_imm>>:$rot), i16:Other) - Complexity = 10
                    // Dst: (t2SXTHr_rot:i32 rGPR:i32:$src, (imm:i32):$rot)
/*27646*/         0, /*End of Scope*/
/*27647*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*27649*/   /*Scope*/ 3|128,1/*131*/, /*->27782*/
/*27651*/     OPC_RecordChild0, // #0 = $src
/*27652*/     OPC_MoveChild, 1,
/*27654*/     OPC_Scope, 62, /*->27718*/ // 2 children in Scope
/*27656*/       OPC_CheckValueType, MVT::i8,
/*27658*/       OPC_MoveParent,
/*27659*/       OPC_Scope, 18, /*->27679*/ // 3 children in Scope
/*27661*/         OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*27663*/         OPC_EmitInteger, MVT::i32, 14, 
/*27666*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27669*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::SXTBr), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sext_inreg:i32 GPR:i32:$src, i8:Other) - Complexity = 3
                  // Dst: (SXTBr:i32 GPR:i32:$src)
/*27679*/       /*Scope*/ 18, /*->27698*/
/*27680*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*27682*/         OPC_EmitInteger, MVT::i32, 14, 
/*27685*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27688*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::tSXTB), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sext_inreg:i32 tGPR:i32:$src, i8:Other) - Complexity = 3
                  // Dst: (tSXTB:i32 tGPR:i32:$src)
/*27698*/       /*Scope*/ 18, /*->27717*/
/*27699*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*27701*/         OPC_EmitInteger, MVT::i32, 14, 
/*27704*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27707*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2SXTBr), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sext_inreg:i32 rGPR:i32:$src, i8:Other) - Complexity = 3
                  // Dst: (t2SXTBr:i32 rGPR:i32:$src)
/*27717*/       0, /*End of Scope*/
/*27718*/     /*Scope*/ 62, /*->27781*/
/*27719*/       OPC_CheckValueType, MVT::i16,
/*27721*/       OPC_MoveParent,
/*27722*/       OPC_Scope, 18, /*->27742*/ // 3 children in Scope
/*27724*/         OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*27726*/         OPC_EmitInteger, MVT::i32, 14, 
/*27729*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27732*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::SXTHr), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sext_inreg:i32 GPR:i32:$src, i16:Other) - Complexity = 3
                  // Dst: (SXTHr:i32 GPR:i32:$src)
/*27742*/       /*Scope*/ 18, /*->27761*/
/*27743*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*27745*/         OPC_EmitInteger, MVT::i32, 14, 
/*27748*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27751*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::tSXTH), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sext_inreg:i32 tGPR:i32:$src, i16:Other) - Complexity = 3
                  // Dst: (tSXTH:i32 tGPR:i32:$src)
/*27761*/       /*Scope*/ 18, /*->27780*/
/*27762*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*27764*/         OPC_EmitInteger, MVT::i32, 14, 
/*27767*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27770*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2SXTHr), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sext_inreg:i32 rGPR:i32:$src, i16:Other) - Complexity = 3
                  // Dst: (t2SXTHr:i32 rGPR:i32:$src)
/*27780*/       0, /*End of Scope*/
/*27781*/     0, /*End of Scope*/
/*27782*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 122|128,4/*634*/,  TARGET_OPCODE(ISD::SRA),// ->28421
/*27787*/   OPC_Scope, 3|128,3/*387*/, /*->28177*/ // 4 children in Scope
/*27790*/     OPC_MoveChild, 0,
/*27792*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::MUL),
/*27795*/     OPC_Scope, 57, /*->27854*/ // 6 children in Scope
/*27797*/       OPC_RecordChild0, // #0 = $a
/*27798*/       OPC_MoveChild, 1,
/*27800*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::SRA),
/*27803*/       OPC_MoveChild, 0,
/*27805*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*27808*/       OPC_RecordChild0, // #1 = $b
/*27809*/       OPC_MoveChild, 1,
/*27811*/       OPC_CheckInteger, 16, 
/*27813*/       OPC_CheckType, MVT::i32,
/*27815*/       OPC_MoveParent,
/*27816*/       OPC_MoveParent,
/*27817*/       OPC_MoveChild, 1,
/*27819*/       OPC_CheckInteger, 16, 
/*27821*/       OPC_CheckType, MVT::i32,
/*27823*/       OPC_MoveParent,
/*27824*/       OPC_MoveParent,
/*27825*/       OPC_MoveParent,
/*27826*/       OPC_MoveChild, 1,
/*27828*/       OPC_CheckInteger, 16, 
/*27830*/       OPC_CheckType, MVT::i32,
/*27832*/       OPC_MoveParent,
/*27833*/       OPC_CheckType, MVT::i32,
/*27835*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*27837*/       OPC_EmitInteger, MVT::i32, 14, 
/*27840*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27843*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::SMULWB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (sra:i32 (mul:i32 GPR:i32:$a, (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)), 16:i32) - Complexity = 27
                // Dst: (SMULWB:i32 GPR:i32:$a, GPR:i32:$b)
/*27854*/     /*Scope*/ 57, /*->27912*/
/*27855*/       OPC_MoveChild, 0,
/*27857*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::SRA),
/*27860*/       OPC_MoveChild, 0,
/*27862*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::SHL),
/*27865*/       OPC_RecordChild0, // #0 = $b
/*27866*/       OPC_MoveChild, 1,
/*27868*/       OPC_CheckInteger, 16, 
/*27870*/       OPC_CheckType, MVT::i32,
/*27872*/       OPC_MoveParent,
/*27873*/       OPC_MoveParent,
/*27874*/       OPC_MoveChild, 1,
/*27876*/       OPC_CheckInteger, 16, 
/*27878*/       OPC_CheckType, MVT::i32,
/*27880*/       OPC_MoveParent,
/*27881*/       OPC_MoveParent,
/*27882*/       OPC_RecordChild1, // #1 = $a
/*27883*/       OPC_MoveParent,
/*27884*/       OPC_MoveChild, 1,
/*27886*/       OPC_CheckInteger, 16, 
/*27888*/       OPC_CheckType, MVT::i32,
/*27890*/       OPC_MoveParent,
/*27891*/       OPC_CheckType, MVT::i32,
/*27893*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*27895*/       OPC_EmitInteger, MVT::i32, 14, 
/*27898*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27901*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::SMULWB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (sra:i32 (mul:i32 (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32), GPR:i32:$a), 16:i32) - Complexity = 27
                // Dst: (SMULWB:i32 GPR:i32:$a, GPR:i32:$b)
/*27912*/     /*Scope*/ 67, /*->27980*/
/*27913*/       OPC_RecordChild0, // #0 = $a
/*27914*/       OPC_MoveChild, 1,
/*27916*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::SRA),
/*27919*/       OPC_RecordChild0, // #1 = $b
/*27920*/       OPC_MoveChild, 1,
/*27922*/       OPC_CheckInteger, 16, 
/*27924*/       OPC_CheckType, MVT::i32,
/*27926*/       OPC_MoveParent,
/*27927*/       OPC_MoveParent,
/*27928*/       OPC_MoveParent,
/*27929*/       OPC_MoveChild, 1,
/*27931*/       OPC_CheckInteger, 16, 
/*27933*/       OPC_CheckType, MVT::i32,
/*27935*/       OPC_MoveParent,
/*27936*/       OPC_CheckType, MVT::i32,
/*27938*/       OPC_Scope, 19, /*->27959*/ // 2 children in Scope
/*27940*/         OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*27942*/         OPC_EmitInteger, MVT::i32, 14, 
/*27945*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27948*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::SMULWT), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sra:i32 (mul:i32 GPR:i32:$a, (sra:i32 GPR:i32:$b, 16:i32)), 16:i32) - Complexity = 19
                  // Dst: (SMULWT:i32 GPR:i32:$a, GPR:i32:$b)
/*27959*/       /*Scope*/ 19, /*->27979*/
/*27960*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*27962*/         OPC_EmitInteger, MVT::i32, 14, 
/*27965*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27968*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2SMULWT), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sra:i32 (mul:i32 rGPR:i32:$a, (sra:i32 rGPR:i32:$b, 16:i32)), 16:i32) - Complexity = 19
                  // Dst: (t2SMULWT:i32 rGPR:i32:$a, rGPR:i32:$b)
/*27979*/       0, /*End of Scope*/
/*27980*/     /*Scope*/ 67, /*->28048*/
/*27981*/       OPC_MoveChild, 0,
/*27983*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::SRA),
/*27986*/       OPC_RecordChild0, // #0 = $b
/*27987*/       OPC_MoveChild, 1,
/*27989*/       OPC_CheckInteger, 16, 
/*27991*/       OPC_CheckType, MVT::i32,
/*27993*/       OPC_MoveParent,
/*27994*/       OPC_MoveParent,
/*27995*/       OPC_RecordChild1, // #1 = $a
/*27996*/       OPC_MoveParent,
/*27997*/       OPC_MoveChild, 1,
/*27999*/       OPC_CheckInteger, 16, 
/*28001*/       OPC_CheckType, MVT::i32,
/*28003*/       OPC_MoveParent,
/*28004*/       OPC_CheckType, MVT::i32,
/*28006*/       OPC_Scope, 19, /*->28027*/ // 2 children in Scope
/*28008*/         OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*28010*/         OPC_EmitInteger, MVT::i32, 14, 
/*28013*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28016*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::SMULWT), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (sra:i32 (mul:i32 (sra:i32 GPR:i32:$b, 16:i32), GPR:i32:$a), 16:i32) - Complexity = 19
                  // Dst: (SMULWT:i32 GPR:i32:$a, GPR:i32:$b)
/*28027*/       /*Scope*/ 19, /*->28047*/
/*28028*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*28030*/         OPC_EmitInteger, MVT::i32, 14, 
/*28033*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28036*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2SMULWT), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (sra:i32 (mul:i32 (sra:i32 rGPR:i32:$b, 16:i32), rGPR:i32:$a), 16:i32) - Complexity = 19
                  // Dst: (t2SMULWT:i32 rGPR:i32:$a, rGPR:i32:$b)
/*28047*/       0, /*End of Scope*/
/*28048*/     /*Scope*/ 63, /*->28112*/
/*28049*/       OPC_RecordChild0, // #0 = $a
/*28050*/       OPC_MoveChild, 1,
/*28052*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::SIGN_EXTEND_INREG),
/*28055*/       OPC_RecordChild0, // #1 = $b
/*28056*/       OPC_MoveChild, 1,
/*28058*/       OPC_CheckValueType, MVT::i16,
/*28060*/       OPC_MoveParent,
/*28061*/       OPC_MoveParent,
/*28062*/       OPC_MoveParent,
/*28063*/       OPC_MoveChild, 1,
/*28065*/       OPC_CheckInteger, 16, 
/*28067*/       OPC_CheckType, MVT::i32,
/*28069*/       OPC_MoveParent,
/*28070*/       OPC_Scope, 19, /*->28091*/ // 2 children in Scope
/*28072*/         OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*28074*/         OPC_EmitInteger, MVT::i32, 14, 
/*28077*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28080*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::SMULWB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sra:i32 (mul:i32 GPR:i32:$a, (sext_inreg:i32 GPR:i32:$b, i16:Other)), 16:i32) - Complexity = 14
                  // Dst: (SMULWB:i32 GPR:i32:$a, GPR:i32:$b)
/*28091*/       /*Scope*/ 19, /*->28111*/
/*28092*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*28094*/         OPC_EmitInteger, MVT::i32, 14, 
/*28097*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28100*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2SMULWB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sra:i32 (mul:i32 rGPR:i32:$a, (sext_inreg:i32 rGPR:i32:$b, i16:Other)), 16:i32) - Complexity = 14
                  // Dst: (t2SMULWB:i32 rGPR:i32:$a, rGPR:i32:$b)
/*28111*/       0, /*End of Scope*/
/*28112*/     /*Scope*/ 63, /*->28176*/
/*28113*/       OPC_MoveChild, 0,
/*28115*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::SIGN_EXTEND_INREG),
/*28118*/       OPC_RecordChild0, // #0 = $b
/*28119*/       OPC_MoveChild, 1,
/*28121*/       OPC_CheckValueType, MVT::i16,
/*28123*/       OPC_MoveParent,
/*28124*/       OPC_MoveParent,
/*28125*/       OPC_RecordChild1, // #1 = $a
/*28126*/       OPC_MoveParent,
/*28127*/       OPC_MoveChild, 1,
/*28129*/       OPC_CheckInteger, 16, 
/*28131*/       OPC_CheckType, MVT::i32,
/*28133*/       OPC_MoveParent,
/*28134*/       OPC_Scope, 19, /*->28155*/ // 2 children in Scope
/*28136*/         OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*28138*/         OPC_EmitInteger, MVT::i32, 14, 
/*28141*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28144*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::SMULWB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (sra:i32 (mul:i32 (sext_inreg:i32 GPR:i32:$b, i16:Other), GPR:i32:$a), 16:i32) - Complexity = 14
                  // Dst: (SMULWB:i32 GPR:i32:$a, GPR:i32:$b)
/*28155*/       /*Scope*/ 19, /*->28175*/
/*28156*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*28158*/         OPC_EmitInteger, MVT::i32, 14, 
/*28161*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28164*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2SMULWB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (sra:i32 (mul:i32 (sext_inreg:i32 rGPR:i32:$b, i16:Other), rGPR:i32:$a), 16:i32) - Complexity = 14
                  // Dst: (t2SMULWB:i32 rGPR:i32:$a, rGPR:i32:$b)
/*28175*/       0, /*End of Scope*/
/*28176*/     0, /*End of Scope*/
/*28177*/   /*Scope*/ 30, /*->28208*/
/*28178*/     OPC_RecordNode, // #0 = $src
/*28179*/     OPC_CheckType, MVT::i32,
/*28181*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*28183*/     OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectShifterOperandReg:$src #1 #2 #3
/*28186*/     OPC_EmitInteger, MVT::i32, 14, 
/*28189*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28192*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28195*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::MOVs), 0,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
              // Src: so_reg:i32:$src - Complexity = 12
              // Dst: (MOVs:i32 so_reg:i32:$src)
/*28208*/   /*Scope*/ 80, /*->28289*/
/*28209*/     OPC_MoveChild, 0,
/*28211*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::MUL),
/*28214*/     OPC_RecordChild0, // #0 = $a
/*28215*/     OPC_Scope, 35, /*->28252*/ // 2 children in Scope
/*28217*/       OPC_RecordChild1, // #1 = $b
/*28218*/       OPC_MoveChild, 1,
/*28220*/       OPC_CheckPredicate, 12, // Predicate_sext_16_node
/*28222*/       OPC_MoveParent,
/*28223*/       OPC_MoveParent,
/*28224*/       OPC_MoveChild, 1,
/*28226*/       OPC_CheckInteger, 16, 
/*28228*/       OPC_CheckType, MVT::i32,
/*28230*/       OPC_MoveParent,
/*28231*/       OPC_CheckType, MVT::i32,
/*28233*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*28235*/       OPC_EmitInteger, MVT::i32, 14, 
/*28238*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28241*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::SMULWB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (sra:i32 (mul:i32 GPR:i32:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b), 16:i32) - Complexity = 12
                // Dst: (SMULWB:i32 GPR:i32:$a, GPR:i32:$b)
/*28252*/     /*Scope*/ 35, /*->28288*/
/*28253*/       OPC_MoveChild, 0,
/*28255*/       OPC_CheckPredicate, 12, // Predicate_sext_16_node
/*28257*/       OPC_MoveParent,
/*28258*/       OPC_RecordChild1, // #1 = $a
/*28259*/       OPC_MoveParent,
/*28260*/       OPC_MoveChild, 1,
/*28262*/       OPC_CheckInteger, 16, 
/*28264*/       OPC_CheckType, MVT::i32,
/*28266*/       OPC_MoveParent,
/*28267*/       OPC_CheckType, MVT::i32,
/*28269*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*28271*/       OPC_EmitInteger, MVT::i32, 14, 
/*28274*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28277*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::SMULWB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (sra:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$b, GPR:i32:$a), 16:i32) - Complexity = 12
                // Dst: (SMULWB:i32 GPR:i32:$a, GPR:i32:$b)
/*28288*/     0, /*End of Scope*/
/*28289*/   /*Scope*/ 1|128,1/*129*/, /*->28420*/
/*28291*/     OPC_RecordChild0, // #0 = $lhs
/*28292*/     OPC_RecordChild1, // #1 = $rhs
/*28293*/     OPC_Scope, 69, /*->28364*/ // 2 children in Scope
/*28295*/       OPC_MoveChild, 1,
/*28297*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*28300*/       OPC_CheckType, MVT::i32,
/*28302*/       OPC_Scope, 30, /*->28334*/ // 2 children in Scope
/*28304*/         OPC_CheckPredicate, 26, // Predicate_imm1_31
/*28306*/         OPC_MoveParent,
/*28307*/         OPC_CheckType, MVT::i32,
/*28309*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*28311*/         OPC_EmitConvertToTarget, 1,
/*28313*/         OPC_EmitInteger, MVT::i32, 14, 
/*28316*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28319*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28322*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2ASRri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (sra:i32 rGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm1_31>>:$rhs) - Complexity = 7
                  // Dst: (t2ASRri:i32 rGPR:i32:$lhs, (imm:i32):$rhs)
/*28334*/       /*Scope*/ 28, /*->28363*/
/*28335*/         OPC_MoveParent,
/*28336*/         OPC_CheckType, MVT::i32,
/*28338*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb1Only())
/*28340*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*28343*/         OPC_EmitConvertToTarget, 1,
/*28345*/         OPC_EmitInteger, MVT::i32, 14, 
/*28348*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28351*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::tASRri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (sra:i32 tGPR:i32:$lhs, (imm:i32):$rhs) - Complexity = 6
                  // Dst: (tASRri:i32 tGPR:i32:$lhs, (imm:i32):$rhs)
/*28363*/       0, /*End of Scope*/
/*28364*/     /*Scope*/ 54, /*->28419*/
/*28365*/       OPC_CheckChild1Type, MVT::i32,
/*28367*/       OPC_CheckType, MVT::i32,
/*28369*/       OPC_Scope, 23, /*->28394*/ // 2 children in Scope
/*28371*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb1Only())
/*28373*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*28376*/         OPC_EmitInteger, MVT::i32, 14, 
/*28379*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28382*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::tASRrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (sra:i32 tGPR:i32:$lhs, tGPR:i32:$rhs) - Complexity = 3
                  // Dst: (tASRrr:i32 tGPR:i32:$lhs, tGPR:i32:$rhs)
/*28394*/       /*Scope*/ 23, /*->28418*/
/*28395*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*28397*/         OPC_EmitInteger, MVT::i32, 14, 
/*28400*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28403*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28406*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2ASRrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (sra:i32 rGPR:i32:$lhs, rGPR:i32:$rhs) - Complexity = 3
                  // Dst: (t2ASRrr:i32 rGPR:i32:$lhs, rGPR:i32:$rhs)
/*28418*/       0, /*End of Scope*/
/*28419*/     0, /*End of Scope*/
/*28420*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 19|128,1/*147*/,  TARGET_OPCODE(ARMISD::BR_JT),// ->28572
/*28425*/   OPC_RecordNode,   // #0 = 'ARMbrjt' chained node
/*28426*/   OPC_Scope, 93, /*->28521*/ // 2 children in Scope
/*28428*/     OPC_MoveChild, 1,
/*28430*/     OPC_SwitchOpcode /*2 cases */, 49,  TARGET_OPCODE(ISD::LOAD),// ->28483
/*28434*/       OPC_RecordMemRef,
/*28435*/       OPC_RecordNode, // #1 = 'ld' chained node
/*28436*/       OPC_CheckFoldableChainNode,
/*28437*/       OPC_RecordChild1, // #2 = $target
/*28438*/       OPC_CheckChild1Type, MVT::i32,
/*28440*/       OPC_CheckPredicate, 27, // Predicate_unindexedload
/*28442*/       OPC_CheckPredicate, 28, // Predicate_load
/*28444*/       OPC_CheckType, MVT::i32,
/*28446*/       OPC_MoveParent,
/*28447*/       OPC_RecordChild2, // #3 = $jt
/*28448*/       OPC_MoveChild, 2,
/*28450*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::TargetJumpTable),
/*28453*/       OPC_MoveParent,
/*28454*/       OPC_RecordChild3, // #4 = $id
/*28455*/       OPC_MoveChild, 3,
/*28457*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*28460*/       OPC_MoveParent,
/*28461*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*28463*/       OPC_CheckComplexPat, /*CP*/2, /*#*/2, // SelectAddrMode2:$target #5 #6 #7
/*28466*/       OPC_EmitMergeInputChains, 2, 0, 1, 
/*28470*/       OPC_EmitConvertToTarget, 4,
/*28472*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::BR_JTm), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 5, 6, 7, 3, 8, 
                // Src: (ARMbrjt (ld:i32 addrmode2:i32:$target)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (tjumptable:i32):$jt, (imm:i32):$id) - Complexity = 25
                // Dst: (BR_JTm addrmode2:i32:$target, (tjumptable:i32):$jt, (imm:i32):$id)
              /*SwitchOpcode*/ 34,  TARGET_OPCODE(ISD::ADD),// ->28520
/*28486*/       OPC_RecordChild0, // #1 = $target
/*28487*/       OPC_RecordChild1, // #2 = $idx
/*28488*/       OPC_CheckType, MVT::i32,
/*28490*/       OPC_MoveParent,
/*28491*/       OPC_RecordChild2, // #3 = $jt
/*28492*/       OPC_MoveChild, 2,
/*28494*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::TargetJumpTable),
/*28497*/       OPC_MoveParent,
/*28498*/       OPC_RecordChild3, // #4 = $id
/*28499*/       OPC_MoveChild, 3,
/*28501*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*28504*/       OPC_MoveParent,
/*28505*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*28507*/       OPC_EmitMergeInputChains1_0,
/*28508*/       OPC_EmitConvertToTarget, 4,
/*28510*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::BR_JTadd), 0|OPFL_Chain,
                    0/*#VTs*/, 4/*#Ops*/, 1, 2, 3, 5, 
                // Src: (ARMbrjt (add:i32 GPR:i32:$target, GPR:i32:$idx), (tjumptable:i32):$jt, (imm:i32):$id) - Complexity = 12
                // Dst: (BR_JTadd GPR:i32:$target, GPR:i32:$idx, (tjumptable:i32):$jt, (imm:i32):$id)
              0, // EndSwitchOpcode
/*28521*/   /*Scope*/ 49, /*->28571*/
/*28522*/     OPC_RecordChild1, // #1 = $target
/*28523*/     OPC_CheckChild1Type, MVT::i32,
/*28525*/     OPC_RecordChild2, // #2 = $jt
/*28526*/     OPC_MoveChild, 2,
/*28528*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::TargetJumpTable),
/*28531*/     OPC_MoveParent,
/*28532*/     OPC_RecordChild3, // #3 = $id
/*28533*/     OPC_MoveChild, 3,
/*28535*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*28538*/     OPC_MoveParent,
/*28539*/     OPC_Scope, 14, /*->28555*/ // 2 children in Scope
/*28541*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*28543*/       OPC_EmitMergeInputChains1_0,
/*28544*/       OPC_EmitConvertToTarget, 3,
/*28546*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::BR_JTr), 0|OPFL_Chain,
                    0/*#VTs*/, 3/*#Ops*/, 1, 2, 4, 
                // Src: (ARMbrjt GPR:i32:$target, (tjumptable:i32):$jt, (imm:i32):$id) - Complexity = 9
                // Dst: (BR_JTr GPR:i32:$target, (tjumptable:i32):$jt, (imm:i32):$id)
/*28555*/     /*Scope*/ 14, /*->28570*/
/*28556*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb1Only())
/*28558*/       OPC_EmitMergeInputChains1_0,
/*28559*/       OPC_EmitConvertToTarget, 3,
/*28561*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::tBR_JTr), 0|OPFL_Chain,
                    0/*#VTs*/, 3/*#Ops*/, 1, 2, 4, 
                // Src: (ARMbrjt tGPR:i32:$target, (tjumptable:i32):$jt, (imm:i32):$id) - Complexity = 9
                // Dst: (tBR_JTr tGPR:i32:$target, (tjumptable:i32):$jt, (imm:i32):$id)
/*28570*/     0, /*End of Scope*/
/*28571*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 38|128,16/*2086*/,  TARGET_OPCODE(ISD::LOAD),// ->30662
/*28576*/   OPC_RecordMemRef,
/*28577*/   OPC_RecordNode,   // #0 = 'ld' chained node
/*28578*/   OPC_Scope, 72|128,13/*1736*/, /*->30317*/ // 3 children in Scope
/*28581*/     OPC_RecordChild1, // #1 = $addr
/*28582*/     OPC_CheckChild1Type, MVT::i32,
/*28584*/     OPC_CheckPredicate, 27, // Predicate_unindexedload
/*28586*/     OPC_CheckType, MVT::i32,
/*28588*/     OPC_Scope, 25, /*->28615*/ // 23 children in Scope
/*28590*/       OPC_CheckPredicate, 28, // Predicate_load
/*28592*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*28594*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*28597*/       OPC_EmitMergeInputChains1_0,
/*28598*/       OPC_EmitInteger, MVT::i32, 14, 
/*28601*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28604*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::PICLDR), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 23
                // Dst: (PICLDR:i32 addrmodepc:i32:$addr)
/*28615*/     /*Scope*/ 56, /*->28672*/
/*28616*/       OPC_CheckPredicate, 29, // Predicate_zextload
/*28618*/       OPC_Scope, 25, /*->28645*/ // 2 children in Scope
/*28620*/         OPC_CheckPredicate, 30, // Predicate_zextloadi16
/*28622*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*28624*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*28627*/         OPC_EmitMergeInputChains1_0,
/*28628*/         OPC_EmitInteger, MVT::i32, 14, 
/*28631*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28634*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::PICLDRH), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 23
                  // Dst: (PICLDRH:i32 addrmodepc:i32:$addr)
/*28645*/       /*Scope*/ 25, /*->28671*/
/*28646*/         OPC_CheckPredicate, 31, // Predicate_zextloadi8
/*28648*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*28650*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*28653*/         OPC_EmitMergeInputChains1_0,
/*28654*/         OPC_EmitInteger, MVT::i32, 14, 
/*28657*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28660*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::PICLDRB), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 23
                  // Dst: (PICLDRB:i32 addrmodepc:i32:$addr)
/*28671*/       0, /*End of Scope*/
/*28672*/     /*Scope*/ 109, /*->28782*/
/*28673*/       OPC_CheckPredicate, 32, // Predicate_sextload
/*28675*/       OPC_Scope, 25, /*->28702*/ // 3 children in Scope
/*28677*/         OPC_CheckPredicate, 33, // Predicate_sextloadi16
/*28679*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*28681*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*28684*/         OPC_EmitMergeInputChains1_0,
/*28685*/         OPC_EmitInteger, MVT::i32, 14, 
/*28688*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28691*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::PICLDRSH), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 23
                  // Dst: (PICLDRSH:i32 addrmodepc:i32:$addr)
/*28702*/       /*Scope*/ 52, /*->28755*/
/*28703*/         OPC_CheckPredicate, 34, // Predicate_sextloadi8
/*28705*/         OPC_Scope, 23, /*->28730*/ // 2 children in Scope
/*28707*/           OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*28709*/           OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*28712*/           OPC_EmitMergeInputChains1_0,
/*28713*/           OPC_EmitInteger, MVT::i32, 14, 
/*28716*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28719*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::PICLDRSB), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 23
                    // Dst: (PICLDRSB:i32 addrmodepc:i32:$addr)
/*28730*/         /*Scope*/ 23, /*->28754*/
/*28731*/           OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb1Only())
/*28733*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*28736*/           OPC_EmitMergeInputChains1_0,
/*28737*/           OPC_EmitInteger, MVT::i32, 14, 
/*28740*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28743*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::tLDRSB), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 23
                    // Dst: (tLDRSB:i32 t_addrmode_rr:i32:$addr)
/*28754*/         0, /*End of Scope*/
/*28755*/       /*Scope*/ 25, /*->28781*/
/*28756*/         OPC_CheckPredicate, 33, // Predicate_sextloadi16
/*28758*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb1Only())
/*28760*/         OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*28763*/         OPC_EmitMergeInputChains1_0,
/*28764*/         OPC_EmitInteger, MVT::i32, 14, 
/*28767*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28770*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::tLDRSH), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 23
                  // Dst: (tLDRSH:i32 t_addrmode_rr:i32:$addr)
/*28781*/       0, /*End of Scope*/
/*28782*/     /*Scope*/ 26, /*->28809*/
/*28783*/       OPC_CheckPredicate, 28, // Predicate_load
/*28785*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*28787*/       OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectAddrMode2:$addr #2 #3 #4
/*28790*/       OPC_EmitMergeInputChains1_0,
/*28791*/       OPC_EmitInteger, MVT::i32, 14, 
/*28794*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28797*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::LDR), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (ld:i32 addrmode2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 16
                // Dst: (LDR:i32 addrmode2:i32:$addr)
/*28809*/     /*Scope*/ 58, /*->28868*/
/*28810*/       OPC_CheckPredicate, 29, // Predicate_zextload
/*28812*/       OPC_Scope, 26, /*->28840*/ // 2 children in Scope
/*28814*/         OPC_CheckPredicate, 30, // Predicate_zextloadi16
/*28816*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*28818*/         OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*28821*/         OPC_EmitMergeInputChains1_0,
/*28822*/         OPC_EmitInteger, MVT::i32, 14, 
/*28825*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28828*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::LDRH), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 16
                  // Dst: (LDRH:i32 addrmode3:i32:$addr)
/*28840*/       /*Scope*/ 26, /*->28867*/
/*28841*/         OPC_CheckPredicate, 31, // Predicate_zextloadi8
/*28843*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*28845*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectAddrMode2:$addr #2 #3 #4
/*28848*/         OPC_EmitMergeInputChains1_0,
/*28849*/         OPC_EmitInteger, MVT::i32, 14, 
/*28852*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28855*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::LDRB), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 addrmode2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 16
                  // Dst: (LDRB:i32 addrmode2:i32:$addr)
/*28867*/       0, /*End of Scope*/
/*28868*/     /*Scope*/ 58, /*->28927*/
/*28869*/       OPC_CheckPredicate, 32, // Predicate_sextload
/*28871*/       OPC_Scope, 26, /*->28899*/ // 2 children in Scope
/*28873*/         OPC_CheckPredicate, 33, // Predicate_sextloadi16
/*28875*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*28877*/         OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*28880*/         OPC_EmitMergeInputChains1_0,
/*28881*/         OPC_EmitInteger, MVT::i32, 14, 
/*28884*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28887*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::LDRSH), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 16
                  // Dst: (LDRSH:i32 addrmode3:i32:$addr)
/*28899*/       /*Scope*/ 26, /*->28926*/
/*28900*/         OPC_CheckPredicate, 34, // Predicate_sextloadi8
/*28902*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*28904*/         OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*28907*/         OPC_EmitMergeInputChains1_0,
/*28908*/         OPC_EmitInteger, MVT::i32, 14, 
/*28911*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28914*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::LDRSB), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 16
                  // Dst: (LDRSB:i32 addrmode3:i32:$addr)
/*28926*/       0, /*End of Scope*/
/*28927*/     /*Scope*/ 28, /*->28956*/
/*28928*/       OPC_CheckPredicate, 29, // Predicate_zextload
/*28930*/       OPC_CheckPredicate, 35, // Predicate_zextloadi1
/*28932*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*28934*/       OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectAddrMode2:$addr #2 #3 #4
/*28937*/       OPC_EmitMergeInputChains1_0,
/*28938*/       OPC_EmitInteger, MVT::i32, 14, 
/*28941*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28944*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::LDRB), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (ld:i32 addrmode2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 16
                // Dst: (LDRB:i32 addrmode2:i32:$addr)
/*28956*/     /*Scope*/ 85, /*->29042*/
/*28957*/       OPC_CheckPredicate, 36, // Predicate_extload
/*28959*/       OPC_Scope, 26, /*->28987*/ // 3 children in Scope
/*28961*/         OPC_CheckPredicate, 37, // Predicate_extloadi1
/*28963*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*28965*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectAddrMode2:$addr #2 #3 #4
/*28968*/         OPC_EmitMergeInputChains1_0,
/*28969*/         OPC_EmitInteger, MVT::i32, 14, 
/*28972*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28975*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::LDRB), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 addrmode2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 16
                  // Dst: (LDRB:i32 addrmode2:i32:$addr)
/*28987*/       /*Scope*/ 26, /*->29014*/
/*28988*/         OPC_CheckPredicate, 38, // Predicate_extloadi8
/*28990*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*28992*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectAddrMode2:$addr #2 #3 #4
/*28995*/         OPC_EmitMergeInputChains1_0,
/*28996*/         OPC_EmitInteger, MVT::i32, 14, 
/*28999*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29002*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::LDRB), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 addrmode2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 16
                  // Dst: (LDRB:i32 addrmode2:i32:$addr)
/*29014*/       /*Scope*/ 26, /*->29041*/
/*29015*/         OPC_CheckPredicate, 39, // Predicate_extloadi16
/*29017*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*29019*/         OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*29022*/         OPC_EmitMergeInputChains1_0,
/*29023*/         OPC_EmitInteger, MVT::i32, 14, 
/*29026*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29029*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::LDRH), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 16
                  // Dst: (LDRH:i32 addrmode3:i32:$addr)
/*29041*/       0, /*End of Scope*/
/*29042*/     /*Scope*/ 26, /*->29069*/
/*29043*/       OPC_CheckPredicate, 28, // Predicate_load
/*29045*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb1Only())
/*29047*/       OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeS4:$addr #2 #3 #4
/*29050*/       OPC_EmitMergeInputChains1_0,
/*29051*/       OPC_EmitInteger, MVT::i32, 14, 
/*29054*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29057*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::tLDR), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (ld:i32 t_addrmode_s4:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 16
                // Dst: (tLDR:i32 t_addrmode_s4:i32:$addr)
/*29069*/     /*Scope*/ 85, /*->29155*/
/*29070*/       OPC_CheckPredicate, 29, // Predicate_zextload
/*29072*/       OPC_Scope, 26, /*->29100*/ // 3 children in Scope
/*29074*/         OPC_CheckPredicate, 31, // Predicate_zextloadi8
/*29076*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb1Only())
/*29078*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectThumbAddrModeS1:$addr #2 #3 #4
/*29081*/         OPC_EmitMergeInputChains1_0,
/*29082*/         OPC_EmitInteger, MVT::i32, 14, 
/*29085*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29088*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::tLDRB), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t_addrmode_s1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 16
                  // Dst: (tLDRB:i32 t_addrmode_s1:i32:$addr)
/*29100*/       /*Scope*/ 26, /*->29127*/
/*29101*/         OPC_CheckPredicate, 30, // Predicate_zextloadi16
/*29103*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb1Only())
/*29105*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectThumbAddrModeS2:$addr #2 #3 #4
/*29108*/         OPC_EmitMergeInputChains1_0,
/*29109*/         OPC_EmitInteger, MVT::i32, 14, 
/*29112*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29115*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::tLDRH), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t_addrmode_s2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 16
                  // Dst: (tLDRH:i32 t_addrmode_s2:i32:$addr)
/*29127*/       /*Scope*/ 26, /*->29154*/
/*29128*/         OPC_CheckPredicate, 35, // Predicate_zextloadi1
/*29130*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb1Only())
/*29132*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectThumbAddrModeS1:$addr #2 #3 #4
/*29135*/         OPC_EmitMergeInputChains1_0,
/*29136*/         OPC_EmitInteger, MVT::i32, 14, 
/*29139*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29142*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::tLDRB), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t_addrmode_s1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 16
                  // Dst: (tLDRB:i32 t_addrmode_s1:i32:$addr)
/*29154*/       0, /*End of Scope*/
/*29155*/     /*Scope*/ 85, /*->29241*/
/*29156*/       OPC_CheckPredicate, 36, // Predicate_extload
/*29158*/       OPC_Scope, 26, /*->29186*/ // 3 children in Scope
/*29160*/         OPC_CheckPredicate, 37, // Predicate_extloadi1
/*29162*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb1Only())
/*29164*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectThumbAddrModeS1:$addr #2 #3 #4
/*29167*/         OPC_EmitMergeInputChains1_0,
/*29168*/         OPC_EmitInteger, MVT::i32, 14, 
/*29171*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29174*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::tLDRB), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t_addrmode_s1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 16
                  // Dst: (tLDRB:i32 t_addrmode_s1:i32:$addr)
/*29186*/       /*Scope*/ 26, /*->29213*/
/*29187*/         OPC_CheckPredicate, 38, // Predicate_extloadi8
/*29189*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb1Only())
/*29191*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectThumbAddrModeS1:$addr #2 #3 #4
/*29194*/         OPC_EmitMergeInputChains1_0,
/*29195*/         OPC_EmitInteger, MVT::i32, 14, 
/*29198*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29201*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::tLDRB), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t_addrmode_s1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 16
                  // Dst: (tLDRB:i32 t_addrmode_s1:i32:$addr)
/*29213*/       /*Scope*/ 26, /*->29240*/
/*29214*/         OPC_CheckPredicate, 39, // Predicate_extloadi16
/*29216*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb1Only())
/*29218*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectThumbAddrModeS2:$addr #2 #3 #4
/*29221*/         OPC_EmitMergeInputChains1_0,
/*29222*/         OPC_EmitInteger, MVT::i32, 14, 
/*29225*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29228*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::tLDRH), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t_addrmode_s2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 16
                  // Dst: (tLDRH:i32 t_addrmode_s2:i32:$addr)
/*29240*/       0, /*End of Scope*/
/*29241*/     /*Scope*/ 26, /*->29268*/
/*29242*/       OPC_CheckPredicate, 28, // Predicate_load
/*29244*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*29246*/       OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*29249*/       OPC_EmitMergeInputChains1_0,
/*29250*/       OPC_EmitInteger, MVT::i32, 14, 
/*29253*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29256*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2LDRs), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 16
                // Dst: (t2LDRs:i32 t2addrmode_so_reg:i32:$addr)
/*29268*/     /*Scope*/ 58, /*->29327*/
/*29269*/       OPC_CheckPredicate, 29, // Predicate_zextload
/*29271*/       OPC_Scope, 26, /*->29299*/ // 2 children in Scope
/*29273*/         OPC_CheckPredicate, 30, // Predicate_zextloadi16
/*29275*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*29277*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*29280*/         OPC_EmitMergeInputChains1_0,
/*29281*/         OPC_EmitInteger, MVT::i32, 14, 
/*29284*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29287*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2LDRHs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 16
                  // Dst: (t2LDRHs:i32 t2addrmode_so_reg:i32:$addr)
/*29299*/       /*Scope*/ 26, /*->29326*/
/*29300*/         OPC_CheckPredicate, 31, // Predicate_zextloadi8
/*29302*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*29304*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*29307*/         OPC_EmitMergeInputChains1_0,
/*29308*/         OPC_EmitInteger, MVT::i32, 14, 
/*29311*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29314*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 16
                  // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*29326*/       0, /*End of Scope*/
/*29327*/     /*Scope*/ 58, /*->29386*/
/*29328*/       OPC_CheckPredicate, 32, // Predicate_sextload
/*29330*/       OPC_Scope, 26, /*->29358*/ // 2 children in Scope
/*29332*/         OPC_CheckPredicate, 33, // Predicate_sextloadi16
/*29334*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*29336*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*29339*/         OPC_EmitMergeInputChains1_0,
/*29340*/         OPC_EmitInteger, MVT::i32, 14, 
/*29343*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29346*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2LDRSHs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 16
                  // Dst: (t2LDRSHs:i32 t2addrmode_so_reg:i32:$addr)
/*29358*/       /*Scope*/ 26, /*->29385*/
/*29359*/         OPC_CheckPredicate, 34, // Predicate_sextloadi8
/*29361*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*29363*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*29366*/         OPC_EmitMergeInputChains1_0,
/*29367*/         OPC_EmitInteger, MVT::i32, 14, 
/*29370*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29373*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2LDRSBs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 16
                  // Dst: (t2LDRSBs:i32 t2addrmode_so_reg:i32:$addr)
/*29385*/       0, /*End of Scope*/
/*29386*/     /*Scope*/ 28, /*->29415*/
/*29387*/       OPC_CheckPredicate, 29, // Predicate_zextload
/*29389*/       OPC_CheckPredicate, 35, // Predicate_zextloadi1
/*29391*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*29393*/       OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*29396*/       OPC_EmitMergeInputChains1_0,
/*29397*/       OPC_EmitInteger, MVT::i32, 14, 
/*29400*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29403*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 16
                // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*29415*/     /*Scope*/ 85, /*->29501*/
/*29416*/       OPC_CheckPredicate, 36, // Predicate_extload
/*29418*/       OPC_Scope, 26, /*->29446*/ // 3 children in Scope
/*29420*/         OPC_CheckPredicate, 37, // Predicate_extloadi1
/*29422*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*29424*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*29427*/         OPC_EmitMergeInputChains1_0,
/*29428*/         OPC_EmitInteger, MVT::i32, 14, 
/*29431*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29434*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 16
                  // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*29446*/       /*Scope*/ 26, /*->29473*/
/*29447*/         OPC_CheckPredicate, 38, // Predicate_extloadi8
/*29449*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*29451*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*29454*/         OPC_EmitMergeInputChains1_0,
/*29455*/         OPC_EmitInteger, MVT::i32, 14, 
/*29458*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29461*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 16
                  // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*29473*/       /*Scope*/ 26, /*->29500*/
/*29474*/         OPC_CheckPredicate, 39, // Predicate_extloadi16
/*29476*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*29478*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*29481*/         OPC_EmitMergeInputChains1_0,
/*29482*/         OPC_EmitInteger, MVT::i32, 14, 
/*29485*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29488*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2LDRHs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 16
                  // Dst: (t2LDRHs:i32 t2addrmode_so_reg:i32:$addr)
/*29500*/       0, /*End of Scope*/
/*29501*/     /*Scope*/ 124|128,1/*252*/, /*->29755*/
/*29503*/       OPC_CheckPredicate, 32, // Predicate_sextload
/*29505*/       OPC_Scope, 45, /*->29552*/ // 4 children in Scope
/*29507*/         OPC_CheckPredicate, 34, // Predicate_sextloadi8
/*29509*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*29511*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectThumbAddrModeS1:$addr #2 #3 #4
/*29514*/         OPC_EmitMergeInputChains1_0,
/*29515*/         OPC_EmitInteger, MVT::i32, 14, 
/*29518*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29521*/         OPC_EmitNode, TARGET_OPCODE(ARM::tLDRB), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6,  // Results = #7 
/*29533*/         OPC_EmitInteger, MVT::i32, 14, 
/*29536*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29539*/         OPC_EmitNode, TARGET_OPCODE(ARM::tSXTB), 0|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 7, 8, 9,  // Results = #10 
/*29549*/         OPC_CompleteMatch, 1, 10, 
                  // Src: (ld:i32 t_addrmode_s1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 16
                  // Dst: (tSXTB:i32 (tLDRB:i32 t_addrmode_s1:i32:$addr))
/*29552*/       /*Scope*/ 45, /*->29598*/
/*29553*/         OPC_CheckPredicate, 33, // Predicate_sextloadi16
/*29555*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*29557*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectThumbAddrModeS2:$addr #2 #3 #4
/*29560*/         OPC_EmitMergeInputChains1_0,
/*29561*/         OPC_EmitInteger, MVT::i32, 14, 
/*29564*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29567*/         OPC_EmitNode, TARGET_OPCODE(ARM::tLDRH), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6,  // Results = #7 
/*29579*/         OPC_EmitInteger, MVT::i32, 14, 
/*29582*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29585*/         OPC_EmitNode, TARGET_OPCODE(ARM::tSXTH), 0|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 7, 8, 9,  // Results = #10 
/*29595*/         OPC_CompleteMatch, 1, 10, 
                  // Src: (ld:i32 t_addrmode_s2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 16
                  // Dst: (tSXTH:i32 (tLDRH:i32 t_addrmode_s2:i32:$addr))
/*29598*/       /*Scope*/ 77, /*->29676*/
/*29599*/         OPC_CheckPredicate, 34, // Predicate_sextloadi8
/*29601*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb1Only())
/*29603*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectThumbAddrModeS1:$addr #2 #3 #4
/*29606*/         OPC_EmitMergeInputChains1_0,
/*29607*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*29610*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*29613*/         OPC_EmitInteger, MVT::i32, 14, 
/*29616*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29619*/         OPC_EmitNode, TARGET_OPCODE(ARM::tLDRB), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 7, 8,  // Results = #9 
/*29631*/         OPC_EmitInteger, MVT::i32, 24, 
/*29634*/         OPC_EmitInteger, MVT::i32, 14, 
/*29637*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29640*/         OPC_EmitNode, TARGET_OPCODE(ARM::tLSLri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 6, 9, 10, 11, 12,  // Results = #13 
/*29652*/         OPC_EmitInteger, MVT::i32, 24, 
/*29655*/         OPC_EmitInteger, MVT::i32, 14, 
/*29658*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29661*/         OPC_EmitNode, TARGET_OPCODE(ARM::tASRri), 0|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 5, 13, 14, 15, 16,  // Results = #17 
/*29673*/         OPC_CompleteMatch, 1, 17, 
                  // Src: (ld:i32 t_addrmode_s1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 16
                  // Dst: (tASRri:i32 (tLSLri:i32 (tLDRB:i32 t_addrmode_s1:i32:$addr), 24:i32), 24:i32)
/*29676*/       /*Scope*/ 77, /*->29754*/
/*29677*/         OPC_CheckPredicate, 33, // Predicate_sextloadi16
/*29679*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb1Only())
/*29681*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectThumbAddrModeS1:$addr #2 #3 #4
/*29684*/         OPC_EmitMergeInputChains1_0,
/*29685*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*29688*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*29691*/         OPC_EmitInteger, MVT::i32, 14, 
/*29694*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29697*/         OPC_EmitNode, TARGET_OPCODE(ARM::tLDRH), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 7, 8,  // Results = #9 
/*29709*/         OPC_EmitInteger, MVT::i32, 16, 
/*29712*/         OPC_EmitInteger, MVT::i32, 14, 
/*29715*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29718*/         OPC_EmitNode, TARGET_OPCODE(ARM::tLSLri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 6, 9, 10, 11, 12,  // Results = #13 
/*29730*/         OPC_EmitInteger, MVT::i32, 16, 
/*29733*/         OPC_EmitInteger, MVT::i32, 14, 
/*29736*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29739*/         OPC_EmitNode, TARGET_OPCODE(ARM::tASRri), 0|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 5, 13, 14, 15, 16,  // Results = #17 
/*29751*/         OPC_CompleteMatch, 1, 17, 
                  // Src: (ld:i32 t_addrmode_s1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 16
                  // Dst: (tASRri:i32 (tLSLri:i32 (tLDRH:i32 t_addrmode_s1:i32:$addr), 16:i32), 16:i32)
/*29754*/       0, /*End of Scope*/
/*29755*/     /*Scope*/ 56, /*->29812*/
/*29756*/       OPC_CheckPredicate, 36, // Predicate_extload
/*29758*/       OPC_Scope, 25, /*->29785*/ // 2 children in Scope
/*29760*/         OPC_CheckPredicate, 38, // Predicate_extloadi8
/*29762*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*29764*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*29767*/         OPC_EmitMergeInputChains1_0,
/*29768*/         OPC_EmitInteger, MVT::i32, 14, 
/*29771*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29774*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::PICLDRB), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                  // Dst: (PICLDRB:i32 addrmodepc:i32:$addr)
/*29785*/       /*Scope*/ 25, /*->29811*/
/*29786*/         OPC_CheckPredicate, 39, // Predicate_extloadi16
/*29788*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*29790*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*29793*/         OPC_EmitMergeInputChains1_0,
/*29794*/         OPC_EmitInteger, MVT::i32, 14, 
/*29797*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29800*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::PICLDRH), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                  // Dst: (PICLDRH:i32 addrmodepc:i32:$addr)
/*29811*/       0, /*End of Scope*/
/*29812*/     /*Scope*/ 77, /*->29890*/
/*29813*/       OPC_CheckPredicate, 28, // Predicate_load
/*29815*/       OPC_Scope, 23, /*->29840*/ // 2 children in Scope
/*29817*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb1Only())
/*29819*/         OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectThumbAddrModeSP:$addr #2 #3
/*29822*/         OPC_EmitMergeInputChains1_0,
/*29823*/         OPC_EmitInteger, MVT::i32, 14, 
/*29826*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29829*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::tLDRspi), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t_addrmode_sp:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                  // Dst: (tLDRspi:i32 t_addrmode_sp:i32:$addr)
/*29840*/       /*Scope*/ 48, /*->29889*/
/*29841*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*29843*/         OPC_Scope, 21, /*->29866*/ // 2 children in Scope
/*29845*/           OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*29848*/           OPC_EmitMergeInputChains1_0,
/*29849*/           OPC_EmitInteger, MVT::i32, 14, 
/*29852*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29855*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2LDRi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                    // Dst: (t2LDRi12:i32 t2addrmode_imm12:i32:$addr)
/*29866*/         /*Scope*/ 21, /*->29888*/
/*29867*/           OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*29870*/           OPC_EmitMergeInputChains1_0,
/*29871*/           OPC_EmitInteger, MVT::i32, 14, 
/*29874*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29877*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2LDRi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                    // Dst: (t2LDRi8:i32 t2addrmode_imm8:i32:$addr)
/*29888*/         0, /*End of Scope*/
/*29889*/       0, /*End of Scope*/
/*29890*/     /*Scope*/ 106, /*->29997*/
/*29891*/       OPC_CheckPredicate, 29, // Predicate_zextload
/*29893*/       OPC_Scope, 50, /*->29945*/ // 2 children in Scope
/*29895*/         OPC_CheckPredicate, 30, // Predicate_zextloadi16
/*29897*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*29899*/         OPC_Scope, 21, /*->29922*/ // 2 children in Scope
/*29901*/           OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*29904*/           OPC_EmitMergeInputChains1_0,
/*29905*/           OPC_EmitInteger, MVT::i32, 14, 
/*29908*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29911*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2LDRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                    // Dst: (t2LDRHi12:i32 t2addrmode_imm12:i32:$addr)
/*29922*/         /*Scope*/ 21, /*->29944*/
/*29923*/           OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*29926*/           OPC_EmitMergeInputChains1_0,
/*29927*/           OPC_EmitInteger, MVT::i32, 14, 
/*29930*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29933*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2LDRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                    // Dst: (t2LDRHi8:i32 t2addrmode_imm8:i32:$addr)
/*29944*/         0, /*End of Scope*/
/*29945*/       /*Scope*/ 50, /*->29996*/
/*29946*/         OPC_CheckPredicate, 31, // Predicate_zextloadi8
/*29948*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*29950*/         OPC_Scope, 21, /*->29973*/ // 2 children in Scope
/*29952*/           OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*29955*/           OPC_EmitMergeInputChains1_0,
/*29956*/           OPC_EmitInteger, MVT::i32, 14, 
/*29959*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29962*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                    // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*29973*/         /*Scope*/ 21, /*->29995*/
/*29974*/           OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*29977*/           OPC_EmitMergeInputChains1_0,
/*29978*/           OPC_EmitInteger, MVT::i32, 14, 
/*29981*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29984*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                    // Dst: (t2LDRBi8:i32 t2addrmode_imm8:i32:$addr)
/*29995*/         0, /*End of Scope*/
/*29996*/       0, /*End of Scope*/
/*29997*/     /*Scope*/ 106, /*->30104*/
/*29998*/       OPC_CheckPredicate, 32, // Predicate_sextload
/*30000*/       OPC_Scope, 50, /*->30052*/ // 2 children in Scope
/*30002*/         OPC_CheckPredicate, 33, // Predicate_sextloadi16
/*30004*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*30006*/         OPC_Scope, 21, /*->30029*/ // 2 children in Scope
/*30008*/           OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*30011*/           OPC_EmitMergeInputChains1_0,
/*30012*/           OPC_EmitInteger, MVT::i32, 14, 
/*30015*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30018*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2LDRSHi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                    // Dst: (t2LDRSHi12:i32 t2addrmode_imm12:i32:$addr)
/*30029*/         /*Scope*/ 21, /*->30051*/
/*30030*/           OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*30033*/           OPC_EmitMergeInputChains1_0,
/*30034*/           OPC_EmitInteger, MVT::i32, 14, 
/*30037*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30040*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2LDRSHi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                    // Dst: (t2LDRSHi8:i32 t2addrmode_imm8:i32:$addr)
/*30051*/         0, /*End of Scope*/
/*30052*/       /*Scope*/ 50, /*->30103*/
/*30053*/         OPC_CheckPredicate, 34, // Predicate_sextloadi8
/*30055*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*30057*/         OPC_Scope, 21, /*->30080*/ // 2 children in Scope
/*30059*/           OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*30062*/           OPC_EmitMergeInputChains1_0,
/*30063*/           OPC_EmitInteger, MVT::i32, 14, 
/*30066*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30069*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2LDRSBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                    // Dst: (t2LDRSBi12:i32 t2addrmode_imm12:i32:$addr)
/*30080*/         /*Scope*/ 21, /*->30102*/
/*30081*/           OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*30084*/           OPC_EmitMergeInputChains1_0,
/*30085*/           OPC_EmitInteger, MVT::i32, 14, 
/*30088*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30091*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2LDRSBi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                    // Dst: (t2LDRSBi8:i32 t2addrmode_imm8:i32:$addr)
/*30102*/         0, /*End of Scope*/
/*30103*/       0, /*End of Scope*/
/*30104*/     /*Scope*/ 52, /*->30157*/
/*30105*/       OPC_CheckPredicate, 29, // Predicate_zextload
/*30107*/       OPC_CheckPredicate, 35, // Predicate_zextloadi1
/*30109*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*30111*/       OPC_Scope, 21, /*->30134*/ // 2 children in Scope
/*30113*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*30116*/         OPC_EmitMergeInputChains1_0,
/*30117*/         OPC_EmitInteger, MVT::i32, 14, 
/*30120*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30123*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                  // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*30134*/       /*Scope*/ 21, /*->30156*/
/*30135*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*30138*/         OPC_EmitMergeInputChains1_0,
/*30139*/         OPC_EmitInteger, MVT::i32, 14, 
/*30142*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30145*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t2addrmode_imm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                  // Dst: (t2LDRBi8:i32 t2addrmode_imm8:i32:$addr)
/*30156*/       0, /*End of Scope*/
/*30157*/     /*Scope*/ 29|128,1/*157*/, /*->30316*/
/*30159*/       OPC_CheckPredicate, 36, // Predicate_extload
/*30161*/       OPC_Scope, 50, /*->30213*/ // 3 children in Scope
/*30163*/         OPC_CheckPredicate, 37, // Predicate_extloadi1
/*30165*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*30167*/         OPC_Scope, 21, /*->30190*/ // 2 children in Scope
/*30169*/           OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*30172*/           OPC_EmitMergeInputChains1_0,
/*30173*/           OPC_EmitInteger, MVT::i32, 14, 
/*30176*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30179*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                    // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*30190*/         /*Scope*/ 21, /*->30212*/
/*30191*/           OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*30194*/           OPC_EmitMergeInputChains1_0,
/*30195*/           OPC_EmitInteger, MVT::i32, 14, 
/*30198*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30201*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                    // Dst: (t2LDRBi8:i32 t2addrmode_imm8:i32:$addr)
/*30212*/         0, /*End of Scope*/
/*30213*/       /*Scope*/ 50, /*->30264*/
/*30214*/         OPC_CheckPredicate, 38, // Predicate_extloadi8
/*30216*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*30218*/         OPC_Scope, 21, /*->30241*/ // 2 children in Scope
/*30220*/           OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*30223*/           OPC_EmitMergeInputChains1_0,
/*30224*/           OPC_EmitInteger, MVT::i32, 14, 
/*30227*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30230*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                    // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*30241*/         /*Scope*/ 21, /*->30263*/
/*30242*/           OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*30245*/           OPC_EmitMergeInputChains1_0,
/*30246*/           OPC_EmitInteger, MVT::i32, 14, 
/*30249*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30252*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                    // Dst: (t2LDRBi8:i32 t2addrmode_imm8:i32:$addr)
/*30263*/         0, /*End of Scope*/
/*30264*/       /*Scope*/ 50, /*->30315*/
/*30265*/         OPC_CheckPredicate, 39, // Predicate_extloadi16
/*30267*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*30269*/         OPC_Scope, 21, /*->30292*/ // 2 children in Scope
/*30271*/           OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*30274*/           OPC_EmitMergeInputChains1_0,
/*30275*/           OPC_EmitInteger, MVT::i32, 14, 
/*30278*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30281*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2LDRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                    // Dst: (t2LDRHi12:i32 t2addrmode_imm12:i32:$addr)
/*30292*/         /*Scope*/ 21, /*->30314*/
/*30293*/           OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*30296*/           OPC_EmitMergeInputChains1_0,
/*30297*/           OPC_EmitInteger, MVT::i32, 14, 
/*30300*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30303*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2LDRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                    // Dst: (t2LDRHi8:i32 t2addrmode_imm8:i32:$addr)
/*30314*/         0, /*End of Scope*/
/*30315*/       0, /*End of Scope*/
/*30316*/     0, /*End of Scope*/
/*30317*/   /*Scope*/ 1|128,2/*257*/, /*->30576*/
/*30319*/     OPC_MoveChild, 1,
/*30321*/     OPC_CheckOpcode, TARGET_OPCODE(ARMISD::Wrapper),
/*30324*/     OPC_RecordChild0, // #1 = $addr
/*30325*/     OPC_MoveChild, 0,
/*30327*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::TargetConstantPool),
/*30330*/     OPC_MoveParent,
/*30331*/     OPC_MoveParent,
/*30332*/     OPC_CheckPredicate, 27, // Predicate_unindexedload
/*30334*/     OPC_CheckType, MVT::i32,
/*30336*/     OPC_Scope, 44, /*->30382*/ // 5 children in Scope
/*30338*/       OPC_CheckPredicate, 28, // Predicate_load
/*30340*/       OPC_Scope, 19, /*->30361*/ // 2 children in Scope
/*30342*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb1Only())
/*30344*/         OPC_EmitMergeInputChains1_0,
/*30345*/         OPC_EmitInteger, MVT::i32, 14, 
/*30348*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30351*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::tLDRpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 10
                  // Dst: (tLDRpci:i32 (tconstpool:i32):$addr)
/*30361*/       /*Scope*/ 19, /*->30381*/
/*30362*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*30364*/         OPC_EmitMergeInputChains1_0,
/*30365*/         OPC_EmitInteger, MVT::i32, 14, 
/*30368*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30371*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2LDRpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 10
                  // Dst: (t2LDRpci:i32 (tconstpool:i32):$addr)
/*30381*/       0, /*End of Scope*/
/*30382*/     /*Scope*/ 48, /*->30431*/
/*30383*/       OPC_CheckPredicate, 29, // Predicate_zextload
/*30385*/       OPC_Scope, 21, /*->30408*/ // 2 children in Scope
/*30387*/         OPC_CheckPredicate, 30, // Predicate_zextloadi16
/*30389*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*30391*/         OPC_EmitMergeInputChains1_0,
/*30392*/         OPC_EmitInteger, MVT::i32, 14, 
/*30395*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30398*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2LDRHpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 10
                  // Dst: (t2LDRHpci:i32 (tconstpool:i32):$addr)
/*30408*/       /*Scope*/ 21, /*->30430*/
/*30409*/         OPC_CheckPredicate, 31, // Predicate_zextloadi8
/*30411*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*30413*/         OPC_EmitMergeInputChains1_0,
/*30414*/         OPC_EmitInteger, MVT::i32, 14, 
/*30417*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30420*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 10
                  // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*30430*/       0, /*End of Scope*/
/*30431*/     /*Scope*/ 48, /*->30480*/
/*30432*/       OPC_CheckPredicate, 32, // Predicate_sextload
/*30434*/       OPC_Scope, 21, /*->30457*/ // 2 children in Scope
/*30436*/         OPC_CheckPredicate, 33, // Predicate_sextloadi16
/*30438*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*30440*/         OPC_EmitMergeInputChains1_0,
/*30441*/         OPC_EmitInteger, MVT::i32, 14, 
/*30444*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30447*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2LDRSHpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 10
                  // Dst: (t2LDRSHpci:i32 (tconstpool:i32):$addr)
/*30457*/       /*Scope*/ 21, /*->30479*/
/*30458*/         OPC_CheckPredicate, 34, // Predicate_sextloadi8
/*30460*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*30462*/         OPC_EmitMergeInputChains1_0,
/*30463*/         OPC_EmitInteger, MVT::i32, 14, 
/*30466*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30469*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2LDRSBpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 10
                  // Dst: (t2LDRSBpci:i32 (tconstpool:i32):$addr)
/*30479*/       0, /*End of Scope*/
/*30480*/     /*Scope*/ 23, /*->30504*/
/*30481*/       OPC_CheckPredicate, 29, // Predicate_zextload
/*30483*/       OPC_CheckPredicate, 35, // Predicate_zextloadi1
/*30485*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*30487*/       OPC_EmitMergeInputChains1_0,
/*30488*/       OPC_EmitInteger, MVT::i32, 14, 
/*30491*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30494*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 10
                // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*30504*/     /*Scope*/ 70, /*->30575*/
/*30505*/       OPC_CheckPredicate, 36, // Predicate_extload
/*30507*/       OPC_Scope, 21, /*->30530*/ // 3 children in Scope
/*30509*/         OPC_CheckPredicate, 37, // Predicate_extloadi1
/*30511*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*30513*/         OPC_EmitMergeInputChains1_0,
/*30514*/         OPC_EmitInteger, MVT::i32, 14, 
/*30517*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30520*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 10
                  // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*30530*/       /*Scope*/ 21, /*->30552*/
/*30531*/         OPC_CheckPredicate, 38, // Predicate_extloadi8
/*30533*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*30535*/         OPC_EmitMergeInputChains1_0,
/*30536*/         OPC_EmitInteger, MVT::i32, 14, 
/*30539*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30542*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 10
                  // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*30552*/       /*Scope*/ 21, /*->30574*/
/*30553*/         OPC_CheckPredicate, 39, // Predicate_extloadi16
/*30555*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*30557*/         OPC_EmitMergeInputChains1_0,
/*30558*/         OPC_EmitInteger, MVT::i32, 14, 
/*30561*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30564*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2LDRHpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 10
                  // Dst: (t2LDRHpci:i32 (tconstpool:i32):$addr)
/*30574*/       0, /*End of Scope*/
/*30575*/     0, /*End of Scope*/
/*30576*/   /*Scope*/ 84, /*->30661*/
/*30577*/     OPC_RecordChild1, // #1 = $addr
/*30578*/     OPC_CheckChild1Type, MVT::i32,
/*30580*/     OPC_CheckPredicate, 27, // Predicate_unindexedload
/*30582*/     OPC_CheckPredicate, 28, // Predicate_load
/*30584*/     OPC_SwitchType /*3 cases */, 23,  MVT::f64,// ->30610
/*30587*/       OPC_CheckPatternPredicate, 9, // (Subtarget->hasVFP2())
/*30589*/       OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectAddrMode5:$addr #2 #3
/*30592*/       OPC_EmitMergeInputChains1_0,
/*30593*/       OPC_EmitInteger, MVT::i32, 14, 
/*30596*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30599*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VLDRD), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (ld:f64 addrmode5:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                // Dst: (VLDRD:f64 addrmode5:i32:$addr)
              /*SwitchType*/ 23,  MVT::f32,// ->30635
/*30612*/       OPC_CheckPatternPredicate, 9, // (Subtarget->hasVFP2())
/*30614*/       OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectAddrMode5:$addr #2 #3
/*30617*/       OPC_EmitMergeInputChains1_0,
/*30618*/       OPC_EmitInteger, MVT::i32, 14, 
/*30621*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30624*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VLDRS), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (ld:f32 addrmode5:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                // Dst: (VLDRS:f32 addrmode5:i32:$addr)
              /*SwitchType*/ 23,  MVT::v2f64,// ->30660
/*30637*/       OPC_CheckPatternPredicate, 9, // (Subtarget->hasVFP2())
/*30639*/       OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectAddrMode4:$addr #2 #3
/*30642*/       OPC_EmitMergeInputChains1_0,
/*30643*/       OPC_EmitInteger, MVT::i32, 14, 
/*30646*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30649*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VLDMQ), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::v2f64, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (ld:v2f64 addrmode4:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                // Dst: (VLDMQ:v2f64 addrmode4:i32:$addr)
              0, // EndSwitchType
/*30661*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 4|128,8/*1028*/,  TARGET_OPCODE(ISD::STORE),// ->31694
/*30666*/   OPC_RecordMemRef,
/*30667*/   OPC_RecordNode,   // #0 = 'st' chained node
/*30668*/   OPC_RecordChild1, // #1 = $src
/*30669*/   OPC_Scope, 26|128,7/*922*/, /*->31594*/ // 4 children in Scope
/*30672*/     OPC_CheckChild1Type, MVT::i32,
/*30674*/     OPC_RecordChild2, // #2 = $addr
/*30675*/     OPC_Scope, 91|128,2/*347*/, /*->31025*/ // 3 children in Scope
/*30678*/       OPC_CheckChild2Type, MVT::i32,
/*30680*/       OPC_CheckPredicate, 40, // Predicate_unindexedstore
/*30682*/       OPC_Scope, 25, /*->30709*/ // 8 children in Scope
/*30684*/         OPC_CheckPredicate, 41, // Predicate_store
/*30686*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*30688*/         OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrModePC:$addr #3 #4
/*30691*/         OPC_EmitMergeInputChains1_0,
/*30692*/         OPC_EmitInteger, MVT::i32, 14, 
/*30695*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30698*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::PICSTR), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                  // Src: (st GPR:i32:$src, addrmodepc:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 23
                  // Dst: (PICSTR GPR:i32:$src, addrmodepc:i32:$addr)
/*30709*/       /*Scope*/ 56, /*->30766*/
/*30710*/         OPC_CheckPredicate, 42, // Predicate_truncstore
/*30712*/         OPC_Scope, 25, /*->30739*/ // 2 children in Scope
/*30714*/           OPC_CheckPredicate, 43, // Predicate_truncstorei16
/*30716*/           OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*30718*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrModePC:$addr #3 #4
/*30721*/           OPC_EmitMergeInputChains1_0,
/*30722*/           OPC_EmitInteger, MVT::i32, 14, 
/*30725*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30728*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::PICSTRH), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st GPR:i32:$src, addrmodepc:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 23
                    // Dst: (PICSTRH GPR:i32:$src, addrmodepc:i32:$addr)
/*30739*/         /*Scope*/ 25, /*->30765*/
/*30740*/           OPC_CheckPredicate, 44, // Predicate_truncstorei8
/*30742*/           OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*30744*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrModePC:$addr #3 #4
/*30747*/           OPC_EmitMergeInputChains1_0,
/*30748*/           OPC_EmitInteger, MVT::i32, 14, 
/*30751*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30754*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::PICSTRB), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st GPR:i32:$src, addrmodepc:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 23
                    // Dst: (PICSTRB GPR:i32:$src, addrmodepc:i32:$addr)
/*30765*/         0, /*End of Scope*/
/*30766*/       /*Scope*/ 26, /*->30793*/
/*30767*/         OPC_CheckPredicate, 41, // Predicate_store
/*30769*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*30771*/         OPC_CheckComplexPat, /*CP*/2, /*#*/2, // SelectAddrMode2:$addr #3 #4 #5
/*30774*/         OPC_EmitMergeInputChains1_0,
/*30775*/         OPC_EmitInteger, MVT::i32, 14, 
/*30778*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30781*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::STR), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                  // Src: (st GPR:i32:$src, addrmode2:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 16
                  // Dst: (STR GPR:i32:$src, addrmode2:i32:$addr)
/*30793*/       /*Scope*/ 58, /*->30852*/
/*30794*/         OPC_CheckPredicate, 42, // Predicate_truncstore
/*30796*/         OPC_Scope, 26, /*->30824*/ // 2 children in Scope
/*30798*/           OPC_CheckPredicate, 43, // Predicate_truncstorei16
/*30800*/           OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*30802*/           OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectAddrMode3:$addr #3 #4 #5
/*30805*/           OPC_EmitMergeInputChains1_0,
/*30806*/           OPC_EmitInteger, MVT::i32, 14, 
/*30809*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30812*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::STRH), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                    // Src: (st GPR:i32:$src, addrmode3:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 16
                    // Dst: (STRH GPR:i32:$src, addrmode3:i32:$addr)
/*30824*/         /*Scope*/ 26, /*->30851*/
/*30825*/           OPC_CheckPredicate, 44, // Predicate_truncstorei8
/*30827*/           OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*30829*/           OPC_CheckComplexPat, /*CP*/2, /*#*/2, // SelectAddrMode2:$addr #3 #4 #5
/*30832*/           OPC_EmitMergeInputChains1_0,
/*30833*/           OPC_EmitInteger, MVT::i32, 14, 
/*30836*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30839*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::STRB), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                    // Src: (st GPR:i32:$src, addrmode2:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 16
                    // Dst: (STRB GPR:i32:$src, addrmode2:i32:$addr)
/*30851*/         0, /*End of Scope*/
/*30852*/       /*Scope*/ 26, /*->30879*/
/*30853*/         OPC_CheckPredicate, 41, // Predicate_store
/*30855*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb1Only())
/*30857*/         OPC_CheckComplexPat, /*CP*/6, /*#*/2, // SelectThumbAddrModeS4:$addr #3 #4 #5
/*30860*/         OPC_EmitMergeInputChains1_0,
/*30861*/         OPC_EmitInteger, MVT::i32, 14, 
/*30864*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30867*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::tSTR), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                  // Src: (st tGPR:i32:$src, t_addrmode_s4:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 16
                  // Dst: (tSTR tGPR:i32:$src, t_addrmode_s4:i32:$addr)
/*30879*/       /*Scope*/ 58, /*->30938*/
/*30880*/         OPC_CheckPredicate, 42, // Predicate_truncstore
/*30882*/         OPC_Scope, 26, /*->30910*/ // 2 children in Scope
/*30884*/           OPC_CheckPredicate, 44, // Predicate_truncstorei8
/*30886*/           OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb1Only())
/*30888*/           OPC_CheckComplexPat, /*CP*/7, /*#*/2, // SelectThumbAddrModeS1:$addr #3 #4 #5
/*30891*/           OPC_EmitMergeInputChains1_0,
/*30892*/           OPC_EmitInteger, MVT::i32, 14, 
/*30895*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30898*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::tSTRB), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                    // Src: (st tGPR:i32:$src, t_addrmode_s1:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 16
                    // Dst: (tSTRB tGPR:i32:$src, t_addrmode_s1:i32:$addr)
/*30910*/         /*Scope*/ 26, /*->30937*/
/*30911*/           OPC_CheckPredicate, 43, // Predicate_truncstorei16
/*30913*/           OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb1Only())
/*30915*/           OPC_CheckComplexPat, /*CP*/8, /*#*/2, // SelectThumbAddrModeS2:$addr #3 #4 #5
/*30918*/           OPC_EmitMergeInputChains1_0,
/*30919*/           OPC_EmitInteger, MVT::i32, 14, 
/*30922*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30925*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::tSTRH), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                    // Src: (st tGPR:i32:$src, t_addrmode_s2:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 16
                    // Dst: (tSTRH tGPR:i32:$src, t_addrmode_s2:i32:$addr)
/*30937*/         0, /*End of Scope*/
/*30938*/       /*Scope*/ 26, /*->30965*/
/*30939*/         OPC_CheckPredicate, 41, // Predicate_store
/*30941*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*30943*/         OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*30946*/         OPC_EmitMergeInputChains1_0,
/*30947*/         OPC_EmitInteger, MVT::i32, 14, 
/*30950*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30953*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2STRs), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                  // Src: (st GPR:i32:$src, t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 16
                  // Dst: (t2STRs GPR:i32:$src, t2addrmode_so_reg:i32:$addr)
/*30965*/       /*Scope*/ 58, /*->31024*/
/*30966*/         OPC_CheckPredicate, 42, // Predicate_truncstore
/*30968*/         OPC_Scope, 26, /*->30996*/ // 2 children in Scope
/*30970*/           OPC_CheckPredicate, 44, // Predicate_truncstorei8
/*30972*/           OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*30974*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*30977*/           OPC_EmitMergeInputChains1_0,
/*30978*/           OPC_EmitInteger, MVT::i32, 14, 
/*30981*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30984*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2STRBs), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                    // Src: (st GPR:i32:$src, t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 16
                    // Dst: (t2STRBs GPR:i32:$src, t2addrmode_so_reg:i32:$addr)
/*30996*/         /*Scope*/ 26, /*->31023*/
/*30997*/           OPC_CheckPredicate, 43, // Predicate_truncstorei16
/*30999*/           OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*31001*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*31004*/           OPC_EmitMergeInputChains1_0,
/*31005*/           OPC_EmitInteger, MVT::i32, 14, 
/*31008*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31011*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2STRHs), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                    // Src: (st GPR:i32:$src, t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 16
                    // Dst: (t2STRHs GPR:i32:$src, t2addrmode_so_reg:i32:$addr)
/*31023*/         0, /*End of Scope*/
/*31024*/       0, /*End of Scope*/
/*31025*/     /*Scope*/ 117|128,2/*373*/, /*->31400*/
/*31027*/       OPC_RecordChild3, // #3 = $offset
/*31028*/       OPC_CheckChild3Type, MVT::i32,
/*31030*/       OPC_CheckType, MVT::i32,
/*31032*/       OPC_Scope, 60, /*->31094*/ // 4 children in Scope
/*31034*/         OPC_CheckPredicate, 45, // Predicate_istore
/*31036*/         OPC_Scope, 27, /*->31065*/ // 2 children in Scope
/*31038*/           OPC_CheckPredicate, 46, // Predicate_pre_store
/*31040*/           OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*31042*/           OPC_CheckComplexPat, /*CP*/15, /*#*/3, // SelectAddrMode2Offset:$offset #4 #5
/*31045*/           OPC_EmitMergeInputChains1_0,
/*31046*/           OPC_EmitInteger, MVT::i32, 14, 
/*31049*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31052*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::STR_PRE), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                    // Src: (ist:i32 GPR:i32:$src, GPR:i32:$base, am2offset:i32:$offset)<<P:Predicate_istore>><<P:Predicate_pre_store>> - Complexity = 13
                    // Dst: (STR_PRE:i32 GPR:i32:$src, GPR:i32:$base, am2offset:i32:$offset)
/*31065*/         /*Scope*/ 27, /*->31093*/
/*31066*/           OPC_CheckPredicate, 47, // Predicate_post_store
/*31068*/           OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*31070*/           OPC_CheckComplexPat, /*CP*/15, /*#*/3, // SelectAddrMode2Offset:$offset #4 #5
/*31073*/           OPC_EmitMergeInputChains1_0,
/*31074*/           OPC_EmitInteger, MVT::i32, 14, 
/*31077*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31080*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::STR_POST), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                    // Src: (ist:i32 GPR:i32:$src, GPR:i32:$base, am2offset:i32:$offset)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 13
                    // Dst: (STR_POST:i32 GPR:i32:$src, GPR:i32:$base, am2offset:i32:$offset)
/*31093*/         0, /*End of Scope*/
/*31094*/       /*Scope*/ 124, /*->31219*/
/*31095*/         OPC_CheckPredicate, 48, // Predicate_itruncstore
/*31097*/         OPC_Scope, 29, /*->31128*/ // 4 children in Scope
/*31099*/           OPC_CheckPredicate, 49, // Predicate_pre_truncst
/*31101*/           OPC_CheckPredicate, 50, // Predicate_pre_truncsti16
/*31103*/           OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*31105*/           OPC_CheckComplexPat, /*CP*/16, /*#*/3, // SelectAddrMode3Offset:$offset #4 #5
/*31108*/           OPC_EmitMergeInputChains1_0,
/*31109*/           OPC_EmitInteger, MVT::i32, 14, 
/*31112*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31115*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::STRH_PRE), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                    // Src: (ist:i32 GPR:i32:$src, GPR:i32:$base, am3offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti16>> - Complexity = 13
                    // Dst: (STRH_PRE:i32 GPR:i32:$src, GPR:i32:$base, am3offset:i32:$offset)
/*31128*/         /*Scope*/ 29, /*->31158*/
/*31129*/           OPC_CheckPredicate, 51, // Predicate_post_truncst
/*31131*/           OPC_CheckPredicate, 52, // Predicate_post_truncsti16
/*31133*/           OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*31135*/           OPC_CheckComplexPat, /*CP*/16, /*#*/3, // SelectAddrMode3Offset:$offset #4 #5
/*31138*/           OPC_EmitMergeInputChains1_0,
/*31139*/           OPC_EmitInteger, MVT::i32, 14, 
/*31142*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31145*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::STRH_POST), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                    // Src: (ist:i32 GPR:i32:$src, GPR:i32:$base, am3offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 13
                    // Dst: (STRH_POST:i32 GPR:i32:$src, GPR:i32:$base, am3offset:i32:$offset)
/*31158*/         /*Scope*/ 29, /*->31188*/
/*31159*/           OPC_CheckPredicate, 49, // Predicate_pre_truncst
/*31161*/           OPC_CheckPredicate, 53, // Predicate_pre_truncsti8
/*31163*/           OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*31165*/           OPC_CheckComplexPat, /*CP*/15, /*#*/3, // SelectAddrMode2Offset:$offset #4 #5
/*31168*/           OPC_EmitMergeInputChains1_0,
/*31169*/           OPC_EmitInteger, MVT::i32, 14, 
/*31172*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31175*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::STRB_PRE), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                    // Src: (ist:i32 GPR:i32:$src, GPR:i32:$base, am2offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti8>> - Complexity = 13
                    // Dst: (STRB_PRE:i32 GPR:i32:$src, GPR:i32:$base, am2offset:i32:$offset)
/*31188*/         /*Scope*/ 29, /*->31218*/
/*31189*/           OPC_CheckPredicate, 51, // Predicate_post_truncst
/*31191*/           OPC_CheckPredicate, 54, // Predicate_post_truncsti8
/*31193*/           OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*31195*/           OPC_CheckComplexPat, /*CP*/15, /*#*/3, // SelectAddrMode2Offset:$offset #4 #5
/*31198*/           OPC_EmitMergeInputChains1_0,
/*31199*/           OPC_EmitInteger, MVT::i32, 14, 
/*31202*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31205*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::STRB_POST), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                    // Src: (ist:i32 GPR:i32:$src, GPR:i32:$base, am2offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 13
                    // Dst: (STRB_POST:i32 GPR:i32:$src, GPR:i32:$base, am2offset:i32:$offset)
/*31218*/         0, /*End of Scope*/
/*31219*/       /*Scope*/ 58, /*->31278*/
/*31220*/         OPC_CheckPredicate, 45, // Predicate_istore
/*31222*/         OPC_Scope, 26, /*->31250*/ // 2 children in Scope
/*31224*/           OPC_CheckPredicate, 46, // Predicate_pre_store
/*31226*/           OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*31228*/           OPC_CheckComplexPat, /*CP*/17, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #4
/*31231*/           OPC_EmitMergeInputChains1_0,
/*31232*/           OPC_EmitInteger, MVT::i32, 14, 
/*31235*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31238*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2STR_PRE), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 4, 5, 6, 
                    // Src: (ist:i32 GPR:i32:$src, GPR:i32:$base, t2am_imm8_offset:i32:$offset)<<P:Predicate_istore>><<P:Predicate_pre_store>> - Complexity = 10
                    // Dst: (t2STR_PRE:i32 GPR:i32:$src, GPR:i32:$base, t2am_imm8_offset:i32:$offset)
/*31250*/         /*Scope*/ 26, /*->31277*/
/*31251*/           OPC_CheckPredicate, 47, // Predicate_post_store
/*31253*/           OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*31255*/           OPC_CheckComplexPat, /*CP*/17, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #4
/*31258*/           OPC_EmitMergeInputChains1_0,
/*31259*/           OPC_EmitInteger, MVT::i32, 14, 
/*31262*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31265*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2STR_POST), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 4, 5, 6, 
                    // Src: (ist:i32 GPR:i32:$src, GPR:i32:$base, t2am_imm8_offset:i32:$offset)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 10
                    // Dst: (t2STR_POST:i32 GPR:i32:$src, GPR:i32:$base, t2am_imm8_offset:i32:$offset)
/*31277*/         0, /*End of Scope*/
/*31278*/       /*Scope*/ 120, /*->31399*/
/*31279*/         OPC_CheckPredicate, 48, // Predicate_itruncstore
/*31281*/         OPC_Scope, 28, /*->31311*/ // 4 children in Scope
/*31283*/           OPC_CheckPredicate, 49, // Predicate_pre_truncst
/*31285*/           OPC_CheckPredicate, 50, // Predicate_pre_truncsti16
/*31287*/           OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*31289*/           OPC_CheckComplexPat, /*CP*/17, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #4
/*31292*/           OPC_EmitMergeInputChains1_0,
/*31293*/           OPC_EmitInteger, MVT::i32, 14, 
/*31296*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31299*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2STRH_PRE), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 4, 5, 6, 
                    // Src: (ist:i32 GPR:i32:$src, GPR:i32:$base, t2am_imm8_offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti16>> - Complexity = 10
                    // Dst: (t2STRH_PRE:i32 GPR:i32:$src, GPR:i32:$base, t2am_imm8_offset:i32:$offset)
/*31311*/         /*Scope*/ 28, /*->31340*/
/*31312*/           OPC_CheckPredicate, 51, // Predicate_post_truncst
/*31314*/           OPC_CheckPredicate, 52, // Predicate_post_truncsti16
/*31316*/           OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*31318*/           OPC_CheckComplexPat, /*CP*/17, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #4
/*31321*/           OPC_EmitMergeInputChains1_0,
/*31322*/           OPC_EmitInteger, MVT::i32, 14, 
/*31325*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31328*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2STRH_POST), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 4, 5, 6, 
                    // Src: (ist:i32 GPR:i32:$src, GPR:i32:$base, t2am_imm8_offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 10
                    // Dst: (t2STRH_POST:i32 GPR:i32:$src, GPR:i32:$base, t2am_imm8_offset:i32:$offset)
/*31340*/         /*Scope*/ 28, /*->31369*/
/*31341*/           OPC_CheckPredicate, 49, // Predicate_pre_truncst
/*31343*/           OPC_CheckPredicate, 53, // Predicate_pre_truncsti8
/*31345*/           OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*31347*/           OPC_CheckComplexPat, /*CP*/17, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #4
/*31350*/           OPC_EmitMergeInputChains1_0,
/*31351*/           OPC_EmitInteger, MVT::i32, 14, 
/*31354*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31357*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2STRB_PRE), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 4, 5, 6, 
                    // Src: (ist:i32 GPR:i32:$src, GPR:i32:$base, t2am_imm8_offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti8>> - Complexity = 10
                    // Dst: (t2STRB_PRE:i32 GPR:i32:$src, GPR:i32:$base, t2am_imm8_offset:i32:$offset)
/*31369*/         /*Scope*/ 28, /*->31398*/
/*31370*/           OPC_CheckPredicate, 51, // Predicate_post_truncst
/*31372*/           OPC_CheckPredicate, 54, // Predicate_post_truncsti8
/*31374*/           OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*31376*/           OPC_CheckComplexPat, /*CP*/17, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #4
/*31379*/           OPC_EmitMergeInputChains1_0,
/*31380*/           OPC_EmitInteger, MVT::i32, 14, 
/*31383*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31386*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2STRB_POST), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 4, 5, 6, 
                    // Src: (ist:i32 GPR:i32:$src, GPR:i32:$base, t2am_imm8_offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 10
                    // Dst: (t2STRB_POST:i32 GPR:i32:$src, GPR:i32:$base, t2am_imm8_offset:i32:$offset)
/*31398*/         0, /*End of Scope*/
/*31399*/       0, /*End of Scope*/
/*31400*/     /*Scope*/ 63|128,1/*191*/, /*->31593*/
/*31402*/       OPC_CheckChild2Type, MVT::i32,
/*31404*/       OPC_CheckPredicate, 40, // Predicate_unindexedstore
/*31406*/       OPC_Scope, 77, /*->31485*/ // 2 children in Scope
/*31408*/         OPC_CheckPredicate, 41, // Predicate_store
/*31410*/         OPC_Scope, 23, /*->31435*/ // 2 children in Scope
/*31412*/           OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb1Only())
/*31414*/           OPC_CheckComplexPat, /*CP*/10, /*#*/2, // SelectThumbAddrModeSP:$addr #3 #4
/*31417*/           OPC_EmitMergeInputChains1_0,
/*31418*/           OPC_EmitInteger, MVT::i32, 14, 
/*31421*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31424*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::tSTRspi), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st tGPR:i32:$src, t_addrmode_sp:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                    // Dst: (tSTRspi tGPR:i32:$src, t_addrmode_sp:i32:$addr)
/*31435*/         /*Scope*/ 48, /*->31484*/
/*31436*/           OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*31438*/           OPC_Scope, 21, /*->31461*/ // 2 children in Scope
/*31440*/             OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectT2AddrModeImm12:$addr #3 #4
/*31443*/             OPC_EmitMergeInputChains1_0,
/*31444*/             OPC_EmitInteger, MVT::i32, 14, 
/*31447*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31450*/             OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2STRi12), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                      // Src: (st GPR:i32:$src, t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                      // Dst: (t2STRi12 GPR:i32:$src, t2addrmode_imm12:i32:$addr)
/*31461*/           /*Scope*/ 21, /*->31483*/
/*31462*/             OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectT2AddrModeImm8:$addr #3 #4
/*31465*/             OPC_EmitMergeInputChains1_0,
/*31466*/             OPC_EmitInteger, MVT::i32, 14, 
/*31469*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31472*/             OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2STRi8), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                      // Src: (st GPR:i32:$src, t2addrmode_imm8:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                      // Dst: (t2STRi8 GPR:i32:$src, t2addrmode_imm8:i32:$addr)
/*31483*/           0, /*End of Scope*/
/*31484*/         0, /*End of Scope*/
/*31485*/       /*Scope*/ 106, /*->31592*/
/*31486*/         OPC_CheckPredicate, 42, // Predicate_truncstore
/*31488*/         OPC_Scope, 50, /*->31540*/ // 2 children in Scope
/*31490*/           OPC_CheckPredicate, 44, // Predicate_truncstorei8
/*31492*/           OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*31494*/           OPC_Scope, 21, /*->31517*/ // 2 children in Scope
/*31496*/             OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectT2AddrModeImm12:$addr #3 #4
/*31499*/             OPC_EmitMergeInputChains1_0,
/*31500*/             OPC_EmitInteger, MVT::i32, 14, 
/*31503*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31506*/             OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2STRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                      // Src: (st GPR:i32:$src, t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                      // Dst: (t2STRBi12 GPR:i32:$src, t2addrmode_imm12:i32:$addr)
/*31517*/           /*Scope*/ 21, /*->31539*/
/*31518*/             OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectT2AddrModeImm8:$addr #3 #4
/*31521*/             OPC_EmitMergeInputChains1_0,
/*31522*/             OPC_EmitInteger, MVT::i32, 14, 
/*31525*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31528*/             OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2STRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                      // Src: (st GPR:i32:$src, t2addrmode_imm8:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                      // Dst: (t2STRBi8 GPR:i32:$src, t2addrmode_imm8:i32:$addr)
/*31539*/           0, /*End of Scope*/
/*31540*/         /*Scope*/ 50, /*->31591*/
/*31541*/           OPC_CheckPredicate, 43, // Predicate_truncstorei16
/*31543*/           OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*31545*/           OPC_Scope, 21, /*->31568*/ // 2 children in Scope
/*31547*/             OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectT2AddrModeImm12:$addr #3 #4
/*31550*/             OPC_EmitMergeInputChains1_0,
/*31551*/             OPC_EmitInteger, MVT::i32, 14, 
/*31554*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31557*/             OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2STRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                      // Src: (st GPR:i32:$src, t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                      // Dst: (t2STRHi12 GPR:i32:$src, t2addrmode_imm12:i32:$addr)
/*31568*/           /*Scope*/ 21, /*->31590*/
/*31569*/             OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectT2AddrModeImm8:$addr #3 #4
/*31572*/             OPC_EmitMergeInputChains1_0,
/*31573*/             OPC_EmitInteger, MVT::i32, 14, 
/*31576*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31579*/             OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2STRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                      // Src: (st GPR:i32:$src, t2addrmode_imm8:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                      // Dst: (t2STRHi8 GPR:i32:$src, t2addrmode_imm8:i32:$addr)
/*31590*/           0, /*End of Scope*/
/*31591*/         0, /*End of Scope*/
/*31592*/       0, /*End of Scope*/
/*31593*/     0, /*End of Scope*/
/*31594*/   /*Scope*/ 32, /*->31627*/
/*31595*/     OPC_CheckChild1Type, MVT::f64,
/*31597*/     OPC_RecordChild2, // #2 = $addr
/*31598*/     OPC_CheckChild2Type, MVT::i32,
/*31600*/     OPC_CheckPredicate, 40, // Predicate_unindexedstore
/*31602*/     OPC_CheckPredicate, 41, // Predicate_store
/*31604*/     OPC_CheckPatternPredicate, 9, // (Subtarget->hasVFP2())
/*31606*/     OPC_CheckComplexPat, /*CP*/13, /*#*/2, // SelectAddrMode5:$addr #3 #4
/*31609*/     OPC_EmitMergeInputChains1_0,
/*31610*/     OPC_EmitInteger, MVT::i32, 14, 
/*31613*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31616*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSTRD), 0|OPFL_Chain|OPFL_MemRefs,
                  0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
              // Src: (st DPR:f64:$src, addrmode5:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
              // Dst: (VSTRD DPR:f64:$src, addrmode5:i32:$addr)
/*31627*/   /*Scope*/ 32, /*->31660*/
/*31628*/     OPC_CheckChild1Type, MVT::f32,
/*31630*/     OPC_RecordChild2, // #2 = $addr
/*31631*/     OPC_CheckChild2Type, MVT::i32,
/*31633*/     OPC_CheckPredicate, 40, // Predicate_unindexedstore
/*31635*/     OPC_CheckPredicate, 41, // Predicate_store
/*31637*/     OPC_CheckPatternPredicate, 9, // (Subtarget->hasVFP2())
/*31639*/     OPC_CheckComplexPat, /*CP*/13, /*#*/2, // SelectAddrMode5:$addr #3 #4
/*31642*/     OPC_EmitMergeInputChains1_0,
/*31643*/     OPC_EmitInteger, MVT::i32, 14, 
/*31646*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31649*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSTRS), 0|OPFL_Chain|OPFL_MemRefs,
                  0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
              // Src: (st SPR:f32:$src, addrmode5:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
              // Dst: (VSTRS SPR:f32:$src, addrmode5:i32:$addr)
/*31660*/   /*Scope*/ 32, /*->31693*/
/*31661*/     OPC_CheckChild1Type, MVT::v2f64,
/*31663*/     OPC_RecordChild2, // #2 = $addr
/*31664*/     OPC_CheckChild2Type, MVT::i32,
/*31666*/     OPC_CheckPredicate, 40, // Predicate_unindexedstore
/*31668*/     OPC_CheckPredicate, 41, // Predicate_store
/*31670*/     OPC_CheckPatternPredicate, 9, // (Subtarget->hasVFP2())
/*31672*/     OPC_CheckComplexPat, /*CP*/14, /*#*/2, // SelectAddrMode4:$addr #3 #4
/*31675*/     OPC_EmitMergeInputChains1_0,
/*31676*/     OPC_EmitInteger, MVT::i32, 14, 
/*31679*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31682*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSTMQ), 0|OPFL_Chain|OPFL_MemRefs,
                  0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
              // Src: (st QPR:v2f64:$src, addrmode4:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
              // Dst: (VSTMQ QPR:v2f64:$src, addrmode4:i32:$addr)
/*31693*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 60|128,11/*1468*/,  TARGET_OPCODE(ARMISD::CMPZ),// ->33166
/*31698*/   OPC_Scope, 78, /*->31778*/ // 16 children in Scope
/*31700*/     OPC_MoveChild, 0,
/*31702*/     OPC_SwitchOpcode /*2 cases */, 34,  TARGET_OPCODE(ISD::AND),// ->31740
/*31706*/       OPC_RecordChild0, // #0 = $a
/*31707*/       OPC_RecordChild1, // #1 = $b
/*31708*/       OPC_CheckType, MVT::i32,
/*31710*/       OPC_MoveParent,
/*31711*/       OPC_MoveChild, 1,
/*31713*/       OPC_CheckInteger, 0, 
/*31715*/       OPC_MoveParent,
/*31716*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*31718*/       OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectShifterOperandReg:$b #2 #3 #4
/*31721*/       OPC_EmitInteger, MVT::i32, 14, 
/*31724*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31727*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::TSTrs), 0|OPFL_FlagOutput,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                // Src: (ARMcmpZ (and:i32 GPR:i32:$a, so_reg:i32:$b), 0:i32) - Complexity = 23
                // Dst: (TSTrs:i32 GPR:i32:$a, so_reg:i32:$b)
              /*SwitchOpcode*/ 34,  TARGET_OPCODE(ISD::XOR),// ->31777
/*31743*/       OPC_RecordChild0, // #0 = $a
/*31744*/       OPC_RecordChild1, // #1 = $b
/*31745*/       OPC_CheckType, MVT::i32,
/*31747*/       OPC_MoveParent,
/*31748*/       OPC_MoveChild, 1,
/*31750*/       OPC_CheckInteger, 0, 
/*31752*/       OPC_MoveParent,
/*31753*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*31755*/       OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectShifterOperandReg:$b #2 #3 #4
/*31758*/       OPC_EmitInteger, MVT::i32, 14, 
/*31761*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31764*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::TEQrs), 0|OPFL_FlagOutput,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                // Src: (ARMcmpZ (xor:i32 GPR:i32:$a, so_reg:i32:$b), 0:i32) - Complexity = 23
                // Dst: (TEQrs:i32 GPR:i32:$a, so_reg:i32:$b)
              0, // EndSwitchOpcode
/*31778*/   /*Scope*/ 39, /*->31818*/
/*31779*/     OPC_RecordChild0, // #0 = $a
/*31780*/     OPC_CheckChild0Type, MVT::i32,
/*31782*/     OPC_MoveChild, 1,
/*31784*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::SUB),
/*31787*/     OPC_MoveChild, 0,
/*31789*/     OPC_CheckInteger, 0, 
/*31791*/     OPC_MoveParent,
/*31792*/     OPC_RecordChild1, // #1 = $b
/*31793*/     OPC_MoveParent,
/*31794*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*31796*/     OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectShifterOperandReg:$b #2 #3 #4
/*31799*/     OPC_EmitInteger, MVT::i32, 14, 
/*31802*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31805*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::CMNzrs), 0|OPFL_FlagOutput,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
              // Src: (ARMcmpZ GPR:i32:$a, (sub:i32 0:i32, so_reg:i32:$b)) - Complexity = 23
              // Dst: (CMNzrs:i32 GPR:i32:$a, so_reg:i32:$b)
/*31818*/   /*Scope*/ 115, /*->31934*/
/*31819*/     OPC_MoveChild, 0,
/*31821*/     OPC_SwitchOpcode /*3 cases */, 34,  TARGET_OPCODE(ISD::AND),// ->31859
/*31825*/       OPC_RecordChild0, // #0 = $b
/*31826*/       OPC_RecordChild1, // #1 = $a
/*31827*/       OPC_CheckType, MVT::i32,
/*31829*/       OPC_MoveParent,
/*31830*/       OPC_MoveChild, 1,
/*31832*/       OPC_CheckInteger, 0, 
/*31834*/       OPC_MoveParent,
/*31835*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*31837*/       OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectShifterOperandReg:$b #2 #3 #4
/*31840*/       OPC_EmitInteger, MVT::i32, 14, 
/*31843*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31846*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::TSTrs), 0|OPFL_FlagOutput,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: (ARMcmpZ (and:i32 so_reg:i32:$b, GPR:i32:$a), 0:i32) - Complexity = 23
                // Dst: (TSTrs:i32 GPR:i32:$a, so_reg:i32:$b)
              /*SwitchOpcode*/ 34,  TARGET_OPCODE(ISD::XOR),// ->31896
/*31862*/       OPC_RecordChild0, // #0 = $b
/*31863*/       OPC_RecordChild1, // #1 = $a
/*31864*/       OPC_CheckType, MVT::i32,
/*31866*/       OPC_MoveParent,
/*31867*/       OPC_MoveChild, 1,
/*31869*/       OPC_CheckInteger, 0, 
/*31871*/       OPC_MoveParent,
/*31872*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*31874*/       OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectShifterOperandReg:$b #2 #3 #4
/*31877*/       OPC_EmitInteger, MVT::i32, 14, 
/*31880*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31883*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::TEQrs), 0|OPFL_FlagOutput,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: (ARMcmpZ (xor:i32 so_reg:i32:$b, GPR:i32:$a), 0:i32) - Complexity = 23
                // Dst: (TEQrs:i32 GPR:i32:$a, so_reg:i32:$b)
              /*SwitchOpcode*/ 34,  TARGET_OPCODE(ISD::SUB),// ->31933
/*31899*/       OPC_MoveChild, 0,
/*31901*/       OPC_CheckInteger, 0, 
/*31903*/       OPC_MoveParent,
/*31904*/       OPC_RecordChild1, // #0 = $b
/*31905*/       OPC_CheckType, MVT::i32,
/*31907*/       OPC_MoveParent,
/*31908*/       OPC_RecordChild1, // #1 = $a
/*31909*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*31911*/       OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectShifterOperandReg:$b #2 #3 #4
/*31914*/       OPC_EmitInteger, MVT::i32, 14, 
/*31917*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31920*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::CMNzrs), 0|OPFL_FlagOutput,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: (ARMcmpZ (sub:i32 0:i32, so_reg:i32:$b), GPR:i32:$a) - Complexity = 23
                // Dst: (CMNzrs:i32 GPR:i32:$a, so_reg:i32:$b)
              0, // EndSwitchOpcode
/*31934*/   /*Scope*/ 38, /*->31973*/
/*31935*/     OPC_RecordChild0, // #0 = $lhs
/*31936*/     OPC_CheckChild0Type, MVT::i32,
/*31938*/     OPC_MoveChild, 1,
/*31940*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::SUB),
/*31943*/     OPC_MoveChild, 0,
/*31945*/     OPC_CheckInteger, 0, 
/*31947*/     OPC_MoveParent,
/*31948*/     OPC_RecordChild1, // #1 = $rhs
/*31949*/     OPC_MoveParent,
/*31950*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*31952*/     OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectT2ShifterOperandReg:$rhs #2 #3
/*31955*/     OPC_EmitInteger, MVT::i32, 14, 
/*31958*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31961*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2CMNzrs), 0|OPFL_FlagOutput,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
              // Src: (ARMcmpZ GPR:i32:$lhs, (sub:i32 0:i32, t2_so_reg:i32:$rhs)) - Complexity = 20
              // Dst: (t2CMNzrs:i32 GPR:i32:$lhs, t2_so_reg:i32:$rhs)
/*31973*/   /*Scope*/ 116|128,1/*244*/, /*->32219*/
/*31975*/     OPC_MoveChild, 0,
/*31977*/     OPC_SwitchOpcode /*3 cases */, 99,  TARGET_OPCODE(ISD::AND),// ->32080
/*31981*/       OPC_RecordChild0, // #0 = $lhs
/*31982*/       OPC_RecordChild1, // #1 = $rhs
/*31983*/       OPC_Scope, 56, /*->32041*/ // 2 children in Scope
/*31985*/         OPC_CheckType, MVT::i32,
/*31987*/         OPC_MoveParent,
/*31988*/         OPC_MoveChild, 1,
/*31990*/         OPC_CheckInteger, 0, 
/*31992*/         OPC_MoveParent,
/*31993*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*31995*/         OPC_Scope, 21, /*->32018*/ // 2 children in Scope
/*31997*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectT2ShifterOperandReg:$rhs #2 #3
/*32000*/           OPC_EmitInteger, MVT::i32, 14, 
/*32003*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32006*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2TSTrs), 0|OPFL_FlagOutput,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (and:i32 GPR:i32:$lhs, t2_so_reg:i32:$rhs), 0:i32) - Complexity = 20
                    // Dst: (t2TSTrs:i32 GPR:i32:$lhs, t2_so_reg:i32:$rhs)
/*32018*/         /*Scope*/ 21, /*->32040*/
/*32019*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectT2ShifterOperandReg:$rhs #2 #3
/*32022*/           OPC_EmitInteger, MVT::i32, 14, 
/*32025*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32028*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2TSTrs), 0|OPFL_FlagOutput,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (and:i32 t2_so_reg:i32:$rhs, GPR:i32:$lhs), 0:i32) - Complexity = 20
                    // Dst: (t2TSTrs:i32 GPR:i32:$lhs, t2_so_reg:i32:$rhs)
/*32040*/         0, /*End of Scope*/
/*32041*/       /*Scope*/ 37, /*->32079*/
/*32042*/         OPC_MoveChild, 1,
/*32044*/         OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*32047*/         OPC_CheckPredicate, 7, // Predicate_so_imm
/*32049*/         OPC_MoveParent,
/*32050*/         OPC_CheckType, MVT::i32,
/*32052*/         OPC_MoveParent,
/*32053*/         OPC_MoveChild, 1,
/*32055*/         OPC_CheckInteger, 0, 
/*32057*/         OPC_MoveParent,
/*32058*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*32060*/         OPC_EmitConvertToTarget, 1,
/*32062*/         OPC_EmitInteger, MVT::i32, 14, 
/*32065*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32068*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::TSTri), 0|OPFL_FlagOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ (and:i32 GPR:i32:$a, (imm:i32)<<P:Predicate_so_imm>>:$b), 0:i32) - Complexity = 15
                  // Dst: (TSTri:i32 GPR:i32:$a, (imm:i32):$b)
/*32079*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 99,  TARGET_OPCODE(ISD::XOR),// ->32182
/*32083*/       OPC_RecordChild0, // #0 = $lhs
/*32084*/       OPC_RecordChild1, // #1 = $rhs
/*32085*/       OPC_Scope, 56, /*->32143*/ // 2 children in Scope
/*32087*/         OPC_CheckType, MVT::i32,
/*32089*/         OPC_MoveParent,
/*32090*/         OPC_MoveChild, 1,
/*32092*/         OPC_CheckInteger, 0, 
/*32094*/         OPC_MoveParent,
/*32095*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*32097*/         OPC_Scope, 21, /*->32120*/ // 2 children in Scope
/*32099*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectT2ShifterOperandReg:$rhs #2 #3
/*32102*/           OPC_EmitInteger, MVT::i32, 14, 
/*32105*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32108*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2TEQrs), 0|OPFL_FlagOutput,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (xor:i32 GPR:i32:$lhs, t2_so_reg:i32:$rhs), 0:i32) - Complexity = 20
                    // Dst: (t2TEQrs:i32 GPR:i32:$lhs, t2_so_reg:i32:$rhs)
/*32120*/         /*Scope*/ 21, /*->32142*/
/*32121*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectT2ShifterOperandReg:$rhs #2 #3
/*32124*/           OPC_EmitInteger, MVT::i32, 14, 
/*32127*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32130*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2TEQrs), 0|OPFL_FlagOutput,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (xor:i32 t2_so_reg:i32:$rhs, GPR:i32:$lhs), 0:i32) - Complexity = 20
                    // Dst: (t2TEQrs:i32 GPR:i32:$lhs, t2_so_reg:i32:$rhs)
/*32142*/         0, /*End of Scope*/
/*32143*/       /*Scope*/ 37, /*->32181*/
/*32144*/         OPC_MoveChild, 1,
/*32146*/         OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*32149*/         OPC_CheckPredicate, 7, // Predicate_so_imm
/*32151*/         OPC_MoveParent,
/*32152*/         OPC_CheckType, MVT::i32,
/*32154*/         OPC_MoveParent,
/*32155*/         OPC_MoveChild, 1,
/*32157*/         OPC_CheckInteger, 0, 
/*32159*/         OPC_MoveParent,
/*32160*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*32162*/         OPC_EmitConvertToTarget, 1,
/*32164*/         OPC_EmitInteger, MVT::i32, 14, 
/*32167*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32170*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::TEQri), 0|OPFL_FlagOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ (xor:i32 GPR:i32:$a, (imm:i32)<<P:Predicate_so_imm>>:$b), 0:i32) - Complexity = 15
                  // Dst: (TEQri:i32 GPR:i32:$a, (imm:i32):$b)
/*32181*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 33,  TARGET_OPCODE(ISD::SUB),// ->32218
/*32185*/       OPC_MoveChild, 0,
/*32187*/       OPC_CheckInteger, 0, 
/*32189*/       OPC_MoveParent,
/*32190*/       OPC_RecordChild1, // #0 = $rhs
/*32191*/       OPC_CheckType, MVT::i32,
/*32193*/       OPC_MoveParent,
/*32194*/       OPC_RecordChild1, // #1 = $lhs
/*32195*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*32197*/       OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectT2ShifterOperandReg:$rhs #2 #3
/*32200*/       OPC_EmitInteger, MVT::i32, 14, 
/*32203*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32206*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2CMNzrs), 0|OPFL_FlagOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (ARMcmpZ (sub:i32 0:i32, t2_so_reg:i32:$rhs), GPR:i32:$lhs) - Complexity = 20
                // Dst: (t2CMNzrs:i32 GPR:i32:$lhs, t2_so_reg:i32:$rhs)
              0, // EndSwitchOpcode
/*32219*/   /*Scope*/ 102, /*->32322*/
/*32220*/     OPC_RecordChild0, // #0 = $a
/*32221*/     OPC_CheckChild0Type, MVT::i32,
/*32223*/     OPC_Scope, 25, /*->32250*/ // 2 children in Scope
/*32225*/       OPC_RecordChild1, // #1 = $b
/*32226*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*32228*/       OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectShifterOperandReg:$b #2 #3 #4
/*32231*/       OPC_EmitInteger, MVT::i32, 14, 
/*32234*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32237*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::CMPzrs), 0|OPFL_FlagOutput,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                // Src: (ARMcmpZ GPR:i32:$a, so_reg:i32:$b) - Complexity = 15
                // Dst: (CMPzrs:i32 GPR:i32:$a, so_reg:i32:$b)
/*32250*/     /*Scope*/ 70, /*->32321*/
/*32251*/       OPC_MoveChild, 1,
/*32253*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::SUB),
/*32256*/       OPC_MoveChild, 0,
/*32258*/       OPC_CheckInteger, 0, 
/*32260*/       OPC_MoveParent,
/*32261*/       OPC_RecordChild1, // #1 = $b
/*32262*/       OPC_MoveChild, 1,
/*32264*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*32267*/       OPC_Scope, 25, /*->32294*/ // 2 children in Scope
/*32269*/         OPC_CheckPredicate, 7, // Predicate_so_imm
/*32271*/         OPC_MoveParent,
/*32272*/         OPC_MoveParent,
/*32273*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*32275*/         OPC_EmitConvertToTarget, 1,
/*32277*/         OPC_EmitInteger, MVT::i32, 14, 
/*32280*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32283*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::CMNzri), 0|OPFL_FlagOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ GPR:i32:$a, (sub:i32 0:i32, (imm:i32)<<P:Predicate_so_imm>>:$b)) - Complexity = 15
                  // Dst: (CMNzri:i32 GPR:i32:$a, (imm:i32):$b)
/*32294*/       /*Scope*/ 25, /*->32320*/
/*32295*/         OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*32297*/         OPC_MoveParent,
/*32298*/         OPC_MoveParent,
/*32299*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*32301*/         OPC_EmitConvertToTarget, 1,
/*32303*/         OPC_EmitInteger, MVT::i32, 14, 
/*32306*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32309*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2CMNzri), 0|OPFL_FlagOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ GPR:i32:$lhs, (sub:i32 0:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$rhs)) - Complexity = 15
                  // Dst: (t2CMNzri:i32 GPR:i32:$lhs, (imm:i32):$rhs)
/*32320*/       0, /*End of Scope*/
/*32321*/     0, /*End of Scope*/
/*32322*/   /*Scope*/ 88, /*->32411*/
/*32323*/     OPC_MoveChild, 0,
/*32325*/     OPC_SwitchOpcode /*2 cases */, 39,  TARGET_OPCODE(ISD::AND),// ->32368
/*32329*/       OPC_RecordChild0, // #0 = $lhs
/*32330*/       OPC_RecordChild1, // #1 = $rhs
/*32331*/       OPC_MoveChild, 1,
/*32333*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*32336*/       OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*32338*/       OPC_MoveParent,
/*32339*/       OPC_CheckType, MVT::i32,
/*32341*/       OPC_MoveParent,
/*32342*/       OPC_MoveChild, 1,
/*32344*/       OPC_CheckInteger, 0, 
/*32346*/       OPC_MoveParent,
/*32347*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*32349*/       OPC_EmitConvertToTarget, 1,
/*32351*/       OPC_EmitInteger, MVT::i32, 14, 
/*32354*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32357*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2TSTri), 0|OPFL_FlagOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMcmpZ (and:i32 GPR:i32:$lhs, (imm:i32)<<P:Predicate_t2_so_imm>>:$rhs), 0:i32) - Complexity = 15
                // Dst: (t2TSTri:i32 GPR:i32:$lhs, (imm:i32):$rhs)
              /*SwitchOpcode*/ 39,  TARGET_OPCODE(ISD::XOR),// ->32410
/*32371*/       OPC_RecordChild0, // #0 = $lhs
/*32372*/       OPC_RecordChild1, // #1 = $rhs
/*32373*/       OPC_MoveChild, 1,
/*32375*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*32378*/       OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*32380*/       OPC_MoveParent,
/*32381*/       OPC_CheckType, MVT::i32,
/*32383*/       OPC_MoveParent,
/*32384*/       OPC_MoveChild, 1,
/*32386*/       OPC_CheckInteger, 0, 
/*32388*/       OPC_MoveParent,
/*32389*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*32391*/       OPC_EmitConvertToTarget, 1,
/*32393*/       OPC_EmitInteger, MVT::i32, 14, 
/*32396*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32399*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2TEQri), 0|OPFL_FlagOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMcmpZ (xor:i32 GPR:i32:$lhs, (imm:i32)<<P:Predicate_t2_so_imm>>:$rhs), 0:i32) - Complexity = 15
                // Dst: (t2TEQri:i32 GPR:i32:$lhs, (imm:i32):$rhs)
              0, // EndSwitchOpcode
/*32411*/   /*Scope*/ 28, /*->32440*/
/*32412*/     OPC_RecordChild0, // #0 = $b
/*32413*/     OPC_CheckChild0Type, MVT::i32,
/*32415*/     OPC_RecordChild1, // #1 = $a
/*32416*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*32418*/     OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectShifterOperandReg:$b #2 #3 #4
/*32421*/     OPC_EmitInteger, MVT::i32, 14, 
/*32424*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32427*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::CMPzrs), 0|OPFL_FlagOutput,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
              // Src: (ARMcmpZ so_reg:i32:$b, GPR:i32:$a) - Complexity = 15
              // Dst: (CMPzrs:i32 GPR:i32:$a, so_reg:i32:$b)
/*32440*/   /*Scope*/ 76, /*->32517*/
/*32441*/     OPC_MoveChild, 0,
/*32443*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::SUB),
/*32446*/     OPC_MoveChild, 0,
/*32448*/     OPC_CheckInteger, 0, 
/*32450*/     OPC_MoveParent,
/*32451*/     OPC_RecordChild1, // #0 = $b
/*32452*/     OPC_MoveChild, 1,
/*32454*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*32457*/     OPC_Scope, 28, /*->32487*/ // 2 children in Scope
/*32459*/       OPC_CheckPredicate, 7, // Predicate_so_imm
/*32461*/       OPC_MoveParent,
/*32462*/       OPC_CheckType, MVT::i32,
/*32464*/       OPC_MoveParent,
/*32465*/       OPC_RecordChild1, // #1 = $a
/*32466*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*32468*/       OPC_EmitConvertToTarget, 0,
/*32470*/       OPC_EmitInteger, MVT::i32, 14, 
/*32473*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32476*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::CMNzri), 0|OPFL_FlagOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (ARMcmpZ (sub:i32 0:i32, (imm:i32)<<P:Predicate_so_imm>>:$b), GPR:i32:$a) - Complexity = 15
                // Dst: (CMNzri:i32 GPR:i32:$a, (imm:i32):$b)
/*32487*/     /*Scope*/ 28, /*->32516*/
/*32488*/       OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*32490*/       OPC_MoveParent,
/*32491*/       OPC_CheckType, MVT::i32,
/*32493*/       OPC_MoveParent,
/*32494*/       OPC_RecordChild1, // #1 = $lhs
/*32495*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*32497*/       OPC_EmitConvertToTarget, 0,
/*32499*/       OPC_EmitInteger, MVT::i32, 14, 
/*32502*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32505*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2CMNzri), 0|OPFL_FlagOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (ARMcmpZ (sub:i32 0:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$rhs), GPR:i32:$lhs) - Complexity = 15
                // Dst: (t2CMNzri:i32 GPR:i32:$lhs, (imm:i32):$rhs)
/*32516*/     0, /*End of Scope*/
/*32517*/   /*Scope*/ 52, /*->32570*/
/*32518*/     OPC_RecordChild0, // #0 = $lhs
/*32519*/     OPC_CheckChild0Type, MVT::i32,
/*32521*/     OPC_RecordChild1, // #1 = $rhs
/*32522*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*32524*/     OPC_Scope, 21, /*->32547*/ // 2 children in Scope
/*32526*/       OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectT2ShifterOperandReg:$rhs #2 #3
/*32529*/       OPC_EmitInteger, MVT::i32, 14, 
/*32532*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32535*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2CMPzrs), 0|OPFL_FlagOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (ARMcmpZ GPR:i32:$lhs, t2_so_reg:i32:$rhs) - Complexity = 12
                // Dst: (t2CMPzrs:i32 GPR:i32:$lhs, t2_so_reg:i32:$rhs)
/*32547*/     /*Scope*/ 21, /*->32569*/
/*32548*/       OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectT2ShifterOperandReg:$rhs #2 #3
/*32551*/       OPC_EmitInteger, MVT::i32, 14, 
/*32554*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32557*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2CMPzrs), 0|OPFL_FlagOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (ARMcmpZ t2_so_reg:i32:$rhs, GPR:i32:$lhs) - Complexity = 12
                // Dst: (t2CMPzrs:i32 GPR:i32:$lhs, t2_so_reg:i32:$rhs)
/*32569*/     0, /*End of Scope*/
/*32570*/   /*Scope*/ 68, /*->32639*/
/*32571*/     OPC_MoveChild, 0,
/*32573*/     OPC_SwitchOpcode /*2 cases */, 29,  TARGET_OPCODE(ISD::AND),// ->32606
/*32577*/       OPC_RecordChild0, // #0 = $a
/*32578*/       OPC_RecordChild1, // #1 = $b
/*32579*/       OPC_CheckType, MVT::i32,
/*32581*/       OPC_MoveParent,
/*32582*/       OPC_MoveChild, 1,
/*32584*/       OPC_CheckInteger, 0, 
/*32586*/       OPC_MoveParent,
/*32587*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*32589*/       OPC_EmitInteger, MVT::i32, 14, 
/*32592*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32595*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::TSTrr), 0|OPFL_FlagOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMcmpZ (and:i32 GPR:i32:$a, GPR:i32:$b), 0:i32) - Complexity = 11
                // Dst: (TSTrr:i32 GPR:i32:$a, GPR:i32:$b)
              /*SwitchOpcode*/ 29,  TARGET_OPCODE(ISD::XOR),// ->32638
/*32609*/       OPC_RecordChild0, // #0 = $a
/*32610*/       OPC_RecordChild1, // #1 = $b
/*32611*/       OPC_CheckType, MVT::i32,
/*32613*/       OPC_MoveParent,
/*32614*/       OPC_MoveChild, 1,
/*32616*/       OPC_CheckInteger, 0, 
/*32618*/       OPC_MoveParent,
/*32619*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*32621*/       OPC_EmitInteger, MVT::i32, 14, 
/*32624*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32627*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::TEQrr), 0|OPFL_FlagOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMcmpZ (xor:i32 GPR:i32:$a, GPR:i32:$b), 0:i32) - Complexity = 11
                // Dst: (TEQrr:i32 GPR:i32:$a, GPR:i32:$b)
              0, // EndSwitchOpcode
/*32639*/   /*Scope*/ 57, /*->32697*/
/*32640*/     OPC_RecordChild0, // #0 = $a
/*32641*/     OPC_CheckChild0Type, MVT::i32,
/*32643*/     OPC_MoveChild, 1,
/*32645*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::SUB),
/*32648*/     OPC_MoveChild, 0,
/*32650*/     OPC_CheckInteger, 0, 
/*32652*/     OPC_MoveParent,
/*32653*/     OPC_RecordChild1, // #1 = $b
/*32654*/     OPC_MoveParent,
/*32655*/     OPC_Scope, 19, /*->32676*/ // 2 children in Scope
/*32657*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*32659*/       OPC_EmitInteger, MVT::i32, 14, 
/*32662*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32665*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::CMNzrr), 0|OPFL_FlagOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMcmpZ GPR:i32:$a, (sub:i32 0:i32, GPR:i32:$b)) - Complexity = 11
                // Dst: (CMNzrr:i32 GPR:i32:$a, GPR:i32:$b)
/*32676*/     /*Scope*/ 19, /*->32696*/
/*32677*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb1Only())
/*32679*/       OPC_EmitInteger, MVT::i32, 14, 
/*32682*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32685*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::tCMNz), 0|OPFL_FlagOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMcmpZ tGPR:i32:$lhs, (sub:i32 0:i32, tGPR:i32:$rhs)) - Complexity = 11
                // Dst: (tCMNz:i32 tGPR:i32:$lhs, tGPR:i32:$rhs)
/*32696*/     0, /*End of Scope*/
/*32697*/   /*Scope*/ 34, /*->32732*/
/*32698*/     OPC_MoveChild, 0,
/*32700*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::AND),
/*32703*/     OPC_RecordChild0, // #0 = $lhs
/*32704*/     OPC_RecordChild1, // #1 = $rhs
/*32705*/     OPC_CheckType, MVT::i32,
/*32707*/     OPC_MoveParent,
/*32708*/     OPC_MoveChild, 1,
/*32710*/     OPC_CheckInteger, 0, 
/*32712*/     OPC_MoveParent,
/*32713*/     OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb1Only())
/*32715*/     OPC_EmitInteger, MVT::i32, 14, 
/*32718*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32721*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::tTST), 0|OPFL_FlagOutput,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (ARMcmpZ (and:i32 tGPR:i32:$lhs, tGPR:i32:$rhs), 0:i32) - Complexity = 11
              // Dst: (tTST:i32 tGPR:i32:$lhs, tGPR:i32:$rhs)
/*32732*/   /*Scope*/ 34, /*->32767*/
/*32733*/     OPC_RecordChild0, // #0 = $lhs
/*32734*/     OPC_CheckChild0Type, MVT::i32,
/*32736*/     OPC_MoveChild, 1,
/*32738*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::SUB),
/*32741*/     OPC_MoveChild, 0,
/*32743*/     OPC_CheckInteger, 0, 
/*32745*/     OPC_MoveParent,
/*32746*/     OPC_RecordChild1, // #1 = $rhs
/*32747*/     OPC_MoveParent,
/*32748*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*32750*/     OPC_EmitInteger, MVT::i32, 14, 
/*32753*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32756*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2CMNzrr), 0|OPFL_FlagOutput,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (ARMcmpZ GPR:i32:$lhs, (sub:i32 0:i32, rGPR:i32:$rhs)) - Complexity = 11
              // Dst: (t2CMNzrr:i32 GPR:i32:$lhs, rGPR:i32:$rhs)
/*32767*/   /*Scope*/ 45|128,1/*173*/, /*->32942*/
/*32769*/     OPC_MoveChild, 0,
/*32771*/     OPC_SwitchOpcode /*3 cases */, 44,  TARGET_OPCODE(ISD::AND),// ->32819
/*32775*/       OPC_RecordChild0, // #0 = $lhs
/*32776*/       OPC_RecordChild1, // #1 = $rhs
/*32777*/       OPC_CheckType, MVT::i32,
/*32779*/       OPC_MoveParent,
/*32780*/       OPC_MoveChild, 1,
/*32782*/       OPC_CheckInteger, 0, 
/*32784*/       OPC_MoveParent,
/*32785*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*32787*/       OPC_EmitInteger, MVT::i32, 14, 
/*32790*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32793*/       OPC_Scope, 11, /*->32806*/ // 2 children in Scope
/*32795*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2TSTrr), 0|OPFL_FlagOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ (and:i32 GPR:i32:$lhs, rGPR:i32:$rhs), 0:i32) - Complexity = 11
                  // Dst: (t2TSTrr:i32 GPR:i32:$lhs, rGPR:i32:$rhs)
/*32806*/       /*Scope*/ 11, /*->32818*/
/*32807*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2TSTrr), 0|OPFL_FlagOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (ARMcmpZ (and:i32 rGPR:i32:$rhs, GPR:i32:$lhs), 0:i32) - Complexity = 11
                  // Dst: (t2TSTrr:i32 GPR:i32:$lhs, rGPR:i32:$rhs)
/*32818*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 44,  TARGET_OPCODE(ISD::XOR),// ->32866
/*32822*/       OPC_RecordChild0, // #0 = $lhs
/*32823*/       OPC_RecordChild1, // #1 = $rhs
/*32824*/       OPC_CheckType, MVT::i32,
/*32826*/       OPC_MoveParent,
/*32827*/       OPC_MoveChild, 1,
/*32829*/       OPC_CheckInteger, 0, 
/*32831*/       OPC_MoveParent,
/*32832*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*32834*/       OPC_EmitInteger, MVT::i32, 14, 
/*32837*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32840*/       OPC_Scope, 11, /*->32853*/ // 2 children in Scope
/*32842*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2TEQrr), 0|OPFL_FlagOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ (xor:i32 GPR:i32:$lhs, rGPR:i32:$rhs), 0:i32) - Complexity = 11
                  // Dst: (t2TEQrr:i32 GPR:i32:$lhs, rGPR:i32:$rhs)
/*32853*/       /*Scope*/ 11, /*->32865*/
/*32854*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2TEQrr), 0|OPFL_FlagOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (ARMcmpZ (xor:i32 rGPR:i32:$rhs, GPR:i32:$lhs), 0:i32) - Complexity = 11
                  // Dst: (t2TEQrr:i32 GPR:i32:$lhs, rGPR:i32:$rhs)
/*32865*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 72,  TARGET_OPCODE(ISD::SUB),// ->32941
/*32869*/       OPC_MoveChild, 0,
/*32871*/       OPC_CheckInteger, 0, 
/*32873*/       OPC_MoveParent,
/*32874*/       OPC_RecordChild1, // #0 = $b
/*32875*/       OPC_CheckType, MVT::i32,
/*32877*/       OPC_MoveParent,
/*32878*/       OPC_RecordChild1, // #1 = $a
/*32879*/       OPC_Scope, 19, /*->32900*/ // 3 children in Scope
/*32881*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*32883*/         OPC_EmitInteger, MVT::i32, 14, 
/*32886*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32889*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::CMNzrr), 0|OPFL_FlagOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (ARMcmpZ (sub:i32 0:i32, GPR:i32:$b), GPR:i32:$a) - Complexity = 11
                  // Dst: (CMNzrr:i32 GPR:i32:$a, GPR:i32:$b)
/*32900*/       /*Scope*/ 19, /*->32920*/
/*32901*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb1Only())
/*32903*/         OPC_EmitInteger, MVT::i32, 14, 
/*32906*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32909*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::tCMNz), 0|OPFL_FlagOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (ARMcmpZ (sub:i32 0:i32, tGPR:i32:$rhs), tGPR:i32:$lhs) - Complexity = 11
                  // Dst: (tCMNz:i32 tGPR:i32:$lhs, tGPR:i32:$rhs)
/*32920*/       /*Scope*/ 19, /*->32940*/
/*32921*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*32923*/         OPC_EmitInteger, MVT::i32, 14, 
/*32926*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32929*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2CMNzrr), 0|OPFL_FlagOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (ARMcmpZ (sub:i32 0:i32, rGPR:i32:$rhs), GPR:i32:$lhs) - Complexity = 11
                  // Dst: (t2CMNzrr:i32 GPR:i32:$lhs, rGPR:i32:$rhs)
/*32940*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*32942*/   /*Scope*/ 93|128,1/*221*/, /*->33165*/
/*32944*/     OPC_RecordChild0, // #0 = $a
/*32945*/     OPC_CheckChild0Type, MVT::i32,
/*32947*/     OPC_RecordChild1, // #1 = $b
/*32948*/     OPC_Scope, 10|128,1/*138*/, /*->33089*/ // 4 children in Scope
/*32951*/       OPC_MoveChild, 1,
/*32953*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*32956*/       OPC_Scope, 24, /*->32982*/ // 5 children in Scope
/*32958*/         OPC_CheckPredicate, 7, // Predicate_so_imm
/*32960*/         OPC_MoveParent,
/*32961*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*32963*/         OPC_EmitConvertToTarget, 1,
/*32965*/         OPC_EmitInteger, MVT::i32, 14, 
/*32968*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32971*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::CMPzri), 0|OPFL_FlagOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ GPR:i32:$a, (imm:i32)<<P:Predicate_so_imm>>:$b) - Complexity = 7
                  // Dst: (CMPzri:i32 GPR:i32:$a, (imm:i32):$b)
/*32982*/       /*Scope*/ 27, /*->33010*/
/*32983*/         OPC_CheckPredicate, 14, // Predicate_so_imm_neg
/*32985*/         OPC_MoveParent,
/*32986*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*32988*/         OPC_EmitConvertToTarget, 1,
/*32990*/         OPC_EmitNodeXForm, 13, 2, // so_imm_neg_XFORM
/*32993*/         OPC_EmitInteger, MVT::i32, 14, 
/*32996*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32999*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::CMNzri), 0|OPFL_FlagOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (ARMcmpZ GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm_neg>><<X:so_imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (CMNzri:i32 GPR:i32:$src, (so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_so_imm_neg>>:$imm))
/*33010*/       /*Scope*/ 24, /*->33035*/
/*33011*/         OPC_CheckPredicate, 55, // Predicate_imm0_255
/*33013*/         OPC_MoveParent,
/*33014*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb1Only())
/*33016*/         OPC_EmitConvertToTarget, 1,
/*33018*/         OPC_EmitInteger, MVT::i32, 14, 
/*33021*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33024*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::tCMPzi8), 0|OPFL_FlagOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm0_255>>:$rhs) - Complexity = 7
                  // Dst: (tCMPzi8:i32 tGPR:i32:$lhs, (imm:i32):$rhs)
/*33035*/       /*Scope*/ 24, /*->33060*/
/*33036*/         OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*33038*/         OPC_MoveParent,
/*33039*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*33041*/         OPC_EmitConvertToTarget, 1,
/*33043*/         OPC_EmitInteger, MVT::i32, 14, 
/*33046*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33049*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2CMPzri), 0|OPFL_FlagOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ GPR:i32:$lhs, (imm:i32)<<P:Predicate_t2_so_imm>>:$rhs) - Complexity = 7
                  // Dst: (t2CMPzri:i32 GPR:i32:$lhs, (imm:i32):$rhs)
/*33060*/       /*Scope*/ 27, /*->33088*/
/*33061*/         OPC_CheckPredicate, 20, // Predicate_t2_so_imm_neg
/*33063*/         OPC_MoveParent,
/*33064*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*33066*/         OPC_EmitConvertToTarget, 1,
/*33068*/         OPC_EmitNodeXForm, 14, 2, // t2_so_imm_neg_XFORM
/*33071*/         OPC_EmitInteger, MVT::i32, 14, 
/*33074*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33077*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2CMNzri), 0|OPFL_FlagOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (ARMcmpZ GPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_neg>><<X:t2_so_imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (t2CMNzri:i32 GPR:i32:$src, (t2_so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_neg>>:$imm))
/*33088*/       0, /*End of Scope*/
/*33089*/     /*Scope*/ 19, /*->33109*/
/*33090*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*33092*/       OPC_EmitInteger, MVT::i32, 14, 
/*33095*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33098*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::CMPzrr), 0|OPFL_FlagOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMcmpZ GPR:i32:$a, GPR:i32:$b) - Complexity = 3
                // Dst: (CMPzrr:i32 GPR:i32:$a, GPR:i32:$b)
/*33109*/     /*Scope*/ 19, /*->33129*/
/*33110*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb1Only())
/*33112*/       OPC_EmitInteger, MVT::i32, 14, 
/*33115*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33118*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::tCMPzr), 0|OPFL_FlagOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMcmpZ tGPR:i32:$lhs, tGPR:i32:$rhs) - Complexity = 3
                // Dst: (tCMPzr:i32 tGPR:i32:$lhs, tGPR:i32:$rhs)
/*33129*/     /*Scope*/ 34, /*->33164*/
/*33130*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*33132*/       OPC_EmitInteger, MVT::i32, 14, 
/*33135*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33138*/       OPC_Scope, 11, /*->33151*/ // 2 children in Scope
/*33140*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2CMPzrr), 0|OPFL_FlagOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ GPR:i32:$lhs, rGPR:i32:$rhs) - Complexity = 3
                  // Dst: (t2CMPzrr:i32 GPR:i32:$lhs, rGPR:i32:$rhs)
/*33151*/       /*Scope*/ 11, /*->33163*/
/*33152*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2CMPzrr), 0|OPFL_FlagOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (ARMcmpZ rGPR:i32:$rhs, GPR:i32:$lhs) - Complexity = 3
                  // Dst: (t2CMPzrr:i32 GPR:i32:$lhs, rGPR:i32:$rhs)
/*33163*/       0, /*End of Scope*/
/*33164*/     0, /*End of Scope*/
/*33165*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 41|128,7/*937*/,  TARGET_OPCODE(ISD::XOR),// ->34107
/*33170*/   OPC_Scope, 60|128,1/*188*/, /*->33361*/ // 5 children in Scope
/*33173*/     OPC_RecordChild0, // #0 = $src
/*33174*/     OPC_Scope, 73, /*->33249*/ // 3 children in Scope
/*33176*/       OPC_MoveChild, 1,
/*33178*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*33189*/       OPC_MoveParent,
/*33190*/       OPC_CheckType, MVT::i32,
/*33192*/       OPC_Scope, 27, /*->33221*/ // 2 children in Scope
/*33194*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*33196*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectShifterOperandReg:$src #1 #2 #3
/*33199*/         OPC_EmitInteger, MVT::i32, 14, 
/*33202*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33205*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33208*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::MVNs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (xor:i32 so_reg:i32:$src, -1:i32) - Complexity = 20
                  // Dst: (MVNs:i32 so_reg:i32:$src)
/*33221*/       /*Scope*/ 26, /*->33248*/
/*33222*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*33224*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectT2ShifterOperandReg:$src #1 #2
/*33227*/         OPC_EmitInteger, MVT::i32, 14, 
/*33230*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33233*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33236*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2MVNs), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (xor:i32 t2_so_reg:i32:$src, -1:i32) - Complexity = 18
                  // Dst: (t2MVNs:i32 t2_so_reg:i32:$src)
/*33248*/       0, /*End of Scope*/
/*33249*/     /*Scope*/ 61, /*->33311*/
/*33250*/       OPC_RecordChild1, // #1 = $b
/*33251*/       OPC_CheckType, MVT::i32,
/*33253*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*33255*/       OPC_Scope, 26, /*->33283*/ // 2 children in Scope
/*33257*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectShifterOperandReg:$b #2 #3 #4
/*33260*/         OPC_EmitInteger, MVT::i32, 14, 
/*33263*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33266*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33269*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::EORrs), 0,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                  // Src: (xor:i32 GPR:i32:$a, so_reg:i32:$b) - Complexity = 15
                  // Dst: (EORrs:i32 GPR:i32:$a, so_reg:i32:$b)
/*33283*/       /*Scope*/ 26, /*->33310*/
/*33284*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectShifterOperandReg:$b #2 #3 #4
/*33287*/         OPC_EmitInteger, MVT::i32, 14, 
/*33290*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33293*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33296*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::EORrs), 0,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                  // Src: (xor:i32 so_reg:i32:$b, GPR:i32:$a) - Complexity = 15
                  // Dst: (EORrs:i32 GPR:i32:$a, so_reg:i32:$b)
/*33310*/       0, /*End of Scope*/
/*33311*/     /*Scope*/ 48, /*->33360*/
/*33312*/       OPC_MoveChild, 0,
/*33314*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*33317*/       OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*33319*/       OPC_MoveParent,
/*33320*/       OPC_MoveChild, 1,
/*33322*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*33333*/       OPC_MoveParent,
/*33334*/       OPC_CheckType, MVT::i32,
/*33336*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*33338*/       OPC_EmitConvertToTarget, 0,
/*33340*/       OPC_EmitInteger, MVT::i32, 14, 
/*33343*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33346*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33349*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2MVNi), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$src, -1:i32) - Complexity = 13
                // Dst: (t2MVNi:i32 (imm:i32):$src)
/*33360*/     0, /*End of Scope*/
/*33361*/   /*Scope*/ 49, /*->33411*/
/*33362*/     OPC_MoveChild, 0,
/*33364*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*33375*/     OPC_MoveParent,
/*33376*/     OPC_RecordChild1, // #0 = $src
/*33377*/     OPC_MoveChild, 1,
/*33379*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*33382*/     OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*33384*/     OPC_MoveParent,
/*33385*/     OPC_CheckType, MVT::i32,
/*33387*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*33389*/     OPC_EmitConvertToTarget, 0,
/*33391*/     OPC_EmitInteger, MVT::i32, 14, 
/*33394*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33397*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33400*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2MVNi), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
              // Src: (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$src) - Complexity = 13
              // Dst: (t2MVNi:i32 (imm:i32):$src)
/*33411*/   /*Scope*/ 44|128,1/*172*/, /*->33585*/
/*33413*/     OPC_RecordChild0, // #0 = $lhs
/*33414*/     OPC_Scope, 59, /*->33475*/ // 2 children in Scope
/*33416*/       OPC_RecordChild1, // #1 = $rhs
/*33417*/       OPC_CheckType, MVT::i32,
/*33419*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*33421*/       OPC_Scope, 25, /*->33448*/ // 2 children in Scope
/*33423*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectT2ShifterOperandReg:$rhs #2 #3
/*33426*/         OPC_EmitInteger, MVT::i32, 14, 
/*33429*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33432*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33435*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2EORrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (xor:i32 rGPR:i32:$lhs, t2_so_reg:i32:$rhs) - Complexity = 12
                  // Dst: (t2EORrs:i32 rGPR:i32:$lhs, t2_so_reg:i32:$rhs)
/*33448*/       /*Scope*/ 25, /*->33474*/
/*33449*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectT2ShifterOperandReg:$rhs #2 #3
/*33452*/         OPC_EmitInteger, MVT::i32, 14, 
/*33455*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33458*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33461*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2EORrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (xor:i32 t2_so_reg:i32:$rhs, rGPR:i32:$lhs) - Complexity = 12
                  // Dst: (t2EORrs:i32 rGPR:i32:$lhs, t2_so_reg:i32:$rhs)
/*33474*/       0, /*End of Scope*/
/*33475*/     /*Scope*/ 108, /*->33584*/
/*33476*/       OPC_MoveChild, 1,
/*33478*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::BIT_CONVERT),
/*33481*/       OPC_MoveChild, 0,
/*33483*/       OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VMOVIMM),
/*33486*/       OPC_MoveChild, 0,
/*33488*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::TargetConstant),
/*33491*/       OPC_MoveParent,
/*33492*/       OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*33494*/       OPC_SwitchType /*2 cases */, 42,  MVT::v8i8,// ->33539
/*33497*/         OPC_MoveParent,
/*33498*/         OPC_MoveParent,
/*33499*/         OPC_CheckType, MVT::v2i32,
/*33501*/         OPC_Scope, 18, /*->33521*/ // 2 children in Scope
/*33503*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*33505*/           OPC_EmitInteger, MVT::i32, 14, 
/*33508*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33511*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMVNd), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 DPR:v2i32:$src, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                    // Dst: (VMVNd:v2i32 DPR:v2i32:$src)
/*33521*/         /*Scope*/ 16, /*->33538*/
/*33522*/           OPC_EmitInteger, MVT::i32, 14, 
/*33525*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33528*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMVNd), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 DPR:v2i32:$src, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                    // Dst: (VMVNd:v2i32 DPR:v2i32:$src)
/*33538*/         0, /*End of Scope*/
                /*SwitchType*/ 42,  MVT::v16i8,// ->33583
/*33541*/         OPC_MoveParent,
/*33542*/         OPC_MoveParent,
/*33543*/         OPC_CheckType, MVT::v4i32,
/*33545*/         OPC_Scope, 18, /*->33565*/ // 2 children in Scope
/*33547*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*33549*/           OPC_EmitInteger, MVT::i32, 14, 
/*33552*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33555*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMVNq), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 QPR:v4i32:$src, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                    // Dst: (VMVNq:v4i32 QPR:v4i32:$src)
/*33565*/         /*Scope*/ 16, /*->33582*/
/*33566*/           OPC_EmitInteger, MVT::i32, 14, 
/*33569*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33572*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMVNq), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 QPR:v4i32:$src, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                    // Dst: (VMVNq:v4i32 QPR:v4i32:$src)
/*33582*/         0, /*End of Scope*/
                0, // EndSwitchType
/*33584*/     0, /*End of Scope*/
/*33585*/   /*Scope*/ 110, /*->33696*/
/*33586*/     OPC_MoveChild, 0,
/*33588*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::BIT_CONVERT),
/*33591*/     OPC_MoveChild, 0,
/*33593*/     OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VMOVIMM),
/*33596*/     OPC_MoveChild, 0,
/*33598*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::TargetConstant),
/*33601*/     OPC_MoveParent,
/*33602*/     OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*33604*/     OPC_SwitchType /*2 cases */, 43,  MVT::v8i8,// ->33650
/*33607*/       OPC_MoveParent,
/*33608*/       OPC_MoveParent,
/*33609*/       OPC_RecordChild1, // #0 = $src
/*33610*/       OPC_CheckType, MVT::v2i32,
/*33612*/       OPC_Scope, 18, /*->33632*/ // 2 children in Scope
/*33614*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*33616*/         OPC_EmitInteger, MVT::i32, 14, 
/*33619*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33622*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMVNd), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$src) - Complexity = 13
                  // Dst: (VMVNd:v2i32 DPR:v2i32:$src)
/*33632*/       /*Scope*/ 16, /*->33649*/
/*33633*/         OPC_EmitInteger, MVT::i32, 14, 
/*33636*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33639*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMVNd), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$src) - Complexity = 13
                  // Dst: (VMVNd:v2i32 DPR:v2i32:$src)
/*33649*/       0, /*End of Scope*/
              /*SwitchType*/ 43,  MVT::v16i8,// ->33695
/*33652*/       OPC_MoveParent,
/*33653*/       OPC_MoveParent,
/*33654*/       OPC_RecordChild1, // #0 = $src
/*33655*/       OPC_CheckType, MVT::v4i32,
/*33657*/       OPC_Scope, 18, /*->33677*/ // 2 children in Scope
/*33659*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*33661*/         OPC_EmitInteger, MVT::i32, 14, 
/*33664*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33667*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMVNq), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$src) - Complexity = 13
                  // Dst: (VMVNq:v4i32 QPR:v4i32:$src)
/*33677*/       /*Scope*/ 16, /*->33694*/
/*33678*/         OPC_EmitInteger, MVT::i32, 14, 
/*33681*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33684*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMVNq), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$src) - Complexity = 13
                  // Dst: (VMVNq:v4i32 QPR:v4i32:$src)
/*33694*/       0, /*End of Scope*/
              0, // EndSwitchType
/*33696*/   /*Scope*/ 24|128,3/*408*/, /*->34106*/
/*33698*/     OPC_RecordChild0, // #0 = $src
/*33699*/     OPC_Scope, 87, /*->33788*/ // 2 children in Scope
/*33701*/       OPC_MoveChild, 1,
/*33703*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*33714*/       OPC_MoveParent,
/*33715*/       OPC_CheckType, MVT::i32,
/*33717*/       OPC_Scope, 22, /*->33741*/ // 3 children in Scope
/*33719*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*33721*/         OPC_EmitInteger, MVT::i32, 14, 
/*33724*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33727*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33730*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2MVNr), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (xor:i32 rGPR:i32:$src, -1:i32) - Complexity = 9
                  // Dst: (t2MVNr:i32 rGPR:i32:$src)
/*33741*/       /*Scope*/ 22, /*->33764*/
/*33742*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*33744*/         OPC_EmitInteger, MVT::i32, 14, 
/*33747*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33750*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33753*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::MVNr), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (xor:i32 GPR:i32:$src, -1:i32) - Complexity = 8
                  // Dst: (MVNr:i32 GPR:i32:$src)
/*33764*/       /*Scope*/ 22, /*->33787*/
/*33765*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb1Only())
/*33767*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*33770*/         OPC_EmitInteger, MVT::i32, 14, 
/*33773*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33776*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::tMVN), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (xor:i32 tGPR:i32:$src, -1:i32) - Complexity = 8
                  // Dst: (tMVN:i32 tGPR:i32:$src)
/*33787*/       0, /*End of Scope*/
/*33788*/     /*Scope*/ 59|128,2/*315*/, /*->34105*/
/*33790*/       OPC_RecordChild1, // #1 = $b
/*33791*/       OPC_Scope, 61|128,1/*189*/, /*->33983*/ // 4 children in Scope
/*33794*/         OPC_MoveChild, 1,
/*33796*/         OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*33799*/         OPC_Scope, 30, /*->33831*/ // 4 children in Scope
/*33801*/           OPC_CheckPredicate, 7, // Predicate_so_imm
/*33803*/           OPC_MoveParent,
/*33804*/           OPC_CheckType, MVT::i32,
/*33806*/           OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*33808*/           OPC_EmitConvertToTarget, 1,
/*33810*/           OPC_EmitInteger, MVT::i32, 14, 
/*33813*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33816*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33819*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::EORri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (xor:i32 GPR:i32:$a, (imm:i32)<<P:Predicate_so_imm>>:$b) - Complexity = 7
                    // Dst: (EORri:i32 GPR:i32:$a, (imm:i32):$b)
/*33831*/         /*Scope*/ 30, /*->33862*/
/*33832*/           OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*33834*/           OPC_MoveParent,
/*33835*/           OPC_CheckType, MVT::i32,
/*33837*/           OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*33839*/           OPC_EmitConvertToTarget, 1,
/*33841*/           OPC_EmitInteger, MVT::i32, 14, 
/*33844*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33847*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33850*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2EORri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (xor:i32 rGPR:i32:$lhs, (imm:i32)<<P:Predicate_t2_so_imm>>:$rhs) - Complexity = 7
                    // Dst: (t2EORri:i32 rGPR:i32:$lhs, (imm:i32):$rhs)
/*33862*/         /*Scope*/ 59, /*->33922*/
/*33863*/           OPC_CheckPredicate, 9, // Predicate_so_imm2part
/*33865*/           OPC_MoveParent,
/*33866*/           OPC_CheckType, MVT::i32,
/*33868*/           OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*33870*/           OPC_EmitConvertToTarget, 1,
/*33872*/           OPC_EmitNodeXForm, 4, 2, // so_imm2part_1
/*33875*/           OPC_EmitInteger, MVT::i32, 14, 
/*33878*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33881*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33884*/           OPC_EmitNode, TARGET_OPCODE(ARM::EORri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6,  // Results = #7 
/*33896*/           OPC_EmitConvertToTarget, 1,
/*33898*/           OPC_EmitNodeXForm, 5, 8, // so_imm2part_2
/*33901*/           OPC_EmitInteger, MVT::i32, 14, 
/*33904*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33907*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33910*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::EORri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 7, 9, 10, 11, 12, 
                    // Src: (xor:i32 GPR:i32:$LHS, (imm:i32)<<P:Predicate_so_imm2part>>:$RHS) - Complexity = 7
                    // Dst: (EORri:i32 (EORri:i32 GPR:i32:$LHS, (so_imm2part_1:i32 (imm:i32):$RHS)), (so_imm2part_2:i32 (imm:i32):$RHS))
/*33922*/         /*Scope*/ 59, /*->33982*/
/*33923*/           OPC_CheckPredicate, 10, // Predicate_t2_so_imm2part
/*33925*/           OPC_MoveParent,
/*33926*/           OPC_CheckType, MVT::i32,
/*33928*/           OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*33930*/           OPC_EmitConvertToTarget, 1,
/*33932*/           OPC_EmitNodeXForm, 6, 2, // t2_so_imm2part_1
/*33935*/           OPC_EmitInteger, MVT::i32, 14, 
/*33938*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33941*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33944*/           OPC_EmitNode, TARGET_OPCODE(ARM::t2EORri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6,  // Results = #7 
/*33956*/           OPC_EmitConvertToTarget, 1,
/*33958*/           OPC_EmitNodeXForm, 7, 8, // t2_so_imm2part_2
/*33961*/           OPC_EmitInteger, MVT::i32, 14, 
/*33964*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33967*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33970*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2EORri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 7, 9, 10, 11, 12, 
                    // Src: (xor:i32 rGPR:i32:$LHS, (imm:i32)<<P:Predicate_t2_so_imm2part>>:$RHS) - Complexity = 7
                    // Dst: (t2EORri:i32 (t2EORri:i32 rGPR:i32:$LHS, (t2_so_imm2part_1:i32 (imm:i32):$RHS)), (t2_so_imm2part_2:i32 (imm:i32):$RHS))
/*33982*/         0, /*End of Scope*/
/*33983*/       /*Scope*/ 76, /*->34060*/
/*33984*/         OPC_CheckType, MVT::i32,
/*33986*/         OPC_Scope, 23, /*->34011*/ // 3 children in Scope
/*33988*/           OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*33990*/           OPC_EmitInteger, MVT::i32, 14, 
/*33993*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33996*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33999*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::EORrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (xor:i32 GPR:i32:$a, GPR:i32:$b) - Complexity = 3
                    // Dst: (EORrr:i32 GPR:i32:$a, GPR:i32:$b)
/*34011*/         /*Scope*/ 23, /*->34035*/
/*34012*/           OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb1Only())
/*34014*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*34017*/           OPC_EmitInteger, MVT::i32, 14, 
/*34020*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34023*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::tEOR), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (xor:i32 tGPR:i32:$lhs, tGPR:i32:$rhs) - Complexity = 3
                    // Dst: (tEOR:i32 tGPR:i32:$lhs, tGPR:i32:$rhs)
/*34035*/         /*Scope*/ 23, /*->34059*/
/*34036*/           OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*34038*/           OPC_EmitInteger, MVT::i32, 14, 
/*34041*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34044*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34047*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2EORrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (xor:i32 rGPR:i32:$lhs, rGPR:i32:$rhs) - Complexity = 3
                    // Dst: (t2EORrr:i32 rGPR:i32:$lhs, rGPR:i32:$rhs)
/*34059*/         0, /*End of Scope*/
/*34060*/       /*Scope*/ 21, /*->34082*/
/*34061*/         OPC_CheckType, MVT::v2i32,
/*34063*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*34065*/         OPC_EmitInteger, MVT::i32, 14, 
/*34068*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34071*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VEORd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (xor:v2i32 DPR:v2i32:$src1, DPR:v2i32:$src2) - Complexity = 3
                  // Dst: (VEORd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$src2)
/*34082*/       /*Scope*/ 21, /*->34104*/
/*34083*/         OPC_CheckType, MVT::v4i32,
/*34085*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*34087*/         OPC_EmitInteger, MVT::i32, 14, 
/*34090*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34093*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VEORq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (xor:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2) - Complexity = 3
                  // Dst: (VEORq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2)
/*34104*/       0, /*End of Scope*/
/*34105*/     0, /*End of Scope*/
/*34106*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 92|128,4/*604*/,  TARGET_OPCODE(ISD::ADDE),// ->34715
/*34111*/   OPC_CaptureFlagInput,
/*34112*/   OPC_RecordChild0, // #0 = $a
/*34113*/   OPC_RecordChild1, // #1 = $b
/*34114*/   OPC_Scope, 32, /*->34148*/ // 14 children in Scope
/*34116*/     OPC_CheckPredicate, 56, // Predicate_adde_dead_carry
/*34118*/     OPC_CheckType, MVT::i32,
/*34120*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*34122*/     OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectShifterOperandReg:$b #2 #3 #4
/*34125*/     OPC_EmitInteger, MVT::i32, 14, 
/*34128*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34131*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34134*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::ADCrs), 0|OPFL_FlagInput|OPFL_FlagOutput,
                  1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
              // Src: (adde:i32 GPR:i32:$a, so_reg:i32:$b)<<P:Predicate_adde_dead_carry>> - Complexity = 16
              // Dst: (ADCrs:i32 GPR:i32:$a, so_reg:i32:$b)
/*34148*/   /*Scope*/ 21, /*->34170*/
/*34149*/     OPC_CheckPredicate, 57, // Predicate_adde_live_carry
/*34151*/     OPC_CheckType, MVT::i32,
/*34153*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*34155*/     OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectShifterOperandReg:$b #2 #3 #4
/*34158*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::ADCSSrs), 0|OPFL_FlagInput|OPFL_FlagOutput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (adde:i32 GPR:i32:$a, so_reg:i32:$b)<<P:Predicate_adde_live_carry>> - Complexity = 16
              // Dst: (ADCSSrs:i32:i32 GPR:i32:$a, so_reg:i32:$b)
/*34170*/   /*Scope*/ 32, /*->34203*/
/*34171*/     OPC_CheckPredicate, 56, // Predicate_adde_dead_carry
/*34173*/     OPC_CheckType, MVT::i32,
/*34175*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*34177*/     OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectShifterOperandReg:$b #2 #3 #4
/*34180*/     OPC_EmitInteger, MVT::i32, 14, 
/*34183*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34186*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34189*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::ADCrs), 0|OPFL_FlagInput|OPFL_FlagOutput,
                  1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
              // Src: (adde:i32 so_reg:i32:$b, GPR:i32:$a)<<P:Predicate_adde_dead_carry>> - Complexity = 16
              // Dst: (ADCrs:i32 GPR:i32:$a, so_reg:i32:$b)
/*34203*/   /*Scope*/ 21, /*->34225*/
/*34204*/     OPC_CheckPredicate, 57, // Predicate_adde_live_carry
/*34206*/     OPC_CheckType, MVT::i32,
/*34208*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*34210*/     OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectShifterOperandReg:$b #2 #3 #4
/*34213*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::ADCSSrs), 0|OPFL_FlagInput|OPFL_FlagOutput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
              // Src: (adde:i32 so_reg:i32:$b, GPR:i32:$a)<<P:Predicate_adde_live_carry>> - Complexity = 16
              // Dst: (ADCSSrs:i32:i32 GPR:i32:$a, so_reg:i32:$b)
/*34225*/   /*Scope*/ 31, /*->34257*/
/*34226*/     OPC_CheckPredicate, 56, // Predicate_adde_dead_carry
/*34228*/     OPC_CheckType, MVT::i32,
/*34230*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*34232*/     OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectT2ShifterOperandReg:$rhs #2 #3
/*34235*/     OPC_EmitInteger, MVT::i32, 14, 
/*34238*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34241*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34244*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2ADCrs), 0|OPFL_FlagInput|OPFL_FlagOutput,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
              // Src: (adde:i32 rGPR:i32:$lhs, t2_so_reg:i32:$rhs)<<P:Predicate_adde_dead_carry>> - Complexity = 13
              // Dst: (t2ADCrs:i32 rGPR:i32:$lhs, t2_so_reg:i32:$rhs)
/*34257*/   /*Scope*/ 32, /*->34290*/
/*34258*/     OPC_CheckPredicate, 57, // Predicate_adde_live_carry
/*34260*/     OPC_CheckType, MVT::i32,
/*34262*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*34264*/     OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectT2ShifterOperandReg:$rhs #2 #3
/*34267*/     OPC_EmitInteger, MVT::i32, 14, 
/*34270*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34273*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34276*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2ADCSrs), 0|OPFL_FlagInput|OPFL_FlagOutput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
              // Src: (adde:i32 rGPR:i32:$lhs, t2_so_reg:i32:$rhs)<<P:Predicate_adde_live_carry>> - Complexity = 13
              // Dst: (t2ADCSrs:i32:i32 rGPR:i32:$lhs, t2_so_reg:i32:$rhs)
/*34290*/   /*Scope*/ 31, /*->34322*/
/*34291*/     OPC_CheckPredicate, 56, // Predicate_adde_dead_carry
/*34293*/     OPC_CheckType, MVT::i32,
/*34295*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*34297*/     OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectT2ShifterOperandReg:$rhs #2 #3
/*34300*/     OPC_EmitInteger, MVT::i32, 14, 
/*34303*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34306*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34309*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2ADCrs), 0|OPFL_FlagInput|OPFL_FlagOutput,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
              // Src: (adde:i32 t2_so_reg:i32:$rhs, rGPR:i32:$lhs)<<P:Predicate_adde_dead_carry>> - Complexity = 13
              // Dst: (t2ADCrs:i32 rGPR:i32:$lhs, t2_so_reg:i32:$rhs)
/*34322*/   /*Scope*/ 32, /*->34355*/
/*34323*/     OPC_CheckPredicate, 57, // Predicate_adde_live_carry
/*34325*/     OPC_CheckType, MVT::i32,
/*34327*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*34329*/     OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectT2ShifterOperandReg:$rhs #2 #3
/*34332*/     OPC_EmitInteger, MVT::i32, 14, 
/*34335*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34338*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34341*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2ADCSrs), 0|OPFL_FlagInput|OPFL_FlagOutput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
              // Src: (adde:i32 t2_so_reg:i32:$rhs, rGPR:i32:$lhs)<<P:Predicate_adde_live_carry>> - Complexity = 13
              // Dst: (t2ADCSrs:i32:i32 rGPR:i32:$lhs, t2_so_reg:i32:$rhs)
/*34355*/   /*Scope*/ 101|128,1/*229*/, /*->34586*/
/*34357*/     OPC_MoveChild, 1,
/*34359*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*34362*/     OPC_Scope, 52, /*->34416*/ // 5 children in Scope
/*34364*/       OPC_CheckPredicate, 7, // Predicate_so_imm
/*34366*/       OPC_MoveParent,
/*34367*/       OPC_CheckType, MVT::i32,
/*34369*/       OPC_Scope, 27, /*->34398*/ // 2 children in Scope
/*34371*/         OPC_CheckPredicate, 56, // Predicate_adde_dead_carry
/*34373*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*34375*/         OPC_EmitConvertToTarget, 1,
/*34377*/         OPC_EmitInteger, MVT::i32, 14, 
/*34380*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34383*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34386*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::ADCri), 0|OPFL_FlagInput|OPFL_FlagOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (adde:i32 GPR:i32:$a, (imm:i32)<<P:Predicate_so_imm>>:$b)<<P:Predicate_adde_dead_carry>> - Complexity = 8
                  // Dst: (ADCri:i32 GPR:i32:$a, (imm:i32):$b)
/*34398*/       /*Scope*/ 16, /*->34415*/
/*34399*/         OPC_CheckPredicate, 57, // Predicate_adde_live_carry
/*34401*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*34403*/         OPC_EmitConvertToTarget, 1,
/*34405*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::ADCSSri), 0|OPFL_FlagInput|OPFL_FlagOutput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 0, 2, 
                  // Src: (adde:i32 GPR:i32:$a, (imm:i32)<<P:Predicate_so_imm>>:$b)<<P:Predicate_adde_live_carry>> - Complexity = 8
                  // Dst: (ADCSSri:i32:i32 GPR:i32:$a, (imm:i32):$b)
/*34415*/       0, /*End of Scope*/
/*34416*/     /*Scope*/ 64, /*->34481*/
/*34417*/       OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*34419*/       OPC_MoveParent,
/*34420*/       OPC_CheckType, MVT::i32,
/*34422*/       OPC_Scope, 27, /*->34451*/ // 2 children in Scope
/*34424*/         OPC_CheckPredicate, 56, // Predicate_adde_dead_carry
/*34426*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*34428*/         OPC_EmitConvertToTarget, 1,
/*34430*/         OPC_EmitInteger, MVT::i32, 14, 
/*34433*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34436*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34439*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2ADCri), 0|OPFL_FlagInput|OPFL_FlagOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (adde:i32 rGPR:i32:$lhs, (imm:i32)<<P:Predicate_t2_so_imm>>:$rhs)<<P:Predicate_adde_dead_carry>> - Complexity = 8
                  // Dst: (t2ADCri:i32 rGPR:i32:$lhs, (imm:i32):$rhs)
/*34451*/       /*Scope*/ 28, /*->34480*/
/*34452*/         OPC_CheckPredicate, 57, // Predicate_adde_live_carry
/*34454*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*34456*/         OPC_EmitConvertToTarget, 1,
/*34458*/         OPC_EmitInteger, MVT::i32, 14, 
/*34461*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34464*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34467*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2ADCSri), 0|OPFL_FlagInput|OPFL_FlagOutput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (adde:i32 rGPR:i32:$lhs, (imm:i32)<<P:Predicate_t2_so_imm>>:$rhs)<<P:Predicate_adde_live_carry>> - Complexity = 8
                  // Dst: (t2ADCSri:i32:i32 rGPR:i32:$lhs, (imm:i32):$rhs)
/*34480*/       0, /*End of Scope*/
/*34481*/     /*Scope*/ 34, /*->34516*/
/*34482*/       OPC_CheckPredicate, 58, // Predicate_imm0_255_not
/*34484*/       OPC_MoveParent,
/*34485*/       OPC_CheckType, MVT::i32,
/*34487*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*34489*/       OPC_EmitConvertToTarget, 1,
/*34491*/       OPC_EmitNodeXForm, 20, 2, // imm_comp_XFORM
/*34494*/       OPC_EmitInteger, MVT::i32, 14, 
/*34497*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34500*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34503*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2SBCSri), 0|OPFL_FlagInput|OPFL_FlagOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                // Src: (adde:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_imm0_255_not>><<X:imm_comp_XFORM>>:$imm) - Complexity = 8
                // Dst: (t2SBCSri:i32:i32 rGPR:i32:$src, (imm_comp_XFORM:i32 (imm:i32)<<P:Predicate_imm0_255_not>>:$imm))
/*34516*/     /*Scope*/ 33, /*->34550*/
/*34517*/       OPC_CheckPredicate, 25, // Predicate_so_imm_not
/*34519*/       OPC_MoveParent,
/*34520*/       OPC_CheckType, MVT::i32,
/*34522*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*34524*/       OPC_EmitConvertToTarget, 1,
/*34526*/       OPC_EmitNodeXForm, 19, 2, // so_imm_not_XFORM
/*34529*/       OPC_EmitInteger, MVT::i32, 14, 
/*34532*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34535*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34538*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::SBCri), 0|OPFL_FlagInput|OPFL_FlagOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                // Src: (adde:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm_not>><<X:so_imm_not_XFORM>>:$imm) - Complexity = 7
                // Dst: (SBCri:i32 GPR:i32:$src, (so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_so_imm_not>>:$imm))
/*34550*/     /*Scope*/ 34, /*->34585*/
/*34551*/       OPC_CheckPredicate, 8, // Predicate_t2_so_imm_not
/*34553*/       OPC_MoveParent,
/*34554*/       OPC_CheckType, MVT::i32,
/*34556*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*34558*/       OPC_EmitConvertToTarget, 1,
/*34560*/       OPC_EmitNodeXForm, 3, 2, // t2_so_imm_not_XFORM
/*34563*/       OPC_EmitInteger, MVT::i32, 14, 
/*34566*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34569*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34572*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2SBCSri), 0|OPFL_FlagInput|OPFL_FlagOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                // Src: (adde:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$imm) - Complexity = 7
                // Dst: (t2SBCSri:i32:i32 rGPR:i32:$src, (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$imm))
/*34585*/     0, /*End of Scope*/
/*34586*/   /*Scope*/ 27, /*->34614*/
/*34587*/     OPC_CheckPredicate, 56, // Predicate_adde_dead_carry
/*34589*/     OPC_CheckType, MVT::i32,
/*34591*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*34593*/     OPC_EmitInteger, MVT::i32, 14, 
/*34596*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34599*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34602*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::ADCrr), 0|OPFL_FlagInput|OPFL_FlagOutput,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (adde:i32 GPR:i32:$a, GPR:i32:$b)<<P:Predicate_adde_dead_carry>> - Complexity = 4
              // Dst: (ADCrr:i32 GPR:i32:$a, GPR:i32:$b)
/*34614*/   /*Scope*/ 16, /*->34631*/
/*34615*/     OPC_CheckPredicate, 57, // Predicate_adde_live_carry
/*34617*/     OPC_CheckType, MVT::i32,
/*34619*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*34621*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::ADCSSrr), 0|OPFL_FlagInput|OPFL_FlagOutput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 0, 1, 
              // Src: (adde:i32 GPR:i32:$a, GPR:i32:$b)<<P:Predicate_adde_live_carry>> - Complexity = 4
              // Dst: (ADCSSrr:i32:i32 GPR:i32:$a, GPR:i32:$b)
/*34631*/   /*Scope*/ 27, /*->34659*/
/*34632*/     OPC_CheckPredicate, 56, // Predicate_adde_dead_carry
/*34634*/     OPC_CheckType, MVT::i32,
/*34636*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*34638*/     OPC_EmitInteger, MVT::i32, 14, 
/*34641*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34644*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34647*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2ADCrr), 0|OPFL_FlagInput|OPFL_FlagOutput,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (adde:i32 rGPR:i32:$lhs, rGPR:i32:$rhs)<<P:Predicate_adde_dead_carry>> - Complexity = 4
              // Dst: (t2ADCrr:i32 rGPR:i32:$lhs, rGPR:i32:$rhs)
/*34659*/   /*Scope*/ 28, /*->34688*/
/*34660*/     OPC_CheckPredicate, 57, // Predicate_adde_live_carry
/*34662*/     OPC_CheckType, MVT::i32,
/*34664*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*34666*/     OPC_EmitInteger, MVT::i32, 14, 
/*34669*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34672*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34675*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2ADCSrr), 0|OPFL_FlagInput|OPFL_FlagOutput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (adde:i32 rGPR:i32:$lhs, rGPR:i32:$rhs)<<P:Predicate_adde_live_carry>> - Complexity = 4
              // Dst: (t2ADCSrr:i32:i32 rGPR:i32:$lhs, rGPR:i32:$rhs)
/*34688*/   /*Scope*/ 25, /*->34714*/
/*34689*/     OPC_CheckType, MVT::i32,
/*34691*/     OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb1Only())
/*34693*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*34696*/     OPC_EmitInteger, MVT::i32, 14, 
/*34699*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34702*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::tADC), 0|OPFL_FlagInput|OPFL_FlagOutput,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
              // Src: (adde:i32 tGPR:i32:$lhs, tGPR:i32:$rhs) - Complexity = 3
              // Dst: (tADC:i32 tGPR:i32:$lhs, tGPR:i32:$rhs)
/*34714*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 107|128,3/*491*/,  TARGET_OPCODE(ISD::SUBE),// ->35210
/*34719*/   OPC_CaptureFlagInput,
/*34720*/   OPC_RecordChild0, // #0 = $a
/*34721*/   OPC_Scope, 101|128,1/*229*/, /*->34953*/ // 3 children in Scope
/*34724*/     OPC_RecordChild1, // #1 = $b
/*34725*/     OPC_Scope, 32, /*->34759*/ // 5 children in Scope
/*34727*/       OPC_CheckPredicate, 59, // Predicate_sube_dead_carry
/*34729*/       OPC_CheckType, MVT::i32,
/*34731*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*34733*/       OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectShifterOperandReg:$b #2 #3 #4
/*34736*/       OPC_EmitInteger, MVT::i32, 14, 
/*34739*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34742*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34745*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::SBCrs), 0|OPFL_FlagInput|OPFL_FlagOutput,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                // Src: (sube:i32 GPR:i32:$a, so_reg:i32:$b)<<P:Predicate_sube_dead_carry>> - Complexity = 16
                // Dst: (SBCrs:i32 GPR:i32:$a, so_reg:i32:$b)
/*34759*/     /*Scope*/ 21, /*->34781*/
/*34760*/       OPC_CheckPredicate, 60, // Predicate_sube_live_carry
/*34762*/       OPC_CheckType, MVT::i32,
/*34764*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*34766*/       OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectShifterOperandReg:$b #2 #3 #4
/*34769*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::SBCSSrs), 0|OPFL_FlagInput|OPFL_FlagOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (sube:i32 GPR:i32:$a, so_reg:i32:$b)<<P:Predicate_sube_live_carry>> - Complexity = 16
                // Dst: (SBCSSrs:i32:i32 GPR:i32:$a, so_reg:i32:$b)
/*34781*/     /*Scope*/ 79, /*->34861*/
/*34782*/       OPC_CheckPredicate, 59, // Predicate_sube_dead_carry
/*34784*/       OPC_CheckType, MVT::i32,
/*34786*/       OPC_Scope, 44, /*->34832*/ // 2 children in Scope
/*34788*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*34790*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectShifterOperandReg:$b #2 #3 #4
/*34793*/         OPC_Scope, 23, /*->34818*/ // 2 children in Scope
/*34795*/           OPC_EmitInteger, MVT::i32, 14, 
/*34798*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34801*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34804*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::RSCrs), 0|OPFL_FlagInput|OPFL_FlagOutput,
                        1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                    // Src: (sube:i32 so_reg:i32:$b, GPR:i32:$a)<<P:Predicate_sube_dead_carry>> - Complexity = 16
                    // Dst: (RSCrs:i32 GPR:i32:$a, so_reg:i32:$b)
/*34818*/         /*Scope*/ 12, /*->34831*/
/*34819*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::RSCSrs), 0|OPFL_FlagInput|OPFL_FlagOutput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (sube:i32 so_reg:i32:$b, GPR:i32:$a)<<P:Predicate_sube_dead_carry>> - Complexity = 16
                    // Dst: (RSCSrs:i32:i32 GPR:i32:$a, so_reg:i32:$b)
/*34831*/         0, /*End of Scope*/
/*34832*/       /*Scope*/ 27, /*->34860*/
/*34833*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*34835*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectT2ShifterOperandReg:$rhs #2 #3
/*34838*/         OPC_EmitInteger, MVT::i32, 14, 
/*34841*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34844*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34847*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2SBCrs), 0|OPFL_FlagInput|OPFL_FlagOutput,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (sube:i32 rGPR:i32:$lhs, t2_so_reg:i32:$rhs)<<P:Predicate_sube_dead_carry>> - Complexity = 13
                  // Dst: (t2SBCrs:i32 rGPR:i32:$lhs, t2_so_reg:i32:$rhs)
/*34860*/       0, /*End of Scope*/
/*34861*/     /*Scope*/ 32, /*->34894*/
/*34862*/       OPC_CheckPredicate, 60, // Predicate_sube_live_carry
/*34864*/       OPC_CheckType, MVT::i32,
/*34866*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*34868*/       OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectT2ShifterOperandReg:$rhs #2 #3
/*34871*/       OPC_EmitInteger, MVT::i32, 14, 
/*34874*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34877*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34880*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2SBCSrs), 0|OPFL_FlagInput|OPFL_FlagOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                // Src: (sube:i32 rGPR:i32:$lhs, t2_so_reg:i32:$rhs)<<P:Predicate_sube_live_carry>> - Complexity = 13
                // Dst: (t2SBCSrs:i32:i32 rGPR:i32:$lhs, t2_so_reg:i32:$rhs)
/*34894*/     /*Scope*/ 57, /*->34952*/
/*34895*/       OPC_MoveChild, 1,
/*34897*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*34900*/       OPC_CheckPredicate, 7, // Predicate_so_imm
/*34902*/       OPC_MoveParent,
/*34903*/       OPC_CheckType, MVT::i32,
/*34905*/       OPC_Scope, 27, /*->34934*/ // 2 children in Scope
/*34907*/         OPC_CheckPredicate, 59, // Predicate_sube_dead_carry
/*34909*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*34911*/         OPC_EmitConvertToTarget, 1,
/*34913*/         OPC_EmitInteger, MVT::i32, 14, 
/*34916*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34919*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34922*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::SBCri), 0|OPFL_FlagInput|OPFL_FlagOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (sube:i32 GPR:i32:$a, (imm:i32)<<P:Predicate_so_imm>>:$b)<<P:Predicate_sube_dead_carry>> - Complexity = 8
                  // Dst: (SBCri:i32 GPR:i32:$a, (imm:i32):$b)
/*34934*/       /*Scope*/ 16, /*->34951*/
/*34935*/         OPC_CheckPredicate, 60, // Predicate_sube_live_carry
/*34937*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*34939*/         OPC_EmitConvertToTarget, 1,
/*34941*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::SBCSSri), 0|OPFL_FlagInput|OPFL_FlagOutput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 0, 2, 
                  // Src: (sube:i32 GPR:i32:$a, (imm:i32)<<P:Predicate_so_imm>>:$b)<<P:Predicate_sube_live_carry>> - Complexity = 8
                  // Dst: (SBCSSri:i32:i32 GPR:i32:$a, (imm:i32):$b)
/*34951*/       0, /*End of Scope*/
/*34952*/     0, /*End of Scope*/
/*34953*/   /*Scope*/ 52, /*->35006*/
/*34954*/     OPC_MoveChild, 0,
/*34956*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*34959*/     OPC_CheckPredicate, 7, // Predicate_so_imm
/*34961*/     OPC_MoveParent,
/*34962*/     OPC_RecordChild1, // #1 = $a
/*34963*/     OPC_CheckPredicate, 59, // Predicate_sube_dead_carry
/*34965*/     OPC_CheckType, MVT::i32,
/*34967*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*34969*/     OPC_EmitConvertToTarget, 0,
/*34971*/     OPC_Scope, 21, /*->34994*/ // 2 children in Scope
/*34973*/       OPC_EmitInteger, MVT::i32, 14, 
/*34976*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34979*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34982*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::RSCri), 0|OPFL_FlagInput|OPFL_FlagOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (sube:i32 (imm:i32)<<P:Predicate_so_imm>>:$b, GPR:i32:$a)<<P:Predicate_sube_dead_carry>> - Complexity = 8
                // Dst: (RSCri:i32 GPR:i32:$a, (imm:i32):$b)
/*34994*/     /*Scope*/ 10, /*->35005*/
/*34995*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::RSCSri), 0|OPFL_FlagInput|OPFL_FlagOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (sube:i32 (imm:i32)<<P:Predicate_so_imm>>:$b, GPR:i32:$a)<<P:Predicate_sube_dead_carry>> - Complexity = 8
                // Dst: (RSCSri:i32:i32 GPR:i32:$a, (imm:i32):$b)
/*35005*/     0, /*End of Scope*/
/*35006*/   /*Scope*/ 73|128,1/*201*/, /*->35209*/
/*35008*/     OPC_RecordChild1, // #1 = $rhs
/*35009*/     OPC_Scope, 69, /*->35080*/ // 6 children in Scope
/*35011*/       OPC_MoveChild, 1,
/*35013*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*35016*/       OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*35018*/       OPC_MoveParent,
/*35019*/       OPC_CheckType, MVT::i32,
/*35021*/       OPC_Scope, 27, /*->35050*/ // 2 children in Scope
/*35023*/         OPC_CheckPredicate, 59, // Predicate_sube_dead_carry
/*35025*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*35027*/         OPC_EmitConvertToTarget, 1,
/*35029*/         OPC_EmitInteger, MVT::i32, 14, 
/*35032*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35035*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35038*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2SBCri), 0|OPFL_FlagInput|OPFL_FlagOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (sube:i32 rGPR:i32:$lhs, (imm:i32)<<P:Predicate_t2_so_imm>>:$rhs)<<P:Predicate_sube_dead_carry>> - Complexity = 8
                  // Dst: (t2SBCri:i32 rGPR:i32:$lhs, (imm:i32):$rhs)
/*35050*/       /*Scope*/ 28, /*->35079*/
/*35051*/         OPC_CheckPredicate, 60, // Predicate_sube_live_carry
/*35053*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*35055*/         OPC_EmitConvertToTarget, 1,
/*35057*/         OPC_EmitInteger, MVT::i32, 14, 
/*35060*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35063*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35066*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2SBCSri), 0|OPFL_FlagInput|OPFL_FlagOutput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (sube:i32 rGPR:i32:$lhs, (imm:i32)<<P:Predicate_t2_so_imm>>:$rhs)<<P:Predicate_sube_live_carry>> - Complexity = 8
                  // Dst: (t2SBCSri:i32:i32 rGPR:i32:$lhs, (imm:i32):$rhs)
/*35079*/       0, /*End of Scope*/
/*35080*/     /*Scope*/ 27, /*->35108*/
/*35081*/       OPC_CheckPredicate, 59, // Predicate_sube_dead_carry
/*35083*/       OPC_CheckType, MVT::i32,
/*35085*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*35087*/       OPC_EmitInteger, MVT::i32, 14, 
/*35090*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35093*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35096*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::SBCrr), 0|OPFL_FlagInput|OPFL_FlagOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (sube:i32 GPR:i32:$a, GPR:i32:$b)<<P:Predicate_sube_dead_carry>> - Complexity = 4
                // Dst: (SBCrr:i32 GPR:i32:$a, GPR:i32:$b)
/*35108*/     /*Scope*/ 16, /*->35125*/
/*35109*/       OPC_CheckPredicate, 60, // Predicate_sube_live_carry
/*35111*/       OPC_CheckType, MVT::i32,
/*35113*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*35115*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::SBCSSrr), 0|OPFL_FlagInput|OPFL_FlagOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (sube:i32 GPR:i32:$a, GPR:i32:$b)<<P:Predicate_sube_live_carry>> - Complexity = 4
                // Dst: (SBCSSrr:i32:i32 GPR:i32:$a, GPR:i32:$b)
/*35125*/     /*Scope*/ 27, /*->35153*/
/*35126*/       OPC_CheckPredicate, 59, // Predicate_sube_dead_carry
/*35128*/       OPC_CheckType, MVT::i32,
/*35130*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*35132*/       OPC_EmitInteger, MVT::i32, 14, 
/*35135*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35138*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35141*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2SBCrr), 0|OPFL_FlagInput|OPFL_FlagOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (sube:i32 rGPR:i32:$lhs, rGPR:i32:$rhs)<<P:Predicate_sube_dead_carry>> - Complexity = 4
                // Dst: (t2SBCrr:i32 rGPR:i32:$lhs, rGPR:i32:$rhs)
/*35153*/     /*Scope*/ 28, /*->35182*/
/*35154*/       OPC_CheckPredicate, 60, // Predicate_sube_live_carry
/*35156*/       OPC_CheckType, MVT::i32,
/*35158*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*35160*/       OPC_EmitInteger, MVT::i32, 14, 
/*35163*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35166*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35169*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2SBCSrr), 0|OPFL_FlagInput|OPFL_FlagOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (sube:i32 rGPR:i32:$lhs, rGPR:i32:$rhs)<<P:Predicate_sube_live_carry>> - Complexity = 4
                // Dst: (t2SBCSrr:i32:i32 rGPR:i32:$lhs, rGPR:i32:$rhs)
/*35182*/     /*Scope*/ 25, /*->35208*/
/*35183*/       OPC_CheckType, MVT::i32,
/*35185*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb1Only())
/*35187*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*35190*/       OPC_EmitInteger, MVT::i32, 14, 
/*35193*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35196*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::tSBC), 0|OPFL_FlagInput|OPFL_FlagOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (sube:i32 tGPR:i32:$lhs, tGPR:i32:$rhs) - Complexity = 3
                // Dst: (tSBC:i32 tGPR:i32:$lhs, tGPR:i32:$rhs)
/*35208*/     0, /*End of Scope*/
/*35209*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 119,  TARGET_OPCODE(ARMISD::PIC_ADD),// ->35332
/*35213*/   OPC_Scope, 67, /*->35282*/ // 2 children in Scope
/*35215*/     OPC_MoveChild, 0,
/*35217*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::LOAD),
/*35220*/     OPC_RecordMemRef,
/*35221*/     OPC_RecordNode, // #0 = 'ld' chained node
/*35222*/     OPC_CheckFoldableChainNode,
/*35223*/     OPC_MoveChild, 1,
/*35225*/     OPC_CheckOpcode, TARGET_OPCODE(ARMISD::Wrapper),
/*35228*/     OPC_RecordChild0, // #1 = $addr
/*35229*/     OPC_MoveChild, 0,
/*35231*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::TargetConstantPool),
/*35234*/     OPC_MoveParent,
/*35235*/     OPC_MoveParent,
/*35236*/     OPC_CheckPredicate, 27, // Predicate_unindexedload
/*35238*/     OPC_CheckPredicate, 28, // Predicate_load
/*35240*/     OPC_MoveParent,
/*35241*/     OPC_RecordChild1, // #2 = $cp
/*35242*/     OPC_MoveChild, 1,
/*35244*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*35247*/     OPC_MoveParent,
/*35248*/     OPC_CheckType, MVT::i32,
/*35250*/     OPC_Scope, 14, /*->35266*/ // 2 children in Scope
/*35252*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb1Only())
/*35254*/       OPC_EmitMergeInputChains1_0,
/*35255*/       OPC_EmitConvertToTarget, 2,
/*35257*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::tLDRpci_pic), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 3, 
                // Src: (ARMpic_add:i32 (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:i32):$cp) - Complexity = 16
                // Dst: (tLDRpci_pic:i32 (tconstpool:i32):$addr, (imm:i32):$cp)
/*35266*/     /*Scope*/ 14, /*->35281*/
/*35267*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*35269*/       OPC_EmitMergeInputChains1_0,
/*35270*/       OPC_EmitConvertToTarget, 2,
/*35272*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2LDRpci_pic), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 3, 
                // Src: (ARMpic_add:i32 (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:i32):$cp) - Complexity = 16
                // Dst: (t2LDRpci_pic:i32 (tconstpool:i32):$addr, (imm:i32):$cp)
/*35281*/     0, /*End of Scope*/
/*35282*/   /*Scope*/ 48, /*->35331*/
/*35283*/     OPC_RecordChild0, // #0 = $a
/*35284*/     OPC_RecordChild1, // #1 = $cp
/*35285*/     OPC_MoveChild, 1,
/*35287*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*35290*/     OPC_MoveParent,
/*35291*/     OPC_CheckType, MVT::i32,
/*35293*/     OPC_Scope, 21, /*->35316*/ // 2 children in Scope
/*35295*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*35297*/       OPC_EmitConvertToTarget, 1,
/*35299*/       OPC_EmitInteger, MVT::i32, 14, 
/*35302*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35305*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::PICADD), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMpic_add:i32 GPR:i32:$a, (imm:i32):$cp) - Complexity = 6
                // Dst: (PICADD:i32 GPR:i32:$a, (imm:i32):$cp)
/*35316*/     /*Scope*/ 13, /*->35330*/
/*35317*/       OPC_CheckPatternPredicate, 10, // (Subtarget->isThumb())
/*35319*/       OPC_EmitConvertToTarget, 1,
/*35321*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::tPICADD), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2, 
                // Src: (ARMpic_add:i32 GPR:i32:$lhs, (imm:i32):$cp) - Complexity = 6
                // Dst: (tPICADD:i32 GPR:i32:$lhs, (imm:i32):$cp)
/*35330*/     0, /*End of Scope*/
/*35331*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 70,  TARGET_OPCODE(ARMISD::BCC_i64),// ->35405
/*35335*/   OPC_RecordNode,   // #0 = 'ARMBcci64' chained node
/*35336*/   OPC_RecordChild1, // #1 = $cc
/*35337*/   OPC_MoveChild, 1,
/*35339*/   OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*35342*/   OPC_MoveParent,
/*35343*/   OPC_RecordChild2, // #2 = $lhs1
/*35344*/   OPC_RecordChild3, // #3 = $lhs2
/*35345*/   OPC_Scope, 31, /*->35378*/ // 2 children in Scope
/*35347*/     OPC_MoveChild, 4,
/*35349*/     OPC_CheckInteger, 0, 
/*35351*/     OPC_MoveParent,
/*35352*/     OPC_MoveChild, 5,
/*35354*/     OPC_CheckInteger, 0, 
/*35356*/     OPC_MoveParent,
/*35357*/     OPC_RecordChild6, // #4 = $dst
/*35358*/     OPC_MoveChild, 6,
/*35360*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::BasicBlock),
/*35363*/     OPC_MoveParent,
/*35364*/     OPC_EmitMergeInputChains1_0,
/*35365*/     OPC_EmitConvertToTarget, 1,
/*35367*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::BCCZi64), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 5, 2, 3, 4, 
              // Src: (ARMBcci64 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, 0:i32, 0:i32, (bb:Other):$dst) - Complexity = 16
              // Dst: (BCCZi64:i32 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, (bb:Other):$dst)
/*35378*/   /*Scope*/ 25, /*->35404*/
/*35379*/     OPC_RecordChild4, // #4 = $rhs1
/*35380*/     OPC_RecordChild5, // #5 = $rhs2
/*35381*/     OPC_RecordChild6, // #6 = $dst
/*35382*/     OPC_MoveChild, 6,
/*35384*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::BasicBlock),
/*35387*/     OPC_MoveParent,
/*35388*/     OPC_EmitMergeInputChains1_0,
/*35389*/     OPC_EmitConvertToTarget, 1,
/*35391*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::BCCi64), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 7, 2, 3, 4, 5, 6, 
              // Src: (ARMBcci64 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, GPR:i32:$rhs1, GPR:i32:$rhs2, (bb:Other):$dst) - Complexity = 6
              // Dst: (BCCi64:i32 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, GPR:i32:$rhs1, GPR:i32:$rhs2, (bb:Other):$dst)
/*35404*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 114|128,18/*2418*/,  TARGET_OPCODE(ISD::SUB),// ->37827
/*35409*/   OPC_Scope, 122, /*->35533*/ // 7 children in Scope
/*35411*/     OPC_RecordChild0, // #0 = $a
/*35412*/     OPC_RecordChild1, // #1 = $b
/*35413*/     OPC_CheckType, MVT::i32,
/*35415*/     OPC_Scope, 58, /*->35475*/ // 2 children in Scope
/*35417*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*35419*/       OPC_Scope, 26, /*->35447*/ // 2 children in Scope
/*35421*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectShifterOperandReg:$b #2 #3 #4
/*35424*/         OPC_EmitInteger, MVT::i32, 14, 
/*35427*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35430*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35433*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::SUBrs), 0,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                  // Src: (sub:i32 GPR:i32:$a, so_reg:i32:$b) - Complexity = 15
                  // Dst: (SUBrs:i32 GPR:i32:$a, so_reg:i32:$b)
/*35447*/       /*Scope*/ 26, /*->35474*/
/*35448*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectShifterOperandReg:$b #2 #3 #4
/*35451*/         OPC_EmitInteger, MVT::i32, 14, 
/*35454*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35457*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35460*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::RSBrs), 0,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                  // Src: (sub:i32 so_reg:i32:$b, GPR:i32:$a) - Complexity = 15
                  // Dst: (RSBrs:i32 GPR:i32:$a, so_reg:i32:$b)
/*35474*/       0, /*End of Scope*/
/*35475*/     /*Scope*/ 56, /*->35532*/
/*35476*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*35478*/       OPC_Scope, 25, /*->35505*/ // 2 children in Scope
/*35480*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectT2ShifterOperandReg:$rhs #2 #3
/*35483*/         OPC_EmitInteger, MVT::i32, 14, 
/*35486*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35489*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35492*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2SUBrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (sub:i32 GPR:i32:$lhs, t2_so_reg:i32:$rhs) - Complexity = 12
                  // Dst: (t2SUBrs:i32 GPR:i32:$lhs, t2_so_reg:i32:$rhs)
/*35505*/       /*Scope*/ 25, /*->35531*/
/*35506*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectT2ShifterOperandReg:$lhs #2 #3
/*35509*/         OPC_EmitInteger, MVT::i32, 14, 
/*35512*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35515*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35518*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2RSBrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (sub:i32 t2_so_reg:i32:$lhs, rGPR:i32:$rhs) - Complexity = 12
                  // Dst: (t2RSBrs:i32 rGPR:i32:$rhs, t2_so_reg:i32:$lhs)
/*35531*/       0, /*End of Scope*/
/*35532*/     0, /*End of Scope*/
/*35533*/   /*Scope*/ 66|128,1/*194*/, /*->35729*/
/*35535*/     OPC_MoveChild, 0,
/*35537*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::BIT_CONVERT),
/*35540*/     OPC_MoveChild, 0,
/*35542*/     OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VMOVIMM),
/*35545*/     OPC_MoveChild, 0,
/*35547*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::TargetConstant),
/*35550*/     OPC_MoveParent,
/*35551*/     OPC_CheckPredicate, 61, // Predicate_NEONimmAllZerosV
/*35553*/     OPC_SwitchType /*2 cases */, 85,  MVT::v2i32,// ->35641
/*35556*/       OPC_MoveParent,
/*35557*/       OPC_MoveParent,
/*35558*/       OPC_RecordChild1, // #0 = $src
/*35559*/       OPC_SwitchType /*2 cases */, 38,  MVT::v8i8,// ->35600
/*35562*/         OPC_Scope, 18, /*->35582*/ // 2 children in Scope
/*35564*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*35566*/           OPC_EmitInteger, MVT::i32, 14, 
/*35569*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35572*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::VNEGs8d), 0,
                        1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v8i8 (bitconvert:v8i8 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v8i8:$src) - Complexity = 13
                    // Dst: (VNEGs8d:v8i8 DPR:v8i8:$src)
/*35582*/         /*Scope*/ 16, /*->35599*/
/*35583*/           OPC_EmitInteger, MVT::i32, 14, 
/*35586*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35589*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::VNEGs8d), 0,
                        1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v8i8 (bitconvert:v8i8 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v8i8:$src) - Complexity = 13
                    // Dst: (VNEGs8d:v8i8 DPR:v8i8:$src)
/*35599*/         0, /*End of Scope*/
                /*SwitchType*/ 38,  MVT::v4i16,// ->35640
/*35602*/         OPC_Scope, 18, /*->35622*/ // 2 children in Scope
/*35604*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*35606*/           OPC_EmitInteger, MVT::i32, 14, 
/*35609*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35612*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::VNEGs16d), 0,
                        1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v4i16 (bitconvert:v4i16 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v4i16:$src) - Complexity = 13
                    // Dst: (VNEGs16d:v4i16 DPR:v4i16:$src)
/*35622*/         /*Scope*/ 16, /*->35639*/
/*35623*/           OPC_EmitInteger, MVT::i32, 14, 
/*35626*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35629*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::VNEGs16d), 0,
                        1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v4i16 (bitconvert:v4i16 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v4i16:$src) - Complexity = 13
                    // Dst: (VNEGs16d:v4i16 DPR:v4i16:$src)
/*35639*/         0, /*End of Scope*/
                0, // EndSwitchType
              /*SwitchType*/ 85,  MVT::v4i32,// ->35728
/*35643*/       OPC_MoveParent,
/*35644*/       OPC_MoveParent,
/*35645*/       OPC_RecordChild1, // #0 = $src
/*35646*/       OPC_SwitchType /*2 cases */, 38,  MVT::v16i8,// ->35687
/*35649*/         OPC_Scope, 18, /*->35669*/ // 2 children in Scope
/*35651*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*35653*/           OPC_EmitInteger, MVT::i32, 14, 
/*35656*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35659*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::VNEGs8q), 0,
                        1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v16i8 (bitconvert:v16i8 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v16i8:$src) - Complexity = 13
                    // Dst: (VNEGs8q:v16i8 QPR:v16i8:$src)
/*35669*/         /*Scope*/ 16, /*->35686*/
/*35670*/           OPC_EmitInteger, MVT::i32, 14, 
/*35673*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35676*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::VNEGs8q), 0,
                        1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v16i8 (bitconvert:v16i8 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v16i8:$src) - Complexity = 13
                    // Dst: (VNEGs8q:v16i8 QPR:v16i8:$src)
/*35686*/         0, /*End of Scope*/
                /*SwitchType*/ 38,  MVT::v8i16,// ->35727
/*35689*/         OPC_Scope, 18, /*->35709*/ // 2 children in Scope
/*35691*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*35693*/           OPC_EmitInteger, MVT::i32, 14, 
/*35696*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35699*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::VNEGs16q), 0,
                        1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v8i16 (bitconvert:v8i16 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v8i16:$src) - Complexity = 13
                    // Dst: (VNEGs16q:v8i16 QPR:v8i16:$src)
/*35709*/         /*Scope*/ 16, /*->35726*/
/*35710*/           OPC_EmitInteger, MVT::i32, 14, 
/*35713*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35716*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::VNEGs16q), 0,
                        1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v8i16 (bitconvert:v8i16 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v8i16:$src) - Complexity = 13
                    // Dst: (VNEGs16q:v8i16 QPR:v8i16:$src)
/*35726*/         0, /*End of Scope*/
                0, // EndSwitchType
              0, // EndSwitchType
/*35729*/   /*Scope*/ 71|128,5/*711*/, /*->36442*/
/*35731*/     OPC_RecordChild0, // #0 = $src1
/*35732*/     OPC_MoveChild, 1,
/*35734*/     OPC_SwitchOpcode /*3 cases */, 126|128,3/*510*/,  TARGET_OPCODE(ISD::MUL),// ->36249
/*35739*/       OPC_Scope, 9|128,1/*137*/, /*->35879*/ // 4 children in Scope
/*35742*/         OPC_RecordChild0, // #1 = $src2
/*35743*/         OPC_MoveChild, 1,
/*35745*/         OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VDUPLANE),
/*35748*/         OPC_RecordChild0, // #2 = $src3
/*35749*/         OPC_Scope, 63, /*->35814*/ // 2 children in Scope
/*35751*/           OPC_CheckChild0Type, MVT::v4i16,
/*35753*/           OPC_RecordChild1, // #3 = $lane
/*35754*/           OPC_MoveChild, 1,
/*35756*/           OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*35759*/           OPC_MoveParent,
/*35760*/           OPC_MoveParent,
/*35761*/           OPC_MoveParent,
/*35762*/           OPC_SwitchType /*2 cases */, 23,  MVT::v4i16,// ->35788
/*35765*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*35767*/             OPC_EmitConvertToTarget, 3,
/*35769*/             OPC_EmitInteger, MVT::i32, 14, 
/*35772*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35775*/             OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMLSslv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (sub:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$src2, (NEONvduplane:v4i16 DPR_8:v4i16:$src3, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLSslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$src2, DPR_8:v4i16:$src3, (imm:i32):$lane)
                    /*SwitchType*/ 23,  MVT::v8i16,// ->35813
/*35790*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*35792*/             OPC_EmitConvertToTarget, 3,
/*35794*/             OPC_EmitInteger, MVT::i32, 14, 
/*35797*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35800*/             OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMLSslv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$src2, (NEONvduplane:v8i16 DPR_8:v4i16:$src3, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, DPR_8:v4i16:$src3, (imm:i32):$lane)
                    0, // EndSwitchType
/*35814*/         /*Scope*/ 63, /*->35878*/
/*35815*/           OPC_CheckChild0Type, MVT::v2i32,
/*35817*/           OPC_RecordChild1, // #3 = $lane
/*35818*/           OPC_MoveChild, 1,
/*35820*/           OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*35823*/           OPC_MoveParent,
/*35824*/           OPC_MoveParent,
/*35825*/           OPC_MoveParent,
/*35826*/           OPC_SwitchType /*2 cases */, 23,  MVT::v2i32,// ->35852
/*35829*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*35831*/             OPC_EmitConvertToTarget, 3,
/*35833*/             OPC_EmitInteger, MVT::i32, 14, 
/*35836*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35839*/             OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMLSslv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (sub:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$src2, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$src3, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLSslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$src2, DPR_VFP2:v2i32:$src3, (imm:i32):$lane)
                    /*SwitchType*/ 23,  MVT::v4i32,// ->35877
/*35854*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*35856*/             OPC_EmitConvertToTarget, 3,
/*35858*/             OPC_EmitInteger, MVT::i32, 14, 
/*35861*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35864*/             OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMLSslv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$src2, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$src3, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, DPR_VFP2:v2i32:$src3, (imm:i32):$lane)
                    0, // EndSwitchType
/*35878*/         0, /*End of Scope*/
/*35879*/       /*Scope*/ 10|128,1/*138*/, /*->36019*/
/*35881*/         OPC_MoveChild, 0,
/*35883*/         OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VDUPLANE),
/*35886*/         OPC_RecordChild0, // #1 = $src3
/*35887*/         OPC_Scope, 64, /*->35953*/ // 2 children in Scope
/*35889*/           OPC_CheckChild0Type, MVT::v4i16,
/*35891*/           OPC_RecordChild1, // #2 = $lane
/*35892*/           OPC_MoveChild, 1,
/*35894*/           OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*35897*/           OPC_MoveParent,
/*35898*/           OPC_MoveParent,
/*35899*/           OPC_RecordChild1, // #3 = $src2
/*35900*/           OPC_MoveParent,
/*35901*/           OPC_SwitchType /*2 cases */, 23,  MVT::v4i16,// ->35927
/*35904*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*35906*/             OPC_EmitConvertToTarget, 2,
/*35908*/             OPC_EmitInteger, MVT::i32, 14, 
/*35911*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35914*/             OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMLSslv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (sub:v4i16 DPR:v4i16:$src1, (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$src3, (imm:i32):$lane), DPR:v4i16:$src2)) - Complexity = 12
                      // Dst: (VMLSslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$src2, DPR_8:v4i16:$src3, (imm:i32):$lane)
                    /*SwitchType*/ 23,  MVT::v8i16,// ->35952
/*35929*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*35931*/             OPC_EmitConvertToTarget, 2,
/*35933*/             OPC_EmitInteger, MVT::i32, 14, 
/*35936*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35939*/             OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMLSslv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2)) - Complexity = 12
                      // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, DPR_8:v4i16:$src3, (imm:i32):$lane)
                    0, // EndSwitchType
/*35953*/         /*Scope*/ 64, /*->36018*/
/*35954*/           OPC_CheckChild0Type, MVT::v2i32,
/*35956*/           OPC_RecordChild1, // #2 = $lane
/*35957*/           OPC_MoveChild, 1,
/*35959*/           OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*35962*/           OPC_MoveParent,
/*35963*/           OPC_MoveParent,
/*35964*/           OPC_RecordChild1, // #3 = $src2
/*35965*/           OPC_MoveParent,
/*35966*/           OPC_SwitchType /*2 cases */, 23,  MVT::v2i32,// ->35992
/*35969*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*35971*/             OPC_EmitConvertToTarget, 2,
/*35973*/             OPC_EmitInteger, MVT::i32, 14, 
/*35976*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35979*/             OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMLSslv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (sub:v2i32 DPR:v2i32:$src1, (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$src3, (imm:i32):$lane), DPR:v2i32:$src2)) - Complexity = 12
                      // Dst: (VMLSslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$src2, DPR_VFP2:v2i32:$src3, (imm:i32):$lane)
                    /*SwitchType*/ 23,  MVT::v4i32,// ->36017
/*35994*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*35996*/             OPC_EmitConvertToTarget, 2,
/*35998*/             OPC_EmitInteger, MVT::i32, 14, 
/*36001*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36004*/             OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMLSslv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2)) - Complexity = 12
                      // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, DPR_VFP2:v2i32:$src3, (imm:i32):$lane)
                    0, // EndSwitchType
/*36018*/         0, /*End of Scope*/
/*36019*/       /*Scope*/ 113, /*->36133*/
/*36020*/         OPC_RecordChild0, // #1 = $src2
/*36021*/         OPC_MoveChild, 1,
/*36023*/         OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VDUPLANE),
/*36026*/         OPC_RecordChild0, // #2 = $src3
/*36027*/         OPC_Scope, 51, /*->36080*/ // 2 children in Scope
/*36029*/           OPC_CheckChild0Type, MVT::v8i16,
/*36031*/           OPC_RecordChild1, // #3 = $lane
/*36032*/           OPC_MoveChild, 1,
/*36034*/           OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*36037*/           OPC_MoveParent,
/*36038*/           OPC_MoveParent,
/*36039*/           OPC_MoveParent,
/*36040*/           OPC_CheckType, MVT::v8i16,
/*36042*/           OPC_EmitConvertToTarget, 3,
/*36044*/           OPC_EmitNodeXForm, 8, 4, // DSubReg_i16_reg
/*36047*/           OPC_EmitNode, TARGET_OPCODE(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 2, 5,  // Results = #6 
/*36056*/           OPC_EmitConvertToTarget, 3,
/*36058*/           OPC_EmitNodeXForm, 9, 7, // SubReg_i16_lane
/*36061*/           OPC_EmitInteger, MVT::i32, 14, 
/*36064*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36067*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMLSslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                    // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*36080*/         /*Scope*/ 51, /*->36132*/
/*36081*/           OPC_CheckChild0Type, MVT::v4i32,
/*36083*/           OPC_RecordChild1, // #3 = $lane
/*36084*/           OPC_MoveChild, 1,
/*36086*/           OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*36089*/           OPC_MoveParent,
/*36090*/           OPC_MoveParent,
/*36091*/           OPC_MoveParent,
/*36092*/           OPC_CheckType, MVT::v4i32,
/*36094*/           OPC_EmitConvertToTarget, 3,
/*36096*/           OPC_EmitNodeXForm, 10, 4, // DSubReg_i32_reg
/*36099*/           OPC_EmitNode, TARGET_OPCODE(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 2, 5,  // Results = #6 
/*36108*/           OPC_EmitConvertToTarget, 3,
/*36110*/           OPC_EmitNodeXForm, 11, 7, // SubReg_i32_lane
/*36113*/           OPC_EmitInteger, MVT::i32, 14, 
/*36116*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36119*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMLSslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                    // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*36132*/         0, /*End of Scope*/
/*36133*/       /*Scope*/ 114, /*->36248*/
/*36134*/         OPC_MoveChild, 0,
/*36136*/         OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VDUPLANE),
/*36139*/         OPC_RecordChild0, // #1 = $src3
/*36140*/         OPC_Scope, 52, /*->36194*/ // 2 children in Scope
/*36142*/           OPC_CheckChild0Type, MVT::v8i16,
/*36144*/           OPC_RecordChild1, // #2 = $lane
/*36145*/           OPC_MoveChild, 1,
/*36147*/           OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*36150*/           OPC_MoveParent,
/*36151*/           OPC_MoveParent,
/*36152*/           OPC_RecordChild1, // #3 = $src2
/*36153*/           OPC_MoveParent,
/*36154*/           OPC_CheckType, MVT::v8i16,
/*36156*/           OPC_EmitConvertToTarget, 2,
/*36158*/           OPC_EmitNodeXForm, 8, 4, // DSubReg_i16_reg
/*36161*/           OPC_EmitNode, TARGET_OPCODE(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6 
/*36170*/           OPC_EmitConvertToTarget, 2,
/*36172*/           OPC_EmitNodeXForm, 9, 7, // SubReg_i16_lane
/*36175*/           OPC_EmitInteger, MVT::i32, 14, 
/*36178*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36181*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMLSslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                    // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2)) - Complexity = 12
                    // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*36194*/         /*Scope*/ 52, /*->36247*/
/*36195*/           OPC_CheckChild0Type, MVT::v4i32,
/*36197*/           OPC_RecordChild1, // #2 = $lane
/*36198*/           OPC_MoveChild, 1,
/*36200*/           OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*36203*/           OPC_MoveParent,
/*36204*/           OPC_MoveParent,
/*36205*/           OPC_RecordChild1, // #3 = $src2
/*36206*/           OPC_MoveParent,
/*36207*/           OPC_CheckType, MVT::v4i32,
/*36209*/           OPC_EmitConvertToTarget, 2,
/*36211*/           OPC_EmitNodeXForm, 10, 4, // DSubReg_i32_reg
/*36214*/           OPC_EmitNode, TARGET_OPCODE(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6 
/*36223*/           OPC_EmitConvertToTarget, 2,
/*36225*/           OPC_EmitNodeXForm, 11, 7, // SubReg_i32_lane
/*36228*/           OPC_EmitInteger, MVT::i32, 14, 
/*36231*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36234*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMLSslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                    // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2)) - Complexity = 12
                    // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*36247*/         0, /*End of Scope*/
/*36248*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 93,  TARGET_OPCODE(ARMISD::VMULLs),// ->36345
/*36252*/       OPC_RecordChild0, // #1 = $src2
/*36253*/       OPC_Scope, 44, /*->36299*/ // 2 children in Scope
/*36255*/         OPC_CheckChild0Type, MVT::v4i16,
/*36257*/         OPC_MoveChild, 1,
/*36259*/         OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VDUPLANE),
/*36262*/         OPC_RecordChild0, // #2 = $src3
/*36263*/         OPC_CheckChild0Type, MVT::v4i16,
/*36265*/         OPC_RecordChild1, // #3 = $lane
/*36266*/         OPC_MoveChild, 1,
/*36268*/         OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*36271*/         OPC_MoveParent,
/*36272*/         OPC_MoveParent,
/*36273*/         OPC_MoveParent,
/*36274*/         OPC_CheckType, MVT::v4i32,
/*36276*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*36278*/         OPC_EmitConvertToTarget, 3,
/*36280*/         OPC_EmitInteger, MVT::i32, 14, 
/*36283*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36286*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMLSLslsv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$src2, (NEONvduplane:v4i16 DPR_8:v4i16:$src3, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLSLslsv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$src2, DPR_8:v4i16:$src3, (imm:i32):$lane)
/*36299*/       /*Scope*/ 44, /*->36344*/
/*36300*/         OPC_CheckChild0Type, MVT::v2i32,
/*36302*/         OPC_MoveChild, 1,
/*36304*/         OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VDUPLANE),
/*36307*/         OPC_RecordChild0, // #2 = $src3
/*36308*/         OPC_CheckChild0Type, MVT::v2i32,
/*36310*/         OPC_RecordChild1, // #3 = $lane
/*36311*/         OPC_MoveChild, 1,
/*36313*/         OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*36316*/         OPC_MoveParent,
/*36317*/         OPC_MoveParent,
/*36318*/         OPC_MoveParent,
/*36319*/         OPC_CheckType, MVT::v2i64,
/*36321*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*36323*/         OPC_EmitConvertToTarget, 3,
/*36325*/         OPC_EmitInteger, MVT::i32, 14, 
/*36328*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36331*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMLSLslsv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$src2, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$src3, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLSLslsv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$src2, DPR_VFP2:v2i32:$src3, (imm:i32):$lane)
/*36344*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 93,  TARGET_OPCODE(ARMISD::VMULLu),// ->36441
/*36348*/       OPC_RecordChild0, // #1 = $src2
/*36349*/       OPC_Scope, 44, /*->36395*/ // 2 children in Scope
/*36351*/         OPC_CheckChild0Type, MVT::v4i16,
/*36353*/         OPC_MoveChild, 1,
/*36355*/         OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VDUPLANE),
/*36358*/         OPC_RecordChild0, // #2 = $src3
/*36359*/         OPC_CheckChild0Type, MVT::v4i16,
/*36361*/         OPC_RecordChild1, // #3 = $lane
/*36362*/         OPC_MoveChild, 1,
/*36364*/         OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*36367*/         OPC_MoveParent,
/*36368*/         OPC_MoveParent,
/*36369*/         OPC_MoveParent,
/*36370*/         OPC_CheckType, MVT::v4i32,
/*36372*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*36374*/         OPC_EmitConvertToTarget, 3,
/*36376*/         OPC_EmitInteger, MVT::i32, 14, 
/*36379*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36382*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMLSLsluv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$src2, (NEONvduplane:v4i16 DPR_8:v4i16:$src3, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLSLsluv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$src2, DPR_8:v4i16:$src3, (imm:i32):$lane)
/*36395*/       /*Scope*/ 44, /*->36440*/
/*36396*/         OPC_CheckChild0Type, MVT::v2i32,
/*36398*/         OPC_MoveChild, 1,
/*36400*/         OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VDUPLANE),
/*36403*/         OPC_RecordChild0, // #2 = $src3
/*36404*/         OPC_CheckChild0Type, MVT::v2i32,
/*36406*/         OPC_RecordChild1, // #3 = $lane
/*36407*/         OPC_MoveChild, 1,
/*36409*/         OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*36412*/         OPC_MoveParent,
/*36413*/         OPC_MoveParent,
/*36414*/         OPC_MoveParent,
/*36415*/         OPC_CheckType, MVT::v2i64,
/*36417*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*36419*/         OPC_EmitConvertToTarget, 3,
/*36421*/         OPC_EmitInteger, MVT::i32, 14, 
/*36424*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36427*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMLSLsluv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$src2, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$src3, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLSLsluv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$src2, DPR_VFP2:v2i32:$src3, (imm:i32):$lane)
/*36440*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*36442*/   /*Scope*/ 1|128,1/*129*/, /*->36573*/
/*36444*/     OPC_MoveChild, 0,
/*36446*/     OPC_Scope, 95, /*->36543*/ // 2 children in Scope
/*36448*/       OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VMOVIMM),
/*36451*/       OPC_MoveChild, 0,
/*36453*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::TargetConstant),
/*36456*/       OPC_MoveParent,
/*36457*/       OPC_CheckPredicate, 61, // Predicate_NEONimmAllZerosV
/*36459*/       OPC_MoveParent,
/*36460*/       OPC_RecordChild1, // #0 = $src
/*36461*/       OPC_SwitchType /*2 cases */, 38,  MVT::v2i32,// ->36502
/*36464*/         OPC_Scope, 18, /*->36484*/ // 2 children in Scope
/*36466*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*36468*/           OPC_EmitInteger, MVT::i32, 14, 
/*36471*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36474*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::VNEGs32d), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v2i32 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, DPR:v2i32:$src) - Complexity = 10
                    // Dst: (VNEGs32d:v2i32 DPR:v2i32:$src)
/*36484*/         /*Scope*/ 16, /*->36501*/
/*36485*/           OPC_EmitInteger, MVT::i32, 14, 
/*36488*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36491*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::VNEGs32d), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v2i32 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, DPR:v2i32:$src) - Complexity = 10
                    // Dst: (VNEGs32d:v2i32 DPR:v2i32:$src)
/*36501*/         0, /*End of Scope*/
                /*SwitchType*/ 38,  MVT::v4i32,// ->36542
/*36504*/         OPC_Scope, 18, /*->36524*/ // 2 children in Scope
/*36506*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*36508*/           OPC_EmitInteger, MVT::i32, 14, 
/*36511*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36514*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::VNEGs32q), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v4i32 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, QPR:v4i32:$src) - Complexity = 10
                    // Dst: (VNEGs32q:v4i32 QPR:v4i32:$src)
/*36524*/         /*Scope*/ 16, /*->36541*/
/*36525*/           OPC_EmitInteger, MVT::i32, 14, 
/*36528*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36531*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::VNEGs32q), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v4i32 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, QPR:v4i32:$src) - Complexity = 10
                    // Dst: (VNEGs32q:v4i32 QPR:v4i32:$src)
/*36541*/         0, /*End of Scope*/
                0, // EndSwitchType
/*36543*/     /*Scope*/ 28, /*->36572*/
/*36544*/       OPC_CheckInteger, 0, 
/*36546*/       OPC_MoveParent,
/*36547*/       OPC_RecordChild1, // #0 = $src
/*36548*/       OPC_CheckType, MVT::i32,
/*36550*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb1Only())
/*36552*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*36555*/       OPC_EmitInteger, MVT::i32, 14, 
/*36558*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36561*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::tRSB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (sub:i32 0:i32, tGPR:i32:$src) - Complexity = 8
                // Dst: (tRSB:i32 tGPR:i32:$src)
/*36572*/     0, /*End of Scope*/
/*36573*/   /*Scope*/ 112|128,2/*368*/, /*->36943*/
/*36575*/     OPC_RecordChild0, // #0 = $a
/*36576*/     OPC_Scope, 36, /*->36614*/ // 6 children in Scope
/*36578*/       OPC_RecordChild1, // #1 = $b
/*36579*/       OPC_MoveChild, 1,
/*36581*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*36584*/       OPC_CheckPredicate, 7, // Predicate_so_imm
/*36586*/       OPC_MoveParent,
/*36587*/       OPC_CheckType, MVT::i32,
/*36589*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*36591*/       OPC_EmitConvertToTarget, 1,
/*36593*/       OPC_EmitInteger, MVT::i32, 14, 
/*36596*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36599*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36602*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::SUBri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (sub:i32 GPR:i32:$a, (imm:i32)<<P:Predicate_so_imm>>:$b) - Complexity = 7
                // Dst: (SUBri:i32 GPR:i32:$a, (imm:i32):$b)
/*36614*/     /*Scope*/ 36, /*->36651*/
/*36615*/       OPC_MoveChild, 0,
/*36617*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*36620*/       OPC_CheckPredicate, 7, // Predicate_so_imm
/*36622*/       OPC_MoveParent,
/*36623*/       OPC_RecordChild1, // #1 = $a
/*36624*/       OPC_CheckType, MVT::i32,
/*36626*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*36628*/       OPC_EmitConvertToTarget, 0,
/*36630*/       OPC_EmitInteger, MVT::i32, 14, 
/*36633*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36636*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36639*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::RSBri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (sub:i32 (imm:i32)<<P:Predicate_so_imm>>:$b, GPR:i32:$a) - Complexity = 7
                // Dst: (RSBri:i32 GPR:i32:$a, (imm:i32):$b)
/*36651*/     /*Scope*/ 66, /*->36718*/
/*36652*/       OPC_RecordChild1, // #1 = $rhs
/*36653*/       OPC_MoveChild, 1,
/*36655*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*36658*/       OPC_Scope, 30, /*->36690*/ // 2 children in Scope
/*36660*/         OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*36662*/         OPC_MoveParent,
/*36663*/         OPC_CheckType, MVT::i32,
/*36665*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*36667*/         OPC_EmitConvertToTarget, 1,
/*36669*/         OPC_EmitInteger, MVT::i32, 14, 
/*36672*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36675*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36678*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2SUBri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (sub:i32 GPR:i32:$lhs, (imm:i32)<<P:Predicate_t2_so_imm>>:$rhs) - Complexity = 7
                  // Dst: (t2SUBri:i32 GPR:i32:$lhs, (imm:i32):$rhs)
/*36690*/       /*Scope*/ 26, /*->36717*/
/*36691*/         OPC_CheckPredicate, 19, // Predicate_imm0_4095
/*36693*/         OPC_MoveParent,
/*36694*/         OPC_CheckType, MVT::i32,
/*36696*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*36698*/         OPC_EmitConvertToTarget, 1,
/*36700*/         OPC_EmitInteger, MVT::i32, 14, 
/*36703*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36706*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2SUBri12), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (sub:i32 GPR:i32:$lhs, (imm:i32)<<P:Predicate_imm0_4095>>:$rhs) - Complexity = 7
                  // Dst: (t2SUBri12:i32 GPR:i32:$lhs, (imm:i32):$rhs)
/*36717*/       0, /*End of Scope*/
/*36718*/     /*Scope*/ 36, /*->36755*/
/*36719*/       OPC_MoveChild, 0,
/*36721*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*36724*/       OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*36726*/       OPC_MoveParent,
/*36727*/       OPC_RecordChild1, // #1 = $rhs
/*36728*/       OPC_CheckType, MVT::i32,
/*36730*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*36732*/       OPC_EmitConvertToTarget, 0,
/*36734*/       OPC_EmitInteger, MVT::i32, 14, 
/*36737*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36740*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36743*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2RSBri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (sub:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$lhs, rGPR:i32:$rhs) - Complexity = 7
                // Dst: (t2RSBri:i32 rGPR:i32:$rhs, (imm:i32):$lhs)
/*36755*/     /*Scope*/ 108, /*->36864*/
/*36756*/       OPC_MoveChild, 1,
/*36758*/       OPC_SwitchOpcode /*2 cases */, 49,  TARGET_OPCODE(ISD::MUL),// ->36811
/*36762*/         OPC_RecordChild0, // #1 = $a
/*36763*/         OPC_RecordChild1, // #2 = $b
/*36764*/         OPC_MoveParent,
/*36765*/         OPC_CheckType, MVT::i32,
/*36767*/         OPC_Scope, 20, /*->36789*/ // 2 children in Scope
/*36769*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*36771*/           OPC_EmitInteger, MVT::i32, 14, 
/*36774*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36777*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::MLS), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (sub:i32 GPR:i32:$c, (mul:i32 GPR:i32:$a, GPR:i32:$b)) - Complexity = 6
                    // Dst: (MLS:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$c)
/*36789*/         /*Scope*/ 20, /*->36810*/
/*36790*/           OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*36792*/           OPC_EmitInteger, MVT::i32, 14, 
/*36795*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36798*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2MLS), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (sub:i32 rGPR:i32:$c, (mul:i32 rGPR:i32:$a, rGPR:i32:$b)) - Complexity = 6
                    // Dst: (t2MLS:i32 rGPR:i32:$a, rGPR:i32:$b, rGPR:i32:$c)
/*36810*/         0, /*End of Scope*/
                /*SwitchOpcode*/ 49,  TARGET_OPCODE(ISD::MULHS),// ->36863
/*36814*/         OPC_RecordChild0, // #1 = $a
/*36815*/         OPC_RecordChild1, // #2 = $b
/*36816*/         OPC_MoveParent,
/*36817*/         OPC_CheckType, MVT::i32,
/*36819*/         OPC_Scope, 20, /*->36841*/ // 2 children in Scope
/*36821*/           OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*36823*/           OPC_EmitInteger, MVT::i32, 14, 
/*36826*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36829*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::SMMLS), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (sub:i32 GPR:i32:$c, (mulhs:i32 GPR:i32:$a, GPR:i32:$b)) - Complexity = 6
                    // Dst: (SMMLS:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$c)
/*36841*/         /*Scope*/ 20, /*->36862*/
/*36842*/           OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*36844*/           OPC_EmitInteger, MVT::i32, 14, 
/*36847*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36850*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2SMMLS), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (sub:i32 rGPR:i32:$c, (mulhs:i32 rGPR:i32:$a, rGPR:i32:$b)) - Complexity = 6
                    // Dst: (t2SMMLS:i32 rGPR:i32:$a, rGPR:i32:$b, rGPR:i32:$c)
/*36862*/         0, /*End of Scope*/
                0, // EndSwitchOpcode
/*36864*/     /*Scope*/ 77, /*->36942*/
/*36865*/       OPC_RecordChild1, // #1 = $b
/*36866*/       OPC_CheckType, MVT::i32,
/*36868*/       OPC_Scope, 23, /*->36893*/ // 3 children in Scope
/*36870*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*36872*/         OPC_EmitInteger, MVT::i32, 14, 
/*36875*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36878*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36881*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::SUBrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (sub:i32 GPR:i32:$a, GPR:i32:$b) - Complexity = 3
                  // Dst: (SUBrr:i32 GPR:i32:$a, GPR:i32:$b)
/*36893*/       /*Scope*/ 23, /*->36917*/
/*36894*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb1Only())
/*36896*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*36899*/         OPC_EmitInteger, MVT::i32, 14, 
/*36902*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36905*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::tSUBrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (sub:i32 tGPR:i32:$lhs, tGPR:i32:$rhs) - Complexity = 3
                  // Dst: (tSUBrr:i32 tGPR:i32:$lhs, tGPR:i32:$rhs)
/*36917*/       /*Scope*/ 23, /*->36941*/
/*36918*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*36920*/         OPC_EmitInteger, MVT::i32, 14, 
/*36923*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36926*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36929*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2SUBrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (sub:i32 GPR:i32:$lhs, rGPR:i32:$rhs) - Complexity = 3
                  // Dst: (t2SUBrr:i32 GPR:i32:$lhs, rGPR:i32:$rhs)
/*36941*/       0, /*End of Scope*/
/*36942*/     0, /*End of Scope*/
/*36943*/   /*Scope*/ 92|128,1/*220*/, /*->37165*/
/*36945*/     OPC_MoveChild, 0,
/*36947*/     OPC_SwitchOpcode /*2 cases */, 105,  TARGET_OPCODE(ISD::SIGN_EXTEND),// ->37056
/*36951*/       OPC_RecordChild0, // #0 = $src1
/*36952*/       OPC_Scope, 33, /*->36987*/ // 3 children in Scope
/*36954*/         OPC_CheckChild0Type, MVT::v8i8,
/*36956*/         OPC_MoveParent,
/*36957*/         OPC_MoveChild, 1,
/*36959*/         OPC_CheckOpcode, TARGET_OPCODE(ISD::SIGN_EXTEND),
/*36962*/         OPC_RecordChild0, // #1 = $src2
/*36963*/         OPC_CheckChild0Type, MVT::v8i8,
/*36965*/         OPC_MoveParent,
/*36966*/         OPC_CheckType, MVT::v8i16,
/*36968*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*36970*/         OPC_EmitInteger, MVT::i32, 14, 
/*36973*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36976*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSUBLsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v8i16 (sext:v8i16 DPR:v8i8:$src1), (sext:v8i16 DPR:v8i8:$src2)) - Complexity = 9
                  // Dst: (VSUBLsv8i16:v8i16 DPR:v8i8:$src1, DPR:v8i8:$src2)
/*36987*/       /*Scope*/ 33, /*->37021*/
/*36988*/         OPC_CheckChild0Type, MVT::v4i16,
/*36990*/         OPC_MoveParent,
/*36991*/         OPC_MoveChild, 1,
/*36993*/         OPC_CheckOpcode, TARGET_OPCODE(ISD::SIGN_EXTEND),
/*36996*/         OPC_RecordChild0, // #1 = $src2
/*36997*/         OPC_CheckChild0Type, MVT::v4i16,
/*36999*/         OPC_MoveParent,
/*37000*/         OPC_CheckType, MVT::v4i32,
/*37002*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37004*/         OPC_EmitInteger, MVT::i32, 14, 
/*37007*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37010*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSUBLsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v4i32 (sext:v4i32 DPR:v4i16:$src1), (sext:v4i32 DPR:v4i16:$src2)) - Complexity = 9
                  // Dst: (VSUBLsv4i32:v4i32 DPR:v4i16:$src1, DPR:v4i16:$src2)
/*37021*/       /*Scope*/ 33, /*->37055*/
/*37022*/         OPC_CheckChild0Type, MVT::v2i32,
/*37024*/         OPC_MoveParent,
/*37025*/         OPC_MoveChild, 1,
/*37027*/         OPC_CheckOpcode, TARGET_OPCODE(ISD::SIGN_EXTEND),
/*37030*/         OPC_RecordChild0, // #1 = $src2
/*37031*/         OPC_CheckChild0Type, MVT::v2i32,
/*37033*/         OPC_MoveParent,
/*37034*/         OPC_CheckType, MVT::v2i64,
/*37036*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37038*/         OPC_EmitInteger, MVT::i32, 14, 
/*37041*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37044*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSUBLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v2i64 (sext:v2i64 DPR:v2i32:$src1), (sext:v2i64 DPR:v2i32:$src2)) - Complexity = 9
                  // Dst: (VSUBLsv2i64:v2i64 DPR:v2i32:$src1, DPR:v2i32:$src2)
/*37055*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 105,  TARGET_OPCODE(ISD::ZERO_EXTEND),// ->37164
/*37059*/       OPC_RecordChild0, // #0 = $src1
/*37060*/       OPC_Scope, 33, /*->37095*/ // 3 children in Scope
/*37062*/         OPC_CheckChild0Type, MVT::v8i8,
/*37064*/         OPC_MoveParent,
/*37065*/         OPC_MoveChild, 1,
/*37067*/         OPC_CheckOpcode, TARGET_OPCODE(ISD::ZERO_EXTEND),
/*37070*/         OPC_RecordChild0, // #1 = $src2
/*37071*/         OPC_CheckChild0Type, MVT::v8i8,
/*37073*/         OPC_MoveParent,
/*37074*/         OPC_CheckType, MVT::v8i16,
/*37076*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37078*/         OPC_EmitInteger, MVT::i32, 14, 
/*37081*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37084*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSUBLuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v8i16 (zext:v8i16 DPR:v8i8:$src1), (zext:v8i16 DPR:v8i8:$src2)) - Complexity = 9
                  // Dst: (VSUBLuv8i16:v8i16 DPR:v8i8:$src1, DPR:v8i8:$src2)
/*37095*/       /*Scope*/ 33, /*->37129*/
/*37096*/         OPC_CheckChild0Type, MVT::v4i16,
/*37098*/         OPC_MoveParent,
/*37099*/         OPC_MoveChild, 1,
/*37101*/         OPC_CheckOpcode, TARGET_OPCODE(ISD::ZERO_EXTEND),
/*37104*/         OPC_RecordChild0, // #1 = $src2
/*37105*/         OPC_CheckChild0Type, MVT::v4i16,
/*37107*/         OPC_MoveParent,
/*37108*/         OPC_CheckType, MVT::v4i32,
/*37110*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37112*/         OPC_EmitInteger, MVT::i32, 14, 
/*37115*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37118*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSUBLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v4i32 (zext:v4i32 DPR:v4i16:$src1), (zext:v4i32 DPR:v4i16:$src2)) - Complexity = 9
                  // Dst: (VSUBLuv4i32:v4i32 DPR:v4i16:$src1, DPR:v4i16:$src2)
/*37129*/       /*Scope*/ 33, /*->37163*/
/*37130*/         OPC_CheckChild0Type, MVT::v2i32,
/*37132*/         OPC_MoveParent,
/*37133*/         OPC_MoveChild, 1,
/*37135*/         OPC_CheckOpcode, TARGET_OPCODE(ISD::ZERO_EXTEND),
/*37138*/         OPC_RecordChild0, // #1 = $src2
/*37139*/         OPC_CheckChild0Type, MVT::v2i32,
/*37141*/         OPC_MoveParent,
/*37142*/         OPC_CheckType, MVT::v2i64,
/*37144*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37146*/         OPC_EmitInteger, MVT::i32, 14, 
/*37149*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37152*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSUBLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v2i64 (zext:v2i64 DPR:v2i32:$src1), (zext:v2i64 DPR:v2i32:$src2)) - Complexity = 9
                  // Dst: (VSUBLuv2i64:v2i64 DPR:v2i32:$src1, DPR:v2i32:$src2)
/*37163*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*37165*/   /*Scope*/ 19|128,5/*659*/, /*->37826*/
/*37167*/     OPC_RecordChild0, // #0 = $src1
/*37168*/     OPC_Scope, 97|128,3/*481*/, /*->37652*/ // 2 children in Scope
/*37171*/       OPC_MoveChild, 1,
/*37173*/       OPC_SwitchOpcode /*5 cases */, 9|128,1/*137*/,  TARGET_OPCODE(ISD::MUL),// ->37315
/*37178*/         OPC_RecordChild0, // #1 = $src2
/*37179*/         OPC_RecordChild1, // #2 = $src3
/*37180*/         OPC_MoveParent,
/*37181*/         OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->37204
/*37184*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37186*/           OPC_EmitInteger, MVT::i32, 14, 
/*37189*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37192*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMLSv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v8i8 DPR:v8i8:$src1, (mul:v8i8 DPR:v8i8:$src2, DPR:v8i8:$src3)) - Complexity = 6
                    // Dst: (VMLSv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$src2, DPR:v8i8:$src3)
                  /*SwitchType*/ 20,  MVT::v4i16,// ->37226
/*37206*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37208*/           OPC_EmitInteger, MVT::i32, 14, 
/*37211*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37214*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMLSv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$src2, DPR:v4i16:$src3)) - Complexity = 6
                    // Dst: (VMLSv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$src2, DPR:v4i16:$src3)
                  /*SwitchType*/ 20,  MVT::v2i32,// ->37248
/*37228*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37230*/           OPC_EmitInteger, MVT::i32, 14, 
/*37233*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37236*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMLSv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$src2, DPR:v2i32:$src3)) - Complexity = 6
                    // Dst: (VMLSv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$src2, DPR:v2i32:$src3)
                  /*SwitchType*/ 20,  MVT::v16i8,// ->37270
/*37250*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37252*/           OPC_EmitInteger, MVT::i32, 14, 
/*37255*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37258*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMLSv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v16i8 QPR:v16i8:$src1, (mul:v16i8 QPR:v16i8:$src2, QPR:v16i8:$src3)) - Complexity = 6
                    // Dst: (VMLSv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$src2, QPR:v16i8:$src3)
                  /*SwitchType*/ 20,  MVT::v8i16,// ->37292
/*37272*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37274*/           OPC_EmitInteger, MVT::i32, 14, 
/*37277*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37280*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMLSv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$src2, QPR:v8i16:$src3)) - Complexity = 6
                    // Dst: (VMLSv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, QPR:v8i16:$src3)
                  /*SwitchType*/ 20,  MVT::v4i32,// ->37314
/*37294*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37296*/           OPC_EmitInteger, MVT::i32, 14, 
/*37299*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37302*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMLSv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$src2, QPR:v4i32:$src3)) - Complexity = 6
                    // Dst: (VMLSv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, QPR:v4i32:$src3)
                  0, // EndSwitchType
                /*SwitchOpcode*/ 84,  TARGET_OPCODE(ARMISD::VMULLs),// ->37402
/*37318*/         OPC_RecordChild0, // #1 = $src2
/*37319*/         OPC_Scope, 26, /*->37347*/ // 3 children in Scope
/*37321*/           OPC_CheckChild0Type, MVT::v8i8,
/*37323*/           OPC_RecordChild1, // #2 = $src3
/*37324*/           OPC_MoveParent,
/*37325*/           OPC_CheckType, MVT::v8i16,
/*37327*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37329*/           OPC_EmitInteger, MVT::i32, 14, 
/*37332*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37335*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMLSLsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v8i16 QPR:v8i16:$src1, (NEONvmulls:v8i16 DPR:v8i8:$src2, DPR:v8i8:$src3)) - Complexity = 6
                    // Dst: (VMLSLsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$src2, DPR:v8i8:$src3)
/*37347*/         /*Scope*/ 26, /*->37374*/
/*37348*/           OPC_CheckChild0Type, MVT::v4i16,
/*37350*/           OPC_RecordChild1, // #2 = $src3
/*37351*/           OPC_MoveParent,
/*37352*/           OPC_CheckType, MVT::v4i32,
/*37354*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37356*/           OPC_EmitInteger, MVT::i32, 14, 
/*37359*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37362*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMLSLsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$src2, DPR:v4i16:$src3)) - Complexity = 6
                    // Dst: (VMLSLsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$src2, DPR:v4i16:$src3)
/*37374*/         /*Scope*/ 26, /*->37401*/
/*37375*/           OPC_CheckChild0Type, MVT::v2i32,
/*37377*/           OPC_RecordChild1, // #2 = $src3
/*37378*/           OPC_MoveParent,
/*37379*/           OPC_CheckType, MVT::v2i64,
/*37381*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37383*/           OPC_EmitInteger, MVT::i32, 14, 
/*37386*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37389*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMLSLsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$src2, DPR:v2i32:$src3)) - Complexity = 6
                    // Dst: (VMLSLsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$src2, DPR:v2i32:$src3)
/*37401*/         0, /*End of Scope*/
                /*SwitchOpcode*/ 84,  TARGET_OPCODE(ARMISD::VMULLu),// ->37489
/*37405*/         OPC_RecordChild0, // #1 = $src2
/*37406*/         OPC_Scope, 26, /*->37434*/ // 3 children in Scope
/*37408*/           OPC_CheckChild0Type, MVT::v8i8,
/*37410*/           OPC_RecordChild1, // #2 = $src3
/*37411*/           OPC_MoveParent,
/*37412*/           OPC_CheckType, MVT::v8i16,
/*37414*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37416*/           OPC_EmitInteger, MVT::i32, 14, 
/*37419*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37422*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMLSLuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v8i16 QPR:v8i16:$src1, (NEONvmullu:v8i16 DPR:v8i8:$src2, DPR:v8i8:$src3)) - Complexity = 6
                    // Dst: (VMLSLuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$src2, DPR:v8i8:$src3)
/*37434*/         /*Scope*/ 26, /*->37461*/
/*37435*/           OPC_CheckChild0Type, MVT::v4i16,
/*37437*/           OPC_RecordChild1, // #2 = $src3
/*37438*/           OPC_MoveParent,
/*37439*/           OPC_CheckType, MVT::v4i32,
/*37441*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37443*/           OPC_EmitInteger, MVT::i32, 14, 
/*37446*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37449*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMLSLuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$src2, DPR:v4i16:$src3)) - Complexity = 6
                    // Dst: (VMLSLuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$src2, DPR:v4i16:$src3)
/*37461*/         /*Scope*/ 26, /*->37488*/
/*37462*/           OPC_CheckChild0Type, MVT::v2i32,
/*37464*/           OPC_RecordChild1, // #2 = $src3
/*37465*/           OPC_MoveParent,
/*37466*/           OPC_CheckType, MVT::v2i64,
/*37468*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37470*/           OPC_EmitInteger, MVT::i32, 14, 
/*37473*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37476*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMLSLuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$src2, DPR:v2i32:$src3)) - Complexity = 6
                    // Dst: (VMLSLuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$src2, DPR:v2i32:$src3)
/*37488*/         0, /*End of Scope*/
                /*SwitchOpcode*/ 78,  TARGET_OPCODE(ISD::SIGN_EXTEND),// ->37570
/*37492*/         OPC_RecordChild0, // #1 = $src2
/*37493*/         OPC_Scope, 24, /*->37519*/ // 3 children in Scope
/*37495*/           OPC_CheckChild0Type, MVT::v8i8,
/*37497*/           OPC_MoveParent,
/*37498*/           OPC_CheckType, MVT::v8i16,
/*37500*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37502*/           OPC_EmitInteger, MVT::i32, 14, 
/*37505*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37508*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSUBWsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v8i16 QPR:v8i16:$src1, (sext:v8i16 DPR:v8i8:$src2)) - Complexity = 6
                    // Dst: (VSUBWsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$src2)
/*37519*/         /*Scope*/ 24, /*->37544*/
/*37520*/           OPC_CheckChild0Type, MVT::v4i16,
/*37522*/           OPC_MoveParent,
/*37523*/           OPC_CheckType, MVT::v4i32,
/*37525*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37527*/           OPC_EmitInteger, MVT::i32, 14, 
/*37530*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37533*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSUBWsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v4i32 QPR:v4i32:$src1, (sext:v4i32 DPR:v4i16:$src2)) - Complexity = 6
                    // Dst: (VSUBWsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$src2)
/*37544*/         /*Scope*/ 24, /*->37569*/
/*37545*/           OPC_CheckChild0Type, MVT::v2i32,
/*37547*/           OPC_MoveParent,
/*37548*/           OPC_CheckType, MVT::v2i64,
/*37550*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37552*/           OPC_EmitInteger, MVT::i32, 14, 
/*37555*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37558*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSUBWsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v2i64 QPR:v2i64:$src1, (sext:v2i64 DPR:v2i32:$src2)) - Complexity = 6
                    // Dst: (VSUBWsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$src2)
/*37569*/         0, /*End of Scope*/
                /*SwitchOpcode*/ 78,  TARGET_OPCODE(ISD::ZERO_EXTEND),// ->37651
/*37573*/         OPC_RecordChild0, // #1 = $src2
/*37574*/         OPC_Scope, 24, /*->37600*/ // 3 children in Scope
/*37576*/           OPC_CheckChild0Type, MVT::v8i8,
/*37578*/           OPC_MoveParent,
/*37579*/           OPC_CheckType, MVT::v8i16,
/*37581*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37583*/           OPC_EmitInteger, MVT::i32, 14, 
/*37586*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37589*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSUBWuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v8i16 QPR:v8i16:$src1, (zext:v8i16 DPR:v8i8:$src2)) - Complexity = 6
                    // Dst: (VSUBWuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$src2)
/*37600*/         /*Scope*/ 24, /*->37625*/
/*37601*/           OPC_CheckChild0Type, MVT::v4i16,
/*37603*/           OPC_MoveParent,
/*37604*/           OPC_CheckType, MVT::v4i32,
/*37606*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37608*/           OPC_EmitInteger, MVT::i32, 14, 
/*37611*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37614*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSUBWuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v4i32 QPR:v4i32:$src1, (zext:v4i32 DPR:v4i16:$src2)) - Complexity = 6
                    // Dst: (VSUBWuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$src2)
/*37625*/         /*Scope*/ 24, /*->37650*/
/*37626*/           OPC_CheckChild0Type, MVT::v2i32,
/*37628*/           OPC_MoveParent,
/*37629*/           OPC_CheckType, MVT::v2i64,
/*37631*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37633*/           OPC_EmitInteger, MVT::i32, 14, 
/*37636*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37639*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSUBWuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v2i64 QPR:v2i64:$src1, (zext:v2i64 DPR:v2i32:$src2)) - Complexity = 6
                    // Dst: (VSUBWuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$src2)
/*37650*/         0, /*End of Scope*/
                0, // EndSwitchOpcode
/*37652*/     /*Scope*/ 43|128,1/*171*/, /*->37825*/
/*37654*/       OPC_RecordChild1, // #1 = $src2
/*37655*/       OPC_SwitchType /*8 cases */, 19,  MVT::v8i8,// ->37677
/*37658*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37660*/         OPC_EmitInteger, MVT::i32, 14, 
/*37663*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37666*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSUBv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v8i8 DPR:v8i8:$src1, DPR:v8i8:$src2) - Complexity = 3
                  // Dst: (VSUBv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$src2)
                /*SwitchType*/ 19,  MVT::v4i16,// ->37698
/*37679*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37681*/         OPC_EmitInteger, MVT::i32, 14, 
/*37684*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37687*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSUBv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v4i16 DPR:v4i16:$src1, DPR:v4i16:$src2) - Complexity = 3
                  // Dst: (VSUBv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$src2)
                /*SwitchType*/ 19,  MVT::v2i32,// ->37719
/*37700*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37702*/         OPC_EmitInteger, MVT::i32, 14, 
/*37705*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37708*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSUBv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v2i32 DPR:v2i32:$src1, DPR:v2i32:$src2) - Complexity = 3
                  // Dst: (VSUBv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$src2)
                /*SwitchType*/ 19,  MVT::v16i8,// ->37740
/*37721*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37723*/         OPC_EmitInteger, MVT::i32, 14, 
/*37726*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37729*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSUBv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v16i8 QPR:v16i8:$src1, QPR:v16i8:$src2) - Complexity = 3
                  // Dst: (VSUBv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$src2)
                /*SwitchType*/ 19,  MVT::v8i16,// ->37761
/*37742*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37744*/         OPC_EmitInteger, MVT::i32, 14, 
/*37747*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37750*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSUBv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2) - Complexity = 3
                  // Dst: (VSUBv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2)
                /*SwitchType*/ 19,  MVT::v4i32,// ->37782
/*37763*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37765*/         OPC_EmitInteger, MVT::i32, 14, 
/*37768*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37771*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSUBv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2) - Complexity = 3
                  // Dst: (VSUBv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2)
                /*SwitchType*/ 19,  MVT::v1i64,// ->37803
/*37784*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37786*/         OPC_EmitInteger, MVT::i32, 14, 
/*37789*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37792*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSUBv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v1i64 DPR:v1i64:$src1, DPR:v1i64:$src2) - Complexity = 3
                  // Dst: (VSUBv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$src2)
                /*SwitchType*/ 19,  MVT::v2i64,// ->37824
/*37805*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37807*/         OPC_EmitInteger, MVT::i32, 14, 
/*37810*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37813*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSUBv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v2i64 QPR:v2i64:$src1, QPR:v2i64:$src2) - Complexity = 3
                  // Dst: (VSUBv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$src2)
                0, // EndSwitchType
/*37825*/     0, /*End of Scope*/
/*37826*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 104|128,3/*488*/,  TARGET_OPCODE(ISD::ADDC),// ->38319
/*37831*/   OPC_RecordChild0, // #0 = $a
/*37832*/   OPC_RecordChild1, // #1 = $b
/*37833*/   OPC_Scope, 108, /*->37943*/ // 3 children in Scope
/*37835*/     OPC_CheckType, MVT::i32,
/*37837*/     OPC_Scope, 52, /*->37891*/ // 2 children in Scope
/*37839*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*37841*/       OPC_Scope, 23, /*->37866*/ // 2 children in Scope
/*37843*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectShifterOperandReg:$b #2 #3 #4
/*37846*/         OPC_EmitInteger, MVT::i32, 14, 
/*37849*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37852*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::ADDSrs), 0|OPFL_FlagOutput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (addc:i32 GPR:i32:$a, so_reg:i32:$b) - Complexity = 15
                  // Dst: (ADDSrs:i32:i32 GPR:i32:$a, so_reg:i32:$b)
/*37866*/       /*Scope*/ 23, /*->37890*/
/*37867*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectShifterOperandReg:$b #2 #3 #4
/*37870*/         OPC_EmitInteger, MVT::i32, 14, 
/*37873*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37876*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::ADDSrs), 0|OPFL_FlagOutput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (addc:i32 so_reg:i32:$b, GPR:i32:$a) - Complexity = 15
                  // Dst: (ADDSrs:i32:i32 GPR:i32:$a, so_reg:i32:$b)
/*37890*/       0, /*End of Scope*/
/*37891*/     /*Scope*/ 50, /*->37942*/
/*37892*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*37894*/       OPC_Scope, 22, /*->37918*/ // 2 children in Scope
/*37896*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectT2ShifterOperandReg:$rhs #2 #3
/*37899*/         OPC_EmitInteger, MVT::i32, 14, 
/*37902*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37905*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2ADDSrs), 0|OPFL_FlagOutput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (addc:i32 GPR:i32:$lhs, t2_so_reg:i32:$rhs) - Complexity = 12
                  // Dst: (t2ADDSrs:i32:i32 GPR:i32:$lhs, t2_so_reg:i32:$rhs)
/*37918*/       /*Scope*/ 22, /*->37941*/
/*37919*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectT2ShifterOperandReg:$rhs #2 #3
/*37922*/         OPC_EmitInteger, MVT::i32, 14, 
/*37925*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37928*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2ADDSrs), 0|OPFL_FlagOutput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (addc:i32 t2_so_reg:i32:$rhs, GPR:i32:$lhs) - Complexity = 12
                  // Dst: (t2ADDSrs:i32:i32 GPR:i32:$lhs, t2_so_reg:i32:$rhs)
/*37941*/       0, /*End of Scope*/
/*37942*/     0, /*End of Scope*/
/*37943*/   /*Scope*/ 30|128,2/*286*/, /*->38231*/
/*37945*/     OPC_MoveChild, 1,
/*37947*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*37950*/     OPC_Scope, 30, /*->37982*/ // 9 children in Scope
/*37952*/       OPC_CheckPredicate, 13, // Predicate_imm0_255_neg
/*37954*/       OPC_MoveParent,
/*37955*/       OPC_CheckType, MVT::i32,
/*37957*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*37959*/       OPC_EmitConvertToTarget, 1,
/*37961*/       OPC_EmitNodeXForm, 12, 2, // imm_neg_XFORM
/*37964*/       OPC_EmitInteger, MVT::i32, 14, 
/*37967*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37970*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2SUBSri), 0|OPFL_FlagOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (addc:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_imm0_255_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 8
                // Dst: (t2SUBSri:i32:i32 rGPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm0_255_neg>>:$imm))
/*37982*/     /*Scope*/ 27, /*->38010*/
/*37983*/       OPC_CheckPredicate, 7, // Predicate_so_imm
/*37985*/       OPC_MoveParent,
/*37986*/       OPC_CheckType, MVT::i32,
/*37988*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*37990*/       OPC_EmitConvertToTarget, 1,
/*37992*/       OPC_EmitInteger, MVT::i32, 14, 
/*37995*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37998*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::ADDSri), 0|OPFL_FlagOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (addc:i32 GPR:i32:$a, (imm:i32)<<P:Predicate_so_imm>>:$b) - Complexity = 7
                // Dst: (ADDSri:i32:i32 GPR:i32:$a, (imm:i32):$b)
/*38010*/     /*Scope*/ 30, /*->38041*/
/*38011*/       OPC_CheckPredicate, 14, // Predicate_so_imm_neg
/*38013*/       OPC_MoveParent,
/*38014*/       OPC_CheckType, MVT::i32,
/*38016*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*38018*/       OPC_EmitConvertToTarget, 1,
/*38020*/       OPC_EmitNodeXForm, 13, 2, // so_imm_neg_XFORM
/*38023*/       OPC_EmitInteger, MVT::i32, 14, 
/*38026*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38029*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::SUBSri), 0|OPFL_FlagOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (addc:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm_neg>><<X:so_imm_neg_XFORM>>:$imm) - Complexity = 7
                // Dst: (SUBSri:i32:i32 GPR:i32:$src, (so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_so_imm_neg>>:$imm))
/*38041*/     /*Scope*/ 30, /*->38072*/
/*38042*/       OPC_CheckPredicate, 15, // Predicate_imm0_7
/*38044*/       OPC_MoveParent,
/*38045*/       OPC_CheckType, MVT::i32,
/*38047*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb1Only())
/*38049*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*38052*/       OPC_EmitConvertToTarget, 1,
/*38054*/       OPC_EmitInteger, MVT::i32, 14, 
/*38057*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38060*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::tADDi3), 0|OPFL_FlagOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (addc:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm0_7>>:$rhs) - Complexity = 7
                // Dst: (tADDi3:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm0_7>>:$rhs)
/*38072*/     /*Scope*/ 30, /*->38103*/
/*38073*/       OPC_CheckPredicate, 16, // Predicate_imm8_255
/*38075*/       OPC_MoveParent,
/*38076*/       OPC_CheckType, MVT::i32,
/*38078*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb1Only())
/*38080*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*38083*/       OPC_EmitConvertToTarget, 1,
/*38085*/       OPC_EmitInteger, MVT::i32, 14, 
/*38088*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38091*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::tADDi8), 0|OPFL_FlagOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (addc:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm8_255>>:$rhs) - Complexity = 7
                // Dst: (tADDi8:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm8_255>>:$rhs)
/*38103*/     /*Scope*/ 33, /*->38137*/
/*38104*/       OPC_CheckPredicate, 17, // Predicate_imm0_7_neg
/*38106*/       OPC_MoveParent,
/*38107*/       OPC_CheckType, MVT::i32,
/*38109*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb1Only())
/*38111*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*38114*/       OPC_EmitConvertToTarget, 1,
/*38116*/       OPC_EmitNodeXForm, 12, 3, // imm_neg_XFORM
/*38119*/       OPC_EmitInteger, MVT::i32, 14, 
/*38122*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38125*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::tSUBi3), 0|OPFL_FlagOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                // Src: (addc:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm0_7_neg>><<X:imm_neg_XFORM>>:$rhs) - Complexity = 7
                // Dst: (tSUBi3:i32 tGPR:i32:$lhs, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm0_7_neg>>:$rhs))
/*38137*/     /*Scope*/ 33, /*->38171*/
/*38138*/       OPC_CheckPredicate, 18, // Predicate_imm8_255_neg
/*38140*/       OPC_MoveParent,
/*38141*/       OPC_CheckType, MVT::i32,
/*38143*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb1Only())
/*38145*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*38148*/       OPC_EmitConvertToTarget, 1,
/*38150*/       OPC_EmitNodeXForm, 12, 3, // imm_neg_XFORM
/*38153*/       OPC_EmitInteger, MVT::i32, 14, 
/*38156*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38159*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::tSUBi8), 0|OPFL_FlagOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                // Src: (addc:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm8_255_neg>><<X:imm_neg_XFORM>>:$rhs) - Complexity = 7
                // Dst: (tSUBi8:i32 tGPR:i32:$lhs, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm8_255_neg>>:$rhs))
/*38171*/     /*Scope*/ 27, /*->38199*/
/*38172*/       OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*38174*/       OPC_MoveParent,
/*38175*/       OPC_CheckType, MVT::i32,
/*38177*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*38179*/       OPC_EmitConvertToTarget, 1,
/*38181*/       OPC_EmitInteger, MVT::i32, 14, 
/*38184*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38187*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2ADDSri), 0|OPFL_FlagOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (addc:i32 GPR:i32:$lhs, (imm:i32)<<P:Predicate_t2_so_imm>>:$rhs) - Complexity = 7
                // Dst: (t2ADDSri:i32:i32 GPR:i32:$lhs, (imm:i32):$rhs)
/*38199*/     /*Scope*/ 30, /*->38230*/
/*38200*/       OPC_CheckPredicate, 20, // Predicate_t2_so_imm_neg
/*38202*/       OPC_MoveParent,
/*38203*/       OPC_CheckType, MVT::i32,
/*38205*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*38207*/       OPC_EmitConvertToTarget, 1,
/*38209*/       OPC_EmitNodeXForm, 14, 2, // t2_so_imm_neg_XFORM
/*38212*/       OPC_EmitInteger, MVT::i32, 14, 
/*38215*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38218*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2SUBSri), 0|OPFL_FlagOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (addc:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_neg>><<X:t2_so_imm_neg_XFORM>>:$imm) - Complexity = 7
                // Dst: (t2SUBSri:i32:i32 rGPR:i32:$src, (t2_so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_neg>>:$imm))
/*38230*/     0, /*End of Scope*/
/*38231*/   /*Scope*/ 86, /*->38318*/
/*38232*/     OPC_CheckType, MVT::i32,
/*38234*/     OPC_Scope, 20, /*->38256*/ // 3 children in Scope
/*38236*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*38238*/       OPC_EmitInteger, MVT::i32, 14, 
/*38241*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38244*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::ADDSrr), 0|OPFL_FlagOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (addc:i32 GPR:i32:$a, GPR:i32:$b) - Complexity = 3
                // Dst: (ADDSrr:i32:i32 GPR:i32:$a, GPR:i32:$b)
/*38256*/     /*Scope*/ 23, /*->38280*/
/*38257*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb1Only())
/*38259*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*38262*/       OPC_EmitInteger, MVT::i32, 14, 
/*38265*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38268*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::tADDrr), 0|OPFL_FlagOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (addc:i32 tGPR:i32:$lhs, tGPR:i32:$rhs) - Complexity = 3
                // Dst: (tADDrr:i32 tGPR:i32:$lhs, tGPR:i32:$rhs)
/*38280*/     /*Scope*/ 36, /*->38317*/
/*38281*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*38283*/       OPC_EmitInteger, MVT::i32, 14, 
/*38286*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38289*/       OPC_Scope, 12, /*->38303*/ // 2 children in Scope
/*38291*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2ADDSrr), 0|OPFL_FlagOutput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (addc:i32 GPR:i32:$lhs, rGPR:i32:$rhs) - Complexity = 3
                  // Dst: (t2ADDSrr:i32:i32 GPR:i32:$lhs, rGPR:i32:$rhs)
/*38303*/       /*Scope*/ 12, /*->38316*/
/*38304*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2ADDSrr), 0|OPFL_FlagOutput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (addc:i32 rGPR:i32:$rhs, GPR:i32:$lhs) - Complexity = 3
                  // Dst: (t2ADDSrr:i32:i32 GPR:i32:$lhs, rGPR:i32:$rhs)
/*38316*/       0, /*End of Scope*/
/*38317*/     0, /*End of Scope*/
/*38318*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 68|128,2/*324*/,  TARGET_OPCODE(ISD::SUBC),// ->38647
/*38323*/   OPC_RecordChild0, // #0 = $a
/*38324*/   OPC_Scope, 17|128,1/*145*/, /*->38472*/ // 5 children in Scope
/*38327*/     OPC_RecordChild1, // #1 = $b
/*38328*/     OPC_Scope, 108, /*->38438*/ // 2 children in Scope
/*38330*/       OPC_CheckType, MVT::i32,
/*38332*/       OPC_Scope, 52, /*->38386*/ // 2 children in Scope
/*38334*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*38336*/         OPC_Scope, 23, /*->38361*/ // 2 children in Scope
/*38338*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectShifterOperandReg:$b #2 #3 #4
/*38341*/           OPC_EmitInteger, MVT::i32, 14, 
/*38344*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38347*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::SUBSrs), 0|OPFL_FlagOutput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (subc:i32 GPR:i32:$a, so_reg:i32:$b) - Complexity = 15
                    // Dst: (SUBSrs:i32:i32 GPR:i32:$a, so_reg:i32:$b)
/*38361*/         /*Scope*/ 23, /*->38385*/
/*38362*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectShifterOperandReg:$b #2 #3 #4
/*38365*/           OPC_EmitInteger, MVT::i32, 14, 
/*38368*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38371*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::RSBSrs), 0|OPFL_FlagOutput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (subc:i32 so_reg:i32:$b, GPR:i32:$a) - Complexity = 15
                    // Dst: (RSBSrs:i32:i32 GPR:i32:$a, so_reg:i32:$b)
/*38385*/         0, /*End of Scope*/
/*38386*/       /*Scope*/ 50, /*->38437*/
/*38387*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*38389*/         OPC_Scope, 22, /*->38413*/ // 2 children in Scope
/*38391*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectT2ShifterOperandReg:$rhs #2 #3
/*38394*/           OPC_EmitInteger, MVT::i32, 14, 
/*38397*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38400*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2SUBSrs), 0|OPFL_FlagOutput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (subc:i32 GPR:i32:$lhs, t2_so_reg:i32:$rhs) - Complexity = 12
                    // Dst: (t2SUBSrs:i32:i32 GPR:i32:$lhs, t2_so_reg:i32:$rhs)
/*38413*/         /*Scope*/ 22, /*->38436*/
/*38414*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectT2ShifterOperandReg:$lhs #2 #3
/*38417*/           OPC_EmitInteger, MVT::i32, 14, 
/*38420*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38423*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2RSBSrs), 0|OPFL_FlagOutput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (subc:i32 t2_so_reg:i32:$lhs, rGPR:i32:$rhs) - Complexity = 12
                    // Dst: (t2RSBSrs:i32:i32 rGPR:i32:$rhs, t2_so_reg:i32:$lhs)
/*38436*/         0, /*End of Scope*/
/*38437*/       0, /*End of Scope*/
/*38438*/     /*Scope*/ 32, /*->38471*/
/*38439*/       OPC_MoveChild, 1,
/*38441*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*38444*/       OPC_CheckPredicate, 7, // Predicate_so_imm
/*38446*/       OPC_MoveParent,
/*38447*/       OPC_CheckType, MVT::i32,
/*38449*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*38451*/       OPC_EmitConvertToTarget, 1,
/*38453*/       OPC_EmitInteger, MVT::i32, 14, 
/*38456*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38459*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::SUBSri), 0|OPFL_FlagOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (subc:i32 GPR:i32:$a, (imm:i32)<<P:Predicate_so_imm>>:$b) - Complexity = 7
                // Dst: (SUBSri:i32:i32 GPR:i32:$a, (imm:i32):$b)
/*38471*/     0, /*End of Scope*/
/*38472*/   /*Scope*/ 33, /*->38506*/
/*38473*/     OPC_MoveChild, 0,
/*38475*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*38478*/     OPC_CheckPredicate, 7, // Predicate_so_imm
/*38480*/     OPC_MoveParent,
/*38481*/     OPC_RecordChild1, // #1 = $a
/*38482*/     OPC_CheckType, MVT::i32,
/*38484*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*38486*/     OPC_EmitConvertToTarget, 0,
/*38488*/     OPC_EmitInteger, MVT::i32, 14, 
/*38491*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38494*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::RSBSri), 0|OPFL_FlagOutput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
              // Src: (subc:i32 (imm:i32)<<P:Predicate_so_imm>>:$b, GPR:i32:$a) - Complexity = 7
              // Dst: (RSBSri:i32:i32 GPR:i32:$a, (imm:i32):$b)
/*38506*/   /*Scope*/ 33, /*->38540*/
/*38507*/     OPC_RecordChild1, // #1 = $rhs
/*38508*/     OPC_MoveChild, 1,
/*38510*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*38513*/     OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*38515*/     OPC_MoveParent,
/*38516*/     OPC_CheckType, MVT::i32,
/*38518*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*38520*/     OPC_EmitConvertToTarget, 1,
/*38522*/     OPC_EmitInteger, MVT::i32, 14, 
/*38525*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38528*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2SUBSri), 0|OPFL_FlagOutput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (subc:i32 GPR:i32:$lhs, (imm:i32)<<P:Predicate_t2_so_imm>>:$rhs) - Complexity = 7
              // Dst: (t2SUBSri:i32:i32 GPR:i32:$lhs, (imm:i32):$rhs)
/*38540*/   /*Scope*/ 33, /*->38574*/
/*38541*/     OPC_MoveChild, 0,
/*38543*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*38546*/     OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*38548*/     OPC_MoveParent,
/*38549*/     OPC_RecordChild1, // #1 = $rhs
/*38550*/     OPC_CheckType, MVT::i32,
/*38552*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*38554*/     OPC_EmitConvertToTarget, 0,
/*38556*/     OPC_EmitInteger, MVT::i32, 14, 
/*38559*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38562*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2RSBSri), 0|OPFL_FlagOutput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
              // Src: (subc:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$lhs, rGPR:i32:$rhs) - Complexity = 7
              // Dst: (t2RSBSri:i32:i32 rGPR:i32:$rhs, (imm:i32):$lhs)
/*38574*/   /*Scope*/ 71, /*->38646*/
/*38575*/     OPC_RecordChild1, // #1 = $b
/*38576*/     OPC_CheckType, MVT::i32,
/*38578*/     OPC_Scope, 20, /*->38600*/ // 3 children in Scope
/*38580*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*38582*/       OPC_EmitInteger, MVT::i32, 14, 
/*38585*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38588*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::SUBSrr), 0|OPFL_FlagOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (subc:i32 GPR:i32:$a, GPR:i32:$b) - Complexity = 3
                // Dst: (SUBSrr:i32:i32 GPR:i32:$a, GPR:i32:$b)
/*38600*/     /*Scope*/ 23, /*->38624*/
/*38601*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb1Only())
/*38603*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*38606*/       OPC_EmitInteger, MVT::i32, 14, 
/*38609*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38612*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::tSUBrr), 0|OPFL_FlagOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (subc:i32 tGPR:i32:$lhs, tGPR:i32:$rhs) - Complexity = 3
                // Dst: (tSUBrr:i32 tGPR:i32:$lhs, tGPR:i32:$rhs)
/*38624*/     /*Scope*/ 20, /*->38645*/
/*38625*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*38627*/       OPC_EmitInteger, MVT::i32, 14, 
/*38630*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38633*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2SUBSrr), 0|OPFL_FlagOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (subc:i32 GPR:i32:$lhs, rGPR:i32:$rhs) - Complexity = 3
                // Dst: (t2SUBSrr:i32:i32 GPR:i32:$lhs, rGPR:i32:$rhs)
/*38645*/     0, /*End of Scope*/
/*38646*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 29|128,1/*157*/,  TARGET_OPCODE(ARMISD::AND),// ->38808
/*38651*/   OPC_RecordChild0, // #0 = $a
/*38652*/   OPC_RecordChild1, // #1 = $b
/*38653*/   OPC_Scope, 25, /*->38680*/ // 5 children in Scope
/*38655*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*38657*/     OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectShifterOperandReg:$b #2 #3 #4
/*38660*/     OPC_EmitInteger, MVT::i32, 14, 
/*38663*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38666*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::ANDSrs), 0|OPFL_FlagOutput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
              // Src: (ARMand:i32 GPR:i32:$a, so_reg:i32:$b) - Complexity = 15
              // Dst: (ANDSrs:i32:i32 GPR:i32:$a, so_reg:i32:$b)
/*38680*/   /*Scope*/ 24, /*->38705*/
/*38681*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*38683*/     OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectT2ShifterOperandReg:$rhs #2 #3
/*38686*/     OPC_EmitInteger, MVT::i32, 14, 
/*38689*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38692*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2ANDSrs), 0|OPFL_FlagOutput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
              // Src: (ARMand:i32 GPR:i32:$lhs, t2_so_reg:i32:$rhs) - Complexity = 12
              // Dst: (t2ANDSrs:i32:i32 GPR:i32:$lhs, t2_so_reg:i32:$rhs)
/*38705*/   /*Scope*/ 59, /*->38765*/
/*38706*/     OPC_MoveChild, 1,
/*38708*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*38711*/     OPC_Scope, 25, /*->38738*/ // 2 children in Scope
/*38713*/       OPC_CheckPredicate, 7, // Predicate_so_imm
/*38715*/       OPC_MoveParent,
/*38716*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*38718*/       OPC_EmitConvertToTarget, 1,
/*38720*/       OPC_EmitInteger, MVT::i32, 14, 
/*38723*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38726*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::ANDSri), 0|OPFL_FlagOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMand:i32 GPR:i32:$a, (imm:i32)<<P:Predicate_so_imm>>:$b) - Complexity = 7
                // Dst: (ANDSri:i32:i32 GPR:i32:$a, (imm:i32):$b)
/*38738*/     /*Scope*/ 25, /*->38764*/
/*38739*/       OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*38741*/       OPC_MoveParent,
/*38742*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*38744*/       OPC_EmitConvertToTarget, 1,
/*38746*/       OPC_EmitInteger, MVT::i32, 14, 
/*38749*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38752*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2ANDSri), 0|OPFL_FlagOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMand:i32 GPR:i32:$lhs, (imm:i32)<<P:Predicate_t2_so_imm>>:$rhs) - Complexity = 7
                // Dst: (t2ANDSri:i32:i32 GPR:i32:$lhs, (imm:i32):$rhs)
/*38764*/     0, /*End of Scope*/
/*38765*/   /*Scope*/ 20, /*->38786*/
/*38766*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*38768*/     OPC_EmitInteger, MVT::i32, 14, 
/*38771*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38774*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::ANDSrr), 0|OPFL_FlagOutput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (ARMand:i32 GPR:i32:$a, GPR:i32:$b) - Complexity = 3
              // Dst: (ANDSrr:i32:i32 GPR:i32:$a, GPR:i32:$b)
/*38786*/   /*Scope*/ 20, /*->38807*/
/*38787*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*38789*/     OPC_EmitInteger, MVT::i32, 14, 
/*38792*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38795*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2ANDSrr), 0|OPFL_FlagOutput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (ARMand:i32 GPR:i32:$lhs, rGPR:i32:$rhs) - Complexity = 3
              // Dst: (t2ANDSrr:i32:i32 GPR:i32:$lhs, rGPR:i32:$rhs)
/*38807*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 70|128,1/*198*/,  TARGET_OPCODE(ARMISD::CMP),// ->39010
/*38812*/   OPC_RecordChild0, // #0 = $a
/*38813*/   OPC_CheckChild0Type, MVT::i32,
/*38815*/   OPC_RecordChild1, // #1 = $b
/*38816*/   OPC_Scope, 24, /*->38842*/ // 6 children in Scope
/*38818*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*38820*/     OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectShifterOperandReg:$b #2 #3 #4
/*38823*/     OPC_EmitInteger, MVT::i32, 14, 
/*38826*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38829*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::CMPrs), 0|OPFL_FlagOutput,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
              // Src: (ARMcmp GPR:i32:$a, so_reg:i32:$b) - Complexity = 15
              // Dst: (CMPrs:i32 GPR:i32:$a, so_reg:i32:$b)
/*38842*/   /*Scope*/ 23, /*->38866*/
/*38843*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*38845*/     OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectT2ShifterOperandReg:$rhs #2 #3
/*38848*/     OPC_EmitInteger, MVT::i32, 14, 
/*38851*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38854*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2CMPrs), 0|OPFL_FlagOutput,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
              // Src: (ARMcmp GPR:i32:$lhs, t2_so_reg:i32:$rhs) - Complexity = 12
              // Dst: (t2CMPrs:i32 GPR:i32:$lhs, t2_so_reg:i32:$rhs)
/*38866*/   /*Scope*/ 82, /*->38949*/
/*38867*/     OPC_MoveChild, 1,
/*38869*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*38872*/     OPC_Scope, 24, /*->38898*/ // 3 children in Scope
/*38874*/       OPC_CheckPredicate, 7, // Predicate_so_imm
/*38876*/       OPC_MoveParent,
/*38877*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*38879*/       OPC_EmitConvertToTarget, 1,
/*38881*/       OPC_EmitInteger, MVT::i32, 14, 
/*38884*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38887*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::CMPri), 0|OPFL_FlagOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMcmp GPR:i32:$a, (imm:i32)<<P:Predicate_so_imm>>:$b) - Complexity = 7
                // Dst: (CMPri:i32 GPR:i32:$a, (imm:i32):$b)
/*38898*/     /*Scope*/ 24, /*->38923*/
/*38899*/       OPC_CheckPredicate, 55, // Predicate_imm0_255
/*38901*/       OPC_MoveParent,
/*38902*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb1Only())
/*38904*/       OPC_EmitConvertToTarget, 1,
/*38906*/       OPC_EmitInteger, MVT::i32, 14, 
/*38909*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38912*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::tCMPi8), 0|OPFL_FlagOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMcmp tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm0_255>>:$rhs) - Complexity = 7
                // Dst: (tCMPi8:i32 tGPR:i32:$lhs, (imm:i32):$rhs)
/*38923*/     /*Scope*/ 24, /*->38948*/
/*38924*/       OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*38926*/       OPC_MoveParent,
/*38927*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*38929*/       OPC_EmitConvertToTarget, 1,
/*38931*/       OPC_EmitInteger, MVT::i32, 14, 
/*38934*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38937*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2CMPri), 0|OPFL_FlagOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMcmp GPR:i32:$lhs, (imm:i32)<<P:Predicate_t2_so_imm>>:$rhs) - Complexity = 7
                // Dst: (t2CMPri:i32 GPR:i32:$lhs, (imm:i32):$rhs)
/*38948*/     0, /*End of Scope*/
/*38949*/   /*Scope*/ 19, /*->38969*/
/*38950*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*38952*/     OPC_EmitInteger, MVT::i32, 14, 
/*38955*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38958*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::CMPrr), 0|OPFL_FlagOutput,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (ARMcmp GPR:i32:$a, GPR:i32:$b) - Complexity = 3
              // Dst: (CMPrr:i32 GPR:i32:$a, GPR:i32:$b)
/*38969*/   /*Scope*/ 19, /*->38989*/
/*38970*/     OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb1Only())
/*38972*/     OPC_EmitInteger, MVT::i32, 14, 
/*38975*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38978*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::tCMPr), 0|OPFL_FlagOutput,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (ARMcmp tGPR:i32:$lhs, tGPR:i32:$rhs) - Complexity = 3
              // Dst: (tCMPr:i32 tGPR:i32:$lhs, tGPR:i32:$rhs)
/*38989*/   /*Scope*/ 19, /*->39009*/
/*38990*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*38992*/     OPC_EmitInteger, MVT::i32, 14, 
/*38995*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38998*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2CMPrr), 0|OPFL_FlagOutput,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (ARMcmp GPR:i32:$lhs, rGPR:i32:$rhs) - Complexity = 3
              // Dst: (t2CMPrr:i32 GPR:i32:$lhs, rGPR:i32:$rhs)
/*39009*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 36|128,1/*164*/,  TARGET_OPCODE(ISD::SHL),// ->39178
/*39014*/   OPC_Scope, 30, /*->39046*/ // 2 children in Scope
/*39016*/     OPC_RecordNode, // #0 = $src
/*39017*/     OPC_CheckType, MVT::i32,
/*39019*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*39021*/     OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectShifterOperandReg:$src #1 #2 #3
/*39024*/     OPC_EmitInteger, MVT::i32, 14, 
/*39027*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39030*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39033*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::MOVs), 0,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
              // Src: so_reg:i32:$src - Complexity = 12
              // Dst: (MOVs:i32 so_reg:i32:$src)
/*39046*/   /*Scope*/ 1|128,1/*129*/, /*->39177*/
/*39048*/     OPC_RecordChild0, // #0 = $lhs
/*39049*/     OPC_RecordChild1, // #1 = $rhs
/*39050*/     OPC_Scope, 69, /*->39121*/ // 2 children in Scope
/*39052*/       OPC_MoveChild, 1,
/*39054*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*39057*/       OPC_CheckType, MVT::i32,
/*39059*/       OPC_Scope, 30, /*->39091*/ // 2 children in Scope
/*39061*/         OPC_CheckPredicate, 26, // Predicate_imm1_31
/*39063*/         OPC_MoveParent,
/*39064*/         OPC_CheckType, MVT::i32,
/*39066*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*39068*/         OPC_EmitConvertToTarget, 1,
/*39070*/         OPC_EmitInteger, MVT::i32, 14, 
/*39073*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39076*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39079*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2LSLri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (shl:i32 rGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm1_31>>:$rhs) - Complexity = 7
                  // Dst: (t2LSLri:i32 rGPR:i32:$lhs, (imm:i32):$rhs)
/*39091*/       /*Scope*/ 28, /*->39120*/
/*39092*/         OPC_MoveParent,
/*39093*/         OPC_CheckType, MVT::i32,
/*39095*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb1Only())
/*39097*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*39100*/         OPC_EmitConvertToTarget, 1,
/*39102*/         OPC_EmitInteger, MVT::i32, 14, 
/*39105*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39108*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::tLSLri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (shl:i32 tGPR:i32:$lhs, (imm:i32):$rhs) - Complexity = 6
                  // Dst: (tLSLri:i32 tGPR:i32:$lhs, (imm:i32):$rhs)
/*39120*/       0, /*End of Scope*/
/*39121*/     /*Scope*/ 54, /*->39176*/
/*39122*/       OPC_CheckChild1Type, MVT::i32,
/*39124*/       OPC_CheckType, MVT::i32,
/*39126*/       OPC_Scope, 23, /*->39151*/ // 2 children in Scope
/*39128*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb1Only())
/*39130*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*39133*/         OPC_EmitInteger, MVT::i32, 14, 
/*39136*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39139*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::tLSLrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (shl:i32 tGPR:i32:$lhs, tGPR:i32:$rhs) - Complexity = 3
                  // Dst: (tLSLrr:i32 tGPR:i32:$lhs, tGPR:i32:$rhs)
/*39151*/       /*Scope*/ 23, /*->39175*/
/*39152*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*39154*/         OPC_EmitInteger, MVT::i32, 14, 
/*39157*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39160*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39163*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2LSLrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (shl:i32 rGPR:i32:$lhs, rGPR:i32:$rhs) - Complexity = 3
                  // Dst: (t2LSLrr:i32 rGPR:i32:$lhs, rGPR:i32:$rhs)
/*39175*/       0, /*End of Scope*/
/*39176*/     0, /*End of Scope*/
/*39177*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 36|128,1/*164*/,  TARGET_OPCODE(ISD::SRL),// ->39346
/*39182*/   OPC_Scope, 30, /*->39214*/ // 2 children in Scope
/*39184*/     OPC_RecordNode, // #0 = $src
/*39185*/     OPC_CheckType, MVT::i32,
/*39187*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*39189*/     OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectShifterOperandReg:$src #1 #2 #3
/*39192*/     OPC_EmitInteger, MVT::i32, 14, 
/*39195*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39198*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39201*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::MOVs), 0,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
              // Src: so_reg:i32:$src - Complexity = 12
              // Dst: (MOVs:i32 so_reg:i32:$src)
/*39214*/   /*Scope*/ 1|128,1/*129*/, /*->39345*/
/*39216*/     OPC_RecordChild0, // #0 = $lhs
/*39217*/     OPC_RecordChild1, // #1 = $rhs
/*39218*/     OPC_Scope, 69, /*->39289*/ // 2 children in Scope
/*39220*/       OPC_MoveChild, 1,
/*39222*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*39225*/       OPC_CheckType, MVT::i32,
/*39227*/       OPC_Scope, 30, /*->39259*/ // 2 children in Scope
/*39229*/         OPC_CheckPredicate, 26, // Predicate_imm1_31
/*39231*/         OPC_MoveParent,
/*39232*/         OPC_CheckType, MVT::i32,
/*39234*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*39236*/         OPC_EmitConvertToTarget, 1,
/*39238*/         OPC_EmitInteger, MVT::i32, 14, 
/*39241*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39244*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39247*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2LSRri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (srl:i32 rGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm1_31>>:$rhs) - Complexity = 7
                  // Dst: (t2LSRri:i32 rGPR:i32:$lhs, (imm:i32):$rhs)
/*39259*/       /*Scope*/ 28, /*->39288*/
/*39260*/         OPC_MoveParent,
/*39261*/         OPC_CheckType, MVT::i32,
/*39263*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb1Only())
/*39265*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*39268*/         OPC_EmitConvertToTarget, 1,
/*39270*/         OPC_EmitInteger, MVT::i32, 14, 
/*39273*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39276*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::tLSRri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (srl:i32 tGPR:i32:$lhs, (imm:i32):$rhs) - Complexity = 6
                  // Dst: (tLSRri:i32 tGPR:i32:$lhs, (imm:i32):$rhs)
/*39288*/       0, /*End of Scope*/
/*39289*/     /*Scope*/ 54, /*->39344*/
/*39290*/       OPC_CheckChild1Type, MVT::i32,
/*39292*/       OPC_CheckType, MVT::i32,
/*39294*/       OPC_Scope, 23, /*->39319*/ // 2 children in Scope
/*39296*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb1Only())
/*39298*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*39301*/         OPC_EmitInteger, MVT::i32, 14, 
/*39304*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39307*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::tLSRrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (srl:i32 tGPR:i32:$lhs, tGPR:i32:$rhs) - Complexity = 3
                  // Dst: (tLSRrr:i32 tGPR:i32:$lhs, tGPR:i32:$rhs)
/*39319*/       /*Scope*/ 23, /*->39343*/
/*39320*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*39322*/         OPC_EmitInteger, MVT::i32, 14, 
/*39325*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39328*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39331*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2LSRrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (srl:i32 rGPR:i32:$lhs, rGPR:i32:$rhs) - Complexity = 3
                  // Dst: (t2LSRrr:i32 rGPR:i32:$lhs, rGPR:i32:$rhs)
/*39343*/       0, /*End of Scope*/
/*39344*/     0, /*End of Scope*/
/*39345*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 3|128,1/*131*/,  TARGET_OPCODE(ISD::ROTR),// ->39481
/*39350*/   OPC_Scope, 30, /*->39382*/ // 2 children in Scope
/*39352*/     OPC_RecordNode, // #0 = $src
/*39353*/     OPC_CheckType, MVT::i32,
/*39355*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*39357*/     OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectShifterOperandReg:$src #1 #2 #3
/*39360*/     OPC_EmitInteger, MVT::i32, 14, 
/*39363*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39366*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39369*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::MOVs), 0,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
              // Src: so_reg:i32:$src - Complexity = 12
              // Dst: (MOVs:i32 so_reg:i32:$src)
/*39382*/   /*Scope*/ 97, /*->39480*/
/*39383*/     OPC_RecordChild0, // #0 = $lhs
/*39384*/     OPC_RecordChild1, // #1 = $rhs
/*39385*/     OPC_Scope, 37, /*->39424*/ // 2 children in Scope
/*39387*/       OPC_MoveChild, 1,
/*39389*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*39392*/       OPC_CheckPredicate, 26, // Predicate_imm1_31
/*39394*/       OPC_CheckType, MVT::i32,
/*39396*/       OPC_MoveParent,
/*39397*/       OPC_CheckType, MVT::i32,
/*39399*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*39401*/       OPC_EmitConvertToTarget, 1,
/*39403*/       OPC_EmitInteger, MVT::i32, 14, 
/*39406*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39409*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39412*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2RORri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (rotr:i32 rGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm1_31>>:$rhs) - Complexity = 7
                // Dst: (t2RORri:i32 rGPR:i32:$lhs, (imm:i32):$rhs)
/*39424*/     /*Scope*/ 54, /*->39479*/
/*39425*/       OPC_CheckChild1Type, MVT::i32,
/*39427*/       OPC_CheckType, MVT::i32,
/*39429*/       OPC_Scope, 23, /*->39454*/ // 2 children in Scope
/*39431*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb1Only())
/*39433*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*39436*/         OPC_EmitInteger, MVT::i32, 14, 
/*39439*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39442*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::tROR), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (rotr:i32 tGPR:i32:$lhs, tGPR:i32:$rhs) - Complexity = 3
                  // Dst: (tROR:i32 tGPR:i32:$lhs, tGPR:i32:$rhs)
/*39454*/       /*Scope*/ 23, /*->39478*/
/*39455*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*39457*/         OPC_EmitInteger, MVT::i32, 14, 
/*39460*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39463*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39466*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2RORrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (rotr:i32 rGPR:i32:$lhs, rGPR:i32:$rhs) - Complexity = 3
                  // Dst: (t2RORrr:i32 rGPR:i32:$lhs, rGPR:i32:$rhs)
/*39478*/       0, /*End of Scope*/
/*39479*/     0, /*End of Scope*/
/*39480*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 30|128,83/*10654*/,  TARGET_OPCODE(ISD::INTRINSIC_WO_CHAIN),// ->50139
/*39485*/   OPC_MoveChild, 0,
/*39487*/   OPC_Scope, 65, /*->39554*/ // 74 children in Scope
/*39489*/     OPC_CheckInteger, 106, 
/*39491*/     OPC_MoveParent,
/*39492*/     OPC_RecordChild1, // #0 = $a
/*39493*/     OPC_RecordChild2, // #1 = $pos
/*39494*/     OPC_MoveChild, 2,
/*39496*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*39499*/     OPC_MoveParent,
/*39500*/     OPC_Scope, 25, /*->39527*/ // 2 children in Scope
/*39502*/       OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*39504*/       OPC_EmitConvertToTarget, 1,
/*39506*/       OPC_EmitInteger, MVT::i32, 0, 
/*39509*/       OPC_EmitInteger, MVT::i32, 14, 
/*39512*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39515*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::SSAT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (intrinsic_wo_chain:i32 106:iPTR, GPR:i32:$a, (imm:i32):$pos) - Complexity = 11
                // Dst: (SSAT:i32 (imm:i32):$pos, GPR:i32:$a, 0:i32)
/*39527*/     /*Scope*/ 25, /*->39553*/
/*39528*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*39530*/       OPC_EmitConvertToTarget, 1,
/*39532*/       OPC_EmitInteger, MVT::i32, 0, 
/*39535*/       OPC_EmitInteger, MVT::i32, 14, 
/*39538*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39541*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2SSAT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (intrinsic_wo_chain:i32 106:iPTR, GPR:i32:$a, (imm:i32):$pos) - Complexity = 11
                // Dst: (t2SSAT:i32 (imm:i32):$pos, GPR:i32:$a, 0:i32)
/*39553*/     0, /*End of Scope*/
/*39554*/   /*Scope*/ 65, /*->39620*/
/*39555*/     OPC_CheckInteger, 108, 
/*39557*/     OPC_MoveParent,
/*39558*/     OPC_RecordChild1, // #0 = $a
/*39559*/     OPC_RecordChild2, // #1 = $pos
/*39560*/     OPC_MoveChild, 2,
/*39562*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*39565*/     OPC_MoveParent,
/*39566*/     OPC_Scope, 25, /*->39593*/ // 2 children in Scope
/*39568*/       OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*39570*/       OPC_EmitConvertToTarget, 1,
/*39572*/       OPC_EmitInteger, MVT::i32, 0, 
/*39575*/       OPC_EmitInteger, MVT::i32, 14, 
/*39578*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39581*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::USAT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (intrinsic_wo_chain:i32 108:iPTR, GPR:i32:$a, (imm:i32):$pos) - Complexity = 11
                // Dst: (USAT:i32 (imm:i32):$pos, GPR:i32:$a, 0:i32)
/*39593*/     /*Scope*/ 25, /*->39619*/
/*39594*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*39596*/       OPC_EmitConvertToTarget, 1,
/*39598*/       OPC_EmitInteger, MVT::i32, 0, 
/*39601*/       OPC_EmitInteger, MVT::i32, 14, 
/*39604*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39607*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2USAT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (intrinsic_wo_chain:i32 108:iPTR, GPR:i32:$a, (imm:i32):$pos) - Complexity = 11
                // Dst: (t2USAT:i32 (imm:i32):$pos, GPR:i32:$a, 0:i32)
/*39619*/     0, /*End of Scope*/
/*39620*/   /*Scope*/ 55|128,5/*695*/, /*->40317*/
/*39622*/     OPC_CheckInteger, 50, 
/*39624*/     OPC_MoveParent,
/*39625*/     OPC_Scope, 55|128,1/*183*/, /*->39811*/ // 5 children in Scope
/*39628*/       OPC_RecordChild1, // #0 = $src1
/*39629*/       OPC_Scope, 44, /*->39675*/ // 4 children in Scope
/*39631*/         OPC_CheckChild1Type, MVT::v4i16,
/*39633*/         OPC_MoveChild, 2,
/*39635*/         OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VDUPLANE),
/*39638*/         OPC_RecordChild0, // #1 = $src2
/*39639*/         OPC_CheckChild0Type, MVT::v4i16,
/*39641*/         OPC_RecordChild1, // #2 = $lane
/*39642*/         OPC_MoveChild, 1,
/*39644*/         OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*39647*/         OPC_MoveParent,
/*39648*/         OPC_CheckType, MVT::v4i16,
/*39650*/         OPC_MoveParent,
/*39651*/         OPC_CheckType, MVT::v4i16,
/*39653*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*39655*/         OPC_EmitConvertToTarget, 2,
/*39657*/         OPC_EmitInteger, MVT::i32, 14, 
/*39660*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39663*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQDMULHslv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v4i16 50:iPTR, DPR:v4i16:$src1, (NEONvduplane:v4i16 DPR_8:v4i16:$src2, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULHslv4i16:v4i16 DPR:v4i16:$src1, DPR_8:v4i16:$src2, (imm:i32):$lane)
/*39675*/       /*Scope*/ 44, /*->39720*/
/*39676*/         OPC_CheckChild1Type, MVT::v2i32,
/*39678*/         OPC_MoveChild, 2,
/*39680*/         OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VDUPLANE),
/*39683*/         OPC_RecordChild0, // #1 = $src2
/*39684*/         OPC_CheckChild0Type, MVT::v2i32,
/*39686*/         OPC_RecordChild1, // #2 = $lane
/*39687*/         OPC_MoveChild, 1,
/*39689*/         OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*39692*/         OPC_MoveParent,
/*39693*/         OPC_CheckType, MVT::v2i32,
/*39695*/         OPC_MoveParent,
/*39696*/         OPC_CheckType, MVT::v2i32,
/*39698*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*39700*/         OPC_EmitConvertToTarget, 2,
/*39702*/         OPC_EmitInteger, MVT::i32, 14, 
/*39705*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39708*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQDMULHslv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v2i32 50:iPTR, DPR:v2i32:$src1, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$src2, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULHslv2i32:v2i32 DPR:v2i32:$src1, DPR_VFP2:v2i32:$src2, (imm:i32):$lane)
/*39720*/       /*Scope*/ 44, /*->39765*/
/*39721*/         OPC_CheckChild1Type, MVT::v8i16,
/*39723*/         OPC_MoveChild, 2,
/*39725*/         OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VDUPLANE),
/*39728*/         OPC_RecordChild0, // #1 = $src2
/*39729*/         OPC_CheckChild0Type, MVT::v4i16,
/*39731*/         OPC_RecordChild1, // #2 = $lane
/*39732*/         OPC_MoveChild, 1,
/*39734*/         OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*39737*/         OPC_MoveParent,
/*39738*/         OPC_CheckType, MVT::v8i16,
/*39740*/         OPC_MoveParent,
/*39741*/         OPC_CheckType, MVT::v8i16,
/*39743*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*39745*/         OPC_EmitConvertToTarget, 2,
/*39747*/         OPC_EmitInteger, MVT::i32, 14, 
/*39750*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39753*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQDMULHslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v8i16 50:iPTR, QPR:v8i16:$src1, (NEONvduplane:v8i16 DPR_8:v4i16:$src2, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$src1, DPR_8:v4i16:$src2, (imm:i32):$lane)
/*39765*/       /*Scope*/ 44, /*->39810*/
/*39766*/         OPC_CheckChild1Type, MVT::v4i32,
/*39768*/         OPC_MoveChild, 2,
/*39770*/         OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VDUPLANE),
/*39773*/         OPC_RecordChild0, // #1 = $src2
/*39774*/         OPC_CheckChild0Type, MVT::v2i32,
/*39776*/         OPC_RecordChild1, // #2 = $lane
/*39777*/         OPC_MoveChild, 1,
/*39779*/         OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*39782*/         OPC_MoveParent,
/*39783*/         OPC_CheckType, MVT::v4i32,
/*39785*/         OPC_MoveParent,
/*39786*/         OPC_CheckType, MVT::v4i32,
/*39788*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*39790*/         OPC_EmitConvertToTarget, 2,
/*39792*/         OPC_EmitInteger, MVT::i32, 14, 
/*39795*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39798*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQDMULHslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v4i32 50:iPTR, QPR:v4i32:$src1, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$src2, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$src1, DPR_VFP2:v2i32:$src2, (imm:i32):$lane)
/*39810*/       0, /*End of Scope*/
/*39811*/     /*Scope*/ 24|128,1/*152*/, /*->39965*/
/*39813*/       OPC_MoveChild, 1,
/*39815*/       OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VDUPLANE),
/*39818*/       OPC_RecordChild0, // #0 = $src2
/*39819*/       OPC_Scope, 71, /*->39892*/ // 2 children in Scope
/*39821*/         OPC_CheckChild0Type, MVT::v4i16,
/*39823*/         OPC_RecordChild1, // #1 = $lane
/*39824*/         OPC_MoveChild, 1,
/*39826*/         OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*39829*/         OPC_MoveParent,
/*39830*/         OPC_SwitchType /*2 cases */, 28,  MVT::v4i16,// ->39861
/*39833*/           OPC_MoveParent,
/*39834*/           OPC_RecordChild2, // #2 = $src1
/*39835*/           OPC_CheckChild2Type, MVT::v4i16,
/*39837*/           OPC_CheckType, MVT::v4i16,
/*39839*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*39841*/           OPC_EmitConvertToTarget, 1,
/*39843*/           OPC_EmitInteger, MVT::i32, 14, 
/*39846*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39849*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQDMULHslv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i16 50:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$src2, (imm:i32):$lane), DPR:v4i16:$src1) - Complexity = 14
                    // Dst: (VQDMULHslv4i16:v4i16 DPR:v4i16:$src1, DPR_8:v4i16:$src2, (imm:i32):$lane)
                  /*SwitchType*/ 28,  MVT::v8i16,// ->39891
/*39863*/           OPC_MoveParent,
/*39864*/           OPC_RecordChild2, // #2 = $src1
/*39865*/           OPC_CheckChild2Type, MVT::v8i16,
/*39867*/           OPC_CheckType, MVT::v8i16,
/*39869*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*39871*/           OPC_EmitConvertToTarget, 1,
/*39873*/           OPC_EmitInteger, MVT::i32, 14, 
/*39876*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39879*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQDMULHslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v8i16 50:iPTR, (NEONvduplane:v8i16 DPR_8:v4i16:$src2, (imm:i32):$lane), QPR:v8i16:$src1) - Complexity = 14
                    // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$src1, DPR_8:v4i16:$src2, (imm:i32):$lane)
                  0, // EndSwitchType
/*39892*/       /*Scope*/ 71, /*->39964*/
/*39893*/         OPC_CheckChild0Type, MVT::v2i32,
/*39895*/         OPC_RecordChild1, // #1 = $lane
/*39896*/         OPC_MoveChild, 1,
/*39898*/         OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*39901*/         OPC_MoveParent,
/*39902*/         OPC_SwitchType /*2 cases */, 28,  MVT::v2i32,// ->39933
/*39905*/           OPC_MoveParent,
/*39906*/           OPC_RecordChild2, // #2 = $src1
/*39907*/           OPC_CheckChild2Type, MVT::v2i32,
/*39909*/           OPC_CheckType, MVT::v2i32,
/*39911*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*39913*/           OPC_EmitConvertToTarget, 1,
/*39915*/           OPC_EmitInteger, MVT::i32, 14, 
/*39918*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39921*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQDMULHslv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v2i32 50:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$src2, (imm:i32):$lane), DPR:v2i32:$src1) - Complexity = 14
                    // Dst: (VQDMULHslv2i32:v2i32 DPR:v2i32:$src1, DPR_VFP2:v2i32:$src2, (imm:i32):$lane)
                  /*SwitchType*/ 28,  MVT::v4i32,// ->39963
/*39935*/           OPC_MoveParent,
/*39936*/           OPC_RecordChild2, // #2 = $src1
/*39937*/           OPC_CheckChild2Type, MVT::v4i32,
/*39939*/           OPC_CheckType, MVT::v4i32,
/*39941*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*39943*/           OPC_EmitConvertToTarget, 1,
/*39945*/           OPC_EmitInteger, MVT::i32, 14, 
/*39948*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39951*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQDMULHslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i32 50:iPTR, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$src2, (imm:i32):$lane), QPR:v4i32:$src1) - Complexity = 14
                    // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$src1, DPR_VFP2:v2i32:$src2, (imm:i32):$lane)
                  0, // EndSwitchType
/*39964*/       0, /*End of Scope*/
/*39965*/     /*Scope*/ 123, /*->40089*/
/*39966*/       OPC_RecordChild1, // #0 = $src1
/*39967*/       OPC_Scope, 59, /*->40028*/ // 2 children in Scope
/*39969*/         OPC_CheckChild1Type, MVT::v8i16,
/*39971*/         OPC_MoveChild, 2,
/*39973*/         OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VDUPLANE),
/*39976*/         OPC_RecordChild0, // #1 = $src2
/*39977*/         OPC_CheckChild0Type, MVT::v8i16,
/*39979*/         OPC_RecordChild1, // #2 = $lane
/*39980*/         OPC_MoveChild, 1,
/*39982*/         OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*39985*/         OPC_MoveParent,
/*39986*/         OPC_CheckType, MVT::v8i16,
/*39988*/         OPC_MoveParent,
/*39989*/         OPC_CheckType, MVT::v8i16,
/*39991*/         OPC_EmitConvertToTarget, 2,
/*39993*/         OPC_EmitNodeXForm, 8, 3, // DSubReg_i16_reg
/*39996*/         OPC_EmitNode, TARGET_OPCODE(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 4,  // Results = #5 
/*40005*/         OPC_EmitConvertToTarget, 2,
/*40007*/         OPC_EmitNodeXForm, 9, 6, // SubReg_i16_lane
/*40010*/         OPC_EmitInteger, MVT::i32, 14, 
/*40013*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40016*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQDMULHslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v8i16 50:iPTR, QPR:v8i16:$src1, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*40028*/       /*Scope*/ 59, /*->40088*/
/*40029*/         OPC_CheckChild1Type, MVT::v4i32,
/*40031*/         OPC_MoveChild, 2,
/*40033*/         OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VDUPLANE),
/*40036*/         OPC_RecordChild0, // #1 = $src2
/*40037*/         OPC_CheckChild0Type, MVT::v4i32,
/*40039*/         OPC_RecordChild1, // #2 = $lane
/*40040*/         OPC_MoveChild, 1,
/*40042*/         OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*40045*/         OPC_MoveParent,
/*40046*/         OPC_CheckType, MVT::v4i32,
/*40048*/         OPC_MoveParent,
/*40049*/         OPC_CheckType, MVT::v4i32,
/*40051*/         OPC_EmitConvertToTarget, 2,
/*40053*/         OPC_EmitNodeXForm, 10, 3, // DSubReg_i32_reg
/*40056*/         OPC_EmitNode, TARGET_OPCODE(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 4,  // Results = #5 
/*40065*/         OPC_EmitConvertToTarget, 2,
/*40067*/         OPC_EmitNodeXForm, 11, 6, // SubReg_i32_lane
/*40070*/         OPC_EmitInteger, MVT::i32, 14, 
/*40073*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40076*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQDMULHslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v4i32 50:iPTR, QPR:v4i32:$src1, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*40088*/       0, /*End of Scope*/
/*40089*/     /*Scope*/ 118, /*->40208*/
/*40090*/       OPC_MoveChild, 1,
/*40092*/       OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VDUPLANE),
/*40095*/       OPC_RecordChild0, // #0 = $src2
/*40096*/       OPC_Scope, 54, /*->40152*/ // 2 children in Scope
/*40098*/         OPC_CheckChild0Type, MVT::v8i16,
/*40100*/         OPC_RecordChild1, // #1 = $lane
/*40101*/         OPC_MoveChild, 1,
/*40103*/         OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*40106*/         OPC_MoveParent,
/*40107*/         OPC_CheckType, MVT::v8i16,
/*40109*/         OPC_MoveParent,
/*40110*/         OPC_RecordChild2, // #2 = $src1
/*40111*/         OPC_CheckChild2Type, MVT::v8i16,
/*40113*/         OPC_CheckType, MVT::v8i16,
/*40115*/         OPC_EmitConvertToTarget, 1,
/*40117*/         OPC_EmitNodeXForm, 8, 3, // DSubReg_i16_reg
/*40120*/         OPC_EmitNode, TARGET_OPCODE(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5 
/*40129*/         OPC_EmitConvertToTarget, 1,
/*40131*/         OPC_EmitNodeXForm, 9, 6, // SubReg_i16_lane
/*40134*/         OPC_EmitInteger, MVT::i32, 14, 
/*40137*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40140*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQDMULHslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v8i16 50:iPTR, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane), QPR:v8i16:$src1) - Complexity = 14
                  // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*40152*/       /*Scope*/ 54, /*->40207*/
/*40153*/         OPC_CheckChild0Type, MVT::v4i32,
/*40155*/         OPC_RecordChild1, // #1 = $lane
/*40156*/         OPC_MoveChild, 1,
/*40158*/         OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*40161*/         OPC_MoveParent,
/*40162*/         OPC_CheckType, MVT::v4i32,
/*40164*/         OPC_MoveParent,
/*40165*/         OPC_RecordChild2, // #2 = $src1
/*40166*/         OPC_CheckChild2Type, MVT::v4i32,
/*40168*/         OPC_CheckType, MVT::v4i32,
/*40170*/         OPC_EmitConvertToTarget, 1,
/*40172*/         OPC_EmitNodeXForm, 10, 3, // DSubReg_i32_reg
/*40175*/         OPC_EmitNode, TARGET_OPCODE(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5 
/*40184*/         OPC_EmitConvertToTarget, 1,
/*40186*/         OPC_EmitNodeXForm, 11, 6, // SubReg_i32_lane
/*40189*/         OPC_EmitInteger, MVT::i32, 14, 
/*40192*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40195*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQDMULHslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v4i32 50:iPTR, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane), QPR:v4i32:$src1) - Complexity = 14
                  // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*40207*/       0, /*End of Scope*/
/*40208*/     /*Scope*/ 107, /*->40316*/
/*40209*/       OPC_RecordChild1, // #0 = $src1
/*40210*/       OPC_SwitchType /*4 cases */, 24,  MVT::v4i16,// ->40237
/*40213*/         OPC_CheckChild1Type, MVT::v4i16,
/*40215*/         OPC_RecordChild2, // #1 = $src2
/*40216*/         OPC_CheckChild2Type, MVT::v4i16,
/*40218*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*40220*/         OPC_EmitInteger, MVT::i32, 14, 
/*40223*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40226*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQDMULHv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 50:iPTR, DPR:v4i16:$src1, DPR:v4i16:$src2) - Complexity = 8
                  // Dst: (VQDMULHv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$src2)
                /*SwitchType*/ 24,  MVT::v2i32,// ->40263
/*40239*/         OPC_CheckChild1Type, MVT::v2i32,
/*40241*/         OPC_RecordChild2, // #1 = $src2
/*40242*/         OPC_CheckChild2Type, MVT::v2i32,
/*40244*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*40246*/         OPC_EmitInteger, MVT::i32, 14, 
/*40249*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40252*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQDMULHv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 50:iPTR, DPR:v2i32:$src1, DPR:v2i32:$src2) - Complexity = 8
                  // Dst: (VQDMULHv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$src2)
                /*SwitchType*/ 24,  MVT::v8i16,// ->40289
/*40265*/         OPC_CheckChild1Type, MVT::v8i16,
/*40267*/         OPC_RecordChild2, // #1 = $src2
/*40268*/         OPC_CheckChild2Type, MVT::v8i16,
/*40270*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*40272*/         OPC_EmitInteger, MVT::i32, 14, 
/*40275*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40278*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQDMULHv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 50:iPTR, QPR:v8i16:$src1, QPR:v8i16:$src2) - Complexity = 8
                  // Dst: (VQDMULHv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2)
                /*SwitchType*/ 24,  MVT::v4i32,// ->40315
/*40291*/         OPC_CheckChild1Type, MVT::v4i32,
/*40293*/         OPC_RecordChild2, // #1 = $src2
/*40294*/         OPC_CheckChild2Type, MVT::v4i32,
/*40296*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*40298*/         OPC_EmitInteger, MVT::i32, 14, 
/*40301*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40304*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQDMULHv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 50:iPTR, QPR:v4i32:$src1, QPR:v4i32:$src2) - Complexity = 8
                  // Dst: (VQDMULHv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2)
                0, // EndSwitchType
/*40316*/     0, /*End of Scope*/
/*40317*/   /*Scope*/ 55|128,5/*695*/, /*->41014*/
/*40319*/     OPC_CheckInteger, 56, 
/*40321*/     OPC_MoveParent,
/*40322*/     OPC_Scope, 55|128,1/*183*/, /*->40508*/ // 5 children in Scope
/*40325*/       OPC_RecordChild1, // #0 = $src1
/*40326*/       OPC_Scope, 44, /*->40372*/ // 4 children in Scope
/*40328*/         OPC_CheckChild1Type, MVT::v4i16,
/*40330*/         OPC_MoveChild, 2,
/*40332*/         OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VDUPLANE),
/*40335*/         OPC_RecordChild0, // #1 = $src2
/*40336*/         OPC_CheckChild0Type, MVT::v4i16,
/*40338*/         OPC_RecordChild1, // #2 = $lane
/*40339*/         OPC_MoveChild, 1,
/*40341*/         OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*40344*/         OPC_MoveParent,
/*40345*/         OPC_CheckType, MVT::v4i16,
/*40347*/         OPC_MoveParent,
/*40348*/         OPC_CheckType, MVT::v4i16,
/*40350*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*40352*/         OPC_EmitConvertToTarget, 2,
/*40354*/         OPC_EmitInteger, MVT::i32, 14, 
/*40357*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40360*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQRDMULHslv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v4i16 56:iPTR, DPR:v4i16:$src1, (NEONvduplane:v4i16 DPR_8:v4i16:$src2, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQRDMULHslv4i16:v4i16 DPR:v4i16:$src1, DPR_8:v4i16:$src2, (imm:i32):$lane)
/*40372*/       /*Scope*/ 44, /*->40417*/
/*40373*/         OPC_CheckChild1Type, MVT::v2i32,
/*40375*/         OPC_MoveChild, 2,
/*40377*/         OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VDUPLANE),
/*40380*/         OPC_RecordChild0, // #1 = $src2
/*40381*/         OPC_CheckChild0Type, MVT::v2i32,
/*40383*/         OPC_RecordChild1, // #2 = $lane
/*40384*/         OPC_MoveChild, 1,
/*40386*/         OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*40389*/         OPC_MoveParent,
/*40390*/         OPC_CheckType, MVT::v2i32,
/*40392*/         OPC_MoveParent,
/*40393*/         OPC_CheckType, MVT::v2i32,
/*40395*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*40397*/         OPC_EmitConvertToTarget, 2,
/*40399*/         OPC_EmitInteger, MVT::i32, 14, 
/*40402*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40405*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQRDMULHslv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v2i32 56:iPTR, DPR:v2i32:$src1, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$src2, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQRDMULHslv2i32:v2i32 DPR:v2i32:$src1, DPR_VFP2:v2i32:$src2, (imm:i32):$lane)
/*40417*/       /*Scope*/ 44, /*->40462*/
/*40418*/         OPC_CheckChild1Type, MVT::v8i16,
/*40420*/         OPC_MoveChild, 2,
/*40422*/         OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VDUPLANE),
/*40425*/         OPC_RecordChild0, // #1 = $src2
/*40426*/         OPC_CheckChild0Type, MVT::v4i16,
/*40428*/         OPC_RecordChild1, // #2 = $lane
/*40429*/         OPC_MoveChild, 1,
/*40431*/         OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*40434*/         OPC_MoveParent,
/*40435*/         OPC_CheckType, MVT::v8i16,
/*40437*/         OPC_MoveParent,
/*40438*/         OPC_CheckType, MVT::v8i16,
/*40440*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*40442*/         OPC_EmitConvertToTarget, 2,
/*40444*/         OPC_EmitInteger, MVT::i32, 14, 
/*40447*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40450*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQRDMULHslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v8i16 56:iPTR, QPR:v8i16:$src1, (NEONvduplane:v8i16 DPR_8:v4i16:$src2, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$src1, DPR_8:v4i16:$src2, (imm:i32):$lane)
/*40462*/       /*Scope*/ 44, /*->40507*/
/*40463*/         OPC_CheckChild1Type, MVT::v4i32,
/*40465*/         OPC_MoveChild, 2,
/*40467*/         OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VDUPLANE),
/*40470*/         OPC_RecordChild0, // #1 = $src2
/*40471*/         OPC_CheckChild0Type, MVT::v2i32,
/*40473*/         OPC_RecordChild1, // #2 = $lane
/*40474*/         OPC_MoveChild, 1,
/*40476*/         OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*40479*/         OPC_MoveParent,
/*40480*/         OPC_CheckType, MVT::v4i32,
/*40482*/         OPC_MoveParent,
/*40483*/         OPC_CheckType, MVT::v4i32,
/*40485*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*40487*/         OPC_EmitConvertToTarget, 2,
/*40489*/         OPC_EmitInteger, MVT::i32, 14, 
/*40492*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40495*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQRDMULHslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v4i32 56:iPTR, QPR:v4i32:$src1, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$src2, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$src1, DPR_VFP2:v2i32:$src2, (imm:i32):$lane)
/*40507*/       0, /*End of Scope*/
/*40508*/     /*Scope*/ 24|128,1/*152*/, /*->40662*/
/*40510*/       OPC_MoveChild, 1,
/*40512*/       OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VDUPLANE),
/*40515*/       OPC_RecordChild0, // #0 = $src2
/*40516*/       OPC_Scope, 71, /*->40589*/ // 2 children in Scope
/*40518*/         OPC_CheckChild0Type, MVT::v4i16,
/*40520*/         OPC_RecordChild1, // #1 = $lane
/*40521*/         OPC_MoveChild, 1,
/*40523*/         OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*40526*/         OPC_MoveParent,
/*40527*/         OPC_SwitchType /*2 cases */, 28,  MVT::v4i16,// ->40558
/*40530*/           OPC_MoveParent,
/*40531*/           OPC_RecordChild2, // #2 = $src1
/*40532*/           OPC_CheckChild2Type, MVT::v4i16,
/*40534*/           OPC_CheckType, MVT::v4i16,
/*40536*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*40538*/           OPC_EmitConvertToTarget, 1,
/*40540*/           OPC_EmitInteger, MVT::i32, 14, 
/*40543*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40546*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQRDMULHslv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i16 56:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$src2, (imm:i32):$lane), DPR:v4i16:$src1) - Complexity = 14
                    // Dst: (VQRDMULHslv4i16:v4i16 DPR:v4i16:$src1, DPR_8:v4i16:$src2, (imm:i32):$lane)
                  /*SwitchType*/ 28,  MVT::v8i16,// ->40588
/*40560*/           OPC_MoveParent,
/*40561*/           OPC_RecordChild2, // #2 = $src1
/*40562*/           OPC_CheckChild2Type, MVT::v8i16,
/*40564*/           OPC_CheckType, MVT::v8i16,
/*40566*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*40568*/           OPC_EmitConvertToTarget, 1,
/*40570*/           OPC_EmitInteger, MVT::i32, 14, 
/*40573*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40576*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQRDMULHslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v8i16 56:iPTR, (NEONvduplane:v8i16 DPR_8:v4i16:$src2, (imm:i32):$lane), QPR:v8i16:$src1) - Complexity = 14
                    // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$src1, DPR_8:v4i16:$src2, (imm:i32):$lane)
                  0, // EndSwitchType
/*40589*/       /*Scope*/ 71, /*->40661*/
/*40590*/         OPC_CheckChild0Type, MVT::v2i32,
/*40592*/         OPC_RecordChild1, // #1 = $lane
/*40593*/         OPC_MoveChild, 1,
/*40595*/         OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*40598*/         OPC_MoveParent,
/*40599*/         OPC_SwitchType /*2 cases */, 28,  MVT::v2i32,// ->40630
/*40602*/           OPC_MoveParent,
/*40603*/           OPC_RecordChild2, // #2 = $src1
/*40604*/           OPC_CheckChild2Type, MVT::v2i32,
/*40606*/           OPC_CheckType, MVT::v2i32,
/*40608*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*40610*/           OPC_EmitConvertToTarget, 1,
/*40612*/           OPC_EmitInteger, MVT::i32, 14, 
/*40615*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40618*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQRDMULHslv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v2i32 56:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$src2, (imm:i32):$lane), DPR:v2i32:$src1) - Complexity = 14
                    // Dst: (VQRDMULHslv2i32:v2i32 DPR:v2i32:$src1, DPR_VFP2:v2i32:$src2, (imm:i32):$lane)
                  /*SwitchType*/ 28,  MVT::v4i32,// ->40660
/*40632*/           OPC_MoveParent,
/*40633*/           OPC_RecordChild2, // #2 = $src1
/*40634*/           OPC_CheckChild2Type, MVT::v4i32,
/*40636*/           OPC_CheckType, MVT::v4i32,
/*40638*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*40640*/           OPC_EmitConvertToTarget, 1,
/*40642*/           OPC_EmitInteger, MVT::i32, 14, 
/*40645*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40648*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQRDMULHslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i32 56:iPTR, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$src2, (imm:i32):$lane), QPR:v4i32:$src1) - Complexity = 14
                    // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$src1, DPR_VFP2:v2i32:$src2, (imm:i32):$lane)
                  0, // EndSwitchType
/*40661*/       0, /*End of Scope*/
/*40662*/     /*Scope*/ 123, /*->40786*/
/*40663*/       OPC_RecordChild1, // #0 = $src1
/*40664*/       OPC_Scope, 59, /*->40725*/ // 2 children in Scope
/*40666*/         OPC_CheckChild1Type, MVT::v8i16,
/*40668*/         OPC_MoveChild, 2,
/*40670*/         OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VDUPLANE),
/*40673*/         OPC_RecordChild0, // #1 = $src2
/*40674*/         OPC_CheckChild0Type, MVT::v8i16,
/*40676*/         OPC_RecordChild1, // #2 = $lane
/*40677*/         OPC_MoveChild, 1,
/*40679*/         OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*40682*/         OPC_MoveParent,
/*40683*/         OPC_CheckType, MVT::v8i16,
/*40685*/         OPC_MoveParent,
/*40686*/         OPC_CheckType, MVT::v8i16,
/*40688*/         OPC_EmitConvertToTarget, 2,
/*40690*/         OPC_EmitNodeXForm, 8, 3, // DSubReg_i16_reg
/*40693*/         OPC_EmitNode, TARGET_OPCODE(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 4,  // Results = #5 
/*40702*/         OPC_EmitConvertToTarget, 2,
/*40704*/         OPC_EmitNodeXForm, 9, 6, // SubReg_i16_lane
/*40707*/         OPC_EmitInteger, MVT::i32, 14, 
/*40710*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40713*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQRDMULHslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v8i16 56:iPTR, QPR:v8i16:$src1, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*40725*/       /*Scope*/ 59, /*->40785*/
/*40726*/         OPC_CheckChild1Type, MVT::v4i32,
/*40728*/         OPC_MoveChild, 2,
/*40730*/         OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VDUPLANE),
/*40733*/         OPC_RecordChild0, // #1 = $src2
/*40734*/         OPC_CheckChild0Type, MVT::v4i32,
/*40736*/         OPC_RecordChild1, // #2 = $lane
/*40737*/         OPC_MoveChild, 1,
/*40739*/         OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*40742*/         OPC_MoveParent,
/*40743*/         OPC_CheckType, MVT::v4i32,
/*40745*/         OPC_MoveParent,
/*40746*/         OPC_CheckType, MVT::v4i32,
/*40748*/         OPC_EmitConvertToTarget, 2,
/*40750*/         OPC_EmitNodeXForm, 10, 3, // DSubReg_i32_reg
/*40753*/         OPC_EmitNode, TARGET_OPCODE(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 4,  // Results = #5 
/*40762*/         OPC_EmitConvertToTarget, 2,
/*40764*/         OPC_EmitNodeXForm, 11, 6, // SubReg_i32_lane
/*40767*/         OPC_EmitInteger, MVT::i32, 14, 
/*40770*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40773*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQRDMULHslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v4i32 56:iPTR, QPR:v4i32:$src1, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*40785*/       0, /*End of Scope*/
/*40786*/     /*Scope*/ 118, /*->40905*/
/*40787*/       OPC_MoveChild, 1,
/*40789*/       OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VDUPLANE),
/*40792*/       OPC_RecordChild0, // #0 = $src2
/*40793*/       OPC_Scope, 54, /*->40849*/ // 2 children in Scope
/*40795*/         OPC_CheckChild0Type, MVT::v8i16,
/*40797*/         OPC_RecordChild1, // #1 = $lane
/*40798*/         OPC_MoveChild, 1,
/*40800*/         OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*40803*/         OPC_MoveParent,
/*40804*/         OPC_CheckType, MVT::v8i16,
/*40806*/         OPC_MoveParent,
/*40807*/         OPC_RecordChild2, // #2 = $src1
/*40808*/         OPC_CheckChild2Type, MVT::v8i16,
/*40810*/         OPC_CheckType, MVT::v8i16,
/*40812*/         OPC_EmitConvertToTarget, 1,
/*40814*/         OPC_EmitNodeXForm, 8, 3, // DSubReg_i16_reg
/*40817*/         OPC_EmitNode, TARGET_OPCODE(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5 
/*40826*/         OPC_EmitConvertToTarget, 1,
/*40828*/         OPC_EmitNodeXForm, 9, 6, // SubReg_i16_lane
/*40831*/         OPC_EmitInteger, MVT::i32, 14, 
/*40834*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40837*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQRDMULHslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v8i16 56:iPTR, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane), QPR:v8i16:$src1) - Complexity = 14
                  // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*40849*/       /*Scope*/ 54, /*->40904*/
/*40850*/         OPC_CheckChild0Type, MVT::v4i32,
/*40852*/         OPC_RecordChild1, // #1 = $lane
/*40853*/         OPC_MoveChild, 1,
/*40855*/         OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*40858*/         OPC_MoveParent,
/*40859*/         OPC_CheckType, MVT::v4i32,
/*40861*/         OPC_MoveParent,
/*40862*/         OPC_RecordChild2, // #2 = $src1
/*40863*/         OPC_CheckChild2Type, MVT::v4i32,
/*40865*/         OPC_CheckType, MVT::v4i32,
/*40867*/         OPC_EmitConvertToTarget, 1,
/*40869*/         OPC_EmitNodeXForm, 10, 3, // DSubReg_i32_reg
/*40872*/         OPC_EmitNode, TARGET_OPCODE(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5 
/*40881*/         OPC_EmitConvertToTarget, 1,
/*40883*/         OPC_EmitNodeXForm, 11, 6, // SubReg_i32_lane
/*40886*/         OPC_EmitInteger, MVT::i32, 14, 
/*40889*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40892*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQRDMULHslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v4i32 56:iPTR, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane), QPR:v4i32:$src1) - Complexity = 14
                  // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*40904*/       0, /*End of Scope*/
/*40905*/     /*Scope*/ 107, /*->41013*/
/*40906*/       OPC_RecordChild1, // #0 = $src1
/*40907*/       OPC_SwitchType /*4 cases */, 24,  MVT::v4i16,// ->40934
/*40910*/         OPC_CheckChild1Type, MVT::v4i16,
/*40912*/         OPC_RecordChild2, // #1 = $src2
/*40913*/         OPC_CheckChild2Type, MVT::v4i16,
/*40915*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*40917*/         OPC_EmitInteger, MVT::i32, 14, 
/*40920*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40923*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQRDMULHv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 56:iPTR, DPR:v4i16:$src1, DPR:v4i16:$src2) - Complexity = 8
                  // Dst: (VQRDMULHv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$src2)
                /*SwitchType*/ 24,  MVT::v2i32,// ->40960
/*40936*/         OPC_CheckChild1Type, MVT::v2i32,
/*40938*/         OPC_RecordChild2, // #1 = $src2
/*40939*/         OPC_CheckChild2Type, MVT::v2i32,
/*40941*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*40943*/         OPC_EmitInteger, MVT::i32, 14, 
/*40946*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40949*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQRDMULHv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 56:iPTR, DPR:v2i32:$src1, DPR:v2i32:$src2) - Complexity = 8
                  // Dst: (VQRDMULHv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$src2)
                /*SwitchType*/ 24,  MVT::v8i16,// ->40986
/*40962*/         OPC_CheckChild1Type, MVT::v8i16,
/*40964*/         OPC_RecordChild2, // #1 = $src2
/*40965*/         OPC_CheckChild2Type, MVT::v8i16,
/*40967*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*40969*/         OPC_EmitInteger, MVT::i32, 14, 
/*40972*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40975*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQRDMULHv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 56:iPTR, QPR:v8i16:$src1, QPR:v8i16:$src2) - Complexity = 8
                  // Dst: (VQRDMULHv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2)
                /*SwitchType*/ 24,  MVT::v4i32,// ->41012
/*40988*/         OPC_CheckChild1Type, MVT::v4i32,
/*40990*/         OPC_RecordChild2, // #1 = $src2
/*40991*/         OPC_CheckChild2Type, MVT::v4i32,
/*40993*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*40995*/         OPC_EmitInteger, MVT::i32, 14, 
/*40998*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41001*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQRDMULHv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 56:iPTR, QPR:v4i32:$src1, QPR:v4i32:$src2) - Complexity = 8
                  // Dst: (VQRDMULHv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2)
                0, // EndSwitchType
/*41013*/     0, /*End of Scope*/
/*41014*/   /*Scope*/ 116|128,1/*244*/, /*->41260*/
/*41016*/     OPC_CheckInteger, 51, 
/*41018*/     OPC_MoveParent,
/*41019*/     OPC_Scope, 93, /*->41114*/ // 3 children in Scope
/*41021*/       OPC_RecordChild1, // #0 = $src1
/*41022*/       OPC_Scope, 44, /*->41068*/ // 2 children in Scope
/*41024*/         OPC_CheckChild1Type, MVT::v4i16,
/*41026*/         OPC_MoveChild, 2,
/*41028*/         OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VDUPLANE),
/*41031*/         OPC_RecordChild0, // #1 = $src2
/*41032*/         OPC_CheckChild0Type, MVT::v4i16,
/*41034*/         OPC_RecordChild1, // #2 = $lane
/*41035*/         OPC_MoveChild, 1,
/*41037*/         OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*41040*/         OPC_MoveParent,
/*41041*/         OPC_CheckType, MVT::v4i16,
/*41043*/         OPC_MoveParent,
/*41044*/         OPC_CheckType, MVT::v4i32,
/*41046*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41048*/         OPC_EmitConvertToTarget, 2,
/*41050*/         OPC_EmitInteger, MVT::i32, 14, 
/*41053*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41056*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQDMULLslv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v4i32 51:iPTR, DPR:v4i16:$src1, (NEONvduplane:v4i16 DPR_8:v4i16:$src2, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULLslv4i16:v4i32 DPR:v4i16:$src1, DPR_8:v4i16:$src2, (imm:i32):$lane)
/*41068*/       /*Scope*/ 44, /*->41113*/
/*41069*/         OPC_CheckChild1Type, MVT::v2i32,
/*41071*/         OPC_MoveChild, 2,
/*41073*/         OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VDUPLANE),
/*41076*/         OPC_RecordChild0, // #1 = $src2
/*41077*/         OPC_CheckChild0Type, MVT::v2i32,
/*41079*/         OPC_RecordChild1, // #2 = $lane
/*41080*/         OPC_MoveChild, 1,
/*41082*/         OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*41085*/         OPC_MoveParent,
/*41086*/         OPC_CheckType, MVT::v2i32,
/*41088*/         OPC_MoveParent,
/*41089*/         OPC_CheckType, MVT::v2i64,
/*41091*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41093*/         OPC_EmitConvertToTarget, 2,
/*41095*/         OPC_EmitInteger, MVT::i32, 14, 
/*41098*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41101*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQDMULLslv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v2i64 51:iPTR, DPR:v2i32:$src1, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$src2, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULLslv2i32:v2i64 DPR:v2i32:$src1, DPR_VFP2:v2i32:$src2, (imm:i32):$lane)
/*41113*/       0, /*End of Scope*/
/*41114*/     /*Scope*/ 88, /*->41203*/
/*41115*/       OPC_MoveChild, 1,
/*41117*/       OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VDUPLANE),
/*41120*/       OPC_RecordChild0, // #0 = $src2
/*41121*/       OPC_Scope, 39, /*->41162*/ // 2 children in Scope
/*41123*/         OPC_CheckChild0Type, MVT::v4i16,
/*41125*/         OPC_RecordChild1, // #1 = $lane
/*41126*/         OPC_MoveChild, 1,
/*41128*/         OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*41131*/         OPC_MoveParent,
/*41132*/         OPC_CheckType, MVT::v4i16,
/*41134*/         OPC_MoveParent,
/*41135*/         OPC_RecordChild2, // #2 = $src1
/*41136*/         OPC_CheckChild2Type, MVT::v4i16,
/*41138*/         OPC_CheckType, MVT::v4i32,
/*41140*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41142*/         OPC_EmitConvertToTarget, 1,
/*41144*/         OPC_EmitInteger, MVT::i32, 14, 
/*41147*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41150*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQDMULLslv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v4i32 51:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$src2, (imm:i32):$lane), DPR:v4i16:$src1) - Complexity = 14
                  // Dst: (VQDMULLslv4i16:v4i32 DPR:v4i16:$src1, DPR_8:v4i16:$src2, (imm:i32):$lane)
/*41162*/       /*Scope*/ 39, /*->41202*/
/*41163*/         OPC_CheckChild0Type, MVT::v2i32,
/*41165*/         OPC_RecordChild1, // #1 = $lane
/*41166*/         OPC_MoveChild, 1,
/*41168*/         OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*41171*/         OPC_MoveParent,
/*41172*/         OPC_CheckType, MVT::v2i32,
/*41174*/         OPC_MoveParent,
/*41175*/         OPC_RecordChild2, // #2 = $src1
/*41176*/         OPC_CheckChild2Type, MVT::v2i32,
/*41178*/         OPC_CheckType, MVT::v2i64,
/*41180*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41182*/         OPC_EmitConvertToTarget, 1,
/*41184*/         OPC_EmitInteger, MVT::i32, 14, 
/*41187*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41190*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQDMULLslv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v2i64 51:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$src2, (imm:i32):$lane), DPR:v2i32:$src1) - Complexity = 14
                  // Dst: (VQDMULLslv2i32:v2i64 DPR:v2i32:$src1, DPR_VFP2:v2i32:$src2, (imm:i32):$lane)
/*41202*/       0, /*End of Scope*/
/*41203*/     /*Scope*/ 55, /*->41259*/
/*41204*/       OPC_RecordChild1, // #0 = $src1
/*41205*/       OPC_SwitchType /*2 cases */, 24,  MVT::v4i32,// ->41232
/*41208*/         OPC_CheckChild1Type, MVT::v4i16,
/*41210*/         OPC_RecordChild2, // #1 = $src2
/*41211*/         OPC_CheckChild2Type, MVT::v4i16,
/*41213*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41215*/         OPC_EmitInteger, MVT::i32, 14, 
/*41218*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41221*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQDMULLv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 51:iPTR, DPR:v4i16:$src1, DPR:v4i16:$src2) - Complexity = 8
                  // Dst: (VQDMULLv4i32:v4i32 DPR:v4i16:$src1, DPR:v4i16:$src2)
                /*SwitchType*/ 24,  MVT::v2i64,// ->41258
/*41234*/         OPC_CheckChild1Type, MVT::v2i32,
/*41236*/         OPC_RecordChild2, // #1 = $src2
/*41237*/         OPC_CheckChild2Type, MVT::v2i32,
/*41239*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41241*/         OPC_EmitInteger, MVT::i32, 14, 
/*41244*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41247*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQDMULLv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 51:iPTR, DPR:v2i32:$src1, DPR:v2i32:$src2) - Complexity = 8
                  // Dst: (VQDMULLv2i64:v2i64 DPR:v2i32:$src1, DPR:v2i32:$src2)
                0, // EndSwitchType
/*41259*/     0, /*End of Scope*/
/*41260*/   /*Scope*/ 62|128,2/*318*/, /*->41580*/
/*41262*/     OPC_CheckInteger, 48, 
/*41264*/     OPC_MoveParent,
/*41265*/     OPC_RecordChild1, // #0 = $src1
/*41266*/     OPC_Scope, 77, /*->41345*/ // 4 children in Scope
/*41268*/       OPC_CheckChild1Type, MVT::v4i32,
/*41270*/       OPC_RecordChild2, // #1 = $src2
/*41271*/       OPC_CheckChild2Type, MVT::v4i16,
/*41273*/       OPC_Scope, 43, /*->41318*/ // 2 children in Scope
/*41275*/         OPC_MoveChild, 3,
/*41277*/         OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VDUPLANE),
/*41280*/         OPC_RecordChild0, // #2 = $src3
/*41281*/         OPC_CheckChild0Type, MVT::v4i16,
/*41283*/         OPC_RecordChild1, // #3 = $lane
/*41284*/         OPC_MoveChild, 1,
/*41286*/         OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*41289*/         OPC_MoveParent,
/*41290*/         OPC_CheckType, MVT::v4i16,
/*41292*/         OPC_MoveParent,
/*41293*/         OPC_CheckType, MVT::v4i32,
/*41295*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41297*/         OPC_EmitConvertToTarget, 3,
/*41299*/         OPC_EmitInteger, MVT::i32, 14, 
/*41302*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41305*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQDMLALslv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v4i32 48:iPTR, QPR:v4i32:$src1, DPR:v4i16:$src2, (NEONvduplane:v4i16 DPR_8:v4i16:$src3, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMLALslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$src2, DPR_8:v4i16:$src3, (imm:i32):$lane)
/*41318*/       /*Scope*/ 25, /*->41344*/
/*41319*/         OPC_RecordChild3, // #2 = $src3
/*41320*/         OPC_CheckChild3Type, MVT::v4i16,
/*41322*/         OPC_CheckType, MVT::v4i32,
/*41324*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41326*/         OPC_EmitInteger, MVT::i32, 14, 
/*41329*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41332*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQDMLALv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i32 48:iPTR, QPR:v4i32:$src1, DPR:v4i16:$src2, DPR:v4i16:$src3) - Complexity = 8
                  // Dst: (VQDMLALv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$src2, DPR:v4i16:$src3)
/*41344*/       0, /*End of Scope*/
/*41345*/     /*Scope*/ 77, /*->41423*/
/*41346*/       OPC_CheckChild1Type, MVT::v2i64,
/*41348*/       OPC_RecordChild2, // #1 = $src2
/*41349*/       OPC_CheckChild2Type, MVT::v2i32,
/*41351*/       OPC_Scope, 43, /*->41396*/ // 2 children in Scope
/*41353*/         OPC_MoveChild, 3,
/*41355*/         OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VDUPLANE),
/*41358*/         OPC_RecordChild0, // #2 = $src3
/*41359*/         OPC_CheckChild0Type, MVT::v2i32,
/*41361*/         OPC_RecordChild1, // #3 = $lane
/*41362*/         OPC_MoveChild, 1,
/*41364*/         OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*41367*/         OPC_MoveParent,
/*41368*/         OPC_CheckType, MVT::v2i32,
/*41370*/         OPC_MoveParent,
/*41371*/         OPC_CheckType, MVT::v2i64,
/*41373*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41375*/         OPC_EmitConvertToTarget, 3,
/*41377*/         OPC_EmitInteger, MVT::i32, 14, 
/*41380*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41383*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQDMLALslv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v2i64 48:iPTR, QPR:v2i64:$src1, DPR:v2i32:$src2, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$src3, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMLALslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$src2, DPR_VFP2:v2i32:$src3, (imm:i32):$lane)
/*41396*/       /*Scope*/ 25, /*->41422*/
/*41397*/         OPC_RecordChild3, // #2 = $src3
/*41398*/         OPC_CheckChild3Type, MVT::v2i32,
/*41400*/         OPC_CheckType, MVT::v2i64,
/*41402*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41404*/         OPC_EmitInteger, MVT::i32, 14, 
/*41407*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41410*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQDMLALv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2i64 48:iPTR, QPR:v2i64:$src1, DPR:v2i32:$src2, DPR:v2i32:$src3) - Complexity = 8
                  // Dst: (VQDMLALv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$src2, DPR:v2i32:$src3)
/*41422*/       0, /*End of Scope*/
/*41423*/     /*Scope*/ 77, /*->41501*/
/*41424*/       OPC_CheckChild1Type, MVT::v4i16,
/*41426*/       OPC_RecordChild2, // #1 = $src1
/*41427*/       OPC_CheckChild2Type, MVT::v4i32,
/*41429*/       OPC_Scope, 43, /*->41474*/ // 2 children in Scope
/*41431*/         OPC_MoveChild, 3,
/*41433*/         OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VDUPLANE),
/*41436*/         OPC_RecordChild0, // #2 = $src3
/*41437*/         OPC_CheckChild0Type, MVT::v4i16,
/*41439*/         OPC_RecordChild1, // #3 = $lane
/*41440*/         OPC_MoveChild, 1,
/*41442*/         OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*41445*/         OPC_MoveParent,
/*41446*/         OPC_CheckType, MVT::v4i16,
/*41448*/         OPC_MoveParent,
/*41449*/         OPC_CheckType, MVT::v4i32,
/*41451*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41453*/         OPC_EmitConvertToTarget, 3,
/*41455*/         OPC_EmitInteger, MVT::i32, 14, 
/*41458*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41461*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQDMLALslv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 1, 0, 2, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v4i32 48:iPTR, DPR:v4i16:$src2, QPR:v4i32:$src1, (NEONvduplane:v4i16 DPR_8:v4i16:$src3, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMLALslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$src2, DPR_8:v4i16:$src3, (imm:i32):$lane)
/*41474*/       /*Scope*/ 25, /*->41500*/
/*41475*/         OPC_RecordChild3, // #2 = $src3
/*41476*/         OPC_CheckChild3Type, MVT::v4i16,
/*41478*/         OPC_CheckType, MVT::v4i32,
/*41480*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41482*/         OPC_EmitInteger, MVT::i32, 14, 
/*41485*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41488*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQDMLALv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i32 48:iPTR, DPR:v4i16:$src2, QPR:v4i32:$src1, DPR:v4i16:$src3) - Complexity = 8
                  // Dst: (VQDMLALv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$src2, DPR:v4i16:$src3)
/*41500*/       0, /*End of Scope*/
/*41501*/     /*Scope*/ 77, /*->41579*/
/*41502*/       OPC_CheckChild1Type, MVT::v2i32,
/*41504*/       OPC_RecordChild2, // #1 = $src1
/*41505*/       OPC_CheckChild2Type, MVT::v2i64,
/*41507*/       OPC_Scope, 43, /*->41552*/ // 2 children in Scope
/*41509*/         OPC_MoveChild, 3,
/*41511*/         OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VDUPLANE),
/*41514*/         OPC_RecordChild0, // #2 = $src3
/*41515*/         OPC_CheckChild0Type, MVT::v2i32,
/*41517*/         OPC_RecordChild1, // #3 = $lane
/*41518*/         OPC_MoveChild, 1,
/*41520*/         OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*41523*/         OPC_MoveParent,
/*41524*/         OPC_CheckType, MVT::v2i32,
/*41526*/         OPC_MoveParent,
/*41527*/         OPC_CheckType, MVT::v2i64,
/*41529*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41531*/         OPC_EmitConvertToTarget, 3,
/*41533*/         OPC_EmitInteger, MVT::i32, 14, 
/*41536*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41539*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQDMLALslv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 1, 0, 2, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v2i64 48:iPTR, DPR:v2i32:$src2, QPR:v2i64:$src1, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$src3, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMLALslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$src2, DPR_VFP2:v2i32:$src3, (imm:i32):$lane)
/*41552*/       /*Scope*/ 25, /*->41578*/
/*41553*/         OPC_RecordChild3, // #2 = $src3
/*41554*/         OPC_CheckChild3Type, MVT::v2i32,
/*41556*/         OPC_CheckType, MVT::v2i64,
/*41558*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41560*/         OPC_EmitInteger, MVT::i32, 14, 
/*41563*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41566*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQDMLALv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2i64 48:iPTR, DPR:v2i32:$src2, QPR:v2i64:$src1, DPR:v2i32:$src3) - Complexity = 8
                  // Dst: (VQDMLALv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$src2, DPR:v2i32:$src3)
/*41578*/       0, /*End of Scope*/
/*41579*/     0, /*End of Scope*/
/*41580*/   /*Scope*/ 62|128,2/*318*/, /*->41900*/
/*41582*/     OPC_CheckInteger, 49, 
/*41584*/     OPC_MoveParent,
/*41585*/     OPC_RecordChild1, // #0 = $src1
/*41586*/     OPC_Scope, 77, /*->41665*/ // 4 children in Scope
/*41588*/       OPC_CheckChild1Type, MVT::v4i32,
/*41590*/       OPC_RecordChild2, // #1 = $src2
/*41591*/       OPC_CheckChild2Type, MVT::v4i16,
/*41593*/       OPC_Scope, 43, /*->41638*/ // 2 children in Scope
/*41595*/         OPC_MoveChild, 3,
/*41597*/         OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VDUPLANE),
/*41600*/         OPC_RecordChild0, // #2 = $src3
/*41601*/         OPC_CheckChild0Type, MVT::v4i16,
/*41603*/         OPC_RecordChild1, // #3 = $lane
/*41604*/         OPC_MoveChild, 1,
/*41606*/         OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*41609*/         OPC_MoveParent,
/*41610*/         OPC_CheckType, MVT::v4i16,
/*41612*/         OPC_MoveParent,
/*41613*/         OPC_CheckType, MVT::v4i32,
/*41615*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41617*/         OPC_EmitConvertToTarget, 3,
/*41619*/         OPC_EmitInteger, MVT::i32, 14, 
/*41622*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41625*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQDMLSLslv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v4i32 49:iPTR, QPR:v4i32:$src1, DPR:v4i16:$src2, (NEONvduplane:v4i16 DPR_8:v4i16:$src3, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMLSLslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$src2, DPR_8:v4i16:$src3, (imm:i32):$lane)
/*41638*/       /*Scope*/ 25, /*->41664*/
/*41639*/         OPC_RecordChild3, // #2 = $src3
/*41640*/         OPC_CheckChild3Type, MVT::v4i16,
/*41642*/         OPC_CheckType, MVT::v4i32,
/*41644*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41646*/         OPC_EmitInteger, MVT::i32, 14, 
/*41649*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41652*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQDMLSLv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i32 49:iPTR, QPR:v4i32:$src1, DPR:v4i16:$src2, DPR:v4i16:$src3) - Complexity = 8
                  // Dst: (VQDMLSLv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$src2, DPR:v4i16:$src3)
/*41664*/       0, /*End of Scope*/
/*41665*/     /*Scope*/ 77, /*->41743*/
/*41666*/       OPC_CheckChild1Type, MVT::v2i64,
/*41668*/       OPC_RecordChild2, // #1 = $src2
/*41669*/       OPC_CheckChild2Type, MVT::v2i32,
/*41671*/       OPC_Scope, 43, /*->41716*/ // 2 children in Scope
/*41673*/         OPC_MoveChild, 3,
/*41675*/         OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VDUPLANE),
/*41678*/         OPC_RecordChild0, // #2 = $src3
/*41679*/         OPC_CheckChild0Type, MVT::v2i32,
/*41681*/         OPC_RecordChild1, // #3 = $lane
/*41682*/         OPC_MoveChild, 1,
/*41684*/         OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*41687*/         OPC_MoveParent,
/*41688*/         OPC_CheckType, MVT::v2i32,
/*41690*/         OPC_MoveParent,
/*41691*/         OPC_CheckType, MVT::v2i64,
/*41693*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41695*/         OPC_EmitConvertToTarget, 3,
/*41697*/         OPC_EmitInteger, MVT::i32, 14, 
/*41700*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41703*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQDMLSLslv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v2i64 49:iPTR, QPR:v2i64:$src1, DPR:v2i32:$src2, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$src3, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMLSLslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$src2, DPR_VFP2:v2i32:$src3, (imm:i32):$lane)
/*41716*/       /*Scope*/ 25, /*->41742*/
/*41717*/         OPC_RecordChild3, // #2 = $src3
/*41718*/         OPC_CheckChild3Type, MVT::v2i32,
/*41720*/         OPC_CheckType, MVT::v2i64,
/*41722*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41724*/         OPC_EmitInteger, MVT::i32, 14, 
/*41727*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41730*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQDMLSLv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2i64 49:iPTR, QPR:v2i64:$src1, DPR:v2i32:$src2, DPR:v2i32:$src3) - Complexity = 8
                  // Dst: (VQDMLSLv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$src2, DPR:v2i32:$src3)
/*41742*/       0, /*End of Scope*/
/*41743*/     /*Scope*/ 77, /*->41821*/
/*41744*/       OPC_CheckChild1Type, MVT::v4i16,
/*41746*/       OPC_RecordChild2, // #1 = $src1
/*41747*/       OPC_CheckChild2Type, MVT::v4i32,
/*41749*/       OPC_Scope, 43, /*->41794*/ // 2 children in Scope
/*41751*/         OPC_MoveChild, 3,
/*41753*/         OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VDUPLANE),
/*41756*/         OPC_RecordChild0, // #2 = $src3
/*41757*/         OPC_CheckChild0Type, MVT::v4i16,
/*41759*/         OPC_RecordChild1, // #3 = $lane
/*41760*/         OPC_MoveChild, 1,
/*41762*/         OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*41765*/         OPC_MoveParent,
/*41766*/         OPC_CheckType, MVT::v4i16,
/*41768*/         OPC_MoveParent,
/*41769*/         OPC_CheckType, MVT::v4i32,
/*41771*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41773*/         OPC_EmitConvertToTarget, 3,
/*41775*/         OPC_EmitInteger, MVT::i32, 14, 
/*41778*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41781*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQDMLSLslv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 1, 0, 2, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v4i32 49:iPTR, DPR:v4i16:$src2, QPR:v4i32:$src1, (NEONvduplane:v4i16 DPR_8:v4i16:$src3, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMLSLslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$src2, DPR_8:v4i16:$src3, (imm:i32):$lane)
/*41794*/       /*Scope*/ 25, /*->41820*/
/*41795*/         OPC_RecordChild3, // #2 = $src3
/*41796*/         OPC_CheckChild3Type, MVT::v4i16,
/*41798*/         OPC_CheckType, MVT::v4i32,
/*41800*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41802*/         OPC_EmitInteger, MVT::i32, 14, 
/*41805*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41808*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQDMLSLv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i32 49:iPTR, DPR:v4i16:$src2, QPR:v4i32:$src1, DPR:v4i16:$src3) - Complexity = 8
                  // Dst: (VQDMLSLv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$src2, DPR:v4i16:$src3)
/*41820*/       0, /*End of Scope*/
/*41821*/     /*Scope*/ 77, /*->41899*/
/*41822*/       OPC_CheckChild1Type, MVT::v2i32,
/*41824*/       OPC_RecordChild2, // #1 = $src1
/*41825*/       OPC_CheckChild2Type, MVT::v2i64,
/*41827*/       OPC_Scope, 43, /*->41872*/ // 2 children in Scope
/*41829*/         OPC_MoveChild, 3,
/*41831*/         OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VDUPLANE),
/*41834*/         OPC_RecordChild0, // #2 = $src3
/*41835*/         OPC_CheckChild0Type, MVT::v2i32,
/*41837*/         OPC_RecordChild1, // #3 = $lane
/*41838*/         OPC_MoveChild, 1,
/*41840*/         OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*41843*/         OPC_MoveParent,
/*41844*/         OPC_CheckType, MVT::v2i32,
/*41846*/         OPC_MoveParent,
/*41847*/         OPC_CheckType, MVT::v2i64,
/*41849*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41851*/         OPC_EmitConvertToTarget, 3,
/*41853*/         OPC_EmitInteger, MVT::i32, 14, 
/*41856*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41859*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQDMLSLslv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 1, 0, 2, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v2i64 49:iPTR, DPR:v2i32:$src2, QPR:v2i64:$src1, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$src3, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMLSLslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$src2, DPR_VFP2:v2i32:$src3, (imm:i32):$lane)
/*41872*/       /*Scope*/ 25, /*->41898*/
/*41873*/         OPC_RecordChild3, // #2 = $src3
/*41874*/         OPC_CheckChild3Type, MVT::v2i32,
/*41876*/         OPC_CheckType, MVT::v2i64,
/*41878*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41880*/         OPC_EmitInteger, MVT::i32, 14, 
/*41883*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41886*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQDMLSLv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2i64 49:iPTR, DPR:v2i32:$src2, QPR:v2i64:$src1, DPR:v2i32:$src3) - Complexity = 8
                  // Dst: (VQDMLSLv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$src2, DPR:v2i32:$src3)
/*41898*/       0, /*End of Scope*/
/*41899*/     0, /*End of Scope*/
/*41900*/   /*Scope*/ 72, /*->41973*/
/*41901*/     OPC_CheckInteger, 15, 
/*41903*/     OPC_MoveParent,
/*41904*/     OPC_RecordChild1, // #0 = $src
/*41905*/     OPC_Scope, 32, /*->41939*/ // 2 children in Scope
/*41907*/       OPC_CheckChild1Type, MVT::v2f32,
/*41909*/       OPC_RecordChild2, // #1 = $SIMM
/*41910*/       OPC_MoveChild, 2,
/*41912*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*41915*/       OPC_MoveParent,
/*41916*/       OPC_CheckType, MVT::v2i32,
/*41918*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41920*/       OPC_EmitConvertToTarget, 1,
/*41922*/       OPC_EmitInteger, MVT::i32, 14, 
/*41925*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41928*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VCVTf2xsd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v2i32 15:iPTR, DPR:v2f32:$src, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTf2xsd:v2i32 DPR:v2f32:$src, (imm:i32):$SIMM)
/*41939*/     /*Scope*/ 32, /*->41972*/
/*41940*/       OPC_CheckChild1Type, MVT::v4f32,
/*41942*/       OPC_RecordChild2, // #1 = $SIMM
/*41943*/       OPC_MoveChild, 2,
/*41945*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*41948*/       OPC_MoveParent,
/*41949*/       OPC_CheckType, MVT::v4i32,
/*41951*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41953*/       OPC_EmitConvertToTarget, 1,
/*41955*/       OPC_EmitInteger, MVT::i32, 14, 
/*41958*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41961*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VCVTf2xsq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v4i32 15:iPTR, QPR:v4f32:$src, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTf2xsq:v4i32 QPR:v4f32:$src, (imm:i32):$SIMM)
/*41972*/     0, /*End of Scope*/
/*41973*/   /*Scope*/ 72, /*->42046*/
/*41974*/     OPC_CheckInteger, 16, 
/*41976*/     OPC_MoveParent,
/*41977*/     OPC_RecordChild1, // #0 = $src
/*41978*/     OPC_Scope, 32, /*->42012*/ // 2 children in Scope
/*41980*/       OPC_CheckChild1Type, MVT::v2f32,
/*41982*/       OPC_RecordChild2, // #1 = $SIMM
/*41983*/       OPC_MoveChild, 2,
/*41985*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*41988*/       OPC_MoveParent,
/*41989*/       OPC_CheckType, MVT::v2i32,
/*41991*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41993*/       OPC_EmitConvertToTarget, 1,
/*41995*/       OPC_EmitInteger, MVT::i32, 14, 
/*41998*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42001*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VCVTf2xud), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v2i32 16:iPTR, DPR:v2f32:$src, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTf2xud:v2i32 DPR:v2f32:$src, (imm:i32):$SIMM)
/*42012*/     /*Scope*/ 32, /*->42045*/
/*42013*/       OPC_CheckChild1Type, MVT::v4f32,
/*42015*/       OPC_RecordChild2, // #1 = $SIMM
/*42016*/       OPC_MoveChild, 2,
/*42018*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*42021*/       OPC_MoveParent,
/*42022*/       OPC_CheckType, MVT::v4i32,
/*42024*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42026*/       OPC_EmitConvertToTarget, 1,
/*42028*/       OPC_EmitInteger, MVT::i32, 14, 
/*42031*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42034*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VCVTf2xuq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v4i32 16:iPTR, QPR:v4f32:$src, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTf2xuq:v4i32 QPR:v4f32:$src, (imm:i32):$SIMM)
/*42045*/     0, /*End of Scope*/
/*42046*/   /*Scope*/ 72, /*->42119*/
/*42047*/     OPC_CheckInteger, 17, 
/*42049*/     OPC_MoveParent,
/*42050*/     OPC_RecordChild1, // #0 = $src
/*42051*/     OPC_Scope, 32, /*->42085*/ // 2 children in Scope
/*42053*/       OPC_CheckChild1Type, MVT::v2i32,
/*42055*/       OPC_RecordChild2, // #1 = $SIMM
/*42056*/       OPC_MoveChild, 2,
/*42058*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*42061*/       OPC_MoveParent,
/*42062*/       OPC_CheckType, MVT::v2f32,
/*42064*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42066*/       OPC_EmitConvertToTarget, 1,
/*42068*/       OPC_EmitInteger, MVT::i32, 14, 
/*42071*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42074*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VCVTxs2fd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v2f32 17:iPTR, DPR:v2i32:$src, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTxs2fd:v2f32 DPR:v2i32:$src, (imm:i32):$SIMM)
/*42085*/     /*Scope*/ 32, /*->42118*/
/*42086*/       OPC_CheckChild1Type, MVT::v4i32,
/*42088*/       OPC_RecordChild2, // #1 = $SIMM
/*42089*/       OPC_MoveChild, 2,
/*42091*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*42094*/       OPC_MoveParent,
/*42095*/       OPC_CheckType, MVT::v4f32,
/*42097*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42099*/       OPC_EmitConvertToTarget, 1,
/*42101*/       OPC_EmitInteger, MVT::i32, 14, 
/*42104*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42107*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VCVTxs2fq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v4f32 17:iPTR, QPR:v4i32:$src, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTxs2fq:v4f32 QPR:v4i32:$src, (imm:i32):$SIMM)
/*42118*/     0, /*End of Scope*/
/*42119*/   /*Scope*/ 72, /*->42192*/
/*42120*/     OPC_CheckInteger, 18, 
/*42122*/     OPC_MoveParent,
/*42123*/     OPC_RecordChild1, // #0 = $src
/*42124*/     OPC_Scope, 32, /*->42158*/ // 2 children in Scope
/*42126*/       OPC_CheckChild1Type, MVT::v2i32,
/*42128*/       OPC_RecordChild2, // #1 = $SIMM
/*42129*/       OPC_MoveChild, 2,
/*42131*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*42134*/       OPC_MoveParent,
/*42135*/       OPC_CheckType, MVT::v2f32,
/*42137*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42139*/       OPC_EmitConvertToTarget, 1,
/*42141*/       OPC_EmitInteger, MVT::i32, 14, 
/*42144*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42147*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VCVTxu2fd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v2f32 18:iPTR, DPR:v2i32:$src, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTxu2fd:v2f32 DPR:v2i32:$src, (imm:i32):$SIMM)
/*42158*/     /*Scope*/ 32, /*->42191*/
/*42159*/       OPC_CheckChild1Type, MVT::v4i32,
/*42161*/       OPC_RecordChild2, // #1 = $SIMM
/*42162*/       OPC_MoveChild, 2,
/*42164*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*42167*/       OPC_MoveParent,
/*42168*/       OPC_CheckType, MVT::v4f32,
/*42170*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42172*/       OPC_EmitConvertToTarget, 1,
/*42174*/       OPC_EmitInteger, MVT::i32, 14, 
/*42177*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42180*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VCVTxu2fq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v4f32 18:iPTR, QPR:v4i32:$src, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTxu2fq:v4f32 QPR:v4i32:$src, (imm:i32):$SIMM)
/*42191*/     0, /*End of Scope*/
/*42192*/   /*Scope*/ 47, /*->42240*/
/*42193*/     OPC_CheckInteger, 103, 
/*42195*/     OPC_MoveParent,
/*42196*/     OPC_RecordChild1, // #0 = $a
/*42197*/     OPC_RecordChild2, // #1 = $b
/*42198*/     OPC_Scope, 19, /*->42219*/ // 2 children in Scope
/*42200*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*42202*/       OPC_EmitInteger, MVT::i32, 14, 
/*42205*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42208*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::QADD), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:i32 103:iPTR, GPR:i32:$a, GPR:i32:$b) - Complexity = 8
                // Dst: (QADD:i32 GPR:i32:$a, GPR:i32:$b)
/*42219*/     /*Scope*/ 19, /*->42239*/
/*42220*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*42222*/       OPC_EmitInteger, MVT::i32, 14, 
/*42225*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42228*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2QADD), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:i32 103:iPTR, rGPR:i32:$a, rGPR:i32:$b) - Complexity = 8
                // Dst: (t2QADD:i32 rGPR:i32:$a, rGPR:i32:$b)
/*42239*/     0, /*End of Scope*/
/*42240*/   /*Scope*/ 47, /*->42288*/
/*42241*/     OPC_CheckInteger, 104, 
/*42243*/     OPC_MoveParent,
/*42244*/     OPC_RecordChild1, // #0 = $a
/*42245*/     OPC_RecordChild2, // #1 = $b
/*42246*/     OPC_Scope, 19, /*->42267*/ // 2 children in Scope
/*42248*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*42250*/       OPC_EmitInteger, MVT::i32, 14, 
/*42253*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42256*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::QSUB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:i32 104:iPTR, GPR:i32:$a, GPR:i32:$b) - Complexity = 8
                // Dst: (QSUB:i32 GPR:i32:$a, GPR:i32:$b)
/*42267*/     /*Scope*/ 19, /*->42287*/
/*42268*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*42270*/       OPC_EmitInteger, MVT::i32, 14, 
/*42273*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42276*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2QSUB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:i32 104:iPTR, rGPR:i32:$a, rGPR:i32:$b) - Complexity = 8
                // Dst: (t2QSUB:i32 rGPR:i32:$a, rGPR:i32:$b)
/*42287*/     0, /*End of Scope*/
/*42288*/   /*Scope*/ 20, /*->42309*/
/*42289*/     OPC_CheckInteger, 3, 
/*42291*/     OPC_MoveParent,
/*42292*/     OPC_CheckPatternPredicate, 9, // (Subtarget->hasVFP2())
/*42294*/     OPC_EmitInteger, MVT::i32, 14, 
/*42297*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42300*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMRS), 0,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:i32 3:iPTR) - Complexity = 8
              // Dst: (VMRS:i32)
/*42309*/   /*Scope*/ 48, /*->42358*/
/*42310*/     OPC_CheckInteger, 109, 
/*42312*/     OPC_MoveParent,
/*42313*/     OPC_RecordChild1, // #0 = $a
/*42314*/     OPC_Scope, 20, /*->42336*/ // 2 children in Scope
/*42316*/       OPC_CheckChild1Type, MVT::f64,
/*42318*/       OPC_CheckPatternPredicate, 9, // (Subtarget->hasVFP2())
/*42320*/       OPC_EmitInteger, MVT::i32, 14, 
/*42323*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42326*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VTOSIRD), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:f32 109:iPTR, DPR:f64:$a) - Complexity = 8
                // Dst: (VTOSIRD:f32 DPR:f64:$a)
/*42336*/     /*Scope*/ 20, /*->42357*/
/*42337*/       OPC_CheckChild1Type, MVT::f32,
/*42339*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*42341*/       OPC_EmitInteger, MVT::i32, 14, 
/*42344*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42347*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VTOSIRS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:f32 109:iPTR, SPR:f32:$a) - Complexity = 8
                // Dst: (VTOSIRS:f32 SPR:f32:$a)
/*42357*/     0, /*End of Scope*/
/*42358*/   /*Scope*/ 48, /*->42407*/
/*42359*/     OPC_CheckInteger, 110, 
/*42361*/     OPC_MoveParent,
/*42362*/     OPC_RecordChild1, // #0 = $a
/*42363*/     OPC_Scope, 20, /*->42385*/ // 2 children in Scope
/*42365*/       OPC_CheckChild1Type, MVT::f64,
/*42367*/       OPC_CheckPatternPredicate, 9, // (Subtarget->hasVFP2())
/*42369*/       OPC_EmitInteger, MVT::i32, 14, 
/*42372*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42375*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VTOUIRD), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:f32 110:iPTR, DPR:f64:$a) - Complexity = 8
                // Dst: (VTOUIRD:f32 DPR:f64:$a)
/*42385*/     /*Scope*/ 20, /*->42406*/
/*42386*/       OPC_CheckChild1Type, MVT::f32,
/*42388*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*42390*/       OPC_EmitInteger, MVT::i32, 14, 
/*42393*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42396*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VTOUIRS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:f32 110:iPTR, SPR:f32:$a) - Complexity = 8
                // Dst: (VTOUIRS:f32 SPR:f32:$a)
/*42406*/     0, /*End of Scope*/
/*42407*/   /*Scope*/ 34|128,1/*162*/, /*->42571*/
/*42409*/     OPC_CheckInteger, 19, 
/*42411*/     OPC_MoveParent,
/*42412*/     OPC_RecordChild1, // #0 = $src1
/*42413*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->42440
/*42416*/       OPC_CheckChild1Type, MVT::v4i16,
/*42418*/       OPC_RecordChild2, // #1 = $src2
/*42419*/       OPC_CheckChild2Type, MVT::v4i16,
/*42421*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42423*/       OPC_EmitInteger, MVT::i32, 14, 
/*42426*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42429*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VHADDsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 19:iPTR, DPR:v4i16:$src1, DPR:v4i16:$src2) - Complexity = 8
                // Dst: (VHADDsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$src2)
              /*SwitchType*/ 24,  MVT::v2i32,// ->42466
/*42442*/       OPC_CheckChild1Type, MVT::v2i32,
/*42444*/       OPC_RecordChild2, // #1 = $src2
/*42445*/       OPC_CheckChild2Type, MVT::v2i32,
/*42447*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42449*/       OPC_EmitInteger, MVT::i32, 14, 
/*42452*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42455*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VHADDsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 19:iPTR, DPR:v2i32:$src1, DPR:v2i32:$src2) - Complexity = 8
                // Dst: (VHADDsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$src2)
              /*SwitchType*/ 24,  MVT::v8i16,// ->42492
/*42468*/       OPC_CheckChild1Type, MVT::v8i16,
/*42470*/       OPC_RecordChild2, // #1 = $src2
/*42471*/       OPC_CheckChild2Type, MVT::v8i16,
/*42473*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42475*/       OPC_EmitInteger, MVT::i32, 14, 
/*42478*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42481*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VHADDsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 19:iPTR, QPR:v8i16:$src1, QPR:v8i16:$src2) - Complexity = 8
                // Dst: (VHADDsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2)
              /*SwitchType*/ 24,  MVT::v4i32,// ->42518
/*42494*/       OPC_CheckChild1Type, MVT::v4i32,
/*42496*/       OPC_RecordChild2, // #1 = $src2
/*42497*/       OPC_CheckChild2Type, MVT::v4i32,
/*42499*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42501*/       OPC_EmitInteger, MVT::i32, 14, 
/*42504*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42507*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VHADDsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 19:iPTR, QPR:v4i32:$src1, QPR:v4i32:$src2) - Complexity = 8
                // Dst: (VHADDsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2)
              /*SwitchType*/ 24,  MVT::v8i8,// ->42544
/*42520*/       OPC_CheckChild1Type, MVT::v8i8,
/*42522*/       OPC_RecordChild2, // #1 = $src2
/*42523*/       OPC_CheckChild2Type, MVT::v8i8,
/*42525*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42527*/       OPC_EmitInteger, MVT::i32, 14, 
/*42530*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42533*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VHADDsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 19:iPTR, DPR:v8i8:$src1, DPR:v8i8:$src2) - Complexity = 8
                // Dst: (VHADDsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$src2)
              /*SwitchType*/ 24,  MVT::v16i8,// ->42570
/*42546*/       OPC_CheckChild1Type, MVT::v16i8,
/*42548*/       OPC_RecordChild2, // #1 = $src2
/*42549*/       OPC_CheckChild2Type, MVT::v16i8,
/*42551*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42553*/       OPC_EmitInteger, MVT::i32, 14, 
/*42556*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42559*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VHADDsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 19:iPTR, QPR:v16i8:$src1, QPR:v16i8:$src2) - Complexity = 8
                // Dst: (VHADDsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$src2)
              0, // EndSwitchType
/*42571*/   /*Scope*/ 34|128,1/*162*/, /*->42735*/
/*42573*/     OPC_CheckInteger, 20, 
/*42575*/     OPC_MoveParent,
/*42576*/     OPC_RecordChild1, // #0 = $src1
/*42577*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->42604
/*42580*/       OPC_CheckChild1Type, MVT::v4i16,
/*42582*/       OPC_RecordChild2, // #1 = $src2
/*42583*/       OPC_CheckChild2Type, MVT::v4i16,
/*42585*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42587*/       OPC_EmitInteger, MVT::i32, 14, 
/*42590*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42593*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VHADDuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 20:iPTR, DPR:v4i16:$src1, DPR:v4i16:$src2) - Complexity = 8
                // Dst: (VHADDuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$src2)
              /*SwitchType*/ 24,  MVT::v2i32,// ->42630
/*42606*/       OPC_CheckChild1Type, MVT::v2i32,
/*42608*/       OPC_RecordChild2, // #1 = $src2
/*42609*/       OPC_CheckChild2Type, MVT::v2i32,
/*42611*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42613*/       OPC_EmitInteger, MVT::i32, 14, 
/*42616*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42619*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VHADDuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 20:iPTR, DPR:v2i32:$src1, DPR:v2i32:$src2) - Complexity = 8
                // Dst: (VHADDuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$src2)
              /*SwitchType*/ 24,  MVT::v8i16,// ->42656
/*42632*/       OPC_CheckChild1Type, MVT::v8i16,
/*42634*/       OPC_RecordChild2, // #1 = $src2
/*42635*/       OPC_CheckChild2Type, MVT::v8i16,
/*42637*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42639*/       OPC_EmitInteger, MVT::i32, 14, 
/*42642*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42645*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VHADDuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 20:iPTR, QPR:v8i16:$src1, QPR:v8i16:$src2) - Complexity = 8
                // Dst: (VHADDuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2)
              /*SwitchType*/ 24,  MVT::v4i32,// ->42682
/*42658*/       OPC_CheckChild1Type, MVT::v4i32,
/*42660*/       OPC_RecordChild2, // #1 = $src2
/*42661*/       OPC_CheckChild2Type, MVT::v4i32,
/*42663*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42665*/       OPC_EmitInteger, MVT::i32, 14, 
/*42668*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42671*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VHADDuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 20:iPTR, QPR:v4i32:$src1, QPR:v4i32:$src2) - Complexity = 8
                // Dst: (VHADDuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2)
              /*SwitchType*/ 24,  MVT::v8i8,// ->42708
/*42684*/       OPC_CheckChild1Type, MVT::v8i8,
/*42686*/       OPC_RecordChild2, // #1 = $src2
/*42687*/       OPC_CheckChild2Type, MVT::v8i8,
/*42689*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42691*/       OPC_EmitInteger, MVT::i32, 14, 
/*42694*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42697*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VHADDuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 20:iPTR, DPR:v8i8:$src1, DPR:v8i8:$src2) - Complexity = 8
                // Dst: (VHADDuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$src2)
              /*SwitchType*/ 24,  MVT::v16i8,// ->42734
/*42710*/       OPC_CheckChild1Type, MVT::v16i8,
/*42712*/       OPC_RecordChild2, // #1 = $src2
/*42713*/       OPC_CheckChild2Type, MVT::v16i8,
/*42715*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42717*/       OPC_EmitInteger, MVT::i32, 14, 
/*42720*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42723*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VHADDuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 20:iPTR, QPR:v16i8:$src1, QPR:v16i8:$src2) - Complexity = 8
                // Dst: (VHADDuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$src2)
              0, // EndSwitchType
/*42735*/   /*Scope*/ 34|128,1/*162*/, /*->42899*/
/*42737*/     OPC_CheckInteger, 73, 
/*42739*/     OPC_MoveParent,
/*42740*/     OPC_RecordChild1, // #0 = $src1
/*42741*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->42768
/*42744*/       OPC_CheckChild1Type, MVT::v4i16,
/*42746*/       OPC_RecordChild2, // #1 = $src2
/*42747*/       OPC_CheckChild2Type, MVT::v4i16,
/*42749*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42751*/       OPC_EmitInteger, MVT::i32, 14, 
/*42754*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42757*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VRHADDsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 73:iPTR, DPR:v4i16:$src1, DPR:v4i16:$src2) - Complexity = 8
                // Dst: (VRHADDsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$src2)
              /*SwitchType*/ 24,  MVT::v2i32,// ->42794
/*42770*/       OPC_CheckChild1Type, MVT::v2i32,
/*42772*/       OPC_RecordChild2, // #1 = $src2
/*42773*/       OPC_CheckChild2Type, MVT::v2i32,
/*42775*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42777*/       OPC_EmitInteger, MVT::i32, 14, 
/*42780*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42783*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VRHADDsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 73:iPTR, DPR:v2i32:$src1, DPR:v2i32:$src2) - Complexity = 8
                // Dst: (VRHADDsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$src2)
              /*SwitchType*/ 24,  MVT::v8i16,// ->42820
/*42796*/       OPC_CheckChild1Type, MVT::v8i16,
/*42798*/       OPC_RecordChild2, // #1 = $src2
/*42799*/       OPC_CheckChild2Type, MVT::v8i16,
/*42801*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42803*/       OPC_EmitInteger, MVT::i32, 14, 
/*42806*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42809*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VRHADDsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 73:iPTR, QPR:v8i16:$src1, QPR:v8i16:$src2) - Complexity = 8
                // Dst: (VRHADDsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2)
              /*SwitchType*/ 24,  MVT::v4i32,// ->42846
/*42822*/       OPC_CheckChild1Type, MVT::v4i32,
/*42824*/       OPC_RecordChild2, // #1 = $src2
/*42825*/       OPC_CheckChild2Type, MVT::v4i32,
/*42827*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42829*/       OPC_EmitInteger, MVT::i32, 14, 
/*42832*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42835*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VRHADDsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 73:iPTR, QPR:v4i32:$src1, QPR:v4i32:$src2) - Complexity = 8
                // Dst: (VRHADDsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2)
              /*SwitchType*/ 24,  MVT::v8i8,// ->42872
/*42848*/       OPC_CheckChild1Type, MVT::v8i8,
/*42850*/       OPC_RecordChild2, // #1 = $src2
/*42851*/       OPC_CheckChild2Type, MVT::v8i8,
/*42853*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42855*/       OPC_EmitInteger, MVT::i32, 14, 
/*42858*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42861*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VRHADDsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 73:iPTR, DPR:v8i8:$src1, DPR:v8i8:$src2) - Complexity = 8
                // Dst: (VRHADDsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$src2)
              /*SwitchType*/ 24,  MVT::v16i8,// ->42898
/*42874*/       OPC_CheckChild1Type, MVT::v16i8,
/*42876*/       OPC_RecordChild2, // #1 = $src2
/*42877*/       OPC_CheckChild2Type, MVT::v16i8,
/*42879*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42881*/       OPC_EmitInteger, MVT::i32, 14, 
/*42884*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42887*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VRHADDsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 73:iPTR, QPR:v16i8:$src1, QPR:v16i8:$src2) - Complexity = 8
                // Dst: (VRHADDsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$src2)
              0, // EndSwitchType
/*42899*/   /*Scope*/ 34|128,1/*162*/, /*->43063*/
/*42901*/     OPC_CheckInteger, 74, 
/*42903*/     OPC_MoveParent,
/*42904*/     OPC_RecordChild1, // #0 = $src1
/*42905*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->42932
/*42908*/       OPC_CheckChild1Type, MVT::v4i16,
/*42910*/       OPC_RecordChild2, // #1 = $src2
/*42911*/       OPC_CheckChild2Type, MVT::v4i16,
/*42913*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42915*/       OPC_EmitInteger, MVT::i32, 14, 
/*42918*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42921*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VRHADDuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 74:iPTR, DPR:v4i16:$src1, DPR:v4i16:$src2) - Complexity = 8
                // Dst: (VRHADDuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$src2)
              /*SwitchType*/ 24,  MVT::v2i32,// ->42958
/*42934*/       OPC_CheckChild1Type, MVT::v2i32,
/*42936*/       OPC_RecordChild2, // #1 = $src2
/*42937*/       OPC_CheckChild2Type, MVT::v2i32,
/*42939*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42941*/       OPC_EmitInteger, MVT::i32, 14, 
/*42944*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42947*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VRHADDuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 74:iPTR, DPR:v2i32:$src1, DPR:v2i32:$src2) - Complexity = 8
                // Dst: (VRHADDuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$src2)
              /*SwitchType*/ 24,  MVT::v8i16,// ->42984
/*42960*/       OPC_CheckChild1Type, MVT::v8i16,
/*42962*/       OPC_RecordChild2, // #1 = $src2
/*42963*/       OPC_CheckChild2Type, MVT::v8i16,
/*42965*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42967*/       OPC_EmitInteger, MVT::i32, 14, 
/*42970*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42973*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VRHADDuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 74:iPTR, QPR:v8i16:$src1, QPR:v8i16:$src2) - Complexity = 8
                // Dst: (VRHADDuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2)
              /*SwitchType*/ 24,  MVT::v4i32,// ->43010
/*42986*/       OPC_CheckChild1Type, MVT::v4i32,
/*42988*/       OPC_RecordChild2, // #1 = $src2
/*42989*/       OPC_CheckChild2Type, MVT::v4i32,
/*42991*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42993*/       OPC_EmitInteger, MVT::i32, 14, 
/*42996*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42999*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VRHADDuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 74:iPTR, QPR:v4i32:$src1, QPR:v4i32:$src2) - Complexity = 8
                // Dst: (VRHADDuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2)
              /*SwitchType*/ 24,  MVT::v8i8,// ->43036
/*43012*/       OPC_CheckChild1Type, MVT::v8i8,
/*43014*/       OPC_RecordChild2, // #1 = $src2
/*43015*/       OPC_CheckChild2Type, MVT::v8i8,
/*43017*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43019*/       OPC_EmitInteger, MVT::i32, 14, 
/*43022*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43025*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VRHADDuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 74:iPTR, DPR:v8i8:$src1, DPR:v8i8:$src2) - Complexity = 8
                // Dst: (VRHADDuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$src2)
              /*SwitchType*/ 24,  MVT::v16i8,// ->43062
/*43038*/       OPC_CheckChild1Type, MVT::v16i8,
/*43040*/       OPC_RecordChild2, // #1 = $src2
/*43041*/       OPC_CheckChild2Type, MVT::v16i8,
/*43043*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43045*/       OPC_EmitInteger, MVT::i32, 14, 
/*43048*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43051*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VRHADDuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 74:iPTR, QPR:v16i8:$src1, QPR:v16i8:$src2) - Complexity = 8
                // Dst: (VRHADDuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$src2)
              0, // EndSwitchType
/*43063*/   /*Scope*/ 86|128,1/*214*/, /*->43279*/
/*43065*/     OPC_CheckInteger, 46, 
/*43067*/     OPC_MoveParent,
/*43068*/     OPC_RecordChild1, // #0 = $src1
/*43069*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->43096
/*43072*/       OPC_CheckChild1Type, MVT::v4i16,
/*43074*/       OPC_RecordChild2, // #1 = $src2
/*43075*/       OPC_CheckChild2Type, MVT::v4i16,
/*43077*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43079*/       OPC_EmitInteger, MVT::i32, 14, 
/*43082*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43085*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQADDsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 46:iPTR, DPR:v4i16:$src1, DPR:v4i16:$src2) - Complexity = 8
                // Dst: (VQADDsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$src2)
              /*SwitchType*/ 24,  MVT::v2i32,// ->43122
/*43098*/       OPC_CheckChild1Type, MVT::v2i32,
/*43100*/       OPC_RecordChild2, // #1 = $src2
/*43101*/       OPC_CheckChild2Type, MVT::v2i32,
/*43103*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43105*/       OPC_EmitInteger, MVT::i32, 14, 
/*43108*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43111*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQADDsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 46:iPTR, DPR:v2i32:$src1, DPR:v2i32:$src2) - Complexity = 8
                // Dst: (VQADDsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$src2)
              /*SwitchType*/ 24,  MVT::v8i16,// ->43148
/*43124*/       OPC_CheckChild1Type, MVT::v8i16,
/*43126*/       OPC_RecordChild2, // #1 = $src2
/*43127*/       OPC_CheckChild2Type, MVT::v8i16,
/*43129*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43131*/       OPC_EmitInteger, MVT::i32, 14, 
/*43134*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43137*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQADDsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 46:iPTR, QPR:v8i16:$src1, QPR:v8i16:$src2) - Complexity = 8
                // Dst: (VQADDsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2)
              /*SwitchType*/ 24,  MVT::v4i32,// ->43174
/*43150*/       OPC_CheckChild1Type, MVT::v4i32,
/*43152*/       OPC_RecordChild2, // #1 = $src2
/*43153*/       OPC_CheckChild2Type, MVT::v4i32,
/*43155*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43157*/       OPC_EmitInteger, MVT::i32, 14, 
/*43160*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43163*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQADDsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 46:iPTR, QPR:v4i32:$src1, QPR:v4i32:$src2) - Complexity = 8
                // Dst: (VQADDsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2)
              /*SwitchType*/ 24,  MVT::v8i8,// ->43200
/*43176*/       OPC_CheckChild1Type, MVT::v8i8,
/*43178*/       OPC_RecordChild2, // #1 = $src2
/*43179*/       OPC_CheckChild2Type, MVT::v8i8,
/*43181*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43183*/       OPC_EmitInteger, MVT::i32, 14, 
/*43186*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43189*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQADDsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 46:iPTR, DPR:v8i8:$src1, DPR:v8i8:$src2) - Complexity = 8
                // Dst: (VQADDsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$src2)
              /*SwitchType*/ 24,  MVT::v16i8,// ->43226
/*43202*/       OPC_CheckChild1Type, MVT::v16i8,
/*43204*/       OPC_RecordChild2, // #1 = $src2
/*43205*/       OPC_CheckChild2Type, MVT::v16i8,
/*43207*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43209*/       OPC_EmitInteger, MVT::i32, 14, 
/*43212*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43215*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQADDsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 46:iPTR, QPR:v16i8:$src1, QPR:v16i8:$src2) - Complexity = 8
                // Dst: (VQADDsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$src2)
              /*SwitchType*/ 24,  MVT::v1i64,// ->43252
/*43228*/       OPC_CheckChild1Type, MVT::v1i64,
/*43230*/       OPC_RecordChild2, // #1 = $src2
/*43231*/       OPC_CheckChild2Type, MVT::v1i64,
/*43233*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43235*/       OPC_EmitInteger, MVT::i32, 14, 
/*43238*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43241*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQADDsv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 46:iPTR, DPR:v1i64:$src1, DPR:v1i64:$src2) - Complexity = 8
                // Dst: (VQADDsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$src2)
              /*SwitchType*/ 24,  MVT::v2i64,// ->43278
/*43254*/       OPC_CheckChild1Type, MVT::v2i64,
/*43256*/       OPC_RecordChild2, // #1 = $src2
/*43257*/       OPC_CheckChild2Type, MVT::v2i64,
/*43259*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43261*/       OPC_EmitInteger, MVT::i32, 14, 
/*43264*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43267*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQADDsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 46:iPTR, QPR:v2i64:$src1, QPR:v2i64:$src2) - Complexity = 8
                // Dst: (VQADDsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$src2)
              0, // EndSwitchType
/*43279*/   /*Scope*/ 86|128,1/*214*/, /*->43495*/
/*43281*/     OPC_CheckInteger, 47, 
/*43283*/     OPC_MoveParent,
/*43284*/     OPC_RecordChild1, // #0 = $src1
/*43285*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->43312
/*43288*/       OPC_CheckChild1Type, MVT::v4i16,
/*43290*/       OPC_RecordChild2, // #1 = $src2
/*43291*/       OPC_CheckChild2Type, MVT::v4i16,
/*43293*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43295*/       OPC_EmitInteger, MVT::i32, 14, 
/*43298*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43301*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQADDuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 47:iPTR, DPR:v4i16:$src1, DPR:v4i16:$src2) - Complexity = 8
                // Dst: (VQADDuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$src2)
              /*SwitchType*/ 24,  MVT::v2i32,// ->43338
/*43314*/       OPC_CheckChild1Type, MVT::v2i32,
/*43316*/       OPC_RecordChild2, // #1 = $src2
/*43317*/       OPC_CheckChild2Type, MVT::v2i32,
/*43319*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43321*/       OPC_EmitInteger, MVT::i32, 14, 
/*43324*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43327*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQADDuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 47:iPTR, DPR:v2i32:$src1, DPR:v2i32:$src2) - Complexity = 8
                // Dst: (VQADDuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$src2)
              /*SwitchType*/ 24,  MVT::v8i16,// ->43364
/*43340*/       OPC_CheckChild1Type, MVT::v8i16,
/*43342*/       OPC_RecordChild2, // #1 = $src2
/*43343*/       OPC_CheckChild2Type, MVT::v8i16,
/*43345*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43347*/       OPC_EmitInteger, MVT::i32, 14, 
/*43350*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43353*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQADDuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 47:iPTR, QPR:v8i16:$src1, QPR:v8i16:$src2) - Complexity = 8
                // Dst: (VQADDuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2)
              /*SwitchType*/ 24,  MVT::v4i32,// ->43390
/*43366*/       OPC_CheckChild1Type, MVT::v4i32,
/*43368*/       OPC_RecordChild2, // #1 = $src2
/*43369*/       OPC_CheckChild2Type, MVT::v4i32,
/*43371*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43373*/       OPC_EmitInteger, MVT::i32, 14, 
/*43376*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43379*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQADDuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 47:iPTR, QPR:v4i32:$src1, QPR:v4i32:$src2) - Complexity = 8
                // Dst: (VQADDuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2)
              /*SwitchType*/ 24,  MVT::v8i8,// ->43416
/*43392*/       OPC_CheckChild1Type, MVT::v8i8,
/*43394*/       OPC_RecordChild2, // #1 = $src2
/*43395*/       OPC_CheckChild2Type, MVT::v8i8,
/*43397*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43399*/       OPC_EmitInteger, MVT::i32, 14, 
/*43402*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43405*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQADDuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 47:iPTR, DPR:v8i8:$src1, DPR:v8i8:$src2) - Complexity = 8
                // Dst: (VQADDuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$src2)
              /*SwitchType*/ 24,  MVT::v16i8,// ->43442
/*43418*/       OPC_CheckChild1Type, MVT::v16i8,
/*43420*/       OPC_RecordChild2, // #1 = $src2
/*43421*/       OPC_CheckChild2Type, MVT::v16i8,
/*43423*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43425*/       OPC_EmitInteger, MVT::i32, 14, 
/*43428*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43431*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQADDuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 47:iPTR, QPR:v16i8:$src1, QPR:v16i8:$src2) - Complexity = 8
                // Dst: (VQADDuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$src2)
              /*SwitchType*/ 24,  MVT::v1i64,// ->43468
/*43444*/       OPC_CheckChild1Type, MVT::v1i64,
/*43446*/       OPC_RecordChild2, // #1 = $src2
/*43447*/       OPC_CheckChild2Type, MVT::v1i64,
/*43449*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43451*/       OPC_EmitInteger, MVT::i32, 14, 
/*43454*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43457*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQADDuv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 47:iPTR, DPR:v1i64:$src1, DPR:v1i64:$src2) - Complexity = 8
                // Dst: (VQADDuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$src2)
              /*SwitchType*/ 24,  MVT::v2i64,// ->43494
/*43470*/       OPC_CheckChild1Type, MVT::v2i64,
/*43472*/       OPC_RecordChild2, // #1 = $src2
/*43473*/       OPC_CheckChild2Type, MVT::v2i64,
/*43475*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43477*/       OPC_EmitInteger, MVT::i32, 14, 
/*43480*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43483*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQADDuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 47:iPTR, QPR:v2i64:$src1, QPR:v2i64:$src2) - Complexity = 8
                // Dst: (VQADDuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$src2)
              0, // EndSwitchType
/*43495*/   /*Scope*/ 84, /*->43580*/
/*43496*/     OPC_CheckInteger, 11, 
/*43498*/     OPC_MoveParent,
/*43499*/     OPC_RecordChild1, // #0 = $src1
/*43500*/     OPC_SwitchType /*3 cases */, 24,  MVT::v8i8,// ->43527
/*43503*/       OPC_CheckChild1Type, MVT::v8i16,
/*43505*/       OPC_RecordChild2, // #1 = $src2
/*43506*/       OPC_CheckChild2Type, MVT::v8i16,
/*43508*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43510*/       OPC_EmitInteger, MVT::i32, 14, 
/*43513*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43516*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VADDHNv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 11:iPTR, QPR:v8i16:$src1, QPR:v8i16:$src2) - Complexity = 8
                // Dst: (VADDHNv8i8:v8i8 QPR:v8i16:$src1, QPR:v8i16:$src2)
              /*SwitchType*/ 24,  MVT::v4i16,// ->43553
/*43529*/       OPC_CheckChild1Type, MVT::v4i32,
/*43531*/       OPC_RecordChild2, // #1 = $src2
/*43532*/       OPC_CheckChild2Type, MVT::v4i32,
/*43534*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43536*/       OPC_EmitInteger, MVT::i32, 14, 
/*43539*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43542*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VADDHNv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 11:iPTR, QPR:v4i32:$src1, QPR:v4i32:$src2) - Complexity = 8
                // Dst: (VADDHNv4i16:v4i16 QPR:v4i32:$src1, QPR:v4i32:$src2)
              /*SwitchType*/ 24,  MVT::v2i32,// ->43579
/*43555*/       OPC_CheckChild1Type, MVT::v2i64,
/*43557*/       OPC_RecordChild2, // #1 = $src2
/*43558*/       OPC_CheckChild2Type, MVT::v2i64,
/*43560*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43562*/       OPC_EmitInteger, MVT::i32, 14, 
/*43565*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43568*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VADDHNv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 11:iPTR, QPR:v2i64:$src1, QPR:v2i64:$src2) - Complexity = 8
                // Dst: (VADDHNv2i32:v2i32 QPR:v2i64:$src1, QPR:v2i64:$src2)
              0, // EndSwitchType
/*43580*/   /*Scope*/ 84, /*->43665*/
/*43581*/     OPC_CheckInteger, 70, 
/*43583*/     OPC_MoveParent,
/*43584*/     OPC_RecordChild1, // #0 = $src1
/*43585*/     OPC_SwitchType /*3 cases */, 24,  MVT::v8i8,// ->43612
/*43588*/       OPC_CheckChild1Type, MVT::v8i16,
/*43590*/       OPC_RecordChild2, // #1 = $src2
/*43591*/       OPC_CheckChild2Type, MVT::v8i16,
/*43593*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43595*/       OPC_EmitInteger, MVT::i32, 14, 
/*43598*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43601*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VRADDHNv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 70:iPTR, QPR:v8i16:$src1, QPR:v8i16:$src2) - Complexity = 8
                // Dst: (VRADDHNv8i8:v8i8 QPR:v8i16:$src1, QPR:v8i16:$src2)
              /*SwitchType*/ 24,  MVT::v4i16,// ->43638
/*43614*/       OPC_CheckChild1Type, MVT::v4i32,
/*43616*/       OPC_RecordChild2, // #1 = $src2
/*43617*/       OPC_CheckChild2Type, MVT::v4i32,
/*43619*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43621*/       OPC_EmitInteger, MVT::i32, 14, 
/*43624*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43627*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VRADDHNv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 70:iPTR, QPR:v4i32:$src1, QPR:v4i32:$src2) - Complexity = 8
                // Dst: (VRADDHNv4i16:v4i16 QPR:v4i32:$src1, QPR:v4i32:$src2)
              /*SwitchType*/ 24,  MVT::v2i32,// ->43664
/*43640*/       OPC_CheckChild1Type, MVT::v2i64,
/*43642*/       OPC_RecordChild2, // #1 = $src2
/*43643*/       OPC_CheckChild2Type, MVT::v2i64,
/*43645*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43647*/       OPC_EmitInteger, MVT::i32, 14, 
/*43650*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43653*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VRADDHNv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 70:iPTR, QPR:v2i64:$src1, QPR:v2i64:$src2) - Complexity = 8
                // Dst: (VRADDHNv2i32:v2i32 QPR:v2i64:$src1, QPR:v2i64:$src2)
              0, // EndSwitchType
/*43665*/   /*Scope*/ 58, /*->43724*/
/*43666*/     OPC_CheckInteger, 35, 
/*43668*/     OPC_MoveParent,
/*43669*/     OPC_RecordChild1, // #0 = $src1
/*43670*/     OPC_SwitchType /*2 cases */, 24,  MVT::v8i8,// ->43697
/*43673*/       OPC_CheckChild1Type, MVT::v8i8,
/*43675*/       OPC_RecordChild2, // #1 = $src2
/*43676*/       OPC_CheckChild2Type, MVT::v8i8,
/*43678*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43680*/       OPC_EmitInteger, MVT::i32, 14, 
/*43683*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43686*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMULpd), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 35:iPTR, DPR:v8i8:$src1, DPR:v8i8:$src2) - Complexity = 8
                // Dst: (VMULpd:v8i8 DPR:v8i8:$src1, DPR:v8i8:$src2)
              /*SwitchType*/ 24,  MVT::v16i8,// ->43723
/*43699*/       OPC_CheckChild1Type, MVT::v16i8,
/*43701*/       OPC_RecordChild2, // #1 = $src2
/*43702*/       OPC_CheckChild2Type, MVT::v16i8,
/*43704*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43706*/       OPC_EmitInteger, MVT::i32, 14, 
/*43709*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43712*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMULpq), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 35:iPTR, QPR:v16i8:$src1, QPR:v16i8:$src2) - Complexity = 8
                // Dst: (VMULpq:v16i8 QPR:v16i8:$src1, QPR:v16i8:$src2)
              0, // EndSwitchType
/*43724*/   /*Scope*/ 30, /*->43755*/
/*43725*/     OPC_CheckInteger, 34, 
/*43727*/     OPC_MoveParent,
/*43728*/     OPC_RecordChild1, // #0 = $src1
/*43729*/     OPC_CheckChild1Type, MVT::v8i8,
/*43731*/     OPC_RecordChild2, // #1 = $src2
/*43732*/     OPC_CheckChild2Type, MVT::v8i8,
/*43734*/     OPC_CheckType, MVT::v8i16,
/*43736*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43738*/     OPC_EmitInteger, MVT::i32, 14, 
/*43741*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43744*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMULLp), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (intrinsic_wo_chain:v8i16 34:iPTR, DPR:v8i8:$src1, DPR:v8i8:$src2) - Complexity = 8
              // Dst: (VMULLp:v8i16 DPR:v8i8:$src1, DPR:v8i8:$src2)
/*43755*/   /*Scope*/ 34|128,1/*162*/, /*->43919*/
/*43757*/     OPC_CheckInteger, 21, 
/*43759*/     OPC_MoveParent,
/*43760*/     OPC_RecordChild1, // #0 = $src1
/*43761*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->43788
/*43764*/       OPC_CheckChild1Type, MVT::v4i16,
/*43766*/       OPC_RecordChild2, // #1 = $src2
/*43767*/       OPC_CheckChild2Type, MVT::v4i16,
/*43769*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43771*/       OPC_EmitInteger, MVT::i32, 14, 
/*43774*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43777*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VHSUBsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 21:iPTR, DPR:v4i16:$src1, DPR:v4i16:$src2) - Complexity = 8
                // Dst: (VHSUBsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$src2)
              /*SwitchType*/ 24,  MVT::v2i32,// ->43814
/*43790*/       OPC_CheckChild1Type, MVT::v2i32,
/*43792*/       OPC_RecordChild2, // #1 = $src2
/*43793*/       OPC_CheckChild2Type, MVT::v2i32,
/*43795*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43797*/       OPC_EmitInteger, MVT::i32, 14, 
/*43800*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43803*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VHSUBsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 21:iPTR, DPR:v2i32:$src1, DPR:v2i32:$src2) - Complexity = 8
                // Dst: (VHSUBsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$src2)
              /*SwitchType*/ 24,  MVT::v8i16,// ->43840
/*43816*/       OPC_CheckChild1Type, MVT::v8i16,
/*43818*/       OPC_RecordChild2, // #1 = $src2
/*43819*/       OPC_CheckChild2Type, MVT::v8i16,
/*43821*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43823*/       OPC_EmitInteger, MVT::i32, 14, 
/*43826*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43829*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VHSUBsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 21:iPTR, QPR:v8i16:$src1, QPR:v8i16:$src2) - Complexity = 8
                // Dst: (VHSUBsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2)
              /*SwitchType*/ 24,  MVT::v4i32,// ->43866
/*43842*/       OPC_CheckChild1Type, MVT::v4i32,
/*43844*/       OPC_RecordChild2, // #1 = $src2
/*43845*/       OPC_CheckChild2Type, MVT::v4i32,
/*43847*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43849*/       OPC_EmitInteger, MVT::i32, 14, 
/*43852*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43855*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VHSUBsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 21:iPTR, QPR:v4i32:$src1, QPR:v4i32:$src2) - Complexity = 8
                // Dst: (VHSUBsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2)
              /*SwitchType*/ 24,  MVT::v8i8,// ->43892
/*43868*/       OPC_CheckChild1Type, MVT::v8i8,
/*43870*/       OPC_RecordChild2, // #1 = $src2
/*43871*/       OPC_CheckChild2Type, MVT::v8i8,
/*43873*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43875*/       OPC_EmitInteger, MVT::i32, 14, 
/*43878*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43881*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VHSUBsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 21:iPTR, DPR:v8i8:$src1, DPR:v8i8:$src2) - Complexity = 8
                // Dst: (VHSUBsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$src2)
              /*SwitchType*/ 24,  MVT::v16i8,// ->43918
/*43894*/       OPC_CheckChild1Type, MVT::v16i8,
/*43896*/       OPC_RecordChild2, // #1 = $src2
/*43897*/       OPC_CheckChild2Type, MVT::v16i8,
/*43899*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43901*/       OPC_EmitInteger, MVT::i32, 14, 
/*43904*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43907*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VHSUBsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 21:iPTR, QPR:v16i8:$src1, QPR:v16i8:$src2) - Complexity = 8
                // Dst: (VHSUBsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$src2)
              0, // EndSwitchType
/*43919*/   /*Scope*/ 34|128,1/*162*/, /*->44083*/
/*43921*/     OPC_CheckInteger, 22, 
/*43923*/     OPC_MoveParent,
/*43924*/     OPC_RecordChild1, // #0 = $src1
/*43925*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->43952
/*43928*/       OPC_CheckChild1Type, MVT::v4i16,
/*43930*/       OPC_RecordChild2, // #1 = $src2
/*43931*/       OPC_CheckChild2Type, MVT::v4i16,
/*43933*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43935*/       OPC_EmitInteger, MVT::i32, 14, 
/*43938*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43941*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VHSUBuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 22:iPTR, DPR:v4i16:$src1, DPR:v4i16:$src2) - Complexity = 8
                // Dst: (VHSUBuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$src2)
              /*SwitchType*/ 24,  MVT::v2i32,// ->43978
/*43954*/       OPC_CheckChild1Type, MVT::v2i32,
/*43956*/       OPC_RecordChild2, // #1 = $src2
/*43957*/       OPC_CheckChild2Type, MVT::v2i32,
/*43959*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43961*/       OPC_EmitInteger, MVT::i32, 14, 
/*43964*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43967*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VHSUBuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 22:iPTR, DPR:v2i32:$src1, DPR:v2i32:$src2) - Complexity = 8
                // Dst: (VHSUBuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$src2)
              /*SwitchType*/ 24,  MVT::v8i16,// ->44004
/*43980*/       OPC_CheckChild1Type, MVT::v8i16,
/*43982*/       OPC_RecordChild2, // #1 = $src2
/*43983*/       OPC_CheckChild2Type, MVT::v8i16,
/*43985*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43987*/       OPC_EmitInteger, MVT::i32, 14, 
/*43990*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43993*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VHSUBuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 22:iPTR, QPR:v8i16:$src1, QPR:v8i16:$src2) - Complexity = 8
                // Dst: (VHSUBuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2)
              /*SwitchType*/ 24,  MVT::v4i32,// ->44030
/*44006*/       OPC_CheckChild1Type, MVT::v4i32,
/*44008*/       OPC_RecordChild2, // #1 = $src2
/*44009*/       OPC_CheckChild2Type, MVT::v4i32,
/*44011*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44013*/       OPC_EmitInteger, MVT::i32, 14, 
/*44016*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44019*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VHSUBuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 22:iPTR, QPR:v4i32:$src1, QPR:v4i32:$src2) - Complexity = 8
                // Dst: (VHSUBuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2)
              /*SwitchType*/ 24,  MVT::v8i8,// ->44056
/*44032*/       OPC_CheckChild1Type, MVT::v8i8,
/*44034*/       OPC_RecordChild2, // #1 = $src2
/*44035*/       OPC_CheckChild2Type, MVT::v8i8,
/*44037*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44039*/       OPC_EmitInteger, MVT::i32, 14, 
/*44042*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44045*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VHSUBuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 22:iPTR, DPR:v8i8:$src1, DPR:v8i8:$src2) - Complexity = 8
                // Dst: (VHSUBuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$src2)
              /*SwitchType*/ 24,  MVT::v16i8,// ->44082
/*44058*/       OPC_CheckChild1Type, MVT::v16i8,
/*44060*/       OPC_RecordChild2, // #1 = $src2
/*44061*/       OPC_CheckChild2Type, MVT::v16i8,
/*44063*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44065*/       OPC_EmitInteger, MVT::i32, 14, 
/*44068*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44071*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VHSUBuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 22:iPTR, QPR:v16i8:$src1, QPR:v16i8:$src2) - Complexity = 8
                // Dst: (VHSUBuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$src2)
              0, // EndSwitchType
/*44083*/   /*Scope*/ 86|128,1/*214*/, /*->44299*/
/*44085*/     OPC_CheckInteger, 68, 
/*44087*/     OPC_MoveParent,
/*44088*/     OPC_RecordChild1, // #0 = $src1
/*44089*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->44116
/*44092*/       OPC_CheckChild1Type, MVT::v4i16,
/*44094*/       OPC_RecordChild2, // #1 = $src2
/*44095*/       OPC_CheckChild2Type, MVT::v4i16,
/*44097*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44099*/       OPC_EmitInteger, MVT::i32, 14, 
/*44102*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44105*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQSUBsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 68:iPTR, DPR:v4i16:$src1, DPR:v4i16:$src2) - Complexity = 8
                // Dst: (VQSUBsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$src2)
              /*SwitchType*/ 24,  MVT::v2i32,// ->44142
/*44118*/       OPC_CheckChild1Type, MVT::v2i32,
/*44120*/       OPC_RecordChild2, // #1 = $src2
/*44121*/       OPC_CheckChild2Type, MVT::v2i32,
/*44123*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44125*/       OPC_EmitInteger, MVT::i32, 14, 
/*44128*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44131*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQSUBsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 68:iPTR, DPR:v2i32:$src1, DPR:v2i32:$src2) - Complexity = 8
                // Dst: (VQSUBsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$src2)
              /*SwitchType*/ 24,  MVT::v8i16,// ->44168
/*44144*/       OPC_CheckChild1Type, MVT::v8i16,
/*44146*/       OPC_RecordChild2, // #1 = $src2
/*44147*/       OPC_CheckChild2Type, MVT::v8i16,
/*44149*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44151*/       OPC_EmitInteger, MVT::i32, 14, 
/*44154*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44157*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQSUBsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 68:iPTR, QPR:v8i16:$src1, QPR:v8i16:$src2) - Complexity = 8
                // Dst: (VQSUBsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2)
              /*SwitchType*/ 24,  MVT::v4i32,// ->44194
/*44170*/       OPC_CheckChild1Type, MVT::v4i32,
/*44172*/       OPC_RecordChild2, // #1 = $src2
/*44173*/       OPC_CheckChild2Type, MVT::v4i32,
/*44175*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44177*/       OPC_EmitInteger, MVT::i32, 14, 
/*44180*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44183*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQSUBsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 68:iPTR, QPR:v4i32:$src1, QPR:v4i32:$src2) - Complexity = 8
                // Dst: (VQSUBsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2)
              /*SwitchType*/ 24,  MVT::v8i8,// ->44220
/*44196*/       OPC_CheckChild1Type, MVT::v8i8,
/*44198*/       OPC_RecordChild2, // #1 = $src2
/*44199*/       OPC_CheckChild2Type, MVT::v8i8,
/*44201*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44203*/       OPC_EmitInteger, MVT::i32, 14, 
/*44206*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44209*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQSUBsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 68:iPTR, DPR:v8i8:$src1, DPR:v8i8:$src2) - Complexity = 8
                // Dst: (VQSUBsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$src2)
              /*SwitchType*/ 24,  MVT::v16i8,// ->44246
/*44222*/       OPC_CheckChild1Type, MVT::v16i8,
/*44224*/       OPC_RecordChild2, // #1 = $src2
/*44225*/       OPC_CheckChild2Type, MVT::v16i8,
/*44227*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44229*/       OPC_EmitInteger, MVT::i32, 14, 
/*44232*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44235*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQSUBsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 68:iPTR, QPR:v16i8:$src1, QPR:v16i8:$src2) - Complexity = 8
                // Dst: (VQSUBsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$src2)
              /*SwitchType*/ 24,  MVT::v1i64,// ->44272
/*44248*/       OPC_CheckChild1Type, MVT::v1i64,
/*44250*/       OPC_RecordChild2, // #1 = $src2
/*44251*/       OPC_CheckChild2Type, MVT::v1i64,
/*44253*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44255*/       OPC_EmitInteger, MVT::i32, 14, 
/*44258*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44261*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQSUBsv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 68:iPTR, DPR:v1i64:$src1, DPR:v1i64:$src2) - Complexity = 8
                // Dst: (VQSUBsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$src2)
              /*SwitchType*/ 24,  MVT::v2i64,// ->44298
/*44274*/       OPC_CheckChild1Type, MVT::v2i64,
/*44276*/       OPC_RecordChild2, // #1 = $src2
/*44277*/       OPC_CheckChild2Type, MVT::v2i64,
/*44279*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44281*/       OPC_EmitInteger, MVT::i32, 14, 
/*44284*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44287*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQSUBsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 68:iPTR, QPR:v2i64:$src1, QPR:v2i64:$src2) - Complexity = 8
                // Dst: (VQSUBsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$src2)
              0, // EndSwitchType
/*44299*/   /*Scope*/ 86|128,1/*214*/, /*->44515*/
/*44301*/     OPC_CheckInteger, 69, 
/*44303*/     OPC_MoveParent,
/*44304*/     OPC_RecordChild1, // #0 = $src1
/*44305*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->44332
/*44308*/       OPC_CheckChild1Type, MVT::v4i16,
/*44310*/       OPC_RecordChild2, // #1 = $src2
/*44311*/       OPC_CheckChild2Type, MVT::v4i16,
/*44313*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44315*/       OPC_EmitInteger, MVT::i32, 14, 
/*44318*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44321*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQSUBuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 69:iPTR, DPR:v4i16:$src1, DPR:v4i16:$src2) - Complexity = 8
                // Dst: (VQSUBuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$src2)
              /*SwitchType*/ 24,  MVT::v2i32,// ->44358
/*44334*/       OPC_CheckChild1Type, MVT::v2i32,
/*44336*/       OPC_RecordChild2, // #1 = $src2
/*44337*/       OPC_CheckChild2Type, MVT::v2i32,
/*44339*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44341*/       OPC_EmitInteger, MVT::i32, 14, 
/*44344*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44347*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQSUBuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 69:iPTR, DPR:v2i32:$src1, DPR:v2i32:$src2) - Complexity = 8
                // Dst: (VQSUBuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$src2)
              /*SwitchType*/ 24,  MVT::v8i16,// ->44384
/*44360*/       OPC_CheckChild1Type, MVT::v8i16,
/*44362*/       OPC_RecordChild2, // #1 = $src2
/*44363*/       OPC_CheckChild2Type, MVT::v8i16,
/*44365*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44367*/       OPC_EmitInteger, MVT::i32, 14, 
/*44370*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44373*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQSUBuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 69:iPTR, QPR:v8i16:$src1, QPR:v8i16:$src2) - Complexity = 8
                // Dst: (VQSUBuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2)
              /*SwitchType*/ 24,  MVT::v4i32,// ->44410
/*44386*/       OPC_CheckChild1Type, MVT::v4i32,
/*44388*/       OPC_RecordChild2, // #1 = $src2
/*44389*/       OPC_CheckChild2Type, MVT::v4i32,
/*44391*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44393*/       OPC_EmitInteger, MVT::i32, 14, 
/*44396*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44399*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQSUBuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 69:iPTR, QPR:v4i32:$src1, QPR:v4i32:$src2) - Complexity = 8
                // Dst: (VQSUBuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2)
              /*SwitchType*/ 24,  MVT::v8i8,// ->44436
/*44412*/       OPC_CheckChild1Type, MVT::v8i8,
/*44414*/       OPC_RecordChild2, // #1 = $src2
/*44415*/       OPC_CheckChild2Type, MVT::v8i8,
/*44417*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44419*/       OPC_EmitInteger, MVT::i32, 14, 
/*44422*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44425*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQSUBuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 69:iPTR, DPR:v8i8:$src1, DPR:v8i8:$src2) - Complexity = 8
                // Dst: (VQSUBuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$src2)
              /*SwitchType*/ 24,  MVT::v16i8,// ->44462
/*44438*/       OPC_CheckChild1Type, MVT::v16i8,
/*44440*/       OPC_RecordChild2, // #1 = $src2
/*44441*/       OPC_CheckChild2Type, MVT::v16i8,
/*44443*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44445*/       OPC_EmitInteger, MVT::i32, 14, 
/*44448*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44451*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQSUBuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 69:iPTR, QPR:v16i8:$src1, QPR:v16i8:$src2) - Complexity = 8
                // Dst: (VQSUBuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$src2)
              /*SwitchType*/ 24,  MVT::v1i64,// ->44488
/*44464*/       OPC_CheckChild1Type, MVT::v1i64,
/*44466*/       OPC_RecordChild2, // #1 = $src2
/*44467*/       OPC_CheckChild2Type, MVT::v1i64,
/*44469*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44471*/       OPC_EmitInteger, MVT::i32, 14, 
/*44474*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44477*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQSUBuv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 69:iPTR, DPR:v1i64:$src1, DPR:v1i64:$src2) - Complexity = 8
                // Dst: (VQSUBuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$src2)
              /*SwitchType*/ 24,  MVT::v2i64,// ->44514
/*44490*/       OPC_CheckChild1Type, MVT::v2i64,
/*44492*/       OPC_RecordChild2, // #1 = $src2
/*44493*/       OPC_CheckChild2Type, MVT::v2i64,
/*44495*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44497*/       OPC_EmitInteger, MVT::i32, 14, 
/*44500*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44503*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQSUBuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 69:iPTR, QPR:v2i64:$src1, QPR:v2i64:$src2) - Complexity = 8
                // Dst: (VQSUBuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$src2)
              0, // EndSwitchType
/*44515*/   /*Scope*/ 84, /*->44600*/
/*44516*/     OPC_CheckInteger, 94, 
/*44518*/     OPC_MoveParent,
/*44519*/     OPC_RecordChild1, // #0 = $src1
/*44520*/     OPC_SwitchType /*3 cases */, 24,  MVT::v8i8,// ->44547
/*44523*/       OPC_CheckChild1Type, MVT::v8i16,
/*44525*/       OPC_RecordChild2, // #1 = $src2
/*44526*/       OPC_CheckChild2Type, MVT::v8i16,
/*44528*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44530*/       OPC_EmitInteger, MVT::i32, 14, 
/*44533*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44536*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSUBHNv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 94:iPTR, QPR:v8i16:$src1, QPR:v8i16:$src2) - Complexity = 8
                // Dst: (VSUBHNv8i8:v8i8 QPR:v8i16:$src1, QPR:v8i16:$src2)
              /*SwitchType*/ 24,  MVT::v4i16,// ->44573
/*44549*/       OPC_CheckChild1Type, MVT::v4i32,
/*44551*/       OPC_RecordChild2, // #1 = $src2
/*44552*/       OPC_CheckChild2Type, MVT::v4i32,
/*44554*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44556*/       OPC_EmitInteger, MVT::i32, 14, 
/*44559*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44562*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSUBHNv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 94:iPTR, QPR:v4i32:$src1, QPR:v4i32:$src2) - Complexity = 8
                // Dst: (VSUBHNv4i16:v4i16 QPR:v4i32:$src1, QPR:v4i32:$src2)
              /*SwitchType*/ 24,  MVT::v2i32,// ->44599
/*44575*/       OPC_CheckChild1Type, MVT::v2i64,
/*44577*/       OPC_RecordChild2, // #1 = $src2
/*44578*/       OPC_CheckChild2Type, MVT::v2i64,
/*44580*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44582*/       OPC_EmitInteger, MVT::i32, 14, 
/*44585*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44588*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSUBHNv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 94:iPTR, QPR:v2i64:$src1, QPR:v2i64:$src2) - Complexity = 8
                // Dst: (VSUBHNv2i32:v2i32 QPR:v2i64:$src1, QPR:v2i64:$src2)
              0, // EndSwitchType
/*44600*/   /*Scope*/ 84, /*->44685*/
/*44601*/     OPC_CheckInteger, 80, 
/*44603*/     OPC_MoveParent,
/*44604*/     OPC_RecordChild1, // #0 = $src1
/*44605*/     OPC_SwitchType /*3 cases */, 24,  MVT::v8i8,// ->44632
/*44608*/       OPC_CheckChild1Type, MVT::v8i16,
/*44610*/       OPC_RecordChild2, // #1 = $src2
/*44611*/       OPC_CheckChild2Type, MVT::v8i16,
/*44613*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44615*/       OPC_EmitInteger, MVT::i32, 14, 
/*44618*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44621*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VRSUBHNv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 80:iPTR, QPR:v8i16:$src1, QPR:v8i16:$src2) - Complexity = 8
                // Dst: (VRSUBHNv8i8:v8i8 QPR:v8i16:$src1, QPR:v8i16:$src2)
              /*SwitchType*/ 24,  MVT::v4i16,// ->44658
/*44634*/       OPC_CheckChild1Type, MVT::v4i32,
/*44636*/       OPC_RecordChild2, // #1 = $src2
/*44637*/       OPC_CheckChild2Type, MVT::v4i32,
/*44639*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44641*/       OPC_EmitInteger, MVT::i32, 14, 
/*44644*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44647*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VRSUBHNv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 80:iPTR, QPR:v4i32:$src1, QPR:v4i32:$src2) - Complexity = 8
                // Dst: (VRSUBHNv4i16:v4i16 QPR:v4i32:$src1, QPR:v4i32:$src2)
              /*SwitchType*/ 24,  MVT::v2i32,// ->44684
/*44660*/       OPC_CheckChild1Type, MVT::v2i64,
/*44662*/       OPC_RecordChild2, // #1 = $src2
/*44663*/       OPC_CheckChild2Type, MVT::v2i64,
/*44665*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44667*/       OPC_EmitInteger, MVT::i32, 14, 
/*44670*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44673*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VRSUBHNv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 80:iPTR, QPR:v2i64:$src1, QPR:v2i64:$src2) - Complexity = 8
                // Dst: (VRSUBHNv2i32:v2i32 QPR:v2i64:$src1, QPR:v2i64:$src2)
              0, // EndSwitchType
/*44685*/   /*Scope*/ 24, /*->44710*/
/*44686*/     OPC_CheckInteger, 7, 
/*44688*/     OPC_MoveParent,
/*44689*/     OPC_RecordChild1, // #0 = $src1
/*44690*/     OPC_RecordChild2, // #1 = $src2
/*44691*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44693*/     OPC_EmitInteger, MVT::i32, 14, 
/*44696*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44699*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VACGEd), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (intrinsic_wo_chain:v2i32 7:iPTR, DPR:v2f32:$src1, DPR:v2f32:$src2) - Complexity = 8
              // Dst: (VACGEd:v2i32 DPR:v2f32:$src1, DPR:v2f32:$src2)
/*44710*/   /*Scope*/ 24, /*->44735*/
/*44711*/     OPC_CheckInteger, 8, 
/*44713*/     OPC_MoveParent,
/*44714*/     OPC_RecordChild1, // #0 = $src1
/*44715*/     OPC_RecordChild2, // #1 = $src2
/*44716*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44718*/     OPC_EmitInteger, MVT::i32, 14, 
/*44721*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44724*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VACGEq), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (intrinsic_wo_chain:v4i32 8:iPTR, QPR:v4f32:$src1, QPR:v4f32:$src2) - Complexity = 8
              // Dst: (VACGEq:v4i32 QPR:v4f32:$src1, QPR:v4f32:$src2)
/*44735*/   /*Scope*/ 24, /*->44760*/
/*44736*/     OPC_CheckInteger, 9, 
/*44738*/     OPC_MoveParent,
/*44739*/     OPC_RecordChild1, // #0 = $src1
/*44740*/     OPC_RecordChild2, // #1 = $src2
/*44741*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44743*/     OPC_EmitInteger, MVT::i32, 14, 
/*44746*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44749*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VACGTd), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (intrinsic_wo_chain:v2i32 9:iPTR, DPR:v2f32:$src1, DPR:v2f32:$src2) - Complexity = 8
              // Dst: (VACGTd:v2i32 DPR:v2f32:$src1, DPR:v2f32:$src2)
/*44760*/   /*Scope*/ 24, /*->44785*/
/*44761*/     OPC_CheckInteger, 10, 
/*44763*/     OPC_MoveParent,
/*44764*/     OPC_RecordChild1, // #0 = $src1
/*44765*/     OPC_RecordChild2, // #1 = $src2
/*44766*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44768*/     OPC_EmitInteger, MVT::i32, 14, 
/*44771*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44774*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VACGTq), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (intrinsic_wo_chain:v4i32 10:iPTR, QPR:v4f32:$src1, QPR:v4f32:$src2) - Complexity = 8
              // Dst: (VACGTq:v4i32 QPR:v4f32:$src1, QPR:v4f32:$src2)
/*44785*/   /*Scope*/ 86|128,1/*214*/, /*->45001*/
/*44787*/     OPC_CheckInteger, 4, 
/*44789*/     OPC_MoveParent,
/*44790*/     OPC_RecordChild1, // #0 = $src1
/*44791*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->44818
/*44794*/       OPC_CheckChild1Type, MVT::v4i16,
/*44796*/       OPC_RecordChild2, // #1 = $src2
/*44797*/       OPC_CheckChild2Type, MVT::v4i16,
/*44799*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44801*/       OPC_EmitInteger, MVT::i32, 14, 
/*44804*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44807*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VABDsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 4:iPTR, DPR:v4i16:$src1, DPR:v4i16:$src2) - Complexity = 8
                // Dst: (VABDsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$src2)
              /*SwitchType*/ 24,  MVT::v2i32,// ->44844
/*44820*/       OPC_CheckChild1Type, MVT::v2i32,
/*44822*/       OPC_RecordChild2, // #1 = $src2
/*44823*/       OPC_CheckChild2Type, MVT::v2i32,
/*44825*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44827*/       OPC_EmitInteger, MVT::i32, 14, 
/*44830*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44833*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VABDsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 4:iPTR, DPR:v2i32:$src1, DPR:v2i32:$src2) - Complexity = 8
                // Dst: (VABDsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$src2)
              /*SwitchType*/ 24,  MVT::v8i16,// ->44870
/*44846*/       OPC_CheckChild1Type, MVT::v8i16,
/*44848*/       OPC_RecordChild2, // #1 = $src2
/*44849*/       OPC_CheckChild2Type, MVT::v8i16,
/*44851*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44853*/       OPC_EmitInteger, MVT::i32, 14, 
/*44856*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44859*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VABDsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 4:iPTR, QPR:v8i16:$src1, QPR:v8i16:$src2) - Complexity = 8
                // Dst: (VABDsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2)
              /*SwitchType*/ 24,  MVT::v4i32,// ->44896
/*44872*/       OPC_CheckChild1Type, MVT::v4i32,
/*44874*/       OPC_RecordChild2, // #1 = $src2
/*44875*/       OPC_CheckChild2Type, MVT::v4i32,
/*44877*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44879*/       OPC_EmitInteger, MVT::i32, 14, 
/*44882*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44885*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VABDsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 4:iPTR, QPR:v4i32:$src1, QPR:v4i32:$src2) - Complexity = 8
                // Dst: (VABDsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2)
              /*SwitchType*/ 24,  MVT::v8i8,// ->44922
/*44898*/       OPC_CheckChild1Type, MVT::v8i8,
/*44900*/       OPC_RecordChild2, // #1 = $src2
/*44901*/       OPC_CheckChild2Type, MVT::v8i8,
/*44903*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44905*/       OPC_EmitInteger, MVT::i32, 14, 
/*44908*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44911*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VABDsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 4:iPTR, DPR:v8i8:$src1, DPR:v8i8:$src2) - Complexity = 8
                // Dst: (VABDsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$src2)
              /*SwitchType*/ 24,  MVT::v16i8,// ->44948
/*44924*/       OPC_CheckChild1Type, MVT::v16i8,
/*44926*/       OPC_RecordChild2, // #1 = $src2
/*44927*/       OPC_CheckChild2Type, MVT::v16i8,
/*44929*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44931*/       OPC_EmitInteger, MVT::i32, 14, 
/*44934*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44937*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VABDsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 4:iPTR, QPR:v16i8:$src1, QPR:v16i8:$src2) - Complexity = 8
                // Dst: (VABDsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$src2)
              /*SwitchType*/ 24,  MVT::v2f32,// ->44974
/*44950*/       OPC_CheckChild1Type, MVT::v2f32,
/*44952*/       OPC_RecordChild2, // #1 = $src2
/*44953*/       OPC_CheckChild2Type, MVT::v2f32,
/*44955*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44957*/       OPC_EmitInteger, MVT::i32, 14, 
/*44960*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44963*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VABDfd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 4:iPTR, DPR:v2f32:$src1, DPR:v2f32:$src2) - Complexity = 8
                // Dst: (VABDfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$src2)
              /*SwitchType*/ 24,  MVT::v4f32,// ->45000
/*44976*/       OPC_CheckChild1Type, MVT::v4f32,
/*44978*/       OPC_RecordChild2, // #1 = $src2
/*44979*/       OPC_CheckChild2Type, MVT::v4f32,
/*44981*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44983*/       OPC_EmitInteger, MVT::i32, 14, 
/*44986*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44989*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VABDfq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4f32 4:iPTR, QPR:v4f32:$src1, QPR:v4f32:$src2) - Complexity = 8
                // Dst: (VABDfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2)
              0, // EndSwitchType
/*45001*/   /*Scope*/ 34|128,1/*162*/, /*->45165*/
/*45003*/     OPC_CheckInteger, 5, 
/*45005*/     OPC_MoveParent,
/*45006*/     OPC_RecordChild1, // #0 = $src1
/*45007*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->45034
/*45010*/       OPC_CheckChild1Type, MVT::v4i16,
/*45012*/       OPC_RecordChild2, // #1 = $src2
/*45013*/       OPC_CheckChild2Type, MVT::v4i16,
/*45015*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45017*/       OPC_EmitInteger, MVT::i32, 14, 
/*45020*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45023*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VABDuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 5:iPTR, DPR:v4i16:$src1, DPR:v4i16:$src2) - Complexity = 8
                // Dst: (VABDuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$src2)
              /*SwitchType*/ 24,  MVT::v2i32,// ->45060
/*45036*/       OPC_CheckChild1Type, MVT::v2i32,
/*45038*/       OPC_RecordChild2, // #1 = $src2
/*45039*/       OPC_CheckChild2Type, MVT::v2i32,
/*45041*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45043*/       OPC_EmitInteger, MVT::i32, 14, 
/*45046*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45049*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VABDuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 5:iPTR, DPR:v2i32:$src1, DPR:v2i32:$src2) - Complexity = 8
                // Dst: (VABDuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$src2)
              /*SwitchType*/ 24,  MVT::v8i16,// ->45086
/*45062*/       OPC_CheckChild1Type, MVT::v8i16,
/*45064*/       OPC_RecordChild2, // #1 = $src2
/*45065*/       OPC_CheckChild2Type, MVT::v8i16,
/*45067*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45069*/       OPC_EmitInteger, MVT::i32, 14, 
/*45072*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45075*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VABDuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 5:iPTR, QPR:v8i16:$src1, QPR:v8i16:$src2) - Complexity = 8
                // Dst: (VABDuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2)
              /*SwitchType*/ 24,  MVT::v4i32,// ->45112
/*45088*/       OPC_CheckChild1Type, MVT::v4i32,
/*45090*/       OPC_RecordChild2, // #1 = $src2
/*45091*/       OPC_CheckChild2Type, MVT::v4i32,
/*45093*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45095*/       OPC_EmitInteger, MVT::i32, 14, 
/*45098*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45101*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VABDuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 5:iPTR, QPR:v4i32:$src1, QPR:v4i32:$src2) - Complexity = 8
                // Dst: (VABDuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2)
              /*SwitchType*/ 24,  MVT::v8i8,// ->45138
/*45114*/       OPC_CheckChild1Type, MVT::v8i8,
/*45116*/       OPC_RecordChild2, // #1 = $src2
/*45117*/       OPC_CheckChild2Type, MVT::v8i8,
/*45119*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45121*/       OPC_EmitInteger, MVT::i32, 14, 
/*45124*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45127*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VABDuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 5:iPTR, DPR:v8i8:$src1, DPR:v8i8:$src2) - Complexity = 8
                // Dst: (VABDuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$src2)
              /*SwitchType*/ 24,  MVT::v16i8,// ->45164
/*45140*/       OPC_CheckChild1Type, MVT::v16i8,
/*45142*/       OPC_RecordChild2, // #1 = $src2
/*45143*/       OPC_CheckChild2Type, MVT::v16i8,
/*45145*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45147*/       OPC_EmitInteger, MVT::i32, 14, 
/*45150*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45153*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VABDuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 5:iPTR, QPR:v16i8:$src1, QPR:v16i8:$src2) - Complexity = 8
                // Dst: (VABDuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$src2)
              0, // EndSwitchType
/*45165*/   /*Scope*/ 86|128,1/*214*/, /*->45381*/
/*45167*/     OPC_CheckInteger, 30, 
/*45169*/     OPC_MoveParent,
/*45170*/     OPC_RecordChild1, // #0 = $src1
/*45171*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->45198
/*45174*/       OPC_CheckChild1Type, MVT::v4i16,
/*45176*/       OPC_RecordChild2, // #1 = $src2
/*45177*/       OPC_CheckChild2Type, MVT::v4i16,
/*45179*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45181*/       OPC_EmitInteger, MVT::i32, 14, 
/*45184*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45187*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMAXsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 30:iPTR, DPR:v4i16:$src1, DPR:v4i16:$src2) - Complexity = 8
                // Dst: (VMAXsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$src2)
              /*SwitchType*/ 24,  MVT::v2i32,// ->45224
/*45200*/       OPC_CheckChild1Type, MVT::v2i32,
/*45202*/       OPC_RecordChild2, // #1 = $src2
/*45203*/       OPC_CheckChild2Type, MVT::v2i32,
/*45205*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45207*/       OPC_EmitInteger, MVT::i32, 14, 
/*45210*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45213*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMAXsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 30:iPTR, DPR:v2i32:$src1, DPR:v2i32:$src2) - Complexity = 8
                // Dst: (VMAXsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$src2)
              /*SwitchType*/ 24,  MVT::v8i16,// ->45250
/*45226*/       OPC_CheckChild1Type, MVT::v8i16,
/*45228*/       OPC_RecordChild2, // #1 = $src2
/*45229*/       OPC_CheckChild2Type, MVT::v8i16,
/*45231*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45233*/       OPC_EmitInteger, MVT::i32, 14, 
/*45236*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45239*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMAXsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 30:iPTR, QPR:v8i16:$src1, QPR:v8i16:$src2) - Complexity = 8
                // Dst: (VMAXsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2)
              /*SwitchType*/ 24,  MVT::v4i32,// ->45276
/*45252*/       OPC_CheckChild1Type, MVT::v4i32,
/*45254*/       OPC_RecordChild2, // #1 = $src2
/*45255*/       OPC_CheckChild2Type, MVT::v4i32,
/*45257*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45259*/       OPC_EmitInteger, MVT::i32, 14, 
/*45262*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45265*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMAXsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 30:iPTR, QPR:v4i32:$src1, QPR:v4i32:$src2) - Complexity = 8
                // Dst: (VMAXsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2)
              /*SwitchType*/ 24,  MVT::v8i8,// ->45302
/*45278*/       OPC_CheckChild1Type, MVT::v8i8,
/*45280*/       OPC_RecordChild2, // #1 = $src2
/*45281*/       OPC_CheckChild2Type, MVT::v8i8,
/*45283*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45285*/       OPC_EmitInteger, MVT::i32, 14, 
/*45288*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45291*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMAXsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 30:iPTR, DPR:v8i8:$src1, DPR:v8i8:$src2) - Complexity = 8
                // Dst: (VMAXsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$src2)
              /*SwitchType*/ 24,  MVT::v16i8,// ->45328
/*45304*/       OPC_CheckChild1Type, MVT::v16i8,
/*45306*/       OPC_RecordChild2, // #1 = $src2
/*45307*/       OPC_CheckChild2Type, MVT::v16i8,
/*45309*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45311*/       OPC_EmitInteger, MVT::i32, 14, 
/*45314*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45317*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMAXsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 30:iPTR, QPR:v16i8:$src1, QPR:v16i8:$src2) - Complexity = 8
                // Dst: (VMAXsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$src2)
              /*SwitchType*/ 24,  MVT::v2f32,// ->45354
/*45330*/       OPC_CheckChild1Type, MVT::v2f32,
/*45332*/       OPC_RecordChild2, // #1 = $src2
/*45333*/       OPC_CheckChild2Type, MVT::v2f32,
/*45335*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45337*/       OPC_EmitInteger, MVT::i32, 14, 
/*45340*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45343*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMAXfd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 30:iPTR, DPR:v2f32:$src1, DPR:v2f32:$src2) - Complexity = 8
                // Dst: (VMAXfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$src2)
              /*SwitchType*/ 24,  MVT::v4f32,// ->45380
/*45356*/       OPC_CheckChild1Type, MVT::v4f32,
/*45358*/       OPC_RecordChild2, // #1 = $src2
/*45359*/       OPC_CheckChild2Type, MVT::v4f32,
/*45361*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45363*/       OPC_EmitInteger, MVT::i32, 14, 
/*45366*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45369*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMAXfq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4f32 30:iPTR, QPR:v4f32:$src1, QPR:v4f32:$src2) - Complexity = 8
                // Dst: (VMAXfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2)
              0, // EndSwitchType
/*45381*/   /*Scope*/ 34|128,1/*162*/, /*->45545*/
/*45383*/     OPC_CheckInteger, 31, 
/*45385*/     OPC_MoveParent,
/*45386*/     OPC_RecordChild1, // #0 = $src1
/*45387*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->45414
/*45390*/       OPC_CheckChild1Type, MVT::v4i16,
/*45392*/       OPC_RecordChild2, // #1 = $src2
/*45393*/       OPC_CheckChild2Type, MVT::v4i16,
/*45395*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45397*/       OPC_EmitInteger, MVT::i32, 14, 
/*45400*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45403*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMAXuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 31:iPTR, DPR:v4i16:$src1, DPR:v4i16:$src2) - Complexity = 8
                // Dst: (VMAXuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$src2)
              /*SwitchType*/ 24,  MVT::v2i32,// ->45440
/*45416*/       OPC_CheckChild1Type, MVT::v2i32,
/*45418*/       OPC_RecordChild2, // #1 = $src2
/*45419*/       OPC_CheckChild2Type, MVT::v2i32,
/*45421*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45423*/       OPC_EmitInteger, MVT::i32, 14, 
/*45426*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45429*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMAXuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 31:iPTR, DPR:v2i32:$src1, DPR:v2i32:$src2) - Complexity = 8
                // Dst: (VMAXuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$src2)
              /*SwitchType*/ 24,  MVT::v8i16,// ->45466
/*45442*/       OPC_CheckChild1Type, MVT::v8i16,
/*45444*/       OPC_RecordChild2, // #1 = $src2
/*45445*/       OPC_CheckChild2Type, MVT::v8i16,
/*45447*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45449*/       OPC_EmitInteger, MVT::i32, 14, 
/*45452*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45455*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMAXuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 31:iPTR, QPR:v8i16:$src1, QPR:v8i16:$src2) - Complexity = 8
                // Dst: (VMAXuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2)
              /*SwitchType*/ 24,  MVT::v4i32,// ->45492
/*45468*/       OPC_CheckChild1Type, MVT::v4i32,
/*45470*/       OPC_RecordChild2, // #1 = $src2
/*45471*/       OPC_CheckChild2Type, MVT::v4i32,
/*45473*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45475*/       OPC_EmitInteger, MVT::i32, 14, 
/*45478*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45481*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMAXuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 31:iPTR, QPR:v4i32:$src1, QPR:v4i32:$src2) - Complexity = 8
                // Dst: (VMAXuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2)
              /*SwitchType*/ 24,  MVT::v8i8,// ->45518
/*45494*/       OPC_CheckChild1Type, MVT::v8i8,
/*45496*/       OPC_RecordChild2, // #1 = $src2
/*45497*/       OPC_CheckChild2Type, MVT::v8i8,
/*45499*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45501*/       OPC_EmitInteger, MVT::i32, 14, 
/*45504*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45507*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMAXuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 31:iPTR, DPR:v8i8:$src1, DPR:v8i8:$src2) - Complexity = 8
                // Dst: (VMAXuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$src2)
              /*SwitchType*/ 24,  MVT::v16i8,// ->45544
/*45520*/       OPC_CheckChild1Type, MVT::v16i8,
/*45522*/       OPC_RecordChild2, // #1 = $src2
/*45523*/       OPC_CheckChild2Type, MVT::v16i8,
/*45525*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45527*/       OPC_EmitInteger, MVT::i32, 14, 
/*45530*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45533*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMAXuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 31:iPTR, QPR:v16i8:$src1, QPR:v16i8:$src2) - Complexity = 8
                // Dst: (VMAXuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$src2)
              0, // EndSwitchType
/*45545*/   /*Scope*/ 86|128,1/*214*/, /*->45761*/
/*45547*/     OPC_CheckInteger, 32, 
/*45549*/     OPC_MoveParent,
/*45550*/     OPC_RecordChild1, // #0 = $src1
/*45551*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->45578
/*45554*/       OPC_CheckChild1Type, MVT::v4i16,
/*45556*/       OPC_RecordChild2, // #1 = $src2
/*45557*/       OPC_CheckChild2Type, MVT::v4i16,
/*45559*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45561*/       OPC_EmitInteger, MVT::i32, 14, 
/*45564*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45567*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMINsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 32:iPTR, DPR:v4i16:$src1, DPR:v4i16:$src2) - Complexity = 8
                // Dst: (VMINsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$src2)
              /*SwitchType*/ 24,  MVT::v2i32,// ->45604
/*45580*/       OPC_CheckChild1Type, MVT::v2i32,
/*45582*/       OPC_RecordChild2, // #1 = $src2
/*45583*/       OPC_CheckChild2Type, MVT::v2i32,
/*45585*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45587*/       OPC_EmitInteger, MVT::i32, 14, 
/*45590*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45593*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMINsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 32:iPTR, DPR:v2i32:$src1, DPR:v2i32:$src2) - Complexity = 8
                // Dst: (VMINsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$src2)
              /*SwitchType*/ 24,  MVT::v8i16,// ->45630
/*45606*/       OPC_CheckChild1Type, MVT::v8i16,
/*45608*/       OPC_RecordChild2, // #1 = $src2
/*45609*/       OPC_CheckChild2Type, MVT::v8i16,
/*45611*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45613*/       OPC_EmitInteger, MVT::i32, 14, 
/*45616*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45619*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMINsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 32:iPTR, QPR:v8i16:$src1, QPR:v8i16:$src2) - Complexity = 8
                // Dst: (VMINsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2)
              /*SwitchType*/ 24,  MVT::v4i32,// ->45656
/*45632*/       OPC_CheckChild1Type, MVT::v4i32,
/*45634*/       OPC_RecordChild2, // #1 = $src2
/*45635*/       OPC_CheckChild2Type, MVT::v4i32,
/*45637*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45639*/       OPC_EmitInteger, MVT::i32, 14, 
/*45642*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45645*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMINsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 32:iPTR, QPR:v4i32:$src1, QPR:v4i32:$src2) - Complexity = 8
                // Dst: (VMINsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2)
              /*SwitchType*/ 24,  MVT::v8i8,// ->45682
/*45658*/       OPC_CheckChild1Type, MVT::v8i8,
/*45660*/       OPC_RecordChild2, // #1 = $src2
/*45661*/       OPC_CheckChild2Type, MVT::v8i8,
/*45663*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45665*/       OPC_EmitInteger, MVT::i32, 14, 
/*45668*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45671*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMINsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 32:iPTR, DPR:v8i8:$src1, DPR:v8i8:$src2) - Complexity = 8
                // Dst: (VMINsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$src2)
              /*SwitchType*/ 24,  MVT::v16i8,// ->45708
/*45684*/       OPC_CheckChild1Type, MVT::v16i8,
/*45686*/       OPC_RecordChild2, // #1 = $src2
/*45687*/       OPC_CheckChild2Type, MVT::v16i8,
/*45689*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45691*/       OPC_EmitInteger, MVT::i32, 14, 
/*45694*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45697*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMINsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 32:iPTR, QPR:v16i8:$src1, QPR:v16i8:$src2) - Complexity = 8
                // Dst: (VMINsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$src2)
              /*SwitchType*/ 24,  MVT::v2f32,// ->45734
/*45710*/       OPC_CheckChild1Type, MVT::v2f32,
/*45712*/       OPC_RecordChild2, // #1 = $src2
/*45713*/       OPC_CheckChild2Type, MVT::v2f32,
/*45715*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45717*/       OPC_EmitInteger, MVT::i32, 14, 
/*45720*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45723*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMINfd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 32:iPTR, DPR:v2f32:$src1, DPR:v2f32:$src2) - Complexity = 8
                // Dst: (VMINfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$src2)
              /*SwitchType*/ 24,  MVT::v4f32,// ->45760
/*45736*/       OPC_CheckChild1Type, MVT::v4f32,
/*45738*/       OPC_RecordChild2, // #1 = $src2
/*45739*/       OPC_CheckChild2Type, MVT::v4f32,
/*45741*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45743*/       OPC_EmitInteger, MVT::i32, 14, 
/*45746*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45749*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMINfq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4f32 32:iPTR, QPR:v4f32:$src1, QPR:v4f32:$src2) - Complexity = 8
                // Dst: (VMINfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2)
              0, // EndSwitchType
/*45761*/   /*Scope*/ 34|128,1/*162*/, /*->45925*/
/*45763*/     OPC_CheckInteger, 33, 
/*45765*/     OPC_MoveParent,
/*45766*/     OPC_RecordChild1, // #0 = $src1
/*45767*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->45794
/*45770*/       OPC_CheckChild1Type, MVT::v4i16,
/*45772*/       OPC_RecordChild2, // #1 = $src2
/*45773*/       OPC_CheckChild2Type, MVT::v4i16,
/*45775*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45777*/       OPC_EmitInteger, MVT::i32, 14, 
/*45780*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45783*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMINuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 33:iPTR, DPR:v4i16:$src1, DPR:v4i16:$src2) - Complexity = 8
                // Dst: (VMINuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$src2)
              /*SwitchType*/ 24,  MVT::v2i32,// ->45820
/*45796*/       OPC_CheckChild1Type, MVT::v2i32,
/*45798*/       OPC_RecordChild2, // #1 = $src2
/*45799*/       OPC_CheckChild2Type, MVT::v2i32,
/*45801*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45803*/       OPC_EmitInteger, MVT::i32, 14, 
/*45806*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45809*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMINuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 33:iPTR, DPR:v2i32:$src1, DPR:v2i32:$src2) - Complexity = 8
                // Dst: (VMINuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$src2)
              /*SwitchType*/ 24,  MVT::v8i16,// ->45846
/*45822*/       OPC_CheckChild1Type, MVT::v8i16,
/*45824*/       OPC_RecordChild2, // #1 = $src2
/*45825*/       OPC_CheckChild2Type, MVT::v8i16,
/*45827*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45829*/       OPC_EmitInteger, MVT::i32, 14, 
/*45832*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45835*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMINuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 33:iPTR, QPR:v8i16:$src1, QPR:v8i16:$src2) - Complexity = 8
                // Dst: (VMINuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2)
              /*SwitchType*/ 24,  MVT::v4i32,// ->45872
/*45848*/       OPC_CheckChild1Type, MVT::v4i32,
/*45850*/       OPC_RecordChild2, // #1 = $src2
/*45851*/       OPC_CheckChild2Type, MVT::v4i32,
/*45853*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45855*/       OPC_EmitInteger, MVT::i32, 14, 
/*45858*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45861*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMINuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 33:iPTR, QPR:v4i32:$src1, QPR:v4i32:$src2) - Complexity = 8
                // Dst: (VMINuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2)
              /*SwitchType*/ 24,  MVT::v8i8,// ->45898
/*45874*/       OPC_CheckChild1Type, MVT::v8i8,
/*45876*/       OPC_RecordChild2, // #1 = $src2
/*45877*/       OPC_CheckChild2Type, MVT::v8i8,
/*45879*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45881*/       OPC_EmitInteger, MVT::i32, 14, 
/*45884*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45887*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMINuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 33:iPTR, DPR:v8i8:$src1, DPR:v8i8:$src2) - Complexity = 8
                // Dst: (VMINuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$src2)
              /*SwitchType*/ 24,  MVT::v16i8,// ->45924
/*45900*/       OPC_CheckChild1Type, MVT::v16i8,
/*45902*/       OPC_RecordChild2, // #1 = $src2
/*45903*/       OPC_CheckChild2Type, MVT::v16i8,
/*45905*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45907*/       OPC_EmitInteger, MVT::i32, 14, 
/*45910*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45913*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMINuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 33:iPTR, QPR:v16i8:$src1, QPR:v16i8:$src2) - Complexity = 8
                // Dst: (VMINuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$src2)
              0, // EndSwitchType
/*45925*/   /*Scope*/ 110, /*->46036*/
/*45926*/     OPC_CheckInteger, 38, 
/*45928*/     OPC_MoveParent,
/*45929*/     OPC_RecordChild1, // #0 = $src1
/*45930*/     OPC_SwitchType /*4 cases */, 24,  MVT::v8i8,// ->45957
/*45933*/       OPC_CheckChild1Type, MVT::v8i8,
/*45935*/       OPC_RecordChild2, // #1 = $src2
/*45936*/       OPC_CheckChild2Type, MVT::v8i8,
/*45938*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45940*/       OPC_EmitInteger, MVT::i32, 14, 
/*45943*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45946*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VPADDi8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 38:iPTR, DPR:v8i8:$src1, DPR:v8i8:$src2) - Complexity = 8
                // Dst: (VPADDi8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$src2)
              /*SwitchType*/ 24,  MVT::v4i16,// ->45983
/*45959*/       OPC_CheckChild1Type, MVT::v4i16,
/*45961*/       OPC_RecordChild2, // #1 = $src2
/*45962*/       OPC_CheckChild2Type, MVT::v4i16,
/*45964*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45966*/       OPC_EmitInteger, MVT::i32, 14, 
/*45969*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45972*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VPADDi16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 38:iPTR, DPR:v4i16:$src1, DPR:v4i16:$src2) - Complexity = 8
                // Dst: (VPADDi16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$src2)
              /*SwitchType*/ 24,  MVT::v2i32,// ->46009
/*45985*/       OPC_CheckChild1Type, MVT::v2i32,
/*45987*/       OPC_RecordChild2, // #1 = $src2
/*45988*/       OPC_CheckChild2Type, MVT::v2i32,
/*45990*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45992*/       OPC_EmitInteger, MVT::i32, 14, 
/*45995*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45998*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VPADDi32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 38:iPTR, DPR:v2i32:$src1, DPR:v2i32:$src2) - Complexity = 8
                // Dst: (VPADDi32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$src2)
              /*SwitchType*/ 24,  MVT::v2f32,// ->46035
/*46011*/       OPC_CheckChild1Type, MVT::v2f32,
/*46013*/       OPC_RecordChild2, // #1 = $src2
/*46014*/       OPC_CheckChild2Type, MVT::v2f32,
/*46016*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46018*/       OPC_EmitInteger, MVT::i32, 14, 
/*46021*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46024*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VPADDf), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 38:iPTR, DPR:v2f32:$src1, DPR:v2f32:$src2) - Complexity = 8
                // Dst: (VPADDf:v2f32 DPR:v2f32:$src1, DPR:v2f32:$src2)
              0, // EndSwitchType
/*46036*/   /*Scope*/ 10|128,1/*138*/, /*->46176*/
/*46038*/     OPC_CheckInteger, 39, 
/*46040*/     OPC_MoveParent,
/*46041*/     OPC_RecordChild1, // #0 = $src
/*46042*/     OPC_SwitchType /*6 cases */, 20,  MVT::v4i16,// ->46065
/*46045*/       OPC_CheckChild1Type, MVT::v8i8,
/*46047*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46049*/       OPC_EmitInteger, MVT::i32, 14, 
/*46052*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46055*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VPADDLsv8i8), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 39:iPTR, DPR:v8i8:$src) - Complexity = 8
                // Dst: (VPADDLsv8i8:v4i16 DPR:v8i8:$src)
              /*SwitchType*/ 20,  MVT::v2i32,// ->46087
/*46067*/       OPC_CheckChild1Type, MVT::v4i16,
/*46069*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46071*/       OPC_EmitInteger, MVT::i32, 14, 
/*46074*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46077*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VPADDLsv4i16), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 39:iPTR, DPR:v4i16:$src) - Complexity = 8
                // Dst: (VPADDLsv4i16:v2i32 DPR:v4i16:$src)
              /*SwitchType*/ 20,  MVT::v1i64,// ->46109
/*46089*/       OPC_CheckChild1Type, MVT::v2i32,
/*46091*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46093*/       OPC_EmitInteger, MVT::i32, 14, 
/*46096*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46099*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VPADDLsv2i32), 0,
                    1/*#VTs*/, MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v1i64 39:iPTR, DPR:v2i32:$src) - Complexity = 8
                // Dst: (VPADDLsv2i32:v1i64 DPR:v2i32:$src)
              /*SwitchType*/ 20,  MVT::v8i16,// ->46131
/*46111*/       OPC_CheckChild1Type, MVT::v16i8,
/*46113*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46115*/       OPC_EmitInteger, MVT::i32, 14, 
/*46118*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46121*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VPADDLsv16i8), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i16 39:iPTR, QPR:v16i8:$src) - Complexity = 8
                // Dst: (VPADDLsv16i8:v8i16 QPR:v16i8:$src)
              /*SwitchType*/ 20,  MVT::v4i32,// ->46153
/*46133*/       OPC_CheckChild1Type, MVT::v8i16,
/*46135*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46137*/       OPC_EmitInteger, MVT::i32, 14, 
/*46140*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46143*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VPADDLsv8i16), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 39:iPTR, QPR:v8i16:$src) - Complexity = 8
                // Dst: (VPADDLsv8i16:v4i32 QPR:v8i16:$src)
              /*SwitchType*/ 20,  MVT::v2i64,// ->46175
/*46155*/       OPC_CheckChild1Type, MVT::v4i32,
/*46157*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46159*/       OPC_EmitInteger, MVT::i32, 14, 
/*46162*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46165*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VPADDLsv4i32), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i64 39:iPTR, QPR:v4i32:$src) - Complexity = 8
                // Dst: (VPADDLsv4i32:v2i64 QPR:v4i32:$src)
              0, // EndSwitchType
/*46176*/   /*Scope*/ 10|128,1/*138*/, /*->46316*/
/*46178*/     OPC_CheckInteger, 40, 
/*46180*/     OPC_MoveParent,
/*46181*/     OPC_RecordChild1, // #0 = $src
/*46182*/     OPC_SwitchType /*6 cases */, 20,  MVT::v4i16,// ->46205
/*46185*/       OPC_CheckChild1Type, MVT::v8i8,
/*46187*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46189*/       OPC_EmitInteger, MVT::i32, 14, 
/*46192*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46195*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VPADDLuv8i8), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 40:iPTR, DPR:v8i8:$src) - Complexity = 8
                // Dst: (VPADDLuv8i8:v4i16 DPR:v8i8:$src)
              /*SwitchType*/ 20,  MVT::v2i32,// ->46227
/*46207*/       OPC_CheckChild1Type, MVT::v4i16,
/*46209*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46211*/       OPC_EmitInteger, MVT::i32, 14, 
/*46214*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46217*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VPADDLuv4i16), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 40:iPTR, DPR:v4i16:$src) - Complexity = 8
                // Dst: (VPADDLuv4i16:v2i32 DPR:v4i16:$src)
              /*SwitchType*/ 20,  MVT::v1i64,// ->46249
/*46229*/       OPC_CheckChild1Type, MVT::v2i32,
/*46231*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46233*/       OPC_EmitInteger, MVT::i32, 14, 
/*46236*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46239*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VPADDLuv2i32), 0,
                    1/*#VTs*/, MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v1i64 40:iPTR, DPR:v2i32:$src) - Complexity = 8
                // Dst: (VPADDLuv2i32:v1i64 DPR:v2i32:$src)
              /*SwitchType*/ 20,  MVT::v8i16,// ->46271
/*46251*/       OPC_CheckChild1Type, MVT::v16i8,
/*46253*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46255*/       OPC_EmitInteger, MVT::i32, 14, 
/*46258*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46261*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VPADDLuv16i8), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i16 40:iPTR, QPR:v16i8:$src) - Complexity = 8
                // Dst: (VPADDLuv16i8:v8i16 QPR:v16i8:$src)
              /*SwitchType*/ 20,  MVT::v4i32,// ->46293
/*46273*/       OPC_CheckChild1Type, MVT::v8i16,
/*46275*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46277*/       OPC_EmitInteger, MVT::i32, 14, 
/*46280*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46283*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VPADDLuv8i16), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 40:iPTR, QPR:v8i16:$src) - Complexity = 8
                // Dst: (VPADDLuv8i16:v4i32 QPR:v8i16:$src)
              /*SwitchType*/ 20,  MVT::v2i64,// ->46315
/*46295*/       OPC_CheckChild1Type, MVT::v4i32,
/*46297*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46299*/       OPC_EmitInteger, MVT::i32, 14, 
/*46302*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46305*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VPADDLuv4i32), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i64 40:iPTR, QPR:v4i32:$src) - Complexity = 8
                // Dst: (VPADDLuv4i32:v2i64 QPR:v4i32:$src)
              0, // EndSwitchType
/*46316*/   /*Scope*/ 34|128,1/*162*/, /*->46480*/
/*46318*/     OPC_CheckInteger, 36, 
/*46320*/     OPC_MoveParent,
/*46321*/     OPC_RecordChild1, // #0 = $src1
/*46322*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->46349
/*46325*/       OPC_CheckChild1Type, MVT::v4i16,
/*46327*/       OPC_RecordChild2, // #1 = $src2
/*46328*/       OPC_CheckChild2Type, MVT::v8i8,
/*46330*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46332*/       OPC_EmitInteger, MVT::i32, 14, 
/*46335*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46338*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VPADALsv8i8), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 36:iPTR, DPR:v4i16:$src1, DPR:v8i8:$src2) - Complexity = 8
                // Dst: (VPADALsv8i8:v4i16 DPR:v4i16:$src1, DPR:v8i8:$src2)
              /*SwitchType*/ 24,  MVT::v2i32,// ->46375
/*46351*/       OPC_CheckChild1Type, MVT::v2i32,
/*46353*/       OPC_RecordChild2, // #1 = $src2
/*46354*/       OPC_CheckChild2Type, MVT::v4i16,
/*46356*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46358*/       OPC_EmitInteger, MVT::i32, 14, 
/*46361*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46364*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VPADALsv4i16), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 36:iPTR, DPR:v2i32:$src1, DPR:v4i16:$src2) - Complexity = 8
                // Dst: (VPADALsv4i16:v2i32 DPR:v2i32:$src1, DPR:v4i16:$src2)
              /*SwitchType*/ 24,  MVT::v1i64,// ->46401
/*46377*/       OPC_CheckChild1Type, MVT::v1i64,
/*46379*/       OPC_RecordChild2, // #1 = $src2
/*46380*/       OPC_CheckChild2Type, MVT::v2i32,
/*46382*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46384*/       OPC_EmitInteger, MVT::i32, 14, 
/*46387*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46390*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VPADALsv2i32), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 36:iPTR, DPR:v1i64:$src1, DPR:v2i32:$src2) - Complexity = 8
                // Dst: (VPADALsv2i32:v1i64 DPR:v1i64:$src1, DPR:v2i32:$src2)
              /*SwitchType*/ 24,  MVT::v8i16,// ->46427
/*46403*/       OPC_CheckChild1Type, MVT::v8i16,
/*46405*/       OPC_RecordChild2, // #1 = $src2
/*46406*/       OPC_CheckChild2Type, MVT::v16i8,
/*46408*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46410*/       OPC_EmitInteger, MVT::i32, 14, 
/*46413*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46416*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VPADALsv16i8), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 36:iPTR, QPR:v8i16:$src1, QPR:v16i8:$src2) - Complexity = 8
                // Dst: (VPADALsv16i8:v8i16 QPR:v8i16:$src1, QPR:v16i8:$src2)
              /*SwitchType*/ 24,  MVT::v4i32,// ->46453
/*46429*/       OPC_CheckChild1Type, MVT::v4i32,
/*46431*/       OPC_RecordChild2, // #1 = $src2
/*46432*/       OPC_CheckChild2Type, MVT::v8i16,
/*46434*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46436*/       OPC_EmitInteger, MVT::i32, 14, 
/*46439*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46442*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VPADALsv8i16), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 36:iPTR, QPR:v4i32:$src1, QPR:v8i16:$src2) - Complexity = 8
                // Dst: (VPADALsv8i16:v4i32 QPR:v4i32:$src1, QPR:v8i16:$src2)
              /*SwitchType*/ 24,  MVT::v2i64,// ->46479
/*46455*/       OPC_CheckChild1Type, MVT::v2i64,
/*46457*/       OPC_RecordChild2, // #1 = $src2
/*46458*/       OPC_CheckChild2Type, MVT::v4i32,
/*46460*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46462*/       OPC_EmitInteger, MVT::i32, 14, 
/*46465*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46468*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VPADALsv4i32), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 36:iPTR, QPR:v2i64:$src1, QPR:v4i32:$src2) - Complexity = 8
                // Dst: (VPADALsv4i32:v2i64 QPR:v2i64:$src1, QPR:v4i32:$src2)
              0, // EndSwitchType
/*46480*/   /*Scope*/ 34|128,1/*162*/, /*->46644*/
/*46482*/     OPC_CheckInteger, 37, 
/*46484*/     OPC_MoveParent,
/*46485*/     OPC_RecordChild1, // #0 = $src1
/*46486*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->46513
/*46489*/       OPC_CheckChild1Type, MVT::v4i16,
/*46491*/       OPC_RecordChild2, // #1 = $src2
/*46492*/       OPC_CheckChild2Type, MVT::v8i8,
/*46494*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46496*/       OPC_EmitInteger, MVT::i32, 14, 
/*46499*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46502*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VPADALuv8i8), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 37:iPTR, DPR:v4i16:$src1, DPR:v8i8:$src2) - Complexity = 8
                // Dst: (VPADALuv8i8:v4i16 DPR:v4i16:$src1, DPR:v8i8:$src2)
              /*SwitchType*/ 24,  MVT::v2i32,// ->46539
/*46515*/       OPC_CheckChild1Type, MVT::v2i32,
/*46517*/       OPC_RecordChild2, // #1 = $src2
/*46518*/       OPC_CheckChild2Type, MVT::v4i16,
/*46520*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46522*/       OPC_EmitInteger, MVT::i32, 14, 
/*46525*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46528*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VPADALuv4i16), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 37:iPTR, DPR:v2i32:$src1, DPR:v4i16:$src2) - Complexity = 8
                // Dst: (VPADALuv4i16:v2i32 DPR:v2i32:$src1, DPR:v4i16:$src2)
              /*SwitchType*/ 24,  MVT::v1i64,// ->46565
/*46541*/       OPC_CheckChild1Type, MVT::v1i64,
/*46543*/       OPC_RecordChild2, // #1 = $src2
/*46544*/       OPC_CheckChild2Type, MVT::v2i32,
/*46546*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46548*/       OPC_EmitInteger, MVT::i32, 14, 
/*46551*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46554*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VPADALuv2i32), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 37:iPTR, DPR:v1i64:$src1, DPR:v2i32:$src2) - Complexity = 8
                // Dst: (VPADALuv2i32:v1i64 DPR:v1i64:$src1, DPR:v2i32:$src2)
              /*SwitchType*/ 24,  MVT::v8i16,// ->46591
/*46567*/       OPC_CheckChild1Type, MVT::v8i16,
/*46569*/       OPC_RecordChild2, // #1 = $src2
/*46570*/       OPC_CheckChild2Type, MVT::v16i8,
/*46572*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46574*/       OPC_EmitInteger, MVT::i32, 14, 
/*46577*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46580*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VPADALuv16i8), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 37:iPTR, QPR:v8i16:$src1, QPR:v16i8:$src2) - Complexity = 8
                // Dst: (VPADALuv16i8:v8i16 QPR:v8i16:$src1, QPR:v16i8:$src2)
              /*SwitchType*/ 24,  MVT::v4i32,// ->46617
/*46593*/       OPC_CheckChild1Type, MVT::v4i32,
/*46595*/       OPC_RecordChild2, // #1 = $src2
/*46596*/       OPC_CheckChild2Type, MVT::v8i16,
/*46598*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46600*/       OPC_EmitInteger, MVT::i32, 14, 
/*46603*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46606*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VPADALuv8i16), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 37:iPTR, QPR:v4i32:$src1, QPR:v8i16:$src2) - Complexity = 8
                // Dst: (VPADALuv8i16:v4i32 QPR:v4i32:$src1, QPR:v8i16:$src2)
              /*SwitchType*/ 24,  MVT::v2i64,// ->46643
/*46619*/       OPC_CheckChild1Type, MVT::v2i64,
/*46621*/       OPC_RecordChild2, // #1 = $src2
/*46622*/       OPC_CheckChild2Type, MVT::v4i32,
/*46624*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46626*/       OPC_EmitInteger, MVT::i32, 14, 
/*46629*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46632*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VPADALuv4i32), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 37:iPTR, QPR:v2i64:$src1, QPR:v4i32:$src2) - Complexity = 8
                // Dst: (VPADALuv4i32:v2i64 QPR:v2i64:$src1, QPR:v4i32:$src2)
              0, // EndSwitchType
/*46644*/   /*Scope*/ 110, /*->46755*/
/*46645*/     OPC_CheckInteger, 41, 
/*46647*/     OPC_MoveParent,
/*46648*/     OPC_RecordChild1, // #0 = $src1
/*46649*/     OPC_SwitchType /*4 cases */, 24,  MVT::v8i8,// ->46676
/*46652*/       OPC_CheckChild1Type, MVT::v8i8,
/*46654*/       OPC_RecordChild2, // #1 = $src2
/*46655*/       OPC_CheckChild2Type, MVT::v8i8,
/*46657*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46659*/       OPC_EmitInteger, MVT::i32, 14, 
/*46662*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46665*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VPMAXs8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 41:iPTR, DPR:v8i8:$src1, DPR:v8i8:$src2) - Complexity = 8
                // Dst: (VPMAXs8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$src2)
              /*SwitchType*/ 24,  MVT::v4i16,// ->46702
/*46678*/       OPC_CheckChild1Type, MVT::v4i16,
/*46680*/       OPC_RecordChild2, // #1 = $src2
/*46681*/       OPC_CheckChild2Type, MVT::v4i16,
/*46683*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46685*/       OPC_EmitInteger, MVT::i32, 14, 
/*46688*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46691*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VPMAXs16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 41:iPTR, DPR:v4i16:$src1, DPR:v4i16:$src2) - Complexity = 8
                // Dst: (VPMAXs16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$src2)
              /*SwitchType*/ 24,  MVT::v2i32,// ->46728
/*46704*/       OPC_CheckChild1Type, MVT::v2i32,
/*46706*/       OPC_RecordChild2, // #1 = $src2
/*46707*/       OPC_CheckChild2Type, MVT::v2i32,
/*46709*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46711*/       OPC_EmitInteger, MVT::i32, 14, 
/*46714*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46717*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VPMAXs32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 41:iPTR, DPR:v2i32:$src1, DPR:v2i32:$src2) - Complexity = 8
                // Dst: (VPMAXs32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$src2)
              /*SwitchType*/ 24,  MVT::v2f32,// ->46754
/*46730*/       OPC_CheckChild1Type, MVT::v2f32,
/*46732*/       OPC_RecordChild2, // #1 = $src2
/*46733*/       OPC_CheckChild2Type, MVT::v2f32,
/*46735*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46737*/       OPC_EmitInteger, MVT::i32, 14, 
/*46740*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46743*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VPMAXf), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 41:iPTR, DPR:v2f32:$src1, DPR:v2f32:$src2) - Complexity = 8
                // Dst: (VPMAXf:v2f32 DPR:v2f32:$src1, DPR:v2f32:$src2)
              0, // EndSwitchType
/*46755*/   /*Scope*/ 84, /*->46840*/
/*46756*/     OPC_CheckInteger, 42, 
/*46758*/     OPC_MoveParent,
/*46759*/     OPC_RecordChild1, // #0 = $src1
/*46760*/     OPC_SwitchType /*3 cases */, 24,  MVT::v8i8,// ->46787
/*46763*/       OPC_CheckChild1Type, MVT::v8i8,
/*46765*/       OPC_RecordChild2, // #1 = $src2
/*46766*/       OPC_CheckChild2Type, MVT::v8i8,
/*46768*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46770*/       OPC_EmitInteger, MVT::i32, 14, 
/*46773*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46776*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VPMAXu8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 42:iPTR, DPR:v8i8:$src1, DPR:v8i8:$src2) - Complexity = 8
                // Dst: (VPMAXu8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$src2)
              /*SwitchType*/ 24,  MVT::v4i16,// ->46813
/*46789*/       OPC_CheckChild1Type, MVT::v4i16,
/*46791*/       OPC_RecordChild2, // #1 = $src2
/*46792*/       OPC_CheckChild2Type, MVT::v4i16,
/*46794*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46796*/       OPC_EmitInteger, MVT::i32, 14, 
/*46799*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46802*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VPMAXu16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 42:iPTR, DPR:v4i16:$src1, DPR:v4i16:$src2) - Complexity = 8
                // Dst: (VPMAXu16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$src2)
              /*SwitchType*/ 24,  MVT::v2i32,// ->46839
/*46815*/       OPC_CheckChild1Type, MVT::v2i32,
/*46817*/       OPC_RecordChild2, // #1 = $src2
/*46818*/       OPC_CheckChild2Type, MVT::v2i32,
/*46820*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46822*/       OPC_EmitInteger, MVT::i32, 14, 
/*46825*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46828*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VPMAXu32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 42:iPTR, DPR:v2i32:$src1, DPR:v2i32:$src2) - Complexity = 8
                // Dst: (VPMAXu32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$src2)
              0, // EndSwitchType
/*46840*/   /*Scope*/ 110, /*->46951*/
/*46841*/     OPC_CheckInteger, 43, 
/*46843*/     OPC_MoveParent,
/*46844*/     OPC_RecordChild1, // #0 = $src1
/*46845*/     OPC_SwitchType /*4 cases */, 24,  MVT::v8i8,// ->46872
/*46848*/       OPC_CheckChild1Type, MVT::v8i8,
/*46850*/       OPC_RecordChild2, // #1 = $src2
/*46851*/       OPC_CheckChild2Type, MVT::v8i8,
/*46853*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46855*/       OPC_EmitInteger, MVT::i32, 14, 
/*46858*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46861*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VPMINs8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 43:iPTR, DPR:v8i8:$src1, DPR:v8i8:$src2) - Complexity = 8
                // Dst: (VPMINs8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$src2)
              /*SwitchType*/ 24,  MVT::v4i16,// ->46898
/*46874*/       OPC_CheckChild1Type, MVT::v4i16,
/*46876*/       OPC_RecordChild2, // #1 = $src2
/*46877*/       OPC_CheckChild2Type, MVT::v4i16,
/*46879*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46881*/       OPC_EmitInteger, MVT::i32, 14, 
/*46884*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46887*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VPMINs16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 43:iPTR, DPR:v4i16:$src1, DPR:v4i16:$src2) - Complexity = 8
                // Dst: (VPMINs16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$src2)
              /*SwitchType*/ 24,  MVT::v2i32,// ->46924
/*46900*/       OPC_CheckChild1Type, MVT::v2i32,
/*46902*/       OPC_RecordChild2, // #1 = $src2
/*46903*/       OPC_CheckChild2Type, MVT::v2i32,
/*46905*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46907*/       OPC_EmitInteger, MVT::i32, 14, 
/*46910*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46913*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VPMINs32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 43:iPTR, DPR:v2i32:$src1, DPR:v2i32:$src2) - Complexity = 8
                // Dst: (VPMINs32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$src2)
              /*SwitchType*/ 24,  MVT::v2f32,// ->46950
/*46926*/       OPC_CheckChild1Type, MVT::v2f32,
/*46928*/       OPC_RecordChild2, // #1 = $src2
/*46929*/       OPC_CheckChild2Type, MVT::v2f32,
/*46931*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46933*/       OPC_EmitInteger, MVT::i32, 14, 
/*46936*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46939*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VPMINf), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 43:iPTR, DPR:v2f32:$src1, DPR:v2f32:$src2) - Complexity = 8
                // Dst: (VPMINf:v2f32 DPR:v2f32:$src1, DPR:v2f32:$src2)
              0, // EndSwitchType
/*46951*/   /*Scope*/ 84, /*->47036*/
/*46952*/     OPC_CheckInteger, 44, 
/*46954*/     OPC_MoveParent,
/*46955*/     OPC_RecordChild1, // #0 = $src1
/*46956*/     OPC_SwitchType /*3 cases */, 24,  MVT::v8i8,// ->46983
/*46959*/       OPC_CheckChild1Type, MVT::v8i8,
/*46961*/       OPC_RecordChild2, // #1 = $src2
/*46962*/       OPC_CheckChild2Type, MVT::v8i8,
/*46964*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46966*/       OPC_EmitInteger, MVT::i32, 14, 
/*46969*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46972*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VPMINu8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 44:iPTR, DPR:v8i8:$src1, DPR:v8i8:$src2) - Complexity = 8
                // Dst: (VPMINu8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$src2)
              /*SwitchType*/ 24,  MVT::v4i16,// ->47009
/*46985*/       OPC_CheckChild1Type, MVT::v4i16,
/*46987*/       OPC_RecordChild2, // #1 = $src2
/*46988*/       OPC_CheckChild2Type, MVT::v4i16,
/*46990*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46992*/       OPC_EmitInteger, MVT::i32, 14, 
/*46995*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46998*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VPMINu16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 44:iPTR, DPR:v4i16:$src1, DPR:v4i16:$src2) - Complexity = 8
                // Dst: (VPMINu16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$src2)
              /*SwitchType*/ 24,  MVT::v2i32,// ->47035
/*47011*/       OPC_CheckChild1Type, MVT::v2i32,
/*47013*/       OPC_RecordChild2, // #1 = $src2
/*47014*/       OPC_CheckChild2Type, MVT::v2i32,
/*47016*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47018*/       OPC_EmitInteger, MVT::i32, 14, 
/*47021*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47024*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VPMINu32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 44:iPTR, DPR:v2i32:$src1, DPR:v2i32:$src2) - Complexity = 8
                // Dst: (VPMINu32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$src2)
              0, // EndSwitchType
/*47036*/   /*Scope*/ 94, /*->47131*/
/*47037*/     OPC_CheckInteger, 71, 
/*47039*/     OPC_MoveParent,
/*47040*/     OPC_RecordChild1, // #0 = $src
/*47041*/     OPC_SwitchType /*4 cases */, 20,  MVT::v2i32,// ->47064
/*47044*/       OPC_CheckChild1Type, MVT::v2i32,
/*47046*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47048*/       OPC_EmitInteger, MVT::i32, 14, 
/*47051*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47054*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VRECPEd), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 71:iPTR, DPR:v2i32:$src) - Complexity = 8
                // Dst: (VRECPEd:v2i32 DPR:v2i32:$src)
              /*SwitchType*/ 20,  MVT::v4i32,// ->47086
/*47066*/       OPC_CheckChild1Type, MVT::v4i32,
/*47068*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47070*/       OPC_EmitInteger, MVT::i32, 14, 
/*47073*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47076*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VRECPEq), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 71:iPTR, QPR:v4i32:$src) - Complexity = 8
                // Dst: (VRECPEq:v4i32 QPR:v4i32:$src)
              /*SwitchType*/ 20,  MVT::v2f32,// ->47108
/*47088*/       OPC_CheckChild1Type, MVT::v2f32,
/*47090*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47092*/       OPC_EmitInteger, MVT::i32, 14, 
/*47095*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47098*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VRECPEfd), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2f32 71:iPTR, DPR:v2f32:$src) - Complexity = 8
                // Dst: (VRECPEfd:v2f32 DPR:v2f32:$src)
              /*SwitchType*/ 20,  MVT::v4f32,// ->47130
/*47110*/       OPC_CheckChild1Type, MVT::v4f32,
/*47112*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47114*/       OPC_EmitInteger, MVT::i32, 14, 
/*47117*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47120*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VRECPEfq), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 71:iPTR, QPR:v4f32:$src) - Complexity = 8
                // Dst: (VRECPEfq:v4f32 QPR:v4f32:$src)
              0, // EndSwitchType
/*47131*/   /*Scope*/ 94, /*->47226*/
/*47132*/     OPC_CheckInteger, 78, 
/*47134*/     OPC_MoveParent,
/*47135*/     OPC_RecordChild1, // #0 = $src
/*47136*/     OPC_SwitchType /*4 cases */, 20,  MVT::v2i32,// ->47159
/*47139*/       OPC_CheckChild1Type, MVT::v2i32,
/*47141*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47143*/       OPC_EmitInteger, MVT::i32, 14, 
/*47146*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47149*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VRSQRTEd), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 78:iPTR, DPR:v2i32:$src) - Complexity = 8
                // Dst: (VRSQRTEd:v2i32 DPR:v2i32:$src)
              /*SwitchType*/ 20,  MVT::v4i32,// ->47181
/*47161*/       OPC_CheckChild1Type, MVT::v4i32,
/*47163*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47165*/       OPC_EmitInteger, MVT::i32, 14, 
/*47168*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47171*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VRSQRTEq), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 78:iPTR, QPR:v4i32:$src) - Complexity = 8
                // Dst: (VRSQRTEq:v4i32 QPR:v4i32:$src)
              /*SwitchType*/ 20,  MVT::v2f32,// ->47203
/*47183*/       OPC_CheckChild1Type, MVT::v2f32,
/*47185*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47187*/       OPC_EmitInteger, MVT::i32, 14, 
/*47190*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47193*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VRSQRTEfd), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2f32 78:iPTR, DPR:v2f32:$src) - Complexity = 8
                // Dst: (VRSQRTEfd:v2f32 DPR:v2f32:$src)
              /*SwitchType*/ 20,  MVT::v4f32,// ->47225
/*47205*/       OPC_CheckChild1Type, MVT::v4f32,
/*47207*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47209*/       OPC_EmitInteger, MVT::i32, 14, 
/*47212*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47215*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VRSQRTEfq), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 78:iPTR, QPR:v4f32:$src) - Complexity = 8
                // Dst: (VRSQRTEfq:v4f32 QPR:v4f32:$src)
              0, // EndSwitchType
/*47226*/   /*Scope*/ 86|128,1/*214*/, /*->47442*/
/*47228*/     OPC_CheckInteger, 85, 
/*47230*/     OPC_MoveParent,
/*47231*/     OPC_RecordChild1, // #0 = $src1
/*47232*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->47259
/*47235*/       OPC_CheckChild1Type, MVT::v4i16,
/*47237*/       OPC_RecordChild2, // #1 = $src2
/*47238*/       OPC_CheckChild2Type, MVT::v4i16,
/*47240*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47242*/       OPC_EmitInteger, MVT::i32, 14, 
/*47245*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47248*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSHLsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 85:iPTR, DPR:v4i16:$src1, DPR:v4i16:$src2) - Complexity = 8
                // Dst: (VSHLsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$src2)
              /*SwitchType*/ 24,  MVT::v2i32,// ->47285
/*47261*/       OPC_CheckChild1Type, MVT::v2i32,
/*47263*/       OPC_RecordChild2, // #1 = $src2
/*47264*/       OPC_CheckChild2Type, MVT::v2i32,
/*47266*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47268*/       OPC_EmitInteger, MVT::i32, 14, 
/*47271*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47274*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSHLsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 85:iPTR, DPR:v2i32:$src1, DPR:v2i32:$src2) - Complexity = 8
                // Dst: (VSHLsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$src2)
              /*SwitchType*/ 24,  MVT::v8i16,// ->47311
/*47287*/       OPC_CheckChild1Type, MVT::v8i16,
/*47289*/       OPC_RecordChild2, // #1 = $src2
/*47290*/       OPC_CheckChild2Type, MVT::v8i16,
/*47292*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47294*/       OPC_EmitInteger, MVT::i32, 14, 
/*47297*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47300*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSHLsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 85:iPTR, QPR:v8i16:$src1, QPR:v8i16:$src2) - Complexity = 8
                // Dst: (VSHLsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2)
              /*SwitchType*/ 24,  MVT::v4i32,// ->47337
/*47313*/       OPC_CheckChild1Type, MVT::v4i32,
/*47315*/       OPC_RecordChild2, // #1 = $src2
/*47316*/       OPC_CheckChild2Type, MVT::v4i32,
/*47318*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47320*/       OPC_EmitInteger, MVT::i32, 14, 
/*47323*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47326*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSHLsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 85:iPTR, QPR:v4i32:$src1, QPR:v4i32:$src2) - Complexity = 8
                // Dst: (VSHLsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2)
              /*SwitchType*/ 24,  MVT::v8i8,// ->47363
/*47339*/       OPC_CheckChild1Type, MVT::v8i8,
/*47341*/       OPC_RecordChild2, // #1 = $src2
/*47342*/       OPC_CheckChild2Type, MVT::v8i8,
/*47344*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47346*/       OPC_EmitInteger, MVT::i32, 14, 
/*47349*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47352*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSHLsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 85:iPTR, DPR:v8i8:$src1, DPR:v8i8:$src2) - Complexity = 8
                // Dst: (VSHLsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$src2)
              /*SwitchType*/ 24,  MVT::v16i8,// ->47389
/*47365*/       OPC_CheckChild1Type, MVT::v16i8,
/*47367*/       OPC_RecordChild2, // #1 = $src2
/*47368*/       OPC_CheckChild2Type, MVT::v16i8,
/*47370*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47372*/       OPC_EmitInteger, MVT::i32, 14, 
/*47375*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47378*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSHLsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 85:iPTR, QPR:v16i8:$src1, QPR:v16i8:$src2) - Complexity = 8
                // Dst: (VSHLsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$src2)
              /*SwitchType*/ 24,  MVT::v1i64,// ->47415
/*47391*/       OPC_CheckChild1Type, MVT::v1i64,
/*47393*/       OPC_RecordChild2, // #1 = $src2
/*47394*/       OPC_CheckChild2Type, MVT::v1i64,
/*47396*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47398*/       OPC_EmitInteger, MVT::i32, 14, 
/*47401*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47404*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSHLsv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 85:iPTR, DPR:v1i64:$src1, DPR:v1i64:$src2) - Complexity = 8
                // Dst: (VSHLsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$src2)
              /*SwitchType*/ 24,  MVT::v2i64,// ->47441
/*47417*/       OPC_CheckChild1Type, MVT::v2i64,
/*47419*/       OPC_RecordChild2, // #1 = $src2
/*47420*/       OPC_CheckChild2Type, MVT::v2i64,
/*47422*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47424*/       OPC_EmitInteger, MVT::i32, 14, 
/*47427*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47430*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSHLsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 85:iPTR, QPR:v2i64:$src1, QPR:v2i64:$src2) - Complexity = 8
                // Dst: (VSHLsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$src2)
              0, // EndSwitchType
/*47442*/   /*Scope*/ 86|128,1/*214*/, /*->47658*/
/*47444*/     OPC_CheckInteger, 86, 
/*47446*/     OPC_MoveParent,
/*47447*/     OPC_RecordChild1, // #0 = $src1
/*47448*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->47475
/*47451*/       OPC_CheckChild1Type, MVT::v4i16,
/*47453*/       OPC_RecordChild2, // #1 = $src2
/*47454*/       OPC_CheckChild2Type, MVT::v4i16,
/*47456*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47458*/       OPC_EmitInteger, MVT::i32, 14, 
/*47461*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47464*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSHLuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 86:iPTR, DPR:v4i16:$src1, DPR:v4i16:$src2) - Complexity = 8
                // Dst: (VSHLuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$src2)
              /*SwitchType*/ 24,  MVT::v2i32,// ->47501
/*47477*/       OPC_CheckChild1Type, MVT::v2i32,
/*47479*/       OPC_RecordChild2, // #1 = $src2
/*47480*/       OPC_CheckChild2Type, MVT::v2i32,
/*47482*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47484*/       OPC_EmitInteger, MVT::i32, 14, 
/*47487*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47490*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSHLuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 86:iPTR, DPR:v2i32:$src1, DPR:v2i32:$src2) - Complexity = 8
                // Dst: (VSHLuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$src2)
              /*SwitchType*/ 24,  MVT::v8i16,// ->47527
/*47503*/       OPC_CheckChild1Type, MVT::v8i16,
/*47505*/       OPC_RecordChild2, // #1 = $src2
/*47506*/       OPC_CheckChild2Type, MVT::v8i16,
/*47508*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47510*/       OPC_EmitInteger, MVT::i32, 14, 
/*47513*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47516*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSHLuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 86:iPTR, QPR:v8i16:$src1, QPR:v8i16:$src2) - Complexity = 8
                // Dst: (VSHLuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2)
              /*SwitchType*/ 24,  MVT::v4i32,// ->47553
/*47529*/       OPC_CheckChild1Type, MVT::v4i32,
/*47531*/       OPC_RecordChild2, // #1 = $src2
/*47532*/       OPC_CheckChild2Type, MVT::v4i32,
/*47534*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47536*/       OPC_EmitInteger, MVT::i32, 14, 
/*47539*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47542*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSHLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 86:iPTR, QPR:v4i32:$src1, QPR:v4i32:$src2) - Complexity = 8
                // Dst: (VSHLuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2)
              /*SwitchType*/ 24,  MVT::v8i8,// ->47579
/*47555*/       OPC_CheckChild1Type, MVT::v8i8,
/*47557*/       OPC_RecordChild2, // #1 = $src2
/*47558*/       OPC_CheckChild2Type, MVT::v8i8,
/*47560*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47562*/       OPC_EmitInteger, MVT::i32, 14, 
/*47565*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47568*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSHLuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 86:iPTR, DPR:v8i8:$src1, DPR:v8i8:$src2) - Complexity = 8
                // Dst: (VSHLuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$src2)
              /*SwitchType*/ 24,  MVT::v16i8,// ->47605
/*47581*/       OPC_CheckChild1Type, MVT::v16i8,
/*47583*/       OPC_RecordChild2, // #1 = $src2
/*47584*/       OPC_CheckChild2Type, MVT::v16i8,
/*47586*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47588*/       OPC_EmitInteger, MVT::i32, 14, 
/*47591*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47594*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSHLuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 86:iPTR, QPR:v16i8:$src1, QPR:v16i8:$src2) - Complexity = 8
                // Dst: (VSHLuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$src2)
              /*SwitchType*/ 24,  MVT::v1i64,// ->47631
/*47607*/       OPC_CheckChild1Type, MVT::v1i64,
/*47609*/       OPC_RecordChild2, // #1 = $src2
/*47610*/       OPC_CheckChild2Type, MVT::v1i64,
/*47612*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47614*/       OPC_EmitInteger, MVT::i32, 14, 
/*47617*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47620*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSHLuv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 86:iPTR, DPR:v1i64:$src1, DPR:v1i64:$src2) - Complexity = 8
                // Dst: (VSHLuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$src2)
              /*SwitchType*/ 24,  MVT::v2i64,// ->47657
/*47633*/       OPC_CheckChild1Type, MVT::v2i64,
/*47635*/       OPC_RecordChild2, // #1 = $src2
/*47636*/       OPC_CheckChild2Type, MVT::v2i64,
/*47638*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47640*/       OPC_EmitInteger, MVT::i32, 14, 
/*47643*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47646*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSHLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 86:iPTR, QPR:v2i64:$src1, QPR:v2i64:$src2) - Complexity = 8
                // Dst: (VSHLuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$src2)
              0, // EndSwitchType
/*47658*/   /*Scope*/ 86|128,1/*214*/, /*->47874*/
/*47660*/     OPC_CheckInteger, 76, 
/*47662*/     OPC_MoveParent,
/*47663*/     OPC_RecordChild1, // #0 = $src1
/*47664*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->47691
/*47667*/       OPC_CheckChild1Type, MVT::v4i16,
/*47669*/       OPC_RecordChild2, // #1 = $src2
/*47670*/       OPC_CheckChild2Type, MVT::v4i16,
/*47672*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47674*/       OPC_EmitInteger, MVT::i32, 14, 
/*47677*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47680*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VRSHLsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 76:iPTR, DPR:v4i16:$src1, DPR:v4i16:$src2) - Complexity = 8
                // Dst: (VRSHLsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$src2)
              /*SwitchType*/ 24,  MVT::v2i32,// ->47717
/*47693*/       OPC_CheckChild1Type, MVT::v2i32,
/*47695*/       OPC_RecordChild2, // #1 = $src2
/*47696*/       OPC_CheckChild2Type, MVT::v2i32,
/*47698*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47700*/       OPC_EmitInteger, MVT::i32, 14, 
/*47703*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47706*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VRSHLsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 76:iPTR, DPR:v2i32:$src1, DPR:v2i32:$src2) - Complexity = 8
                // Dst: (VRSHLsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$src2)
              /*SwitchType*/ 24,  MVT::v8i16,// ->47743
/*47719*/       OPC_CheckChild1Type, MVT::v8i16,
/*47721*/       OPC_RecordChild2, // #1 = $src2
/*47722*/       OPC_CheckChild2Type, MVT::v8i16,
/*47724*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47726*/       OPC_EmitInteger, MVT::i32, 14, 
/*47729*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47732*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VRSHLsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 76:iPTR, QPR:v8i16:$src1, QPR:v8i16:$src2) - Complexity = 8
                // Dst: (VRSHLsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2)
              /*SwitchType*/ 24,  MVT::v4i32,// ->47769
/*47745*/       OPC_CheckChild1Type, MVT::v4i32,
/*47747*/       OPC_RecordChild2, // #1 = $src2
/*47748*/       OPC_CheckChild2Type, MVT::v4i32,
/*47750*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47752*/       OPC_EmitInteger, MVT::i32, 14, 
/*47755*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47758*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VRSHLsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 76:iPTR, QPR:v4i32:$src1, QPR:v4i32:$src2) - Complexity = 8
                // Dst: (VRSHLsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2)
              /*SwitchType*/ 24,  MVT::v8i8,// ->47795
/*47771*/       OPC_CheckChild1Type, MVT::v8i8,
/*47773*/       OPC_RecordChild2, // #1 = $src2
/*47774*/       OPC_CheckChild2Type, MVT::v8i8,
/*47776*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47778*/       OPC_EmitInteger, MVT::i32, 14, 
/*47781*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47784*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VRSHLsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 76:iPTR, DPR:v8i8:$src1, DPR:v8i8:$src2) - Complexity = 8
                // Dst: (VRSHLsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$src2)
              /*SwitchType*/ 24,  MVT::v16i8,// ->47821
/*47797*/       OPC_CheckChild1Type, MVT::v16i8,
/*47799*/       OPC_RecordChild2, // #1 = $src2
/*47800*/       OPC_CheckChild2Type, MVT::v16i8,
/*47802*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47804*/       OPC_EmitInteger, MVT::i32, 14, 
/*47807*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47810*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VRSHLsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 76:iPTR, QPR:v16i8:$src1, QPR:v16i8:$src2) - Complexity = 8
                // Dst: (VRSHLsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$src2)
              /*SwitchType*/ 24,  MVT::v1i64,// ->47847
/*47823*/       OPC_CheckChild1Type, MVT::v1i64,
/*47825*/       OPC_RecordChild2, // #1 = $src2
/*47826*/       OPC_CheckChild2Type, MVT::v1i64,
/*47828*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47830*/       OPC_EmitInteger, MVT::i32, 14, 
/*47833*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47836*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VRSHLsv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 76:iPTR, DPR:v1i64:$src1, DPR:v1i64:$src2) - Complexity = 8
                // Dst: (VRSHLsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$src2)
              /*SwitchType*/ 24,  MVT::v2i64,// ->47873
/*47849*/       OPC_CheckChild1Type, MVT::v2i64,
/*47851*/       OPC_RecordChild2, // #1 = $src2
/*47852*/       OPC_CheckChild2Type, MVT::v2i64,
/*47854*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47856*/       OPC_EmitInteger, MVT::i32, 14, 
/*47859*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47862*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VRSHLsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 76:iPTR, QPR:v2i64:$src1, QPR:v2i64:$src2) - Complexity = 8
                // Dst: (VRSHLsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$src2)
              0, // EndSwitchType
/*47874*/   /*Scope*/ 86|128,1/*214*/, /*->48090*/
/*47876*/     OPC_CheckInteger, 77, 
/*47878*/     OPC_MoveParent,
/*47879*/     OPC_RecordChild1, // #0 = $src1
/*47880*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->47907
/*47883*/       OPC_CheckChild1Type, MVT::v4i16,
/*47885*/       OPC_RecordChild2, // #1 = $src2
/*47886*/       OPC_CheckChild2Type, MVT::v4i16,
/*47888*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47890*/       OPC_EmitInteger, MVT::i32, 14, 
/*47893*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47896*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VRSHLuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 77:iPTR, DPR:v4i16:$src1, DPR:v4i16:$src2) - Complexity = 8
                // Dst: (VRSHLuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$src2)
              /*SwitchType*/ 24,  MVT::v2i32,// ->47933
/*47909*/       OPC_CheckChild1Type, MVT::v2i32,
/*47911*/       OPC_RecordChild2, // #1 = $src2
/*47912*/       OPC_CheckChild2Type, MVT::v2i32,
/*47914*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47916*/       OPC_EmitInteger, MVT::i32, 14, 
/*47919*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47922*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VRSHLuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 77:iPTR, DPR:v2i32:$src1, DPR:v2i32:$src2) - Complexity = 8
                // Dst: (VRSHLuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$src2)
              /*SwitchType*/ 24,  MVT::v8i16,// ->47959
/*47935*/       OPC_CheckChild1Type, MVT::v8i16,
/*47937*/       OPC_RecordChild2, // #1 = $src2
/*47938*/       OPC_CheckChild2Type, MVT::v8i16,
/*47940*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47942*/       OPC_EmitInteger, MVT::i32, 14, 
/*47945*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47948*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VRSHLuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 77:iPTR, QPR:v8i16:$src1, QPR:v8i16:$src2) - Complexity = 8
                // Dst: (VRSHLuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2)
              /*SwitchType*/ 24,  MVT::v4i32,// ->47985
/*47961*/       OPC_CheckChild1Type, MVT::v4i32,
/*47963*/       OPC_RecordChild2, // #1 = $src2
/*47964*/       OPC_CheckChild2Type, MVT::v4i32,
/*47966*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47968*/       OPC_EmitInteger, MVT::i32, 14, 
/*47971*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47974*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VRSHLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 77:iPTR, QPR:v4i32:$src1, QPR:v4i32:$src2) - Complexity = 8
                // Dst: (VRSHLuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2)
              /*SwitchType*/ 24,  MVT::v8i8,// ->48011
/*47987*/       OPC_CheckChild1Type, MVT::v8i8,
/*47989*/       OPC_RecordChild2, // #1 = $src2
/*47990*/       OPC_CheckChild2Type, MVT::v8i8,
/*47992*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47994*/       OPC_EmitInteger, MVT::i32, 14, 
/*47997*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48000*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VRSHLuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 77:iPTR, DPR:v8i8:$src1, DPR:v8i8:$src2) - Complexity = 8
                // Dst: (VRSHLuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$src2)
              /*SwitchType*/ 24,  MVT::v16i8,// ->48037
/*48013*/       OPC_CheckChild1Type, MVT::v16i8,
/*48015*/       OPC_RecordChild2, // #1 = $src2
/*48016*/       OPC_CheckChild2Type, MVT::v16i8,
/*48018*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48020*/       OPC_EmitInteger, MVT::i32, 14, 
/*48023*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48026*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VRSHLuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 77:iPTR, QPR:v16i8:$src1, QPR:v16i8:$src2) - Complexity = 8
                // Dst: (VRSHLuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$src2)
              /*SwitchType*/ 24,  MVT::v1i64,// ->48063
/*48039*/       OPC_CheckChild1Type, MVT::v1i64,
/*48041*/       OPC_RecordChild2, // #1 = $src2
/*48042*/       OPC_CheckChild2Type, MVT::v1i64,
/*48044*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48046*/       OPC_EmitInteger, MVT::i32, 14, 
/*48049*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48052*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VRSHLuv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 77:iPTR, DPR:v1i64:$src1, DPR:v1i64:$src2) - Complexity = 8
                // Dst: (VRSHLuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$src2)
              /*SwitchType*/ 24,  MVT::v2i64,// ->48089
/*48065*/       OPC_CheckChild1Type, MVT::v2i64,
/*48067*/       OPC_RecordChild2, // #1 = $src2
/*48068*/       OPC_CheckChild2Type, MVT::v2i64,
/*48070*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48072*/       OPC_EmitInteger, MVT::i32, 14, 
/*48075*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48078*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VRSHLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 77:iPTR, QPR:v2i64:$src1, QPR:v2i64:$src2) - Complexity = 8
                // Dst: (VRSHLuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$src2)
              0, // EndSwitchType
/*48090*/   /*Scope*/ 86|128,1/*214*/, /*->48306*/
/*48092*/     OPC_CheckInteger, 65, 
/*48094*/     OPC_MoveParent,
/*48095*/     OPC_RecordChild1, // #0 = $src1
/*48096*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->48123
/*48099*/       OPC_CheckChild1Type, MVT::v4i16,
/*48101*/       OPC_RecordChild2, // #1 = $src2
/*48102*/       OPC_CheckChild2Type, MVT::v4i16,
/*48104*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48106*/       OPC_EmitInteger, MVT::i32, 14, 
/*48109*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48112*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQSHLsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 65:iPTR, DPR:v4i16:$src1, DPR:v4i16:$src2) - Complexity = 8
                // Dst: (VQSHLsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$src2)
              /*SwitchType*/ 24,  MVT::v2i32,// ->48149
/*48125*/       OPC_CheckChild1Type, MVT::v2i32,
/*48127*/       OPC_RecordChild2, // #1 = $src2
/*48128*/       OPC_CheckChild2Type, MVT::v2i32,
/*48130*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48132*/       OPC_EmitInteger, MVT::i32, 14, 
/*48135*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48138*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQSHLsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 65:iPTR, DPR:v2i32:$src1, DPR:v2i32:$src2) - Complexity = 8
                // Dst: (VQSHLsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$src2)
              /*SwitchType*/ 24,  MVT::v8i16,// ->48175
/*48151*/       OPC_CheckChild1Type, MVT::v8i16,
/*48153*/       OPC_RecordChild2, // #1 = $src2
/*48154*/       OPC_CheckChild2Type, MVT::v8i16,
/*48156*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48158*/       OPC_EmitInteger, MVT::i32, 14, 
/*48161*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48164*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQSHLsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 65:iPTR, QPR:v8i16:$src1, QPR:v8i16:$src2) - Complexity = 8
                // Dst: (VQSHLsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2)
              /*SwitchType*/ 24,  MVT::v4i32,// ->48201
/*48177*/       OPC_CheckChild1Type, MVT::v4i32,
/*48179*/       OPC_RecordChild2, // #1 = $src2
/*48180*/       OPC_CheckChild2Type, MVT::v4i32,
/*48182*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48184*/       OPC_EmitInteger, MVT::i32, 14, 
/*48187*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48190*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQSHLsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 65:iPTR, QPR:v4i32:$src1, QPR:v4i32:$src2) - Complexity = 8
                // Dst: (VQSHLsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2)
              /*SwitchType*/ 24,  MVT::v8i8,// ->48227
/*48203*/       OPC_CheckChild1Type, MVT::v8i8,
/*48205*/       OPC_RecordChild2, // #1 = $src2
/*48206*/       OPC_CheckChild2Type, MVT::v8i8,
/*48208*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48210*/       OPC_EmitInteger, MVT::i32, 14, 
/*48213*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48216*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQSHLsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 65:iPTR, DPR:v8i8:$src1, DPR:v8i8:$src2) - Complexity = 8
                // Dst: (VQSHLsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$src2)
              /*SwitchType*/ 24,  MVT::v16i8,// ->48253
/*48229*/       OPC_CheckChild1Type, MVT::v16i8,
/*48231*/       OPC_RecordChild2, // #1 = $src2
/*48232*/       OPC_CheckChild2Type, MVT::v16i8,
/*48234*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48236*/       OPC_EmitInteger, MVT::i32, 14, 
/*48239*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48242*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQSHLsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 65:iPTR, QPR:v16i8:$src1, QPR:v16i8:$src2) - Complexity = 8
                // Dst: (VQSHLsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$src2)
              /*SwitchType*/ 24,  MVT::v1i64,// ->48279
/*48255*/       OPC_CheckChild1Type, MVT::v1i64,
/*48257*/       OPC_RecordChild2, // #1 = $src2
/*48258*/       OPC_CheckChild2Type, MVT::v1i64,
/*48260*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48262*/       OPC_EmitInteger, MVT::i32, 14, 
/*48265*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48268*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQSHLsv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 65:iPTR, DPR:v1i64:$src1, DPR:v1i64:$src2) - Complexity = 8
                // Dst: (VQSHLsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$src2)
              /*SwitchType*/ 24,  MVT::v2i64,// ->48305
/*48281*/       OPC_CheckChild1Type, MVT::v2i64,
/*48283*/       OPC_RecordChild2, // #1 = $src2
/*48284*/       OPC_CheckChild2Type, MVT::v2i64,
/*48286*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48288*/       OPC_EmitInteger, MVT::i32, 14, 
/*48291*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48294*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQSHLsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 65:iPTR, QPR:v2i64:$src1, QPR:v2i64:$src2) - Complexity = 8
                // Dst: (VQSHLsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$src2)
              0, // EndSwitchType
/*48306*/   /*Scope*/ 86|128,1/*214*/, /*->48522*/
/*48308*/     OPC_CheckInteger, 67, 
/*48310*/     OPC_MoveParent,
/*48311*/     OPC_RecordChild1, // #0 = $src1
/*48312*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->48339
/*48315*/       OPC_CheckChild1Type, MVT::v4i16,
/*48317*/       OPC_RecordChild2, // #1 = $src2
/*48318*/       OPC_CheckChild2Type, MVT::v4i16,
/*48320*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48322*/       OPC_EmitInteger, MVT::i32, 14, 
/*48325*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48328*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQSHLuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 67:iPTR, DPR:v4i16:$src1, DPR:v4i16:$src2) - Complexity = 8
                // Dst: (VQSHLuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$src2)
              /*SwitchType*/ 24,  MVT::v2i32,// ->48365
/*48341*/       OPC_CheckChild1Type, MVT::v2i32,
/*48343*/       OPC_RecordChild2, // #1 = $src2
/*48344*/       OPC_CheckChild2Type, MVT::v2i32,
/*48346*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48348*/       OPC_EmitInteger, MVT::i32, 14, 
/*48351*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48354*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQSHLuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 67:iPTR, DPR:v2i32:$src1, DPR:v2i32:$src2) - Complexity = 8
                // Dst: (VQSHLuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$src2)
              /*SwitchType*/ 24,  MVT::v8i16,// ->48391
/*48367*/       OPC_CheckChild1Type, MVT::v8i16,
/*48369*/       OPC_RecordChild2, // #1 = $src2
/*48370*/       OPC_CheckChild2Type, MVT::v8i16,
/*48372*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48374*/       OPC_EmitInteger, MVT::i32, 14, 
/*48377*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48380*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQSHLuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 67:iPTR, QPR:v8i16:$src1, QPR:v8i16:$src2) - Complexity = 8
                // Dst: (VQSHLuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2)
              /*SwitchType*/ 24,  MVT::v4i32,// ->48417
/*48393*/       OPC_CheckChild1Type, MVT::v4i32,
/*48395*/       OPC_RecordChild2, // #1 = $src2
/*48396*/       OPC_CheckChild2Type, MVT::v4i32,
/*48398*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48400*/       OPC_EmitInteger, MVT::i32, 14, 
/*48403*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48406*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQSHLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 67:iPTR, QPR:v4i32:$src1, QPR:v4i32:$src2) - Complexity = 8
                // Dst: (VQSHLuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2)
              /*SwitchType*/ 24,  MVT::v8i8,// ->48443
/*48419*/       OPC_CheckChild1Type, MVT::v8i8,
/*48421*/       OPC_RecordChild2, // #1 = $src2
/*48422*/       OPC_CheckChild2Type, MVT::v8i8,
/*48424*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48426*/       OPC_EmitInteger, MVT::i32, 14, 
/*48429*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48432*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQSHLuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 67:iPTR, DPR:v8i8:$src1, DPR:v8i8:$src2) - Complexity = 8
                // Dst: (VQSHLuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$src2)
              /*SwitchType*/ 24,  MVT::v16i8,// ->48469
/*48445*/       OPC_CheckChild1Type, MVT::v16i8,
/*48447*/       OPC_RecordChild2, // #1 = $src2
/*48448*/       OPC_CheckChild2Type, MVT::v16i8,
/*48450*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48452*/       OPC_EmitInteger, MVT::i32, 14, 
/*48455*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48458*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQSHLuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 67:iPTR, QPR:v16i8:$src1, QPR:v16i8:$src2) - Complexity = 8
                // Dst: (VQSHLuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$src2)
              /*SwitchType*/ 24,  MVT::v1i64,// ->48495
/*48471*/       OPC_CheckChild1Type, MVT::v1i64,
/*48473*/       OPC_RecordChild2, // #1 = $src2
/*48474*/       OPC_CheckChild2Type, MVT::v1i64,
/*48476*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48478*/       OPC_EmitInteger, MVT::i32, 14, 
/*48481*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48484*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQSHLuv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 67:iPTR, DPR:v1i64:$src1, DPR:v1i64:$src2) - Complexity = 8
                // Dst: (VQSHLuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$src2)
              /*SwitchType*/ 24,  MVT::v2i64,// ->48521
/*48497*/       OPC_CheckChild1Type, MVT::v2i64,
/*48499*/       OPC_RecordChild2, // #1 = $src2
/*48500*/       OPC_CheckChild2Type, MVT::v2i64,
/*48502*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48504*/       OPC_EmitInteger, MVT::i32, 14, 
/*48507*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48510*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQSHLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 67:iPTR, QPR:v2i64:$src1, QPR:v2i64:$src2) - Complexity = 8
                // Dst: (VQSHLuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$src2)
              0, // EndSwitchType
/*48522*/   /*Scope*/ 86|128,1/*214*/, /*->48738*/
/*48524*/     OPC_CheckInteger, 60, 
/*48526*/     OPC_MoveParent,
/*48527*/     OPC_RecordChild1, // #0 = $src1
/*48528*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->48555
/*48531*/       OPC_CheckChild1Type, MVT::v4i16,
/*48533*/       OPC_RecordChild2, // #1 = $src2
/*48534*/       OPC_CheckChild2Type, MVT::v4i16,
/*48536*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48538*/       OPC_EmitInteger, MVT::i32, 14, 
/*48541*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48544*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQRSHLsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 60:iPTR, DPR:v4i16:$src1, DPR:v4i16:$src2) - Complexity = 8
                // Dst: (VQRSHLsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$src2)
              /*SwitchType*/ 24,  MVT::v2i32,// ->48581
/*48557*/       OPC_CheckChild1Type, MVT::v2i32,
/*48559*/       OPC_RecordChild2, // #1 = $src2
/*48560*/       OPC_CheckChild2Type, MVT::v2i32,
/*48562*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48564*/       OPC_EmitInteger, MVT::i32, 14, 
/*48567*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48570*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQRSHLsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 60:iPTR, DPR:v2i32:$src1, DPR:v2i32:$src2) - Complexity = 8
                // Dst: (VQRSHLsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$src2)
              /*SwitchType*/ 24,  MVT::v8i16,// ->48607
/*48583*/       OPC_CheckChild1Type, MVT::v8i16,
/*48585*/       OPC_RecordChild2, // #1 = $src2
/*48586*/       OPC_CheckChild2Type, MVT::v8i16,
/*48588*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48590*/       OPC_EmitInteger, MVT::i32, 14, 
/*48593*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48596*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQRSHLsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 60:iPTR, QPR:v8i16:$src1, QPR:v8i16:$src2) - Complexity = 8
                // Dst: (VQRSHLsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2)
              /*SwitchType*/ 24,  MVT::v4i32,// ->48633
/*48609*/       OPC_CheckChild1Type, MVT::v4i32,
/*48611*/       OPC_RecordChild2, // #1 = $src2
/*48612*/       OPC_CheckChild2Type, MVT::v4i32,
/*48614*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48616*/       OPC_EmitInteger, MVT::i32, 14, 
/*48619*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48622*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQRSHLsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 60:iPTR, QPR:v4i32:$src1, QPR:v4i32:$src2) - Complexity = 8
                // Dst: (VQRSHLsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2)
              /*SwitchType*/ 24,  MVT::v8i8,// ->48659
/*48635*/       OPC_CheckChild1Type, MVT::v8i8,
/*48637*/       OPC_RecordChild2, // #1 = $src2
/*48638*/       OPC_CheckChild2Type, MVT::v8i8,
/*48640*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48642*/       OPC_EmitInteger, MVT::i32, 14, 
/*48645*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48648*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQRSHLsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 60:iPTR, DPR:v8i8:$src1, DPR:v8i8:$src2) - Complexity = 8
                // Dst: (VQRSHLsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$src2)
              /*SwitchType*/ 24,  MVT::v16i8,// ->48685
/*48661*/       OPC_CheckChild1Type, MVT::v16i8,
/*48663*/       OPC_RecordChild2, // #1 = $src2
/*48664*/       OPC_CheckChild2Type, MVT::v16i8,
/*48666*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48668*/       OPC_EmitInteger, MVT::i32, 14, 
/*48671*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48674*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQRSHLsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 60:iPTR, QPR:v16i8:$src1, QPR:v16i8:$src2) - Complexity = 8
                // Dst: (VQRSHLsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$src2)
              /*SwitchType*/ 24,  MVT::v1i64,// ->48711
/*48687*/       OPC_CheckChild1Type, MVT::v1i64,
/*48689*/       OPC_RecordChild2, // #1 = $src2
/*48690*/       OPC_CheckChild2Type, MVT::v1i64,
/*48692*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48694*/       OPC_EmitInteger, MVT::i32, 14, 
/*48697*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48700*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQRSHLsv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 60:iPTR, DPR:v1i64:$src1, DPR:v1i64:$src2) - Complexity = 8
                // Dst: (VQRSHLsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$src2)
              /*SwitchType*/ 24,  MVT::v2i64,// ->48737
/*48713*/       OPC_CheckChild1Type, MVT::v2i64,
/*48715*/       OPC_RecordChild2, // #1 = $src2
/*48716*/       OPC_CheckChild2Type, MVT::v2i64,
/*48718*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48720*/       OPC_EmitInteger, MVT::i32, 14, 
/*48723*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48726*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQRSHLsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 60:iPTR, QPR:v2i64:$src1, QPR:v2i64:$src2) - Complexity = 8
                // Dst: (VQRSHLsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$src2)
              0, // EndSwitchType
/*48738*/   /*Scope*/ 86|128,1/*214*/, /*->48954*/
/*48740*/     OPC_CheckInteger, 61, 
/*48742*/     OPC_MoveParent,
/*48743*/     OPC_RecordChild1, // #0 = $src1
/*48744*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->48771
/*48747*/       OPC_CheckChild1Type, MVT::v4i16,
/*48749*/       OPC_RecordChild2, // #1 = $src2
/*48750*/       OPC_CheckChild2Type, MVT::v4i16,
/*48752*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48754*/       OPC_EmitInteger, MVT::i32, 14, 
/*48757*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48760*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQRSHLuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 61:iPTR, DPR:v4i16:$src1, DPR:v4i16:$src2) - Complexity = 8
                // Dst: (VQRSHLuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$src2)
              /*SwitchType*/ 24,  MVT::v2i32,// ->48797
/*48773*/       OPC_CheckChild1Type, MVT::v2i32,
/*48775*/       OPC_RecordChild2, // #1 = $src2
/*48776*/       OPC_CheckChild2Type, MVT::v2i32,
/*48778*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48780*/       OPC_EmitInteger, MVT::i32, 14, 
/*48783*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48786*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQRSHLuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 61:iPTR, DPR:v2i32:$src1, DPR:v2i32:$src2) - Complexity = 8
                // Dst: (VQRSHLuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$src2)
              /*SwitchType*/ 24,  MVT::v8i16,// ->48823
/*48799*/       OPC_CheckChild1Type, MVT::v8i16,
/*48801*/       OPC_RecordChild2, // #1 = $src2
/*48802*/       OPC_CheckChild2Type, MVT::v8i16,
/*48804*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48806*/       OPC_EmitInteger, MVT::i32, 14, 
/*48809*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48812*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQRSHLuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 61:iPTR, QPR:v8i16:$src1, QPR:v8i16:$src2) - Complexity = 8
                // Dst: (VQRSHLuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2)
              /*SwitchType*/ 24,  MVT::v4i32,// ->48849
/*48825*/       OPC_CheckChild1Type, MVT::v4i32,
/*48827*/       OPC_RecordChild2, // #1 = $src2
/*48828*/       OPC_CheckChild2Type, MVT::v4i32,
/*48830*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48832*/       OPC_EmitInteger, MVT::i32, 14, 
/*48835*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48838*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQRSHLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 61:iPTR, QPR:v4i32:$src1, QPR:v4i32:$src2) - Complexity = 8
                // Dst: (VQRSHLuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2)
              /*SwitchType*/ 24,  MVT::v8i8,// ->48875
/*48851*/       OPC_CheckChild1Type, MVT::v8i8,
/*48853*/       OPC_RecordChild2, // #1 = $src2
/*48854*/       OPC_CheckChild2Type, MVT::v8i8,
/*48856*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48858*/       OPC_EmitInteger, MVT::i32, 14, 
/*48861*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48864*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQRSHLuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 61:iPTR, DPR:v8i8:$src1, DPR:v8i8:$src2) - Complexity = 8
                // Dst: (VQRSHLuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$src2)
              /*SwitchType*/ 24,  MVT::v16i8,// ->48901
/*48877*/       OPC_CheckChild1Type, MVT::v16i8,
/*48879*/       OPC_RecordChild2, // #1 = $src2
/*48880*/       OPC_CheckChild2Type, MVT::v16i8,
/*48882*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48884*/       OPC_EmitInteger, MVT::i32, 14, 
/*48887*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48890*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQRSHLuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 61:iPTR, QPR:v16i8:$src1, QPR:v16i8:$src2) - Complexity = 8
                // Dst: (VQRSHLuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$src2)
              /*SwitchType*/ 24,  MVT::v1i64,// ->48927
/*48903*/       OPC_CheckChild1Type, MVT::v1i64,
/*48905*/       OPC_RecordChild2, // #1 = $src2
/*48906*/       OPC_CheckChild2Type, MVT::v1i64,
/*48908*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48910*/       OPC_EmitInteger, MVT::i32, 14, 
/*48913*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48916*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQRSHLuv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 61:iPTR, DPR:v1i64:$src1, DPR:v1i64:$src2) - Complexity = 8
                // Dst: (VQRSHLuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$src2)
              /*SwitchType*/ 24,  MVT::v2i64,// ->48953
/*48929*/       OPC_CheckChild1Type, MVT::v2i64,
/*48931*/       OPC_RecordChild2, // #1 = $src2
/*48932*/       OPC_CheckChild2Type, MVT::v2i64,
/*48934*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48936*/       OPC_EmitInteger, MVT::i32, 14, 
/*48939*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48942*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQRSHLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 61:iPTR, QPR:v2i64:$src1, QPR:v2i64:$src2) - Complexity = 8
                // Dst: (VQRSHLuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$src2)
              0, // EndSwitchType
/*48954*/   /*Scope*/ 54|128,1/*182*/, /*->49138*/
/*48956*/     OPC_CheckInteger, 6, 
/*48958*/     OPC_MoveParent,
/*48959*/     OPC_RecordChild1, // #0 = $src
/*48960*/     OPC_SwitchType /*8 cases */, 20,  MVT::v8i8,// ->48983
/*48963*/       OPC_CheckChild1Type, MVT::v8i8,
/*48965*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48967*/       OPC_EmitInteger, MVT::i32, 14, 
/*48970*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48973*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VABSv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 6:iPTR, DPR:v8i8:$src) - Complexity = 8
                // Dst: (VABSv8i8:v8i8 DPR:v8i8:$src)
              /*SwitchType*/ 20,  MVT::v4i16,// ->49005
/*48985*/       OPC_CheckChild1Type, MVT::v4i16,
/*48987*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48989*/       OPC_EmitInteger, MVT::i32, 14, 
/*48992*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48995*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VABSv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 6:iPTR, DPR:v4i16:$src) - Complexity = 8
                // Dst: (VABSv4i16:v4i16 DPR:v4i16:$src)
              /*SwitchType*/ 20,  MVT::v2i32,// ->49027
/*49007*/       OPC_CheckChild1Type, MVT::v2i32,
/*49009*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49011*/       OPC_EmitInteger, MVT::i32, 14, 
/*49014*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49017*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VABSv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 6:iPTR, DPR:v2i32:$src) - Complexity = 8
                // Dst: (VABSv2i32:v2i32 DPR:v2i32:$src)
              /*SwitchType*/ 20,  MVT::v16i8,// ->49049
/*49029*/       OPC_CheckChild1Type, MVT::v16i8,
/*49031*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49033*/       OPC_EmitInteger, MVT::i32, 14, 
/*49036*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49039*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VABSv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v16i8 6:iPTR, QPR:v16i8:$src) - Complexity = 8
                // Dst: (VABSv16i8:v16i8 QPR:v16i8:$src)
              /*SwitchType*/ 20,  MVT::v8i16,// ->49071
/*49051*/       OPC_CheckChild1Type, MVT::v8i16,
/*49053*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49055*/       OPC_EmitInteger, MVT::i32, 14, 
/*49058*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49061*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VABSv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i16 6:iPTR, QPR:v8i16:$src) - Complexity = 8
                // Dst: (VABSv8i16:v8i16 QPR:v8i16:$src)
              /*SwitchType*/ 20,  MVT::v4i32,// ->49093
/*49073*/       OPC_CheckChild1Type, MVT::v4i32,
/*49075*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49077*/       OPC_EmitInteger, MVT::i32, 14, 
/*49080*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49083*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VABSv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 6:iPTR, QPR:v4i32:$src) - Complexity = 8
                // Dst: (VABSv4i32:v4i32 QPR:v4i32:$src)
              /*SwitchType*/ 20,  MVT::v2f32,// ->49115
/*49095*/       OPC_CheckChild1Type, MVT::v2f32,
/*49097*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49099*/       OPC_EmitInteger, MVT::i32, 14, 
/*49102*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49105*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VABSfd), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2f32 6:iPTR, DPR:v2f32:$src) - Complexity = 8
                // Dst: (VABSfd:v2f32 DPR:v2f32:$src)
              /*SwitchType*/ 20,  MVT::v4f32,// ->49137
/*49117*/       OPC_CheckChild1Type, MVT::v4f32,
/*49119*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49121*/       OPC_EmitInteger, MVT::i32, 14, 
/*49124*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49127*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VABSfq), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 6:iPTR, QPR:v4f32:$src) - Complexity = 8
                // Dst: (VABSfq:v4f32 QPR:v4f32:$src)
              0, // EndSwitchType
/*49138*/   /*Scope*/ 10|128,1/*138*/, /*->49278*/
/*49140*/     OPC_CheckInteger, 45, 
/*49142*/     OPC_MoveParent,
/*49143*/     OPC_RecordChild1, // #0 = $src
/*49144*/     OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->49167
/*49147*/       OPC_CheckChild1Type, MVT::v8i8,
/*49149*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49151*/       OPC_EmitInteger, MVT::i32, 14, 
/*49154*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49157*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQABSv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 45:iPTR, DPR:v8i8:$src) - Complexity = 8
                // Dst: (VQABSv8i8:v8i8 DPR:v8i8:$src)
              /*SwitchType*/ 20,  MVT::v4i16,// ->49189
/*49169*/       OPC_CheckChild1Type, MVT::v4i16,
/*49171*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49173*/       OPC_EmitInteger, MVT::i32, 14, 
/*49176*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49179*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQABSv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 45:iPTR, DPR:v4i16:$src) - Complexity = 8
                // Dst: (VQABSv4i16:v4i16 DPR:v4i16:$src)
              /*SwitchType*/ 20,  MVT::v2i32,// ->49211
/*49191*/       OPC_CheckChild1Type, MVT::v2i32,
/*49193*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49195*/       OPC_EmitInteger, MVT::i32, 14, 
/*49198*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49201*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQABSv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 45:iPTR, DPR:v2i32:$src) - Complexity = 8
                // Dst: (VQABSv2i32:v2i32 DPR:v2i32:$src)
              /*SwitchType*/ 20,  MVT::v16i8,// ->49233
/*49213*/       OPC_CheckChild1Type, MVT::v16i8,
/*49215*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49217*/       OPC_EmitInteger, MVT::i32, 14, 
/*49220*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49223*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQABSv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v16i8 45:iPTR, QPR:v16i8:$src) - Complexity = 8
                // Dst: (VQABSv16i8:v16i8 QPR:v16i8:$src)
              /*SwitchType*/ 20,  MVT::v8i16,// ->49255
/*49235*/       OPC_CheckChild1Type, MVT::v8i16,
/*49237*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49239*/       OPC_EmitInteger, MVT::i32, 14, 
/*49242*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49245*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQABSv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i16 45:iPTR, QPR:v8i16:$src) - Complexity = 8
                // Dst: (VQABSv8i16:v8i16 QPR:v8i16:$src)
              /*SwitchType*/ 20,  MVT::v4i32,// ->49277
/*49257*/       OPC_CheckChild1Type, MVT::v4i32,
/*49259*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49261*/       OPC_EmitInteger, MVT::i32, 14, 
/*49264*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49267*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQABSv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 45:iPTR, QPR:v4i32:$src) - Complexity = 8
                // Dst: (VQABSv4i32:v4i32 QPR:v4i32:$src)
              0, // EndSwitchType
/*49278*/   /*Scope*/ 10|128,1/*138*/, /*->49418*/
/*49280*/     OPC_CheckInteger, 55, 
/*49282*/     OPC_MoveParent,
/*49283*/     OPC_RecordChild1, // #0 = $src
/*49284*/     OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->49307
/*49287*/       OPC_CheckChild1Type, MVT::v8i8,
/*49289*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49291*/       OPC_EmitInteger, MVT::i32, 14, 
/*49294*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49297*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQNEGv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 55:iPTR, DPR:v8i8:$src) - Complexity = 8
                // Dst: (VQNEGv8i8:v8i8 DPR:v8i8:$src)
              /*SwitchType*/ 20,  MVT::v4i16,// ->49329
/*49309*/       OPC_CheckChild1Type, MVT::v4i16,
/*49311*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49313*/       OPC_EmitInteger, MVT::i32, 14, 
/*49316*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49319*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQNEGv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 55:iPTR, DPR:v4i16:$src) - Complexity = 8
                // Dst: (VQNEGv4i16:v4i16 DPR:v4i16:$src)
              /*SwitchType*/ 20,  MVT::v2i32,// ->49351
/*49331*/       OPC_CheckChild1Type, MVT::v2i32,
/*49333*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49335*/       OPC_EmitInteger, MVT::i32, 14, 
/*49338*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49341*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQNEGv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 55:iPTR, DPR:v2i32:$src) - Complexity = 8
                // Dst: (VQNEGv2i32:v2i32 DPR:v2i32:$src)
              /*SwitchType*/ 20,  MVT::v16i8,// ->49373
/*49353*/       OPC_CheckChild1Type, MVT::v16i8,
/*49355*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49357*/       OPC_EmitInteger, MVT::i32, 14, 
/*49360*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49363*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQNEGv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v16i8 55:iPTR, QPR:v16i8:$src) - Complexity = 8
                // Dst: (VQNEGv16i8:v16i8 QPR:v16i8:$src)
              /*SwitchType*/ 20,  MVT::v8i16,// ->49395
/*49375*/       OPC_CheckChild1Type, MVT::v8i16,
/*49377*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49379*/       OPC_EmitInteger, MVT::i32, 14, 
/*49382*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49385*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQNEGv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i16 55:iPTR, QPR:v8i16:$src) - Complexity = 8
                // Dst: (VQNEGv8i16:v8i16 QPR:v8i16:$src)
              /*SwitchType*/ 20,  MVT::v4i32,// ->49417
/*49397*/       OPC_CheckChild1Type, MVT::v4i32,
/*49399*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49401*/       OPC_EmitInteger, MVT::i32, 14, 
/*49404*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49407*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQNEGv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 55:iPTR, QPR:v4i32:$src) - Complexity = 8
                // Dst: (VQNEGv4i32:v4i32 QPR:v4i32:$src)
              0, // EndSwitchType
/*49418*/   /*Scope*/ 10|128,1/*138*/, /*->49558*/
/*49420*/     OPC_CheckInteger, 12, 
/*49422*/     OPC_MoveParent,
/*49423*/     OPC_RecordChild1, // #0 = $src
/*49424*/     OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->49447
/*49427*/       OPC_CheckChild1Type, MVT::v8i8,
/*49429*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49431*/       OPC_EmitInteger, MVT::i32, 14, 
/*49434*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49437*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VCLSv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 12:iPTR, DPR:v8i8:$src) - Complexity = 8
                // Dst: (VCLSv8i8:v8i8 DPR:v8i8:$src)
              /*SwitchType*/ 20,  MVT::v4i16,// ->49469
/*49449*/       OPC_CheckChild1Type, MVT::v4i16,
/*49451*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49453*/       OPC_EmitInteger, MVT::i32, 14, 
/*49456*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49459*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VCLSv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 12:iPTR, DPR:v4i16:$src) - Complexity = 8
                // Dst: (VCLSv4i16:v4i16 DPR:v4i16:$src)
              /*SwitchType*/ 20,  MVT::v2i32,// ->49491
/*49471*/       OPC_CheckChild1Type, MVT::v2i32,
/*49473*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49475*/       OPC_EmitInteger, MVT::i32, 14, 
/*49478*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49481*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VCLSv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 12:iPTR, DPR:v2i32:$src) - Complexity = 8
                // Dst: (VCLSv2i32:v2i32 DPR:v2i32:$src)
              /*SwitchType*/ 20,  MVT::v16i8,// ->49513
/*49493*/       OPC_CheckChild1Type, MVT::v16i8,
/*49495*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49497*/       OPC_EmitInteger, MVT::i32, 14, 
/*49500*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49503*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VCLSv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v16i8 12:iPTR, QPR:v16i8:$src) - Complexity = 8
                // Dst: (VCLSv16i8:v16i8 QPR:v16i8:$src)
              /*SwitchType*/ 20,  MVT::v8i16,// ->49535
/*49515*/       OPC_CheckChild1Type, MVT::v8i16,
/*49517*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49519*/       OPC_EmitInteger, MVT::i32, 14, 
/*49522*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49525*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VCLSv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i16 12:iPTR, QPR:v8i16:$src) - Complexity = 8
                // Dst: (VCLSv8i16:v8i16 QPR:v8i16:$src)
              /*SwitchType*/ 20,  MVT::v4i32,// ->49557
/*49537*/       OPC_CheckChild1Type, MVT::v4i32,
/*49539*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49541*/       OPC_EmitInteger, MVT::i32, 14, 
/*49544*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49547*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VCLSv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 12:iPTR, QPR:v4i32:$src) - Complexity = 8
                // Dst: (VCLSv4i32:v4i32 QPR:v4i32:$src)
              0, // EndSwitchType
/*49558*/   /*Scope*/ 10|128,1/*138*/, /*->49698*/
/*49560*/     OPC_CheckInteger, 13, 
/*49562*/     OPC_MoveParent,
/*49563*/     OPC_RecordChild1, // #0 = $src
/*49564*/     OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->49587
/*49567*/       OPC_CheckChild1Type, MVT::v8i8,
/*49569*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49571*/       OPC_EmitInteger, MVT::i32, 14, 
/*49574*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49577*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VCLZv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 13:iPTR, DPR:v8i8:$src) - Complexity = 8
                // Dst: (VCLZv8i8:v8i8 DPR:v8i8:$src)
              /*SwitchType*/ 20,  MVT::v4i16,// ->49609
/*49589*/       OPC_CheckChild1Type, MVT::v4i16,
/*49591*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49593*/       OPC_EmitInteger, MVT::i32, 14, 
/*49596*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49599*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VCLZv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 13:iPTR, DPR:v4i16:$src) - Complexity = 8
                // Dst: (VCLZv4i16:v4i16 DPR:v4i16:$src)
              /*SwitchType*/ 20,  MVT::v2i32,// ->49631
/*49611*/       OPC_CheckChild1Type, MVT::v2i32,
/*49613*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49615*/       OPC_EmitInteger, MVT::i32, 14, 
/*49618*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49621*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VCLZv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 13:iPTR, DPR:v2i32:$src) - Complexity = 8
                // Dst: (VCLZv2i32:v2i32 DPR:v2i32:$src)
              /*SwitchType*/ 20,  MVT::v16i8,// ->49653
/*49633*/       OPC_CheckChild1Type, MVT::v16i8,
/*49635*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49637*/       OPC_EmitInteger, MVT::i32, 14, 
/*49640*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49643*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VCLZv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v16i8 13:iPTR, QPR:v16i8:$src) - Complexity = 8
                // Dst: (VCLZv16i8:v16i8 QPR:v16i8:$src)
              /*SwitchType*/ 20,  MVT::v8i16,// ->49675
/*49655*/       OPC_CheckChild1Type, MVT::v8i16,
/*49657*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49659*/       OPC_EmitInteger, MVT::i32, 14, 
/*49662*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49665*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VCLZv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i16 13:iPTR, QPR:v8i16:$src) - Complexity = 8
                // Dst: (VCLZv8i16:v8i16 QPR:v8i16:$src)
              /*SwitchType*/ 20,  MVT::v4i32,// ->49697
/*49677*/       OPC_CheckChild1Type, MVT::v4i32,
/*49679*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49681*/       OPC_EmitInteger, MVT::i32, 14, 
/*49684*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49687*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VCLZv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 13:iPTR, QPR:v4i32:$src) - Complexity = 8
                // Dst: (VCLZv4i32:v4i32 QPR:v4i32:$src)
              0, // EndSwitchType
/*49698*/   /*Scope*/ 50, /*->49749*/
/*49699*/     OPC_CheckInteger, 14, 
/*49701*/     OPC_MoveParent,
/*49702*/     OPC_RecordChild1, // #0 = $src
/*49703*/     OPC_SwitchType /*2 cases */, 20,  MVT::v8i8,// ->49726
/*49706*/       OPC_CheckChild1Type, MVT::v8i8,
/*49708*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49710*/       OPC_EmitInteger, MVT::i32, 14, 
/*49713*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49716*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VCNTd), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 14:iPTR, DPR:v8i8:$src) - Complexity = 8
                // Dst: (VCNTd:v8i8 DPR:v8i8:$src)
              /*SwitchType*/ 20,  MVT::v16i8,// ->49748
/*49728*/       OPC_CheckChild1Type, MVT::v16i8,
/*49730*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49732*/       OPC_EmitInteger, MVT::i32, 14, 
/*49735*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49738*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VCNTq), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v16i8 14:iPTR, QPR:v16i8:$src) - Complexity = 8
                // Dst: (VCNTq:v16i8 QPR:v16i8:$src)
              0, // EndSwitchType
/*49749*/   /*Scope*/ 72, /*->49822*/
/*49750*/     OPC_CheckInteger, 52, 
/*49752*/     OPC_MoveParent,
/*49753*/     OPC_RecordChild1, // #0 = $src
/*49754*/     OPC_SwitchType /*3 cases */, 20,  MVT::v8i8,// ->49777
/*49757*/       OPC_CheckChild1Type, MVT::v8i16,
/*49759*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49761*/       OPC_EmitInteger, MVT::i32, 14, 
/*49764*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49767*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQMOVNsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 52:iPTR, QPR:v8i16:$src) - Complexity = 8
                // Dst: (VQMOVNsv8i8:v8i8 QPR:v8i16:$src)
              /*SwitchType*/ 20,  MVT::v4i16,// ->49799
/*49779*/       OPC_CheckChild1Type, MVT::v4i32,
/*49781*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49783*/       OPC_EmitInteger, MVT::i32, 14, 
/*49786*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49789*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQMOVNsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 52:iPTR, QPR:v4i32:$src) - Complexity = 8
                // Dst: (VQMOVNsv4i16:v4i16 QPR:v4i32:$src)
              /*SwitchType*/ 20,  MVT::v2i32,// ->49821
/*49801*/       OPC_CheckChild1Type, MVT::v2i64,
/*49803*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49805*/       OPC_EmitInteger, MVT::i32, 14, 
/*49808*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49811*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQMOVNsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 52:iPTR, QPR:v2i64:$src) - Complexity = 8
                // Dst: (VQMOVNsv2i32:v2i32 QPR:v2i64:$src)
              0, // EndSwitchType
/*49822*/   /*Scope*/ 72, /*->49895*/
/*49823*/     OPC_CheckInteger, 54, 
/*49825*/     OPC_MoveParent,
/*49826*/     OPC_RecordChild1, // #0 = $src
/*49827*/     OPC_SwitchType /*3 cases */, 20,  MVT::v8i8,// ->49850
/*49830*/       OPC_CheckChild1Type, MVT::v8i16,
/*49832*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49834*/       OPC_EmitInteger, MVT::i32, 14, 
/*49837*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49840*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQMOVNuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 54:iPTR, QPR:v8i16:$src) - Complexity = 8
                // Dst: (VQMOVNuv8i8:v8i8 QPR:v8i16:$src)
              /*SwitchType*/ 20,  MVT::v4i16,// ->49872
/*49852*/       OPC_CheckChild1Type, MVT::v4i32,
/*49854*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49856*/       OPC_EmitInteger, MVT::i32, 14, 
/*49859*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49862*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQMOVNuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 54:iPTR, QPR:v4i32:$src) - Complexity = 8
                // Dst: (VQMOVNuv4i16:v4i16 QPR:v4i32:$src)
              /*SwitchType*/ 20,  MVT::v2i32,// ->49894
/*49874*/       OPC_CheckChild1Type, MVT::v2i64,
/*49876*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49878*/       OPC_EmitInteger, MVT::i32, 14, 
/*49881*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49884*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQMOVNuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 54:iPTR, QPR:v2i64:$src) - Complexity = 8
                // Dst: (VQMOVNuv2i32:v2i32 QPR:v2i64:$src)
              0, // EndSwitchType
/*49895*/   /*Scope*/ 72, /*->49968*/
/*49896*/     OPC_CheckInteger, 53, 
/*49898*/     OPC_MoveParent,
/*49899*/     OPC_RecordChild1, // #0 = $src
/*49900*/     OPC_SwitchType /*3 cases */, 20,  MVT::v8i8,// ->49923
/*49903*/       OPC_CheckChild1Type, MVT::v8i16,
/*49905*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49907*/       OPC_EmitInteger, MVT::i32, 14, 
/*49910*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49913*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQMOVNsuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 53:iPTR, QPR:v8i16:$src) - Complexity = 8
                // Dst: (VQMOVNsuv8i8:v8i8 QPR:v8i16:$src)
              /*SwitchType*/ 20,  MVT::v4i16,// ->49945
/*49925*/       OPC_CheckChild1Type, MVT::v4i32,
/*49927*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49929*/       OPC_EmitInteger, MVT::i32, 14, 
/*49932*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49935*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQMOVNsuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 53:iPTR, QPR:v4i32:$src) - Complexity = 8
                // Dst: (VQMOVNsuv4i16:v4i16 QPR:v4i32:$src)
              /*SwitchType*/ 20,  MVT::v2i32,// ->49967
/*49947*/       OPC_CheckChild1Type, MVT::v2i64,
/*49949*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49951*/       OPC_EmitInteger, MVT::i32, 14, 
/*49954*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49957*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQMOVNsuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 53:iPTR, QPR:v2i64:$src) - Complexity = 8
                // Dst: (VQMOVNsuv2i32:v2i32 QPR:v2i64:$src)
              0, // EndSwitchType
/*49968*/   /*Scope*/ 24, /*->49993*/
/*49969*/     OPC_CheckInteger, 95, 
/*49971*/     OPC_MoveParent,
/*49972*/     OPC_RecordChild1, // #0 = $tbl1
/*49973*/     OPC_RecordChild2, // #1 = $src
/*49974*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49976*/     OPC_EmitInteger, MVT::i32, 14, 
/*49979*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49982*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VTBL1), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (intrinsic_wo_chain:v8i8 95:iPTR, DPR:v8i8:$tbl1, DPR:v8i8:$src) - Complexity = 8
              // Dst: (VTBL1:v8i8 DPR:v8i8:$tbl1, DPR:v8i8:$src)
/*49993*/   /*Scope*/ 26, /*->50020*/
/*49994*/     OPC_CheckInteger, 99, 
/*49996*/     OPC_MoveParent,
/*49997*/     OPC_RecordChild1, // #0 = $orig
/*49998*/     OPC_RecordChild2, // #1 = $tbl1
/*49999*/     OPC_RecordChild3, // #2 = $src
/*50000*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50002*/     OPC_EmitInteger, MVT::i32, 14, 
/*50005*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50008*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VTBX1), 0,
                  1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (intrinsic_wo_chain:v8i8 99:iPTR, DPR:v8i8:$orig, DPR:v8i8:$tbl1, DPR:v8i8:$src) - Complexity = 8
              // Dst: (VTBX1:v8i8 DPR:v8i8:$orig, DPR:v8i8:$tbl1, DPR:v8i8:$src)
/*50020*/   /*Scope*/ 58, /*->50079*/
/*50021*/     OPC_CheckInteger, 72, 
/*50023*/     OPC_MoveParent,
/*50024*/     OPC_RecordChild1, // #0 = $src1
/*50025*/     OPC_SwitchType /*2 cases */, 24,  MVT::v2f32,// ->50052
/*50028*/       OPC_CheckChild1Type, MVT::v2f32,
/*50030*/       OPC_RecordChild2, // #1 = $src2
/*50031*/       OPC_CheckChild2Type, MVT::v2f32,
/*50033*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50035*/       OPC_EmitInteger, MVT::i32, 14, 
/*50038*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50041*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VRECPSfd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 72:iPTR, DPR:v2f32:$src1, DPR:v2f32:$src2) - Complexity = 8
                // Dst: (VRECPSfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$src2)
              /*SwitchType*/ 24,  MVT::v4f32,// ->50078
/*50054*/       OPC_CheckChild1Type, MVT::v4f32,
/*50056*/       OPC_RecordChild2, // #1 = $src2
/*50057*/       OPC_CheckChild2Type, MVT::v4f32,
/*50059*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50061*/       OPC_EmitInteger, MVT::i32, 14, 
/*50064*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50067*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VRECPSfq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4f32 72:iPTR, QPR:v4f32:$src1, QPR:v4f32:$src2) - Complexity = 8
                // Dst: (VRECPSfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2)
              0, // EndSwitchType
/*50079*/   /*Scope*/ 58, /*->50138*/
/*50080*/     OPC_CheckInteger, 79, 
/*50082*/     OPC_MoveParent,
/*50083*/     OPC_RecordChild1, // #0 = $src1
/*50084*/     OPC_SwitchType /*2 cases */, 24,  MVT::v2f32,// ->50111
/*50087*/       OPC_CheckChild1Type, MVT::v2f32,
/*50089*/       OPC_RecordChild2, // #1 = $src2
/*50090*/       OPC_CheckChild2Type, MVT::v2f32,
/*50092*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50094*/       OPC_EmitInteger, MVT::i32, 14, 
/*50097*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50100*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VRSQRTSfd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 79:iPTR, DPR:v2f32:$src1, DPR:v2f32:$src2) - Complexity = 8
                // Dst: (VRSQRTSfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$src2)
              /*SwitchType*/ 24,  MVT::v4f32,// ->50137
/*50113*/       OPC_CheckChild1Type, MVT::v4f32,
/*50115*/       OPC_RecordChild2, // #1 = $src2
/*50116*/       OPC_CheckChild2Type, MVT::v4f32,
/*50118*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50120*/       OPC_EmitInteger, MVT::i32, 14, 
/*50123*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50126*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VRSQRTSfq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4f32 79:iPTR, QPR:v4f32:$src1, QPR:v4f32:$src2) - Complexity = 8
                // Dst: (VRSQRTSfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2)
              0, // EndSwitchType
/*50138*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 122|128,8/*1146*/,  TARGET_OPCODE(ISD::FADD),// ->51289
/*50143*/   OPC_Scope, 123, /*->50268*/ // 11 children in Scope
/*50145*/     OPC_RecordChild0, // #0 = $src1
/*50146*/     OPC_MoveChild, 1,
/*50148*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::FMUL),
/*50151*/     OPC_Scope, 70, /*->50223*/ // 2 children in Scope
/*50153*/       OPC_RecordChild0, // #1 = $src2
/*50154*/       OPC_MoveChild, 1,
/*50156*/       OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VDUPLANE),
/*50159*/       OPC_RecordChild0, // #2 = $src3
/*50160*/       OPC_CheckChild0Type, MVT::v2f32,
/*50162*/       OPC_RecordChild1, // #3 = $lane
/*50163*/       OPC_MoveChild, 1,
/*50165*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*50168*/       OPC_MoveParent,
/*50169*/       OPC_MoveParent,
/*50170*/       OPC_MoveParent,
/*50171*/       OPC_SwitchType /*2 cases */, 23,  MVT::v2f32,// ->50197
/*50174*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50176*/         OPC_EmitConvertToTarget, 3,
/*50178*/         OPC_EmitInteger, MVT::i32, 14, 
/*50181*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50184*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMLAslfd), 0,
                      1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (fadd:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$src2, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$src3, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$src2, DPR_VFP2:v2f32:$src3, (imm:i32):$lane)
                /*SwitchType*/ 23,  MVT::v4f32,// ->50222
/*50199*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50201*/         OPC_EmitConvertToTarget, 3,
/*50203*/         OPC_EmitInteger, MVT::i32, 14, 
/*50206*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50209*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMLAslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$src2, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$src3, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, DPR_VFP2:v2f32:$src3, (imm:i32):$lane)
                0, // EndSwitchType
/*50223*/     /*Scope*/ 43, /*->50267*/
/*50224*/       OPC_MoveChild, 0,
/*50226*/       OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VDUPLANE),
/*50229*/       OPC_RecordChild0, // #1 = $src3
/*50230*/       OPC_CheckChild0Type, MVT::v2f32,
/*50232*/       OPC_RecordChild1, // #2 = $lane
/*50233*/       OPC_MoveChild, 1,
/*50235*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*50238*/       OPC_MoveParent,
/*50239*/       OPC_MoveParent,
/*50240*/       OPC_RecordChild1, // #3 = $src2
/*50241*/       OPC_MoveParent,
/*50242*/       OPC_CheckType, MVT::v2f32,
/*50244*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50246*/       OPC_EmitConvertToTarget, 2,
/*50248*/       OPC_EmitInteger, MVT::i32, 14, 
/*50251*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50254*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMLAslfd), 0,
                    1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                // Src: (fadd:v2f32 DPR:v2f32:$src1, (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$src3, (imm:i32):$lane), DPR:v2f32:$src2)) - Complexity = 12
                // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$src2, DPR_VFP2:v2f32:$src3, (imm:i32):$lane)
/*50267*/     0, /*End of Scope*/
/*50268*/   /*Scope*/ 97, /*->50366*/
/*50269*/     OPC_MoveChild, 0,
/*50271*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::FMUL),
/*50274*/     OPC_Scope, 44, /*->50320*/ // 2 children in Scope
/*50276*/       OPC_RecordChild0, // #0 = $src2
/*50277*/       OPC_MoveChild, 1,
/*50279*/       OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VDUPLANE),
/*50282*/       OPC_RecordChild0, // #1 = $src3
/*50283*/       OPC_CheckChild0Type, MVT::v2f32,
/*50285*/       OPC_RecordChild1, // #2 = $lane
/*50286*/       OPC_MoveChild, 1,
/*50288*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*50291*/       OPC_MoveParent,
/*50292*/       OPC_MoveParent,
/*50293*/       OPC_MoveParent,
/*50294*/       OPC_RecordChild1, // #3 = $src1
/*50295*/       OPC_CheckType, MVT::v2f32,
/*50297*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50299*/       OPC_EmitConvertToTarget, 2,
/*50301*/       OPC_EmitInteger, MVT::i32, 14, 
/*50304*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50307*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMLAslfd), 0,
                    1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                // Src: (fadd:v2f32 (fmul:v2f32 DPR:v2f32:$src2, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$src3, (imm:i32):$lane)), DPR:v2f32:$src1) - Complexity = 12
                // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$src2, DPR_VFP2:v2f32:$src3, (imm:i32):$lane)
/*50320*/     /*Scope*/ 44, /*->50365*/
/*50321*/       OPC_MoveChild, 0,
/*50323*/       OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VDUPLANE),
/*50326*/       OPC_RecordChild0, // #0 = $src3
/*50327*/       OPC_CheckChild0Type, MVT::v2f32,
/*50329*/       OPC_RecordChild1, // #1 = $lane
/*50330*/       OPC_MoveChild, 1,
/*50332*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*50335*/       OPC_MoveParent,
/*50336*/       OPC_MoveParent,
/*50337*/       OPC_RecordChild1, // #2 = $src2
/*50338*/       OPC_MoveParent,
/*50339*/       OPC_RecordChild1, // #3 = $src1
/*50340*/       OPC_CheckType, MVT::v2f32,
/*50342*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50344*/       OPC_EmitConvertToTarget, 1,
/*50346*/       OPC_EmitInteger, MVT::i32, 14, 
/*50349*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50352*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMLAslfd), 0,
                    1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                // Src: (fadd:v2f32 (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$src3, (imm:i32):$lane), DPR:v2f32:$src2), DPR:v2f32:$src1) - Complexity = 12
                // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$src2, DPR_VFP2:v2f32:$src3, (imm:i32):$lane)
/*50365*/     0, /*End of Scope*/
/*50366*/   /*Scope*/ 49, /*->50416*/
/*50367*/     OPC_RecordChild0, // #0 = $src1
/*50368*/     OPC_MoveChild, 1,
/*50370*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::FMUL),
/*50373*/     OPC_MoveChild, 0,
/*50375*/     OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VDUPLANE),
/*50378*/     OPC_RecordChild0, // #1 = $src3
/*50379*/     OPC_CheckChild0Type, MVT::v2f32,
/*50381*/     OPC_RecordChild1, // #2 = $lane
/*50382*/     OPC_MoveChild, 1,
/*50384*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*50387*/     OPC_MoveParent,
/*50388*/     OPC_MoveParent,
/*50389*/     OPC_RecordChild1, // #3 = $src2
/*50390*/     OPC_MoveParent,
/*50391*/     OPC_CheckType, MVT::v4f32,
/*50393*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50395*/     OPC_EmitConvertToTarget, 2,
/*50397*/     OPC_EmitInteger, MVT::i32, 14, 
/*50400*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50403*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMLAslfq), 0,
                  1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
              // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$src3, (imm:i32):$lane), QPR:v4f32:$src2)) - Complexity = 12
              // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, DPR_VFP2:v2f32:$src3, (imm:i32):$lane)
/*50416*/   /*Scope*/ 97, /*->50514*/
/*50417*/     OPC_MoveChild, 0,
/*50419*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::FMUL),
/*50422*/     OPC_Scope, 44, /*->50468*/ // 2 children in Scope
/*50424*/       OPC_RecordChild0, // #0 = $src2
/*50425*/       OPC_MoveChild, 1,
/*50427*/       OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VDUPLANE),
/*50430*/       OPC_RecordChild0, // #1 = $src3
/*50431*/       OPC_CheckChild0Type, MVT::v2f32,
/*50433*/       OPC_RecordChild1, // #2 = $lane
/*50434*/       OPC_MoveChild, 1,
/*50436*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*50439*/       OPC_MoveParent,
/*50440*/       OPC_MoveParent,
/*50441*/       OPC_MoveParent,
/*50442*/       OPC_RecordChild1, // #3 = $src1
/*50443*/       OPC_CheckType, MVT::v4f32,
/*50445*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50447*/       OPC_EmitConvertToTarget, 2,
/*50449*/       OPC_EmitInteger, MVT::i32, 14, 
/*50452*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50455*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMLAslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                // Src: (fadd:v4f32 (fmul:v4f32 QPR:v4f32:$src2, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$src3, (imm:i32):$lane)), QPR:v4f32:$src1) - Complexity = 12
                // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, DPR_VFP2:v2f32:$src3, (imm:i32):$lane)
/*50468*/     /*Scope*/ 44, /*->50513*/
/*50469*/       OPC_MoveChild, 0,
/*50471*/       OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VDUPLANE),
/*50474*/       OPC_RecordChild0, // #0 = $src3
/*50475*/       OPC_CheckChild0Type, MVT::v2f32,
/*50477*/       OPC_RecordChild1, // #1 = $lane
/*50478*/       OPC_MoveChild, 1,
/*50480*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*50483*/       OPC_MoveParent,
/*50484*/       OPC_MoveParent,
/*50485*/       OPC_RecordChild1, // #2 = $src2
/*50486*/       OPC_MoveParent,
/*50487*/       OPC_RecordChild1, // #3 = $src1
/*50488*/       OPC_CheckType, MVT::v4f32,
/*50490*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50492*/       OPC_EmitConvertToTarget, 1,
/*50494*/       OPC_EmitInteger, MVT::i32, 14, 
/*50497*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50500*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMLAslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                // Src: (fadd:v4f32 (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$src3, (imm:i32):$lane), QPR:v4f32:$src2), QPR:v4f32:$src1) - Complexity = 12
                // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, DPR_VFP2:v2f32:$src3, (imm:i32):$lane)
/*50513*/     0, /*End of Scope*/
/*50514*/   /*Scope*/ 126, /*->50641*/
/*50515*/     OPC_RecordChild0, // #0 = $src1
/*50516*/     OPC_MoveChild, 1,
/*50518*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::FMUL),
/*50521*/     OPC_Scope, 58, /*->50581*/ // 2 children in Scope
/*50523*/       OPC_RecordChild0, // #1 = $src2
/*50524*/       OPC_MoveChild, 1,
/*50526*/       OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VDUPLANE),
/*50529*/       OPC_RecordChild0, // #2 = $src3
/*50530*/       OPC_CheckChild0Type, MVT::v4f32,
/*50532*/       OPC_RecordChild1, // #3 = $lane
/*50533*/       OPC_MoveChild, 1,
/*50535*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*50538*/       OPC_MoveParent,
/*50539*/       OPC_MoveParent,
/*50540*/       OPC_MoveParent,
/*50541*/       OPC_CheckType, MVT::v4f32,
/*50543*/       OPC_EmitConvertToTarget, 3,
/*50545*/       OPC_EmitNodeXForm, 10, 4, // DSubReg_i32_reg
/*50548*/       OPC_EmitNode, TARGET_OPCODE(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 5,  // Results = #6 
/*50557*/       OPC_EmitConvertToTarget, 3,
/*50559*/       OPC_EmitNodeXForm, 11, 7, // SubReg_i32_lane
/*50562*/       OPC_EmitInteger, MVT::i32, 14, 
/*50565*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50568*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMLAslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$src2, (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane))) - Complexity = 12
                // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*50581*/     /*Scope*/ 58, /*->50640*/
/*50582*/       OPC_MoveChild, 0,
/*50584*/       OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VDUPLANE),
/*50587*/       OPC_RecordChild0, // #1 = $src3
/*50588*/       OPC_CheckChild0Type, MVT::v4f32,
/*50590*/       OPC_RecordChild1, // #2 = $lane
/*50591*/       OPC_MoveChild, 1,
/*50593*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*50596*/       OPC_MoveParent,
/*50597*/       OPC_MoveParent,
/*50598*/       OPC_RecordChild1, // #3 = $src2
/*50599*/       OPC_MoveParent,
/*50600*/       OPC_CheckType, MVT::v4f32,
/*50602*/       OPC_EmitConvertToTarget, 2,
/*50604*/       OPC_EmitNodeXForm, 10, 4, // DSubReg_i32_reg
/*50607*/       OPC_EmitNode, TARGET_OPCODE(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 5,  // Results = #6 
/*50616*/       OPC_EmitConvertToTarget, 2,
/*50618*/       OPC_EmitNodeXForm, 11, 7, // SubReg_i32_lane
/*50621*/       OPC_EmitInteger, MVT::i32, 14, 
/*50624*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50627*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMLAslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane), QPR:v4f32:$src2)) - Complexity = 12
                // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*50640*/     0, /*End of Scope*/
/*50641*/   /*Scope*/ 60|128,1/*188*/, /*->50831*/
/*50643*/     OPC_MoveChild, 0,
/*50645*/     OPC_SwitchOpcode /*2 cases */, 122,  TARGET_OPCODE(ISD::FMUL),// ->50771
/*50649*/       OPC_Scope, 59, /*->50710*/ // 2 children in Scope
/*50651*/         OPC_RecordChild0, // #0 = $src2
/*50652*/         OPC_MoveChild, 1,
/*50654*/         OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VDUPLANE),
/*50657*/         OPC_RecordChild0, // #1 = $src3
/*50658*/         OPC_CheckChild0Type, MVT::v4f32,
/*50660*/         OPC_RecordChild1, // #2 = $lane
/*50661*/         OPC_MoveChild, 1,
/*50663*/         OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*50666*/         OPC_MoveParent,
/*50667*/         OPC_MoveParent,
/*50668*/         OPC_MoveParent,
/*50669*/         OPC_RecordChild1, // #3 = $src1
/*50670*/         OPC_CheckType, MVT::v4f32,
/*50672*/         OPC_EmitConvertToTarget, 2,
/*50674*/         OPC_EmitNodeXForm, 10, 4, // DSubReg_i32_reg
/*50677*/         OPC_EmitNode, TARGET_OPCODE(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 5,  // Results = #6 
/*50686*/         OPC_EmitConvertToTarget, 2,
/*50688*/         OPC_EmitNodeXForm, 11, 7, // SubReg_i32_lane
/*50691*/         OPC_EmitInteger, MVT::i32, 14, 
/*50694*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50697*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMLAslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 3, 0, 6, 8, 9, 10, 
                  // Src: (fadd:v4f32 (fmul:v4f32 QPR:v4f32:$src2, (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane)), QPR:v4f32:$src1) - Complexity = 12
                  // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*50710*/       /*Scope*/ 59, /*->50770*/
/*50711*/         OPC_MoveChild, 0,
/*50713*/         OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VDUPLANE),
/*50716*/         OPC_RecordChild0, // #0 = $src3
/*50717*/         OPC_CheckChild0Type, MVT::v4f32,
/*50719*/         OPC_RecordChild1, // #1 = $lane
/*50720*/         OPC_MoveChild, 1,
/*50722*/         OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*50725*/         OPC_MoveParent,
/*50726*/         OPC_MoveParent,
/*50727*/         OPC_RecordChild1, // #2 = $src2
/*50728*/         OPC_MoveParent,
/*50729*/         OPC_RecordChild1, // #3 = $src1
/*50730*/         OPC_CheckType, MVT::v4f32,
/*50732*/         OPC_EmitConvertToTarget, 1,
/*50734*/         OPC_EmitNodeXForm, 10, 4, // DSubReg_i32_reg
/*50737*/         OPC_EmitNode, TARGET_OPCODE(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 5,  // Results = #6 
/*50746*/         OPC_EmitConvertToTarget, 1,
/*50748*/         OPC_EmitNodeXForm, 11, 7, // SubReg_i32_lane
/*50751*/         OPC_EmitInteger, MVT::i32, 14, 
/*50754*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50757*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMLAslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 3, 2, 6, 8, 9, 10, 
                  // Src: (fadd:v4f32 (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane), QPR:v4f32:$src2), QPR:v4f32:$src1) - Complexity = 12
                  // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*50770*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 56,  TARGET_OPCODE(ISD::FNEG),// ->50830
/*50774*/       OPC_MoveChild, 0,
/*50776*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::FMUL),
/*50779*/       OPC_RecordChild0, // #0 = $a
/*50780*/       OPC_RecordChild1, // #1 = $b
/*50781*/       OPC_MoveParent,
/*50782*/       OPC_MoveParent,
/*50783*/       OPC_RecordChild1, // #2 = $dstin
/*50784*/       OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->50807
/*50787*/         OPC_CheckPatternPredicate, 12, // (Subtarget->hasVFP2()) && (Subtarget->useVMLx())
/*50789*/         OPC_EmitInteger, MVT::i32, 14, 
/*50792*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50795*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMLSD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:f64 (fneg:f64 (fmul:f64 DPR:f64:$a, DPR:f64:$b)), DPR:f64:$dstin) - Complexity = 9
                  // Dst: (VMLSD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
                /*SwitchType*/ 20,  MVT::f32,// ->50829
/*50809*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*50811*/         OPC_EmitInteger, MVT::i32, 14, 
/*50814*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50817*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMLSS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:f32 (fneg:f32 (fmul:f32 SPR:f32:$a, SPR:f32:$b)), SPR:f32:$dstin) - Complexity = 9
                  // Dst: (VMLSS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
                0, // EndSwitchType
              0, // EndSwitchOpcode
/*50831*/   /*Scope*/ 61, /*->50893*/
/*50832*/     OPC_RecordChild0, // #0 = $dstin
/*50833*/     OPC_MoveChild, 1,
/*50835*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::FNEG),
/*50838*/     OPC_MoveChild, 0,
/*50840*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::FMUL),
/*50843*/     OPC_RecordChild0, // #1 = $a
/*50844*/     OPC_RecordChild1, // #2 = $b
/*50845*/     OPC_MoveParent,
/*50846*/     OPC_MoveParent,
/*50847*/     OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->50870
/*50850*/       OPC_CheckPatternPredicate, 12, // (Subtarget->hasVFP2()) && (Subtarget->useVMLx())
/*50852*/       OPC_EmitInteger, MVT::i32, 14, 
/*50855*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50858*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMLSD), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (fadd:f64 DPR:f64:$dstin, (fneg:f64 (fmul:f64 DPR:f64:$a, DPR:f64:$b))) - Complexity = 9
                // Dst: (VMLSD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
              /*SwitchType*/ 20,  MVT::f32,// ->50892
/*50872*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*50874*/       OPC_EmitInteger, MVT::i32, 14, 
/*50877*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50880*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMLSS), 0,
                    1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (fadd:f32 SPR:f32:$dstin, (fneg:f32 (fmul:f32 SPR:f32:$a, SPR:f32:$b))) - Complexity = 9
                // Dst: (VMLSS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
              0, // EndSwitchType
/*50893*/   /*Scope*/ 55, /*->50949*/
/*50894*/     OPC_MoveChild, 0,
/*50896*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::FMUL),
/*50899*/     OPC_RecordChild0, // #0 = $a
/*50900*/     OPC_RecordChild1, // #1 = $b
/*50901*/     OPC_MoveParent,
/*50902*/     OPC_RecordChild1, // #2 = $dstin
/*50903*/     OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->50926
/*50906*/       OPC_CheckPatternPredicate, 12, // (Subtarget->hasVFP2()) && (Subtarget->useVMLx())
/*50908*/       OPC_EmitInteger, MVT::i32, 14, 
/*50911*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50914*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMLAD), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fadd:f64 (fmul:f64 DPR:f64:$a, DPR:f64:$b), DPR:f64:$dstin) - Complexity = 6
                // Dst: (VMLAD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
              /*SwitchType*/ 20,  MVT::f32,// ->50948
/*50928*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*50930*/       OPC_EmitInteger, MVT::i32, 14, 
/*50933*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50936*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMLAS), 0,
                    1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fadd:f32 (fmul:f32 SPR:f32:$a, SPR:f32:$b), SPR:f32:$dstin) - Complexity = 6
                // Dst: (VMLAS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
              0, // EndSwitchType
/*50949*/   /*Scope*/ 106|128,1/*234*/, /*->51185*/
/*50951*/     OPC_RecordChild0, // #0 = $dstin
/*50952*/     OPC_Scope, 54, /*->51008*/ // 3 children in Scope
/*50954*/       OPC_MoveChild, 1,
/*50956*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::FMUL),
/*50959*/       OPC_RecordChild0, // #1 = $a
/*50960*/       OPC_RecordChild1, // #2 = $b
/*50961*/       OPC_MoveParent,
/*50962*/       OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->50985
/*50965*/         OPC_CheckPatternPredicate, 12, // (Subtarget->hasVFP2()) && (Subtarget->useVMLx())
/*50967*/         OPC_EmitInteger, MVT::i32, 14, 
/*50970*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50973*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMLAD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:f64 DPR:f64:$dstin, (fmul:f64 DPR:f64:$a, DPR:f64:$b)) - Complexity = 6
                  // Dst: (VMLAD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
                /*SwitchType*/ 20,  MVT::f32,// ->51007
/*50987*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*50989*/         OPC_EmitInteger, MVT::i32, 14, 
/*50992*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50995*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMLAS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:f32 SPR:f32:$dstin, (fmul:f32 SPR:f32:$a, SPR:f32:$b)) - Complexity = 6
                  // Dst: (VMLAS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
                0, // EndSwitchType
/*51008*/     /*Scope*/ 120, /*->51129*/
/*51009*/       OPC_RecordChild1, // #1 = $b
/*51010*/       OPC_SwitchType /*2 cases */, 19,  MVT::f64,// ->51032
/*51013*/         OPC_CheckPatternPredicate, 9, // (Subtarget->hasVFP2())
/*51015*/         OPC_EmitInteger, MVT::i32, 14, 
/*51018*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51021*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VADDD), 0,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fadd:f64 DPR:f64:$a, DPR:f64:$b) - Complexity = 3
                  // Dst: (VADDD:f64 DPR:f64:$a, DPR:f64:$b)
                /*SwitchType*/ 94,  MVT::f32,// ->51128
/*51034*/         OPC_Scope, 19, /*->51055*/ // 2 children in Scope
/*51036*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*51038*/           OPC_EmitInteger, MVT::i32, 14, 
/*51041*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51044*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::VADDS), 0,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fadd:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
                    // Dst: (VADDS:f32 SPR:f32:$a, SPR:f32:$b)
/*51055*/         /*Scope*/ 71, /*->51127*/
/*51056*/           OPC_CheckPatternPredicate, 13, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*51058*/           OPC_EmitNode, TARGET_OPCODE(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2 
/*51065*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*51068*/           OPC_EmitNode, TARGET_OPCODE(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 2, 0, 3,  // Results = #4 
/*51078*/           OPC_EmitNode, TARGET_OPCODE(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #5 
/*51085*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*51088*/           OPC_EmitNode, TARGET_OPCODE(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 1, 6,  // Results = #7 
/*51098*/           OPC_EmitInteger, MVT::i32, 14, 
/*51101*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51104*/           OPC_EmitNode, TARGET_OPCODE(ARM::VADDfd_sfp), 0,
                        1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 4, 7, 8, 9,  // Results = #10 
/*51115*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*51118*/           OPC_MorphNodeTo, TARGET_OPCODE(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                    // Src: (fadd:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
                    // Dst: (EXTRACT_SUBREG:f32 (VADDfd_sfp:v2f32 (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$b, ssub_0:i32)), ssub_0:i32)
/*51127*/         0, /*End of Scope*/
                0, // EndSwitchType
/*51129*/     /*Scope*/ 54, /*->51184*/
/*51130*/       OPC_MoveChild, 1,
/*51132*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::FMUL),
/*51135*/       OPC_RecordChild0, // #1 = $src2
/*51136*/       OPC_RecordChild1, // #2 = $src3
/*51137*/       OPC_MoveParent,
/*51138*/       OPC_SwitchType /*2 cases */, 20,  MVT::v2f32,// ->51161
/*51141*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*51143*/         OPC_EmitInteger, MVT::i32, 14, 
/*51146*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51149*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMLAfd), 0,
                      1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$src2, DPR:v2f32:$src3)) - Complexity = 6
                  // Dst: (VMLAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$src2, DPR:v2f32:$src3)
                /*SwitchType*/ 20,  MVT::v4f32,// ->51183
/*51163*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*51165*/         OPC_EmitInteger, MVT::i32, 14, 
/*51168*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51171*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMLAfq), 0,
                      1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$src2, QPR:v4f32:$src3)) - Complexity = 6
                  // Dst: (VMLAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, QPR:v4f32:$src3)
                0, // EndSwitchType
/*51184*/     0, /*End of Scope*/
/*51185*/   /*Scope*/ 55, /*->51241*/
/*51186*/     OPC_MoveChild, 0,
/*51188*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::FMUL),
/*51191*/     OPC_RecordChild0, // #0 = $src2
/*51192*/     OPC_RecordChild1, // #1 = $src3
/*51193*/     OPC_MoveParent,
/*51194*/     OPC_RecordChild1, // #2 = $src1
/*51195*/     OPC_SwitchType /*2 cases */, 20,  MVT::v2f32,// ->51218
/*51198*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*51200*/       OPC_EmitInteger, MVT::i32, 14, 
/*51203*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51206*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMLAfd), 0,
                    1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fadd:v2f32 (fmul:v2f32 DPR:v2f32:$src2, DPR:v2f32:$src3), DPR:v2f32:$src1) - Complexity = 6
                // Dst: (VMLAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$src2, DPR:v2f32:$src3)
              /*SwitchType*/ 20,  MVT::v4f32,// ->51240
/*51220*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*51222*/       OPC_EmitInteger, MVT::i32, 14, 
/*51225*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51228*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMLAfq), 0,
                    1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fadd:v4f32 (fmul:v4f32 QPR:v4f32:$src2, QPR:v4f32:$src3), QPR:v4f32:$src1) - Complexity = 6
                // Dst: (VMLAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, QPR:v4f32:$src3)
              0, // EndSwitchType
/*51241*/   /*Scope*/ 46, /*->51288*/
/*51242*/     OPC_RecordChild0, // #0 = $src1
/*51243*/     OPC_RecordChild1, // #1 = $src2
/*51244*/     OPC_SwitchType /*2 cases */, 19,  MVT::v2f32,// ->51266
/*51247*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*51249*/       OPC_EmitInteger, MVT::i32, 14, 
/*51252*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51255*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VADDfd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fadd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$src2) - Complexity = 3
                // Dst: (VADDfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$src2)
              /*SwitchType*/ 19,  MVT::v4f32,// ->51287
/*51268*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*51270*/       OPC_EmitInteger, MVT::i32, 14, 
/*51273*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51276*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VADDfq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fadd:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2) - Complexity = 3
                // Dst: (VADDfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2)
              0, // EndSwitchType
/*51288*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 31|128,5/*671*/,  TARGET_OPCODE(ISD::FSUB),// ->51964
/*51293*/   OPC_Scope, 12|128,2/*268*/, /*->51564*/ // 3 children in Scope
/*51296*/     OPC_RecordChild0, // #0 = $src1
/*51297*/     OPC_MoveChild, 1,
/*51299*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::FMUL),
/*51302*/     OPC_Scope, 70, /*->51374*/ // 4 children in Scope
/*51304*/       OPC_RecordChild0, // #1 = $src2
/*51305*/       OPC_MoveChild, 1,
/*51307*/       OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VDUPLANE),
/*51310*/       OPC_RecordChild0, // #2 = $src3
/*51311*/       OPC_CheckChild0Type, MVT::v2f32,
/*51313*/       OPC_RecordChild1, // #3 = $lane
/*51314*/       OPC_MoveChild, 1,
/*51316*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*51319*/       OPC_MoveParent,
/*51320*/       OPC_MoveParent,
/*51321*/       OPC_MoveParent,
/*51322*/       OPC_SwitchType /*2 cases */, 23,  MVT::v2f32,// ->51348
/*51325*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*51327*/         OPC_EmitConvertToTarget, 3,
/*51329*/         OPC_EmitInteger, MVT::i32, 14, 
/*51332*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51335*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMLSslfd), 0,
                      1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (fsub:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$src2, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$src3, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLSslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$src2, DPR_VFP2:v2f32:$src3, (imm:i32):$lane)
                /*SwitchType*/ 23,  MVT::v4f32,// ->51373
/*51350*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*51352*/         OPC_EmitConvertToTarget, 3,
/*51354*/         OPC_EmitInteger, MVT::i32, 14, 
/*51357*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51360*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMLSslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$src2, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$src3, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, DPR_VFP2:v2f32:$src3, (imm:i32):$lane)
                0, // EndSwitchType
/*51374*/     /*Scope*/ 70, /*->51445*/
/*51375*/       OPC_MoveChild, 0,
/*51377*/       OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VDUPLANE),
/*51380*/       OPC_RecordChild0, // #1 = $src3
/*51381*/       OPC_CheckChild0Type, MVT::v2f32,
/*51383*/       OPC_RecordChild1, // #2 = $lane
/*51384*/       OPC_MoveChild, 1,
/*51386*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*51389*/       OPC_MoveParent,
/*51390*/       OPC_MoveParent,
/*51391*/       OPC_RecordChild1, // #3 = $src2
/*51392*/       OPC_MoveParent,
/*51393*/       OPC_SwitchType /*2 cases */, 23,  MVT::v2f32,// ->51419
/*51396*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*51398*/         OPC_EmitConvertToTarget, 2,
/*51400*/         OPC_EmitInteger, MVT::i32, 14, 
/*51403*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51406*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMLSslfd), 0,
                      1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                  // Src: (fsub:v2f32 DPR:v2f32:$src1, (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$src3, (imm:i32):$lane), DPR:v2f32:$src2)) - Complexity = 12
                  // Dst: (VMLSslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$src2, DPR_VFP2:v2f32:$src3, (imm:i32):$lane)
                /*SwitchType*/ 23,  MVT::v4f32,// ->51444
/*51421*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*51423*/         OPC_EmitConvertToTarget, 2,
/*51425*/         OPC_EmitInteger, MVT::i32, 14, 
/*51428*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51431*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMLSslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                  // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$src3, (imm:i32):$lane), QPR:v4f32:$src2)) - Complexity = 12
                  // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, DPR_VFP2:v2f32:$src3, (imm:i32):$lane)
                0, // EndSwitchType
/*51445*/     /*Scope*/ 58, /*->51504*/
/*51446*/       OPC_RecordChild0, // #1 = $src2
/*51447*/       OPC_MoveChild, 1,
/*51449*/       OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VDUPLANE),
/*51452*/       OPC_RecordChild0, // #2 = $src3
/*51453*/       OPC_CheckChild0Type, MVT::v4f32,
/*51455*/       OPC_RecordChild1, // #3 = $lane
/*51456*/       OPC_MoveChild, 1,
/*51458*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*51461*/       OPC_MoveParent,
/*51462*/       OPC_MoveParent,
/*51463*/       OPC_MoveParent,
/*51464*/       OPC_CheckType, MVT::v4f32,
/*51466*/       OPC_EmitConvertToTarget, 3,
/*51468*/       OPC_EmitNodeXForm, 10, 4, // DSubReg_i32_reg
/*51471*/       OPC_EmitNode, TARGET_OPCODE(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 5,  // Results = #6 
/*51480*/       OPC_EmitConvertToTarget, 3,
/*51482*/       OPC_EmitNodeXForm, 11, 7, // SubReg_i32_lane
/*51485*/       OPC_EmitInteger, MVT::i32, 14, 
/*51488*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51491*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMLSslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$src2, (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane))) - Complexity = 12
                // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*51504*/     /*Scope*/ 58, /*->51563*/
/*51505*/       OPC_MoveChild, 0,
/*51507*/       OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VDUPLANE),
/*51510*/       OPC_RecordChild0, // #1 = $src3
/*51511*/       OPC_CheckChild0Type, MVT::v4f32,
/*51513*/       OPC_RecordChild1, // #2 = $lane
/*51514*/       OPC_MoveChild, 1,
/*51516*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*51519*/       OPC_MoveParent,
/*51520*/       OPC_MoveParent,
/*51521*/       OPC_RecordChild1, // #3 = $src2
/*51522*/       OPC_MoveParent,
/*51523*/       OPC_CheckType, MVT::v4f32,
/*51525*/       OPC_EmitConvertToTarget, 2,
/*51527*/       OPC_EmitNodeXForm, 10, 4, // DSubReg_i32_reg
/*51530*/       OPC_EmitNode, TARGET_OPCODE(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 5,  // Results = #6 
/*51539*/       OPC_EmitConvertToTarget, 2,
/*51541*/       OPC_EmitNodeXForm, 11, 7, // SubReg_i32_lane
/*51544*/       OPC_EmitInteger, MVT::i32, 14, 
/*51547*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51550*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMLSslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane), QPR:v4f32:$src2)) - Complexity = 12
                // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*51563*/     0, /*End of Scope*/
/*51564*/   /*Scope*/ 116, /*->51681*/
/*51565*/     OPC_MoveChild, 0,
/*51567*/     OPC_SwitchOpcode /*2 cases */, 56,  TARGET_OPCODE(ISD::FNEG),// ->51627
/*51571*/       OPC_MoveChild, 0,
/*51573*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::FMUL),
/*51576*/       OPC_RecordChild0, // #0 = $a
/*51577*/       OPC_RecordChild1, // #1 = $b
/*51578*/       OPC_MoveParent,
/*51579*/       OPC_MoveParent,
/*51580*/       OPC_RecordChild1, // #2 = $dstin
/*51581*/       OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->51604
/*51584*/         OPC_CheckPatternPredicate, 12, // (Subtarget->hasVFP2()) && (Subtarget->useVMLx())
/*51586*/         OPC_EmitInteger, MVT::i32, 14, 
/*51589*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51592*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VNMLAD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fsub:f64 (fneg:f64 (fmul:f64 DPR:f64:$a, DPR:f64:$b)), DPR:f64:$dstin) - Complexity = 9
                  // Dst: (VNMLAD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
                /*SwitchType*/ 20,  MVT::f32,// ->51626
/*51606*/         OPC_CheckPatternPredicate, 9, // (Subtarget->hasVFP2())
/*51608*/         OPC_EmitInteger, MVT::i32, 14, 
/*51611*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51614*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VNMLAS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fsub:f32 (fneg:f32 (fmul:f32 SPR:f32:$a, SPR:f32:$b)), SPR:f32:$dstin) - Complexity = 9
                  // Dst: (VNMLAS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
                0, // EndSwitchType
              /*SwitchOpcode*/ 50,  TARGET_OPCODE(ISD::FMUL),// ->51680
/*51630*/       OPC_RecordChild0, // #0 = $a
/*51631*/       OPC_RecordChild1, // #1 = $b
/*51632*/       OPC_MoveParent,
/*51633*/       OPC_RecordChild1, // #2 = $dstin
/*51634*/       OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->51657
/*51637*/         OPC_CheckPatternPredicate, 12, // (Subtarget->hasVFP2()) && (Subtarget->useVMLx())
/*51639*/         OPC_EmitInteger, MVT::i32, 14, 
/*51642*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51645*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VNMLSD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fsub:f64 (fmul:f64 DPR:f64:$a, DPR:f64:$b), DPR:f64:$dstin) - Complexity = 6
                  // Dst: (VNMLSD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
                /*SwitchType*/ 20,  MVT::f32,// ->51679
/*51659*/         OPC_CheckPatternPredicate, 9, // (Subtarget->hasVFP2())
/*51661*/         OPC_EmitInteger, MVT::i32, 14, 
/*51664*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51667*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VNMLSS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fsub:f32 (fmul:f32 SPR:f32:$a, SPR:f32:$b), SPR:f32:$dstin) - Complexity = 6
                  // Dst: (VNMLSS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
                0, // EndSwitchType
              0, // EndSwitchOpcode
/*51681*/   /*Scope*/ 24|128,2/*280*/, /*->51963*/
/*51683*/     OPC_RecordChild0, // #0 = $dstin
/*51684*/     OPC_Scope, 54, /*->51740*/ // 4 children in Scope
/*51686*/       OPC_MoveChild, 1,
/*51688*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::FMUL),
/*51691*/       OPC_RecordChild0, // #1 = $a
/*51692*/       OPC_RecordChild1, // #2 = $b
/*51693*/       OPC_MoveParent,
/*51694*/       OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->51717
/*51697*/         OPC_CheckPatternPredicate, 14, // (!Subtarget->useNEONForSinglePrecisionFP())
/*51699*/         OPC_EmitInteger, MVT::i32, 14, 
/*51702*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51705*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMLSD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fsub:f64 DPR:f64:$dstin, (fmul:f64 DPR:f64:$a, DPR:f64:$b)) - Complexity = 6
                  // Dst: (VMLSD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
                /*SwitchType*/ 20,  MVT::f32,// ->51739
/*51719*/         OPC_CheckPatternPredicate, 14, // (!Subtarget->useNEONForSinglePrecisionFP())
/*51721*/         OPC_EmitInteger, MVT::i32, 14, 
/*51724*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51727*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMLSS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fsub:f32 SPR:f32:$dstin, (fmul:f32 SPR:f32:$a, SPR:f32:$b)) - Complexity = 6
                  // Dst: (VMLSS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
                0, // EndSwitchType
/*51740*/     /*Scope*/ 120, /*->51861*/
/*51741*/       OPC_RecordChild1, // #1 = $b
/*51742*/       OPC_SwitchType /*2 cases */, 19,  MVT::f64,// ->51764
/*51745*/         OPC_CheckPatternPredicate, 9, // (Subtarget->hasVFP2())
/*51747*/         OPC_EmitInteger, MVT::i32, 14, 
/*51750*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51753*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSUBD), 0,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fsub:f64 DPR:f64:$a, DPR:f64:$b) - Complexity = 3
                  // Dst: (VSUBD:f64 DPR:f64:$a, DPR:f64:$b)
                /*SwitchType*/ 94,  MVT::f32,// ->51860
/*51766*/         OPC_Scope, 19, /*->51787*/ // 2 children in Scope
/*51768*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*51770*/           OPC_EmitInteger, MVT::i32, 14, 
/*51773*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51776*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSUBS), 0,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fsub:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
                    // Dst: (VSUBS:f32 SPR:f32:$a, SPR:f32:$b)
/*51787*/         /*Scope*/ 71, /*->51859*/
/*51788*/           OPC_CheckPatternPredicate, 13, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*51790*/           OPC_EmitNode, TARGET_OPCODE(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2 
/*51797*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*51800*/           OPC_EmitNode, TARGET_OPCODE(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 2, 0, 3,  // Results = #4 
/*51810*/           OPC_EmitNode, TARGET_OPCODE(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #5 
/*51817*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*51820*/           OPC_EmitNode, TARGET_OPCODE(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 1, 6,  // Results = #7 
/*51830*/           OPC_EmitInteger, MVT::i32, 14, 
/*51833*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51836*/           OPC_EmitNode, TARGET_OPCODE(ARM::VSUBfd_sfp), 0,
                        1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 4, 7, 8, 9,  // Results = #10 
/*51847*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*51850*/           OPC_MorphNodeTo, TARGET_OPCODE(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                    // Src: (fsub:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
                    // Dst: (EXTRACT_SUBREG:f32 (VSUBfd_sfp:v2f32 (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$b, ssub_0:i32)), ssub_0:i32)
/*51859*/         0, /*End of Scope*/
                0, // EndSwitchType
/*51861*/     /*Scope*/ 54, /*->51916*/
/*51862*/       OPC_MoveChild, 1,
/*51864*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::FMUL),
/*51867*/       OPC_RecordChild0, // #1 = $src2
/*51868*/       OPC_RecordChild1, // #2 = $src3
/*51869*/       OPC_MoveParent,
/*51870*/       OPC_SwitchType /*2 cases */, 20,  MVT::v2f32,// ->51893
/*51873*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*51875*/         OPC_EmitInteger, MVT::i32, 14, 
/*51878*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51881*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMLSfd), 0,
                      1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fsub:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$src2, DPR:v2f32:$src3)) - Complexity = 6
                  // Dst: (VMLSfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$src2, DPR:v2f32:$src3)
                /*SwitchType*/ 20,  MVT::v4f32,// ->51915
/*51895*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*51897*/         OPC_EmitInteger, MVT::i32, 14, 
/*51900*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51903*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMLSfq), 0,
                      1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$src2, QPR:v4f32:$src3)) - Complexity = 6
                  // Dst: (VMLSfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, QPR:v4f32:$src3)
                0, // EndSwitchType
/*51916*/     /*Scope*/ 45, /*->51962*/
/*51917*/       OPC_RecordChild1, // #1 = $src2
/*51918*/       OPC_SwitchType /*2 cases */, 19,  MVT::v2f32,// ->51940
/*51921*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*51923*/         OPC_EmitInteger, MVT::i32, 14, 
/*51926*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51929*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSUBfd), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fsub:v2f32 DPR:v2f32:$src1, DPR:v2f32:$src2) - Complexity = 3
                  // Dst: (VSUBfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$src2)
                /*SwitchType*/ 19,  MVT::v4f32,// ->51961
/*51942*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*51944*/         OPC_EmitInteger, MVT::i32, 14, 
/*51947*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51950*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSUBfq), 0,
                      1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fsub:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2) - Complexity = 3
                  // Dst: (VSUBfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2)
                0, // EndSwitchType
/*51962*/     0, /*End of Scope*/
/*51963*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 15|128,2/*271*/,  TARGET_OPCODE(ISD::ZERO_EXTEND),// ->52239
/*51968*/   OPC_Scope, 69|128,1/*197*/, /*->52168*/ // 2 children in Scope
/*51971*/     OPC_MoveChild, 0,
/*51973*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::INTRINSIC_WO_CHAIN),
/*51976*/     OPC_MoveChild, 0,
/*51978*/     OPC_Scope, 93, /*->52073*/ // 2 children in Scope
/*51980*/       OPC_CheckInteger, 4, 
/*51982*/       OPC_MoveParent,
/*51983*/       OPC_RecordChild1, // #0 = $src1
/*51984*/       OPC_SwitchType /*3 cases */, 27,  MVT::v8i8,// ->52014
/*51987*/         OPC_CheckChild1Type, MVT::v8i8,
/*51989*/         OPC_RecordChild2, // #1 = $src2
/*51990*/         OPC_CheckChild2Type, MVT::v8i8,
/*51992*/         OPC_MoveParent,
/*51993*/         OPC_CheckType, MVT::v8i16,
/*51995*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*51997*/         OPC_EmitInteger, MVT::i32, 14, 
/*52000*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52003*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VABDLsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (zext:v8i16 (intrinsic_wo_chain:v8i8 4:iPTR, DPR:v8i8:$src1, DPR:v8i8:$src2)) - Complexity = 11
                  // Dst: (VABDLsv8i16:v8i16 DPR:v8i8:$src1, DPR:v8i8:$src2)
                /*SwitchType*/ 27,  MVT::v4i16,// ->52043
/*52016*/         OPC_CheckChild1Type, MVT::v4i16,
/*52018*/         OPC_RecordChild2, // #1 = $src2
/*52019*/         OPC_CheckChild2Type, MVT::v4i16,
/*52021*/         OPC_MoveParent,
/*52022*/         OPC_CheckType, MVT::v4i32,
/*52024*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*52026*/         OPC_EmitInteger, MVT::i32, 14, 
/*52029*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52032*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VABDLsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (zext:v4i32 (intrinsic_wo_chain:v4i16 4:iPTR, DPR:v4i16:$src1, DPR:v4i16:$src2)) - Complexity = 11
                  // Dst: (VABDLsv4i32:v4i32 DPR:v4i16:$src1, DPR:v4i16:$src2)
                /*SwitchType*/ 27,  MVT::v2i32,// ->52072
/*52045*/         OPC_CheckChild1Type, MVT::v2i32,
/*52047*/         OPC_RecordChild2, // #1 = $src2
/*52048*/         OPC_CheckChild2Type, MVT::v2i32,
/*52050*/         OPC_MoveParent,
/*52051*/         OPC_CheckType, MVT::v2i64,
/*52053*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*52055*/         OPC_EmitInteger, MVT::i32, 14, 
/*52058*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52061*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VABDLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (zext:v2i64 (intrinsic_wo_chain:v2i32 4:iPTR, DPR:v2i32:$src1, DPR:v2i32:$src2)) - Complexity = 11
                  // Dst: (VABDLsv2i64:v2i64 DPR:v2i32:$src1, DPR:v2i32:$src2)
                0, // EndSwitchType
/*52073*/     /*Scope*/ 93, /*->52167*/
/*52074*/       OPC_CheckInteger, 5, 
/*52076*/       OPC_MoveParent,
/*52077*/       OPC_RecordChild1, // #0 = $src1
/*52078*/       OPC_SwitchType /*3 cases */, 27,  MVT::v8i8,// ->52108
/*52081*/         OPC_CheckChild1Type, MVT::v8i8,
/*52083*/         OPC_RecordChild2, // #1 = $src2
/*52084*/         OPC_CheckChild2Type, MVT::v8i8,
/*52086*/         OPC_MoveParent,
/*52087*/         OPC_CheckType, MVT::v8i16,
/*52089*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*52091*/         OPC_EmitInteger, MVT::i32, 14, 
/*52094*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52097*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VABDLuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (zext:v8i16 (intrinsic_wo_chain:v8i8 5:iPTR, DPR:v8i8:$src1, DPR:v8i8:$src2)) - Complexity = 11
                  // Dst: (VABDLuv8i16:v8i16 DPR:v8i8:$src1, DPR:v8i8:$src2)
                /*SwitchType*/ 27,  MVT::v4i16,// ->52137
/*52110*/         OPC_CheckChild1Type, MVT::v4i16,
/*52112*/         OPC_RecordChild2, // #1 = $src2
/*52113*/         OPC_CheckChild2Type, MVT::v4i16,
/*52115*/         OPC_MoveParent,
/*52116*/         OPC_CheckType, MVT::v4i32,
/*52118*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*52120*/         OPC_EmitInteger, MVT::i32, 14, 
/*52123*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52126*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VABDLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (zext:v4i32 (intrinsic_wo_chain:v4i16 5:iPTR, DPR:v4i16:$src1, DPR:v4i16:$src2)) - Complexity = 11
                  // Dst: (VABDLuv4i32:v4i32 DPR:v4i16:$src1, DPR:v4i16:$src2)
                /*SwitchType*/ 27,  MVT::v2i32,// ->52166
/*52139*/         OPC_CheckChild1Type, MVT::v2i32,
/*52141*/         OPC_RecordChild2, // #1 = $src2
/*52142*/         OPC_CheckChild2Type, MVT::v2i32,
/*52144*/         OPC_MoveParent,
/*52145*/         OPC_CheckType, MVT::v2i64,
/*52147*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*52149*/         OPC_EmitInteger, MVT::i32, 14, 
/*52152*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52155*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VABDLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (zext:v2i64 (intrinsic_wo_chain:v2i32 5:iPTR, DPR:v2i32:$src1, DPR:v2i32:$src2)) - Complexity = 11
                  // Dst: (VABDLuv2i64:v2i64 DPR:v2i32:$src1, DPR:v2i32:$src2)
                0, // EndSwitchType
/*52167*/     0, /*End of Scope*/
/*52168*/   /*Scope*/ 69, /*->52238*/
/*52169*/     OPC_RecordChild0, // #0 = $src
/*52170*/     OPC_SwitchType /*3 cases */, 20,  MVT::v8i16,// ->52193
/*52173*/       OPC_CheckChild0Type, MVT::v8i8,
/*52175*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*52177*/       OPC_EmitInteger, MVT::i32, 14, 
/*52180*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52183*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMOVLuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (zext:v8i16 DPR:v8i8:$src) - Complexity = 3
                // Dst: (VMOVLuv8i16:v8i16 DPR:v8i8:$src)
              /*SwitchType*/ 20,  MVT::v4i32,// ->52215
/*52195*/       OPC_CheckChild0Type, MVT::v4i16,
/*52197*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*52199*/       OPC_EmitInteger, MVT::i32, 14, 
/*52202*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52205*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMOVLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (zext:v4i32 DPR:v4i16:$src) - Complexity = 3
                // Dst: (VMOVLuv4i32:v4i32 DPR:v4i16:$src)
              /*SwitchType*/ 20,  MVT::v2i64,// ->52237
/*52217*/       OPC_CheckChild0Type, MVT::v2i32,
/*52219*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*52221*/       OPC_EmitInteger, MVT::i32, 14, 
/*52224*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52227*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMOVLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (zext:v2i64 DPR:v2i32:$src) - Complexity = 3
                // Dst: (VMOVLuv2i64:v2i64 DPR:v2i32:$src)
              0, // EndSwitchType
/*52238*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 63,  TARGET_OPCODE(ISD::CALLSEQ_END),// ->52305
/*52242*/   OPC_RecordNode,   // #0 = 'ARMcallseq_end' chained node
/*52243*/   OPC_CaptureFlagInput,
/*52244*/   OPC_RecordChild1, // #1 = $amt1
/*52245*/   OPC_MoveChild, 1,
/*52247*/   OPC_SwitchOpcode /*2 cases */, 26,  TARGET_OPCODE(ISD::TargetConstant),// ->52277
/*52251*/     OPC_MoveParent,
/*52252*/     OPC_RecordChild2, // #2 = $amt2
/*52253*/     OPC_MoveChild, 2,
/*52255*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::TargetConstant),
/*52258*/     OPC_MoveParent,
/*52259*/     OPC_EmitMergeInputChains1_0,
/*52260*/     OPC_EmitInteger, MVT::i32, 14, 
/*52263*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52266*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::ADJCALLSTACKUP), 0|OPFL_Chain|OPFL_FlagInput|OPFL_FlagOutput,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
              // Src: (ARMcallseq_end (timm:i32):$amt1, (timm:i32):$amt2) - Complexity = 9
              // Dst: (ADJCALLSTACKUP:i32 (timm:i32):$amt1, (timm:i32):$amt2)
            /*SwitchOpcode*/ 24,  TARGET_OPCODE(ISD::Constant),// ->52304
/*52280*/     OPC_MoveParent,
/*52281*/     OPC_RecordChild2, // #2 = $amt2
/*52282*/     OPC_MoveChild, 2,
/*52284*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*52287*/     OPC_MoveParent,
/*52288*/     OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb1Only())
/*52290*/     OPC_EmitMergeInputChains1_0,
/*52291*/     OPC_EmitConvertToTarget, 1,
/*52293*/     OPC_EmitConvertToTarget, 2,
/*52295*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::tADJCALLSTACKUP), 0|OPFL_Chain|OPFL_FlagInput|OPFL_FlagOutput,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 4, 
              // Src: (ARMcallseq_end (imm:i32):$amt1, (imm:i32):$amt2) - Complexity = 9
              // Dst: (tADJCALLSTACKUP:i32 (imm:i32):$amt1, (imm:i32):$amt2)
            0, // EndSwitchOpcode
          /*SwitchOpcode*/ 82,  TARGET_OPCODE(ARMISD::WrapperJT),// ->52390
/*52308*/   OPC_RecordChild0, // #0 = $dst
/*52309*/   OPC_MoveChild, 0,
/*52311*/   OPC_CheckOpcode, TARGET_OPCODE(ISD::TargetJumpTable),
/*52314*/   OPC_MoveParent,
/*52315*/   OPC_RecordChild1, // #1 = $id
/*52316*/   OPC_MoveChild, 1,
/*52318*/   OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*52321*/   OPC_MoveParent,
/*52322*/   OPC_Scope, 21, /*->52345*/ // 3 children in Scope
/*52324*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*52326*/     OPC_EmitConvertToTarget, 1,
/*52328*/     OPC_EmitInteger, MVT::i32, 14, 
/*52331*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52334*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::LEApcrelJT), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (ARMWrapperJT:i32 (tjumptable:i32):$dst, (imm:i32):$id) - Complexity = 9
              // Dst: (LEApcrelJT:i32 (tjumptable:i32):$dst, (imm:i32):$id)
/*52345*/   /*Scope*/ 21, /*->52367*/
/*52346*/     OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb1Only())
/*52348*/     OPC_EmitConvertToTarget, 1,
/*52350*/     OPC_EmitInteger, MVT::i32, 14, 
/*52353*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52356*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::tLEApcrelJT), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (ARMWrapperJT:i32 (tjumptable:i32):$dst, (imm:i32):$id) - Complexity = 9
              // Dst: (tLEApcrelJT:i32 (tjumptable:i32):$dst, (imm:i32):$id)
/*52367*/   /*Scope*/ 21, /*->52389*/
/*52368*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*52370*/     OPC_EmitConvertToTarget, 1,
/*52372*/     OPC_EmitInteger, MVT::i32, 14, 
/*52375*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52378*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2LEApcrelJT), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (ARMWrapperJT:i32 (tjumptable:i32):$dst, (imm:i32):$id) - Complexity = 9
              // Dst: (t2LEApcrelJT:i32 (tjumptable:i32):$dst, (imm:i32):$id)
/*52389*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 34,  TARGET_OPCODE(ARMISD::BR2_JT),// ->52427
/*52393*/   OPC_RecordNode,   // #0 = 'ARMbr2jt' chained node
/*52394*/   OPC_RecordChild1, // #1 = $target
/*52395*/   OPC_CheckChild1Type, MVT::i32,
/*52397*/   OPC_RecordChild2, // #2 = $index
/*52398*/   OPC_RecordChild3, // #3 = $jt
/*52399*/   OPC_MoveChild, 3,
/*52401*/   OPC_CheckOpcode, TARGET_OPCODE(ISD::TargetJumpTable),
/*52404*/   OPC_MoveParent,
/*52405*/   OPC_RecordChild4, // #4 = $id
/*52406*/   OPC_MoveChild, 4,
/*52408*/   OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*52411*/   OPC_MoveParent,
/*52412*/   OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*52414*/   OPC_EmitMergeInputChains1_0,
/*52415*/   OPC_EmitConvertToTarget, 4,
/*52417*/   OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2BR_JT), 0|OPFL_Chain,
                0/*#VTs*/, 4/*#Ops*/, 1, 2, 3, 5, 
            // Src: (ARMbr2jt GPR:i32:$target, GPR:i32:$index, (tjumptable:i32):$jt, (imm:i32):$id) - Complexity = 9
            // Dst: (t2BR_JT GPR:i32:$target, GPR:i32:$index, (tjumptable:i32):$jt, (imm:i32):$id)
          /*SwitchOpcode*/ 25,  TARGET_OPCODE(ISD::INTRINSIC_VOID),// ->52455
/*52430*/   OPC_RecordNode,   // #0 = 'intrinsic_void' chained node
/*52431*/   OPC_MoveChild, 1,
/*52433*/   OPC_CheckInteger, 105, 
/*52435*/   OPC_MoveParent,
/*52436*/   OPC_RecordChild2, // #1 = $src
/*52437*/   OPC_CheckPatternPredicate, 9, // (Subtarget->hasVFP2())
/*52439*/   OPC_EmitMergeInputChains1_0,
/*52440*/   OPC_EmitInteger, MVT::i32, 14, 
/*52443*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52446*/   OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMSR), 0|OPFL_Chain,
                0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
            // Src: (intrinsic_void 105:iPTR, GPR:i32:$src) - Complexity = 8
            // Dst: (VMSR GPR:i32:$src)
          /*SwitchOpcode*/ 59,  TARGET_OPCODE(ARMISD::BFI),// ->52517
/*52458*/   OPC_RecordChild0, // #0 = $src
/*52459*/   OPC_RecordChild1, // #1 = $val
/*52460*/   OPC_RecordChild2, // #2 = $imm
/*52461*/   OPC_MoveChild, 2,
/*52463*/   OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*52466*/   OPC_CheckPredicate, 24, // Predicate_bf_inv_mask_imm
/*52468*/   OPC_MoveParent,
/*52469*/   OPC_Scope, 22, /*->52493*/ // 2 children in Scope
/*52471*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*52473*/     OPC_EmitConvertToTarget, 2,
/*52475*/     OPC_EmitInteger, MVT::i32, 14, 
/*52478*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52481*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::BFI), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (ARMbfi:i32 GPR:i32:$src, GPR:i32:$val, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
              // Dst: (BFI:i32 GPR:i32:$src, GPR:i32:$val, (imm:i32):$imm)
/*52493*/   /*Scope*/ 22, /*->52516*/
/*52494*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*52496*/     OPC_EmitConvertToTarget, 2,
/*52498*/     OPC_EmitInteger, MVT::i32, 14, 
/*52501*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52504*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2BFI), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (ARMbfi:i32 rGPR:i32:$src, rGPR:i32:$val, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
              // Dst: (t2BFI:i32 rGPR:i32:$src, rGPR:i32:$val, (imm:i32):$imm)
/*52516*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 45|128,1/*173*/,  TARGET_OPCODE(ARMISD::Wrapper),// ->52694
/*52521*/   OPC_RecordChild0, // #0 = $dst
/*52522*/   OPC_MoveChild, 0,
/*52524*/   OPC_SwitchOpcode /*2 cases */, 100,  TARGET_OPCODE(ISD::TargetGlobalAddress),// ->52628
/*52528*/     OPC_MoveParent,
/*52529*/     OPC_CheckType, MVT::i32,
/*52531*/     OPC_Scope, 18, /*->52551*/ // 5 children in Scope
/*52533*/       OPC_CheckPatternPredicate, 15, // (!Subtarget->isThumb()) && (!Subtarget->useMovt())
/*52535*/       OPC_EmitInteger, MVT::i32, 14, 
/*52538*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52541*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::LEApcrel), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapper:i32 (tglobaladdr:i32):$dst) - Complexity = 6
                // Dst: (LEApcrel:i32 (tglobaladdr:i32):$dst)
/*52551*/     /*Scope*/ 18, /*->52570*/
/*52552*/       OPC_CheckPatternPredicate, 16, // (!Subtarget->isThumb()) && (Subtarget->useMovt())
/*52554*/       OPC_EmitInteger, MVT::i32, 14, 
/*52557*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52560*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::MOVi32imm), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapper:i32 (tglobaladdr:i32):$dst) - Complexity = 6
                // Dst: (MOVi32imm:i32 (tglobaladdr:i32):$dst)
/*52570*/     /*Scope*/ 18, /*->52589*/
/*52571*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb1Only())
/*52573*/       OPC_EmitInteger, MVT::i32, 14, 
/*52576*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52579*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::tLEApcrel), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapper:i32 (tglobaladdr:i32):$dst) - Complexity = 6
                // Dst: (tLEApcrel:i32 (tglobaladdr:i32):$dst)
/*52589*/     /*Scope*/ 18, /*->52608*/
/*52590*/       OPC_CheckPatternPredicate, 17, // (Subtarget->isThumb2()) && (!Subtarget->useMovt())
/*52592*/       OPC_EmitInteger, MVT::i32, 14, 
/*52595*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52598*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2LEApcrel), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapper:i32 (tglobaladdr:i32):$dst) - Complexity = 6
                // Dst: (t2LEApcrel:i32 (tglobaladdr:i32):$dst)
/*52608*/     /*Scope*/ 18, /*->52627*/
/*52609*/       OPC_CheckPatternPredicate, 18, // (Subtarget->isThumb2()) && (Subtarget->useMovt())
/*52611*/       OPC_EmitInteger, MVT::i32, 14, 
/*52614*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52617*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2MOVi32imm), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapper:i32 (tglobaladdr:i32):$dst) - Complexity = 6
                // Dst: (t2MOVi32imm:i32 (tglobaladdr:i32):$dst)
/*52627*/     0, /*End of Scope*/
            /*SwitchOpcode*/ 62,  TARGET_OPCODE(ISD::TargetConstantPool),// ->52693
/*52631*/     OPC_MoveParent,
/*52632*/     OPC_CheckType, MVT::i32,
/*52634*/     OPC_Scope, 18, /*->52654*/ // 3 children in Scope
/*52636*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*52638*/       OPC_EmitInteger, MVT::i32, 14, 
/*52641*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52644*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::LEApcrel), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapper:i32 (tconstpool:i32):$dst) - Complexity = 6
                // Dst: (LEApcrel:i32 (tconstpool:i32):$dst)
/*52654*/     /*Scope*/ 18, /*->52673*/
/*52655*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb1Only())
/*52657*/       OPC_EmitInteger, MVT::i32, 14, 
/*52660*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52663*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::tLEApcrel), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapper:i32 (tconstpool:i32):$dst) - Complexity = 6
                // Dst: (tLEApcrel:i32 (tconstpool:i32):$dst)
/*52673*/     /*Scope*/ 18, /*->52692*/
/*52674*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*52676*/       OPC_EmitInteger, MVT::i32, 14, 
/*52679*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52682*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2LEApcrel), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapper:i32 (tconstpool:i32):$dst) - Complexity = 6
                // Dst: (t2LEApcrel:i32 (tconstpool:i32):$dst)
/*52692*/     0, /*End of Scope*/
            0, // EndSwitchOpcode
          /*SwitchOpcode*/ 29|128,1/*157*/,  TARGET_OPCODE(ARMISD::VGETLANEs),// ->52855
/*52698*/   OPC_RecordChild0, // #0 = $src
/*52699*/   OPC_Scope, 30, /*->52731*/ // 4 children in Scope
/*52701*/     OPC_CheckChild0Type, MVT::v8i8,
/*52703*/     OPC_RecordChild1, // #1 = $lane
/*52704*/     OPC_MoveChild, 1,
/*52706*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*52709*/     OPC_MoveParent,
/*52710*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*52712*/     OPC_EmitConvertToTarget, 1,
/*52714*/     OPC_EmitInteger, MVT::i32, 14, 
/*52717*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52720*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VGETLNs8), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvgetlanes:i32 DPR:v8i8:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNs8:i32 DPR:v8i8:$src, (imm:i32):$lane)
/*52731*/   /*Scope*/ 30, /*->52762*/
/*52732*/     OPC_CheckChild0Type, MVT::v4i16,
/*52734*/     OPC_RecordChild1, // #1 = $lane
/*52735*/     OPC_MoveChild, 1,
/*52737*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*52740*/     OPC_MoveParent,
/*52741*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*52743*/     OPC_EmitConvertToTarget, 1,
/*52745*/     OPC_EmitInteger, MVT::i32, 14, 
/*52748*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52751*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VGETLNs16), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvgetlanes:i32 DPR:v4i16:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNs16:i32 DPR:v4i16:$src, (imm:i32):$lane)
/*52762*/   /*Scope*/ 45, /*->52808*/
/*52763*/     OPC_CheckChild0Type, MVT::v16i8,
/*52765*/     OPC_RecordChild1, // #1 = $lane
/*52766*/     OPC_MoveChild, 1,
/*52768*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*52771*/     OPC_MoveParent,
/*52772*/     OPC_EmitConvertToTarget, 1,
/*52774*/     OPC_EmitNodeXForm, 21, 2, // DSubReg_i8_reg
/*52777*/     OPC_EmitNode, TARGET_OPCODE(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v8i8, 2/*#Ops*/, 0, 3,  // Results = #4 
/*52786*/     OPC_EmitConvertToTarget, 1,
/*52788*/     OPC_EmitNodeXForm, 22, 5, // SubReg_i8_lane
/*52791*/     OPC_EmitInteger, MVT::i32, 14, 
/*52794*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52797*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VGETLNs8), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvgetlanes:i32 QPR:v16i8:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNs8:i32 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$lane)), (SubReg_i8_lane:i32 (imm:i32):$lane))
/*52808*/   /*Scope*/ 45, /*->52854*/
/*52809*/     OPC_CheckChild0Type, MVT::v8i16,
/*52811*/     OPC_RecordChild1, // #1 = $lane
/*52812*/     OPC_MoveChild, 1,
/*52814*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*52817*/     OPC_MoveParent,
/*52818*/     OPC_EmitConvertToTarget, 1,
/*52820*/     OPC_EmitNodeXForm, 8, 2, // DSubReg_i16_reg
/*52823*/     OPC_EmitNode, TARGET_OPCODE(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 3,  // Results = #4 
/*52832*/     OPC_EmitConvertToTarget, 1,
/*52834*/     OPC_EmitNodeXForm, 9, 5, // SubReg_i16_lane
/*52837*/     OPC_EmitInteger, MVT::i32, 14, 
/*52840*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52843*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VGETLNs16), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvgetlanes:i32 QPR:v8i16:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNs16:i32 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*52854*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 29|128,1/*157*/,  TARGET_OPCODE(ARMISD::VGETLANEu),// ->53016
/*52859*/   OPC_RecordChild0, // #0 = $src
/*52860*/   OPC_Scope, 30, /*->52892*/ // 4 children in Scope
/*52862*/     OPC_CheckChild0Type, MVT::v8i8,
/*52864*/     OPC_RecordChild1, // #1 = $lane
/*52865*/     OPC_MoveChild, 1,
/*52867*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*52870*/     OPC_MoveParent,
/*52871*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*52873*/     OPC_EmitConvertToTarget, 1,
/*52875*/     OPC_EmitInteger, MVT::i32, 14, 
/*52878*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52881*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VGETLNu8), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvgetlaneu:i32 DPR:v8i8:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNu8:i32 DPR:v8i8:$src, (imm:i32):$lane)
/*52892*/   /*Scope*/ 30, /*->52923*/
/*52893*/     OPC_CheckChild0Type, MVT::v4i16,
/*52895*/     OPC_RecordChild1, // #1 = $lane
/*52896*/     OPC_MoveChild, 1,
/*52898*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*52901*/     OPC_MoveParent,
/*52902*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*52904*/     OPC_EmitConvertToTarget, 1,
/*52906*/     OPC_EmitInteger, MVT::i32, 14, 
/*52909*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52912*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VGETLNu16), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvgetlaneu:i32 DPR:v4i16:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNu16:i32 DPR:v4i16:$src, (imm:i32):$lane)
/*52923*/   /*Scope*/ 45, /*->52969*/
/*52924*/     OPC_CheckChild0Type, MVT::v16i8,
/*52926*/     OPC_RecordChild1, // #1 = $lane
/*52927*/     OPC_MoveChild, 1,
/*52929*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*52932*/     OPC_MoveParent,
/*52933*/     OPC_EmitConvertToTarget, 1,
/*52935*/     OPC_EmitNodeXForm, 21, 2, // DSubReg_i8_reg
/*52938*/     OPC_EmitNode, TARGET_OPCODE(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v8i8, 2/*#Ops*/, 0, 3,  // Results = #4 
/*52947*/     OPC_EmitConvertToTarget, 1,
/*52949*/     OPC_EmitNodeXForm, 22, 5, // SubReg_i8_lane
/*52952*/     OPC_EmitInteger, MVT::i32, 14, 
/*52955*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52958*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VGETLNu8), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvgetlaneu:i32 QPR:v16i8:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNu8:i32 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$lane)), (SubReg_i8_lane:i32 (imm:i32):$lane))
/*52969*/   /*Scope*/ 45, /*->53015*/
/*52970*/     OPC_CheckChild0Type, MVT::v8i16,
/*52972*/     OPC_RecordChild1, // #1 = $lane
/*52973*/     OPC_MoveChild, 1,
/*52975*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*52978*/     OPC_MoveParent,
/*52979*/     OPC_EmitConvertToTarget, 1,
/*52981*/     OPC_EmitNodeXForm, 8, 2, // DSubReg_i16_reg
/*52984*/     OPC_EmitNode, TARGET_OPCODE(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 3,  // Results = #4 
/*52993*/     OPC_EmitConvertToTarget, 1,
/*52995*/     OPC_EmitNodeXForm, 9, 5, // SubReg_i16_lane
/*52998*/     OPC_EmitInteger, MVT::i32, 14, 
/*53001*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53004*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VGETLNu16), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvgetlaneu:i32 QPR:v8i16:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNu16:i32 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*53015*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 56|128,1/*184*/,  TARGET_OPCODE(ISD::EXTRACT_VECTOR_ELT),// ->53204
/*53020*/   OPC_RecordChild0, // #0 = $src
/*53021*/   OPC_Scope, 32, /*->53055*/ // 5 children in Scope
/*53023*/     OPC_CheckChild0Type, MVT::v2i32,
/*53025*/     OPC_RecordChild1, // #1 = $lane
/*53026*/     OPC_MoveChild, 1,
/*53028*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*53031*/     OPC_MoveParent,
/*53032*/     OPC_CheckType, MVT::i32,
/*53034*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*53036*/     OPC_EmitConvertToTarget, 1,
/*53038*/     OPC_EmitInteger, MVT::i32, 14, 
/*53041*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53044*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VGETLNi32), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (extractelt:i32 DPR:v2i32:$src, (imm:iPTR):$lane) - Complexity = 6
              // Dst: (VGETLNi32:i32 DPR:v2i32:$src, (imm:i32):$lane)
/*53055*/   /*Scope*/ 47, /*->53103*/
/*53056*/     OPC_CheckChild0Type, MVT::v4i32,
/*53058*/     OPC_RecordChild1, // #1 = $lane
/*53059*/     OPC_MoveChild, 1,
/*53061*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*53064*/     OPC_MoveParent,
/*53065*/     OPC_CheckType, MVT::i32,
/*53067*/     OPC_EmitConvertToTarget, 1,
/*53069*/     OPC_EmitNodeXForm, 10, 2, // DSubReg_i32_reg
/*53072*/     OPC_EmitNode, TARGET_OPCODE(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 3,  // Results = #4 
/*53081*/     OPC_EmitConvertToTarget, 1,
/*53083*/     OPC_EmitNodeXForm, 11, 5, // SubReg_i32_lane
/*53086*/     OPC_EmitInteger, MVT::i32, 14, 
/*53089*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53092*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VGETLNi32), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane) - Complexity = 6
              // Dst: (VGETLNi32:i32 (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src, (DSubReg_i32_reg:i32 (imm:iPTR):$lane)), (SubReg_i32_lane:i32 (imm:iPTR):$lane))
/*53103*/   /*Scope*/ 23, /*->53127*/
/*53104*/     OPC_RecordChild1, // #1 = $src2
/*53105*/     OPC_MoveChild, 1,
/*53107*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*53110*/     OPC_MoveParent,
/*53111*/     OPC_CheckType, MVT::f64,
/*53113*/     OPC_EmitConvertToTarget, 1,
/*53115*/     OPC_EmitNodeXForm, 23, 2, // DSubReg_f64_reg
/*53118*/     OPC_MorphNodeTo, TARGET_OPCODE(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::f64, 2/*#Ops*/, 0, 3, 
              // Src: (extractelt:f64 QPR:v2f64:$src1, (imm:iPTR):$src2) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:f64 QPR:v2f64:$src1, (DSubReg_f64_reg:i32 (imm:iPTR):$src2))
/*53127*/   /*Scope*/ 37, /*->53165*/
/*53128*/     OPC_CheckChild0Type, MVT::v2f32,
/*53130*/     OPC_RecordChild1, // #1 = $src2
/*53131*/     OPC_MoveChild, 1,
/*53133*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*53136*/     OPC_MoveParent,
/*53137*/     OPC_CheckType, MVT::f32,
/*53139*/     OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*53142*/     OPC_EmitNode, TARGET_OPCODE(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 2,  // Results = #3 
/*53151*/     OPC_EmitConvertToTarget, 1,
/*53153*/     OPC_EmitNodeXForm, 24, 4, // SSubReg_f32_reg
/*53156*/     OPC_MorphNodeTo, TARGET_OPCODE(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::f32, 2/*#Ops*/, 3, 5, 
              // Src: (extractelt:f32 DPR:v2f32:$src1, (imm:iPTR):$src2) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 DPR:v2f32:$src1, DPR_VFP2:f64), (SSubReg_f32_reg:i32 (imm:iPTR):$src2))
/*53165*/   /*Scope*/ 37, /*->53203*/
/*53166*/     OPC_CheckChild0Type, MVT::v4f32,
/*53168*/     OPC_RecordChild1, // #1 = $src2
/*53169*/     OPC_MoveChild, 1,
/*53171*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*53174*/     OPC_MoveParent,
/*53175*/     OPC_CheckType, MVT::f32,
/*53177*/     OPC_EmitInteger, MVT::i32, ARM::QPR_VFP2RegClassID,
/*53180*/     OPC_EmitNode, TARGET_OPCODE(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 0, 2,  // Results = #3 
/*53189*/     OPC_EmitConvertToTarget, 1,
/*53191*/     OPC_EmitNodeXForm, 24, 4, // SSubReg_f32_reg
/*53194*/     OPC_MorphNodeTo, TARGET_OPCODE(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::f32, 2/*#Ops*/, 3, 5, 
              // Src: (extractelt:f32 QPR:v4f32:$src1, (imm:iPTR):$src2) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v4f32 QPR:v4f32:$src1, QPR_VFP2:v16i8), (SSubReg_f32_reg:i32 (imm:iPTR):$src2))
/*53203*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 110|128,2/*366*/,  TARGET_OPCODE(ISD::Constant),// ->53574
/*53208*/   OPC_RecordNode,   // #0 = $src
/*53209*/   OPC_CheckType, MVT::i32,
/*53211*/   OPC_Scope, 26, /*->53239*/ // 11 children in Scope
/*53213*/     OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*53215*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*53217*/     OPC_EmitConvertToTarget, 0,
/*53219*/     OPC_EmitInteger, MVT::i32, 14, 
/*53222*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53225*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53228*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2MOVi), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
              // Src: (imm:i32)<<P:Predicate_t2_so_imm>>:$src - Complexity = 5
              // Dst: (t2MOVi:i32 (imm:i32):$src)
/*53239*/   /*Scope*/ 26, /*->53266*/
/*53240*/     OPC_CheckPredicate, 7, // Predicate_so_imm
/*53242*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*53244*/     OPC_EmitConvertToTarget, 0,
/*53246*/     OPC_EmitInteger, MVT::i32, 14, 
/*53249*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53252*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53255*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::MOVi), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
              // Src: (imm:i32)<<P:Predicate_so_imm>>:$src - Complexity = 4
              // Dst: (MOVi:i32 (imm:i32):$src)
/*53266*/   /*Scope*/ 22, /*->53289*/
/*53267*/     OPC_CheckPredicate, 62, // Predicate_imm0_65535
/*53269*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*53271*/     OPC_EmitConvertToTarget, 0,
/*53273*/     OPC_EmitInteger, MVT::i32, 14, 
/*53276*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53279*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::MOVi16), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (imm:i32)<<P:Predicate_imm0_65535>>:$src - Complexity = 4
              // Dst: (MOVi16:i32 (imm:i32):$src)
/*53289*/   /*Scope*/ 29, /*->53319*/
/*53290*/     OPC_CheckPredicate, 25, // Predicate_so_imm_not
/*53292*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*53294*/     OPC_EmitConvertToTarget, 0,
/*53296*/     OPC_EmitNodeXForm, 19, 1, // so_imm_not_XFORM
/*53299*/     OPC_EmitInteger, MVT::i32, 14, 
/*53302*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53305*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53308*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::MVNi), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
              // Src: (imm:i32)<<P:Predicate_so_imm_not>><<X:so_imm_not_XFORM>>:$imm - Complexity = 4
              // Dst: (MVNi:i32 (so_imm_not_XFORM:i32 (imm:i32):$imm))
/*53319*/   /*Scope*/ 22, /*->53342*/
/*53320*/     OPC_CheckPredicate, 9, // Predicate_so_imm2part
/*53322*/     OPC_CheckPatternPredicate, 19, // (!Subtarget->isThumb()) && (!Subtarget->hasV6T2Ops())
/*53324*/     OPC_EmitConvertToTarget, 0,
/*53326*/     OPC_EmitInteger, MVT::i32, 14, 
/*53329*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53332*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::MOVi2pieces), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (imm:i32)<<P:Predicate_so_imm2part>>:$src - Complexity = 4
              // Dst: (MOVi2pieces:i32 (imm:i32):$src)
/*53342*/   /*Scope*/ 26, /*->53369*/
/*53343*/     OPC_CheckPredicate, 55, // Predicate_imm0_255
/*53345*/     OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb1Only())
/*53347*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*53350*/     OPC_EmitConvertToTarget, 0,
/*53352*/     OPC_EmitInteger, MVT::i32, 14, 
/*53355*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53358*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::tMOVi8), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
              // Src: (imm:i32)<<P:Predicate_imm0_255>>:$src - Complexity = 4
              // Dst: (tMOVi8:i32 (imm:i32):$src)
/*53369*/   /*Scope*/ 22, /*->53392*/
/*53370*/     OPC_CheckPredicate, 62, // Predicate_imm0_65535
/*53372*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*53374*/     OPC_EmitConvertToTarget, 0,
/*53376*/     OPC_EmitInteger, MVT::i32, 14, 
/*53379*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53382*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2MOVi16), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (imm:i32)<<P:Predicate_imm0_65535>>:$src - Complexity = 4
              // Dst: (t2MOVi16:i32 (imm:i32):$src)
/*53392*/   /*Scope*/ 29, /*->53422*/
/*53393*/     OPC_CheckPredicate, 8, // Predicate_t2_so_imm_not
/*53395*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*53397*/     OPC_EmitConvertToTarget, 0,
/*53399*/     OPC_EmitNodeXForm, 3, 1, // t2_so_imm_not_XFORM
/*53402*/     OPC_EmitInteger, MVT::i32, 14, 
/*53405*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53408*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53411*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2MVNi), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
              // Src: (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$src - Complexity = 4
              // Dst: (t2MVNi:i32 (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$src))
/*53422*/   /*Scope*/ 55, /*->53478*/
/*53423*/     OPC_CheckPredicate, 63, // Predicate_thumb_immshifted
/*53425*/     OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb1Only())
/*53427*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*53430*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*53433*/     OPC_EmitConvertToTarget, 0,
/*53435*/     OPC_EmitNodeXForm, 25, 3, // thumb_immshifted_val
/*53438*/     OPC_EmitInteger, MVT::i32, 14, 
/*53441*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53444*/     OPC_EmitNode, TARGET_OPCODE(ARM::tMOVi8), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 4, 5, 6,  // Results = #7 
/*53455*/     OPC_EmitConvertToTarget, 0,
/*53457*/     OPC_EmitNodeXForm, 26, 8, // thumb_immshifted_shamt
/*53460*/     OPC_EmitInteger, MVT::i32, 14, 
/*53463*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53466*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::tLSLri), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 7, 9, 10, 11, 
              // Src: (imm:i32)<<P:Predicate_thumb_immshifted>>:$src - Complexity = 4
              // Dst: (tLSLri:i32 (tMOVi8:i32 (thumb_immshifted_val:i32 (imm:i32):$src)), (thumb_immshifted_shamt:i32 (imm:i32):$src))
/*53478*/   /*Scope*/ 49, /*->53528*/
/*53479*/     OPC_CheckPredicate, 64, // Predicate_imm0_255_comp
/*53481*/     OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb1Only())
/*53483*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*53486*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*53489*/     OPC_EmitConvertToTarget, 0,
/*53491*/     OPC_EmitNodeXForm, 20, 3, // imm_comp_XFORM
/*53494*/     OPC_EmitInteger, MVT::i32, 14, 
/*53497*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53500*/     OPC_EmitNode, TARGET_OPCODE(ARM::tMOVi8), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 4, 5, 6,  // Results = #7 
/*53511*/     OPC_EmitInteger, MVT::i32, 14, 
/*53514*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53517*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::tMVN), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 7, 8, 9, 
              // Src: (imm:i32)<<P:Predicate_imm0_255_comp>>:$src - Complexity = 4
              // Dst: (tMVN:i32 (tMOVi8:i32 (imm_comp_XFORM:i32 (imm:i32):$src)))
/*53528*/   /*Scope*/ 44, /*->53573*/
/*53529*/     OPC_Scope, 20, /*->53551*/ // 2 children in Scope
/*53531*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*53533*/       OPC_EmitConvertToTarget, 0,
/*53535*/       OPC_EmitInteger, MVT::i32, 14, 
/*53538*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53541*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::MOVi32imm), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (imm:i32):$src - Complexity = 3
                // Dst: (MOVi32imm:i32 (imm:i32):$src)
/*53551*/     /*Scope*/ 20, /*->53572*/
/*53552*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*53554*/       OPC_EmitConvertToTarget, 0,
/*53556*/       OPC_EmitInteger, MVT::i32, 14, 
/*53559*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53562*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2MOVi32imm), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (imm:i32):$src - Complexity = 3
                // Dst: (t2MOVi32imm:i32 (imm:i32):$src)
/*53572*/     0, /*End of Scope*/
/*53573*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 49,  TARGET_OPCODE(ISD::ATOMIC_LOAD_ADD),// ->53626
/*53577*/   OPC_RecordMemRef,
/*53578*/   OPC_RecordNode,   // #0 = 'atomic_load_add' chained node
/*53579*/   OPC_RecordChild1, // #1 = $ptr
/*53580*/   OPC_CheckChild1Type, MVT::i32,
/*53582*/   OPC_RecordChild2, // #2 = $incr
/*53583*/   OPC_CheckType, MVT::i32,
/*53585*/   OPC_Scope, 12, /*->53599*/ // 3 children in Scope
/*53587*/     OPC_CheckPredicate, 65, // Predicate_atomic_load_add_8
/*53589*/     OPC_EmitMergeInputChains1_0,
/*53590*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::ATOMIC_LOAD_ADD_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_add:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_add_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_ADD_I8:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*53599*/   /*Scope*/ 12, /*->53612*/
/*53600*/     OPC_CheckPredicate, 66, // Predicate_atomic_load_add_16
/*53602*/     OPC_EmitMergeInputChains1_0,
/*53603*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::ATOMIC_LOAD_ADD_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_add:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_add_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_ADD_I16:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*53612*/   /*Scope*/ 12, /*->53625*/
/*53613*/     OPC_CheckPredicate, 67, // Predicate_atomic_load_add_32
/*53615*/     OPC_EmitMergeInputChains1_0,
/*53616*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::ATOMIC_LOAD_ADD_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_add:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_add_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_ADD_I32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*53625*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 49,  TARGET_OPCODE(ISD::ATOMIC_LOAD_SUB),// ->53678
/*53629*/   OPC_RecordMemRef,
/*53630*/   OPC_RecordNode,   // #0 = 'atomic_load_sub' chained node
/*53631*/   OPC_RecordChild1, // #1 = $ptr
/*53632*/   OPC_CheckChild1Type, MVT::i32,
/*53634*/   OPC_RecordChild2, // #2 = $incr
/*53635*/   OPC_CheckType, MVT::i32,
/*53637*/   OPC_Scope, 12, /*->53651*/ // 3 children in Scope
/*53639*/     OPC_CheckPredicate, 68, // Predicate_atomic_load_sub_8
/*53641*/     OPC_EmitMergeInputChains1_0,
/*53642*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::ATOMIC_LOAD_SUB_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_sub:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_sub_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_SUB_I8:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*53651*/   /*Scope*/ 12, /*->53664*/
/*53652*/     OPC_CheckPredicate, 69, // Predicate_atomic_load_sub_16
/*53654*/     OPC_EmitMergeInputChains1_0,
/*53655*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::ATOMIC_LOAD_SUB_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_sub:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_sub_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_SUB_I16:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*53664*/   /*Scope*/ 12, /*->53677*/
/*53665*/     OPC_CheckPredicate, 70, // Predicate_atomic_load_sub_32
/*53667*/     OPC_EmitMergeInputChains1_0,
/*53668*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::ATOMIC_LOAD_SUB_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_sub:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_sub_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_SUB_I32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*53677*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 49,  TARGET_OPCODE(ISD::ATOMIC_LOAD_AND),// ->53730
/*53681*/   OPC_RecordMemRef,
/*53682*/   OPC_RecordNode,   // #0 = 'atomic_load_and' chained node
/*53683*/   OPC_RecordChild1, // #1 = $ptr
/*53684*/   OPC_CheckChild1Type, MVT::i32,
/*53686*/   OPC_RecordChild2, // #2 = $incr
/*53687*/   OPC_CheckType, MVT::i32,
/*53689*/   OPC_Scope, 12, /*->53703*/ // 3 children in Scope
/*53691*/     OPC_CheckPredicate, 71, // Predicate_atomic_load_and_8
/*53693*/     OPC_EmitMergeInputChains1_0,
/*53694*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::ATOMIC_LOAD_AND_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_and:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_and_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_AND_I8:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*53703*/   /*Scope*/ 12, /*->53716*/
/*53704*/     OPC_CheckPredicate, 72, // Predicate_atomic_load_and_16
/*53706*/     OPC_EmitMergeInputChains1_0,
/*53707*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::ATOMIC_LOAD_AND_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_and:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_and_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_AND_I16:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*53716*/   /*Scope*/ 12, /*->53729*/
/*53717*/     OPC_CheckPredicate, 73, // Predicate_atomic_load_and_32
/*53719*/     OPC_EmitMergeInputChains1_0,
/*53720*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::ATOMIC_LOAD_AND_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_and:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_and_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_AND_I32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*53729*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 49,  TARGET_OPCODE(ISD::ATOMIC_LOAD_OR),// ->53782
/*53733*/   OPC_RecordMemRef,
/*53734*/   OPC_RecordNode,   // #0 = 'atomic_load_or' chained node
/*53735*/   OPC_RecordChild1, // #1 = $ptr
/*53736*/   OPC_CheckChild1Type, MVT::i32,
/*53738*/   OPC_RecordChild2, // #2 = $incr
/*53739*/   OPC_CheckType, MVT::i32,
/*53741*/   OPC_Scope, 12, /*->53755*/ // 3 children in Scope
/*53743*/     OPC_CheckPredicate, 74, // Predicate_atomic_load_or_8
/*53745*/     OPC_EmitMergeInputChains1_0,
/*53746*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::ATOMIC_LOAD_OR_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_or:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_or_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_OR_I8:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*53755*/   /*Scope*/ 12, /*->53768*/
/*53756*/     OPC_CheckPredicate, 75, // Predicate_atomic_load_or_16
/*53758*/     OPC_EmitMergeInputChains1_0,
/*53759*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::ATOMIC_LOAD_OR_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_or:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_or_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_OR_I16:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*53768*/   /*Scope*/ 12, /*->53781*/
/*53769*/     OPC_CheckPredicate, 76, // Predicate_atomic_load_or_32
/*53771*/     OPC_EmitMergeInputChains1_0,
/*53772*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::ATOMIC_LOAD_OR_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_or:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_or_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_OR_I32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*53781*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 49,  TARGET_OPCODE(ISD::ATOMIC_LOAD_XOR),// ->53834
/*53785*/   OPC_RecordMemRef,
/*53786*/   OPC_RecordNode,   // #0 = 'atomic_load_xor' chained node
/*53787*/   OPC_RecordChild1, // #1 = $ptr
/*53788*/   OPC_CheckChild1Type, MVT::i32,
/*53790*/   OPC_RecordChild2, // #2 = $incr
/*53791*/   OPC_CheckType, MVT::i32,
/*53793*/   OPC_Scope, 12, /*->53807*/ // 3 children in Scope
/*53795*/     OPC_CheckPredicate, 77, // Predicate_atomic_load_xor_8
/*53797*/     OPC_EmitMergeInputChains1_0,
/*53798*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::ATOMIC_LOAD_XOR_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_xor:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_xor_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_XOR_I8:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*53807*/   /*Scope*/ 12, /*->53820*/
/*53808*/     OPC_CheckPredicate, 78, // Predicate_atomic_load_xor_16
/*53810*/     OPC_EmitMergeInputChains1_0,
/*53811*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::ATOMIC_LOAD_XOR_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_xor:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_xor_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_XOR_I16:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*53820*/   /*Scope*/ 12, /*->53833*/
/*53821*/     OPC_CheckPredicate, 79, // Predicate_atomic_load_xor_32
/*53823*/     OPC_EmitMergeInputChains1_0,
/*53824*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::ATOMIC_LOAD_XOR_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_xor:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_xor_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_XOR_I32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*53833*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 49,  TARGET_OPCODE(ISD::ATOMIC_LOAD_NAND),// ->53886
/*53837*/   OPC_RecordMemRef,
/*53838*/   OPC_RecordNode,   // #0 = 'atomic_load_nand' chained node
/*53839*/   OPC_RecordChild1, // #1 = $ptr
/*53840*/   OPC_CheckChild1Type, MVT::i32,
/*53842*/   OPC_RecordChild2, // #2 = $incr
/*53843*/   OPC_CheckType, MVT::i32,
/*53845*/   OPC_Scope, 12, /*->53859*/ // 3 children in Scope
/*53847*/     OPC_CheckPredicate, 80, // Predicate_atomic_load_nand_8
/*53849*/     OPC_EmitMergeInputChains1_0,
/*53850*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::ATOMIC_LOAD_NAND_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_nand:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_nand_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_NAND_I8:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*53859*/   /*Scope*/ 12, /*->53872*/
/*53860*/     OPC_CheckPredicate, 81, // Predicate_atomic_load_nand_16
/*53862*/     OPC_EmitMergeInputChains1_0,
/*53863*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::ATOMIC_LOAD_NAND_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_nand:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_nand_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_NAND_I16:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*53872*/   /*Scope*/ 12, /*->53885*/
/*53873*/     OPC_CheckPredicate, 82, // Predicate_atomic_load_nand_32
/*53875*/     OPC_EmitMergeInputChains1_0,
/*53876*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::ATOMIC_LOAD_NAND_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_nand:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_nand_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_NAND_I32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*53885*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 49,  TARGET_OPCODE(ISD::ATOMIC_SWAP),// ->53938
/*53889*/   OPC_RecordMemRef,
/*53890*/   OPC_RecordNode,   // #0 = 'atomic_swap' chained node
/*53891*/   OPC_RecordChild1, // #1 = $ptr
/*53892*/   OPC_CheckChild1Type, MVT::i32,
/*53894*/   OPC_RecordChild2, // #2 = $new
/*53895*/   OPC_CheckType, MVT::i32,
/*53897*/   OPC_Scope, 12, /*->53911*/ // 3 children in Scope
/*53899*/     OPC_CheckPredicate, 83, // Predicate_atomic_swap_8
/*53901*/     OPC_EmitMergeInputChains1_0,
/*53902*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::ATOMIC_SWAP_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_swap:i32 GPR:i32:$ptr, GPR:i32:$new)<<P:Predicate_atomic_swap_8>> - Complexity = 4
              // Dst: (ATOMIC_SWAP_I8:i32 GPR:i32:$ptr, GPR:i32:$new)
/*53911*/   /*Scope*/ 12, /*->53924*/
/*53912*/     OPC_CheckPredicate, 84, // Predicate_atomic_swap_16
/*53914*/     OPC_EmitMergeInputChains1_0,
/*53915*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::ATOMIC_SWAP_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_swap:i32 GPR:i32:$ptr, GPR:i32:$new)<<P:Predicate_atomic_swap_16>> - Complexity = 4
              // Dst: (ATOMIC_SWAP_I16:i32 GPR:i32:$ptr, GPR:i32:$new)
/*53924*/   /*Scope*/ 12, /*->53937*/
/*53925*/     OPC_CheckPredicate, 85, // Predicate_atomic_swap_32
/*53927*/     OPC_EmitMergeInputChains1_0,
/*53928*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::ATOMIC_SWAP_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_swap:i32 GPR:i32:$ptr, GPR:i32:$new)<<P:Predicate_atomic_swap_32>> - Complexity = 4
              // Dst: (ATOMIC_SWAP_I32:i32 GPR:i32:$ptr, GPR:i32:$new)
/*53937*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 53,  TARGET_OPCODE(ISD::ATOMIC_CMP_SWAP),// ->53994
/*53941*/   OPC_RecordMemRef,
/*53942*/   OPC_RecordNode,   // #0 = 'atomic_cmp_swap' chained node
/*53943*/   OPC_RecordChild1, // #1 = $ptr
/*53944*/   OPC_CheckChild1Type, MVT::i32,
/*53946*/   OPC_RecordChild2, // #2 = $old
/*53947*/   OPC_RecordChild3, // #3 = $new
/*53948*/   OPC_CheckType, MVT::i32,
/*53950*/   OPC_Scope, 13, /*->53965*/ // 3 children in Scope
/*53952*/     OPC_CheckPredicate, 86, // Predicate_atomic_cmp_swap_8
/*53954*/     OPC_EmitMergeInputChains1_0,
/*53955*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::ATOMIC_CMP_SWAP_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (atomic_cmp_swap:i32 GPR:i32:$ptr, GPR:i32:$old, GPR:i32:$new)<<P:Predicate_atomic_cmp_swap_8>> - Complexity = 4
              // Dst: (ATOMIC_CMP_SWAP_I8:i32 GPR:i32:$ptr, GPR:i32:$old, GPR:i32:$new)
/*53965*/   /*Scope*/ 13, /*->53979*/
/*53966*/     OPC_CheckPredicate, 87, // Predicate_atomic_cmp_swap_16
/*53968*/     OPC_EmitMergeInputChains1_0,
/*53969*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::ATOMIC_CMP_SWAP_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (atomic_cmp_swap:i32 GPR:i32:$ptr, GPR:i32:$old, GPR:i32:$new)<<P:Predicate_atomic_cmp_swap_16>> - Complexity = 4
              // Dst: (ATOMIC_CMP_SWAP_I16:i32 GPR:i32:$ptr, GPR:i32:$old, GPR:i32:$new)
/*53979*/   /*Scope*/ 13, /*->53993*/
/*53980*/     OPC_CheckPredicate, 88, // Predicate_atomic_cmp_swap_32
/*53982*/     OPC_EmitMergeInputChains1_0,
/*53983*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::ATOMIC_CMP_SWAP_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (atomic_cmp_swap:i32 GPR:i32:$ptr, GPR:i32:$old, GPR:i32:$new)<<P:Predicate_atomic_cmp_swap_32>> - Complexity = 4
              // Dst: (ATOMIC_CMP_SWAP_I32:i32 GPR:i32:$ptr, GPR:i32:$old, GPR:i32:$new)
/*53993*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 52,  TARGET_OPCODE(ARMISD::RRX),// ->54049
/*53997*/   OPC_CaptureFlagInput,
/*53998*/   OPC_RecordChild0, // #0 = $src
/*53999*/   OPC_CheckType, MVT::i32,
/*54001*/   OPC_Scope, 22, /*->54025*/ // 2 children in Scope
/*54003*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*54005*/     OPC_EmitInteger, MVT::i32, 14, 
/*54008*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54011*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54014*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::MOVrx), 0|OPFL_FlagInput,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (ARMrrx:i32 GPR:i32:$src) - Complexity = 3
              // Dst: (MOVrx:i32 GPR:i32:$src)
/*54025*/   /*Scope*/ 22, /*->54048*/
/*54026*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*54028*/     OPC_EmitInteger, MVT::i32, 14, 
/*54031*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54034*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54037*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2MOVrx), 0|OPFL_FlagInput,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (ARMrrx:i32 rGPR:i32:$src) - Complexity = 3
              // Dst: (t2MOVrx:i32 rGPR:i32:$src)
/*54048*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 45,  TARGET_OPCODE(ARMISD::SRL_FLAG),// ->54097
/*54052*/   OPC_RecordChild0, // #0 = $src
/*54053*/   OPC_CheckType, MVT::i32,
/*54055*/   OPC_Scope, 19, /*->54076*/ // 2 children in Scope
/*54057*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*54059*/     OPC_EmitInteger, MVT::i32, 14, 
/*54062*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54065*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::MOVsrl_flag), 0|OPFL_FlagOutput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ARMsrl_flag:i32 GPR:i32:$src) - Complexity = 3
              // Dst: (MOVsrl_flag:i32:i32 GPR:i32:$src)
/*54076*/   /*Scope*/ 19, /*->54096*/
/*54077*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*54079*/     OPC_EmitInteger, MVT::i32, 14, 
/*54082*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54085*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2MOVsrl_flag), 0|OPFL_FlagOutput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ARMsrl_flag:i32 rGPR:i32:$src) - Complexity = 3
              // Dst: (t2MOVsrl_flag:i32:i32 rGPR:i32:$src)
/*54096*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 45,  TARGET_OPCODE(ARMISD::SRA_FLAG),// ->54145
/*54100*/   OPC_RecordChild0, // #0 = $src
/*54101*/   OPC_CheckType, MVT::i32,
/*54103*/   OPC_Scope, 19, /*->54124*/ // 2 children in Scope
/*54105*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*54107*/     OPC_EmitInteger, MVT::i32, 14, 
/*54110*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54113*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::MOVsra_flag), 0|OPFL_FlagOutput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ARMsra_flag:i32 GPR:i32:$src) - Complexity = 3
              // Dst: (MOVsra_flag:i32:i32 GPR:i32:$src)
/*54124*/   /*Scope*/ 19, /*->54144*/
/*54125*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*54127*/     OPC_EmitInteger, MVT::i32, 14, 
/*54130*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54133*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2MOVsra_flag), 0|OPFL_FlagOutput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ARMsra_flag:i32 rGPR:i32:$src) - Complexity = 3
              // Dst: (t2MOVsra_flag:i32:i32 rGPR:i32:$src)
/*54144*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 46,  TARGET_OPCODE(ISD::MULHS),// ->54194
/*54148*/   OPC_RecordChild0, // #0 = $a
/*54149*/   OPC_RecordChild1, // #1 = $b
/*54150*/   OPC_CheckType, MVT::i32,
/*54152*/   OPC_Scope, 19, /*->54173*/ // 2 children in Scope
/*54154*/     OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*54156*/     OPC_EmitInteger, MVT::i32, 14, 
/*54159*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54162*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::SMMUL), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (mulhs:i32 GPR:i32:$a, GPR:i32:$b) - Complexity = 3
              // Dst: (SMMUL:i32 GPR:i32:$a, GPR:i32:$b)
/*54173*/   /*Scope*/ 19, /*->54193*/
/*54174*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*54176*/     OPC_EmitInteger, MVT::i32, 14, 
/*54179*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54182*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2SMMUL), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (mulhs:i32 rGPR:i32:$a, rGPR:i32:$b) - Complexity = 3
              // Dst: (t2SMMUL:i32 rGPR:i32:$a, rGPR:i32:$b)
/*54193*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 43,  TARGET_OPCODE(ISD::CTLZ),// ->54240
/*54197*/   OPC_RecordChild0, // #0 = $src
/*54198*/   OPC_CheckType, MVT::i32,
/*54200*/   OPC_Scope, 18, /*->54220*/ // 2 children in Scope
/*54202*/     OPC_CheckPatternPredicate, 20, // (!Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*54204*/     OPC_EmitInteger, MVT::i32, 14, 
/*54207*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54210*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::CLZ), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ctlz:i32 GPR:i32:$src) - Complexity = 3
              // Dst: (CLZ:i32 GPR:i32:$src)
/*54220*/   /*Scope*/ 18, /*->54239*/
/*54221*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*54223*/     OPC_EmitInteger, MVT::i32, 14, 
/*54226*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54229*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2CLZ), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ctlz:i32 rGPR:i32:$src) - Complexity = 3
              // Dst: (t2CLZ:i32 rGPR:i32:$src)
/*54239*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 43,  TARGET_OPCODE(ARMISD::RBIT),// ->54286
/*54243*/   OPC_RecordChild0, // #0 = $src
/*54244*/   OPC_CheckType, MVT::i32,
/*54246*/   OPC_Scope, 18, /*->54266*/ // 2 children in Scope
/*54248*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*54250*/     OPC_EmitInteger, MVT::i32, 14, 
/*54253*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54256*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::RBIT), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ARMrbit:i32 GPR:i32:$src) - Complexity = 3
              // Dst: (RBIT:i32 GPR:i32:$src)
/*54266*/   /*Scope*/ 18, /*->54285*/
/*54267*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*54269*/     OPC_EmitInteger, MVT::i32, 14, 
/*54272*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54275*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2RBIT), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ARMrbit:i32 rGPR:i32:$src) - Complexity = 3
              // Dst: (t2RBIT:i32 rGPR:i32:$src)
/*54285*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 62,  TARGET_OPCODE(ISD::BSWAP),// ->54351
/*54289*/   OPC_RecordChild0, // #0 = $src
/*54290*/   OPC_CheckType, MVT::i32,
/*54292*/   OPC_Scope, 18, /*->54312*/ // 3 children in Scope
/*54294*/     OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*54296*/     OPC_EmitInteger, MVT::i32, 14, 
/*54299*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54302*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::REV), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (bswap:i32 GPR:i32:$src) - Complexity = 3
              // Dst: (REV:i32 GPR:i32:$src)
/*54312*/   /*Scope*/ 18, /*->54331*/
/*54313*/     OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*54315*/     OPC_EmitInteger, MVT::i32, 14, 
/*54318*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54321*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::tREV), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (bswap:i32 tGPR:i32:$src) - Complexity = 3
              // Dst: (tREV:i32 tGPR:i32:$src)
/*54331*/   /*Scope*/ 18, /*->54350*/
/*54332*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*54334*/     OPC_EmitInteger, MVT::i32, 14, 
/*54337*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54340*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2REV), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (bswap:i32 rGPR:i32:$src) - Complexity = 3
              // Dst: (t2REV:i32 rGPR:i32:$src)
/*54350*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 34,  TARGET_OPCODE(ARMISD::THREAD_POINTER),// ->54388
/*54354*/   OPC_CheckType, MVT::i32,
/*54356*/   OPC_Scope, 9, /*->54367*/ // 3 children in Scope
/*54358*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*54360*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::TPsoft), 0,
                  1/*#VTs*/, MVT::i32, 0/*#Ops*/, 
              // Src: (ARMthread_pointer:i32) - Complexity = 3
              // Dst: (TPsoft:i32)
/*54367*/   /*Scope*/ 9, /*->54377*/
/*54368*/     OPC_CheckPatternPredicate, 10, // (Subtarget->isThumb())
/*54370*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::tTPsoft), 0,
                  1/*#VTs*/, MVT::i32, 0/*#Ops*/, 
              // Src: (ARMthread_pointer:i32) - Complexity = 3
              // Dst: (tTPsoft:i32)
/*54377*/   /*Scope*/ 9, /*->54387*/
/*54378*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*54380*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2TPsoft), 0,
                  1/*#VTs*/, MVT::i32, 0/*#Ops*/, 
              // Src: (ARMthread_pointer:i32) - Complexity = 3
              // Dst: (t2TPsoft:i32)
/*54387*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 76,  TARGET_OPCODE(ARMISD::EH_SJLJ_SETJMP),// ->54467
/*54391*/   OPC_RecordNode,   // #0 = 'ARMeh_sjlj_setjmp' chained node
/*54392*/   OPC_RecordChild1, // #1 = $src
/*54393*/   OPC_CheckChild1Type, MVT::i32,
/*54395*/   OPC_RecordChild2, // #2 = $val
/*54396*/   OPC_CheckChild2Type, MVT::i32,
/*54398*/   OPC_CheckType, MVT::i32,
/*54400*/   OPC_Scope, 12, /*->54414*/ // 5 children in Scope
/*54402*/     OPC_CheckPatternPredicate, 21, // (!Subtarget->isThumb()) && (Subtarget->hasVFP2())
/*54404*/     OPC_EmitMergeInputChains1_0,
/*54405*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::Int_eh_sjlj_setjmp), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (ARMeh_sjlj_setjmp:i32 GPR:i32:$src, GPR:i32:$val) - Complexity = 3
              // Dst: (Int_eh_sjlj_setjmp:i32 GPR:i32:$src, GPR:i32:$val)
/*54414*/   /*Scope*/ 12, /*->54427*/
/*54415*/     OPC_CheckPatternPredicate, 22, // (!Subtarget->isThumb()) && (!Subtarget->hasVFP2())
/*54417*/     OPC_EmitMergeInputChains1_0,
/*54418*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::Int_eh_sjlj_setjmp_nofp), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (ARMeh_sjlj_setjmp:i32 GPR:i32:$src, GPR:i32:$val) - Complexity = 3
              // Dst: (Int_eh_sjlj_setjmp_nofp:i32 GPR:i32:$src, GPR:i32:$val)
/*54427*/   /*Scope*/ 12, /*->54440*/
/*54428*/     OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb1Only())
/*54430*/     OPC_EmitMergeInputChains1_0,
/*54431*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::tInt_eh_sjlj_setjmp), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (ARMeh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val) - Complexity = 3
              // Dst: (tInt_eh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val)
/*54440*/   /*Scope*/ 12, /*->54453*/
/*54441*/     OPC_CheckPatternPredicate, 23, // (Subtarget->isThumb2()) && (Subtarget->hasVFP2())
/*54443*/     OPC_EmitMergeInputChains1_0,
/*54444*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2Int_eh_sjlj_setjmp), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (ARMeh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val) - Complexity = 3
              // Dst: (t2Int_eh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val)
/*54453*/   /*Scope*/ 12, /*->54466*/
/*54454*/     OPC_CheckPatternPredicate, 24, // (Subtarget->isThumb2()) && (!Subtarget->hasVFP2())
/*54456*/     OPC_EmitMergeInputChains1_0,
/*54457*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2Int_eh_sjlj_setjmp_nofp), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (ARMeh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val) - Complexity = 3
              // Dst: (t2Int_eh_sjlj_setjmp_nofp:i32 tGPR:i32:$src, tGPR:i32:$val)
/*54466*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 23,  TARGET_OPCODE(ISD::SDIV),// ->54493
/*54470*/   OPC_RecordChild0, // #0 = $a
/*54471*/   OPC_RecordChild1, // #1 = $b
/*54472*/   OPC_CheckType, MVT::i32,
/*54474*/   OPC_CheckPatternPredicate, 25, // (Subtarget->hasDivide())
/*54476*/   OPC_EmitInteger, MVT::i32, 14, 
/*54479*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54482*/   OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2SDIV), 0,
                1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
            // Src: (sdiv:i32 rGPR:i32:$a, rGPR:i32:$b) - Complexity = 3
            // Dst: (t2SDIV:i32 rGPR:i32:$a, rGPR:i32:$b)
          /*SwitchOpcode*/ 23,  TARGET_OPCODE(ISD::UDIV),// ->54519
/*54496*/   OPC_RecordChild0, // #0 = $a
/*54497*/   OPC_RecordChild1, // #1 = $b
/*54498*/   OPC_CheckType, MVT::i32,
/*54500*/   OPC_CheckPatternPredicate, 25, // (Subtarget->hasDivide())
/*54502*/   OPC_EmitInteger, MVT::i32, 14, 
/*54505*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54508*/   OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2UDIV), 0,
                1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
            // Src: (udiv:i32 rGPR:i32:$a, rGPR:i32:$b) - Complexity = 3
            // Dst: (t2UDIV:i32 rGPR:i32:$a, rGPR:i32:$b)
          /*SwitchOpcode*/ 25|128,3/*409*/,  TARGET_OPCODE(ISD::BIT_CONVERT),// ->54932
/*54523*/   OPC_RecordChild0, // #0 = $src
/*54524*/   OPC_Scope, 22, /*->54548*/ // 14 children in Scope
/*54526*/     OPC_CheckChild0Type, MVT::f32,
/*54528*/     OPC_CheckType, MVT::i32,
/*54530*/     OPC_CheckPatternPredicate, 9, // (Subtarget->hasVFP2())
/*54532*/     OPC_EmitInteger, MVT::i32, 14, 
/*54535*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54538*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMOVRS), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (bitconvert:i32 SPR:f32:$src) - Complexity = 3
              // Dst: (VMOVRS:i32 SPR:f32:$src)
/*54548*/   /*Scope*/ 29, /*->54578*/
/*54549*/     OPC_CheckChild0Type, MVT::v1i64,
/*54551*/     OPC_SwitchType /*5 cases */, 3,  MVT::f64,// ->54557
/*54554*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:f64 DPR:v1i64:$src) - Complexity = 3
                // Dst: DPR:f64:$src
              /*SwitchType*/ 3,  MVT::v2i32,// ->54562
/*54559*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2i32 DPR:v1i64:$src) - Complexity = 3
                // Dst: DPR:v2i32:$src
              /*SwitchType*/ 3,  MVT::v4i16,// ->54567
/*54564*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4i16 DPR:v1i64:$src) - Complexity = 3
                // Dst: DPR:v4i16:$src
              /*SwitchType*/ 3,  MVT::v8i8,// ->54572
/*54569*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v8i8 DPR:v1i64:$src) - Complexity = 3
                // Dst: DPR:v8i8:$src
              /*SwitchType*/ 3,  MVT::v2f32,// ->54577
/*54574*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2f32 DPR:v1i64:$src) - Complexity = 3
                // Dst: DPR:v2f32:$src
              0, // EndSwitchType
/*54578*/   /*Scope*/ 29, /*->54608*/
/*54579*/     OPC_CheckChild0Type, MVT::v2i32,
/*54581*/     OPC_SwitchType /*5 cases */, 3,  MVT::f64,// ->54587
/*54584*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:f64 DPR:v2i32:$src) - Complexity = 3
                // Dst: DPR:f64:$src
              /*SwitchType*/ 3,  MVT::v1i64,// ->54592
/*54589*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v1i64 DPR:v2i32:$src) - Complexity = 3
                // Dst: DPR:v1i64:$src
              /*SwitchType*/ 3,  MVT::v4i16,// ->54597
/*54594*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4i16 DPR:v2i32:$src) - Complexity = 3
                // Dst: DPR:v4i16:$src
              /*SwitchType*/ 3,  MVT::v8i8,// ->54602
/*54599*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v8i8 DPR:v2i32:$src) - Complexity = 3
                // Dst: DPR:v8i8:$src
              /*SwitchType*/ 3,  MVT::v2f32,// ->54607
/*54604*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2f32 DPR:v2i32:$src) - Complexity = 3
                // Dst: DPR:v2f32:$src
              0, // EndSwitchType
/*54608*/   /*Scope*/ 29, /*->54638*/
/*54609*/     OPC_CheckChild0Type, MVT::v4i16,
/*54611*/     OPC_SwitchType /*5 cases */, 3,  MVT::f64,// ->54617
/*54614*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:f64 DPR:v4i16:$src) - Complexity = 3
                // Dst: DPR:f64:$src
              /*SwitchType*/ 3,  MVT::v1i64,// ->54622
/*54619*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v1i64 DPR:v4i16:$src) - Complexity = 3
                // Dst: DPR:v1i64:$src
              /*SwitchType*/ 3,  MVT::v2i32,// ->54627
/*54624*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2i32 DPR:v4i16:$src) - Complexity = 3
                // Dst: DPR:v2i32:$src
              /*SwitchType*/ 3,  MVT::v8i8,// ->54632
/*54629*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v8i8 DPR:v4i16:$src) - Complexity = 3
                // Dst: DPR:v8i8:$src
              /*SwitchType*/ 3,  MVT::v2f32,// ->54637
/*54634*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2f32 DPR:v4i16:$src) - Complexity = 3
                // Dst: DPR:v2f32:$src
              0, // EndSwitchType
/*54638*/   /*Scope*/ 29, /*->54668*/
/*54639*/     OPC_CheckChild0Type, MVT::v8i8,
/*54641*/     OPC_SwitchType /*5 cases */, 3,  MVT::f64,// ->54647
/*54644*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:f64 DPR:v8i8:$src) - Complexity = 3
                // Dst: DPR:f64:$src
              /*SwitchType*/ 3,  MVT::v1i64,// ->54652
/*54649*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v1i64 DPR:v8i8:$src) - Complexity = 3
                // Dst: DPR:v1i64:$src
              /*SwitchType*/ 3,  MVT::v2i32,// ->54657
/*54654*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2i32 DPR:v8i8:$src) - Complexity = 3
                // Dst: DPR:v2i32:$src
              /*SwitchType*/ 3,  MVT::v4i16,// ->54662
/*54659*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4i16 DPR:v8i8:$src) - Complexity = 3
                // Dst: DPR:v4i16:$src
              /*SwitchType*/ 3,  MVT::v2f32,// ->54667
/*54664*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2f32 DPR:v8i8:$src) - Complexity = 3
                // Dst: DPR:v2f32:$src
              0, // EndSwitchType
/*54668*/   /*Scope*/ 29, /*->54698*/
/*54669*/     OPC_CheckChild0Type, MVT::v2f32,
/*54671*/     OPC_SwitchType /*5 cases */, 3,  MVT::f64,// ->54677
/*54674*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:f64 DPR:v2f32:$src) - Complexity = 3
                // Dst: DPR:f64:$src
              /*SwitchType*/ 3,  MVT::v1i64,// ->54682
/*54679*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v1i64 DPR:v2f32:$src) - Complexity = 3
                // Dst: DPR:v1i64:$src
              /*SwitchType*/ 3,  MVT::v2i32,// ->54687
/*54684*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2i32 DPR:v2f32:$src) - Complexity = 3
                // Dst: DPR:v2i32:$src
              /*SwitchType*/ 3,  MVT::v4i16,// ->54692
/*54689*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4i16 DPR:v2f32:$src) - Complexity = 3
                // Dst: DPR:v4i16:$src
              /*SwitchType*/ 3,  MVT::v8i8,// ->54697
/*54694*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v8i8 DPR:v2f32:$src) - Complexity = 3
                // Dst: DPR:v8i8:$src
              0, // EndSwitchType
/*54698*/   /*Scope*/ 22, /*->54721*/
/*54699*/     OPC_CheckChild0Type, MVT::i32,
/*54701*/     OPC_CheckType, MVT::f32,
/*54703*/     OPC_CheckPatternPredicate, 9, // (Subtarget->hasVFP2())
/*54705*/     OPC_EmitInteger, MVT::i32, 14, 
/*54708*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54711*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMOVSR), 0,
                  1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (bitconvert:f32 GPR:i32:$src) - Complexity = 3
              // Dst: (VMOVSR:f32 GPR:i32:$src)
/*54721*/   /*Scope*/ 29, /*->54751*/
/*54722*/     OPC_CheckChild0Type, MVT::f64,
/*54724*/     OPC_SwitchType /*5 cases */, 3,  MVT::v1i64,// ->54730
/*54727*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v1i64 DPR:f64:$src) - Complexity = 3
                // Dst: DPR:v1i64:$src
              /*SwitchType*/ 3,  MVT::v2i32,// ->54735
/*54732*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2i32 DPR:f64:$src) - Complexity = 3
                // Dst: DPR:v2i32:$src
              /*SwitchType*/ 3,  MVT::v4i16,// ->54740
/*54737*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4i16 DPR:f64:$src) - Complexity = 3
                // Dst: DPR:v4i16:$src
              /*SwitchType*/ 3,  MVT::v8i8,// ->54745
/*54742*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v8i8 DPR:f64:$src) - Complexity = 3
                // Dst: DPR:v8i8:$src
              /*SwitchType*/ 3,  MVT::v2f32,// ->54750
/*54747*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2f32 DPR:f64:$src) - Complexity = 3
                // Dst: DPR:v2f32:$src
              0, // EndSwitchType
/*54751*/   /*Scope*/ 29, /*->54781*/
/*54752*/     OPC_CheckChild0Type, MVT::v4i32,
/*54754*/     OPC_SwitchType /*5 cases */, 3,  MVT::v2i64,// ->54760
/*54757*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2i64 QPR:v4i32:$src) - Complexity = 3
                // Dst: QPR:v2i64:$src
              /*SwitchType*/ 3,  MVT::v8i16,// ->54765
/*54762*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v8i16 QPR:v4i32:$src) - Complexity = 3
                // Dst: QPR:v8i16:$src
              /*SwitchType*/ 3,  MVT::v16i8,// ->54770
/*54767*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v16i8 QPR:v4i32:$src) - Complexity = 3
                // Dst: QPR:v16i8:$src
              /*SwitchType*/ 3,  MVT::v4f32,// ->54775
/*54772*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4f32 QPR:v4i32:$src) - Complexity = 3
                // Dst: QPR:v4f32:$src
              /*SwitchType*/ 3,  MVT::v2f64,// ->54780
/*54777*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2f64 QPR:v4i32:$src) - Complexity = 3
                // Dst: QPR:v2f64:$src
              0, // EndSwitchType
/*54781*/   /*Scope*/ 29, /*->54811*/
/*54782*/     OPC_CheckChild0Type, MVT::v8i16,
/*54784*/     OPC_SwitchType /*5 cases */, 3,  MVT::v2i64,// ->54790
/*54787*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2i64 QPR:v8i16:$src) - Complexity = 3
                // Dst: QPR:v2i64:$src
              /*SwitchType*/ 3,  MVT::v4i32,// ->54795
/*54792*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4i32 QPR:v8i16:$src) - Complexity = 3
                // Dst: QPR:v4i32:$src
              /*SwitchType*/ 3,  MVT::v16i8,// ->54800
/*54797*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v16i8 QPR:v8i16:$src) - Complexity = 3
                // Dst: QPR:v16i8:$src
              /*SwitchType*/ 3,  MVT::v4f32,// ->54805
/*54802*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4f32 QPR:v8i16:$src) - Complexity = 3
                // Dst: QPR:v4f32:$src
              /*SwitchType*/ 3,  MVT::v2f64,// ->54810
/*54807*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2f64 QPR:v8i16:$src) - Complexity = 3
                // Dst: QPR:v2f64:$src
              0, // EndSwitchType
/*54811*/   /*Scope*/ 29, /*->54841*/
/*54812*/     OPC_CheckChild0Type, MVT::v16i8,
/*54814*/     OPC_SwitchType /*5 cases */, 3,  MVT::v2i64,// ->54820
/*54817*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2i64 QPR:v16i8:$src) - Complexity = 3
                // Dst: QPR:v2i64:$src
              /*SwitchType*/ 3,  MVT::v4i32,// ->54825
/*54822*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4i32 QPR:v16i8:$src) - Complexity = 3
                // Dst: QPR:v4i32:$src
              /*SwitchType*/ 3,  MVT::v8i16,// ->54830
/*54827*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v8i16 QPR:v16i8:$src) - Complexity = 3
                // Dst: QPR:v8i16:$src
              /*SwitchType*/ 3,  MVT::v4f32,// ->54835
/*54832*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4f32 QPR:v16i8:$src) - Complexity = 3
                // Dst: QPR:v4f32:$src
              /*SwitchType*/ 3,  MVT::v2f64,// ->54840
/*54837*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2f64 QPR:v16i8:$src) - Complexity = 3
                // Dst: QPR:v2f64:$src
              0, // EndSwitchType
/*54841*/   /*Scope*/ 29, /*->54871*/
/*54842*/     OPC_CheckChild0Type, MVT::v2f64,
/*54844*/     OPC_SwitchType /*5 cases */, 3,  MVT::v2i64,// ->54850
/*54847*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2i64 QPR:v2f64:$src) - Complexity = 3
                // Dst: QPR:v2i64:$src
              /*SwitchType*/ 3,  MVT::v4i32,// ->54855
/*54852*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4i32 QPR:v2f64:$src) - Complexity = 3
                // Dst: QPR:v4i32:$src
              /*SwitchType*/ 3,  MVT::v8i16,// ->54860
/*54857*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v8i16 QPR:v2f64:$src) - Complexity = 3
                // Dst: QPR:v8i16:$src
              /*SwitchType*/ 3,  MVT::v16i8,// ->54865
/*54862*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v16i8 QPR:v2f64:$src) - Complexity = 3
                // Dst: QPR:v16i8:$src
              /*SwitchType*/ 3,  MVT::v4f32,// ->54870
/*54867*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4f32 QPR:v2f64:$src) - Complexity = 3
                // Dst: QPR:v4f32:$src
              0, // EndSwitchType
/*54871*/   /*Scope*/ 29, /*->54901*/
/*54872*/     OPC_CheckChild0Type, MVT::v4f32,
/*54874*/     OPC_SwitchType /*5 cases */, 3,  MVT::v2i64,// ->54880
/*54877*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2i64 QPR:v4f32:$src) - Complexity = 3
                // Dst: QPR:v2i64:$src
              /*SwitchType*/ 3,  MVT::v4i32,// ->54885
/*54882*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4i32 QPR:v4f32:$src) - Complexity = 3
                // Dst: QPR:v4i32:$src
              /*SwitchType*/ 3,  MVT::v8i16,// ->54890
/*54887*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v8i16 QPR:v4f32:$src) - Complexity = 3
                // Dst: QPR:v8i16:$src
              /*SwitchType*/ 3,  MVT::v16i8,// ->54895
/*54892*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v16i8 QPR:v4f32:$src) - Complexity = 3
                // Dst: QPR:v16i8:$src
              /*SwitchType*/ 3,  MVT::v2f64,// ->54900
/*54897*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2f64 QPR:v4f32:$src) - Complexity = 3
                // Dst: QPR:v2f64:$src
              0, // EndSwitchType
/*54901*/   /*Scope*/ 29, /*->54931*/
/*54902*/     OPC_CheckChild0Type, MVT::v2i64,
/*54904*/     OPC_SwitchType /*5 cases */, 3,  MVT::v4i32,// ->54910
/*54907*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4i32 QPR:v2i64:$src) - Complexity = 3
                // Dst: QPR:v4i32:$src
              /*SwitchType*/ 3,  MVT::v8i16,// ->54915
/*54912*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v8i16 QPR:v2i64:$src) - Complexity = 3
                // Dst: QPR:v8i16:$src
              /*SwitchType*/ 3,  MVT::v16i8,// ->54920
/*54917*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v16i8 QPR:v2i64:$src) - Complexity = 3
                // Dst: QPR:v16i8:$src
              /*SwitchType*/ 3,  MVT::v4f32,// ->54925
/*54922*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4f32 QPR:v2i64:$src) - Complexity = 3
                // Dst: QPR:v4f32:$src
              /*SwitchType*/ 3,  MVT::v2f64,// ->54930
/*54927*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2f64 QPR:v2i64:$src) - Complexity = 3
                // Dst: QPR:v2f64:$src
              0, // EndSwitchType
/*54931*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 35,  TARGET_OPCODE(ISD::FP32_TO_FP16),// ->54970
/*54935*/   OPC_RecordChild0, // #0 = $a
/*54936*/   OPC_CheckChild0Type, MVT::f32,
/*54938*/   OPC_CheckType, MVT::i32,
/*54940*/   OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*54942*/   OPC_EmitInteger, MVT::i32, 14, 
/*54945*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54948*/   OPC_EmitNode, TARGET_OPCODE(ARM::VCVTBSH), 0,
                1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2,  // Results = #3 
/*54958*/   OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*54961*/   OPC_MorphNodeTo, TARGET_OPCODE(TargetOpcode::COPY_TO_REGCLASS), 0,
                1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 4, 
            // Src: (f32_to_f16:i32 SPR:f32:$a) - Complexity = 3
            // Dst: (COPY_TO_REGCLASS:i32 (VCVTBSH:f32 SPR:f32:$a), GPR:i32)
          /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_OPCODE(ISD::FNEG),// ->55168
/*54974*/   OPC_Scope, 52, /*->55028*/ // 2 children in Scope
/*54976*/     OPC_MoveChild, 0,
/*54978*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::FMUL),
/*54981*/     OPC_RecordChild0, // #0 = $a
/*54982*/     OPC_RecordChild1, // #1 = $b
/*54983*/     OPC_MoveParent,
/*54984*/     OPC_SwitchType /*2 cases */, 19,  MVT::f64,// ->55006
/*54987*/       OPC_CheckPatternPredicate, 9, // (Subtarget->hasVFP2())
/*54989*/       OPC_EmitInteger, MVT::i32, 14, 
/*54992*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54995*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VNMULD), 0,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fneg:f64 (fmul:f64 DPR:f64:$a, DPR:f64:$b)) - Complexity = 6
                // Dst: (VNMULD:f64 DPR:f64:$a, DPR:f64:$b)
              /*SwitchType*/ 19,  MVT::f32,// ->55027
/*55008*/       OPC_CheckPatternPredicate, 9, // (Subtarget->hasVFP2())
/*55010*/       OPC_EmitInteger, MVT::i32, 14, 
/*55013*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55016*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VNMULS), 0,
                    1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fneg:f32 (fmul:f32 SPR:f32:$a, SPR:f32:$b)) - Complexity = 6
                // Dst: (VNMULS:f32 SPR:f32:$a, SPR:f32:$b)
              0, // EndSwitchType
/*55028*/   /*Scope*/ 9|128,1/*137*/, /*->55167*/
/*55030*/     OPC_RecordChild0, // #0 = $a
/*55031*/     OPC_SwitchType /*4 cases */, 18,  MVT::f64,// ->55052
/*55034*/       OPC_CheckPatternPredicate, 9, // (Subtarget->hasVFP2())
/*55036*/       OPC_EmitInteger, MVT::i32, 14, 
/*55039*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55042*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VNEGD), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fneg:f64 DPR:f64:$a) - Complexity = 3
                // Dst: (VNEGD:f64 DPR:f64:$a)
              /*SwitchType*/ 72,  MVT::f32,// ->55126
/*55054*/       OPC_Scope, 18, /*->55074*/ // 2 children in Scope
/*55056*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*55058*/         OPC_EmitInteger, MVT::i32, 14, 
/*55061*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55064*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VNEGS), 0,
                      1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fneg:f32 SPR:f32:$a) - Complexity = 3
                  // Dst: (VNEGS:f32 SPR:f32:$a)
/*55074*/       /*Scope*/ 50, /*->55125*/
/*55075*/         OPC_CheckPatternPredicate, 13, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*55077*/         OPC_EmitNode, TARGET_OPCODE(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1 
/*55084*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*55087*/         OPC_EmitNode, TARGET_OPCODE(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 1, 0, 2,  // Results = #3 
/*55097*/         OPC_EmitInteger, MVT::i32, 14, 
/*55100*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55103*/         OPC_EmitNode, TARGET_OPCODE(ARM::VNEGfd_sfp), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 4, 5,  // Results = #6 
/*55113*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*55116*/         OPC_MorphNodeTo, TARGET_OPCODE(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 6, 7, 
                  // Src: (fneg:f32 SPR:f32:$a) - Complexity = 3
                  // Dst: (EXTRACT_SUBREG:f32 (VNEGfd_sfp:v2f32 (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$a, ssub_0:i32)), ssub_0:i32)
/*55125*/       0, /*End of Scope*/
              /*SwitchType*/ 18,  MVT::v2f32,// ->55146
/*55128*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*55130*/       OPC_EmitInteger, MVT::i32, 14, 
/*55133*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55136*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VNEGfd), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fneg:v2f32 DPR:v2f32:$src) - Complexity = 3
                // Dst: (VNEGfd:v2f32 DPR:v2f32:$src)
              /*SwitchType*/ 18,  MVT::v4f32,// ->55166
/*55148*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*55150*/       OPC_EmitInteger, MVT::i32, 14, 
/*55153*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55156*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VNEGf32q), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fneg:v4f32 QPR:v4f32:$src) - Complexity = 3
                // Dst: (VNEGf32q:v4f32 QPR:v4f32:$src)
              0, // EndSwitchType
/*55167*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 17|128,4/*529*/,  TARGET_OPCODE(ISD::FMUL),// ->55701
/*55172*/   OPC_Scope, 52, /*->55226*/ // 6 children in Scope
/*55174*/     OPC_MoveChild, 0,
/*55176*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::FNEG),
/*55179*/     OPC_RecordChild0, // #0 = $a
/*55180*/     OPC_MoveParent,
/*55181*/     OPC_RecordChild1, // #1 = $b
/*55182*/     OPC_SwitchType /*2 cases */, 19,  MVT::f64,// ->55204
/*55185*/       OPC_CheckPatternPredicate, 26, // (!HonorSignDependentRoundingFPMath())
/*55187*/       OPC_EmitInteger, MVT::i32, 14, 
/*55190*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55193*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VNMULD), 0,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fmul:f64 (fneg:f64 DPR:f64:$a), DPR:f64:$b) - Complexity = 6
                // Dst: (VNMULD:f64 DPR:f64:$a, DPR:f64:$b)
              /*SwitchType*/ 19,  MVT::f32,// ->55225
/*55206*/       OPC_CheckPatternPredicate, 26, // (!HonorSignDependentRoundingFPMath())
/*55208*/       OPC_EmitInteger, MVT::i32, 14, 
/*55211*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55214*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VNMULS), 0,
                    1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fmul:f32 (fneg:f32 SPR:f32:$a), SPR:f32:$b) - Complexity = 6
                // Dst: (VNMULS:f32 SPR:f32:$a, SPR:f32:$b)
              0, // EndSwitchType
/*55226*/   /*Scope*/ 115|128,1/*243*/, /*->55471*/
/*55228*/     OPC_RecordChild0, // #0 = $b
/*55229*/     OPC_Scope, 51, /*->55282*/ // 3 children in Scope
/*55231*/       OPC_MoveChild, 1,
/*55233*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::FNEG),
/*55236*/       OPC_RecordChild0, // #1 = $a
/*55237*/       OPC_MoveParent,
/*55238*/       OPC_SwitchType /*2 cases */, 19,  MVT::f64,// ->55260
/*55241*/         OPC_CheckPatternPredicate, 26, // (!HonorSignDependentRoundingFPMath())
/*55243*/         OPC_EmitInteger, MVT::i32, 14, 
/*55246*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55249*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VNMULD), 0,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (fmul:f64 DPR:f64:$b, (fneg:f64 DPR:f64:$a)) - Complexity = 6
                  // Dst: (VNMULD:f64 DPR:f64:$a, DPR:f64:$b)
                /*SwitchType*/ 19,  MVT::f32,// ->55281
/*55262*/         OPC_CheckPatternPredicate, 26, // (!HonorSignDependentRoundingFPMath())
/*55264*/         OPC_EmitInteger, MVT::i32, 14, 
/*55267*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55270*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VNMULS), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (fmul:f32 SPR:f32:$b, (fneg:f32 SPR:f32:$a)) - Complexity = 6
                  // Dst: (VNMULS:f32 SPR:f32:$a, SPR:f32:$b)
                0, // EndSwitchType
/*55282*/     /*Scope*/ 120, /*->55403*/
/*55283*/       OPC_RecordChild1, // #1 = $b
/*55284*/       OPC_SwitchType /*2 cases */, 19,  MVT::f64,// ->55306
/*55287*/         OPC_CheckPatternPredicate, 9, // (Subtarget->hasVFP2())
/*55289*/         OPC_EmitInteger, MVT::i32, 14, 
/*55292*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55295*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMULD), 0,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fmul:f64 DPR:f64:$a, DPR:f64:$b) - Complexity = 3
                  // Dst: (VMULD:f64 DPR:f64:$a, DPR:f64:$b)
                /*SwitchType*/ 94,  MVT::f32,// ->55402
/*55308*/         OPC_Scope, 19, /*->55329*/ // 2 children in Scope
/*55310*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*55312*/           OPC_EmitInteger, MVT::i32, 14, 
/*55315*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55318*/           OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMULS), 0,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fmul:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
                    // Dst: (VMULS:f32 SPR:f32:$a, SPR:f32:$b)
/*55329*/         /*Scope*/ 71, /*->55401*/
/*55330*/           OPC_CheckPatternPredicate, 13, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*55332*/           OPC_EmitNode, TARGET_OPCODE(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2 
/*55339*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*55342*/           OPC_EmitNode, TARGET_OPCODE(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 2, 0, 3,  // Results = #4 
/*55352*/           OPC_EmitNode, TARGET_OPCODE(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #5 
/*55359*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*55362*/           OPC_EmitNode, TARGET_OPCODE(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 1, 6,  // Results = #7 
/*55372*/           OPC_EmitInteger, MVT::i32, 14, 
/*55375*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55378*/           OPC_EmitNode, TARGET_OPCODE(ARM::VMULfd_sfp), 0,
                        1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 4, 7, 8, 9,  // Results = #10 
/*55389*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*55392*/           OPC_MorphNodeTo, TARGET_OPCODE(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                    // Src: (fmul:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
                    // Dst: (EXTRACT_SUBREG:f32 (VMULfd_sfp:v2f32 (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$b, ssub_0:i32)), ssub_0:i32)
/*55401*/         0, /*End of Scope*/
                0, // EndSwitchType
/*55403*/     /*Scope*/ 66, /*->55470*/
/*55404*/       OPC_MoveChild, 1,
/*55406*/       OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VDUPLANE),
/*55409*/       OPC_RecordChild0, // #1 = $src2
/*55410*/       OPC_CheckChild0Type, MVT::v2f32,
/*55412*/       OPC_RecordChild1, // #2 = $lane
/*55413*/       OPC_MoveChild, 1,
/*55415*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*55418*/       OPC_MoveParent,
/*55419*/       OPC_MoveParent,
/*55420*/       OPC_SwitchType /*2 cases */, 22,  MVT::v2f32,// ->55445
/*55423*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*55425*/         OPC_EmitConvertToTarget, 2,
/*55427*/         OPC_EmitInteger, MVT::i32, 14, 
/*55430*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55433*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMULslfd), 0,
                      1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (fmul:v2f32 DPR:v2f32:$src1, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$src2, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULslfd:v2f32 DPR:v2f32:$src1, DPR_VFP2:v2f32:$src2, (imm:i32):$lane)
                /*SwitchType*/ 22,  MVT::v4f32,// ->55469
/*55447*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*55449*/         OPC_EmitConvertToTarget, 2,
/*55451*/         OPC_EmitInteger, MVT::i32, 14, 
/*55454*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55457*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMULslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (fmul:v4f32 QPR:v4f32:$src1, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$src2, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULslfq:v4f32 QPR:v4f32:$src1, DPR_VFP2:v2f32:$src2, (imm:i32):$lane)
                0, // EndSwitchType
/*55470*/     0, /*End of Scope*/
/*55471*/   /*Scope*/ 67, /*->55539*/
/*55472*/     OPC_MoveChild, 0,
/*55474*/     OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VDUPLANE),
/*55477*/     OPC_RecordChild0, // #0 = $src2
/*55478*/     OPC_CheckChild0Type, MVT::v2f32,
/*55480*/     OPC_RecordChild1, // #1 = $lane
/*55481*/     OPC_MoveChild, 1,
/*55483*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*55486*/     OPC_MoveParent,
/*55487*/     OPC_MoveParent,
/*55488*/     OPC_RecordChild1, // #2 = $src1
/*55489*/     OPC_SwitchType /*2 cases */, 22,  MVT::v2f32,// ->55514
/*55492*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*55494*/       OPC_EmitConvertToTarget, 1,
/*55496*/       OPC_EmitInteger, MVT::i32, 14, 
/*55499*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55502*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMULslfd), 0,
                    1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$src2, (imm:i32):$lane), DPR:v2f32:$src1) - Complexity = 9
                // Dst: (VMULslfd:v2f32 DPR:v2f32:$src1, DPR_VFP2:v2f32:$src2, (imm:i32):$lane)
              /*SwitchType*/ 22,  MVT::v4f32,// ->55538
/*55516*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*55518*/       OPC_EmitConvertToTarget, 1,
/*55520*/       OPC_EmitInteger, MVT::i32, 14, 
/*55523*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55526*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMULslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$src2, (imm:i32):$lane), QPR:v4f32:$src1) - Complexity = 9
                // Dst: (VMULslfq:v4f32 QPR:v4f32:$src1, DPR_VFP2:v2f32:$src2, (imm:i32):$lane)
              0, // EndSwitchType
/*55539*/   /*Scope*/ 56, /*->55596*/
/*55540*/     OPC_RecordChild0, // #0 = $src1
/*55541*/     OPC_MoveChild, 1,
/*55543*/     OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VDUPLANE),
/*55546*/     OPC_RecordChild0, // #1 = $src2
/*55547*/     OPC_CheckChild0Type, MVT::v4f32,
/*55549*/     OPC_RecordChild1, // #2 = $lane
/*55550*/     OPC_MoveChild, 1,
/*55552*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*55555*/     OPC_MoveParent,
/*55556*/     OPC_MoveParent,
/*55557*/     OPC_CheckType, MVT::v4f32,
/*55559*/     OPC_EmitConvertToTarget, 2,
/*55561*/     OPC_EmitNodeXForm, 10, 3, // DSubReg_i32_reg
/*55564*/     OPC_EmitNode, TARGET_OPCODE(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 4,  // Results = #5 
/*55573*/     OPC_EmitConvertToTarget, 2,
/*55575*/     OPC_EmitNodeXForm, 11, 6, // SubReg_i32_lane
/*55578*/     OPC_EmitInteger, MVT::i32, 14, 
/*55581*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55584*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMULslfq), 0,
                  1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
              // Src: (fmul:v4f32 QPR:v4f32:$src1, (NEONvduplane:v4f32 QPR:v4f32:$src2, (imm:i32):$lane)) - Complexity = 9
              // Dst: (VMULslfq:v4f32 QPR:v4f32:$src1, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*55596*/   /*Scope*/ 56, /*->55653*/
/*55597*/     OPC_MoveChild, 0,
/*55599*/     OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VDUPLANE),
/*55602*/     OPC_RecordChild0, // #0 = $src2
/*55603*/     OPC_CheckChild0Type, MVT::v4f32,
/*55605*/     OPC_RecordChild1, // #1 = $lane
/*55606*/     OPC_MoveChild, 1,
/*55608*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*55611*/     OPC_MoveParent,
/*55612*/     OPC_MoveParent,
/*55613*/     OPC_RecordChild1, // #2 = $src1
/*55614*/     OPC_CheckType, MVT::v4f32,
/*55616*/     OPC_EmitConvertToTarget, 1,
/*55618*/     OPC_EmitNodeXForm, 10, 3, // DSubReg_i32_reg
/*55621*/     OPC_EmitNode, TARGET_OPCODE(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 4,  // Results = #5 
/*55630*/     OPC_EmitConvertToTarget, 1,
/*55632*/     OPC_EmitNodeXForm, 11, 6, // SubReg_i32_lane
/*55635*/     OPC_EmitInteger, MVT::i32, 14, 
/*55638*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55641*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMULslfq), 0,
                  1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
              // Src: (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src2, (imm:i32):$lane), QPR:v4f32:$src1) - Complexity = 9
              // Dst: (VMULslfq:v4f32 QPR:v4f32:$src1, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*55653*/   /*Scope*/ 46, /*->55700*/
/*55654*/     OPC_RecordChild0, // #0 = $src1
/*55655*/     OPC_RecordChild1, // #1 = $src2
/*55656*/     OPC_SwitchType /*2 cases */, 19,  MVT::v2f32,// ->55678
/*55659*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*55661*/       OPC_EmitInteger, MVT::i32, 14, 
/*55664*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55667*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMULfd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fmul:v2f32 DPR:v2f32:$src1, DPR:v2f32:$src2) - Complexity = 3
                // Dst: (VMULfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$src2)
              /*SwitchType*/ 19,  MVT::v4f32,// ->55699
/*55680*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*55682*/       OPC_EmitInteger, MVT::i32, 14, 
/*55685*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55688*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMULfq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fmul:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2) - Complexity = 3
                // Dst: (VMULfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2)
              0, // EndSwitchType
/*55700*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 51,  TARGET_OPCODE(ISD::ConstantFP),// ->55755
/*55704*/   OPC_RecordNode,   // #0 = $imm
/*55705*/   OPC_SwitchType /*2 cases */, 22,  MVT::f64,// ->55730
/*55708*/     OPC_CheckPredicate, 89, // Predicate_vfp_f64imm
/*55710*/     OPC_CheckPatternPredicate, 27, // (Subtarget->hasVFP3())
/*55712*/     OPC_EmitConvertToTarget, 0,
/*55714*/     OPC_EmitInteger, MVT::i32, 14, 
/*55717*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55720*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::FCONSTD), 0,
                  1/*#VTs*/, MVT::f64, 3/*#Ops*/, 1, 2, 3, 
              // Src: (fpimm:f64)<<P:Predicate_vfp_f64imm>>:$imm - Complexity = 4
              // Dst: (FCONSTD:f64 (fpimm:f64):$imm)
            /*SwitchType*/ 22,  MVT::f32,// ->55754
/*55732*/     OPC_CheckPredicate, 90, // Predicate_vfp_f32imm
/*55734*/     OPC_CheckPatternPredicate, 27, // (Subtarget->hasVFP3())
/*55736*/     OPC_EmitConvertToTarget, 0,
/*55738*/     OPC_EmitInteger, MVT::i32, 14, 
/*55741*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55744*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::FCONSTS), 0,
                  1/*#VTs*/, MVT::f32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (fpimm:f32)<<P:Predicate_vfp_f32imm>>:$imm - Complexity = 4
              // Dst: (FCONSTS:f32 (fpimm:f32):$imm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 46,  TARGET_OPCODE(ISD::FDIV),// ->55804
/*55758*/   OPC_RecordChild0, // #0 = $a
/*55759*/   OPC_RecordChild1, // #1 = $b
/*55760*/   OPC_SwitchType /*2 cases */, 19,  MVT::f64,// ->55782
/*55763*/     OPC_CheckPatternPredicate, 9, // (Subtarget->hasVFP2())
/*55765*/     OPC_EmitInteger, MVT::i32, 14, 
/*55768*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55771*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VDIVD), 0,
                  1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (fdiv:f64 DPR:f64:$a, DPR:f64:$b) - Complexity = 3
              // Dst: (VDIVD:f64 DPR:f64:$a, DPR:f64:$b)
            /*SwitchType*/ 19,  MVT::f32,// ->55803
/*55784*/     OPC_CheckPatternPredicate, 9, // (Subtarget->hasVFP2())
/*55786*/     OPC_EmitInteger, MVT::i32, 14, 
/*55789*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55792*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VDIVS), 0,
                  1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (fdiv:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
              // Dst: (VDIVS:f32 SPR:f32:$a, SPR:f32:$b)
            0, // EndSwitchType
          /*SwitchOpcode*/ 97,  TARGET_OPCODE(ISD::FABS),// ->55904
/*55807*/   OPC_RecordChild0, // #0 = $a
/*55808*/   OPC_SwitchType /*2 cases */, 18,  MVT::f64,// ->55829
/*55811*/     OPC_CheckPatternPredicate, 9, // (Subtarget->hasVFP2())
/*55813*/     OPC_EmitInteger, MVT::i32, 14, 
/*55816*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55819*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VABSD), 0,
                  1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fabs:f64 DPR:f64:$a) - Complexity = 3
              // Dst: (VABSD:f64 DPR:f64:$a)
            /*SwitchType*/ 72,  MVT::f32,// ->55903
/*55831*/     OPC_Scope, 18, /*->55851*/ // 2 children in Scope
/*55833*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*55835*/       OPC_EmitInteger, MVT::i32, 14, 
/*55838*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55841*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VABSS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fabs:f32 SPR:f32:$a) - Complexity = 3
                // Dst: (VABSS:f32 SPR:f32:$a)
/*55851*/     /*Scope*/ 50, /*->55902*/
/*55852*/       OPC_CheckPatternPredicate, 13, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*55854*/       OPC_EmitNode, TARGET_OPCODE(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1 
/*55861*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*55864*/       OPC_EmitNode, TARGET_OPCODE(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 1, 0, 2,  // Results = #3 
/*55874*/       OPC_EmitInteger, MVT::i32, 14, 
/*55877*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55880*/       OPC_EmitNode, TARGET_OPCODE(ARM::VABSfd_sfp), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 4, 5,  // Results = #6 
/*55890*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*55893*/       OPC_MorphNodeTo, TARGET_OPCODE(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 6, 7, 
                // Src: (fabs:f32 SPR:f32:$a) - Complexity = 3
                // Dst: (EXTRACT_SUBREG:f32 (VABSfd_sfp:v2f32 (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$a, ssub_0:i32)), ssub_0:i32)
/*55902*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 23,  TARGET_OPCODE(ISD::FP_EXTEND),// ->55930
/*55907*/   OPC_RecordChild0, // #0 = $a
/*55908*/   OPC_CheckChild0Type, MVT::f32,
/*55910*/   OPC_CheckType, MVT::f64,
/*55912*/   OPC_CheckPatternPredicate, 9, // (Subtarget->hasVFP2())
/*55914*/   OPC_EmitInteger, MVT::i32, 14, 
/*55917*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55920*/   OPC_MorphNodeTo, TARGET_OPCODE(ARM::VCVTDS), 0,
                1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
            // Src: (fextend:f64 SPR:f32:$a) - Complexity = 3
            // Dst: (VCVTDS:f64 SPR:f32:$a)
          /*SwitchOpcode*/ 21,  TARGET_OPCODE(ISD::FP_ROUND),// ->55954
/*55933*/   OPC_RecordChild0, // #0 = $a
/*55934*/   OPC_CheckType, MVT::f32,
/*55936*/   OPC_CheckPatternPredicate, 9, // (Subtarget->hasVFP2())
/*55938*/   OPC_EmitInteger, MVT::i32, 14, 
/*55941*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55944*/   OPC_MorphNodeTo, TARGET_OPCODE(ARM::VCVTSD), 0,
                1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
            // Src: (fround:f32 DPR:f64:$a) - Complexity = 3
            // Dst: (VCVTSD:f32 DPR:f64:$a)
          /*SwitchOpcode*/ 43,  TARGET_OPCODE(ISD::FSQRT),// ->56000
/*55957*/   OPC_RecordChild0, // #0 = $a
/*55958*/   OPC_SwitchType /*2 cases */, 18,  MVT::f64,// ->55979
/*55961*/     OPC_CheckPatternPredicate, 9, // (Subtarget->hasVFP2())
/*55963*/     OPC_EmitInteger, MVT::i32, 14, 
/*55966*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55969*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSQRTD), 0,
                  1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fsqrt:f64 DPR:f64:$a) - Complexity = 3
              // Dst: (VSQRTD:f64 DPR:f64:$a)
            /*SwitchType*/ 18,  MVT::f32,// ->55999
/*55981*/     OPC_CheckPatternPredicate, 9, // (Subtarget->hasVFP2())
/*55983*/     OPC_EmitInteger, MVT::i32, 14, 
/*55986*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55989*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSQRTS), 0,
                  1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fsqrt:f32 SPR:f32:$a) - Complexity = 3
              // Dst: (VSQRTS:f32 SPR:f32:$a)
            0, // EndSwitchType
          /*SwitchOpcode*/ 21,  TARGET_OPCODE(ARMISD::VMOVDRR),// ->56024
/*56003*/   OPC_RecordChild0, // #0 = $src1
/*56004*/   OPC_RecordChild1, // #1 = $src2
/*56005*/   OPC_CheckPatternPredicate, 9, // (Subtarget->hasVFP2())
/*56007*/   OPC_EmitInteger, MVT::i32, 14, 
/*56010*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56013*/   OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMOVDRR), 0,
                1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
            // Src: (arm_fmdrr:f64 GPR:i32:$src1, GPR:i32:$src2) - Complexity = 3
            // Dst: (VMOVDRR:f64 GPR:i32:$src1, GPR:i32:$src2)
          /*SwitchOpcode*/ 97,  TARGET_OPCODE(ARMISD::SITOF),// ->56124
/*56027*/   OPC_RecordChild0, // #0 = $a
/*56028*/   OPC_SwitchType /*2 cases */, 18,  MVT::f64,// ->56049
/*56031*/     OPC_CheckPatternPredicate, 9, // (Subtarget->hasVFP2())
/*56033*/     OPC_EmitInteger, MVT::i32, 14, 
/*56036*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56039*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSITOD), 0,
                  1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (arm_sitof:f64 SPR:f32:$a) - Complexity = 3
              // Dst: (VSITOD:f64 SPR:f32:$a)
            /*SwitchType*/ 72,  MVT::f32,// ->56123
/*56051*/     OPC_Scope, 18, /*->56071*/ // 2 children in Scope
/*56053*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*56055*/       OPC_EmitInteger, MVT::i32, 14, 
/*56058*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56061*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSITOS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (arm_sitof:f32 SPR:f32:$a) - Complexity = 3
                // Dst: (VSITOS:f32 SPR:f32:$a)
/*56071*/     /*Scope*/ 50, /*->56122*/
/*56072*/       OPC_CheckPatternPredicate, 13, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*56074*/       OPC_EmitNode, TARGET_OPCODE(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2i32, 0/*#Ops*/,  // Results = #1 
/*56081*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*56084*/       OPC_EmitNode, TARGET_OPCODE(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 1, 0, 2,  // Results = #3 
/*56094*/       OPC_EmitInteger, MVT::i32, 14, 
/*56097*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56100*/       OPC_EmitNode, TARGET_OPCODE(ARM::VCVTs2fd_sfp), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 3, 4, 5,  // Results = #6 
/*56110*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*56113*/       OPC_MorphNodeTo, TARGET_OPCODE(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 6, 7, 
                // Src: (arm_sitof:f32 SPR:f32:$a) - Complexity = 3
                // Dst: (EXTRACT_SUBREG:f32 (VCVTs2fd_sfp:v2i32 (INSERT_SUBREG:v2i32 (IMPLICIT_DEF:v2i32), SPR:f32:$a, ssub_0:i32)), ssub_0:i32)
/*56122*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 97,  TARGET_OPCODE(ARMISD::UITOF),// ->56224
/*56127*/   OPC_RecordChild0, // #0 = $a
/*56128*/   OPC_SwitchType /*2 cases */, 18,  MVT::f64,// ->56149
/*56131*/     OPC_CheckPatternPredicate, 9, // (Subtarget->hasVFP2())
/*56133*/     OPC_EmitInteger, MVT::i32, 14, 
/*56136*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56139*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VUITOD), 0,
                  1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (arm_uitof:f64 SPR:f32:$a) - Complexity = 3
              // Dst: (VUITOD:f64 SPR:f32:$a)
            /*SwitchType*/ 72,  MVT::f32,// ->56223
/*56151*/     OPC_Scope, 18, /*->56171*/ // 2 children in Scope
/*56153*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*56155*/       OPC_EmitInteger, MVT::i32, 14, 
/*56158*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56161*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VUITOS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (arm_uitof:f32 SPR:f32:$a) - Complexity = 3
                // Dst: (VUITOS:f32 SPR:f32:$a)
/*56171*/     /*Scope*/ 50, /*->56222*/
/*56172*/       OPC_CheckPatternPredicate, 13, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*56174*/       OPC_EmitNode, TARGET_OPCODE(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2i32, 0/*#Ops*/,  // Results = #1 
/*56181*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*56184*/       OPC_EmitNode, TARGET_OPCODE(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 1, 0, 2,  // Results = #3 
/*56194*/       OPC_EmitInteger, MVT::i32, 14, 
/*56197*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56200*/       OPC_EmitNode, TARGET_OPCODE(ARM::VCVTu2fd_sfp), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 3, 4, 5,  // Results = #6 
/*56210*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*56213*/       OPC_MorphNodeTo, TARGET_OPCODE(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 6, 7, 
                // Src: (arm_uitof:f32 SPR:f32:$a) - Complexity = 3
                // Dst: (EXTRACT_SUBREG:f32 (VCVTu2fd_sfp:v2i32 (INSERT_SUBREG:v2i32 (IMPLICIT_DEF:v2i32), SPR:f32:$a, ssub_0:i32)), ssub_0:i32)
/*56222*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 99,  TARGET_OPCODE(ARMISD::FTOSI),// ->56326
/*56227*/   OPC_RecordChild0, // #0 = $a
/*56228*/   OPC_Scope, 20, /*->56250*/ // 2 children in Scope
/*56230*/     OPC_CheckChild0Type, MVT::f64,
/*56232*/     OPC_CheckPatternPredicate, 9, // (Subtarget->hasVFP2())
/*56234*/     OPC_EmitInteger, MVT::i32, 14, 
/*56237*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56240*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VTOSIZD), 0,
                  1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (arm_ftosi:f32 DPR:f64:$a) - Complexity = 3
              // Dst: (VTOSIZD:f32 DPR:f64:$a)
/*56250*/   /*Scope*/ 74, /*->56325*/
/*56251*/     OPC_CheckChild0Type, MVT::f32,
/*56253*/     OPC_Scope, 18, /*->56273*/ // 2 children in Scope
/*56255*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*56257*/       OPC_EmitInteger, MVT::i32, 14, 
/*56260*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56263*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VTOSIZS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (arm_ftosi:f32 SPR:f32:$a) - Complexity = 3
                // Dst: (VTOSIZS:f32 SPR:f32:$a)
/*56273*/     /*Scope*/ 50, /*->56324*/
/*56274*/       OPC_CheckPatternPredicate, 13, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*56276*/       OPC_EmitNode, TARGET_OPCODE(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1 
/*56283*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*56286*/       OPC_EmitNode, TARGET_OPCODE(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 1, 0, 2,  // Results = #3 
/*56296*/       OPC_EmitInteger, MVT::i32, 14, 
/*56299*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56302*/       OPC_EmitNode, TARGET_OPCODE(ARM::VCVTf2sd_sfp), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 4, 5,  // Results = #6 
/*56312*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*56315*/       OPC_MorphNodeTo, TARGET_OPCODE(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 6, 7, 
                // Src: (arm_ftosi:f32 SPR:f32:$a) - Complexity = 3
                // Dst: (EXTRACT_SUBREG:f32 (VCVTf2sd_sfp:v2f32 (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$a, ssub_0:i32)), ssub_0:i32)
/*56324*/     0, /*End of Scope*/
/*56325*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 99,  TARGET_OPCODE(ARMISD::FTOUI),// ->56428
/*56329*/   OPC_RecordChild0, // #0 = $a
/*56330*/   OPC_Scope, 20, /*->56352*/ // 2 children in Scope
/*56332*/     OPC_CheckChild0Type, MVT::f64,
/*56334*/     OPC_CheckPatternPredicate, 9, // (Subtarget->hasVFP2())
/*56336*/     OPC_EmitInteger, MVT::i32, 14, 
/*56339*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56342*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VTOUIZD), 0,
                  1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (arm_ftoui:f32 DPR:f64:$a) - Complexity = 3
              // Dst: (VTOUIZD:f32 DPR:f64:$a)
/*56352*/   /*Scope*/ 74, /*->56427*/
/*56353*/     OPC_CheckChild0Type, MVT::f32,
/*56355*/     OPC_Scope, 18, /*->56375*/ // 2 children in Scope
/*56357*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*56359*/       OPC_EmitInteger, MVT::i32, 14, 
/*56362*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56365*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VTOUIZS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (arm_ftoui:f32 SPR:f32:$a) - Complexity = 3
                // Dst: (VTOUIZS:f32 SPR:f32:$a)
/*56375*/     /*Scope*/ 50, /*->56426*/
/*56376*/       OPC_CheckPatternPredicate, 13, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*56378*/       OPC_EmitNode, TARGET_OPCODE(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1 
/*56385*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*56388*/       OPC_EmitNode, TARGET_OPCODE(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 1, 0, 2,  // Results = #3 
/*56398*/       OPC_EmitInteger, MVT::i32, 14, 
/*56401*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56404*/       OPC_EmitNode, TARGET_OPCODE(ARM::VCVTf2ud_sfp), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 4, 5,  // Results = #6 
/*56414*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*56417*/       OPC_MorphNodeTo, TARGET_OPCODE(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 6, 7, 
                // Src: (arm_ftoui:f32 SPR:f32:$a) - Complexity = 3
                // Dst: (EXTRACT_SUBREG:f32 (VCVTf2ud_sfp:v2f32 (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$a, ssub_0:i32)), ssub_0:i32)
/*56426*/     0, /*End of Scope*/
/*56427*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 35,  TARGET_OPCODE(ISD::FP16_TO_FP32),// ->56466
/*56431*/   OPC_RecordChild0, // #0 = $a
/*56432*/   OPC_CheckChild0Type, MVT::i32,
/*56434*/   OPC_CheckType, MVT::f32,
/*56436*/   OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*56438*/   OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*56441*/   OPC_EmitNode, TARGET_OPCODE(TargetOpcode::COPY_TO_REGCLASS), 0,
                1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1,  // Results = #2 
/*56450*/   OPC_EmitInteger, MVT::i32, 14, 
/*56453*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56456*/   OPC_MorphNodeTo, TARGET_OPCODE(ARM::VCVTBHS), 0,
                1/*#VTs*/, MVT::f32, 3/*#Ops*/, 2, 3, 4, 
            // Src: (f16_to_f32:f32 GPR:i32:$a) - Complexity = 3
            // Dst: (VCVTBHS:f32 (COPY_TO_REGCLASS:f32 GPR:i32:$a, SPR:f32))
          /*SwitchOpcode*/ 73,  TARGET_OPCODE(ARMISD::FMAX),// ->56542
/*56469*/   OPC_RecordChild0, // #0 = $a
/*56470*/   OPC_RecordChild1, // #1 = $b
/*56471*/   OPC_CheckPatternPredicate, 13, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*56473*/   OPC_EmitNode, TARGET_OPCODE(TargetOpcode::IMPLICIT_DEF), 0,
                1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2 
/*56480*/   OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*56483*/   OPC_EmitNode, TARGET_OPCODE(TargetOpcode::INSERT_SUBREG), 0,
                1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 2, 0, 3,  // Results = #4 
/*56493*/   OPC_EmitNode, TARGET_OPCODE(TargetOpcode::IMPLICIT_DEF), 0,
                1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #5 
/*56500*/   OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*56503*/   OPC_EmitNode, TARGET_OPCODE(TargetOpcode::INSERT_SUBREG), 0,
                1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 1, 6,  // Results = #7 
/*56513*/   OPC_EmitInteger, MVT::i32, 14, 
/*56516*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56519*/   OPC_EmitNode, TARGET_OPCODE(ARM::VMAXfd_sfp), 0,
                1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 4, 7, 8, 9,  // Results = #10 
/*56530*/   OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*56533*/   OPC_MorphNodeTo, TARGET_OPCODE(TargetOpcode::EXTRACT_SUBREG), 0,
                1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
            // Src: (NEONfmax:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
            // Dst: (EXTRACT_SUBREG:f32 (VMAXfd_sfp:v2f32 (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$b, ssub_0:i32)), ssub_0:i32)
          /*SwitchOpcode*/ 73,  TARGET_OPCODE(ARMISD::FMIN),// ->56618
/*56545*/   OPC_RecordChild0, // #0 = $a
/*56546*/   OPC_RecordChild1, // #1 = $b
/*56547*/   OPC_CheckPatternPredicate, 13, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*56549*/   OPC_EmitNode, TARGET_OPCODE(TargetOpcode::IMPLICIT_DEF), 0,
                1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2 
/*56556*/   OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*56559*/   OPC_EmitNode, TARGET_OPCODE(TargetOpcode::INSERT_SUBREG), 0,
                1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 2, 0, 3,  // Results = #4 
/*56569*/   OPC_EmitNode, TARGET_OPCODE(TargetOpcode::IMPLICIT_DEF), 0,
                1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #5 
/*56576*/   OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*56579*/   OPC_EmitNode, TARGET_OPCODE(TargetOpcode::INSERT_SUBREG), 0,
                1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 1, 6,  // Results = #7 
/*56589*/   OPC_EmitInteger, MVT::i32, 14, 
/*56592*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56595*/   OPC_EmitNode, TARGET_OPCODE(ARM::VMINfd_sfp), 0,
                1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 4, 7, 8, 9,  // Results = #10 
/*56606*/   OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*56609*/   OPC_MorphNodeTo, TARGET_OPCODE(TargetOpcode::EXTRACT_SUBREG), 0,
                1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
            // Src: (NEONfmin:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
            // Dst: (EXTRACT_SUBREG:f32 (VMINfd_sfp:v2f32 (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$b, ssub_0:i32)), ssub_0:i32)
          /*SwitchOpcode*/ 38|128,1/*166*/,  TARGET_OPCODE(ARMISD::VMULLs),// ->56788
/*56622*/   OPC_RecordChild0, // #0 = $src1
/*56623*/   OPC_Scope, 68, /*->56693*/ // 3 children in Scope
/*56625*/     OPC_CheckChild0Type, MVT::v4i16,
/*56627*/     OPC_Scope, 40, /*->56669*/ // 2 children in Scope
/*56629*/       OPC_MoveChild, 1,
/*56631*/       OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VDUPLANE),
/*56634*/       OPC_RecordChild0, // #1 = $src2
/*56635*/       OPC_CheckChild0Type, MVT::v4i16,
/*56637*/       OPC_RecordChild1, // #2 = $lane
/*56638*/       OPC_MoveChild, 1,
/*56640*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*56643*/       OPC_MoveParent,
/*56644*/       OPC_MoveParent,
/*56645*/       OPC_CheckType, MVT::v4i32,
/*56647*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*56649*/       OPC_EmitConvertToTarget, 2,
/*56651*/       OPC_EmitInteger, MVT::i32, 14, 
/*56654*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56657*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMULLslsv4i16), 0,
                    1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvmulls:v4i32 DPR:v4i16:$src1, (NEONvduplane:v4i16 DPR_8:v4i16:$src2, (imm:i32):$lane)) - Complexity = 9
                // Dst: (VMULLslsv4i16:v4i32 DPR:v4i16:$src1, DPR_8:v4i16:$src2, (imm:i32):$lane)
/*56669*/     /*Scope*/ 22, /*->56692*/
/*56670*/       OPC_RecordChild1, // #1 = $src2
/*56671*/       OPC_CheckType, MVT::v4i32,
/*56673*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*56675*/       OPC_EmitInteger, MVT::i32, 14, 
/*56678*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56681*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMULLsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvmulls:v4i32 DPR:v4i16:$src1, DPR:v4i16:$src2) - Complexity = 3
                // Dst: (VMULLsv4i32:v4i32 DPR:v4i16:$src1, DPR:v4i16:$src2)
/*56692*/     0, /*End of Scope*/
/*56693*/   /*Scope*/ 68, /*->56762*/
/*56694*/     OPC_CheckChild0Type, MVT::v2i32,
/*56696*/     OPC_Scope, 40, /*->56738*/ // 2 children in Scope
/*56698*/       OPC_MoveChild, 1,
/*56700*/       OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VDUPLANE),
/*56703*/       OPC_RecordChild0, // #1 = $src2
/*56704*/       OPC_CheckChild0Type, MVT::v2i32,
/*56706*/       OPC_RecordChild1, // #2 = $lane
/*56707*/       OPC_MoveChild, 1,
/*56709*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*56712*/       OPC_MoveParent,
/*56713*/       OPC_MoveParent,
/*56714*/       OPC_CheckType, MVT::v2i64,
/*56716*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*56718*/       OPC_EmitConvertToTarget, 2,
/*56720*/       OPC_EmitInteger, MVT::i32, 14, 
/*56723*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56726*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMULLslsv2i32), 0,
                    1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvmulls:v2i64 DPR:v2i32:$src1, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$src2, (imm:i32):$lane)) - Complexity = 9
                // Dst: (VMULLslsv2i32:v2i64 DPR:v2i32:$src1, DPR_VFP2:v2i32:$src2, (imm:i32):$lane)
/*56738*/     /*Scope*/ 22, /*->56761*/
/*56739*/       OPC_RecordChild1, // #1 = $src2
/*56740*/       OPC_CheckType, MVT::v2i64,
/*56742*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*56744*/       OPC_EmitInteger, MVT::i32, 14, 
/*56747*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56750*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMULLsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvmulls:v2i64 DPR:v2i32:$src1, DPR:v2i32:$src2) - Complexity = 3
                // Dst: (VMULLsv2i64:v2i64 DPR:v2i32:$src1, DPR:v2i32:$src2)
/*56761*/     0, /*End of Scope*/
/*56762*/   /*Scope*/ 24, /*->56787*/
/*56763*/     OPC_CheckChild0Type, MVT::v8i8,
/*56765*/     OPC_RecordChild1, // #1 = $src2
/*56766*/     OPC_CheckType, MVT::v8i16,
/*56768*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*56770*/     OPC_EmitInteger, MVT::i32, 14, 
/*56773*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56776*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMULLsv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvmulls:v8i16 DPR:v8i8:$src1, DPR:v8i8:$src2) - Complexity = 3
              // Dst: (VMULLsv8i16:v8i16 DPR:v8i8:$src1, DPR:v8i8:$src2)
/*56787*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 38|128,1/*166*/,  TARGET_OPCODE(ARMISD::VMULLu),// ->56958
/*56792*/   OPC_RecordChild0, // #0 = $src1
/*56793*/   OPC_Scope, 68, /*->56863*/ // 3 children in Scope
/*56795*/     OPC_CheckChild0Type, MVT::v4i16,
/*56797*/     OPC_Scope, 40, /*->56839*/ // 2 children in Scope
/*56799*/       OPC_MoveChild, 1,
/*56801*/       OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VDUPLANE),
/*56804*/       OPC_RecordChild0, // #1 = $src2
/*56805*/       OPC_CheckChild0Type, MVT::v4i16,
/*56807*/       OPC_RecordChild1, // #2 = $lane
/*56808*/       OPC_MoveChild, 1,
/*56810*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*56813*/       OPC_MoveParent,
/*56814*/       OPC_MoveParent,
/*56815*/       OPC_CheckType, MVT::v4i32,
/*56817*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*56819*/       OPC_EmitConvertToTarget, 2,
/*56821*/       OPC_EmitInteger, MVT::i32, 14, 
/*56824*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56827*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMULLsluv4i16), 0,
                    1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvmullu:v4i32 DPR:v4i16:$src1, (NEONvduplane:v4i16 DPR_8:v4i16:$src2, (imm:i32):$lane)) - Complexity = 9
                // Dst: (VMULLsluv4i16:v4i32 DPR:v4i16:$src1, DPR_8:v4i16:$src2, (imm:i32):$lane)
/*56839*/     /*Scope*/ 22, /*->56862*/
/*56840*/       OPC_RecordChild1, // #1 = $src2
/*56841*/       OPC_CheckType, MVT::v4i32,
/*56843*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*56845*/       OPC_EmitInteger, MVT::i32, 14, 
/*56848*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56851*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMULLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvmullu:v4i32 DPR:v4i16:$src1, DPR:v4i16:$src2) - Complexity = 3
                // Dst: (VMULLuv4i32:v4i32 DPR:v4i16:$src1, DPR:v4i16:$src2)
/*56862*/     0, /*End of Scope*/
/*56863*/   /*Scope*/ 68, /*->56932*/
/*56864*/     OPC_CheckChild0Type, MVT::v2i32,
/*56866*/     OPC_Scope, 40, /*->56908*/ // 2 children in Scope
/*56868*/       OPC_MoveChild, 1,
/*56870*/       OPC_CheckOpcode, TARGET_OPCODE(ARMISD::VDUPLANE),
/*56873*/       OPC_RecordChild0, // #1 = $src2
/*56874*/       OPC_CheckChild0Type, MVT::v2i32,
/*56876*/       OPC_RecordChild1, // #2 = $lane
/*56877*/       OPC_MoveChild, 1,
/*56879*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*56882*/       OPC_MoveParent,
/*56883*/       OPC_MoveParent,
/*56884*/       OPC_CheckType, MVT::v2i64,
/*56886*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*56888*/       OPC_EmitConvertToTarget, 2,
/*56890*/       OPC_EmitInteger, MVT::i32, 14, 
/*56893*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56896*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMULLsluv2i32), 0,
                    1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvmullu:v2i64 DPR:v2i32:$src1, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$src2, (imm:i32):$lane)) - Complexity = 9
                // Dst: (VMULLsluv2i32:v2i64 DPR:v2i32:$src1, DPR_VFP2:v2i32:$src2, (imm:i32):$lane)
/*56908*/     /*Scope*/ 22, /*->56931*/
/*56909*/       OPC_RecordChild1, // #1 = $src2
/*56910*/       OPC_CheckType, MVT::v2i64,
/*56912*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*56914*/       OPC_EmitInteger, MVT::i32, 14, 
/*56917*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56920*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMULLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvmullu:v2i64 DPR:v2i32:$src1, DPR:v2i32:$src2) - Complexity = 3
                // Dst: (VMULLuv2i64:v2i64 DPR:v2i32:$src1, DPR:v2i32:$src2)
/*56931*/     0, /*End of Scope*/
/*56932*/   /*Scope*/ 24, /*->56957*/
/*56933*/     OPC_CheckChild0Type, MVT::v8i8,
/*56935*/     OPC_RecordChild1, // #1 = $src2
/*56936*/     OPC_CheckType, MVT::v8i16,
/*56938*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*56940*/     OPC_EmitInteger, MVT::i32, 14, 
/*56943*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56946*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMULLuv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvmullu:v8i16 DPR:v8i8:$src1, DPR:v8i8:$src2) - Complexity = 3
              // Dst: (VMULLuv8i16:v8i16 DPR:v8i8:$src1, DPR:v8i8:$src2)
/*56957*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 44,  TARGET_OPCODE(ISD::CALLSEQ_START),// ->57005
/*56961*/   OPC_RecordNode,   // #0 = 'ARMcallseq_start' chained node
/*56962*/   OPC_RecordChild1, // #1 = $amt
/*56963*/   OPC_MoveChild, 1,
/*56965*/   OPC_SwitchOpcode /*2 cases */, 18,  TARGET_OPCODE(ISD::TargetConstant),// ->56987
/*56969*/     OPC_MoveParent,
/*56970*/     OPC_EmitMergeInputChains1_0,
/*56971*/     OPC_EmitInteger, MVT::i32, 14, 
/*56974*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56977*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::ADJCALLSTACKDOWN), 0|OPFL_Chain|OPFL_FlagOutput,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (ARMcallseq_start (timm:i32):$amt) - Complexity = 6
              // Dst: (ADJCALLSTACKDOWN:i32 (timm:i32):$amt)
            /*SwitchOpcode*/ 14,  TARGET_OPCODE(ISD::Constant),// ->57004
/*56990*/     OPC_MoveParent,
/*56991*/     OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb1Only())
/*56993*/     OPC_EmitMergeInputChains1_0,
/*56994*/     OPC_EmitConvertToTarget, 1,
/*56996*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::tADJCALLSTACKDOWN), 0|OPFL_Chain|OPFL_FlagOutput,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 2, 
              // Src: (ARMcallseq_start (imm:i32):$amt) - Complexity = 6
              // Dst: (tADJCALLSTACKDOWN:i32 (imm:i32):$amt)
            0, // EndSwitchOpcode
          /*SwitchOpcode*/ 43|128,1/*171*/,  TARGET_OPCODE(ARMISD::CALL),// ->57180
/*57009*/   OPC_RecordNode,   // #0 = 'ARMcall' chained node
/*57010*/   OPC_CaptureFlagInput,
/*57011*/   OPC_RecordChild1, // #1 = $func
/*57012*/   OPC_Scope, 112, /*->57126*/ // 2 children in Scope
/*57014*/     OPC_MoveChild, 1,
/*57016*/     OPC_SwitchOpcode /*2 cases */, 51,  TARGET_OPCODE(ISD::TargetGlobalAddress),// ->57071
/*57020*/       OPC_MoveParent,
/*57021*/       OPC_Scope, 11, /*->57034*/ // 4 children in Scope
/*57023*/         OPC_CheckPatternPredicate, 28, // (!Subtarget->isThumb()) && (!Subtarget->isTargetDarwin())
/*57025*/         OPC_EmitMergeInputChains1_0,
/*57026*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::BL), 0|OPFL_Chain|OPFL_FlagInput|OPFL_FlagOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall (tglobaladdr:iPTR):$func) - Complexity = 6
                  // Dst: (BL:i32 (tglobaladdr:i32):$func)
/*57034*/       /*Scope*/ 11, /*->57046*/
/*57035*/         OPC_CheckPatternPredicate, 29, // (!Subtarget->isThumb()) && (Subtarget->isTargetDarwin())
/*57037*/         OPC_EmitMergeInputChains1_0,
/*57038*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::BLr9), 0|OPFL_Chain|OPFL_FlagInput|OPFL_FlagOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall (tglobaladdr:iPTR):$func) - Complexity = 6
                  // Dst: (BLr9:i32 (tglobaladdr:i32):$func)
/*57046*/       /*Scope*/ 11, /*->57058*/
/*57047*/         OPC_CheckPatternPredicate, 30, // (Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (!Subtarget->isTargetDarwin())
/*57049*/         OPC_EmitMergeInputChains1_0,
/*57050*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::tBLXi), 0|OPFL_Chain|OPFL_FlagInput|OPFL_FlagOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall (tglobaladdr:iPTR):$func) - Complexity = 6
                  // Dst: (tBLXi:i32 (tglobaladdr:i32):$func)
/*57058*/       /*Scope*/ 11, /*->57070*/
/*57059*/         OPC_CheckPatternPredicate, 31, // (Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (Subtarget->isTargetDarwin())
/*57061*/         OPC_EmitMergeInputChains1_0,
/*57062*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::tBLXi_r9), 0|OPFL_Chain|OPFL_FlagInput|OPFL_FlagOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall (tglobaladdr:iPTR):$func) - Complexity = 6
                  // Dst: (tBLXi_r9:i32 (tglobaladdr:i32):$func)
/*57070*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 51,  TARGET_OPCODE(ISD::TargetExternalSymbol),// ->57125
/*57074*/       OPC_MoveParent,
/*57075*/       OPC_Scope, 11, /*->57088*/ // 4 children in Scope
/*57077*/         OPC_CheckPatternPredicate, 28, // (!Subtarget->isThumb()) && (!Subtarget->isTargetDarwin())
/*57079*/         OPC_EmitMergeInputChains1_0,
/*57080*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::BL), 0|OPFL_Chain|OPFL_FlagInput|OPFL_FlagOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall (texternalsym:iPTR):$func) - Complexity = 6
                  // Dst: (BL:i32 (texternalsym:i32):$func)
/*57088*/       /*Scope*/ 11, /*->57100*/
/*57089*/         OPC_CheckPatternPredicate, 29, // (!Subtarget->isThumb()) && (Subtarget->isTargetDarwin())
/*57091*/         OPC_EmitMergeInputChains1_0,
/*57092*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::BLr9), 0|OPFL_Chain|OPFL_FlagInput|OPFL_FlagOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall (texternalsym:iPTR):$func) - Complexity = 6
                  // Dst: (BLr9:i32 (texternalsym:i32):$func)
/*57100*/       /*Scope*/ 11, /*->57112*/
/*57101*/         OPC_CheckPatternPredicate, 30, // (Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (!Subtarget->isTargetDarwin())
/*57103*/         OPC_EmitMergeInputChains1_0,
/*57104*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::tBLXi), 0|OPFL_Chain|OPFL_FlagInput|OPFL_FlagOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall (texternalsym:iPTR):$func) - Complexity = 6
                  // Dst: (tBLXi:i32 (texternalsym:i32):$func)
/*57112*/       /*Scope*/ 11, /*->57124*/
/*57113*/         OPC_CheckPatternPredicate, 31, // (Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (Subtarget->isTargetDarwin())
/*57115*/         OPC_EmitMergeInputChains1_0,
/*57116*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::tBLXi_r9), 0|OPFL_Chain|OPFL_FlagInput|OPFL_FlagOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall (texternalsym:iPTR):$func) - Complexity = 6
                  // Dst: (tBLXi_r9:i32 (texternalsym:i32):$func)
/*57124*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*57126*/   /*Scope*/ 52, /*->57179*/
/*57127*/     OPC_CheckChild1Type, MVT::i32,
/*57129*/     OPC_Scope, 11, /*->57142*/ // 4 children in Scope
/*57131*/       OPC_CheckPatternPredicate, 32, // (!Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (!Subtarget->isTargetDarwin())
/*57133*/       OPC_EmitMergeInputChains1_0,
/*57134*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::BLX), 0|OPFL_Chain|OPFL_FlagInput|OPFL_FlagOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (ARMcall GPR:i32:$func) - Complexity = 3
                // Dst: (BLX:i32 GPR:i32:$func)
/*57142*/     /*Scope*/ 11, /*->57154*/
/*57143*/       OPC_CheckPatternPredicate, 33, // (!Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (Subtarget->isTargetDarwin())
/*57145*/       OPC_EmitMergeInputChains1_0,
/*57146*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::BLXr9), 0|OPFL_Chain|OPFL_FlagInput|OPFL_FlagOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (ARMcall GPR:i32:$func) - Complexity = 3
                // Dst: (BLXr9:i32 GPR:i32:$func)
/*57154*/     /*Scope*/ 11, /*->57166*/
/*57155*/       OPC_CheckPatternPredicate, 30, // (Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (!Subtarget->isTargetDarwin())
/*57157*/       OPC_EmitMergeInputChains1_0,
/*57158*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::tBLXr), 0|OPFL_Chain|OPFL_FlagInput|OPFL_FlagOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (ARMcall GPR:i32:$dst) - Complexity = 3
                // Dst: (tBLXr:i32 GPR:i32:$dst)
/*57166*/     /*Scope*/ 11, /*->57178*/
/*57167*/       OPC_CheckPatternPredicate, 31, // (Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (Subtarget->isTargetDarwin())
/*57169*/       OPC_EmitMergeInputChains1_0,
/*57170*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::tBLXr_r9), 0|OPFL_Chain|OPFL_FlagInput|OPFL_FlagOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (ARMcall GPR:i32:$dst) - Complexity = 3
                // Dst: (tBLXr_r9:i32 GPR:i32:$dst)
/*57178*/     0, /*End of Scope*/
/*57179*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 51,  TARGET_OPCODE(ARMISD::CALL_PRED),// ->57234
/*57183*/   OPC_RecordNode,   // #0 = 'ARMcall_pred' chained node
/*57184*/   OPC_CaptureFlagInput,
/*57185*/   OPC_RecordChild1, // #1 = $func
/*57186*/   OPC_MoveChild, 1,
/*57188*/   OPC_CheckOpcode, TARGET_OPCODE(ISD::TargetGlobalAddress),
/*57191*/   OPC_MoveParent,
/*57192*/   OPC_Scope, 19, /*->57213*/ // 2 children in Scope
/*57194*/     OPC_CheckPatternPredicate, 28, // (!Subtarget->isThumb()) && (!Subtarget->isTargetDarwin())
/*57196*/     OPC_EmitMergeInputChains1_0,
/*57197*/     OPC_EmitInteger, MVT::i32, 14, 
/*57200*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57203*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::BL_pred), 0|OPFL_Chain|OPFL_FlagInput|OPFL_FlagOutput|OPFL_Variadic1,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (ARMcall_pred (tglobaladdr:iPTR):$func) - Complexity = 6
              // Dst: (BL_pred:i32 (tglobaladdr:i32):$func)
/*57213*/   /*Scope*/ 19, /*->57233*/
/*57214*/     OPC_CheckPatternPredicate, 29, // (!Subtarget->isThumb()) && (Subtarget->isTargetDarwin())
/*57216*/     OPC_EmitMergeInputChains1_0,
/*57217*/     OPC_EmitInteger, MVT::i32, 14, 
/*57220*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57223*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::BLr9_pred), 0|OPFL_Chain|OPFL_FlagInput|OPFL_FlagOutput|OPFL_Variadic1,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (ARMcall_pred (tglobaladdr:iPTR):$func) - Complexity = 6
              // Dst: (BLr9_pred:i32 (tglobaladdr:i32):$func)
/*57233*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 103,  TARGET_OPCODE(ARMISD::TC_RETURN),// ->57340
/*57237*/   OPC_RecordNode,   // #0 = 'ARMtcret' chained node
/*57238*/   OPC_CaptureFlagInput,
/*57239*/   OPC_RecordChild1, // #1 = $dst
/*57240*/   OPC_Scope, 68, /*->57310*/ // 2 children in Scope
/*57242*/     OPC_MoveChild, 1,
/*57244*/     OPC_SwitchOpcode /*2 cases */, 29,  TARGET_OPCODE(ISD::TargetGlobalAddress),// ->57277
/*57248*/       OPC_CheckType, MVT::i32,
/*57250*/       OPC_MoveParent,
/*57251*/       OPC_Scope, 11, /*->57264*/ // 2 children in Scope
/*57253*/         OPC_CheckPatternPredicate, 34, // (Subtarget->isTargetDarwin())
/*57255*/         OPC_EmitMergeInputChains1_0,
/*57256*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::TCRETURNdi), 0|OPFL_Chain|OPFL_FlagInput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMtcret (tglobaladdr:i32):$dst) - Complexity = 6
                  // Dst: (TCRETURNdi:i32 (texternalsym:i32):$dst)
/*57264*/       /*Scope*/ 11, /*->57276*/
/*57265*/         OPC_CheckPatternPredicate, 35, // (!Subtarget->isTargetDarwin())
/*57267*/         OPC_EmitMergeInputChains1_0,
/*57268*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::TCRETURNdiND), 0|OPFL_Chain|OPFL_FlagInput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMtcret (tglobaladdr:i32):$dst) - Complexity = 6
                  // Dst: (TCRETURNdiND:i32 (texternalsym:i32):$dst)
/*57276*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 29,  TARGET_OPCODE(ISD::TargetExternalSymbol),// ->57309
/*57280*/       OPC_CheckType, MVT::i32,
/*57282*/       OPC_MoveParent,
/*57283*/       OPC_Scope, 11, /*->57296*/ // 2 children in Scope
/*57285*/         OPC_CheckPatternPredicate, 34, // (Subtarget->isTargetDarwin())
/*57287*/         OPC_EmitMergeInputChains1_0,
/*57288*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::TCRETURNdi), 0|OPFL_Chain|OPFL_FlagInput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMtcret (texternalsym:i32):$dst) - Complexity = 6
                  // Dst: (TCRETURNdi:i32 (texternalsym:i32):$dst)
/*57296*/       /*Scope*/ 11, /*->57308*/
/*57297*/         OPC_CheckPatternPredicate, 35, // (!Subtarget->isTargetDarwin())
/*57299*/         OPC_EmitMergeInputChains1_0,
/*57300*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::TCRETURNdiND), 0|OPFL_Chain|OPFL_FlagInput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMtcret (texternalsym:i32):$dst) - Complexity = 6
                  // Dst: (TCRETURNdiND:i32 (texternalsym:i32):$dst)
/*57308*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*57310*/   /*Scope*/ 28, /*->57339*/
/*57311*/     OPC_CheckChild1Type, MVT::i32,
/*57313*/     OPC_Scope, 11, /*->57326*/ // 2 children in Scope
/*57315*/       OPC_CheckPatternPredicate, 34, // (Subtarget->isTargetDarwin())
/*57317*/       OPC_EmitMergeInputChains1_0,
/*57318*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::TCRETURNri), 0|OPFL_Chain|OPFL_FlagInput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (ARMtcret tcGPR:i32:$dst) - Complexity = 3
                // Dst: (TCRETURNri:i32 tcGPR:i32:$dst)
/*57326*/     /*Scope*/ 11, /*->57338*/
/*57327*/       OPC_CheckPatternPredicate, 35, // (!Subtarget->isTargetDarwin())
/*57329*/       OPC_EmitMergeInputChains1_0,
/*57330*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::TCRETURNriND), 0|OPFL_Chain|OPFL_FlagInput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (ARMtcret tcGPR:i32:$dst) - Complexity = 3
                // Dst: (TCRETURNriND:i32 tcGPR:i32:$dst)
/*57338*/     0, /*End of Scope*/
/*57339*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 99,  TARGET_OPCODE(ARMISD::tCALL),// ->57442
/*57343*/   OPC_RecordNode,   // #0 = 'ARMtcall' chained node
/*57344*/   OPC_CaptureFlagInput,
/*57345*/   OPC_RecordChild1, // #1 = $func
/*57346*/   OPC_Scope, 64, /*->57412*/ // 2 children in Scope
/*57348*/     OPC_MoveChild, 1,
/*57350*/     OPC_SwitchOpcode /*2 cases */, 27,  TARGET_OPCODE(ISD::TargetGlobalAddress),// ->57381
/*57354*/       OPC_MoveParent,
/*57355*/       OPC_Scope, 11, /*->57368*/ // 2 children in Scope
/*57357*/         OPC_CheckPatternPredicate, 36, // (Subtarget->isThumb()) && (!Subtarget->isTargetDarwin())
/*57359*/         OPC_EmitMergeInputChains1_0,
/*57360*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::tBL), 0|OPFL_Chain|OPFL_FlagInput|OPFL_FlagOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMtcall (tglobaladdr:iPTR):$func) - Complexity = 6
                  // Dst: (tBL:i32 (tglobaladdr:i32):$func)
/*57368*/       /*Scope*/ 11, /*->57380*/
/*57369*/         OPC_CheckPatternPredicate, 37, // (Subtarget->isThumb()) && (Subtarget->isTargetDarwin())
/*57371*/         OPC_EmitMergeInputChains1_0,
/*57372*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::tBLr9), 0|OPFL_Chain|OPFL_FlagInput|OPFL_FlagOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMtcall (tglobaladdr:iPTR):$func) - Complexity = 6
                  // Dst: (tBLr9:i32 (tglobaladdr:i32):$func)
/*57380*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 27,  TARGET_OPCODE(ISD::TargetExternalSymbol),// ->57411
/*57384*/       OPC_MoveParent,
/*57385*/       OPC_Scope, 11, /*->57398*/ // 2 children in Scope
/*57387*/         OPC_CheckPatternPredicate, 36, // (Subtarget->isThumb()) && (!Subtarget->isTargetDarwin())
/*57389*/         OPC_EmitMergeInputChains1_0,
/*57390*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::tBL), 0|OPFL_Chain|OPFL_FlagInput|OPFL_FlagOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMtcall (texternalsym:iPTR):$func) - Complexity = 6
                  // Dst: (tBL:i32 (texternalsym:i32):$func)
/*57398*/       /*Scope*/ 11, /*->57410*/
/*57399*/         OPC_CheckPatternPredicate, 37, // (Subtarget->isThumb()) && (Subtarget->isTargetDarwin())
/*57401*/         OPC_EmitMergeInputChains1_0,
/*57402*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::tBLr9), 0|OPFL_Chain|OPFL_FlagInput|OPFL_FlagOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMtcall (texternalsym:iPTR):$func) - Complexity = 6
                  // Dst: (tBLr9:i32 (texternalsym:i32):$func)
/*57410*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*57412*/   /*Scope*/ 28, /*->57441*/
/*57413*/     OPC_CheckChild1Type, MVT::i32,
/*57415*/     OPC_Scope, 11, /*->57428*/ // 2 children in Scope
/*57417*/       OPC_CheckPatternPredicate, 30, // (Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (!Subtarget->isTargetDarwin())
/*57419*/       OPC_EmitMergeInputChains1_0,
/*57420*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::tBLXr), 0|OPFL_Chain|OPFL_FlagInput|OPFL_FlagOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (ARMtcall GPR:i32:$func) - Complexity = 3
                // Dst: (tBLXr:i32 GPR:i32:$func)
/*57428*/     /*Scope*/ 11, /*->57440*/
/*57429*/       OPC_CheckPatternPredicate, 31, // (Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (Subtarget->isTargetDarwin())
/*57431*/       OPC_EmitMergeInputChains1_0,
/*57432*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::tBLXr_r9), 0|OPFL_Chain|OPFL_FlagInput|OPFL_FlagOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (ARMtcall GPR:i32:$func) - Complexity = 3
                // Dst: (tBLXr_r9:i32 GPR:i32:$func)
/*57440*/     0, /*End of Scope*/
/*57441*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 89,  TARGET_OPCODE(ARMISD::VMVNIMM),// ->57534
/*57445*/   OPC_RecordChild0, // #0 = $SIMM
/*57446*/   OPC_MoveChild, 0,
/*57448*/   OPC_CheckOpcode, TARGET_OPCODE(ISD::TargetConstant),
/*57451*/   OPC_MoveParent,
/*57452*/   OPC_SwitchType /*4 cases */, 18,  MVT::v4i16,// ->57473
/*57455*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*57457*/     OPC_EmitInteger, MVT::i32, 14, 
/*57460*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57463*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMVNv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmvnImm:v4i16 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMVNv4i16:v4i16 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v8i16,// ->57493
/*57475*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*57477*/     OPC_EmitInteger, MVT::i32, 14, 
/*57480*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57483*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMVNv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmvnImm:v8i16 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMVNv8i16:v8i16 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v2i32,// ->57513
/*57495*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*57497*/     OPC_EmitInteger, MVT::i32, 14, 
/*57500*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57503*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMVNv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmvnImm:v2i32 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMVNv2i32:v2i32 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v4i32,// ->57533
/*57515*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*57517*/     OPC_EmitInteger, MVT::i32, 14, 
/*57520*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57523*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMVNv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmvnImm:v4i32 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMVNv4i32:v4i32 (timm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_OPCODE(ARMISD::VSHL),// ->57732
/*57538*/   OPC_RecordChild0, // #0 = $src
/*57539*/   OPC_RecordChild1, // #1 = $SIMM
/*57540*/   OPC_MoveChild, 1,
/*57542*/   OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*57545*/   OPC_MoveParent,
/*57546*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->57570
/*57549*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*57551*/     OPC_EmitConvertToTarget, 1,
/*57553*/     OPC_EmitInteger, MVT::i32, 14, 
/*57556*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57559*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSHLiv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v8i8 DPR:v8i8:$src, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv8i8:v8i8 DPR:v8i8:$src, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i16,// ->57593
/*57572*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*57574*/     OPC_EmitConvertToTarget, 1,
/*57576*/     OPC_EmitInteger, MVT::i32, 14, 
/*57579*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57582*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSHLiv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v4i16 DPR:v4i16:$src, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv4i16:v4i16 DPR:v4i16:$src, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i32,// ->57616
/*57595*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*57597*/     OPC_EmitConvertToTarget, 1,
/*57599*/     OPC_EmitInteger, MVT::i32, 14, 
/*57602*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57605*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSHLiv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v2i32 DPR:v2i32:$src, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv2i32:v2i32 DPR:v2i32:$src, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v1i64,// ->57639
/*57618*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*57620*/     OPC_EmitConvertToTarget, 1,
/*57622*/     OPC_EmitInteger, MVT::i32, 14, 
/*57625*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57628*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSHLiv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v1i64 DPR:v1i64:$src, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv1i64:v1i64 DPR:v1i64:$src, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v16i8,// ->57662
/*57641*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*57643*/     OPC_EmitConvertToTarget, 1,
/*57645*/     OPC_EmitInteger, MVT::i32, 14, 
/*57648*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57651*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSHLiv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v16i8 QPR:v16i8:$src, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv16i8:v16i8 QPR:v16i8:$src, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v8i16,// ->57685
/*57664*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*57666*/     OPC_EmitConvertToTarget, 1,
/*57668*/     OPC_EmitInteger, MVT::i32, 14, 
/*57671*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57674*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSHLiv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v8i16 QPR:v8i16:$src, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv8i16:v8i16 QPR:v8i16:$src, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i32,// ->57708
/*57687*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*57689*/     OPC_EmitConvertToTarget, 1,
/*57691*/     OPC_EmitInteger, MVT::i32, 14, 
/*57694*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57697*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSHLiv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v4i32 QPR:v4i32:$src, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv4i32:v4i32 QPR:v4i32:$src, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i64,// ->57731
/*57710*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*57712*/     OPC_EmitConvertToTarget, 1,
/*57714*/     OPC_EmitInteger, MVT::i32, 14, 
/*57717*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57720*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSHLiv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v2i64 QPR:v2i64:$src, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv2i64:v2i64 QPR:v2i64:$src, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_OPCODE(ARMISD::VSHRs),// ->57930
/*57736*/   OPC_RecordChild0, // #0 = $src
/*57737*/   OPC_RecordChild1, // #1 = $SIMM
/*57738*/   OPC_MoveChild, 1,
/*57740*/   OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*57743*/   OPC_MoveParent,
/*57744*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->57768
/*57747*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*57749*/     OPC_EmitConvertToTarget, 1,
/*57751*/     OPC_EmitInteger, MVT::i32, 14, 
/*57754*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57757*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSHRsv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v8i8 DPR:v8i8:$src, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv8i8:v8i8 DPR:v8i8:$src, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i16,// ->57791
/*57770*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*57772*/     OPC_EmitConvertToTarget, 1,
/*57774*/     OPC_EmitInteger, MVT::i32, 14, 
/*57777*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57780*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSHRsv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v4i16 DPR:v4i16:$src, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv4i16:v4i16 DPR:v4i16:$src, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i32,// ->57814
/*57793*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*57795*/     OPC_EmitConvertToTarget, 1,
/*57797*/     OPC_EmitInteger, MVT::i32, 14, 
/*57800*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57803*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSHRsv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v2i32 DPR:v2i32:$src, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv2i32:v2i32 DPR:v2i32:$src, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v1i64,// ->57837
/*57816*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*57818*/     OPC_EmitConvertToTarget, 1,
/*57820*/     OPC_EmitInteger, MVT::i32, 14, 
/*57823*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57826*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSHRsv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v1i64 DPR:v1i64:$src, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv1i64:v1i64 DPR:v1i64:$src, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v16i8,// ->57860
/*57839*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*57841*/     OPC_EmitConvertToTarget, 1,
/*57843*/     OPC_EmitInteger, MVT::i32, 14, 
/*57846*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57849*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSHRsv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v16i8 QPR:v16i8:$src, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv16i8:v16i8 QPR:v16i8:$src, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v8i16,// ->57883
/*57862*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*57864*/     OPC_EmitConvertToTarget, 1,
/*57866*/     OPC_EmitInteger, MVT::i32, 14, 
/*57869*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57872*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSHRsv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v8i16 QPR:v8i16:$src, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv8i16:v8i16 QPR:v8i16:$src, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i32,// ->57906
/*57885*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*57887*/     OPC_EmitConvertToTarget, 1,
/*57889*/     OPC_EmitInteger, MVT::i32, 14, 
/*57892*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57895*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSHRsv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v4i32 QPR:v4i32:$src, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv4i32:v4i32 QPR:v4i32:$src, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i64,// ->57929
/*57908*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*57910*/     OPC_EmitConvertToTarget, 1,
/*57912*/     OPC_EmitInteger, MVT::i32, 14, 
/*57915*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57918*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSHRsv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v2i64 QPR:v2i64:$src, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv2i64:v2i64 QPR:v2i64:$src, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_OPCODE(ARMISD::VSHRu),// ->58128
/*57934*/   OPC_RecordChild0, // #0 = $src
/*57935*/   OPC_RecordChild1, // #1 = $SIMM
/*57936*/   OPC_MoveChild, 1,
/*57938*/   OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*57941*/   OPC_MoveParent,
/*57942*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->57966
/*57945*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*57947*/     OPC_EmitConvertToTarget, 1,
/*57949*/     OPC_EmitInteger, MVT::i32, 14, 
/*57952*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57955*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSHRuv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v8i8 DPR:v8i8:$src, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv8i8:v8i8 DPR:v8i8:$src, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i16,// ->57989
/*57968*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*57970*/     OPC_EmitConvertToTarget, 1,
/*57972*/     OPC_EmitInteger, MVT::i32, 14, 
/*57975*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57978*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSHRuv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v4i16 DPR:v4i16:$src, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv4i16:v4i16 DPR:v4i16:$src, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i32,// ->58012
/*57991*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*57993*/     OPC_EmitConvertToTarget, 1,
/*57995*/     OPC_EmitInteger, MVT::i32, 14, 
/*57998*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58001*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSHRuv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v2i32 DPR:v2i32:$src, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv2i32:v2i32 DPR:v2i32:$src, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v1i64,// ->58035
/*58014*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*58016*/     OPC_EmitConvertToTarget, 1,
/*58018*/     OPC_EmitInteger, MVT::i32, 14, 
/*58021*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58024*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSHRuv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v1i64 DPR:v1i64:$src, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv1i64:v1i64 DPR:v1i64:$src, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v16i8,// ->58058
/*58037*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*58039*/     OPC_EmitConvertToTarget, 1,
/*58041*/     OPC_EmitInteger, MVT::i32, 14, 
/*58044*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58047*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSHRuv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v16i8 QPR:v16i8:$src, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv16i8:v16i8 QPR:v16i8:$src, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v8i16,// ->58081
/*58060*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*58062*/     OPC_EmitConvertToTarget, 1,
/*58064*/     OPC_EmitInteger, MVT::i32, 14, 
/*58067*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58070*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSHRuv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v8i16 QPR:v8i16:$src, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv8i16:v8i16 QPR:v8i16:$src, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i32,// ->58104
/*58083*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*58085*/     OPC_EmitConvertToTarget, 1,
/*58087*/     OPC_EmitInteger, MVT::i32, 14, 
/*58090*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58093*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSHRuv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v4i32 QPR:v4i32:$src, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv4i32:v4i32 QPR:v4i32:$src, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i64,// ->58127
/*58106*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*58108*/     OPC_EmitConvertToTarget, 1,
/*58110*/     OPC_EmitInteger, MVT::i32, 14, 
/*58113*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58116*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSHRuv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v2i64 QPR:v2i64:$src, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv2i64:v2i64 QPR:v2i64:$src, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 102,  TARGET_OPCODE(ARMISD::VSHLLs),// ->58233
/*58131*/   OPC_RecordChild0, // #0 = $src
/*58132*/   OPC_Scope, 32, /*->58166*/ // 3 children in Scope
/*58134*/     OPC_CheckChild0Type, MVT::v8i8,
/*58136*/     OPC_RecordChild1, // #1 = $SIMM
/*58137*/     OPC_MoveChild, 1,
/*58139*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*58142*/     OPC_MoveParent,
/*58143*/     OPC_CheckType, MVT::v8i16,
/*58145*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*58147*/     OPC_EmitConvertToTarget, 1,
/*58149*/     OPC_EmitInteger, MVT::i32, 14, 
/*58152*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58155*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSHLLsv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshlls:v8i16 DPR:v8i8:$src, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLsv8i16:v8i16 DPR:v8i8:$src, (imm:i32):$SIMM)
/*58166*/   /*Scope*/ 32, /*->58199*/
/*58167*/     OPC_CheckChild0Type, MVT::v4i16,
/*58169*/     OPC_RecordChild1, // #1 = $SIMM
/*58170*/     OPC_MoveChild, 1,
/*58172*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*58175*/     OPC_MoveParent,
/*58176*/     OPC_CheckType, MVT::v4i32,
/*58178*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*58180*/     OPC_EmitConvertToTarget, 1,
/*58182*/     OPC_EmitInteger, MVT::i32, 14, 
/*58185*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58188*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSHLLsv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshlls:v4i32 DPR:v4i16:$src, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLsv4i32:v4i32 DPR:v4i16:$src, (imm:i32):$SIMM)
/*58199*/   /*Scope*/ 32, /*->58232*/
/*58200*/     OPC_CheckChild0Type, MVT::v2i32,
/*58202*/     OPC_RecordChild1, // #1 = $SIMM
/*58203*/     OPC_MoveChild, 1,
/*58205*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*58208*/     OPC_MoveParent,
/*58209*/     OPC_CheckType, MVT::v2i64,
/*58211*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*58213*/     OPC_EmitConvertToTarget, 1,
/*58215*/     OPC_EmitInteger, MVT::i32, 14, 
/*58218*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58221*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSHLLsv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshlls:v2i64 DPR:v2i32:$src, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLsv2i64:v2i64 DPR:v2i32:$src, (imm:i32):$SIMM)
/*58232*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 102,  TARGET_OPCODE(ARMISD::VSHLLu),// ->58338
/*58236*/   OPC_RecordChild0, // #0 = $src
/*58237*/   OPC_Scope, 32, /*->58271*/ // 3 children in Scope
/*58239*/     OPC_CheckChild0Type, MVT::v8i8,
/*58241*/     OPC_RecordChild1, // #1 = $SIMM
/*58242*/     OPC_MoveChild, 1,
/*58244*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*58247*/     OPC_MoveParent,
/*58248*/     OPC_CheckType, MVT::v8i16,
/*58250*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*58252*/     OPC_EmitConvertToTarget, 1,
/*58254*/     OPC_EmitInteger, MVT::i32, 14, 
/*58257*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58260*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSHLLuv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshllu:v8i16 DPR:v8i8:$src, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLuv8i16:v8i16 DPR:v8i8:$src, (imm:i32):$SIMM)
/*58271*/   /*Scope*/ 32, /*->58304*/
/*58272*/     OPC_CheckChild0Type, MVT::v4i16,
/*58274*/     OPC_RecordChild1, // #1 = $SIMM
/*58275*/     OPC_MoveChild, 1,
/*58277*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*58280*/     OPC_MoveParent,
/*58281*/     OPC_CheckType, MVT::v4i32,
/*58283*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*58285*/     OPC_EmitConvertToTarget, 1,
/*58287*/     OPC_EmitInteger, MVT::i32, 14, 
/*58290*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58293*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSHLLuv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshllu:v4i32 DPR:v4i16:$src, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLuv4i32:v4i32 DPR:v4i16:$src, (imm:i32):$SIMM)
/*58304*/   /*Scope*/ 32, /*->58337*/
/*58305*/     OPC_CheckChild0Type, MVT::v2i32,
/*58307*/     OPC_RecordChild1, // #1 = $SIMM
/*58308*/     OPC_MoveChild, 1,
/*58310*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*58313*/     OPC_MoveParent,
/*58314*/     OPC_CheckType, MVT::v2i64,
/*58316*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*58318*/     OPC_EmitConvertToTarget, 1,
/*58320*/     OPC_EmitInteger, MVT::i32, 14, 
/*58323*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58326*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSHLLuv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshllu:v2i64 DPR:v2i32:$src, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLuv2i64:v2i64 DPR:v2i32:$src, (imm:i32):$SIMM)
/*58337*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 102,  TARGET_OPCODE(ARMISD::VSHLLi),// ->58443
/*58341*/   OPC_RecordChild0, // #0 = $src
/*58342*/   OPC_Scope, 32, /*->58376*/ // 3 children in Scope
/*58344*/     OPC_CheckChild0Type, MVT::v8i8,
/*58346*/     OPC_RecordChild1, // #1 = $SIMM
/*58347*/     OPC_MoveChild, 1,
/*58349*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*58352*/     OPC_MoveParent,
/*58353*/     OPC_CheckType, MVT::v8i16,
/*58355*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*58357*/     OPC_EmitConvertToTarget, 1,
/*58359*/     OPC_EmitInteger, MVT::i32, 14, 
/*58362*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58365*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSHLLi8), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshlli:v8i16 DPR:v8i8:$src, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLi8:v8i16 DPR:v8i8:$src, (imm:i32):$SIMM)
/*58376*/   /*Scope*/ 32, /*->58409*/
/*58377*/     OPC_CheckChild0Type, MVT::v4i16,
/*58379*/     OPC_RecordChild1, // #1 = $SIMM
/*58380*/     OPC_MoveChild, 1,
/*58382*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*58385*/     OPC_MoveParent,
/*58386*/     OPC_CheckType, MVT::v4i32,
/*58388*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*58390*/     OPC_EmitConvertToTarget, 1,
/*58392*/     OPC_EmitInteger, MVT::i32, 14, 
/*58395*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58398*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSHLLi16), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshlli:v4i32 DPR:v4i16:$src, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLi16:v4i32 DPR:v4i16:$src, (imm:i32):$SIMM)
/*58409*/   /*Scope*/ 32, /*->58442*/
/*58410*/     OPC_CheckChild0Type, MVT::v2i32,
/*58412*/     OPC_RecordChild1, // #1 = $SIMM
/*58413*/     OPC_MoveChild, 1,
/*58415*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*58418*/     OPC_MoveParent,
/*58419*/     OPC_CheckType, MVT::v2i64,
/*58421*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*58423*/     OPC_EmitConvertToTarget, 1,
/*58425*/     OPC_EmitInteger, MVT::i32, 14, 
/*58428*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58431*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSHLLi32), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshlli:v2i64 DPR:v2i32:$src, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLi32:v2i64 DPR:v2i32:$src, (imm:i32):$SIMM)
/*58442*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 102,  TARGET_OPCODE(ARMISD::VSHRN),// ->58548
/*58446*/   OPC_RecordChild0, // #0 = $src
/*58447*/   OPC_Scope, 32, /*->58481*/ // 3 children in Scope
/*58449*/     OPC_CheckChild0Type, MVT::v8i16,
/*58451*/     OPC_RecordChild1, // #1 = $SIMM
/*58452*/     OPC_MoveChild, 1,
/*58454*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*58457*/     OPC_MoveParent,
/*58458*/     OPC_CheckType, MVT::v8i8,
/*58460*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*58462*/     OPC_EmitConvertToTarget, 1,
/*58464*/     OPC_EmitInteger, MVT::i32, 14, 
/*58467*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58470*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSHRNv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrn:v8i8 QPR:v8i16:$src, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRNv8i8:v8i8 QPR:v8i16:$src, (imm:i32):$SIMM)
/*58481*/   /*Scope*/ 32, /*->58514*/
/*58482*/     OPC_CheckChild0Type, MVT::v4i32,
/*58484*/     OPC_RecordChild1, // #1 = $SIMM
/*58485*/     OPC_MoveChild, 1,
/*58487*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*58490*/     OPC_MoveParent,
/*58491*/     OPC_CheckType, MVT::v4i16,
/*58493*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*58495*/     OPC_EmitConvertToTarget, 1,
/*58497*/     OPC_EmitInteger, MVT::i32, 14, 
/*58500*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58503*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSHRNv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrn:v4i16 QPR:v4i32:$src, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRNv4i16:v4i16 QPR:v4i32:$src, (imm:i32):$SIMM)
/*58514*/   /*Scope*/ 32, /*->58547*/
/*58515*/     OPC_CheckChild0Type, MVT::v2i64,
/*58517*/     OPC_RecordChild1, // #1 = $SIMM
/*58518*/     OPC_MoveChild, 1,
/*58520*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*58523*/     OPC_MoveParent,
/*58524*/     OPC_CheckType, MVT::v2i32,
/*58526*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*58528*/     OPC_EmitConvertToTarget, 1,
/*58530*/     OPC_EmitInteger, MVT::i32, 14, 
/*58533*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58536*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSHRNv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrn:v2i32 QPR:v2i64:$src, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRNv2i32:v2i32 QPR:v2i64:$src, (imm:i32):$SIMM)
/*58547*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_OPCODE(ARMISD::VRSHRs),// ->58746
/*58552*/   OPC_RecordChild0, // #0 = $src
/*58553*/   OPC_RecordChild1, // #1 = $SIMM
/*58554*/   OPC_MoveChild, 1,
/*58556*/   OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*58559*/   OPC_MoveParent,
/*58560*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->58584
/*58563*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*58565*/     OPC_EmitConvertToTarget, 1,
/*58567*/     OPC_EmitInteger, MVT::i32, 14, 
/*58570*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58573*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VRSHRsv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v8i8 DPR:v8i8:$src, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv8i8:v8i8 DPR:v8i8:$src, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i16,// ->58607
/*58586*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*58588*/     OPC_EmitConvertToTarget, 1,
/*58590*/     OPC_EmitInteger, MVT::i32, 14, 
/*58593*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58596*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VRSHRsv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v4i16 DPR:v4i16:$src, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv4i16:v4i16 DPR:v4i16:$src, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i32,// ->58630
/*58609*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*58611*/     OPC_EmitConvertToTarget, 1,
/*58613*/     OPC_EmitInteger, MVT::i32, 14, 
/*58616*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58619*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VRSHRsv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v2i32 DPR:v2i32:$src, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv2i32:v2i32 DPR:v2i32:$src, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v1i64,// ->58653
/*58632*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*58634*/     OPC_EmitConvertToTarget, 1,
/*58636*/     OPC_EmitInteger, MVT::i32, 14, 
/*58639*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58642*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VRSHRsv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v1i64 DPR:v1i64:$src, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv1i64:v1i64 DPR:v1i64:$src, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v16i8,// ->58676
/*58655*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*58657*/     OPC_EmitConvertToTarget, 1,
/*58659*/     OPC_EmitInteger, MVT::i32, 14, 
/*58662*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58665*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VRSHRsv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v16i8 QPR:v16i8:$src, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv16i8:v16i8 QPR:v16i8:$src, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v8i16,// ->58699
/*58678*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*58680*/     OPC_EmitConvertToTarget, 1,
/*58682*/     OPC_EmitInteger, MVT::i32, 14, 
/*58685*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58688*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VRSHRsv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v8i16 QPR:v8i16:$src, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv8i16:v8i16 QPR:v8i16:$src, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i32,// ->58722
/*58701*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*58703*/     OPC_EmitConvertToTarget, 1,
/*58705*/     OPC_EmitInteger, MVT::i32, 14, 
/*58708*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58711*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VRSHRsv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v4i32 QPR:v4i32:$src, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv4i32:v4i32 QPR:v4i32:$src, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i64,// ->58745
/*58724*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*58726*/     OPC_EmitConvertToTarget, 1,
/*58728*/     OPC_EmitInteger, MVT::i32, 14, 
/*58731*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58734*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VRSHRsv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v2i64 QPR:v2i64:$src, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv2i64:v2i64 QPR:v2i64:$src, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_OPCODE(ARMISD::VRSHRu),// ->58944
/*58750*/   OPC_RecordChild0, // #0 = $src
/*58751*/   OPC_RecordChild1, // #1 = $SIMM
/*58752*/   OPC_MoveChild, 1,
/*58754*/   OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*58757*/   OPC_MoveParent,
/*58758*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->58782
/*58761*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*58763*/     OPC_EmitConvertToTarget, 1,
/*58765*/     OPC_EmitInteger, MVT::i32, 14, 
/*58768*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58771*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VRSHRuv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v8i8 DPR:v8i8:$src, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv8i8:v8i8 DPR:v8i8:$src, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i16,// ->58805
/*58784*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*58786*/     OPC_EmitConvertToTarget, 1,
/*58788*/     OPC_EmitInteger, MVT::i32, 14, 
/*58791*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58794*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VRSHRuv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v4i16 DPR:v4i16:$src, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv4i16:v4i16 DPR:v4i16:$src, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i32,// ->58828
/*58807*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*58809*/     OPC_EmitConvertToTarget, 1,
/*58811*/     OPC_EmitInteger, MVT::i32, 14, 
/*58814*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58817*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VRSHRuv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v2i32 DPR:v2i32:$src, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv2i32:v2i32 DPR:v2i32:$src, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v1i64,// ->58851
/*58830*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*58832*/     OPC_EmitConvertToTarget, 1,
/*58834*/     OPC_EmitInteger, MVT::i32, 14, 
/*58837*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58840*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VRSHRuv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v1i64 DPR:v1i64:$src, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv1i64:v1i64 DPR:v1i64:$src, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v16i8,// ->58874
/*58853*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*58855*/     OPC_EmitConvertToTarget, 1,
/*58857*/     OPC_EmitInteger, MVT::i32, 14, 
/*58860*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58863*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VRSHRuv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v16i8 QPR:v16i8:$src, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv16i8:v16i8 QPR:v16i8:$src, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v8i16,// ->58897
/*58876*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*58878*/     OPC_EmitConvertToTarget, 1,
/*58880*/     OPC_EmitInteger, MVT::i32, 14, 
/*58883*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58886*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VRSHRuv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v8i16 QPR:v8i16:$src, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv8i16:v8i16 QPR:v8i16:$src, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i32,// ->58920
/*58899*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*58901*/     OPC_EmitConvertToTarget, 1,
/*58903*/     OPC_EmitInteger, MVT::i32, 14, 
/*58906*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58909*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VRSHRuv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v4i32 QPR:v4i32:$src, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv4i32:v4i32 QPR:v4i32:$src, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i64,// ->58943
/*58922*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*58924*/     OPC_EmitConvertToTarget, 1,
/*58926*/     OPC_EmitInteger, MVT::i32, 14, 
/*58929*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58932*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VRSHRuv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v2i64 QPR:v2i64:$src, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv2i64:v2i64 QPR:v2i64:$src, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 102,  TARGET_OPCODE(ARMISD::VRSHRN),// ->59049
/*58947*/   OPC_RecordChild0, // #0 = $src
/*58948*/   OPC_Scope, 32, /*->58982*/ // 3 children in Scope
/*58950*/     OPC_CheckChild0Type, MVT::v8i16,
/*58952*/     OPC_RecordChild1, // #1 = $SIMM
/*58953*/     OPC_MoveChild, 1,
/*58955*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*58958*/     OPC_MoveParent,
/*58959*/     OPC_CheckType, MVT::v8i8,
/*58961*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*58963*/     OPC_EmitConvertToTarget, 1,
/*58965*/     OPC_EmitInteger, MVT::i32, 14, 
/*58968*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58971*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VRSHRNv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrn:v8i8 QPR:v8i16:$src, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRNv8i8:v8i8 QPR:v8i16:$src, (imm:i32):$SIMM)
/*58982*/   /*Scope*/ 32, /*->59015*/
/*58983*/     OPC_CheckChild0Type, MVT::v4i32,
/*58985*/     OPC_RecordChild1, // #1 = $SIMM
/*58986*/     OPC_MoveChild, 1,
/*58988*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*58991*/     OPC_MoveParent,
/*58992*/     OPC_CheckType, MVT::v4i16,
/*58994*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*58996*/     OPC_EmitConvertToTarget, 1,
/*58998*/     OPC_EmitInteger, MVT::i32, 14, 
/*59001*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59004*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VRSHRNv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrn:v4i16 QPR:v4i32:$src, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRNv4i16:v4i16 QPR:v4i32:$src, (imm:i32):$SIMM)
/*59015*/   /*Scope*/ 32, /*->59048*/
/*59016*/     OPC_CheckChild0Type, MVT::v2i64,
/*59018*/     OPC_RecordChild1, // #1 = $SIMM
/*59019*/     OPC_MoveChild, 1,
/*59021*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*59024*/     OPC_MoveParent,
/*59025*/     OPC_CheckType, MVT::v2i32,
/*59027*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*59029*/     OPC_EmitConvertToTarget, 1,
/*59031*/     OPC_EmitInteger, MVT::i32, 14, 
/*59034*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59037*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VRSHRNv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrn:v2i32 QPR:v2i64:$src, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRNv2i32:v2i32 QPR:v2i64:$src, (imm:i32):$SIMM)
/*59048*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_OPCODE(ARMISD::VQSHLs),// ->59247
/*59053*/   OPC_RecordChild0, // #0 = $src
/*59054*/   OPC_RecordChild1, // #1 = $SIMM
/*59055*/   OPC_MoveChild, 1,
/*59057*/   OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*59060*/   OPC_MoveParent,
/*59061*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->59085
/*59064*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*59066*/     OPC_EmitConvertToTarget, 1,
/*59068*/     OPC_EmitInteger, MVT::i32, 14, 
/*59071*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59074*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQSHLsiv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v8i8 DPR:v8i8:$src, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv8i8:v8i8 DPR:v8i8:$src, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i16,// ->59108
/*59087*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*59089*/     OPC_EmitConvertToTarget, 1,
/*59091*/     OPC_EmitInteger, MVT::i32, 14, 
/*59094*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59097*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQSHLsiv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v4i16 DPR:v4i16:$src, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv4i16:v4i16 DPR:v4i16:$src, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i32,// ->59131
/*59110*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*59112*/     OPC_EmitConvertToTarget, 1,
/*59114*/     OPC_EmitInteger, MVT::i32, 14, 
/*59117*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59120*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQSHLsiv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v2i32 DPR:v2i32:$src, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv2i32:v2i32 DPR:v2i32:$src, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v1i64,// ->59154
/*59133*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*59135*/     OPC_EmitConvertToTarget, 1,
/*59137*/     OPC_EmitInteger, MVT::i32, 14, 
/*59140*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59143*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQSHLsiv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v1i64 DPR:v1i64:$src, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv1i64:v1i64 DPR:v1i64:$src, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v16i8,// ->59177
/*59156*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*59158*/     OPC_EmitConvertToTarget, 1,
/*59160*/     OPC_EmitInteger, MVT::i32, 14, 
/*59163*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59166*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQSHLsiv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v16i8 QPR:v16i8:$src, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv16i8:v16i8 QPR:v16i8:$src, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v8i16,// ->59200
/*59179*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*59181*/     OPC_EmitConvertToTarget, 1,
/*59183*/     OPC_EmitInteger, MVT::i32, 14, 
/*59186*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59189*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQSHLsiv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v8i16 QPR:v8i16:$src, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv8i16:v8i16 QPR:v8i16:$src, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i32,// ->59223
/*59202*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*59204*/     OPC_EmitConvertToTarget, 1,
/*59206*/     OPC_EmitInteger, MVT::i32, 14, 
/*59209*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59212*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQSHLsiv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v4i32 QPR:v4i32:$src, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv4i32:v4i32 QPR:v4i32:$src, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i64,// ->59246
/*59225*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*59227*/     OPC_EmitConvertToTarget, 1,
/*59229*/     OPC_EmitInteger, MVT::i32, 14, 
/*59232*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59235*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQSHLsiv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v2i64 QPR:v2i64:$src, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv2i64:v2i64 QPR:v2i64:$src, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_OPCODE(ARMISD::VQSHLu),// ->59445
/*59251*/   OPC_RecordChild0, // #0 = $src
/*59252*/   OPC_RecordChild1, // #1 = $SIMM
/*59253*/   OPC_MoveChild, 1,
/*59255*/   OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*59258*/   OPC_MoveParent,
/*59259*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->59283
/*59262*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*59264*/     OPC_EmitConvertToTarget, 1,
/*59266*/     OPC_EmitInteger, MVT::i32, 14, 
/*59269*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59272*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQSHLuiv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v8i8 DPR:v8i8:$src, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv8i8:v8i8 DPR:v8i8:$src, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i16,// ->59306
/*59285*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*59287*/     OPC_EmitConvertToTarget, 1,
/*59289*/     OPC_EmitInteger, MVT::i32, 14, 
/*59292*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59295*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQSHLuiv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v4i16 DPR:v4i16:$src, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv4i16:v4i16 DPR:v4i16:$src, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i32,// ->59329
/*59308*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*59310*/     OPC_EmitConvertToTarget, 1,
/*59312*/     OPC_EmitInteger, MVT::i32, 14, 
/*59315*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59318*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQSHLuiv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v2i32 DPR:v2i32:$src, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv2i32:v2i32 DPR:v2i32:$src, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v1i64,// ->59352
/*59331*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*59333*/     OPC_EmitConvertToTarget, 1,
/*59335*/     OPC_EmitInteger, MVT::i32, 14, 
/*59338*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59341*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQSHLuiv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v1i64 DPR:v1i64:$src, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv1i64:v1i64 DPR:v1i64:$src, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v16i8,// ->59375
/*59354*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*59356*/     OPC_EmitConvertToTarget, 1,
/*59358*/     OPC_EmitInteger, MVT::i32, 14, 
/*59361*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59364*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQSHLuiv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v16i8 QPR:v16i8:$src, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv16i8:v16i8 QPR:v16i8:$src, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v8i16,// ->59398
/*59377*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*59379*/     OPC_EmitConvertToTarget, 1,
/*59381*/     OPC_EmitInteger, MVT::i32, 14, 
/*59384*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59387*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQSHLuiv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v8i16 QPR:v8i16:$src, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv8i16:v8i16 QPR:v8i16:$src, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i32,// ->59421
/*59400*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*59402*/     OPC_EmitConvertToTarget, 1,
/*59404*/     OPC_EmitInteger, MVT::i32, 14, 
/*59407*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59410*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQSHLuiv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v4i32 QPR:v4i32:$src, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv4i32:v4i32 QPR:v4i32:$src, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i64,// ->59444
/*59423*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*59425*/     OPC_EmitConvertToTarget, 1,
/*59427*/     OPC_EmitInteger, MVT::i32, 14, 
/*59430*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59433*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQSHLuiv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v2i64 QPR:v2i64:$src, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv2i64:v2i64 QPR:v2i64:$src, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_OPCODE(ARMISD::VQSHLsu),// ->59643
/*59449*/   OPC_RecordChild0, // #0 = $src
/*59450*/   OPC_RecordChild1, // #1 = $SIMM
/*59451*/   OPC_MoveChild, 1,
/*59453*/   OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*59456*/   OPC_MoveParent,
/*59457*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->59481
/*59460*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*59462*/     OPC_EmitConvertToTarget, 1,
/*59464*/     OPC_EmitInteger, MVT::i32, 14, 
/*59467*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59470*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQSHLsuv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v8i8 DPR:v8i8:$src, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv8i8:v8i8 DPR:v8i8:$src, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i16,// ->59504
/*59483*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*59485*/     OPC_EmitConvertToTarget, 1,
/*59487*/     OPC_EmitInteger, MVT::i32, 14, 
/*59490*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59493*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQSHLsuv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v4i16 DPR:v4i16:$src, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv4i16:v4i16 DPR:v4i16:$src, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i32,// ->59527
/*59506*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*59508*/     OPC_EmitConvertToTarget, 1,
/*59510*/     OPC_EmitInteger, MVT::i32, 14, 
/*59513*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59516*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQSHLsuv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v2i32 DPR:v2i32:$src, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv2i32:v2i32 DPR:v2i32:$src, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v1i64,// ->59550
/*59529*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*59531*/     OPC_EmitConvertToTarget, 1,
/*59533*/     OPC_EmitInteger, MVT::i32, 14, 
/*59536*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59539*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQSHLsuv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v1i64 DPR:v1i64:$src, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv1i64:v1i64 DPR:v1i64:$src, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v16i8,// ->59573
/*59552*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*59554*/     OPC_EmitConvertToTarget, 1,
/*59556*/     OPC_EmitInteger, MVT::i32, 14, 
/*59559*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59562*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQSHLsuv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v16i8 QPR:v16i8:$src, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv16i8:v16i8 QPR:v16i8:$src, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v8i16,// ->59596
/*59575*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*59577*/     OPC_EmitConvertToTarget, 1,
/*59579*/     OPC_EmitInteger, MVT::i32, 14, 
/*59582*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59585*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQSHLsuv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v8i16 QPR:v8i16:$src, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv8i16:v8i16 QPR:v8i16:$src, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i32,// ->59619
/*59598*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*59600*/     OPC_EmitConvertToTarget, 1,
/*59602*/     OPC_EmitInteger, MVT::i32, 14, 
/*59605*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59608*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQSHLsuv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v4i32 QPR:v4i32:$src, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv4i32:v4i32 QPR:v4i32:$src, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i64,// ->59642
/*59621*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*59623*/     OPC_EmitConvertToTarget, 1,
/*59625*/     OPC_EmitInteger, MVT::i32, 14, 
/*59628*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59631*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQSHLsuv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v2i64 QPR:v2i64:$src, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv2i64:v2i64 QPR:v2i64:$src, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 102,  TARGET_OPCODE(ARMISD::VQSHRNs),// ->59748
/*59646*/   OPC_RecordChild0, // #0 = $src
/*59647*/   OPC_Scope, 32, /*->59681*/ // 3 children in Scope
/*59649*/     OPC_CheckChild0Type, MVT::v8i16,
/*59651*/     OPC_RecordChild1, // #1 = $SIMM
/*59652*/     OPC_MoveChild, 1,
/*59654*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*59657*/     OPC_MoveParent,
/*59658*/     OPC_CheckType, MVT::v8i8,
/*59660*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*59662*/     OPC_EmitConvertToTarget, 1,
/*59664*/     OPC_EmitInteger, MVT::i32, 14, 
/*59667*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59670*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQSHRNsv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrns:v8i8 QPR:v8i16:$src, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRNsv8i8:v8i8 QPR:v8i16:$src, (imm:i32):$SIMM)
/*59681*/   /*Scope*/ 32, /*->59714*/
/*59682*/     OPC_CheckChild0Type, MVT::v4i32,
/*59684*/     OPC_RecordChild1, // #1 = $SIMM
/*59685*/     OPC_MoveChild, 1,
/*59687*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*59690*/     OPC_MoveParent,
/*59691*/     OPC_CheckType, MVT::v4i16,
/*59693*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*59695*/     OPC_EmitConvertToTarget, 1,
/*59697*/     OPC_EmitInteger, MVT::i32, 14, 
/*59700*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59703*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQSHRNsv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrns:v4i16 QPR:v4i32:$src, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRNsv4i16:v4i16 QPR:v4i32:$src, (imm:i32):$SIMM)
/*59714*/   /*Scope*/ 32, /*->59747*/
/*59715*/     OPC_CheckChild0Type, MVT::v2i64,
/*59717*/     OPC_RecordChild1, // #1 = $SIMM
/*59718*/     OPC_MoveChild, 1,
/*59720*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*59723*/     OPC_MoveParent,
/*59724*/     OPC_CheckType, MVT::v2i32,
/*59726*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*59728*/     OPC_EmitConvertToTarget, 1,
/*59730*/     OPC_EmitInteger, MVT::i32, 14, 
/*59733*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59736*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQSHRNsv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrns:v2i32 QPR:v2i64:$src, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRNsv2i32:v2i32 QPR:v2i64:$src, (imm:i32):$SIMM)
/*59747*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 102,  TARGET_OPCODE(ARMISD::VQSHRNu),// ->59853
/*59751*/   OPC_RecordChild0, // #0 = $src
/*59752*/   OPC_Scope, 32, /*->59786*/ // 3 children in Scope
/*59754*/     OPC_CheckChild0Type, MVT::v8i16,
/*59756*/     OPC_RecordChild1, // #1 = $SIMM
/*59757*/     OPC_MoveChild, 1,
/*59759*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*59762*/     OPC_MoveParent,
/*59763*/     OPC_CheckType, MVT::v8i8,
/*59765*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*59767*/     OPC_EmitConvertToTarget, 1,
/*59769*/     OPC_EmitInteger, MVT::i32, 14, 
/*59772*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59775*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQSHRNuv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrnu:v8i8 QPR:v8i16:$src, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRNuv8i8:v8i8 QPR:v8i16:$src, (imm:i32):$SIMM)
/*59786*/   /*Scope*/ 32, /*->59819*/
/*59787*/     OPC_CheckChild0Type, MVT::v4i32,
/*59789*/     OPC_RecordChild1, // #1 = $SIMM
/*59790*/     OPC_MoveChild, 1,
/*59792*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*59795*/     OPC_MoveParent,
/*59796*/     OPC_CheckType, MVT::v4i16,
/*59798*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*59800*/     OPC_EmitConvertToTarget, 1,
/*59802*/     OPC_EmitInteger, MVT::i32, 14, 
/*59805*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59808*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQSHRNuv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrnu:v4i16 QPR:v4i32:$src, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRNuv4i16:v4i16 QPR:v4i32:$src, (imm:i32):$SIMM)
/*59819*/   /*Scope*/ 32, /*->59852*/
/*59820*/     OPC_CheckChild0Type, MVT::v2i64,
/*59822*/     OPC_RecordChild1, // #1 = $SIMM
/*59823*/     OPC_MoveChild, 1,
/*59825*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*59828*/     OPC_MoveParent,
/*59829*/     OPC_CheckType, MVT::v2i32,
/*59831*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*59833*/     OPC_EmitConvertToTarget, 1,
/*59835*/     OPC_EmitInteger, MVT::i32, 14, 
/*59838*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59841*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQSHRNuv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrnu:v2i32 QPR:v2i64:$src, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRNuv2i32:v2i32 QPR:v2i64:$src, (imm:i32):$SIMM)
/*59852*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 102,  TARGET_OPCODE(ARMISD::VQSHRNsu),// ->59958
/*59856*/   OPC_RecordChild0, // #0 = $src
/*59857*/   OPC_Scope, 32, /*->59891*/ // 3 children in Scope
/*59859*/     OPC_CheckChild0Type, MVT::v8i16,
/*59861*/     OPC_RecordChild1, // #1 = $SIMM
/*59862*/     OPC_MoveChild, 1,
/*59864*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*59867*/     OPC_MoveParent,
/*59868*/     OPC_CheckType, MVT::v8i8,
/*59870*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*59872*/     OPC_EmitConvertToTarget, 1,
/*59874*/     OPC_EmitInteger, MVT::i32, 14, 
/*59877*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59880*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQSHRUNv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrnsu:v8i8 QPR:v8i16:$src, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRUNv8i8:v8i8 QPR:v8i16:$src, (imm:i32):$SIMM)
/*59891*/   /*Scope*/ 32, /*->59924*/
/*59892*/     OPC_CheckChild0Type, MVT::v4i32,
/*59894*/     OPC_RecordChild1, // #1 = $SIMM
/*59895*/     OPC_MoveChild, 1,
/*59897*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*59900*/     OPC_MoveParent,
/*59901*/     OPC_CheckType, MVT::v4i16,
/*59903*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*59905*/     OPC_EmitConvertToTarget, 1,
/*59907*/     OPC_EmitInteger, MVT::i32, 14, 
/*59910*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59913*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQSHRUNv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrnsu:v4i16 QPR:v4i32:$src, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRUNv4i16:v4i16 QPR:v4i32:$src, (imm:i32):$SIMM)
/*59924*/   /*Scope*/ 32, /*->59957*/
/*59925*/     OPC_CheckChild0Type, MVT::v2i64,
/*59927*/     OPC_RecordChild1, // #1 = $SIMM
/*59928*/     OPC_MoveChild, 1,
/*59930*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*59933*/     OPC_MoveParent,
/*59934*/     OPC_CheckType, MVT::v2i32,
/*59936*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*59938*/     OPC_EmitConvertToTarget, 1,
/*59940*/     OPC_EmitInteger, MVT::i32, 14, 
/*59943*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59946*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQSHRUNv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrnsu:v2i32 QPR:v2i64:$src, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRUNv2i32:v2i32 QPR:v2i64:$src, (imm:i32):$SIMM)
/*59957*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 102,  TARGET_OPCODE(ARMISD::VQRSHRNs),// ->60063
/*59961*/   OPC_RecordChild0, // #0 = $src
/*59962*/   OPC_Scope, 32, /*->59996*/ // 3 children in Scope
/*59964*/     OPC_CheckChild0Type, MVT::v8i16,
/*59966*/     OPC_RecordChild1, // #1 = $SIMM
/*59967*/     OPC_MoveChild, 1,
/*59969*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*59972*/     OPC_MoveParent,
/*59973*/     OPC_CheckType, MVT::v8i8,
/*59975*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*59977*/     OPC_EmitConvertToTarget, 1,
/*59979*/     OPC_EmitInteger, MVT::i32, 14, 
/*59982*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59985*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQRSHRNsv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrns:v8i8 QPR:v8i16:$src, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRNsv8i8:v8i8 QPR:v8i16:$src, (imm:i32):$SIMM)
/*59996*/   /*Scope*/ 32, /*->60029*/
/*59997*/     OPC_CheckChild0Type, MVT::v4i32,
/*59999*/     OPC_RecordChild1, // #1 = $SIMM
/*60000*/     OPC_MoveChild, 1,
/*60002*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*60005*/     OPC_MoveParent,
/*60006*/     OPC_CheckType, MVT::v4i16,
/*60008*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60010*/     OPC_EmitConvertToTarget, 1,
/*60012*/     OPC_EmitInteger, MVT::i32, 14, 
/*60015*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60018*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQRSHRNsv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrns:v4i16 QPR:v4i32:$src, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRNsv4i16:v4i16 QPR:v4i32:$src, (imm:i32):$SIMM)
/*60029*/   /*Scope*/ 32, /*->60062*/
/*60030*/     OPC_CheckChild0Type, MVT::v2i64,
/*60032*/     OPC_RecordChild1, // #1 = $SIMM
/*60033*/     OPC_MoveChild, 1,
/*60035*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*60038*/     OPC_MoveParent,
/*60039*/     OPC_CheckType, MVT::v2i32,
/*60041*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60043*/     OPC_EmitConvertToTarget, 1,
/*60045*/     OPC_EmitInteger, MVT::i32, 14, 
/*60048*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60051*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQRSHRNsv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrns:v2i32 QPR:v2i64:$src, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRNsv2i32:v2i32 QPR:v2i64:$src, (imm:i32):$SIMM)
/*60062*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 102,  TARGET_OPCODE(ARMISD::VQRSHRNu),// ->60168
/*60066*/   OPC_RecordChild0, // #0 = $src
/*60067*/   OPC_Scope, 32, /*->60101*/ // 3 children in Scope
/*60069*/     OPC_CheckChild0Type, MVT::v8i16,
/*60071*/     OPC_RecordChild1, // #1 = $SIMM
/*60072*/     OPC_MoveChild, 1,
/*60074*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*60077*/     OPC_MoveParent,
/*60078*/     OPC_CheckType, MVT::v8i8,
/*60080*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60082*/     OPC_EmitConvertToTarget, 1,
/*60084*/     OPC_EmitInteger, MVT::i32, 14, 
/*60087*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60090*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQRSHRNuv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrnu:v8i8 QPR:v8i16:$src, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRNuv8i8:v8i8 QPR:v8i16:$src, (imm:i32):$SIMM)
/*60101*/   /*Scope*/ 32, /*->60134*/
/*60102*/     OPC_CheckChild0Type, MVT::v4i32,
/*60104*/     OPC_RecordChild1, // #1 = $SIMM
/*60105*/     OPC_MoveChild, 1,
/*60107*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*60110*/     OPC_MoveParent,
/*60111*/     OPC_CheckType, MVT::v4i16,
/*60113*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60115*/     OPC_EmitConvertToTarget, 1,
/*60117*/     OPC_EmitInteger, MVT::i32, 14, 
/*60120*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60123*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQRSHRNuv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrnu:v4i16 QPR:v4i32:$src, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRNuv4i16:v4i16 QPR:v4i32:$src, (imm:i32):$SIMM)
/*60134*/   /*Scope*/ 32, /*->60167*/
/*60135*/     OPC_CheckChild0Type, MVT::v2i64,
/*60137*/     OPC_RecordChild1, // #1 = $SIMM
/*60138*/     OPC_MoveChild, 1,
/*60140*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*60143*/     OPC_MoveParent,
/*60144*/     OPC_CheckType, MVT::v2i32,
/*60146*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60148*/     OPC_EmitConvertToTarget, 1,
/*60150*/     OPC_EmitInteger, MVT::i32, 14, 
/*60153*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60156*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQRSHRNuv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrnu:v2i32 QPR:v2i64:$src, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRNuv2i32:v2i32 QPR:v2i64:$src, (imm:i32):$SIMM)
/*60167*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 102,  TARGET_OPCODE(ARMISD::VQRSHRNsu),// ->60273
/*60171*/   OPC_RecordChild0, // #0 = $src
/*60172*/   OPC_Scope, 32, /*->60206*/ // 3 children in Scope
/*60174*/     OPC_CheckChild0Type, MVT::v8i16,
/*60176*/     OPC_RecordChild1, // #1 = $SIMM
/*60177*/     OPC_MoveChild, 1,
/*60179*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*60182*/     OPC_MoveParent,
/*60183*/     OPC_CheckType, MVT::v8i8,
/*60185*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60187*/     OPC_EmitConvertToTarget, 1,
/*60189*/     OPC_EmitInteger, MVT::i32, 14, 
/*60192*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60195*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQRSHRUNv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrnsu:v8i8 QPR:v8i16:$src, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRUNv8i8:v8i8 QPR:v8i16:$src, (imm:i32):$SIMM)
/*60206*/   /*Scope*/ 32, /*->60239*/
/*60207*/     OPC_CheckChild0Type, MVT::v4i32,
/*60209*/     OPC_RecordChild1, // #1 = $SIMM
/*60210*/     OPC_MoveChild, 1,
/*60212*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*60215*/     OPC_MoveParent,
/*60216*/     OPC_CheckType, MVT::v4i16,
/*60218*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60220*/     OPC_EmitConvertToTarget, 1,
/*60222*/     OPC_EmitInteger, MVT::i32, 14, 
/*60225*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60228*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQRSHRUNv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrnsu:v4i16 QPR:v4i32:$src, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRUNv4i16:v4i16 QPR:v4i32:$src, (imm:i32):$SIMM)
/*60239*/   /*Scope*/ 32, /*->60272*/
/*60240*/     OPC_CheckChild0Type, MVT::v2i64,
/*60242*/     OPC_RecordChild1, // #1 = $SIMM
/*60243*/     OPC_MoveChild, 1,
/*60245*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*60248*/     OPC_MoveParent,
/*60249*/     OPC_CheckType, MVT::v2i32,
/*60251*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60253*/     OPC_EmitConvertToTarget, 1,
/*60255*/     OPC_EmitInteger, MVT::i32, 14, 
/*60258*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60261*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VQRSHRUNv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrnsu:v2i32 QPR:v2i64:$src, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRUNv2i32:v2i32 QPR:v2i64:$src, (imm:i32):$SIMM)
/*60272*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 75|128,1/*203*/,  TARGET_OPCODE(ARMISD::VSLI),// ->60480
/*60277*/   OPC_RecordChild0, // #0 = $src1
/*60278*/   OPC_RecordChild1, // #1 = $src2
/*60279*/   OPC_RecordChild2, // #2 = $SIMM
/*60280*/   OPC_MoveChild, 2,
/*60282*/   OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*60285*/   OPC_MoveParent,
/*60286*/   OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->60311
/*60289*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60291*/     OPC_EmitConvertToTarget, 2,
/*60293*/     OPC_EmitInteger, MVT::i32, 14, 
/*60296*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60299*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSLIv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v8i8 DPR:v8i8:$src1, DPR:v8i8:$src2, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$src2, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v4i16,// ->60335
/*60313*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60315*/     OPC_EmitConvertToTarget, 2,
/*60317*/     OPC_EmitInteger, MVT::i32, 14, 
/*60320*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60323*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSLIv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v4i16 DPR:v4i16:$src1, DPR:v4i16:$src2, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$src2, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v2i32,// ->60359
/*60337*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60339*/     OPC_EmitConvertToTarget, 2,
/*60341*/     OPC_EmitInteger, MVT::i32, 14, 
/*60344*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60347*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSLIv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v2i32 DPR:v2i32:$src1, DPR:v2i32:$src2, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$src2, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v1i64,// ->60383
/*60361*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60363*/     OPC_EmitConvertToTarget, 2,
/*60365*/     OPC_EmitInteger, MVT::i32, 14, 
/*60368*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60371*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSLIv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v1i64 DPR:v1i64:$src1, DPR:v1i64:$src2, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$src2, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v16i8,// ->60407
/*60385*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60387*/     OPC_EmitConvertToTarget, 2,
/*60389*/     OPC_EmitInteger, MVT::i32, 14, 
/*60392*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60395*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSLIv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v16i8 QPR:v16i8:$src1, QPR:v16i8:$src2, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$src2, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v8i16,// ->60431
/*60409*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60411*/     OPC_EmitConvertToTarget, 2,
/*60413*/     OPC_EmitInteger, MVT::i32, 14, 
/*60416*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60419*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSLIv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v4i32,// ->60455
/*60433*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60435*/     OPC_EmitConvertToTarget, 2,
/*60437*/     OPC_EmitInteger, MVT::i32, 14, 
/*60440*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60443*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSLIv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v2i64,// ->60479
/*60457*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60459*/     OPC_EmitConvertToTarget, 2,
/*60461*/     OPC_EmitInteger, MVT::i32, 14, 
/*60464*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60467*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSLIv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v2i64 QPR:v2i64:$src1, QPR:v2i64:$src2, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$src2, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 75|128,1/*203*/,  TARGET_OPCODE(ARMISD::VSRI),// ->60687
/*60484*/   OPC_RecordChild0, // #0 = $src1
/*60485*/   OPC_RecordChild1, // #1 = $src2
/*60486*/   OPC_RecordChild2, // #2 = $SIMM
/*60487*/   OPC_MoveChild, 2,
/*60489*/   OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*60492*/   OPC_MoveParent,
/*60493*/   OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->60518
/*60496*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60498*/     OPC_EmitConvertToTarget, 2,
/*60500*/     OPC_EmitInteger, MVT::i32, 14, 
/*60503*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60506*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSRIv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v8i8 DPR:v8i8:$src1, DPR:v8i8:$src2, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$src2, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v4i16,// ->60542
/*60520*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60522*/     OPC_EmitConvertToTarget, 2,
/*60524*/     OPC_EmitInteger, MVT::i32, 14, 
/*60527*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60530*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSRIv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v4i16 DPR:v4i16:$src1, DPR:v4i16:$src2, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$src2, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v2i32,// ->60566
/*60544*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60546*/     OPC_EmitConvertToTarget, 2,
/*60548*/     OPC_EmitInteger, MVT::i32, 14, 
/*60551*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60554*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSRIv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v2i32 DPR:v2i32:$src1, DPR:v2i32:$src2, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$src2, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v1i64,// ->60590
/*60568*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60570*/     OPC_EmitConvertToTarget, 2,
/*60572*/     OPC_EmitInteger, MVT::i32, 14, 
/*60575*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60578*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSRIv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v1i64 DPR:v1i64:$src1, DPR:v1i64:$src2, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$src2, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v16i8,// ->60614
/*60592*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60594*/     OPC_EmitConvertToTarget, 2,
/*60596*/     OPC_EmitInteger, MVT::i32, 14, 
/*60599*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60602*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSRIv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v16i8 QPR:v16i8:$src1, QPR:v16i8:$src2, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$src2, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v8i16,// ->60638
/*60616*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60618*/     OPC_EmitConvertToTarget, 2,
/*60620*/     OPC_EmitInteger, MVT::i32, 14, 
/*60623*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60626*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSRIv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v4i32,// ->60662
/*60640*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60642*/     OPC_EmitConvertToTarget, 2,
/*60644*/     OPC_EmitInteger, MVT::i32, 14, 
/*60647*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60650*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSRIv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v2i64,// ->60686
/*60664*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60666*/     OPC_EmitConvertToTarget, 2,
/*60668*/     OPC_EmitInteger, MVT::i32, 14, 
/*60671*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60674*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSRIv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v2i64 QPR:v2i64:$src1, QPR:v2i64:$src2, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$src2, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 41|128,1/*169*/,  TARGET_OPCODE(ARMISD::VMOVIMM),// ->60860
/*60691*/   OPC_RecordChild0, // #0 = $SIMM
/*60692*/   OPC_MoveChild, 0,
/*60694*/   OPC_CheckOpcode, TARGET_OPCODE(ISD::TargetConstant),
/*60697*/   OPC_MoveParent,
/*60698*/   OPC_SwitchType /*8 cases */, 18,  MVT::v8i8,// ->60719
/*60701*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60703*/     OPC_EmitInteger, MVT::i32, 14, 
/*60706*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60709*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMOVv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v8i8 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv8i8:v8i8 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v16i8,// ->60739
/*60721*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60723*/     OPC_EmitInteger, MVT::i32, 14, 
/*60726*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60729*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMOVv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v16i8 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv16i8:v16i8 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v4i16,// ->60759
/*60741*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60743*/     OPC_EmitInteger, MVT::i32, 14, 
/*60746*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60749*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMOVv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v4i16 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv4i16:v4i16 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v8i16,// ->60779
/*60761*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60763*/     OPC_EmitInteger, MVT::i32, 14, 
/*60766*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60769*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMOVv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v8i16 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv8i16:v8i16 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v2i32,// ->60799
/*60781*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60783*/     OPC_EmitInteger, MVT::i32, 14, 
/*60786*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60789*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMOVv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v2i32 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv2i32:v2i32 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v4i32,// ->60819
/*60801*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60803*/     OPC_EmitInteger, MVT::i32, 14, 
/*60806*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60809*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMOVv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v4i32 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv4i32:v4i32 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v1i64,// ->60839
/*60821*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60823*/     OPC_EmitInteger, MVT::i32, 14, 
/*60826*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60829*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMOVv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v1i64 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv1i64:v1i64 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v2i64,// ->60859
/*60841*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60843*/     OPC_EmitInteger, MVT::i32, 14, 
/*60846*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60849*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMOVv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v2i64 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv2i64:v2i64 (timm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 100|128,2/*356*/,  TARGET_OPCODE(ISD::INSERT_VECTOR_ELT),// ->61220
/*60864*/   OPC_RecordChild0, // #0 = $src1
/*60865*/   OPC_RecordChild1, // #1 = $src2
/*60866*/   OPC_Scope, 59, /*->60927*/ // 4 children in Scope
/*60868*/     OPC_CheckChild1Type, MVT::i32,
/*60870*/     OPC_RecordChild2, // #2 = $lane
/*60871*/     OPC_MoveChild, 2,
/*60873*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*60876*/     OPC_MoveParent,
/*60877*/     OPC_SwitchType /*2 cases */, 22,  MVT::v8i8,// ->60902
/*60880*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60882*/       OPC_EmitConvertToTarget, 2,
/*60884*/       OPC_EmitInteger, MVT::i32, 14, 
/*60887*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60890*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSETLNi8), 0,
                    1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (vector_insert:v8i8 DPR:v8i8:$src1, GPR:i32:$src2, (imm:iPTR):$lane) - Complexity = 6
                // Dst: (VSETLNi8:v8i8 DPR:v8i8:$src1, GPR:i32:$src2, (imm:i32):$lane)
              /*SwitchType*/ 22,  MVT::v4i16,// ->60926
/*60904*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60906*/       OPC_EmitConvertToTarget, 2,
/*60908*/       OPC_EmitInteger, MVT::i32, 14, 
/*60911*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60914*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSETLNi16), 0,
                    1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (vector_insert:v4i16 DPR:v4i16:$src1, GPR:i32:$src2, (imm:iPTR):$lane) - Complexity = 6
                // Dst: (VSETLNi16:v4i16 DPR:v4i16:$src1, GPR:i32:$src2, (imm:i32):$lane)
              0, // EndSwitchType
/*60927*/   /*Scope*/ 31, /*->60959*/
/*60928*/     OPC_RecordChild2, // #2 = $lane
/*60929*/     OPC_MoveChild, 2,
/*60931*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*60934*/     OPC_MoveParent,
/*60935*/     OPC_CheckType, MVT::v2i32,
/*60937*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60939*/     OPC_EmitConvertToTarget, 2,
/*60941*/     OPC_EmitInteger, MVT::i32, 14, 
/*60944*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60947*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSETLNi32), 0,
                  1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (insertelt:v2i32 DPR:v2i32:$src1, GPR:i32:$src2, (imm:iPTR):$lane) - Complexity = 6
              // Dst: (VSETLNi32:v2i32 DPR:v2i32:$src1, GPR:i32:$src2, (imm:i32):$lane)
/*60959*/   /*Scope*/ 119, /*->61079*/
/*60960*/     OPC_CheckChild1Type, MVT::i32,
/*60962*/     OPC_RecordChild2, // #2 = $lane
/*60963*/     OPC_MoveChild, 2,
/*60965*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*60968*/     OPC_MoveParent,
/*60969*/     OPC_SwitchType /*2 cases */, 52,  MVT::v16i8,// ->61024
/*60972*/       OPC_EmitConvertToTarget, 2,
/*60974*/       OPC_EmitNodeXForm, 21, 3, // DSubReg_i8_reg
/*60977*/       OPC_EmitNode, TARGET_OPCODE(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v8i8, 2/*#Ops*/, 0, 4,  // Results = #5 
/*60986*/       OPC_EmitConvertToTarget, 2,
/*60988*/       OPC_EmitNodeXForm, 22, 6, // SubReg_i8_lane
/*60991*/       OPC_EmitInteger, MVT::i32, 14, 
/*60994*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60997*/       OPC_EmitNode, TARGET_OPCODE(ARM::VSETLNi8), 0,
                    1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 5, 1, 7, 8, 9,  // Results = #10 
/*61009*/       OPC_EmitConvertToTarget, 2,
/*61011*/       OPC_EmitNodeXForm, 21, 11, // DSubReg_i8_reg
/*61014*/       OPC_MorphNodeTo, TARGET_OPCODE(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 10, 12, 
                // Src: (vector_insert:v16i8 QPR:v16i8:$src1, GPR:i32:$src2, (imm:iPTR):$lane) - Complexity = 6
                // Dst: (INSERT_SUBREG:v16i8 QPR:v16i8:$src1, (VSETLNi8:v8i8 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src1, (DSubReg_i8_reg:i32 (imm:iPTR):$lane)), GPR:i32:$src2, (SubReg_i8_lane:i32 (imm:iPTR):$lane)), (DSubReg_i8_reg:i32 (imm:iPTR):$lane))
              /*SwitchType*/ 52,  MVT::v8i16,// ->61078
/*61026*/       OPC_EmitConvertToTarget, 2,
/*61028*/       OPC_EmitNodeXForm, 8, 3, // DSubReg_i16_reg
/*61031*/       OPC_EmitNode, TARGET_OPCODE(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5 
/*61040*/       OPC_EmitConvertToTarget, 2,
/*61042*/       OPC_EmitNodeXForm, 9, 6, // SubReg_i16_lane
/*61045*/       OPC_EmitInteger, MVT::i32, 14, 
/*61048*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61051*/       OPC_EmitNode, TARGET_OPCODE(ARM::VSETLNi16), 0,
                    1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 5, 1, 7, 8, 9,  // Results = #10 
/*61063*/       OPC_EmitConvertToTarget, 2,
/*61065*/       OPC_EmitNodeXForm, 8, 11, // DSubReg_i16_reg
/*61068*/       OPC_MorphNodeTo, TARGET_OPCODE(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 10, 12, 
                // Src: (vector_insert:v8i16 QPR:v8i16:$src1, GPR:i32:$src2, (imm:iPTR):$lane) - Complexity = 6
                // Dst: (INSERT_SUBREG:v8i16 QPR:v8i16:$src1, (VSETLNi16:v4i16 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src1, (DSubReg_i16_reg:i32 (imm:iPTR):$lane)), GPR:i32:$src2, (SubReg_i16_lane:i32 (imm:iPTR):$lane)), (DSubReg_i16_reg:i32 (imm:iPTR):$lane))
              0, // EndSwitchType
/*61079*/   /*Scope*/ 10|128,1/*138*/, /*->61219*/
/*61081*/     OPC_RecordChild2, // #2 = $lane
/*61082*/     OPC_MoveChild, 2,
/*61084*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*61087*/     OPC_MoveParent,
/*61088*/     OPC_SwitchType /*4 cases */, 52,  MVT::v4i32,// ->61143
/*61091*/       OPC_EmitConvertToTarget, 2,
/*61093*/       OPC_EmitNodeXForm, 10, 3, // DSubReg_i32_reg
/*61096*/       OPC_EmitNode, TARGET_OPCODE(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5 
/*61105*/       OPC_EmitConvertToTarget, 2,
/*61107*/       OPC_EmitNodeXForm, 11, 6, // SubReg_i32_lane
/*61110*/       OPC_EmitInteger, MVT::i32, 14, 
/*61113*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61116*/       OPC_EmitNode, TARGET_OPCODE(ARM::VSETLNi32), 0,
                    1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 5, 1, 7, 8, 9,  // Results = #10 
/*61128*/       OPC_EmitConvertToTarget, 2,
/*61130*/       OPC_EmitNodeXForm, 10, 11, // DSubReg_i32_reg
/*61133*/       OPC_MorphNodeTo, TARGET_OPCODE(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 10, 12, 
                // Src: (insertelt:v4i32 QPR:v4i32:$src1, GPR:i32:$src2, (imm:iPTR):$lane) - Complexity = 6
                // Dst: (INSERT_SUBREG:v4i32 QPR:v4i32:$src1, (VSETLNi32:v2i32 (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src1, (DSubReg_i32_reg:i32 (imm:iPTR):$lane)), GPR:i32:$src2, (SubReg_i32_lane:i32 (imm:iPTR):$lane)), (DSubReg_i32_reg:i32 (imm:iPTR):$lane))
              /*SwitchType*/ 15,  MVT::v2f64,// ->61160
/*61145*/       OPC_EmitConvertToTarget, 2,
/*61147*/       OPC_EmitNodeXForm, 23, 3, // DSubReg_f64_reg
/*61150*/       OPC_MorphNodeTo, TARGET_OPCODE(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 0, 1, 4, 
                // Src: (insertelt:v2f64 QPR:v2f64:$src1, DPR:f64:$src2, (imm:iPTR):$src3) - Complexity = 6
                // Dst: (INSERT_SUBREG:v2f64 QPR:v2f64:$src1, DPR:f64:$src2, (DSubReg_f64_reg:i32 (imm:iPTR):$src3))
              /*SwitchType*/ 27,  MVT::v2f32,// ->61189
/*61162*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*61165*/       OPC_EmitNode, TARGET_OPCODE(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 3,  // Results = #4 
/*61174*/       OPC_EmitConvertToTarget, 2,
/*61176*/       OPC_EmitNodeXForm, 24, 5, // SSubReg_f32_reg
/*61179*/       OPC_MorphNodeTo, TARGET_OPCODE(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 1, 6, 
                // Src: (insertelt:v2f32 DPR:v2f32:$src1, SPR:f32:$src2, (imm:iPTR):$src3) - Complexity = 6
                // Dst: (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 DPR:v2f32:$src1, DPR_VFP2:f64), SPR:f32:$src2, (SSubReg_f32_reg:i32 (imm:iPTR):$src3))
              /*SwitchType*/ 27,  MVT::v4f32,// ->61218
/*61191*/       OPC_EmitInteger, MVT::i32, ARM::QPR_VFP2RegClassID,
/*61194*/       OPC_EmitNode, TARGET_OPCODE(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 0, 3,  // Results = #4 
/*61203*/       OPC_EmitConvertToTarget, 2,
/*61205*/       OPC_EmitNodeXForm, 24, 5, // SSubReg_f32_reg
/*61208*/       OPC_MorphNodeTo, TARGET_OPCODE(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 4, 1, 6, 
                // Src: (insertelt:v4f32 QPR:v4f32:$src1, SPR:f32:$src2, (imm:iPTR):$src3) - Complexity = 6
                // Dst: (INSERT_SUBREG:v4f32 (COPY_TO_REGCLASS:v4f32 QPR:v4f32:$src1, QPR_VFP2:v16i8), SPR:f32:$src2, (SSubReg_f32_reg:i32 (imm:iPTR):$src3))
              0, // EndSwitchType
/*61219*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 43|128,3/*427*/,  TARGET_OPCODE(ARMISD::VDUPLANE),// ->61651
/*61224*/   OPC_RecordChild0, // #0 = $src
/*61225*/   OPC_Scope, 57, /*->61284*/ // 8 children in Scope
/*61227*/     OPC_CheckChild0Type, MVT::v8i8,
/*61229*/     OPC_RecordChild1, // #1 = $lane
/*61230*/     OPC_MoveChild, 1,
/*61232*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*61235*/     OPC_MoveParent,
/*61236*/     OPC_SwitchType /*2 cases */, 21,  MVT::v8i8,// ->61260
/*61239*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61241*/       OPC_EmitConvertToTarget, 1,
/*61243*/       OPC_EmitInteger, MVT::i32, 14, 
/*61246*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61249*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VDUPLN8d), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v8i8 DPR:v8i8:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN8d:v8i8 DPR:v8i8:$src, (imm:i32):$lane)
              /*SwitchType*/ 21,  MVT::v16i8,// ->61283
/*61262*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61264*/       OPC_EmitConvertToTarget, 1,
/*61266*/       OPC_EmitInteger, MVT::i32, 14, 
/*61269*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61272*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VDUPLN8q), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v16i8 DPR:v8i8:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN8q:v16i8 DPR:v8i8:$src, (imm:i32):$lane)
              0, // EndSwitchType
/*61284*/   /*Scope*/ 57, /*->61342*/
/*61285*/     OPC_CheckChild0Type, MVT::v4i16,
/*61287*/     OPC_RecordChild1, // #1 = $lane
/*61288*/     OPC_MoveChild, 1,
/*61290*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*61293*/     OPC_MoveParent,
/*61294*/     OPC_SwitchType /*2 cases */, 21,  MVT::v4i16,// ->61318
/*61297*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61299*/       OPC_EmitConvertToTarget, 1,
/*61301*/       OPC_EmitInteger, MVT::i32, 14, 
/*61304*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61307*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VDUPLN16d), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v4i16 DPR:v4i16:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN16d:v4i16 DPR:v4i16:$src, (imm:i32):$lane)
              /*SwitchType*/ 21,  MVT::v8i16,// ->61341
/*61320*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61322*/       OPC_EmitConvertToTarget, 1,
/*61324*/       OPC_EmitInteger, MVT::i32, 14, 
/*61327*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61330*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VDUPLN16q), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v8i16 DPR:v4i16:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN16q:v8i16 DPR:v4i16:$src, (imm:i32):$lane)
              0, // EndSwitchType
/*61342*/   /*Scope*/ 57, /*->61400*/
/*61343*/     OPC_CheckChild0Type, MVT::v2i32,
/*61345*/     OPC_RecordChild1, // #1 = $lane
/*61346*/     OPC_MoveChild, 1,
/*61348*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*61351*/     OPC_MoveParent,
/*61352*/     OPC_SwitchType /*2 cases */, 21,  MVT::v2i32,// ->61376
/*61355*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61357*/       OPC_EmitConvertToTarget, 1,
/*61359*/       OPC_EmitInteger, MVT::i32, 14, 
/*61362*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61365*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VDUPLN32d), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v2i32 DPR:v2i32:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN32d:v2i32 DPR:v2i32:$src, (imm:i32):$lane)
              /*SwitchType*/ 21,  MVT::v4i32,// ->61399
/*61378*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61380*/       OPC_EmitConvertToTarget, 1,
/*61382*/       OPC_EmitInteger, MVT::i32, 14, 
/*61385*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61388*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VDUPLN32q), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v4i32 DPR:v2i32:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN32q:v4i32 DPR:v2i32:$src, (imm:i32):$lane)
              0, // EndSwitchType
/*61400*/   /*Scope*/ 47, /*->61448*/
/*61401*/     OPC_CheckChild0Type, MVT::v16i8,
/*61403*/     OPC_RecordChild1, // #1 = $lane
/*61404*/     OPC_MoveChild, 1,
/*61406*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*61409*/     OPC_MoveParent,
/*61410*/     OPC_CheckType, MVT::v16i8,
/*61412*/     OPC_EmitConvertToTarget, 1,
/*61414*/     OPC_EmitNodeXForm, 21, 2, // DSubReg_i8_reg
/*61417*/     OPC_EmitNode, TARGET_OPCODE(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v8i8, 2/*#Ops*/, 0, 3,  // Results = #4 
/*61426*/     OPC_EmitConvertToTarget, 1,
/*61428*/     OPC_EmitNodeXForm, 22, 5, // SubReg_i8_lane
/*61431*/     OPC_EmitInteger, MVT::i32, 14, 
/*61434*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61437*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VDUPLN8q), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvduplane:v16i8 QPR:v16i8:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VDUPLN8q:v16i8 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$lane)), (SubReg_i8_lane:i32 (imm:i32):$lane))
/*61448*/   /*Scope*/ 47, /*->61496*/
/*61449*/     OPC_CheckChild0Type, MVT::v8i16,
/*61451*/     OPC_RecordChild1, // #1 = $lane
/*61452*/     OPC_MoveChild, 1,
/*61454*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*61457*/     OPC_MoveParent,
/*61458*/     OPC_CheckType, MVT::v8i16,
/*61460*/     OPC_EmitConvertToTarget, 1,
/*61462*/     OPC_EmitNodeXForm, 8, 2, // DSubReg_i16_reg
/*61465*/     OPC_EmitNode, TARGET_OPCODE(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 3,  // Results = #4 
/*61474*/     OPC_EmitConvertToTarget, 1,
/*61476*/     OPC_EmitNodeXForm, 9, 5, // SubReg_i16_lane
/*61479*/     OPC_EmitInteger, MVT::i32, 14, 
/*61482*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61485*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VDUPLN16q), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvduplane:v8i16 QPR:v8i16:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VDUPLN16q:v8i16 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*61496*/   /*Scope*/ 47, /*->61544*/
/*61497*/     OPC_CheckChild0Type, MVT::v4i32,
/*61499*/     OPC_RecordChild1, // #1 = $lane
/*61500*/     OPC_MoveChild, 1,
/*61502*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*61505*/     OPC_MoveParent,
/*61506*/     OPC_CheckType, MVT::v4i32,
/*61508*/     OPC_EmitConvertToTarget, 1,
/*61510*/     OPC_EmitNodeXForm, 10, 2, // DSubReg_i32_reg
/*61513*/     OPC_EmitNode, TARGET_OPCODE(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 3,  // Results = #4 
/*61522*/     OPC_EmitConvertToTarget, 1,
/*61524*/     OPC_EmitNodeXForm, 11, 5, // SubReg_i32_lane
/*61527*/     OPC_EmitInteger, MVT::i32, 14, 
/*61530*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61533*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VDUPLN32q), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvduplane:v4i32 QPR:v4i32:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VDUPLN32q:v4i32 (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*61544*/   /*Scope*/ 57, /*->61602*/
/*61545*/     OPC_CheckChild0Type, MVT::v2f32,
/*61547*/     OPC_RecordChild1, // #1 = $lane
/*61548*/     OPC_MoveChild, 1,
/*61550*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*61553*/     OPC_MoveParent,
/*61554*/     OPC_SwitchType /*2 cases */, 21,  MVT::v2f32,// ->61578
/*61557*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61559*/       OPC_EmitConvertToTarget, 1,
/*61561*/       OPC_EmitInteger, MVT::i32, 14, 
/*61564*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61567*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VDUPLNfd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v2f32 DPR:v2f32:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLNfd:v2f32 DPR:v2f32:$src, (imm:i32):$lane)
              /*SwitchType*/ 21,  MVT::v4f32,// ->61601
/*61580*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61582*/       OPC_EmitConvertToTarget, 1,
/*61584*/       OPC_EmitInteger, MVT::i32, 14, 
/*61587*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61590*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VDUPLNfq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v4f32 DPR:v2f32:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLNfq:v4f32 DPR:v2f32:$src, (imm:i32):$lane)
              0, // EndSwitchType
/*61602*/   /*Scope*/ 47, /*->61650*/
/*61603*/     OPC_CheckChild0Type, MVT::v4f32,
/*61605*/     OPC_RecordChild1, // #1 = $lane
/*61606*/     OPC_MoveChild, 1,
/*61608*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*61611*/     OPC_MoveParent,
/*61612*/     OPC_CheckType, MVT::v4f32,
/*61614*/     OPC_EmitConvertToTarget, 1,
/*61616*/     OPC_EmitNodeXForm, 10, 2, // DSubReg_i32_reg
/*61619*/     OPC_EmitNode, TARGET_OPCODE(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 3,  // Results = #4 
/*61628*/     OPC_EmitConvertToTarget, 1,
/*61630*/     OPC_EmitNodeXForm, 11, 5, // SubReg_i32_lane
/*61633*/     OPC_EmitInteger, MVT::i32, 14, 
/*61636*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61639*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VDUPLNfq), 0,
                  1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvduplane:v4f32 QPR:v4f32:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VDUPLNfq:v4f32 (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*61650*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 75|128,1/*203*/,  TARGET_OPCODE(ARMISD::VEXT),// ->61858
/*61655*/   OPC_RecordChild0, // #0 = $lhs
/*61656*/   OPC_RecordChild1, // #1 = $rhs
/*61657*/   OPC_RecordChild2, // #2 = $index
/*61658*/   OPC_MoveChild, 2,
/*61660*/   OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*61663*/   OPC_MoveParent,
/*61664*/   OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->61689
/*61667*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61669*/     OPC_EmitConvertToTarget, 2,
/*61671*/     OPC_EmitInteger, MVT::i32, 14, 
/*61674*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61677*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VEXTd8), 0,
                  1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v8i8 DPR:v8i8:$lhs, DPR:v8i8:$rhs, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTd8:v8i8 DPR:v8i8:$lhs, DPR:v8i8:$rhs, (imm:i32):$index)
            /*SwitchType*/ 22,  MVT::v4i16,// ->61713
/*61691*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61693*/     OPC_EmitConvertToTarget, 2,
/*61695*/     OPC_EmitInteger, MVT::i32, 14, 
/*61698*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61701*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VEXTd16), 0,
                  1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v4i16 DPR:v4i16:$lhs, DPR:v4i16:$rhs, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTd16:v4i16 DPR:v4i16:$lhs, DPR:v4i16:$rhs, (imm:i32):$index)
            /*SwitchType*/ 22,  MVT::v2i32,// ->61737
/*61715*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61717*/     OPC_EmitConvertToTarget, 2,
/*61719*/     OPC_EmitInteger, MVT::i32, 14, 
/*61722*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61725*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VEXTd32), 0,
                  1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v2i32 DPR:v2i32:$lhs, DPR:v2i32:$rhs, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTd32:v2i32 DPR:v2i32:$lhs, DPR:v2i32:$rhs, (imm:i32):$index)
            /*SwitchType*/ 22,  MVT::v16i8,// ->61761
/*61739*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61741*/     OPC_EmitConvertToTarget, 2,
/*61743*/     OPC_EmitInteger, MVT::i32, 14, 
/*61746*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61749*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VEXTq8), 0,
                  1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v16i8 QPR:v16i8:$lhs, QPR:v16i8:$rhs, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTq8:v16i8 QPR:v16i8:$lhs, QPR:v16i8:$rhs, (imm:i32):$index)
            /*SwitchType*/ 22,  MVT::v8i16,// ->61785
/*61763*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61765*/     OPC_EmitConvertToTarget, 2,
/*61767*/     OPC_EmitInteger, MVT::i32, 14, 
/*61770*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61773*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VEXTq16), 0,
                  1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v8i16 QPR:v8i16:$lhs, QPR:v8i16:$rhs, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTq16:v8i16 QPR:v8i16:$lhs, QPR:v8i16:$rhs, (imm:i32):$index)
            /*SwitchType*/ 22,  MVT::v4i32,// ->61809
/*61787*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61789*/     OPC_EmitConvertToTarget, 2,
/*61791*/     OPC_EmitInteger, MVT::i32, 14, 
/*61794*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61797*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VEXTq32), 0,
                  1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v4i32 QPR:v4i32:$lhs, QPR:v4i32:$rhs, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTq32:v4i32 QPR:v4i32:$lhs, QPR:v4i32:$rhs, (imm:i32):$index)
            /*SwitchType*/ 22,  MVT::v2f32,// ->61833
/*61811*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61813*/     OPC_EmitConvertToTarget, 2,
/*61815*/     OPC_EmitInteger, MVT::i32, 14, 
/*61818*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61821*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VEXTdf), 0,
                  1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v2f32 DPR:v2f32:$lhs, DPR:v2f32:$rhs, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTdf:v2f32 DPR:v2f32:$lhs, DPR:v2f32:$rhs, (imm:i32):$index)
            /*SwitchType*/ 22,  MVT::v4f32,// ->61857
/*61835*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61837*/     OPC_EmitConvertToTarget, 2,
/*61839*/     OPC_EmitInteger, MVT::i32, 14, 
/*61842*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61845*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VEXTqf), 0,
                  1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v4f32 QPR:v4f32:$lhs, QPR:v4f32:$rhs, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTqf:v4f32 QPR:v4f32:$lhs, QPR:v4f32:$rhs, (imm:i32):$index)
            0, // EndSwitchType
          /*SwitchOpcode*/ 103|128,1/*231*/,  TARGET_OPCODE(ARMISD::VDUP),// ->62093
/*61862*/   OPC_Scope, 53, /*->61917*/ // 2 children in Scope
/*61864*/     OPC_MoveChild, 0,
/*61866*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::BIT_CONVERT),
/*61869*/     OPC_RecordChild0, // #0 = $src
/*61870*/     OPC_CheckChild0Type, MVT::i32,
/*61872*/     OPC_CheckType, MVT::f32,
/*61874*/     OPC_MoveParent,
/*61875*/     OPC_SwitchType /*2 cases */, 18,  MVT::v2f32,// ->61896
/*61878*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61880*/       OPC_EmitInteger, MVT::i32, 14, 
/*61883*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61886*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VDUPfd), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvdup:v2f32 (bitconvert:f32 GPR:i32:$src)) - Complexity = 6
                // Dst: (VDUPfd:v2f32 GPR:i32:$src)
              /*SwitchType*/ 18,  MVT::v4f32,// ->61916
/*61898*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61900*/       OPC_EmitInteger, MVT::i32, 14, 
/*61903*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61906*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VDUPfq), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvdup:v4f32 (bitconvert:f32 GPR:i32:$src)) - Complexity = 6
                // Dst: (VDUPfq:v4f32 GPR:i32:$src)
              0, // EndSwitchType
/*61917*/   /*Scope*/ 45|128,1/*173*/, /*->62092*/
/*61919*/     OPC_RecordChild0, // #0 = $src
/*61920*/     OPC_Scope, 124, /*->62046*/ // 2 children in Scope
/*61922*/       OPC_CheckChild0Type, MVT::i32,
/*61924*/       OPC_SwitchType /*6 cases */, 18,  MVT::v8i8,// ->61945
/*61927*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61929*/         OPC_EmitInteger, MVT::i32, 14, 
/*61932*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61935*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VDUP8d), 0,
                      1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v8i8 GPR:i32:$src) - Complexity = 3
                  // Dst: (VDUP8d:v8i8 GPR:i32:$src)
                /*SwitchType*/ 18,  MVT::v4i16,// ->61965
/*61947*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61949*/         OPC_EmitInteger, MVT::i32, 14, 
/*61952*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61955*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VDUP16d), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v4i16 GPR:i32:$src) - Complexity = 3
                  // Dst: (VDUP16d:v4i16 GPR:i32:$src)
                /*SwitchType*/ 18,  MVT::v2i32,// ->61985
/*61967*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61969*/         OPC_EmitInteger, MVT::i32, 14, 
/*61972*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61975*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VDUP32d), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v2i32 GPR:i32:$src) - Complexity = 3
                  // Dst: (VDUP32d:v2i32 GPR:i32:$src)
                /*SwitchType*/ 18,  MVT::v16i8,// ->62005
/*61987*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61989*/         OPC_EmitInteger, MVT::i32, 14, 
/*61992*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61995*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VDUP8q), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v16i8 GPR:i32:$src) - Complexity = 3
                  // Dst: (VDUP8q:v16i8 GPR:i32:$src)
                /*SwitchType*/ 18,  MVT::v8i16,// ->62025
/*62007*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62009*/         OPC_EmitInteger, MVT::i32, 14, 
/*62012*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62015*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VDUP16q), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v8i16 GPR:i32:$src) - Complexity = 3
                  // Dst: (VDUP16q:v8i16 GPR:i32:$src)
                /*SwitchType*/ 18,  MVT::v4i32,// ->62045
/*62027*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62029*/         OPC_EmitInteger, MVT::i32, 14, 
/*62032*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62035*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VDUP32q), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v4i32 GPR:i32:$src) - Complexity = 3
                  // Dst: (VDUP32q:v4i32 GPR:i32:$src)
                0, // EndSwitchType
/*62046*/     /*Scope*/ 44, /*->62091*/
/*62047*/       OPC_CheckChild0Type, MVT::f32,
/*62049*/       OPC_SwitchType /*2 cases */, 18,  MVT::v2f32,// ->62070
/*62052*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62054*/         OPC_EmitInteger, MVT::i32, 14, 
/*62057*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62060*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VDUPfdf), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v2f32 SPR:f32:$src) - Complexity = 3
                  // Dst: (VDUPfdf:v2f32 SPR:f32:$src)
                /*SwitchType*/ 18,  MVT::v4f32,// ->62090
/*62072*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62074*/         OPC_EmitInteger, MVT::i32, 14, 
/*62077*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62080*/         OPC_MorphNodeTo, TARGET_OPCODE(ARM::VDUPfqf), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v4f32 SPR:f32:$src) - Complexity = 3
                  // Dst: (VDUPfqf:v4f32 SPR:f32:$src)
                0, // EndSwitchType
/*62091*/     0, /*End of Scope*/
/*62092*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 23,  TARGET_OPCODE(ISD::TRAP),// ->62119
/*62096*/   OPC_RecordNode,   // #0 = 'trap' chained node
/*62097*/   OPC_Scope, 9, /*->62108*/ // 2 children in Scope
/*62099*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*62101*/     OPC_EmitMergeInputChains1_0,
/*62102*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::TRAP), 0|OPFL_Chain,
                  0/*#VTs*/, 0/*#Ops*/, 
              // Src: (trap) - Complexity = 3
              // Dst: (TRAP)
/*62108*/   /*Scope*/ 9, /*->62118*/
/*62109*/     OPC_CheckPatternPredicate, 10, // (Subtarget->isThumb())
/*62111*/     OPC_EmitMergeInputChains1_0,
/*62112*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::tTRAP), 0|OPFL_Chain,
                  0/*#VTs*/, 0/*#Ops*/, 
              // Src: (trap) - Complexity = 3
              // Dst: (tTRAP)
/*62118*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 50,  TARGET_OPCODE(ARMISD::RET_FLAG),// ->62172
/*62122*/   OPC_RecordNode,   // #0 = 'ARMretflag' chained node
/*62123*/   OPC_CaptureFlagInput,
/*62124*/   OPC_Scope, 17, /*->62143*/ // 3 children in Scope
/*62126*/     OPC_CheckPatternPredicate, 38, // (!Subtarget->isThumb()) && (Subtarget->hasV4TOps())
/*62128*/     OPC_EmitMergeInputChains1_0,
/*62129*/     OPC_EmitInteger, MVT::i32, 14, 
/*62132*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62135*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::BX_RET), 0|OPFL_Chain|OPFL_FlagInput,
                  0/*#VTs*/, 2/*#Ops*/, 1, 2, 
              // Src: (ARMretflag) - Complexity = 3
              // Dst: (BX_RET)
/*62143*/   /*Scope*/ 17, /*->62161*/
/*62144*/     OPC_CheckPatternPredicate, 39, // (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps())
/*62146*/     OPC_EmitMergeInputChains1_0,
/*62147*/     OPC_EmitInteger, MVT::i32, 14, 
/*62150*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62153*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::MOVPCLR), 0|OPFL_Chain|OPFL_FlagInput,
                  0/*#VTs*/, 2/*#Ops*/, 1, 2, 
              // Src: (ARMretflag) - Complexity = 3
              // Dst: (MOVPCLR)
/*62161*/   /*Scope*/ 9, /*->62171*/
/*62162*/     OPC_CheckPatternPredicate, 10, // (Subtarget->isThumb())
/*62164*/     OPC_EmitMergeInputChains1_0,
/*62165*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::tBX_RET), 0|OPFL_Chain|OPFL_FlagInput,
                  0/*#VTs*/, 0/*#Ops*/, 
              // Src: (ARMretflag) - Complexity = 3
              // Dst: (tBX_RET)
/*62171*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 39,  TARGET_OPCODE(ISD::BRIND),// ->62214
/*62175*/   OPC_RecordNode,   // #0 = 'brind' chained node
/*62176*/   OPC_RecordChild1, // #1 = $dst
/*62177*/   OPC_CheckChild1Type, MVT::i32,
/*62179*/   OPC_Scope, 10, /*->62191*/ // 3 children in Scope
/*62181*/     OPC_CheckPatternPredicate, 38, // (!Subtarget->isThumb()) && (Subtarget->hasV4TOps())
/*62183*/     OPC_EmitMergeInputChains1_0,
/*62184*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::BRIND), 0|OPFL_Chain,
                  0/*#VTs*/, 1/*#Ops*/, 1, 
              // Src: (brind GPR:i32:$dst) - Complexity = 3
              // Dst: (BRIND GPR:i32:$dst)
/*62191*/   /*Scope*/ 10, /*->62202*/
/*62192*/     OPC_CheckPatternPredicate, 39, // (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps())
/*62194*/     OPC_EmitMergeInputChains1_0,
/*62195*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::MOVPCRX), 0|OPFL_Chain,
                  0/*#VTs*/, 1/*#Ops*/, 1, 
              // Src: (brind GPR:i32:$dst) - Complexity = 3
              // Dst: (MOVPCRX GPR:i32:$dst)
/*62202*/   /*Scope*/ 10, /*->62213*/
/*62203*/     OPC_CheckPatternPredicate, 10, // (Subtarget->isThumb())
/*62205*/     OPC_EmitMergeInputChains1_0,
/*62206*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::tBRIND), 0|OPFL_Chain,
                  0/*#VTs*/, 1/*#Ops*/, 1, 
              // Src: (brind GPR:i32:$dst) - Complexity = 3
              // Dst: (tBRIND GPR:i32:$dst)
/*62213*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 79,  TARGET_OPCODE(ARMISD::CALL_NOLINK),// ->62296
/*62217*/   OPC_RecordNode,   // #0 = 'ARMcall_nolink' chained node
/*62218*/   OPC_CaptureFlagInput,
/*62219*/   OPC_RecordChild1, // #1 = $func
/*62220*/   OPC_CheckChild1Type, MVT::i32,
/*62222*/   OPC_Scope, 11, /*->62235*/ // 6 children in Scope
/*62224*/     OPC_CheckPatternPredicate, 40, // (!Subtarget->isThumb()) && (Subtarget->hasV4TOps()) && (!Subtarget->isTargetDarwin())
/*62226*/     OPC_EmitMergeInputChains1_0,
/*62227*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::BX), 0|OPFL_Chain|OPFL_FlagInput|OPFL_FlagOutput|OPFL_Variadic1,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
              // Src: (ARMcall_nolink tGPR:i32:$func) - Complexity = 3
              // Dst: (BX:i32 tGPR:i32:$func)
/*62235*/   /*Scope*/ 11, /*->62247*/
/*62236*/     OPC_CheckPatternPredicate, 41, // (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps()) && (!Subtarget->isTargetDarwin())
/*62238*/     OPC_EmitMergeInputChains1_0,
/*62239*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::BMOVPCRX), 0|OPFL_Chain|OPFL_FlagInput|OPFL_FlagOutput|OPFL_Variadic1,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
              // Src: (ARMcall_nolink tGPR:i32:$func) - Complexity = 3
              // Dst: (BMOVPCRX:i32 tGPR:i32:$func)
/*62247*/   /*Scope*/ 11, /*->62259*/
/*62248*/     OPC_CheckPatternPredicate, 42, // (!Subtarget->isThumb()) && (Subtarget->hasV4TOps()) && (Subtarget->isTargetDarwin())
/*62250*/     OPC_EmitMergeInputChains1_0,
/*62251*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::BXr9), 0|OPFL_Chain|OPFL_FlagInput|OPFL_FlagOutput|OPFL_Variadic1,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
              // Src: (ARMcall_nolink tGPR:i32:$func) - Complexity = 3
              // Dst: (BXr9:i32 tGPR:i32:$func)
/*62259*/   /*Scope*/ 11, /*->62271*/
/*62260*/     OPC_CheckPatternPredicate, 43, // (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps()) && (Subtarget->isTargetDarwin())
/*62262*/     OPC_EmitMergeInputChains1_0,
/*62263*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::BMOVPCRXr9), 0|OPFL_Chain|OPFL_FlagInput|OPFL_FlagOutput|OPFL_Variadic1,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
              // Src: (ARMcall_nolink tGPR:i32:$func) - Complexity = 3
              // Dst: (BMOVPCRXr9:i32 tGPR:i32:$func)
/*62271*/   /*Scope*/ 11, /*->62283*/
/*62272*/     OPC_CheckPatternPredicate, 44, // (Subtarget->isThumb1Only()) && (!Subtarget->isTargetDarwin())
/*62274*/     OPC_EmitMergeInputChains1_0,
/*62275*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::tBX), 0|OPFL_Chain|OPFL_FlagInput|OPFL_FlagOutput|OPFL_Variadic1,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
              // Src: (ARMcall_nolink tGPR:i32:$func) - Complexity = 3
              // Dst: (tBX:i32 tGPR:i32:$func)
/*62283*/   /*Scope*/ 11, /*->62295*/
/*62284*/     OPC_CheckPatternPredicate, 45, // (Subtarget->isThumb1Only()) && (Subtarget->isTargetDarwin())
/*62286*/     OPC_EmitMergeInputChains1_0,
/*62287*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::tBXr9), 0|OPFL_Chain|OPFL_FlagInput|OPFL_FlagOutput|OPFL_Variadic1,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
              // Src: (ARMcall_nolink tGPR:i32:$func) - Complexity = 3
              // Dst: (tBXr9:i32 tGPR:i32:$func)
/*62295*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 43,  TARGET_OPCODE(ISD::BR),// ->62342
/*62299*/   OPC_RecordNode,   // #0 = 'br' chained node
/*62300*/   OPC_RecordChild1, // #1 = $target
/*62301*/   OPC_MoveChild, 1,
/*62303*/   OPC_CheckOpcode, TARGET_OPCODE(ISD::BasicBlock),
/*62306*/   OPC_MoveParent,
/*62307*/   OPC_Scope, 10, /*->62319*/ // 3 children in Scope
/*62309*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*62311*/     OPC_EmitMergeInputChains1_0,
/*62312*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::B), 0|OPFL_Chain,
                  0/*#VTs*/, 1/*#Ops*/, 1, 
              // Src: (br (bb:Other):$target) - Complexity = 3
              // Dst: (B (bb:Other):$target)
/*62319*/   /*Scope*/ 10, /*->62330*/
/*62320*/     OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb1Only())
/*62322*/     OPC_EmitMergeInputChains1_0,
/*62323*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::tB), 0|OPFL_Chain,
                  0/*#VTs*/, 1/*#Ops*/, 1, 
              // Src: (br (bb:Other):$target) - Complexity = 3
              // Dst: (tB (bb:Other):$target)
/*62330*/   /*Scope*/ 10, /*->62341*/
/*62331*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*62333*/     OPC_EmitMergeInputChains1_0,
/*62334*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2B), 0|OPFL_Chain,
                  0/*#VTs*/, 1/*#Ops*/, 1, 
              // Src: (br (bb:Other):$target) - Complexity = 3
              // Dst: (t2B (bb:Other):$target)
/*62341*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 37,  TARGET_OPCODE(ARMISD::MEMBARRIER),// ->62382
/*62345*/   OPC_RecordNode,   // #0 = 'ARMMemBarrier' chained node
/*62346*/   OPC_Scope, 9, /*->62357*/ // 3 children in Scope
/*62348*/     OPC_CheckPatternPredicate, 46, // (!Subtarget->isThumb()) && (Subtarget->hasDataBarrier())
/*62350*/     OPC_EmitMergeInputChains1_0,
/*62351*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::DMBsy), 0|OPFL_Chain,
                  0/*#VTs*/, 0/*#Ops*/, 
              // Src: (ARMMemBarrier) - Complexity = 3
              // Dst: (DMBsy)
/*62357*/   /*Scope*/ 13, /*->62371*/
/*62358*/     OPC_RecordChild1, // #1 = $zero
/*62359*/     OPC_CheckChild1Type, MVT::i32,
/*62361*/     OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*62363*/     OPC_EmitMergeInputChains1_0,
/*62364*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::DMB_MCR), 0|OPFL_Chain,
                  0/*#VTs*/, 1/*#Ops*/, 1, 
              // Src: (ARMMemBarrierMCR GPR:i32:$zero) - Complexity = 3
              // Dst: (DMB_MCR GPR:i32:$zero)
/*62371*/   /*Scope*/ 9, /*->62381*/
/*62372*/     OPC_CheckPatternPredicate, 47, // (Subtarget->isThumb()) && (Subtarget->hasDataBarrier())
/*62374*/     OPC_EmitMergeInputChains1_0,
/*62375*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2DMBsy), 0|OPFL_Chain,
                  0/*#VTs*/, 0/*#Ops*/, 
              // Src: (ARMMemBarrier) - Complexity = 3
              // Dst: (t2DMBsy)
/*62381*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 37,  TARGET_OPCODE(ARMISD::SYNCBARRIER),// ->62422
/*62385*/   OPC_RecordNode,   // #0 = 'ARMSyncBarrier' chained node
/*62386*/   OPC_Scope, 9, /*->62397*/ // 3 children in Scope
/*62388*/     OPC_CheckPatternPredicate, 46, // (!Subtarget->isThumb()) && (Subtarget->hasDataBarrier())
/*62390*/     OPC_EmitMergeInputChains1_0,
/*62391*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::DSBsy), 0|OPFL_Chain,
                  0/*#VTs*/, 0/*#Ops*/, 
              // Src: (ARMSyncBarrier) - Complexity = 3
              // Dst: (DSBsy)
/*62397*/   /*Scope*/ 13, /*->62411*/
/*62398*/     OPC_RecordChild1, // #1 = $zero
/*62399*/     OPC_CheckChild1Type, MVT::i32,
/*62401*/     OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*62403*/     OPC_EmitMergeInputChains1_0,
/*62404*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::DSB_MCR), 0|OPFL_Chain,
                  0/*#VTs*/, 1/*#Ops*/, 1, 
              // Src: (ARMSyncBarrierMCR GPR:i32:$zero) - Complexity = 3
              // Dst: (DSB_MCR GPR:i32:$zero)
/*62411*/   /*Scope*/ 9, /*->62421*/
/*62412*/     OPC_CheckPatternPredicate, 47, // (Subtarget->isThumb()) && (Subtarget->hasDataBarrier())
/*62414*/     OPC_EmitMergeInputChains1_0,
/*62415*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::t2DSBsy), 0|OPFL_Chain,
                  0/*#VTs*/, 0/*#Ops*/, 
              // Src: (ARMSyncBarrier) - Complexity = 3
              // Dst: (t2DSBsy)
/*62421*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 35,  TARGET_OPCODE(ARMISD::EH_SJLJ_LONGJMP),// ->62460
/*62425*/   OPC_RecordNode,   // #0 = 'ARMeh_sjlj_longjmp' chained node
/*62426*/   OPC_RecordChild1, // #1 = $src
/*62427*/   OPC_CheckChild1Type, MVT::i32,
/*62429*/   OPC_RecordChild2, // #2 = $scratch
/*62430*/   OPC_CheckChild2Type, MVT::i32,
/*62432*/   OPC_Scope, 12, /*->62446*/ // 2 children in Scope
/*62434*/     OPC_CheckPatternPredicate, 29, // (!Subtarget->isThumb()) && (Subtarget->isTargetDarwin())
/*62436*/     OPC_EmitMergeInputChains1_0,
/*62437*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::Int_eh_sjlj_longjmp), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (ARMeh_sjlj_longjmp GPR:i32:$src, GPR:i32:$scratch) - Complexity = 3
              // Dst: (Int_eh_sjlj_longjmp:i32 GPR:i32:$src, GPR:i32:$scratch)
/*62446*/   /*Scope*/ 12, /*->62459*/
/*62447*/     OPC_CheckPatternPredicate, 37, // (Subtarget->isThumb()) && (Subtarget->isTargetDarwin())
/*62449*/     OPC_EmitMergeInputChains1_0,
/*62450*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::tInt_eh_sjlj_longjmp), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (ARMeh_sjlj_longjmp GPR:i32:$src, GPR:i32:$scratch) - Complexity = 3
              // Dst: (tInt_eh_sjlj_longjmp:i32 GPR:i32:$src, GPR:i32:$scratch)
/*62459*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 47,  TARGET_OPCODE(ARMISD::CMPFP),// ->62510
/*62463*/   OPC_RecordChild0, // #0 = $a
/*62464*/   OPC_Scope, 21, /*->62487*/ // 2 children in Scope
/*62466*/     OPC_CheckChild0Type, MVT::f64,
/*62468*/     OPC_RecordChild1, // #1 = $b
/*62469*/     OPC_CheckPatternPredicate, 9, // (Subtarget->hasVFP2())
/*62471*/     OPC_EmitInteger, MVT::i32, 14, 
/*62474*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62477*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VCMPED), 0|OPFL_FlagOutput,
                  0/*#VTs*/, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (arm_cmpfp DPR:f64:$a, DPR:f64:$b) - Complexity = 3
              // Dst: (VCMPED DPR:f64:$a, DPR:f64:$b)
/*62487*/   /*Scope*/ 21, /*->62509*/
/*62488*/     OPC_CheckChild0Type, MVT::f32,
/*62490*/     OPC_RecordChild1, // #1 = $b
/*62491*/     OPC_CheckPatternPredicate, 9, // (Subtarget->hasVFP2())
/*62493*/     OPC_EmitInteger, MVT::i32, 14, 
/*62496*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62499*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VCMPES), 0|OPFL_FlagOutput,
                  0/*#VTs*/, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (arm_cmpfp SPR:f32:$a, SPR:f32:$b) - Complexity = 3
              // Dst: (VCMPES SPR:f32:$a, SPR:f32:$b)
/*62509*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 43,  TARGET_OPCODE(ARMISD::CMPFPw0),// ->62556
/*62513*/   OPC_RecordChild0, // #0 = $a
/*62514*/   OPC_Scope, 19, /*->62535*/ // 2 children in Scope
/*62516*/     OPC_CheckChild0Type, MVT::f64,
/*62518*/     OPC_CheckPatternPredicate, 9, // (Subtarget->hasVFP2())
/*62520*/     OPC_EmitInteger, MVT::i32, 14, 
/*62523*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62526*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VCMPEZD), 0|OPFL_FlagOutput,
                  0/*#VTs*/, 3/*#Ops*/, 0, 1, 2, 
              // Src: (arm_cmpfp0 DPR:f64:$a) - Complexity = 3
              // Dst: (VCMPEZD DPR:f64:$a)
/*62535*/   /*Scope*/ 19, /*->62555*/
/*62536*/     OPC_CheckChild0Type, MVT::f32,
/*62538*/     OPC_CheckPatternPredicate, 9, // (Subtarget->hasVFP2())
/*62540*/     OPC_EmitInteger, MVT::i32, 14, 
/*62543*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62546*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VCMPEZS), 0|OPFL_FlagOutput,
                  0/*#VTs*/, 3/*#Ops*/, 0, 1, 2, 
              // Src: (arm_cmpfp0 SPR:f32:$a) - Complexity = 3
              // Dst: (VCMPEZS SPR:f32:$a)
/*62555*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 18,  TARGET_OPCODE(ARMISD::FMSTAT),// ->62577
/*62559*/   OPC_CaptureFlagInput,
/*62560*/   OPC_CheckPatternPredicate, 9, // (Subtarget->hasVFP2())
/*62562*/   OPC_EmitInteger, MVT::i32, 14, 
/*62565*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62568*/   OPC_MorphNodeTo, TARGET_OPCODE(ARM::FMSTAT), 0|OPFL_FlagInput|OPFL_FlagOutput,
                1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
            // Src: (arm_fmstat) - Complexity = 3
            // Dst: (FMSTAT:i32)
          /*SwitchOpcode*/ 71|128,1/*199*/,  TARGET_OPCODE(ARMISD::VCEQ),// ->62780
/*62581*/   OPC_RecordChild0, // #0 = $src1
/*62582*/   OPC_SwitchType /*6 cases */, 22,  MVT::v8i8,// ->62607
/*62585*/     OPC_CheckChild0Type, MVT::v8i8,
/*62587*/     OPC_RecordChild1, // #1 = $src2
/*62588*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62590*/     OPC_EmitInteger, MVT::i32, 14, 
/*62593*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62596*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VCEQv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvceq:v8i8 DPR:v8i8:$src1, DPR:v8i8:$src2) - Complexity = 3
              // Dst: (VCEQv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$src2)
            /*SwitchType*/ 22,  MVT::v4i16,// ->62631
/*62609*/     OPC_CheckChild0Type, MVT::v4i16,
/*62611*/     OPC_RecordChild1, // #1 = $src2
/*62612*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62614*/     OPC_EmitInteger, MVT::i32, 14, 
/*62617*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62620*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VCEQv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvceq:v4i16 DPR:v4i16:$src1, DPR:v4i16:$src2) - Complexity = 3
              // Dst: (VCEQv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$src2)
            /*SwitchType*/ 48,  MVT::v2i32,// ->62681
/*62633*/     OPC_Scope, 22, /*->62657*/ // 2 children in Scope
/*62635*/       OPC_CheckChild0Type, MVT::v2i32,
/*62637*/       OPC_RecordChild1, // #1 = $src2
/*62638*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62640*/       OPC_EmitInteger, MVT::i32, 14, 
/*62643*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62646*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VCEQv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvceq:v2i32 DPR:v2i32:$src1, DPR:v2i32:$src2) - Complexity = 3
                // Dst: (VCEQv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$src2)
/*62657*/     /*Scope*/ 22, /*->62680*/
/*62658*/       OPC_CheckChild0Type, MVT::v2f32,
/*62660*/       OPC_RecordChild1, // #1 = $src2
/*62661*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62663*/       OPC_EmitInteger, MVT::i32, 14, 
/*62666*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62669*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VCEQfd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvceq:v2i32 DPR:v2f32:$src1, DPR:v2f32:$src2) - Complexity = 3
                // Dst: (VCEQfd:v2i32 DPR:v2f32:$src1, DPR:v2f32:$src2)
/*62680*/     0, /*End of Scope*/
            /*SwitchType*/ 22,  MVT::v16i8,// ->62705
/*62683*/     OPC_CheckChild0Type, MVT::v16i8,
/*62685*/     OPC_RecordChild1, // #1 = $src2
/*62686*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62688*/     OPC_EmitInteger, MVT::i32, 14, 
/*62691*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62694*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VCEQv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvceq:v16i8 QPR:v16i8:$src1, QPR:v16i8:$src2) - Complexity = 3
              // Dst: (VCEQv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$src2)
            /*SwitchType*/ 22,  MVT::v8i16,// ->62729
/*62707*/     OPC_CheckChild0Type, MVT::v8i16,
/*62709*/     OPC_RecordChild1, // #1 = $src2
/*62710*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62712*/     OPC_EmitInteger, MVT::i32, 14, 
/*62715*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62718*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VCEQv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvceq:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2) - Complexity = 3
              // Dst: (VCEQv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2)
            /*SwitchType*/ 48,  MVT::v4i32,// ->62779
/*62731*/     OPC_Scope, 22, /*->62755*/ // 2 children in Scope
/*62733*/       OPC_CheckChild0Type, MVT::v4i32,
/*62735*/       OPC_RecordChild1, // #1 = $src2
/*62736*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62738*/       OPC_EmitInteger, MVT::i32, 14, 
/*62741*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62744*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VCEQv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvceq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2) - Complexity = 3
                // Dst: (VCEQv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2)
/*62755*/     /*Scope*/ 22, /*->62778*/
/*62756*/       OPC_CheckChild0Type, MVT::v4f32,
/*62758*/       OPC_RecordChild1, // #1 = $src2
/*62759*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62761*/       OPC_EmitInteger, MVT::i32, 14, 
/*62764*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62767*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VCEQfq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvceq:v4i32 QPR:v4f32:$src1, QPR:v4f32:$src2) - Complexity = 3
                // Dst: (VCEQfq:v4i32 QPR:v4f32:$src1, QPR:v4f32:$src2)
/*62778*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 71|128,1/*199*/,  TARGET_OPCODE(ARMISD::VCGE),// ->62983
/*62784*/   OPC_RecordChild0, // #0 = $src1
/*62785*/   OPC_SwitchType /*6 cases */, 22,  MVT::v8i8,// ->62810
/*62788*/     OPC_CheckChild0Type, MVT::v8i8,
/*62790*/     OPC_RecordChild1, // #1 = $src2
/*62791*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62793*/     OPC_EmitInteger, MVT::i32, 14, 
/*62796*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62799*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VCGEsv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcge:v8i8 DPR:v8i8:$src1, DPR:v8i8:$src2) - Complexity = 3
              // Dst: (VCGEsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$src2)
            /*SwitchType*/ 22,  MVT::v4i16,// ->62834
/*62812*/     OPC_CheckChild0Type, MVT::v4i16,
/*62814*/     OPC_RecordChild1, // #1 = $src2
/*62815*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62817*/     OPC_EmitInteger, MVT::i32, 14, 
/*62820*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62823*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VCGEsv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcge:v4i16 DPR:v4i16:$src1, DPR:v4i16:$src2) - Complexity = 3
              // Dst: (VCGEsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$src2)
            /*SwitchType*/ 48,  MVT::v2i32,// ->62884
/*62836*/     OPC_Scope, 22, /*->62860*/ // 2 children in Scope
/*62838*/       OPC_CheckChild0Type, MVT::v2i32,
/*62840*/       OPC_RecordChild1, // #1 = $src2
/*62841*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62843*/       OPC_EmitInteger, MVT::i32, 14, 
/*62846*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62849*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VCGEsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcge:v2i32 DPR:v2i32:$src1, DPR:v2i32:$src2) - Complexity = 3
                // Dst: (VCGEsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$src2)
/*62860*/     /*Scope*/ 22, /*->62883*/
/*62861*/       OPC_CheckChild0Type, MVT::v2f32,
/*62863*/       OPC_RecordChild1, // #1 = $src2
/*62864*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62866*/       OPC_EmitInteger, MVT::i32, 14, 
/*62869*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62872*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VCGEfd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcge:v2i32 DPR:v2f32:$src1, DPR:v2f32:$src2) - Complexity = 3
                // Dst: (VCGEfd:v2i32 DPR:v2f32:$src1, DPR:v2f32:$src2)
/*62883*/     0, /*End of Scope*/
            /*SwitchType*/ 22,  MVT::v16i8,// ->62908
/*62886*/     OPC_CheckChild0Type, MVT::v16i8,
/*62888*/     OPC_RecordChild1, // #1 = $src2
/*62889*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62891*/     OPC_EmitInteger, MVT::i32, 14, 
/*62894*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62897*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VCGEsv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcge:v16i8 QPR:v16i8:$src1, QPR:v16i8:$src2) - Complexity = 3
              // Dst: (VCGEsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$src2)
            /*SwitchType*/ 22,  MVT::v8i16,// ->62932
/*62910*/     OPC_CheckChild0Type, MVT::v8i16,
/*62912*/     OPC_RecordChild1, // #1 = $src2
/*62913*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62915*/     OPC_EmitInteger, MVT::i32, 14, 
/*62918*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62921*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VCGEsv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcge:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2) - Complexity = 3
              // Dst: (VCGEsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2)
            /*SwitchType*/ 48,  MVT::v4i32,// ->62982
/*62934*/     OPC_Scope, 22, /*->62958*/ // 2 children in Scope
/*62936*/       OPC_CheckChild0Type, MVT::v4i32,
/*62938*/       OPC_RecordChild1, // #1 = $src2
/*62939*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62941*/       OPC_EmitInteger, MVT::i32, 14, 
/*62944*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62947*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VCGEsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcge:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2) - Complexity = 3
                // Dst: (VCGEsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2)
/*62958*/     /*Scope*/ 22, /*->62981*/
/*62959*/       OPC_CheckChild0Type, MVT::v4f32,
/*62961*/       OPC_RecordChild1, // #1 = $src2
/*62962*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62964*/       OPC_EmitInteger, MVT::i32, 14, 
/*62967*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62970*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VCGEfq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcge:v4i32 QPR:v4f32:$src1, QPR:v4f32:$src2) - Complexity = 3
                // Dst: (VCGEfq:v4i32 QPR:v4f32:$src1, QPR:v4f32:$src2)
/*62981*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 19|128,1/*147*/,  TARGET_OPCODE(ARMISD::VCGEU),// ->63134
/*62987*/   OPC_RecordChild0, // #0 = $src1
/*62988*/   OPC_SwitchType /*6 cases */, 22,  MVT::v8i8,// ->63013
/*62991*/     OPC_CheckChild0Type, MVT::v8i8,
/*62993*/     OPC_RecordChild1, // #1 = $src2
/*62994*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62996*/     OPC_EmitInteger, MVT::i32, 14, 
/*62999*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63002*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VCGEuv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgeu:v8i8 DPR:v8i8:$src1, DPR:v8i8:$src2) - Complexity = 3
              // Dst: (VCGEuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$src2)
            /*SwitchType*/ 22,  MVT::v4i16,// ->63037
/*63015*/     OPC_CheckChild0Type, MVT::v4i16,
/*63017*/     OPC_RecordChild1, // #1 = $src2
/*63018*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63020*/     OPC_EmitInteger, MVT::i32, 14, 
/*63023*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63026*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VCGEuv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgeu:v4i16 DPR:v4i16:$src1, DPR:v4i16:$src2) - Complexity = 3
              // Dst: (VCGEuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$src2)
            /*SwitchType*/ 22,  MVT::v2i32,// ->63061
/*63039*/     OPC_CheckChild0Type, MVT::v2i32,
/*63041*/     OPC_RecordChild1, // #1 = $src2
/*63042*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63044*/     OPC_EmitInteger, MVT::i32, 14, 
/*63047*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63050*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VCGEuv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgeu:v2i32 DPR:v2i32:$src1, DPR:v2i32:$src2) - Complexity = 3
              // Dst: (VCGEuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$src2)
            /*SwitchType*/ 22,  MVT::v16i8,// ->63085
/*63063*/     OPC_CheckChild0Type, MVT::v16i8,
/*63065*/     OPC_RecordChild1, // #1 = $src2
/*63066*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63068*/     OPC_EmitInteger, MVT::i32, 14, 
/*63071*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63074*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VCGEuv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgeu:v16i8 QPR:v16i8:$src1, QPR:v16i8:$src2) - Complexity = 3
              // Dst: (VCGEuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$src2)
            /*SwitchType*/ 22,  MVT::v8i16,// ->63109
/*63087*/     OPC_CheckChild0Type, MVT::v8i16,
/*63089*/     OPC_RecordChild1, // #1 = $src2
/*63090*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63092*/     OPC_EmitInteger, MVT::i32, 14, 
/*63095*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63098*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VCGEuv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgeu:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2) - Complexity = 3
              // Dst: (VCGEuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2)
            /*SwitchType*/ 22,  MVT::v4i32,// ->63133
/*63111*/     OPC_CheckChild0Type, MVT::v4i32,
/*63113*/     OPC_RecordChild1, // #1 = $src2
/*63114*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63116*/     OPC_EmitInteger, MVT::i32, 14, 
/*63119*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63122*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VCGEuv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgeu:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2) - Complexity = 3
              // Dst: (VCGEuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2)
            0, // EndSwitchType
          /*SwitchOpcode*/ 71|128,1/*199*/,  TARGET_OPCODE(ARMISD::VCGT),// ->63337
/*63138*/   OPC_RecordChild0, // #0 = $src1
/*63139*/   OPC_SwitchType /*6 cases */, 22,  MVT::v8i8,// ->63164
/*63142*/     OPC_CheckChild0Type, MVT::v8i8,
/*63144*/     OPC_RecordChild1, // #1 = $src2
/*63145*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63147*/     OPC_EmitInteger, MVT::i32, 14, 
/*63150*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63153*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VCGTsv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgt:v8i8 DPR:v8i8:$src1, DPR:v8i8:$src2) - Complexity = 3
              // Dst: (VCGTsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$src2)
            /*SwitchType*/ 22,  MVT::v4i16,// ->63188
/*63166*/     OPC_CheckChild0Type, MVT::v4i16,
/*63168*/     OPC_RecordChild1, // #1 = $src2
/*63169*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63171*/     OPC_EmitInteger, MVT::i32, 14, 
/*63174*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63177*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VCGTsv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgt:v4i16 DPR:v4i16:$src1, DPR:v4i16:$src2) - Complexity = 3
              // Dst: (VCGTsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$src2)
            /*SwitchType*/ 48,  MVT::v2i32,// ->63238
/*63190*/     OPC_Scope, 22, /*->63214*/ // 2 children in Scope
/*63192*/       OPC_CheckChild0Type, MVT::v2i32,
/*63194*/       OPC_RecordChild1, // #1 = $src2
/*63195*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63197*/       OPC_EmitInteger, MVT::i32, 14, 
/*63200*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63203*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VCGTsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgt:v2i32 DPR:v2i32:$src1, DPR:v2i32:$src2) - Complexity = 3
                // Dst: (VCGTsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$src2)
/*63214*/     /*Scope*/ 22, /*->63237*/
/*63215*/       OPC_CheckChild0Type, MVT::v2f32,
/*63217*/       OPC_RecordChild1, // #1 = $src2
/*63218*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63220*/       OPC_EmitInteger, MVT::i32, 14, 
/*63223*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63226*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VCGTfd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgt:v2i32 DPR:v2f32:$src1, DPR:v2f32:$src2) - Complexity = 3
                // Dst: (VCGTfd:v2i32 DPR:v2f32:$src1, DPR:v2f32:$src2)
/*63237*/     0, /*End of Scope*/
            /*SwitchType*/ 22,  MVT::v16i8,// ->63262
/*63240*/     OPC_CheckChild0Type, MVT::v16i8,
/*63242*/     OPC_RecordChild1, // #1 = $src2
/*63243*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63245*/     OPC_EmitInteger, MVT::i32, 14, 
/*63248*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63251*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VCGTsv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgt:v16i8 QPR:v16i8:$src1, QPR:v16i8:$src2) - Complexity = 3
              // Dst: (VCGTsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$src2)
            /*SwitchType*/ 22,  MVT::v8i16,// ->63286
/*63264*/     OPC_CheckChild0Type, MVT::v8i16,
/*63266*/     OPC_RecordChild1, // #1 = $src2
/*63267*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63269*/     OPC_EmitInteger, MVT::i32, 14, 
/*63272*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63275*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VCGTsv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgt:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2) - Complexity = 3
              // Dst: (VCGTsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2)
            /*SwitchType*/ 48,  MVT::v4i32,// ->63336
/*63288*/     OPC_Scope, 22, /*->63312*/ // 2 children in Scope
/*63290*/       OPC_CheckChild0Type, MVT::v4i32,
/*63292*/       OPC_RecordChild1, // #1 = $src2
/*63293*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63295*/       OPC_EmitInteger, MVT::i32, 14, 
/*63298*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63301*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VCGTsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgt:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2) - Complexity = 3
                // Dst: (VCGTsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2)
/*63312*/     /*Scope*/ 22, /*->63335*/
/*63313*/       OPC_CheckChild0Type, MVT::v4f32,
/*63315*/       OPC_RecordChild1, // #1 = $src2
/*63316*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63318*/       OPC_EmitInteger, MVT::i32, 14, 
/*63321*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63324*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VCGTfq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgt:v4i32 QPR:v4f32:$src1, QPR:v4f32:$src2) - Complexity = 3
                // Dst: (VCGTfq:v4i32 QPR:v4f32:$src1, QPR:v4f32:$src2)
/*63335*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 19|128,1/*147*/,  TARGET_OPCODE(ARMISD::VCGTU),// ->63488
/*63341*/   OPC_RecordChild0, // #0 = $src1
/*63342*/   OPC_SwitchType /*6 cases */, 22,  MVT::v8i8,// ->63367
/*63345*/     OPC_CheckChild0Type, MVT::v8i8,
/*63347*/     OPC_RecordChild1, // #1 = $src2
/*63348*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63350*/     OPC_EmitInteger, MVT::i32, 14, 
/*63353*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63356*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VCGTuv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgtu:v8i8 DPR:v8i8:$src1, DPR:v8i8:$src2) - Complexity = 3
              // Dst: (VCGTuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$src2)
            /*SwitchType*/ 22,  MVT::v4i16,// ->63391
/*63369*/     OPC_CheckChild0Type, MVT::v4i16,
/*63371*/     OPC_RecordChild1, // #1 = $src2
/*63372*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63374*/     OPC_EmitInteger, MVT::i32, 14, 
/*63377*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63380*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VCGTuv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgtu:v4i16 DPR:v4i16:$src1, DPR:v4i16:$src2) - Complexity = 3
              // Dst: (VCGTuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$src2)
            /*SwitchType*/ 22,  MVT::v2i32,// ->63415
/*63393*/     OPC_CheckChild0Type, MVT::v2i32,
/*63395*/     OPC_RecordChild1, // #1 = $src2
/*63396*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63398*/     OPC_EmitInteger, MVT::i32, 14, 
/*63401*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63404*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VCGTuv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgtu:v2i32 DPR:v2i32:$src1, DPR:v2i32:$src2) - Complexity = 3
              // Dst: (VCGTuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$src2)
            /*SwitchType*/ 22,  MVT::v16i8,// ->63439
/*63417*/     OPC_CheckChild0Type, MVT::v16i8,
/*63419*/     OPC_RecordChild1, // #1 = $src2
/*63420*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63422*/     OPC_EmitInteger, MVT::i32, 14, 
/*63425*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63428*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VCGTuv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgtu:v16i8 QPR:v16i8:$src1, QPR:v16i8:$src2) - Complexity = 3
              // Dst: (VCGTuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$src2)
            /*SwitchType*/ 22,  MVT::v8i16,// ->63463
/*63441*/     OPC_CheckChild0Type, MVT::v8i16,
/*63443*/     OPC_RecordChild1, // #1 = $src2
/*63444*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63446*/     OPC_EmitInteger, MVT::i32, 14, 
/*63449*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63452*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VCGTuv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgtu:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2) - Complexity = 3
              // Dst: (VCGTuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2)
            /*SwitchType*/ 22,  MVT::v4i32,// ->63487
/*63465*/     OPC_CheckChild0Type, MVT::v4i32,
/*63467*/     OPC_RecordChild1, // #1 = $src2
/*63468*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63470*/     OPC_EmitInteger, MVT::i32, 14, 
/*63473*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63476*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VCGTuv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgtu:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2) - Complexity = 3
              // Dst: (VCGTuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2)
            0, // EndSwitchType
          /*SwitchOpcode*/ 19|128,1/*147*/,  TARGET_OPCODE(ARMISD::VTST),// ->63639
/*63492*/   OPC_RecordChild0, // #0 = $src1
/*63493*/   OPC_SwitchType /*6 cases */, 22,  MVT::v8i8,// ->63518
/*63496*/     OPC_CheckChild0Type, MVT::v8i8,
/*63498*/     OPC_RecordChild1, // #1 = $src2
/*63499*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63501*/     OPC_EmitInteger, MVT::i32, 14, 
/*63504*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63507*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VTSTv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvtst:v8i8 DPR:v8i8:$src1, DPR:v8i8:$src2) - Complexity = 3
              // Dst: (VTSTv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$src2)
            /*SwitchType*/ 22,  MVT::v4i16,// ->63542
/*63520*/     OPC_CheckChild0Type, MVT::v4i16,
/*63522*/     OPC_RecordChild1, // #1 = $src2
/*63523*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63525*/     OPC_EmitInteger, MVT::i32, 14, 
/*63528*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63531*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VTSTv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvtst:v4i16 DPR:v4i16:$src1, DPR:v4i16:$src2) - Complexity = 3
              // Dst: (VTSTv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$src2)
            /*SwitchType*/ 22,  MVT::v2i32,// ->63566
/*63544*/     OPC_CheckChild0Type, MVT::v2i32,
/*63546*/     OPC_RecordChild1, // #1 = $src2
/*63547*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63549*/     OPC_EmitInteger, MVT::i32, 14, 
/*63552*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63555*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VTSTv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvtst:v2i32 DPR:v2i32:$src1, DPR:v2i32:$src2) - Complexity = 3
              // Dst: (VTSTv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$src2)
            /*SwitchType*/ 22,  MVT::v16i8,// ->63590
/*63568*/     OPC_CheckChild0Type, MVT::v16i8,
/*63570*/     OPC_RecordChild1, // #1 = $src2
/*63571*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63573*/     OPC_EmitInteger, MVT::i32, 14, 
/*63576*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63579*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VTSTv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvtst:v16i8 QPR:v16i8:$src1, QPR:v16i8:$src2) - Complexity = 3
              // Dst: (VTSTv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$src2)
            /*SwitchType*/ 22,  MVT::v8i16,// ->63614
/*63592*/     OPC_CheckChild0Type, MVT::v8i16,
/*63594*/     OPC_RecordChild1, // #1 = $src2
/*63595*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63597*/     OPC_EmitInteger, MVT::i32, 14, 
/*63600*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63603*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VTSTv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvtst:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2) - Complexity = 3
              // Dst: (VTSTv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2)
            /*SwitchType*/ 22,  MVT::v4i32,// ->63638
/*63616*/     OPC_CheckChild0Type, MVT::v4i32,
/*63618*/     OPC_RecordChild1, // #1 = $src2
/*63619*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63621*/     OPC_EmitInteger, MVT::i32, 14, 
/*63624*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63627*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VTSTv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvtst:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2) - Complexity = 3
              // Dst: (VTSTv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2)
            0, // EndSwitchType
          /*SwitchOpcode*/ 69,  TARGET_OPCODE(ISD::TRUNCATE),// ->63711
/*63642*/   OPC_RecordChild0, // #0 = $src
/*63643*/   OPC_SwitchType /*3 cases */, 20,  MVT::v8i8,// ->63666
/*63646*/     OPC_CheckChild0Type, MVT::v8i16,
/*63648*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63650*/     OPC_EmitInteger, MVT::i32, 14, 
/*63653*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63656*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMOVNv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (trunc:v8i8 QPR:v8i16:$src) - Complexity = 3
              // Dst: (VMOVNv8i8:v8i8 QPR:v8i16:$src)
            /*SwitchType*/ 20,  MVT::v4i16,// ->63688
/*63668*/     OPC_CheckChild0Type, MVT::v4i32,
/*63670*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63672*/     OPC_EmitInteger, MVT::i32, 14, 
/*63675*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63678*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMOVNv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (trunc:v4i16 QPR:v4i32:$src) - Complexity = 3
              // Dst: (VMOVNv4i16:v4i16 QPR:v4i32:$src)
            /*SwitchType*/ 20,  MVT::v2i32,// ->63710
/*63690*/     OPC_CheckChild0Type, MVT::v2i64,
/*63692*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63694*/     OPC_EmitInteger, MVT::i32, 14, 
/*63697*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63700*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMOVNv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (trunc:v2i32 QPR:v2i64:$src) - Complexity = 3
              // Dst: (VMOVNv2i32:v2i32 QPR:v2i64:$src)
            0, // EndSwitchType
          /*SwitchOpcode*/ 69,  TARGET_OPCODE(ISD::SIGN_EXTEND),// ->63783
/*63714*/   OPC_RecordChild0, // #0 = $src
/*63715*/   OPC_SwitchType /*3 cases */, 20,  MVT::v8i16,// ->63738
/*63718*/     OPC_CheckChild0Type, MVT::v8i8,
/*63720*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63722*/     OPC_EmitInteger, MVT::i32, 14, 
/*63725*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63728*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMOVLsv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (sext:v8i16 DPR:v8i8:$src) - Complexity = 3
              // Dst: (VMOVLsv8i16:v8i16 DPR:v8i8:$src)
            /*SwitchType*/ 20,  MVT::v4i32,// ->63760
/*63740*/     OPC_CheckChild0Type, MVT::v4i16,
/*63742*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63744*/     OPC_EmitInteger, MVT::i32, 14, 
/*63747*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63750*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMOVLsv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (sext:v4i32 DPR:v4i16:$src) - Complexity = 3
              // Dst: (VMOVLsv4i32:v4i32 DPR:v4i16:$src)
            /*SwitchType*/ 20,  MVT::v2i64,// ->63782
/*63762*/     OPC_CheckChild0Type, MVT::v2i32,
/*63764*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63766*/     OPC_EmitInteger, MVT::i32, 14, 
/*63769*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63772*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VMOVLsv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (sext:v2i64 DPR:v2i32:$src) - Complexity = 3
              // Dst: (VMOVLsv2i64:v2i64 DPR:v2i32:$src)
            0, // EndSwitchType
          /*SwitchOpcode*/ 47,  TARGET_OPCODE(ISD::FP_TO_SINT),// ->63833
/*63786*/   OPC_RecordChild0, // #0 = $src
/*63787*/   OPC_SwitchType /*2 cases */, 20,  MVT::v2i32,// ->63810
/*63790*/     OPC_CheckChild0Type, MVT::v2f32,
/*63792*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63794*/     OPC_EmitInteger, MVT::i32, 14, 
/*63797*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63800*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VCVTf2sd), 0,
                  1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fp_to_sint:v2i32 DPR:v2f32:$src) - Complexity = 3
              // Dst: (VCVTf2sd:v2i32 DPR:v2f32:$src)
            /*SwitchType*/ 20,  MVT::v4i32,// ->63832
/*63812*/     OPC_CheckChild0Type, MVT::v4f32,
/*63814*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63816*/     OPC_EmitInteger, MVT::i32, 14, 
/*63819*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63822*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VCVTf2sq), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fp_to_sint:v4i32 QPR:v4f32:$src) - Complexity = 3
              // Dst: (VCVTf2sq:v4i32 QPR:v4f32:$src)
            0, // EndSwitchType
          /*SwitchOpcode*/ 47,  TARGET_OPCODE(ISD::FP_TO_UINT),// ->63883
/*63836*/   OPC_RecordChild0, // #0 = $src
/*63837*/   OPC_SwitchType /*2 cases */, 20,  MVT::v2i32,// ->63860
/*63840*/     OPC_CheckChild0Type, MVT::v2f32,
/*63842*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63844*/     OPC_EmitInteger, MVT::i32, 14, 
/*63847*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63850*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VCVTf2ud), 0,
                  1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fp_to_uint:v2i32 DPR:v2f32:$src) - Complexity = 3
              // Dst: (VCVTf2ud:v2i32 DPR:v2f32:$src)
            /*SwitchType*/ 20,  MVT::v4i32,// ->63882
/*63862*/     OPC_CheckChild0Type, MVT::v4f32,
/*63864*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63866*/     OPC_EmitInteger, MVT::i32, 14, 
/*63869*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63872*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VCVTf2uq), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fp_to_uint:v4i32 QPR:v4f32:$src) - Complexity = 3
              // Dst: (VCVTf2uq:v4i32 QPR:v4f32:$src)
            0, // EndSwitchType
          /*SwitchOpcode*/ 35|128,1/*163*/,  TARGET_OPCODE(ARMISD::VREV64),// ->64050
/*63887*/   OPC_RecordChild0, // #0 = $src
/*63888*/   OPC_SwitchType /*8 cases */, 18,  MVT::v8i8,// ->63909
/*63891*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63893*/     OPC_EmitInteger, MVT::i32, 14, 
/*63896*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63899*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VREV64d8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v8i8 DPR:v8i8:$src) - Complexity = 3
              // Dst: (VREV64d8:v8i8 DPR:v8i8:$src)
            /*SwitchType*/ 18,  MVT::v4i16,// ->63929
/*63911*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63913*/     OPC_EmitInteger, MVT::i32, 14, 
/*63916*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63919*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VREV64d16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v4i16 DPR:v4i16:$src) - Complexity = 3
              // Dst: (VREV64d16:v4i16 DPR:v4i16:$src)
            /*SwitchType*/ 18,  MVT::v2i32,// ->63949
/*63931*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63933*/     OPC_EmitInteger, MVT::i32, 14, 
/*63936*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63939*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VREV64d32), 0,
                  1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v2i32 DPR:v2i32:$src) - Complexity = 3
              // Dst: (VREV64d32:v2i32 DPR:v2i32:$src)
            /*SwitchType*/ 18,  MVT::v16i8,// ->63969
/*63951*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63953*/     OPC_EmitInteger, MVT::i32, 14, 
/*63956*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63959*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VREV64q8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v16i8 QPR:v16i8:$src) - Complexity = 3
              // Dst: (VREV64q8:v16i8 QPR:v16i8:$src)
            /*SwitchType*/ 18,  MVT::v8i16,// ->63989
/*63971*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63973*/     OPC_EmitInteger, MVT::i32, 14, 
/*63976*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63979*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VREV64q16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v8i16 QPR:v8i16:$src) - Complexity = 3
              // Dst: (VREV64q16:v8i16 QPR:v8i16:$src)
            /*SwitchType*/ 18,  MVT::v4i32,// ->64009
/*63991*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63993*/     OPC_EmitInteger, MVT::i32, 14, 
/*63996*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63999*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VREV64q32), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v4i32 QPR:v4i32:$src) - Complexity = 3
              // Dst: (VREV64q32:v4i32 QPR:v4i32:$src)
            /*SwitchType*/ 18,  MVT::v2f32,// ->64029
/*64011*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64013*/     OPC_EmitInteger, MVT::i32, 14, 
/*64016*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64019*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VREV64df), 0,
                  1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v2f32 DPR:v2f32:$src) - Complexity = 3
              // Dst: (VREV64df:v2f32 DPR:v2f32:$src)
            /*SwitchType*/ 18,  MVT::v4f32,// ->64049
/*64031*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64033*/     OPC_EmitInteger, MVT::i32, 14, 
/*64036*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64039*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VREV64qf), 0,
                  1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v4f32 QPR:v4f32:$src) - Complexity = 3
              // Dst: (VREV64qf:v4f32 QPR:v4f32:$src)
            0, // EndSwitchType
          /*SwitchOpcode*/ 83,  TARGET_OPCODE(ARMISD::VREV32),// ->64136
/*64053*/   OPC_RecordChild0, // #0 = $src
/*64054*/   OPC_SwitchType /*4 cases */, 18,  MVT::v8i8,// ->64075
/*64057*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64059*/     OPC_EmitInteger, MVT::i32, 14, 
/*64062*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64065*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VREV32d8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev32:v8i8 DPR:v8i8:$src) - Complexity = 3
              // Dst: (VREV32d8:v8i8 DPR:v8i8:$src)
            /*SwitchType*/ 18,  MVT::v4i16,// ->64095
/*64077*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64079*/     OPC_EmitInteger, MVT::i32, 14, 
/*64082*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64085*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VREV32d16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev32:v4i16 DPR:v4i16:$src) - Complexity = 3
              // Dst: (VREV32d16:v4i16 DPR:v4i16:$src)
            /*SwitchType*/ 18,  MVT::v16i8,// ->64115
/*64097*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64099*/     OPC_EmitInteger, MVT::i32, 14, 
/*64102*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64105*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VREV32q8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev32:v16i8 QPR:v16i8:$src) - Complexity = 3
              // Dst: (VREV32q8:v16i8 QPR:v16i8:$src)
            /*SwitchType*/ 18,  MVT::v8i16,// ->64135
/*64117*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64119*/     OPC_EmitInteger, MVT::i32, 14, 
/*64122*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64125*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VREV32q16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev32:v8i16 QPR:v8i16:$src) - Complexity = 3
              // Dst: (VREV32q16:v8i16 QPR:v8i16:$src)
            0, // EndSwitchType
          /*SwitchOpcode*/ 43,  TARGET_OPCODE(ARMISD::VREV16),// ->64182
/*64139*/   OPC_RecordChild0, // #0 = $src
/*64140*/   OPC_SwitchType /*2 cases */, 18,  MVT::v8i8,// ->64161
/*64143*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64145*/     OPC_EmitInteger, MVT::i32, 14, 
/*64148*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64151*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VREV16d8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev16:v8i8 DPR:v8i8:$src) - Complexity = 3
              // Dst: (VREV16d8:v8i8 DPR:v8i8:$src)
            /*SwitchType*/ 18,  MVT::v16i8,// ->64181
/*64163*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64165*/     OPC_EmitInteger, MVT::i32, 14, 
/*64168*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64171*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VREV16q8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev16:v16i8 QPR:v16i8:$src) - Complexity = 3
              // Dst: (VREV16q8:v16i8 QPR:v16i8:$src)
            0, // EndSwitchType
          /*SwitchOpcode*/ 67|128,2/*323*/,  TARGET_OPCODE(ISD::SCALAR_TO_VECTOR),// ->64509
/*64186*/   OPC_RecordChild0, // #0 = $src
/*64187*/   OPC_Scope, 116|128,1/*244*/, /*->64434*/ // 3 children in Scope
/*64190*/     OPC_CheckChild0Type, MVT::i32,
/*64192*/     OPC_SwitchType /*6 cases */, 28,  MVT::v8i8,// ->64223
/*64195*/       OPC_EmitNode, TARGET_OPCODE(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v8i8, 0/*#Ops*/,  // Results = #1 
/*64202*/       OPC_EmitInteger, MVT::i32, 0, 
/*64205*/       OPC_EmitInteger, MVT::i32, 14, 
/*64208*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64211*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSETLNi8), 0,
                    1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (scalar_to_vector:v8i8 GPR:i32:$src) - Complexity = 3
                // Dst: (VSETLNi8:v8i8 (IMPLICIT_DEF:v8i8), GPR:i32:$src, 0:i32)
              /*SwitchType*/ 28,  MVT::v4i16,// ->64253
/*64225*/       OPC_EmitNode, TARGET_OPCODE(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v4i16, 0/*#Ops*/,  // Results = #1 
/*64232*/       OPC_EmitInteger, MVT::i32, 0, 
/*64235*/       OPC_EmitInteger, MVT::i32, 14, 
/*64238*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64241*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSETLNi16), 0,
                    1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (scalar_to_vector:v4i16 GPR:i32:$src) - Complexity = 3
                // Dst: (VSETLNi16:v4i16 (IMPLICIT_DEF:v4i16), GPR:i32:$src, 0:i32)
              /*SwitchType*/ 28,  MVT::v2i32,// ->64283
/*64255*/       OPC_EmitNode, TARGET_OPCODE(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2i32, 0/*#Ops*/,  // Results = #1 
/*64262*/       OPC_EmitInteger, MVT::i32, 0, 
/*64265*/       OPC_EmitInteger, MVT::i32, 14, 
/*64268*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64271*/       OPC_MorphNodeTo, TARGET_OPCODE(ARM::VSETLNi32), 0,
                    1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (scalar_to_vector:v2i32 GPR:i32:$src) - Complexity = 3
                // Dst: (VSETLNi32:v2i32 (IMPLICIT_DEF:v2i32), GPR:i32:$src, 0:i32)
              /*SwitchType*/ 48,  MVT::v16i8,// ->64333
/*64285*/       OPC_EmitNode, TARGET_OPCODE(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v16i8, 0/*#Ops*/,  // Results = #1 
/*64292*/       OPC_EmitNode, TARGET_OPCODE(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v8i8, 0/*#Ops*/,  // Results = #2 
/*64299*/       OPC_EmitInteger, MVT::i32, 0, 
/*64302*/       OPC_EmitInteger, MVT::i32, 14, 
/*64305*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64308*/       OPC_EmitNode, TARGET_OPCODE(ARM::VSETLNi8), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 3, 4, 5,  // Results = #6 
/*64320*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*64323*/       OPC_MorphNodeTo, TARGET_OPCODE(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 6, 7, 
                // Src: (scalar_to_vector:v16i8 GPR:i32:$src) - Complexity = 3
                // Dst: (INSERT_SUBREG:v16i8 (IMPLICIT_DEF:v16i8), (VSETLNi8:f64 (IMPLICIT_DEF:v8i8), GPR:i32:$src, 0:i32), dsub_0:i32)
              /*SwitchType*/ 48,  MVT::v8i16,// ->64383
/*64335*/       OPC_EmitNode, TARGET_OPCODE(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v8i16, 0/*#Ops*/,  // Results = #1 
/*64342*/       OPC_EmitNode, TARGET_OPCODE(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v4i16, 0/*#Ops*/,  // Results = #2 
/*64349*/       OPC_EmitInteger, MVT::i32, 0, 
/*64352*/       OPC_EmitInteger, MVT::i32, 14, 
/*64355*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64358*/       OPC_EmitNode, TARGET_OPCODE(ARM::VSETLNi16), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 3, 4, 5,  // Results = #6 
/*64370*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*64373*/       OPC_MorphNodeTo, TARGET_OPCODE(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 1, 6, 7, 
                // Src: (scalar_to_vector:v8i16 GPR:i32:$src) - Complexity = 3
                // Dst: (INSERT_SUBREG:v8i16 (IMPLICIT_DEF:v8i16), (VSETLNi16:f64 (IMPLICIT_DEF:v4i16), GPR:i32:$src, 0:i32), dsub_0:i32)
              /*SwitchType*/ 48,  MVT::v4i32,// ->64433
/*64385*/       OPC_EmitNode, TARGET_OPCODE(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v4i32, 0/*#Ops*/,  // Results = #1 
/*64392*/       OPC_EmitNode, TARGET_OPCODE(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2i32, 0/*#Ops*/,  // Results = #2 
/*64399*/       OPC_EmitInteger, MVT::i32, 0, 
/*64402*/       OPC_EmitInteger, MVT::i32, 14, 
/*64405*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64408*/       OPC_EmitNode, TARGET_OPCODE(ARM::VSETLNi32), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 3, 4, 5,  // Results = #6 
/*64420*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*64423*/       OPC_MorphNodeTo, TARGET_OPCODE(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 1, 6, 7, 
                // Src: (scalar_to_vector:v4i32 GPR:i32:$src) - Complexity = 3
                // Dst: (INSERT_SUBREG:v4i32 (IMPLICIT_DEF:v4i32), (VSETLNi32:f64 (IMPLICIT_DEF:v2i32), GPR:i32:$src, 0:i32), dsub_0:i32)
              0, // EndSwitchType
/*64434*/   /*Scope*/ 48, /*->64483*/
/*64435*/     OPC_CheckChild0Type, MVT::f32,
/*64437*/     OPC_SwitchType /*2 cases */, 20,  MVT::v2f32,// ->64460
/*64440*/       OPC_EmitNode, TARGET_OPCODE(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1 
/*64447*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64450*/       OPC_MorphNodeTo, TARGET_OPCODE(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 1, 0, 2, 
                // Src: (scalar_to_vector:v2f32 SPR:f32:$src) - Complexity = 3
                // Dst: (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$src, ssub_0:i32)
              /*SwitchType*/ 20,  MVT::v4f32,// ->64482
/*64462*/       OPC_EmitNode, TARGET_OPCODE(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v4f32, 0/*#Ops*/,  // Results = #1 
/*64469*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64472*/       OPC_MorphNodeTo, TARGET_OPCODE(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 1, 0, 2, 
                // Src: (scalar_to_vector:v4f32 SPR:f32:$src) - Complexity = 3
                // Dst: (INSERT_SUBREG:v4f32 (IMPLICIT_DEF:v4f32), SPR:f32:$src, ssub_0:i32)
              0, // EndSwitchType
/*64483*/   /*Scope*/ 24, /*->64508*/
/*64484*/     OPC_CheckChild0Type, MVT::f64,
/*64486*/     OPC_CheckType, MVT::v2f64,
/*64488*/     OPC_EmitNode, TARGET_OPCODE(TargetOpcode::IMPLICIT_DEF), 0,
                  1/*#VTs*/, MVT::v2f64, 0/*#Ops*/,  // Results = #1 
/*64495*/     OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*64498*/     OPC_MorphNodeTo, TARGET_OPCODE(TargetOpcode::INSERT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 1, 0, 2, 
              // Src: (scalar_to_vector:v2f64 DPR:f64:$src) - Complexity = 3
              // Dst: (INSERT_SUBREG:v2f64 (IMPLICIT_DEF:v2f64), DPR:f64:$src, dsub_0:i32)
/*64508*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 47,  TARGET_OPCODE(ISD::SINT_TO_FP),// ->64559
/*64512*/   OPC_RecordChild0, // #0 = $src
/*64513*/   OPC_SwitchType /*2 cases */, 20,  MVT::v2f32,// ->64536
/*64516*/     OPC_CheckChild0Type, MVT::v2i32,
/*64518*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64520*/     OPC_EmitInteger, MVT::i32, 14, 
/*64523*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64526*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VCVTs2fd), 0,
                  1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (sint_to_fp:v2f32 DPR:v2i32:$src) - Complexity = 3
              // Dst: (VCVTs2fd:v2f32 DPR:v2i32:$src)
            /*SwitchType*/ 20,  MVT::v4f32,// ->64558
/*64538*/     OPC_CheckChild0Type, MVT::v4i32,
/*64540*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64542*/     OPC_EmitInteger, MVT::i32, 14, 
/*64545*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64548*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VCVTs2fq), 0,
                  1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (sint_to_fp:v4f32 QPR:v4i32:$src) - Complexity = 3
              // Dst: (VCVTs2fq:v4f32 QPR:v4i32:$src)
            0, // EndSwitchType
          /*SwitchOpcode*/ 47,  TARGET_OPCODE(ISD::UINT_TO_FP),// ->64609
/*64562*/   OPC_RecordChild0, // #0 = $src
/*64563*/   OPC_SwitchType /*2 cases */, 20,  MVT::v2f32,// ->64586
/*64566*/     OPC_CheckChild0Type, MVT::v2i32,
/*64568*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64570*/     OPC_EmitInteger, MVT::i32, 14, 
/*64573*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64576*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VCVTu2fd), 0,
                  1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (uint_to_fp:v2f32 DPR:v2i32:$src) - Complexity = 3
              // Dst: (VCVTu2fd:v2f32 DPR:v2i32:$src)
            /*SwitchType*/ 20,  MVT::v4f32,// ->64608
/*64588*/     OPC_CheckChild0Type, MVT::v4i32,
/*64590*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64592*/     OPC_EmitInteger, MVT::i32, 14, 
/*64595*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64598*/     OPC_MorphNodeTo, TARGET_OPCODE(ARM::VCVTu2fq), 0,
                  1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (uint_to_fp:v4f32 QPR:v4i32:$src) - Complexity = 3
              // Dst: (VCVTu2fq:v4f32 QPR:v4i32:$src)
            0, // EndSwitchType
          0, // EndSwitchOpcode
    0
  }; // Total Array size is 64611 bytes

  // Opcode Histogram:
  // #OPC_Scope                          = 496
  // #OPC_RecordNode                     = 37
  // #OPC_RecordChild                    = 1765
  // #OPC_RecordMemRef                   = 12
  // #OPC_CaptureFlagInput               = 11
  // #OPC_MoveChild                      = 1996
  // #OPC_MoveParent                     = 2652
  // #OPC_CheckSame                      = 228
  // #OPC_CheckPatternPredicate          = 1713
  // #OPC_CheckPredicate                 = 395
  // #OPC_CheckOpcode                    = 1069
  // #OPC_SwitchOpcode                   = 48
  // #OPC_CheckType                      = 1149
  // #OPC_SwitchType                     = 182
  // #OPC_CheckChildType                 = 1052
  // #OPC_CheckInteger                   = 494
  // #OPC_CheckCondCode                  = 0
  // #OPC_CheckValueType                 = 52
  // #OPC_CheckComplexPat                = 168
  // #OPC_CheckAndImm                    = 286
  // #OPC_CheckOrImm                     = 1
  // #OPC_CheckFoldableChainNode         = 2
  // #OPC_EmitInteger                    = 1766
  // #OPC_EmitStringInteger              = 39
  // #OPC_EmitRegister                   = 1923
  // #OPC_EmitConvertToTarget            = 591
  // #OPC_EmitMergeInputChains           = 198
  // #OPC_EmitCopyToReg                  = 0
  // #OPC_EmitNode                       = 131
  // #OPC_EmitNodeXForm                  = 159
  // #OPC_MarkFlagResults                = 0
  // #OPC_CompleteMatch                  = 64
  // #OPC_MorphNodeTo                    = 1846

  #undef TARGET_OPCODE
  return SelectCodeCommon(N, MatcherTable,sizeof(MatcherTable));
}

bool CheckPatternPredicate(unsigned PredNo) const {
  switch (PredNo) {
  default: assert(0 && "Invalid predicate in table?");
  case 0: return (!Subtarget->isThumb()) && (Subtarget->hasV6Ops());
  case 1: return (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops());
  case 2: return (Subtarget->isThumb2());
  case 3: return (Subtarget->hasT2ExtractPack());
  case 4: return (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops());
  case 5: return (!Subtarget->isThumb());
  case 6: return (Subtarget->hasNEON());
  case 7: return (Subtarget->isThumb1Only());
  case 8: return (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps());
  case 9: return (Subtarget->hasVFP2());
  case 10: return (Subtarget->isThumb());
  case 11: return (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP());
  case 12: return (Subtarget->hasVFP2()) && (Subtarget->useVMLx());
  case 13: return (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP());
  case 14: return (!Subtarget->useNEONForSinglePrecisionFP());
  case 15: return (!Subtarget->isThumb()) && (!Subtarget->useMovt());
  case 16: return (!Subtarget->isThumb()) && (Subtarget->useMovt());
  case 17: return (Subtarget->isThumb2()) && (!Subtarget->useMovt());
  case 18: return (Subtarget->isThumb2()) && (Subtarget->useMovt());
  case 19: return (!Subtarget->isThumb()) && (!Subtarget->hasV6T2Ops());
  case 20: return (!Subtarget->isThumb()) && (Subtarget->hasV5TOps());
  case 21: return (!Subtarget->isThumb()) && (Subtarget->hasVFP2());
  case 22: return (!Subtarget->isThumb()) && (!Subtarget->hasVFP2());
  case 23: return (Subtarget->isThumb2()) && (Subtarget->hasVFP2());
  case 24: return (Subtarget->isThumb2()) && (!Subtarget->hasVFP2());
  case 25: return (Subtarget->hasDivide());
  case 26: return (!HonorSignDependentRoundingFPMath());
  case 27: return (Subtarget->hasVFP3());
  case 28: return (!Subtarget->isThumb()) && (!Subtarget->isTargetDarwin());
  case 29: return (!Subtarget->isThumb()) && (Subtarget->isTargetDarwin());
  case 30: return (Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (!Subtarget->isTargetDarwin());
  case 31: return (Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (Subtarget->isTargetDarwin());
  case 32: return (!Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (!Subtarget->isTargetDarwin());
  case 33: return (!Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (Subtarget->isTargetDarwin());
  case 34: return (Subtarget->isTargetDarwin());
  case 35: return (!Subtarget->isTargetDarwin());
  case 36: return (Subtarget->isThumb()) && (!Subtarget->isTargetDarwin());
  case 37: return (Subtarget->isThumb()) && (Subtarget->isTargetDarwin());
  case 38: return (!Subtarget->isThumb()) && (Subtarget->hasV4TOps());
  case 39: return (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps());
  case 40: return (!Subtarget->isThumb()) && (Subtarget->hasV4TOps()) && (!Subtarget->isTargetDarwin());
  case 41: return (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps()) && (!Subtarget->isTargetDarwin());
  case 42: return (!Subtarget->isThumb()) && (Subtarget->hasV4TOps()) && (Subtarget->isTargetDarwin());
  case 43: return (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps()) && (Subtarget->isTargetDarwin());
  case 44: return (Subtarget->isThumb1Only()) && (!Subtarget->isTargetDarwin());
  case 45: return (Subtarget->isThumb1Only()) && (Subtarget->isTargetDarwin());
  case 46: return (!Subtarget->isThumb()) && (Subtarget->hasDataBarrier());
  case 47: return (Subtarget->isThumb()) && (Subtarget->hasDataBarrier());
  }
}

bool CheckNodePredicate(SDNode *Node, unsigned PredNo) const {
  switch (PredNo) {
  default: assert(0 && "Invalid predicate in table?");
  case 0: { // Predicate_lsl_amt
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return (N->getZExtValue() < 32);

  }
  case 1: { // Predicate_asr_amt
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return (N->getZExtValue() <= 32);

  }
  case 2: { // Predicate_imm1_15
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return (int32_t)N->getZExtValue() >= 1 && (int32_t)N->getZExtValue() < 16;

  }
  case 3: { // Predicate_imm16_31
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return (int32_t)N->getZExtValue() >= 16 && (int32_t)N->getZExtValue() < 32;

  }
  case 4: { // Predicate_lo16AllZero
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  // Returns true if all low 16-bits are 0.
  return (((uint32_t)N->getZExtValue()) & 0xFFFFUL) == 0;

  }
  case 5: { // Predicate_t2_so_imm
    ConstantSDNode*N = cast<ConstantSDNode>(Node);
 return Pred_t2_so_imm(N); 
  }
  case 6: { // Predicate_NEONimmAllOnesV
    SDNode *N = Node;

  ConstantSDNode *ConstVal = cast<ConstantSDNode>(N->getOperand(0));
  unsigned EltBits = 0;
  uint64_t EltVal = ARM_AM::decodeNEONModImm(ConstVal->getZExtValue(), EltBits);
  return (EltBits == 8 && EltVal == 0xff);

  }
  case 7: { // Predicate_so_imm
    ConstantSDNode*N = cast<ConstantSDNode>(Node);
 return Pred_so_imm(N); 
  }
  case 8: { // Predicate_t2_so_imm_not
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return ARM_AM::getT2SOImmVal(~((uint32_t)N->getZExtValue())) != -1;

  }
  case 9: { // Predicate_so_imm2part
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

      return ARM_AM::isSOImmTwoPartVal((unsigned)N->getZExtValue());
    
  }
  case 10: { // Predicate_t2_so_imm2part
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

      return ARM_AM::isT2SOImmTwoPartVal((unsigned)N->getZExtValue());
    
  }
  case 11: { // Predicate_rot_imm
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  int32_t v = (int32_t)N->getZExtValue();
  return v == 8 || v == 16 || v == 24;

  }
  case 12: { // Predicate_sext_16_node
    SDNode *N = Node;

  return CurDAG->ComputeNumSignBits(SDValue(N,0)) >= 17;

  }
  case 13: { // Predicate_imm0_255_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return (uint32_t)(-N->getZExtValue()) < 255;

  }
  case 14: { // Predicate_so_imm_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

    return ARM_AM::getSOImmVal(-(int)N->getZExtValue()) != -1;
  
  }
  case 15: { // Predicate_imm0_7
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return (uint32_t)N->getZExtValue() < 8;

  }
  case 16: { // Predicate_imm8_255
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return (uint32_t)N->getZExtValue() >= 8 && (uint32_t)N->getZExtValue() < 256;

  }
  case 17: { // Predicate_imm0_7_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return (uint32_t)-N->getZExtValue() < 8;

  }
  case 18: { // Predicate_imm8_255_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  unsigned Val = -N->getZExtValue();
  return Val >= 8 && Val < 256;

  }
  case 19: { // Predicate_imm0_4095
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return (uint32_t)N->getZExtValue() < 4096;

  }
  case 20: { // Predicate_t2_so_imm_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return ARM_AM::getT2SOImmVal(-((int)N->getZExtValue())) != -1;

  }
  case 21: { // Predicate_imm0_4095_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

 return (uint32_t)(-N->getZExtValue()) < 4096;

  }
  case 22: { // Predicate_so_neg_imm2part
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

      return ARM_AM::isSOImmTwoPartVal(-(int)N->getZExtValue());
    
  }
  case 23: { // Predicate_t2_so_neg_imm2part
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

      return ARM_AM::isT2SOImmTwoPartVal(-(int)N->getZExtValue());
    
  }
  case 24: { // Predicate_bf_inv_mask_imm
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return ARM::isBitFieldInvertedMask(N->getZExtValue());

  }
  case 25: { // Predicate_so_imm_not
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

    return ARM_AM::getSOImmVal(~(int)N->getZExtValue()) != -1;
  
  }
  case 26: { // Predicate_imm1_31
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return (int32_t)N->getZExtValue() >= 1 && (int32_t)N->getZExtValue() < 32;

  }
  case 27: { // Predicate_unindexedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAddressingMode() == ISD::UNINDEXED;

  }
  case 28: { // Predicate_load
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::NON_EXTLOAD;

  }
  case 29: { // Predicate_zextload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::ZEXTLOAD;

  }
  case 30: { // Predicate_zextloadi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 31: { // Predicate_zextloadi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 32: { // Predicate_sextload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::SEXTLOAD;

  }
  case 33: { // Predicate_sextloadi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 34: { // Predicate_sextloadi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 35: { // Predicate_zextloadi1
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i1;

  }
  case 36: { // Predicate_extload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::EXTLOAD;

  }
  case 37: { // Predicate_extloadi1
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i1;

  }
  case 38: { // Predicate_extloadi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 39: { // Predicate_extloadi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 40: { // Predicate_unindexedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAddressingMode() == ISD::UNINDEXED;

  }
  case 41: { // Predicate_store
    SDNode *N = Node;

  return !cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 42: { // Predicate_truncstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 43: { // Predicate_truncstorei16
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 44: { // Predicate_truncstorei8
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 45: { // Predicate_istore
    SDNode *N = Node;

  return !cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 46: { // Predicate_pre_store
    SDNode *N = Node;

  ISD::MemIndexedMode AM = cast<StoreSDNode>(N)->getAddressingMode();
  return AM == ISD::PRE_INC || AM == ISD::PRE_DEC;

  }
  case 47: { // Predicate_post_store
    SDNode *N = Node;

  ISD::MemIndexedMode AM = cast<StoreSDNode>(N)->getAddressingMode();
  return AM == ISD::POST_INC || AM == ISD::POST_DEC;

  }
  case 48: { // Predicate_itruncstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 49: { // Predicate_pre_truncst
    SDNode *N = Node;

  ISD::MemIndexedMode AM = cast<StoreSDNode>(N)->getAddressingMode();
  return AM == ISD::PRE_INC || AM == ISD::PRE_DEC;

  }
  case 50: { // Predicate_pre_truncsti16
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 51: { // Predicate_post_truncst
    SDNode *N = Node;

  ISD::MemIndexedMode AM = cast<StoreSDNode>(N)->getAddressingMode();
  return AM == ISD::POST_INC || AM == ISD::POST_DEC;

  }
  case 52: { // Predicate_post_truncsti16
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 53: { // Predicate_pre_truncsti8
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 54: { // Predicate_post_truncsti8
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 55: { // Predicate_imm0_255
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return (uint32_t)N->getZExtValue() < 256;

  }
  case 56: { // Predicate_adde_dead_carry
    SDNode *N = Node;
return !N->hasAnyUseOfValue(1);
  }
  case 57: { // Predicate_adde_live_carry
    SDNode *N = Node;
return N->hasAnyUseOfValue(1);
  }
  case 58: { // Predicate_imm0_255_not
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return (uint32_t)(~N->getZExtValue()) < 255;

  }
  case 59: { // Predicate_sube_dead_carry
    SDNode *N = Node;
return !N->hasAnyUseOfValue(1);
  }
  case 60: { // Predicate_sube_live_carry
    SDNode *N = Node;
return N->hasAnyUseOfValue(1);
  }
  case 61: { // Predicate_NEONimmAllZerosV
    SDNode *N = Node;

  ConstantSDNode *ConstVal = cast<ConstantSDNode>(N->getOperand(0));
  unsigned EltBits = 0;
  uint64_t EltVal = ARM_AM::decodeNEONModImm(ConstVal->getZExtValue(), EltBits);
  return (EltBits == 32 && EltVal == 0);

  }
  case 62: { // Predicate_imm0_65535
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return (uint32_t)N->getZExtValue() < 65536;

  }
  case 63: { // Predicate_thumb_immshifted
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return ARM_AM::isThumbImmShiftedVal((unsigned)N->getZExtValue());

  }
  case 64: { // Predicate_imm0_255_comp
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return ~((uint32_t)N->getZExtValue()) < 256;

  }
  case 65: { // Predicate_atomic_load_add_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 66: { // Predicate_atomic_load_add_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 67: { // Predicate_atomic_load_add_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 68: { // Predicate_atomic_load_sub_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 69: { // Predicate_atomic_load_sub_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 70: { // Predicate_atomic_load_sub_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 71: { // Predicate_atomic_load_and_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 72: { // Predicate_atomic_load_and_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 73: { // Predicate_atomic_load_and_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 74: { // Predicate_atomic_load_or_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 75: { // Predicate_atomic_load_or_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 76: { // Predicate_atomic_load_or_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 77: { // Predicate_atomic_load_xor_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 78: { // Predicate_atomic_load_xor_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 79: { // Predicate_atomic_load_xor_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 80: { // Predicate_atomic_load_nand_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 81: { // Predicate_atomic_load_nand_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 82: { // Predicate_atomic_load_nand_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 83: { // Predicate_atomic_swap_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 84: { // Predicate_atomic_swap_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 85: { // Predicate_atomic_swap_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 86: { // Predicate_atomic_cmp_swap_8
    SDNode *N = Node;

  return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 87: { // Predicate_atomic_cmp_swap_16
    SDNode *N = Node;

  return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 88: { // Predicate_atomic_cmp_swap_32
    SDNode *N = Node;

  return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;

  }
  case 89: { // Predicate_vfp_f64imm
    ConstantFPSDNode*N = cast<ConstantFPSDNode>(Node);

      return ARM::getVFPf64Imm(N->getValueAPF()) != -1;
    
  }
  case 90: { // Predicate_vfp_f32imm
    ConstantFPSDNode*N = cast<ConstantFPSDNode>(Node);

      return ARM::getVFPf32Imm(N->getValueAPF()) != -1;
    
  }
  }
}

bool CheckComplexPattern(SDNode *Root, SDValue N,
      unsigned PatternNo, SmallVectorImpl<SDValue> &Result) {
  unsigned NextRes = Result.size();
  switch (PatternNo) {
  default: assert(0 && "Invalid pattern # in table?");
  case 0:
    Result.resize(NextRes+2);
    return SelectT2ShifterOperandReg(Root, N, Result[NextRes+0], Result[NextRes+1]);
  case 1:
    Result.resize(NextRes+3);
    return SelectShifterOperandReg(Root, N, Result[NextRes+0], Result[NextRes+1], Result[NextRes+2]);
  case 2:
    Result.resize(NextRes+3);
    return SelectAddrMode2(Root, N, Result[NextRes+0], Result[NextRes+1], Result[NextRes+2]);
  case 3:
    Result.resize(NextRes+2);
    return SelectAddrModePC(Root, N, Result[NextRes+0], Result[NextRes+1]);
  case 4:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeRR(Root, N, Result[NextRes+0], Result[NextRes+1]);
  case 5:
    Result.resize(NextRes+3);
    return SelectAddrMode3(Root, N, Result[NextRes+0], Result[NextRes+1], Result[NextRes+2]);
  case 6:
    Result.resize(NextRes+3);
    return SelectThumbAddrModeS4(Root, N, Result[NextRes+0], Result[NextRes+1], Result[NextRes+2]);
  case 7:
    Result.resize(NextRes+3);
    return SelectThumbAddrModeS1(Root, N, Result[NextRes+0], Result[NextRes+1], Result[NextRes+2]);
  case 8:
    Result.resize(NextRes+3);
    return SelectThumbAddrModeS2(Root, N, Result[NextRes+0], Result[NextRes+1], Result[NextRes+2]);
  case 9:
    Result.resize(NextRes+3);
    return SelectT2AddrModeSoReg(Root, N, Result[NextRes+0], Result[NextRes+1], Result[NextRes+2]);
  case 10:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeSP(Root, N, Result[NextRes+0], Result[NextRes+1]);
  case 11:
    Result.resize(NextRes+2);
    return SelectT2AddrModeImm12(Root, N, Result[NextRes+0], Result[NextRes+1]);
  case 12:
    Result.resize(NextRes+2);
    return SelectT2AddrModeImm8(Root, N, Result[NextRes+0], Result[NextRes+1]);
  case 13:
    Result.resize(NextRes+2);
    return SelectAddrMode5(Root, N, Result[NextRes+0], Result[NextRes+1]);
  case 14:
    Result.resize(NextRes+2);
    return SelectAddrMode4(Root, N, Result[NextRes+0], Result[NextRes+1]);
  case 15:
    Result.resize(NextRes+2);
    return SelectAddrMode2Offset(Root, N, Result[NextRes+0], Result[NextRes+1]);
  case 16:
    Result.resize(NextRes+2);
    return SelectAddrMode3Offset(Root, N, Result[NextRes+0], Result[NextRes+1]);
  case 17:
    Result.resize(NextRes+1);
    return SelectT2AddrModeImm8Offset(Root, N, Result[NextRes+0]);
  }
}

SDValue RunSDNodeXForm(SDValue V, unsigned XFormNo) {
  switch (XFormNo) {
  default: assert(0 && "Invalid xform # in table?");
  case 0: {  // lsl_shift_imm
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  unsigned Sh = ARM_AM::getSORegOpc(ARM_AM::lsl, N->getZExtValue());
  return CurDAG->getTargetConstant(Sh, MVT::i32);

  }
  case 1: {  // asr_shift_imm
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  unsigned Sh = ARM_AM::getSORegOpc(ARM_AM::asr, N->getZExtValue());
  return CurDAG->getTargetConstant(Sh, MVT::i32);

  }
  case 2: {  // hi16
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant((uint32_t)N->getZExtValue() >> 16, MVT::i32);

  }
  case 3: {  // t2_so_imm_not_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(~((uint32_t)N->getZExtValue()), MVT::i32);

  }
  case 4: {  // so_imm2part_1
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  unsigned V = ARM_AM::getSOImmTwoPartFirst((unsigned)N->getZExtValue());
  return CurDAG->getTargetConstant(V, MVT::i32);

  }
  case 5: {  // so_imm2part_2
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  unsigned V = ARM_AM::getSOImmTwoPartSecond((unsigned)N->getZExtValue());
  return CurDAG->getTargetConstant(V, MVT::i32);

  }
  case 6: {  // t2_so_imm2part_1
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  unsigned V = ARM_AM::getT2SOImmTwoPartFirst((unsigned)N->getZExtValue());
  return CurDAG->getTargetConstant(V, MVT::i32);

  }
  case 7: {  // t2_so_imm2part_2
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  unsigned V = ARM_AM::getT2SOImmTwoPartSecond((unsigned)N->getZExtValue());
  return CurDAG->getTargetConstant(V, MVT::i32);

  }
  case 8: {  // DSubReg_i16_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue()/4, MVT::i32);

  }
  case 9: {  // SubReg_i16_lane
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue() & 3, MVT::i32);

  }
  case 10: {  // DSubReg_i32_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue()/2, MVT::i32);

  }
  case 11: {  // SubReg_i32_lane
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue() & 1, MVT::i32);

  }
  case 12: {  // imm_neg_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(-(int)N->getZExtValue(), MVT::i32);

  }
  case 13: {  // so_imm_neg_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(-(int)N->getZExtValue(), MVT::i32);

  }
  case 14: {  // t2_so_imm_neg_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(-((int)N->getZExtValue()), MVT::i32);

  }
  case 15: {  // so_neg_imm2part_1
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  unsigned V = ARM_AM::getSOImmTwoPartFirst(-(int)N->getZExtValue());
  return CurDAG->getTargetConstant(V, MVT::i32);

  }
  case 16: {  // so_neg_imm2part_2
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  unsigned V = ARM_AM::getSOImmTwoPartSecond(-(int)N->getZExtValue());
  return CurDAG->getTargetConstant(V, MVT::i32);

  }
  case 17: {  // t2_so_neg_imm2part_1
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  unsigned V = ARM_AM::getT2SOImmTwoPartFirst(-(int)N->getZExtValue());
  return CurDAG->getTargetConstant(V, MVT::i32);

  }
  case 18: {  // t2_so_neg_imm2part_2
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  unsigned V = ARM_AM::getT2SOImmTwoPartSecond(-(int)N->getZExtValue());
  return CurDAG->getTargetConstant(V, MVT::i32);

  }
  case 19: {  // so_imm_not_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(~(int)N->getZExtValue(), MVT::i32);

  }
  case 20: {  // imm_comp_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(~((uint32_t)N->getZExtValue()), MVT::i32);

  }
  case 21: {  // DSubReg_i8_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue()/8, MVT::i32);

  }
  case 22: {  // SubReg_i8_lane
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue() & 7, MVT::i32);

  }
  case 23: {  // DSubReg_f64_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue(), MVT::i32);

  }
  case 24: {  // SSubReg_f32_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::ssub_3 == ARM::ssub_0+3 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::ssub_0 + N->getZExtValue(), MVT::i32);

  }
  case 25: {  // thumb_immshifted_val
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  unsigned V = ARM_AM::getThumbImmNonShiftedVal((unsigned)N->getZExtValue());
  return CurDAG->getTargetConstant(V, MVT::i32);

  }
  case 26: {  // thumb_immshifted_shamt
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  unsigned V = ARM_AM::getThumbImmValShift((unsigned)N->getZExtValue());
  return CurDAG->getTargetConstant(V, MVT::i32);

  }
  }
}

