EN half_adder_de NULL "C:/Users/BAKA/Documents/Xilinx Baka/HALF_ADDER_DFM/HALF_ADDER_DE.vhd" sub00/vhpl00 1487391037
AR half_adder_de behavioral "C:/Users/BAKA/Documents/Xilinx Baka/HALF_ADDER_DFM/HALF_ADDER_DE.vhd" sub00/vhpl01 1487391038
MO glbl NULL C:/Xilinx92i/verilog/src/glbl.v vlg2D/glbl.bin 1487391036
MO HALF_ADDER_S NULL "C:/Users/BAKA/Documents/Xilinx Baka/HALF_ADDER_DFM/HALF_ADDER_S.tfw" vlg58/_h_a_l_f___a_d_d_e_r___s.bin 1487391036
