{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 28 20:20:48 2017 " "Info: Processing started: Mon Aug 28 20:20:48 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Version2 -c Version2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Version2 -c Version2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "Main_Scheme.bdf" "" { Schematic "Z:/Project Brick Breaker/Project Version 2/Main_Scheme.bdf" { { -296 -160 8 -280 "CLK" "" } { -304 8 48 -288 "clk" "" } { -320 320 352 -304 "clk" "" } { -432 8 40 -416 "clk" "" } { 88 256 288 104 "clk" "" } { 120 -152 -112 136 "clk" "" } { -88 -152 -112 -72 "clk" "" } { -576 200 240 -560 "CLK" "" } { -72 82 112 -56 "clk" "" } { 216 -168 -128 232 "clk" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "misc:inst17\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 register Ball_Draw:inst21\|Ball_Move:inst\|O_objectStartX\[0\] register Ball_Draw:inst21\|Ball_Object:inst1\|mVGA_RGB\[7\] 29.455 ns " "Info: Slack time is 29.455 ns for clock \"misc:inst17\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" between source register \"Ball_Draw:inst21\|Ball_Move:inst\|O_objectStartX\[0\]\" and destination register \"Ball_Draw:inst21\|Ball_Object:inst1\|mVGA_RGB\[7\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "131.89 MHz 7.582 ns " "Info: Fmax is 131.89 MHz (period= 7.582 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "36.820 ns + Largest register register " "Info: + Largest register to register requirement is 36.820 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "37.037 ns + " "Info: + Setup relationship between source and destination is 37.037 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 38.009 ns " "Info: + Latch edge is 38.009 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination misc:inst17\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 37.037 ns 0.972 ns  50 " "Info: Clock period of Destination clock \"misc:inst17\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" is 37.037 ns with  offset of 0.972 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.972 ns " "Info: - Launch edge is 0.972 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source misc:inst17\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 37.037 ns 0.972 ns  50 " "Info: Clock period of Source clock \"misc:inst17\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" is 37.037 ns with  offset of 0.972 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.003 ns + Largest " "Info: + Largest clock skew is -0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "misc:inst17\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 destination 2.593 ns + Shortest register " "Info: + Shortest clock path from clock \"misc:inst17\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" to destination register is 2.593 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns misc:inst17\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'misc:inst17\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns misc:inst17\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 102 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 102; COMB Node = 'misc:inst17\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.981 ns) + CELL(0.537 ns) 2.593 ns Ball_Draw:inst21\|Ball_Object:inst1\|mVGA_RGB\[7\] 3 REG LCFF_X53_Y27_N23 2 " "Info: 3: + IC(0.981 ns) + CELL(0.537 ns) = 2.593 ns; Loc. = LCFF_X53_Y27_N23; Fanout = 2; REG Node = 'Ball_Draw:inst21\|Ball_Object:inst1\|mVGA_RGB\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.518 ns" { misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl Ball_Draw:inst21|Ball_Object:inst1|mVGA_RGB[7] } "NODE_NAME" } } { "BALL/Ball_Object.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/BALL/Ball_Object.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.71 % ) " "Info: Total cell delay = 0.537 ns ( 20.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.056 ns ( 79.29 % ) " "Info: Total interconnect delay = 2.056 ns ( 79.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.593 ns" { misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl Ball_Draw:inst21|Ball_Object:inst1|mVGA_RGB[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.593 ns" { misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} Ball_Draw:inst21|Ball_Object:inst1|mVGA_RGB[7] {} } { 0.000ns 1.075ns 0.981ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "misc:inst17\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 source 2.596 ns - Longest register " "Info: - Longest clock path from clock \"misc:inst17\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" to source register is 2.596 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns misc:inst17\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'misc:inst17\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns misc:inst17\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 102 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 102; COMB Node = 'misc:inst17\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.984 ns) + CELL(0.537 ns) 2.596 ns Ball_Draw:inst21\|Ball_Move:inst\|O_objectStartX\[0\] 3 REG LCFF_X57_Y27_N11 5 " "Info: 3: + IC(0.984 ns) + CELL(0.537 ns) = 2.596 ns; Loc. = LCFF_X57_Y27_N11; Fanout = 5; REG Node = 'Ball_Draw:inst21\|Ball_Move:inst\|O_objectStartX\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.521 ns" { misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl Ball_Draw:inst21|Ball_Move:inst|O_objectStartX[0] } "NODE_NAME" } } { "BALL/Ball_Move.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/BALL/Ball_Move.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.69 % ) " "Info: Total cell delay = 0.537 ns ( 20.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.059 ns ( 79.31 % ) " "Info: Total interconnect delay = 2.059 ns ( 79.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.596 ns" { misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl Ball_Draw:inst21|Ball_Move:inst|O_objectStartX[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.596 ns" { misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} Ball_Draw:inst21|Ball_Move:inst|O_objectStartX[0] {} } { 0.000ns 1.075ns 0.984ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.593 ns" { misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl Ball_Draw:inst21|Ball_Object:inst1|mVGA_RGB[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.593 ns" { misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} Ball_Draw:inst21|Ball_Object:inst1|mVGA_RGB[7] {} } { 0.000ns 1.075ns 0.981ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.596 ns" { misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl Ball_Draw:inst21|Ball_Move:inst|O_objectStartX[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.596 ns" { misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} Ball_Draw:inst21|Ball_Move:inst|O_objectStartX[0] {} } { 0.000ns 1.075ns 0.984ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "BALL/Ball_Move.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/BALL/Ball_Move.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "BALL/Ball_Object.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/BALL/Ball_Object.vhd" 97 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.593 ns" { misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl Ball_Draw:inst21|Ball_Object:inst1|mVGA_RGB[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.593 ns" { misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} Ball_Draw:inst21|Ball_Object:inst1|mVGA_RGB[7] {} } { 0.000ns 1.075ns 0.981ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.596 ns" { misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl Ball_Draw:inst21|Ball_Move:inst|O_objectStartX[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.596 ns" { misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} Ball_Draw:inst21|Ball_Move:inst|O_objectStartX[0] {} } { 0.000ns 1.075ns 0.984ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.365 ns - Longest register register " "Info: - Longest register to register delay is 7.365 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Ball_Draw:inst21\|Ball_Move:inst\|O_objectStartX\[0\] 1 REG LCFF_X57_Y27_N11 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X57_Y27_N11; Fanout = 5; REG Node = 'Ball_Draw:inst21\|Ball_Move:inst\|O_objectStartX\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ball_Draw:inst21|Ball_Move:inst|O_objectStartX[0] } "NODE_NAME" } } { "BALL/Ball_Move.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/BALL/Ball_Move.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.414 ns) 0.747 ns Ball_Draw:inst21\|Ball_Object:inst1\|objectWestXboundary\[0\]~1 2 COMB LCCOMB_X57_Y27_N10 2 " "Info: 2: + IC(0.333 ns) + CELL(0.414 ns) = 0.747 ns; Loc. = LCCOMB_X57_Y27_N10; Fanout = 2; COMB Node = 'Ball_Draw:inst21\|Ball_Object:inst1\|objectWestXboundary\[0\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.747 ns" { Ball_Draw:inst21|Ball_Move:inst|O_objectStartX[0] Ball_Draw:inst21|Ball_Object:inst1|objectWestXboundary[0]~1 } "NODE_NAME" } } { "BALL/Ball_Object.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/BALL/Ball_Object.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.818 ns Ball_Draw:inst21\|Ball_Object:inst1\|objectWestXboundary\[1\]~3 3 COMB LCCOMB_X57_Y27_N12 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.818 ns; Loc. = LCCOMB_X57_Y27_N12; Fanout = 2; COMB Node = 'Ball_Draw:inst21\|Ball_Object:inst1\|objectWestXboundary\[1\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Ball_Draw:inst21|Ball_Object:inst1|objectWestXboundary[0]~1 Ball_Draw:inst21|Ball_Object:inst1|objectWestXboundary[1]~3 } "NODE_NAME" } } { "BALL/Ball_Object.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/BALL/Ball_Object.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 0.977 ns Ball_Draw:inst21\|Ball_Object:inst1\|objectWestXboundary\[2\]~5 4 COMB LCCOMB_X57_Y27_N14 2 " "Info: 4: + IC(0.000 ns) + CELL(0.159 ns) = 0.977 ns; Loc. = LCCOMB_X57_Y27_N14; Fanout = 2; COMB Node = 'Ball_Draw:inst21\|Ball_Object:inst1\|objectWestXboundary\[2\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Ball_Draw:inst21|Ball_Object:inst1|objectWestXboundary[1]~3 Ball_Draw:inst21|Ball_Object:inst1|objectWestXboundary[2]~5 } "NODE_NAME" } } { "BALL/Ball_Object.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/BALL/Ball_Object.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.048 ns Ball_Draw:inst21\|Ball_Object:inst1\|objectWestXboundary\[3\]~7 5 COMB LCCOMB_X57_Y27_N16 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.048 ns; Loc. = LCCOMB_X57_Y27_N16; Fanout = 2; COMB Node = 'Ball_Draw:inst21\|Ball_Object:inst1\|objectWestXboundary\[3\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Ball_Draw:inst21|Ball_Object:inst1|objectWestXboundary[2]~5 Ball_Draw:inst21|Ball_Object:inst1|objectWestXboundary[3]~7 } "NODE_NAME" } } { "BALL/Ball_Object.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/BALL/Ball_Object.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.119 ns Ball_Draw:inst21\|Ball_Object:inst1\|objectWestXboundary\[4\]~9 6 COMB LCCOMB_X57_Y27_N18 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.119 ns; Loc. = LCCOMB_X57_Y27_N18; Fanout = 2; COMB Node = 'Ball_Draw:inst21\|Ball_Object:inst1\|objectWestXboundary\[4\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Ball_Draw:inst21|Ball_Object:inst1|objectWestXboundary[3]~7 Ball_Draw:inst21|Ball_Object:inst1|objectWestXboundary[4]~9 } "NODE_NAME" } } { "BALL/Ball_Object.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/BALL/Ball_Object.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.190 ns Ball_Draw:inst21\|Ball_Object:inst1\|objectWestXboundary\[5\]~11 7 COMB LCCOMB_X57_Y27_N20 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.190 ns; Loc. = LCCOMB_X57_Y27_N20; Fanout = 2; COMB Node = 'Ball_Draw:inst21\|Ball_Object:inst1\|objectWestXboundary\[5\]~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Ball_Draw:inst21|Ball_Object:inst1|objectWestXboundary[4]~9 Ball_Draw:inst21|Ball_Object:inst1|objectWestXboundary[5]~11 } "NODE_NAME" } } { "BALL/Ball_Object.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/BALL/Ball_Object.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.600 ns Ball_Draw:inst21\|Ball_Object:inst1\|objectWestXboundary\[6\]~12 8 COMB LCCOMB_X57_Y27_N22 1 " "Info: 8: + IC(0.000 ns) + CELL(0.410 ns) = 1.600 ns; Loc. = LCCOMB_X57_Y27_N22; Fanout = 1; COMB Node = 'Ball_Draw:inst21\|Ball_Object:inst1\|objectWestXboundary\[6\]~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Ball_Draw:inst21|Ball_Object:inst1|objectWestXboundary[5]~11 Ball_Draw:inst21|Ball_Object:inst1|objectWestXboundary[6]~12 } "NODE_NAME" } } { "BALL/Ball_Object.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/BALL/Ball_Object.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.263 ns) + CELL(0.504 ns) 3.367 ns Ball_Draw:inst21\|Ball_Object:inst1\|LessThan1~13 9 COMB LCCOMB_X53_Y27_N14 1 " "Info: 9: + IC(1.263 ns) + CELL(0.504 ns) = 3.367 ns; Loc. = LCCOMB_X53_Y27_N14; Fanout = 1; COMB Node = 'Ball_Draw:inst21\|Ball_Object:inst1\|LessThan1~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.767 ns" { Ball_Draw:inst21|Ball_Object:inst1|objectWestXboundary[6]~12 Ball_Draw:inst21|Ball_Object:inst1|LessThan1~13 } "NODE_NAME" } } { "BALL/Ball_Object.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/BALL/Ball_Object.vhd" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.438 ns Ball_Draw:inst21\|Ball_Object:inst1\|LessThan1~15 10 COMB LCCOMB_X53_Y27_N16 1 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 3.438 ns; Loc. = LCCOMB_X53_Y27_N16; Fanout = 1; COMB Node = 'Ball_Draw:inst21\|Ball_Object:inst1\|LessThan1~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Ball_Draw:inst21|Ball_Object:inst1|LessThan1~13 Ball_Draw:inst21|Ball_Object:inst1|LessThan1~15 } "NODE_NAME" } } { "BALL/Ball_Object.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/BALL/Ball_Object.vhd" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.509 ns Ball_Draw:inst21\|Ball_Object:inst1\|LessThan1~17 11 COMB LCCOMB_X53_Y27_N18 1 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 3.509 ns; Loc. = LCCOMB_X53_Y27_N18; Fanout = 1; COMB Node = 'Ball_Draw:inst21\|Ball_Object:inst1\|LessThan1~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Ball_Draw:inst21|Ball_Object:inst1|LessThan1~15 Ball_Draw:inst21|Ball_Object:inst1|LessThan1~17 } "NODE_NAME" } } { "BALL/Ball_Object.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/BALL/Ball_Object.vhd" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.919 ns Ball_Draw:inst21\|Ball_Object:inst1\|LessThan1~18 12 COMB LCCOMB_X53_Y27_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.410 ns) = 3.919 ns; Loc. = LCCOMB_X53_Y27_N20; Fanout = 2; COMB Node = 'Ball_Draw:inst21\|Ball_Object:inst1\|LessThan1~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Ball_Draw:inst21|Ball_Object:inst1|LessThan1~17 Ball_Draw:inst21|Ball_Object:inst1|LessThan1~18 } "NODE_NAME" } } { "BALL/Ball_Object.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/BALL/Ball_Object.vhd" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.150 ns) 4.732 ns Ball_Draw:inst21\|Ball_Object:inst1\|drawing_request~5 13 COMB LCCOMB_X57_Y27_N0 4 " "Info: 13: + IC(0.663 ns) + CELL(0.150 ns) = 4.732 ns; Loc. = LCCOMB_X57_Y27_N0; Fanout = 4; COMB Node = 'Ball_Draw:inst21\|Ball_Object:inst1\|drawing_request~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.813 ns" { Ball_Draw:inst21|Ball_Object:inst1|LessThan1~18 Ball_Draw:inst21|Ball_Object:inst1|drawing_request~5 } "NODE_NAME" } } { "BALL/Ball_Object.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/BALL/Ball_Object.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.450 ns) + CELL(0.275 ns) 5.457 ns Ball_Draw:inst21\|Ball_Object:inst1\|Mux1~0 14 COMB LCCOMB_X56_Y27_N6 1 " "Info: 14: + IC(0.450 ns) + CELL(0.275 ns) = 5.457 ns; Loc. = LCCOMB_X56_Y27_N6; Fanout = 1; COMB Node = 'Ball_Draw:inst21\|Ball_Object:inst1\|Mux1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.725 ns" { Ball_Draw:inst21|Ball_Object:inst1|drawing_request~5 Ball_Draw:inst21|Ball_Object:inst1|Mux1~0 } "NODE_NAME" } } { "BALL/Ball_Object.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/BALL/Ball_Object.vhd" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.713 ns) + CELL(0.438 ns) 6.608 ns Ball_Draw:inst21\|Ball_Object:inst1\|Mux2~2 15 COMB LCCOMB_X53_Y27_N30 1 " "Info: 15: + IC(0.713 ns) + CELL(0.438 ns) = 6.608 ns; Loc. = LCCOMB_X53_Y27_N30; Fanout = 1; COMB Node = 'Ball_Draw:inst21\|Ball_Object:inst1\|Mux2~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.151 ns" { Ball_Draw:inst21|Ball_Object:inst1|Mux1~0 Ball_Draw:inst21|Ball_Object:inst1|Mux2~2 } "NODE_NAME" } } { "BALL/Ball_Object.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/BALL/Ball_Object.vhd" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.420 ns) 7.281 ns Ball_Draw:inst21\|Ball_Object:inst1\|Mux2~3 16 COMB LCCOMB_X53_Y27_N22 1 " "Info: 16: + IC(0.253 ns) + CELL(0.420 ns) = 7.281 ns; Loc. = LCCOMB_X53_Y27_N22; Fanout = 1; COMB Node = 'Ball_Draw:inst21\|Ball_Object:inst1\|Mux2~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.673 ns" { Ball_Draw:inst21|Ball_Object:inst1|Mux2~2 Ball_Draw:inst21|Ball_Object:inst1|Mux2~3 } "NODE_NAME" } } { "BALL/Ball_Object.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/BALL/Ball_Object.vhd" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.365 ns Ball_Draw:inst21\|Ball_Object:inst1\|mVGA_RGB\[7\] 17 REG LCFF_X53_Y27_N23 2 " "Info: 17: + IC(0.000 ns) + CELL(0.084 ns) = 7.365 ns; Loc. = LCFF_X53_Y27_N23; Fanout = 2; REG Node = 'Ball_Draw:inst21\|Ball_Object:inst1\|mVGA_RGB\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Ball_Draw:inst21|Ball_Object:inst1|Mux2~3 Ball_Draw:inst21|Ball_Object:inst1|mVGA_RGB[7] } "NODE_NAME" } } { "BALL/Ball_Object.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/BALL/Ball_Object.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.690 ns ( 50.10 % ) " "Info: Total cell delay = 3.690 ns ( 50.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.675 ns ( 49.90 % ) " "Info: Total interconnect delay = 3.675 ns ( 49.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.365 ns" { Ball_Draw:inst21|Ball_Move:inst|O_objectStartX[0] Ball_Draw:inst21|Ball_Object:inst1|objectWestXboundary[0]~1 Ball_Draw:inst21|Ball_Object:inst1|objectWestXboundary[1]~3 Ball_Draw:inst21|Ball_Object:inst1|objectWestXboundary[2]~5 Ball_Draw:inst21|Ball_Object:inst1|objectWestXboundary[3]~7 Ball_Draw:inst21|Ball_Object:inst1|objectWestXboundary[4]~9 Ball_Draw:inst21|Ball_Object:inst1|objectWestXboundary[5]~11 Ball_Draw:inst21|Ball_Object:inst1|objectWestXboundary[6]~12 Ball_Draw:inst21|Ball_Object:inst1|LessThan1~13 Ball_Draw:inst21|Ball_Object:inst1|LessThan1~15 Ball_Draw:inst21|Ball_Object:inst1|LessThan1~17 Ball_Draw:inst21|Ball_Object:inst1|LessThan1~18 Ball_Draw:inst21|Ball_Object:inst1|drawing_request~5 Ball_Draw:inst21|Ball_Object:inst1|Mux1~0 Ball_Draw:inst21|Ball_Object:inst1|Mux2~2 Ball_Draw:inst21|Ball_Object:inst1|Mux2~3 Ball_Draw:inst21|Ball_Object:inst1|mVGA_RGB[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.365 ns" { Ball_Draw:inst21|Ball_Move:inst|O_objectStartX[0] {} Ball_Draw:inst21|Ball_Object:inst1|objectWestXboundary[0]~1 {} Ball_Draw:inst21|Ball_Object:inst1|objectWestXboundary[1]~3 {} Ball_Draw:inst21|Ball_Object:inst1|objectWestXboundary[2]~5 {} Ball_Draw:inst21|Ball_Object:inst1|objectWestXboundary[3]~7 {} Ball_Draw:inst21|Ball_Object:inst1|objectWestXboundary[4]~9 {} Ball_Draw:inst21|Ball_Object:inst1|objectWestXboundary[5]~11 {} Ball_Draw:inst21|Ball_Object:inst1|objectWestXboundary[6]~12 {} Ball_Draw:inst21|Ball_Object:inst1|LessThan1~13 {} Ball_Draw:inst21|Ball_Object:inst1|LessThan1~15 {} Ball_Draw:inst21|Ball_Object:inst1|LessThan1~17 {} Ball_Draw:inst21|Ball_Object:inst1|LessThan1~18 {} Ball_Draw:inst21|Ball_Object:inst1|drawing_request~5 {} Ball_Draw:inst21|Ball_Object:inst1|Mux1~0 {} Ball_Draw:inst21|Ball_Object:inst1|Mux2~2 {} Ball_Draw:inst21|Ball_Object:inst1|Mux2~3 {} Ball_Draw:inst21|Ball_Object:inst1|mVGA_RGB[7] {} } { 0.000ns 0.333ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.263ns 0.000ns 0.000ns 0.000ns 0.663ns 0.450ns 0.713ns 0.253ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.504ns 0.071ns 0.071ns 0.410ns 0.150ns 0.275ns 0.438ns 0.420ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.593 ns" { misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl Ball_Draw:inst21|Ball_Object:inst1|mVGA_RGB[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.593 ns" { misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} Ball_Draw:inst21|Ball_Object:inst1|mVGA_RGB[7] {} } { 0.000ns 1.075ns 0.981ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.596 ns" { misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl Ball_Draw:inst21|Ball_Move:inst|O_objectStartX[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.596 ns" { misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} Ball_Draw:inst21|Ball_Move:inst|O_objectStartX[0] {} } { 0.000ns 1.075ns 0.984ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.365 ns" { Ball_Draw:inst21|Ball_Move:inst|O_objectStartX[0] Ball_Draw:inst21|Ball_Object:inst1|objectWestXboundary[0]~1 Ball_Draw:inst21|Ball_Object:inst1|objectWestXboundary[1]~3 Ball_Draw:inst21|Ball_Object:inst1|objectWestXboundary[2]~5 Ball_Draw:inst21|Ball_Object:inst1|objectWestXboundary[3]~7 Ball_Draw:inst21|Ball_Object:inst1|objectWestXboundary[4]~9 Ball_Draw:inst21|Ball_Object:inst1|objectWestXboundary[5]~11 Ball_Draw:inst21|Ball_Object:inst1|objectWestXboundary[6]~12 Ball_Draw:inst21|Ball_Object:inst1|LessThan1~13 Ball_Draw:inst21|Ball_Object:inst1|LessThan1~15 Ball_Draw:inst21|Ball_Object:inst1|LessThan1~17 Ball_Draw:inst21|Ball_Object:inst1|LessThan1~18 Ball_Draw:inst21|Ball_Object:inst1|drawing_request~5 Ball_Draw:inst21|Ball_Object:inst1|Mux1~0 Ball_Draw:inst21|Ball_Object:inst1|Mux2~2 Ball_Draw:inst21|Ball_Object:inst1|Mux2~3 Ball_Draw:inst21|Ball_Object:inst1|mVGA_RGB[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.365 ns" { Ball_Draw:inst21|Ball_Move:inst|O_objectStartX[0] {} Ball_Draw:inst21|Ball_Object:inst1|objectWestXboundary[0]~1 {} Ball_Draw:inst21|Ball_Object:inst1|objectWestXboundary[1]~3 {} Ball_Draw:inst21|Ball_Object:inst1|objectWestXboundary[2]~5 {} Ball_Draw:inst21|Ball_Object:inst1|objectWestXboundary[3]~7 {} Ball_Draw:inst21|Ball_Object:inst1|objectWestXboundary[4]~9 {} Ball_Draw:inst21|Ball_Object:inst1|objectWestXboundary[5]~11 {} Ball_Draw:inst21|Ball_Object:inst1|objectWestXboundary[6]~12 {} Ball_Draw:inst21|Ball_Object:inst1|LessThan1~13 {} Ball_Draw:inst21|Ball_Object:inst1|LessThan1~15 {} Ball_Draw:inst21|Ball_Object:inst1|LessThan1~17 {} Ball_Draw:inst21|Ball_Object:inst1|LessThan1~18 {} Ball_Draw:inst21|Ball_Object:inst1|drawing_request~5 {} Ball_Draw:inst21|Ball_Object:inst1|Mux1~0 {} Ball_Draw:inst21|Ball_Object:inst1|Mux2~2 {} Ball_Draw:inst21|Ball_Object:inst1|Mux2~3 {} Ball_Draw:inst21|Ball_Object:inst1|mVGA_RGB[7] {} } { 0.000ns 0.333ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.263ns 0.000ns 0.000ns 0.000ns 0.663ns 0.450ns 0.713ns 0.253ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.504ns 0.071ns 0.071ns 0.410ns 0.150ns 0.275ns 0.438ns 0.420ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLOCK_27 register misc:inst17\|Reset_Delay:r0\|Cont\[2\] register misc:inst17\|Reset_Delay:r0\|Cont\[3\] 32.933 ns " "Info: Slack time is 32.933 ns for clock \"CLOCK_27\" between source register \"misc:inst17\|Reset_Delay:r0\|Cont\[2\]\" and destination register \"misc:inst17\|Reset_Delay:r0\|Cont\[3\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "243.66 MHz 4.104 ns " "Info: Fmax is 243.66 MHz (period= 4.104 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "36.823 ns + Largest register register " "Info: + Largest register to register requirement is 36.823 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "37.037 ns + " "Info: + Setup relationship between source and destination is 37.037 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 37.037 ns " "Info: + Latch edge is 37.037 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_27 37.037 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_27\" is 37.037 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_27 37.037 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_27\" is 37.037 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_27 destination 2.628 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_27\" to destination register is 2.628 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK_27 1 CLK PIN_D13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 2; CLK Node = 'CLOCK_27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_27 } "NODE_NAME" } } { "Main_Scheme.bdf" "" { Schematic "Z:/Project Brick Breaker/Project Version 2/Main_Scheme.bdf" { { -688 24 192 -672 "CLOCK_27" "" } { -696 192 257 -680 "CLOCK_27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns CLOCK_27~clkctrl 2 COMB CLKCTRL_G9 21 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G9; Fanout = 21; COMB Node = 'CLOCK_27~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { CLOCK_27 CLOCK_27~clkctrl } "NODE_NAME" } } { "Main_Scheme.bdf" "" { Schematic "Z:/Project Brick Breaker/Project Version 2/Main_Scheme.bdf" { { -688 24 192 -672 "CLOCK_27" "" } { -696 192 257 -680 "CLOCK_27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(0.537 ns) 2.628 ns misc:inst17\|Reset_Delay:r0\|Cont\[3\] 3 REG LCFF_X2_Y8_N19 3 " "Info: 3: + IC(0.999 ns) + CELL(0.537 ns) = 2.628 ns; Loc. = LCFF_X2_Y8_N19; Fanout = 3; REG Node = 'misc:inst17\|Reset_Delay:r0\|Cont\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.536 ns" { CLOCK_27~clkctrl misc:inst17|Reset_Delay:r0|Cont[3] } "NODE_NAME" } } { "VGA/Reset_Delay.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/VGA/Reset_Delay.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 57.69 % ) " "Info: Total cell delay = 1.516 ns ( 57.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.112 ns ( 42.31 % ) " "Info: Total interconnect delay = 1.112 ns ( 42.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.628 ns" { CLOCK_27 CLOCK_27~clkctrl misc:inst17|Reset_Delay:r0|Cont[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.628 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} misc:inst17|Reset_Delay:r0|Cont[3] {} } { 0.000ns 0.000ns 0.113ns 0.999ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_27 source 2.628 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_27\" to source register is 2.628 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK_27 1 CLK PIN_D13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 2; CLK Node = 'CLOCK_27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_27 } "NODE_NAME" } } { "Main_Scheme.bdf" "" { Schematic "Z:/Project Brick Breaker/Project Version 2/Main_Scheme.bdf" { { -688 24 192 -672 "CLOCK_27" "" } { -696 192 257 -680 "CLOCK_27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns CLOCK_27~clkctrl 2 COMB CLKCTRL_G9 21 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G9; Fanout = 21; COMB Node = 'CLOCK_27~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { CLOCK_27 CLOCK_27~clkctrl } "NODE_NAME" } } { "Main_Scheme.bdf" "" { Schematic "Z:/Project Brick Breaker/Project Version 2/Main_Scheme.bdf" { { -688 24 192 -672 "CLOCK_27" "" } { -696 192 257 -680 "CLOCK_27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(0.537 ns) 2.628 ns misc:inst17\|Reset_Delay:r0\|Cont\[2\] 3 REG LCFF_X2_Y8_N17 3 " "Info: 3: + IC(0.999 ns) + CELL(0.537 ns) = 2.628 ns; Loc. = LCFF_X2_Y8_N17; Fanout = 3; REG Node = 'misc:inst17\|Reset_Delay:r0\|Cont\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.536 ns" { CLOCK_27~clkctrl misc:inst17|Reset_Delay:r0|Cont[2] } "NODE_NAME" } } { "VGA/Reset_Delay.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/VGA/Reset_Delay.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 57.69 % ) " "Info: Total cell delay = 1.516 ns ( 57.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.112 ns ( 42.31 % ) " "Info: Total interconnect delay = 1.112 ns ( 42.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.628 ns" { CLOCK_27 CLOCK_27~clkctrl misc:inst17|Reset_Delay:r0|Cont[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.628 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} misc:inst17|Reset_Delay:r0|Cont[2] {} } { 0.000ns 0.000ns 0.113ns 0.999ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.628 ns" { CLOCK_27 CLOCK_27~clkctrl misc:inst17|Reset_Delay:r0|Cont[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.628 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} misc:inst17|Reset_Delay:r0|Cont[3] {} } { 0.000ns 0.000ns 0.113ns 0.999ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.628 ns" { CLOCK_27 CLOCK_27~clkctrl misc:inst17|Reset_Delay:r0|Cont[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.628 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} misc:inst17|Reset_Delay:r0|Cont[2] {} } { 0.000ns 0.000ns 0.113ns 0.999ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "VGA/Reset_Delay.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/VGA/Reset_Delay.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "VGA/Reset_Delay.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/VGA/Reset_Delay.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.628 ns" { CLOCK_27 CLOCK_27~clkctrl misc:inst17|Reset_Delay:r0|Cont[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.628 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} misc:inst17|Reset_Delay:r0|Cont[3] {} } { 0.000ns 0.000ns 0.113ns 0.999ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.628 ns" { CLOCK_27 CLOCK_27~clkctrl misc:inst17|Reset_Delay:r0|Cont[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.628 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} misc:inst17|Reset_Delay:r0|Cont[2] {} } { 0.000ns 0.000ns 0.113ns 0.999ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.890 ns - Longest register register " "Info: - Longest register to register delay is 3.890 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns misc:inst17\|Reset_Delay:r0\|Cont\[2\] 1 REG LCFF_X2_Y8_N17 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y8_N17; Fanout = 3; REG Node = 'misc:inst17\|Reset_Delay:r0\|Cont\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { misc:inst17|Reset_Delay:r0|Cont[2] } "NODE_NAME" } } { "VGA/Reset_Delay.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/VGA/Reset_Delay.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.341 ns) + CELL(0.410 ns) 0.751 ns misc:inst17\|Reset_Delay:r0\|Equal0~1 2 COMB LCCOMB_X2_Y8_N10 1 " "Info: 2: + IC(0.341 ns) + CELL(0.410 ns) = 0.751 ns; Loc. = LCCOMB_X2_Y8_N10; Fanout = 1; COMB Node = 'misc:inst17\|Reset_Delay:r0\|Equal0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.751 ns" { misc:inst17|Reset_Delay:r0|Cont[2] misc:inst17|Reset_Delay:r0|Equal0~1 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.216 ns) + CELL(0.150 ns) 2.117 ns misc:inst17\|Reset_Delay:r0\|Equal0~5 3 COMB LCCOMB_X2_Y7_N28 2 " "Info: 3: + IC(1.216 ns) + CELL(0.150 ns) = 2.117 ns; Loc. = LCCOMB_X2_Y7_N28; Fanout = 2; COMB Node = 'misc:inst17\|Reset_Delay:r0\|Equal0~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.366 ns" { misc:inst17|Reset_Delay:r0|Equal0~1 misc:inst17|Reset_Delay:r0|Equal0~5 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 2.521 ns misc:inst17\|Reset_Delay:r0\|Equal0~6 4 COMB LCCOMB_X2_Y7_N22 20 " "Info: 4: + IC(0.254 ns) + CELL(0.150 ns) = 2.521 ns; Loc. = LCCOMB_X2_Y7_N22; Fanout = 20; COMB Node = 'misc:inst17\|Reset_Delay:r0\|Equal0~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { misc:inst17|Reset_Delay:r0|Equal0~5 misc:inst17|Reset_Delay:r0|Equal0~6 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.709 ns) + CELL(0.660 ns) 3.890 ns misc:inst17\|Reset_Delay:r0\|Cont\[3\] 5 REG LCFF_X2_Y8_N19 3 " "Info: 5: + IC(0.709 ns) + CELL(0.660 ns) = 3.890 ns; Loc. = LCFF_X2_Y8_N19; Fanout = 3; REG Node = 'misc:inst17\|Reset_Delay:r0\|Cont\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.369 ns" { misc:inst17|Reset_Delay:r0|Equal0~6 misc:inst17|Reset_Delay:r0|Cont[3] } "NODE_NAME" } } { "VGA/Reset_Delay.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/VGA/Reset_Delay.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.370 ns ( 35.22 % ) " "Info: Total cell delay = 1.370 ns ( 35.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.520 ns ( 64.78 % ) " "Info: Total interconnect delay = 2.520 ns ( 64.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.890 ns" { misc:inst17|Reset_Delay:r0|Cont[2] misc:inst17|Reset_Delay:r0|Equal0~1 misc:inst17|Reset_Delay:r0|Equal0~5 misc:inst17|Reset_Delay:r0|Equal0~6 misc:inst17|Reset_Delay:r0|Cont[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.890 ns" { misc:inst17|Reset_Delay:r0|Cont[2] {} misc:inst17|Reset_Delay:r0|Equal0~1 {} misc:inst17|Reset_Delay:r0|Equal0~5 {} misc:inst17|Reset_Delay:r0|Equal0~6 {} misc:inst17|Reset_Delay:r0|Cont[3] {} } { 0.000ns 0.341ns 1.216ns 0.254ns 0.709ns } { 0.000ns 0.410ns 0.150ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.628 ns" { CLOCK_27 CLOCK_27~clkctrl misc:inst17|Reset_Delay:r0|Cont[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.628 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} misc:inst17|Reset_Delay:r0|Cont[3] {} } { 0.000ns 0.000ns 0.113ns 0.999ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.628 ns" { CLOCK_27 CLOCK_27~clkctrl misc:inst17|Reset_Delay:r0|Cont[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.628 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} misc:inst17|Reset_Delay:r0|Cont[2] {} } { 0.000ns 0.000ns 0.113ns 0.999ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.890 ns" { misc:inst17|Reset_Delay:r0|Cont[2] misc:inst17|Reset_Delay:r0|Equal0~1 misc:inst17|Reset_Delay:r0|Equal0~5 misc:inst17|Reset_Delay:r0|Equal0~6 misc:inst17|Reset_Delay:r0|Cont[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.890 ns" { misc:inst17|Reset_Delay:r0|Cont[2] {} misc:inst17|Reset_Delay:r0|Equal0~1 {} misc:inst17|Reset_Delay:r0|Equal0~5 {} misc:inst17|Reset_Delay:r0|Equal0~6 {} misc:inst17|Reset_Delay:r0|Cont[3] {} } { 0.000ns 0.341ns 1.216ns 0.254ns 0.709ns } { 0.000ns 0.410ns 0.150ns 0.150ns 0.660ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register KBD:inst\|byterec:inst3\|dout\[0\] register Player:inst6\|current_racket_center\[9\] 195.39 MHz 5.118 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 195.39 MHz between source register \"KBD:inst\|byterec:inst3\|dout\[0\]\" and destination register \"Player:inst6\|current_racket_center\[9\]\" (period= 5.118 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.905 ns + Longest register register " "Info: + Longest register to register delay is 4.905 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns KBD:inst\|byterec:inst3\|dout\[0\] 1 REG LCFF_X55_Y31_N13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X55_Y31_N13; Fanout = 2; REG Node = 'KBD:inst\|byterec:inst3\|dout\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KBD:inst|byterec:inst3|dout[0] } "NODE_NAME" } } { "KBD/byterec.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/KBD/byterec.vhd" 175 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.502 ns) + CELL(0.385 ns) 0.887 ns Player:inst6\|Equal0~0 2 COMB LCCOMB_X55_Y31_N6 4 " "Info: 2: + IC(0.502 ns) + CELL(0.385 ns) = 0.887 ns; Loc. = LCCOMB_X55_Y31_N6; Fanout = 4; COMB Node = 'Player:inst6\|Equal0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.887 ns" { KBD:inst|byterec:inst3|dout[0] Player:inst6|Equal0~0 } "NODE_NAME" } } { "PLAYER/Player.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/PLAYER/Player.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.689 ns) + CELL(0.393 ns) 1.969 ns Player:inst6\|Add1~2 3 COMB LCCOMB_X55_Y31_N10 1 " "Info: 3: + IC(0.689 ns) + CELL(0.393 ns) = 1.969 ns; Loc. = LCCOMB_X55_Y31_N10; Fanout = 1; COMB Node = 'Player:inst6\|Add1~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.082 ns" { Player:inst6|Equal0~0 Player:inst6|Add1~2 } "NODE_NAME" } } { "PLAYER/Player.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/PLAYER/Player.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.485 ns) + CELL(0.438 ns) 2.892 ns Player:inst6\|Add1~5 4 COMB LCCOMB_X56_Y31_N28 2 " "Info: 4: + IC(0.485 ns) + CELL(0.438 ns) = 2.892 ns; Loc. = LCCOMB_X56_Y31_N28; Fanout = 2; COMB Node = 'Player:inst6\|Add1~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.923 ns" { Player:inst6|Add1~2 Player:inst6|Add1~5 } "NODE_NAME" } } { "PLAYER/Player.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/PLAYER/Player.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.449 ns) + CELL(0.414 ns) 3.755 ns Player:inst6\|current_racket_center\[0\]~11 5 COMB LCCOMB_X56_Y31_N8 2 " "Info: 5: + IC(0.449 ns) + CELL(0.414 ns) = 3.755 ns; Loc. = LCCOMB_X56_Y31_N8; Fanout = 2; COMB Node = 'Player:inst6\|current_racket_center\[0\]~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.863 ns" { Player:inst6|Add1~5 Player:inst6|current_racket_center[0]~11 } "NODE_NAME" } } { "PLAYER/Player.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/PLAYER/Player.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.826 ns Player:inst6\|current_racket_center\[1\]~13 6 COMB LCCOMB_X56_Y31_N10 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 3.826 ns; Loc. = LCCOMB_X56_Y31_N10; Fanout = 2; COMB Node = 'Player:inst6\|current_racket_center\[1\]~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Player:inst6|current_racket_center[0]~11 Player:inst6|current_racket_center[1]~13 } "NODE_NAME" } } { "PLAYER/Player.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/PLAYER/Player.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.897 ns Player:inst6\|current_racket_center\[2\]~15 7 COMB LCCOMB_X56_Y31_N12 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 3.897 ns; Loc. = LCCOMB_X56_Y31_N12; Fanout = 2; COMB Node = 'Player:inst6\|current_racket_center\[2\]~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Player:inst6|current_racket_center[1]~13 Player:inst6|current_racket_center[2]~15 } "NODE_NAME" } } { "PLAYER/Player.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/PLAYER/Player.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 4.056 ns Player:inst6\|current_racket_center\[3\]~17 8 COMB LCCOMB_X56_Y31_N14 2 " "Info: 8: + IC(0.000 ns) + CELL(0.159 ns) = 4.056 ns; Loc. = LCCOMB_X56_Y31_N14; Fanout = 2; COMB Node = 'Player:inst6\|current_racket_center\[3\]~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Player:inst6|current_racket_center[2]~15 Player:inst6|current_racket_center[3]~17 } "NODE_NAME" } } { "PLAYER/Player.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/PLAYER/Player.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.127 ns Player:inst6\|current_racket_center\[4\]~19 9 COMB LCCOMB_X56_Y31_N16 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 4.127 ns; Loc. = LCCOMB_X56_Y31_N16; Fanout = 2; COMB Node = 'Player:inst6\|current_racket_center\[4\]~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Player:inst6|current_racket_center[3]~17 Player:inst6|current_racket_center[4]~19 } "NODE_NAME" } } { "PLAYER/Player.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/PLAYER/Player.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.198 ns Player:inst6\|current_racket_center\[5\]~21 10 COMB LCCOMB_X56_Y31_N18 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 4.198 ns; Loc. = LCCOMB_X56_Y31_N18; Fanout = 2; COMB Node = 'Player:inst6\|current_racket_center\[5\]~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Player:inst6|current_racket_center[4]~19 Player:inst6|current_racket_center[5]~21 } "NODE_NAME" } } { "PLAYER/Player.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/PLAYER/Player.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.269 ns Player:inst6\|current_racket_center\[6\]~23 11 COMB LCCOMB_X56_Y31_N20 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 4.269 ns; Loc. = LCCOMB_X56_Y31_N20; Fanout = 2; COMB Node = 'Player:inst6\|current_racket_center\[6\]~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Player:inst6|current_racket_center[5]~21 Player:inst6|current_racket_center[6]~23 } "NODE_NAME" } } { "PLAYER/Player.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/PLAYER/Player.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.340 ns Player:inst6\|current_racket_center\[7\]~25 12 COMB LCCOMB_X56_Y31_N22 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 4.340 ns; Loc. = LCCOMB_X56_Y31_N22; Fanout = 2; COMB Node = 'Player:inst6\|current_racket_center\[7\]~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Player:inst6|current_racket_center[6]~23 Player:inst6|current_racket_center[7]~25 } "NODE_NAME" } } { "PLAYER/Player.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/PLAYER/Player.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.411 ns Player:inst6\|current_racket_center\[8\]~27 13 COMB LCCOMB_X56_Y31_N24 1 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 4.411 ns; Loc. = LCCOMB_X56_Y31_N24; Fanout = 1; COMB Node = 'Player:inst6\|current_racket_center\[8\]~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Player:inst6|current_racket_center[7]~25 Player:inst6|current_racket_center[8]~27 } "NODE_NAME" } } { "PLAYER/Player.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/PLAYER/Player.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 4.821 ns Player:inst6\|current_racket_center\[9\]~28 14 COMB LCCOMB_X56_Y31_N26 1 " "Info: 14: + IC(0.000 ns) + CELL(0.410 ns) = 4.821 ns; Loc. = LCCOMB_X56_Y31_N26; Fanout = 1; COMB Node = 'Player:inst6\|current_racket_center\[9\]~28'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Player:inst6|current_racket_center[8]~27 Player:inst6|current_racket_center[9]~28 } "NODE_NAME" } } { "PLAYER/Player.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/PLAYER/Player.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.905 ns Player:inst6\|current_racket_center\[9\] 15 REG LCFF_X56_Y31_N27 2 " "Info: 15: + IC(0.000 ns) + CELL(0.084 ns) = 4.905 ns; Loc. = LCFF_X56_Y31_N27; Fanout = 2; REG Node = 'Player:inst6\|current_racket_center\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Player:inst6|current_racket_center[9]~28 Player:inst6|current_racket_center[9] } "NODE_NAME" } } { "PLAYER/Player.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/PLAYER/Player.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.780 ns ( 56.68 % ) " "Info: Total cell delay = 2.780 ns ( 56.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.125 ns ( 43.32 % ) " "Info: Total interconnect delay = 2.125 ns ( 43.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.905 ns" { KBD:inst|byterec:inst3|dout[0] Player:inst6|Equal0~0 Player:inst6|Add1~2 Player:inst6|Add1~5 Player:inst6|current_racket_center[0]~11 Player:inst6|current_racket_center[1]~13 Player:inst6|current_racket_center[2]~15 Player:inst6|current_racket_center[3]~17 Player:inst6|current_racket_center[4]~19 Player:inst6|current_racket_center[5]~21 Player:inst6|current_racket_center[6]~23 Player:inst6|current_racket_center[7]~25 Player:inst6|current_racket_center[8]~27 Player:inst6|current_racket_center[9]~28 Player:inst6|current_racket_center[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.905 ns" { KBD:inst|byterec:inst3|dout[0] {} Player:inst6|Equal0~0 {} Player:inst6|Add1~2 {} Player:inst6|Add1~5 {} Player:inst6|current_racket_center[0]~11 {} Player:inst6|current_racket_center[1]~13 {} Player:inst6|current_racket_center[2]~15 {} Player:inst6|current_racket_center[3]~17 {} Player:inst6|current_racket_center[4]~19 {} Player:inst6|current_racket_center[5]~21 {} Player:inst6|current_racket_center[6]~23 {} Player:inst6|current_racket_center[7]~25 {} Player:inst6|current_racket_center[8]~27 {} Player:inst6|current_racket_center[9]~28 {} Player:inst6|current_racket_center[9] {} } { 0.000ns 0.502ns 0.689ns 0.485ns 0.449ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.385ns 0.393ns 0.438ns 0.414ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.001 ns - Smallest " "Info: - Smallest clock skew is 0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.677 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.677 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Main_Scheme.bdf" "" { Schematic "Z:/Project Brick Breaker/Project Version 2/Main_Scheme.bdf" { { -296 -160 8 -280 "CLK" "" } { -304 8 48 -288 "clk" "" } { -320 320 352 -304 "clk" "" } { -432 8 40 -416 "clk" "" } { 88 256 288 104 "clk" "" } { 120 -152 -112 136 "clk" "" } { -88 -152 -112 -72 "clk" "" } { -576 200 240 -560 "CLK" "" } { -72 82 112 -56 "clk" "" } { 216 -168 -128 232 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK~clkctrl 2 COMB CLKCTRL_G2 63 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 63; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Main_Scheme.bdf" "" { Schematic "Z:/Project Brick Breaker/Project Version 2/Main_Scheme.bdf" { { -296 -160 8 -280 "CLK" "" } { -304 8 48 -288 "clk" "" } { -320 320 352 -304 "clk" "" } { -432 8 40 -416 "clk" "" } { 88 256 288 104 "clk" "" } { 120 -152 -112 136 "clk" "" } { -88 -152 -112 -72 "clk" "" } { -576 200 240 -560 "CLK" "" } { -72 82 112 -56 "clk" "" } { 216 -168 -128 232 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.023 ns) + CELL(0.537 ns) 2.677 ns Player:inst6\|current_racket_center\[9\] 3 REG LCFF_X56_Y31_N27 2 " "Info: 3: + IC(1.023 ns) + CELL(0.537 ns) = 2.677 ns; Loc. = LCFF_X56_Y31_N27; Fanout = 2; REG Node = 'Player:inst6\|current_racket_center\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { CLK~clkctrl Player:inst6|current_racket_center[9] } "NODE_NAME" } } { "PLAYER/Player.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/PLAYER/Player.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.38 % ) " "Info: Total cell delay = 1.536 ns ( 57.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.141 ns ( 42.62 % ) " "Info: Total interconnect delay = 1.141 ns ( 42.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.677 ns" { CLK CLK~clkctrl Player:inst6|current_racket_center[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.677 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Player:inst6|current_racket_center[9] {} } { 0.000ns 0.000ns 0.118ns 1.023ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.676 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.676 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Main_Scheme.bdf" "" { Schematic "Z:/Project Brick Breaker/Project Version 2/Main_Scheme.bdf" { { -296 -160 8 -280 "CLK" "" } { -304 8 48 -288 "clk" "" } { -320 320 352 -304 "clk" "" } { -432 8 40 -416 "clk" "" } { 88 256 288 104 "clk" "" } { 120 -152 -112 136 "clk" "" } { -88 -152 -112 -72 "clk" "" } { -576 200 240 -560 "CLK" "" } { -72 82 112 -56 "clk" "" } { 216 -168 -128 232 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK~clkctrl 2 COMB CLKCTRL_G2 63 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 63; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Main_Scheme.bdf" "" { Schematic "Z:/Project Brick Breaker/Project Version 2/Main_Scheme.bdf" { { -296 -160 8 -280 "CLK" "" } { -304 8 48 -288 "clk" "" } { -320 320 352 -304 "clk" "" } { -432 8 40 -416 "clk" "" } { 88 256 288 104 "clk" "" } { 120 -152 -112 136 "clk" "" } { -88 -152 -112 -72 "clk" "" } { -576 200 240 -560 "CLK" "" } { -72 82 112 -56 "clk" "" } { 216 -168 -128 232 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.022 ns) + CELL(0.537 ns) 2.676 ns KBD:inst\|byterec:inst3\|dout\[0\] 3 REG LCFF_X55_Y31_N13 2 " "Info: 3: + IC(1.022 ns) + CELL(0.537 ns) = 2.676 ns; Loc. = LCFF_X55_Y31_N13; Fanout = 2; REG Node = 'KBD:inst\|byterec:inst3\|dout\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.559 ns" { CLK~clkctrl KBD:inst|byterec:inst3|dout[0] } "NODE_NAME" } } { "KBD/byterec.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/KBD/byterec.vhd" 175 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.40 % ) " "Info: Total cell delay = 1.536 ns ( 57.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.140 ns ( 42.60 % ) " "Info: Total interconnect delay = 1.140 ns ( 42.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.676 ns" { CLK CLK~clkctrl KBD:inst|byterec:inst3|dout[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.676 ns" { CLK {} CLK~combout {} CLK~clkctrl {} KBD:inst|byterec:inst3|dout[0] {} } { 0.000ns 0.000ns 0.118ns 1.022ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.677 ns" { CLK CLK~clkctrl Player:inst6|current_racket_center[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.677 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Player:inst6|current_racket_center[9] {} } { 0.000ns 0.000ns 0.118ns 1.023ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.676 ns" { CLK CLK~clkctrl KBD:inst|byterec:inst3|dout[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.676 ns" { CLK {} CLK~combout {} CLK~clkctrl {} KBD:inst|byterec:inst3|dout[0] {} } { 0.000ns 0.000ns 0.118ns 1.022ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "KBD/byterec.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/KBD/byterec.vhd" 175 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "PLAYER/Player.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/PLAYER/Player.vhd" 31 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.905 ns" { KBD:inst|byterec:inst3|dout[0] Player:inst6|Equal0~0 Player:inst6|Add1~2 Player:inst6|Add1~5 Player:inst6|current_racket_center[0]~11 Player:inst6|current_racket_center[1]~13 Player:inst6|current_racket_center[2]~15 Player:inst6|current_racket_center[3]~17 Player:inst6|current_racket_center[4]~19 Player:inst6|current_racket_center[5]~21 Player:inst6|current_racket_center[6]~23 Player:inst6|current_racket_center[7]~25 Player:inst6|current_racket_center[8]~27 Player:inst6|current_racket_center[9]~28 Player:inst6|current_racket_center[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.905 ns" { KBD:inst|byterec:inst3|dout[0] {} Player:inst6|Equal0~0 {} Player:inst6|Add1~2 {} Player:inst6|Add1~5 {} Player:inst6|current_racket_center[0]~11 {} Player:inst6|current_racket_center[1]~13 {} Player:inst6|current_racket_center[2]~15 {} Player:inst6|current_racket_center[3]~17 {} Player:inst6|current_racket_center[4]~19 {} Player:inst6|current_racket_center[5]~21 {} Player:inst6|current_racket_center[6]~23 {} Player:inst6|current_racket_center[7]~25 {} Player:inst6|current_racket_center[8]~27 {} Player:inst6|current_racket_center[9]~28 {} Player:inst6|current_racket_center[9] {} } { 0.000ns 0.502ns 0.689ns 0.485ns 0.449ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.385ns 0.393ns 0.438ns 0.414ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.677 ns" { CLK CLK~clkctrl Player:inst6|current_racket_center[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.677 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Player:inst6|current_racket_center[9] {} } { 0.000ns 0.000ns 0.118ns 1.023ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.676 ns" { CLK CLK~clkctrl KBD:inst|byterec:inst3|dout[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.676 ns" { CLK {} CLK~combout {} CLK~clkctrl {} KBD:inst|byterec:inst3|dout[0] {} } { 0.000ns 0.000ns 0.118ns 1.022ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "misc:inst17\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 register VGA_Controller:inst13\|oVGA_V_SYNC_t register VGA_Controller:inst13\|oVGA_V_SYNC_t 391 ps " "Info: Minimum slack time is 391 ps for clock \"misc:inst17\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" between source register \"VGA_Controller:inst13\|oVGA_V_SYNC_t\" and destination register \"VGA_Controller:inst13\|oVGA_V_SYNC_t\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Controller:inst13\|oVGA_V_SYNC_t 1 REG LCFF_X54_Y28_N17 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X54_Y28_N17; Fanout = 6; REG Node = 'VGA_Controller:inst13\|oVGA_V_SYNC_t'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Controller:inst13|oVGA_V_SYNC_t } "NODE_NAME" } } { "VGA/VGA_Controller.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/VGA/VGA_Controller.vhd" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns VGA_Controller:inst13\|oVGA_V_SYNC_t~0 2 COMB LCCOMB_X54_Y28_N16 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X54_Y28_N16; Fanout = 1; COMB Node = 'VGA_Controller:inst13\|oVGA_V_SYNC_t~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { VGA_Controller:inst13|oVGA_V_SYNC_t VGA_Controller:inst13|oVGA_V_SYNC_t~0 } "NODE_NAME" } } { "VGA/VGA_Controller.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/VGA/VGA_Controller.vhd" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns VGA_Controller:inst13\|oVGA_V_SYNC_t 3 REG LCFF_X54_Y28_N17 6 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X54_Y28_N17; Fanout = 6; REG Node = 'VGA_Controller:inst13\|oVGA_V_SYNC_t'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { VGA_Controller:inst13|oVGA_V_SYNC_t~0 VGA_Controller:inst13|oVGA_V_SYNC_t } "NODE_NAME" } } { "VGA/VGA_Controller.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/VGA/VGA_Controller.vhd" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { VGA_Controller:inst13|oVGA_V_SYNC_t VGA_Controller:inst13|oVGA_V_SYNC_t~0 VGA_Controller:inst13|oVGA_V_SYNC_t } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { VGA_Controller:inst13|oVGA_V_SYNC_t {} VGA_Controller:inst13|oVGA_V_SYNC_t~0 {} VGA_Controller:inst13|oVGA_V_SYNC_t {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.972 ns " "Info: + Latch edge is 0.972 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination misc:inst17\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 37.037 ns 0.972 ns  50 " "Info: Clock period of Destination clock \"misc:inst17\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" is 37.037 ns with  offset of 0.972 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.972 ns " "Info: - Launch edge is 0.972 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source misc:inst17\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 37.037 ns 0.972 ns  50 " "Info: Clock period of Source clock \"misc:inst17\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" is 37.037 ns with  offset of 0.972 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "misc:inst17\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 destination 2.604 ns + Longest register " "Info: + Longest clock path from clock \"misc:inst17\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" to destination register is 2.604 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns misc:inst17\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'misc:inst17\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns misc:inst17\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 102 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 102; COMB Node = 'misc:inst17\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.537 ns) 2.604 ns VGA_Controller:inst13\|oVGA_V_SYNC_t 3 REG LCFF_X54_Y28_N17 6 " "Info: 3: + IC(0.992 ns) + CELL(0.537 ns) = 2.604 ns; Loc. = LCFF_X54_Y28_N17; Fanout = 6; REG Node = 'VGA_Controller:inst13\|oVGA_V_SYNC_t'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.529 ns" { misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:inst13|oVGA_V_SYNC_t } "NODE_NAME" } } { "VGA/VGA_Controller.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/VGA/VGA_Controller.vhd" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.62 % ) " "Info: Total cell delay = 0.537 ns ( 20.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.067 ns ( 79.38 % ) " "Info: Total interconnect delay = 2.067 ns ( 79.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.604 ns" { misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:inst13|oVGA_V_SYNC_t } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.604 ns" { misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:inst13|oVGA_V_SYNC_t {} } { 0.000ns 1.075ns 0.992ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "misc:inst17\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 source 2.604 ns - Shortest register " "Info: - Shortest clock path from clock \"misc:inst17\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" to source register is 2.604 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns misc:inst17\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'misc:inst17\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns misc:inst17\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 102 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 102; COMB Node = 'misc:inst17\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.537 ns) 2.604 ns VGA_Controller:inst13\|oVGA_V_SYNC_t 3 REG LCFF_X54_Y28_N17 6 " "Info: 3: + IC(0.992 ns) + CELL(0.537 ns) = 2.604 ns; Loc. = LCFF_X54_Y28_N17; Fanout = 6; REG Node = 'VGA_Controller:inst13\|oVGA_V_SYNC_t'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.529 ns" { misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:inst13|oVGA_V_SYNC_t } "NODE_NAME" } } { "VGA/VGA_Controller.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/VGA/VGA_Controller.vhd" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.62 % ) " "Info: Total cell delay = 0.537 ns ( 20.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.067 ns ( 79.38 % ) " "Info: Total interconnect delay = 2.067 ns ( 79.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.604 ns" { misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:inst13|oVGA_V_SYNC_t } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.604 ns" { misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:inst13|oVGA_V_SYNC_t {} } { 0.000ns 1.075ns 0.992ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.604 ns" { misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:inst13|oVGA_V_SYNC_t } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.604 ns" { misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:inst13|oVGA_V_SYNC_t {} } { 0.000ns 1.075ns 0.992ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.604 ns" { misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:inst13|oVGA_V_SYNC_t {} } { 0.000ns 1.075ns 0.992ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "VGA/VGA_Controller.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/VGA/VGA_Controller.vhd" 213 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "VGA/VGA_Controller.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/VGA/VGA_Controller.vhd" 213 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.604 ns" { misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:inst13|oVGA_V_SYNC_t } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.604 ns" { misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:inst13|oVGA_V_SYNC_t {} } { 0.000ns 1.075ns 0.992ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.604 ns" { misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:inst13|oVGA_V_SYNC_t {} } { 0.000ns 1.075ns 0.992ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { VGA_Controller:inst13|oVGA_V_SYNC_t VGA_Controller:inst13|oVGA_V_SYNC_t~0 VGA_Controller:inst13|oVGA_V_SYNC_t } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { VGA_Controller:inst13|oVGA_V_SYNC_t {} VGA_Controller:inst13|oVGA_V_SYNC_t~0 {} VGA_Controller:inst13|oVGA_V_SYNC_t {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.604 ns" { misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:inst13|oVGA_V_SYNC_t } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.604 ns" { misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:inst13|oVGA_V_SYNC_t {} } { 0.000ns 1.075ns 0.992ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.604 ns" { misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:inst13|oVGA_V_SYNC_t {} } { 0.000ns 1.075ns 0.992ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "CLOCK_27 register misc:inst17\|Reset_Delay:r0\|Cont\[0\] register misc:inst17\|Reset_Delay:r0\|Cont\[0\] 391 ps " "Info: Minimum slack time is 391 ps for clock \"CLOCK_27\" between source register \"misc:inst17\|Reset_Delay:r0\|Cont\[0\]\" and destination register \"misc:inst17\|Reset_Delay:r0\|Cont\[0\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns misc:inst17\|Reset_Delay:r0\|Cont\[0\] 1 REG LCFF_X2_Y8_N1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y8_N1; Fanout = 4; REG Node = 'misc:inst17\|Reset_Delay:r0\|Cont\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { misc:inst17|Reset_Delay:r0|Cont[0] } "NODE_NAME" } } { "VGA/Reset_Delay.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/VGA/Reset_Delay.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns misc:inst17\|Reset_Delay:r0\|Cont\[0\]~0 2 COMB LCCOMB_X2_Y8_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X2_Y8_N0; Fanout = 1; COMB Node = 'misc:inst17\|Reset_Delay:r0\|Cont\[0\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { misc:inst17|Reset_Delay:r0|Cont[0] misc:inst17|Reset_Delay:r0|Cont[0]~0 } "NODE_NAME" } } { "VGA/Reset_Delay.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/VGA/Reset_Delay.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns misc:inst17\|Reset_Delay:r0\|Cont\[0\] 3 REG LCFF_X2_Y8_N1 4 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X2_Y8_N1; Fanout = 4; REG Node = 'misc:inst17\|Reset_Delay:r0\|Cont\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { misc:inst17|Reset_Delay:r0|Cont[0]~0 misc:inst17|Reset_Delay:r0|Cont[0] } "NODE_NAME" } } { "VGA/Reset_Delay.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/VGA/Reset_Delay.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { misc:inst17|Reset_Delay:r0|Cont[0] misc:inst17|Reset_Delay:r0|Cont[0]~0 misc:inst17|Reset_Delay:r0|Cont[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { misc:inst17|Reset_Delay:r0|Cont[0] {} misc:inst17|Reset_Delay:r0|Cont[0]~0 {} misc:inst17|Reset_Delay:r0|Cont[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_27 37.037 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_27\" is 37.037 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_27 37.037 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_27\" is 37.037 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_27 destination 2.628 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_27\" to destination register is 2.628 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK_27 1 CLK PIN_D13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 2; CLK Node = 'CLOCK_27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_27 } "NODE_NAME" } } { "Main_Scheme.bdf" "" { Schematic "Z:/Project Brick Breaker/Project Version 2/Main_Scheme.bdf" { { -688 24 192 -672 "CLOCK_27" "" } { -696 192 257 -680 "CLOCK_27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns CLOCK_27~clkctrl 2 COMB CLKCTRL_G9 21 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G9; Fanout = 21; COMB Node = 'CLOCK_27~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { CLOCK_27 CLOCK_27~clkctrl } "NODE_NAME" } } { "Main_Scheme.bdf" "" { Schematic "Z:/Project Brick Breaker/Project Version 2/Main_Scheme.bdf" { { -688 24 192 -672 "CLOCK_27" "" } { -696 192 257 -680 "CLOCK_27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(0.537 ns) 2.628 ns misc:inst17\|Reset_Delay:r0\|Cont\[0\] 3 REG LCFF_X2_Y8_N1 4 " "Info: 3: + IC(0.999 ns) + CELL(0.537 ns) = 2.628 ns; Loc. = LCFF_X2_Y8_N1; Fanout = 4; REG Node = 'misc:inst17\|Reset_Delay:r0\|Cont\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.536 ns" { CLOCK_27~clkctrl misc:inst17|Reset_Delay:r0|Cont[0] } "NODE_NAME" } } { "VGA/Reset_Delay.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/VGA/Reset_Delay.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 57.69 % ) " "Info: Total cell delay = 1.516 ns ( 57.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.112 ns ( 42.31 % ) " "Info: Total interconnect delay = 1.112 ns ( 42.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.628 ns" { CLOCK_27 CLOCK_27~clkctrl misc:inst17|Reset_Delay:r0|Cont[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.628 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} misc:inst17|Reset_Delay:r0|Cont[0] {} } { 0.000ns 0.000ns 0.113ns 0.999ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_27 source 2.628 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_27\" to source register is 2.628 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK_27 1 CLK PIN_D13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 2; CLK Node = 'CLOCK_27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_27 } "NODE_NAME" } } { "Main_Scheme.bdf" "" { Schematic "Z:/Project Brick Breaker/Project Version 2/Main_Scheme.bdf" { { -688 24 192 -672 "CLOCK_27" "" } { -696 192 257 -680 "CLOCK_27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns CLOCK_27~clkctrl 2 COMB CLKCTRL_G9 21 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G9; Fanout = 21; COMB Node = 'CLOCK_27~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { CLOCK_27 CLOCK_27~clkctrl } "NODE_NAME" } } { "Main_Scheme.bdf" "" { Schematic "Z:/Project Brick Breaker/Project Version 2/Main_Scheme.bdf" { { -688 24 192 -672 "CLOCK_27" "" } { -696 192 257 -680 "CLOCK_27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(0.537 ns) 2.628 ns misc:inst17\|Reset_Delay:r0\|Cont\[0\] 3 REG LCFF_X2_Y8_N1 4 " "Info: 3: + IC(0.999 ns) + CELL(0.537 ns) = 2.628 ns; Loc. = LCFF_X2_Y8_N1; Fanout = 4; REG Node = 'misc:inst17\|Reset_Delay:r0\|Cont\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.536 ns" { CLOCK_27~clkctrl misc:inst17|Reset_Delay:r0|Cont[0] } "NODE_NAME" } } { "VGA/Reset_Delay.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/VGA/Reset_Delay.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 57.69 % ) " "Info: Total cell delay = 1.516 ns ( 57.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.112 ns ( 42.31 % ) " "Info: Total interconnect delay = 1.112 ns ( 42.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.628 ns" { CLOCK_27 CLOCK_27~clkctrl misc:inst17|Reset_Delay:r0|Cont[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.628 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} misc:inst17|Reset_Delay:r0|Cont[0] {} } { 0.000ns 0.000ns 0.113ns 0.999ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.628 ns" { CLOCK_27 CLOCK_27~clkctrl misc:inst17|Reset_Delay:r0|Cont[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.628 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} misc:inst17|Reset_Delay:r0|Cont[0] {} } { 0.000ns 0.000ns 0.113ns 0.999ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.628 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} misc:inst17|Reset_Delay:r0|Cont[0] {} } { 0.000ns 0.000ns 0.113ns 0.999ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "VGA/Reset_Delay.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/VGA/Reset_Delay.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "VGA/Reset_Delay.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/VGA/Reset_Delay.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.628 ns" { CLOCK_27 CLOCK_27~clkctrl misc:inst17|Reset_Delay:r0|Cont[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.628 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} misc:inst17|Reset_Delay:r0|Cont[0] {} } { 0.000ns 0.000ns 0.113ns 0.999ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.628 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} misc:inst17|Reset_Delay:r0|Cont[0] {} } { 0.000ns 0.000ns 0.113ns 0.999ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { misc:inst17|Reset_Delay:r0|Cont[0] misc:inst17|Reset_Delay:r0|Cont[0]~0 misc:inst17|Reset_Delay:r0|Cont[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { misc:inst17|Reset_Delay:r0|Cont[0] {} misc:inst17|Reset_Delay:r0|Cont[0]~0 {} misc:inst17|Reset_Delay:r0|Cont[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.628 ns" { CLOCK_27 CLOCK_27~clkctrl misc:inst17|Reset_Delay:r0|Cont[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.628 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} misc:inst17|Reset_Delay:r0|Cont[0] {} } { 0.000ns 0.000ns 0.113ns 0.999ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.628 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} misc:inst17|Reset_Delay:r0|Cont[0] {} } { 0.000ns 0.000ns 0.113ns 0.999ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "KBD:inst\|bitrec:inst\|present_state.idle KBD_DAT CLK 4.167 ns register " "Info: tsu for register \"KBD:inst\|bitrec:inst\|present_state.idle\" (data pin = \"KBD_DAT\", clock pin = \"CLK\") is 4.167 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.883 ns + Longest pin register " "Info: + Longest pin to register delay is 6.883 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.882 ns) 0.882 ns KBD_DAT 1 PIN PIN_C24 3 " "Info: 1: + IC(0.000 ns) + CELL(0.882 ns) = 0.882 ns; Loc. = PIN_C24; Fanout = 3; PIN Node = 'KBD_DAT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KBD_DAT } "NODE_NAME" } } { "Main_Scheme.bdf" "" { Schematic "Z:/Project Brick Breaker/Project Version 2/Main_Scheme.bdf" { { -160 -200 -32 -144 "KBD_DAT" "" } { -168 -32 19 -152 "KBD_DAT" "" } { -40 -152 -103 -24 "KBD_DAT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.069 ns) + CELL(0.150 ns) 6.101 ns KBD:inst\|bitrec:inst\|Selector4~0 2 COMB LCCOMB_X54_Y32_N6 1 " "Info: 2: + IC(5.069 ns) + CELL(0.150 ns) = 6.101 ns; Loc. = LCCOMB_X54_Y32_N6; Fanout = 1; COMB Node = 'KBD:inst\|bitrec:inst\|Selector4~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.219 ns" { KBD_DAT KBD:inst|bitrec:inst|Selector4~0 } "NODE_NAME" } } { "KBD/bitrec.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/KBD/bitrec.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.438 ns) 6.799 ns KBD:inst\|bitrec:inst\|Selector4~1 3 COMB LCCOMB_X54_Y32_N8 1 " "Info: 3: + IC(0.260 ns) + CELL(0.438 ns) = 6.799 ns; Loc. = LCCOMB_X54_Y32_N8; Fanout = 1; COMB Node = 'KBD:inst\|bitrec:inst\|Selector4~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.698 ns" { KBD:inst|bitrec:inst|Selector4~0 KBD:inst|bitrec:inst|Selector4~1 } "NODE_NAME" } } { "KBD/bitrec.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/KBD/bitrec.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.883 ns KBD:inst\|bitrec:inst\|present_state.idle 4 REG LCFF_X54_Y32_N9 4 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 6.883 ns; Loc. = LCFF_X54_Y32_N9; Fanout = 4; REG Node = 'KBD:inst\|bitrec:inst\|present_state.idle'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { KBD:inst|bitrec:inst|Selector4~1 KBD:inst|bitrec:inst|present_state.idle } "NODE_NAME" } } { "KBD/bitrec.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/KBD/bitrec.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.554 ns ( 22.58 % ) " "Info: Total cell delay = 1.554 ns ( 22.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.329 ns ( 77.42 % ) " "Info: Total interconnect delay = 5.329 ns ( 77.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.883 ns" { KBD_DAT KBD:inst|bitrec:inst|Selector4~0 KBD:inst|bitrec:inst|Selector4~1 KBD:inst|bitrec:inst|present_state.idle } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.883 ns" { KBD_DAT {} KBD_DAT~combout {} KBD:inst|bitrec:inst|Selector4~0 {} KBD:inst|bitrec:inst|Selector4~1 {} KBD:inst|bitrec:inst|present_state.idle {} } { 0.000ns 0.000ns 5.069ns 0.260ns 0.000ns } { 0.000ns 0.882ns 0.150ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "KBD/bitrec.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/KBD/bitrec.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.680 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Main_Scheme.bdf" "" { Schematic "Z:/Project Brick Breaker/Project Version 2/Main_Scheme.bdf" { { -296 -160 8 -280 "CLK" "" } { -304 8 48 -288 "clk" "" } { -320 320 352 -304 "clk" "" } { -432 8 40 -416 "clk" "" } { 88 256 288 104 "clk" "" } { 120 -152 -112 136 "clk" "" } { -88 -152 -112 -72 "clk" "" } { -576 200 240 -560 "CLK" "" } { -72 82 112 -56 "clk" "" } { 216 -168 -128 232 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK~clkctrl 2 COMB CLKCTRL_G2 63 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 63; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Main_Scheme.bdf" "" { Schematic "Z:/Project Brick Breaker/Project Version 2/Main_Scheme.bdf" { { -296 -160 8 -280 "CLK" "" } { -304 8 48 -288 "clk" "" } { -320 320 352 -304 "clk" "" } { -432 8 40 -416 "clk" "" } { 88 256 288 104 "clk" "" } { 120 -152 -112 136 "clk" "" } { -88 -152 -112 -72 "clk" "" } { -576 200 240 -560 "CLK" "" } { -72 82 112 -56 "clk" "" } { 216 -168 -128 232 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 2.680 ns KBD:inst\|bitrec:inst\|present_state.idle 3 REG LCFF_X54_Y32_N9 4 " "Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.680 ns; Loc. = LCFF_X54_Y32_N9; Fanout = 4; REG Node = 'KBD:inst\|bitrec:inst\|present_state.idle'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { CLK~clkctrl KBD:inst|bitrec:inst|present_state.idle } "NODE_NAME" } } { "KBD/bitrec.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/KBD/bitrec.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.31 % ) " "Info: Total cell delay = 1.536 ns ( 57.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.144 ns ( 42.69 % ) " "Info: Total interconnect delay = 1.144 ns ( 42.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { CLK CLK~clkctrl KBD:inst|bitrec:inst|present_state.idle } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { CLK {} CLK~combout {} CLK~clkctrl {} KBD:inst|bitrec:inst|present_state.idle {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.883 ns" { KBD_DAT KBD:inst|bitrec:inst|Selector4~0 KBD:inst|bitrec:inst|Selector4~1 KBD:inst|bitrec:inst|present_state.idle } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.883 ns" { KBD_DAT {} KBD_DAT~combout {} KBD:inst|bitrec:inst|Selector4~0 {} KBD:inst|bitrec:inst|Selector4~1 {} KBD:inst|bitrec:inst|present_state.idle {} } { 0.000ns 0.000ns 5.069ns 0.260ns 0.000ns } { 0.000ns 0.882ns 0.150ns 0.438ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { CLK CLK~clkctrl KBD:inst|bitrec:inst|present_state.idle } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { CLK {} CLK~combout {} CLK~clkctrl {} KBD:inst|bitrec:inst|present_state.idle {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_27 VGA_G\[7\] VGA_Controller:inst13\|V_Cont\[8\] 13.254 ns register " "Info: tco from clock \"CLOCK_27\" to destination pin \"VGA_G\[7\]\" through register \"VGA_Controller:inst13\|V_Cont\[8\]\" is 13.254 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_27 misc:inst17\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 0.972 ns + " "Info: + Offset between input clock \"CLOCK_27\" and output clock \"misc:inst17\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" is 0.972 ns" {  } { { "Main_Scheme.bdf" "" { Schematic "Z:/Project Brick Breaker/Project Version 2/Main_Scheme.bdf" { { -688 24 192 -672 "CLOCK_27" "" } { -696 192 257 -680 "CLOCK_27" "" } } } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "misc:inst17\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 source 2.605 ns + Longest register " "Info: + Longest clock path from clock \"misc:inst17\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" to source register is 2.605 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns misc:inst17\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'misc:inst17\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns misc:inst17\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 102 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 102; COMB Node = 'misc:inst17\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.993 ns) + CELL(0.537 ns) 2.605 ns VGA_Controller:inst13\|V_Cont\[8\] 3 REG LCFF_X57_Y28_N17 6 " "Info: 3: + IC(0.993 ns) + CELL(0.537 ns) = 2.605 ns; Loc. = LCFF_X57_Y28_N17; Fanout = 6; REG Node = 'VGA_Controller:inst13\|V_Cont\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.530 ns" { misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:inst13|V_Cont[8] } "NODE_NAME" } } { "VGA/VGA_Controller.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/VGA/VGA_Controller.vhd" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.61 % ) " "Info: Total cell delay = 0.537 ns ( 20.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.068 ns ( 79.39 % ) " "Info: Total interconnect delay = 2.068 ns ( 79.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.605 ns" { misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:inst13|V_Cont[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.605 ns" { misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:inst13|V_Cont[8] {} } { 0.000ns 1.075ns 0.993ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "VGA/VGA_Controller.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/VGA/VGA_Controller.vhd" 213 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.427 ns + Longest register pin " "Info: + Longest register to pin delay is 9.427 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Controller:inst13\|V_Cont\[8\] 1 REG LCFF_X57_Y28_N17 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X57_Y28_N17; Fanout = 6; REG Node = 'VGA_Controller:inst13\|V_Cont\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Controller:inst13|V_Cont[8] } "NODE_NAME" } } { "VGA/VGA_Controller.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/VGA/VGA_Controller.vhd" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.345 ns) + CELL(0.398 ns) 0.743 ns VGA_Controller:inst13\|LessThan8~0 2 COMB LCCOMB_X57_Y28_N28 2 " "Info: 2: + IC(0.345 ns) + CELL(0.398 ns) = 0.743 ns; Loc. = LCCOMB_X57_Y28_N28; Fanout = 2; COMB Node = 'VGA_Controller:inst13\|LessThan8~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.743 ns" { VGA_Controller:inst13|V_Cont[8] VGA_Controller:inst13|LessThan8~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1509 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.736 ns) + CELL(0.420 ns) 1.899 ns VGA_Controller:inst13\|LessThan5~0 3 COMB LCCOMB_X54_Y28_N30 2 " "Info: 3: + IC(0.736 ns) + CELL(0.420 ns) = 1.899 ns; Loc. = LCCOMB_X54_Y28_N30; Fanout = 2; COMB Node = 'VGA_Controller:inst13\|LessThan5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.156 ns" { VGA_Controller:inst13|LessThan8~0 VGA_Controller:inst13|LessThan5~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1509 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.420 ns) 2.575 ns VGA_Controller:inst13\|oVGA_R~0 4 COMB LCCOMB_X54_Y28_N24 7 " "Info: 4: + IC(0.256 ns) + CELL(0.420 ns) = 2.575 ns; Loc. = LCCOMB_X54_Y28_N24; Fanout = 7; COMB Node = 'VGA_Controller:inst13\|oVGA_R~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { VGA_Controller:inst13|LessThan5~0 VGA_Controller:inst13|oVGA_R~0 } "NODE_NAME" } } { "VGA/VGA_Controller.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/VGA/VGA_Controller.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.710 ns) + CELL(0.413 ns) 3.698 ns VGA_Controller:inst13\|oVGA_G\[7\]~2 5 COMB LCCOMB_X55_Y28_N2 1 " "Info: 5: + IC(0.710 ns) + CELL(0.413 ns) = 3.698 ns; Loc. = LCCOMB_X55_Y28_N2; Fanout = 1; COMB Node = 'VGA_Controller:inst13\|oVGA_G\[7\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.123 ns" { VGA_Controller:inst13|oVGA_R~0 VGA_Controller:inst13|oVGA_G[7]~2 } "NODE_NAME" } } { "VGA/VGA_Controller.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/VGA/VGA_Controller.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.951 ns) + CELL(2.778 ns) 9.427 ns VGA_G\[7\] 6 PIN PIN_D11 0 " "Info: 6: + IC(2.951 ns) + CELL(2.778 ns) = 9.427 ns; Loc. = PIN_D11; Fanout = 0; PIN Node = 'VGA_G\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.729 ns" { VGA_Controller:inst13|oVGA_G[7]~2 VGA_G[7] } "NODE_NAME" } } { "Main_Scheme.bdf" "" { Schematic "Z:/Project Brick Breaker/Project Version 2/Main_Scheme.bdf" { { -560 1344 1520 -544 "VGA_G\[9..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.429 ns ( 46.98 % ) " "Info: Total cell delay = 4.429 ns ( 46.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.998 ns ( 53.02 % ) " "Info: Total interconnect delay = 4.998 ns ( 53.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.427 ns" { VGA_Controller:inst13|V_Cont[8] VGA_Controller:inst13|LessThan8~0 VGA_Controller:inst13|LessThan5~0 VGA_Controller:inst13|oVGA_R~0 VGA_Controller:inst13|oVGA_G[7]~2 VGA_G[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.427 ns" { VGA_Controller:inst13|V_Cont[8] {} VGA_Controller:inst13|LessThan8~0 {} VGA_Controller:inst13|LessThan5~0 {} VGA_Controller:inst13|oVGA_R~0 {} VGA_Controller:inst13|oVGA_G[7]~2 {} VGA_G[7] {} } { 0.000ns 0.345ns 0.736ns 0.256ns 0.710ns 2.951ns } { 0.000ns 0.398ns 0.420ns 0.420ns 0.413ns 2.778ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.605 ns" { misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:inst13|V_Cont[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.605 ns" { misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:inst13|V_Cont[8] {} } { 0.000ns 1.075ns 0.993ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.427 ns" { VGA_Controller:inst13|V_Cont[8] VGA_Controller:inst13|LessThan8~0 VGA_Controller:inst13|LessThan5~0 VGA_Controller:inst13|oVGA_R~0 VGA_Controller:inst13|oVGA_G[7]~2 VGA_G[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.427 ns" { VGA_Controller:inst13|V_Cont[8] {} VGA_Controller:inst13|LessThan8~0 {} VGA_Controller:inst13|LessThan5~0 {} VGA_Controller:inst13|oVGA_R~0 {} VGA_Controller:inst13|oVGA_G[7]~2 {} VGA_G[7] {} } { 0.000ns 0.345ns 0.736ns 0.256ns 0.710ns 2.951ns } { 0.000ns 0.398ns 0.420ns 0.420ns 0.413ns 2.778ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "KBD:inst\|lpf:cleaner\|shiftreg\[0\] KBD_CLK CLK -3.392 ns register " "Info: th for register \"KBD:inst\|lpf:cleaner\|shiftreg\[0\]\" (data pin = \"KBD_CLK\", clock pin = \"CLK\") is -3.392 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.680 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 2.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Main_Scheme.bdf" "" { Schematic "Z:/Project Brick Breaker/Project Version 2/Main_Scheme.bdf" { { -296 -160 8 -280 "CLK" "" } { -304 8 48 -288 "clk" "" } { -320 320 352 -304 "clk" "" } { -432 8 40 -416 "clk" "" } { 88 256 288 104 "clk" "" } { 120 -152 -112 136 "clk" "" } { -88 -152 -112 -72 "clk" "" } { -576 200 240 -560 "CLK" "" } { -72 82 112 -56 "clk" "" } { 216 -168 -128 232 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK~clkctrl 2 COMB CLKCTRL_G2 63 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 63; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Main_Scheme.bdf" "" { Schematic "Z:/Project Brick Breaker/Project Version 2/Main_Scheme.bdf" { { -296 -160 8 -280 "CLK" "" } { -304 8 48 -288 "clk" "" } { -320 320 352 -304 "clk" "" } { -432 8 40 -416 "clk" "" } { 88 256 288 104 "clk" "" } { 120 -152 -112 136 "clk" "" } { -88 -152 -112 -72 "clk" "" } { -576 200 240 -560 "CLK" "" } { -72 82 112 -56 "clk" "" } { 216 -168 -128 232 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 2.680 ns KBD:inst\|lpf:cleaner\|shiftreg\[0\] 3 REG LCFF_X54_Y32_N31 2 " "Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.680 ns; Loc. = LCFF_X54_Y32_N31; Fanout = 2; REG Node = 'KBD:inst\|lpf:cleaner\|shiftreg\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { CLK~clkctrl KBD:inst|lpf:cleaner|shiftreg[0] } "NODE_NAME" } } { "KBD/lpf.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/KBD/lpf.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.31 % ) " "Info: Total cell delay = 1.536 ns ( 57.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.144 ns ( 42.69 % ) " "Info: Total interconnect delay = 1.144 ns ( 42.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { CLK CLK~clkctrl KBD:inst|lpf:cleaner|shiftreg[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { CLK {} CLK~combout {} CLK~clkctrl {} KBD:inst|lpf:cleaner|shiftreg[0] {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "KBD/lpf.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/KBD/lpf.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.338 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.338 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.872 ns) 0.872 ns KBD_CLK 1 PIN PIN_D26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.872 ns) = 0.872 ns; Loc. = PIN_D26; Fanout = 1; PIN Node = 'KBD_CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KBD_CLK } "NODE_NAME" } } { "Main_Scheme.bdf" "" { Schematic "Z:/Project Brick Breaker/Project Version 2/Main_Scheme.bdf" { { -184 -200 -32 -168 "KBD_CLK" "" } { -56 -152 -103 -40 "KBD_CLK" "" } { -192 -32 17 -176 "KBD_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.100 ns) + CELL(0.366 ns) 6.338 ns KBD:inst\|lpf:cleaner\|shiftreg\[0\] 2 REG LCFF_X54_Y32_N31 2 " "Info: 2: + IC(5.100 ns) + CELL(0.366 ns) = 6.338 ns; Loc. = LCFF_X54_Y32_N31; Fanout = 2; REG Node = 'KBD:inst\|lpf:cleaner\|shiftreg\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.466 ns" { KBD_CLK KBD:inst|lpf:cleaner|shiftreg[0] } "NODE_NAME" } } { "KBD/lpf.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/KBD/lpf.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.238 ns ( 19.53 % ) " "Info: Total cell delay = 1.238 ns ( 19.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.100 ns ( 80.47 % ) " "Info: Total interconnect delay = 5.100 ns ( 80.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.338 ns" { KBD_CLK KBD:inst|lpf:cleaner|shiftreg[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.338 ns" { KBD_CLK {} KBD_CLK~combout {} KBD:inst|lpf:cleaner|shiftreg[0] {} } { 0.000ns 0.000ns 5.100ns } { 0.000ns 0.872ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { CLK CLK~clkctrl KBD:inst|lpf:cleaner|shiftreg[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { CLK {} CLK~combout {} CLK~clkctrl {} KBD:inst|lpf:cleaner|shiftreg[0] {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.338 ns" { KBD_CLK KBD:inst|lpf:cleaner|shiftreg[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.338 ns" { KBD_CLK {} KBD_CLK~combout {} KBD:inst|lpf:cleaner|shiftreg[0] {} } { 0.000ns 0.000ns 5.100ns } { 0.000ns 0.872ns 0.366ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "182 " "Info: Peak virtual memory: 182 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 28 20:20:49 2017 " "Info: Processing ended: Mon Aug 28 20:20:49 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
