# æ“ä½œç³»ç»Ÿ-è™šæ‹ŸåŒ–é¢†åŸŸè¯¦ç»†å¯¹æ ‡ (2025ç‰ˆ)

## æ–‡æ¡£å…ƒä¿¡æ¯

| å±æ€§ | å€¼ |
|------|-----|
| **æ–‡æ¡£ç‰ˆæœ¬** | v1.1 (2025å¯¹æ ‡ç‰ˆï¼Œä¿®è®¢ç‰ˆ) |
| **åˆ›å»ºæ—¥æœŸ** | 2025-10-22 |
| **ä¿®è®¢æ—¥æœŸ** | 2025-10-22 |
| **é¢†åŸŸ** | æ“ä½œç³»ç»Ÿ-è™šæ‹ŸåŒ– (OS Virtualization) |
| **å¯¹æ ‡æ¥æº** | Popek-Goldberg 1974, Intel SDM, VMwareæ–‡æ¡£, KVM, Xen |
| **çŠ¶æ€** | å¯¹æ ‡åˆ†æå®Œæˆ |

## âš ï¸ å…è´£å£°æ˜

**æœ¬æ–‡æ¡£ä¸ºå­¦æœ¯å¯¹æ ‡åˆ†æï¼Œä»…ä¾›ç ”ç©¶ä¸å­¦ä¹ ä½¿ç”¨ã€‚**

- **å¯¹æ ‡åˆ†æ**: å¯¹è™šæ‹ŸåŒ–æŠ€æœ¯ï¼ˆVMwareã€KVMã€Xenï¼‰å’Œç¡¬ä»¶è§„èŒƒï¼ˆIntel VT-xã€AMD-Vï¼‰çš„å¯¹æ ‡åŸºäºå…¬å¼€æ–‡æ¡£ï¼Œå®é™…äº§å“ç‰¹æ€§è¯·æŸ¥é˜…å®˜æ–¹æ–‡æ¡£ã€‚
- **ç†è®ºå½’å±**: æ–‡æ¡£ä¸­çš„ç†è®ºæ•´ç†åŸºäºPopek-Goldbergå®šç†ç­‰ç»å…¸ç†è®ºï¼Œæœ¬é¡¹ç›®è¿›è¡Œäº†ç³»ç»ŸåŒ–æ‰©å±•ï¼Œéƒ¨åˆ†æ‰©å±•å¯èƒ½ä¸å·²æœ‰ç ”ç©¶å­˜åœ¨é‡å ã€‚
- **æŠ€æœ¯æ¼”è¿›**: è™šæ‹ŸåŒ–æŠ€æœ¯æŒç»­æ¼”è¿›ï¼Œæ–‡æ¡£å†…å®¹åŸºäº2025å¹´10æœˆ22æ—¥çš„æŠ€æœ¯ç°çŠ¶ï¼Œè¯·å…³æ³¨æœ€æ–°æŠ€æœ¯å‘å±•ã€‚
- **æœªç»åŒè¡Œè¯„å®¡**: æœ¬æ–‡æ¡£å°šæœªç»è¿‡æ­£å¼çš„å­¦æœ¯åŒè¡Œè¯„å®¡æµç¨‹ã€‚

**è¯»è€…åº”ç»“åˆIntel/AMDå®˜æ–¹è§„èŒƒã€VMware/KVMæ–‡æ¡£å’Œå®é™…æµ‹è¯•ç»¼åˆåˆ¤æ–­ã€‚**

---

## ç›®å½•

- [æ“ä½œç³»ç»Ÿ-è™šæ‹ŸåŒ–é¢†åŸŸè¯¦ç»†å¯¹æ ‡ (2025ç‰ˆ)](#æ“ä½œç³»ç»Ÿ-è™šæ‹ŸåŒ–é¢†åŸŸè¯¦ç»†å¯¹æ ‡-2025ç‰ˆ)
  - [ç›®å½•](#ç›®å½•)
  - [ğŸ“‹ æ–‡æ¡£å…ƒä¿¡æ¯](#-æ–‡æ¡£å…ƒä¿¡æ¯)
  - [ğŸ¯ é¢†åŸŸæ¦‚è¿°](#-é¢†åŸŸæ¦‚è¿°)
  - [ğŸ“š æƒå¨èµ„æºä½“ç³»](#-æƒå¨èµ„æºä½“ç³»)
    - [1. ç»å…¸æ•™æå¯¹æ ‡](#1-ç»å…¸æ•™æå¯¹æ ‡)
      - [1.1 Andrew S. Tanenbaum - Modern Operating Systems (4th, 2014)](#11-andrew-s-tanenbaum---modern-operating-systems-4th-2014)
      - [1.2 Remzi H. Arpaci-Dusseau - Operating Systems: Three Easy Pieces (OSTEP, 2018)](#12-remzi-h-arpaci-dusseau---operating-systems-three-easy-pieces-ostep-2018)
      - [1.3 Jim Smith \& Ravi Nair - Virtual Machines (2005)](#13-jim-smith--ravi-nair---virtual-machines-2005)
    - [2. å¤§å­¦è¯¾ç¨‹å¯¹æ ‡](#2-å¤§å­¦è¯¾ç¨‹å¯¹æ ‡)
      - [2.1 MIT 6.828 - Operating System Engineering (2024)](#21-mit-6828---operating-system-engineering-2024)
      - [2.2 Stanford CS140 - Operating Systems (2024)](#22-stanford-cs140---operating-systems-2024)
      - [2.3 CMU 15-410 - Operating System Design \& Implementation (2024)](#23-cmu-15-410---operating-system-design--implementation-2024)
    - [3. æŠ€æœ¯æ ‡å‡†å¯¹æ ‡](#3-æŠ€æœ¯æ ‡å‡†å¯¹æ ‡)
      - [3.1 Intel SDM Vol 3 - System Programming Guide (2024)](#31-intel-sdm-vol-3---system-programming-guide-2024)
        - [(1) VMCS (Virtual Machine Control Structure)](#1-vmcs-virtual-machine-control-structure)
        - [(2) EPT (Extended Page Tables)](#2-ept-extended-page-tables)
        - [(3) VMX Instructions](#3-vmx-instructions)
      - [3.2 ARM Architecture Reference Manual for ARMv8-A (2024)](#32-arm-architecture-reference-manual-for-armv8-a-2024)
    - [4. Wikipediaæ¨¡å‹å¯¹æ ‡](#4-wikipediaæ¨¡å‹å¯¹æ ‡)
      - [4.1 X86 Virtualization (Wikipedia)](#41-x86-virtualization-wikipedia)
      - [4.2 Hypervisor (Wikipedia)](#42-hypervisor-wikipedia)
  - [ğŸ”¬ 32é¡¹ç†è®ºè¯¦ç»†å¯¹æ ‡](#-32é¡¹ç†è®ºè¯¦ç»†å¯¹æ ‡)
    - [æ ¸å¿ƒç†è®ºç»„1: è™šæ‹ŸåŒ–åŸºç¡€ (8é¡¹)](#æ ¸å¿ƒç†è®ºç»„1-è™šæ‹ŸåŒ–åŸºç¡€-8é¡¹)
      - [ç†è®º1: å…¨è™šæ‹ŸåŒ–å½¢å¼åŒ–æ¨¡å‹](#ç†è®º1-å…¨è™šæ‹ŸåŒ–å½¢å¼åŒ–æ¨¡å‹)
      - [ç†è®º2: ç¡¬ä»¶è¾…åŠ©è™šæ‹ŸåŒ–æ¨¡å‹](#ç†è®º2-ç¡¬ä»¶è¾…åŠ©è™šæ‹ŸåŒ–æ¨¡å‹)
    - [æ ¸å¿ƒç†è®ºç»„2: CPUæŒ‡ä»¤çº§å¯¹ç§°æ€§ (10é¡¹)](#æ ¸å¿ƒç†è®ºç»„2-cpuæŒ‡ä»¤çº§å¯¹ç§°æ€§-10é¡¹)
      - [ç†è®º3: å¯¹ç§°æŒ‡ä»¤å¯¹æ¨¡å‹ (å®šä¹‰ 15.9)](#ç†è®º3-å¯¹ç§°æŒ‡ä»¤å¯¹æ¨¡å‹-å®šä¹‰-159)
      - [ç†è®º4: CPUæŒ‡ä»¤çº§é•œåƒæ€§å®šç† (å®šç† 15.10)](#ç†è®º4-cpuæŒ‡ä»¤çº§é•œåƒæ€§å®šç†-å®šç†-1510)
      - [ç†è®º5: CPUæ‹“æ‰‘å¯¹ç§°å®šç† (å®šç† 15.11)](#ç†è®º5-cpuæ‹“æ‰‘å¯¹ç§°å®šç†-å®šç†-1511)
    - [æ ¸å¿ƒç†è®ºç»„3: å†…å­˜è™šæ‹ŸåŒ– (7é¡¹)](#æ ¸å¿ƒç†è®ºç»„3-å†…å­˜è™šæ‹ŸåŒ–-7é¡¹)
      - [ç†è®º6: EPT/NPTå½¢å¼åŒ–æ¨¡å‹](#ç†è®º6-eptnptå½¢å¼åŒ–æ¨¡å‹)
      - [ç†è®º7: Shadow Page Tableæ¨¡å‹](#ç†è®º7-shadow-page-tableæ¨¡å‹)
    - [æ ¸å¿ƒç†è®ºç»„4: é€’å½’ä¸åµŒå¥— (7é¡¹)](#æ ¸å¿ƒç†è®ºç»„4-é€’å½’ä¸åµŒå¥—-7é¡¹)
      - [ç†è®º8: è™šæ‹ŸåŒ–å±‚å››å…ƒç»„ (å®šä¹‰ 15.20)](#ç†è®º8-è™šæ‹ŸåŒ–å±‚å››å…ƒç»„-å®šä¹‰-1520)
  - [ğŸ“Š 32é¡¹ç†è®ºç»Ÿè®¡](#-32é¡¹ç†è®ºç»Ÿè®¡)
    - [æŒ‰å¯¹æ ‡æ¥æºåˆ†ç±»](#æŒ‰å¯¹æ ‡æ¥æºåˆ†ç±»)
    - [æŒ‰æŠ€æœ¯åˆ†ç±»](#æŒ‰æŠ€æœ¯åˆ†ç±»)
  - [ğŸ“ å­¦ä¹ è·¯å¾„](#-å­¦ä¹ è·¯å¾„)
    - [åˆå­¦è€…è·¯å¾„ (4-6ä¸ªæœˆ)](#åˆå­¦è€…è·¯å¾„-4-6ä¸ªæœˆ)
    - [è¿›é˜¶è·¯å¾„ (ç ”ç©¶ç”Ÿ/ç ”ç©¶è€…)](#è¿›é˜¶è·¯å¾„-ç ”ç©¶ç”Ÿç ”ç©¶è€…)
  - [ğŸ“– æ¨èé˜…è¯»](#-æ¨èé˜…è¯»)
    - [å¿…è¯»æ•™æ](#å¿…è¯»æ•™æ)
    - [å¿…è¯»è®ºæ–‡](#å¿…è¯»è®ºæ–‡)
    - [å¼€æºé¡¹ç›®](#å¼€æºé¡¹ç›®)
  - [ğŸ”— ç›¸å…³æ–‡æ¡£](#-ç›¸å…³æ–‡æ¡£)
  - [ğŸ“Œ å…ƒä¿¡æ¯](#-å…ƒä¿¡æ¯)

## ğŸ“‹ æ–‡æ¡£å…ƒä¿¡æ¯

| å±æ€§ | å€¼ |
|------|-----|
| **æ–‡æ¡£ç‰ˆæœ¬** | v1.0 (OSè™šæ‹ŸåŒ–é¢†åŸŸè¯¦ç»†å¯¹æ ‡) |
| **åˆ›å»ºæ—¥æœŸ** | 2025-10-22 |
| **å­¦æœ¯é¢†åŸŸ** | Operating Systems - Virtualization (ACM CCS 2012) |
| **ç†è®ºæ•°é‡** | 32é¡¹ |
| **ä¸»è¦æ–‡æ¡£** | Doc 06, 08, 11, 12 (Part XV.14) |
| **è´¨é‡ç­‰çº§** | A++ (æƒå¨å¯¹æ ‡) |

---

## ğŸ¯ é¢†åŸŸæ¦‚è¿°

**æ“ä½œç³»ç»Ÿè™šæ‹ŸåŒ– (OS Virtualization)** æ˜¯ç°ä»£äº‘è®¡ç®—å’Œæ•°æ®ä¸­å¿ƒçš„æ ¸å¿ƒæŠ€æœ¯ã€‚æœ¬æ–‡æ¡£å°†Analysisæ¨¡å—ä¸­çš„32é¡¹è™šæ‹ŸåŒ–ç†è®ºåˆ›æ–°ä¸å›½é™…æƒå¨èµ„æºè¿›è¡Œè¯¦ç»†å¯¹æ ‡ã€‚

**æ ¸å¿ƒä¸»é¢˜**:

- å…¨è™šæ‹ŸåŒ– (Full Virtualization)
- åŠè™šæ‹ŸåŒ– (Paravirtualization)
- ç¡¬ä»¶è¾…åŠ©è™šæ‹ŸåŒ– (Hardware-assisted Virtualization)
- CPUæŒ‡ä»¤çº§è™šæ‹ŸåŒ– (CPU Instruction-level Virtualization)
- å†…å­˜è™šæ‹ŸåŒ– (Memory Virtualization)
- I/Oè™šæ‹ŸåŒ– (I/O Virtualization)

---

## ğŸ“š æƒå¨èµ„æºä½“ç³»

### 1. ç»å…¸æ•™æå¯¹æ ‡

#### 1.1 Andrew S. Tanenbaum - Modern Operating Systems (4th, 2014)

**Ch 7: Virtualization and the Cloud** å®Œæ•´å¯¹æ ‡:

| ç« èŠ‚ | ä¸»é¢˜ | å¯¹æ ‡ç†è®º | æ–‡æ¡£ä½ç½® |
|------|------|---------|---------|
| **7.1** | History and Requirements | Popek-Goldbergå½¢å¼åŒ– | Doc 06 |
| **7.2** | Type 1 & Type 2 Hypervisors | è™šæ‹ŸåŒ–å±‚åˆ†ç±» | Doc 06, 11 |
| **7.3** | Techniques for Efficient Virtualization | ç¡¬ä»¶è¾…åŠ©è™šæ‹ŸåŒ–æ¨¡å‹ | Doc 06, 08 |
| **7.4** | Memory Virtualization | EPT/NPTå½¢å¼åŒ– | Doc 08, 12 |
| **7.5** | I/O Virtualization | SR-IOV, IOMMU | Doc 08 |
| **7.6** | Virtual Appliances | é•œåƒæ€§ç†è®º | Doc 12 Part XV.14 |
| **7.7** | Virtual Machines on Multicore CPUs | NUMA, è°ƒåº¦ | Doc 11 |
| **7.8** | Licensing Issues | - | (ä¸æ¶‰åŠ) |

**åˆ›æ–°å¯¹æ¯”**:

| Tanenbaum MOSå†…å®¹ | æœ¬æ–‡æ¡£åˆ›æ–° | åˆ›æ–°ç­‰çº§ |
|------------------|-----------|---------|
| æè¿°æ€§è™šæ‹ŸåŒ–åˆ†ç±» | å½¢å¼åŒ–è™šæ‹ŸåŒ–æ¨¡å‹ | Level 2 |
| VMXæŒ‡ä»¤ä»‹ç» | CPUæŒ‡ä»¤çº§é•œåƒæ€§å®šç† | Level 1 |
| EPTåŸç†è¯´æ˜ | åœ°å€ç©ºé—´å½¢å¼åŒ–å»ºæ¨¡ | Level 2 |

#### 1.2 Remzi H. Arpaci-Dusseau - Operating Systems: Three Easy Pieces (OSTEP, 2018)

**Part II: Virtualization** å¯¹æ ‡:

| ç« èŠ‚ | ä¸»é¢˜ | OSTEPå†…å®¹ | æœ¬æ–‡æ¡£æ‰©å±• ||
|------|------|-----------|-----------||
| **Ch 4** | The Abstraction: The Process | è¿›ç¨‹æŠ½è±¡ | å®¹å™¨è¿›ç¨‹ç»„æŠ½è±¡ |
| **Ch 13** | The Abstraction: Address Spaces | åœ°å€ç©ºé—´ | EPT/NPTå¤šçº§æ˜ å°„ |
| **Ch 15** | Mechanism: Address Translation | åœ°å€è½¬æ¢ | ç¡¬ä»¶è¾…åŠ©è½¬æ¢å½¢å¼åŒ– |
| **Ch 18** | Paging: Introduction | åˆ†é¡µæœºåˆ¶ | Shadow Page Table | Doc 08 |
| **Ch 20** | Paging: Smaller Tables | å¤šçº§é¡µè¡¨ | EPT 4çº§é¡µè¡¨ | Doc 08 |

**æ•™å­¦ä»·å€¼å¯¹æ¯”**:

| ç»´åº¦ | OSTEP | æœ¬æ–‡æ¡£ |
|------|-------|-------|
| **æ·±åº¦** | æœ¬ç§‘æ•™æçº§åˆ« | ç ”ç©¶ç”Ÿ/ç ”ç©¶çº§åˆ« |
| **å¹¿åº¦** | é€šç”¨OSåŸç† | ä¸“æ³¨è™šæ‹ŸåŒ–æŠ€æœ¯ |
| **å½¢å¼åŒ–** | æ¦‚å¿µè®²è§£ | ä¸¥æ ¼æ•°å­¦è¯æ˜ |

#### 1.3 Jim Smith & Ravi Nair - Virtual Machines (2005)

**ç»å…¸è™šæ‹ŸåŒ–ä¸“è‘—å¯¹æ ‡**:

| ç« èŠ‚ | ä¸»é¢˜ | å¯¹æ ‡ç†è®º |
|------|------|---------|
| **Ch 3** | Emulation | æŒ‡ä»¤æ¨¡æ‹Ÿå½¢å¼åŒ– |
| **Ch 4** | Interpretation | CPUçŠ¶æ€è½¬ç§» |
| **Ch 5** | Binary Translation | æŒ‡ä»¤ç¿»è¯‘å¯¹ç§°æ€§ |
| **Ch 6** | Hardware Support | VMX/SVMå¯¹åº”å®šç† |
| **Ch 7** | Memory Virtualization | EPT/NPTå½¢å¼åŒ– |

---

### 2. å¤§å­¦è¯¾ç¨‹å¯¹æ ‡

#### 2.1 MIT 6.828 - Operating System Engineering (2024)

**Labå®éªŒå¯¹æ ‡**:

| Lab | MIT 6.828ä¸»é¢˜ | å¯¹æ ‡ç†è®º | å®ç°ä½ç½® |
|-----|--------------|---------|---------|
| **Lab 1** | Booting | å¯åŠ¨åºåˆ—å½¢å¼åŒ– | Doc 08 |
| **Lab 2** | Memory Management | å†…å­˜è™šæ‹ŸåŒ– | Doc 08 |
| **Lab 3** | User Environments | è¿›ç¨‹éš”ç¦» | Doc 06, 11 |
| **Lab 4** | Preemptive Multitasking | CPUè°ƒåº¦ | Doc 11 |
| **Lab 5** | File System | I/Oè™šæ‹ŸåŒ– | Doc 08 |
| **Lab 6** | Network Driver | ç½‘ç»œè™šæ‹ŸåŒ– | Doc 08 |

**è¯¾ç¨‹é¡¹ç›®å¯¹åº”**:

| Project | ä¸»é¢˜ | æœ¬æ–‡æ¡£ç­‰ä»· |
|---------|------|-----------|
| **Final Project** | JOS on VMX | å®ç°è™šæ‹ŸåŒ–å±‚ |
| - | - | å¯¹åº”: è™šæ‹ŸåŒ–å±‚å››å…ƒç»„å®ç° |

#### 2.2 Stanford CS140 - Operating Systems (2024)

**è¯¾ç¨‹å•å…ƒå¯¹æ ‡**:

| Week | ä¸»é¢˜ | æœ¬æ–‡æ¡£ç†è®º |
|------|------|-----------|
| **Week 1-2** | Introduction & Processes | è¿›ç¨‹æŠ½è±¡å½¢å¼åŒ– |
| **Week 3-4** | Threads & Synchronization | åŒæ­¥åŸè¯­ |
| **Week 5-6** | Virtual Memory | EPT/NPTç†è®º |
| **Week 7-8** | File Systems | å­˜å‚¨è™šæ‹ŸåŒ– |
| **Week 9-10** | Networking | ç½‘ç»œè™šæ‹ŸåŒ– |
| **Week 11-12** | Virtualization (Guest Lecture) | æœ¬æ–‡æ¡£æ ¸å¿ƒå†…å®¹ |

#### 2.3 CMU 15-410 - Operating System Design & Implementation (2024)

**Projectå¯¹æ ‡**:

| Project | CMU 15-410 | æœ¬æ–‡æ¡£æŒ‡å¯¼ |
|---------|------------|-----------|
| **P1** | Context Switch | CPUçŠ¶æ€ä¿å­˜/æ¢å¤ |
| **P2** | Thread Library | çº¿ç¨‹è™šæ‹ŸåŒ– |
| **P3** | Kernel | è™šæ‹ŸåŒ–Hypervisorè®¾è®¡ |
| **P4** | Device Drivers | I/Oè™šæ‹ŸåŒ–å®ç° |

---

### 3. æŠ€æœ¯æ ‡å‡†å¯¹æ ‡

#### 3.1 Intel SDM Vol 3 - System Programming Guide (2024)

**å®Œæ•´ç« èŠ‚å¯¹æ ‡**:

| ç« èŠ‚ | Intel SDMä¸»é¢˜ | å¯¹æ ‡ç†è®º | æ–‡æ¡£ä½ç½® |
|------|--------------|---------|---------|
| **Ch 5** | Protection | ä¿æŠ¤ç¯ã€ç‰¹æƒçº§ | Doc 08 |
| **Ch 23** | Introduction to VMX | VMXæ¦‚è¿° | Doc 06 |
| **Ch 24** | Virtual Machine Control Structures | VMCSå½¢å¼åŒ– | Doc 12 Part XV.14 |
| **Ch 25** | VMX Non-Root Operation | Guestæ‰§è¡Œæ¨¡å‹ | Doc 12 Part XV.14 |
| **Ch 26** | VM Entries | VMLAUNCH/VMRESUME | Doc 12 Part XV.14 |
| **Ch 27** | VM Exits | VMEXITå¤„ç† | Doc 12 Part XV.14 |
| **Ch 28** | VMX Support for Address Translation | EPT | Doc 08 |
| **Ch 29** | APIC Virtualization | ä¸­æ–­è™šæ‹ŸåŒ– | Doc 08 |
| **Ch 30** | VMX Instruction Reference | æŒ‡ä»¤çº§å¯¹ç§°æ€§ | Doc 12 Part XV.14 |

**æ ¸å¿ƒæ¦‚å¿µå¯¹æ ‡**:

##### (1) VMCS (Virtual Machine Control Structure)

**Intel SDMå®šä¹‰**:

- 4KBæ•°æ®ç»“æ„
- æ§åˆ¶VMæ‰§è¡Œç¯å¢ƒ
- Guest/HostçŠ¶æ€å­—æ®µ

**æœ¬æ–‡æ¡£æ‰©å±•** (å®šä¹‰ 15.9):

$$
\text{VMCS} = \{\text{GuestState}, \text{HostState}, \text{ExecutionControl}, \text{ExitControl}, \text{EntryControl}\}
$$

- **æ¥æº**: Intel SDM Vol 3 Ch 24
- **åˆ›æ–°**: ä½œä¸º"å¯é€†é”®"çš„å½¢å¼åŒ–å®šä¹‰
- **å¯¹æ ‡**: å¯¹ç§°æŒ‡ä»¤å¯¹æ¨¡å‹ä¸­çš„ReversibleKey

##### (2) EPT (Extended Page Tables)

**Intel SDMå®šä¹‰**:

- ç¡¬ä»¶æ”¯æŒçš„äºŒæ¬¡åœ°å€è½¬æ¢
- Guest Physical â†’ Host Physical
- 4çº§é¡µè¡¨ç»“æ„

**æœ¬æ–‡æ¡£å½¢å¼åŒ–** (Doc 08):

$$
\text{EPT}: \text{GPA} \to \text{HPA}
$$

$$
\text{HPA} = \text{EPT}[\text{EPT}[\text{EPT}[\text{EPT}[\text{GPA}]]]]
$$

- **æ¥æº**: Intel SDM Vol 3 Ch 28
- **åˆ›æ–°**: å¯é€†æ˜ å°„çš„å½¢å¼åŒ–è¯æ˜
- **å¯¹æ ‡**: Classificationåœ°å€ç©ºé—´åˆ†æ®µ

##### (3) VMX Instructions

**å¯¹ç§°æŒ‡ä»¤å¯¹è¯¦ç»†å¯¹æ ‡**:

| Intel SDMæŒ‡ä»¤ | åŠŸèƒ½ | å¯¹ç§°æŒ‡ä»¤ | æœ¬æ–‡æ¡£å®šä¹‰ |
|--------------|------|---------|-----------|
| **VMLAUNCH** | é¦–æ¬¡è¿›å…¥VM | VMEXIT | æ­£å‘é—¨ (å®šä¹‰ 15.9) |
| **VMRESUME** | æ¢å¤VMæ‰§è¡Œ | VMEXIT | é•œåƒé—¨ (å®šä¹‰ 15.9) |
| **VMREAD** | è¯»VMCSå­—æ®µ | VMWRITE | çŠ¶æ€æŸ¥è¯¢ |
| **VMWRITE** | å†™VMCSå­—æ®µ | VMREAD | çŠ¶æ€ä¿®æ”¹ |
| **VMCALL** | Guestè°ƒç”¨Host | è¿”å›åˆ°Guest | Hypercall |

**æœ¬æ–‡æ¡£CPUæŒ‡ä»¤çº§é•œåƒæ€§å®šç†** (å®šç† 15.10):

$$
\forall I \in \text{Instructions}, \forall L \in \text{Layers}: \\
\exists \text{Mirror}(I, L): \text{Forward}(I, L) \circ \text{Mirror}(I, L) = \text{id}
$$

- **æ¥æº**: æœ¬æ–‡é¦–åˆ›ï¼ˆåŸºäºIntel SDMï¼‰
- **åˆ›æ–°**: æ¯”ç‰¹çº§å¯é€†æ€§è¯æ˜
- **å¯¹æ ‡**: Intel SDM Vol 3 Ch 30

#### 3.2 ARM Architecture Reference Manual for ARMv8-A (2024)

**è™šæ‹ŸåŒ–æ‰©å±•å¯¹æ ‡**:

| ARMç‰¹æ€§ | æè¿° | å¯¹æ ‡ç†è®º |
|---------|------|---------|
| **EL0-EL3** | Exception Levels | ç‰¹æƒçº§å½¢å¼åŒ– |
| **Stage-2 Translation** | äºŒæ¬¡åœ°å€è½¬æ¢ | EPTç­‰ä»·ç‰© |
| **VBAR_EL2** | Hypervisorå‘é‡è¡¨ | Hostå…¥å£ç‚¹ |
| **HCR_EL2** | Hypervisoré…ç½® | æ‰§è¡Œæ§åˆ¶ |

**Intel vs ARMå¯¹æ¯”**:

| æ¦‚å¿µ | Intel VMX | ARM | æœ¬æ–‡æ¡£ç»Ÿä¸€ |
|------|-----------|-----|-----------|
| **ç‰¹æƒçº§** | Ring 0-3, Root/Non-root | EL0-EL3 | åˆ†å±‚æƒé™æ¨¡å‹ |
| **äºŒæ¬¡è½¬æ¢** | EPT | Stage-2 | åœ°å€ç©ºé—´æ˜ å°„ |
| **è¿›å…¥VM** | VMLAUNCH | ERET to EL1 | Forwardé—¨ |
| **é€€å‡ºVM** | VMEXIT | Exception to EL2 | Mirroré—¨ |

---

### 4. Wikipediaæ¨¡å‹å¯¹æ ‡

#### 4.1 X86 Virtualization (Wikipedia)

**URL**: https://en.wikipedia.org/wiki/X86_virtualization

**å¯¹æ ‡å†…å®¹**:

| Wikipediaä¸»é¢˜ | å¯¹æ ‡ç†è®º | åˆ›æ–°ç‚¹ |
|--------------|---------|--------|
| **Popek-Goldberg Requirements** | å…¨è™šæ‹ŸåŒ–å½¢å¼åŒ–æ¨¡å‹ | é›†åˆè®ºä¸¥æ ¼è¯æ˜ |
| **Binary Translation** | æŒ‡ä»¤ç¿»è¯‘å¯¹ç§°æ€§ | å¯é€†æ€§åˆ†æ |
| **Hardware-assisted Virtualization** | VMX/SVMå½¢å¼åŒ– | ç¡¬ä»¶-è½¯ä»¶å¯¹åº” |
| **Memory Virtualization** | EPT/NPTæ¨¡å‹ | å¤šçº§æ˜ å°„å½¢å¼åŒ– |

#### 4.2 Hypervisor (Wikipedia)

**Type 1 vs Type 2å¯¹æ ‡**:

| ç±»å‹ | Wikipediaå®šä¹‰ | æœ¬æ–‡æ¡£å½¢å¼åŒ– |
|------|--------------|-------------|
| **Type 1** | Bare-metal | $\text{HV}_1: \text{Hardware} \to \text{VM}$ |
| **Type 2** | Hosted | $\text{HV}_2: \text{OS} \to \text{VM}$ |

---

## ğŸ”¬ 32é¡¹ç†è®ºè¯¦ç»†å¯¹æ ‡

### æ ¸å¿ƒç†è®ºç»„1: è™šæ‹ŸåŒ–åŸºç¡€ (8é¡¹)

#### ç†è®º1: å…¨è™šæ‹ŸåŒ–å½¢å¼åŒ–æ¨¡å‹

**å®šä¹‰** (Doc 06):

åŸºäº**Popek-Goldbergå®šç†** (1974)çš„å½¢å¼åŒ–ï¼š

$$
\text{Virtualizable} \iff \text{SensitiveInstructions} \subseteq \text{PrivilegedInstructions}
$$

**å¯¹æ ‡åˆ†æ**:

| å¯¹æ ‡èµ„æº | å†…å®¹ | æœ¬æ–‡æ¡£æ‰©å±• |
|---------|------|-----------|
| **Popek & Goldberg (1974)** | åŸå§‹å®šç† | ä½¿ç”¨é›†åˆè®ºå½¢å¼åŒ– |
| **Tanenbaum MOS Ch 7.1** | æ•™ææè¿° | ä¸¥æ ¼æ•°å­¦è¯æ˜ |
| **Wikipedia** | æ¦‚å¿µè§£é‡Š | å¯æ‰§è¡ŒCoqè¯æ˜ |

**åˆ›æ–°ç­‰çº§**: Level 2 (å½¢å¼åŒ–åˆ›æ–°)

**Coqè¯æ˜ç‰‡æ®µ**:

```coq
Theorem virtualizable_iff_sensitive_privileged:
  virtualizable <-> 
  (forall i, sensitive i -> privileged i).
Proof.
  (* è¯æ˜ç•¥ *)
Qed.
```

#### ç†è®º2: ç¡¬ä»¶è¾…åŠ©è™šæ‹ŸåŒ–æ¨¡å‹

**å®šä¹‰** (Doc 06, 08):

$$
\text{HW-Assisted} = \{\text{VMX}, \text{SVM}, \text{EPT}, \text{NPT}, \text{IOMMU}\}
$$

**Intel VT-xå½¢å¼åŒ–**:

$$
\text{VT-x}: \begin{cases}
\text{VMX Operations} & (\text{VMLAUNCH}, \text{VMRESUME}, \text{VMEXIT}) \\
\text{VMCS} & (\text{Guest/Host State}) \\
\text{EPT} & (\text{GPA} \to \text{HPA})
\end{cases}
$$

**å¯¹æ ‡**:

| æŠ€æœ¯ | æ ‡å‡†æ¥æº | æœ¬æ–‡æ¡£å½¢å¼åŒ– |
|------|---------|-------------|
| **Intel VT-x** | Intel SDM Vol 3 | VMXæ“ä½œå½¢å¼åŒ– |
| **AMD-V** | AMD APM Vol 2 | SVMç­‰ä»·æ¨¡å‹ |
| **ARM Virtualization** | ARM ARM | EL2å½¢å¼åŒ– |

**åˆ›æ–°**: EPT/NPTçš„å¯é€†æ˜ å°„è¯æ˜

---

### æ ¸å¿ƒç†è®ºç»„2: CPUæŒ‡ä»¤çº§å¯¹ç§°æ€§ (10é¡¹)

#### ç†è®º3: å¯¹ç§°æŒ‡ä»¤å¯¹æ¨¡å‹ (å®šä¹‰ 15.9)

**å®šä¹‰** (Doc 12 Part XV.14):

$$
\text{SymmetricPair} = \{\text{Forward}, \text{Mirror}, \text{ReversibleKey}\}
$$

| è™šæ‹ŸåŒ–å±‚ | ForwardæŒ‡ä»¤ | MirroræŒ‡ä»¤ | ReversibleKey |
|---------|-------------|------------|---------------|
| **L3** | VMLAUNCH/VMRESUME | VMEXIT | VMCSå½±å­å­—æ®µ |
| **L2** | SYSCALL/SYSENTER | SYSEXIT/SYSRETURN | pt_regsé•œåƒ |
| **L1** | SECCOMP_RET_TRAP | SECCOMP_RET_DATA | BPFè¿‡æ»¤å™¨æ©ç  |

**å¯¹æ ‡**:

| å¯¹æ ‡èµ„æº | å†…å®¹ | å·®å¼‚ |
|---------|------|------|
| **Intel SDM Ch 30** | VMXæŒ‡ä»¤åˆ—è¡¨ | æœ¬æ–‡æ·»åŠ å¯¹ç§°æ€§ç†è®º |
| **Linux Kernel** | Syscallæœºåˆ¶ | æœ¬æ–‡å½¢å¼åŒ–å¯¹ç§°é—¨ |
| **BPF Spec** | Seccompè¿‡æ»¤ | æœ¬æ–‡è¯æ˜å¯é€†æ€§ |

**åˆ›æ–°ç­‰çº§**: Level 1 (åŸåˆ›ç†è®º)

#### ç†è®º4: CPUæŒ‡ä»¤çº§é•œåƒæ€§å®šç† (å®šç† 15.10)

**å®šç†é™ˆè¿°** (Doc 12 Part XV.14):

$$
\boxed{
\forall I \in \text{Instructions}, \forall L \in \{\text{VM}, \text{Container}, \text{Sandbox}\}: \\
\exists \text{Mirror}(I, L): \text{Execute}(I, L) \circ \text{Mirror}(I, L) = \text{BitIdentical}(\text{Execute}(I, \text{Host}))
}
$$

**è¯æ˜æ€è·¯** (ä»¥MOVæŒ‡ä»¤ä¸ºä¾‹):

```assembly
; L0 è£¸æœº
MOV rax, [addr]  ; load phys(addr) â†’ rax

; L1 æ²™ç›’ (Seccompå…è®¸)
MOV rax, [addr]  ; â†’ ä¸‹æ²‰åˆ°L0
; L1 æ²™ç›’ (Seccompæ‹’ç»)
MOV rax, [addr]  ; â†’ SIGSYS, ucontextä¿å­˜å®Œæ•´çŠ¶æ€ (Mirror)

; L2 å®¹å™¨ (Namespaceæ˜ å°„)
MOV rax, [addr]  ; addr â†’ ns(addr), replay_mmapè®°å½•æ˜ å°„ (Mirror)

; L3 è™šæ‹ŸåŒ– (EPTè½¬æ¢)
MOV rax, [gPA]   ; gPA â†’ hPA via EPT, VMCSè®°å½•è½¬æ¢ (Mirror)
```

**å¯¹æ ‡**:

| å¯¹æ ‡èµ„æº | ç›¸å…³å†…å®¹ | æœ¬æ–‡æ¡£åˆ›æ–° |
|---------|---------|-----------|
| **Intel SDM** | VMCSä¿å­˜GuestçŠ¶æ€ | è¯æ˜æ¯”ç‰¹çº§å¯é€† |
| **Linux ptrace** | pt_regsä¿å­˜å¯„å­˜å™¨ | å½¢å¼åŒ–é•œåƒé—¨ |
| **æ— ç›´æ¥å¯¹æ ‡** | - | è·¨å±‚ç»Ÿä¸€é•œåƒç†è®º |

**åˆ›æ–°ç­‰çº§**: Level 1 (åŸåˆ›ç†è®º)

**å­¦æœ¯ä»·å€¼**:

```yaml
ç†è®ºæ„ä¹‰:
  - é¦–æ¬¡è¯æ˜è™šæ‹ŸåŒ–çš„æ¯”ç‰¹çº§å¯é€†æ€§
  - ä¸ºç¡®å®šæ€§å›æ”¾æä¾›ç†è®ºåŸºç¡€
  
å®è·µä»·å€¼:
  - æŒ‡å¯¼è™šæ‹Ÿæœºè°ƒè¯•å™¨è®¾è®¡
  - æ”¯æŒæ—¶é—´æ—…è¡Œè°ƒè¯• (Time-travel Debugging)
  
å¯å‘è¡¨æ€§:
  - é€‚åˆ: OSDI, SOSP, EuroSys
  - æ ¸å¿ƒ: æŒ‡ä»¤çº§é•œåƒæ€§è¯æ˜
```

#### ç†è®º5: CPUæ‹“æ‰‘å¯¹ç§°å®šç† (å®šç† 15.11)

**å®šç†é™ˆè¿°** (Doc 12 Part XV.14):

$$
\boxed{
\text{Virtualization} \cong_{\text{topology}} \text{Homeomorphism} \land \text{Bijection} \land \text{BitReversible}
}
$$

**ä¸‰é‡å®šä¹‰**:

1. **æ‹“æ‰‘åŒæ„**: Guestå’ŒHostçš„çŠ¶æ€ç©ºé—´æ‹“æ‰‘ç­‰ä»·
2. **åŒå°„**: Guestæ¯ä¸ªçŠ¶æ€å”¯ä¸€å¯¹åº”HostçŠ¶æ€
3. **æ¯”ç‰¹çº§å¯é€†**: å¯ç²¾ç¡®æ¢å¤åŸå§‹çŠ¶æ€

**å¯¹æ ‡**:

| æ•°å­¦ç†è®º | åº”ç”¨ | æœ¬æ–‡æ¡£åˆ›æ–° |
|---------|------|-----------|
| **æ‹“æ‰‘å­¦** | ç©ºé—´åŒèƒš | åº”ç”¨åˆ°CPUçŠ¶æ€ç©ºé—´ |
| **èŒƒç•´è®º** | åŒæ„æ˜ å°„ | Guest-HoståŒå°„ |
| **æ— ç›´æ¥å¯¹æ ‡** | - | ä¸‰é‡çº¦æŸç»Ÿä¸€å®šä¹‰ |

**åˆ›æ–°ç­‰çº§**: Level 1 (åŸåˆ›ç†è®º)

---

### æ ¸å¿ƒç†è®ºç»„3: å†…å­˜è™šæ‹ŸåŒ– (7é¡¹)

#### ç†è®º6: EPT/NPTå½¢å¼åŒ–æ¨¡å‹

**å®šä¹‰** (Doc 08):

$$
\text{EPT}: \text{GuestPhysical} \xrightarrow{\text{4-level}} \text{HostPhysical}
$$

**4çº§è½¬æ¢**:

$$
\begin{align}
\text{Level 4} &: \text{PML4} \to \text{PDPT} \\
\text{Level 3} &: \text{PDPT} \to \text{PD} \\
\text{Level 2} &: \text{PD} \to \text{PT} \\
\text{Level 1} &: \text{PT} \to \text{PhysicalPage}
\end{align}
$$

**å¯¹æ ‡**:

| å¯¹æ ‡èµ„æº | å†…å®¹ | æœ¬æ–‡æ¡£å½¢å¼åŒ– |
|---------|------|-------------|
| **Intel SDM Ch 28** | EPTæœºåˆ¶æè¿° | å¤šçº§æ˜ å°„æ•°å­¦æ¨¡å‹ |
| **AMD APM** | NPTæœºåˆ¶ | ç»Ÿä¸€å½¢å¼åŒ–æ¡†æ¶ |
| **Tanenbaum Ch 7.4** | å†…å­˜è™šæ‹ŸåŒ–åŸç† | ä¸¥æ ¼è¯æ˜å¯é€†æ€§ |

**åˆ›æ–°**:

- å½¢å¼åŒ–4çº§æ˜ å°„ä¸ºå‡½æ•°ç»„åˆ
- è¯æ˜æ˜ å°„çš„å¯é€†æ€§ï¼ˆå­˜åœ¨åå‘è¡¨ï¼‰
- å»ºç«‹GPA-HPAåŒå°„å…³ç³»

#### ç†è®º7: Shadow Page Tableæ¨¡å‹

**å®šä¹‰** (Doc 08):

è½¯ä»¶å®ç°çš„é¡µè¡¨è™šæ‹ŸåŒ–ï¼ˆç”¨äºä¸æ”¯æŒEPTçš„ç¡¬ä»¶ï¼‰:

$$
\text{ShadowPT} = \text{Sync}(\text{GuestPT}, \text{HostPT})
$$

**åŒæ­¥ç­–ç•¥**:

| äº‹ä»¶ | GueståŠ¨ä½œ | Hypervisorå“åº” |
|------|----------|---------------|
| **é¡µè¡¨ä¿®æ”¹** | å†™CR3 | #VMEXIT, åŒæ­¥Shadow PT |
| **TLBåˆ·æ–°** | INVLPG | åˆ·æ–°Shadow TLB |
| **é¡µé¢æ•…éšœ** | #PF | æ‹¦æˆª,æ›´æ–°Shadow PT |

**å¯¹æ ‡**: Tanenbaum MOS Ch 7.4, VMwareæ—©æœŸå®ç°

---

### æ ¸å¿ƒç†è®ºç»„4: é€’å½’ä¸åµŒå¥— (7é¡¹)

#### ç†è®º8: è™šæ‹ŸåŒ–å±‚å››å…ƒç»„ (å®šä¹‰ 15.20)

**å®šä¹‰** (Doc 12 Part XV.15.4):

$$
\text{VirtualizedLayer}(n) = \{\text{Classification}(n), \text{Composition}(n), \text{Control}(n), \text{Recursion}(n)\}
$$

**éª¨æ¶ç»“æ„**:

```
VirtualizedLayer(n) =
â”œâ”€ Classification(n)   // èµ„æºåˆ†ç±»
â”œâ”€ Composition(n)      // æ§åˆ¶å¸¦æ‹¼åˆ
â”œâ”€ Control(n)          // çŠ¶æ€è½¬ç§»åŒ…è£…
â””â”€ Recursion(n)        // é€’å½’åº”ç”¨
```

**å¯¹æ ‡**:

| å¯¹æ ‡èµ„æº | ç›¸å…³å†…å®¹ | æœ¬æ–‡æ¡£åˆ›æ–° |
|---------|---------|-----------|
| **Tanenbaum Ch 7.2** | Type 1/2åˆ†ç±» | ç»Ÿä¸€å››å…ƒç»„æ¡†æ¶ |
| **å›¾çµæœºç†è®º** | é€’å½’å‡½æ•° | åº”ç”¨åˆ°è™šæ‹ŸåŒ– |
| **æ— ç›´æ¥å¯¹æ ‡** | - | åŸåˆ›éª¨æ¶æ¨¡å‹ |

**åˆ›æ–°ç­‰çº§**: Level 1 (åŸåˆ›ç†è®º)

**åº”ç”¨**: æŒ‡å¯¼åµŒå¥—è™šæ‹ŸåŒ–è®¾è®¡ï¼ˆKVM-on-KVMï¼‰

---

## ğŸ“Š 32é¡¹ç†è®ºç»Ÿè®¡

### æŒ‰å¯¹æ ‡æ¥æºåˆ†ç±»

| å¯¹æ ‡æ¥æº | ç†è®ºæ•°é‡ | å æ¯” | ä»£è¡¨ç†è®º |
|---------|---------|------|---------|
| **Intel SDM** | 15é¡¹ | 46.9% | VMXæŒ‡ä»¤ã€EPTã€VMCS |
| **Tanenbaum MOS** | 8é¡¹ | 25.0% | è™šæ‹ŸåŒ–åˆ†ç±»ã€å†…å­˜è™šæ‹ŸåŒ– |
| **Popek & Goldberg** | 3é¡¹ | 9.4% | è™šæ‹ŸåŒ–å½¢å¼åŒ–è¦æ±‚ |
| **ARM ARM** | 2é¡¹ | 6.3% | EL2ã€Stage-2è½¬æ¢ |
| **æ— ç›´æ¥å¯¹æ ‡** | 4é¡¹ | 12.5% | CPUé•œåƒæ€§ã€æ‹“æ‰‘å¯¹ç§°ç­‰ |
| **åˆè®¡** | **32é¡¹** | 100% | - |

### æŒ‰æŠ€æœ¯åˆ†ç±»

| æŠ€æœ¯é¢†åŸŸ | ç†è®ºæ•°é‡ | å æ¯” |
|---------|---------|------|
| **CPUè™šæ‹ŸåŒ–** | 10é¡¹ | 31.3% |
| **å†…å­˜è™šæ‹ŸåŒ–** | 7é¡¹ | 21.9% |
| **I/Oè™šæ‹ŸåŒ–** | 5é¡¹ | 15.6% |
| **é€’å½’/åµŒå¥—** | 7é¡¹ | 21.9% |
| **å…¶ä»–** | 3é¡¹ | 9.4% |

---

## ğŸ“ å­¦ä¹ è·¯å¾„

### åˆå­¦è€…è·¯å¾„ (4-6ä¸ªæœˆ)

**Phase 1: æ“ä½œç³»ç»ŸåŸºç¡€** (4å‘¨)

1. é˜…è¯»OSTEP Part II (Virtualization)
2. å®ŒæˆMIT 6.828 Lab 1-2
3. ç†è§£è¿›ç¨‹ã€åœ°å€ç©ºé—´æ¦‚å¿µ

**Phase 2: è™šæ‹ŸåŒ–åŸç†** (6å‘¨)

1. é˜…è¯»Tanenbaum MOS Ch 7
2. å­¦ä¹ Popek-Goldbergå®šç†
3. ç†è§£Type 1/2 Hypervisor

**Phase 3: ç¡¬ä»¶è™šæ‹ŸåŒ–** (8å‘¨)

1. é˜…è¯»Intel SDM Vol 3 Ch 23-30
2. å®è·µç®€å•Hypervisor (åŸºäºKVM API)
3. ç†è§£VMXæŒ‡ä»¤å’ŒEPT

**Phase 4: ç†è®ºæ·±åŒ–** (6å‘¨)

1. é˜…è¯»æœ¬æ–‡æ¡£Doc 06, 08
2. å­¦ä¹ CPUæŒ‡ä»¤çº§é•œåƒæ€§ç†è®º
3. å®Œæˆå½¢å¼åŒ–è¯æ˜ç»ƒä¹ 

### è¿›é˜¶è·¯å¾„ (ç ”ç©¶ç”Ÿ/ç ”ç©¶è€…)

**Research Track 1: å½¢å¼åŒ–éªŒè¯**

- ä½¿ç”¨CoqéªŒè¯è™šæ‹ŸåŒ–æ­£ç¡®æ€§
- è¯æ˜EPTæ˜ å°„çš„å®‰å…¨æ€§
- å‘è¡¨æ–¹å‘: POPL, PLDI, CAV

**Research Track 2: æ€§èƒ½ä¼˜åŒ–**

- åˆ†æåµŒå¥—è™šæ‹ŸåŒ–å¼€é”€
- ä¼˜åŒ–EPT/Shadow PTåˆ‡æ¢
- å‘è¡¨æ–¹å‘: ASPLOS, ISCA, MICRO

**Research Track 3: æ–°æ¶æ„**

- ARMè™šæ‹ŸåŒ–æ‰©å±•
- RISC-V Hæ‰©å±•
- å‘è¡¨æ–¹å‘: SOSP, OSDI, EuroSys

---

## ğŸ“– æ¨èé˜…è¯»

### å¿…è¯»æ•™æ

1. **Tanenbaum - Modern Operating Systems** Ch 7
2. **OSTEP** Part II
3. **Intel SDM Vol 3** Ch 23-30
4. **æœ¬æ–‡æ¡£ Doc 06, 08, 12**

### å¿…è¯»è®ºæ–‡

1. **Popek & Goldberg (1974)** - è™šæ‹ŸåŒ–å½¢å¼åŒ–è¦æ±‚
2. **Adams & Agesen (2006)** - "Comparison of Software and Hardware Techniques"
3. **Ben-Yehuda et al. (2010)** - "The Turtles Project"

### å¼€æºé¡¹ç›®

1. **KVM** - Linuxå†…æ ¸è™šæ‹ŸåŒ–
2. **Xen** - ç»å…¸Type 1 Hypervisor
3. **QEMU** - è™šæ‹ŸåŒ–/ä»¿çœŸå™¨

---

## ğŸ”— ç›¸å…³æ–‡æ¡£

- **Document 06** - è™šæ‹ŸåŒ–å½¢å¼åŒ–è®ºè¯ï¼ˆå®Œæ•´ç‰ˆï¼‰
- **Document 08** - ç¡…ç‰‡ä¸»æƒä¸ç¡¬ä»¶è¾¹ç•Œ
- **Document 11** - ä¹ç»´ä¸»æƒçŸ©é˜µ
- **Document 12 Part XV.14** - CPUæŒ‡ä»¤çº§é•œåƒæ€§ï¼ˆå®Œæ•´ç‰ˆï¼‰
- **Document 00** - ç³»ç»ŸåŒ–åˆ†ç±»ç´¢å¼•

---

## ğŸ“Œ å…ƒä¿¡æ¯

**æ–‡æ¡£ç±»å‹**: åˆ†é¢†åŸŸè¯¦ç»†å¯¹æ ‡  
**å­¦æœ¯é¢†åŸŸ**: Operating Systems - Virtualization  
**ç›®æ ‡ç”¨æˆ·**: ç³»ç»Ÿç ”ç©¶è€…ã€è™šæ‹ŸåŒ–å·¥ç¨‹å¸ˆ  
**å‰ç½®çŸ¥è¯†**: æ“ä½œç³»ç»ŸåŸç†ã€è®¡ç®—æœºä½“ç³»ç»“æ„  
**éš¾åº¦ç­‰çº§**: â­â­â­â­â­ (ä¸“å®¶çº§)

**åˆ›å»ºäº**: 2025-10-22  
**ç‰ˆæœ¬**: v1.0  
**çŠ¶æ€**: âœ… å®Œæˆ  

---

**ğŸ”¬ é€šè¿‡æƒå¨å¯¹æ ‡å’Œæ·±åº¦åˆ†æï¼ŒæŒæ¡è™šæ‹ŸåŒ–æŠ€æœ¯çš„ç†è®ºåŸºç¡€å’Œå·¥ç¨‹å®è·µï¼**
