Info: Starting: Create simulation model
Info: qsys-generate C:\Users\augh\Documents\ECE385\finalProject_multiWaveform\finalProject.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\Users\augh\Documents\ECE385\finalProject_multiWaveform\finalProject\simulation --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading finalProject_multiWaveform/finalProject.qsys
Progress: Reading input file
Progress: Adding a0 [altera_avalon_pio 20.1]
Progress: Parameterizing module a0
Progress: Adding a1 [altera_avalon_pio 20.1]
Progress: Parameterizing module a1
Progress: Adding a2 [altera_avalon_pio 20.1]
Progress: Parameterizing module a2
Progress: Adding a3 [altera_avalon_pio 20.1]
Progress: Parameterizing module a3
Progress: Adding amplitude [altera_avalon_pio 20.1]
Progress: Parameterizing module amplitude
Progress: Adding clk_0 [clock_source 20.1]
Progress: Parameterizing module clk_0
Progress: Adding d0 [altera_avalon_pio 20.1]
Progress: Parameterizing module d0
Progress: Adding d1 [altera_avalon_pio 20.1]
Progress: Parameterizing module d1
Progress: Adding d2 [altera_avalon_pio 20.1]
Progress: Parameterizing module d2
Progress: Adding d3 [altera_avalon_pio 20.1]
Progress: Parameterizing module d3
Progress: Adding hex_digits_pio [altera_avalon_pio 20.1]
Progress: Parameterizing module hex_digits_pio
Progress: Adding i2c_0 [altera_avalon_i2c 20.1]
Progress: Parameterizing module i2c_0
Progress: Adding jtag_uart [altera_avalon_jtag_uart 20.1]
Progress: Parameterizing module jtag_uart
Progress: Adding key [altera_avalon_pio 20.1]
Progress: Parameterizing module key
Progress: Adding keycode [altera_avalon_pio 20.1]
Progress: Parameterizing module keycode
Progress: Adding keycode1 [altera_avalon_pio 20.1]
Progress: Parameterizing module keycode1
Progress: Adding keycode2 [altera_avalon_pio 20.1]
Progress: Parameterizing module keycode2
Progress: Adding keycode3 [altera_avalon_pio 20.1]
Progress: Parameterizing module keycode3
Progress: Adding leds_pio [altera_avalon_pio 20.1]
Progress: Parameterizing module leds_pio
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 20.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding oct [altera_avalon_pio 20.1]
Progress: Parameterizing module oct
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 20.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding phase_incr0 [altera_avalon_pio 20.1]
Progress: Parameterizing module phase_incr0
Progress: Adding phase_incr1 [altera_avalon_pio 20.1]
Progress: Parameterizing module phase_incr1
Progress: Adding phase_incr10 [altera_avalon_pio 20.1]
Progress: Parameterizing module phase_incr10
Progress: Adding phase_incr11 [altera_avalon_pio 20.1]
Progress: Parameterizing module phase_incr11
Progress: Adding phase_incr12 [altera_avalon_pio 20.1]
Progress: Parameterizing module phase_incr12
Progress: Adding phase_incr13 [altera_avalon_pio 20.1]
Progress: Parameterizing module phase_incr13
Progress: Adding phase_incr14 [altera_avalon_pio 20.1]
Progress: Parameterizing module phase_incr14
Progress: Adding phase_incr15 [altera_avalon_pio 20.1]
Progress: Parameterizing module phase_incr15
Progress: Adding phase_incr16 [altera_avalon_pio 20.1]
Progress: Parameterizing module phase_incr16
Progress: Adding phase_incr17 [altera_avalon_pio 20.1]
Progress: Parameterizing module phase_incr17
Progress: Adding phase_incr2 [altera_avalon_pio 20.1]
Progress: Parameterizing module phase_incr2
Progress: Adding phase_incr3 [altera_avalon_pio 20.1]
Progress: Parameterizing module phase_incr3
Progress: Adding phase_incr4 [altera_avalon_pio 20.1]
Progress: Parameterizing module phase_incr4
Progress: Adding phase_incr5 [altera_avalon_pio 20.1]
Progress: Parameterizing module phase_incr5
Progress: Adding phase_incr6 [altera_avalon_pio 20.1]
Progress: Parameterizing module phase_incr6
Progress: Adding phase_incr7 [altera_avalon_pio 20.1]
Progress: Parameterizing module phase_incr7
Progress: Adding phase_incr8 [altera_avalon_pio 20.1]
Progress: Parameterizing module phase_incr8
Progress: Adding phase_incr9 [altera_avalon_pio 20.1]
Progress: Parameterizing module phase_incr9
Progress: Adding r0 [altera_avalon_pio 20.1]
Progress: Parameterizing module r0
Progress: Adding r1 [altera_avalon_pio 20.1]
Progress: Parameterizing module r1
Progress: Adding r2 [altera_avalon_pio 20.1]
Progress: Parameterizing module r2
Progress: Adding r3 [altera_avalon_pio 20.1]
Progress: Parameterizing module r3
Progress: Adding s0 [altera_avalon_pio 20.1]
Progress: Parameterizing module s0
Progress: Adding s1 [altera_avalon_pio 20.1]
Progress: Parameterizing module s1
Progress: Adding s2 [altera_avalon_pio 20.1]
Progress: Parameterizing module s2
Progress: Adding s3 [altera_avalon_pio 20.1]
Progress: Parameterizing module s3
Progress: Adding sdram [altera_avalon_new_sdram_controller 20.1]
Progress: Parameterizing module sdram
Progress: Adding sdram_pll [altpll 20.1]
Progress: Parameterizing module sdram_pll
Progress: Adding spi_0 [altera_avalon_spi 20.1]
Progress: Parameterizing module spi_0
Progress: Adding switches [altera_avalon_pio 20.1]
Progress: Parameterizing module switches
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 20.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding timer [altera_avalon_timer 20.1]
Progress: Parameterizing module timer
Progress: Adding usb_gpx [altera_avalon_pio 20.1]
Progress: Parameterizing module usb_gpx
Progress: Adding usb_irq [altera_avalon_pio 20.1]
Progress: Parameterizing module usb_irq
Progress: Adding usb_rst [altera_avalon_pio 20.1]
Progress: Parameterizing module usb_rst
Progress: Adding waveform [altera_avalon_pio 20.1]
Progress: Parameterizing module waveform
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: finalProject.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: finalProject.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: finalProject.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: finalProject.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: finalProject.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: finalProject.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: finalProject.usb_gpx: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: finalProject.usb_irq: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: finalProject: Generating finalProject "finalProject" for SIM_VERILOG
Info: Inserting clock-crossing logic between cmd_demux.src6 and cmd_mux_006.sink0
Info: Inserting clock-crossing logic between cmd_demux_001.src4 and cmd_mux_006.sink1
Info: Inserting clock-crossing logic between rsp_demux_006.src0 and rsp_mux.sink6
Info: Inserting clock-crossing logic between rsp_demux_006.src1 and rsp_mux_001.sink4
Info: a0: Starting RTL generation for module 'finalProject_a0'
Info: a0:   Generation command is [exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=finalProject_a0 --dir=C:/Users/augh/AppData/Local/Temp/alt8774_1940610291851646185.dir/0002_a0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/augh/AppData/Local/Temp/alt8774_1940610291851646185.dir/0002_a0_gen//finalProject_a0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/augh/AppData/Local/Temp/alt8774_1940610291851646185.dir/0002_a0_gen/  ]
Info: a0: Done RTL generation for module 'finalProject_a0'
Info: a0: "finalProject" instantiated altera_avalon_pio "a0"
Info: amplitude: Starting RTL generation for module 'finalProject_amplitude'
Info: amplitude:   Generation command is [exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=finalProject_amplitude --dir=C:/Users/augh/AppData/Local/Temp/alt8774_1940610291851646185.dir/0003_amplitude_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/augh/AppData/Local/Temp/alt8774_1940610291851646185.dir/0003_amplitude_gen//finalProject_amplitude_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/augh/AppData/Local/Temp/alt8774_1940610291851646185.dir/0003_amplitude_gen/  ]
Info: amplitude: Done RTL generation for module 'finalProject_amplitude'
Info: amplitude: "finalProject" instantiated altera_avalon_pio "amplitude"
Info: i2c_0: "finalProject" instantiated altera_avalon_i2c "i2c_0"
Info: jtag_uart: Starting RTL generation for module 'finalProject_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=finalProject_jtag_uart --dir=C:/Users/augh/AppData/Local/Temp/alt8774_1940610291851646185.dir/0005_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/augh/AppData/Local/Temp/alt8774_1940610291851646185.dir/0005_jtag_uart_gen//finalProject_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/augh/AppData/Local/Temp/alt8774_1940610291851646185.dir/0005_jtag_uart_gen/  ]
Info: jtag_uart: Done RTL generation for module 'finalProject_jtag_uart'
Info: jtag_uart: "finalProject" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: key: Starting RTL generation for module 'finalProject_key'
Info: key:   Generation command is [exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=finalProject_key --dir=C:/Users/augh/AppData/Local/Temp/alt8774_1940610291851646185.dir/0006_key_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/augh/AppData/Local/Temp/alt8774_1940610291851646185.dir/0006_key_gen//finalProject_key_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/augh/AppData/Local/Temp/alt8774_1940610291851646185.dir/0006_key_gen/  ]
Info: key: Done RTL generation for module 'finalProject_key'
Info: key: "finalProject" instantiated altera_avalon_pio "key"
Info: keycode: Starting RTL generation for module 'finalProject_keycode'
Info: keycode:   Generation command is [exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=finalProject_keycode --dir=C:/Users/augh/AppData/Local/Temp/alt8774_1940610291851646185.dir/0007_keycode_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/augh/AppData/Local/Temp/alt8774_1940610291851646185.dir/0007_keycode_gen//finalProject_keycode_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/augh/AppData/Local/Temp/alt8774_1940610291851646185.dir/0007_keycode_gen/  ]
Info: keycode: Done RTL generation for module 'finalProject_keycode'
Info: keycode: "finalProject" instantiated altera_avalon_pio "keycode"
Info: leds_pio: Starting RTL generation for module 'finalProject_leds_pio'
Info: leds_pio:   Generation command is [exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=finalProject_leds_pio --dir=C:/Users/augh/AppData/Local/Temp/alt8774_1940610291851646185.dir/0008_leds_pio_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/augh/AppData/Local/Temp/alt8774_1940610291851646185.dir/0008_leds_pio_gen//finalProject_leds_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/augh/AppData/Local/Temp/alt8774_1940610291851646185.dir/0008_leds_pio_gen/  ]
Info: leds_pio: Done RTL generation for module 'finalProject_leds_pio'
Info: leds_pio: "finalProject" instantiated altera_avalon_pio "leds_pio"
Info: nios2_gen2_0: "finalProject" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_memory2_0: Starting RTL generation for module 'finalProject_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=finalProject_onchip_memory2_0 --dir=C:/Users/augh/AppData/Local/Temp/alt8774_1940610291851646185.dir/0009_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/augh/AppData/Local/Temp/alt8774_1940610291851646185.dir/0009_onchip_memory2_0_gen//finalProject_onchip_memory2_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/augh/AppData/Local/Temp/alt8774_1940610291851646185.dir/0009_onchip_memory2_0_gen/  ]
Info: onchip_memory2_0: Done RTL generation for module 'finalProject_onchip_memory2_0'
Info: onchip_memory2_0: "finalProject" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: phase_incr0: Starting RTL generation for module 'finalProject_phase_incr0'
Info: phase_incr0:   Generation command is [exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=finalProject_phase_incr0 --dir=C:/Users/augh/AppData/Local/Temp/alt8774_1940610291851646185.dir/0010_phase_incr0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/augh/AppData/Local/Temp/alt8774_1940610291851646185.dir/0010_phase_incr0_gen//finalProject_phase_incr0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/augh/AppData/Local/Temp/alt8774_1940610291851646185.dir/0010_phase_incr0_gen/  ]
Info: phase_incr0: Done RTL generation for module 'finalProject_phase_incr0'
Info: phase_incr0: "finalProject" instantiated altera_avalon_pio "phase_incr0"
Info: sdram: Starting RTL generation for module 'finalProject_sdram'
Info: sdram:   Generation command is [exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=finalProject_sdram --dir=C:/Users/augh/AppData/Local/Temp/alt8774_1940610291851646185.dir/0011_sdram_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/augh/AppData/Local/Temp/alt8774_1940610291851646185.dir/0011_sdram_gen//finalProject_sdram_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/augh/AppData/Local/Temp/alt8774_1940610291851646185.dir/0011_sdram_gen/  ]
Info: sdram: Done RTL generation for module 'finalProject_sdram'
Info: sdram: "finalProject" instantiated altera_avalon_new_sdram_controller "sdram"
Info: sdram_pll: Generating Verilog simulation model
Warning: Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info: sdram_pll: Generated simulation model finalProject_sdram_pll.vo
Info: sdram_pll: "finalProject" instantiated altpll "sdram_pll"
Info: spi_0: Starting RTL generation for module 'finalProject_spi_0'
Info: spi_0:   Generation command is [exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=finalProject_spi_0 --dir=C:/Users/augh/AppData/Local/Temp/alt8774_1940610291851646185.dir/0016_spi_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/augh/AppData/Local/Temp/alt8774_1940610291851646185.dir/0016_spi_0_gen//finalProject_spi_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/augh/AppData/Local/Temp/alt8774_1940610291851646185.dir/0016_spi_0_gen/  ]
Info: spi_0: Done RTL generation for module 'finalProject_spi_0'
Info: spi_0: "finalProject" instantiated altera_avalon_spi "spi_0"
Info: switches: Starting RTL generation for module 'finalProject_switches'
Info: switches:   Generation command is [exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=finalProject_switches --dir=C:/Users/augh/AppData/Local/Temp/alt8774_1940610291851646185.dir/0017_switches_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/augh/AppData/Local/Temp/alt8774_1940610291851646185.dir/0017_switches_gen//finalProject_switches_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/augh/AppData/Local/Temp/alt8774_1940610291851646185.dir/0017_switches_gen/  ]
Info: switches: Done RTL generation for module 'finalProject_switches'
Info: switches: "finalProject" instantiated altera_avalon_pio "switches"
Info: sysid_qsys_0: "finalProject" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: timer: Starting RTL generation for module 'finalProject_timer'
Info: timer:   Generation command is [exec C:/intelFPGA_lite/20.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/20.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=finalProject_timer --dir=C:/Users/augh/AppData/Local/Temp/alt8774_1940610291851646185.dir/0019_timer_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/augh/AppData/Local/Temp/alt8774_1940610291851646185.dir/0019_timer_gen//finalProject_timer_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/augh/AppData/Local/Temp/alt8774_1940610291851646185.dir/0019_timer_gen/  ]
Info: timer: Done RTL generation for module 'finalProject_timer'
Info: timer: "finalProject" instantiated altera_avalon_timer "timer"
Info: usb_gpx: Starting RTL generation for module 'finalProject_usb_gpx'
Info: usb_gpx:   Generation command is [exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=finalProject_usb_gpx --dir=C:/Users/augh/AppData/Local/Temp/alt8774_1940610291851646185.dir/0020_usb_gpx_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/augh/AppData/Local/Temp/alt8774_1940610291851646185.dir/0020_usb_gpx_gen//finalProject_usb_gpx_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/augh/AppData/Local/Temp/alt8774_1940610291851646185.dir/0020_usb_gpx_gen/  ]
Info: usb_gpx: Done RTL generation for module 'finalProject_usb_gpx'
Info: usb_gpx: "finalProject" instantiated altera_avalon_pio "usb_gpx"
Info: usb_rst: Starting RTL generation for module 'finalProject_usb_rst'
Info: usb_rst:   Generation command is [exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=finalProject_usb_rst --dir=C:/Users/augh/AppData/Local/Temp/alt8774_1940610291851646185.dir/0021_usb_rst_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/augh/AppData/Local/Temp/alt8774_1940610291851646185.dir/0021_usb_rst_gen//finalProject_usb_rst_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/augh/AppData/Local/Temp/alt8774_1940610291851646185.dir/0021_usb_rst_gen/  ]
Info: usb_rst: Done RTL generation for module 'finalProject_usb_rst'
Info: usb_rst: "finalProject" instantiated altera_avalon_pio "usb_rst"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_015: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_016: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_017: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_018: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_019: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_020: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_021: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_022: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_023: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_024: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_025: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_026: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_027: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_028: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_029: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_030: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_031: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_032: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_033: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_034: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_035: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_036: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_037: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_038: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_039: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_040: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_041: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_042: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_043: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_044: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_045: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_046: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_047: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_048: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_049: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_050: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_051: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_052: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_053: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_054: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_055: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_056: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "finalProject" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "finalProject" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "finalProject" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'finalProject_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/20.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/20.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=finalProject_nios2_gen2_0_cpu --dir=C:/Users/augh/AppData/Local/Temp/alt8774_1940610291851646185.dir/0024_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/20.1/quartus/bin64/ --verilog --config=C:/Users/augh/AppData/Local/Temp/alt8774_1940610291851646185.dir/0024_cpu_gen//finalProject_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/augh/AppData/Local/Temp/alt8774_1940610291851646185.dir/0024_cpu_gen/  ]
Info: cpu: # 2021.05.26 17:41:51 (*) Starting Nios II generation
Info: cpu: # 2021.05.26 17:41:51 (*)   Elaborating CPU configuration settings
Info: cpu: # 2021.05.26 17:41:51 (*)   Creating all objects for CPU
Info: cpu: # 2021.05.26 17:41:51 (*)   Creating 'C:/Users/augh/AppData/Local/Temp/alt8774_1940610291851646185.dir/0024_cpu_gen//finalProject_nios2_gen2_0_cpu_nios2_waves.do'
Info: cpu: # 2021.05.26 17:41:51 (*)   Generating RTL from CPU objects
Info: cpu: # 2021.05.26 17:41:51 (*)   Creating plain-text RTL
Info: cpu: # 2021.05.26 17:41:52 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'finalProject_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_008: "mm_interconnect_0" instantiated altera_merlin_router "router_008"
Info: sdram_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sdram_s1_burst_adapter"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/simulation/submodules/altera_merlin_arbitrator.sv
Info: sdram_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "sdram_s1_rsp_width_adapter"
Info: Reusing file C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/simulation/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/simulation/submodules/altera_merlin_burst_uncompressor.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/simulation/submodules/altera_avalon_st_pipeline_base.v
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_006: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_006"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_006" instantiated error_adapter "error_adapter_0"
Info: finalProject: Done "finalProject" with 48 modules, 90 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=C:\Users\augh\Documents\ECE385\finalProject_multiWaveform\finalProject\finalProject.spd --output-directory=C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/simulation/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=C:\Users\augh\Documents\ECE385\finalProject_multiWaveform\finalProject\finalProject.spd --output-directory=C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/simulation/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	46 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/simulation/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\augh\Documents\ECE385\finalProject_multiWaveform\finalProject.qsys --block-symbol-file --output-directory=C:\Users\augh\Documents\ECE385\finalProject_multiWaveform\finalProject --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading finalProject_multiWaveform/finalProject.qsys
Progress: Reading input file
Progress: Adding a0 [altera_avalon_pio 20.1]
Progress: Parameterizing module a0
Progress: Adding a1 [altera_avalon_pio 20.1]
Progress: Parameterizing module a1
Progress: Adding a2 [altera_avalon_pio 20.1]
Progress: Parameterizing module a2
Progress: Adding a3 [altera_avalon_pio 20.1]
Progress: Parameterizing module a3
Progress: Adding amplitude [altera_avalon_pio 20.1]
Progress: Parameterizing module amplitude
Progress: Adding clk_0 [clock_source 20.1]
Progress: Parameterizing module clk_0
Progress: Adding d0 [altera_avalon_pio 20.1]
Progress: Parameterizing module d0
Progress: Adding d1 [altera_avalon_pio 20.1]
Progress: Parameterizing module d1
Progress: Adding d2 [altera_avalon_pio 20.1]
Progress: Parameterizing module d2
Progress: Adding d3 [altera_avalon_pio 20.1]
Progress: Parameterizing module d3
Progress: Adding hex_digits_pio [altera_avalon_pio 20.1]
Progress: Parameterizing module hex_digits_pio
Progress: Adding i2c_0 [altera_avalon_i2c 20.1]
Progress: Parameterizing module i2c_0
Progress: Adding jtag_uart [altera_avalon_jtag_uart 20.1]
Progress: Parameterizing module jtag_uart
Progress: Adding key [altera_avalon_pio 20.1]
Progress: Parameterizing module key
Progress: Adding keycode [altera_avalon_pio 20.1]
Progress: Parameterizing module keycode
Progress: Adding keycode1 [altera_avalon_pio 20.1]
Progress: Parameterizing module keycode1
Progress: Adding keycode2 [altera_avalon_pio 20.1]
Progress: Parameterizing module keycode2
Progress: Adding keycode3 [altera_avalon_pio 20.1]
Progress: Parameterizing module keycode3
Progress: Adding leds_pio [altera_avalon_pio 20.1]
Progress: Parameterizing module leds_pio
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 20.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding oct [altera_avalon_pio 20.1]
Progress: Parameterizing module oct
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 20.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding phase_incr0 [altera_avalon_pio 20.1]
Progress: Parameterizing module phase_incr0
Progress: Adding phase_incr1 [altera_avalon_pio 20.1]
Progress: Parameterizing module phase_incr1
Progress: Adding phase_incr10 [altera_avalon_pio 20.1]
Progress: Parameterizing module phase_incr10
Progress: Adding phase_incr11 [altera_avalon_pio 20.1]
Progress: Parameterizing module phase_incr11
Progress: Adding phase_incr12 [altera_avalon_pio 20.1]
Progress: Parameterizing module phase_incr12
Progress: Adding phase_incr13 [altera_avalon_pio 20.1]
Progress: Parameterizing module phase_incr13
Progress: Adding phase_incr14 [altera_avalon_pio 20.1]
Progress: Parameterizing module phase_incr14
Progress: Adding phase_incr15 [altera_avalon_pio 20.1]
Progress: Parameterizing module phase_incr15
Progress: Adding phase_incr16 [altera_avalon_pio 20.1]
Progress: Parameterizing module phase_incr16
Progress: Adding phase_incr17 [altera_avalon_pio 20.1]
Progress: Parameterizing module phase_incr17
Progress: Adding phase_incr2 [altera_avalon_pio 20.1]
Progress: Parameterizing module phase_incr2
Progress: Adding phase_incr3 [altera_avalon_pio 20.1]
Progress: Parameterizing module phase_incr3
Progress: Adding phase_incr4 [altera_avalon_pio 20.1]
Progress: Parameterizing module phase_incr4
Progress: Adding phase_incr5 [altera_avalon_pio 20.1]
Progress: Parameterizing module phase_incr5
Progress: Adding phase_incr6 [altera_avalon_pio 20.1]
Progress: Parameterizing module phase_incr6
Progress: Adding phase_incr7 [altera_avalon_pio 20.1]
Progress: Parameterizing module phase_incr7
Progress: Adding phase_incr8 [altera_avalon_pio 20.1]
Progress: Parameterizing module phase_incr8
Progress: Adding phase_incr9 [altera_avalon_pio 20.1]
Progress: Parameterizing module phase_incr9
Progress: Adding r0 [altera_avalon_pio 20.1]
Progress: Parameterizing module r0
Progress: Adding r1 [altera_avalon_pio 20.1]
Progress: Parameterizing module r1
Progress: Adding r2 [altera_avalon_pio 20.1]
Progress: Parameterizing module r2
Progress: Adding r3 [altera_avalon_pio 20.1]
Progress: Parameterizing module r3
Progress: Adding s0 [altera_avalon_pio 20.1]
Progress: Parameterizing module s0
Progress: Adding s1 [altera_avalon_pio 20.1]
Progress: Parameterizing module s1
Progress: Adding s2 [altera_avalon_pio 20.1]
Progress: Parameterizing module s2
Progress: Adding s3 [altera_avalon_pio 20.1]
Progress: Parameterizing module s3
Progress: Adding sdram [altera_avalon_new_sdram_controller 20.1]
Progress: Parameterizing module sdram
Progress: Adding sdram_pll [altpll 20.1]
Progress: Parameterizing module sdram_pll
Progress: Adding spi_0 [altera_avalon_spi 20.1]
Progress: Parameterizing module spi_0
Progress: Adding switches [altera_avalon_pio 20.1]
Progress: Parameterizing module switches
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 20.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding timer [altera_avalon_timer 20.1]
Progress: Parameterizing module timer
Progress: Adding usb_gpx [altera_avalon_pio 20.1]
Progress: Parameterizing module usb_gpx
Progress: Adding usb_irq [altera_avalon_pio 20.1]
Progress: Parameterizing module usb_irq
Progress: Adding usb_rst [altera_avalon_pio 20.1]
Progress: Parameterizing module usb_rst
Progress: Adding waveform [altera_avalon_pio 20.1]
Progress: Parameterizing module waveform
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: finalProject.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: finalProject.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: finalProject.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: finalProject.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: finalProject.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: finalProject.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: finalProject.usb_gpx: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: finalProject.usb_irq: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\augh\Documents\ECE385\finalProject_multiWaveform\finalProject.qsys --synthesis=VERILOG --output-directory=C:\Users\augh\Documents\ECE385\finalProject_multiWaveform\finalProject\synthesis --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading finalProject_multiWaveform/finalProject.qsys
Progress: Reading input file
Progress: Adding a0 [altera_avalon_pio 20.1]
Progress: Parameterizing module a0
Progress: Adding a1 [altera_avalon_pio 20.1]
Progress: Parameterizing module a1
Progress: Adding a2 [altera_avalon_pio 20.1]
Progress: Parameterizing module a2
Progress: Adding a3 [altera_avalon_pio 20.1]
Progress: Parameterizing module a3
Progress: Adding amplitude [altera_avalon_pio 20.1]
Progress: Parameterizing module amplitude
Progress: Adding clk_0 [clock_source 20.1]
Progress: Parameterizing module clk_0
Progress: Adding d0 [altera_avalon_pio 20.1]
Progress: Parameterizing module d0
Progress: Adding d1 [altera_avalon_pio 20.1]
Progress: Parameterizing module d1
Progress: Adding d2 [altera_avalon_pio 20.1]
Progress: Parameterizing module d2
Progress: Adding d3 [altera_avalon_pio 20.1]
Progress: Parameterizing module d3
Progress: Adding hex_digits_pio [altera_avalon_pio 20.1]
Progress: Parameterizing module hex_digits_pio
Progress: Adding i2c_0 [altera_avalon_i2c 20.1]
Progress: Parameterizing module i2c_0
Progress: Adding jtag_uart [altera_avalon_jtag_uart 20.1]
Progress: Parameterizing module jtag_uart
Progress: Adding key [altera_avalon_pio 20.1]
Progress: Parameterizing module key
Progress: Adding keycode [altera_avalon_pio 20.1]
Progress: Parameterizing module keycode
Progress: Adding keycode1 [altera_avalon_pio 20.1]
Progress: Parameterizing module keycode1
Progress: Adding keycode2 [altera_avalon_pio 20.1]
Progress: Parameterizing module keycode2
Progress: Adding keycode3 [altera_avalon_pio 20.1]
Progress: Parameterizing module keycode3
Progress: Adding leds_pio [altera_avalon_pio 20.1]
Progress: Parameterizing module leds_pio
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 20.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding oct [altera_avalon_pio 20.1]
Progress: Parameterizing module oct
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 20.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding phase_incr0 [altera_avalon_pio 20.1]
Progress: Parameterizing module phase_incr0
Progress: Adding phase_incr1 [altera_avalon_pio 20.1]
Progress: Parameterizing module phase_incr1
Progress: Adding phase_incr10 [altera_avalon_pio 20.1]
Progress: Parameterizing module phase_incr10
Progress: Adding phase_incr11 [altera_avalon_pio 20.1]
Progress: Parameterizing module phase_incr11
Progress: Adding phase_incr12 [altera_avalon_pio 20.1]
Progress: Parameterizing module phase_incr12
Progress: Adding phase_incr13 [altera_avalon_pio 20.1]
Progress: Parameterizing module phase_incr13
Progress: Adding phase_incr14 [altera_avalon_pio 20.1]
Progress: Parameterizing module phase_incr14
Progress: Adding phase_incr15 [altera_avalon_pio 20.1]
Progress: Parameterizing module phase_incr15
Progress: Adding phase_incr16 [altera_avalon_pio 20.1]
Progress: Parameterizing module phase_incr16
Progress: Adding phase_incr17 [altera_avalon_pio 20.1]
Progress: Parameterizing module phase_incr17
Progress: Adding phase_incr2 [altera_avalon_pio 20.1]
Progress: Parameterizing module phase_incr2
Progress: Adding phase_incr3 [altera_avalon_pio 20.1]
Progress: Parameterizing module phase_incr3
Progress: Adding phase_incr4 [altera_avalon_pio 20.1]
Progress: Parameterizing module phase_incr4
Progress: Adding phase_incr5 [altera_avalon_pio 20.1]
Progress: Parameterizing module phase_incr5
Progress: Adding phase_incr6 [altera_avalon_pio 20.1]
Progress: Parameterizing module phase_incr6
Progress: Adding phase_incr7 [altera_avalon_pio 20.1]
Progress: Parameterizing module phase_incr7
Progress: Adding phase_incr8 [altera_avalon_pio 20.1]
Progress: Parameterizing module phase_incr8
Progress: Adding phase_incr9 [altera_avalon_pio 20.1]
Progress: Parameterizing module phase_incr9
Progress: Adding r0 [altera_avalon_pio 20.1]
Progress: Parameterizing module r0
Progress: Adding r1 [altera_avalon_pio 20.1]
Progress: Parameterizing module r1
Progress: Adding r2 [altera_avalon_pio 20.1]
Progress: Parameterizing module r2
Progress: Adding r3 [altera_avalon_pio 20.1]
Progress: Parameterizing module r3
Progress: Adding s0 [altera_avalon_pio 20.1]
Progress: Parameterizing module s0
Progress: Adding s1 [altera_avalon_pio 20.1]
Progress: Parameterizing module s1
Progress: Adding s2 [altera_avalon_pio 20.1]
Progress: Parameterizing module s2
Progress: Adding s3 [altera_avalon_pio 20.1]
Progress: Parameterizing module s3
Progress: Adding sdram [altera_avalon_new_sdram_controller 20.1]
Progress: Parameterizing module sdram
Progress: Adding sdram_pll [altpll 20.1]
Progress: Parameterizing module sdram_pll
Progress: Adding spi_0 [altera_avalon_spi 20.1]
Progress: Parameterizing module spi_0
Progress: Adding switches [altera_avalon_pio 20.1]
Progress: Parameterizing module switches
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 20.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding timer [altera_avalon_timer 20.1]
Progress: Parameterizing module timer
Progress: Adding usb_gpx [altera_avalon_pio 20.1]
Progress: Parameterizing module usb_gpx
Progress: Adding usb_irq [altera_avalon_pio 20.1]
Progress: Parameterizing module usb_irq
Progress: Adding usb_rst [altera_avalon_pio 20.1]
Progress: Parameterizing module usb_rst
Progress: Adding waveform [altera_avalon_pio 20.1]
Progress: Parameterizing module waveform
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: finalProject.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: finalProject.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: finalProject.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: finalProject.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: finalProject.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: finalProject.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: finalProject.usb_gpx: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: finalProject.usb_irq: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: finalProject: Generating finalProject "finalProject" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux.src6 and cmd_mux_006.sink0
Info: Inserting clock-crossing logic between cmd_demux_001.src4 and cmd_mux_006.sink1
Info: Inserting clock-crossing logic between rsp_demux_006.src0 and rsp_mux.sink6
Info: Inserting clock-crossing logic between rsp_demux_006.src1 and rsp_mux_001.sink4
Info: a0: Starting RTL generation for module 'finalProject_a0'
Info: a0:   Generation command is [exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=finalProject_a0 --dir=C:/Users/augh/AppData/Local/Temp/alt8774_1940610291851646185.dir/0049_a0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/augh/AppData/Local/Temp/alt8774_1940610291851646185.dir/0049_a0_gen//finalProject_a0_component_configuration.pl  --do_build_sim=0  ]
Info: a0: Done RTL generation for module 'finalProject_a0'
Info: a0: "finalProject" instantiated altera_avalon_pio "a0"
Info: amplitude: Starting RTL generation for module 'finalProject_amplitude'
Info: amplitude:   Generation command is [exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=finalProject_amplitude --dir=C:/Users/augh/AppData/Local/Temp/alt8774_1940610291851646185.dir/0050_amplitude_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/augh/AppData/Local/Temp/alt8774_1940610291851646185.dir/0050_amplitude_gen//finalProject_amplitude_component_configuration.pl  --do_build_sim=0  ]
Info: amplitude: Done RTL generation for module 'finalProject_amplitude'
Info: amplitude: "finalProject" instantiated altera_avalon_pio "amplitude"
Info: i2c_0: "finalProject" instantiated altera_avalon_i2c "i2c_0"
Info: jtag_uart: Starting RTL generation for module 'finalProject_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=finalProject_jtag_uart --dir=C:/Users/augh/AppData/Local/Temp/alt8774_1940610291851646185.dir/0052_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/augh/AppData/Local/Temp/alt8774_1940610291851646185.dir/0052_jtag_uart_gen//finalProject_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'finalProject_jtag_uart'
Info: jtag_uart: "finalProject" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: key: Starting RTL generation for module 'finalProject_key'
Info: key:   Generation command is [exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=finalProject_key --dir=C:/Users/augh/AppData/Local/Temp/alt8774_1940610291851646185.dir/0053_key_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/augh/AppData/Local/Temp/alt8774_1940610291851646185.dir/0053_key_gen//finalProject_key_component_configuration.pl  --do_build_sim=0  ]
Info: key: Done RTL generation for module 'finalProject_key'
Info: key: "finalProject" instantiated altera_avalon_pio "key"
Info: keycode: Starting RTL generation for module 'finalProject_keycode'
Info: keycode:   Generation command is [exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=finalProject_keycode --dir=C:/Users/augh/AppData/Local/Temp/alt8774_1940610291851646185.dir/0054_keycode_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/augh/AppData/Local/Temp/alt8774_1940610291851646185.dir/0054_keycode_gen//finalProject_keycode_component_configuration.pl  --do_build_sim=0  ]
Info: keycode: Done RTL generation for module 'finalProject_keycode'
Info: keycode: "finalProject" instantiated altera_avalon_pio "keycode"
Info: leds_pio: Starting RTL generation for module 'finalProject_leds_pio'
Info: leds_pio:   Generation command is [exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=finalProject_leds_pio --dir=C:/Users/augh/AppData/Local/Temp/alt8774_1940610291851646185.dir/0055_leds_pio_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/augh/AppData/Local/Temp/alt8774_1940610291851646185.dir/0055_leds_pio_gen//finalProject_leds_pio_component_configuration.pl  --do_build_sim=0  ]
Info: leds_pio: Done RTL generation for module 'finalProject_leds_pio'
Info: leds_pio: "finalProject" instantiated altera_avalon_pio "leds_pio"
Info: nios2_gen2_0: "finalProject" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_memory2_0: Starting RTL generation for module 'finalProject_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=finalProject_onchip_memory2_0 --dir=C:/Users/augh/AppData/Local/Temp/alt8774_1940610291851646185.dir/0056_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/augh/AppData/Local/Temp/alt8774_1940610291851646185.dir/0056_onchip_memory2_0_gen//finalProject_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'finalProject_onchip_memory2_0'
Info: onchip_memory2_0: "finalProject" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: phase_incr0: Starting RTL generation for module 'finalProject_phase_incr0'
Info: phase_incr0:   Generation command is [exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=finalProject_phase_incr0 --dir=C:/Users/augh/AppData/Local/Temp/alt8774_1940610291851646185.dir/0057_phase_incr0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/augh/AppData/Local/Temp/alt8774_1940610291851646185.dir/0057_phase_incr0_gen//finalProject_phase_incr0_component_configuration.pl  --do_build_sim=0  ]
Info: phase_incr0: Done RTL generation for module 'finalProject_phase_incr0'
Info: phase_incr0: "finalProject" instantiated altera_avalon_pio "phase_incr0"
Info: sdram: Starting RTL generation for module 'finalProject_sdram'
Info: sdram:   Generation command is [exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=finalProject_sdram --dir=C:/Users/augh/AppData/Local/Temp/alt8774_1940610291851646185.dir/0058_sdram_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/augh/AppData/Local/Temp/alt8774_1940610291851646185.dir/0058_sdram_gen//finalProject_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'finalProject_sdram'
Info: sdram: "finalProject" instantiated altera_avalon_new_sdram_controller "sdram"
Info: sdram_pll: "finalProject" instantiated altpll "sdram_pll"
Info: spi_0: Starting RTL generation for module 'finalProject_spi_0'
Info: spi_0:   Generation command is [exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=finalProject_spi_0 --dir=C:/Users/augh/AppData/Local/Temp/alt8774_1940610291851646185.dir/0061_spi_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/augh/AppData/Local/Temp/alt8774_1940610291851646185.dir/0061_spi_0_gen//finalProject_spi_0_component_configuration.pl  --do_build_sim=0  ]
Info: spi_0: Done RTL generation for module 'finalProject_spi_0'
Info: spi_0: "finalProject" instantiated altera_avalon_spi "spi_0"
Info: switches: Starting RTL generation for module 'finalProject_switches'
Info: switches:   Generation command is [exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=finalProject_switches --dir=C:/Users/augh/AppData/Local/Temp/alt8774_1940610291851646185.dir/0062_switches_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/augh/AppData/Local/Temp/alt8774_1940610291851646185.dir/0062_switches_gen//finalProject_switches_component_configuration.pl  --do_build_sim=0  ]
Info: switches: Done RTL generation for module 'finalProject_switches'
Info: switches: "finalProject" instantiated altera_avalon_pio "switches"
Info: sysid_qsys_0: "finalProject" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: timer: Starting RTL generation for module 'finalProject_timer'
Info: timer:   Generation command is [exec C:/intelFPGA_lite/20.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/20.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=finalProject_timer --dir=C:/Users/augh/AppData/Local/Temp/alt8774_1940610291851646185.dir/0064_timer_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/augh/AppData/Local/Temp/alt8774_1940610291851646185.dir/0064_timer_gen//finalProject_timer_component_configuration.pl  --do_build_sim=0  ]
Info: timer: Done RTL generation for module 'finalProject_timer'
Info: timer: "finalProject" instantiated altera_avalon_timer "timer"
Info: usb_gpx: Starting RTL generation for module 'finalProject_usb_gpx'
Info: usb_gpx:   Generation command is [exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=finalProject_usb_gpx --dir=C:/Users/augh/AppData/Local/Temp/alt8774_1940610291851646185.dir/0065_usb_gpx_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/augh/AppData/Local/Temp/alt8774_1940610291851646185.dir/0065_usb_gpx_gen//finalProject_usb_gpx_component_configuration.pl  --do_build_sim=0  ]
Info: usb_gpx: Done RTL generation for module 'finalProject_usb_gpx'
Info: usb_gpx: "finalProject" instantiated altera_avalon_pio "usb_gpx"
Info: usb_rst: Starting RTL generation for module 'finalProject_usb_rst'
Info: usb_rst:   Generation command is [exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=finalProject_usb_rst --dir=C:/Users/augh/AppData/Local/Temp/alt8774_1940610291851646185.dir/0066_usb_rst_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/augh/AppData/Local/Temp/alt8774_1940610291851646185.dir/0066_usb_rst_gen//finalProject_usb_rst_component_configuration.pl  --do_build_sim=0  ]
Info: usb_rst: Done RTL generation for module 'finalProject_usb_rst'
Info: usb_rst: "finalProject" instantiated altera_avalon_pio "usb_rst"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_015: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_016: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_017: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_018: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_019: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_020: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_021: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_022: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_023: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_024: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_025: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_026: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_027: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_028: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_029: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_030: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_031: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_032: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_033: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_034: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_035: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_036: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_037: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_038: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_039: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_040: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_041: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_042: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_043: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_044: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_045: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_046: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_047: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_048: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_049: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_050: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_051: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_052: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_053: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_054: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_055: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_056: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "finalProject" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "finalProject" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "finalProject" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'finalProject_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/20.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/20.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=finalProject_nios2_gen2_0_cpu --dir=C:/Users/augh/AppData/Local/Temp/alt8774_1940610291851646185.dir/0069_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/20.1/quartus/bin64/ --verilog --config=C:/Users/augh/AppData/Local/Temp/alt8774_1940610291851646185.dir/0069_cpu_gen//finalProject_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2021.05.26 17:43:07 (*) Starting Nios II generation
Info: cpu: # 2021.05.26 17:43:07 (*)   Elaborating CPU configuration settings
Info: cpu: # 2021.05.26 17:43:07 (*)   Creating all objects for CPU
Info: cpu: # 2021.05.26 17:43:08 (*)   Generating RTL from CPU objects
Info: cpu: # 2021.05.26 17:43:08 (*)   Creating plain-text RTL
Info: cpu: # 2021.05.26 17:43:08 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'finalProject_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_008: "mm_interconnect_0" instantiated altera_merlin_router "router_008"
Info: sdram_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sdram_s1_burst_adapter"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_arbitrator.sv
Info: sdram_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "sdram_s1_rsp_width_adapter"
Info: Reusing file C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_006: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_006"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_006" instantiated error_adapter "error_adapter_0"
Info: finalProject: Done "finalProject" with 48 modules, 83 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
