
build/debug/CAN-Bootloader-TEST.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000190  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000025f8  08000190  08000190  00001190  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  08002788  08002788  00003788  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080027c8  080027c8  00004030  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080027c8  080027c8  00004030  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080027c8  080027c8  00004030  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  080027c8  080027c8  000037c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000008  080027d0  080027d0  000037d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000030  20000000  080027d8  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000b8  20000030  08002808  00004030  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000e8  08002808  000040e8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00004030  2**0
                  CONTENTS, READONLY
 12 .comment      00000039  00000000  00000000  00004060  2**0
                  CONTENTS, READONLY
 13 .debug_info   00009a39  00000000  00000000  00004099  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001f6b  00000000  00000000  0000dad2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_loclists 00002d15  00000000  00000000  0000fa3d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000840  00000000  00000000  00012758  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 0000062c  00000000  00000000  00012f98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00007137  00000000  00000000  000135c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00002e56  00000000  00000000  0001a6fb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  0000126c  00000000  00000000  0001d554  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000044  00000000  00000000  0001e7c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000030 	.word	0x20000030
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800276c 	.word	0x0800276c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000034 	.word	0x20000034
 80001cc:	0800276c 	.word	0x0800276c

080001d0 <Bootloader_ReadFlash>:
{
    uint16_t i;
    uint8_t *flash_ptr = (uint8_t *)address;

    /* Validate address - protect permanent storage area */
    if (address < APPLICATION_ADDRESS || address > APPLICATION_END_ADDRESS)
 80001d0:	f100 4378 	add.w	r3, r0, #4160749568	@ 0xf8000000
 80001d4:	f5a3 4300 	sub.w	r3, r3, #32768	@ 0x8000
 80001d8:	f5b3 3f50 	cmp.w	r3, #212992	@ 0x34000
 80001dc:	d213      	bcs.n	8000206 <Bootloader_ReadFlash+0x36>
{
 80001de:	b410      	push	{r4}
    {
        return ERR_INVALID_ADDRESS;
    }

    /* Ensure read doesn't overflow into permanent storage */
    if ((address + length - 1) > APPLICATION_END_ADDRESS)
 80001e0:	1813      	adds	r3, r2, r0
 80001e2:	3b01      	subs	r3, #1
 80001e4:	4c0a      	ldr	r4, [pc, #40]	@ (8000210 <Bootloader_ReadFlash+0x40>)
 80001e6:	42a3      	cmp	r3, r4
 80001e8:	d20f      	bcs.n	800020a <Bootloader_ReadFlash+0x3a>
    {
        return ERR_INVALID_ADDRESS;
    }
    
    /* Read data */
    for (i = 0; i < length; i++)
 80001ea:	2300      	movs	r3, #0
 80001ec:	e005      	b.n	80001fa <Bootloader_ReadFlash+0x2a>
    {
        data[i] = flash_ptr[i];
 80001ee:	f810 c003 	ldrb.w	ip, [r0, r3]
 80001f2:	f801 c003 	strb.w	ip, [r1, r3]
    for (i = 0; i < length; i++)
 80001f6:	3301      	adds	r3, #1
 80001f8:	b29b      	uxth	r3, r3
 80001fa:	4293      	cmp	r3, r2
 80001fc:	d3f7      	bcc.n	80001ee <Bootloader_ReadFlash+0x1e>
    }
    
    return ERR_NONE;
 80001fe:	2000      	movs	r0, #0
}
 8000200:	f85d 4b04 	ldr.w	r4, [sp], #4
 8000204:	4770      	bx	lr
        return ERR_INVALID_ADDRESS;
 8000206:	2002      	movs	r0, #2
}
 8000208:	4770      	bx	lr
        return ERR_INVALID_ADDRESS;
 800020a:	2002      	movs	r0, #2
 800020c:	e7f8      	b.n	8000200 <Bootloader_ReadFlash+0x30>
 800020e:	bf00      	nop
 8000210:	0803c000 	.word	0x0803c000

08000214 <Bootloader_ConfigureCANFilter>:
{
 8000214:	b500      	push	{lr}
 8000216:	b08b      	sub	sp, #44	@ 0x2c
    can_filter.FilterBank = 0;
 8000218:	2300      	movs	r3, #0
 800021a:	9305      	str	r3, [sp, #20]
    can_filter.FilterMode = CAN_FILTERMODE_IDMASK;
 800021c:	9306      	str	r3, [sp, #24]
    can_filter.FilterScale = CAN_FILTERSCALE_32BIT;
 800021e:	2201      	movs	r2, #1
 8000220:	9207      	str	r2, [sp, #28]
    can_filter.FilterIdHigh = (CAN_HOST_ID >> 13) & 0xFFFF;
 8000222:	f44f 4140 	mov.w	r1, #49152	@ 0xc000
 8000226:	9100      	str	r1, [sp, #0]
    can_filter.FilterIdLow = ((CAN_HOST_ID << 3) & 0xFFF8) | 0x0004;  /* IDE bit set */
 8000228:	f643 010c 	movw	r1, #14348	@ 0x380c
 800022c:	9101      	str	r1, [sp, #4]
    can_filter.FilterMaskIdHigh = 0xFFFF;  /* Match all upper bits */
 800022e:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8000232:	9102      	str	r1, [sp, #8]
    can_filter.FilterMaskIdLow = 0xFFFC;   /* Match lower bits + IDE */
 8000234:	f64f 71fc 	movw	r1, #65532	@ 0xfffc
 8000238:	9103      	str	r1, [sp, #12]
    can_filter.FilterFIFOAssignment = CAN_RX_FIFO0;
 800023a:	9304      	str	r3, [sp, #16]
    can_filter.FilterActivation = ENABLE;
 800023c:	9208      	str	r2, [sp, #32]
    can_filter.SlaveStartFilterBank = 14;
 800023e:	230e      	movs	r3, #14
 8000240:	9309      	str	r3, [sp, #36]	@ 0x24
    if (HAL_CAN_ConfigFilter(hcan_bootloader, &can_filter) != HAL_OK)
 8000242:	4669      	mov	r1, sp
 8000244:	4b05      	ldr	r3, [pc, #20]	@ (800025c <Bootloader_ConfigureCANFilter+0x48>)
 8000246:	6818      	ldr	r0, [r3, #0]
 8000248:	f000 fd7e 	bl	8000d48 <HAL_CAN_ConfigFilter>
 800024c:	b910      	cbnz	r0, 8000254 <Bootloader_ConfigureCANFilter+0x40>
}
 800024e:	b00b      	add	sp, #44	@ 0x2c
 8000250:	f85d fb04 	ldr.w	pc, [sp], #4
        Error_Handler();
 8000254:	f000 fc0c 	bl	8000a70 <Error_Handler>
}
 8000258:	e7f9      	b.n	800024e <Bootloader_ConfigureCANFilter+0x3a>
 800025a:	bf00      	nop
 800025c:	200000b8 	.word	0x200000b8

08000260 <Bootloader_WaitForCANTransmission>:
/**
  * @brief  Wait for all CAN transmissions to complete
  * @retval None
  */
static void Bootloader_WaitForCANTransmission(void)
{
 8000260:	b510      	push	{r4, lr}
    uint32_t timeout = 0;
 8000262:	2400      	movs	r4, #0
    
    /* Wait until all 3 TX mailboxes are free (all transmissions complete) */
    while (HAL_CAN_GetTxMailboxesFreeLevel(hcan_bootloader) != 3 && timeout < 1000000)
 8000264:	4b07      	ldr	r3, [pc, #28]	@ (8000284 <Bootloader_WaitForCANTransmission+0x24>)
 8000266:	6818      	ldr	r0, [r3, #0]
 8000268:	f000 fec4 	bl	8000ff4 <HAL_CAN_GetTxMailboxesFreeLevel>
 800026c:	2803      	cmp	r0, #3
 800026e:	d004      	beq.n	800027a <Bootloader_WaitForCANTransmission+0x1a>
 8000270:	4b05      	ldr	r3, [pc, #20]	@ (8000288 <Bootloader_WaitForCANTransmission+0x28>)
 8000272:	429c      	cmp	r4, r3
 8000274:	d801      	bhi.n	800027a <Bootloader_WaitForCANTransmission+0x1a>
    {
        timeout++;
 8000276:	3401      	adds	r4, #1
 8000278:	e7f4      	b.n	8000264 <Bootloader_WaitForCANTransmission+0x4>
    }
    
    /* Additional delay to ensure message physically leaves the CAN controller */
    HAL_Delay(10);
 800027a:	200a      	movs	r0, #10
 800027c:	f000 fcaa 	bl	8000bd4 <HAL_Delay>
}
 8000280:	bd10      	pop	{r4, pc}
 8000282:	bf00      	nop
 8000284:	200000b8 	.word	0x200000b8
 8000288:	000f423f 	.word	0x000f423f

0800028c <Bootloader_EraseApplicationFlash>:
{
 800028c:	b510      	push	{r4, lr}
 800028e:	b086      	sub	sp, #24
    HAL_FLASH_Unlock();
 8000290:	f001 f990 	bl	80015b4 <HAL_FLASH_Unlock>
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_ALL_ERRORS);
 8000294:	4b10      	ldr	r3, [pc, #64]	@ (80002d8 <Bootloader_EraseApplicationFlash+0x4c>)
 8000296:	699a      	ldr	r2, [r3, #24]
 8000298:	f042 4240 	orr.w	r2, r2, #3221225472	@ 0xc0000000
 800029c:	619a      	str	r2, [r3, #24]
 800029e:	f24c 32fa 	movw	r2, #50170	@ 0xc3fa
 80002a2:	611a      	str	r2, [r3, #16]
    erase_init.TypeErase = FLASH_TYPEERASE_PAGES;
 80002a4:	2300      	movs	r3, #0
 80002a6:	9302      	str	r3, [sp, #8]
    erase_init.Banks = FLASH_BANK_1;
 80002a8:	2301      	movs	r3, #1
 80002aa:	9303      	str	r3, [sp, #12]
    erase_init.Page = first_page;
 80002ac:	2310      	movs	r3, #16
 80002ae:	9304      	str	r3, [sp, #16]
    erase_init.NbPages = num_pages;
 80002b0:	2368      	movs	r3, #104	@ 0x68
 80002b2:	9305      	str	r3, [sp, #20]
    status = HAL_FLASHEx_Erase(&erase_init, &page_error);
 80002b4:	a901      	add	r1, sp, #4
 80002b6:	a802      	add	r0, sp, #8
 80002b8:	f001 fa80 	bl	80017bc <HAL_FLASHEx_Erase>
 80002bc:	4604      	mov	r4, r0
    HAL_FLASH_Lock();
 80002be:	f001 f991 	bl	80015e4 <HAL_FLASH_Lock>
    if (status != HAL_OK)
 80002c2:	b92c      	cbnz	r4, 80002d0 <Bootloader_EraseApplicationFlash+0x44>
    bootloader_status.last_error = ERR_NONE;
 80002c4:	4b05      	ldr	r3, [pc, #20]	@ (80002dc <Bootloader_EraseApplicationFlash+0x50>)
 80002c6:	2200      	movs	r2, #0
 80002c8:	741a      	strb	r2, [r3, #16]
}
 80002ca:	4620      	mov	r0, r4
 80002cc:	b006      	add	sp, #24
 80002ce:	bd10      	pop	{r4, pc}
        bootloader_status.last_error = ERR_FLASH_ERASE_FAILED;
 80002d0:	2403      	movs	r4, #3
 80002d2:	4b02      	ldr	r3, [pc, #8]	@ (80002dc <Bootloader_EraseApplicationFlash+0x50>)
 80002d4:	741c      	strb	r4, [r3, #16]
        return ERR_FLASH_ERASE_FAILED;
 80002d6:	e7f8      	b.n	80002ca <Bootloader_EraseApplicationFlash+0x3e>
 80002d8:	40022000 	.word	0x40022000
 80002dc:	200000a4 	.word	0x200000a4

080002e0 <Bootloader_WriteFlash>:
{
 80002e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    if (address < APPLICATION_ADDRESS || address > APPLICATION_END_ADDRESS)
 80002e4:	f100 4378 	add.w	r3, r0, #4160749568	@ 0xf8000000
 80002e8:	f5a3 4300 	sub.w	r3, r3, #32768	@ 0x8000
 80002ec:	f5b3 3f50 	cmp.w	r3, #212992	@ 0x34000
 80002f0:	d23d      	bcs.n	800036e <Bootloader_WriteFlash+0x8e>
 80002f2:	4606      	mov	r6, r0
 80002f4:	460d      	mov	r5, r1
 80002f6:	4617      	mov	r7, r2
    if ((address + length - 1) > APPLICATION_END_ADDRESS)
 80002f8:	1813      	adds	r3, r2, r0
 80002fa:	3b01      	subs	r3, #1
 80002fc:	4a2d      	ldr	r2, [pc, #180]	@ (80003b4 <Bootloader_WriteFlash+0xd4>)
 80002fe:	4293      	cmp	r3, r2
 8000300:	d23b      	bcs.n	800037a <Bootloader_WriteFlash+0x9a>
    if (length % 8 != 0)
 8000302:	f017 0f07 	tst.w	r7, #7
 8000306:	d13e      	bne.n	8000386 <Bootloader_WriteFlash+0xa6>
    HAL_FLASH_Unlock();
 8000308:	f001 f954 	bl	80015b4 <HAL_FLASH_Unlock>
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_ALL_ERRORS);
 800030c:	4b2a      	ldr	r3, [pc, #168]	@ (80003b8 <Bootloader_WriteFlash+0xd8>)
 800030e:	699a      	ldr	r2, [r3, #24]
 8000310:	f042 4240 	orr.w	r2, r2, #3221225472	@ 0xc0000000
 8000314:	619a      	str	r2, [r3, #24]
 8000316:	f24c 32fa 	movw	r2, #50170	@ 0xc3fa
 800031a:	611a      	str	r2, [r3, #16]
    for (i = 0; i < length; i += 8)
 800031c:	2400      	movs	r4, #0
    HAL_StatusTypeDef status = HAL_OK;
 800031e:	46a0      	mov	r8, r4
    for (i = 0; i < length; i += 8)
 8000320:	42a7      	cmp	r7, r4
 8000322:	d936      	bls.n	8000392 <Bootloader_WriteFlash+0xb2>
        data64 = ((uint64_t)data[i + 0] << 0)  |
 8000324:	5d2a      	ldrb	r2, [r5, r4]
                 ((uint64_t)data[i + 1] << 8)  |
 8000326:	eb05 0c04 	add.w	ip, r5, r4
 800032a:	f89c 3001 	ldrb.w	r3, [ip, #1]
        data64 = ((uint64_t)data[i + 0] << 0)  |
 800032e:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
                 ((uint64_t)data[i + 2] << 16) |
 8000332:	f89c 3002 	ldrb.w	r3, [ip, #2]
                 ((uint64_t)data[i + 1] << 8)  |
 8000336:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
                 ((uint64_t)data[i + 3] << 24) |
 800033a:	f89c 0003 	ldrb.w	r0, [ip, #3]
 800033e:	f89c 3004 	ldrb.w	r3, [ip, #4]
                 ((uint64_t)data[i + 5] << 40) |
 8000342:	f89c 1005 	ldrb.w	r1, [ip, #5]
                 ((uint64_t)data[i + 4] << 32) |
 8000346:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
                 ((uint64_t)data[i + 6] << 48) |
 800034a:	f89c 1006 	ldrb.w	r1, [ip, #6]
                 ((uint64_t)data[i + 5] << 40) |
 800034e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
                 ((uint64_t)data[i + 7] << 56);
 8000352:	f89c 1007 	ldrb.w	r1, [ip, #7]
        status = HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, address + i, data64);
 8000356:	ea42 6200 	orr.w	r2, r2, r0, lsl #24
 800035a:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 800035e:	19a1      	adds	r1, r4, r6
 8000360:	2000      	movs	r0, #0
 8000362:	f001 f97d 	bl	8001660 <HAL_FLASH_Program>
        if (status != HAL_OK)
 8000366:	4680      	mov	r8, r0
 8000368:	b998      	cbnz	r0, 8000392 <Bootloader_WriteFlash+0xb2>
    for (i = 0; i < length; i += 8)
 800036a:	3408      	adds	r4, #8
 800036c:	e7d8      	b.n	8000320 <Bootloader_WriteFlash+0x40>
        bootloader_status.last_error = ERR_INVALID_ADDRESS;
 800036e:	f04f 0802 	mov.w	r8, #2
 8000372:	4b12      	ldr	r3, [pc, #72]	@ (80003bc <Bootloader_WriteFlash+0xdc>)
 8000374:	f883 8010 	strb.w	r8, [r3, #16]
        return ERR_INVALID_ADDRESS;
 8000378:	e013      	b.n	80003a2 <Bootloader_WriteFlash+0xc2>
        bootloader_status.last_error = ERR_INVALID_ADDRESS;
 800037a:	f04f 0802 	mov.w	r8, #2
 800037e:	4b0f      	ldr	r3, [pc, #60]	@ (80003bc <Bootloader_WriteFlash+0xdc>)
 8000380:	f883 8010 	strb.w	r8, [r3, #16]
        return ERR_INVALID_ADDRESS;
 8000384:	e00d      	b.n	80003a2 <Bootloader_WriteFlash+0xc2>
        bootloader_status.last_error = ERR_INVALID_DATA_LENGTH;
 8000386:	f04f 0805 	mov.w	r8, #5
 800038a:	4b0c      	ldr	r3, [pc, #48]	@ (80003bc <Bootloader_WriteFlash+0xdc>)
 800038c:	f883 8010 	strb.w	r8, [r3, #16]
        return ERR_INVALID_DATA_LENGTH;
 8000390:	e007      	b.n	80003a2 <Bootloader_WriteFlash+0xc2>
    HAL_FLASH_Lock();
 8000392:	f001 f927 	bl	80015e4 <HAL_FLASH_Lock>
    if (status != HAL_OK)
 8000396:	f1b8 0f00 	cmp.w	r8, #0
 800039a:	d105      	bne.n	80003a8 <Bootloader_WriteFlash+0xc8>
    bootloader_status.last_error = ERR_NONE;
 800039c:	4b07      	ldr	r3, [pc, #28]	@ (80003bc <Bootloader_WriteFlash+0xdc>)
 800039e:	2200      	movs	r2, #0
 80003a0:	741a      	strb	r2, [r3, #16]
}
 80003a2:	4640      	mov	r0, r8
 80003a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        bootloader_status.last_error = ERR_FLASH_WRITE_FAILED;
 80003a8:	f04f 0804 	mov.w	r8, #4
 80003ac:	4b03      	ldr	r3, [pc, #12]	@ (80003bc <Bootloader_WriteFlash+0xdc>)
 80003ae:	f883 8010 	strb.w	r8, [r3, #16]
        return ERR_FLASH_WRITE_FAILED;
 80003b2:	e7f6      	b.n	80003a2 <Bootloader_WriteFlash+0xc2>
 80003b4:	0803c000 	.word	0x0803c000
 80003b8:	40022000 	.word	0x40022000
 80003bc:	200000a4 	.word	0x200000a4

080003c0 <Bootloader_DeInit>:
{
 80003c0:	b510      	push	{r4, lr}
    HAL_GPIO_WritePin(LED_PORT, LED_PIN, GPIO_PIN_RESET);
 80003c2:	4c16      	ldr	r4, [pc, #88]	@ (800041c <Bootloader_DeInit+0x5c>)
 80003c4:	2200      	movs	r2, #0
 80003c6:	2108      	movs	r1, #8
 80003c8:	4620      	mov	r0, r4
 80003ca:	f001 fbc1 	bl	8001b50 <HAL_GPIO_WritePin>
    HAL_GPIO_DeInit(LED_PORT, LED_PIN);
 80003ce:	2108      	movs	r1, #8
 80003d0:	4620      	mov	r0, r4
 80003d2:	f001 fb43 	bl	8001a5c <HAL_GPIO_DeInit>
    HAL_CAN_DeactivateNotification(hcan_bootloader, CAN_IT_RX_FIFO0_MSG_PENDING);
 80003d6:	4c12      	ldr	r4, [pc, #72]	@ (8000420 <Bootloader_DeInit+0x60>)
 80003d8:	2102      	movs	r1, #2
 80003da:	6820      	ldr	r0, [r4, #0]
 80003dc:	f000 feea 	bl	80011b4 <HAL_CAN_DeactivateNotification>
    HAL_CAN_Stop(hcan_bootloader);
 80003e0:	6820      	ldr	r0, [r4, #0]
 80003e2:	f000 fd62 	bl	8000eaa <HAL_CAN_Stop>
    HAL_CAN_MspDeInit(hcan_bootloader);
 80003e6:	6820      	ldr	r0, [r4, #0]
 80003e8:	f001 fc2c 	bl	8001c44 <HAL_CAN_MspDeInit>
    SysTick->CTRL = 0;
 80003ec:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80003f0:	2200      	movs	r2, #0
 80003f2:	611a      	str	r2, [r3, #16]
    SysTick->LOAD = 0;
 80003f4:	615a      	str	r2, [r3, #20]
    SysTick->VAL = 0;
 80003f6:	619a      	str	r2, [r3, #24]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80003f8:	b672      	cpsid	i
    __HAL_RCC_GPIOA_CLK_DISABLE();
 80003fa:	f103 43c0 	add.w	r3, r3, #1610612736	@ 0x60000000
 80003fe:	f503 3398 	add.w	r3, r3, #77824	@ 0x13000
 8000402:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000404:	f022 0201 	bic.w	r2, r2, #1
 8000408:	64da      	str	r2, [r3, #76]	@ 0x4c
    __HAL_RCC_GPIOB_CLK_DISABLE();
 800040a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800040c:	f022 0202 	bic.w	r2, r2, #2
 8000410:	64da      	str	r2, [r3, #76]	@ 0x4c
    __HAL_RCC_CAN1_CLK_DISABLE();
 8000412:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8000414:	f022 7200 	bic.w	r2, r2, #33554432	@ 0x2000000
 8000418:	659a      	str	r2, [r3, #88]	@ 0x58
}
 800041a:	bd10      	pop	{r4, pc}
 800041c:	48000400 	.word	0x48000400
 8000420:	200000b8 	.word	0x200000b8

08000424 <Bootloader_Init>:
{
 8000424:	b510      	push	{r4, lr}
    hcan_bootloader = hcan;
 8000426:	4c14      	ldr	r4, [pc, #80]	@ (8000478 <Bootloader_Init+0x54>)
 8000428:	6020      	str	r0, [r4, #0]
    memset(&bootloader_status, 0, sizeof(BootloaderStatus_t));
 800042a:	4b14      	ldr	r3, [pc, #80]	@ (800047c <Bootloader_Init+0x58>)
 800042c:	2200      	movs	r2, #0
 800042e:	601a      	str	r2, [r3, #0]
 8000430:	605a      	str	r2, [r3, #4]
 8000432:	609a      	str	r2, [r3, #8]
 8000434:	60da      	str	r2, [r3, #12]
 8000436:	611a      	str	r2, [r3, #16]
    bootloader_status.current_address = APPLICATION_ADDRESS;
 8000438:	4a11      	ldr	r2, [pc, #68]	@ (8000480 <Bootloader_Init+0x5c>)
 800043a:	605a      	str	r2, [r3, #4]
    Bootloader_ConfigureCANFilter();
 800043c:	f7ff feea 	bl	8000214 <Bootloader_ConfigureCANFilter>
    if (HAL_CAN_Start(hcan_bootloader) != HAL_OK)
 8000440:	6820      	ldr	r0, [r4, #0]
 8000442:	f000 fd04 	bl	8000e4e <HAL_CAN_Start>
 8000446:	b988      	cbnz	r0, 800046c <Bootloader_Init+0x48>
    if (HAL_CAN_ActivateNotification(hcan_bootloader, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK)
 8000448:	2102      	movs	r1, #2
 800044a:	4b0b      	ldr	r3, [pc, #44]	@ (8000478 <Bootloader_Init+0x54>)
 800044c:	6818      	ldr	r0, [r3, #0]
 800044e:	f000 fe9f 	bl	8001190 <HAL_CAN_ActivateNotification>
 8000452:	b970      	cbnz	r0, 8000472 <Bootloader_Init+0x4e>
    tx_header.StdId = 0;
 8000454:	4b0b      	ldr	r3, [pc, #44]	@ (8000484 <Bootloader_Init+0x60>)
 8000456:	2200      	movs	r2, #0
 8000458:	601a      	str	r2, [r3, #0]
    tx_header.ExtId = CAN_BOOTLOADER_ID;
 800045a:	490b      	ldr	r1, [pc, #44]	@ (8000488 <Bootloader_Init+0x64>)
 800045c:	6059      	str	r1, [r3, #4]
    tx_header.IDE = CAN_ID_EXT;
 800045e:	2104      	movs	r1, #4
 8000460:	6099      	str	r1, [r3, #8]
    tx_header.RTR = CAN_RTR_DATA;
 8000462:	60da      	str	r2, [r3, #12]
    tx_header.DLC = 8;
 8000464:	2108      	movs	r1, #8
 8000466:	6119      	str	r1, [r3, #16]
    tx_header.TransmitGlobalTime = DISABLE;
 8000468:	751a      	strb	r2, [r3, #20]
}
 800046a:	bd10      	pop	{r4, pc}
        Error_Handler();
 800046c:	f000 fb00 	bl	8000a70 <Error_Handler>
 8000470:	e7ea      	b.n	8000448 <Bootloader_Init+0x24>
        Error_Handler();
 8000472:	f000 fafd 	bl	8000a70 <Error_Handler>
 8000476:	e7ed      	b.n	8000454 <Bootloader_Init+0x30>
 8000478:	200000b8 	.word	0x200000b8
 800047c:	200000a4 	.word	0x200000a4
 8000480:	08008000 	.word	0x08008000
 8000484:	20000060 	.word	0x20000060
 8000488:	18000700 	.word	0x18000700

0800048c <Bootloader_CheckValidApplication>:
    uint32_t stack_pointer = *(__IO uint32_t *)APPLICATION_ADDRESS;
 800048c:	4a09      	ldr	r2, [pc, #36]	@ (80004b4 <Bootloader_CheckValidApplication+0x28>)
 800048e:	6813      	ldr	r3, [r2, #0]
    uint32_t reset_handler = *(__IO uint32_t *)(APPLICATION_ADDRESS + 4);
 8000490:	6852      	ldr	r2, [r2, #4]
    if ((stack_pointer & 0xFFF00000) != 0x20000000)
 8000492:	f36f 0313 	bfc	r3, #0, #20
 8000496:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800049a:	d106      	bne.n	80004aa <Bootloader_CheckValidApplication+0x1e>
    if ((reset_handler & 0xFF000000) != 0x08000000 || (reset_handler & 0x01) == 0)
 800049c:	f36f 0257 	bfc	r2, #1, #23
 80004a0:	4b05      	ldr	r3, [pc, #20]	@ (80004b8 <Bootloader_CheckValidApplication+0x2c>)
 80004a2:	429a      	cmp	r2, r3
 80004a4:	d103      	bne.n	80004ae <Bootloader_CheckValidApplication+0x22>
    return 1;
 80004a6:	2001      	movs	r0, #1
 80004a8:	4770      	bx	lr
        return 0;
 80004aa:	2000      	movs	r0, #0
 80004ac:	4770      	bx	lr
        return 0;
 80004ae:	2000      	movs	r0, #0
}
 80004b0:	4770      	bx	lr
 80004b2:	bf00      	nop
 80004b4:	08008000 	.word	0x08008000
 80004b8:	08000001 	.word	0x08000001

080004bc <Bootloader_SendCANMessage>:
  * @param  data: Pointer to data buffer
  * @param  length: Data length
  * @retval None
  */
void Bootloader_SendCANMessage(uint8_t cmd, uint8_t *data, uint8_t length)
{
 80004bc:	b500      	push	{lr}
 80004be:	b083      	sub	sp, #12
    uint8_t i;
    uint8_t tx_buffer[8] = {0};
 80004c0:	2300      	movs	r3, #0
 80004c2:	9300      	str	r3, [sp, #0]
 80004c4:	9301      	str	r3, [sp, #4]
    
    /* Copy data to TX buffer */
    for (i = 0; i < length && i < 8; i++)
 80004c6:	e008      	b.n	80004da <Bootloader_SendCANMessage+0x1e>
    {
        tx_buffer[i] = data[i];
 80004c8:	f811 c003 	ldrb.w	ip, [r1, r3]
 80004cc:	f103 0008 	add.w	r0, r3, #8
 80004d0:	4468      	add	r0, sp
 80004d2:	f800 cc08 	strb.w	ip, [r0, #-8]
    for (i = 0; i < length && i < 8; i++)
 80004d6:	3301      	adds	r3, #1
 80004d8:	b2db      	uxtb	r3, r3
 80004da:	4293      	cmp	r3, r2
 80004dc:	d201      	bcs.n	80004e2 <Bootloader_SendCANMessage+0x26>
 80004de:	2b07      	cmp	r3, #7
 80004e0:	d9f2      	bls.n	80004c8 <Bootloader_SendCANMessage+0xc>
    }
    
    /* Set DLC */
    tx_header.DLC = length;
 80004e2:	4905      	ldr	r1, [pc, #20]	@ (80004f8 <Bootloader_SendCANMessage+0x3c>)
 80004e4:	610a      	str	r2, [r1, #16]
    
    /* Send message */
    HAL_CAN_AddTxMessage(hcan_bootloader, &tx_header, tx_buffer, &tx_mailbox);
 80004e6:	4b05      	ldr	r3, [pc, #20]	@ (80004fc <Bootloader_SendCANMessage+0x40>)
 80004e8:	466a      	mov	r2, sp
 80004ea:	4805      	ldr	r0, [pc, #20]	@ (8000500 <Bootloader_SendCANMessage+0x44>)
 80004ec:	6800      	ldr	r0, [r0, #0]
 80004ee:	f000 fd0c 	bl	8000f0a <HAL_CAN_AddTxMessage>
}
 80004f2:	b003      	add	sp, #12
 80004f4:	f85d fb04 	ldr.w	pc, [sp], #4
 80004f8:	20000060 	.word	0x20000060
 80004fc:	2000005c 	.word	0x2000005c
 8000500:	200000b8 	.word	0x200000b8

08000504 <Bootloader_SendACK>:
{
 8000504:	b508      	push	{r3, lr}
    tx_data[0] = RESP_ACK;
 8000506:	4905      	ldr	r1, [pc, #20]	@ (800051c <Bootloader_SendACK+0x18>)
 8000508:	2010      	movs	r0, #16
 800050a:	7008      	strb	r0, [r1, #0]
    tx_data[1] = bootloader_status.last_error;
 800050c:	4b04      	ldr	r3, [pc, #16]	@ (8000520 <Bootloader_SendACK+0x1c>)
 800050e:	7c1b      	ldrb	r3, [r3, #16]
 8000510:	704b      	strb	r3, [r1, #1]
    Bootloader_SendCANMessage(RESP_ACK, tx_data, 2);
 8000512:	2202      	movs	r2, #2
 8000514:	f7ff ffd2 	bl	80004bc <Bootloader_SendCANMessage>
}
 8000518:	bd08      	pop	{r3, pc}
 800051a:	bf00      	nop
 800051c:	20000078 	.word	0x20000078
 8000520:	200000a4 	.word	0x200000a4

08000524 <Bootloader_SendNACK>:
{
 8000524:	b508      	push	{r3, lr}
 8000526:	4603      	mov	r3, r0
    bootloader_status.last_error = error_code;
 8000528:	4a04      	ldr	r2, [pc, #16]	@ (800053c <Bootloader_SendNACK+0x18>)
 800052a:	7410      	strb	r0, [r2, #16]
    tx_data[0] = RESP_NACK;
 800052c:	4904      	ldr	r1, [pc, #16]	@ (8000540 <Bootloader_SendNACK+0x1c>)
 800052e:	2011      	movs	r0, #17
 8000530:	7008      	strb	r0, [r1, #0]
    tx_data[1] = error_code;
 8000532:	704b      	strb	r3, [r1, #1]
    Bootloader_SendCANMessage(RESP_NACK, tx_data, 2);
 8000534:	2202      	movs	r2, #2
 8000536:	f7ff ffc1 	bl	80004bc <Bootloader_SendCANMessage>
}
 800053a:	bd08      	pop	{r3, pc}
 800053c:	200000a4 	.word	0x200000a4
 8000540:	20000078 	.word	0x20000078

08000544 <Bootloader_JumpToApplication>:
{
 8000544:	b570      	push	{r4, r5, r6, lr}
 8000546:	b082      	sub	sp, #8
    if (!Bootloader_CheckValidApplication())
 8000548:	f7ff ffa0 	bl	800048c <Bootloader_CheckValidApplication>
 800054c:	b358      	cbz	r0, 80005a6 <Bootloader_JumpToApplication+0x62>
    app_stack_pointer = *(__IO uint32_t *)APPLICATION_ADDRESS;
 800054e:	4e17      	ldr	r6, [pc, #92]	@ (80005ac <Bootloader_JumpToApplication+0x68>)
 8000550:	6834      	ldr	r4, [r6, #0]
    jump_address = *(__IO uint32_t *)(APPLICATION_ADDRESS + 4);
 8000552:	6875      	ldr	r5, [r6, #4]
    jump_info[0] = RESP_JUMP_INFO;
 8000554:	2016      	movs	r0, #22
 8000556:	f88d 0000 	strb.w	r0, [sp]
    jump_info[1] = (app_stack_pointer >> 24) & 0xFF;  /* Stack pointer MSB */
 800055a:	0e23      	lsrs	r3, r4, #24
 800055c:	f88d 3001 	strb.w	r3, [sp, #1]
    jump_info[2] = (app_stack_pointer >> 16) & 0xFF;
 8000560:	0c23      	lsrs	r3, r4, #16
 8000562:	f88d 3002 	strb.w	r3, [sp, #2]
    jump_info[3] = (app_stack_pointer >> 8) & 0xFF;
 8000566:	0a23      	lsrs	r3, r4, #8
 8000568:	f88d 3003 	strb.w	r3, [sp, #3]
    jump_info[4] = app_stack_pointer & 0xFF;          /* Stack pointer LSB */
 800056c:	f88d 4004 	strb.w	r4, [sp, #4]
    jump_info[5] = (jump_address >> 16) & 0xFF;       /* Reset vector high word */
 8000570:	0c2b      	lsrs	r3, r5, #16
 8000572:	f88d 3005 	strb.w	r3, [sp, #5]
    jump_info[6] = (jump_address >> 8) & 0xFF;
 8000576:	0a2b      	lsrs	r3, r5, #8
 8000578:	f88d 3006 	strb.w	r3, [sp, #6]
    jump_info[7] = jump_address & 0xFF;               /* Reset vector LSB */
 800057c:	f88d 5007 	strb.w	r5, [sp, #7]
    Bootloader_SendCANMessage(RESP_JUMP_INFO, jump_info, 8);
 8000580:	2208      	movs	r2, #8
 8000582:	4669      	mov	r1, sp
 8000584:	f7ff ff9a 	bl	80004bc <Bootloader_SendCANMessage>
    Bootloader_WaitForCANTransmission();
 8000588:	f7ff fe6a 	bl	8000260 <Bootloader_WaitForCANTransmission>
    bootloader_status.state = BL_STATE_JUMPING;
 800058c:	4b08      	ldr	r3, [pc, #32]	@ (80005b0 <Bootloader_JumpToApplication+0x6c>)
 800058e:	2205      	movs	r2, #5
 8000590:	701a      	strb	r2, [r3, #0]
    Bootloader_DeInit();
 8000592:	f7ff ff15 	bl	80003c0 <Bootloader_DeInit>
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 8000596:	f384 8808 	msr	MSP, r4
    SCB->VTOR = APPLICATION_ADDRESS;
 800059a:	4b06      	ldr	r3, [pc, #24]	@ (80005b4 <Bootloader_JumpToApplication+0x70>)
 800059c:	609e      	str	r6, [r3, #8]
    jump_to_application();
 800059e:	47a8      	blx	r5
    return ERR_NONE;
 80005a0:	2000      	movs	r0, #0
}
 80005a2:	b002      	add	sp, #8
 80005a4:	bd70      	pop	{r4, r5, r6, pc}
        return ERR_NO_VALID_APP;
 80005a6:	2006      	movs	r0, #6
 80005a8:	e7fb      	b.n	80005a2 <Bootloader_JumpToApplication+0x5e>
 80005aa:	bf00      	nop
 80005ac:	08008000 	.word	0x08008000
 80005b0:	200000a4 	.word	0x200000a4
 80005b4:	e000ed00 	.word	0xe000ed00

080005b8 <Bootloader_SetApplicationValidFlag>:
/**
  * @brief  Set application valid flag in flash
  * @retval ERR_NONE if successful, error code otherwise
  */
uint8_t Bootloader_SetApplicationValidFlag(void)
{
 80005b8:	b510      	push	{r4, lr}
 80005ba:	b088      	sub	sp, #32
    HAL_StatusTypeDef status;
    uint32_t magic_data[2];
    uint64_t data_to_write;
    
    magic_data[0] = APP_VALID_MAGIC_NUMBER;
 80005bc:	4b16      	ldr	r3, [pc, #88]	@ (8000618 <Bootloader_SetApplicationValidFlag+0x60>)
 80005be:	9306      	str	r3, [sp, #24]
    magic_data[1] = APP_VALID_FLAG_COMPLEMENT;
 80005c0:	4b16      	ldr	r3, [pc, #88]	@ (800061c <Bootloader_SetApplicationValidFlag+0x64>)
 80005c2:	9307      	str	r3, [sp, #28]
    
    /* Unlock flash */
    HAL_FLASH_Unlock();
 80005c4:	f000 fff6 	bl	80015b4 <HAL_FLASH_Unlock>
    
    /* Erase the page containing the flag (Page 63 - last page before application) */
    FLASH_EraseInitTypeDef erase_init;
    uint32_t page_error;
    
    erase_init.TypeErase = FLASH_TYPEERASE_PAGES;
 80005c8:	2300      	movs	r3, #0
 80005ca:	9302      	str	r3, [sp, #8]
    erase_init.Page = 63;  /* Last page of bootloader area (32KB / 2KB per page = page 0-15, but flag is at end) */
 80005cc:	233f      	movs	r3, #63	@ 0x3f
 80005ce:	9304      	str	r3, [sp, #16]
    erase_init.NbPages = 1;
 80005d0:	2301      	movs	r3, #1
 80005d2:	9305      	str	r3, [sp, #20]
    
    status = HAL_FLASHEx_Erase(&erase_init, &page_error);
 80005d4:	a901      	add	r1, sp, #4
 80005d6:	a802      	add	r0, sp, #8
 80005d8:	f001 f8f0 	bl	80017bc <HAL_FLASHEx_Erase>
    if (status != HAL_OK)
 80005dc:	b968      	cbnz	r0, 80005fa <Bootloader_SetApplicationValidFlag+0x42>
        HAL_FLASH_Lock();
        return ERR_FLASH_ERASE_FAILED;
    }
    
    /* Write magic number (first 4 bytes) */
    status = HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, APP_VALID_FLAG_ADDRESS, 
 80005de:	a30c      	add	r3, pc, #48	@ (adr r3, 8000610 <Bootloader_SetApplicationValidFlag+0x58>)
 80005e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80005e4:	490e      	ldr	r1, [pc, #56]	@ (8000620 <Bootloader_SetApplicationValidFlag+0x68>)
 80005e6:	2000      	movs	r0, #0
 80005e8:	f001 f83a 	bl	8001660 <HAL_FLASH_Program>
                                *((uint64_t*)magic_data));
    
    if (status != HAL_OK)
 80005ec:	4604      	mov	r4, r0
 80005ee:	b940      	cbnz	r0, 8000602 <Bootloader_SetApplicationValidFlag+0x4a>
        HAL_FLASH_Lock();
        return ERR_FLASH_WRITE_FAILED;
    }
    
    /* Lock flash */
    HAL_FLASH_Lock();
 80005f0:	f000 fff8 	bl	80015e4 <HAL_FLASH_Lock>
    
    return ERR_NONE;
}
 80005f4:	4620      	mov	r0, r4
 80005f6:	b008      	add	sp, #32
 80005f8:	bd10      	pop	{r4, pc}
        HAL_FLASH_Lock();
 80005fa:	f000 fff3 	bl	80015e4 <HAL_FLASH_Lock>
        return ERR_FLASH_ERASE_FAILED;
 80005fe:	2403      	movs	r4, #3
 8000600:	e7f8      	b.n	80005f4 <Bootloader_SetApplicationValidFlag+0x3c>
        HAL_FLASH_Lock();
 8000602:	f000 ffef 	bl	80015e4 <HAL_FLASH_Lock>
        return ERR_FLASH_WRITE_FAILED;
 8000606:	2404      	movs	r4, #4
 8000608:	e7f4      	b.n	80005f4 <Bootloader_SetApplicationValidFlag+0x3c>
 800060a:	bf00      	nop
 800060c:	f3af 8000 	nop.w
 8000610:	deadbeef 	.word	0xdeadbeef
 8000614:	21524110 	.word	0x21524110
 8000618:	deadbeef 	.word	0xdeadbeef
 800061c:	21524110 	.word	0x21524110
 8000620:	08007ff8 	.word	0x08007ff8

08000624 <Bootloader_CheckApplicationValidFlag>:
uint8_t Bootloader_CheckApplicationValidFlag(void)
{
    uint32_t *flag_ptr = (uint32_t *)APP_VALID_FLAG_ADDRESS;
    
    /* Check if both magic number and complement are present */
    if (flag_ptr[0] == APP_VALID_MAGIC_NUMBER && 
 8000624:	4b08      	ldr	r3, [pc, #32]	@ (8000648 <Bootloader_CheckApplicationValidFlag+0x24>)
 8000626:	f8d3 2ff8 	ldr.w	r2, [r3, #4088]	@ 0xff8
 800062a:	4b08      	ldr	r3, [pc, #32]	@ (800064c <Bootloader_CheckApplicationValidFlag+0x28>)
 800062c:	429a      	cmp	r2, r3
 800062e:	d001      	beq.n	8000634 <Bootloader_CheckApplicationValidFlag+0x10>
        flag_ptr[1] == APP_VALID_FLAG_COMPLEMENT)
    {
        return 1;  /* Valid flag found */
    }
    
    return 0;  /* No valid flag */
 8000630:	2000      	movs	r0, #0
 8000632:	4770      	bx	lr
        flag_ptr[1] == APP_VALID_FLAG_COMPLEMENT)
 8000634:	4b04      	ldr	r3, [pc, #16]	@ (8000648 <Bootloader_CheckApplicationValidFlag+0x24>)
 8000636:	f8d3 2ffc 	ldr.w	r2, [r3, #4092]	@ 0xffc
    if (flag_ptr[0] == APP_VALID_MAGIC_NUMBER && 
 800063a:	4b05      	ldr	r3, [pc, #20]	@ (8000650 <Bootloader_CheckApplicationValidFlag+0x2c>)
 800063c:	429a      	cmp	r2, r3
 800063e:	d001      	beq.n	8000644 <Bootloader_CheckApplicationValidFlag+0x20>
    return 0;  /* No valid flag */
 8000640:	2000      	movs	r0, #0
 8000642:	4770      	bx	lr
        return 1;  /* Valid flag found */
 8000644:	2001      	movs	r0, #1
}
 8000646:	4770      	bx	lr
 8000648:	08007000 	.word	0x08007000
 800064c:	deadbeef 	.word	0xdeadbeef
 8000650:	21524110 	.word	0x21524110

08000654 <Bootloader_Main>:
{
 8000654:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint32_t timeout_start = HAL_GetTick();
 8000656:	f000 fab7 	bl	8000bc8 <HAL_GetTick>
 800065a:	4606      	mov	r6, r0
    uint32_t last_heartbeat = HAL_GetTick();
 800065c:	f000 fab4 	bl	8000bc8 <HAL_GetTick>
 8000660:	4605      	mov	r5, r0
    uint32_t last_led_toggle = HAL_GetTick();
 8000662:	f000 fab1 	bl	8000bc8 <HAL_GetTick>
 8000666:	4604      	mov	r4, r0
    last_heartbeat_time = last_heartbeat;
 8000668:	4b37      	ldr	r3, [pc, #220]	@ (8000748 <Bootloader_Main+0xf4>)
 800066a:	601d      	str	r5, [r3, #0]
    tx_data[0] = RESP_READY;
 800066c:	4937      	ldr	r1, [pc, #220]	@ (800074c <Bootloader_Main+0xf8>)
 800066e:	2014      	movs	r0, #20
 8000670:	7008      	strb	r0, [r1, #0]
    tx_data[1] = 0x01;  /* Bootloader version */
 8000672:	2301      	movs	r3, #1
 8000674:	704b      	strb	r3, [r1, #1]
    tx_data[2] = 0x00;  /* Bootloader subversion */
 8000676:	2500      	movs	r5, #0
 8000678:	708d      	strb	r5, [r1, #2]
    Bootloader_SendCANMessage(RESP_READY, tx_data, 3);
 800067a:	2203      	movs	r2, #3
 800067c:	f7ff ff1e 	bl	80004bc <Bootloader_SendCANMessage>
 8000680:	e044      	b.n	800070c <Bootloader_Main+0xb8>
            HAL_GPIO_TogglePin(LED_PORT, LED_PIN);
 8000682:	2108      	movs	r1, #8
 8000684:	4832      	ldr	r0, [pc, #200]	@ (8000750 <Bootloader_Main+0xfc>)
 8000686:	f001 fa68 	bl	8001b5a <HAL_GPIO_TogglePin>
            last_led_toggle = HAL_GetTick();
 800068a:	f000 fa9d 	bl	8000bc8 <HAL_GetTick>
 800068e:	4604      	mov	r4, r0
 8000690:	e041      	b.n	8000716 <Bootloader_Main+0xc2>
            (HAL_GetTick() - last_heartbeat) >= HEARTBEAT_INTERVAL_MS)
 8000692:	f000 fa99 	bl	8000bc8 <HAL_GetTick>
 8000696:	1bc0      	subs	r0, r0, r7
        if (bootloader_status.state == BL_STATE_IDLE && 
 8000698:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 800069c:	d341      	bcc.n	8000722 <Bootloader_Main+0xce>
            tx_data[0] = RESP_READY;
 800069e:	492b      	ldr	r1, [pc, #172]	@ (800074c <Bootloader_Main+0xf8>)
 80006a0:	2014      	movs	r0, #20
 80006a2:	7008      	strb	r0, [r1, #0]
            tx_data[1] = 0x01;  /* Bootloader version */
 80006a4:	2301      	movs	r3, #1
 80006a6:	704b      	strb	r3, [r1, #1]
            tx_data[2] = 0x00;  /* Bootloader subversion */
 80006a8:	2300      	movs	r3, #0
 80006aa:	708b      	strb	r3, [r1, #2]
            Bootloader_SendCANMessage(RESP_READY, tx_data, 3);
 80006ac:	2203      	movs	r2, #3
 80006ae:	f7ff ff05 	bl	80004bc <Bootloader_SendCANMessage>
            last_heartbeat = HAL_GetTick();
 80006b2:	f000 fa89 	bl	8000bc8 <HAL_GetTick>
            last_heartbeat_time = last_heartbeat;  /* Update static variable */
 80006b6:	4b24      	ldr	r3, [pc, #144]	@ (8000748 <Bootloader_Main+0xf4>)
 80006b8:	6018      	str	r0, [r3, #0]
 80006ba:	e032      	b.n	8000722 <Bootloader_Main+0xce>
                tx_data[0] = RESP_READY;
 80006bc:	4923      	ldr	r1, [pc, #140]	@ (800074c <Bootloader_Main+0xf8>)
 80006be:	2014      	movs	r0, #20
 80006c0:	7008      	strb	r0, [r1, #0]
                tx_data[1] = 0xAA;  /* Special: Timeout auto-jump */
 80006c2:	23aa      	movs	r3, #170	@ 0xaa
 80006c4:	704b      	strb	r3, [r1, #1]
                tx_data[2] = 0x55;
 80006c6:	2355      	movs	r3, #85	@ 0x55
 80006c8:	708b      	strb	r3, [r1, #2]
                Bootloader_SendCANMessage(RESP_READY, tx_data, 3);
 80006ca:	2203      	movs	r2, #3
 80006cc:	f7ff fef6 	bl	80004bc <Bootloader_SendCANMessage>
                Bootloader_WaitForCANTransmission();
 80006d0:	f7ff fdc6 	bl	8000260 <Bootloader_WaitForCANTransmission>
                HAL_Delay(10);
 80006d4:	200a      	movs	r0, #10
 80006d6:	f000 fa7d 	bl	8000bd4 <HAL_Delay>
                Bootloader_JumpToApplication();
 80006da:	f7ff ff33 	bl	8000544 <Bootloader_JumpToApplication>
            timeout_expired = 1;
 80006de:	2501      	movs	r5, #1
        if (jump_to_app_flag)
 80006e0:	4b1c      	ldr	r3, [pc, #112]	@ (8000754 <Bootloader_Main+0x100>)
 80006e2:	781b      	ldrb	r3, [r3, #0]
 80006e4:	b17b      	cbz	r3, 8000706 <Bootloader_Main+0xb2>
            tx_data[0] = RESP_READY;
 80006e6:	4919      	ldr	r1, [pc, #100]	@ (800074c <Bootloader_Main+0xf8>)
 80006e8:	2014      	movs	r0, #20
 80006ea:	7008      	strb	r0, [r1, #0]
            tx_data[1] = 0xFF;  /* Special: About to jump */
 80006ec:	23ff      	movs	r3, #255	@ 0xff
 80006ee:	704b      	strb	r3, [r1, #1]
            tx_data[2] = 0xFF;
 80006f0:	708b      	strb	r3, [r1, #2]
            Bootloader_SendCANMessage(RESP_READY, tx_data, 3);
 80006f2:	2203      	movs	r2, #3
 80006f4:	f7ff fee2 	bl	80004bc <Bootloader_SendCANMessage>
            Bootloader_WaitForCANTransmission();
 80006f8:	f7ff fdb2 	bl	8000260 <Bootloader_WaitForCANTransmission>
            Bootloader_JumpToApplication();
 80006fc:	f7ff ff22 	bl	8000544 <Bootloader_JumpToApplication>
            jump_to_app_flag = 0;
 8000700:	4b14      	ldr	r3, [pc, #80]	@ (8000754 <Bootloader_Main+0x100>)
 8000702:	2200      	movs	r2, #0
 8000704:	701a      	strb	r2, [r3, #0]
        HAL_Delay(1);
 8000706:	2001      	movs	r0, #1
 8000708:	f000 fa64 	bl	8000bd4 <HAL_Delay>
        if ((HAL_GetTick() - last_led_toggle) >= 100)
 800070c:	f000 fa5c 	bl	8000bc8 <HAL_GetTick>
 8000710:	1b03      	subs	r3, r0, r4
 8000712:	2b63      	cmp	r3, #99	@ 0x63
 8000714:	d8b5      	bhi.n	8000682 <Bootloader_Main+0x2e>
        last_heartbeat = last_heartbeat_time;
 8000716:	4b0c      	ldr	r3, [pc, #48]	@ (8000748 <Bootloader_Main+0xf4>)
 8000718:	681f      	ldr	r7, [r3, #0]
        if (bootloader_status.state == BL_STATE_IDLE && 
 800071a:	4b0f      	ldr	r3, [pc, #60]	@ (8000758 <Bootloader_Main+0x104>)
 800071c:	781b      	ldrb	r3, [r3, #0]
 800071e:	2b00      	cmp	r3, #0
 8000720:	d0b7      	beq.n	8000692 <Bootloader_Main+0x3e>
        if (!timeout_expired && !can_command_received &&
 8000722:	2d00      	cmp	r5, #0
 8000724:	d1dc      	bne.n	80006e0 <Bootloader_Main+0x8c>
 8000726:	4b0d      	ldr	r3, [pc, #52]	@ (800075c <Bootloader_Main+0x108>)
 8000728:	781b      	ldrb	r3, [r3, #0]
 800072a:	2b00      	cmp	r3, #0
 800072c:	d1d8      	bne.n	80006e0 <Bootloader_Main+0x8c>
            (HAL_GetTick() - timeout_start >= BOOTLOADER_TIMEOUT_MS))
 800072e:	f000 fa4b 	bl	8000bc8 <HAL_GetTick>
 8000732:	1b80      	subs	r0, r0, r6
        if (!timeout_expired && !can_command_received &&
 8000734:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 8000738:	d3d2      	bcc.n	80006e0 <Bootloader_Main+0x8c>
            if (Bootloader_CheckApplicationValidFlag())
 800073a:	f7ff ff73 	bl	8000624 <Bootloader_CheckApplicationValidFlag>
 800073e:	2800      	cmp	r0, #0
 8000740:	d1bc      	bne.n	80006bc <Bootloader_Main+0x68>
            timeout_expired = 1;
 8000742:	2501      	movs	r5, #1
 8000744:	e7cc      	b.n	80006e0 <Bootloader_Main+0x8c>
 8000746:	bf00      	nop
 8000748:	2000004c 	.word	0x2000004c
 800074c:	20000078 	.word	0x20000078
 8000750:	48000400 	.word	0x48000400
 8000754:	20000051 	.word	0x20000051
 8000758:	200000a4 	.word	0x200000a4
 800075c:	20000050 	.word	0x20000050

08000760 <Bootloader_ClearApplicationValidFlag>:
/**
  * @brief  Clear application valid flag
  * @retval None
  */
void Bootloader_ClearApplicationValidFlag(void)
{
 8000760:	b500      	push	{lr}
 8000762:	b087      	sub	sp, #28
    HAL_StatusTypeDef status;
    FLASH_EraseInitTypeDef erase_init;
    uint32_t page_error;
    
    /* Unlock flash */
    HAL_FLASH_Unlock();
 8000764:	f000 ff26 	bl	80015b4 <HAL_FLASH_Unlock>
    
    /* Erase the page containing the flag */
    erase_init.TypeErase = FLASH_TYPEERASE_PAGES;
 8000768:	2300      	movs	r3, #0
 800076a:	9302      	str	r3, [sp, #8]
    erase_init.Page = 63;  /* Last page of bootloader area */
 800076c:	233f      	movs	r3, #63	@ 0x3f
 800076e:	9304      	str	r3, [sp, #16]
    erase_init.NbPages = 1;
 8000770:	2301      	movs	r3, #1
 8000772:	9305      	str	r3, [sp, #20]
    
    status = HAL_FLASHEx_Erase(&erase_init, &page_error);
 8000774:	a901      	add	r1, sp, #4
 8000776:	a802      	add	r0, sp, #8
 8000778:	f001 f820 	bl	80017bc <HAL_FLASHEx_Erase>
    
    /* Lock flash */
    HAL_FLASH_Lock();
 800077c:	f000 ff32 	bl	80015e4 <HAL_FLASH_Lock>
}
 8000780:	b007      	add	sp, #28
 8000782:	f85d fb04 	ldr.w	pc, [sp], #4
	...

08000788 <Bootloader_ProcessCANMessage>:
{
 8000788:	b510      	push	{r4, lr}
    can_command_received = 1;
 800078a:	4b88      	ldr	r3, [pc, #544]	@ (80009ac <Bootloader_ProcessCANMessage+0x224>)
 800078c:	2201      	movs	r2, #1
 800078e:	701a      	strb	r2, [r3, #0]
    last_heartbeat_time = HAL_GetTick();
 8000790:	f000 fa1a 	bl	8000bc8 <HAL_GetTick>
 8000794:	4b86      	ldr	r3, [pc, #536]	@ (80009b0 <Bootloader_ProcessCANMessage+0x228>)
 8000796:	6018      	str	r0, [r3, #0]
    command = rx_data[0];
 8000798:	4b86      	ldr	r3, [pc, #536]	@ (80009b4 <Bootloader_ProcessCANMessage+0x22c>)
 800079a:	781b      	ldrb	r3, [r3, #0]
    switch (command)
 800079c:	3b01      	subs	r3, #1
 800079e:	2b06      	cmp	r3, #6
 80007a0:	f200 8100 	bhi.w	80009a4 <Bootloader_ProcessCANMessage+0x21c>
 80007a4:	e8df f013 	tbh	[pc, r3, lsl #1]
 80007a8:	0094001b 	.word	0x0094001b
 80007ac:	00ec00bb 	.word	0x00ec00bb
 80007b0:	00310007 	.word	0x00310007
 80007b4:	004f      	.short	0x004f
            tx_data[0] = RESP_DATA;
 80007b6:	4980      	ldr	r1, [pc, #512]	@ (80009b8 <Bootloader_ProcessCANMessage+0x230>)
 80007b8:	2015      	movs	r0, #21
 80007ba:	7008      	strb	r0, [r1, #0]
            tx_data[1] = bootloader_status.state;
 80007bc:	4b7f      	ldr	r3, [pc, #508]	@ (80009bc <Bootloader_ProcessCANMessage+0x234>)
 80007be:	781a      	ldrb	r2, [r3, #0]
 80007c0:	704a      	strb	r2, [r1, #1]
            tx_data[2] = bootloader_status.last_error;
 80007c2:	7c1a      	ldrb	r2, [r3, #16]
 80007c4:	708a      	strb	r2, [r1, #2]
            tx_data[3] = (bootloader_status.bytes_written >> 24) & 0xFF;
 80007c6:	689b      	ldr	r3, [r3, #8]
 80007c8:	0e1a      	lsrs	r2, r3, #24
 80007ca:	70ca      	strb	r2, [r1, #3]
            tx_data[4] = (bootloader_status.bytes_written >> 16) & 0xFF;
 80007cc:	0c1a      	lsrs	r2, r3, #16
 80007ce:	710a      	strb	r2, [r1, #4]
            tx_data[5] = (bootloader_status.bytes_written >> 8) & 0xFF;
 80007d0:	0a1a      	lsrs	r2, r3, #8
 80007d2:	714a      	strb	r2, [r1, #5]
            tx_data[6] = bootloader_status.bytes_written & 0xFF;
 80007d4:	718b      	strb	r3, [r1, #6]
            Bootloader_SendCANMessage(RESP_DATA, tx_data, 8);
 80007d6:	2208      	movs	r2, #8
 80007d8:	f7ff fe70 	bl	80004bc <Bootloader_SendCANMessage>
}
 80007dc:	bd10      	pop	{r4, pc}
            bootloader_status.state = BL_STATE_ERASING;
 80007de:	4b77      	ldr	r3, [pc, #476]	@ (80009bc <Bootloader_ProcessCANMessage+0x234>)
 80007e0:	2201      	movs	r2, #1
 80007e2:	701a      	strb	r2, [r3, #0]
            Bootloader_ClearApplicationValidFlag();
 80007e4:	f7ff ffbc 	bl	8000760 <Bootloader_ClearApplicationValidFlag>
            result = Bootloader_EraseApplicationFlash();
 80007e8:	f7ff fd50 	bl	800028c <Bootloader_EraseApplicationFlash>
            if (result == ERR_NONE)
 80007ec:	b950      	cbnz	r0, 8000804 <Bootloader_ProcessCANMessage+0x7c>
                bootloader_status.bytes_written = 0;
 80007ee:	4b73      	ldr	r3, [pc, #460]	@ (80009bc <Bootloader_ProcessCANMessage+0x234>)
 80007f0:	2200      	movs	r2, #0
 80007f2:	609a      	str	r2, [r3, #8]
                bootloader_status.current_address = APPLICATION_ADDRESS;
 80007f4:	4a72      	ldr	r2, [pc, #456]	@ (80009c0 <Bootloader_ProcessCANMessage+0x238>)
 80007f6:	605a      	str	r2, [r3, #4]
                Bootloader_SendACK();
 80007f8:	f7ff fe84 	bl	8000504 <Bootloader_SendACK>
            bootloader_status.state = BL_STATE_IDLE;
 80007fc:	4b6f      	ldr	r3, [pc, #444]	@ (80009bc <Bootloader_ProcessCANMessage+0x234>)
 80007fe:	2200      	movs	r2, #0
 8000800:	701a      	strb	r2, [r3, #0]
            break;
 8000802:	e7eb      	b.n	80007dc <Bootloader_ProcessCANMessage+0x54>
                Bootloader_SendNACK(result);
 8000804:	f7ff fe8e 	bl	8000524 <Bootloader_SendNACK>
 8000808:	e7f8      	b.n	80007fc <Bootloader_ProcessCANMessage+0x74>
            address = (rx_data[1] << 24) | (rx_data[2] << 16) |
 800080a:	4a6a      	ldr	r2, [pc, #424]	@ (80009b4 <Bootloader_ProcessCANMessage+0x22c>)
 800080c:	7851      	ldrb	r1, [r2, #1]
 800080e:	7893      	ldrb	r3, [r2, #2]
 8000810:	041b      	lsls	r3, r3, #16
 8000812:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
                     (rx_data[3] << 8) | rx_data[4];
 8000816:	78d1      	ldrb	r1, [r2, #3]
            address = (rx_data[1] << 24) | (rx_data[2] << 16) |
 8000818:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
                     (rx_data[3] << 8) | rx_data[4];
 800081c:	7912      	ldrb	r2, [r2, #4]
 800081e:	4313      	orrs	r3, r2
            if (address >= APPLICATION_ADDRESS && address <= APPLICATION_END_ADDRESS)
 8000820:	f103 4278 	add.w	r2, r3, #4160749568	@ 0xf8000000
 8000824:	f5a2 4200 	sub.w	r2, r2, #32768	@ 0x8000
 8000828:	f5b2 3f50 	cmp.w	r2, #212992	@ 0x34000
 800082c:	d207      	bcs.n	800083e <Bootloader_ProcessCANMessage+0xb6>
                bootloader_status.current_address = address;
 800082e:	4a63      	ldr	r2, [pc, #396]	@ (80009bc <Bootloader_ProcessCANMessage+0x234>)
 8000830:	6053      	str	r3, [r2, #4]
                buffer_index = 0;  /* Reset buffer */
 8000832:	4b64      	ldr	r3, [pc, #400]	@ (80009c4 <Bootloader_ProcessCANMessage+0x23c>)
 8000834:	2200      	movs	r2, #0
 8000836:	801a      	strh	r2, [r3, #0]
                Bootloader_SendACK();
 8000838:	f7ff fe64 	bl	8000504 <Bootloader_SendACK>
 800083c:	e7ce      	b.n	80007dc <Bootloader_ProcessCANMessage+0x54>
                Bootloader_SendNACK(ERR_INVALID_ADDRESS);
 800083e:	2002      	movs	r0, #2
 8000840:	f7ff fe70 	bl	8000524 <Bootloader_SendNACK>
 8000844:	e7ca      	b.n	80007dc <Bootloader_ProcessCANMessage+0x54>
            bootloader_status.state = BL_STATE_WRITING;
 8000846:	4b5d      	ldr	r3, [pc, #372]	@ (80009bc <Bootloader_ProcessCANMessage+0x234>)
 8000848:	2202      	movs	r2, #2
 800084a:	701a      	strb	r2, [r3, #0]
            length = rx_data[1];  /* Data length - should always be 4 */
 800084c:	4b59      	ldr	r3, [pc, #356]	@ (80009b4 <Bootloader_ProcessCANMessage+0x22c>)
 800084e:	785b      	ldrb	r3, [r3, #1]
            if (length != 4)
 8000850:	2b04      	cmp	r3, #4
 8000852:	d101      	bne.n	8000858 <Bootloader_ProcessCANMessage+0xd0>
            for (uint8_t i = 0; i < 4; i++)
 8000854:	2300      	movs	r3, #0
 8000856:	e015      	b.n	8000884 <Bootloader_ProcessCANMessage+0xfc>
                Bootloader_SendNACK(ERR_INVALID_DATA_LENGTH);
 8000858:	2005      	movs	r0, #5
 800085a:	f7ff fe63 	bl	8000524 <Bootloader_SendNACK>
                bootloader_status.state = BL_STATE_IDLE;
 800085e:	2300      	movs	r3, #0
 8000860:	4a56      	ldr	r2, [pc, #344]	@ (80009bc <Bootloader_ProcessCANMessage+0x234>)
 8000862:	7013      	strb	r3, [r2, #0]
                buffer_index = 0;  /* Reset buffer on error */
 8000864:	4a57      	ldr	r2, [pc, #348]	@ (80009c4 <Bootloader_ProcessCANMessage+0x23c>)
 8000866:	8013      	strh	r3, [r2, #0]
                break;
 8000868:	e7b8      	b.n	80007dc <Bootloader_ProcessCANMessage+0x54>
                flash_buffer[buffer_index++] = rx_data[2 + i];
 800086a:	1c98      	adds	r0, r3, #2
 800086c:	4955      	ldr	r1, [pc, #340]	@ (80009c4 <Bootloader_ProcessCANMessage+0x23c>)
 800086e:	880a      	ldrh	r2, [r1, #0]
 8000870:	f102 0c01 	add.w	ip, r2, #1
 8000874:	f8a1 c000 	strh.w	ip, [r1]
 8000878:	494e      	ldr	r1, [pc, #312]	@ (80009b4 <Bootloader_ProcessCANMessage+0x22c>)
 800087a:	5c08      	ldrb	r0, [r1, r0]
 800087c:	4952      	ldr	r1, [pc, #328]	@ (80009c8 <Bootloader_ProcessCANMessage+0x240>)
 800087e:	5488      	strb	r0, [r1, r2]
            for (uint8_t i = 0; i < 4; i++)
 8000880:	3301      	adds	r3, #1
 8000882:	b2db      	uxtb	r3, r3
 8000884:	2b03      	cmp	r3, #3
 8000886:	d9f0      	bls.n	800086a <Bootloader_ProcessCANMessage+0xe2>
            if (buffer_index >= 8)
 8000888:	4b4e      	ldr	r3, [pc, #312]	@ (80009c4 <Bootloader_ProcessCANMessage+0x23c>)
 800088a:	881b      	ldrh	r3, [r3, #0]
 800088c:	2b07      	cmp	r3, #7
 800088e:	d919      	bls.n	80008c4 <Bootloader_ProcessCANMessage+0x13c>
                result = Bootloader_WriteFlash(bootloader_status.current_address, 
 8000890:	2208      	movs	r2, #8
 8000892:	494d      	ldr	r1, [pc, #308]	@ (80009c8 <Bootloader_ProcessCANMessage+0x240>)
 8000894:	4b49      	ldr	r3, [pc, #292]	@ (80009bc <Bootloader_ProcessCANMessage+0x234>)
 8000896:	6858      	ldr	r0, [r3, #4]
 8000898:	f7ff fd22 	bl	80002e0 <Bootloader_WriteFlash>
                if (result == ERR_NONE)
 800089c:	b960      	cbnz	r0, 80008b8 <Bootloader_ProcessCANMessage+0x130>
                    bootloader_status.current_address += 8;
 800089e:	4b47      	ldr	r3, [pc, #284]	@ (80009bc <Bootloader_ProcessCANMessage+0x234>)
 80008a0:	685a      	ldr	r2, [r3, #4]
 80008a2:	3208      	adds	r2, #8
 80008a4:	605a      	str	r2, [r3, #4]
                    bootloader_status.bytes_written += 8;
 80008a6:	689a      	ldr	r2, [r3, #8]
 80008a8:	3208      	adds	r2, #8
 80008aa:	609a      	str	r2, [r3, #8]
                    buffer_index = 0;
 80008ac:	4b45      	ldr	r3, [pc, #276]	@ (80009c4 <Bootloader_ProcessCANMessage+0x23c>)
 80008ae:	2200      	movs	r2, #0
 80008b0:	801a      	strh	r2, [r3, #0]
                    Bootloader_SendACK();
 80008b2:	f7ff fe27 	bl	8000504 <Bootloader_SendACK>
 80008b6:	e007      	b.n	80008c8 <Bootloader_ProcessCANMessage+0x140>
                    buffer_index = 0;  /* Reset buffer on write failure */
 80008b8:	4a42      	ldr	r2, [pc, #264]	@ (80009c4 <Bootloader_ProcessCANMessage+0x23c>)
 80008ba:	2100      	movs	r1, #0
 80008bc:	8011      	strh	r1, [r2, #0]
                    Bootloader_SendNACK(result);
 80008be:	f7ff fe31 	bl	8000524 <Bootloader_SendNACK>
 80008c2:	e001      	b.n	80008c8 <Bootloader_ProcessCANMessage+0x140>
                Bootloader_SendACK();  /* Data buffered, waiting for more */
 80008c4:	f7ff fe1e 	bl	8000504 <Bootloader_SendACK>
            bootloader_status.state = BL_STATE_IDLE;
 80008c8:	4b3c      	ldr	r3, [pc, #240]	@ (80009bc <Bootloader_ProcessCANMessage+0x234>)
 80008ca:	2200      	movs	r2, #0
 80008cc:	701a      	strb	r2, [r3, #0]
            break;
 80008ce:	e785      	b.n	80007dc <Bootloader_ProcessCANMessage+0x54>
            address = (rx_data[1] << 24) | (rx_data[2] << 16) |
 80008d0:	4b38      	ldr	r3, [pc, #224]	@ (80009b4 <Bootloader_ProcessCANMessage+0x22c>)
 80008d2:	785a      	ldrb	r2, [r3, #1]
 80008d4:	7898      	ldrb	r0, [r3, #2]
 80008d6:	0400      	lsls	r0, r0, #16
 80008d8:	ea40 6002 	orr.w	r0, r0, r2, lsl #24
                     (rx_data[3] << 8) | rx_data[4];
 80008dc:	78da      	ldrb	r2, [r3, #3]
            address = (rx_data[1] << 24) | (rx_data[2] << 16) |
 80008de:	ea40 2002 	orr.w	r0, r0, r2, lsl #8
                     (rx_data[3] << 8) | rx_data[4];
 80008e2:	791a      	ldrb	r2, [r3, #4]
 80008e4:	4310      	orrs	r0, r2
            length = rx_data[5];
 80008e6:	795a      	ldrb	r2, [r3, #5]
            if (address >= APPLICATION_ADDRESS && address <= APPLICATION_END_ADDRESS)
 80008e8:	f100 4378 	add.w	r3, r0, #4160749568	@ 0xf8000000
 80008ec:	f5a3 4300 	sub.w	r3, r3, #32768	@ 0x8000
 80008f0:	f5b3 3f50 	cmp.w	r3, #212992	@ 0x34000
 80008f4:	d20f      	bcs.n	8000916 <Bootloader_ProcessCANMessage+0x18e>
                bootloader_status.state = BL_STATE_WRITING;
 80008f6:	4b31      	ldr	r3, [pc, #196]	@ (80009bc <Bootloader_ProcessCANMessage+0x234>)
 80008f8:	2102      	movs	r1, #2
 80008fa:	7019      	strb	r1, [r3, #0]
                result = Bootloader_WriteFlash(address, &rx_data[6], length);
 80008fc:	4933      	ldr	r1, [pc, #204]	@ (80009cc <Bootloader_ProcessCANMessage+0x244>)
 80008fe:	f7ff fcef 	bl	80002e0 <Bootloader_WriteFlash>
                if (result == ERR_NONE)
 8000902:	b928      	cbnz	r0, 8000910 <Bootloader_ProcessCANMessage+0x188>
                    Bootloader_SendACK();
 8000904:	f7ff fdfe 	bl	8000504 <Bootloader_SendACK>
                bootloader_status.state = BL_STATE_IDLE;
 8000908:	4b2c      	ldr	r3, [pc, #176]	@ (80009bc <Bootloader_ProcessCANMessage+0x234>)
 800090a:	2200      	movs	r2, #0
 800090c:	701a      	strb	r2, [r3, #0]
 800090e:	e765      	b.n	80007dc <Bootloader_ProcessCANMessage+0x54>
                    Bootloader_SendNACK(result);
 8000910:	f7ff fe08 	bl	8000524 <Bootloader_SendNACK>
 8000914:	e7f8      	b.n	8000908 <Bootloader_ProcessCANMessage+0x180>
                Bootloader_SendNACK(ERR_INVALID_ADDRESS);
 8000916:	2002      	movs	r0, #2
 8000918:	f7ff fe04 	bl	8000524 <Bootloader_SendNACK>
 800091c:	e75e      	b.n	80007dc <Bootloader_ProcessCANMessage+0x54>
            address = (rx_data[1] << 24) | (rx_data[2] << 16) |
 800091e:	4b25      	ldr	r3, [pc, #148]	@ (80009b4 <Bootloader_ProcessCANMessage+0x22c>)
 8000920:	785a      	ldrb	r2, [r3, #1]
 8000922:	7898      	ldrb	r0, [r3, #2]
 8000924:	0400      	lsls	r0, r0, #16
 8000926:	ea40 6002 	orr.w	r0, r0, r2, lsl #24
                     (rx_data[3] << 8) | rx_data[4];
 800092a:	78da      	ldrb	r2, [r3, #3]
            address = (rx_data[1] << 24) | (rx_data[2] << 16) |
 800092c:	ea40 2002 	orr.w	r0, r0, r2, lsl #8
                     (rx_data[3] << 8) | rx_data[4];
 8000930:	791a      	ldrb	r2, [r3, #4]
 8000932:	4310      	orrs	r0, r2
            length = rx_data[5];
 8000934:	795c      	ldrb	r4, [r3, #5]
            if (address >= APPLICATION_ADDRESS && address <= APPLICATION_END_ADDRESS && length <= 7)
 8000936:	f100 4378 	add.w	r3, r0, #4160749568	@ 0xf8000000
 800093a:	f5a3 4300 	sub.w	r3, r3, #32768	@ 0x8000
 800093e:	f5b3 3f50 	cmp.w	r3, #212992	@ 0x34000
 8000942:	d201      	bcs.n	8000948 <Bootloader_ProcessCANMessage+0x1c0>
 8000944:	2c07      	cmp	r4, #7
 8000946:	d903      	bls.n	8000950 <Bootloader_ProcessCANMessage+0x1c8>
                Bootloader_SendNACK(ERR_INVALID_ADDRESS);
 8000948:	2002      	movs	r0, #2
 800094a:	f7ff fdeb 	bl	8000524 <Bootloader_SendNACK>
 800094e:	e745      	b.n	80007dc <Bootloader_ProcessCANMessage+0x54>
                bootloader_status.state = BL_STATE_READING;
 8000950:	4b1a      	ldr	r3, [pc, #104]	@ (80009bc <Bootloader_ProcessCANMessage+0x234>)
 8000952:	2203      	movs	r2, #3
 8000954:	701a      	strb	r2, [r3, #0]
                tx_data[0] = RESP_DATA;
 8000956:	4918      	ldr	r1, [pc, #96]	@ (80009b8 <Bootloader_ProcessCANMessage+0x230>)
 8000958:	2315      	movs	r3, #21
 800095a:	f801 3b01 	strb.w	r3, [r1], #1
                result = Bootloader_ReadFlash(address, &tx_data[1], length);
 800095e:	4622      	mov	r2, r4
 8000960:	f7ff fc36 	bl	80001d0 <Bootloader_ReadFlash>
                if (result == ERR_NONE)
 8000964:	b948      	cbnz	r0, 800097a <Bootloader_ProcessCANMessage+0x1f2>
                    Bootloader_SendCANMessage(RESP_DATA, tx_data, length + 1);
 8000966:	1c62      	adds	r2, r4, #1
 8000968:	b2d2      	uxtb	r2, r2
 800096a:	4913      	ldr	r1, [pc, #76]	@ (80009b8 <Bootloader_ProcessCANMessage+0x230>)
 800096c:	2015      	movs	r0, #21
 800096e:	f7ff fda5 	bl	80004bc <Bootloader_SendCANMessage>
                bootloader_status.state = BL_STATE_IDLE;
 8000972:	4b12      	ldr	r3, [pc, #72]	@ (80009bc <Bootloader_ProcessCANMessage+0x234>)
 8000974:	2200      	movs	r2, #0
 8000976:	701a      	strb	r2, [r3, #0]
 8000978:	e730      	b.n	80007dc <Bootloader_ProcessCANMessage+0x54>
                    Bootloader_SendNACK(result);
 800097a:	f7ff fdd3 	bl	8000524 <Bootloader_SendNACK>
 800097e:	e7f8      	b.n	8000972 <Bootloader_ProcessCANMessage+0x1ea>
            if (Bootloader_CheckValidApplication())
 8000980:	f7ff fd84 	bl	800048c <Bootloader_CheckValidApplication>
 8000984:	b150      	cbz	r0, 800099c <Bootloader_ProcessCANMessage+0x214>
                result = Bootloader_SetApplicationValidFlag();
 8000986:	f7ff fe17 	bl	80005b8 <Bootloader_SetApplicationValidFlag>
                if (result != ERR_NONE)
 800098a:	b108      	cbz	r0, 8000990 <Bootloader_ProcessCANMessage+0x208>
                    bootloader_status.last_error = result;
 800098c:	4a0b      	ldr	r2, [pc, #44]	@ (80009bc <Bootloader_ProcessCANMessage+0x234>)
 800098e:	7410      	strb	r0, [r2, #16]
                Bootloader_SendACK();
 8000990:	f7ff fdb8 	bl	8000504 <Bootloader_SendACK>
                jump_to_app_flag = 1;  /* Set flag to trigger jump from main loop */
 8000994:	4b0e      	ldr	r3, [pc, #56]	@ (80009d0 <Bootloader_ProcessCANMessage+0x248>)
 8000996:	2201      	movs	r2, #1
 8000998:	701a      	strb	r2, [r3, #0]
 800099a:	e71f      	b.n	80007dc <Bootloader_ProcessCANMessage+0x54>
                Bootloader_SendNACK(ERR_NO_VALID_APP);
 800099c:	2006      	movs	r0, #6
 800099e:	f7ff fdc1 	bl	8000524 <Bootloader_SendNACK>
 80009a2:	e71b      	b.n	80007dc <Bootloader_ProcessCANMessage+0x54>
            Bootloader_SendNACK(ERR_INVALID_COMMAND);
 80009a4:	2001      	movs	r0, #1
 80009a6:	f7ff fdbd 	bl	8000524 <Bootloader_SendNACK>
}
 80009aa:	e717      	b.n	80007dc <Bootloader_ProcessCANMessage+0x54>
 80009ac:	20000050 	.word	0x20000050
 80009b0:	2000004c 	.word	0x2000004c
 80009b4:	20000080 	.word	0x20000080
 80009b8:	20000078 	.word	0x20000078
 80009bc:	200000a4 	.word	0x200000a4
 80009c0:	08008000 	.word	0x08008000
 80009c4:	20000052 	.word	0x20000052
 80009c8:	20000054 	.word	0x20000054
 80009cc:	20000086 	.word	0x20000086
 80009d0:	20000051 	.word	0x20000051

080009d4 <HAL_CAN_RxFifo0MsgPendingCallback>:
  * @brief  CAN RX FIFO 0 message pending callback
  * @param  hcan: pointer to CAN Handle
  * @retval None
  */
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80009d4:	b508      	push	{r3, lr}
    if (hcan == hcan_bootloader)
 80009d6:	4b0c      	ldr	r3, [pc, #48]	@ (8000a08 <HAL_CAN_RxFifo0MsgPendingCallback+0x34>)
 80009d8:	681b      	ldr	r3, [r3, #0]
 80009da:	4283      	cmp	r3, r0
 80009dc:	d000      	beq.n	80009e0 <HAL_CAN_RxFifo0MsgPendingCallback+0xc>
                /* Process the message */
                Bootloader_ProcessCANMessage();
            }
        }
    }
}
 80009de:	bd08      	pop	{r3, pc}
        if (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &rx_header, rx_data) == HAL_OK)
 80009e0:	4b0a      	ldr	r3, [pc, #40]	@ (8000a0c <HAL_CAN_RxFifo0MsgPendingCallback+0x38>)
 80009e2:	4a0b      	ldr	r2, [pc, #44]	@ (8000a10 <HAL_CAN_RxFifo0MsgPendingCallback+0x3c>)
 80009e4:	2100      	movs	r1, #0
 80009e6:	f000 fb1e 	bl	8001026 <HAL_CAN_GetRxMessage>
 80009ea:	2800      	cmp	r0, #0
 80009ec:	d1f7      	bne.n	80009de <HAL_CAN_RxFifo0MsgPendingCallback+0xa>
            if (rx_header.ExtId == CAN_HOST_ID && rx_header.IDE == CAN_ID_EXT)
 80009ee:	4b08      	ldr	r3, [pc, #32]	@ (8000a10 <HAL_CAN_RxFifo0MsgPendingCallback+0x3c>)
 80009f0:	685a      	ldr	r2, [r3, #4]
 80009f2:	4b08      	ldr	r3, [pc, #32]	@ (8000a14 <HAL_CAN_RxFifo0MsgPendingCallback+0x40>)
 80009f4:	429a      	cmp	r2, r3
 80009f6:	d1f2      	bne.n	80009de <HAL_CAN_RxFifo0MsgPendingCallback+0xa>
 80009f8:	4b05      	ldr	r3, [pc, #20]	@ (8000a10 <HAL_CAN_RxFifo0MsgPendingCallback+0x3c>)
 80009fa:	689b      	ldr	r3, [r3, #8]
 80009fc:	2b04      	cmp	r3, #4
 80009fe:	d1ee      	bne.n	80009de <HAL_CAN_RxFifo0MsgPendingCallback+0xa>
                Bootloader_ProcessCANMessage();
 8000a00:	f7ff fec2 	bl	8000788 <Bootloader_ProcessCANMessage>
}
 8000a04:	e7eb      	b.n	80009de <HAL_CAN_RxFifo0MsgPendingCallback+0xa>
 8000a06:	bf00      	nop
 8000a08:	200000b8 	.word	0x200000b8
 8000a0c:	20000080 	.word	0x20000080
 8000a10:	20000088 	.word	0x20000088
 8000a14:	18000701 	.word	0x18000701

08000a18 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a18:	b500      	push	{lr}
 8000a1a:	b089      	sub	sp, #36	@ 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a1c:	a903      	add	r1, sp, #12
 8000a1e:	2300      	movs	r3, #0
 8000a20:	9303      	str	r3, [sp, #12]
 8000a22:	604b      	str	r3, [r1, #4]
 8000a24:	608b      	str	r3, [r1, #8]
 8000a26:	60cb      	str	r3, [r1, #12]
 8000a28:	610b      	str	r3, [r1, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a2a:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8000a2e:	f503 3304 	add.w	r3, r3, #135168	@ 0x21000
 8000a32:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000a34:	f042 0201 	orr.w	r2, r2, #1
 8000a38:	64da      	str	r2, [r3, #76]	@ 0x4c
 8000a3a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000a3c:	f002 0201 	and.w	r2, r2, #1
 8000a40:	9201      	str	r2, [sp, #4]
 8000a42:	9a01      	ldr	r2, [sp, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* Enable GPIOB clock for onboard LED at PB3 */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a44:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000a46:	f042 0202 	orr.w	r2, r2, #2
 8000a4a:	64da      	str	r2, [r3, #76]	@ 0x4c
 8000a4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a4e:	f003 0302 	and.w	r3, r3, #2
 8000a52:	9302      	str	r3, [sp, #8]
 8000a54:	9b02      	ldr	r3, [sp, #8]
  
  /* Initialize LED pin (PB3) */
  GPIO_InitStruct.Pin = LED_PIN;
 8000a56:	2308      	movs	r3, #8
 8000a58:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a5a:	2301      	movs	r3, #1
 8000a5c:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(LED_PORT, &GPIO_InitStruct);
 8000a5e:	4803      	ldr	r0, [pc, #12]	@ (8000a6c <MX_GPIO_Init+0x54>)
 8000a60:	f000 ff24 	bl	80018ac <HAL_GPIO_Init>
  /* USER CODE END MX_GPIO_Init_2 */
}
 8000a64:	b009      	add	sp, #36	@ 0x24
 8000a66:	f85d fb04 	ldr.w	pc, [sp], #4
 8000a6a:	bf00      	nop
 8000a6c:	48000400 	.word	0x48000400

08000a70 <Error_Handler>:
  __ASM volatile ("cpsid i" : : : "memory");
 8000a70:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a72:	e7fe      	b.n	8000a72 <Error_Handler+0x2>

08000a74 <MX_CAN1_Init>:
{
 8000a74:	b508      	push	{r3, lr}
  hcan1.Instance = CAN1;
 8000a76:	480d      	ldr	r0, [pc, #52]	@ (8000aac <MX_CAN1_Init+0x38>)
 8000a78:	4b0d      	ldr	r3, [pc, #52]	@ (8000ab0 <MX_CAN1_Init+0x3c>)
 8000a7a:	6003      	str	r3, [r0, #0]
  hcan1.Init.Prescaler = 6;
 8000a7c:	2306      	movs	r3, #6
 8000a7e:	6043      	str	r3, [r0, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8000a80:	2300      	movs	r3, #0
 8000a82:	6083      	str	r3, [r0, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000a84:	60c3      	str	r3, [r0, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_13TQ;
 8000a86:	f44f 2240 	mov.w	r2, #786432	@ 0xc0000
 8000a8a:	6102      	str	r2, [r0, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 8000a8c:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8000a90:	6142      	str	r2, [r0, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8000a92:	7603      	strb	r3, [r0, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8000a94:	7643      	strb	r3, [r0, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8000a96:	7683      	strb	r3, [r0, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8000a98:	76c3      	strb	r3, [r0, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8000a9a:	7703      	strb	r3, [r0, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8000a9c:	7743      	strb	r3, [r0, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8000a9e:	f000 f8ad 	bl	8000bfc <HAL_CAN_Init>
 8000aa2:	b900      	cbnz	r0, 8000aa6 <MX_CAN1_Init+0x32>
}
 8000aa4:	bd08      	pop	{r3, pc}
    Error_Handler();
 8000aa6:	f7ff ffe3 	bl	8000a70 <Error_Handler>
 8000aaa:	bf00      	nop
 8000aac:	200000bc 	.word	0x200000bc
 8000ab0:	40006400 	.word	0x40006400

08000ab4 <SystemClock_Config>:
{
 8000ab4:	b500      	push	{lr}
 8000ab6:	b097      	sub	sp, #92	@ 0x5c
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ab8:	2244      	movs	r2, #68	@ 0x44
 8000aba:	2100      	movs	r1, #0
 8000abc:	a805      	add	r0, sp, #20
 8000abe:	f001 fe28 	bl	8002712 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ac2:	2300      	movs	r3, #0
 8000ac4:	9300      	str	r3, [sp, #0]
 8000ac6:	9301      	str	r3, [sp, #4]
 8000ac8:	9302      	str	r3, [sp, #8]
 8000aca:	9303      	str	r3, [sp, #12]
 8000acc:	9304      	str	r3, [sp, #16]
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000ace:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000ad2:	f001 f8e1 	bl	8001c98 <HAL_PWREx_ControlVoltageScaling>
 8000ad6:	b9d8      	cbnz	r0, 8000b10 <SystemClock_Config+0x5c>
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000ad8:	2310      	movs	r3, #16
 8000ada:	9305      	str	r3, [sp, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000adc:	2301      	movs	r3, #1
 8000ade:	930b      	str	r3, [sp, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000ae0:	2300      	movs	r3, #0
 8000ae2:	930c      	str	r3, [sp, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_11;
 8000ae4:	22b0      	movs	r2, #176	@ 0xb0
 8000ae6:	920d      	str	r2, [sp, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000ae8:	930f      	str	r3, [sp, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000aea:	a805      	add	r0, sp, #20
 8000aec:	f001 f9b8 	bl	8001e60 <HAL_RCC_OscConfig>
 8000af0:	b980      	cbnz	r0, 8000b14 <SystemClock_Config+0x60>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000af2:	230f      	movs	r3, #15
 8000af4:	9300      	str	r3, [sp, #0]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000af6:	2300      	movs	r3, #0
 8000af8:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000afa:	9302      	str	r3, [sp, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000afc:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000afe:	9304      	str	r3, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000b00:	2102      	movs	r1, #2
 8000b02:	4668      	mov	r0, sp
 8000b04:	f001 fce2 	bl	80024cc <HAL_RCC_ClockConfig>
 8000b08:	b930      	cbnz	r0, 8000b18 <SystemClock_Config+0x64>
}
 8000b0a:	b017      	add	sp, #92	@ 0x5c
 8000b0c:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8000b10:	f7ff ffae 	bl	8000a70 <Error_Handler>
    Error_Handler();
 8000b14:	f7ff ffac 	bl	8000a70 <Error_Handler>
    Error_Handler();
 8000b18:	f7ff ffaa 	bl	8000a70 <Error_Handler>

08000b1c <main>:
{
 8000b1c:	b508      	push	{r3, lr}
  HAL_Init();
 8000b1e:	f000 f837 	bl	8000b90 <HAL_Init>
  SystemClock_Config();
 8000b22:	f7ff ffc7 	bl	8000ab4 <SystemClock_Config>
  MX_GPIO_Init();
 8000b26:	f7ff ff77 	bl	8000a18 <MX_GPIO_Init>
  MX_CAN1_Init();
 8000b2a:	f7ff ffa3 	bl	8000a74 <MX_CAN1_Init>
  Bootloader_Init(&hcan1);
 8000b2e:	4803      	ldr	r0, [pc, #12]	@ (8000b3c <main+0x20>)
 8000b30:	f7ff fc78 	bl	8000424 <Bootloader_Init>
  Bootloader_Main();
 8000b34:	f7ff fd8e 	bl	8000654 <Bootloader_Main>
  while (1)
 8000b38:	e7fe      	b.n	8000b38 <main+0x1c>
 8000b3a:	bf00      	nop
 8000b3c:	200000bc 	.word	0x200000bc

08000b40 <HAL_InitTick>:
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  HAL_StatusTypeDef  status = HAL_OK;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000b40:	4b10      	ldr	r3, [pc, #64]	@ (8000b84 <HAL_InitTick+0x44>)
 8000b42:	781b      	ldrb	r3, [r3, #0]
 8000b44:	b90b      	cbnz	r3, 8000b4a <HAL_InitTick+0xa>
      status = HAL_ERROR;
    }
  }
  else
  {
    status = HAL_ERROR;
 8000b46:	2001      	movs	r0, #1
  }

  /* Return function status */
  return status;
}
 8000b48:	4770      	bx	lr
{
 8000b4a:	b510      	push	{r4, lr}
 8000b4c:	4604      	mov	r4, r0
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000b4e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000b52:	fbb0 f3f3 	udiv	r3, r0, r3
 8000b56:	4a0c      	ldr	r2, [pc, #48]	@ (8000b88 <HAL_InitTick+0x48>)
 8000b58:	6810      	ldr	r0, [r2, #0]
 8000b5a:	fbb0 f0f3 	udiv	r0, r0, r3
 8000b5e:	f000 fcef 	bl	8001540 <HAL_SYSTICK_Config>
 8000b62:	b968      	cbnz	r0, 8000b80 <HAL_InitTick+0x40>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b64:	2c0f      	cmp	r4, #15
 8000b66:	d901      	bls.n	8000b6c <HAL_InitTick+0x2c>
        status = HAL_ERROR;
 8000b68:	2001      	movs	r0, #1
 8000b6a:	e00a      	b.n	8000b82 <HAL_InitTick+0x42>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	4621      	mov	r1, r4
 8000b70:	f04f 30ff 	mov.w	r0, #4294967295
 8000b74:	f000 fccc 	bl	8001510 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000b78:	4b04      	ldr	r3, [pc, #16]	@ (8000b8c <HAL_InitTick+0x4c>)
 8000b7a:	601c      	str	r4, [r3, #0]
  HAL_StatusTypeDef  status = HAL_OK;
 8000b7c:	2000      	movs	r0, #0
 8000b7e:	e000      	b.n	8000b82 <HAL_InitTick+0x42>
      status = HAL_ERROR;
 8000b80:	2001      	movs	r0, #1
}
 8000b82:	bd10      	pop	{r4, pc}
 8000b84:	20000000 	.word	0x20000000
 8000b88:	20000028 	.word	0x20000028
 8000b8c:	20000004 	.word	0x20000004

08000b90 <HAL_Init>:
{
 8000b90:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b92:	2003      	movs	r0, #3
 8000b94:	f000 fcaa 	bl	80014ec <HAL_NVIC_SetPriorityGrouping>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000b98:	200f      	movs	r0, #15
 8000b9a:	f7ff ffd1 	bl	8000b40 <HAL_InitTick>
 8000b9e:	b110      	cbz	r0, 8000ba6 <HAL_Init+0x16>
    status = HAL_ERROR;
 8000ba0:	2401      	movs	r4, #1
}
 8000ba2:	4620      	mov	r0, r4
 8000ba4:	bd10      	pop	{r4, pc}
 8000ba6:	4604      	mov	r4, r0
    HAL_MspInit();
 8000ba8:	f000 ffe0 	bl	8001b6c <HAL_MspInit>
 8000bac:	e7f9      	b.n	8000ba2 <HAL_Init+0x12>
	...

08000bb0 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 8000bb0:	4b03      	ldr	r3, [pc, #12]	@ (8000bc0 <HAL_IncTick+0x10>)
 8000bb2:	781b      	ldrb	r3, [r3, #0]
 8000bb4:	4a03      	ldr	r2, [pc, #12]	@ (8000bc4 <HAL_IncTick+0x14>)
 8000bb6:	6811      	ldr	r1, [r2, #0]
 8000bb8:	440b      	add	r3, r1
 8000bba:	6013      	str	r3, [r2, #0]
}
 8000bbc:	4770      	bx	lr
 8000bbe:	bf00      	nop
 8000bc0:	20000000 	.word	0x20000000
 8000bc4:	200000e4 	.word	0x200000e4

08000bc8 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000bc8:	4b01      	ldr	r3, [pc, #4]	@ (8000bd0 <HAL_GetTick+0x8>)
 8000bca:	6818      	ldr	r0, [r3, #0]
}
 8000bcc:	4770      	bx	lr
 8000bce:	bf00      	nop
 8000bd0:	200000e4 	.word	0x200000e4

08000bd4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000bd4:	b538      	push	{r3, r4, r5, lr}
 8000bd6:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000bd8:	f7ff fff6 	bl	8000bc8 <HAL_GetTick>
 8000bdc:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000bde:	f1b4 3fff 	cmp.w	r4, #4294967295
 8000be2:	d002      	beq.n	8000bea <HAL_Delay+0x16>
  {
    wait += (uint32_t)uwTickFreq;
 8000be4:	4b04      	ldr	r3, [pc, #16]	@ (8000bf8 <HAL_Delay+0x24>)
 8000be6:	781b      	ldrb	r3, [r3, #0]
 8000be8:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000bea:	f7ff ffed 	bl	8000bc8 <HAL_GetTick>
 8000bee:	1b40      	subs	r0, r0, r5
 8000bf0:	42a0      	cmp	r0, r4
 8000bf2:	d3fa      	bcc.n	8000bea <HAL_Delay+0x16>
  {
  }
}
 8000bf4:	bd38      	pop	{r3, r4, r5, pc}
 8000bf6:	bf00      	nop
 8000bf8:	20000000 	.word	0x20000000

08000bfc <HAL_CAN_Init>:
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8000bfc:	2800      	cmp	r0, #0
 8000bfe:	f000 80a1 	beq.w	8000d44 <HAL_CAN_Init+0x148>
{
 8000c02:	b538      	push	{r3, r4, r5, lr}
 8000c04:	4604      	mov	r4, r0
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8000c06:	f890 3020 	ldrb.w	r3, [r0, #32]
 8000c0a:	b1d3      	cbz	r3, 8000c42 <HAL_CAN_Init+0x46>
    HAL_CAN_MspInit(hcan);
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000c0c:	6822      	ldr	r2, [r4, #0]
 8000c0e:	6813      	ldr	r3, [r2, #0]
 8000c10:	f043 0301 	orr.w	r3, r3, #1
 8000c14:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000c16:	f7ff ffd7 	bl	8000bc8 <HAL_GetTick>
 8000c1a:	4605      	mov	r5, r0

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000c1c:	6823      	ldr	r3, [r4, #0]
 8000c1e:	685a      	ldr	r2, [r3, #4]
 8000c20:	f012 0f01 	tst.w	r2, #1
 8000c24:	d110      	bne.n	8000c48 <HAL_CAN_Init+0x4c>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000c26:	f7ff ffcf 	bl	8000bc8 <HAL_GetTick>
 8000c2a:	1b40      	subs	r0, r0, r5
 8000c2c:	280a      	cmp	r0, #10
 8000c2e:	d9f5      	bls.n	8000c1c <HAL_CAN_Init+0x20>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000c30:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8000c32:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000c36:	6263      	str	r3, [r4, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000c38:	2305      	movs	r3, #5
 8000c3a:	f884 3020 	strb.w	r3, [r4, #32]

      return HAL_ERROR;
 8000c3e:	2001      	movs	r0, #1
  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;

  /* Return function status */
  return HAL_OK;
}
 8000c40:	bd38      	pop	{r3, r4, r5, pc}
    HAL_CAN_MspInit(hcan);
 8000c42:	f000 ffab 	bl	8001b9c <HAL_CAN_MspInit>
 8000c46:	e7e1      	b.n	8000c0c <HAL_CAN_Init+0x10>
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8000c48:	681a      	ldr	r2, [r3, #0]
 8000c4a:	f022 0202 	bic.w	r2, r2, #2
 8000c4e:	601a      	str	r2, [r3, #0]
  tickstart = HAL_GetTick();
 8000c50:	f7ff ffba 	bl	8000bc8 <HAL_GetTick>
 8000c54:	4605      	mov	r5, r0
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000c56:	6823      	ldr	r3, [r4, #0]
 8000c58:	685a      	ldr	r2, [r3, #4]
 8000c5a:	f012 0f02 	tst.w	r2, #2
 8000c5e:	d00d      	beq.n	8000c7c <HAL_CAN_Init+0x80>
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000c60:	f7ff ffb2 	bl	8000bc8 <HAL_GetTick>
 8000c64:	1b40      	subs	r0, r0, r5
 8000c66:	280a      	cmp	r0, #10
 8000c68:	d9f5      	bls.n	8000c56 <HAL_CAN_Init+0x5a>
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000c6a:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8000c6c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000c70:	6263      	str	r3, [r4, #36]	@ 0x24
      hcan->State = HAL_CAN_STATE_ERROR;
 8000c72:	2305      	movs	r3, #5
 8000c74:	f884 3020 	strb.w	r3, [r4, #32]
      return HAL_ERROR;
 8000c78:	2001      	movs	r0, #1
 8000c7a:	e7e1      	b.n	8000c40 <HAL_CAN_Init+0x44>
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8000c7c:	7e22      	ldrb	r2, [r4, #24]
 8000c7e:	2a01      	cmp	r2, #1
 8000c80:	d03d      	beq.n	8000cfe <HAL_CAN_Init+0x102>
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000c82:	681a      	ldr	r2, [r3, #0]
 8000c84:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8000c88:	601a      	str	r2, [r3, #0]
  if (hcan->Init.AutoBusOff == ENABLE)
 8000c8a:	7e63      	ldrb	r3, [r4, #25]
 8000c8c:	2b01      	cmp	r3, #1
 8000c8e:	d03b      	beq.n	8000d08 <HAL_CAN_Init+0x10c>
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000c90:	6822      	ldr	r2, [r4, #0]
 8000c92:	6813      	ldr	r3, [r2, #0]
 8000c94:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8000c98:	6013      	str	r3, [r2, #0]
  if (hcan->Init.AutoWakeUp == ENABLE)
 8000c9a:	7ea3      	ldrb	r3, [r4, #26]
 8000c9c:	2b01      	cmp	r3, #1
 8000c9e:	d039      	beq.n	8000d14 <HAL_CAN_Init+0x118>
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000ca0:	6822      	ldr	r2, [r4, #0]
 8000ca2:	6813      	ldr	r3, [r2, #0]
 8000ca4:	f023 0320 	bic.w	r3, r3, #32
 8000ca8:	6013      	str	r3, [r2, #0]
  if (hcan->Init.AutoRetransmission == ENABLE)
 8000caa:	7ee3      	ldrb	r3, [r4, #27]
 8000cac:	2b01      	cmp	r3, #1
 8000cae:	d037      	beq.n	8000d20 <HAL_CAN_Init+0x124>
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000cb0:	6822      	ldr	r2, [r4, #0]
 8000cb2:	6813      	ldr	r3, [r2, #0]
 8000cb4:	f043 0310 	orr.w	r3, r3, #16
 8000cb8:	6013      	str	r3, [r2, #0]
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8000cba:	7f23      	ldrb	r3, [r4, #28]
 8000cbc:	2b01      	cmp	r3, #1
 8000cbe:	d035      	beq.n	8000d2c <HAL_CAN_Init+0x130>
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000cc0:	6822      	ldr	r2, [r4, #0]
 8000cc2:	6813      	ldr	r3, [r2, #0]
 8000cc4:	f023 0308 	bic.w	r3, r3, #8
 8000cc8:	6013      	str	r3, [r2, #0]
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8000cca:	7f63      	ldrb	r3, [r4, #29]
 8000ccc:	2b01      	cmp	r3, #1
 8000cce:	d033      	beq.n	8000d38 <HAL_CAN_Init+0x13c>
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000cd0:	6822      	ldr	r2, [r4, #0]
 8000cd2:	6813      	ldr	r3, [r2, #0]
 8000cd4:	f023 0304 	bic.w	r3, r3, #4
 8000cd8:	6013      	str	r3, [r2, #0]
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8000cda:	68a3      	ldr	r3, [r4, #8]
 8000cdc:	68e2      	ldr	r2, [r4, #12]
 8000cde:	4313      	orrs	r3, r2
 8000ce0:	6922      	ldr	r2, [r4, #16]
 8000ce2:	4313      	orrs	r3, r2
 8000ce4:	6962      	ldr	r2, [r4, #20]
 8000ce6:	4313      	orrs	r3, r2
 8000ce8:	6862      	ldr	r2, [r4, #4]
 8000cea:	3a01      	subs	r2, #1
 8000cec:	6821      	ldr	r1, [r4, #0]
 8000cee:	4313      	orrs	r3, r2
 8000cf0:	61cb      	str	r3, [r1, #28]
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000cf2:	2000      	movs	r0, #0
 8000cf4:	6260      	str	r0, [r4, #36]	@ 0x24
  hcan->State = HAL_CAN_STATE_READY;
 8000cf6:	2301      	movs	r3, #1
 8000cf8:	f884 3020 	strb.w	r3, [r4, #32]
  return HAL_OK;
 8000cfc:	e7a0      	b.n	8000c40 <HAL_CAN_Init+0x44>
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000cfe:	681a      	ldr	r2, [r3, #0]
 8000d00:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8000d04:	601a      	str	r2, [r3, #0]
 8000d06:	e7c0      	b.n	8000c8a <HAL_CAN_Init+0x8e>
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000d08:	6822      	ldr	r2, [r4, #0]
 8000d0a:	6813      	ldr	r3, [r2, #0]
 8000d0c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000d10:	6013      	str	r3, [r2, #0]
 8000d12:	e7c2      	b.n	8000c9a <HAL_CAN_Init+0x9e>
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000d14:	6822      	ldr	r2, [r4, #0]
 8000d16:	6813      	ldr	r3, [r2, #0]
 8000d18:	f043 0320 	orr.w	r3, r3, #32
 8000d1c:	6013      	str	r3, [r2, #0]
 8000d1e:	e7c4      	b.n	8000caa <HAL_CAN_Init+0xae>
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000d20:	6822      	ldr	r2, [r4, #0]
 8000d22:	6813      	ldr	r3, [r2, #0]
 8000d24:	f023 0310 	bic.w	r3, r3, #16
 8000d28:	6013      	str	r3, [r2, #0]
 8000d2a:	e7c6      	b.n	8000cba <HAL_CAN_Init+0xbe>
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000d2c:	6822      	ldr	r2, [r4, #0]
 8000d2e:	6813      	ldr	r3, [r2, #0]
 8000d30:	f043 0308 	orr.w	r3, r3, #8
 8000d34:	6013      	str	r3, [r2, #0]
 8000d36:	e7c8      	b.n	8000cca <HAL_CAN_Init+0xce>
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000d38:	6822      	ldr	r2, [r4, #0]
 8000d3a:	6813      	ldr	r3, [r2, #0]
 8000d3c:	f043 0304 	orr.w	r3, r3, #4
 8000d40:	6013      	str	r3, [r2, #0]
 8000d42:	e7ca      	b.n	8000cda <HAL_CAN_Init+0xde>
    return HAL_ERROR;
 8000d44:	2001      	movs	r0, #1
}
 8000d46:	4770      	bx	lr

08000d48 <HAL_CAN_ConfigFilter>:
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8000d48:	6802      	ldr	r2, [r0, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8000d4a:	f890 3020 	ldrb.w	r3, [r0, #32]

  if ((state == HAL_CAN_STATE_READY) ||
 8000d4e:	3b01      	subs	r3, #1
 8000d50:	b2db      	uxtb	r3, r3
 8000d52:	2b01      	cmp	r3, #1
 8000d54:	d905      	bls.n	8000d62 <HAL_CAN_ConfigFilter+0x1a>
    return HAL_OK;
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000d56:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 8000d58:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000d5c:	6243      	str	r3, [r0, #36]	@ 0x24

    return HAL_ERROR;
 8000d5e:	2001      	movs	r0, #1
  }
}
 8000d60:	4770      	bx	lr
{
 8000d62:	b430      	push	{r4, r5}
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8000d64:	f8d2 3200 	ldr.w	r3, [r2, #512]	@ 0x200
 8000d68:	f043 0301 	orr.w	r3, r3, #1
 8000d6c:	f8c2 3200 	str.w	r3, [r2, #512]	@ 0x200
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8000d70:	694b      	ldr	r3, [r1, #20]
 8000d72:	f003 031f 	and.w	r3, r3, #31
 8000d76:	2001      	movs	r0, #1
 8000d78:	fa00 f303 	lsl.w	r3, r0, r3
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8000d7c:	f8d2 021c 	ldr.w	r0, [r2, #540]	@ 0x21c
 8000d80:	ea6f 0c03 	mvn.w	ip, r3
 8000d84:	ea20 0003 	bic.w	r0, r0, r3
 8000d88:	f8c2 021c 	str.w	r0, [r2, #540]	@ 0x21c
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8000d8c:	69c8      	ldr	r0, [r1, #28]
 8000d8e:	b9b0      	cbnz	r0, 8000dbe <HAL_CAN_ConfigFilter+0x76>
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8000d90:	f8d2 020c 	ldr.w	r0, [r2, #524]	@ 0x20c
 8000d94:	ea0c 0000 	and.w	r0, ip, r0
 8000d98:	f8c2 020c 	str.w	r0, [r2, #524]	@ 0x20c
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8000d9c:	888c      	ldrh	r4, [r1, #4]
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000d9e:	6948      	ldr	r0, [r1, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8000da0:	68cd      	ldr	r5, [r1, #12]
 8000da2:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000da6:	3048      	adds	r0, #72	@ 0x48
 8000da8:	f842 4030 	str.w	r4, [r2, r0, lsl #3]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8000dac:	880c      	ldrh	r4, [r1, #0]
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000dae:	6948      	ldr	r0, [r1, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000db0:	688d      	ldr	r5, [r1, #8]
 8000db2:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000db6:	3048      	adds	r0, #72	@ 0x48
 8000db8:	eb02 00c0 	add.w	r0, r2, r0, lsl #3
 8000dbc:	6044      	str	r4, [r0, #4]
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8000dbe:	69c8      	ldr	r0, [r1, #28]
 8000dc0:	2801      	cmp	r0, #1
 8000dc2:	d01b      	beq.n	8000dfc <HAL_CAN_ConfigFilter+0xb4>
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8000dc4:	6988      	ldr	r0, [r1, #24]
 8000dc6:	bb80      	cbnz	r0, 8000e2a <HAL_CAN_ConfigFilter+0xe2>
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8000dc8:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8000dcc:	ea0c 0000 	and.w	r0, ip, r0
 8000dd0:	f8c2 0204 	str.w	r0, [r2, #516]	@ 0x204
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8000dd4:	6908      	ldr	r0, [r1, #16]
 8000dd6:	bb70      	cbnz	r0, 8000e36 <HAL_CAN_ConfigFilter+0xee>
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8000dd8:	f8d2 0214 	ldr.w	r0, [r2, #532]	@ 0x214
 8000ddc:	ea0c 0000 	and.w	r0, ip, r0
 8000de0:	f8c2 0214 	str.w	r0, [r2, #532]	@ 0x214
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8000de4:	6a09      	ldr	r1, [r1, #32]
 8000de6:	2901      	cmp	r1, #1
 8000de8:	d02b      	beq.n	8000e42 <HAL_CAN_ConfigFilter+0xfa>
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8000dea:	f8d2 3200 	ldr.w	r3, [r2, #512]	@ 0x200
 8000dee:	f023 0301 	bic.w	r3, r3, #1
 8000df2:	f8c2 3200 	str.w	r3, [r2, #512]	@ 0x200
    return HAL_OK;
 8000df6:	2000      	movs	r0, #0
}
 8000df8:	bc30      	pop	{r4, r5}
 8000dfa:	4770      	bx	lr
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8000dfc:	f8d2 020c 	ldr.w	r0, [r2, #524]	@ 0x20c
 8000e00:	4318      	orrs	r0, r3
 8000e02:	f8c2 020c 	str.w	r0, [r2, #524]	@ 0x20c
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8000e06:	888c      	ldrh	r4, [r1, #4]
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000e08:	6948      	ldr	r0, [r1, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8000e0a:	680d      	ldr	r5, [r1, #0]
 8000e0c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000e10:	3048      	adds	r0, #72	@ 0x48
 8000e12:	f842 4030 	str.w	r4, [r2, r0, lsl #3]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8000e16:	898c      	ldrh	r4, [r1, #12]
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000e18:	6948      	ldr	r0, [r1, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000e1a:	688d      	ldr	r5, [r1, #8]
 8000e1c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000e20:	3048      	adds	r0, #72	@ 0x48
 8000e22:	eb02 00c0 	add.w	r0, r2, r0, lsl #3
 8000e26:	6044      	str	r4, [r0, #4]
 8000e28:	e7cc      	b.n	8000dc4 <HAL_CAN_ConfigFilter+0x7c>
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8000e2a:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8000e2e:	4318      	orrs	r0, r3
 8000e30:	f8c2 0204 	str.w	r0, [r2, #516]	@ 0x204
 8000e34:	e7ce      	b.n	8000dd4 <HAL_CAN_ConfigFilter+0x8c>
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8000e36:	f8d2 0214 	ldr.w	r0, [r2, #532]	@ 0x214
 8000e3a:	4318      	orrs	r0, r3
 8000e3c:	f8c2 0214 	str.w	r0, [r2, #532]	@ 0x214
 8000e40:	e7d0      	b.n	8000de4 <HAL_CAN_ConfigFilter+0x9c>
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8000e42:	f8d2 121c 	ldr.w	r1, [r2, #540]	@ 0x21c
 8000e46:	430b      	orrs	r3, r1
 8000e48:	f8c2 321c 	str.w	r3, [r2, #540]	@ 0x21c
 8000e4c:	e7cd      	b.n	8000dea <HAL_CAN_ConfigFilter+0xa2>

08000e4e <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8000e4e:	b570      	push	{r4, r5, r6, lr}
 8000e50:	4604      	mov	r4, r0
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8000e52:	f890 3020 	ldrb.w	r3, [r0, #32]
 8000e56:	2b01      	cmp	r3, #1
 8000e58:	d006      	beq.n	8000e68 <HAL_CAN_Start+0x1a>
    return HAL_OK;
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8000e5a:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 8000e5c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8000e60:	6243      	str	r3, [r0, #36]	@ 0x24

    return HAL_ERROR;
 8000e62:	2601      	movs	r6, #1
  }
}
 8000e64:	4630      	mov	r0, r6
 8000e66:	bd70      	pop	{r4, r5, r6, pc}
 8000e68:	b2de      	uxtb	r6, r3
    hcan->State = HAL_CAN_STATE_LISTENING;
 8000e6a:	2302      	movs	r3, #2
 8000e6c:	f880 3020 	strb.w	r3, [r0, #32]
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000e70:	6802      	ldr	r2, [r0, #0]
 8000e72:	6813      	ldr	r3, [r2, #0]
 8000e74:	f023 0301 	bic.w	r3, r3, #1
 8000e78:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8000e7a:	f7ff fea5 	bl	8000bc8 <HAL_GetTick>
 8000e7e:	4605      	mov	r5, r0
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8000e80:	6823      	ldr	r3, [r4, #0]
 8000e82:	685b      	ldr	r3, [r3, #4]
 8000e84:	f013 0f01 	tst.w	r3, #1
 8000e88:	d00c      	beq.n	8000ea4 <HAL_CAN_Start+0x56>
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000e8a:	f7ff fe9d 	bl	8000bc8 <HAL_GetTick>
 8000e8e:	1b43      	subs	r3, r0, r5
 8000e90:	2b0a      	cmp	r3, #10
 8000e92:	d9f5      	bls.n	8000e80 <HAL_CAN_Start+0x32>
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000e94:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8000e96:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000e9a:	6263      	str	r3, [r4, #36]	@ 0x24
        hcan->State = HAL_CAN_STATE_ERROR;
 8000e9c:	2305      	movs	r3, #5
 8000e9e:	f884 3020 	strb.w	r3, [r4, #32]
        return HAL_ERROR;
 8000ea2:	e7df      	b.n	8000e64 <HAL_CAN_Start+0x16>
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000ea4:	2600      	movs	r6, #0
 8000ea6:	6266      	str	r6, [r4, #36]	@ 0x24
    return HAL_OK;
 8000ea8:	e7dc      	b.n	8000e64 <HAL_CAN_Start+0x16>

08000eaa <HAL_CAN_Stop>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Stop(CAN_HandleTypeDef *hcan)
{
 8000eaa:	b538      	push	{r3, r4, r5, lr}
 8000eac:	4604      	mov	r4, r0
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_LISTENING)
 8000eae:	f890 3020 	ldrb.w	r3, [r0, #32]
 8000eb2:	2b02      	cmp	r3, #2
 8000eb4:	d005      	beq.n	8000ec2 <HAL_CAN_Stop+0x18>
    return HAL_OK;
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_STARTED;
 8000eb6:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 8000eb8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000ebc:	6243      	str	r3, [r0, #36]	@ 0x24

    return HAL_ERROR;
 8000ebe:	2001      	movs	r0, #1
  }
}
 8000ec0:	bd38      	pop	{r3, r4, r5, pc}
    SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000ec2:	6802      	ldr	r2, [r0, #0]
 8000ec4:	6813      	ldr	r3, [r2, #0]
 8000ec6:	f043 0301 	orr.w	r3, r3, #1
 8000eca:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8000ecc:	f7ff fe7c 	bl	8000bc8 <HAL_GetTick>
 8000ed0:	4605      	mov	r5, r0
    while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000ed2:	6823      	ldr	r3, [r4, #0]
 8000ed4:	685a      	ldr	r2, [r3, #4]
 8000ed6:	f012 0f01 	tst.w	r2, #1
 8000eda:	d10d      	bne.n	8000ef8 <HAL_CAN_Stop+0x4e>
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000edc:	f7ff fe74 	bl	8000bc8 <HAL_GetTick>
 8000ee0:	1b43      	subs	r3, r0, r5
 8000ee2:	2b0a      	cmp	r3, #10
 8000ee4:	d9f5      	bls.n	8000ed2 <HAL_CAN_Stop+0x28>
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000ee6:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8000ee8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000eec:	6263      	str	r3, [r4, #36]	@ 0x24
        hcan->State = HAL_CAN_STATE_ERROR;
 8000eee:	2305      	movs	r3, #5
 8000ef0:	f884 3020 	strb.w	r3, [r4, #32]
        return HAL_ERROR;
 8000ef4:	2001      	movs	r0, #1
 8000ef6:	e7e3      	b.n	8000ec0 <HAL_CAN_Stop+0x16>
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8000ef8:	681a      	ldr	r2, [r3, #0]
 8000efa:	f022 0202 	bic.w	r2, r2, #2
 8000efe:	601a      	str	r2, [r3, #0]
    hcan->State = HAL_CAN_STATE_READY;
 8000f00:	2301      	movs	r3, #1
 8000f02:	f884 3020 	strb.w	r3, [r4, #32]
    return HAL_OK;
 8000f06:	2000      	movs	r0, #0
 8000f08:	e7da      	b.n	8000ec0 <HAL_CAN_Stop+0x16>

08000f0a <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8000f0a:	b530      	push	{r4, r5, lr}
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8000f0c:	f890 c020 	ldrb.w	ip, [r0, #32]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8000f10:	6804      	ldr	r4, [r0, #0]
 8000f12:	68a4      	ldr	r4, [r4, #8]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8000f14:	f10c 3cff 	add.w	ip, ip, #4294967295
 8000f18:	fa5f fc8c 	uxtb.w	ip, ip
 8000f1c:	f1bc 0f01 	cmp.w	ip, #1
 8000f20:	d862      	bhi.n	8000fe8 <HAL_CAN_AddTxMessage+0xde>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8000f22:	f014 5fe0 	tst.w	r4, #469762048	@ 0x1c000000
 8000f26:	d059      	beq.n	8000fdc <HAL_CAN_AddTxMessage+0xd2>
        ((tsr & CAN_TSR_TME1) != 0U) ||
        ((tsr & CAN_TSR_TME2) != 0U))
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8000f28:	f3c4 6c01 	ubfx	ip, r4, #24, #2

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8000f2c:	2401      	movs	r4, #1
 8000f2e:	fa04 f40c 	lsl.w	r4, r4, ip
 8000f32:	601c      	str	r4, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8000f34:	688b      	ldr	r3, [r1, #8]
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d13d      	bne.n	8000fb6 <HAL_CAN_AddTxMessage+0xac>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8000f3a:	680d      	ldr	r5, [r1, #0]
                                                           pHeader->RTR);
 8000f3c:	68cb      	ldr	r3, [r1, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8000f3e:	6804      	ldr	r4, [r0, #0]
 8000f40:	ea43 5545 	orr.w	r5, r3, r5, lsl #21
 8000f44:	f10c 0318 	add.w	r3, ip, #24
 8000f48:	011b      	lsls	r3, r3, #4
 8000f4a:	50e5      	str	r5, [r4, r3]
                                                           pHeader->IDE |
                                                           pHeader->RTR);
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8000f4c:	6803      	ldr	r3, [r0, #0]
 8000f4e:	690c      	ldr	r4, [r1, #16]
 8000f50:	f10c 0e18 	add.w	lr, ip, #24
 8000f54:	eb03 130e 	add.w	r3, r3, lr, lsl #4
 8000f58:	605c      	str	r4, [r3, #4]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8000f5a:	7d0b      	ldrb	r3, [r1, #20]
 8000f5c:	2b01      	cmp	r3, #1
 8000f5e:	d035      	beq.n	8000fcc <HAL_CAN_AddTxMessage+0xc2>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8000f60:	79d1      	ldrb	r1, [r2, #7]
 8000f62:	7993      	ldrb	r3, [r2, #6]
 8000f64:	041b      	lsls	r3, r3, #16
 8000f66:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8000f6a:	7951      	ldrb	r1, [r2, #5]
 8000f6c:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8000f70:	7914      	ldrb	r4, [r2, #4]
 8000f72:	6801      	ldr	r1, [r0, #0]
 8000f74:	4323      	orrs	r3, r4
 8000f76:	eb01 110c 	add.w	r1, r1, ip, lsl #4
 8000f7a:	f8c1 318c 	str.w	r3, [r1, #396]	@ 0x18c
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8000f7e:	78d1      	ldrb	r1, [r2, #3]
 8000f80:	7893      	ldrb	r3, [r2, #2]
 8000f82:	041b      	lsls	r3, r3, #16
 8000f84:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8000f88:	7851      	ldrb	r1, [r2, #1]
 8000f8a:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8000f8e:	7811      	ldrb	r1, [r2, #0]
 8000f90:	6802      	ldr	r2, [r0, #0]
 8000f92:	430b      	orrs	r3, r1
 8000f94:	eb02 120c 	add.w	r2, r2, ip, lsl #4
 8000f98:	f8c2 3188 	str.w	r3, [r2, #392]	@ 0x188
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8000f9c:	6802      	ldr	r2, [r0, #0]
 8000f9e:	f10c 0c18 	add.w	ip, ip, #24
 8000fa2:	ea4f 1c0c 	mov.w	ip, ip, lsl #4
 8000fa6:	f852 300c 	ldr.w	r3, [r2, ip]
 8000faa:	f043 0301 	orr.w	r3, r3, #1
 8000fae:	f842 300c 	str.w	r3, [r2, ip]

      /* Return function status */
      return HAL_OK;
 8000fb2:	2000      	movs	r0, #0
 8000fb4:	e01d      	b.n	8000ff2 <HAL_CAN_AddTxMessage+0xe8>
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8000fb6:	684c      	ldr	r4, [r1, #4]
 8000fb8:	ea43 03c4 	orr.w	r3, r3, r4, lsl #3
                                                           pHeader->RTR);
 8000fbc:	68cc      	ldr	r4, [r1, #12]
                                                           pHeader->IDE |
 8000fbe:	4323      	orrs	r3, r4
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8000fc0:	f10c 0418 	add.w	r4, ip, #24
 8000fc4:	0124      	lsls	r4, r4, #4
 8000fc6:	6805      	ldr	r5, [r0, #0]
 8000fc8:	512b      	str	r3, [r5, r4]
 8000fca:	e7bf      	b.n	8000f4c <HAL_CAN_AddTxMessage+0x42>
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8000fcc:	6803      	ldr	r3, [r0, #0]
 8000fce:	eb03 130e 	add.w	r3, r3, lr, lsl #4
 8000fd2:	6859      	ldr	r1, [r3, #4]
 8000fd4:	f441 7180 	orr.w	r1, r1, #256	@ 0x100
 8000fd8:	6059      	str	r1, [r3, #4]
 8000fda:	e7c1      	b.n	8000f60 <HAL_CAN_AddTxMessage+0x56>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8000fdc:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 8000fde:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000fe2:	6243      	str	r3, [r0, #36]	@ 0x24

      return HAL_ERROR;
 8000fe4:	2001      	movs	r0, #1
 8000fe6:	e004      	b.n	8000ff2 <HAL_CAN_AddTxMessage+0xe8>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000fe8:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 8000fea:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000fee:	6243      	str	r3, [r0, #36]	@ 0x24

    return HAL_ERROR;
 8000ff0:	2001      	movs	r0, #1
  }
}
 8000ff2:	bd30      	pop	{r4, r5, pc}

08000ff4 <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(const CAN_HandleTypeDef *hcan)
{
  uint32_t freelevel = 0U;
  HAL_CAN_StateTypeDef state = hcan->State;
 8000ff4:	f890 3020 	ldrb.w	r3, [r0, #32]

  if ((state == HAL_CAN_STATE_READY) ||
 8000ff8:	3b01      	subs	r3, #1
 8000ffa:	b2db      	uxtb	r3, r3
 8000ffc:	2b01      	cmp	r3, #1
 8000ffe:	d901      	bls.n	8001004 <HAL_CAN_GetTxMailboxesFreeLevel+0x10>
  uint32_t freelevel = 0U;
 8001000:	2000      	movs	r0, #0
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
}
 8001002:	4770      	bx	lr
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 8001004:	6803      	ldr	r3, [r0, #0]
 8001006:	6898      	ldr	r0, [r3, #8]
 8001008:	f010 6080 	ands.w	r0, r0, #67108864	@ 0x4000000
 800100c:	d000      	beq.n	8001010 <HAL_CAN_GetTxMailboxesFreeLevel+0x1c>
      freelevel++;
 800100e:	2001      	movs	r0, #1
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 8001010:	689a      	ldr	r2, [r3, #8]
 8001012:	f012 6f00 	tst.w	r2, #134217728	@ 0x8000000
 8001016:	d000      	beq.n	800101a <HAL_CAN_GetTxMailboxesFreeLevel+0x26>
      freelevel++;
 8001018:	3001      	adds	r0, #1
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 800101a:	689b      	ldr	r3, [r3, #8]
 800101c:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 8001020:	d0ef      	beq.n	8001002 <HAL_CAN_GetTxMailboxesFreeLevel+0xe>
      freelevel++;
 8001022:	3001      	adds	r0, #1
 8001024:	4770      	bx	lr

08001026 <HAL_CAN_GetRxMessage>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
  HAL_CAN_StateTypeDef state = hcan->State;
 8001026:	f890 c020 	ldrb.w	ip, [r0, #32]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 800102a:	f10c 3cff 	add.w	ip, ip, #4294967295
 800102e:	fa5f fc8c 	uxtb.w	ip, ip
 8001032:	f1bc 0f01 	cmp.w	ip, #1
 8001036:	f200 80a5 	bhi.w	8001184 <HAL_CAN_GetRxMessage+0x15e>
{
 800103a:	b430      	push	{r4, r5}
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800103c:	b951      	cbnz	r1, 8001054 <HAL_CAN_GetRxMessage+0x2e>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 800103e:	6804      	ldr	r4, [r0, #0]
 8001040:	68e4      	ldr	r4, [r4, #12]
 8001042:	f014 0f03 	tst.w	r4, #3
 8001046:	d110      	bne.n	800106a <HAL_CAN_GetRxMessage+0x44>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001048:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 800104a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800104e:	6243      	str	r3, [r0, #36]	@ 0x24

        return HAL_ERROR;
 8001050:	2001      	movs	r0, #1
 8001052:	e07e      	b.n	8001152 <HAL_CAN_GetRxMessage+0x12c>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8001054:	6804      	ldr	r4, [r0, #0]
 8001056:	6924      	ldr	r4, [r4, #16]
 8001058:	f014 0f03 	tst.w	r4, #3
 800105c:	d105      	bne.n	800106a <HAL_CAN_GetRxMessage+0x44>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800105e:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 8001060:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001064:	6243      	str	r3, [r0, #36]	@ 0x24

        return HAL_ERROR;
 8001066:	2001      	movs	r0, #1
 8001068:	e073      	b.n	8001152 <HAL_CAN_GetRxMessage+0x12c>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 800106a:	6805      	ldr	r5, [r0, #0]
 800106c:	f101 041b 	add.w	r4, r1, #27
 8001070:	0124      	lsls	r4, r4, #4
 8001072:	592c      	ldr	r4, [r5, r4]
 8001074:	f004 0404 	and.w	r4, r4, #4
 8001078:	6094      	str	r4, [r2, #8]
    if (pHeader->IDE == CAN_ID_STD)
 800107a:	2c00      	cmp	r4, #0
 800107c:	d16b      	bne.n	8001156 <HAL_CAN_GetRxMessage+0x130>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 800107e:	6805      	ldr	r5, [r0, #0]
 8001080:	f101 041b 	add.w	r4, r1, #27
 8001084:	0124      	lsls	r4, r4, #4
 8001086:	592c      	ldr	r4, [r5, r4]
 8001088:	0d64      	lsrs	r4, r4, #21
 800108a:	6014      	str	r4, [r2, #0]
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 800108c:	6804      	ldr	r4, [r0, #0]
 800108e:	f101 0c1b 	add.w	ip, r1, #27
 8001092:	ea4f 1c0c 	mov.w	ip, ip, lsl #4
 8001096:	f854 400c 	ldr.w	r4, [r4, ip]
 800109a:	f004 0402 	and.w	r4, r4, #2
 800109e:	60d4      	str	r4, [r2, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 80010a0:	6804      	ldr	r4, [r0, #0]
 80010a2:	44a4      	add	ip, r4
 80010a4:	f8dc 5004 	ldr.w	r5, [ip, #4]
 80010a8:	f015 0f08 	tst.w	r5, #8
 80010ac:	d05b      	beq.n	8001166 <HAL_CAN_GetRxMessage+0x140>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 80010ae:	2408      	movs	r4, #8
 80010b0:	6114      	str	r4, [r2, #16]
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 80010b2:	6804      	ldr	r4, [r0, #0]
 80010b4:	f101 0c1b 	add.w	ip, r1, #27
 80010b8:	eb04 140c 	add.w	r4, r4, ip, lsl #4
 80010bc:	6864      	ldr	r4, [r4, #4]
 80010be:	f3c4 2407 	ubfx	r4, r4, #8, #8
 80010c2:	6194      	str	r4, [r2, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 80010c4:	6804      	ldr	r4, [r0, #0]
 80010c6:	eb04 140c 	add.w	r4, r4, ip, lsl #4
 80010ca:	6864      	ldr	r4, [r4, #4]
 80010cc:	0c24      	lsrs	r4, r4, #16
 80010ce:	6154      	str	r4, [r2, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 80010d0:	6802      	ldr	r2, [r0, #0]
 80010d2:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 80010d6:	f8d2 21b8 	ldr.w	r2, [r2, #440]	@ 0x1b8
 80010da:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 80010dc:	6802      	ldr	r2, [r0, #0]
 80010de:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 80010e2:	f8d2 21b8 	ldr.w	r2, [r2, #440]	@ 0x1b8
 80010e6:	f3c2 2207 	ubfx	r2, r2, #8, #8
 80010ea:	705a      	strb	r2, [r3, #1]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 80010ec:	6802      	ldr	r2, [r0, #0]
 80010ee:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 80010f2:	f8d2 21b8 	ldr.w	r2, [r2, #440]	@ 0x1b8
 80010f6:	f3c2 4207 	ubfx	r2, r2, #16, #8
 80010fa:	709a      	strb	r2, [r3, #2]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 80010fc:	6802      	ldr	r2, [r0, #0]
 80010fe:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 8001102:	f8d2 21b8 	ldr.w	r2, [r2, #440]	@ 0x1b8
 8001106:	0e12      	lsrs	r2, r2, #24
 8001108:	70da      	strb	r2, [r3, #3]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 800110a:	6802      	ldr	r2, [r0, #0]
 800110c:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 8001110:	f8d2 21bc 	ldr.w	r2, [r2, #444]	@ 0x1bc
 8001114:	711a      	strb	r2, [r3, #4]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8001116:	6802      	ldr	r2, [r0, #0]
 8001118:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 800111c:	f8d2 21bc 	ldr.w	r2, [r2, #444]	@ 0x1bc
 8001120:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8001124:	715a      	strb	r2, [r3, #5]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8001126:	6802      	ldr	r2, [r0, #0]
 8001128:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 800112c:	f8d2 21bc 	ldr.w	r2, [r2, #444]	@ 0x1bc
 8001130:	f3c2 4207 	ubfx	r2, r2, #16, #8
 8001134:	719a      	strb	r2, [r3, #6]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8001136:	6802      	ldr	r2, [r0, #0]
 8001138:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 800113c:	f8d2 21bc 	ldr.w	r2, [r2, #444]	@ 0x1bc
 8001140:	0e12      	lsrs	r2, r2, #24
 8001142:	71da      	strb	r2, [r3, #7]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001144:	b9c1      	cbnz	r1, 8001178 <HAL_CAN_GetRxMessage+0x152>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8001146:	6802      	ldr	r2, [r0, #0]
 8001148:	68d3      	ldr	r3, [r2, #12]
 800114a:	f043 0320 	orr.w	r3, r3, #32
 800114e:	60d3      	str	r3, [r2, #12]
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
    }

    /* Return function status */
    return HAL_OK;
 8001150:	2000      	movs	r0, #0
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;

    return HAL_ERROR;
  }
}
 8001152:	bc30      	pop	{r4, r5}
 8001154:	4770      	bx	lr
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8001156:	6805      	ldr	r5, [r0, #0]
 8001158:	f101 041b 	add.w	r4, r1, #27
 800115c:	0124      	lsls	r4, r4, #4
 800115e:	592c      	ldr	r4, [r5, r4]
 8001160:	08e4      	lsrs	r4, r4, #3
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8001162:	6054      	str	r4, [r2, #4]
 8001164:	e792      	b.n	800108c <HAL_CAN_GetRxMessage+0x66>
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8001166:	f101 051b 	add.w	r5, r1, #27
 800116a:	eb04 1405 	add.w	r4, r4, r5, lsl #4
 800116e:	6864      	ldr	r4, [r4, #4]
 8001170:	f004 040f 	and.w	r4, r4, #15
 8001174:	6114      	str	r4, [r2, #16]
 8001176:	e79c      	b.n	80010b2 <HAL_CAN_GetRxMessage+0x8c>
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8001178:	6802      	ldr	r2, [r0, #0]
 800117a:	6913      	ldr	r3, [r2, #16]
 800117c:	f043 0320 	orr.w	r3, r3, #32
 8001180:	6113      	str	r3, [r2, #16]
 8001182:	e7e5      	b.n	8001150 <HAL_CAN_GetRxMessage+0x12a>
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001184:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 8001186:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800118a:	6243      	str	r3, [r0, #36]	@ 0x24
    return HAL_ERROR;
 800118c:	2001      	movs	r0, #1
}
 800118e:	4770      	bx	lr

08001190 <HAL_CAN_ActivateNotification>:
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
  HAL_CAN_StateTypeDef state = hcan->State;
 8001190:	f890 3020 	ldrb.w	r3, [r0, #32]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8001194:	3b01      	subs	r3, #1
 8001196:	b2db      	uxtb	r3, r3
 8001198:	2b01      	cmp	r3, #1
 800119a:	d905      	bls.n	80011a8 <HAL_CAN_ActivateNotification+0x18>
    return HAL_OK;
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800119c:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 800119e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80011a2:	6243      	str	r3, [r0, #36]	@ 0x24

    return HAL_ERROR;
 80011a4:	2001      	movs	r0, #1
  }
}
 80011a6:	4770      	bx	lr
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 80011a8:	6802      	ldr	r2, [r0, #0]
 80011aa:	6953      	ldr	r3, [r2, #20]
 80011ac:	430b      	orrs	r3, r1
 80011ae:	6153      	str	r3, [r2, #20]
    return HAL_OK;
 80011b0:	2000      	movs	r0, #0
 80011b2:	4770      	bx	lr

080011b4 <HAL_CAN_DeactivateNotification>:
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_DeactivateNotification(CAN_HandleTypeDef *hcan, uint32_t InactiveITs)
{
  HAL_CAN_StateTypeDef state = hcan->State;
 80011b4:	f890 3020 	ldrb.w	r3, [r0, #32]

  /* Check function parameters */
  assert_param(IS_CAN_IT(InactiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 80011b8:	3b01      	subs	r3, #1
 80011ba:	b2db      	uxtb	r3, r3
 80011bc:	2b01      	cmp	r3, #1
 80011be:	d905      	bls.n	80011cc <HAL_CAN_DeactivateNotification+0x18>
    return HAL_OK;
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80011c0:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 80011c2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80011c6:	6243      	str	r3, [r0, #36]	@ 0x24

    return HAL_ERROR;
 80011c8:	2001      	movs	r0, #1
  }
}
 80011ca:	4770      	bx	lr
    __HAL_CAN_DISABLE_IT(hcan, InactiveITs);
 80011cc:	6802      	ldr	r2, [r0, #0]
 80011ce:	6953      	ldr	r3, [r2, #20]
 80011d0:	ea23 0301 	bic.w	r3, r3, r1
 80011d4:	6153      	str	r3, [r2, #20]
    return HAL_OK;
 80011d6:	2000      	movs	r0, #0
 80011d8:	4770      	bx	lr

080011da <HAL_CAN_TxMailbox0CompleteCallback>:

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 80011da:	4770      	bx	lr

080011dc <HAL_CAN_TxMailbox1CompleteCallback>:

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 80011dc:	4770      	bx	lr

080011de <HAL_CAN_TxMailbox2CompleteCallback>:

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 80011de:	4770      	bx	lr

080011e0 <HAL_CAN_TxMailbox0AbortCallback>:

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 80011e0:	4770      	bx	lr

080011e2 <HAL_CAN_TxMailbox1AbortCallback>:

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 80011e2:	4770      	bx	lr

080011e4 <HAL_CAN_TxMailbox2AbortCallback>:

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 80011e4:	4770      	bx	lr

080011e6 <HAL_CAN_RxFifo0FullCallback>:

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 80011e6:	4770      	bx	lr

080011e8 <HAL_CAN_RxFifo1MsgPendingCallback>:

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 80011e8:	4770      	bx	lr

080011ea <HAL_CAN_RxFifo1FullCallback>:

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 80011ea:	4770      	bx	lr

080011ec <HAL_CAN_SleepCallback>:
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 80011ec:	4770      	bx	lr

080011ee <HAL_CAN_WakeUpFromRxMsgCallback>:

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 80011ee:	4770      	bx	lr

080011f0 <HAL_CAN_ErrorCallback>:
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 80011f0:	4770      	bx	lr

080011f2 <HAL_CAN_IRQHandler>:
{
 80011f2:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80011f6:	4605      	mov	r5, r0
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80011f8:	6803      	ldr	r3, [r0, #0]
 80011fa:	695c      	ldr	r4, [r3, #20]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80011fc:	f8d3 8004 	ldr.w	r8, [r3, #4]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8001200:	689f      	ldr	r7, [r3, #8]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8001202:	f8d3 a00c 	ldr.w	sl, [r3, #12]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8001206:	f8d3 9010 	ldr.w	r9, [r3, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 800120a:	f8d3 b018 	ldr.w	fp, [r3, #24]
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 800120e:	f014 0601 	ands.w	r6, r4, #1
 8001212:	d03b      	beq.n	800128c <HAL_CAN_IRQHandler+0x9a>
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8001214:	f017 0601 	ands.w	r6, r7, #1
 8001218:	d016      	beq.n	8001248 <HAL_CAN_IRQHandler+0x56>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 800121a:	2201      	movs	r2, #1
 800121c:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 800121e:	f017 0f02 	tst.w	r7, #2
 8001222:	d108      	bne.n	8001236 <HAL_CAN_IRQHandler+0x44>
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8001224:	f017 0f04 	tst.w	r7, #4
 8001228:	d10c      	bne.n	8001244 <HAL_CAN_IRQHandler+0x52>
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 800122a:	f017 0608 	ands.w	r6, r7, #8
 800122e:	d006      	beq.n	800123e <HAL_CAN_IRQHandler+0x4c>
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8001230:	f44f 5680 	mov.w	r6, #4096	@ 0x1000
 8001234:	e008      	b.n	8001248 <HAL_CAN_IRQHandler+0x56>
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8001236:	f7ff ffd0 	bl	80011da <HAL_CAN_TxMailbox0CompleteCallback>
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 800123a:	2600      	movs	r6, #0
 800123c:	e004      	b.n	8001248 <HAL_CAN_IRQHandler+0x56>
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 800123e:	f7ff ffcf 	bl	80011e0 <HAL_CAN_TxMailbox0AbortCallback>
 8001242:	e001      	b.n	8001248 <HAL_CAN_IRQHandler+0x56>
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8001244:	f44f 6600 	mov.w	r6, #2048	@ 0x800
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8001248:	f417 7f80 	tst.w	r7, #256	@ 0x100
 800124c:	d00d      	beq.n	800126a <HAL_CAN_IRQHandler+0x78>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 800124e:	682b      	ldr	r3, [r5, #0]
 8001250:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001254:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8001256:	f417 7f00 	tst.w	r7, #512	@ 0x200
 800125a:	f040 8096 	bne.w	800138a <HAL_CAN_IRQHandler+0x198>
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 800125e:	f417 6f80 	tst.w	r7, #1024	@ 0x400
 8001262:	f000 8096 	beq.w	8001392 <HAL_CAN_IRQHandler+0x1a0>
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8001266:	f446 5600 	orr.w	r6, r6, #8192	@ 0x2000
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 800126a:	f417 3f80 	tst.w	r7, #65536	@ 0x10000
 800126e:	d00d      	beq.n	800128c <HAL_CAN_IRQHandler+0x9a>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8001270:	682b      	ldr	r3, [r5, #0]
 8001272:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001276:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8001278:	f417 3f00 	tst.w	r7, #131072	@ 0x20000
 800127c:	f040 8093 	bne.w	80013a6 <HAL_CAN_IRQHandler+0x1b4>
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8001280:	f417 2f80 	tst.w	r7, #262144	@ 0x40000
 8001284:	f000 8093 	beq.w	80013ae <HAL_CAN_IRQHandler+0x1bc>
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8001288:	f446 4600 	orr.w	r6, r6, #32768	@ 0x8000
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 800128c:	f014 0f08 	tst.w	r4, #8
 8001290:	d007      	beq.n	80012a2 <HAL_CAN_IRQHandler+0xb0>
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8001292:	f01a 0f10 	tst.w	sl, #16
 8001296:	d004      	beq.n	80012a2 <HAL_CAN_IRQHandler+0xb0>
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8001298:	f446 7600 	orr.w	r6, r6, #512	@ 0x200
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 800129c:	682b      	ldr	r3, [r5, #0]
 800129e:	2210      	movs	r2, #16
 80012a0:	60da      	str	r2, [r3, #12]
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 80012a2:	f014 0f04 	tst.w	r4, #4
 80012a6:	d003      	beq.n	80012b0 <HAL_CAN_IRQHandler+0xbe>
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 80012a8:	f01a 0f08 	tst.w	sl, #8
 80012ac:	f040 8089 	bne.w	80013c2 <HAL_CAN_IRQHandler+0x1d0>
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 80012b0:	f014 0f02 	tst.w	r4, #2
 80012b4:	d005      	beq.n	80012c2 <HAL_CAN_IRQHandler+0xd0>
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 80012b6:	682b      	ldr	r3, [r5, #0]
 80012b8:	68db      	ldr	r3, [r3, #12]
 80012ba:	f013 0f03 	tst.w	r3, #3
 80012be:	f040 8087 	bne.w	80013d0 <HAL_CAN_IRQHandler+0x1de>
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 80012c2:	f014 0f40 	tst.w	r4, #64	@ 0x40
 80012c6:	d007      	beq.n	80012d8 <HAL_CAN_IRQHandler+0xe6>
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 80012c8:	f019 0f10 	tst.w	r9, #16
 80012cc:	d004      	beq.n	80012d8 <HAL_CAN_IRQHandler+0xe6>
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 80012ce:	f446 6680 	orr.w	r6, r6, #1024	@ 0x400
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 80012d2:	682b      	ldr	r3, [r5, #0]
 80012d4:	2210      	movs	r2, #16
 80012d6:	611a      	str	r2, [r3, #16]
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 80012d8:	f014 0f20 	tst.w	r4, #32
 80012dc:	d002      	beq.n	80012e4 <HAL_CAN_IRQHandler+0xf2>
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 80012de:	f019 0f08 	tst.w	r9, #8
 80012e2:	d179      	bne.n	80013d8 <HAL_CAN_IRQHandler+0x1e6>
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 80012e4:	f014 0f10 	tst.w	r4, #16
 80012e8:	d004      	beq.n	80012f4 <HAL_CAN_IRQHandler+0x102>
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 80012ea:	682b      	ldr	r3, [r5, #0]
 80012ec:	691b      	ldr	r3, [r3, #16]
 80012ee:	f013 0f03 	tst.w	r3, #3
 80012f2:	d178      	bne.n	80013e6 <HAL_CAN_IRQHandler+0x1f4>
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80012f4:	f414 3f00 	tst.w	r4, #131072	@ 0x20000
 80012f8:	d002      	beq.n	8001300 <HAL_CAN_IRQHandler+0x10e>
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80012fa:	f018 0f10 	tst.w	r8, #16
 80012fe:	d176      	bne.n	80013ee <HAL_CAN_IRQHandler+0x1fc>
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8001300:	f414 3f80 	tst.w	r4, #65536	@ 0x10000
 8001304:	d002      	beq.n	800130c <HAL_CAN_IRQHandler+0x11a>
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8001306:	f018 0f08 	tst.w	r8, #8
 800130a:	d177      	bne.n	80013fc <HAL_CAN_IRQHandler+0x20a>
  if ((interrupts & CAN_IT_ERROR) != 0U)
 800130c:	f414 4f00 	tst.w	r4, #32768	@ 0x8000
 8001310:	d037      	beq.n	8001382 <HAL_CAN_IRQHandler+0x190>
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8001312:	f018 0f04 	tst.w	r8, #4
 8001316:	d031      	beq.n	800137c <HAL_CAN_IRQHandler+0x18a>
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8001318:	f414 7f80 	tst.w	r4, #256	@ 0x100
 800131c:	d004      	beq.n	8001328 <HAL_CAN_IRQHandler+0x136>
 800131e:	f01b 0f01 	tst.w	fp, #1
 8001322:	d001      	beq.n	8001328 <HAL_CAN_IRQHandler+0x136>
        errorcode |= HAL_CAN_ERROR_EWG;
 8001324:	f046 0601 	orr.w	r6, r6, #1
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8001328:	f414 7f00 	tst.w	r4, #512	@ 0x200
 800132c:	d004      	beq.n	8001338 <HAL_CAN_IRQHandler+0x146>
 800132e:	f01b 0f02 	tst.w	fp, #2
 8001332:	d001      	beq.n	8001338 <HAL_CAN_IRQHandler+0x146>
        errorcode |= HAL_CAN_ERROR_EPV;
 8001334:	f046 0602 	orr.w	r6, r6, #2
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8001338:	f414 6f80 	tst.w	r4, #1024	@ 0x400
 800133c:	d004      	beq.n	8001348 <HAL_CAN_IRQHandler+0x156>
 800133e:	f01b 0f04 	tst.w	fp, #4
 8001342:	d001      	beq.n	8001348 <HAL_CAN_IRQHandler+0x156>
        errorcode |= HAL_CAN_ERROR_BOF;
 8001344:	f046 0604 	orr.w	r6, r6, #4
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001348:	f414 6f00 	tst.w	r4, #2048	@ 0x800
 800134c:	d016      	beq.n	800137c <HAL_CAN_IRQHandler+0x18a>
 800134e:	f01b 0b70 	ands.w	fp, fp, #112	@ 0x70
 8001352:	d013      	beq.n	800137c <HAL_CAN_IRQHandler+0x18a>
        switch (esrflags & CAN_ESR_LEC)
 8001354:	f1bb 0f40 	cmp.w	fp, #64	@ 0x40
 8001358:	d066      	beq.n	8001428 <HAL_CAN_IRQHandler+0x236>
 800135a:	d856      	bhi.n	800140a <HAL_CAN_IRQHandler+0x218>
 800135c:	f1bb 0f20 	cmp.w	fp, #32
 8001360:	d05c      	beq.n	800141c <HAL_CAN_IRQHandler+0x22a>
 8001362:	f1bb 0f30 	cmp.w	fp, #48	@ 0x30
 8001366:	d05c      	beq.n	8001422 <HAL_CAN_IRQHandler+0x230>
 8001368:	f1bb 0f10 	cmp.w	fp, #16
 800136c:	d101      	bne.n	8001372 <HAL_CAN_IRQHandler+0x180>
            errorcode |= HAL_CAN_ERROR_STF;
 800136e:	f046 0608 	orr.w	r6, r6, #8
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8001372:	682a      	ldr	r2, [r5, #0]
 8001374:	6993      	ldr	r3, [r2, #24]
 8001376:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800137a:	6193      	str	r3, [r2, #24]
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 800137c:	682b      	ldr	r3, [r5, #0]
 800137e:	2204      	movs	r2, #4
 8001380:	605a      	str	r2, [r3, #4]
  if (errorcode != HAL_CAN_ERROR_NONE)
 8001382:	2e00      	cmp	r6, #0
 8001384:	d156      	bne.n	8001434 <HAL_CAN_IRQHandler+0x242>
}
 8001386:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 800138a:	4628      	mov	r0, r5
 800138c:	f7ff ff26 	bl	80011dc <HAL_CAN_TxMailbox1CompleteCallback>
 8001390:	e76b      	b.n	800126a <HAL_CAN_IRQHandler+0x78>
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8001392:	f417 6f00 	tst.w	r7, #2048	@ 0x800
 8001396:	d002      	beq.n	800139e <HAL_CAN_IRQHandler+0x1ac>
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8001398:	f446 4680 	orr.w	r6, r6, #16384	@ 0x4000
 800139c:	e765      	b.n	800126a <HAL_CAN_IRQHandler+0x78>
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 800139e:	4628      	mov	r0, r5
 80013a0:	f7ff ff1f 	bl	80011e2 <HAL_CAN_TxMailbox1AbortCallback>
 80013a4:	e761      	b.n	800126a <HAL_CAN_IRQHandler+0x78>
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80013a6:	4628      	mov	r0, r5
 80013a8:	f7ff ff19 	bl	80011de <HAL_CAN_TxMailbox2CompleteCallback>
 80013ac:	e76e      	b.n	800128c <HAL_CAN_IRQHandler+0x9a>
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80013ae:	f417 2f00 	tst.w	r7, #524288	@ 0x80000
 80013b2:	d002      	beq.n	80013ba <HAL_CAN_IRQHandler+0x1c8>
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80013b4:	f446 3680 	orr.w	r6, r6, #65536	@ 0x10000
 80013b8:	e768      	b.n	800128c <HAL_CAN_IRQHandler+0x9a>
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80013ba:	4628      	mov	r0, r5
 80013bc:	f7ff ff12 	bl	80011e4 <HAL_CAN_TxMailbox2AbortCallback>
 80013c0:	e764      	b.n	800128c <HAL_CAN_IRQHandler+0x9a>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 80013c2:	682b      	ldr	r3, [r5, #0]
 80013c4:	2208      	movs	r2, #8
 80013c6:	60da      	str	r2, [r3, #12]
      HAL_CAN_RxFifo0FullCallback(hcan);
 80013c8:	4628      	mov	r0, r5
 80013ca:	f7ff ff0c 	bl	80011e6 <HAL_CAN_RxFifo0FullCallback>
 80013ce:	e76f      	b.n	80012b0 <HAL_CAN_IRQHandler+0xbe>
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 80013d0:	4628      	mov	r0, r5
 80013d2:	f7ff faff 	bl	80009d4 <HAL_CAN_RxFifo0MsgPendingCallback>
 80013d6:	e774      	b.n	80012c2 <HAL_CAN_IRQHandler+0xd0>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 80013d8:	682b      	ldr	r3, [r5, #0]
 80013da:	2208      	movs	r2, #8
 80013dc:	611a      	str	r2, [r3, #16]
      HAL_CAN_RxFifo1FullCallback(hcan);
 80013de:	4628      	mov	r0, r5
 80013e0:	f7ff ff03 	bl	80011ea <HAL_CAN_RxFifo1FullCallback>
 80013e4:	e77e      	b.n	80012e4 <HAL_CAN_IRQHandler+0xf2>
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80013e6:	4628      	mov	r0, r5
 80013e8:	f7ff fefe 	bl	80011e8 <HAL_CAN_RxFifo1MsgPendingCallback>
 80013ec:	e782      	b.n	80012f4 <HAL_CAN_IRQHandler+0x102>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80013ee:	682b      	ldr	r3, [r5, #0]
 80013f0:	2210      	movs	r2, #16
 80013f2:	605a      	str	r2, [r3, #4]
      HAL_CAN_SleepCallback(hcan);
 80013f4:	4628      	mov	r0, r5
 80013f6:	f7ff fef9 	bl	80011ec <HAL_CAN_SleepCallback>
 80013fa:	e781      	b.n	8001300 <HAL_CAN_IRQHandler+0x10e>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80013fc:	682b      	ldr	r3, [r5, #0]
 80013fe:	2208      	movs	r2, #8
 8001400:	605a      	str	r2, [r3, #4]
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8001402:	4628      	mov	r0, r5
 8001404:	f7ff fef3 	bl	80011ee <HAL_CAN_WakeUpFromRxMsgCallback>
 8001408:	e780      	b.n	800130c <HAL_CAN_IRQHandler+0x11a>
        switch (esrflags & CAN_ESR_LEC)
 800140a:	f1bb 0f50 	cmp.w	fp, #80	@ 0x50
 800140e:	d00e      	beq.n	800142e <HAL_CAN_IRQHandler+0x23c>
 8001410:	f1bb 0f60 	cmp.w	fp, #96	@ 0x60
 8001414:	d1ad      	bne.n	8001372 <HAL_CAN_IRQHandler+0x180>
            errorcode |= HAL_CAN_ERROR_CRC;
 8001416:	f446 7680 	orr.w	r6, r6, #256	@ 0x100
            break;
 800141a:	e7aa      	b.n	8001372 <HAL_CAN_IRQHandler+0x180>
            errorcode |= HAL_CAN_ERROR_FOR;
 800141c:	f046 0610 	orr.w	r6, r6, #16
            break;
 8001420:	e7a7      	b.n	8001372 <HAL_CAN_IRQHandler+0x180>
            errorcode |= HAL_CAN_ERROR_ACK;
 8001422:	f046 0620 	orr.w	r6, r6, #32
            break;
 8001426:	e7a4      	b.n	8001372 <HAL_CAN_IRQHandler+0x180>
            errorcode |= HAL_CAN_ERROR_BR;
 8001428:	f046 0640 	orr.w	r6, r6, #64	@ 0x40
            break;
 800142c:	e7a1      	b.n	8001372 <HAL_CAN_IRQHandler+0x180>
            errorcode |= HAL_CAN_ERROR_BD;
 800142e:	f046 0680 	orr.w	r6, r6, #128	@ 0x80
            break;
 8001432:	e79e      	b.n	8001372 <HAL_CAN_IRQHandler+0x180>
    hcan->ErrorCode |= errorcode;
 8001434:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
 8001436:	4333      	orrs	r3, r6
 8001438:	626b      	str	r3, [r5, #36]	@ 0x24
    HAL_CAN_ErrorCallback(hcan);
 800143a:	4628      	mov	r0, r5
 800143c:	f7ff fed8 	bl	80011f0 <HAL_CAN_ErrorCallback>
}
 8001440:	e7a1      	b.n	8001386 <HAL_CAN_IRQHandler+0x194>
	...

08001444 <__NVIC_EnableIRQ>:
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
 8001444:	2800      	cmp	r0, #0
 8001446:	db07      	blt.n	8001458 <__NVIC_EnableIRQ+0x14>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001448:	f000 021f 	and.w	r2, r0, #31
 800144c:	0940      	lsrs	r0, r0, #5
 800144e:	2301      	movs	r3, #1
 8001450:	4093      	lsls	r3, r2
 8001452:	4a02      	ldr	r2, [pc, #8]	@ (800145c <__NVIC_EnableIRQ+0x18>)
 8001454:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001458:	4770      	bx	lr
 800145a:	bf00      	nop
 800145c:	e000e100 	.word	0xe000e100

08001460 <__NVIC_DisableIRQ>:
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
 8001460:	2800      	cmp	r0, #0
 8001462:	db0c      	blt.n	800147e <__NVIC_DisableIRQ+0x1e>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001464:	f000 021f 	and.w	r2, r0, #31
 8001468:	0940      	lsrs	r0, r0, #5
 800146a:	2301      	movs	r3, #1
 800146c:	4093      	lsls	r3, r2
 800146e:	3020      	adds	r0, #32
 8001470:	4a03      	ldr	r2, [pc, #12]	@ (8001480 <__NVIC_DisableIRQ+0x20>)
 8001472:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001476:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800147a:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  }
}
 800147e:	4770      	bx	lr
 8001480:	e000e100 	.word	0xe000e100

08001484 <__NVIC_SetPriority>:
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
 8001484:	2800      	cmp	r0, #0
 8001486:	db08      	blt.n	800149a <__NVIC_SetPriority+0x16>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001488:	0109      	lsls	r1, r1, #4
 800148a:	b2c9      	uxtb	r1, r1
 800148c:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
 8001490:	f500 4061 	add.w	r0, r0, #57600	@ 0xe100
 8001494:	f880 1300 	strb.w	r1, [r0, #768]	@ 0x300
 8001498:	4770      	bx	lr
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800149a:	f000 000f 	and.w	r0, r0, #15
 800149e:	0109      	lsls	r1, r1, #4
 80014a0:	b2c9      	uxtb	r1, r1
 80014a2:	4b01      	ldr	r3, [pc, #4]	@ (80014a8 <__NVIC_SetPriority+0x24>)
 80014a4:	5419      	strb	r1, [r3, r0]
  }
}
 80014a6:	4770      	bx	lr
 80014a8:	e000ed14 	.word	0xe000ed14

080014ac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80014ac:	b500      	push	{lr}
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80014ae:	f000 0007 	and.w	r0, r0, #7
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80014b2:	f1c0 0c07 	rsb	ip, r0, #7
 80014b6:	f1bc 0f04 	cmp.w	ip, #4
 80014ba:	bf28      	it	cs
 80014bc:	f04f 0c04 	movcs.w	ip, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80014c0:	1d03      	adds	r3, r0, #4
 80014c2:	2b06      	cmp	r3, #6
 80014c4:	d90f      	bls.n	80014e6 <NVIC_EncodePriority+0x3a>
 80014c6:	1ec3      	subs	r3, r0, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014c8:	f04f 3eff 	mov.w	lr, #4294967295
 80014cc:	fa0e f00c 	lsl.w	r0, lr, ip
 80014d0:	ea21 0100 	bic.w	r1, r1, r0
 80014d4:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80014d6:	fa0e fe03 	lsl.w	lr, lr, r3
 80014da:	ea22 020e 	bic.w	r2, r2, lr
         );
}
 80014de:	ea41 0002 	orr.w	r0, r1, r2
 80014e2:	f85d fb04 	ldr.w	pc, [sp], #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80014e6:	2300      	movs	r3, #0
 80014e8:	e7ee      	b.n	80014c8 <NVIC_EncodePriority+0x1c>
	...

080014ec <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80014ec:	4a07      	ldr	r2, [pc, #28]	@ (800150c <HAL_NVIC_SetPriorityGrouping+0x20>)
 80014ee:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80014f0:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80014f4:	041b      	lsls	r3, r3, #16
 80014f6:	0c1b      	lsrs	r3, r3, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80014f8:	0200      	lsls	r0, r0, #8
 80014fa:	f400 60e0 	and.w	r0, r0, #1792	@ 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80014fe:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 8001500:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001504:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 8001508:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 800150a:	4770      	bx	lr
 800150c:	e000ed00 	.word	0xe000ed00

08001510 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001510:	b510      	push	{r4, lr}
 8001512:	4604      	mov	r4, r0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001514:	4b05      	ldr	r3, [pc, #20]	@ (800152c <HAL_NVIC_SetPriority+0x1c>)
 8001516:	68d8      	ldr	r0, [r3, #12]
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001518:	f3c0 2002 	ubfx	r0, r0, #8, #3
 800151c:	f7ff ffc6 	bl	80014ac <NVIC_EncodePriority>
 8001520:	4601      	mov	r1, r0
 8001522:	4620      	mov	r0, r4
 8001524:	f7ff ffae 	bl	8001484 <__NVIC_SetPriority>
}
 8001528:	bd10      	pop	{r4, pc}
 800152a:	bf00      	nop
 800152c:	e000ed00 	.word	0xe000ed00

08001530 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001530:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001532:	f7ff ff87 	bl	8001444 <__NVIC_EnableIRQ>
}
 8001536:	bd08      	pop	{r3, pc}

08001538 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001538:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 800153a:	f7ff ff91 	bl	8001460 <__NVIC_DisableIRQ>
}
 800153e:	bd08      	pop	{r3, pc}

08001540 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001540:	3801      	subs	r0, #1
 8001542:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8001546:	d20b      	bcs.n	8001560 <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001548:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 800154c:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800154e:	4a05      	ldr	r2, [pc, #20]	@ (8001564 <HAL_SYSTICK_Config+0x24>)
 8001550:	21f0      	movs	r1, #240	@ 0xf0
 8001552:	f882 1023 	strb.w	r1, [r2, #35]	@ 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001556:	2000      	movs	r0, #0
 8001558:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800155a:	2207      	movs	r2, #7
 800155c:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800155e:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8001560:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8001562:	4770      	bx	lr
 8001564:	e000ed00 	.word	0xe000ed00

08001568 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8001568:	b410      	push	{r4}
  /* Check the parameters */
  assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

  /* Set PG bit */
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 800156a:	4c06      	ldr	r4, [pc, #24]	@ (8001584 <FLASH_Program_DoubleWord+0x1c>)
 800156c:	6961      	ldr	r1, [r4, #20]
 800156e:	f041 0101 	orr.w	r1, r1, #1
 8001572:	6161      	str	r1, [r4, #20]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8001574:	6002      	str	r2, [r0, #0]
 8001576:	f3bf 8f6f 	isb	sy
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4U) = (uint32_t)(Data >> 32);
 800157a:	6043      	str	r3, [r0, #4]
}
 800157c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001580:	4770      	bx	lr
 8001582:	bf00      	nop
 8001584:	40022000 	.word	0x40022000

08001588 <FLASH_Program_Fast>:

  /* Check the parameters */
  assert_param(IS_FLASH_MAIN_MEM_ADDRESS(Address));

  /* Set FSTPG bit */
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
 8001588:	4a09      	ldr	r2, [pc, #36]	@ (80015b0 <FLASH_Program_Fast+0x28>)
 800158a:	6953      	ldr	r3, [r2, #20]
 800158c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001590:	6153      	str	r3, [r2, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001592:	f3ef 8c10 	mrs	ip, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8001596:	b672      	cpsid	i
  uint8_t row_index = (2*FLASH_NB_DOUBLE_WORDS_IN_ROW);
 8001598:	2340      	movs	r3, #64	@ 0x40
  __disable_irq();

  /* Program the double word of the row */
  do
  {
    *dest_addr = *src_addr;
 800159a:	f851 2b04 	ldr.w	r2, [r1], #4
 800159e:	f840 2b04 	str.w	r2, [r0], #4
    dest_addr++;
    src_addr++;
    row_index--;
 80015a2:	3b01      	subs	r3, #1
  } while (row_index != 0U);
 80015a4:	f013 03ff 	ands.w	r3, r3, #255	@ 0xff
 80015a8:	d1f7      	bne.n	800159a <FLASH_Program_Fast+0x12>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80015aa:	f38c 8810 	msr	PRIMASK, ip

  /* Re-enable the interrupts */
  __set_PRIMASK(primask_bit);
}
 80015ae:	4770      	bx	lr
 80015b0:	40022000 	.word	0x40022000

080015b4 <HAL_FLASH_Unlock>:
  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 80015b4:	4b09      	ldr	r3, [pc, #36]	@ (80015dc <HAL_FLASH_Unlock+0x28>)
 80015b6:	695b      	ldr	r3, [r3, #20]
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	db01      	blt.n	80015c0 <HAL_FLASH_Unlock+0xc>
  HAL_StatusTypeDef status = HAL_OK;
 80015bc:	2000      	movs	r0, #0
 80015be:	4770      	bx	lr
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 80015c0:	4b06      	ldr	r3, [pc, #24]	@ (80015dc <HAL_FLASH_Unlock+0x28>)
 80015c2:	4a07      	ldr	r2, [pc, #28]	@ (80015e0 <HAL_FLASH_Unlock+0x2c>)
 80015c4:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 80015c6:	f102 3288 	add.w	r2, r2, #2290649224	@ 0x88888888
 80015ca:	609a      	str	r2, [r3, #8]
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 80015cc:	695b      	ldr	r3, [r3, #20]
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	db01      	blt.n	80015d6 <HAL_FLASH_Unlock+0x22>
  HAL_StatusTypeDef status = HAL_OK;
 80015d2:	2000      	movs	r0, #0
 80015d4:	4770      	bx	lr
      status = HAL_ERROR;
 80015d6:	2001      	movs	r0, #1
}
 80015d8:	4770      	bx	lr
 80015da:	bf00      	nop
 80015dc:	40022000 	.word	0x40022000
 80015e0:	45670123 	.word	0x45670123

080015e4 <HAL_FLASH_Lock>:
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 80015e4:	4a03      	ldr	r2, [pc, #12]	@ (80015f4 <HAL_FLASH_Lock+0x10>)
 80015e6:	6953      	ldr	r3, [r2, #20]
 80015e8:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80015ec:	6153      	str	r3, [r2, #20]
}
 80015ee:	2000      	movs	r0, #0
 80015f0:	4770      	bx	lr
 80015f2:	bf00      	nop
 80015f4:	40022000 	.word	0x40022000

080015f8 <FLASH_WaitForLastOperation>:
{
 80015f8:	b538      	push	{r3, r4, r5, lr}
 80015fa:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80015fc:	f7ff fae4 	bl	8000bc8 <HAL_GetTick>
 8001600:	4605      	mov	r5, r0
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8001602:	4b14      	ldr	r3, [pc, #80]	@ (8001654 <FLASH_WaitForLastOperation+0x5c>)
 8001604:	691b      	ldr	r3, [r3, #16]
 8001606:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 800160a:	d009      	beq.n	8001620 <FLASH_WaitForLastOperation+0x28>
    if(Timeout != HAL_MAX_DELAY)
 800160c:	f1b4 3fff 	cmp.w	r4, #4294967295
 8001610:	d0f7      	beq.n	8001602 <FLASH_WaitForLastOperation+0xa>
      if((HAL_GetTick() - tickstart) >= Timeout)
 8001612:	f7ff fad9 	bl	8000bc8 <HAL_GetTick>
 8001616:	1b40      	subs	r0, r0, r5
 8001618:	42a0      	cmp	r0, r4
 800161a:	d3f2      	bcc.n	8001602 <FLASH_WaitForLastOperation+0xa>
        return HAL_TIMEOUT;
 800161c:	2003      	movs	r0, #3
 800161e:	e015      	b.n	800164c <FLASH_WaitForLastOperation+0x54>
  error = (FLASH->SR & FLASH_FLAG_SR_ERRORS);
 8001620:	4b0c      	ldr	r3, [pc, #48]	@ (8001654 <FLASH_WaitForLastOperation+0x5c>)
 8001622:	691b      	ldr	r3, [r3, #16]
 8001624:	4a0c      	ldr	r2, [pc, #48]	@ (8001658 <FLASH_WaitForLastOperation+0x60>)
  if(error != 0u)
 8001626:	4013      	ands	r3, r2
 8001628:	d109      	bne.n	800163e <FLASH_WaitForLastOperation+0x46>
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 800162a:	4b0a      	ldr	r3, [pc, #40]	@ (8001654 <FLASH_WaitForLastOperation+0x5c>)
 800162c:	691b      	ldr	r3, [r3, #16]
 800162e:	f013 0f01 	tst.w	r3, #1
 8001632:	d00c      	beq.n	800164e <FLASH_WaitForLastOperation+0x56>
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8001634:	4b07      	ldr	r3, [pc, #28]	@ (8001654 <FLASH_WaitForLastOperation+0x5c>)
 8001636:	2201      	movs	r2, #1
 8001638:	611a      	str	r2, [r3, #16]
  return HAL_OK;
 800163a:	2000      	movs	r0, #0
 800163c:	e006      	b.n	800164c <FLASH_WaitForLastOperation+0x54>
    pFlash.ErrorCode |= error;
 800163e:	4907      	ldr	r1, [pc, #28]	@ (800165c <FLASH_WaitForLastOperation+0x64>)
 8001640:	684a      	ldr	r2, [r1, #4]
 8001642:	431a      	orrs	r2, r3
 8001644:	604a      	str	r2, [r1, #4]
    __HAL_FLASH_CLEAR_FLAG(error);
 8001646:	4a03      	ldr	r2, [pc, #12]	@ (8001654 <FLASH_WaitForLastOperation+0x5c>)
 8001648:	6113      	str	r3, [r2, #16]
    return HAL_ERROR;
 800164a:	2001      	movs	r0, #1
}
 800164c:	bd38      	pop	{r3, r4, r5, pc}
  return HAL_OK;
 800164e:	2000      	movs	r0, #0
 8001650:	e7fc      	b.n	800164c <FLASH_WaitForLastOperation+0x54>
 8001652:	bf00      	nop
 8001654:	40022000 	.word	0x40022000
 8001658:	0002c3fa 	.word	0x0002c3fa
 800165c:	20000008 	.word	0x20000008

08001660 <HAL_FLASH_Program>:
{
 8001660:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001664:	4616      	mov	r6, r2
  __HAL_LOCK(&pFlash);
 8001666:	4a28      	ldr	r2, [pc, #160]	@ (8001708 <HAL_FLASH_Program+0xa8>)
 8001668:	7812      	ldrb	r2, [r2, #0]
 800166a:	2a01      	cmp	r2, #1
 800166c:	d049      	beq.n	8001702 <HAL_FLASH_Program+0xa2>
 800166e:	4604      	mov	r4, r0
 8001670:	460d      	mov	r5, r1
 8001672:	4698      	mov	r8, r3
 8001674:	4b24      	ldr	r3, [pc, #144]	@ (8001708 <HAL_FLASH_Program+0xa8>)
 8001676:	2201      	movs	r2, #1
 8001678:	701a      	strb	r2, [r3, #0]
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800167a:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800167e:	f7ff ffbb 	bl	80015f8 <FLASH_WaitForLastOperation>
  if(status == HAL_OK)
 8001682:	4607      	mov	r7, r0
 8001684:	bb08      	cbnz	r0, 80016ca <HAL_FLASH_Program+0x6a>
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001686:	4b20      	ldr	r3, [pc, #128]	@ (8001708 <HAL_FLASH_Program+0xa8>)
 8001688:	2200      	movs	r2, #0
 800168a:	605a      	str	r2, [r3, #4]
    if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 800168c:	4b1f      	ldr	r3, [pc, #124]	@ (800170c <HAL_FLASH_Program+0xac>)
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 8001694:	d01f      	beq.n	80016d6 <HAL_FLASH_Program+0x76>
      __HAL_FLASH_DATA_CACHE_DISABLE();
 8001696:	4a1d      	ldr	r2, [pc, #116]	@ (800170c <HAL_FLASH_Program+0xac>)
 8001698:	6813      	ldr	r3, [r2, #0]
 800169a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800169e:	6013      	str	r3, [r2, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 80016a0:	4b19      	ldr	r3, [pc, #100]	@ (8001708 <HAL_FLASH_Program+0xa8>)
 80016a2:	2202      	movs	r2, #2
 80016a4:	771a      	strb	r2, [r3, #28]
    if(TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 80016a6:	b1d4      	cbz	r4, 80016de <HAL_FLASH_Program+0x7e>
    else if((TypeProgram == FLASH_TYPEPROGRAM_FAST) || (TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST))
 80016a8:	1e63      	subs	r3, r4, #1
 80016aa:	2b01      	cmp	r3, #1
 80016ac:	d91e      	bls.n	80016ec <HAL_FLASH_Program+0x8c>
  uint32_t prog_bit = 0;
 80016ae:	2400      	movs	r4, #0
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80016b0:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80016b4:	f7ff ffa0 	bl	80015f8 <FLASH_WaitForLastOperation>
 80016b8:	4607      	mov	r7, r0
    if (prog_bit != 0U)
 80016ba:	b124      	cbz	r4, 80016c6 <HAL_FLASH_Program+0x66>
      CLEAR_BIT(FLASH->CR, prog_bit);
 80016bc:	4a13      	ldr	r2, [pc, #76]	@ (800170c <HAL_FLASH_Program+0xac>)
 80016be:	6953      	ldr	r3, [r2, #20]
 80016c0:	ea23 0304 	bic.w	r3, r3, r4
 80016c4:	6153      	str	r3, [r2, #20]
    FLASH_FlushCaches();
 80016c6:	f000 f847 	bl	8001758 <FLASH_FlushCaches>
  __HAL_UNLOCK(&pFlash);
 80016ca:	4b0f      	ldr	r3, [pc, #60]	@ (8001708 <HAL_FLASH_Program+0xa8>)
 80016cc:	2200      	movs	r2, #0
 80016ce:	701a      	strb	r2, [r3, #0]
}
 80016d0:	4638      	mov	r0, r7
 80016d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 80016d6:	4b0c      	ldr	r3, [pc, #48]	@ (8001708 <HAL_FLASH_Program+0xa8>)
 80016d8:	2200      	movs	r2, #0
 80016da:	771a      	strb	r2, [r3, #28]
 80016dc:	e7e3      	b.n	80016a6 <HAL_FLASH_Program+0x46>
      FLASH_Program_DoubleWord(Address, Data);
 80016de:	4632      	mov	r2, r6
 80016e0:	4643      	mov	r3, r8
 80016e2:	4628      	mov	r0, r5
 80016e4:	f7ff ff40 	bl	8001568 <FLASH_Program_DoubleWord>
      prog_bit = FLASH_CR_PG;
 80016e8:	2401      	movs	r4, #1
 80016ea:	e7e1      	b.n	80016b0 <HAL_FLASH_Program+0x50>
      FLASH_Program_Fast(Address, (uint32_t)Data);
 80016ec:	4631      	mov	r1, r6
 80016ee:	4628      	mov	r0, r5
 80016f0:	f7ff ff4a 	bl	8001588 <FLASH_Program_Fast>
      if(TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST)
 80016f4:	2c02      	cmp	r4, #2
 80016f6:	d001      	beq.n	80016fc <HAL_FLASH_Program+0x9c>
  uint32_t prog_bit = 0;
 80016f8:	2400      	movs	r4, #0
 80016fa:	e7d9      	b.n	80016b0 <HAL_FLASH_Program+0x50>
        prog_bit = FLASH_CR_FSTPG;
 80016fc:	f44f 2480 	mov.w	r4, #262144	@ 0x40000
 8001700:	e7d6      	b.n	80016b0 <HAL_FLASH_Program+0x50>
  __HAL_LOCK(&pFlash);
 8001702:	2702      	movs	r7, #2
 8001704:	e7e4      	b.n	80016d0 <HAL_FLASH_Program+0x70>
 8001706:	bf00      	nop
 8001708:	20000008 	.word	0x20000008
 800170c:	40022000 	.word	0x40022000

08001710 <FLASH_MassErase>:
  {
    /* Check the parameters */
    assert_param(IS_FLASH_BANK(Banks));

    /* Set the Mass Erase Bit for the bank 1 if requested */
    if((Banks & FLASH_BANK_1) != 0U)
 8001710:	f010 0f01 	tst.w	r0, #1
 8001714:	d004      	beq.n	8001720 <FLASH_MassErase+0x10>
    {
      SET_BIT(FLASH->CR, FLASH_CR_MER1);
 8001716:	4a05      	ldr	r2, [pc, #20]	@ (800172c <FLASH_MassErase+0x1c>)
 8001718:	6953      	ldr	r3, [r2, #20]
 800171a:	f043 0304 	orr.w	r3, r3, #4
 800171e:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
  }
#endif

  /* Proceed to erase all sectors */
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8001720:	4a02      	ldr	r2, [pc, #8]	@ (800172c <FLASH_MassErase+0x1c>)
 8001722:	6953      	ldr	r3, [r2, #20]
 8001724:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001728:	6153      	str	r3, [r2, #20]
}
 800172a:	4770      	bx	lr
 800172c:	40022000 	.word	0x40022000

08001730 <FLASH_PageErase>:
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif

  /* Proceed to erase the page */
  MODIFY_REG(FLASH->CR, FLASH_CR_PNB, ((Page & 0xFFU) << FLASH_CR_PNB_Pos));
 8001730:	4b08      	ldr	r3, [pc, #32]	@ (8001754 <FLASH_PageErase+0x24>)
 8001732:	695a      	ldr	r2, [r3, #20]
 8001734:	f422 727e 	bic.w	r2, r2, #1016	@ 0x3f8
 8001738:	00c0      	lsls	r0, r0, #3
 800173a:	f400 60ff 	and.w	r0, r0, #2040	@ 0x7f8
 800173e:	4302      	orrs	r2, r0
 8001740:	615a      	str	r2, [r3, #20]
  SET_BIT(FLASH->CR, FLASH_CR_PER);
 8001742:	695a      	ldr	r2, [r3, #20]
 8001744:	f042 0202 	orr.w	r2, r2, #2
 8001748:	615a      	str	r2, [r3, #20]
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 800174a:	695a      	ldr	r2, [r3, #20]
 800174c:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8001750:	615a      	str	r2, [r3, #20]
}
 8001752:	4770      	bx	lr
 8001754:	40022000 	.word	0x40022000

08001758 <FLASH_FlushCaches>:
  * @brief  Flush the instruction and data caches.
  * @retval None
  */
void FLASH_FlushCaches(void)
{
  FLASH_CacheTypeDef cache = pFlash.CacheToReactivate;
 8001758:	4b16      	ldr	r3, [pc, #88]	@ (80017b4 <FLASH_FlushCaches+0x5c>)
 800175a:	7f1a      	ldrb	r2, [r3, #28]
 800175c:	b2d3      	uxtb	r3, r2

  /* Flush instruction cache  */
  if((cache == FLASH_CACHE_ICACHE_ENABLED) ||
 800175e:	2a01      	cmp	r2, #1
 8001760:	d001      	beq.n	8001766 <FLASH_FlushCaches+0xe>
 8001762:	2b03      	cmp	r3, #3
 8001764:	d110      	bne.n	8001788 <FLASH_FlushCaches+0x30>
     (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Disable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8001766:	4a14      	ldr	r2, [pc, #80]	@ (80017b8 <FLASH_FlushCaches+0x60>)
 8001768:	6811      	ldr	r1, [r2, #0]
 800176a:	f421 7100 	bic.w	r1, r1, #512	@ 0x200
 800176e:	6011      	str	r1, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8001770:	6811      	ldr	r1, [r2, #0]
 8001772:	f441 6100 	orr.w	r1, r1, #2048	@ 0x800
 8001776:	6011      	str	r1, [r2, #0]
 8001778:	6811      	ldr	r1, [r2, #0]
 800177a:	f421 6100 	bic.w	r1, r1, #2048	@ 0x800
 800177e:	6011      	str	r1, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001780:	6811      	ldr	r1, [r2, #0]
 8001782:	f441 7100 	orr.w	r1, r1, #512	@ 0x200
 8001786:	6011      	str	r1, [r2, #0]
  }

  /* Flush data cache */
  if((cache == FLASH_CACHE_DCACHE_ENABLED) ||
 8001788:	3b02      	subs	r3, #2
 800178a:	b2db      	uxtb	r3, r3
 800178c:	2b01      	cmp	r3, #1
 800178e:	d903      	bls.n	8001798 <FLASH_FlushCaches+0x40>
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
  }

  /* Reset internal variable */
  pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8001790:	4b08      	ldr	r3, [pc, #32]	@ (80017b4 <FLASH_FlushCaches+0x5c>)
 8001792:	2200      	movs	r2, #0
 8001794:	771a      	strb	r2, [r3, #28]
}
 8001796:	4770      	bx	lr
    __HAL_FLASH_DATA_CACHE_RESET();
 8001798:	4b07      	ldr	r3, [pc, #28]	@ (80017b8 <FLASH_FlushCaches+0x60>)
 800179a:	681a      	ldr	r2, [r3, #0]
 800179c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80017a0:	601a      	str	r2, [r3, #0]
 80017a2:	681a      	ldr	r2, [r3, #0]
 80017a4:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80017a8:	601a      	str	r2, [r3, #0]
    __HAL_FLASH_DATA_CACHE_ENABLE();
 80017aa:	681a      	ldr	r2, [r3, #0]
 80017ac:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80017b0:	601a      	str	r2, [r3, #0]
 80017b2:	e7ed      	b.n	8001790 <FLASH_FlushCaches+0x38>
 80017b4:	20000008 	.word	0x20000008
 80017b8:	40022000 	.word	0x40022000

080017bc <HAL_FLASHEx_Erase>:
{
 80017bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(&pFlash);
 80017be:	4b39      	ldr	r3, [pc, #228]	@ (80018a4 <HAL_FLASHEx_Erase+0xe8>)
 80017c0:	781b      	ldrb	r3, [r3, #0]
 80017c2:	2b01      	cmp	r3, #1
 80017c4:	d06b      	beq.n	800189e <HAL_FLASHEx_Erase+0xe2>
 80017c6:	4604      	mov	r4, r0
 80017c8:	460e      	mov	r6, r1
 80017ca:	4b36      	ldr	r3, [pc, #216]	@ (80018a4 <HAL_FLASHEx_Erase+0xe8>)
 80017cc:	2201      	movs	r2, #1
 80017ce:	701a      	strb	r2, [r3, #0]
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80017d0:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80017d4:	f7ff ff10 	bl	80015f8 <FLASH_WaitForLastOperation>
  if (status == HAL_OK)
 80017d8:	4607      	mov	r7, r0
 80017da:	2800      	cmp	r0, #0
 80017dc:	d15a      	bne.n	8001894 <HAL_FLASHEx_Erase+0xd8>
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80017de:	4b31      	ldr	r3, [pc, #196]	@ (80018a4 <HAL_FLASHEx_Erase+0xe8>)
 80017e0:	2200      	movs	r2, #0
 80017e2:	605a      	str	r2, [r3, #4]
    if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != 0U)
 80017e4:	4b30      	ldr	r3, [pc, #192]	@ (80018a8 <HAL_FLASHEx_Erase+0xec>)
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	f413 7f00 	tst.w	r3, #512	@ 0x200
 80017ec:	d02f      	beq.n	800184e <HAL_FLASHEx_Erase+0x92>
      if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 80017ee:	4b2e      	ldr	r3, [pc, #184]	@ (80018a8 <HAL_FLASHEx_Erase+0xec>)
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 80017f6:	d026      	beq.n	8001846 <HAL_FLASHEx_Erase+0x8a>
        __HAL_FLASH_DATA_CACHE_DISABLE();
 80017f8:	4a2b      	ldr	r2, [pc, #172]	@ (80018a8 <HAL_FLASHEx_Erase+0xec>)
 80017fa:	6813      	ldr	r3, [r2, #0]
 80017fc:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8001800:	6013      	str	r3, [r2, #0]
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_DCACHE_ENABLED;
 8001802:	4b28      	ldr	r3, [pc, #160]	@ (80018a4 <HAL_FLASHEx_Erase+0xe8>)
 8001804:	2203      	movs	r2, #3
 8001806:	771a      	strb	r2, [r3, #28]
    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8001808:	6823      	ldr	r3, [r4, #0]
 800180a:	2b01      	cmp	r3, #1
 800180c:	d031      	beq.n	8001872 <HAL_FLASHEx_Erase+0xb6>
      *PageError = 0xFFFFFFFFU;
 800180e:	f04f 33ff 	mov.w	r3, #4294967295
 8001812:	6033      	str	r3, [r6, #0]
      for(page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 8001814:	68a5      	ldr	r5, [r4, #8]
 8001816:	68a3      	ldr	r3, [r4, #8]
 8001818:	68e2      	ldr	r2, [r4, #12]
 800181a:	4413      	add	r3, r2
 800181c:	42ab      	cmp	r3, r5
 800181e:	d937      	bls.n	8001890 <HAL_FLASHEx_Erase+0xd4>
        FLASH_PageErase(page_index, pEraseInit->Banks);
 8001820:	6861      	ldr	r1, [r4, #4]
 8001822:	4628      	mov	r0, r5
 8001824:	f7ff ff84 	bl	8001730 <FLASH_PageErase>
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001828:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800182c:	f7ff fee4 	bl	80015f8 <FLASH_WaitForLastOperation>
        CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 8001830:	4a1d      	ldr	r2, [pc, #116]	@ (80018a8 <HAL_FLASHEx_Erase+0xec>)
 8001832:	6953      	ldr	r3, [r2, #20]
 8001834:	f423 737e 	bic.w	r3, r3, #1016	@ 0x3f8
 8001838:	f023 0302 	bic.w	r3, r3, #2
 800183c:	6153      	str	r3, [r2, #20]
        if (status != HAL_OK)
 800183e:	4607      	mov	r7, r0
 8001840:	bb28      	cbnz	r0, 800188e <HAL_FLASHEx_Erase+0xd2>
      for(page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 8001842:	3501      	adds	r5, #1
 8001844:	e7e7      	b.n	8001816 <HAL_FLASHEx_Erase+0x5a>
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_ENABLED;
 8001846:	4b17      	ldr	r3, [pc, #92]	@ (80018a4 <HAL_FLASHEx_Erase+0xe8>)
 8001848:	2201      	movs	r2, #1
 800184a:	771a      	strb	r2, [r3, #28]
 800184c:	e7dc      	b.n	8001808 <HAL_FLASHEx_Erase+0x4c>
    else if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 800184e:	4b16      	ldr	r3, [pc, #88]	@ (80018a8 <HAL_FLASHEx_Erase+0xec>)
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 8001856:	d008      	beq.n	800186a <HAL_FLASHEx_Erase+0xae>
      __HAL_FLASH_DATA_CACHE_DISABLE();
 8001858:	4a13      	ldr	r2, [pc, #76]	@ (80018a8 <HAL_FLASHEx_Erase+0xec>)
 800185a:	6813      	ldr	r3, [r2, #0]
 800185c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8001860:	6013      	str	r3, [r2, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 8001862:	4b10      	ldr	r3, [pc, #64]	@ (80018a4 <HAL_FLASHEx_Erase+0xe8>)
 8001864:	2202      	movs	r2, #2
 8001866:	771a      	strb	r2, [r3, #28]
 8001868:	e7ce      	b.n	8001808 <HAL_FLASHEx_Erase+0x4c>
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 800186a:	4b0e      	ldr	r3, [pc, #56]	@ (80018a4 <HAL_FLASHEx_Erase+0xe8>)
 800186c:	2200      	movs	r2, #0
 800186e:	771a      	strb	r2, [r3, #28]
 8001870:	e7ca      	b.n	8001808 <HAL_FLASHEx_Erase+0x4c>
      FLASH_MassErase(pEraseInit->Banks);
 8001872:	6860      	ldr	r0, [r4, #4]
 8001874:	f7ff ff4c 	bl	8001710 <FLASH_MassErase>
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001878:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800187c:	f7ff febc 	bl	80015f8 <FLASH_WaitForLastOperation>
 8001880:	4607      	mov	r7, r0
      CLEAR_BIT(FLASH->CR, (FLASH_CR_MER1));
 8001882:	4a09      	ldr	r2, [pc, #36]	@ (80018a8 <HAL_FLASHEx_Erase+0xec>)
 8001884:	6953      	ldr	r3, [r2, #20]
 8001886:	f023 0304 	bic.w	r3, r3, #4
 800188a:	6153      	str	r3, [r2, #20]
 800188c:	e000      	b.n	8001890 <HAL_FLASHEx_Erase+0xd4>
          *PageError = page_index;
 800188e:	6035      	str	r5, [r6, #0]
    FLASH_FlushCaches();
 8001890:	f7ff ff62 	bl	8001758 <FLASH_FlushCaches>
  __HAL_UNLOCK(&pFlash);
 8001894:	4b03      	ldr	r3, [pc, #12]	@ (80018a4 <HAL_FLASHEx_Erase+0xe8>)
 8001896:	2200      	movs	r2, #0
 8001898:	701a      	strb	r2, [r3, #0]
}
 800189a:	4638      	mov	r0, r7
 800189c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  __HAL_LOCK(&pFlash);
 800189e:	2702      	movs	r7, #2
 80018a0:	e7fb      	b.n	800189a <HAL_FLASHEx_Erase+0xde>
 80018a2:	bf00      	nop
 80018a4:	20000008 	.word	0x20000008
 80018a8:	40022000 	.word	0x40022000

080018ac <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80018ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80018ae:	b083      	sub	sp, #12
  uint32_t position = 0x00u;
 80018b0:	2300      	movs	r3, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80018b2:	e062      	b.n	800197a <HAL_GPIO_Init+0xce>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80018b4:	6885      	ldr	r5, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80018b6:	005e      	lsls	r6, r3, #1
 80018b8:	2403      	movs	r4, #3
 80018ba:	40b4      	lsls	r4, r6
 80018bc:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_Init->Speed << (position * 2u));
 80018c0:	68cc      	ldr	r4, [r1, #12]
 80018c2:	40b4      	lsls	r4, r6
 80018c4:	432c      	orrs	r4, r5
        GPIOx->OSPEEDR = temp;
 80018c6:	6084      	str	r4, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80018c8:	6845      	ldr	r5, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80018ca:	ea25 050c 	bic.w	r5, r5, ip
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80018ce:	684c      	ldr	r4, [r1, #4]
 80018d0:	f3c4 1400 	ubfx	r4, r4, #4, #1
 80018d4:	409c      	lsls	r4, r3
 80018d6:	432c      	orrs	r4, r5
        GPIOx->OTYPER = temp;
 80018d8:	6044      	str	r4, [r0, #4]
 80018da:	e05f      	b.n	800199c <HAL_GPIO_Init+0xf0>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80018dc:	08dd      	lsrs	r5, r3, #3
 80018de:	3508      	adds	r5, #8
 80018e0:	f850 4025 	ldr.w	r4, [r0, r5, lsl #2]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80018e4:	f003 0c07 	and.w	ip, r3, #7
 80018e8:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 80018ec:	f04f 0e0f 	mov.w	lr, #15
 80018f0:	fa0e fe0c 	lsl.w	lr, lr, ip
 80018f4:	ea24 0e0e 	bic.w	lr, r4, lr
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80018f8:	690c      	ldr	r4, [r1, #16]
 80018fa:	fa04 f40c 	lsl.w	r4, r4, ip
 80018fe:	ea44 040e 	orr.w	r4, r4, lr
        GPIOx->AFR[position >> 3u] = temp;
 8001902:	f840 4025 	str.w	r4, [r0, r5, lsl #2]
 8001906:	e060      	b.n	80019ca <HAL_GPIO_Init+0x11e>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2u];
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001908:	2402      	movs	r4, #2
 800190a:	e000      	b.n	800190e <HAL_GPIO_Init+0x62>
 800190c:	2400      	movs	r4, #0
 800190e:	fa04 f40e 	lsl.w	r4, r4, lr
 8001912:	432c      	orrs	r4, r5
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001914:	f10c 0c02 	add.w	ip, ip, #2
 8001918:	4d4c      	ldr	r5, [pc, #304]	@ (8001a4c <HAL_GPIO_Init+0x1a0>)
 800191a:	f845 402c 	str.w	r4, [r5, ip, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800191e:	4c4c      	ldr	r4, [pc, #304]	@ (8001a50 <HAL_GPIO_Init+0x1a4>)
 8001920:	68a5      	ldr	r5, [r4, #8]
        temp &= ~(iocurrent);
 8001922:	43d4      	mvns	r4, r2
 8001924:	ea25 0602 	bic.w	r6, r5, r2
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001928:	684f      	ldr	r7, [r1, #4]
 800192a:	f417 1f80 	tst.w	r7, #1048576	@ 0x100000
 800192e:	d001      	beq.n	8001934 <HAL_GPIO_Init+0x88>
        {
          temp |= iocurrent;
 8001930:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->RTSR1 = temp;
 8001934:	4d46      	ldr	r5, [pc, #280]	@ (8001a50 <HAL_GPIO_Init+0x1a4>)
 8001936:	60ae      	str	r6, [r5, #8]

        temp = EXTI->FTSR1;
 8001938:	68ed      	ldr	r5, [r5, #12]
        temp &= ~(iocurrent);
 800193a:	ea04 0605 	and.w	r6, r4, r5
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800193e:	684f      	ldr	r7, [r1, #4]
 8001940:	f417 1f00 	tst.w	r7, #2097152	@ 0x200000
 8001944:	d001      	beq.n	800194a <HAL_GPIO_Init+0x9e>
        {
          temp |= iocurrent;
 8001946:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->FTSR1 = temp;
 800194a:	4d41      	ldr	r5, [pc, #260]	@ (8001a50 <HAL_GPIO_Init+0x1a4>)
 800194c:	60ee      	str	r6, [r5, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800194e:	686d      	ldr	r5, [r5, #4]
        temp &= ~(iocurrent);
 8001950:	ea04 0605 	and.w	r6, r4, r5
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001954:	684f      	ldr	r7, [r1, #4]
 8001956:	f417 3f00 	tst.w	r7, #131072	@ 0x20000
 800195a:	d001      	beq.n	8001960 <HAL_GPIO_Init+0xb4>
        {
          temp |= iocurrent;
 800195c:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->EMR1 = temp;
 8001960:	4d3b      	ldr	r5, [pc, #236]	@ (8001a50 <HAL_GPIO_Init+0x1a4>)
 8001962:	606e      	str	r6, [r5, #4]

        temp = EXTI->IMR1;
 8001964:	682d      	ldr	r5, [r5, #0]
        temp &= ~(iocurrent);
 8001966:	402c      	ands	r4, r5
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001968:	684e      	ldr	r6, [r1, #4]
 800196a:	f416 3f80 	tst.w	r6, #65536	@ 0x10000
 800196e:	d001      	beq.n	8001974 <HAL_GPIO_Init+0xc8>
        {
          temp |= iocurrent;
 8001970:	ea42 0405 	orr.w	r4, r2, r5
        }
        EXTI->IMR1 = temp;
 8001974:	4a36      	ldr	r2, [pc, #216]	@ (8001a50 <HAL_GPIO_Init+0x1a4>)
 8001976:	6014      	str	r4, [r2, #0]
      }
    }

    position++;
 8001978:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800197a:	680a      	ldr	r2, [r1, #0]
 800197c:	fa32 f403 	lsrs.w	r4, r2, r3
 8001980:	d062      	beq.n	8001a48 <HAL_GPIO_Init+0x19c>
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001982:	f04f 0c01 	mov.w	ip, #1
 8001986:	fa0c fc03 	lsl.w	ip, ip, r3
    if (iocurrent != 0x00u)
 800198a:	ea1c 0202 	ands.w	r2, ip, r2
 800198e:	d0f3      	beq.n	8001978 <HAL_GPIO_Init+0xcc>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001990:	684c      	ldr	r4, [r1, #4]
 8001992:	f004 0403 	and.w	r4, r4, #3
 8001996:	3c01      	subs	r4, #1
 8001998:	2c01      	cmp	r4, #1
 800199a:	d98b      	bls.n	80018b4 <HAL_GPIO_Init+0x8>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800199c:	684c      	ldr	r4, [r1, #4]
 800199e:	f004 0403 	and.w	r4, r4, #3
 80019a2:	2c03      	cmp	r4, #3
 80019a4:	d00c      	beq.n	80019c0 <HAL_GPIO_Init+0x114>
        temp = GPIOx->PUPDR;
 80019a6:	68c4      	ldr	r4, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80019a8:	005d      	lsls	r5, r3, #1
 80019aa:	f04f 0c03 	mov.w	ip, #3
 80019ae:	fa0c fc05 	lsl.w	ip, ip, r5
 80019b2:	ea24 0c0c 	bic.w	ip, r4, ip
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80019b6:	688c      	ldr	r4, [r1, #8]
 80019b8:	40ac      	lsls	r4, r5
 80019ba:	ea44 040c 	orr.w	r4, r4, ip
        GPIOx->PUPDR = temp;
 80019be:	60c4      	str	r4, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80019c0:	684c      	ldr	r4, [r1, #4]
 80019c2:	f004 0403 	and.w	r4, r4, #3
 80019c6:	2c02      	cmp	r4, #2
 80019c8:	d088      	beq.n	80018dc <HAL_GPIO_Init+0x30>
      temp = GPIOx->MODER;
 80019ca:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80019cc:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 80019d0:	f04f 0c03 	mov.w	ip, #3
 80019d4:	fa0c fc0e 	lsl.w	ip, ip, lr
 80019d8:	ea24 0c0c 	bic.w	ip, r4, ip
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80019dc:	684c      	ldr	r4, [r1, #4]
 80019de:	f004 0403 	and.w	r4, r4, #3
 80019e2:	fa04 f40e 	lsl.w	r4, r4, lr
 80019e6:	ea44 040c 	orr.w	r4, r4, ip
      GPIOx->MODER = temp;
 80019ea:	6004      	str	r4, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80019ec:	684c      	ldr	r4, [r1, #4]
 80019ee:	f414 3f40 	tst.w	r4, #196608	@ 0x30000
 80019f2:	d0c1      	beq.n	8001978 <HAL_GPIO_Init+0xcc>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019f4:	4c17      	ldr	r4, [pc, #92]	@ (8001a54 <HAL_GPIO_Init+0x1a8>)
 80019f6:	6e25      	ldr	r5, [r4, #96]	@ 0x60
 80019f8:	f045 0501 	orr.w	r5, r5, #1
 80019fc:	6625      	str	r5, [r4, #96]	@ 0x60
 80019fe:	6e24      	ldr	r4, [r4, #96]	@ 0x60
 8001a00:	f004 0401 	and.w	r4, r4, #1
 8001a04:	9401      	str	r4, [sp, #4]
 8001a06:	9c01      	ldr	r4, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2u];
 8001a08:	ea4f 0c93 	mov.w	ip, r3, lsr #2
 8001a0c:	f10c 0502 	add.w	r5, ip, #2
 8001a10:	4c0e      	ldr	r4, [pc, #56]	@ (8001a4c <HAL_GPIO_Init+0x1a0>)
 8001a12:	f854 5025 	ldr.w	r5, [r4, r5, lsl #2]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001a16:	f003 0e03 	and.w	lr, r3, #3
 8001a1a:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 8001a1e:	240f      	movs	r4, #15
 8001a20:	fa04 f40e 	lsl.w	r4, r4, lr
 8001a24:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001a28:	f1b0 4f90 	cmp.w	r0, #1207959552	@ 0x48000000
 8001a2c:	f43f af6e 	beq.w	800190c <HAL_GPIO_Init+0x60>
 8001a30:	4c09      	ldr	r4, [pc, #36]	@ (8001a58 <HAL_GPIO_Init+0x1ac>)
 8001a32:	42a0      	cmp	r0, r4
 8001a34:	d006      	beq.n	8001a44 <HAL_GPIO_Init+0x198>
 8001a36:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8001a3a:	42a0      	cmp	r0, r4
 8001a3c:	f43f af64 	beq.w	8001908 <HAL_GPIO_Init+0x5c>
 8001a40:	2407      	movs	r4, #7
 8001a42:	e764      	b.n	800190e <HAL_GPIO_Init+0x62>
 8001a44:	2401      	movs	r4, #1
 8001a46:	e762      	b.n	800190e <HAL_GPIO_Init+0x62>
  }
}
 8001a48:	b003      	add	sp, #12
 8001a4a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001a4c:	40010000 	.word	0x40010000
 8001a50:	40010400 	.word	0x40010400
 8001a54:	40021000 	.word	0x40021000
 8001a58:	48000400 	.word	0x48000400

08001a5c <HAL_GPIO_DeInit>:
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
  uint32_t position = 0x00u;
 8001a5c:	2300      	movs	r3, #0
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8001a5e:	fa31 f203 	lsrs.w	r2, r1, r3
 8001a62:	d06d      	beq.n	8001b40 <HAL_GPIO_DeInit+0xe4>
{
 8001a64:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001a66:	e02e      	b.n	8001ac6 <HAL_GPIO_DeInit+0x6a>
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8001a68:	2502      	movs	r5, #2
 8001a6a:	e000      	b.n	8001a6e <HAL_GPIO_DeInit+0x12>
 8001a6c:	2500      	movs	r5, #0
 8001a6e:	fa05 f50c 	lsl.w	r5, r5, ip
 8001a72:	42a5      	cmp	r5, r4
 8001a74:	d049      	beq.n	8001b0a <HAL_GPIO_DeInit+0xae>
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8001a76:	6804      	ldr	r4, [r0, #0]
 8001a78:	005d      	lsls	r5, r3, #1
 8001a7a:	f04f 0c03 	mov.w	ip, #3
 8001a7e:	fa0c fc05 	lsl.w	ip, ip, r5
 8001a82:	ea44 040c 	orr.w	r4, r4, ip
 8001a86:	6004      	str	r4, [r0, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 8001a88:	ea4f 0ed3 	mov.w	lr, r3, lsr #3
 8001a8c:	f10e 0e08 	add.w	lr, lr, #8
 8001a90:	f850 402e 	ldr.w	r4, [r0, lr, lsl #2]
 8001a94:	f003 0607 	and.w	r6, r3, #7
 8001a98:	00b6      	lsls	r6, r6, #2
 8001a9a:	250f      	movs	r5, #15
 8001a9c:	40b5      	lsls	r5, r6
 8001a9e:	ea24 0405 	bic.w	r4, r4, r5
 8001aa2:	f840 402e 	str.w	r4, [r0, lr, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001aa6:	6884      	ldr	r4, [r0, #8]
 8001aa8:	ea24 040c 	bic.w	r4, r4, ip
 8001aac:	6084      	str	r4, [r0, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8001aae:	6844      	ldr	r4, [r0, #4]
 8001ab0:	ea24 0202 	bic.w	r2, r4, r2
 8001ab4:	6042      	str	r2, [r0, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001ab6:	68c2      	ldr	r2, [r0, #12]
 8001ab8:	ea22 020c 	bic.w	r2, r2, ip
 8001abc:	60c2      	str	r2, [r0, #12]
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 8001abe:	3301      	adds	r3, #1
  while ((GPIO_Pin >> position) != 0x00u)
 8001ac0:	fa31 f203 	lsrs.w	r2, r1, r3
 8001ac4:	d03b      	beq.n	8001b3e <HAL_GPIO_DeInit+0xe2>
    iocurrent = (GPIO_Pin) & (1uL << position);
 8001ac6:	2201      	movs	r2, #1
 8001ac8:	409a      	lsls	r2, r3
    if (iocurrent != 0x00u)
 8001aca:	ea12 0701 	ands.w	r7, r2, r1
 8001ace:	d0f6      	beq.n	8001abe <HAL_GPIO_DeInit+0x62>
      tmp = SYSCFG->EXTICR[position >> 2u];
 8001ad0:	089e      	lsrs	r6, r3, #2
 8001ad2:	1cb5      	adds	r5, r6, #2
 8001ad4:	4c1b      	ldr	r4, [pc, #108]	@ (8001b44 <HAL_GPIO_DeInit+0xe8>)
 8001ad6:	f854 4025 	ldr.w	r4, [r4, r5, lsl #2]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 8001ada:	f003 0c03 	and.w	ip, r3, #3
 8001ade:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8001ae2:	f04f 0e0f 	mov.w	lr, #15
 8001ae6:	fa0e fe0c 	lsl.w	lr, lr, ip
 8001aea:	ea0e 0404 	and.w	r4, lr, r4
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8001aee:	f1b0 4f90 	cmp.w	r0, #1207959552	@ 0x48000000
 8001af2:	d0bb      	beq.n	8001a6c <HAL_GPIO_DeInit+0x10>
 8001af4:	4d14      	ldr	r5, [pc, #80]	@ (8001b48 <HAL_GPIO_DeInit+0xec>)
 8001af6:	42a8      	cmp	r0, r5
 8001af8:	d005      	beq.n	8001b06 <HAL_GPIO_DeInit+0xaa>
 8001afa:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8001afe:	42a8      	cmp	r0, r5
 8001b00:	d0b2      	beq.n	8001a68 <HAL_GPIO_DeInit+0xc>
 8001b02:	2507      	movs	r5, #7
 8001b04:	e7b3      	b.n	8001a6e <HAL_GPIO_DeInit+0x12>
 8001b06:	2501      	movs	r5, #1
 8001b08:	e7b1      	b.n	8001a6e <HAL_GPIO_DeInit+0x12>
        EXTI->IMR1 &= ~(iocurrent);
 8001b0a:	4c10      	ldr	r4, [pc, #64]	@ (8001b4c <HAL_GPIO_DeInit+0xf0>)
 8001b0c:	6825      	ldr	r5, [r4, #0]
 8001b0e:	ea25 0507 	bic.w	r5, r5, r7
 8001b12:	6025      	str	r5, [r4, #0]
        EXTI->EMR1 &= ~(iocurrent);
 8001b14:	6865      	ldr	r5, [r4, #4]
 8001b16:	ea25 0507 	bic.w	r5, r5, r7
 8001b1a:	6065      	str	r5, [r4, #4]
        EXTI->FTSR1 &= ~(iocurrent);
 8001b1c:	68e5      	ldr	r5, [r4, #12]
 8001b1e:	ea25 0507 	bic.w	r5, r5, r7
 8001b22:	60e5      	str	r5, [r4, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 8001b24:	68a5      	ldr	r5, [r4, #8]
 8001b26:	ea25 0507 	bic.w	r5, r5, r7
 8001b2a:	60a5      	str	r5, [r4, #8]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8001b2c:	4d05      	ldr	r5, [pc, #20]	@ (8001b44 <HAL_GPIO_DeInit+0xe8>)
 8001b2e:	3602      	adds	r6, #2
 8001b30:	f855 4026 	ldr.w	r4, [r5, r6, lsl #2]
 8001b34:	ea24 040e 	bic.w	r4, r4, lr
 8001b38:	f845 4026 	str.w	r4, [r5, r6, lsl #2]
 8001b3c:	e79b      	b.n	8001a76 <HAL_GPIO_DeInit+0x1a>
  }
}
 8001b3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001b40:	4770      	bx	lr
 8001b42:	bf00      	nop
 8001b44:	40010000 	.word	0x40010000
 8001b48:	48000400 	.word	0x48000400
 8001b4c:	40010400 	.word	0x40010400

08001b50 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001b50:	b10a      	cbz	r2, 8001b56 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001b52:	6181      	str	r1, [r0, #24]
 8001b54:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001b56:	6281      	str	r1, [r0, #40]	@ 0x28
  }
}
 8001b58:	4770      	bx	lr

08001b5a <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001b5a:	6943      	ldr	r3, [r0, #20]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001b5c:	ea01 0203 	and.w	r2, r1, r3
 8001b60:	ea21 0103 	bic.w	r1, r1, r3
 8001b64:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8001b68:	6181      	str	r1, [r0, #24]
}
 8001b6a:	4770      	bx	lr

08001b6c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b6c:	b082      	sub	sp, #8

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b6e:	4b0a      	ldr	r3, [pc, #40]	@ (8001b98 <HAL_MspInit+0x2c>)
 8001b70:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001b72:	f042 0201 	orr.w	r2, r2, #1
 8001b76:	661a      	str	r2, [r3, #96]	@ 0x60
 8001b78:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001b7a:	f002 0201 	and.w	r2, r2, #1
 8001b7e:	9200      	str	r2, [sp, #0]
 8001b80:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b82:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001b84:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8001b88:	659a      	str	r2, [r3, #88]	@ 0x58
 8001b8a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b8c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b90:	9301      	str	r3, [sp, #4]
 8001b92:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b94:	b002      	add	sp, #8
 8001b96:	4770      	bx	lr
 8001b98:	40021000 	.word	0x40021000

08001b9c <HAL_CAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8001b9c:	b500      	push	{lr}
 8001b9e:	b089      	sub	sp, #36	@ 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ba0:	2300      	movs	r3, #0
 8001ba2:	9303      	str	r3, [sp, #12]
 8001ba4:	9304      	str	r3, [sp, #16]
 8001ba6:	9305      	str	r3, [sp, #20]
 8001ba8:	9306      	str	r3, [sp, #24]
 8001baa:	9307      	str	r3, [sp, #28]
  if(hcan->Instance==CAN1)
 8001bac:	6802      	ldr	r2, [r0, #0]
 8001bae:	4b24      	ldr	r3, [pc, #144]	@ (8001c40 <HAL_CAN_MspInit+0xa4>)
 8001bb0:	429a      	cmp	r2, r3
 8001bb2:	d002      	beq.n	8001bba <HAL_CAN_MspInit+0x1e>

    /* USER CODE END CAN1_MspInit 1 */

  }

}
 8001bb4:	b009      	add	sp, #36	@ 0x24
 8001bb6:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001bba:	f503 33d6 	add.w	r3, r3, #109568	@ 0x1ac00
 8001bbe:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001bc0:	f042 7200 	orr.w	r2, r2, #33554432	@ 0x2000000
 8001bc4:	659a      	str	r2, [r3, #88]	@ 0x58
 8001bc6:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001bc8:	f002 7200 	and.w	r2, r2, #33554432	@ 0x2000000
 8001bcc:	9201      	str	r2, [sp, #4]
 8001bce:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bd0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001bd2:	f042 0201 	orr.w	r2, r2, #1
 8001bd6:	64da      	str	r2, [r3, #76]	@ 0x4c
 8001bd8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001bda:	f003 0301 	and.w	r3, r3, #1
 8001bde:	9302      	str	r3, [sp, #8]
 8001be0:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001be2:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001be6:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001be8:	2302      	movs	r3, #2
 8001bea:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bec:	2303      	movs	r3, #3
 8001bee:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001bf0:	2309      	movs	r3, #9
 8001bf2:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bf4:	a903      	add	r1, sp, #12
 8001bf6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001bfa:	f7ff fe57 	bl	80018ac <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 8001bfe:	2200      	movs	r2, #0
 8001c00:	4611      	mov	r1, r2
 8001c02:	2014      	movs	r0, #20
 8001c04:	f7ff fc84 	bl	8001510 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8001c08:	2014      	movs	r0, #20
 8001c0a:	f7ff fc91 	bl	8001530 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 0, 0);
 8001c0e:	2200      	movs	r2, #0
 8001c10:	4611      	mov	r1, r2
 8001c12:	2015      	movs	r0, #21
 8001c14:	f7ff fc7c 	bl	8001510 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 8001c18:	2015      	movs	r0, #21
 8001c1a:	f7ff fc89 	bl	8001530 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 0, 0);
 8001c1e:	2200      	movs	r2, #0
 8001c20:	4611      	mov	r1, r2
 8001c22:	2013      	movs	r0, #19
 8001c24:	f7ff fc74 	bl	8001510 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 8001c28:	2013      	movs	r0, #19
 8001c2a:	f7ff fc81 	bl	8001530 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_SCE_IRQn, 0, 0);
 8001c2e:	2200      	movs	r2, #0
 8001c30:	4611      	mov	r1, r2
 8001c32:	2016      	movs	r0, #22
 8001c34:	f7ff fc6c 	bl	8001510 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_SCE_IRQn);
 8001c38:	2016      	movs	r0, #22
 8001c3a:	f7ff fc79 	bl	8001530 <HAL_NVIC_EnableIRQ>
}
 8001c3e:	e7b9      	b.n	8001bb4 <HAL_CAN_MspInit+0x18>
 8001c40:	40006400 	.word	0x40006400

08001c44 <HAL_CAN_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspDeInit(CAN_HandleTypeDef* hcan)
{
 8001c44:	b508      	push	{r3, lr}
  if(hcan->Instance==CAN1)
 8001c46:	6802      	ldr	r2, [r0, #0]
 8001c48:	4b0d      	ldr	r3, [pc, #52]	@ (8001c80 <HAL_CAN_MspDeInit+0x3c>)
 8001c4a:	429a      	cmp	r2, r3
 8001c4c:	d000      	beq.n	8001c50 <HAL_CAN_MspDeInit+0xc>
    HAL_NVIC_DisableIRQ(CAN1_SCE_IRQn);

    /* USER CODE END CAN1_MspDeInit 1 */
  }

}
 8001c4e:	bd08      	pop	{r3, pc}
    __HAL_RCC_CAN1_CLK_DISABLE();
 8001c50:	4a0c      	ldr	r2, [pc, #48]	@ (8001c84 <HAL_CAN_MspDeInit+0x40>)
 8001c52:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8001c54:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8001c58:	6593      	str	r3, [r2, #88]	@ 0x58
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_11|GPIO_PIN_12);
 8001c5a:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8001c5e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001c62:	f7ff fefb 	bl	8001a5c <HAL_GPIO_DeInit>
    HAL_NVIC_DisableIRQ(CAN1_RX0_IRQn);
 8001c66:	2014      	movs	r0, #20
 8001c68:	f7ff fc66 	bl	8001538 <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(CAN1_RX1_IRQn);
 8001c6c:	2015      	movs	r0, #21
 8001c6e:	f7ff fc63 	bl	8001538 <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(CAN1_TX_IRQn);
 8001c72:	2013      	movs	r0, #19
 8001c74:	f7ff fc60 	bl	8001538 <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(CAN1_SCE_IRQn);
 8001c78:	2016      	movs	r0, #22
 8001c7a:	f7ff fc5d 	bl	8001538 <HAL_NVIC_DisableIRQ>
}
 8001c7e:	e7e6      	b.n	8001c4e <HAL_CAN_MspDeInit+0xa>
 8001c80:	40006400 	.word	0x40006400
 8001c84:	40021000 	.word	0x40021000

08001c88 <HAL_PWREx_GetVoltageRange>:
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001c88:	4b02      	ldr	r3, [pc, #8]	@ (8001c94 <HAL_PWREx_GetVoltageRange+0xc>)
 8001c8a:	6818      	ldr	r0, [r3, #0]
#endif
}
 8001c8c:	f400 60c0 	and.w	r0, r0, #1536	@ 0x600
 8001c90:	4770      	bx	lr
 8001c92:	bf00      	nop
 8001c94:	40007000 	.word	0x40007000

08001c98 <HAL_PWREx_ControlVoltageScaling>:
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001c98:	f5b0 7f00 	cmp.w	r0, #512	@ 0x200
 8001c9c:	d00f      	beq.n	8001cbe <HAL_PWREx_ControlVoltageScaling+0x26>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001c9e:	4b1f      	ldr	r3, [pc, #124]	@ (8001d1c <HAL_PWREx_ControlVoltageScaling+0x84>)
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001ca6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001caa:	d034      	beq.n	8001d16 <HAL_PWREx_ControlVoltageScaling+0x7e>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001cac:	4a1b      	ldr	r2, [pc, #108]	@ (8001d1c <HAL_PWREx_ControlVoltageScaling+0x84>)
 8001cae:	6813      	ldr	r3, [r2, #0]
 8001cb0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001cb4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001cb8:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001cba:	2000      	movs	r0, #0
 8001cbc:	4770      	bx	lr
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001cbe:	4b17      	ldr	r3, [pc, #92]	@ (8001d1c <HAL_PWREx_ControlVoltageScaling+0x84>)
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001cc6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001cca:	d020      	beq.n	8001d0e <HAL_PWREx_ControlVoltageScaling+0x76>
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001ccc:	4a13      	ldr	r2, [pc, #76]	@ (8001d1c <HAL_PWREx_ControlVoltageScaling+0x84>)
 8001cce:	6813      	ldr	r3, [r2, #0]
 8001cd0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001cd4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001cd8:	6013      	str	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001cda:	4b11      	ldr	r3, [pc, #68]	@ (8001d20 <HAL_PWREx_ControlVoltageScaling+0x88>)
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	2232      	movs	r2, #50	@ 0x32
 8001ce0:	fb02 f303 	mul.w	r3, r2, r3
 8001ce4:	4a0f      	ldr	r2, [pc, #60]	@ (8001d24 <HAL_PWREx_ControlVoltageScaling+0x8c>)
 8001ce6:	fba2 2303 	umull	r2, r3, r2, r3
 8001cea:	0c9b      	lsrs	r3, r3, #18
 8001cec:	3301      	adds	r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001cee:	e000      	b.n	8001cf2 <HAL_PWREx_ControlVoltageScaling+0x5a>
        wait_loop_index--;
 8001cf0:	3b01      	subs	r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001cf2:	4a0a      	ldr	r2, [pc, #40]	@ (8001d1c <HAL_PWREx_ControlVoltageScaling+0x84>)
 8001cf4:	6952      	ldr	r2, [r2, #20]
 8001cf6:	f412 6f80 	tst.w	r2, #1024	@ 0x400
 8001cfa:	d001      	beq.n	8001d00 <HAL_PWREx_ControlVoltageScaling+0x68>
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d1f7      	bne.n	8001cf0 <HAL_PWREx_ControlVoltageScaling+0x58>
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001d00:	4b06      	ldr	r3, [pc, #24]	@ (8001d1c <HAL_PWREx_ControlVoltageScaling+0x84>)
 8001d02:	695b      	ldr	r3, [r3, #20]
 8001d04:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 8001d08:	d103      	bne.n	8001d12 <HAL_PWREx_ControlVoltageScaling+0x7a>
  return HAL_OK;
 8001d0a:	2000      	movs	r0, #0
 8001d0c:	4770      	bx	lr
 8001d0e:	2000      	movs	r0, #0
 8001d10:	4770      	bx	lr
        return HAL_TIMEOUT;
 8001d12:	2003      	movs	r0, #3
 8001d14:	4770      	bx	lr
  return HAL_OK;
 8001d16:	2000      	movs	r0, #0
}
 8001d18:	4770      	bx	lr
 8001d1a:	bf00      	nop
 8001d1c:	40007000 	.word	0x40007000
 8001d20:	20000028 	.word	0x20000028
 8001d24:	431bde83 	.word	0x431bde83

08001d28 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001d28:	b530      	push	{r4, r5, lr}
 8001d2a:	b083      	sub	sp, #12
 8001d2c:	4604      	mov	r4, r0
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001d2e:	4b20      	ldr	r3, [pc, #128]	@ (8001db0 <RCC_SetFlashLatencyFromMSIRange+0x88>)
 8001d30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d32:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 8001d36:	d00b      	beq.n	8001d50 <RCC_SetFlashLatencyFromMSIRange+0x28>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8001d38:	f7ff ffa6 	bl	8001c88 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_ENABLE();
    vos = HAL_PWREx_GetVoltageRange();
    __HAL_RCC_PWR_CLK_DISABLE();
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001d3c:	f5b0 7f00 	cmp.w	r0, #512	@ 0x200
 8001d40:	d017      	beq.n	8001d72 <RCC_SetFlashLatencyFromMSIRange+0x4a>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8001d42:	2c80      	cmp	r4, #128	@ 0x80
 8001d44:	d81f      	bhi.n	8001d86 <RCC_SetFlashLatencyFromMSIRange+0x5e>
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8001d46:	d02d      	beq.n	8001da4 <RCC_SetFlashLatencyFromMSIRange+0x7c>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
      }
      else if(msirange == RCC_MSIRANGE_7)
 8001d48:	2c70      	cmp	r4, #112	@ 0x70
 8001d4a:	d02d      	beq.n	8001da8 <RCC_SetFlashLatencyFromMSIRange+0x80>
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001d4c:	2100      	movs	r1, #0
 8001d4e:	e01b      	b.n	8001d88 <RCC_SetFlashLatencyFromMSIRange+0x60>
    __HAL_RCC_PWR_CLK_ENABLE();
 8001d50:	4d17      	ldr	r5, [pc, #92]	@ (8001db0 <RCC_SetFlashLatencyFromMSIRange+0x88>)
 8001d52:	6dab      	ldr	r3, [r5, #88]	@ 0x58
 8001d54:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001d58:	65ab      	str	r3, [r5, #88]	@ 0x58
 8001d5a:	6dab      	ldr	r3, [r5, #88]	@ 0x58
 8001d5c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d60:	9301      	str	r3, [sp, #4]
 8001d62:	9b01      	ldr	r3, [sp, #4]
    vos = HAL_PWREx_GetVoltageRange();
 8001d64:	f7ff ff90 	bl	8001c88 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_DISABLE();
 8001d68:	6dab      	ldr	r3, [r5, #88]	@ 0x58
 8001d6a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001d6e:	65ab      	str	r3, [r5, #88]	@ 0x58
 8001d70:	e7e4      	b.n	8001d3c <RCC_SetFlashLatencyFromMSIRange+0x14>
    if(msirange > RCC_MSIRANGE_8)
 8001d72:	2c80      	cmp	r4, #128	@ 0x80
 8001d74:	d903      	bls.n	8001d7e <RCC_SetFlashLatencyFromMSIRange+0x56>
      if(msirange > RCC_MSIRANGE_10)
 8001d76:	2ca0      	cmp	r4, #160	@ 0xa0
 8001d78:	d903      	bls.n	8001d82 <RCC_SetFlashLatencyFromMSIRange+0x5a>
        latency = FLASH_LATENCY_2; /* 2WS */
 8001d7a:	2102      	movs	r1, #2
 8001d7c:	e004      	b.n	8001d88 <RCC_SetFlashLatencyFromMSIRange+0x60>
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001d7e:	2100      	movs	r1, #0
 8001d80:	e002      	b.n	8001d88 <RCC_SetFlashLatencyFromMSIRange+0x60>
        latency = FLASH_LATENCY_1; /* 1WS */
 8001d82:	2101      	movs	r1, #1
 8001d84:	e000      	b.n	8001d88 <RCC_SetFlashLatencyFromMSIRange+0x60>
      latency = FLASH_LATENCY_3; /* 3WS */
 8001d86:	2103      	movs	r1, #3
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001d88:	4a0a      	ldr	r2, [pc, #40]	@ (8001db4 <RCC_SetFlashLatencyFromMSIRange+0x8c>)
 8001d8a:	6813      	ldr	r3, [r2, #0]
 8001d8c:	f023 0307 	bic.w	r3, r3, #7
 8001d90:	430b      	orrs	r3, r1
 8001d92:	6013      	str	r3, [r2, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001d94:	6813      	ldr	r3, [r2, #0]
 8001d96:	f003 0307 	and.w	r3, r3, #7
 8001d9a:	428b      	cmp	r3, r1
 8001d9c:	d106      	bne.n	8001dac <RCC_SetFlashLatencyFromMSIRange+0x84>
  {
    return HAL_ERROR;
  }

  return HAL_OK;
 8001d9e:	2000      	movs	r0, #0
}
 8001da0:	b003      	add	sp, #12
 8001da2:	bd30      	pop	{r4, r5, pc}
        latency = FLASH_LATENCY_2; /* 2WS */
 8001da4:	2102      	movs	r1, #2
 8001da6:	e7ef      	b.n	8001d88 <RCC_SetFlashLatencyFromMSIRange+0x60>
        latency = FLASH_LATENCY_1; /* 1WS */
 8001da8:	2101      	movs	r1, #1
 8001daa:	e7ed      	b.n	8001d88 <RCC_SetFlashLatencyFromMSIRange+0x60>
    return HAL_ERROR;
 8001dac:	2001      	movs	r0, #1
 8001dae:	e7f7      	b.n	8001da0 <RCC_SetFlashLatencyFromMSIRange+0x78>
 8001db0:	40021000 	.word	0x40021000
 8001db4:	40022000 	.word	0x40022000

08001db8 <HAL_RCC_GetSysClockFreq>:
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001db8:	4a25      	ldr	r2, [pc, #148]	@ (8001e50 <HAL_RCC_GetSysClockFreq+0x98>)
 8001dba:	6893      	ldr	r3, [r2, #8]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001dbc:	68d2      	ldr	r2, [r2, #12]
 8001dbe:	f002 0203 	and.w	r2, r2, #3
  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001dc2:	f013 030c 	ands.w	r3, r3, #12
 8001dc6:	d009      	beq.n	8001ddc <HAL_RCC_GetSysClockFreq+0x24>
 8001dc8:	2b0c      	cmp	r3, #12
 8001dca:	d005      	beq.n	8001dd8 <HAL_RCC_GetSysClockFreq+0x20>
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001dcc:	2b04      	cmp	r3, #4
 8001dce:	d03b      	beq.n	8001e48 <HAL_RCC_GetSysClockFreq+0x90>
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8001dd0:	2b08      	cmp	r3, #8
 8001dd2:	d03b      	beq.n	8001e4c <HAL_RCC_GetSysClockFreq+0x94>
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001dd4:	2000      	movs	r0, #0
 8001dd6:	e00f      	b.n	8001df8 <HAL_RCC_GetSysClockFreq+0x40>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001dd8:	2a01      	cmp	r2, #1
 8001dda:	d1f7      	bne.n	8001dcc <HAL_RCC_GetSysClockFreq+0x14>
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001ddc:	4a1c      	ldr	r2, [pc, #112]	@ (8001e50 <HAL_RCC_GetSysClockFreq+0x98>)
 8001dde:	6812      	ldr	r2, [r2, #0]
 8001de0:	f012 0f08 	tst.w	r2, #8
 8001de4:	d10c      	bne.n	8001e00 <HAL_RCC_GetSysClockFreq+0x48>
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001de6:	4a1a      	ldr	r2, [pc, #104]	@ (8001e50 <HAL_RCC_GetSysClockFreq+0x98>)
 8001de8:	f8d2 2094 	ldr.w	r2, [r2, #148]	@ 0x94
 8001dec:	f3c2 2203 	ubfx	r2, r2, #8, #4
    msirange = MSIRangeTable[msirange];
 8001df0:	4918      	ldr	r1, [pc, #96]	@ (8001e54 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001df2:	f851 0022 	ldr.w	r0, [r1, r2, lsl #2]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001df6:	b113      	cbz	r3, 8001dfe <HAL_RCC_GetSysClockFreq+0x46>
  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001df8:	2b0c      	cmp	r3, #12
 8001dfa:	d006      	beq.n	8001e0a <HAL_RCC_GetSysClockFreq+0x52>
 8001dfc:	2000      	movs	r0, #0
}
 8001dfe:	4770      	bx	lr
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001e00:	4a13      	ldr	r2, [pc, #76]	@ (8001e50 <HAL_RCC_GetSysClockFreq+0x98>)
 8001e02:	6812      	ldr	r2, [r2, #0]
 8001e04:	f3c2 1203 	ubfx	r2, r2, #4, #4
 8001e08:	e7f2      	b.n	8001df0 <HAL_RCC_GetSysClockFreq+0x38>
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001e0a:	4b11      	ldr	r3, [pc, #68]	@ (8001e50 <HAL_RCC_GetSysClockFreq+0x98>)
 8001e0c:	68db      	ldr	r3, [r3, #12]
 8001e0e:	f003 0303 	and.w	r3, r3, #3
    switch (pllsource)
 8001e12:	2b02      	cmp	r3, #2
 8001e14:	d016      	beq.n	8001e44 <HAL_RCC_GetSysClockFreq+0x8c>
 8001e16:	2b03      	cmp	r3, #3
 8001e18:	d100      	bne.n	8001e1c <HAL_RCC_GetSysClockFreq+0x64>
      pllvco = HSE_VALUE;
 8001e1a:	480f      	ldr	r0, [pc, #60]	@ (8001e58 <HAL_RCC_GetSysClockFreq+0xa0>)
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001e1c:	490c      	ldr	r1, [pc, #48]	@ (8001e50 <HAL_RCC_GetSysClockFreq+0x98>)
 8001e1e:	68ca      	ldr	r2, [r1, #12]
 8001e20:	f3c2 1202 	ubfx	r2, r2, #4, #3
 8001e24:	3201      	adds	r2, #1
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001e26:	68cb      	ldr	r3, [r1, #12]
 8001e28:	f3c3 2306 	ubfx	r3, r3, #8, #7
 8001e2c:	fb00 f303 	mul.w	r3, r0, r3
 8001e30:	fbb3 f3f2 	udiv	r3, r3, r2
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001e34:	68c8      	ldr	r0, [r1, #12]
 8001e36:	f3c0 6041 	ubfx	r0, r0, #25, #2
 8001e3a:	3001      	adds	r0, #1
 8001e3c:	0040      	lsls	r0, r0, #1
    sysclockfreq = pllvco / pllr;
 8001e3e:	fbb3 f0f0 	udiv	r0, r3, r0
 8001e42:	4770      	bx	lr
    switch (pllsource)
 8001e44:	4805      	ldr	r0, [pc, #20]	@ (8001e5c <HAL_RCC_GetSysClockFreq+0xa4>)
 8001e46:	e7e9      	b.n	8001e1c <HAL_RCC_GetSysClockFreq+0x64>
    sysclockfreq = HSI_VALUE;
 8001e48:	4804      	ldr	r0, [pc, #16]	@ (8001e5c <HAL_RCC_GetSysClockFreq+0xa4>)
 8001e4a:	4770      	bx	lr
    sysclockfreq = HSE_VALUE;
 8001e4c:	4802      	ldr	r0, [pc, #8]	@ (8001e58 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001e4e:	4770      	bx	lr
 8001e50:	40021000 	.word	0x40021000
 8001e54:	08002788 	.word	0x08002788
 8001e58:	007a1200 	.word	0x007a1200
 8001e5c:	00f42400 	.word	0x00f42400

08001e60 <HAL_RCC_OscConfig>:
  if(RCC_OscInitStruct == NULL)
 8001e60:	2800      	cmp	r0, #0
 8001e62:	f000 831c 	beq.w	800249e <HAL_RCC_OscConfig+0x63e>
{
 8001e66:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001e68:	b083      	sub	sp, #12
 8001e6a:	4604      	mov	r4, r0
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001e6c:	4b96      	ldr	r3, [pc, #600]	@ (80020c8 <HAL_RCC_OscConfig+0x268>)
 8001e6e:	689d      	ldr	r5, [r3, #8]
 8001e70:	f005 050c 	and.w	r5, r5, #12
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001e74:	68de      	ldr	r6, [r3, #12]
 8001e76:	f006 0603 	and.w	r6, r6, #3
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001e7a:	6803      	ldr	r3, [r0, #0]
 8001e7c:	f013 0f10 	tst.w	r3, #16
 8001e80:	d05a      	beq.n	8001f38 <HAL_RCC_OscConfig+0xd8>
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001e82:	b1e5      	cbz	r5, 8001ebe <HAL_RCC_OscConfig+0x5e>
 8001e84:	2d0c      	cmp	r5, #12
 8001e86:	d018      	beq.n	8001eba <HAL_RCC_OscConfig+0x5a>
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001e88:	69a3      	ldr	r3, [r4, #24]
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	f000 80bb 	beq.w	8002006 <HAL_RCC_OscConfig+0x1a6>
        __HAL_RCC_MSI_ENABLE();
 8001e90:	4a8d      	ldr	r2, [pc, #564]	@ (80020c8 <HAL_RCC_OscConfig+0x268>)
 8001e92:	6813      	ldr	r3, [r2, #0]
 8001e94:	f043 0301 	orr.w	r3, r3, #1
 8001e98:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8001e9a:	f7fe fe95 	bl	8000bc8 <HAL_GetTick>
 8001e9e:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001ea0:	4b89      	ldr	r3, [pc, #548]	@ (80020c8 <HAL_RCC_OscConfig+0x268>)
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	f013 0f02 	tst.w	r3, #2
 8001ea8:	f040 809a 	bne.w	8001fe0 <HAL_RCC_OscConfig+0x180>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001eac:	f7fe fe8c 	bl	8000bc8 <HAL_GetTick>
 8001eb0:	1bc0      	subs	r0, r0, r7
 8001eb2:	2802      	cmp	r0, #2
 8001eb4:	d9f4      	bls.n	8001ea0 <HAL_RCC_OscConfig+0x40>
            return HAL_TIMEOUT;
 8001eb6:	2003      	movs	r0, #3
 8001eb8:	e2fc      	b.n	80024b4 <HAL_RCC_OscConfig+0x654>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001eba:	2e01      	cmp	r6, #1
 8001ebc:	d1e4      	bne.n	8001e88 <HAL_RCC_OscConfig+0x28>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001ebe:	4b82      	ldr	r3, [pc, #520]	@ (80020c8 <HAL_RCC_OscConfig+0x268>)
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	f013 0f02 	tst.w	r3, #2
 8001ec6:	d003      	beq.n	8001ed0 <HAL_RCC_OscConfig+0x70>
 8001ec8:	69a3      	ldr	r3, [r4, #24]
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	f000 82e9 	beq.w	80024a2 <HAL_RCC_OscConfig+0x642>
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001ed0:	6a20      	ldr	r0, [r4, #32]
 8001ed2:	4b7d      	ldr	r3, [pc, #500]	@ (80020c8 <HAL_RCC_OscConfig+0x268>)
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	f013 0f08 	tst.w	r3, #8
 8001eda:	d05b      	beq.n	8001f94 <HAL_RCC_OscConfig+0x134>
 8001edc:	4b7a      	ldr	r3, [pc, #488]	@ (80020c8 <HAL_RCC_OscConfig+0x268>)
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001ee4:	4298      	cmp	r0, r3
 8001ee6:	d85c      	bhi.n	8001fa2 <HAL_RCC_OscConfig+0x142>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001ee8:	4b77      	ldr	r3, [pc, #476]	@ (80020c8 <HAL_RCC_OscConfig+0x268>)
 8001eea:	681a      	ldr	r2, [r3, #0]
 8001eec:	f042 0208 	orr.w	r2, r2, #8
 8001ef0:	601a      	str	r2, [r3, #0]
 8001ef2:	681a      	ldr	r2, [r3, #0]
 8001ef4:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
 8001ef8:	6a21      	ldr	r1, [r4, #32]
 8001efa:	430a      	orrs	r2, r1
 8001efc:	601a      	str	r2, [r3, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001efe:	685a      	ldr	r2, [r3, #4]
 8001f00:	f422 427f 	bic.w	r2, r2, #65280	@ 0xff00
 8001f04:	69e1      	ldr	r1, [r4, #28]
 8001f06:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8001f0a:	605a      	str	r2, [r3, #4]
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001f0c:	2d00      	cmp	r5, #0
 8001f0e:	d060      	beq.n	8001fd2 <HAL_RCC_OscConfig+0x172>
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001f10:	f7ff ff52 	bl	8001db8 <HAL_RCC_GetSysClockFreq>
 8001f14:	4b6c      	ldr	r3, [pc, #432]	@ (80020c8 <HAL_RCC_OscConfig+0x268>)
 8001f16:	689b      	ldr	r3, [r3, #8]
 8001f18:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8001f1c:	4a6b      	ldr	r2, [pc, #428]	@ (80020cc <HAL_RCC_OscConfig+0x26c>)
 8001f1e:	5cd3      	ldrb	r3, [r2, r3]
 8001f20:	f003 031f 	and.w	r3, r3, #31
 8001f24:	40d8      	lsrs	r0, r3
 8001f26:	4b6a      	ldr	r3, [pc, #424]	@ (80020d0 <HAL_RCC_OscConfig+0x270>)
 8001f28:	6018      	str	r0, [r3, #0]
        status = HAL_InitTick(uwTickPrio);
 8001f2a:	4b6a      	ldr	r3, [pc, #424]	@ (80020d4 <HAL_RCC_OscConfig+0x274>)
 8001f2c:	6818      	ldr	r0, [r3, #0]
 8001f2e:	f7fe fe07 	bl	8000b40 <HAL_InitTick>
        if(status != HAL_OK)
 8001f32:	2800      	cmp	r0, #0
 8001f34:	f040 82be 	bne.w	80024b4 <HAL_RCC_OscConfig+0x654>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001f38:	6823      	ldr	r3, [r4, #0]
 8001f3a:	f013 0f01 	tst.w	r3, #1
 8001f3e:	f000 8081 	beq.w	8002044 <HAL_RCC_OscConfig+0x1e4>
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001f42:	2d08      	cmp	r5, #8
 8001f44:	d075      	beq.n	8002032 <HAL_RCC_OscConfig+0x1d2>
 8001f46:	2d0c      	cmp	r5, #12
 8001f48:	d071      	beq.n	800202e <HAL_RCC_OscConfig+0x1ce>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001f4a:	6863      	ldr	r3, [r4, #4]
 8001f4c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001f50:	f000 8097 	beq.w	8002082 <HAL_RCC_OscConfig+0x222>
 8001f54:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001f58:	f000 8099 	beq.w	800208e <HAL_RCC_OscConfig+0x22e>
 8001f5c:	4b5a      	ldr	r3, [pc, #360]	@ (80020c8 <HAL_RCC_OscConfig+0x268>)
 8001f5e:	681a      	ldr	r2, [r3, #0]
 8001f60:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8001f64:	601a      	str	r2, [r3, #0]
 8001f66:	681a      	ldr	r2, [r3, #0]
 8001f68:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8001f6c:	601a      	str	r2, [r3, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001f6e:	6863      	ldr	r3, [r4, #4]
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	f000 8099 	beq.w	80020a8 <HAL_RCC_OscConfig+0x248>
        tickstart = HAL_GetTick();
 8001f76:	f7fe fe27 	bl	8000bc8 <HAL_GetTick>
 8001f7a:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001f7c:	4b52      	ldr	r3, [pc, #328]	@ (80020c8 <HAL_RCC_OscConfig+0x268>)
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8001f84:	d15e      	bne.n	8002044 <HAL_RCC_OscConfig+0x1e4>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f86:	f7fe fe1f 	bl	8000bc8 <HAL_GetTick>
 8001f8a:	1bc0      	subs	r0, r0, r7
 8001f8c:	2864      	cmp	r0, #100	@ 0x64
 8001f8e:	d9f5      	bls.n	8001f7c <HAL_RCC_OscConfig+0x11c>
            return HAL_TIMEOUT;
 8001f90:	2003      	movs	r0, #3
 8001f92:	e28f      	b.n	80024b4 <HAL_RCC_OscConfig+0x654>
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001f94:	4b4c      	ldr	r3, [pc, #304]	@ (80020c8 <HAL_RCC_OscConfig+0x268>)
 8001f96:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001f9a:	091b      	lsrs	r3, r3, #4
 8001f9c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001fa0:	e7a0      	b.n	8001ee4 <HAL_RCC_OscConfig+0x84>
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001fa2:	f7ff fec1 	bl	8001d28 <RCC_SetFlashLatencyFromMSIRange>
 8001fa6:	2800      	cmp	r0, #0
 8001fa8:	f040 827d 	bne.w	80024a6 <HAL_RCC_OscConfig+0x646>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001fac:	4b46      	ldr	r3, [pc, #280]	@ (80020c8 <HAL_RCC_OscConfig+0x268>)
 8001fae:	681a      	ldr	r2, [r3, #0]
 8001fb0:	f042 0208 	orr.w	r2, r2, #8
 8001fb4:	601a      	str	r2, [r3, #0]
 8001fb6:	681a      	ldr	r2, [r3, #0]
 8001fb8:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
 8001fbc:	6a21      	ldr	r1, [r4, #32]
 8001fbe:	430a      	orrs	r2, r1
 8001fc0:	601a      	str	r2, [r3, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001fc2:	685a      	ldr	r2, [r3, #4]
 8001fc4:	f422 427f 	bic.w	r2, r2, #65280	@ 0xff00
 8001fc8:	69e1      	ldr	r1, [r4, #28]
 8001fca:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8001fce:	605a      	str	r2, [r3, #4]
 8001fd0:	e79e      	b.n	8001f10 <HAL_RCC_OscConfig+0xb0>
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001fd2:	6a20      	ldr	r0, [r4, #32]
 8001fd4:	f7ff fea8 	bl	8001d28 <RCC_SetFlashLatencyFromMSIRange>
 8001fd8:	2800      	cmp	r0, #0
 8001fda:	d099      	beq.n	8001f10 <HAL_RCC_OscConfig+0xb0>
              return HAL_ERROR;
 8001fdc:	2001      	movs	r0, #1
 8001fde:	e269      	b.n	80024b4 <HAL_RCC_OscConfig+0x654>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001fe0:	4b39      	ldr	r3, [pc, #228]	@ (80020c8 <HAL_RCC_OscConfig+0x268>)
 8001fe2:	681a      	ldr	r2, [r3, #0]
 8001fe4:	f042 0208 	orr.w	r2, r2, #8
 8001fe8:	601a      	str	r2, [r3, #0]
 8001fea:	681a      	ldr	r2, [r3, #0]
 8001fec:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
 8001ff0:	6a21      	ldr	r1, [r4, #32]
 8001ff2:	430a      	orrs	r2, r1
 8001ff4:	601a      	str	r2, [r3, #0]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001ff6:	685a      	ldr	r2, [r3, #4]
 8001ff8:	f422 427f 	bic.w	r2, r2, #65280	@ 0xff00
 8001ffc:	69e1      	ldr	r1, [r4, #28]
 8001ffe:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8002002:	605a      	str	r2, [r3, #4]
 8002004:	e798      	b.n	8001f38 <HAL_RCC_OscConfig+0xd8>
        __HAL_RCC_MSI_DISABLE();
 8002006:	4a30      	ldr	r2, [pc, #192]	@ (80020c8 <HAL_RCC_OscConfig+0x268>)
 8002008:	6813      	ldr	r3, [r2, #0]
 800200a:	f023 0301 	bic.w	r3, r3, #1
 800200e:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8002010:	f7fe fdda 	bl	8000bc8 <HAL_GetTick>
 8002014:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002016:	4b2c      	ldr	r3, [pc, #176]	@ (80020c8 <HAL_RCC_OscConfig+0x268>)
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	f013 0f02 	tst.w	r3, #2
 800201e:	d08b      	beq.n	8001f38 <HAL_RCC_OscConfig+0xd8>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002020:	f7fe fdd2 	bl	8000bc8 <HAL_GetTick>
 8002024:	1bc0      	subs	r0, r0, r7
 8002026:	2802      	cmp	r0, #2
 8002028:	d9f5      	bls.n	8002016 <HAL_RCC_OscConfig+0x1b6>
            return HAL_TIMEOUT;
 800202a:	2003      	movs	r0, #3
 800202c:	e242      	b.n	80024b4 <HAL_RCC_OscConfig+0x654>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800202e:	2e03      	cmp	r6, #3
 8002030:	d18b      	bne.n	8001f4a <HAL_RCC_OscConfig+0xea>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002032:	4b25      	ldr	r3, [pc, #148]	@ (80020c8 <HAL_RCC_OscConfig+0x268>)
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 800203a:	d003      	beq.n	8002044 <HAL_RCC_OscConfig+0x1e4>
 800203c:	6863      	ldr	r3, [r4, #4]
 800203e:	2b00      	cmp	r3, #0
 8002040:	f000 8233 	beq.w	80024aa <HAL_RCC_OscConfig+0x64a>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002044:	6823      	ldr	r3, [r4, #0]
 8002046:	f013 0f02 	tst.w	r3, #2
 800204a:	d058      	beq.n	80020fe <HAL_RCC_OscConfig+0x29e>
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800204c:	2d04      	cmp	r5, #4
 800204e:	d045      	beq.n	80020dc <HAL_RCC_OscConfig+0x27c>
 8002050:	2d0c      	cmp	r5, #12
 8002052:	d041      	beq.n	80020d8 <HAL_RCC_OscConfig+0x278>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002054:	68e3      	ldr	r3, [r4, #12]
 8002056:	2b00      	cmp	r3, #0
 8002058:	d077      	beq.n	800214a <HAL_RCC_OscConfig+0x2ea>
        __HAL_RCC_HSI_ENABLE();
 800205a:	4a1b      	ldr	r2, [pc, #108]	@ (80020c8 <HAL_RCC_OscConfig+0x268>)
 800205c:	6813      	ldr	r3, [r2, #0]
 800205e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002062:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8002064:	f7fe fdb0 	bl	8000bc8 <HAL_GetTick>
 8002068:	4606      	mov	r6, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800206a:	4b17      	ldr	r3, [pc, #92]	@ (80020c8 <HAL_RCC_OscConfig+0x268>)
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 8002072:	d161      	bne.n	8002138 <HAL_RCC_OscConfig+0x2d8>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002074:	f7fe fda8 	bl	8000bc8 <HAL_GetTick>
 8002078:	1b80      	subs	r0, r0, r6
 800207a:	2802      	cmp	r0, #2
 800207c:	d9f5      	bls.n	800206a <HAL_RCC_OscConfig+0x20a>
            return HAL_TIMEOUT;
 800207e:	2003      	movs	r0, #3
 8002080:	e218      	b.n	80024b4 <HAL_RCC_OscConfig+0x654>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002082:	4a11      	ldr	r2, [pc, #68]	@ (80020c8 <HAL_RCC_OscConfig+0x268>)
 8002084:	6813      	ldr	r3, [r2, #0]
 8002086:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800208a:	6013      	str	r3, [r2, #0]
 800208c:	e76f      	b.n	8001f6e <HAL_RCC_OscConfig+0x10e>
 800208e:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002092:	f5a3 333c 	sub.w	r3, r3, #192512	@ 0x2f000
 8002096:	681a      	ldr	r2, [r3, #0]
 8002098:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 800209c:	601a      	str	r2, [r3, #0]
 800209e:	681a      	ldr	r2, [r3, #0]
 80020a0:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80020a4:	601a      	str	r2, [r3, #0]
 80020a6:	e762      	b.n	8001f6e <HAL_RCC_OscConfig+0x10e>
        tickstart = HAL_GetTick();
 80020a8:	f7fe fd8e 	bl	8000bc8 <HAL_GetTick>
 80020ac:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80020ae:	4b06      	ldr	r3, [pc, #24]	@ (80020c8 <HAL_RCC_OscConfig+0x268>)
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 80020b6:	d0c5      	beq.n	8002044 <HAL_RCC_OscConfig+0x1e4>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80020b8:	f7fe fd86 	bl	8000bc8 <HAL_GetTick>
 80020bc:	1bc0      	subs	r0, r0, r7
 80020be:	2864      	cmp	r0, #100	@ 0x64
 80020c0:	d9f5      	bls.n	80020ae <HAL_RCC_OscConfig+0x24e>
            return HAL_TIMEOUT;
 80020c2:	2003      	movs	r0, #3
 80020c4:	e1f6      	b.n	80024b4 <HAL_RCC_OscConfig+0x654>
 80020c6:	bf00      	nop
 80020c8:	40021000 	.word	0x40021000
 80020cc:	080027b8 	.word	0x080027b8
 80020d0:	20000028 	.word	0x20000028
 80020d4:	20000004 	.word	0x20000004
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80020d8:	2e02      	cmp	r6, #2
 80020da:	d1bb      	bne.n	8002054 <HAL_RCC_OscConfig+0x1f4>
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80020dc:	4ba4      	ldr	r3, [pc, #656]	@ (8002370 <HAL_RCC_OscConfig+0x510>)
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 80020e4:	d003      	beq.n	80020ee <HAL_RCC_OscConfig+0x28e>
 80020e6:	68e3      	ldr	r3, [r4, #12]
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	f000 81e0 	beq.w	80024ae <HAL_RCC_OscConfig+0x64e>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80020ee:	4aa0      	ldr	r2, [pc, #640]	@ (8002370 <HAL_RCC_OscConfig+0x510>)
 80020f0:	6853      	ldr	r3, [r2, #4]
 80020f2:	f023 53f8 	bic.w	r3, r3, #520093696	@ 0x1f000000
 80020f6:	6921      	ldr	r1, [r4, #16]
 80020f8:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 80020fc:	6053      	str	r3, [r2, #4]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80020fe:	6823      	ldr	r3, [r4, #0]
 8002100:	f013 0f08 	tst.w	r3, #8
 8002104:	d04c      	beq.n	80021a0 <HAL_RCC_OscConfig+0x340>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002106:	6963      	ldr	r3, [r4, #20]
 8002108:	b39b      	cbz	r3, 8002172 <HAL_RCC_OscConfig+0x312>
      __HAL_RCC_LSI_ENABLE();
 800210a:	4a99      	ldr	r2, [pc, #612]	@ (8002370 <HAL_RCC_OscConfig+0x510>)
 800210c:	f8d2 3094 	ldr.w	r3, [r2, #148]	@ 0x94
 8002110:	f043 0301 	orr.w	r3, r3, #1
 8002114:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      tickstart = HAL_GetTick();
 8002118:	f7fe fd56 	bl	8000bc8 <HAL_GetTick>
 800211c:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800211e:	4b94      	ldr	r3, [pc, #592]	@ (8002370 <HAL_RCC_OscConfig+0x510>)
 8002120:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002124:	f013 0f02 	tst.w	r3, #2
 8002128:	d13a      	bne.n	80021a0 <HAL_RCC_OscConfig+0x340>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800212a:	f7fe fd4d 	bl	8000bc8 <HAL_GetTick>
 800212e:	1b80      	subs	r0, r0, r6
 8002130:	2802      	cmp	r0, #2
 8002132:	d9f4      	bls.n	800211e <HAL_RCC_OscConfig+0x2be>
          return HAL_TIMEOUT;
 8002134:	2003      	movs	r0, #3
 8002136:	e1bd      	b.n	80024b4 <HAL_RCC_OscConfig+0x654>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002138:	4a8d      	ldr	r2, [pc, #564]	@ (8002370 <HAL_RCC_OscConfig+0x510>)
 800213a:	6853      	ldr	r3, [r2, #4]
 800213c:	f023 53f8 	bic.w	r3, r3, #520093696	@ 0x1f000000
 8002140:	6921      	ldr	r1, [r4, #16]
 8002142:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8002146:	6053      	str	r3, [r2, #4]
 8002148:	e7d9      	b.n	80020fe <HAL_RCC_OscConfig+0x29e>
        __HAL_RCC_HSI_DISABLE();
 800214a:	4a89      	ldr	r2, [pc, #548]	@ (8002370 <HAL_RCC_OscConfig+0x510>)
 800214c:	6813      	ldr	r3, [r2, #0]
 800214e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002152:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8002154:	f7fe fd38 	bl	8000bc8 <HAL_GetTick>
 8002158:	4606      	mov	r6, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800215a:	4b85      	ldr	r3, [pc, #532]	@ (8002370 <HAL_RCC_OscConfig+0x510>)
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 8002162:	d0cc      	beq.n	80020fe <HAL_RCC_OscConfig+0x29e>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002164:	f7fe fd30 	bl	8000bc8 <HAL_GetTick>
 8002168:	1b80      	subs	r0, r0, r6
 800216a:	2802      	cmp	r0, #2
 800216c:	d9f5      	bls.n	800215a <HAL_RCC_OscConfig+0x2fa>
            return HAL_TIMEOUT;
 800216e:	2003      	movs	r0, #3
 8002170:	e1a0      	b.n	80024b4 <HAL_RCC_OscConfig+0x654>
      __HAL_RCC_LSI_DISABLE();
 8002172:	4a7f      	ldr	r2, [pc, #508]	@ (8002370 <HAL_RCC_OscConfig+0x510>)
 8002174:	f8d2 3094 	ldr.w	r3, [r2, #148]	@ 0x94
 8002178:	f023 0301 	bic.w	r3, r3, #1
 800217c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      tickstart = HAL_GetTick();
 8002180:	f7fe fd22 	bl	8000bc8 <HAL_GetTick>
 8002184:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002186:	4b7a      	ldr	r3, [pc, #488]	@ (8002370 <HAL_RCC_OscConfig+0x510>)
 8002188:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800218c:	f013 0f02 	tst.w	r3, #2
 8002190:	d006      	beq.n	80021a0 <HAL_RCC_OscConfig+0x340>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002192:	f7fe fd19 	bl	8000bc8 <HAL_GetTick>
 8002196:	1b80      	subs	r0, r0, r6
 8002198:	2802      	cmp	r0, #2
 800219a:	d9f4      	bls.n	8002186 <HAL_RCC_OscConfig+0x326>
          return HAL_TIMEOUT;
 800219c:	2003      	movs	r0, #3
 800219e:	e189      	b.n	80024b4 <HAL_RCC_OscConfig+0x654>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80021a0:	6823      	ldr	r3, [r4, #0]
 80021a2:	f013 0f04 	tst.w	r3, #4
 80021a6:	d07a      	beq.n	800229e <HAL_RCC_OscConfig+0x43e>
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80021a8:	4b71      	ldr	r3, [pc, #452]	@ (8002370 <HAL_RCC_OscConfig+0x510>)
 80021aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021ac:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 80021b0:	d136      	bne.n	8002220 <HAL_RCC_OscConfig+0x3c0>
      __HAL_RCC_PWR_CLK_ENABLE();
 80021b2:	4b6f      	ldr	r3, [pc, #444]	@ (8002370 <HAL_RCC_OscConfig+0x510>)
 80021b4:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80021b6:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 80021ba:	659a      	str	r2, [r3, #88]	@ 0x58
 80021bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021be:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80021c2:	9301      	str	r3, [sp, #4]
 80021c4:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80021c6:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80021c8:	4b6a      	ldr	r3, [pc, #424]	@ (8002374 <HAL_RCC_OscConfig+0x514>)
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	f413 7f80 	tst.w	r3, #256	@ 0x100
 80021d0:	d028      	beq.n	8002224 <HAL_RCC_OscConfig+0x3c4>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80021d2:	68a3      	ldr	r3, [r4, #8]
 80021d4:	2b01      	cmp	r3, #1
 80021d6:	d039      	beq.n	800224c <HAL_RCC_OscConfig+0x3ec>
 80021d8:	2b05      	cmp	r3, #5
 80021da:	d03f      	beq.n	800225c <HAL_RCC_OscConfig+0x3fc>
 80021dc:	4b64      	ldr	r3, [pc, #400]	@ (8002370 <HAL_RCC_OscConfig+0x510>)
 80021de:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 80021e2:	f022 0201 	bic.w	r2, r2, #1
 80021e6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
 80021ea:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 80021ee:	f022 0204 	bic.w	r2, r2, #4
 80021f2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80021f6:	68a3      	ldr	r3, [r4, #8]
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d03d      	beq.n	8002278 <HAL_RCC_OscConfig+0x418>
      tickstart = HAL_GetTick();
 80021fc:	f7fe fce4 	bl	8000bc8 <HAL_GetTick>
 8002200:	4607      	mov	r7, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002202:	4b5b      	ldr	r3, [pc, #364]	@ (8002370 <HAL_RCC_OscConfig+0x510>)
 8002204:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002208:	f013 0f02 	tst.w	r3, #2
 800220c:	d146      	bne.n	800229c <HAL_RCC_OscConfig+0x43c>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800220e:	f7fe fcdb 	bl	8000bc8 <HAL_GetTick>
 8002212:	1bc0      	subs	r0, r0, r7
 8002214:	f241 3388 	movw	r3, #5000	@ 0x1388
 8002218:	4298      	cmp	r0, r3
 800221a:	d9f2      	bls.n	8002202 <HAL_RCC_OscConfig+0x3a2>
          return HAL_TIMEOUT;
 800221c:	2003      	movs	r0, #3
 800221e:	e149      	b.n	80024b4 <HAL_RCC_OscConfig+0x654>
    FlagStatus       pwrclkchanged = RESET;
 8002220:	2600      	movs	r6, #0
 8002222:	e7d1      	b.n	80021c8 <HAL_RCC_OscConfig+0x368>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002224:	4a53      	ldr	r2, [pc, #332]	@ (8002374 <HAL_RCC_OscConfig+0x514>)
 8002226:	6813      	ldr	r3, [r2, #0]
 8002228:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800222c:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 800222e:	f7fe fccb 	bl	8000bc8 <HAL_GetTick>
 8002232:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002234:	4b4f      	ldr	r3, [pc, #316]	@ (8002374 <HAL_RCC_OscConfig+0x514>)
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	f413 7f80 	tst.w	r3, #256	@ 0x100
 800223c:	d1c9      	bne.n	80021d2 <HAL_RCC_OscConfig+0x372>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800223e:	f7fe fcc3 	bl	8000bc8 <HAL_GetTick>
 8002242:	1bc0      	subs	r0, r0, r7
 8002244:	2802      	cmp	r0, #2
 8002246:	d9f5      	bls.n	8002234 <HAL_RCC_OscConfig+0x3d4>
          return HAL_TIMEOUT;
 8002248:	2003      	movs	r0, #3
 800224a:	e133      	b.n	80024b4 <HAL_RCC_OscConfig+0x654>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800224c:	4a48      	ldr	r2, [pc, #288]	@ (8002370 <HAL_RCC_OscConfig+0x510>)
 800224e:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 8002252:	f043 0301 	orr.w	r3, r3, #1
 8002256:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800225a:	e7cc      	b.n	80021f6 <HAL_RCC_OscConfig+0x396>
 800225c:	4b44      	ldr	r3, [pc, #272]	@ (8002370 <HAL_RCC_OscConfig+0x510>)
 800225e:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8002262:	f042 0204 	orr.w	r2, r2, #4
 8002266:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
 800226a:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 800226e:	f042 0201 	orr.w	r2, r2, #1
 8002272:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
 8002276:	e7be      	b.n	80021f6 <HAL_RCC_OscConfig+0x396>
      tickstart = HAL_GetTick();
 8002278:	f7fe fca6 	bl	8000bc8 <HAL_GetTick>
 800227c:	4607      	mov	r7, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800227e:	4b3c      	ldr	r3, [pc, #240]	@ (8002370 <HAL_RCC_OscConfig+0x510>)
 8002280:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002284:	f013 0f02 	tst.w	r3, #2
 8002288:	d008      	beq.n	800229c <HAL_RCC_OscConfig+0x43c>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800228a:	f7fe fc9d 	bl	8000bc8 <HAL_GetTick>
 800228e:	1bc0      	subs	r0, r0, r7
 8002290:	f241 3388 	movw	r3, #5000	@ 0x1388
 8002294:	4298      	cmp	r0, r3
 8002296:	d9f2      	bls.n	800227e <HAL_RCC_OscConfig+0x41e>
          return HAL_TIMEOUT;
 8002298:	2003      	movs	r0, #3
 800229a:	e10b      	b.n	80024b4 <HAL_RCC_OscConfig+0x654>
    if(pwrclkchanged == SET)
 800229c:	b9e6      	cbnz	r6, 80022d8 <HAL_RCC_OscConfig+0x478>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800229e:	6823      	ldr	r3, [r4, #0]
 80022a0:	f013 0f20 	tst.w	r3, #32
 80022a4:	d035      	beq.n	8002312 <HAL_RCC_OscConfig+0x4b2>
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80022a6:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80022a8:	b1e3      	cbz	r3, 80022e4 <HAL_RCC_OscConfig+0x484>
      __HAL_RCC_HSI48_ENABLE();
 80022aa:	4a31      	ldr	r2, [pc, #196]	@ (8002370 <HAL_RCC_OscConfig+0x510>)
 80022ac:	f8d2 3098 	ldr.w	r3, [r2, #152]	@ 0x98
 80022b0:	f043 0301 	orr.w	r3, r3, #1
 80022b4:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
      tickstart = HAL_GetTick();
 80022b8:	f7fe fc86 	bl	8000bc8 <HAL_GetTick>
 80022bc:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80022be:	4b2c      	ldr	r3, [pc, #176]	@ (8002370 <HAL_RCC_OscConfig+0x510>)
 80022c0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80022c4:	f013 0f02 	tst.w	r3, #2
 80022c8:	d123      	bne.n	8002312 <HAL_RCC_OscConfig+0x4b2>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80022ca:	f7fe fc7d 	bl	8000bc8 <HAL_GetTick>
 80022ce:	1b80      	subs	r0, r0, r6
 80022d0:	2802      	cmp	r0, #2
 80022d2:	d9f4      	bls.n	80022be <HAL_RCC_OscConfig+0x45e>
          return HAL_TIMEOUT;
 80022d4:	2003      	movs	r0, #3
 80022d6:	e0ed      	b.n	80024b4 <HAL_RCC_OscConfig+0x654>
      __HAL_RCC_PWR_CLK_DISABLE();
 80022d8:	4a25      	ldr	r2, [pc, #148]	@ (8002370 <HAL_RCC_OscConfig+0x510>)
 80022da:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 80022dc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80022e0:	6593      	str	r3, [r2, #88]	@ 0x58
 80022e2:	e7dc      	b.n	800229e <HAL_RCC_OscConfig+0x43e>
      __HAL_RCC_HSI48_DISABLE();
 80022e4:	4a22      	ldr	r2, [pc, #136]	@ (8002370 <HAL_RCC_OscConfig+0x510>)
 80022e6:	f8d2 3098 	ldr.w	r3, [r2, #152]	@ 0x98
 80022ea:	f023 0301 	bic.w	r3, r3, #1
 80022ee:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
      tickstart = HAL_GetTick();
 80022f2:	f7fe fc69 	bl	8000bc8 <HAL_GetTick>
 80022f6:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80022f8:	4b1d      	ldr	r3, [pc, #116]	@ (8002370 <HAL_RCC_OscConfig+0x510>)
 80022fa:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80022fe:	f013 0f02 	tst.w	r3, #2
 8002302:	d006      	beq.n	8002312 <HAL_RCC_OscConfig+0x4b2>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002304:	f7fe fc60 	bl	8000bc8 <HAL_GetTick>
 8002308:	1b80      	subs	r0, r0, r6
 800230a:	2802      	cmp	r0, #2
 800230c:	d9f4      	bls.n	80022f8 <HAL_RCC_OscConfig+0x498>
          return HAL_TIMEOUT;
 800230e:	2003      	movs	r0, #3
 8002310:	e0d0      	b.n	80024b4 <HAL_RCC_OscConfig+0x654>
  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002312:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8002314:	2b00      	cmp	r3, #0
 8002316:	f000 80cc 	beq.w	80024b2 <HAL_RCC_OscConfig+0x652>
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800231a:	2b02      	cmp	r3, #2
 800231c:	d017      	beq.n	800234e <HAL_RCC_OscConfig+0x4ee>
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800231e:	2d0c      	cmp	r5, #12
 8002320:	f000 80cc 	beq.w	80024bc <HAL_RCC_OscConfig+0x65c>
        __HAL_RCC_PLL_DISABLE();
 8002324:	4a12      	ldr	r2, [pc, #72]	@ (8002370 <HAL_RCC_OscConfig+0x510>)
 8002326:	6813      	ldr	r3, [r2, #0]
 8002328:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800232c:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 800232e:	f7fe fc4b 	bl	8000bc8 <HAL_GetTick>
 8002332:	4604      	mov	r4, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002334:	4b0e      	ldr	r3, [pc, #56]	@ (8002370 <HAL_RCC_OscConfig+0x510>)
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 800233c:	f000 80a8 	beq.w	8002490 <HAL_RCC_OscConfig+0x630>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002340:	f7fe fc42 	bl	8000bc8 <HAL_GetTick>
 8002344:	1b00      	subs	r0, r0, r4
 8002346:	2802      	cmp	r0, #2
 8002348:	d9f4      	bls.n	8002334 <HAL_RCC_OscConfig+0x4d4>
            return HAL_TIMEOUT;
 800234a:	2003      	movs	r0, #3
 800234c:	e0b2      	b.n	80024b4 <HAL_RCC_OscConfig+0x654>
      pll_config = RCC->PLLCFGR;
 800234e:	4b08      	ldr	r3, [pc, #32]	@ (8002370 <HAL_RCC_OscConfig+0x510>)
 8002350:	68db      	ldr	r3, [r3, #12]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002352:	f003 0103 	and.w	r1, r3, #3
 8002356:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8002358:	4291      	cmp	r1, r2
 800235a:	d00d      	beq.n	8002378 <HAL_RCC_OscConfig+0x518>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800235c:	2d0c      	cmp	r5, #12
 800235e:	f000 80ab 	beq.w	80024b8 <HAL_RCC_OscConfig+0x658>
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002362:	4b03      	ldr	r3, [pc, #12]	@ (8002370 <HAL_RCC_OscConfig+0x510>)
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	f013 6f80 	tst.w	r3, #67108864	@ 0x4000000
 800236a:	d02f      	beq.n	80023cc <HAL_RCC_OscConfig+0x56c>
            return HAL_ERROR;
 800236c:	2001      	movs	r0, #1
 800236e:	e0a1      	b.n	80024b4 <HAL_RCC_OscConfig+0x654>
 8002370:	40021000 	.word	0x40021000
 8002374:	40007000 	.word	0x40007000
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002378:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800237c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800237e:	3901      	subs	r1, #1
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002380:	ebb2 1f01 	cmp.w	r2, r1, lsl #4
 8002384:	d1ea      	bne.n	800235c <HAL_RCC_OscConfig+0x4fc>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002386:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800238a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800238c:	ebb2 2f01 	cmp.w	r2, r1, lsl #8
 8002390:	d1e4      	bne.n	800235c <HAL_RCC_OscConfig+0x4fc>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002392:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8002396:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002398:	ebb2 6fc1 	cmp.w	r2, r1, lsl #27
 800239c:	d1de      	bne.n	800235c <HAL_RCC_OscConfig+0x4fc>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800239e:	f403 01c0 	and.w	r1, r3, #6291456	@ 0x600000
 80023a2:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 80023a4:	0852      	lsrs	r2, r2, #1
 80023a6:	3a01      	subs	r2, #1
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80023a8:	ebb1 5f42 	cmp.w	r1, r2, lsl #21
 80023ac:	d1d6      	bne.n	800235c <HAL_RCC_OscConfig+0x4fc>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80023ae:	f003 63c0 	and.w	r3, r3, #100663296	@ 0x6000000
 80023b2:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 80023b4:	0852      	lsrs	r2, r2, #1
 80023b6:	3a01      	subs	r2, #1
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80023b8:	ebb3 6f42 	cmp.w	r3, r2, lsl #25
 80023bc:	d1ce      	bne.n	800235c <HAL_RCC_OscConfig+0x4fc>
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80023be:	4b40      	ldr	r3, [pc, #256]	@ (80024c0 <HAL_RCC_OscConfig+0x660>)
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 80023c6:	d049      	beq.n	800245c <HAL_RCC_OscConfig+0x5fc>
  return HAL_OK;
 80023c8:	2000      	movs	r0, #0
 80023ca:	e073      	b.n	80024b4 <HAL_RCC_OscConfig+0x654>
            __HAL_RCC_PLL_DISABLE();
 80023cc:	4a3c      	ldr	r2, [pc, #240]	@ (80024c0 <HAL_RCC_OscConfig+0x660>)
 80023ce:	6813      	ldr	r3, [r2, #0]
 80023d0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80023d4:	6013      	str	r3, [r2, #0]
            tickstart = HAL_GetTick();
 80023d6:	f7fe fbf7 	bl	8000bc8 <HAL_GetTick>
 80023da:	4605      	mov	r5, r0
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80023dc:	4b38      	ldr	r3, [pc, #224]	@ (80024c0 <HAL_RCC_OscConfig+0x660>)
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 80023e4:	d006      	beq.n	80023f4 <HAL_RCC_OscConfig+0x594>
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80023e6:	f7fe fbef 	bl	8000bc8 <HAL_GetTick>
 80023ea:	1b40      	subs	r0, r0, r5
 80023ec:	2802      	cmp	r0, #2
 80023ee:	d9f5      	bls.n	80023dc <HAL_RCC_OscConfig+0x57c>
                return HAL_TIMEOUT;
 80023f0:	2003      	movs	r0, #3
 80023f2:	e05f      	b.n	80024b4 <HAL_RCC_OscConfig+0x654>
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80023f4:	4a32      	ldr	r2, [pc, #200]	@ (80024c0 <HAL_RCC_OscConfig+0x660>)
 80023f6:	68d3      	ldr	r3, [r2, #12]
 80023f8:	4932      	ldr	r1, [pc, #200]	@ (80024c4 <HAL_RCC_OscConfig+0x664>)
 80023fa:	4019      	ands	r1, r3
 80023fc:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 80023fe:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8002400:	3801      	subs	r0, #1
 8002402:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
 8002406:	6b60      	ldr	r0, [r4, #52]	@ 0x34
 8002408:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 800240c:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 800240e:	0840      	lsrs	r0, r0, #1
 8002410:	3801      	subs	r0, #1
 8002412:	ea43 5340 	orr.w	r3, r3, r0, lsl #21
 8002416:	6c20      	ldr	r0, [r4, #64]	@ 0x40
 8002418:	0840      	lsrs	r0, r0, #1
 800241a:	3801      	subs	r0, #1
 800241c:	ea43 6340 	orr.w	r3, r3, r0, lsl #25
 8002420:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8002422:	ea43 63c0 	orr.w	r3, r3, r0, lsl #27
 8002426:	4319      	orrs	r1, r3
 8002428:	60d1      	str	r1, [r2, #12]
            __HAL_RCC_PLL_ENABLE();
 800242a:	6813      	ldr	r3, [r2, #0]
 800242c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002430:	6013      	str	r3, [r2, #0]
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002432:	68d3      	ldr	r3, [r2, #12]
 8002434:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002438:	60d3      	str	r3, [r2, #12]
            tickstart = HAL_GetTick();
 800243a:	f7fe fbc5 	bl	8000bc8 <HAL_GetTick>
 800243e:	4604      	mov	r4, r0
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002440:	4b1f      	ldr	r3, [pc, #124]	@ (80024c0 <HAL_RCC_OscConfig+0x660>)
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8002448:	d106      	bne.n	8002458 <HAL_RCC_OscConfig+0x5f8>
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800244a:	f7fe fbbd 	bl	8000bc8 <HAL_GetTick>
 800244e:	1b00      	subs	r0, r0, r4
 8002450:	2802      	cmp	r0, #2
 8002452:	d9f5      	bls.n	8002440 <HAL_RCC_OscConfig+0x5e0>
                return HAL_TIMEOUT;
 8002454:	2003      	movs	r0, #3
 8002456:	e02d      	b.n	80024b4 <HAL_RCC_OscConfig+0x654>
  return HAL_OK;
 8002458:	2000      	movs	r0, #0
 800245a:	e02b      	b.n	80024b4 <HAL_RCC_OscConfig+0x654>
          __HAL_RCC_PLL_ENABLE();
 800245c:	4b18      	ldr	r3, [pc, #96]	@ (80024c0 <HAL_RCC_OscConfig+0x660>)
 800245e:	681a      	ldr	r2, [r3, #0]
 8002460:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 8002464:	601a      	str	r2, [r3, #0]
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002466:	68da      	ldr	r2, [r3, #12]
 8002468:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 800246c:	60da      	str	r2, [r3, #12]
          tickstart = HAL_GetTick();
 800246e:	f7fe fbab 	bl	8000bc8 <HAL_GetTick>
 8002472:	4604      	mov	r4, r0
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002474:	4b12      	ldr	r3, [pc, #72]	@ (80024c0 <HAL_RCC_OscConfig+0x660>)
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 800247c:	d106      	bne.n	800248c <HAL_RCC_OscConfig+0x62c>
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800247e:	f7fe fba3 	bl	8000bc8 <HAL_GetTick>
 8002482:	1b03      	subs	r3, r0, r4
 8002484:	2b02      	cmp	r3, #2
 8002486:	d9f5      	bls.n	8002474 <HAL_RCC_OscConfig+0x614>
              return HAL_TIMEOUT;
 8002488:	2003      	movs	r0, #3
 800248a:	e013      	b.n	80024b4 <HAL_RCC_OscConfig+0x654>
  return HAL_OK;
 800248c:	2000      	movs	r0, #0
 800248e:	e011      	b.n	80024b4 <HAL_RCC_OscConfig+0x654>
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8002490:	4a0b      	ldr	r2, [pc, #44]	@ (80024c0 <HAL_RCC_OscConfig+0x660>)
 8002492:	68d1      	ldr	r1, [r2, #12]
 8002494:	4b0c      	ldr	r3, [pc, #48]	@ (80024c8 <HAL_RCC_OscConfig+0x668>)
 8002496:	400b      	ands	r3, r1
 8002498:	60d3      	str	r3, [r2, #12]
  return HAL_OK;
 800249a:	2000      	movs	r0, #0
 800249c:	e00a      	b.n	80024b4 <HAL_RCC_OscConfig+0x654>
    return HAL_ERROR;
 800249e:	2001      	movs	r0, #1
}
 80024a0:	4770      	bx	lr
        return HAL_ERROR;
 80024a2:	2001      	movs	r0, #1
 80024a4:	e006      	b.n	80024b4 <HAL_RCC_OscConfig+0x654>
            return HAL_ERROR;
 80024a6:	2001      	movs	r0, #1
 80024a8:	e004      	b.n	80024b4 <HAL_RCC_OscConfig+0x654>
        return HAL_ERROR;
 80024aa:	2001      	movs	r0, #1
 80024ac:	e002      	b.n	80024b4 <HAL_RCC_OscConfig+0x654>
        return HAL_ERROR;
 80024ae:	2001      	movs	r0, #1
 80024b0:	e000      	b.n	80024b4 <HAL_RCC_OscConfig+0x654>
  return HAL_OK;
 80024b2:	2000      	movs	r0, #0
}
 80024b4:	b003      	add	sp, #12
 80024b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
          return HAL_ERROR;
 80024b8:	2001      	movs	r0, #1
 80024ba:	e7fb      	b.n	80024b4 <HAL_RCC_OscConfig+0x654>
        return HAL_ERROR;
 80024bc:	2001      	movs	r0, #1
 80024be:	e7f9      	b.n	80024b4 <HAL_RCC_OscConfig+0x654>
 80024c0:	40021000 	.word	0x40021000
 80024c4:	019d808c 	.word	0x019d808c
 80024c8:	feeefffc 	.word	0xfeeefffc

080024cc <HAL_RCC_ClockConfig>:
  if(RCC_ClkInitStruct == NULL)
 80024cc:	2800      	cmp	r0, #0
 80024ce:	f000 80af 	beq.w	8002630 <HAL_RCC_ClockConfig+0x164>
{
 80024d2:	b570      	push	{r4, r5, r6, lr}
 80024d4:	460d      	mov	r5, r1
 80024d6:	4604      	mov	r4, r0
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80024d8:	4b59      	ldr	r3, [pc, #356]	@ (8002640 <HAL_RCC_ClockConfig+0x174>)
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	f003 0307 	and.w	r3, r3, #7
 80024e0:	428b      	cmp	r3, r1
 80024e2:	d20b      	bcs.n	80024fc <HAL_RCC_ClockConfig+0x30>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80024e4:	4a56      	ldr	r2, [pc, #344]	@ (8002640 <HAL_RCC_ClockConfig+0x174>)
 80024e6:	6813      	ldr	r3, [r2, #0]
 80024e8:	f023 0307 	bic.w	r3, r3, #7
 80024ec:	430b      	orrs	r3, r1
 80024ee:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80024f0:	6813      	ldr	r3, [r2, #0]
 80024f2:	f003 0307 	and.w	r3, r3, #7
 80024f6:	428b      	cmp	r3, r1
 80024f8:	f040 809c 	bne.w	8002634 <HAL_RCC_ClockConfig+0x168>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80024fc:	6823      	ldr	r3, [r4, #0]
 80024fe:	f013 0f02 	tst.w	r3, #2
 8002502:	d00c      	beq.n	800251e <HAL_RCC_ClockConfig+0x52>
    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002504:	68a2      	ldr	r2, [r4, #8]
 8002506:	4b4f      	ldr	r3, [pc, #316]	@ (8002644 <HAL_RCC_ClockConfig+0x178>)
 8002508:	689b      	ldr	r3, [r3, #8]
 800250a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800250e:	429a      	cmp	r2, r3
 8002510:	d905      	bls.n	800251e <HAL_RCC_ClockConfig+0x52>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002512:	494c      	ldr	r1, [pc, #304]	@ (8002644 <HAL_RCC_ClockConfig+0x178>)
 8002514:	688b      	ldr	r3, [r1, #8]
 8002516:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800251a:	431a      	orrs	r2, r3
 800251c:	608a      	str	r2, [r1, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800251e:	6823      	ldr	r3, [r4, #0]
 8002520:	f013 0f01 	tst.w	r3, #1
 8002524:	d039      	beq.n	800259a <HAL_RCC_ClockConfig+0xce>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002526:	6863      	ldr	r3, [r4, #4]
 8002528:	2b03      	cmp	r3, #3
 800252a:	d009      	beq.n	8002540 <HAL_RCC_ClockConfig+0x74>
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800252c:	2b02      	cmp	r3, #2
 800252e:	d026      	beq.n	800257e <HAL_RCC_ClockConfig+0xb2>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002530:	bb63      	cbnz	r3, 800258c <HAL_RCC_ClockConfig+0xc0>
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002532:	4a44      	ldr	r2, [pc, #272]	@ (8002644 <HAL_RCC_ClockConfig+0x178>)
 8002534:	6812      	ldr	r2, [r2, #0]
 8002536:	f012 0f02 	tst.w	r2, #2
 800253a:	d106      	bne.n	800254a <HAL_RCC_ClockConfig+0x7e>
          return HAL_ERROR;
 800253c:	2001      	movs	r0, #1
 800253e:	e076      	b.n	800262e <HAL_RCC_ClockConfig+0x162>
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002540:	4a40      	ldr	r2, [pc, #256]	@ (8002644 <HAL_RCC_ClockConfig+0x178>)
 8002542:	6812      	ldr	r2, [r2, #0]
 8002544:	f012 7f00 	tst.w	r2, #33554432	@ 0x2000000
 8002548:	d076      	beq.n	8002638 <HAL_RCC_ClockConfig+0x16c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800254a:	493e      	ldr	r1, [pc, #248]	@ (8002644 <HAL_RCC_ClockConfig+0x178>)
 800254c:	688a      	ldr	r2, [r1, #8]
 800254e:	f022 0203 	bic.w	r2, r2, #3
 8002552:	4313      	orrs	r3, r2
 8002554:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 8002556:	f7fe fb37 	bl	8000bc8 <HAL_GetTick>
 800255a:	4606      	mov	r6, r0
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800255c:	4b39      	ldr	r3, [pc, #228]	@ (8002644 <HAL_RCC_ClockConfig+0x178>)
 800255e:	689b      	ldr	r3, [r3, #8]
 8002560:	f003 030c 	and.w	r3, r3, #12
 8002564:	6862      	ldr	r2, [r4, #4]
 8002566:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 800256a:	d016      	beq.n	800259a <HAL_RCC_ClockConfig+0xce>
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800256c:	f7fe fb2c 	bl	8000bc8 <HAL_GetTick>
 8002570:	1b80      	subs	r0, r0, r6
 8002572:	f241 3388 	movw	r3, #5000	@ 0x1388
 8002576:	4298      	cmp	r0, r3
 8002578:	d9f0      	bls.n	800255c <HAL_RCC_ClockConfig+0x90>
        return HAL_TIMEOUT;
 800257a:	2003      	movs	r0, #3
 800257c:	e057      	b.n	800262e <HAL_RCC_ClockConfig+0x162>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800257e:	4a31      	ldr	r2, [pc, #196]	@ (8002644 <HAL_RCC_ClockConfig+0x178>)
 8002580:	6812      	ldr	r2, [r2, #0]
 8002582:	f412 3f00 	tst.w	r2, #131072	@ 0x20000
 8002586:	d1e0      	bne.n	800254a <HAL_RCC_ClockConfig+0x7e>
          return HAL_ERROR;
 8002588:	2001      	movs	r0, #1
 800258a:	e050      	b.n	800262e <HAL_RCC_ClockConfig+0x162>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800258c:	4a2d      	ldr	r2, [pc, #180]	@ (8002644 <HAL_RCC_ClockConfig+0x178>)
 800258e:	6812      	ldr	r2, [r2, #0]
 8002590:	f412 6f80 	tst.w	r2, #1024	@ 0x400
 8002594:	d1d9      	bne.n	800254a <HAL_RCC_ClockConfig+0x7e>
          return HAL_ERROR;
 8002596:	2001      	movs	r0, #1
 8002598:	e049      	b.n	800262e <HAL_RCC_ClockConfig+0x162>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800259a:	6823      	ldr	r3, [r4, #0]
 800259c:	f013 0f02 	tst.w	r3, #2
 80025a0:	d00c      	beq.n	80025bc <HAL_RCC_ClockConfig+0xf0>
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80025a2:	68a2      	ldr	r2, [r4, #8]
 80025a4:	4b27      	ldr	r3, [pc, #156]	@ (8002644 <HAL_RCC_ClockConfig+0x178>)
 80025a6:	689b      	ldr	r3, [r3, #8]
 80025a8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80025ac:	429a      	cmp	r2, r3
 80025ae:	d205      	bcs.n	80025bc <HAL_RCC_ClockConfig+0xf0>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80025b0:	4924      	ldr	r1, [pc, #144]	@ (8002644 <HAL_RCC_ClockConfig+0x178>)
 80025b2:	688b      	ldr	r3, [r1, #8]
 80025b4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80025b8:	431a      	orrs	r2, r3
 80025ba:	608a      	str	r2, [r1, #8]
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80025bc:	4b20      	ldr	r3, [pc, #128]	@ (8002640 <HAL_RCC_ClockConfig+0x174>)
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	f003 0307 	and.w	r3, r3, #7
 80025c4:	42ab      	cmp	r3, r5
 80025c6:	d90a      	bls.n	80025de <HAL_RCC_ClockConfig+0x112>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80025c8:	4a1d      	ldr	r2, [pc, #116]	@ (8002640 <HAL_RCC_ClockConfig+0x174>)
 80025ca:	6813      	ldr	r3, [r2, #0]
 80025cc:	f023 0307 	bic.w	r3, r3, #7
 80025d0:	432b      	orrs	r3, r5
 80025d2:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80025d4:	6813      	ldr	r3, [r2, #0]
 80025d6:	f003 0307 	and.w	r3, r3, #7
 80025da:	42ab      	cmp	r3, r5
 80025dc:	d12e      	bne.n	800263c <HAL_RCC_ClockConfig+0x170>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80025de:	6823      	ldr	r3, [r4, #0]
 80025e0:	f013 0f04 	tst.w	r3, #4
 80025e4:	d006      	beq.n	80025f4 <HAL_RCC_ClockConfig+0x128>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80025e6:	4a17      	ldr	r2, [pc, #92]	@ (8002644 <HAL_RCC_ClockConfig+0x178>)
 80025e8:	6893      	ldr	r3, [r2, #8]
 80025ea:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80025ee:	68e1      	ldr	r1, [r4, #12]
 80025f0:	430b      	orrs	r3, r1
 80025f2:	6093      	str	r3, [r2, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80025f4:	6823      	ldr	r3, [r4, #0]
 80025f6:	f013 0f08 	tst.w	r3, #8
 80025fa:	d007      	beq.n	800260c <HAL_RCC_ClockConfig+0x140>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80025fc:	4a11      	ldr	r2, [pc, #68]	@ (8002644 <HAL_RCC_ClockConfig+0x178>)
 80025fe:	6893      	ldr	r3, [r2, #8]
 8002600:	f423 5360 	bic.w	r3, r3, #14336	@ 0x3800
 8002604:	6921      	ldr	r1, [r4, #16]
 8002606:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 800260a:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800260c:	f7ff fbd4 	bl	8001db8 <HAL_RCC_GetSysClockFreq>
 8002610:	4b0c      	ldr	r3, [pc, #48]	@ (8002644 <HAL_RCC_ClockConfig+0x178>)
 8002612:	689b      	ldr	r3, [r3, #8]
 8002614:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8002618:	4a0b      	ldr	r2, [pc, #44]	@ (8002648 <HAL_RCC_ClockConfig+0x17c>)
 800261a:	5cd3      	ldrb	r3, [r2, r3]
 800261c:	f003 031f 	and.w	r3, r3, #31
 8002620:	40d8      	lsrs	r0, r3
 8002622:	4b0a      	ldr	r3, [pc, #40]	@ (800264c <HAL_RCC_ClockConfig+0x180>)
 8002624:	6018      	str	r0, [r3, #0]
  status = HAL_InitTick(uwTickPrio);
 8002626:	4b0a      	ldr	r3, [pc, #40]	@ (8002650 <HAL_RCC_ClockConfig+0x184>)
 8002628:	6818      	ldr	r0, [r3, #0]
 800262a:	f7fe fa89 	bl	8000b40 <HAL_InitTick>
}
 800262e:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8002630:	2001      	movs	r0, #1
}
 8002632:	4770      	bx	lr
      return HAL_ERROR;
 8002634:	2001      	movs	r0, #1
 8002636:	e7fa      	b.n	800262e <HAL_RCC_ClockConfig+0x162>
        return HAL_ERROR;
 8002638:	2001      	movs	r0, #1
 800263a:	e7f8      	b.n	800262e <HAL_RCC_ClockConfig+0x162>
      return HAL_ERROR;
 800263c:	2001      	movs	r0, #1
 800263e:	e7f6      	b.n	800262e <HAL_RCC_ClockConfig+0x162>
 8002640:	40022000 	.word	0x40022000
 8002644:	40021000 	.word	0x40021000
 8002648:	080027b8 	.word	0x080027b8
 800264c:	20000028 	.word	0x20000028
 8002650:	20000004 	.word	0x20000004

08002654 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002654:	e7fe      	b.n	8002654 <NMI_Handler>

08002656 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002656:	e7fe      	b.n	8002656 <HardFault_Handler>

08002658 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002658:	e7fe      	b.n	8002658 <MemManage_Handler>

0800265a <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800265a:	e7fe      	b.n	800265a <BusFault_Handler>

0800265c <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800265c:	e7fe      	b.n	800265c <UsageFault_Handler>

0800265e <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800265e:	4770      	bx	lr

08002660 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002660:	4770      	bx	lr

08002662 <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002662:	4770      	bx	lr

08002664 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002664:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002666:	f7fe faa3 	bl	8000bb0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800266a:	bd08      	pop	{r3, pc}

0800266c <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupt.
  */
void CAN1_RX0_IRQHandler(void)
{
 800266c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 800266e:	4802      	ldr	r0, [pc, #8]	@ (8002678 <CAN1_RX0_IRQHandler+0xc>)
 8002670:	f7fe fdbf 	bl	80011f2 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8002674:	bd08      	pop	{r3, pc}
 8002676:	bf00      	nop
 8002678:	200000bc 	.word	0x200000bc

0800267c <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN1 RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 800267c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 800267e:	4802      	ldr	r0, [pc, #8]	@ (8002688 <CAN1_RX1_IRQHandler+0xc>)
 8002680:	f7fe fdb7 	bl	80011f2 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 8002684:	bd08      	pop	{r3, pc}
 8002686:	bf00      	nop
 8002688:	200000bc 	.word	0x200000bc

0800268c <CAN1_TX_IRQHandler>:

/**
  * @brief This function handles CAN1 TX interrupt.
  */
void CAN1_TX_IRQHandler(void)
{
 800268c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN CAN1_TX_IRQn 0 */

  /* USER CODE END CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 800268e:	4802      	ldr	r0, [pc, #8]	@ (8002698 <CAN1_TX_IRQHandler+0xc>)
 8002690:	f7fe fdaf 	bl	80011f2 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_TX_IRQn 1 */

  /* USER CODE END CAN1_TX_IRQn 1 */
}
 8002694:	bd08      	pop	{r3, pc}
 8002696:	bf00      	nop
 8002698:	200000bc 	.word	0x200000bc

0800269c <CAN1_SCE_IRQHandler>:

/**
  * @brief This function handles CAN1 SCE interrupt.
  */
void CAN1_SCE_IRQHandler(void)
{
 800269c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN CAN1_SCE_IRQn 0 */

  /* USER CODE END CAN1_SCE_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 800269e:	4802      	ldr	r0, [pc, #8]	@ (80026a8 <CAN1_SCE_IRQHandler+0xc>)
 80026a0:	f7fe fda7 	bl	80011f2 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_SCE_IRQn 1 */

  /* USER CODE END CAN1_SCE_IRQn 1 */
}
 80026a4:	bd08      	pop	{r3, pc}
 80026a6:	bf00      	nop
 80026a8:	200000bc 	.word	0x200000bc

080026ac <SystemInit>:
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80026ac:	4a03      	ldr	r2, [pc, #12]	@ (80026bc <SystemInit+0x10>)
 80026ae:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 80026b2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80026b6:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80026ba:	4770      	bx	lr
 80026bc:	e000ed00 	.word	0xe000ed00

080026c0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80026c0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80026f8 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80026c4:	f7ff fff2 	bl	80026ac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80026c8:	480c      	ldr	r0, [pc, #48]	@ (80026fc <LoopForever+0x6>)
  ldr r1, =_edata
 80026ca:	490d      	ldr	r1, [pc, #52]	@ (8002700 <LoopForever+0xa>)
  ldr r2, =_sidata
 80026cc:	4a0d      	ldr	r2, [pc, #52]	@ (8002704 <LoopForever+0xe>)
  movs r3, #0
 80026ce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80026d0:	e002      	b.n	80026d8 <LoopCopyDataInit>

080026d2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80026d2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80026d4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80026d6:	3304      	adds	r3, #4

080026d8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80026d8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80026da:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80026dc:	d3f9      	bcc.n	80026d2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80026de:	4a0a      	ldr	r2, [pc, #40]	@ (8002708 <LoopForever+0x12>)
  ldr r4, =_ebss
 80026e0:	4c0a      	ldr	r4, [pc, #40]	@ (800270c <LoopForever+0x16>)
  movs r3, #0
 80026e2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80026e4:	e001      	b.n	80026ea <LoopFillZerobss>

080026e6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80026e6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80026e8:	3204      	adds	r2, #4

080026ea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80026ea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80026ec:	d3fb      	bcc.n	80026e6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80026ee:	f000 f819 	bl	8002724 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80026f2:	f7fe fa13 	bl	8000b1c <main>

080026f6 <LoopForever>:

LoopForever:
    b LoopForever
 80026f6:	e7fe      	b.n	80026f6 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80026f8:	2000c000 	.word	0x2000c000
  ldr r0, =_sdata
 80026fc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002700:	20000030 	.word	0x20000030
  ldr r2, =_sidata
 8002704:	080027d8 	.word	0x080027d8
  ldr r2, =_sbss
 8002708:	20000030 	.word	0x20000030
  ldr r4, =_ebss
 800270c:	200000e8 	.word	0x200000e8

08002710 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002710:	e7fe      	b.n	8002710 <ADC1_IRQHandler>

08002712 <memset>:
 8002712:	4402      	add	r2, r0
 8002714:	4603      	mov	r3, r0
 8002716:	4293      	cmp	r3, r2
 8002718:	d100      	bne.n	800271c <memset+0xa>
 800271a:	4770      	bx	lr
 800271c:	f803 1b01 	strb.w	r1, [r3], #1
 8002720:	e7f9      	b.n	8002716 <memset+0x4>
	...

08002724 <__libc_init_array>:
 8002724:	b570      	push	{r4, r5, r6, lr}
 8002726:	4b0d      	ldr	r3, [pc, #52]	@ (800275c <__libc_init_array+0x38>)
 8002728:	4d0d      	ldr	r5, [pc, #52]	@ (8002760 <__libc_init_array+0x3c>)
 800272a:	1b5b      	subs	r3, r3, r5
 800272c:	109c      	asrs	r4, r3, #2
 800272e:	2600      	movs	r6, #0
 8002730:	42a6      	cmp	r6, r4
 8002732:	d109      	bne.n	8002748 <__libc_init_array+0x24>
 8002734:	f000 f81a 	bl	800276c <_init>
 8002738:	4d0a      	ldr	r5, [pc, #40]	@ (8002764 <__libc_init_array+0x40>)
 800273a:	4b0b      	ldr	r3, [pc, #44]	@ (8002768 <__libc_init_array+0x44>)
 800273c:	1b5b      	subs	r3, r3, r5
 800273e:	109c      	asrs	r4, r3, #2
 8002740:	2600      	movs	r6, #0
 8002742:	42a6      	cmp	r6, r4
 8002744:	d105      	bne.n	8002752 <__libc_init_array+0x2e>
 8002746:	bd70      	pop	{r4, r5, r6, pc}
 8002748:	f855 3b04 	ldr.w	r3, [r5], #4
 800274c:	4798      	blx	r3
 800274e:	3601      	adds	r6, #1
 8002750:	e7ee      	b.n	8002730 <__libc_init_array+0xc>
 8002752:	f855 3b04 	ldr.w	r3, [r5], #4
 8002756:	4798      	blx	r3
 8002758:	3601      	adds	r6, #1
 800275a:	e7f2      	b.n	8002742 <__libc_init_array+0x1e>
 800275c:	080027c8 	.word	0x080027c8
 8002760:	080027c8 	.word	0x080027c8
 8002764:	080027c8 	.word	0x080027c8
 8002768:	080027cc 	.word	0x080027cc

0800276c <_init>:
 800276c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800276e:	bf00      	nop
 8002770:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002772:	bc08      	pop	{r3}
 8002774:	469e      	mov	lr, r3
 8002776:	4770      	bx	lr

08002778 <_fini>:
 8002778:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800277a:	bf00      	nop
 800277c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800277e:	bc08      	pop	{r3}
 8002780:	469e      	mov	lr, r3
 8002782:	4770      	bx	lr
 8002784:	0000      	movs	r0, r0
	...
