{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1672216282620 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1672216282620 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 28 16:31:22 2022 " "Processing started: Wed Dec 28 16:31:22 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1672216282620 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1672216282620 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off WSC -c WSC " "Command: quartus_map --read_settings_files=on --write_settings_files=off WSC -c WSC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1672216282620 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Quartus II" 0 -1 1672216283021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fa4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FA4 " "Found entity 1: FA4" {  } { { "FA4.bdf" "" { Schematic "C:/altera/13.1/Lab2/Lab2_3/FA4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672216283271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672216283271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fa.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FA " "Found entity 1: FA" {  } { { "FA.bdf" "" { Schematic "C:/altera/13.1/Lab2/Lab2_3/FA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672216283271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672216283271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datareg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file datareg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DataReg " "Found entity 1: DataReg" {  } { { "DataReg.bdf" "" { Schematic "C:/altera/13.1/Lab2/Lab2_3/DataReg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672216283271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672216283271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller_num.bdf 1 1 " "Found 1 design units, including 1 entities, in source file controller_num.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Controller_num " "Found entity 1: Controller_num" {  } { { "Controller_num.bdf" "" { Schematic "C:/altera/13.1/Lab2/Lab2_3/Controller_num.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672216283281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672216283281 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "AC4.bdf " "Can't analyze file -- file AC4.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1672216283281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller_done.bdf 1 1 " "Found 1 design units, including 1 entities, in source file controller_done.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Controller_done " "Found entity 1: Controller_done" {  } { { "Controller_done.bdf" "" { Schematic "C:/altera/13.1/Lab2/Lab2_3/Controller_done.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672216283281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672216283281 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wsc.bdf 1 1 " "Using design file wsc.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 WSC " "Found entity 1: WSC" {  } { { "wsc.bdf" "" { Schematic "C:/altera/13.1/Lab2/Lab2_3/wsc.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672216283311 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1672216283311 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "WSC " "Elaborating entity \"WSC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1672216283311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller_done Controller_done:inst11 " "Elaborating entity \"Controller_done\" for hierarchy \"Controller_done:inst11\"" {  } { { "wsc.bdf" "inst11" { Schematic "C:/altera/13.1/Lab2/Lab2_3/wsc.bdf" { { 192 368 536 368 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672216283311 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ntuee_logicdesign_lib/elements/dff_1.bdf 1 1 " "Using design file ntuee_logicdesign_lib/elements/dff_1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DFF_1 " "Found entity 1: DFF_1" {  } { { "dff_1.bdf" "" { Schematic "c:/altera/13.1/lab2/lab2_3/ntuee_logicdesign_lib/elements/dff_1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672216283321 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1672216283321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFF_1 Controller_done:inst11\|DFF_1:inst " "Elaborating entity \"DFF_1\" for hierarchy \"Controller_done:inst11\|DFF_1:inst\"" {  } { { "Controller_done.bdf" "inst" { Schematic "C:/altera/13.1/Lab2/Lab2_3/Controller_done.bdf" { { 72 408 504 168 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672216283321 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ntuee_logicdesign_lib/elements/and_2.bdf 1 1 " "Using design file ntuee_logicdesign_lib/elements/and_2.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 and_2 " "Found entity 1: and_2" {  } { { "and_2.bdf" "" { Schematic "c:/altera/13.1/lab2/lab2_3/ntuee_logicdesign_lib/elements/and_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672216283321 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1672216283321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_2 Controller_done:inst11\|and_2:inst5 " "Elaborating entity \"and_2\" for hierarchy \"Controller_done:inst11\|and_2:inst5\"" {  } { { "Controller_done.bdf" "inst5" { Schematic "C:/altera/13.1/Lab2/Lab2_3/Controller_done.bdf" { { 56 264 360 152 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672216283331 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ntuee_logicdesign_lib/elements/not_1.bdf 1 1 " "Using design file ntuee_logicdesign_lib/elements/not_1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 not_1 " "Found entity 1: not_1" {  } { { "not_1.bdf" "" { Schematic "c:/altera/13.1/lab2/lab2_3/ntuee_logicdesign_lib/elements/not_1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672216283331 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1672216283331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not_1 Controller_done:inst11\|not_1:inst7 " "Elaborating entity \"not_1\" for hierarchy \"Controller_done:inst11\|not_1:inst7\"" {  } { { "Controller_done.bdf" "inst7" { Schematic "C:/altera/13.1/Lab2/Lab2_3/Controller_done.bdf" { { 40 136 232 136 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672216283331 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ntuee_logicdesign_lib/elements/or_2.bdf 1 1 " "Using design file ntuee_logicdesign_lib/elements/or_2.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 or_2 " "Found entity 1: or_2" {  } { { "or_2.bdf" "" { Schematic "c:/altera/13.1/lab2/lab2_3/ntuee_logicdesign_lib/elements/or_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672216283621 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1672216283621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_2 Controller_done:inst11\|or_2:inst6 " "Elaborating entity \"or_2\" for hierarchy \"Controller_done:inst11\|or_2:inst6\"" {  } { { "Controller_done.bdf" "inst6" { Schematic "C:/altera/13.1/Lab2/Lab2_3/Controller_done.bdf" { { 208 264 360 304 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672216283621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataReg DataReg:inst7 " "Elaborating entity \"DataReg\" for hierarchy \"DataReg:inst7\"" {  } { { "wsc.bdf" "inst7" { Schematic "C:/altera/13.1/Lab2/Lab2_3/wsc.bdf" { { -168 272 432 -8 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672216283631 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ntuee_logicdesign_lib/elements/mux_2.bdf 1 1 " "Using design file ntuee_logicdesign_lib/elements/mux_2.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2 " "Found entity 1: mux_2" {  } { { "mux_2.bdf" "" { Schematic "c:/altera/13.1/lab2/lab2_3/ntuee_logicdesign_lib/elements/mux_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672216283702 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1672216283702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2 DataReg:inst7\|mux_2:inst3 " "Elaborating entity \"mux_2\" for hierarchy \"DataReg:inst7\|mux_2:inst3\"" {  } { { "DataReg.bdf" "inst3" { Schematic "C:/altera/13.1/Lab2/Lab2_3/DataReg.bdf" { { 232 144 240 328 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672216283702 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ntuee_logicdesign_lib/elements/gnd_1.bdf 1 1 " "Using design file ntuee_logicdesign_lib/elements/gnd_1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 gnd_1 " "Found entity 1: gnd_1" {  } { { "gnd_1.bdf" "" { Schematic "c:/altera/13.1/lab2/lab2_3/ntuee_logicdesign_lib/elements/gnd_1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672216283712 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1672216283712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gnd_1 DataReg:inst7\|gnd_1:inst8 " "Elaborating entity \"gnd_1\" for hierarchy \"DataReg:inst7\|gnd_1:inst8\"" {  } { { "DataReg.bdf" "inst8" { Schematic "C:/altera/13.1/Lab2/Lab2_3/DataReg.bdf" { { 352 184 256 400 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672216283712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA4 FA4:inst " "Elaborating entity \"FA4\" for hierarchy \"FA4:inst\"" {  } { { "wsc.bdf" "inst" { Schematic "C:/altera/13.1/Lab2/Lab2_3/wsc.bdf" { { 48 232 328 144 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672216283722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA FA4:inst\|FA:inst " "Elaborating entity \"FA\" for hierarchy \"FA4:inst\|FA:inst\"" {  } { { "FA4.bdf" "inst" { Schematic "C:/altera/13.1/Lab2/Lab2_3/FA4.bdf" { { 56 392 488 152 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672216283732 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ntuee_logicdesign_lib/elements/xor_2.bdf 1 1 " "Using design file ntuee_logicdesign_lib/elements/xor_2.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 xor_2 " "Found entity 1: xor_2" {  } { { "xor_2.bdf" "" { Schematic "c:/altera/13.1/lab2/lab2_3/ntuee_logicdesign_lib/elements/xor_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672216283802 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1672216283802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_2 FA4:inst\|FA:inst\|xor_2:inst1 " "Elaborating entity \"xor_2\" for hierarchy \"FA4:inst\|FA:inst\|xor_2:inst1\"" {  } { { "FA.bdf" "inst1" { Schematic "C:/altera/13.1/Lab2/Lab2_3/FA.bdf" { { 48 544 640 144 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672216283802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller_num Controller_num:inst9 " "Elaborating entity \"Controller_num\" for hierarchy \"Controller_num:inst9\"" {  } { { "wsc.bdf" "inst9" { Schematic "C:/altera/13.1/Lab2/Lab2_3/wsc.bdf" { { 192 160 360 392 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672216283832 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ntuee_logicdesign_lib/elements/and_3.bdf 1 1 " "Using design file ntuee_logicdesign_lib/elements/and_3.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 and_3 " "Found entity 1: and_3" {  } { { "and_3.bdf" "" { Schematic "c:/altera/13.1/lab2/lab2_3/ntuee_logicdesign_lib/elements/and_3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672216284072 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1672216284072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_3 Controller_num:inst9\|and_3:inst10 " "Elaborating entity \"and_3\" for hierarchy \"Controller_num:inst9\|and_3:inst10\"" {  } { { "Controller_num.bdf" "inst10" { Schematic "C:/altera/13.1/Lab2/Lab2_3/Controller_num.bdf" { { 136 360 456 232 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672216284072 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ntuee_logicdesign_lib/elements/or_3.bdf 1 1 " "Using design file ntuee_logicdesign_lib/elements/or_3.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 or_3 " "Found entity 1: or_3" {  } { { "or_3.bdf" "" { Schematic "c:/altera/13.1/lab2/lab2_3/ntuee_logicdesign_lib/elements/or_3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672216284092 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1672216284092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_3 Controller_num:inst9\|or_3:inst11 " "Elaborating entity \"or_3\" for hierarchy \"Controller_num:inst9\|or_3:inst11\"" {  } { { "Controller_num.bdf" "inst11" { Schematic "C:/altera/13.1/Lab2/Lab2_3/Controller_num.bdf" { { 288 352 448 384 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672216284092 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1672216285824 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1672216287045 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672216287045 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "23 " "Implemented 23 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1672216287456 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1672216287456 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14 " "Implemented 14 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1672216287456 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1672216287456 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "390 " "Peak virtual memory: 390 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1672216287516 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 28 16:31:27 2022 " "Processing ended: Wed Dec 28 16:31:27 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1672216287516 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1672216287516 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1672216287516 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1672216287516 ""}
