Classic Timing Analyzer report for fsm_main
Fri May 18 15:49:35 2018
Quartus II Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                     ;
+------------------------------+-------+---------------+------------------------------------------------+----------------------+-----------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                 ; To                    ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+----------------------+-----------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 5.472 ns                                       ; fsm_s_game_over      ; STATE.STEP_ACTIVATION ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 9.380 ns                                       ; STATE.INIT_ATIVATION ; con_sel.INIT_CON      ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.161 ns                                       ; res                  ; STATE.INIT_ATIVATION  ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; STATE.IDLE           ; STATE.STEP_ACTIVATION ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                      ;                       ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+----------------------+-----------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                 ;
+-------+------------------------------------------------+-----------------------+-----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                  ; To                    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------+-----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; STATE.IDLE            ; STATE.STEP_ACTIVATION ; clk        ; clk      ; None                        ; None                      ; 1.126 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; STATE.STEP_ACTIVATION ; STATE.STEP_ACTIVATION ; clk        ; clk      ; None                        ; None                      ; 1.090 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; STATE.STEP_ACTIVATION ; STATE.IDLE            ; clk        ; clk      ; None                        ; None                      ; 1.087 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; STATE.STEP_ACTIVATION ; STATE.FOOD_ACTIVATION ; clk        ; clk      ; None                        ; None                      ; 1.086 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; STATE.IDLE            ; STATE.IDLE            ; clk        ; clk      ; None                        ; None                      ; 1.073 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; STATE.INIT_ATIVATION  ; STATE.FOOD_ACTIVATION ; clk        ; clk      ; None                        ; None                      ; 1.071 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; STATE.FOOD_ACTIVATION ; STATE.FOOD_ACTIVATION ; clk        ; clk      ; None                        ; None                      ; 0.945 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; STATE.FOOD_ACTIVATION ; STATE.IDLE            ; clk        ; clk      ; None                        ; None                      ; 0.939 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; STATE.INIT_ATIVATION  ; STATE.INIT_ATIVATION  ; clk        ; clk      ; None                        ; None                      ; 0.407 ns                ;
+-------+------------------------------------------------+-----------------------+-----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------+
; tsu                                                                                    ;
+-------+--------------+------------+-----------------+-----------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From            ; To                    ; To Clock ;
+-------+--------------+------------+-----------------+-----------------------+----------+
; N/A   ; None         ; 5.472 ns   ; fsm_s_game_over ; STATE.STEP_ACTIVATION ; clk      ;
; N/A   ; None         ; 5.469 ns   ; fsm_s_game_over ; STATE.IDLE            ; clk      ;
; N/A   ; None         ; 5.467 ns   ; fsm_s_game_over ; STATE.FOOD_ACTIVATION ; clk      ;
; N/A   ; None         ; 4.949 ns   ; cnt_rdy         ; STATE.IDLE            ; clk      ;
; N/A   ; None         ; 4.832 ns   ; cnt_rdy         ; STATE.STEP_ACTIVATION ; clk      ;
; N/A   ; None         ; 3.937 ns   ; cmp_food_flag   ; STATE.FOOD_ACTIVATION ; clk      ;
; N/A   ; None         ; 3.923 ns   ; cmp_food_flag   ; STATE.STEP_ACTIVATION ; clk      ;
; N/A   ; None         ; 3.920 ns   ; cmp_food_flag   ; STATE.IDLE            ; clk      ;
; N/A   ; None         ; 3.855 ns   ; fsm_f_done      ; STATE.IDLE            ; clk      ;
; N/A   ; None         ; 3.806 ns   ; fsm_f_done      ; STATE.FOOD_ACTIVATION ; clk      ;
; N/A   ; None         ; 3.434 ns   ; fsm_s_done      ; STATE.IDLE            ; clk      ;
; N/A   ; None         ; 3.405 ns   ; fsm_s_done      ; STATE.STEP_ACTIVATION ; clk      ;
; N/A   ; None         ; 0.643 ns   ; fsm_i_done      ; STATE.FOOD_ACTIVATION ; clk      ;
; N/A   ; None         ; 0.341 ns   ; res             ; STATE.STEP_ACTIVATION ; clk      ;
; N/A   ; None         ; 0.341 ns   ; res             ; STATE.IDLE            ; clk      ;
; N/A   ; None         ; 0.247 ns   ; fsm_i_done      ; STATE.INIT_ATIVATION  ; clk      ;
; N/A   ; None         ; 0.070 ns   ; res             ; STATE.FOOD_ACTIVATION ; clk      ;
; N/A   ; None         ; 0.069 ns   ; res             ; STATE.INIT_ATIVATION  ; clk      ;
+-------+--------------+------------+-----------------+-----------------------+----------+


+-------------------------------------------------------------------------------------------+
; tco                                                                                       ;
+-------+--------------+------------+-----------------------+------------------+------------+
; Slack ; Required tco ; Actual tco ; From                  ; To               ; From Clock ;
+-------+--------------+------------+-----------------------+------------------+------------+
; N/A   ; None         ; 9.380 ns   ; STATE.INIT_ATIVATION  ; con_sel.INIT_CON ; clk        ;
; N/A   ; None         ; 9.177 ns   ; STATE.INIT_ATIVATION  ; fsm_i_start      ; clk        ;
; N/A   ; None         ; 9.148 ns   ; STATE.STEP_ACTIVATION ; fsm_s_start      ; clk        ;
; N/A   ; None         ; 8.186 ns   ; STATE.FOOD_ACTIVATION ; con_sel.STEP_CON ; clk        ;
; N/A   ; None         ; 8.075 ns   ; STATE.INIT_ATIVATION  ; con_sel.STEP_CON ; clk        ;
; N/A   ; None         ; 6.344 ns   ; STATE.FOOD_ACTIVATION ; fsm_f_start      ; clk        ;
; N/A   ; None         ; 6.344 ns   ; STATE.FOOD_ACTIVATION ; con_sel.FOOD_CON ; clk        ;
+-------+--------------+------------+-----------------------+------------------+------------+


+----------------------------------------------------------------------------------------------+
; th                                                                                           ;
+---------------+-------------+-----------+-----------------+-----------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From            ; To                    ; To Clock ;
+---------------+-------------+-----------+-----------------+-----------------------+----------+
; N/A           ; None        ; 0.161 ns  ; res             ; STATE.INIT_ATIVATION  ; clk      ;
; N/A           ; None        ; 0.160 ns  ; res             ; STATE.FOOD_ACTIVATION ; clk      ;
; N/A           ; None        ; -0.017 ns ; fsm_i_done      ; STATE.INIT_ATIVATION  ; clk      ;
; N/A           ; None        ; -0.111 ns ; res             ; STATE.STEP_ACTIVATION ; clk      ;
; N/A           ; None        ; -0.111 ns ; res             ; STATE.IDLE            ; clk      ;
; N/A           ; None        ; -0.413 ns ; fsm_i_done      ; STATE.FOOD_ACTIVATION ; clk      ;
; N/A           ; None        ; -3.175 ns ; fsm_s_done      ; STATE.STEP_ACTIVATION ; clk      ;
; N/A           ; None        ; -3.204 ns ; fsm_s_done      ; STATE.IDLE            ; clk      ;
; N/A           ; None        ; -3.576 ns ; fsm_f_done      ; STATE.FOOD_ACTIVATION ; clk      ;
; N/A           ; None        ; -3.625 ns ; fsm_f_done      ; STATE.IDLE            ; clk      ;
; N/A           ; None        ; -3.690 ns ; cmp_food_flag   ; STATE.IDLE            ; clk      ;
; N/A           ; None        ; -3.693 ns ; cmp_food_flag   ; STATE.STEP_ACTIVATION ; clk      ;
; N/A           ; None        ; -3.707 ns ; cmp_food_flag   ; STATE.FOOD_ACTIVATION ; clk      ;
; N/A           ; None        ; -4.602 ns ; cnt_rdy         ; STATE.STEP_ACTIVATION ; clk      ;
; N/A           ; None        ; -4.719 ns ; cnt_rdy         ; STATE.IDLE            ; clk      ;
; N/A           ; None        ; -5.237 ns ; fsm_s_game_over ; STATE.FOOD_ACTIVATION ; clk      ;
; N/A           ; None        ; -5.239 ns ; fsm_s_game_over ; STATE.IDLE            ; clk      ;
; N/A           ; None        ; -5.242 ns ; fsm_s_game_over ; STATE.STEP_ACTIVATION ; clk      ;
+---------------+-------------+-----------+-----------------+-----------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Full Version
    Info: Processing started: Fri May 18 15:49:35 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off fsm_main -c fsm_main --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" Internal fmax is restricted to 420.17 MHz between source register "STATE.IDLE" and destination register "STATE.STEP_ACTIVATION"
    Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.126 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y35_N21; Fanout = 2; REG Node = 'STATE.IDLE'
            Info: 2: + IC(0.499 ns) + CELL(0.150 ns) = 0.649 ns; Loc. = LCCOMB_X20_Y35_N22; Fanout = 1; COMB Node = 'STATE~11'
            Info: 3: + IC(0.243 ns) + CELL(0.150 ns) = 1.042 ns; Loc. = LCCOMB_X20_Y35_N30; Fanout = 1; COMB Node = 'STATE~13'
            Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 1.126 ns; Loc. = LCFF_X20_Y35_N31; Fanout = 3; REG Node = 'STATE.STEP_ACTIVATION'
            Info: Total cell delay = 0.384 ns ( 34.10 % )
            Info: Total interconnect delay = 0.742 ns ( 65.90 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 2.688 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(1.034 ns) + CELL(0.537 ns) = 2.688 ns; Loc. = LCFF_X20_Y35_N31; Fanout = 3; REG Node = 'STATE.STEP_ACTIVATION'
                Info: Total cell delay = 1.536 ns ( 57.14 % )
                Info: Total interconnect delay = 1.152 ns ( 42.86 % )
            Info: - Longest clock path from clock "clk" to source register is 2.688 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(1.034 ns) + CELL(0.537 ns) = 2.688 ns; Loc. = LCFF_X20_Y35_N21; Fanout = 2; REG Node = 'STATE.IDLE'
                Info: Total cell delay = 1.536 ns ( 57.14 % )
                Info: Total interconnect delay = 1.152 ns ( 42.86 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "STATE.STEP_ACTIVATION" (data pin = "fsm_s_game_over", clock pin = "clk") is 5.472 ns
    Info: + Longest pin to register delay is 8.196 ns
        Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_AC12; Fanout = 2; PIN Node = 'fsm_s_game_over'
        Info: 2: + IC(6.345 ns) + CELL(0.398 ns) = 7.573 ns; Loc. = LCCOMB_X20_Y35_N16; Fanout = 2; COMB Node = 'STATE~12'
        Info: 3: + IC(0.264 ns) + CELL(0.275 ns) = 8.112 ns; Loc. = LCCOMB_X20_Y35_N30; Fanout = 1; COMB Node = 'STATE~13'
        Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 8.196 ns; Loc. = LCFF_X20_Y35_N31; Fanout = 3; REG Node = 'STATE.STEP_ACTIVATION'
        Info: Total cell delay = 1.587 ns ( 19.36 % )
        Info: Total interconnect delay = 6.609 ns ( 80.64 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.688 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.034 ns) + CELL(0.537 ns) = 2.688 ns; Loc. = LCFF_X20_Y35_N31; Fanout = 3; REG Node = 'STATE.STEP_ACTIVATION'
        Info: Total cell delay = 1.536 ns ( 57.14 % )
        Info: Total interconnect delay = 1.152 ns ( 42.86 % )
Info: tco from clock "clk" to destination pin "con_sel.INIT_CON" through register "STATE.INIT_ATIVATION" is 9.380 ns
    Info: + Longest clock path from clock "clk" to source register is 2.688 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.034 ns) + CELL(0.537 ns) = 2.688 ns; Loc. = LCFF_X20_Y35_N9; Fanout = 5; REG Node = 'STATE.INIT_ATIVATION'
        Info: Total cell delay = 1.536 ns ( 57.14 % )
        Info: Total interconnect delay = 1.152 ns ( 42.86 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 6.442 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y35_N9; Fanout = 5; REG Node = 'STATE.INIT_ATIVATION'
        Info: 2: + IC(3.654 ns) + CELL(2.788 ns) = 6.442 ns; Loc. = PIN_AC10; Fanout = 0; PIN Node = 'con_sel.INIT_CON'
        Info: Total cell delay = 2.788 ns ( 43.28 % )
        Info: Total interconnect delay = 3.654 ns ( 56.72 % )
Info: th for register "STATE.INIT_ATIVATION" (data pin = "res", clock pin = "clk") is 0.161 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.688 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.034 ns) + CELL(0.537 ns) = 2.688 ns; Loc. = LCFF_X20_Y35_N9; Fanout = 5; REG Node = 'STATE.INIT_ATIVATION'
        Info: Total cell delay = 1.536 ns ( 57.14 % )
        Info: Total interconnect delay = 1.152 ns ( 42.86 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.793 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 4; PIN Node = 'res'
        Info: 2: + IC(1.352 ns) + CELL(0.378 ns) = 2.709 ns; Loc. = LCCOMB_X20_Y35_N8; Fanout = 1; COMB Node = 'STATE~7'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.793 ns; Loc. = LCFF_X20_Y35_N9; Fanout = 5; REG Node = 'STATE.INIT_ATIVATION'
        Info: Total cell delay = 1.441 ns ( 51.59 % )
        Info: Total interconnect delay = 1.352 ns ( 48.41 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 181 megabytes
    Info: Processing ended: Fri May 18 15:49:35 2018
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


