read -sv run_verilog_mid/adder_32b_18_76_415a267714ef86e1945537956381ae4f.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_18_76_415a267714ef86e1945537956381ae4f_yosys.v
