INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_projects/Exam/Task4/Task4.srcs/sources_1/new/Full_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_adder
INFO: [VRFC 10-311] analyzing module four_bit_multiplier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_projects/Exam/Task4/Task4.srcs/sim_1/new/test_bench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_four_bit_multiplier
