// Seed: 1008495895
macromodule module_0;
  tri0 id_1;
  assign module_1.type_3 = 0;
  assign id_2 = 1;
  always_comb id_1 = 1;
  assign id_1 = -1 && id_1(-1, -1, -1'b0);
  assign this[~-1] = id_2;
endmodule
module module_1 (
    input uwire id_0,
    input supply0 id_1,
    output logic id_2,
    input wire id_3,
    output wor id_4,
    output supply1 id_5,
    input wor id_6,
    input tri1 id_7
);
  always id_2 <= -1;
  and primCall (id_2, id_3, id_6, id_7, id_9);
  wire id_9;
  module_0 modCall_1 ();
endmodule
