{
  "Features": {
    "Bitness": 64,
    "EnabledHostFeatures": [
      "FLAGM",
      "FLAGM2"
    ],
    "DisabledHostFeatures": [
      "SVE128",
      "SVE256"
    ]
  },
  "Instructions": {
    "ptest xmm0, xmm1": {
      "ExpectedInstructionCount": 16,
      "Comment": [
        "0x66 0x0f 0x38 0x17"
      ],
      "ExpectedArm64ASM": [
        "mov v2.16b, v16.16b",
        "mov v3.16b, v17.16b",
        "and v4.16b, v2.16b, v3.16b",
        "bic v5.16b, v3.16b, v2.16b",
        "umaxv h2, v4.8h",
        "umaxv h3, v5.8h",
        "umov w20, v2.h[0]",
        "umov w21, v3.h[0]",
        "mov w22, #0x0",
        "mov w23, #0x1",
        "cmp x21, #0x0 (0)",
        "cset x24, eq",
        "tst w20, w20",
        "rmif x24, #63, #nzCv",
        "mov x26, x23",
        "mov x27, x22"
      ]
    },
    "adcx eax, ebx": {
      "ExpectedInstructionCount": 17,
      "Comment": [
        "0x66 0x0f 0x38 0xf6"
      ],
      "ExpectedArm64ASM": [
        "cset w20, hs",
        "mov x21, x7",
        "mov w22, w21",
        "mov x21, x4",
        "mov w23, w21",
        "add w21, w22, w20",
        "add w24, w23, w21",
        "mov x4, x24",
        "mrs x21, nzcv",
        "cmp w24, w22",
        "cset x23, lo",
        "cmp w24, w22",
        "cset x25, ls",
        "cmp x20, #0x1 (1)",
        "csel x22, x25, x23, eq",
        "msr nzcv, x21",
        "rmif x22, #63, #nzCv"
      ]
    },
    "adcx rax, rbx": {
      "ExpectedInstructionCount": 15,
      "Comment": [
        "0x66 REX.W 0x0f 0x38 0xf6"
      ],
      "ExpectedArm64ASM": [
        "cset w20, hs",
        "mov x21, x7",
        "mov x22, x4",
        "add x23, x21, x20",
        "add x24, x22, x23",
        "mov x4, x24",
        "mrs x22, nzcv",
        "cmp x24, x21",
        "cset x23, lo",
        "cmp x24, x21",
        "cset x25, ls",
        "cmp x20, #0x1 (1)",
        "csel x21, x25, x23, eq",
        "msr nzcv, x22",
        "rmif x21, #63, #nzCv"
      ]
    },
    "adox eax, ebx": {
      "ExpectedInstructionCount": 17,
      "Comment": [
        "0xf3 0x0f 0x38 0xf6"
      ],
      "ExpectedArm64ASM": [
        "cset w20, vs",
        "mov x21, x7",
        "mov w22, w21",
        "mov x21, x4",
        "mov w23, w21",
        "add w21, w22, w20",
        "add w24, w23, w21",
        "mov x4, x24",
        "mrs x21, nzcv",
        "cmp w24, w22",
        "cset x23, lo",
        "cmp w24, w22",
        "cset x25, ls",
        "cmp x20, #0x1 (1)",
        "csel x22, x25, x23, eq",
        "msr nzcv, x21",
        "rmif x22, #0, #nzcV"
      ]
    },
    "adox rax, rbx": {
      "ExpectedInstructionCount": 15,
      "Comment": [
        "0xf3 REX.W 0x0f 0x38 0xf6"
      ],
      "ExpectedArm64ASM": [
        "cset w20, vs",
        "mov x21, x7",
        "mov x22, x4",
        "add x23, x21, x20",
        "add x24, x22, x23",
        "mov x4, x24",
        "mrs x22, nzcv",
        "cmp x24, x21",
        "cset x23, lo",
        "cmp x24, x21",
        "cset x25, ls",
        "cmp x20, #0x1 (1)",
        "csel x21, x25, x23, eq",
        "msr nzcv, x22",
        "rmif x21, #0, #nzcV"
      ]
    }
  }
}
