Core: MebX_Qsys_Project_m1_ddr2_memory_p0 - Instance: SOPC_INST|m1_ddr2_memory
Path, Setup Margin, Hold Margin
"Address Command (Slow 900mV 85C Model)",0.207,0.566
"Bus Turnaround Time (Slow 900mV 85C Model)",5.439,--
"Core (Slow 900mV 85C Model)",0.578,-0.01
"Core Recovery/Removal (Slow 900mV 85C Model)",1.056,0.461
"Read Capture (Slow 900mV 85C Model)",0.149,0.101
"Read Resync (Slow 900mV 85C Model)",2.718,5.4
"Write (Slow 900mV 85C Model)",-0.081,-0.081
"Write Leveling tDQSS (Slow 900mV 85C Model)",0.392,0.392
"Write Leveling tDSS/tDSH (Slow 900mV 85C Model)",0.42,0.42
"Address Command (Slow 900mV 0C Model)",0.187,0.628
"Bus Turnaround Time (Slow 900mV 0C Model)",5.465,--
"Core (Slow 900mV 0C Model)",0.777,0.046
"Core Recovery/Removal (Slow 900mV 0C Model)",1.316,0.447
"Read Capture (Slow 900mV 0C Model)",0.152,0.104
"Read Resync (Slow 900mV 0C Model)",2.755,5.442
"Write (Slow 900mV 0C Model)",-0.053,-0.053
"Write Leveling tDQSS (Slow 900mV 0C Model)",0.392,0.392
"Write Leveling tDSS/tDSH (Slow 900mV 0C Model)",0.42,0.42
"Address Command (Fast 900mV 0C Model)",0.143,0.815
"Bus Turnaround Time (Fast 900mV 0C Model)",5.513,--
"Core (Fast 900mV 0C Model)",0.593,0.128
"Core Recovery/Removal (Fast 900mV 0C Model)",2.443,0.252
"Read Capture (Fast 900mV 0C Model)",0.182,0.134
"Read Resync (Fast 900mV 0C Model)",3.186,5.837
"Write (Fast 900mV 0C Model)",-0.073,-0.073
"Write Leveling tDQSS (Fast 900mV 0C Model)",0.392,0.392
"Write Leveling tDSS/tDSH (Fast 900mV 0C Model)",0.42,0.42
