

================================================================
== Vitis HLS Report for 'CP_removal_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_54_3'
================================================================
* Date:           Wed Sep 14 20:23:50 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  1.982 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_53_2_VITIS_LOOP_54_3  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     250|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      63|    -|
|Register         |        -|     -|     184|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     184|     313|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln53_fu_173_p2                |         +|   0|  0|  71|          64|           1|
    |add_ln54_fu_196_p2                |         +|   0|  0|  38|          31|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_io                |       and|   0|  0|   2|           1|           1|
    |icmp_ln53_fu_168_p2               |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln54_fu_163_p2               |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln55_fu_191_p2               |      icmp|   0|  0|  20|          32|          32|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |select_ln53_fu_179_p3             |    select|   0|  0|  31|           1|          31|
    |t_3_fu_202_p3                     |    select|   0|  0|  31|           1|          31|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 250|         230|         198|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |data_in_TDATA_blk_n      |   9|          2|    1|          2|
    |data_out_TDATA_blk_n     |   9|          2|    1|          2|
    |indvar_flatten_fu_78     |   9|          2|   64|        128|
    |t_fu_74                  |   9|          2|   31|         62|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  63|         14|  100|        200|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |empty_reg_284_0          |  64|   0|   64|          0|
    |empty_reg_284_1          |   8|   0|    8|          0|
    |empty_reg_284_2          |   8|   0|    8|          0|
    |empty_reg_284_3          |   1|   0|    1|          0|
    |empty_reg_284_4          |   1|   0|    1|          0|
    |empty_reg_284_5          |   1|   0|    1|          0|
    |empty_reg_284_6          |   1|   0|    1|          0|
    |icmp_ln55_reg_280        |   1|   0|    1|          0|
    |indvar_flatten_fu_78     |  64|   0|   64|          0|
    |t_fu_74                  |  31|   0|   31|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 184|   0|  184|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |                    Source Object                    |    C Type    |
+--------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  CP_removal_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_54_3|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  CP_removal_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_54_3|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  CP_removal_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_54_3|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  CP_removal_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_54_3|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  CP_removal_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_54_3|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  CP_removal_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_54_3|  return value|
|data_in_TVALID      |   in|    1|        axis|                                     data_in_V_data_V|       pointer|
|data_in_TDATA       |   in|   64|        axis|                                     data_in_V_data_V|       pointer|
|data_out_TREADY     |   in|    1|        axis|                                    data_out_V_data_V|       pointer|
|data_out_TDATA      |  out|   64|        axis|                                    data_out_V_data_V|       pointer|
|add                 |   in|   32|     ap_none|                                                  add|        scalar|
|bound               |   in|   64|     ap_none|                                                bound|        scalar|
|data_in_TREADY      |  out|    1|        axis|                                     data_in_V_dest_V|       pointer|
|data_in_TDEST       |   in|    1|        axis|                                     data_in_V_dest_V|       pointer|
|data_in_TKEEP       |   in|    8|        axis|                                     data_in_V_keep_V|       pointer|
|data_in_TSTRB       |   in|    8|        axis|                                     data_in_V_strb_V|       pointer|
|data_in_TUSER       |   in|    1|        axis|                                     data_in_V_user_V|       pointer|
|data_in_TLAST       |   in|    1|        axis|                                     data_in_V_last_V|       pointer|
|data_in_TID         |   in|    1|        axis|                                       data_in_V_id_V|       pointer|
|CP_length_5_reload  |   in|   32|     ap_none|                                   CP_length_5_reload|        scalar|
|data_out_TVALID     |  out|    1|        axis|                                    data_out_V_dest_V|       pointer|
|data_out_TDEST      |  out|    1|        axis|                                    data_out_V_dest_V|       pointer|
|data_out_TKEEP      |  out|    8|        axis|                                    data_out_V_keep_V|       pointer|
|data_out_TSTRB      |  out|    8|        axis|                                    data_out_V_strb_V|       pointer|
|data_out_TUSER      |  out|    1|        axis|                                    data_out_V_user_V|       pointer|
|data_out_TLAST      |  out|    1|        axis|                                    data_out_V_last_V|       pointer|
|data_out_TID        |  out|    1|        axis|                                      data_out_V_id_V|       pointer|
+--------------------+-----+-----+------------+-----------------------------------------------------+--------------+

