
tasiyici1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00012d84  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000788  08012f28  08012f28  00013f28  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080136b0  080136b0  000151f0  2**0
                  CONTENTS
  4 .ARM          00000008  080136b0  080136b0  000146b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080136b8  080136b8  000151f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080136b8  080136b8  000146b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080136bc  080136bc  000146bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001f0  20000000  080136c0  00015000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002ab4  200001f0  080138b0  000151f0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20002ca4  080138b0  00015ca4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000151f0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001d0ec  00000000  00000000  00015220  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000041e2  00000000  00000000  0003230c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001948  00000000  00000000  000364f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000013b1  00000000  00000000  00037e38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001d074  00000000  00000000  000391e9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00022f55  00000000  00000000  0005625d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a722b  00000000  00000000  000791b2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001203dd  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008444  00000000  00000000  00120420  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000065  00000000  00000000  00128864  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001f0 	.word	0x200001f0
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08012f0c 	.word	0x08012f0c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001f4 	.word	0x200001f4
 80001dc:	08012f0c 	.word	0x08012f0c

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b9a0 	b.w	8000ff0 <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f83c 	bl	8000d34 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff0b 	bl	8000aec <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	@ (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc81 	bl	8000608 <__aeabi_dmul>
 8000d06:	f7ff ff57 	bl	8000bb8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc02 	bl	8000514 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	@ (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc78 	bl	8000608 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff faba 	bl	8000298 <__aeabi_dsub>
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <__udivmoddi4>:
 8000d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d38:	9d08      	ldr	r5, [sp, #32]
 8000d3a:	460c      	mov	r4, r1
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d14e      	bne.n	8000dde <__udivmoddi4+0xaa>
 8000d40:	4694      	mov	ip, r2
 8000d42:	458c      	cmp	ip, r1
 8000d44:	4686      	mov	lr, r0
 8000d46:	fab2 f282 	clz	r2, r2
 8000d4a:	d962      	bls.n	8000e12 <__udivmoddi4+0xde>
 8000d4c:	b14a      	cbz	r2, 8000d62 <__udivmoddi4+0x2e>
 8000d4e:	f1c2 0320 	rsb	r3, r2, #32
 8000d52:	4091      	lsls	r1, r2
 8000d54:	fa20 f303 	lsr.w	r3, r0, r3
 8000d58:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d5c:	4319      	orrs	r1, r3
 8000d5e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d62:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d66:	fa1f f68c 	uxth.w	r6, ip
 8000d6a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d6e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d72:	fb07 1114 	mls	r1, r7, r4, r1
 8000d76:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d7a:	fb04 f106 	mul.w	r1, r4, r6
 8000d7e:	4299      	cmp	r1, r3
 8000d80:	d90a      	bls.n	8000d98 <__udivmoddi4+0x64>
 8000d82:	eb1c 0303 	adds.w	r3, ip, r3
 8000d86:	f104 30ff 	add.w	r0, r4, #4294967295
 8000d8a:	f080 8112 	bcs.w	8000fb2 <__udivmoddi4+0x27e>
 8000d8e:	4299      	cmp	r1, r3
 8000d90:	f240 810f 	bls.w	8000fb2 <__udivmoddi4+0x27e>
 8000d94:	3c02      	subs	r4, #2
 8000d96:	4463      	add	r3, ip
 8000d98:	1a59      	subs	r1, r3, r1
 8000d9a:	fa1f f38e 	uxth.w	r3, lr
 8000d9e:	fbb1 f0f7 	udiv	r0, r1, r7
 8000da2:	fb07 1110 	mls	r1, r7, r0, r1
 8000da6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000daa:	fb00 f606 	mul.w	r6, r0, r6
 8000dae:	429e      	cmp	r6, r3
 8000db0:	d90a      	bls.n	8000dc8 <__udivmoddi4+0x94>
 8000db2:	eb1c 0303 	adds.w	r3, ip, r3
 8000db6:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dba:	f080 80fc 	bcs.w	8000fb6 <__udivmoddi4+0x282>
 8000dbe:	429e      	cmp	r6, r3
 8000dc0:	f240 80f9 	bls.w	8000fb6 <__udivmoddi4+0x282>
 8000dc4:	4463      	add	r3, ip
 8000dc6:	3802      	subs	r0, #2
 8000dc8:	1b9b      	subs	r3, r3, r6
 8000dca:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000dce:	2100      	movs	r1, #0
 8000dd0:	b11d      	cbz	r5, 8000dda <__udivmoddi4+0xa6>
 8000dd2:	40d3      	lsrs	r3, r2
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	e9c5 3200 	strd	r3, r2, [r5]
 8000dda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dde:	428b      	cmp	r3, r1
 8000de0:	d905      	bls.n	8000dee <__udivmoddi4+0xba>
 8000de2:	b10d      	cbz	r5, 8000de8 <__udivmoddi4+0xb4>
 8000de4:	e9c5 0100 	strd	r0, r1, [r5]
 8000de8:	2100      	movs	r1, #0
 8000dea:	4608      	mov	r0, r1
 8000dec:	e7f5      	b.n	8000dda <__udivmoddi4+0xa6>
 8000dee:	fab3 f183 	clz	r1, r3
 8000df2:	2900      	cmp	r1, #0
 8000df4:	d146      	bne.n	8000e84 <__udivmoddi4+0x150>
 8000df6:	42a3      	cmp	r3, r4
 8000df8:	d302      	bcc.n	8000e00 <__udivmoddi4+0xcc>
 8000dfa:	4290      	cmp	r0, r2
 8000dfc:	f0c0 80f0 	bcc.w	8000fe0 <__udivmoddi4+0x2ac>
 8000e00:	1a86      	subs	r6, r0, r2
 8000e02:	eb64 0303 	sbc.w	r3, r4, r3
 8000e06:	2001      	movs	r0, #1
 8000e08:	2d00      	cmp	r5, #0
 8000e0a:	d0e6      	beq.n	8000dda <__udivmoddi4+0xa6>
 8000e0c:	e9c5 6300 	strd	r6, r3, [r5]
 8000e10:	e7e3      	b.n	8000dda <__udivmoddi4+0xa6>
 8000e12:	2a00      	cmp	r2, #0
 8000e14:	f040 8090 	bne.w	8000f38 <__udivmoddi4+0x204>
 8000e18:	eba1 040c 	sub.w	r4, r1, ip
 8000e1c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e20:	fa1f f78c 	uxth.w	r7, ip
 8000e24:	2101      	movs	r1, #1
 8000e26:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e2a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e2e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e32:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e36:	fb07 f006 	mul.w	r0, r7, r6
 8000e3a:	4298      	cmp	r0, r3
 8000e3c:	d908      	bls.n	8000e50 <__udivmoddi4+0x11c>
 8000e3e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e42:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e46:	d202      	bcs.n	8000e4e <__udivmoddi4+0x11a>
 8000e48:	4298      	cmp	r0, r3
 8000e4a:	f200 80cd 	bhi.w	8000fe8 <__udivmoddi4+0x2b4>
 8000e4e:	4626      	mov	r6, r4
 8000e50:	1a1c      	subs	r4, r3, r0
 8000e52:	fa1f f38e 	uxth.w	r3, lr
 8000e56:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e5a:	fb08 4410 	mls	r4, r8, r0, r4
 8000e5e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e62:	fb00 f707 	mul.w	r7, r0, r7
 8000e66:	429f      	cmp	r7, r3
 8000e68:	d908      	bls.n	8000e7c <__udivmoddi4+0x148>
 8000e6a:	eb1c 0303 	adds.w	r3, ip, r3
 8000e6e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e72:	d202      	bcs.n	8000e7a <__udivmoddi4+0x146>
 8000e74:	429f      	cmp	r7, r3
 8000e76:	f200 80b0 	bhi.w	8000fda <__udivmoddi4+0x2a6>
 8000e7a:	4620      	mov	r0, r4
 8000e7c:	1bdb      	subs	r3, r3, r7
 8000e7e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e82:	e7a5      	b.n	8000dd0 <__udivmoddi4+0x9c>
 8000e84:	f1c1 0620 	rsb	r6, r1, #32
 8000e88:	408b      	lsls	r3, r1
 8000e8a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e8e:	431f      	orrs	r7, r3
 8000e90:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e94:	fa04 f301 	lsl.w	r3, r4, r1
 8000e98:	ea43 030c 	orr.w	r3, r3, ip
 8000e9c:	40f4      	lsrs	r4, r6
 8000e9e:	fa00 f801 	lsl.w	r8, r0, r1
 8000ea2:	0c38      	lsrs	r0, r7, #16
 8000ea4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000ea8:	fbb4 fef0 	udiv	lr, r4, r0
 8000eac:	fa1f fc87 	uxth.w	ip, r7
 8000eb0:	fb00 441e 	mls	r4, r0, lr, r4
 8000eb4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000eb8:	fb0e f90c 	mul.w	r9, lr, ip
 8000ebc:	45a1      	cmp	r9, r4
 8000ebe:	fa02 f201 	lsl.w	r2, r2, r1
 8000ec2:	d90a      	bls.n	8000eda <__udivmoddi4+0x1a6>
 8000ec4:	193c      	adds	r4, r7, r4
 8000ec6:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000eca:	f080 8084 	bcs.w	8000fd6 <__udivmoddi4+0x2a2>
 8000ece:	45a1      	cmp	r9, r4
 8000ed0:	f240 8081 	bls.w	8000fd6 <__udivmoddi4+0x2a2>
 8000ed4:	f1ae 0e02 	sub.w	lr, lr, #2
 8000ed8:	443c      	add	r4, r7
 8000eda:	eba4 0409 	sub.w	r4, r4, r9
 8000ede:	fa1f f983 	uxth.w	r9, r3
 8000ee2:	fbb4 f3f0 	udiv	r3, r4, r0
 8000ee6:	fb00 4413 	mls	r4, r0, r3, r4
 8000eea:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000eee:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ef2:	45a4      	cmp	ip, r4
 8000ef4:	d907      	bls.n	8000f06 <__udivmoddi4+0x1d2>
 8000ef6:	193c      	adds	r4, r7, r4
 8000ef8:	f103 30ff 	add.w	r0, r3, #4294967295
 8000efc:	d267      	bcs.n	8000fce <__udivmoddi4+0x29a>
 8000efe:	45a4      	cmp	ip, r4
 8000f00:	d965      	bls.n	8000fce <__udivmoddi4+0x29a>
 8000f02:	3b02      	subs	r3, #2
 8000f04:	443c      	add	r4, r7
 8000f06:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000f0a:	fba0 9302 	umull	r9, r3, r0, r2
 8000f0e:	eba4 040c 	sub.w	r4, r4, ip
 8000f12:	429c      	cmp	r4, r3
 8000f14:	46ce      	mov	lr, r9
 8000f16:	469c      	mov	ip, r3
 8000f18:	d351      	bcc.n	8000fbe <__udivmoddi4+0x28a>
 8000f1a:	d04e      	beq.n	8000fba <__udivmoddi4+0x286>
 8000f1c:	b155      	cbz	r5, 8000f34 <__udivmoddi4+0x200>
 8000f1e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f22:	eb64 040c 	sbc.w	r4, r4, ip
 8000f26:	fa04 f606 	lsl.w	r6, r4, r6
 8000f2a:	40cb      	lsrs	r3, r1
 8000f2c:	431e      	orrs	r6, r3
 8000f2e:	40cc      	lsrs	r4, r1
 8000f30:	e9c5 6400 	strd	r6, r4, [r5]
 8000f34:	2100      	movs	r1, #0
 8000f36:	e750      	b.n	8000dda <__udivmoddi4+0xa6>
 8000f38:	f1c2 0320 	rsb	r3, r2, #32
 8000f3c:	fa20 f103 	lsr.w	r1, r0, r3
 8000f40:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f44:	fa24 f303 	lsr.w	r3, r4, r3
 8000f48:	4094      	lsls	r4, r2
 8000f4a:	430c      	orrs	r4, r1
 8000f4c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f50:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f54:	fa1f f78c 	uxth.w	r7, ip
 8000f58:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f5c:	fb08 3110 	mls	r1, r8, r0, r3
 8000f60:	0c23      	lsrs	r3, r4, #16
 8000f62:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f66:	fb00 f107 	mul.w	r1, r0, r7
 8000f6a:	4299      	cmp	r1, r3
 8000f6c:	d908      	bls.n	8000f80 <__udivmoddi4+0x24c>
 8000f6e:	eb1c 0303 	adds.w	r3, ip, r3
 8000f72:	f100 36ff 	add.w	r6, r0, #4294967295
 8000f76:	d22c      	bcs.n	8000fd2 <__udivmoddi4+0x29e>
 8000f78:	4299      	cmp	r1, r3
 8000f7a:	d92a      	bls.n	8000fd2 <__udivmoddi4+0x29e>
 8000f7c:	3802      	subs	r0, #2
 8000f7e:	4463      	add	r3, ip
 8000f80:	1a5b      	subs	r3, r3, r1
 8000f82:	b2a4      	uxth	r4, r4
 8000f84:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f88:	fb08 3311 	mls	r3, r8, r1, r3
 8000f8c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f90:	fb01 f307 	mul.w	r3, r1, r7
 8000f94:	42a3      	cmp	r3, r4
 8000f96:	d908      	bls.n	8000faa <__udivmoddi4+0x276>
 8000f98:	eb1c 0404 	adds.w	r4, ip, r4
 8000f9c:	f101 36ff 	add.w	r6, r1, #4294967295
 8000fa0:	d213      	bcs.n	8000fca <__udivmoddi4+0x296>
 8000fa2:	42a3      	cmp	r3, r4
 8000fa4:	d911      	bls.n	8000fca <__udivmoddi4+0x296>
 8000fa6:	3902      	subs	r1, #2
 8000fa8:	4464      	add	r4, ip
 8000faa:	1ae4      	subs	r4, r4, r3
 8000fac:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000fb0:	e739      	b.n	8000e26 <__udivmoddi4+0xf2>
 8000fb2:	4604      	mov	r4, r0
 8000fb4:	e6f0      	b.n	8000d98 <__udivmoddi4+0x64>
 8000fb6:	4608      	mov	r0, r1
 8000fb8:	e706      	b.n	8000dc8 <__udivmoddi4+0x94>
 8000fba:	45c8      	cmp	r8, r9
 8000fbc:	d2ae      	bcs.n	8000f1c <__udivmoddi4+0x1e8>
 8000fbe:	ebb9 0e02 	subs.w	lr, r9, r2
 8000fc2:	eb63 0c07 	sbc.w	ip, r3, r7
 8000fc6:	3801      	subs	r0, #1
 8000fc8:	e7a8      	b.n	8000f1c <__udivmoddi4+0x1e8>
 8000fca:	4631      	mov	r1, r6
 8000fcc:	e7ed      	b.n	8000faa <__udivmoddi4+0x276>
 8000fce:	4603      	mov	r3, r0
 8000fd0:	e799      	b.n	8000f06 <__udivmoddi4+0x1d2>
 8000fd2:	4630      	mov	r0, r6
 8000fd4:	e7d4      	b.n	8000f80 <__udivmoddi4+0x24c>
 8000fd6:	46d6      	mov	lr, sl
 8000fd8:	e77f      	b.n	8000eda <__udivmoddi4+0x1a6>
 8000fda:	4463      	add	r3, ip
 8000fdc:	3802      	subs	r0, #2
 8000fde:	e74d      	b.n	8000e7c <__udivmoddi4+0x148>
 8000fe0:	4606      	mov	r6, r0
 8000fe2:	4623      	mov	r3, r4
 8000fe4:	4608      	mov	r0, r1
 8000fe6:	e70f      	b.n	8000e08 <__udivmoddi4+0xd4>
 8000fe8:	3e02      	subs	r6, #2
 8000fea:	4463      	add	r3, ip
 8000fec:	e730      	b.n	8000e50 <__udivmoddi4+0x11c>
 8000fee:	bf00      	nop

08000ff0 <__aeabi_idiv0>:
 8000ff0:	4770      	bx	lr
 8000ff2:	bf00      	nop

08000ff4 <PassiveBuzz_ON>:
 * @brief : Buzzer is set when the function is called(DutyCycle is configurated by the CCRx REG)
 * @param :  htim_X        : it's set by &htimX. X is the number of timers
 * @param :  PWM_Channel_X :  it's set by TIM_CHANNEL_X . X is the number of timer's channels
 * @retval: None
 */
void PassiveBuzz_ON(TIM_HandleTypeDef *htim_X, uint32_t PWM_Channel_X){
 8000ff4:	b590      	push	{r4, r7, lr}
 8000ff6:	b083      	sub	sp, #12
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	6078      	str	r0, [r7, #4]
 8000ffc:	6039      	str	r1, [r7, #0]

	switch (PWM_Channel_X){
 8000ffe:	683b      	ldr	r3, [r7, #0]
 8001000:	2b0c      	cmp	r3, #12
 8001002:	d875      	bhi.n	80010f0 <PassiveBuzz_ON+0xfc>
 8001004:	a201      	add	r2, pc, #4	@ (adr r2, 800100c <PassiveBuzz_ON+0x18>)
 8001006:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800100a:	bf00      	nop
 800100c:	08001041 	.word	0x08001041
 8001010:	080010f1 	.word	0x080010f1
 8001014:	080010f1 	.word	0x080010f1
 8001018:	080010f1 	.word	0x080010f1
 800101c:	0800106d 	.word	0x0800106d
 8001020:	080010f1 	.word	0x080010f1
 8001024:	080010f1 	.word	0x080010f1
 8001028:	080010f1 	.word	0x080010f1
 800102c:	08001099 	.word	0x08001099
 8001030:	080010f1 	.word	0x080010f1
 8001034:	080010f1 	.word	0x080010f1
 8001038:	080010f1 	.word	0x080010f1
 800103c:	080010c5 	.word	0x080010c5

	case TIM_CHANNEL_1 :
		htim_X->Instance->CCR1 =  0.5 * (htim_X->Instance->ARR);
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001046:	4618      	mov	r0, r3
 8001048:	f7ff fa64 	bl	8000514 <__aeabi_ui2d>
 800104c:	f04f 0200 	mov.w	r2, #0
 8001050:	4b29      	ldr	r3, [pc, #164]	@ (80010f8 <PassiveBuzz_ON+0x104>)
 8001052:	f7ff fad9 	bl	8000608 <__aeabi_dmul>
 8001056:	4602      	mov	r2, r0
 8001058:	460b      	mov	r3, r1
 800105a:	4610      	mov	r0, r2
 800105c:	4619      	mov	r1, r3
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	681c      	ldr	r4, [r3, #0]
 8001062:	f7ff fda9 	bl	8000bb8 <__aeabi_d2uiz>
 8001066:	4603      	mov	r3, r0
 8001068:	6363      	str	r3, [r4, #52]	@ 0x34
	break;
 800106a:	e041      	b.n	80010f0 <PassiveBuzz_ON+0xfc>

	case TIM_CHANNEL_2 :
		htim_X->Instance->CCR2 =  0.5 * (htim_X->Instance->ARR);
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001072:	4618      	mov	r0, r3
 8001074:	f7ff fa4e 	bl	8000514 <__aeabi_ui2d>
 8001078:	f04f 0200 	mov.w	r2, #0
 800107c:	4b1e      	ldr	r3, [pc, #120]	@ (80010f8 <PassiveBuzz_ON+0x104>)
 800107e:	f7ff fac3 	bl	8000608 <__aeabi_dmul>
 8001082:	4602      	mov	r2, r0
 8001084:	460b      	mov	r3, r1
 8001086:	4610      	mov	r0, r2
 8001088:	4619      	mov	r1, r3
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	681c      	ldr	r4, [r3, #0]
 800108e:	f7ff fd93 	bl	8000bb8 <__aeabi_d2uiz>
 8001092:	4603      	mov	r3, r0
 8001094:	63a3      	str	r3, [r4, #56]	@ 0x38
	break;
 8001096:	e02b      	b.n	80010f0 <PassiveBuzz_ON+0xfc>

	case TIM_CHANNEL_3 :
		htim_X->Instance->CCR3 =  0.5 * (htim_X->Instance->ARR);
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800109e:	4618      	mov	r0, r3
 80010a0:	f7ff fa38 	bl	8000514 <__aeabi_ui2d>
 80010a4:	f04f 0200 	mov.w	r2, #0
 80010a8:	4b13      	ldr	r3, [pc, #76]	@ (80010f8 <PassiveBuzz_ON+0x104>)
 80010aa:	f7ff faad 	bl	8000608 <__aeabi_dmul>
 80010ae:	4602      	mov	r2, r0
 80010b0:	460b      	mov	r3, r1
 80010b2:	4610      	mov	r0, r2
 80010b4:	4619      	mov	r1, r3
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	681c      	ldr	r4, [r3, #0]
 80010ba:	f7ff fd7d 	bl	8000bb8 <__aeabi_d2uiz>
 80010be:	4603      	mov	r3, r0
 80010c0:	63e3      	str	r3, [r4, #60]	@ 0x3c
	break;
 80010c2:	e015      	b.n	80010f0 <PassiveBuzz_ON+0xfc>

	case TIM_CHANNEL_4 :
		htim_X->Instance->CCR4 =  0.5 * (htim_X->Instance->ARR);
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80010ca:	4618      	mov	r0, r3
 80010cc:	f7ff fa22 	bl	8000514 <__aeabi_ui2d>
 80010d0:	f04f 0200 	mov.w	r2, #0
 80010d4:	4b08      	ldr	r3, [pc, #32]	@ (80010f8 <PassiveBuzz_ON+0x104>)
 80010d6:	f7ff fa97 	bl	8000608 <__aeabi_dmul>
 80010da:	4602      	mov	r2, r0
 80010dc:	460b      	mov	r3, r1
 80010de:	4610      	mov	r0, r2
 80010e0:	4619      	mov	r1, r3
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	681c      	ldr	r4, [r3, #0]
 80010e6:	f7ff fd67 	bl	8000bb8 <__aeabi_d2uiz>
 80010ea:	4603      	mov	r3, r0
 80010ec:	6423      	str	r3, [r4, #64]	@ 0x40
	break;
 80010ee:	bf00      	nop
	}


}
 80010f0:	bf00      	nop
 80010f2:	370c      	adds	r7, #12
 80010f4:	46bd      	mov	sp, r7
 80010f6:	bd90      	pop	{r4, r7, pc}
 80010f8:	3fe00000 	.word	0x3fe00000

080010fc <PassiveBuzz_OFF>:
 * @brief  : Buzzer is deactivated when the function is called (DutyCycle is zero)
 * @param  : htim_X        : it's set by &htimX. X is the number of timers
 * @param  : PWM_Channel_X :  it's set by TIM_CHANNEL_X . X is the number of timer's channels
 * @retval : None
 */
void PassiveBuzz_OFF(TIM_HandleTypeDef *htim_X, uint32_t PWM_Channel_X){
 80010fc:	b480      	push	{r7}
 80010fe:	b083      	sub	sp, #12
 8001100:	af00      	add	r7, sp, #0
 8001102:	6078      	str	r0, [r7, #4]
 8001104:	6039      	str	r1, [r7, #0]
	switch (PWM_Channel_X){
 8001106:	683b      	ldr	r3, [r7, #0]
 8001108:	2b0c      	cmp	r3, #12
 800110a:	d831      	bhi.n	8001170 <PassiveBuzz_OFF+0x74>
 800110c:	a201      	add	r2, pc, #4	@ (adr r2, 8001114 <PassiveBuzz_OFF+0x18>)
 800110e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001112:	bf00      	nop
 8001114:	08001149 	.word	0x08001149
 8001118:	08001171 	.word	0x08001171
 800111c:	08001171 	.word	0x08001171
 8001120:	08001171 	.word	0x08001171
 8001124:	08001153 	.word	0x08001153
 8001128:	08001171 	.word	0x08001171
 800112c:	08001171 	.word	0x08001171
 8001130:	08001171 	.word	0x08001171
 8001134:	0800115d 	.word	0x0800115d
 8001138:	08001171 	.word	0x08001171
 800113c:	08001171 	.word	0x08001171
 8001140:	08001171 	.word	0x08001171
 8001144:	08001167 	.word	0x08001167

	case TIM_CHANNEL_1 :
		htim_X->Instance->CCR1 = 0;
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	2200      	movs	r2, #0
 800114e:	635a      	str	r2, [r3, #52]	@ 0x34
	break;
 8001150:	e00e      	b.n	8001170 <PassiveBuzz_OFF+0x74>

	case TIM_CHANNEL_2 :
		htim_X->Instance->CCR2 = 0;
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	2200      	movs	r2, #0
 8001158:	639a      	str	r2, [r3, #56]	@ 0x38
	break;
 800115a:	e009      	b.n	8001170 <PassiveBuzz_OFF+0x74>

	case TIM_CHANNEL_3 :
		htim_X->Instance->CCR3 = 0;
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	2200      	movs	r2, #0
 8001162:	63da      	str	r2, [r3, #60]	@ 0x3c
	break;
 8001164:	e004      	b.n	8001170 <PassiveBuzz_OFF+0x74>

	case TIM_CHANNEL_4 :
		htim_X->Instance->CCR4 = 0;
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	2200      	movs	r2, #0
 800116c:	641a      	str	r2, [r3, #64]	@ 0x40
	break;
 800116e:	bf00      	nop
	}
}
 8001170:	bf00      	nop
 8001172:	370c      	adds	r7, #12
 8001174:	46bd      	mov	sp, r7
 8001176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800117a:	4770      	bx	lr

0800117c <PassiveBuzz_Init>:
 * @param  : htim_X        : it's set by &htimX. X is the number of timers
 * @param  : PWM_Channel_X :  it's set by TIM_CHANNEL_X . X is the number of timer's channels
 * @param  : Buzzer_Frequency : it's necessary to calculate PSC value, it is recommended to look at product datasheet
 * @retval : None
 */
void PassiveBuzz_Init(TIM_HandleTypeDef *htim_X, uint32_t PWM_Channel_X){
 800117c:	b580      	push	{r7, lr}
 800117e:	b082      	sub	sp, #8
 8001180:	af00      	add	r7, sp, #0
 8001182:	6078      	str	r0, [r7, #4]
 8001184:	6039      	str	r1, [r7, #0]

	switch (PWM_Channel_X){
 8001186:	683b      	ldr	r3, [r7, #0]
 8001188:	2b0c      	cmp	r3, #12
 800118a:	d831      	bhi.n	80011f0 <PassiveBuzz_Init+0x74>
 800118c:	a201      	add	r2, pc, #4	@ (adr r2, 8001194 <PassiveBuzz_Init+0x18>)
 800118e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001192:	bf00      	nop
 8001194:	080011c9 	.word	0x080011c9
 8001198:	080011f1 	.word	0x080011f1
 800119c:	080011f1 	.word	0x080011f1
 80011a0:	080011f1 	.word	0x080011f1
 80011a4:	080011d3 	.word	0x080011d3
 80011a8:	080011f1 	.word	0x080011f1
 80011ac:	080011f1 	.word	0x080011f1
 80011b0:	080011f1 	.word	0x080011f1
 80011b4:	080011dd 	.word	0x080011dd
 80011b8:	080011f1 	.word	0x080011f1
 80011bc:	080011f1 	.word	0x080011f1
 80011c0:	080011f1 	.word	0x080011f1
 80011c4:	080011e7 	.word	0x080011e7
	case TIM_CHANNEL_1 :
		   htim_X->Instance->CCR1 = 0;
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	2200      	movs	r2, #0
 80011ce:	635a      	str	r2, [r3, #52]	@ 0x34
	break;
 80011d0:	e00e      	b.n	80011f0 <PassiveBuzz_Init+0x74>

	case TIM_CHANNEL_2 :
		   htim_X->Instance->CCR2 = 0;
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	2200      	movs	r2, #0
 80011d8:	639a      	str	r2, [r3, #56]	@ 0x38
	break;
 80011da:	e009      	b.n	80011f0 <PassiveBuzz_Init+0x74>

	case TIM_CHANNEL_3 :
		   htim_X->Instance->CCR3 = 0;
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	2200      	movs	r2, #0
 80011e2:	63da      	str	r2, [r3, #60]	@ 0x3c
	break;
 80011e4:	e004      	b.n	80011f0 <PassiveBuzz_Init+0x74>

	case TIM_CHANNEL_4 :
		   htim_X->Instance->CCR4 = 0;
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	2200      	movs	r2, #0
 80011ec:	641a      	str	r2, [r3, #64]	@ 0x40
	break;
 80011ee:	bf00      	nop
	}

	HAL_TIM_PWM_Start(htim_X, PWM_Channel_X);
 80011f0:	6839      	ldr	r1, [r7, #0]
 80011f2:	6878      	ldr	r0, [r7, #4]
 80011f4:	f006 ffc4 	bl	8008180 <HAL_TIM_PWM_Start>

	PassiveBuzz_ON(htim_X, PWM_Channel_X);
 80011f8:	6839      	ldr	r1, [r7, #0]
 80011fa:	6878      	ldr	r0, [r7, #4]
 80011fc:	f7ff fefa 	bl	8000ff4 <PassiveBuzz_ON>
	HAL_Delay(1000);
 8001200:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001204:	f002 fa4e 	bl	80036a4 <HAL_Delay>
	PassiveBuzz_OFF(htim_X, PWM_Channel_X);
 8001208:	6839      	ldr	r1, [r7, #0]
 800120a:	6878      	ldr	r0, [r7, #4]
 800120c:	f7ff ff76 	bl	80010fc <PassiveBuzz_OFF>
}
 8001210:	bf00      	nop
 8001212:	3708      	adds	r7, #8
 8001214:	46bd      	mov	sp, r7
 8001216:	bd80      	pop	{r7, pc}

08001218 <SD_FillVariables>:
extern float GPS_Latitude;				/*! Location info of satellite on the earth 	 */

extern float BatteryVoltage;


void SD_FillVariables(void){
 8001218:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800121c:	b09d      	sub	sp, #116	@ 0x74
 800121e:	af12      	add	r7, sp, #72	@ 0x48

    	SD_Data.Carr_Pressure 	 = MS5611_Press;  // there will be "MS5611_Press" instead of "101325.12"
 8001220:	4b48      	ldr	r3, [pc, #288]	@ (8001344 <SD_FillVariables+0x12c>)
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	4a48      	ldr	r2, [pc, #288]	@ (8001348 <SD_FillVariables+0x130>)
 8001226:	6013      	str	r3, [r2, #0]
    	SD_Data.Carr_Temperature = MS5611_Temp;
 8001228:	4b48      	ldr	r3, [pc, #288]	@ (800134c <SD_FillVariables+0x134>)
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	4a46      	ldr	r2, [pc, #280]	@ (8001348 <SD_FillVariables+0x130>)
 800122e:	60d3      	str	r3, [r2, #12]
    	SD_Data.Carr_VertHeight  = MS5611_Altitude;
 8001230:	4b47      	ldr	r3, [pc, #284]	@ (8001350 <SD_FillVariables+0x138>)
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	4a44      	ldr	r2, [pc, #272]	@ (8001348 <SD_FillVariables+0x130>)
 8001236:	6093      	str	r3, [r2, #8]
    	SD_Data.Carr_VertSpeed 	 =  MS5611_VertSpeed;
 8001238:	4b46      	ldr	r3, [pc, #280]	@ (8001354 <SD_FillVariables+0x13c>)
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	4a42      	ldr	r2, [pc, #264]	@ (8001348 <SD_FillVariables+0x130>)
 800123e:	6053      	str	r3, [r2, #4]

    	SD_Data.Carr_GPS_Latitude  = GPS_Latitude;
 8001240:	4b45      	ldr	r3, [pc, #276]	@ (8001358 <SD_FillVariables+0x140>)
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	4a40      	ldr	r2, [pc, #256]	@ (8001348 <SD_FillVariables+0x130>)
 8001246:	6153      	str	r3, [r2, #20]
    	SD_Data.Carr_GPS_Longitude = GPS_Longitude;
 8001248:	4b44      	ldr	r3, [pc, #272]	@ (800135c <SD_FillVariables+0x144>)
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	4a3e      	ldr	r2, [pc, #248]	@ (8001348 <SD_FillVariables+0x130>)
 800124e:	6193      	str	r3, [r2, #24]
    	SD_Data.Carr_GPS_Altitude  = GPS_Altitude;
 8001250:	4b43      	ldr	r3, [pc, #268]	@ (8001360 <SD_FillVariables+0x148>)
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	4a3c      	ldr	r2, [pc, #240]	@ (8001348 <SD_FillVariables+0x130>)
 8001256:	61d3      	str	r3, [r2, #28]

    	SD_Data.Carr_gForce		   = MS5611_gForce;
 8001258:	4b42      	ldr	r3, [pc, #264]	@ (8001364 <SD_FillVariables+0x14c>)
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	4a3a      	ldr	r2, [pc, #232]	@ (8001348 <SD_FillVariables+0x130>)
 800125e:	6213      	str	r3, [r2, #32]
    	SD_Data.Carr_Voltage   	   = BatteryVoltage;
 8001260:	4b41      	ldr	r3, [pc, #260]	@ (8001368 <SD_FillVariables+0x150>)
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	4a38      	ldr	r2, [pc, #224]	@ (8001348 <SD_FillVariables+0x130>)
 8001266:	6113      	str	r3, [r2, #16]
    	SD_Data.Carr_PacketNO 	  += 1;
 8001268:	4b37      	ldr	r3, [pc, #220]	@ (8001348 <SD_FillVariables+0x130>)
 800126a:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800126c:	3301      	adds	r3, #1
 800126e:	b29a      	uxth	r2, r3
 8001270:	4b35      	ldr	r3, [pc, #212]	@ (8001348 <SD_FillVariables+0x130>)
 8001272:	849a      	strh	r2, [r3, #36]	@ 0x24

    	sprintf(SdDatasBuf,"<%d>, <%.2f>, <%.2f>, <%.2f>, <%.2f>, <%.2f>, <%.2f>, <%.2f>, <%.2f>, <%.2f>\n",
																											 SD_Data.Carr_PacketNO     ,SD_Data.Carr_Pressure	,
 8001274:	4b34      	ldr	r3, [pc, #208]	@ (8001348 <SD_FillVariables+0x130>)
 8001276:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
    	sprintf(SdDatasBuf,"<%d>, <%.2f>, <%.2f>, <%.2f>, <%.2f>, <%.2f>, <%.2f>, <%.2f>, <%.2f>, <%.2f>\n",
 8001278:	461e      	mov	r6, r3
																											 SD_Data.Carr_PacketNO     ,SD_Data.Carr_Pressure	,
 800127a:	4b33      	ldr	r3, [pc, #204]	@ (8001348 <SD_FillVariables+0x130>)
 800127c:	681b      	ldr	r3, [r3, #0]
    	sprintf(SdDatasBuf,"<%d>, <%.2f>, <%.2f>, <%.2f>, <%.2f>, <%.2f>, <%.2f>, <%.2f>, <%.2f>, <%.2f>\n",
 800127e:	4618      	mov	r0, r3
 8001280:	f7ff f96a 	bl	8000558 <__aeabi_f2d>
 8001284:	e9c7 0108 	strd	r0, r1, [r7, #32]
																											 SD_Data.Carr_Temperature  ,SD_Data.Carr_VertHeight  ,
 8001288:	4b2f      	ldr	r3, [pc, #188]	@ (8001348 <SD_FillVariables+0x130>)
 800128a:	68db      	ldr	r3, [r3, #12]
    	sprintf(SdDatasBuf,"<%d>, <%.2f>, <%.2f>, <%.2f>, <%.2f>, <%.2f>, <%.2f>, <%.2f>, <%.2f>, <%.2f>\n",
 800128c:	4618      	mov	r0, r3
 800128e:	f7ff f963 	bl	8000558 <__aeabi_f2d>
 8001292:	e9c7 0106 	strd	r0, r1, [r7, #24]
																											 SD_Data.Carr_Temperature  ,SD_Data.Carr_VertHeight  ,
 8001296:	4b2c      	ldr	r3, [pc, #176]	@ (8001348 <SD_FillVariables+0x130>)
 8001298:	689b      	ldr	r3, [r3, #8]
    	sprintf(SdDatasBuf,"<%d>, <%.2f>, <%.2f>, <%.2f>, <%.2f>, <%.2f>, <%.2f>, <%.2f>, <%.2f>, <%.2f>\n",
 800129a:	4618      	mov	r0, r3
 800129c:	f7ff f95c 	bl	8000558 <__aeabi_f2d>
 80012a0:	e9c7 0104 	strd	r0, r1, [r7, #16]
																											 SD_Data.Carr_VertSpeed    ,SD_Data.Carr_gForce		,
 80012a4:	4b28      	ldr	r3, [pc, #160]	@ (8001348 <SD_FillVariables+0x130>)
 80012a6:	685b      	ldr	r3, [r3, #4]
    	sprintf(SdDatasBuf,"<%d>, <%.2f>, <%.2f>, <%.2f>, <%.2f>, <%.2f>, <%.2f>, <%.2f>, <%.2f>, <%.2f>\n",
 80012a8:	4618      	mov	r0, r3
 80012aa:	f7ff f955 	bl	8000558 <__aeabi_f2d>
 80012ae:	e9c7 0102 	strd	r0, r1, [r7, #8]
																											 SD_Data.Carr_VertSpeed    ,SD_Data.Carr_gForce		,
 80012b2:	4b25      	ldr	r3, [pc, #148]	@ (8001348 <SD_FillVariables+0x130>)
 80012b4:	6a1b      	ldr	r3, [r3, #32]
    	sprintf(SdDatasBuf,"<%d>, <%.2f>, <%.2f>, <%.2f>, <%.2f>, <%.2f>, <%.2f>, <%.2f>, <%.2f>, <%.2f>\n",
 80012b6:	4618      	mov	r0, r3
 80012b8:	f7ff f94e 	bl	8000558 <__aeabi_f2d>
 80012bc:	e9c7 0100 	strd	r0, r1, [r7]
																											 SD_Data.Carr_GPS_Latitude ,SD_Data.Carr_GPS_Longitude,
 80012c0:	4b21      	ldr	r3, [pc, #132]	@ (8001348 <SD_FillVariables+0x130>)
 80012c2:	695b      	ldr	r3, [r3, #20]
    	sprintf(SdDatasBuf,"<%d>, <%.2f>, <%.2f>, <%.2f>, <%.2f>, <%.2f>, <%.2f>, <%.2f>, <%.2f>, <%.2f>\n",
 80012c4:	4618      	mov	r0, r3
 80012c6:	f7ff f947 	bl	8000558 <__aeabi_f2d>
 80012ca:	4682      	mov	sl, r0
 80012cc:	468b      	mov	fp, r1
																											 SD_Data.Carr_GPS_Latitude ,SD_Data.Carr_GPS_Longitude,
 80012ce:	4b1e      	ldr	r3, [pc, #120]	@ (8001348 <SD_FillVariables+0x130>)
 80012d0:	699b      	ldr	r3, [r3, #24]
    	sprintf(SdDatasBuf,"<%d>, <%.2f>, <%.2f>, <%.2f>, <%.2f>, <%.2f>, <%.2f>, <%.2f>, <%.2f>, <%.2f>\n",
 80012d2:	4618      	mov	r0, r3
 80012d4:	f7ff f940 	bl	8000558 <__aeabi_f2d>
 80012d8:	4680      	mov	r8, r0
 80012da:	4689      	mov	r9, r1
																											 SD_Data.Carr_GPS_Altitude ,SD_Data.Carr_Voltage);
 80012dc:	4b1a      	ldr	r3, [pc, #104]	@ (8001348 <SD_FillVariables+0x130>)
 80012de:	69db      	ldr	r3, [r3, #28]
    	sprintf(SdDatasBuf,"<%d>, <%.2f>, <%.2f>, <%.2f>, <%.2f>, <%.2f>, <%.2f>, <%.2f>, <%.2f>, <%.2f>\n",
 80012e0:	4618      	mov	r0, r3
 80012e2:	f7ff f939 	bl	8000558 <__aeabi_f2d>
 80012e6:	4604      	mov	r4, r0
 80012e8:	460d      	mov	r5, r1
																											 SD_Data.Carr_GPS_Altitude ,SD_Data.Carr_Voltage);
 80012ea:	4b17      	ldr	r3, [pc, #92]	@ (8001348 <SD_FillVariables+0x130>)
 80012ec:	691b      	ldr	r3, [r3, #16]
    	sprintf(SdDatasBuf,"<%d>, <%.2f>, <%.2f>, <%.2f>, <%.2f>, <%.2f>, <%.2f>, <%.2f>, <%.2f>, <%.2f>\n",
 80012ee:	4618      	mov	r0, r3
 80012f0:	f7ff f932 	bl	8000558 <__aeabi_f2d>
 80012f4:	4602      	mov	r2, r0
 80012f6:	460b      	mov	r3, r1
 80012f8:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80012fc:	e9cd 450e 	strd	r4, r5, [sp, #56]	@ 0x38
 8001300:	e9cd 890c 	strd	r8, r9, [sp, #48]	@ 0x30
 8001304:	e9cd ab0a 	strd	sl, fp, [sp, #40]	@ 0x28
 8001308:	ed97 7b00 	vldr	d7, [r7]
 800130c:	ed8d 7b08 	vstr	d7, [sp, #32]
 8001310:	ed97 7b02 	vldr	d7, [r7, #8]
 8001314:	ed8d 7b06 	vstr	d7, [sp, #24]
 8001318:	ed97 7b04 	vldr	d7, [r7, #16]
 800131c:	ed8d 7b04 	vstr	d7, [sp, #16]
 8001320:	ed97 7b06 	vldr	d7, [r7, #24]
 8001324:	ed8d 7b02 	vstr	d7, [sp, #8]
 8001328:	ed97 7b08 	vldr	d7, [r7, #32]
 800132c:	ed8d 7b00 	vstr	d7, [sp]
 8001330:	4632      	mov	r2, r6
 8001332:	490e      	ldr	r1, [pc, #56]	@ (800136c <SD_FillVariables+0x154>)
 8001334:	480e      	ldr	r0, [pc, #56]	@ (8001370 <SD_FillVariables+0x158>)
 8001336:	f00c fe27 	bl	800df88 <siprintf>




}
 800133a:	bf00      	nop
 800133c:	372c      	adds	r7, #44	@ 0x2c
 800133e:	46bd      	mov	sp, r7
 8001340:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001344:	200028f8 	.word	0x200028f8
 8001348:	20002274 	.word	0x20002274
 800134c:	200028fc 	.word	0x200028fc
 8001350:	20002900 	.word	0x20002900
 8001354:	20002904 	.word	0x20002904
 8001358:	2000291c 	.word	0x2000291c
 800135c:	20002918 	.word	0x20002918
 8001360:	20002914 	.word	0x20002914
 8001364:	2000290c 	.word	0x2000290c
 8001368:	2000288c 	.word	0x2000288c
 800136c:	08012fb8 	.word	0x08012fb8
 8001370:	2000229c 	.word	0x2000229c

08001374 <SD_Mount>:


FRESULT SD_Mount (const TCHAR* SD_path, BYTE Mount_Op)
{
 8001374:	b580      	push	{r7, lr}
 8001376:	b082      	sub	sp, #8
 8001378:	af00      	add	r7, sp, #0
 800137a:	6078      	str	r0, [r7, #4]
 800137c:	460b      	mov	r3, r1
 800137e:	70fb      	strb	r3, [r7, #3]

	SD_result = f_mount(&FATFS_Ob, SD_path, Mount_Op);
 8001380:	78fb      	ldrb	r3, [r7, #3]
 8001382:	461a      	mov	r2, r3
 8001384:	6879      	ldr	r1, [r7, #4]
 8001386:	4808      	ldr	r0, [pc, #32]	@ (80013a8 <SD_Mount+0x34>)
 8001388:	f00b f91e 	bl	800c5c8 <f_mount>
 800138c:	4603      	mov	r3, r0
 800138e:	461a      	mov	r2, r3
 8001390:	4b06      	ldr	r3, [pc, #24]	@ (80013ac <SD_Mount+0x38>)
 8001392:	701a      	strb	r2, [r3, #0]

	if(SD_result != FR_OK){
 8001394:	4b05      	ldr	r3, [pc, #20]	@ (80013ac <SD_Mount+0x38>)
 8001396:	781b      	ldrb	r3, [r3, #0]
 8001398:	2b00      	cmp	r3, #0
 800139a:	d101      	bne.n	80013a0 <SD_Mount+0x2c>
		 */
		//while(1);
	}
	else{

		return FR_OK;
 800139c:	2300      	movs	r3, #0
 800139e:	e7ff      	b.n	80013a0 <SD_Mount+0x2c>

	}
}
 80013a0:	4618      	mov	r0, r3
 80013a2:	3708      	adds	r7, #8
 80013a4:	46bd      	mov	sp, r7
 80013a6:	bd80      	pop	{r7, pc}
 80013a8:	2000020c 	.word	0x2000020c
 80013ac:	20002270 	.word	0x20002270

080013b0 <SD_Create_Dir_File>:


FRESULT SD_Create_Dir_File(const TCHAR* SD_Dir,const TCHAR* SD_FileName,char* SD_Buffer){
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b084      	sub	sp, #16
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	60f8      	str	r0, [r7, #12]
 80013b8:	60b9      	str	r1, [r7, #8]
 80013ba:	607a      	str	r2, [r7, #4]

	SD_result = f_mkdir(SD_Dir);
 80013bc:	68f8      	ldr	r0, [r7, #12]
 80013be:	f00b fd4d 	bl	800ce5c <f_mkdir>
 80013c2:	4603      	mov	r3, r0
 80013c4:	461a      	mov	r2, r3
 80013c6:	4b1c      	ldr	r3, [pc, #112]	@ (8001438 <SD_Create_Dir_File+0x88>)
 80013c8:	701a      	strb	r2, [r3, #0]

	if((SD_result != FR_OK)&&(SD_result != FR_EXIST)){
 80013ca:	4b1b      	ldr	r3, [pc, #108]	@ (8001438 <SD_Create_Dir_File+0x88>)
 80013cc:	781b      	ldrb	r3, [r3, #0]
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d005      	beq.n	80013de <SD_Create_Dir_File+0x2e>
 80013d2:	4b19      	ldr	r3, [pc, #100]	@ (8001438 <SD_Create_Dir_File+0x88>)
 80013d4:	781b      	ldrb	r3, [r3, #0]
 80013d6:	2b08      	cmp	r3, #8
 80013d8:	d001      	beq.n	80013de <SD_Create_Dir_File+0x2e>
		/**
		 * Buzzer will be activated like biiip biip bip
		 */
		while(1);
 80013da:	bf00      	nop
 80013dc:	e7fd      	b.n	80013da <SD_Create_Dir_File+0x2a>
	}
	else{

		SD_result = f_open(&FilePage, SD_FileName, FA_CREATE_ALWAYS | FA_WRITE);
 80013de:	220a      	movs	r2, #10
 80013e0:	68b9      	ldr	r1, [r7, #8]
 80013e2:	4816      	ldr	r0, [pc, #88]	@ (800143c <SD_Create_Dir_File+0x8c>)
 80013e4:	f00b f936 	bl	800c654 <f_open>
 80013e8:	4603      	mov	r3, r0
 80013ea:	461a      	mov	r2, r3
 80013ec:	4b12      	ldr	r3, [pc, #72]	@ (8001438 <SD_Create_Dir_File+0x88>)
 80013ee:	701a      	strb	r2, [r3, #0]
		SD_result = f_close(&FilePage);
 80013f0:	4812      	ldr	r0, [pc, #72]	@ (800143c <SD_Create_Dir_File+0x8c>)
 80013f2:	f00b fd09 	bl	800ce08 <f_close>
 80013f6:	4603      	mov	r3, r0
 80013f8:	461a      	mov	r2, r3
 80013fa:	4b0f      	ldr	r3, [pc, #60]	@ (8001438 <SD_Create_Dir_File+0x88>)
 80013fc:	701a      	strb	r2, [r3, #0]

		sprintf(SD_Buffer,"%s\n",DataTopFrame);
 80013fe:	4b10      	ldr	r3, [pc, #64]	@ (8001440 <SD_Create_Dir_File+0x90>)
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	461a      	mov	r2, r3
 8001404:	490f      	ldr	r1, [pc, #60]	@ (8001444 <SD_Create_Dir_File+0x94>)
 8001406:	6878      	ldr	r0, [r7, #4]
 8001408:	f00c fdbe 	bl	800df88 <siprintf>
		SD_Write(SD_Buffer,"SAT_CAR/STM32.TXT");
 800140c:	490e      	ldr	r1, [pc, #56]	@ (8001448 <SD_Create_Dir_File+0x98>)
 800140e:	6878      	ldr	r0, [r7, #4]
 8001410:	f000 f81c 	bl	800144c <SD_Write>

		if(SD_result != FR_OK){
 8001414:	4b08      	ldr	r3, [pc, #32]	@ (8001438 <SD_Create_Dir_File+0x88>)
 8001416:	781b      	ldrb	r3, [r3, #0]
 8001418:	2b00      	cmp	r3, #0
 800141a:	d001      	beq.n	8001420 <SD_Create_Dir_File+0x70>
				/**
				 * Send to ground station error message
			     */
				while(1);
 800141c:	bf00      	nop
 800141e:	e7fd      	b.n	800141c <SD_Create_Dir_File+0x6c>
			}
		SD_result = f_close(&FilePage); //invalid object hatas verdi
 8001420:	4806      	ldr	r0, [pc, #24]	@ (800143c <SD_Create_Dir_File+0x8c>)
 8001422:	f00b fcf1 	bl	800ce08 <f_close>
 8001426:	4603      	mov	r3, r0
 8001428:	461a      	mov	r2, r3
 800142a:	4b03      	ldr	r3, [pc, #12]	@ (8001438 <SD_Create_Dir_File+0x88>)
 800142c:	701a      	strb	r2, [r3, #0]
		return FR_OK;
 800142e:	2300      	movs	r3, #0
	}

}
 8001430:	4618      	mov	r0, r3
 8001432:	3710      	adds	r7, #16
 8001434:	46bd      	mov	sp, r7
 8001436:	bd80      	pop	{r7, pc}
 8001438:	20002270 	.word	0x20002270
 800143c:	20001240 	.word	0x20001240
 8001440:	20000000 	.word	0x20000000
 8001444:	08013008 	.word	0x08013008
 8001448:	0801300c 	.word	0x0801300c

0800144c <SD_Write>:


FRESULT SD_Write(char* SD_Buffer,const TCHAR* SD_FileName){
 800144c:	b580      	push	{r7, lr}
 800144e:	b084      	sub	sp, #16
 8001450:	af00      	add	r7, sp, #0
 8001452:	6078      	str	r0, [r7, #4]
 8001454:	6039      	str	r1, [r7, #0]

	UINT written;

	SD_result = f_open(&FilePage, SD_FileName, FA_OPEN_APPEND | FA_WRITE);
 8001456:	2232      	movs	r2, #50	@ 0x32
 8001458:	6839      	ldr	r1, [r7, #0]
 800145a:	4810      	ldr	r0, [pc, #64]	@ (800149c <SD_Write+0x50>)
 800145c:	f00b f8fa 	bl	800c654 <f_open>
 8001460:	4603      	mov	r3, r0
 8001462:	461a      	mov	r2, r3
 8001464:	4b0e      	ldr	r3, [pc, #56]	@ (80014a0 <SD_Write+0x54>)
 8001466:	701a      	strb	r2, [r3, #0]

	SD_result =  f_write(&FilePage,SD_Buffer,strlen(SD_Buffer),&written);
 8001468:	6878      	ldr	r0, [r7, #4]
 800146a:	f7fe ff09 	bl	8000280 <strlen>
 800146e:	4602      	mov	r2, r0
 8001470:	f107 030c 	add.w	r3, r7, #12
 8001474:	6879      	ldr	r1, [r7, #4]
 8001476:	4809      	ldr	r0, [pc, #36]	@ (800149c <SD_Write+0x50>)
 8001478:	f00b fab4 	bl	800c9e4 <f_write>
 800147c:	4603      	mov	r3, r0
 800147e:	461a      	mov	r2, r3
 8001480:	4b07      	ldr	r3, [pc, #28]	@ (80014a0 <SD_Write+0x54>)
 8001482:	701a      	strb	r2, [r3, #0]

	SD_result = f_close(&FilePage);
 8001484:	4805      	ldr	r0, [pc, #20]	@ (800149c <SD_Write+0x50>)
 8001486:	f00b fcbf 	bl	800ce08 <f_close>
 800148a:	4603      	mov	r3, r0
 800148c:	461a      	mov	r2, r3
 800148e:	4b04      	ldr	r3, [pc, #16]	@ (80014a0 <SD_Write+0x54>)
 8001490:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 8001492:	2300      	movs	r3, #0
}
 8001494:	4618      	mov	r0, r3
 8001496:	3710      	adds	r7, #16
 8001498:	46bd      	mov	sp, r7
 800149a:	bd80      	pop	{r7, pc}
 800149c:	20001240 	.word	0x20001240
 80014a0:	20002270 	.word	0x20002270
 80014a4:	00000000 	.word	0x00000000

080014a8 <MeasBattery_Init>:
float maxVoltage;
float CriticalVoltageLimit;
float ConstantOfVoltage;
float MinLimitVoltage;

void  MeasBattery_Init(int NumSerialBat){
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b082      	sub	sp, #8
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	6078      	str	r0, [r7, #4]

	maxVoltage = NumSerialBat * 4.2 ;
 80014b0:	6878      	ldr	r0, [r7, #4]
 80014b2:	f7ff f83f 	bl	8000534 <__aeabi_i2d>
 80014b6:	a322      	add	r3, pc, #136	@ (adr r3, 8001540 <MeasBattery_Init+0x98>)
 80014b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014bc:	f7ff f8a4 	bl	8000608 <__aeabi_dmul>
 80014c0:	4602      	mov	r2, r0
 80014c2:	460b      	mov	r3, r1
 80014c4:	4610      	mov	r0, r2
 80014c6:	4619      	mov	r1, r3
 80014c8:	f7ff fb96 	bl	8000bf8 <__aeabi_d2f>
 80014cc:	4603      	mov	r3, r0
 80014ce:	4a18      	ldr	r2, [pc, #96]	@ (8001530 <MeasBattery_Init+0x88>)
 80014d0:	6013      	str	r3, [r2, #0]

	ConstantOfVoltage = maxVoltage / ConstantOfReferanceVoltage;
 80014d2:	4b17      	ldr	r3, [pc, #92]	@ (8001530 <MeasBattery_Init+0x88>)
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	4618      	mov	r0, r3
 80014d8:	f7ff f83e 	bl	8000558 <__aeabi_f2d>
 80014dc:	a312      	add	r3, pc, #72	@ (adr r3, 8001528 <MeasBattery_Init+0x80>)
 80014de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014e2:	f7ff f9bb 	bl	800085c <__aeabi_ddiv>
 80014e6:	4602      	mov	r2, r0
 80014e8:	460b      	mov	r3, r1
 80014ea:	4610      	mov	r0, r2
 80014ec:	4619      	mov	r1, r3
 80014ee:	f7ff fb83 	bl	8000bf8 <__aeabi_d2f>
 80014f2:	4603      	mov	r3, r0
 80014f4:	4a0f      	ldr	r2, [pc, #60]	@ (8001534 <MeasBattery_Init+0x8c>)
 80014f6:	6013      	str	r3, [r2, #0]

	MinLimitVoltage = 3.5 * NumSerialBat;
 80014f8:	6878      	ldr	r0, [r7, #4]
 80014fa:	f7ff f81b 	bl	8000534 <__aeabi_i2d>
 80014fe:	f04f 0200 	mov.w	r2, #0
 8001502:	4b0d      	ldr	r3, [pc, #52]	@ (8001538 <MeasBattery_Init+0x90>)
 8001504:	f7ff f880 	bl	8000608 <__aeabi_dmul>
 8001508:	4602      	mov	r2, r0
 800150a:	460b      	mov	r3, r1
 800150c:	4610      	mov	r0, r2
 800150e:	4619      	mov	r1, r3
 8001510:	f7ff fb72 	bl	8000bf8 <__aeabi_d2f>
 8001514:	4603      	mov	r3, r0
 8001516:	4a09      	ldr	r2, [pc, #36]	@ (800153c <MeasBattery_Init+0x94>)
 8001518:	6013      	str	r3, [r2, #0]

}
 800151a:	bf00      	nop
 800151c:	3708      	adds	r7, #8
 800151e:	46bd      	mov	sp, r7
 8001520:	bd80      	pop	{r7, pc}
 8001522:	bf00      	nop
 8001524:	f3af 8000 	nop.w
 8001528:	66666666 	.word	0x66666666
 800152c:	400a6666 	.word	0x400a6666
 8001530:	20002480 	.word	0x20002480
 8001534:	20002484 	.word	0x20002484
 8001538:	400c0000 	.word	0x400c0000
 800153c:	20002488 	.word	0x20002488
 8001540:	cccccccd 	.word	0xcccccccd
 8001544:	4010cccc 	.word	0x4010cccc

08001548 <ReadBatteryVoltage>:
 * @brief Read value of battery voltage by using ADC
 * @param hadc
 * @retval Value of Battery Voltage
 */

float ReadBatteryVoltage(ADC_HandleTypeDef *hadc){
 8001548:	b5b0      	push	{r4, r5, r7, lr}
 800154a:	b082      	sub	sp, #8
 800154c:	af00      	add	r7, sp, #0
 800154e:	6078      	str	r0, [r7, #4]

   HAL_ADC_Start(hadc);
 8001550:	6878      	ldr	r0, [r7, #4]
 8001552:	f002 f90f 	bl	8003774 <HAL_ADC_Start>

   if(HAL_ADC_PollForConversion(hadc, 1000)==HAL_OK)
 8001556:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800155a:	6878      	ldr	r0, [r7, #4]
 800155c:	f002 f9f1 	bl	8003942 <HAL_ADC_PollForConversion>
 8001560:	4603      	mov	r3, r0
 8001562:	2b00      	cmp	r3, #0
 8001564:	d131      	bne.n	80015ca <ReadBatteryVoltage+0x82>
   {

      Value_ADC = HAL_ADC_GetValue(hadc);
 8001566:	6878      	ldr	r0, [r7, #4]
 8001568:	f002 fa76 	bl	8003a58 <HAL_ADC_GetValue>
 800156c:	4603      	mov	r3, r0
 800156e:	b29a      	uxth	r2, r3
 8001570:	4b21      	ldr	r3, [pc, #132]	@ (80015f8 <ReadBatteryVoltage+0xb0>)
 8001572:	801a      	strh	r2, [r3, #0]
      BatteryVoltage = (Value_ADC * (ConstantOfReferanceVoltage / ResolationValueOfBits)  *  ConstantOfVoltage )+ 0.15 ;
 8001574:	4b20      	ldr	r3, [pc, #128]	@ (80015f8 <ReadBatteryVoltage+0xb0>)
 8001576:	881b      	ldrh	r3, [r3, #0]
 8001578:	4618      	mov	r0, r3
 800157a:	f7fe ffdb 	bl	8000534 <__aeabi_i2d>
 800157e:	a31a      	add	r3, pc, #104	@ (adr r3, 80015e8 <ReadBatteryVoltage+0xa0>)
 8001580:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001584:	f7ff f840 	bl	8000608 <__aeabi_dmul>
 8001588:	4602      	mov	r2, r0
 800158a:	460b      	mov	r3, r1
 800158c:	4614      	mov	r4, r2
 800158e:	461d      	mov	r5, r3
 8001590:	4b1a      	ldr	r3, [pc, #104]	@ (80015fc <ReadBatteryVoltage+0xb4>)
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	4618      	mov	r0, r3
 8001596:	f7fe ffdf 	bl	8000558 <__aeabi_f2d>
 800159a:	4602      	mov	r2, r0
 800159c:	460b      	mov	r3, r1
 800159e:	4620      	mov	r0, r4
 80015a0:	4629      	mov	r1, r5
 80015a2:	f7ff f831 	bl	8000608 <__aeabi_dmul>
 80015a6:	4602      	mov	r2, r0
 80015a8:	460b      	mov	r3, r1
 80015aa:	4610      	mov	r0, r2
 80015ac:	4619      	mov	r1, r3
 80015ae:	a310      	add	r3, pc, #64	@ (adr r3, 80015f0 <ReadBatteryVoltage+0xa8>)
 80015b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015b4:	f7fe fe72 	bl	800029c <__adddf3>
 80015b8:	4602      	mov	r2, r0
 80015ba:	460b      	mov	r3, r1
 80015bc:	4610      	mov	r0, r2
 80015be:	4619      	mov	r1, r3
 80015c0:	f7ff fb1a 	bl	8000bf8 <__aeabi_d2f>
 80015c4:	4603      	mov	r3, r0
 80015c6:	4a0e      	ldr	r2, [pc, #56]	@ (8001600 <ReadBatteryVoltage+0xb8>)
 80015c8:	6013      	str	r3, [r2, #0]
        	//while(1);
         }

   }

   HAL_ADC_Stop(hadc);
 80015ca:	6878      	ldr	r0, [r7, #4]
 80015cc:	f002 f986 	bl	80038dc <HAL_ADC_Stop>
   return BatteryVoltage;
 80015d0:	4b0b      	ldr	r3, [pc, #44]	@ (8001600 <ReadBatteryVoltage+0xb8>)
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	ee07 3a90 	vmov	s15, r3
}
 80015d8:	eeb0 0a67 	vmov.f32	s0, s15
 80015dc:	3708      	adds	r7, #8
 80015de:	46bd      	mov	sp, r7
 80015e0:	bdb0      	pop	{r4, r5, r7, pc}
 80015e2:	bf00      	nop
 80015e4:	f3af 8000 	nop.w
 80015e8:	e734d9b4 	.word	0xe734d9b4
 80015ec:	3f4a680c 	.word	0x3f4a680c
 80015f0:	33333333 	.word	0x33333333
 80015f4:	3fc33333 	.word	0x3fc33333
 80015f8:	2000247c 	.word	0x2000247c
 80015fc:	20002484 	.word	0x20002484
 8001600:	2000288c 	.word	0x2000288c

08001604 <GPS_UART_CallBack>:
{
	HAL_UART_Receive_IT(GPS_USART, &rx_data, 1);
}


void GPS_UART_CallBack(){
 8001604:	b580      	push	{r7, lr}
 8001606:	af00      	add	r7, sp, #0
	if (rx_data != '\n' && rx_index < sizeof(rx_buffer)) {
 8001608:	4b16      	ldr	r3, [pc, #88]	@ (8001664 <GPS_UART_CallBack+0x60>)
 800160a:	781b      	ldrb	r3, [r3, #0]
 800160c:	2b0a      	cmp	r3, #10
 800160e:	d010      	beq.n	8001632 <GPS_UART_CallBack+0x2e>
 8001610:	4b15      	ldr	r3, [pc, #84]	@ (8001668 <GPS_UART_CallBack+0x64>)
 8001612:	781b      	ldrb	r3, [r3, #0]
 8001614:	b25b      	sxtb	r3, r3
 8001616:	2b00      	cmp	r3, #0
 8001618:	db0b      	blt.n	8001632 <GPS_UART_CallBack+0x2e>
		rx_buffer[rx_index++] = rx_data;
 800161a:	4b13      	ldr	r3, [pc, #76]	@ (8001668 <GPS_UART_CallBack+0x64>)
 800161c:	781b      	ldrb	r3, [r3, #0]
 800161e:	1c5a      	adds	r2, r3, #1
 8001620:	b2d1      	uxtb	r1, r2
 8001622:	4a11      	ldr	r2, [pc, #68]	@ (8001668 <GPS_UART_CallBack+0x64>)
 8001624:	7011      	strb	r1, [r2, #0]
 8001626:	461a      	mov	r2, r3
 8001628:	4b0e      	ldr	r3, [pc, #56]	@ (8001664 <GPS_UART_CallBack+0x60>)
 800162a:	7819      	ldrb	r1, [r3, #0]
 800162c:	4b0f      	ldr	r3, [pc, #60]	@ (800166c <GPS_UART_CallBack+0x68>)
 800162e:	5499      	strb	r1, [r3, r2]
 8001630:	e010      	b.n	8001654 <GPS_UART_CallBack+0x50>
	} else {

		if(GPS_validate((char*) rx_buffer))
 8001632:	480e      	ldr	r0, [pc, #56]	@ (800166c <GPS_UART_CallBack+0x68>)
 8001634:	f000 f81e 	bl	8001674 <GPS_validate>
 8001638:	4603      	mov	r3, r0
 800163a:	2b00      	cmp	r3, #0
 800163c:	d002      	beq.n	8001644 <GPS_UART_CallBack+0x40>
			GPS_parse((char*) rx_buffer);
 800163e:	480b      	ldr	r0, [pc, #44]	@ (800166c <GPS_UART_CallBack+0x68>)
 8001640:	f000 f87a 	bl	8001738 <GPS_parse>
		rx_index = 0;
 8001644:	4b08      	ldr	r3, [pc, #32]	@ (8001668 <GPS_UART_CallBack+0x64>)
 8001646:	2200      	movs	r2, #0
 8001648:	701a      	strb	r2, [r3, #0]
		memset(rx_buffer, 0, sizeof(rx_buffer));
 800164a:	2280      	movs	r2, #128	@ 0x80
 800164c:	2100      	movs	r1, #0
 800164e:	4807      	ldr	r0, [pc, #28]	@ (800166c <GPS_UART_CallBack+0x68>)
 8001650:	f00c fd29 	bl	800e0a6 <memset>
	}
	HAL_UART_Receive_IT(GPS_USART, &rx_data, 1);
 8001654:	2201      	movs	r2, #1
 8001656:	4903      	ldr	r1, [pc, #12]	@ (8001664 <GPS_UART_CallBack+0x60>)
 8001658:	4805      	ldr	r0, [pc, #20]	@ (8001670 <GPS_UART_CallBack+0x6c>)
 800165a:	f007 fa8a 	bl	8008b72 <HAL_UART_Receive_IT>
}
 800165e:	bf00      	nop
 8001660:	bd80      	pop	{r7, pc}
 8001662:	bf00      	nop
 8001664:	2000248c 	.word	0x2000248c
 8001668:	20002510 	.word	0x20002510
 800166c:	20002490 	.word	0x20002490
 8001670:	200027e0 	.word	0x200027e0

08001674 <GPS_validate>:


int GPS_validate(char *nmeastr){
 8001674:	b580      	push	{r7, lr}
 8001676:	b086      	sub	sp, #24
 8001678:	af00      	add	r7, sp, #0
 800167a:	6078      	str	r0, [r7, #4]
    char check[3];
    char checkcalcstr[3];
    int i;
    int calculated_check;

    i=0;
 800167c:	2300      	movs	r3, #0
 800167e:	617b      	str	r3, [r7, #20]
    calculated_check=0;
 8001680:	2300      	movs	r3, #0
 8001682:	613b      	str	r3, [r7, #16]

    // check to ensure that the string starts with a $
    if(nmeastr[i] == '$')
 8001684:	697b      	ldr	r3, [r7, #20]
 8001686:	687a      	ldr	r2, [r7, #4]
 8001688:	4413      	add	r3, r2
 800168a:	781b      	ldrb	r3, [r3, #0]
 800168c:	2b24      	cmp	r3, #36	@ 0x24
 800168e:	d103      	bne.n	8001698 <GPS_validate+0x24>
        i++;
 8001690:	697b      	ldr	r3, [r7, #20]
 8001692:	3301      	adds	r3, #1
 8001694:	617b      	str	r3, [r7, #20]
    else
        return 0;

    //No NULL reached, 75 char largest possible NMEA message, no '*' reached
    while((nmeastr[i] != 0) && (nmeastr[i] != '*') && (i < 75)){
 8001696:	e00c      	b.n	80016b2 <GPS_validate+0x3e>
        return 0;
 8001698:	2300      	movs	r3, #0
 800169a:	e047      	b.n	800172c <GPS_validate+0xb8>
        calculated_check ^= nmeastr[i];// calculate the checksum
 800169c:	697b      	ldr	r3, [r7, #20]
 800169e:	687a      	ldr	r2, [r7, #4]
 80016a0:	4413      	add	r3, r2
 80016a2:	781b      	ldrb	r3, [r3, #0]
 80016a4:	461a      	mov	r2, r3
 80016a6:	693b      	ldr	r3, [r7, #16]
 80016a8:	4053      	eors	r3, r2
 80016aa:	613b      	str	r3, [r7, #16]
        i++;
 80016ac:	697b      	ldr	r3, [r7, #20]
 80016ae:	3301      	adds	r3, #1
 80016b0:	617b      	str	r3, [r7, #20]
    while((nmeastr[i] != 0) && (nmeastr[i] != '*') && (i < 75)){
 80016b2:	697b      	ldr	r3, [r7, #20]
 80016b4:	687a      	ldr	r2, [r7, #4]
 80016b6:	4413      	add	r3, r2
 80016b8:	781b      	ldrb	r3, [r3, #0]
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d008      	beq.n	80016d0 <GPS_validate+0x5c>
 80016be:	697b      	ldr	r3, [r7, #20]
 80016c0:	687a      	ldr	r2, [r7, #4]
 80016c2:	4413      	add	r3, r2
 80016c4:	781b      	ldrb	r3, [r3, #0]
 80016c6:	2b2a      	cmp	r3, #42	@ 0x2a
 80016c8:	d002      	beq.n	80016d0 <GPS_validate+0x5c>
 80016ca:	697b      	ldr	r3, [r7, #20]
 80016cc:	2b4a      	cmp	r3, #74	@ 0x4a
 80016ce:	dde5      	ble.n	800169c <GPS_validate+0x28>
    }

    if(i >= 75){
 80016d0:	697b      	ldr	r3, [r7, #20]
 80016d2:	2b4a      	cmp	r3, #74	@ 0x4a
 80016d4:	dd01      	ble.n	80016da <GPS_validate+0x66>
        return 0;// the string was too long so return an error
 80016d6:	2300      	movs	r3, #0
 80016d8:	e028      	b.n	800172c <GPS_validate+0xb8>
    }

    if (nmeastr[i] == '*'){
 80016da:	697b      	ldr	r3, [r7, #20]
 80016dc:	687a      	ldr	r2, [r7, #4]
 80016de:	4413      	add	r3, r2
 80016e0:	781b      	ldrb	r3, [r3, #0]
 80016e2:	2b2a      	cmp	r3, #42	@ 0x2a
 80016e4:	d119      	bne.n	800171a <GPS_validate+0xa6>
        check[0] = nmeastr[i+1];    //put hex chars in check string
 80016e6:	697b      	ldr	r3, [r7, #20]
 80016e8:	3301      	adds	r3, #1
 80016ea:	687a      	ldr	r2, [r7, #4]
 80016ec:	4413      	add	r3, r2
 80016ee:	781b      	ldrb	r3, [r3, #0]
 80016f0:	733b      	strb	r3, [r7, #12]
        check[1] = nmeastr[i+2];
 80016f2:	697b      	ldr	r3, [r7, #20]
 80016f4:	3302      	adds	r3, #2
 80016f6:	687a      	ldr	r2, [r7, #4]
 80016f8:	4413      	add	r3, r2
 80016fa:	781b      	ldrb	r3, [r3, #0]
 80016fc:	737b      	strb	r3, [r7, #13]
        check[2] = 0;
 80016fe:	2300      	movs	r3, #0
 8001700:	73bb      	strb	r3, [r7, #14]
    }
    else
        return 0;// no checksum separator found there for invalid

    sprintf(checkcalcstr,"%02X",calculated_check);
 8001702:	f107 0308 	add.w	r3, r7, #8
 8001706:	693a      	ldr	r2, [r7, #16]
 8001708:	490a      	ldr	r1, [pc, #40]	@ (8001734 <GPS_validate+0xc0>)
 800170a:	4618      	mov	r0, r3
 800170c:	f00c fc3c 	bl	800df88 <siprintf>
    return((checkcalcstr[0] == check[0])
 8001710:	7a3a      	ldrb	r2, [r7, #8]
 8001712:	7b3b      	ldrb	r3, [r7, #12]
        && (checkcalcstr[1] == check[1])) ? 1 : 0 ;
 8001714:	429a      	cmp	r2, r3
 8001716:	d108      	bne.n	800172a <GPS_validate+0xb6>
 8001718:	e001      	b.n	800171e <GPS_validate+0xaa>
        return 0;// no checksum separator found there for invalid
 800171a:	2300      	movs	r3, #0
 800171c:	e006      	b.n	800172c <GPS_validate+0xb8>
        && (checkcalcstr[1] == check[1])) ? 1 : 0 ;
 800171e:	7a7a      	ldrb	r2, [r7, #9]
 8001720:	7b7b      	ldrb	r3, [r7, #13]
 8001722:	429a      	cmp	r2, r3
 8001724:	d101      	bne.n	800172a <GPS_validate+0xb6>
 8001726:	2301      	movs	r3, #1
 8001728:	e000      	b.n	800172c <GPS_validate+0xb8>
 800172a:	2300      	movs	r3, #0
}
 800172c:	4618      	mov	r0, r3
 800172e:	3718      	adds	r7, #24
 8001730:	46bd      	mov	sp, r7
 8001732:	bd80      	pop	{r7, pc}
 8001734:	08013020 	.word	0x08013020

08001738 <GPS_parse>:

void GPS_parse(char *GPSstrParse){
 8001738:	b580      	push	{r7, lr}
 800173a:	b08a      	sub	sp, #40	@ 0x28
 800173c:	af08      	add	r7, sp, #32
 800173e:	6078      	str	r0, [r7, #4]
    if(!strncmp(GPSstrParse, "$GPGGA", 6)){
 8001740:	2206      	movs	r2, #6
 8001742:	4950      	ldr	r1, [pc, #320]	@ (8001884 <GPS_parse+0x14c>)
 8001744:	6878      	ldr	r0, [r7, #4]
 8001746:	f00c fcb6 	bl	800e0b6 <strncmp>
 800174a:	4603      	mov	r3, r0
 800174c:	2b00      	cmp	r3, #0
 800174e:	d143      	bne.n	80017d8 <GPS_parse+0xa0>
    	if (sscanf(GPSstrParse, "$GPGGA,%f,%f,%c,%f,%c,%d,%d,%f,%f,%c", &GPS.utc_time, &GPS.nmea_latitude, &GPS.ns, &GPS.nmea_longitude, &GPS.ew, &GPS.lock, &GPS.satelites, &GPS.hdop, &GPS.msl_altitude, &GPS.msl_units) >= 1){
 8001750:	4b4d      	ldr	r3, [pc, #308]	@ (8001888 <GPS_parse+0x150>)
 8001752:	9307      	str	r3, [sp, #28]
 8001754:	4b4d      	ldr	r3, [pc, #308]	@ (800188c <GPS_parse+0x154>)
 8001756:	9306      	str	r3, [sp, #24]
 8001758:	4b4d      	ldr	r3, [pc, #308]	@ (8001890 <GPS_parse+0x158>)
 800175a:	9305      	str	r3, [sp, #20]
 800175c:	4b4d      	ldr	r3, [pc, #308]	@ (8001894 <GPS_parse+0x15c>)
 800175e:	9304      	str	r3, [sp, #16]
 8001760:	4b4d      	ldr	r3, [pc, #308]	@ (8001898 <GPS_parse+0x160>)
 8001762:	9303      	str	r3, [sp, #12]
 8001764:	4b4d      	ldr	r3, [pc, #308]	@ (800189c <GPS_parse+0x164>)
 8001766:	9302      	str	r3, [sp, #8]
 8001768:	4b4d      	ldr	r3, [pc, #308]	@ (80018a0 <GPS_parse+0x168>)
 800176a:	9301      	str	r3, [sp, #4]
 800176c:	4b4d      	ldr	r3, [pc, #308]	@ (80018a4 <GPS_parse+0x16c>)
 800176e:	9300      	str	r3, [sp, #0]
 8001770:	4b4d      	ldr	r3, [pc, #308]	@ (80018a8 <GPS_parse+0x170>)
 8001772:	4a4e      	ldr	r2, [pc, #312]	@ (80018ac <GPS_parse+0x174>)
 8001774:	494e      	ldr	r1, [pc, #312]	@ (80018b0 <GPS_parse+0x178>)
 8001776:	6878      	ldr	r0, [r7, #4]
 8001778:	f00c fc26 	bl	800dfc8 <siscanf>
 800177c:	4603      	mov	r3, r0
 800177e:	2b00      	cmp	r3, #0
 8001780:	dd7c      	ble.n	800187c <GPS_parse+0x144>
    		GPS.dec_latitude = GPS_nmea_to_dec(GPS.nmea_latitude, GPS.ns);
 8001782:	4b4c      	ldr	r3, [pc, #304]	@ (80018b4 <GPS_parse+0x17c>)
 8001784:	edd3 7a04 	vldr	s15, [r3, #16]
 8001788:	4b4a      	ldr	r3, [pc, #296]	@ (80018b4 <GPS_parse+0x17c>)
 800178a:	7e1b      	ldrb	r3, [r3, #24]
 800178c:	4618      	mov	r0, r3
 800178e:	eeb0 0a67 	vmov.f32	s0, s15
 8001792:	f000 f8b9 	bl	8001908 <GPS_nmea_to_dec>
 8001796:	eef0 7a40 	vmov.f32	s15, s0
 800179a:	4b46      	ldr	r3, [pc, #280]	@ (80018b4 <GPS_parse+0x17c>)
 800179c:	edc3 7a01 	vstr	s15, [r3, #4]
    		GPS.dec_longitude = GPS_nmea_to_dec(GPS.nmea_longitude, GPS.ew);
 80017a0:	4b44      	ldr	r3, [pc, #272]	@ (80018b4 <GPS_parse+0x17c>)
 80017a2:	edd3 7a03 	vldr	s15, [r3, #12]
 80017a6:	4b43      	ldr	r3, [pc, #268]	@ (80018b4 <GPS_parse+0x17c>)
 80017a8:	7e5b      	ldrb	r3, [r3, #25]
 80017aa:	4618      	mov	r0, r3
 80017ac:	eeb0 0a67 	vmov.f32	s0, s15
 80017b0:	f000 f8aa 	bl	8001908 <GPS_nmea_to_dec>
 80017b4:	eef0 7a40 	vmov.f32	s15, s0
 80017b8:	4b3e      	ldr	r3, [pc, #248]	@ (80018b4 <GPS_parse+0x17c>)
 80017ba:	edc3 7a00 	vstr	s15, [r3]

    		GPS_Latitude = GPS.dec_latitude;
 80017be:	4b3d      	ldr	r3, [pc, #244]	@ (80018b4 <GPS_parse+0x17c>)
 80017c0:	685b      	ldr	r3, [r3, #4]
 80017c2:	4a3d      	ldr	r2, [pc, #244]	@ (80018b8 <GPS_parse+0x180>)
 80017c4:	6013      	str	r3, [r2, #0]
    		GPS_Longitude = GPS.dec_longitude;
 80017c6:	4b3b      	ldr	r3, [pc, #236]	@ (80018b4 <GPS_parse+0x17c>)
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	4a3c      	ldr	r2, [pc, #240]	@ (80018bc <GPS_parse+0x184>)
 80017cc:	6013      	str	r3, [r2, #0]
			GPS_Altitude = GPS.msl_altitude;
 80017ce:	4b39      	ldr	r3, [pc, #228]	@ (80018b4 <GPS_parse+0x17c>)
 80017d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80017d2:	4a3b      	ldr	r2, [pc, #236]	@ (80018c0 <GPS_parse+0x188>)
 80017d4:	6013      	str	r3, [r2, #0]
    		return;
 80017d6:	e051      	b.n	800187c <GPS_parse+0x144>
    	}
    }
    else if (!strncmp(GPSstrParse, "$GPRMC", 6)){
 80017d8:	2206      	movs	r2, #6
 80017da:	493a      	ldr	r1, [pc, #232]	@ (80018c4 <GPS_parse+0x18c>)
 80017dc:	6878      	ldr	r0, [r7, #4]
 80017de:	f00c fc6a 	bl	800e0b6 <strncmp>
 80017e2:	4603      	mov	r3, r0
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d114      	bne.n	8001812 <GPS_parse+0xda>
    	if(sscanf(GPSstrParse, "$GPRMC,%f,%f,%c,%f,%c,%f,%f,%d", &GPS.utc_time, &GPS.nmea_latitude, &GPS.ns, &GPS.nmea_longitude, &GPS.ew, &GPS.speed_k, &GPS.course_d, &GPS.date) >= 1)
 80017e8:	4b37      	ldr	r3, [pc, #220]	@ (80018c8 <GPS_parse+0x190>)
 80017ea:	9305      	str	r3, [sp, #20]
 80017ec:	4b37      	ldr	r3, [pc, #220]	@ (80018cc <GPS_parse+0x194>)
 80017ee:	9304      	str	r3, [sp, #16]
 80017f0:	4b37      	ldr	r3, [pc, #220]	@ (80018d0 <GPS_parse+0x198>)
 80017f2:	9303      	str	r3, [sp, #12]
 80017f4:	4b29      	ldr	r3, [pc, #164]	@ (800189c <GPS_parse+0x164>)
 80017f6:	9302      	str	r3, [sp, #8]
 80017f8:	4b29      	ldr	r3, [pc, #164]	@ (80018a0 <GPS_parse+0x168>)
 80017fa:	9301      	str	r3, [sp, #4]
 80017fc:	4b29      	ldr	r3, [pc, #164]	@ (80018a4 <GPS_parse+0x16c>)
 80017fe:	9300      	str	r3, [sp, #0]
 8001800:	4b29      	ldr	r3, [pc, #164]	@ (80018a8 <GPS_parse+0x170>)
 8001802:	4a2a      	ldr	r2, [pc, #168]	@ (80018ac <GPS_parse+0x174>)
 8001804:	4933      	ldr	r1, [pc, #204]	@ (80018d4 <GPS_parse+0x19c>)
 8001806:	6878      	ldr	r0, [r7, #4]
 8001808:	f00c fbde 	bl	800dfc8 <siscanf>
 800180c:	4603      	mov	r3, r0
 800180e:	2b00      	cmp	r3, #0
 8001810:	e034      	b.n	800187c <GPS_parse+0x144>
    		return;

    }
    else if (!strncmp(GPSstrParse, "$GPGLL", 6)){
 8001812:	2206      	movs	r2, #6
 8001814:	4930      	ldr	r1, [pc, #192]	@ (80018d8 <GPS_parse+0x1a0>)
 8001816:	6878      	ldr	r0, [r7, #4]
 8001818:	f00c fc4d 	bl	800e0b6 <strncmp>
 800181c:	4603      	mov	r3, r0
 800181e:	2b00      	cmp	r3, #0
 8001820:	d110      	bne.n	8001844 <GPS_parse+0x10c>
        if(sscanf(GPSstrParse, "$GPGLL,%f,%c,%f,%c,%f,%c", &GPS.nmea_latitude, &GPS.ns, &GPS.nmea_longitude, &GPS.ew, &GPS.utc_time, &GPS.gll_status) >= 1)
 8001822:	4b2e      	ldr	r3, [pc, #184]	@ (80018dc <GPS_parse+0x1a4>)
 8001824:	9303      	str	r3, [sp, #12]
 8001826:	4b21      	ldr	r3, [pc, #132]	@ (80018ac <GPS_parse+0x174>)
 8001828:	9302      	str	r3, [sp, #8]
 800182a:	4b1c      	ldr	r3, [pc, #112]	@ (800189c <GPS_parse+0x164>)
 800182c:	9301      	str	r3, [sp, #4]
 800182e:	4b1c      	ldr	r3, [pc, #112]	@ (80018a0 <GPS_parse+0x168>)
 8001830:	9300      	str	r3, [sp, #0]
 8001832:	4b1c      	ldr	r3, [pc, #112]	@ (80018a4 <GPS_parse+0x16c>)
 8001834:	4a1c      	ldr	r2, [pc, #112]	@ (80018a8 <GPS_parse+0x170>)
 8001836:	492a      	ldr	r1, [pc, #168]	@ (80018e0 <GPS_parse+0x1a8>)
 8001838:	6878      	ldr	r0, [r7, #4]
 800183a:	f00c fbc5 	bl	800dfc8 <siscanf>
 800183e:	4603      	mov	r3, r0
 8001840:	2b00      	cmp	r3, #0
 8001842:	e01b      	b.n	800187c <GPS_parse+0x144>
            return;
    }
    else if (!strncmp(GPSstrParse, "$GPVTG", 6)){
 8001844:	2206      	movs	r2, #6
 8001846:	4927      	ldr	r1, [pc, #156]	@ (80018e4 <GPS_parse+0x1ac>)
 8001848:	6878      	ldr	r0, [r7, #4]
 800184a:	f00c fc34 	bl	800e0b6 <strncmp>
 800184e:	4603      	mov	r3, r0
 8001850:	2b00      	cmp	r3, #0
 8001852:	d113      	bne.n	800187c <GPS_parse+0x144>
        if(sscanf(GPSstrParse, "$GPVTG,%f,%c,%f,%c,%f,%c,%f,%c", &GPS.course_t, &GPS.course_t_unit, &GPS.course_m, &GPS.course_m_unit, &GPS.speed_k, &GPS.speed_k_unit, &GPS.speed_km, &GPS.speed_km_unit) >= 1)
 8001854:	4b24      	ldr	r3, [pc, #144]	@ (80018e8 <GPS_parse+0x1b0>)
 8001856:	9305      	str	r3, [sp, #20]
 8001858:	4b24      	ldr	r3, [pc, #144]	@ (80018ec <GPS_parse+0x1b4>)
 800185a:	9304      	str	r3, [sp, #16]
 800185c:	4b24      	ldr	r3, [pc, #144]	@ (80018f0 <GPS_parse+0x1b8>)
 800185e:	9303      	str	r3, [sp, #12]
 8001860:	4b1b      	ldr	r3, [pc, #108]	@ (80018d0 <GPS_parse+0x198>)
 8001862:	9302      	str	r3, [sp, #8]
 8001864:	4b23      	ldr	r3, [pc, #140]	@ (80018f4 <GPS_parse+0x1bc>)
 8001866:	9301      	str	r3, [sp, #4]
 8001868:	4b23      	ldr	r3, [pc, #140]	@ (80018f8 <GPS_parse+0x1c0>)
 800186a:	9300      	str	r3, [sp, #0]
 800186c:	4b23      	ldr	r3, [pc, #140]	@ (80018fc <GPS_parse+0x1c4>)
 800186e:	4a24      	ldr	r2, [pc, #144]	@ (8001900 <GPS_parse+0x1c8>)
 8001870:	4924      	ldr	r1, [pc, #144]	@ (8001904 <GPS_parse+0x1cc>)
 8001872:	6878      	ldr	r0, [r7, #4]
 8001874:	f00c fba8 	bl	800dfc8 <siscanf>
 8001878:	4603      	mov	r3, r0
 800187a:	2b00      	cmp	r3, #0
            return;
    }
}
 800187c:	3708      	adds	r7, #8
 800187e:	46bd      	mov	sp, r7
 8001880:	bd80      	pop	{r7, pc}
 8001882:	bf00      	nop
 8001884:	08013028 	.word	0x08013028
 8001888:	20002540 	.word	0x20002540
 800188c:	2000253c 	.word	0x2000253c
 8001890:	20002538 	.word	0x20002538
 8001894:	20002534 	.word	0x20002534
 8001898:	20002530 	.word	0x20002530
 800189c:	2000252d 	.word	0x2000252d
 80018a0:	20002520 	.word	0x20002520
 80018a4:	2000252c 	.word	0x2000252c
 80018a8:	20002524 	.word	0x20002524
 80018ac:	20002528 	.word	0x20002528
 80018b0:	08013030 	.word	0x08013030
 80018b4:	20002514 	.word	0x20002514
 80018b8:	2000291c 	.word	0x2000291c
 80018bc:	20002918 	.word	0x20002918
 80018c0:	20002914 	.word	0x20002914
 80018c4:	08013058 	.word	0x08013058
 80018c8:	2000254c 	.word	0x2000254c
 80018cc:	20002548 	.word	0x20002548
 80018d0:	20002544 	.word	0x20002544
 80018d4:	08013060 	.word	0x08013060
 80018d8:	08013080 	.word	0x08013080
 80018dc:	20002550 	.word	0x20002550
 80018e0:	08013088 	.word	0x08013088
 80018e4:	080130a4 	.word	0x080130a4
 80018e8:	20002568 	.word	0x20002568
 80018ec:	20002564 	.word	0x20002564
 80018f0:	20002561 	.word	0x20002561
 80018f4:	20002560 	.word	0x20002560
 80018f8:	2000255c 	.word	0x2000255c
 80018fc:	20002558 	.word	0x20002558
 8001900:	20002554 	.word	0x20002554
 8001904:	080130ac 	.word	0x080130ac

08001908 <GPS_nmea_to_dec>:

float GPS_nmea_to_dec(float deg_coord, char nsew) {
 8001908:	b480      	push	{r7}
 800190a:	b087      	sub	sp, #28
 800190c:	af00      	add	r7, sp, #0
 800190e:	ed87 0a01 	vstr	s0, [r7, #4]
 8001912:	4603      	mov	r3, r0
 8001914:	70fb      	strb	r3, [r7, #3]
    int degree = (int)(deg_coord/100);
 8001916:	ed97 7a01 	vldr	s14, [r7, #4]
 800191a:	eddf 6a20 	vldr	s13, [pc, #128]	@ 800199c <GPS_nmea_to_dec+0x94>
 800191e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001922:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001926:	ee17 3a90 	vmov	r3, s15
 800192a:	613b      	str	r3, [r7, #16]
    float minutes = deg_coord - degree*100;
 800192c:	693b      	ldr	r3, [r7, #16]
 800192e:	2264      	movs	r2, #100	@ 0x64
 8001930:	fb02 f303 	mul.w	r3, r2, r3
 8001934:	ee07 3a90 	vmov	s15, r3
 8001938:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800193c:	ed97 7a01 	vldr	s14, [r7, #4]
 8001940:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001944:	edc7 7a03 	vstr	s15, [r7, #12]
    float dec_deg = minutes / 60;
 8001948:	ed97 7a03 	vldr	s14, [r7, #12]
 800194c:	eddf 6a14 	vldr	s13, [pc, #80]	@ 80019a0 <GPS_nmea_to_dec+0x98>
 8001950:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001954:	edc7 7a02 	vstr	s15, [r7, #8]
    float decimal = degree + dec_deg;
 8001958:	693b      	ldr	r3, [r7, #16]
 800195a:	ee07 3a90 	vmov	s15, r3
 800195e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001962:	ed97 7a02 	vldr	s14, [r7, #8]
 8001966:	ee77 7a27 	vadd.f32	s15, s14, s15
 800196a:	edc7 7a05 	vstr	s15, [r7, #20]
    if (nsew == 'S' || nsew == 'W') { // return negative
 800196e:	78fb      	ldrb	r3, [r7, #3]
 8001970:	2b53      	cmp	r3, #83	@ 0x53
 8001972:	d002      	beq.n	800197a <GPS_nmea_to_dec+0x72>
 8001974:	78fb      	ldrb	r3, [r7, #3]
 8001976:	2b57      	cmp	r3, #87	@ 0x57
 8001978:	d105      	bne.n	8001986 <GPS_nmea_to_dec+0x7e>
        decimal *= -1;
 800197a:	edd7 7a05 	vldr	s15, [r7, #20]
 800197e:	eef1 7a67 	vneg.f32	s15, s15
 8001982:	edc7 7a05 	vstr	s15, [r7, #20]
    }
    return decimal;
 8001986:	697b      	ldr	r3, [r7, #20]
 8001988:	ee07 3a90 	vmov	s15, r3
}
 800198c:	eeb0 0a67 	vmov.f32	s0, s15
 8001990:	371c      	adds	r7, #28
 8001992:	46bd      	mov	sp, r7
 8001994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001998:	4770      	bx	lr
 800199a:	bf00      	nop
 800199c:	42c80000 	.word	0x42c80000
 80019a0:	42700000 	.word	0x42700000

080019a4 <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	b082      	sub	sp, #8
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	6078      	str	r0, [r7, #4]
	GPS_UART_CallBack();
 80019ac:	f7ff fe2a 	bl	8001604 <GPS_UART_CallBack>
   // do nothing here
}
 80019b0:	bf00      	nop
 80019b2:	3708      	adds	r7, #8
 80019b4:	46bd      	mov	sp, r7
 80019b6:	bd80      	pop	{r7, pc}

080019b8 <MS5611_Init>:


/******************************************************************************
         			#### MS5611 FUNCTIONS ####
******************************************************************************/
MS5611_StatusTypeDef MS5611_Init(MS5611_HandleTypeDef *dev){
 80019b8:	b580      	push	{r7, lr}
 80019ba:	b082      	sub	sp, #8
 80019bc:	af00      	add	r7, sp, #0
 80019be:	6078      	str	r0, [r7, #4]

	 MS5611_Reset(dev);
 80019c0:	6878      	ldr	r0, [r7, #4]
 80019c2:	f000 f86f 	bl	8001aa4 <MS5611_Reset>

	 if(HAL_I2C_IsDeviceReady(dev->i2c, dev->I2C_ADDRESS, 1, 1000) != HAL_OK){
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	6818      	ldr	r0, [r3, #0]
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	8899      	ldrh	r1, [r3, #4]
 80019ce:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80019d2:	2201      	movs	r2, #1
 80019d4:	f003 fea8 	bl	8005728 <HAL_I2C_IsDeviceReady>
 80019d8:	4603      	mov	r3, r0
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d000      	beq.n	80019e0 <MS5611_Init+0x28>

			__NOP();
 80019de:	bf00      	nop

	 }

	MS5611_Get_CalibCoeff(dev);
 80019e0:	6878      	ldr	r0, [r7, #4]
 80019e2:	f000 f879 	bl	8001ad8 <MS5611_Get_CalibCoeff>

	/**
	 * It is calculated average vertical altitude for set to zero our actual altitude
	 */
	if(dev->Ref_Alt_Sel == 'm'){
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
 80019ec:	2b6d      	cmp	r3, #109	@ 0x6d
 80019ee:	d10c      	bne.n	8001a0a <MS5611_Init+0x52>

		dev->FixedAltitude = 0.0; //We set zero at the first time because gets the real place altitude value
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	f04f 0200 	mov.w	r2, #0
 80019f6:	661a      	str	r2, [r3, #96]	@ 0x60

		dev->FixedAltitude = MS5611_Calc_TemporaryAltitude(dev);
 80019f8:	6878      	ldr	r0, [r7, #4]
 80019fa:	f000 f819 	bl	8001a30 <MS5611_Calc_TemporaryAltitude>
 80019fe:	eef0 7a40 	vmov.f32	s15, s0
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	edc3 7a18 	vstr	s15, [r3, #96]	@ 0x60
 8001a08:	e008      	b.n	8001a1c <MS5611_Init+0x64>

		 }
		 else if(dev->Ref_Alt_Sel == 'M'){
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
 8001a10:	2b4d      	cmp	r3, #77	@ 0x4d
 8001a12:	d103      	bne.n	8001a1c <MS5611_Init+0x64>

			 dev->FixedAltitude = 0.0;
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	f04f 0200 	mov.w	r2, #0
 8001a1a:	661a      	str	r2, [r3, #96]	@ 0x60

		 }
	/**
	 * In the beginning, variables that record the amounts of change are reset for security measures
	 */
	MS5611_ResetRef_DeltaVal(dev);
 8001a1c:	6878      	ldr	r0, [r7, #4]
 8001a1e:	f000 fcd9 	bl	80023d4 <MS5611_ResetRef_DeltaVal>

	return MS5611_OK;
 8001a22:	2300      	movs	r3, #0
}
 8001a24:	4618      	mov	r0, r3
 8001a26:	3708      	adds	r7, #8
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	bd80      	pop	{r7, pc}
 8001a2c:	0000      	movs	r0, r0
	...

08001a30 <MS5611_Calc_TemporaryAltitude>:

float MS5611_Calc_TemporaryAltitude(MS5611_HandleTypeDef *dev){
 8001a30:	b580      	push	{r7, lr}
 8001a32:	b084      	sub	sp, #16
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	6078      	str	r0, [r7, #4]

	 float tempAltitude = 0;
 8001a38:	f04f 0300 	mov.w	r3, #0
 8001a3c:	60fb      	str	r3, [r7, #12]

	 for(int cnt = 0 ; cnt < 20 ; cnt++){
 8001a3e:	2300      	movs	r3, #0
 8001a40:	60bb      	str	r3, [r7, #8]
 8001a42:	e01d      	b.n	8001a80 <MS5611_Calc_TemporaryAltitude+0x50>

		 MS5611_Read_ActVal(dev);
 8001a44:	6878      	ldr	r0, [r7, #4]
 8001a46:	f000 fc5b 	bl	8002300 <MS5611_Read_ActVal>
		 tempAltitude = (float)(tempAltitude + (float)(MS5611_Altitude * 0.05));
 8001a4a:	4b15      	ldr	r3, [pc, #84]	@ (8001aa0 <MS5611_Calc_TemporaryAltitude+0x70>)
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	4618      	mov	r0, r3
 8001a50:	f7fe fd82 	bl	8000558 <__aeabi_f2d>
 8001a54:	a310      	add	r3, pc, #64	@ (adr r3, 8001a98 <MS5611_Calc_TemporaryAltitude+0x68>)
 8001a56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a5a:	f7fe fdd5 	bl	8000608 <__aeabi_dmul>
 8001a5e:	4602      	mov	r2, r0
 8001a60:	460b      	mov	r3, r1
 8001a62:	4610      	mov	r0, r2
 8001a64:	4619      	mov	r1, r3
 8001a66:	f7ff f8c7 	bl	8000bf8 <__aeabi_d2f>
 8001a6a:	ee07 0a10 	vmov	s14, r0
 8001a6e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001a72:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001a76:	edc7 7a03 	vstr	s15, [r7, #12]
	 for(int cnt = 0 ; cnt < 20 ; cnt++){
 8001a7a:	68bb      	ldr	r3, [r7, #8]
 8001a7c:	3301      	adds	r3, #1
 8001a7e:	60bb      	str	r3, [r7, #8]
 8001a80:	68bb      	ldr	r3, [r7, #8]
 8001a82:	2b13      	cmp	r3, #19
 8001a84:	ddde      	ble.n	8001a44 <MS5611_Calc_TemporaryAltitude+0x14>

	  }

	 return tempAltitude;
 8001a86:	68fb      	ldr	r3, [r7, #12]
 8001a88:	ee07 3a90 	vmov	s15, r3

}
 8001a8c:	eeb0 0a67 	vmov.f32	s0, s15
 8001a90:	3710      	adds	r7, #16
 8001a92:	46bd      	mov	sp, r7
 8001a94:	bd80      	pop	{r7, pc}
 8001a96:	bf00      	nop
 8001a98:	9999999a 	.word	0x9999999a
 8001a9c:	3fa99999 	.word	0x3fa99999
 8001aa0:	20002900 	.word	0x20002900

08001aa4 <MS5611_Reset>:
void MS5611_Reset(MS5611_HandleTypeDef *dev){
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	b086      	sub	sp, #24
 8001aa8:	af04      	add	r7, sp, #16
 8001aaa:	6078      	str	r0, [r7, #4]

	HAL_I2C_Mem_Write(dev->i2c, dev->I2C_ADDRESS, dev->I2C_ADDRESS, 1, &ResetCom, 1, 1000);
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	6818      	ldr	r0, [r3, #0]
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	8899      	ldrh	r1, [r3, #4]
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	889a      	ldrh	r2, [r3, #4]
 8001ab8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001abc:	9302      	str	r3, [sp, #8]
 8001abe:	2301      	movs	r3, #1
 8001ac0:	9301      	str	r3, [sp, #4]
 8001ac2:	4b04      	ldr	r3, [pc, #16]	@ (8001ad4 <MS5611_Reset+0x30>)
 8001ac4:	9300      	str	r3, [sp, #0]
 8001ac6:	2301      	movs	r3, #1
 8001ac8:	f003 fd34 	bl	8005534 <HAL_I2C_Mem_Write>

}
 8001acc:	bf00      	nop
 8001ace:	3708      	adds	r7, #8
 8001ad0:	46bd      	mov	sp, r7
 8001ad2:	bd80      	pop	{r7, pc}
 8001ad4:	20000006 	.word	0x20000006

08001ad8 <MS5611_Get_CalibCoeff>:


void MS5611_Get_CalibCoeff(MS5611_HandleTypeDef *dev){
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	b08e      	sub	sp, #56	@ 0x38
 8001adc:	af02      	add	r7, sp, #8
 8001ade:	6078      	str	r0, [r7, #4]

	uint8_t CalibCoefAddrss[7] = {0xA2, //C1
 8001ae0:	4a8c      	ldr	r2, [pc, #560]	@ (8001d14 <MS5611_Get_CalibCoeff+0x23c>)
 8001ae2:	f107 0320 	add.w	r3, r7, #32
 8001ae6:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001aea:	6018      	str	r0, [r3, #0]
 8001aec:	3304      	adds	r3, #4
 8001aee:	8019      	strh	r1, [r3, #0]
 8001af0:	3302      	adds	r3, #2
 8001af2:	0c0a      	lsrs	r2, r1, #16
 8001af4:	701a      	strb	r2, [r3, #0]
								  0xA8, //C4
								  0xAA, //C5
								  0xAC, //C6
								  0xAE}; /*! The last address is for CRC*/

	uint8_t TempryCalibCoefVal[2] = {0};	/*! Temporary buffer that gets two complement of each calibration coefficient*/
 8001af6:	2300      	movs	r3, #0
 8001af8:	83bb      	strh	r3, [r7, #28]
	uint8_t CalibCoefVal[14] = {0};			/*! Stable buffer that collects all complements of calibration coefficients*/
 8001afa:	2300      	movs	r3, #0
 8001afc:	60fb      	str	r3, [r7, #12]
 8001afe:	f107 0310 	add.w	r3, r7, #16
 8001b02:	2200      	movs	r2, #0
 8001b04:	601a      	str	r2, [r3, #0]
 8001b06:	605a      	str	r2, [r3, #4]
 8001b08:	811a      	strh	r2, [r3, #8]
	uint8_t cnt = 0;
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f


	for(cnt = 0; cnt <= 6 ; cnt++){
 8001b10:	2300      	movs	r3, #0
 8001b12:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8001b16:	e03b      	b.n	8001b90 <MS5611_Get_CalibCoeff+0xb8>

		HAL_I2C_Master_Transmit(dev->i2c, dev->I2C_ADDRESS, &CalibCoefAddrss[cnt], 1, 1000);
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	6818      	ldr	r0, [r3, #0]
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	8899      	ldrh	r1, [r3, #4]
 8001b20:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001b24:	f107 0220 	add.w	r2, r7, #32
 8001b28:	441a      	add	r2, r3
 8001b2a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001b2e:	9300      	str	r3, [sp, #0]
 8001b30:	2301      	movs	r3, #1
 8001b32:	f003 f9cf 	bl	8004ed4 <HAL_I2C_Master_Transmit>

				for(int cnt_2 = 0; cnt_2 <= 1 ; cnt_2++){
 8001b36:	2300      	movs	r3, #0
 8001b38:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001b3a:	e010      	b.n	8001b5e <MS5611_Get_CalibCoeff+0x86>

					HAL_I2C_Master_Receive(dev->i2c, dev->I2C_ADDRESS, &TempryCalibCoefVal[cnt_2], 2, 1000);
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	6818      	ldr	r0, [r3, #0]
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	8899      	ldrh	r1, [r3, #4]
 8001b44:	f107 021c 	add.w	r2, r7, #28
 8001b48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001b4a:	441a      	add	r2, r3
 8001b4c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001b50:	9300      	str	r3, [sp, #0]
 8001b52:	2302      	movs	r3, #2
 8001b54:	f003 fabc 	bl	80050d0 <HAL_I2C_Master_Receive>
				for(int cnt_2 = 0; cnt_2 <= 1 ; cnt_2++){
 8001b58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001b5a:	3301      	adds	r3, #1
 8001b5c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001b5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001b60:	2b01      	cmp	r3, #1
 8001b62:	ddeb      	ble.n	8001b3c <MS5611_Get_CalibCoeff+0x64>

				}

		CalibCoefVal[(cnt*2)]   = TempryCalibCoefVal[0];
 8001b64:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001b68:	005b      	lsls	r3, r3, #1
 8001b6a:	7f3a      	ldrb	r2, [r7, #28]
 8001b6c:	3330      	adds	r3, #48	@ 0x30
 8001b6e:	443b      	add	r3, r7
 8001b70:	f803 2c24 	strb.w	r2, [r3, #-36]
		CalibCoefVal[(cnt*2+1)] = TempryCalibCoefVal[1];
 8001b74:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001b78:	005b      	lsls	r3, r3, #1
 8001b7a:	3301      	adds	r3, #1
 8001b7c:	7f7a      	ldrb	r2, [r7, #29]
 8001b7e:	3330      	adds	r3, #48	@ 0x30
 8001b80:	443b      	add	r3, r7
 8001b82:	f803 2c24 	strb.w	r2, [r3, #-36]
	for(cnt = 0; cnt <= 6 ; cnt++){
 8001b86:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001b8a:	3301      	adds	r3, #1
 8001b8c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8001b90:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001b94:	2b06      	cmp	r3, #6
 8001b96:	d9bf      	bls.n	8001b18 <MS5611_Get_CalibCoeff+0x40>

	}

	cnt = 0;
 8001b98:	2300      	movs	r3, #0
 8001b9a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

	/*! Complements of each calibration coefficient consists MSB and LSB bits*/
	dev->Clb_Cf.C1  = ((CalibCoefVal[cnt]<<8) | CalibCoefVal[cnt+1]); cnt+=2; // uint16_t <== |MSB_C1|LSB_C1|
 8001b9e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001ba2:	3330      	adds	r3, #48	@ 0x30
 8001ba4:	443b      	add	r3, r7
 8001ba6:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001baa:	021b      	lsls	r3, r3, #8
 8001bac:	b21a      	sxth	r2, r3
 8001bae:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001bb2:	3301      	adds	r3, #1
 8001bb4:	3330      	adds	r3, #48	@ 0x30
 8001bb6:	443b      	add	r3, r7
 8001bb8:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001bbc:	b21b      	sxth	r3, r3
 8001bbe:	4313      	orrs	r3, r2
 8001bc0:	b21b      	sxth	r3, r3
 8001bc2:	b29a      	uxth	r2, r3
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	80da      	strh	r2, [r3, #6]
 8001bc8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001bcc:	3302      	adds	r3, #2
 8001bce:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	dev->Clb_Cf.C2  = ((CalibCoefVal[cnt]<<8) | CalibCoefVal[cnt+1]); cnt+=2;
 8001bd2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001bd6:	3330      	adds	r3, #48	@ 0x30
 8001bd8:	443b      	add	r3, r7
 8001bda:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001bde:	021b      	lsls	r3, r3, #8
 8001be0:	b21a      	sxth	r2, r3
 8001be2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001be6:	3301      	adds	r3, #1
 8001be8:	3330      	adds	r3, #48	@ 0x30
 8001bea:	443b      	add	r3, r7
 8001bec:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001bf0:	b21b      	sxth	r3, r3
 8001bf2:	4313      	orrs	r3, r2
 8001bf4:	b21b      	sxth	r3, r3
 8001bf6:	b29a      	uxth	r2, r3
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	811a      	strh	r2, [r3, #8]
 8001bfc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001c00:	3302      	adds	r3, #2
 8001c02:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	dev->Clb_Cf.C3  = ((CalibCoefVal[cnt]<<8) | CalibCoefVal[cnt+1]); cnt+=2;
 8001c06:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001c0a:	3330      	adds	r3, #48	@ 0x30
 8001c0c:	443b      	add	r3, r7
 8001c0e:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001c12:	021b      	lsls	r3, r3, #8
 8001c14:	b21a      	sxth	r2, r3
 8001c16:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001c1a:	3301      	adds	r3, #1
 8001c1c:	3330      	adds	r3, #48	@ 0x30
 8001c1e:	443b      	add	r3, r7
 8001c20:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001c24:	b21b      	sxth	r3, r3
 8001c26:	4313      	orrs	r3, r2
 8001c28:	b21b      	sxth	r3, r3
 8001c2a:	b29a      	uxth	r2, r3
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	815a      	strh	r2, [r3, #10]
 8001c30:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001c34:	3302      	adds	r3, #2
 8001c36:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	dev->Clb_Cf.C4  = ((CalibCoefVal[cnt]<<8) | CalibCoefVal[cnt+1]); cnt+=2;
 8001c3a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001c3e:	3330      	adds	r3, #48	@ 0x30
 8001c40:	443b      	add	r3, r7
 8001c42:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001c46:	021b      	lsls	r3, r3, #8
 8001c48:	b21a      	sxth	r2, r3
 8001c4a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001c4e:	3301      	adds	r3, #1
 8001c50:	3330      	adds	r3, #48	@ 0x30
 8001c52:	443b      	add	r3, r7
 8001c54:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001c58:	b21b      	sxth	r3, r3
 8001c5a:	4313      	orrs	r3, r2
 8001c5c:	b21b      	sxth	r3, r3
 8001c5e:	b29a      	uxth	r2, r3
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	819a      	strh	r2, [r3, #12]
 8001c64:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001c68:	3302      	adds	r3, #2
 8001c6a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	dev->Clb_Cf.C5  = ((CalibCoefVal[cnt]<<8) | CalibCoefVal[cnt+1]); cnt+=2;
 8001c6e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001c72:	3330      	adds	r3, #48	@ 0x30
 8001c74:	443b      	add	r3, r7
 8001c76:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001c7a:	021b      	lsls	r3, r3, #8
 8001c7c:	b21a      	sxth	r2, r3
 8001c7e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001c82:	3301      	adds	r3, #1
 8001c84:	3330      	adds	r3, #48	@ 0x30
 8001c86:	443b      	add	r3, r7
 8001c88:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001c8c:	b21b      	sxth	r3, r3
 8001c8e:	4313      	orrs	r3, r2
 8001c90:	b21b      	sxth	r3, r3
 8001c92:	b29a      	uxth	r2, r3
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	81da      	strh	r2, [r3, #14]
 8001c98:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001c9c:	3302      	adds	r3, #2
 8001c9e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	dev->Clb_Cf.C6  = ((CalibCoefVal[cnt]<<8) | CalibCoefVal[cnt+1]); cnt+=2;
 8001ca2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001ca6:	3330      	adds	r3, #48	@ 0x30
 8001ca8:	443b      	add	r3, r7
 8001caa:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001cae:	021b      	lsls	r3, r3, #8
 8001cb0:	b21a      	sxth	r2, r3
 8001cb2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001cb6:	3301      	adds	r3, #1
 8001cb8:	3330      	adds	r3, #48	@ 0x30
 8001cba:	443b      	add	r3, r7
 8001cbc:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001cc0:	b21b      	sxth	r3, r3
 8001cc2:	4313      	orrs	r3, r2
 8001cc4:	b21b      	sxth	r3, r3
 8001cc6:	b29a      	uxth	r2, r3
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	821a      	strh	r2, [r3, #16]
 8001ccc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001cd0:	3302      	adds	r3, #2
 8001cd2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	dev->Clb_Cf.crc = ((CalibCoefVal[cnt]<<8) | CalibCoefVal[cnt+1]); cnt+=2;
 8001cd6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001cda:	3330      	adds	r3, #48	@ 0x30
 8001cdc:	443b      	add	r3, r7
 8001cde:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001ce2:	021b      	lsls	r3, r3, #8
 8001ce4:	b21a      	sxth	r2, r3
 8001ce6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001cea:	3301      	adds	r3, #1
 8001cec:	3330      	adds	r3, #48	@ 0x30
 8001cee:	443b      	add	r3, r7
 8001cf0:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001cf4:	b21b      	sxth	r3, r3
 8001cf6:	4313      	orrs	r3, r2
 8001cf8:	b21b      	sxth	r3, r3
 8001cfa:	b29a      	uxth	r2, r3
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	825a      	strh	r2, [r3, #18]
 8001d00:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001d04:	3302      	adds	r3, #2
 8001d06:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

}
 8001d0a:	bf00      	nop
 8001d0c:	3730      	adds	r7, #48	@ 0x30
 8001d0e:	46bd      	mov	sp, r7
 8001d10:	bd80      	pop	{r7, pc}
 8001d12:	bf00      	nop
 8001d14:	080130cc 	.word	0x080130cc

08001d18 <MS5611_ReadRaw_Press_Temp>:


void MS5611_ReadRaw_Press_Temp(MS5611_HandleTypeDef *dev){
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	b086      	sub	sp, #24
 8001d1c:	af02      	add	r7, sp, #8
 8001d1e:	6078      	str	r0, [r7, #4]

	uint8_t RawDataD1[3]  = {0}; /*! D1 = Raw pressure value that will be compensated at other functions*/
 8001d20:	4b38      	ldr	r3, [pc, #224]	@ (8001e04 <MS5611_ReadRaw_Press_Temp+0xec>)
 8001d22:	881b      	ldrh	r3, [r3, #0]
 8001d24:	81bb      	strh	r3, [r7, #12]
 8001d26:	2300      	movs	r3, #0
 8001d28:	73bb      	strb	r3, [r7, #14]
	uint8_t RawDataD2[3]  = {0}; /*! D2 = Raw temperature value that will be compensated at other functions*/
 8001d2a:	4b36      	ldr	r3, [pc, #216]	@ (8001e04 <MS5611_ReadRaw_Press_Temp+0xec>)
 8001d2c:	881b      	ldrh	r3, [r3, #0]
 8001d2e:	813b      	strh	r3, [r7, #8]
 8001d30:	2300      	movs	r3, #0
 8001d32:	72bb      	strb	r3, [r7, #10]
	 *
	 * @Attention! you must wait minimum 15 milisecond after each i2c command because of clock line and calculation times.
	 */

	/*! Gets D1(Raw Pressure)*/
	HAL_I2C_Master_Transmit(dev->i2c, dev->I2C_ADDRESS, &osrs_4096_D1, 1, 1000); //(1)
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	6818      	ldr	r0, [r3, #0]
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	8899      	ldrh	r1, [r3, #4]
 8001d3c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001d40:	9300      	str	r3, [sp, #0]
 8001d42:	2301      	movs	r3, #1
 8001d44:	4a30      	ldr	r2, [pc, #192]	@ (8001e08 <MS5611_ReadRaw_Press_Temp+0xf0>)
 8001d46:	f003 f8c5 	bl	8004ed4 <HAL_I2C_Master_Transmit>
	HAL_Delay(20);
 8001d4a:	2014      	movs	r0, #20
 8001d4c:	f001 fcaa 	bl	80036a4 <HAL_Delay>
	HAL_I2C_Master_Transmit(dev->i2c, dev->I2C_ADDRESS, &adcReadCom , 1, 1000);	 //(2)
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	6818      	ldr	r0, [r3, #0]
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	8899      	ldrh	r1, [r3, #4]
 8001d58:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001d5c:	9300      	str	r3, [sp, #0]
 8001d5e:	2301      	movs	r3, #1
 8001d60:	4a2a      	ldr	r2, [pc, #168]	@ (8001e0c <MS5611_ReadRaw_Press_Temp+0xf4>)
 8001d62:	f003 f8b7 	bl	8004ed4 <HAL_I2C_Master_Transmit>
	HAL_Delay(20);
 8001d66:	2014      	movs	r0, #20
 8001d68:	f001 fc9c 	bl	80036a4 <HAL_Delay>
	HAL_I2C_Master_Receive(dev->i2c, dev->I2C_ADDRESS, &RawDataD1[0], 3, 10000);	 //(3)
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	6818      	ldr	r0, [r3, #0]
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	8899      	ldrh	r1, [r3, #4]
 8001d74:	f107 020c 	add.w	r2, r7, #12
 8001d78:	f242 7310 	movw	r3, #10000	@ 0x2710
 8001d7c:	9300      	str	r3, [sp, #0]
 8001d7e:	2303      	movs	r3, #3
 8001d80:	f003 f9a6 	bl	80050d0 <HAL_I2C_Master_Receive>
	dev->ClcPrms.D1 = (uint32_t)((RawDataD1[0]<<16) | (RawDataD1[1]<<8) | (RawDataD1[2]<<0)); // MSB|LSB|XLSB
 8001d84:	7b3b      	ldrb	r3, [r7, #12]
 8001d86:	041a      	lsls	r2, r3, #16
 8001d88:	7b7b      	ldrb	r3, [r7, #13]
 8001d8a:	021b      	lsls	r3, r3, #8
 8001d8c:	4313      	orrs	r3, r2
 8001d8e:	7bba      	ldrb	r2, [r7, #14]
 8001d90:	4313      	orrs	r3, r2
 8001d92:	461a      	mov	r2, r3
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	615a      	str	r2, [r3, #20]

	/*! Gets D2(Raw Temperature)*/
	HAL_I2C_Master_Transmit(dev->i2c, dev->I2C_ADDRESS, &osrs_4096_D2, 1, 1000); //(1)
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	6818      	ldr	r0, [r3, #0]
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	8899      	ldrh	r1, [r3, #4]
 8001da0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001da4:	9300      	str	r3, [sp, #0]
 8001da6:	2301      	movs	r3, #1
 8001da8:	4a19      	ldr	r2, [pc, #100]	@ (8001e10 <MS5611_ReadRaw_Press_Temp+0xf8>)
 8001daa:	f003 f893 	bl	8004ed4 <HAL_I2C_Master_Transmit>
	HAL_Delay(20);
 8001dae:	2014      	movs	r0, #20
 8001db0:	f001 fc78 	bl	80036a4 <HAL_Delay>
	HAL_I2C_Master_Transmit(dev->i2c, dev->I2C_ADDRESS, &adcReadCom , 1, 1000);  	 //(2)
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	6818      	ldr	r0, [r3, #0]
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	8899      	ldrh	r1, [r3, #4]
 8001dbc:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001dc0:	9300      	str	r3, [sp, #0]
 8001dc2:	2301      	movs	r3, #1
 8001dc4:	4a11      	ldr	r2, [pc, #68]	@ (8001e0c <MS5611_ReadRaw_Press_Temp+0xf4>)
 8001dc6:	f003 f885 	bl	8004ed4 <HAL_I2C_Master_Transmit>
	HAL_Delay(20);
 8001dca:	2014      	movs	r0, #20
 8001dcc:	f001 fc6a 	bl	80036a4 <HAL_Delay>
	HAL_I2C_Master_Receive(dev->i2c, dev->I2C_ADDRESS, &RawDataD2[0], 3, 1000);  //(3)
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	6818      	ldr	r0, [r3, #0]
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	8899      	ldrh	r1, [r3, #4]
 8001dd8:	f107 0208 	add.w	r2, r7, #8
 8001ddc:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001de0:	9300      	str	r3, [sp, #0]
 8001de2:	2303      	movs	r3, #3
 8001de4:	f003 f974 	bl	80050d0 <HAL_I2C_Master_Receive>
	dev->ClcPrms.D2 = (uint32_t)((RawDataD2[0]<<16) | (RawDataD2[1]<<8) | (RawDataD2[2]<<0)); // MSB|LSB|XLSB
 8001de8:	7a3b      	ldrb	r3, [r7, #8]
 8001dea:	041a      	lsls	r2, r3, #16
 8001dec:	7a7b      	ldrb	r3, [r7, #9]
 8001dee:	021b      	lsls	r3, r3, #8
 8001df0:	4313      	orrs	r3, r2
 8001df2:	7aba      	ldrb	r2, [r7, #10]
 8001df4:	4313      	orrs	r3, r2
 8001df6:	461a      	mov	r2, r3
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	619a      	str	r2, [r3, #24]

}
 8001dfc:	bf00      	nop
 8001dfe:	3710      	adds	r7, #16
 8001e00:	46bd      	mov	sp, r7
 8001e02:	bd80      	pop	{r7, pc}
 8001e04:	080130d4 	.word	0x080130d4
 8001e08:	20000004 	.word	0x20000004
 8001e0c:	2000256c 	.word	0x2000256c
 8001e10:	20000005 	.word	0x20000005

08001e14 <MS5611_FirstCalculateDatas>:


void MS5611_FirstCalculateDatas(MS5611_HandleTypeDef *dev){
 8001e14:	b5b0      	push	{r4, r5, r7, lr}
 8001e16:	b082      	sub	sp, #8
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	6078      	str	r0, [r7, #4]

	/*! Calculate 1st order temperature and pressure  according to MS5611 1st order algorithm */
	dev->ClcPrms.dT   = dev->ClcPrms.D2 - dev->Clb_Cf.C5 * pow(2,8);
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	699b      	ldr	r3, [r3, #24]
 8001e20:	4618      	mov	r0, r3
 8001e22:	f7fe fb77 	bl	8000514 <__aeabi_ui2d>
 8001e26:	4604      	mov	r4, r0
 8001e28:	460d      	mov	r5, r1
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	89db      	ldrh	r3, [r3, #14]
 8001e2e:	4618      	mov	r0, r3
 8001e30:	f7fe fb80 	bl	8000534 <__aeabi_i2d>
 8001e34:	f04f 0200 	mov.w	r2, #0
 8001e38:	4b69      	ldr	r3, [pc, #420]	@ (8001fe0 <MS5611_FirstCalculateDatas+0x1cc>)
 8001e3a:	f7fe fbe5 	bl	8000608 <__aeabi_dmul>
 8001e3e:	4602      	mov	r2, r0
 8001e40:	460b      	mov	r3, r1
 8001e42:	4620      	mov	r0, r4
 8001e44:	4629      	mov	r1, r5
 8001e46:	f7fe fa27 	bl	8000298 <__aeabi_dsub>
 8001e4a:	4602      	mov	r2, r0
 8001e4c:	460b      	mov	r3, r1
 8001e4e:	4610      	mov	r0, r2
 8001e50:	4619      	mov	r1, r3
 8001e52:	f7fe fed1 	bl	8000bf8 <__aeabi_d2f>
 8001e56:	4602      	mov	r2, r0
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	61da      	str	r2, [r3, #28]
	dev->ClcPrms.OFF  = dev->Clb_Cf.C2 * pow(2,17) + (dev->Clb_Cf.C4 * dev->ClcPrms.dT) / pow(2,6);
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	891b      	ldrh	r3, [r3, #8]
 8001e60:	4618      	mov	r0, r3
 8001e62:	f7fe fb67 	bl	8000534 <__aeabi_i2d>
 8001e66:	f04f 0200 	mov.w	r2, #0
 8001e6a:	f04f 4382 	mov.w	r3, #1090519040	@ 0x41000000
 8001e6e:	f7fe fbcb 	bl	8000608 <__aeabi_dmul>
 8001e72:	4602      	mov	r2, r0
 8001e74:	460b      	mov	r3, r1
 8001e76:	4614      	mov	r4, r2
 8001e78:	461d      	mov	r5, r3
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	899b      	ldrh	r3, [r3, #12]
 8001e7e:	ee07 3a90 	vmov	s15, r3
 8001e82:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	edd3 7a07 	vldr	s15, [r3, #28]
 8001e8c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e90:	ee17 0a90 	vmov	r0, s15
 8001e94:	f7fe fb60 	bl	8000558 <__aeabi_f2d>
 8001e98:	f04f 0200 	mov.w	r2, #0
 8001e9c:	4b51      	ldr	r3, [pc, #324]	@ (8001fe4 <MS5611_FirstCalculateDatas+0x1d0>)
 8001e9e:	f7fe fcdd 	bl	800085c <__aeabi_ddiv>
 8001ea2:	4602      	mov	r2, r0
 8001ea4:	460b      	mov	r3, r1
 8001ea6:	4620      	mov	r0, r4
 8001ea8:	4629      	mov	r1, r5
 8001eaa:	f7fe f9f7 	bl	800029c <__adddf3>
 8001eae:	4602      	mov	r2, r0
 8001eb0:	460b      	mov	r3, r1
 8001eb2:	4610      	mov	r0, r2
 8001eb4:	4619      	mov	r1, r3
 8001eb6:	f7fe fe9f 	bl	8000bf8 <__aeabi_d2f>
 8001eba:	4602      	mov	r2, r0
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	629a      	str	r2, [r3, #40]	@ 0x28
	dev->ClcPrms.SENS = dev->Clb_Cf.C1 * pow(2,16) + (dev->Clb_Cf.C3 * dev->ClcPrms.dT) / pow(2,7);
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	88db      	ldrh	r3, [r3, #6]
 8001ec4:	4618      	mov	r0, r3
 8001ec6:	f7fe fb35 	bl	8000534 <__aeabi_i2d>
 8001eca:	f04f 0200 	mov.w	r2, #0
 8001ece:	4b46      	ldr	r3, [pc, #280]	@ (8001fe8 <MS5611_FirstCalculateDatas+0x1d4>)
 8001ed0:	f7fe fb9a 	bl	8000608 <__aeabi_dmul>
 8001ed4:	4602      	mov	r2, r0
 8001ed6:	460b      	mov	r3, r1
 8001ed8:	4614      	mov	r4, r2
 8001eda:	461d      	mov	r5, r3
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	895b      	ldrh	r3, [r3, #10]
 8001ee0:	ee07 3a90 	vmov	s15, r3
 8001ee4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	edd3 7a07 	vldr	s15, [r3, #28]
 8001eee:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001ef2:	ee17 0a90 	vmov	r0, s15
 8001ef6:	f7fe fb2f 	bl	8000558 <__aeabi_f2d>
 8001efa:	f04f 0200 	mov.w	r2, #0
 8001efe:	4b3b      	ldr	r3, [pc, #236]	@ (8001fec <MS5611_FirstCalculateDatas+0x1d8>)
 8001f00:	f7fe fcac 	bl	800085c <__aeabi_ddiv>
 8001f04:	4602      	mov	r2, r0
 8001f06:	460b      	mov	r3, r1
 8001f08:	4620      	mov	r0, r4
 8001f0a:	4629      	mov	r1, r5
 8001f0c:	f7fe f9c6 	bl	800029c <__adddf3>
 8001f10:	4602      	mov	r2, r0
 8001f12:	460b      	mov	r3, r1
 8001f14:	4610      	mov	r0, r2
 8001f16:	4619      	mov	r1, r3
 8001f18:	f7fe fe6e 	bl	8000bf8 <__aeabi_d2f>
 8001f1c:	4602      	mov	r2, r0
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	62da      	str	r2, [r3, #44]	@ 0x2c

	dev->ClcPrms.TEMP = 2000 + dev->ClcPrms.dT * dev->Clb_Cf.C6 / pow(2,23);								//Actual temperature data
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	ed93 7a07 	vldr	s14, [r3, #28]
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	8a1b      	ldrh	r3, [r3, #16]
 8001f2c:	ee07 3a90 	vmov	s15, r3
 8001f30:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001f34:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001f38:	ee17 0a90 	vmov	r0, s15
 8001f3c:	f7fe fb0c 	bl	8000558 <__aeabi_f2d>
 8001f40:	f04f 0200 	mov.w	r2, #0
 8001f44:	4b2a      	ldr	r3, [pc, #168]	@ (8001ff0 <MS5611_FirstCalculateDatas+0x1dc>)
 8001f46:	f7fe fc89 	bl	800085c <__aeabi_ddiv>
 8001f4a:	4602      	mov	r2, r0
 8001f4c:	460b      	mov	r3, r1
 8001f4e:	4610      	mov	r0, r2
 8001f50:	4619      	mov	r1, r3
 8001f52:	f04f 0200 	mov.w	r2, #0
 8001f56:	4b27      	ldr	r3, [pc, #156]	@ (8001ff4 <MS5611_FirstCalculateDatas+0x1e0>)
 8001f58:	f7fe f9a0 	bl	800029c <__adddf3>
 8001f5c:	4602      	mov	r2, r0
 8001f5e:	460b      	mov	r3, r1
 8001f60:	4610      	mov	r0, r2
 8001f62:	4619      	mov	r1, r3
 8001f64:	f7fe fe48 	bl	8000bf8 <__aeabi_d2f>
 8001f68:	4602      	mov	r2, r0
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	621a      	str	r2, [r3, #32]
	dev->ClcPrms.P	  = ((dev->ClcPrms.D1 * dev->ClcPrms.SENS / pow(2,21) - dev->ClcPrms.OFF))/pow(2,15);	//Actual pressure data
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	695b      	ldr	r3, [r3, #20]
 8001f72:	ee07 3a90 	vmov	s15, r3
 8001f76:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8001f80:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001f84:	ee17 0a90 	vmov	r0, s15
 8001f88:	f7fe fae6 	bl	8000558 <__aeabi_f2d>
 8001f8c:	f04f 0200 	mov.w	r2, #0
 8001f90:	4b19      	ldr	r3, [pc, #100]	@ (8001ff8 <MS5611_FirstCalculateDatas+0x1e4>)
 8001f92:	f7fe fc63 	bl	800085c <__aeabi_ddiv>
 8001f96:	4602      	mov	r2, r0
 8001f98:	460b      	mov	r3, r1
 8001f9a:	4614      	mov	r4, r2
 8001f9c:	461d      	mov	r5, r3
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001fa2:	4618      	mov	r0, r3
 8001fa4:	f7fe fad8 	bl	8000558 <__aeabi_f2d>
 8001fa8:	4602      	mov	r2, r0
 8001faa:	460b      	mov	r3, r1
 8001fac:	4620      	mov	r0, r4
 8001fae:	4629      	mov	r1, r5
 8001fb0:	f7fe f972 	bl	8000298 <__aeabi_dsub>
 8001fb4:	4602      	mov	r2, r0
 8001fb6:	460b      	mov	r3, r1
 8001fb8:	4610      	mov	r0, r2
 8001fba:	4619      	mov	r1, r3
 8001fbc:	f04f 0200 	mov.w	r2, #0
 8001fc0:	4b0e      	ldr	r3, [pc, #56]	@ (8001ffc <MS5611_FirstCalculateDatas+0x1e8>)
 8001fc2:	f7fe fc4b 	bl	800085c <__aeabi_ddiv>
 8001fc6:	4602      	mov	r2, r0
 8001fc8:	460b      	mov	r3, r1
 8001fca:	4610      	mov	r0, r2
 8001fcc:	4619      	mov	r1, r3
 8001fce:	f7fe fe13 	bl	8000bf8 <__aeabi_d2f>
 8001fd2:	4602      	mov	r2, r0
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	625a      	str	r2, [r3, #36]	@ 0x24

}
 8001fd8:	bf00      	nop
 8001fda:	3708      	adds	r7, #8
 8001fdc:	46bd      	mov	sp, r7
 8001fde:	bdb0      	pop	{r4, r5, r7, pc}
 8001fe0:	40700000 	.word	0x40700000
 8001fe4:	40500000 	.word	0x40500000
 8001fe8:	40f00000 	.word	0x40f00000
 8001fec:	40600000 	.word	0x40600000
 8001ff0:	41600000 	.word	0x41600000
 8001ff4:	409f4000 	.word	0x409f4000
 8001ff8:	41400000 	.word	0x41400000
 8001ffc:	40e00000 	.word	0x40e00000

08002000 <MS5611_SecondCalculateDatas>:


void MS5611_SecondCalculateDatas(MS5611_HandleTypeDef *dev){
 8002000:	b5b0      	push	{r4, r5, r7, lr}
 8002002:	b082      	sub	sp, #8
 8002004:	af00      	add	r7, sp, #0
 8002006:	6078      	str	r0, [r7, #4]

	if(dev->ClcPrms.TEMP < 2000){
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	edd3 7a08 	vldr	s15, [r3, #32]
 800200e:	ed9f 7a8e 	vldr	s14, [pc, #568]	@ 8002248 <MS5611_SecondCalculateDatas+0x248>
 8002012:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002016:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800201a:	f140 80e3 	bpl.w	80021e4 <MS5611_SecondCalculateDatas+0x1e4>

			/*! Low Temperature */
			dev->ClcPrms.TEMP2 = (dev->ClcPrms.dT * dev->ClcPrms.dT) / pow(2,31);
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	ed93 7a07 	vldr	s14, [r3, #28]
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	edd3 7a07 	vldr	s15, [r3, #28]
 800202a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800202e:	eddf 6a87 	vldr	s13, [pc, #540]	@ 800224c <MS5611_SecondCalculateDatas+0x24c>
 8002032:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	edc3 7a0e 	vstr	s15, [r3, #56]	@ 0x38
			dev->ClcPrms.OFF2  = 5 * ((dev->ClcPrms.TEMP - 2000) * (dev->ClcPrms.TEMP - 2000)) / pow(2,1);
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	edd3 7a08 	vldr	s15, [r3, #32]
 8002042:	ed9f 7a81 	vldr	s14, [pc, #516]	@ 8002248 <MS5611_SecondCalculateDatas+0x248>
 8002046:	ee37 7ac7 	vsub.f32	s14, s15, s14
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	edd3 7a08 	vldr	s15, [r3, #32]
 8002050:	eddf 6a7d 	vldr	s13, [pc, #500]	@ 8002248 <MS5611_SecondCalculateDatas+0x248>
 8002054:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8002058:	ee67 7a27 	vmul.f32	s15, s14, s15
 800205c:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8002060:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002064:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8002068:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
			dev->ClcPrms.SENS2 = 5 * ((dev->ClcPrms.TEMP - 2000) * (dev->ClcPrms.TEMP - 2000)) / pow(2,2);
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	edd3 7a08 	vldr	s15, [r3, #32]
 8002078:	ed9f 7a73 	vldr	s14, [pc, #460]	@ 8002248 <MS5611_SecondCalculateDatas+0x248>
 800207c:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	edd3 7a08 	vldr	s15, [r3, #32]
 8002086:	eddf 6a70 	vldr	s13, [pc, #448]	@ 8002248 <MS5611_SecondCalculateDatas+0x248>
 800208a:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800208e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002092:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8002096:	ee27 7a87 	vmul.f32	s14, s15, s14
 800209a:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 800209e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	edc3 7a0d 	vstr	s15, [r3, #52]	@ 0x34

					if(dev->ClcPrms.TEMP < -1500){
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	edd3 7a08 	vldr	s15, [r3, #32]
 80020ae:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 8002250 <MS5611_SecondCalculateDatas+0x250>
 80020b2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80020b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020ba:	d571      	bpl.n	80021a0 <MS5611_SecondCalculateDatas+0x1a0>
						/*! Very Low Temperature */
						dev->ClcPrms.OFF2  = dev->ClcPrms.OFF2 + 7 * ((dev->ClcPrms.TEMP + 1500) * (dev->ClcPrms.TEMP + 1500));
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	ed93 7a0c 	vldr	s14, [r3, #48]	@ 0x30
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	edd3 7a08 	vldr	s15, [r3, #32]
 80020c8:	eddf 6a62 	vldr	s13, [pc, #392]	@ 8002254 <MS5611_SecondCalculateDatas+0x254>
 80020cc:	ee77 6aa6 	vadd.f32	s13, s15, s13
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	edd3 7a08 	vldr	s15, [r3, #32]
 80020d6:	ed9f 6a5f 	vldr	s12, [pc, #380]	@ 8002254 <MS5611_SecondCalculateDatas+0x254>
 80020da:	ee77 7a86 	vadd.f32	s15, s15, s12
 80020de:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80020e2:	eef1 6a0c 	vmov.f32	s13, #28	@ 0x40e00000  7.0
 80020e6:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80020ea:	ee77 7a27 	vadd.f32	s15, s14, s15
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
						dev->ClcPrms.SENS2 = dev->ClcPrms.SENS2 + 11 * ((dev->ClcPrms.TEMP + 1500) * (dev->ClcPrms.TEMP + 1500)) / pow(2,1);
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80020f8:	4618      	mov	r0, r3
 80020fa:	f7fe fa2d 	bl	8000558 <__aeabi_f2d>
 80020fe:	4604      	mov	r4, r0
 8002100:	460d      	mov	r5, r1
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	edd3 7a08 	vldr	s15, [r3, #32]
 8002108:	ed9f 7a52 	vldr	s14, [pc, #328]	@ 8002254 <MS5611_SecondCalculateDatas+0x254>
 800210c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	edd3 7a08 	vldr	s15, [r3, #32]
 8002116:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8002254 <MS5611_SecondCalculateDatas+0x254>
 800211a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800211e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002122:	eeb2 7a06 	vmov.f32	s14, #38	@ 0x41300000  11.0
 8002126:	ee67 7a87 	vmul.f32	s15, s15, s14
 800212a:	ee17 0a90 	vmov	r0, s15
 800212e:	f7fe fa13 	bl	8000558 <__aeabi_f2d>
 8002132:	f04f 0200 	mov.w	r2, #0
 8002136:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800213a:	f7fe fb8f 	bl	800085c <__aeabi_ddiv>
 800213e:	4602      	mov	r2, r0
 8002140:	460b      	mov	r3, r1
 8002142:	4620      	mov	r0, r4
 8002144:	4629      	mov	r1, r5
 8002146:	f7fe f8a9 	bl	800029c <__adddf3>
 800214a:	4602      	mov	r2, r0
 800214c:	460b      	mov	r3, r1
 800214e:	4610      	mov	r0, r2
 8002150:	4619      	mov	r1, r3
 8002152:	f7fe fd51 	bl	8000bf8 <__aeabi_d2f>
 8002156:	4602      	mov	r2, r0
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	635a      	str	r2, [r3, #52]	@ 0x34

						dev->ClcPrms.TEMP = dev->ClcPrms.TEMP - dev->ClcPrms.TEMP2;
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	ed93 7a08 	vldr	s14, [r3, #32]
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 8002168:	ee77 7a67 	vsub.f32	s15, s14, s15
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	edc3 7a08 	vstr	s15, [r3, #32]
						dev->ClcPrms.OFF  = dev->ClcPrms.OFF - dev->ClcPrms.OFF2;
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 800217e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
						dev->ClcPrms.SENS = dev->ClcPrms.SENS - dev->ClcPrms.SENS2;
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	ed93 7a0b 	vldr	s14, [r3, #44]	@ 0x2c
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8002194:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
			dev->ClcPrms.TEMP = dev->ClcPrms.TEMP - dev->ClcPrms.TEMP2;
			dev->ClcPrms.OFF  = dev->ClcPrms.OFF - dev->ClcPrms.OFF2;
			dev->ClcPrms.SENS = dev->ClcPrms.SENS - dev->ClcPrms.SENS2;

		}
}
 800219e:	e04e      	b.n	800223e <MS5611_SecondCalculateDatas+0x23e>
						dev->ClcPrms.TEMP = dev->ClcPrms.TEMP - dev->ClcPrms.TEMP2;
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	ed93 7a08 	vldr	s14, [r3, #32]
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 80021ac:	ee77 7a67 	vsub.f32	s15, s14, s15
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	edc3 7a08 	vstr	s15, [r3, #32]
						dev->ClcPrms.OFF  = dev->ClcPrms.OFF - dev->ClcPrms.OFF2;
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 80021c2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
						dev->ClcPrms.SENS = dev->ClcPrms.SENS - dev->ClcPrms.SENS2;
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	ed93 7a0b 	vldr	s14, [r3, #44]	@ 0x2c
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 80021d8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
}
 80021e2:	e02c      	b.n	800223e <MS5611_SecondCalculateDatas+0x23e>
			dev->ClcPrms.TEMP2 = 0;
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	f04f 0200 	mov.w	r2, #0
 80021ea:	639a      	str	r2, [r3, #56]	@ 0x38
			dev->ClcPrms.OFF2  = 0;
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	f04f 0200 	mov.w	r2, #0
 80021f2:	631a      	str	r2, [r3, #48]	@ 0x30
			dev->ClcPrms.SENS2 = 0;
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	f04f 0200 	mov.w	r2, #0
 80021fa:	635a      	str	r2, [r3, #52]	@ 0x34
			dev->ClcPrms.TEMP = dev->ClcPrms.TEMP - dev->ClcPrms.TEMP2;
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	ed93 7a08 	vldr	s14, [r3, #32]
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 8002208:	ee77 7a67 	vsub.f32	s15, s14, s15
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	edc3 7a08 	vstr	s15, [r3, #32]
			dev->ClcPrms.OFF  = dev->ClcPrms.OFF - dev->ClcPrms.OFF2;
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 800221e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
			dev->ClcPrms.SENS = dev->ClcPrms.SENS - dev->ClcPrms.SENS2;
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	ed93 7a0b 	vldr	s14, [r3, #44]	@ 0x2c
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8002234:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
}
 800223e:	bf00      	nop
 8002240:	3708      	adds	r7, #8
 8002242:	46bd      	mov	sp, r7
 8002244:	bdb0      	pop	{r4, r5, r7, pc}
 8002246:	bf00      	nop
 8002248:	44fa0000 	.word	0x44fa0000
 800224c:	4f000000 	.word	0x4f000000
 8002250:	c4bb8000 	.word	0xc4bb8000
 8002254:	44bb8000 	.word	0x44bb8000

08002258 <MS5611_Calc_Altitude>:


float MS5611_Calc_Altitude(MS5611_HandleTypeDef *dev){
 8002258:	b5b0      	push	{r4, r5, r7, lr}
 800225a:	b082      	sub	sp, #8
 800225c:	af00      	add	r7, sp, #0
 800225e:	6078      	str	r0, [r7, #4]

	return  ((SeaLevelTemp  / GradientTemp)
			* (1 - pow(((dev->ClcPrms.P/2) / SeaLevelPress),((GasCoefficient * GradientTemp)/GravityAccel)))
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 8002266:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800226a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800226e:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 80022f8 <MS5611_Calc_Altitude+0xa0>
 8002272:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002276:	ee16 0a90 	vmov	r0, s13
 800227a:	f7fe f96d 	bl	8000558 <__aeabi_f2d>
 800227e:	4602      	mov	r2, r0
 8002280:	460b      	mov	r3, r1
 8002282:	ed9f 1b19 	vldr	d1, [pc, #100]	@ 80022e8 <MS5611_Calc_Altitude+0x90>
 8002286:	ec43 2b10 	vmov	d0, r2, r3
 800228a:	f00f fee1 	bl	8012050 <pow>
 800228e:	ec53 2b10 	vmov	r2, r3, d0
 8002292:	f04f 0000 	mov.w	r0, #0
 8002296:	4919      	ldr	r1, [pc, #100]	@ (80022fc <MS5611_Calc_Altitude+0xa4>)
 8002298:	f7fd fffe 	bl	8000298 <__aeabi_dsub>
 800229c:	4602      	mov	r2, r0
 800229e:	460b      	mov	r3, r1
 80022a0:	4610      	mov	r0, r2
 80022a2:	4619      	mov	r1, r3
 80022a4:	a312      	add	r3, pc, #72	@ (adr r3, 80022f0 <MS5611_Calc_Altitude+0x98>)
 80022a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022aa:	f7fe f9ad 	bl	8000608 <__aeabi_dmul>
 80022ae:	4602      	mov	r2, r0
 80022b0:	460b      	mov	r3, r1
 80022b2:	4614      	mov	r4, r2
 80022b4:	461d      	mov	r5, r3
			- dev->FixedAltitude) ;
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80022ba:	4618      	mov	r0, r3
 80022bc:	f7fe f94c 	bl	8000558 <__aeabi_f2d>
 80022c0:	4602      	mov	r2, r0
 80022c2:	460b      	mov	r3, r1
 80022c4:	4620      	mov	r0, r4
 80022c6:	4629      	mov	r1, r5
 80022c8:	f7fd ffe6 	bl	8000298 <__aeabi_dsub>
 80022cc:	4602      	mov	r2, r0
 80022ce:	460b      	mov	r3, r1
 80022d0:	4610      	mov	r0, r2
 80022d2:	4619      	mov	r1, r3
 80022d4:	f7fe fc90 	bl	8000bf8 <__aeabi_d2f>
 80022d8:	4603      	mov	r3, r0
 80022da:	ee07 3a90 	vmov	s15, r3

}
 80022de:	eeb0 0a67 	vmov.f32	s0, s15
 80022e2:	3708      	adds	r7, #8
 80022e4:	46bd      	mov	sp, r7
 80022e6:	bdb0      	pop	{r4, r5, r7, pc}
 80022e8:	fd017917 	.word	0xfd017917
 80022ec:	3fc85ace 	.word	0x3fc85ace
 80022f0:	9d89d89d 	.word	0x9d89d89d
 80022f4:	40e5a558 	.word	0x40e5a558
 80022f8:	47c5e680 	.word	0x47c5e680
 80022fc:	3ff00000 	.word	0x3ff00000

08002300 <MS5611_Read_ActVal>:


void MS5611_Read_ActVal(MS5611_HandleTypeDef *dev){
 8002300:	b580      	push	{r7, lr}
 8002302:	b082      	sub	sp, #8
 8002304:	af00      	add	r7, sp, #0
 8002306:	6078      	str	r0, [r7, #4]

	/*! Read raw pressure and temperature MSB | LSB | XLSB values from the sensor*/
	MS5611_ReadRaw_Press_Temp(dev);
 8002308:	6878      	ldr	r0, [r7, #4]
 800230a:	f7ff fd05 	bl	8001d18 <MS5611_ReadRaw_Press_Temp>

	/*! Calculate 1st order temperature and pressure  according to MS5611 1st order algorithm */
	MS5611_FirstCalculateDatas(dev);
 800230e:	6878      	ldr	r0, [r7, #4]
 8002310:	f7ff fd80 	bl	8001e14 <MS5611_FirstCalculateDatas>

	/*! If it's needed, Calculate 2st order temperature and pressure  according to MS5611 2st order algorithm */
	MS5611_SecondCalculateDatas(dev);
 8002314:	6878      	ldr	r0, [r7, #4]
 8002316:	f7ff fe73 	bl	8002000 <MS5611_SecondCalculateDatas>

	/*! Vertical Altitude is calculated by using pressure and some coefficients */
	MS5611_Altitude = MS5611_Calc_Altitude(dev);
 800231a:	6878      	ldr	r0, [r7, #4]
 800231c:	f7ff ff9c 	bl	8002258 <MS5611_Calc_Altitude>
 8002320:	eef0 7a40 	vmov.f32	s15, s0
 8002324:	4b24      	ldr	r3, [pc, #144]	@ (80023b8 <MS5611_Read_ActVal+0xb8>)
 8002326:	edc3 7a00 	vstr	s15, [r3]

	/*! Vertical Speed is calculated by using differential of locations */
	MS5611_Calc_VertSpd(dev, MS5611_Altitude, &MS5611_VertSpeed);
 800232a:	4b23      	ldr	r3, [pc, #140]	@ (80023b8 <MS5611_Read_ActVal+0xb8>)
 800232c:	edd3 7a00 	vldr	s15, [r3]
 8002330:	4922      	ldr	r1, [pc, #136]	@ (80023bc <MS5611_Read_ActVal+0xbc>)
 8002332:	eeb0 0a67 	vmov.f32	s0, s15
 8002336:	6878      	ldr	r0, [r7, #4]
 8002338:	f000 f87a 	bl	8002430 <MS5611_Calc_VertSpd>

	/*! Vertical acceleration is calculated by using differential of speed */
	MS5611_Calc_VertAcc(dev, MS5611_VertSpeed, &MS5611_VertAcc);
 800233c:	4b1f      	ldr	r3, [pc, #124]	@ (80023bc <MS5611_Read_ActVal+0xbc>)
 800233e:	edd3 7a00 	vldr	s15, [r3]
 8002342:	491f      	ldr	r1, [pc, #124]	@ (80023c0 <MS5611_Read_ActVal+0xc0>)
 8002344:	eeb0 0a67 	vmov.f32	s0, s15
 8002348:	6878      	ldr	r0, [r7, #4]
 800234a:	f000 f890 	bl	800246e <MS5611_Calc_VertAcc>

	/*! It's applied force on to the object that is given mass from the user */
	MS5611_Calc_gForce(dev, &MS5611_gForce, SatCar_Mass, MS5611_VertAcc);
 800234e:	4b1d      	ldr	r3, [pc, #116]	@ (80023c4 <MS5611_Read_ActVal+0xc4>)
 8002350:	edd3 7a00 	vldr	s15, [r3]
 8002354:	4b1a      	ldr	r3, [pc, #104]	@ (80023c0 <MS5611_Read_ActVal+0xc0>)
 8002356:	ed93 7a00 	vldr	s14, [r3]
 800235a:	eef0 0a47 	vmov.f32	s1, s14
 800235e:	eeb0 0a67 	vmov.f32	s0, s15
 8002362:	4919      	ldr	r1, [pc, #100]	@ (80023c8 <MS5611_Read_ActVal+0xc8>)
 8002364:	6878      	ldr	r0, [r7, #4]
 8002366:	f000 f8a3 	bl	80024b0 <MS5611_Calc_gForce>

	/*! Pressure unit is mBar and Temperature unit is celcius degress*/
	MS5611_Press = dev->ClcPrms.P/2 ;			//@e.g :
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 8002370:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8002374:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002378:	4b14      	ldr	r3, [pc, #80]	@ (80023cc <MS5611_Read_ActVal+0xcc>)
 800237a:	edc3 7a00 	vstr	s15, [r3]
	MS5611_Temp  = dev->ClcPrms.TEMP * 0.01; 		//@e.g : 25.57 CelciusDegress
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	6a1b      	ldr	r3, [r3, #32]
 8002382:	4618      	mov	r0, r3
 8002384:	f7fe f8e8 	bl	8000558 <__aeabi_f2d>
 8002388:	a309      	add	r3, pc, #36	@ (adr r3, 80023b0 <MS5611_Read_ActVal+0xb0>)
 800238a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800238e:	f7fe f93b 	bl	8000608 <__aeabi_dmul>
 8002392:	4602      	mov	r2, r0
 8002394:	460b      	mov	r3, r1
 8002396:	4610      	mov	r0, r2
 8002398:	4619      	mov	r1, r3
 800239a:	f7fe fc2d 	bl	8000bf8 <__aeabi_d2f>
 800239e:	4603      	mov	r3, r0
 80023a0:	4a0b      	ldr	r2, [pc, #44]	@ (80023d0 <MS5611_Read_ActVal+0xd0>)
 80023a2:	6013      	str	r3, [r2, #0]

}
 80023a4:	bf00      	nop
 80023a6:	3708      	adds	r7, #8
 80023a8:	46bd      	mov	sp, r7
 80023aa:	bd80      	pop	{r7, pc}
 80023ac:	f3af 8000 	nop.w
 80023b0:	47ae147b 	.word	0x47ae147b
 80023b4:	3f847ae1 	.word	0x3f847ae1
 80023b8:	20002900 	.word	0x20002900
 80023bc:	20002904 	.word	0x20002904
 80023c0:	20002908 	.word	0x20002908
 80023c4:	20002910 	.word	0x20002910
 80023c8:	2000290c 	.word	0x2000290c
 80023cc:	200028f8 	.word	0x200028f8
 80023d0:	200028fc 	.word	0x200028fc

080023d4 <MS5611_ResetRef_DeltaVal>:

void MS5611_ResetRef_DeltaVal(MS5611_HandleTypeDef *dev){
 80023d4:	b480      	push	{r7}
 80023d6:	b083      	sub	sp, #12
 80023d8:	af00      	add	r7, sp, #0
 80023da:	6078      	str	r0, [r7, #4]

	//At the beginning, reset the altitude values for the first and second conditions.
	dev->DeltaData.alt0 = 0.0;
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	f04f 0200 	mov.w	r2, #0
 80023e2:	63da      	str	r2, [r3, #60]	@ 0x3c
	dev->DeltaData.alt1 = 0.0;
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	f04f 0200 	mov.w	r2, #0
 80023ea:	641a      	str	r2, [r3, #64]	@ 0x40
	dev->DeltaData.holdAlt = 0.0;
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	f04f 0200 	mov.w	r2, #0
 80023f2:	645a      	str	r2, [r3, #68]	@ 0x44

	//At the beginning, reset the speed values for the first and second conditions.
	dev->DeltaData.spd0 = 0.0;
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	f04f 0200 	mov.w	r2, #0
 80023fa:	655a      	str	r2, [r3, #84]	@ 0x54
	dev->DeltaData.spd1 = 0.0;
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	f04f 0200 	mov.w	r2, #0
 8002402:	659a      	str	r2, [r3, #88]	@ 0x58
	dev->DeltaData.holdSpd = 0.0;
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	f04f 0200 	mov.w	r2, #0
 800240a:	65da      	str	r2, [r3, #92]	@ 0x5c

	//At the beginning, reset the acceleration values for the first and second conditions.
	dev->DeltaData.acc0 = 0.0;
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	f04f 0200 	mov.w	r2, #0
 8002412:	649a      	str	r2, [r3, #72]	@ 0x48
	dev->DeltaData.acc1 = 0.0;
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	f04f 0200 	mov.w	r2, #0
 800241a:	64da      	str	r2, [r3, #76]	@ 0x4c
	dev->DeltaData.holdAcc = 0.0;
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	f04f 0200 	mov.w	r2, #0
 8002422:	651a      	str	r2, [r3, #80]	@ 0x50

}
 8002424:	bf00      	nop
 8002426:	370c      	adds	r7, #12
 8002428:	46bd      	mov	sp, r7
 800242a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800242e:	4770      	bx	lr

08002430 <MS5611_Calc_VertSpd>:


/*!Vertical Speed is calculated by using differential of locations "V = (X1 - X0) /1 second" */
void MS5611_Calc_VertSpd(MS5611_HandleTypeDef *dev, float MS5611_Altitude, float *MS5611_VertSpeed){
 8002430:	b480      	push	{r7}
 8002432:	b085      	sub	sp, #20
 8002434:	af00      	add	r7, sp, #0
 8002436:	60f8      	str	r0, [r7, #12]
 8002438:	ed87 0a02 	vstr	s0, [r7, #8]
 800243c:	6079      	str	r1, [r7, #4]

	dev->DeltaData.alt1 = (MS5611_Altitude);
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	68ba      	ldr	r2, [r7, #8]
 8002442:	641a      	str	r2, [r3, #64]	@ 0x40
	(*MS5611_VertSpeed) = (dev->DeltaData.alt1 - dev->DeltaData.alt0);
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	ed93 7a10 	vldr	s14, [r3, #64]	@ 0x40
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
 8002450:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	edc3 7a00 	vstr	s15, [r3]
	dev->DeltaData.alt0 = dev->DeltaData.alt1;
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	63da      	str	r2, [r3, #60]	@ 0x3c

}
 8002462:	bf00      	nop
 8002464:	3714      	adds	r7, #20
 8002466:	46bd      	mov	sp, r7
 8002468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246c:	4770      	bx	lr

0800246e <MS5611_Calc_VertAcc>:

/*! Vertical acceleration is calculated by using differential of speed "a = (V1 - V0) / 1 second"  */
void MS5611_Calc_VertAcc(MS5611_HandleTypeDef *dev, float MS5611_VertSpeed,float *MS5611_VertAcc){
 800246e:	b480      	push	{r7}
 8002470:	b085      	sub	sp, #20
 8002472:	af00      	add	r7, sp, #0
 8002474:	60f8      	str	r0, [r7, #12]
 8002476:	ed87 0a02 	vstr	s0, [r7, #8]
 800247a:	6079      	str	r1, [r7, #4]

	dev->DeltaData.spd1 = (MS5611_VertSpeed);
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	68ba      	ldr	r2, [r7, #8]
 8002480:	659a      	str	r2, [r3, #88]	@ 0x58
	(*MS5611_VertAcc)	= (dev->DeltaData.spd1 - dev->DeltaData.spd0);
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	ed93 7a16 	vldr	s14, [r3, #88]	@ 0x58
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	edd3 7a15 	vldr	s15, [r3, #84]	@ 0x54
 800248e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	edc3 7a00 	vstr	s15, [r3]
	dev->DeltaData.spd0 = dev->DeltaData.spd1;
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	655a      	str	r2, [r3, #84]	@ 0x54

}
 80024a0:	bf00      	nop
 80024a2:	3714      	adds	r7, #20
 80024a4:	46bd      	mov	sp, r7
 80024a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024aa:	4770      	bx	lr
 80024ac:	0000      	movs	r0, r0
	...

080024b0 <MS5611_Calc_gForce>:

/*! It's applied force on to the object that is given mass from the user. =" gForce = ObjectMass * (VerticalAcceleration / 9.80) " */
void MS5611_Calc_gForce(MS5611_HandleTypeDef *dev, float *MS5611_gForce, float SatCar_Mass, float MS5611_VertAcc){
 80024b0:	b5b0      	push	{r4, r5, r7, lr}
 80024b2:	b084      	sub	sp, #16
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	60f8      	str	r0, [r7, #12]
 80024b8:	60b9      	str	r1, [r7, #8]
 80024ba:	ed87 0a01 	vstr	s0, [r7, #4]
 80024be:	edc7 0a00 	vstr	s1, [r7]

	(*MS5611_gForce) = (((MS5611_VertAcc)/GravityAccel)*(SatCar_Mass));
 80024c2:	6838      	ldr	r0, [r7, #0]
 80024c4:	f7fe f848 	bl	8000558 <__aeabi_f2d>
 80024c8:	a30f      	add	r3, pc, #60	@ (adr r3, 8002508 <MS5611_Calc_gForce+0x58>)
 80024ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024ce:	f7fe f9c5 	bl	800085c <__aeabi_ddiv>
 80024d2:	4602      	mov	r2, r0
 80024d4:	460b      	mov	r3, r1
 80024d6:	4614      	mov	r4, r2
 80024d8:	461d      	mov	r5, r3
 80024da:	6878      	ldr	r0, [r7, #4]
 80024dc:	f7fe f83c 	bl	8000558 <__aeabi_f2d>
 80024e0:	4602      	mov	r2, r0
 80024e2:	460b      	mov	r3, r1
 80024e4:	4620      	mov	r0, r4
 80024e6:	4629      	mov	r1, r5
 80024e8:	f7fe f88e 	bl	8000608 <__aeabi_dmul>
 80024ec:	4602      	mov	r2, r0
 80024ee:	460b      	mov	r3, r1
 80024f0:	4610      	mov	r0, r2
 80024f2:	4619      	mov	r1, r3
 80024f4:	f7fe fb80 	bl	8000bf8 <__aeabi_d2f>
 80024f8:	4602      	mov	r2, r0
 80024fa:	68bb      	ldr	r3, [r7, #8]
 80024fc:	601a      	str	r2, [r3, #0]

}
 80024fe:	bf00      	nop
 8002500:	3710      	adds	r7, #16
 8002502:	46bd      	mov	sp, r7
 8002504:	bdb0      	pop	{r4, r5, r7, pc}
 8002506:	bf00      	nop
 8002508:	3f141206 	.word	0x3f141206
 800250c:	40239cc6 	.word	0x40239cc6

08002510 <SubSys_WirelessCom_Config_WORK_MODE>:
	}

}


void SubSys_WirelessCom_Config_WORK_MODE(SubSys_WirelesscomConfig_HandleTypeDef    *dev){
 8002510:	b580      	push	{r7, lr}
 8002512:	b082      	sub	sp, #8
 8002514:	af00      	add	r7, sp, #0
 8002516:	6078      	str	r0, [r7, #4]

	switch(dev->Mode_SW){
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	7ddb      	ldrb	r3, [r3, #23]
 800251c:	2b03      	cmp	r3, #3
 800251e:	d84f      	bhi.n	80025c0 <SubSys_WirelessCom_Config_WORK_MODE+0xb0>
 8002520:	a201      	add	r2, pc, #4	@ (adr r2, 8002528 <SubSys_WirelessCom_Config_WORK_MODE+0x18>)
 8002522:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002526:	bf00      	nop
 8002528:	08002539 	.word	0x08002539
 800252c:	0800255b 	.word	0x0800255b
 8002530:	0800257d 	.word	0x0800257d
 8002534:	0800259f 	.word	0x0800259f

		case NormalMode :	/*! UART and wireless channel are open, transparent transmission is on*/
			HAL_GPIO_WritePin(dev->interface.GPIOx, dev->LORA_PIN_M1, GPIO_PIN_RESET);
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	6858      	ldr	r0, [r3, #4]
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	8b5b      	ldrh	r3, [r3, #26]
 8002540:	2200      	movs	r2, #0
 8002542:	4619      	mov	r1, r3
 8002544:	f002 fb68 	bl	8004c18 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(dev->interface.GPIOx, dev->LORA_PIN_M0, GPIO_PIN_RESET);
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	6858      	ldr	r0, [r3, #4]
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	8b1b      	ldrh	r3, [r3, #24]
 8002550:	2200      	movs	r2, #0
 8002552:	4619      	mov	r1, r3
 8002554:	f002 fb60 	bl	8004c18 <HAL_GPIO_WritePin>
		break;
 8002558:	e032      	b.n	80025c0 <SubSys_WirelessCom_Config_WORK_MODE+0xb0>

		case WORsending :	/*! WOR Transmitter (it sends packet in every period)*/
			HAL_GPIO_WritePin(dev->interface.GPIOx, dev->LORA_PIN_M1, GPIO_PIN_RESET);
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	6858      	ldr	r0, [r3, #4]
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	8b5b      	ldrh	r3, [r3, #26]
 8002562:	2200      	movs	r2, #0
 8002564:	4619      	mov	r1, r3
 8002566:	f002 fb57 	bl	8004c18 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(dev->interface.GPIOx, dev->LORA_PIN_M0, GPIO_PIN_SET);
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	6858      	ldr	r0, [r3, #4]
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	8b1b      	ldrh	r3, [r3, #24]
 8002572:	2201      	movs	r2, #1
 8002574:	4619      	mov	r1, r3
 8002576:	f002 fb4f 	bl	8004c18 <HAL_GPIO_WritePin>
		break;
 800257a:	e021      	b.n	80025c0 <SubSys_WirelessCom_Config_WORK_MODE+0xb0>

		case WORreceiving :	/*! WOR Receiver (it sends packet in every period)*/
			HAL_GPIO_WritePin(dev->interface.GPIOx, dev->LORA_PIN_M1, GPIO_PIN_SET);
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	6858      	ldr	r0, [r3, #4]
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	8b5b      	ldrh	r3, [r3, #26]
 8002584:	2201      	movs	r2, #1
 8002586:	4619      	mov	r1, r3
 8002588:	f002 fb46 	bl	8004c18 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(dev->interface.GPIOx, dev->LORA_PIN_M0, GPIO_PIN_RESET);
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	6858      	ldr	r0, [r3, #4]
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	8b1b      	ldrh	r3, [r3, #24]
 8002594:	2200      	movs	r2, #0
 8002596:	4619      	mov	r1, r3
 8002598:	f002 fb3e 	bl	8004c18 <HAL_GPIO_WritePin>
		break;
 800259c:	e010      	b.n	80025c0 <SubSys_WirelessCom_Config_WORK_MODE+0xb0>

		case DeepSleep :	/*! Module goes to sleep so provides you to configure settings*/
			HAL_GPIO_WritePin(dev->interface.GPIOx, dev->LORA_PIN_M1, GPIO_PIN_SET);
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	6858      	ldr	r0, [r3, #4]
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	8b5b      	ldrh	r3, [r3, #26]
 80025a6:	2201      	movs	r2, #1
 80025a8:	4619      	mov	r1, r3
 80025aa:	f002 fb35 	bl	8004c18 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(dev->interface.GPIOx, dev->LORA_PIN_M0, GPIO_PIN_SET);
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	6858      	ldr	r0, [r3, #4]
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	8b1b      	ldrh	r3, [r3, #24]
 80025b6:	2201      	movs	r2, #1
 80025b8:	4619      	mov	r1, r3
 80025ba:	f002 fb2d 	bl	8004c18 <HAL_GPIO_WritePin>
		break;
 80025be:	bf00      	nop

	}

}
 80025c0:	bf00      	nop
 80025c2:	3708      	adds	r7, #8
 80025c4:	46bd      	mov	sp, r7
 80025c6:	bd80      	pop	{r7, pc}

080025c8 <SubSys_WirelessCom_Telemetry_Transfer_From_To>:
  * 																 	  @arg 1 : Sat_Payload
  * 																  	  @arg 2 : Ground_Sation
  * @param SubSys_WirelessCom_APP_HandleTypeDef *dev_WirelessComApp , created object for wireless communication
  * @retval NONE
  */
void SubSys_WirelessCom_Telemetry_Transfer_From_To(MissionUnit From_X, MissionUnit To_Y, SubSys_WirelessCom_APP_HandleTypeDef *dev_WirelessComApp){
 80025c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80025cc:	b09b      	sub	sp, #108	@ 0x6c
 80025ce:	af0e      	add	r7, sp, #56	@ 0x38
 80025d0:	4603      	mov	r3, r0
 80025d2:	623a      	str	r2, [r7, #32]
 80025d4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80025d8:	460b      	mov	r3, r1
 80025da:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

	/*! Use it when working on Sat_Carrier flight software*/
	if(From_X == Sat_Carrier && To_Y == Sat_Payload){
 80025de:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80025e2:	2b01      	cmp	r3, #1
 80025e4:	f040 808b 	bne.w	80026fe <SubSys_WirelessCom_Telemetry_Transfer_From_To+0x136>
 80025e8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80025ec:	2b02      	cmp	r3, #2
 80025ee:	f040 8086 	bne.w	80026fe <SubSys_WirelessCom_Telemetry_Transfer_From_To+0x136>

		/*! Create message packet for Carrier for sending to the Payload*/
		SubSys_WirelessCom_Telemetry_Create_Packet_For(Sat_Carrier, dev_WirelessComApp);
 80025f2:	6a39      	ldr	r1, [r7, #32]
 80025f4:	2001      	movs	r0, #1
 80025f6:	f000 f88b 	bl	8002710 <SubSys_WirelessCom_Telemetry_Create_Packet_For>

				/* 8 pairs of '<>' and y Byte data are x Byte as total budget*/
				Written_Bytes = sprintf(dev_WirelessComApp->Buffer.Temp,
 80025fa:	6a3b      	ldr	r3, [r7, #32]
 80025fc:	f103 06c8 	add.w	r6, r3, #200	@ 0xc8
																		"<%.2f><%.2f><%.1f><%.1f><%.2f><%.4f><%.4f><%.1f>\n",
																															dev_WirelessComApp->Variable.Carr_Pressure,
 8002600:	6a3b      	ldr	r3, [r7, #32]
 8002602:	f8d3 3190 	ldr.w	r3, [r3, #400]	@ 0x190
				Written_Bytes = sprintf(dev_WirelessComApp->Buffer.Temp,
 8002606:	4618      	mov	r0, r3
 8002608:	f7fd ffa6 	bl	8000558 <__aeabi_f2d>
 800260c:	e9c7 0106 	strd	r0, r1, [r7, #24]
																															dev_WirelessComApp->Variable.Carr_Temperature,
 8002610:	6a3b      	ldr	r3, [r7, #32]
 8002612:	f8d3 319c 	ldr.w	r3, [r3, #412]	@ 0x19c
				Written_Bytes = sprintf(dev_WirelessComApp->Buffer.Temp,
 8002616:	4618      	mov	r0, r3
 8002618:	f7fd ff9e 	bl	8000558 <__aeabi_f2d>
 800261c:	4682      	mov	sl, r0
 800261e:	468b      	mov	fp, r1
																															dev_WirelessComApp->Variable.Carr_VertHeight,
 8002620:	6a3b      	ldr	r3, [r7, #32]
 8002622:	f8d3 3198 	ldr.w	r3, [r3, #408]	@ 0x198
				Written_Bytes = sprintf(dev_WirelessComApp->Buffer.Temp,
 8002626:	4618      	mov	r0, r3
 8002628:	f7fd ff96 	bl	8000558 <__aeabi_f2d>
 800262c:	e9c7 0104 	strd	r0, r1, [r7, #16]
																															dev_WirelessComApp->Variable.Carr_VertSpeed,
 8002630:	6a3b      	ldr	r3, [r7, #32]
 8002632:	f8d3 3194 	ldr.w	r3, [r3, #404]	@ 0x194
				Written_Bytes = sprintf(dev_WirelessComApp->Buffer.Temp,
 8002636:	4618      	mov	r0, r3
 8002638:	f7fd ff8e 	bl	8000558 <__aeabi_f2d>
 800263c:	e9c7 0102 	strd	r0, r1, [r7, #8]
																															dev_WirelessComApp->Variable.Carr_BatteryVoltage,
 8002640:	6a3b      	ldr	r3, [r7, #32]
 8002642:	f8d3 31a0 	ldr.w	r3, [r3, #416]	@ 0x1a0
				Written_Bytes = sprintf(dev_WirelessComApp->Buffer.Temp,
 8002646:	4618      	mov	r0, r3
 8002648:	f7fd ff86 	bl	8000558 <__aeabi_f2d>
 800264c:	e9c7 0100 	strd	r0, r1, [r7]
																															dev_WirelessComApp->Variable.Carr_GPS_Latitude,
 8002650:	6a3b      	ldr	r3, [r7, #32]
 8002652:	f8d3 31a4 	ldr.w	r3, [r3, #420]	@ 0x1a4
				Written_Bytes = sprintf(dev_WirelessComApp->Buffer.Temp,
 8002656:	4618      	mov	r0, r3
 8002658:	f7fd ff7e 	bl	8000558 <__aeabi_f2d>
 800265c:	4680      	mov	r8, r0
 800265e:	4689      	mov	r9, r1
																															dev_WirelessComApp->Variable.Carr_GPS_Longitude,
 8002660:	6a3b      	ldr	r3, [r7, #32]
 8002662:	f8d3 31a8 	ldr.w	r3, [r3, #424]	@ 0x1a8
				Written_Bytes = sprintf(dev_WirelessComApp->Buffer.Temp,
 8002666:	4618      	mov	r0, r3
 8002668:	f7fd ff76 	bl	8000558 <__aeabi_f2d>
 800266c:	4604      	mov	r4, r0
 800266e:	460d      	mov	r5, r1
																															dev_WirelessComApp->Variable.Carr_GPS_Altitude);
 8002670:	6a3b      	ldr	r3, [r7, #32]
 8002672:	f8d3 31ac 	ldr.w	r3, [r3, #428]	@ 0x1ac
				Written_Bytes = sprintf(dev_WirelessComApp->Buffer.Temp,
 8002676:	4618      	mov	r0, r3
 8002678:	f7fd ff6e 	bl	8000558 <__aeabi_f2d>
 800267c:	4602      	mov	r2, r0
 800267e:	460b      	mov	r3, r1
 8002680:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8002684:	e9cd 450a 	strd	r4, r5, [sp, #40]	@ 0x28
 8002688:	e9cd 8908 	strd	r8, r9, [sp, #32]
 800268c:	ed97 7b00 	vldr	d7, [r7]
 8002690:	ed8d 7b06 	vstr	d7, [sp, #24]
 8002694:	ed97 7b02 	vldr	d7, [r7, #8]
 8002698:	ed8d 7b04 	vstr	d7, [sp, #16]
 800269c:	ed97 7b04 	vldr	d7, [r7, #16]
 80026a0:	ed8d 7b02 	vstr	d7, [sp, #8]
 80026a4:	e9cd ab00 	strd	sl, fp, [sp]
 80026a8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80026ac:	4916      	ldr	r1, [pc, #88]	@ (8002708 <SubSys_WirelessCom_Telemetry_Transfer_From_To+0x140>)
 80026ae:	4630      	mov	r0, r6
 80026b0:	f00b fc6a 	bl	800df88 <siprintf>
 80026b4:	4603      	mov	r3, r0
 80026b6:	b29a      	uxth	r2, r3
 80026b8:	4b14      	ldr	r3, [pc, #80]	@ (800270c <SubSys_WirelessCom_Telemetry_Transfer_From_To+0x144>)
 80026ba:	801a      	strh	r2, [r3, #0]

				for(int i = 0 ; i < Written_Bytes ; i++){
 80026bc:	2300      	movs	r3, #0
 80026be:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80026c0:	e00b      	b.n	80026da <SubSys_WirelessCom_Telemetry_Transfer_From_To+0x112>

					dev_WirelessComApp->Buffer.Tx[i+3] = dev_WirelessComApp->Buffer.Temp[i];
 80026c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80026c4:	3303      	adds	r3, #3
 80026c6:	6a39      	ldr	r1, [r7, #32]
 80026c8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80026ca:	440a      	add	r2, r1
 80026cc:	32c8      	adds	r2, #200	@ 0xc8
 80026ce:	7811      	ldrb	r1, [r2, #0]
 80026d0:	6a3a      	ldr	r2, [r7, #32]
 80026d2:	54d1      	strb	r1, [r2, r3]
				for(int i = 0 ; i < Written_Bytes ; i++){
 80026d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80026d6:	3301      	adds	r3, #1
 80026d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80026da:	4b0c      	ldr	r3, [pc, #48]	@ (800270c <SubSys_WirelessCom_Telemetry_Transfer_From_To+0x144>)
 80026dc:	881b      	ldrh	r3, [r3, #0]
 80026de:	461a      	mov	r2, r3
 80026e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80026e2:	4293      	cmp	r3, r2
 80026e4:	dbed      	blt.n	80026c2 <SubSys_WirelessCom_Telemetry_Transfer_From_To+0xfa>
				}




				HAL_UART_Transmit(dev_WirelessComApp->huartX, dev_WirelessComApp->Buffer.Tx , (Written_Bytes+3), 1000);
 80026e6:	6a3b      	ldr	r3, [r7, #32]
 80026e8:	f8d3 01b4 	ldr.w	r0, [r3, #436]	@ 0x1b4
 80026ec:	6a39      	ldr	r1, [r7, #32]
 80026ee:	4b07      	ldr	r3, [pc, #28]	@ (800270c <SubSys_WirelessCom_Telemetry_Transfer_From_To+0x144>)
 80026f0:	881b      	ldrh	r3, [r3, #0]
 80026f2:	3303      	adds	r3, #3
 80026f4:	b29a      	uxth	r2, r3
 80026f6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80026fa:	f006 f9af 	bl	8008a5c <HAL_UART_Transmit>
	}

}
 80026fe:	bf00      	nop
 8002700:	3734      	adds	r7, #52	@ 0x34
 8002702:	46bd      	mov	sp, r7
 8002704:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002708:	080130d8 	.word	0x080130d8
 800270c:	2000256e 	.word	0x2000256e

08002710 <SubSys_WirelessCom_Telemetry_Create_Packet_For>:
 * 																	   @arg 1 : Sat_Payload
 * 																	   @arg 2 : Ground_Sation
 * @param  : SubSys_WirelessCom_APP_HandleTypeDef *dev_WirelessComApp , created object for wireless communication
 * @retval NONE
 */
void SubSys_WirelessCom_Telemetry_Create_Packet_For(MissionUnit x,SubSys_WirelessCom_APP_HandleTypeDef *dev_WirelessComApp){
 8002710:	b480      	push	{r7}
 8002712:	b083      	sub	sp, #12
 8002714:	af00      	add	r7, sp, #0
 8002716:	4603      	mov	r3, r0
 8002718:	6039      	str	r1, [r7, #0]
 800271a:	71fb      	strb	r3, [r7, #7]

	switch(x){
 800271c:	79fb      	ldrb	r3, [r7, #7]
 800271e:	2b01      	cmp	r3, #1
 8002720:	d13e      	bne.n	80027a0 <SubSys_WirelessCom_Telemetry_Create_Packet_For+0x90>
		case Sat_Carrier :

			/*-------------TARGET DEVICE ADDRESS AND CHANNEL INFO----------------*/
			/*! Target device will be Satellite's Payload*/
			dev_WirelessComApp->Buffer.Tx[0] = dev_WirelessComApp->Target_ADDH;
 8002722:	683b      	ldr	r3, [r7, #0]
 8002724:	f893 21c0 	ldrb.w	r2, [r3, #448]	@ 0x1c0
 8002728:	683b      	ldr	r3, [r7, #0]
 800272a:	701a      	strb	r2, [r3, #0]
			dev_WirelessComApp->Buffer.Tx[1] = dev_WirelessComApp->Target_ADDL;
 800272c:	683b      	ldr	r3, [r7, #0]
 800272e:	f893 21c1 	ldrb.w	r2, [r3, #449]	@ 0x1c1
 8002732:	683b      	ldr	r3, [r7, #0]
 8002734:	705a      	strb	r2, [r3, #1]
			dev_WirelessComApp->Buffer.Tx[2] = dev_WirelessComApp->Target_Ch;
 8002736:	683b      	ldr	r3, [r7, #0]
 8002738:	f893 21c2 	ldrb.w	r2, [r3, #450]	@ 0x1c2
 800273c:	683b      	ldr	r3, [r7, #0]
 800273e:	709a      	strb	r2, [r3, #2]

			/*-------------YOUR DEVICE VARIABLE THAT YOU WLL SEND----------------*/ /*Note : Will be system variable opposite to variables*/
			/*From MS5611*/
			dev_WirelessComApp->Variable.Carr_Pressure    = MS5611_Press;
 8002740:	4b1a      	ldr	r3, [pc, #104]	@ (80027ac <SubSys_WirelessCom_Telemetry_Create_Packet_For+0x9c>)
 8002742:	681a      	ldr	r2, [r3, #0]
 8002744:	683b      	ldr	r3, [r7, #0]
 8002746:	f8c3 2190 	str.w	r2, [r3, #400]	@ 0x190
			dev_WirelessComApp->Variable.Carr_Temperature = MS5611_Temp;
 800274a:	4b19      	ldr	r3, [pc, #100]	@ (80027b0 <SubSys_WirelessCom_Telemetry_Create_Packet_For+0xa0>)
 800274c:	681a      	ldr	r2, [r3, #0]
 800274e:	683b      	ldr	r3, [r7, #0]
 8002750:	f8c3 219c 	str.w	r2, [r3, #412]	@ 0x19c
			dev_WirelessComApp->Variable.Carr_VertHeight  = MS5611_Altitude;
 8002754:	4b17      	ldr	r3, [pc, #92]	@ (80027b4 <SubSys_WirelessCom_Telemetry_Create_Packet_For+0xa4>)
 8002756:	681a      	ldr	r2, [r3, #0]
 8002758:	683b      	ldr	r3, [r7, #0]
 800275a:	f8c3 2198 	str.w	r2, [r3, #408]	@ 0x198
			dev_WirelessComApp->Variable.Carr_VertSpeed   = MS5611_VertSpeed;
 800275e:	4b16      	ldr	r3, [pc, #88]	@ (80027b8 <SubSys_WirelessCom_Telemetry_Create_Packet_For+0xa8>)
 8002760:	681a      	ldr	r2, [r3, #0]
 8002762:	683b      	ldr	r3, [r7, #0]
 8002764:	f8c3 2194 	str.w	r2, [r3, #404]	@ 0x194

			/*From ADC*/
			dev_WirelessComApp->Variable.Carr_BatteryVoltage = BatteryVoltage;
 8002768:	4b14      	ldr	r3, [pc, #80]	@ (80027bc <SubSys_WirelessCom_Telemetry_Create_Packet_For+0xac>)
 800276a:	681a      	ldr	r2, [r3, #0]
 800276c:	683b      	ldr	r3, [r7, #0]
 800276e:	f8c3 21a0 	str.w	r2, [r3, #416]	@ 0x1a0

			/*From L-86GPS*/
			dev_WirelessComApp->Variable.Carr_GPS_Latitude  = GPS_Latitude;
 8002772:	4b13      	ldr	r3, [pc, #76]	@ (80027c0 <SubSys_WirelessCom_Telemetry_Create_Packet_For+0xb0>)
 8002774:	681a      	ldr	r2, [r3, #0]
 8002776:	683b      	ldr	r3, [r7, #0]
 8002778:	f8c3 21a4 	str.w	r2, [r3, #420]	@ 0x1a4
			dev_WirelessComApp->Variable.Carr_GPS_Longitude = GPS_Longitude;
 800277c:	4b11      	ldr	r3, [pc, #68]	@ (80027c4 <SubSys_WirelessCom_Telemetry_Create_Packet_For+0xb4>)
 800277e:	681a      	ldr	r2, [r3, #0]
 8002780:	683b      	ldr	r3, [r7, #0]
 8002782:	f8c3 21a8 	str.w	r2, [r3, #424]	@ 0x1a8
			dev_WirelessComApp->Variable.Carr_GPS_Altitude  = GPS_Altitude;
 8002786:	4b10      	ldr	r3, [pc, #64]	@ (80027c8 <SubSys_WirelessCom_Telemetry_Create_Packet_For+0xb8>)
 8002788:	681a      	ldr	r2, [r3, #0]
 800278a:	683b      	ldr	r3, [r7, #0]
 800278c:	f8c3 21ac 	str.w	r2, [r3, #428]	@ 0x1ac

			/*! Each time a packet is generated, the count will increase by 1*/
			dev_WirelessComApp->Variable.NumOfPacket++;
 8002790:	683b      	ldr	r3, [r7, #0]
 8002792:	f8d3 31b0 	ldr.w	r3, [r3, #432]	@ 0x1b0
 8002796:	1c5a      	adds	r2, r3, #1
 8002798:	683b      	ldr	r3, [r7, #0]
 800279a:	f8c3 21b0 	str.w	r2, [r3, #432]	@ 0x1b0

			break;
 800279e:	bf00      	nop

		   }

}
 80027a0:	bf00      	nop
 80027a2:	370c      	adds	r7, #12
 80027a4:	46bd      	mov	sp, r7
 80027a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027aa:	4770      	bx	lr
 80027ac:	200028f8 	.word	0x200028f8
 80027b0:	200028fc 	.word	0x200028fc
 80027b4:	20002900 	.word	0x20002900
 80027b8:	20002904 	.word	0x20002904
 80027bc:	2000288c 	.word	0x2000288c
 80027c0:	2000291c 	.word	0x2000291c
 80027c4:	20002918 	.word	0x20002918
 80027c8:	20002914 	.word	0x20002914

080027cc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80027cc:	b598      	push	{r3, r4, r7, lr}
 80027ce:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80027d0:	f000 fef6 	bl	80035c0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80027d4:	f000 f88a 	bl	80028ec <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80027d8:	f000 fa6c 	bl	8002cb4 <MX_GPIO_Init>
  MX_DMA_Init();
 80027dc:	f000 fa3a 	bl	8002c54 <MX_DMA_Init>
  MX_ADC1_Init();
 80027e0:	f000 f8ec 	bl	80029bc <MX_ADC1_Init>
  MX_USART1_UART_Init();
 80027e4:	f000 f9e2 	bl	8002bac <MX_USART1_UART_Init>
  MX_I2C1_Init();
 80027e8:	f000 f93a 	bl	8002a60 <MX_I2C1_Init>
  MX_TIM3_Init();
 80027ec:	f000 f986 	bl	8002afc <MX_TIM3_Init>
  MX_SDIO_SD_Init();
 80027f0:	f000 f964 	bl	8002abc <MX_SDIO_SD_Init>
  MX_FATFS_Init();
 80027f4:	f007 feac 	bl	800a550 <MX_FATFS_Init>
  MX_USART2_UART_Init();
 80027f8:	f000 fa02 	bl	8002c00 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */


/******>>> SENSOR BATTERY INIT BEGIN >>>******/
	#ifdef SAT_CARRIER_SUBSYS_DRIVERS_SENSOR_BATTERY_H
	NumSerialBat = 1;	/*! Number of serial connection battery */
 80027fc:	4b2e      	ldr	r3, [pc, #184]	@ (80028b8 <main+0xec>)
 80027fe:	2201      	movs	r2, #1
 8002800:	701a      	strb	r2, [r3, #0]
	MeasBattery_Init(NumSerialBat);
 8002802:	4b2d      	ldr	r3, [pc, #180]	@ (80028b8 <main+0xec>)
 8002804:	781b      	ldrb	r3, [r3, #0]
 8002806:	4618      	mov	r0, r3
 8002808:	f7fe fe4e 	bl	80014a8 <MeasBattery_Init>
/******<<< SENSOR BATTERY INIT END <<<******/


/******>>> SENSOR TPGVH INITIALIZATION BEGIN >>>******/
	#ifdef SAT_CARRIER_SUBSYS_DRIVERS_SENSOR_TPGVH_H
	MS5611.I2C_ADDRESS = MS5611_I2C_ADDRESS_H;
 800280c:	4b2b      	ldr	r3, [pc, #172]	@ (80028bc <main+0xf0>)
 800280e:	22ee      	movs	r2, #238	@ 0xee
 8002810:	809a      	strh	r2, [r3, #4]
	MS5611.i2c = &hi2c1;
 8002812:	4b2a      	ldr	r3, [pc, #168]	@ (80028bc <main+0xf0>)
 8002814:	4a2a      	ldr	r2, [pc, #168]	@ (80028c0 <main+0xf4>)
 8002816:	601a      	str	r2, [r3, #0]
	MS5611.Ref_Alt_Sel = 'm';
 8002818:	4b28      	ldr	r3, [pc, #160]	@ (80028bc <main+0xf0>)
 800281a:	226d      	movs	r2, #109	@ 0x6d
 800281c:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
	MS5611_Init(&MS5611);
 8002820:	4826      	ldr	r0, [pc, #152]	@ (80028bc <main+0xf0>)
 8002822:	f7ff f8c9 	bl	80019b8 <MS5611_Init>
	 * APB1 Timer Clock = 50MHz
	 * PSC = 183-1
	 * ARR = 100-1
	 * PSC and ARR's parameters for 2.73KHz passive buzzer module
	 */
	PassiveBuzz_Init(&htim3, TIM_CHANNEL_1);
 8002826:	2100      	movs	r1, #0
 8002828:	4826      	ldr	r0, [pc, #152]	@ (80028c4 <main+0xf8>)
 800282a:	f7fe fca7 	bl	800117c <PassiveBuzz_Init>
	#ifdef SAT_CARRIER_SUBSYS_DRIVERS_SDCARD_H
	/*! We create a buffer that contains the satellite's carrier variables, and we fill it with variables from SD_Data objects */
	extern char SdDatasBuf[LineSize];

	/*!(@warning)	Don't write "E:" , "e:",  "e\" */
	SD_Mount("E/", 0);
 800282e:	2100      	movs	r1, #0
 8002830:	4825      	ldr	r0, [pc, #148]	@ (80028c8 <main+0xfc>)
 8002832:	f7fe fd9f 	bl	8001374 <SD_Mount>
	 * 				Finally put our variable buffer
	 *
	 * @Attention!   : If you use lowercase letters, this function will reverse the name to uppercase letters as given below
	 * 					(e.g)CAR_Raw ==> CAR_RAW
	 */
	SD_Create_Dir_File("SAT_CAR", "SAT_CAR/STM32.TXT", SdDatasBuf);
 8002836:	4a25      	ldr	r2, [pc, #148]	@ (80028cc <main+0x100>)
 8002838:	4925      	ldr	r1, [pc, #148]	@ (80028d0 <main+0x104>)
 800283a:	4826      	ldr	r0, [pc, #152]	@ (80028d4 <main+0x108>)
 800283c:	f7fe fdb8 	bl	80013b0 <SD_Create_Dir_File>
	 #endif

	 #ifdef SAT_CARRIER_SUBSYS_DRIVERS_WIRELESSCOMMUNICATION_TELEMETRY_H

	 /*! Will be filled for your dev that use now*/
	 dev_WirelessComApp.huartX = &huart1;
 8002840:	4b25      	ldr	r3, [pc, #148]	@ (80028d8 <main+0x10c>)
 8002842:	4a26      	ldr	r2, [pc, #152]	@ (80028dc <main+0x110>)
 8002844:	f8c3 21b4 	str.w	r2, [r3, #436]	@ 0x1b4
	 dev_WirelessComConfig.Mode_SW = NormalMode; 		/*! UART and wireless channel are open, transparent transmission is on*/
 8002848:	4b25      	ldr	r3, [pc, #148]	@ (80028e0 <main+0x114>)
 800284a:	2200      	movs	r2, #0
 800284c:	75da      	strb	r2, [r3, #23]
	 SubSys_WirelessCom_Config_WORK_MODE(&dev_WirelessComConfig);
 800284e:	4824      	ldr	r0, [pc, #144]	@ (80028e0 <main+0x114>)
 8002850:	f7ff fe5e 	bl	8002510 <SubSys_WirelessCom_Config_WORK_MODE>

	 /*! Will be filled for the PAYLOAD(Target) Device */
	 dev_WirelessComApp.Target_ADDH = 0x20;
 8002854:	4b20      	ldr	r3, [pc, #128]	@ (80028d8 <main+0x10c>)
 8002856:	2220      	movs	r2, #32
 8002858:	f883 21c0 	strb.w	r2, [r3, #448]	@ 0x1c0
	 dev_WirelessComApp.Target_ADDL = 0x23;
 800285c:	4b1e      	ldr	r3, [pc, #120]	@ (80028d8 <main+0x10c>)
 800285e:	2223      	movs	r2, #35	@ 0x23
 8002860:	f883 21c1 	strb.w	r2, [r3, #449]	@ 0x1c1
	 dev_WirelessComApp.Target_Ch   = 0x10;
 8002864:	4b1c      	ldr	r3, [pc, #112]	@ (80028d8 <main+0x10c>)
 8002866:	2210      	movs	r2, #16
 8002868:	f883 21c2 	strb.w	r2, [r3, #450]	@ 0x1c2
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	   /*! At the beginning of each loop, the system retrieves the last recorded milliseconds */
	   SystemTick = HAL_GetTick();
 800286c:	f000 ff0e 	bl	800368c <HAL_GetTick>
 8002870:	4603      	mov	r3, r0
 8002872:	4a1c      	ldr	r2, [pc, #112]	@ (80028e4 <main+0x118>)
 8002874:	6013      	str	r3, [r2, #0]

	   /*! It reads the battery voltage and stores it */
	   ReadBatteryVoltage(&hadc1);
 8002876:	481c      	ldr	r0, [pc, #112]	@ (80028e8 <main+0x11c>)
 8002878:	f7fe fe66 	bl	8001548 <ReadBatteryVoltage>
	   * (P) = Pressure
	   * (G) = G force
	   * (V) = Vertical Speed
	   * (H) = Vertical Height
	   **/
	   MS5611_Read_ActVal(&MS5611);
 800287c:	480f      	ldr	r0, [pc, #60]	@ (80028bc <main+0xf0>)
 800287e:	f7ff fd3f 	bl	8002300 <MS5611_Read_ActVal>

	   /*! The collected data is stored into variables that created for the SD card */
	   SD_FillVariables();
 8002882:	f7fe fcc9 	bl	8001218 <SD_FillVariables>

	   /*! The recorded variables are written to the SD card */
	   SD_Write(SdDatasBuf,"SAT_CAR/STM32.TXT");
 8002886:	4912      	ldr	r1, [pc, #72]	@ (80028d0 <main+0x104>)
 8002888:	4810      	ldr	r0, [pc, #64]	@ (80028cc <main+0x100>)
 800288a:	f7fe fddf 	bl	800144c <SD_Write>
//																							  GPS_Altitude);
//				  HAL_UART_Transmit(&huart1, TelemetryData, WrittenBytes, 1000);


	   /*! Transfer all necessary datas from Carrier to Payload of Satellite*/
	   SubSys_WirelessCom_Telemetry_Transfer_From_To(Sat_Carrier, Sat_Payload, &dev_WirelessComApp);
 800288e:	4a12      	ldr	r2, [pc, #72]	@ (80028d8 <main+0x10c>)
 8002890:	2102      	movs	r1, #2
 8002892:	2001      	movs	r0, #1
 8002894:	f7ff fe98 	bl	80025c8 <SubSys_WirelessCom_Telemetry_Transfer_From_To>


	   /*! The system time is retrieved again and the loop waits until the elapsed time reaches 1000 milliseconds*/
	   HAL_Delay(abs(1000 - (HAL_GetTick()-SystemTick)));
 8002898:	4b12      	ldr	r3, [pc, #72]	@ (80028e4 <main+0x118>)
 800289a:	681c      	ldr	r4, [r3, #0]
 800289c:	f000 fef6 	bl	800368c <HAL_GetTick>
 80028a0:	4603      	mov	r3, r0
 80028a2:	1ae3      	subs	r3, r4, r3
 80028a4:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	bfb8      	it	lt
 80028ac:	425b      	neglt	r3, r3
 80028ae:	4618      	mov	r0, r3
 80028b0:	f000 fef8 	bl	80036a4 <HAL_Delay>
	   SystemTick = HAL_GetTick();
 80028b4:	bf00      	nop
 80028b6:	e7d9      	b.n	800286c <main+0xa0>
 80028b8:	20002888 	.word	0x20002888
 80028bc:	20002890 	.word	0x20002890
 80028c0:	200025b8 	.word	0x200025b8
 80028c4:	20002750 	.word	0x20002750
 80028c8:	0801310c 	.word	0x0801310c
 80028cc:	2000229c 	.word	0x2000229c
 80028d0:	08013110 	.word	0x08013110
 80028d4:	08013124 	.word	0x08013124
 80028d8:	20002944 	.word	0x20002944
 80028dc:	20002798 	.word	0x20002798
 80028e0:	20002920 	.word	0x20002920
 80028e4:	20002b08 	.word	0x20002b08
 80028e8:	20002570 	.word	0x20002570

080028ec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80028ec:	b580      	push	{r7, lr}
 80028ee:	b094      	sub	sp, #80	@ 0x50
 80028f0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80028f2:	f107 0320 	add.w	r3, r7, #32
 80028f6:	2230      	movs	r2, #48	@ 0x30
 80028f8:	2100      	movs	r1, #0
 80028fa:	4618      	mov	r0, r3
 80028fc:	f00b fbd3 	bl	800e0a6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002900:	f107 030c 	add.w	r3, r7, #12
 8002904:	2200      	movs	r2, #0
 8002906:	601a      	str	r2, [r3, #0]
 8002908:	605a      	str	r2, [r3, #4]
 800290a:	609a      	str	r2, [r3, #8]
 800290c:	60da      	str	r2, [r3, #12]
 800290e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002910:	2300      	movs	r3, #0
 8002912:	60bb      	str	r3, [r7, #8]
 8002914:	4b27      	ldr	r3, [pc, #156]	@ (80029b4 <SystemClock_Config+0xc8>)
 8002916:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002918:	4a26      	ldr	r2, [pc, #152]	@ (80029b4 <SystemClock_Config+0xc8>)
 800291a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800291e:	6413      	str	r3, [r2, #64]	@ 0x40
 8002920:	4b24      	ldr	r3, [pc, #144]	@ (80029b4 <SystemClock_Config+0xc8>)
 8002922:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002924:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002928:	60bb      	str	r3, [r7, #8]
 800292a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800292c:	2300      	movs	r3, #0
 800292e:	607b      	str	r3, [r7, #4]
 8002930:	4b21      	ldr	r3, [pc, #132]	@ (80029b8 <SystemClock_Config+0xcc>)
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	4a20      	ldr	r2, [pc, #128]	@ (80029b8 <SystemClock_Config+0xcc>)
 8002936:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800293a:	6013      	str	r3, [r2, #0]
 800293c:	4b1e      	ldr	r3, [pc, #120]	@ (80029b8 <SystemClock_Config+0xcc>)
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8002944:	607b      	str	r3, [r7, #4]
 8002946:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002948:	2302      	movs	r3, #2
 800294a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800294c:	2301      	movs	r3, #1
 800294e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002950:	2310      	movs	r3, #16
 8002952:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002954:	2302      	movs	r3, #2
 8002956:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002958:	2300      	movs	r3, #0
 800295a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800295c:	2308      	movs	r3, #8
 800295e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 50;
 8002960:	2332      	movs	r3, #50	@ 0x32
 8002962:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002964:	2302      	movs	r3, #2
 8002966:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002968:	2304      	movs	r3, #4
 800296a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800296c:	f107 0320 	add.w	r3, r7, #32
 8002970:	4618      	mov	r0, r3
 8002972:	f003 fc23 	bl	80061bc <HAL_RCC_OscConfig>
 8002976:	4603      	mov	r3, r0
 8002978:	2b00      	cmp	r3, #0
 800297a:	d001      	beq.n	8002980 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800297c:	f000 f9f6 	bl	8002d6c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002980:	230f      	movs	r3, #15
 8002982:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002984:	2302      	movs	r3, #2
 8002986:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002988:	2300      	movs	r3, #0
 800298a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800298c:	2300      	movs	r3, #0
 800298e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002990:	2300      	movs	r3, #0
 8002992:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8002994:	f107 030c 	add.w	r3, r7, #12
 8002998:	2101      	movs	r1, #1
 800299a:	4618      	mov	r0, r3
 800299c:	f003 fe86 	bl	80066ac <HAL_RCC_ClockConfig>
 80029a0:	4603      	mov	r3, r0
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d001      	beq.n	80029aa <SystemClock_Config+0xbe>
  {
    Error_Handler();
 80029a6:	f000 f9e1 	bl	8002d6c <Error_Handler>
  }
}
 80029aa:	bf00      	nop
 80029ac:	3750      	adds	r7, #80	@ 0x50
 80029ae:	46bd      	mov	sp, r7
 80029b0:	bd80      	pop	{r7, pc}
 80029b2:	bf00      	nop
 80029b4:	40023800 	.word	0x40023800
 80029b8:	40007000 	.word	0x40007000

080029bc <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80029bc:	b580      	push	{r7, lr}
 80029be:	b084      	sub	sp, #16
 80029c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80029c2:	463b      	mov	r3, r7
 80029c4:	2200      	movs	r2, #0
 80029c6:	601a      	str	r2, [r3, #0]
 80029c8:	605a      	str	r2, [r3, #4]
 80029ca:	609a      	str	r2, [r3, #8]
 80029cc:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80029ce:	4b21      	ldr	r3, [pc, #132]	@ (8002a54 <MX_ADC1_Init+0x98>)
 80029d0:	4a21      	ldr	r2, [pc, #132]	@ (8002a58 <MX_ADC1_Init+0x9c>)
 80029d2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80029d4:	4b1f      	ldr	r3, [pc, #124]	@ (8002a54 <MX_ADC1_Init+0x98>)
 80029d6:	2200      	movs	r2, #0
 80029d8:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80029da:	4b1e      	ldr	r3, [pc, #120]	@ (8002a54 <MX_ADC1_Init+0x98>)
 80029dc:	2200      	movs	r2, #0
 80029de:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80029e0:	4b1c      	ldr	r3, [pc, #112]	@ (8002a54 <MX_ADC1_Init+0x98>)
 80029e2:	2200      	movs	r2, #0
 80029e4:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80029e6:	4b1b      	ldr	r3, [pc, #108]	@ (8002a54 <MX_ADC1_Init+0x98>)
 80029e8:	2201      	movs	r2, #1
 80029ea:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80029ec:	4b19      	ldr	r3, [pc, #100]	@ (8002a54 <MX_ADC1_Init+0x98>)
 80029ee:	2200      	movs	r2, #0
 80029f0:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80029f4:	4b17      	ldr	r3, [pc, #92]	@ (8002a54 <MX_ADC1_Init+0x98>)
 80029f6:	2200      	movs	r2, #0
 80029f8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80029fa:	4b16      	ldr	r3, [pc, #88]	@ (8002a54 <MX_ADC1_Init+0x98>)
 80029fc:	4a17      	ldr	r2, [pc, #92]	@ (8002a5c <MX_ADC1_Init+0xa0>)
 80029fe:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002a00:	4b14      	ldr	r3, [pc, #80]	@ (8002a54 <MX_ADC1_Init+0x98>)
 8002a02:	2200      	movs	r2, #0
 8002a04:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8002a06:	4b13      	ldr	r3, [pc, #76]	@ (8002a54 <MX_ADC1_Init+0x98>)
 8002a08:	2201      	movs	r2, #1
 8002a0a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8002a0c:	4b11      	ldr	r3, [pc, #68]	@ (8002a54 <MX_ADC1_Init+0x98>)
 8002a0e:	2200      	movs	r2, #0
 8002a10:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002a14:	4b0f      	ldr	r3, [pc, #60]	@ (8002a54 <MX_ADC1_Init+0x98>)
 8002a16:	2201      	movs	r2, #1
 8002a18:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002a1a:	480e      	ldr	r0, [pc, #56]	@ (8002a54 <MX_ADC1_Init+0x98>)
 8002a1c:	f000 fe66 	bl	80036ec <HAL_ADC_Init>
 8002a20:	4603      	mov	r3, r0
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d001      	beq.n	8002a2a <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8002a26:	f000 f9a1 	bl	8002d6c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8002a2a:	2300      	movs	r3, #0
 8002a2c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8002a2e:	2301      	movs	r3, #1
 8002a30:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8002a32:	2300      	movs	r3, #0
 8002a34:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002a36:	463b      	mov	r3, r7
 8002a38:	4619      	mov	r1, r3
 8002a3a:	4806      	ldr	r0, [pc, #24]	@ (8002a54 <MX_ADC1_Init+0x98>)
 8002a3c:	f001 f81a 	bl	8003a74 <HAL_ADC_ConfigChannel>
 8002a40:	4603      	mov	r3, r0
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d001      	beq.n	8002a4a <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8002a46:	f000 f991 	bl	8002d6c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002a4a:	bf00      	nop
 8002a4c:	3710      	adds	r7, #16
 8002a4e:	46bd      	mov	sp, r7
 8002a50:	bd80      	pop	{r7, pc}
 8002a52:	bf00      	nop
 8002a54:	20002570 	.word	0x20002570
 8002a58:	40012000 	.word	0x40012000
 8002a5c:	0f000001 	.word	0x0f000001

08002a60 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002a60:	b580      	push	{r7, lr}
 8002a62:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002a64:	4b12      	ldr	r3, [pc, #72]	@ (8002ab0 <MX_I2C1_Init+0x50>)
 8002a66:	4a13      	ldr	r2, [pc, #76]	@ (8002ab4 <MX_I2C1_Init+0x54>)
 8002a68:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8002a6a:	4b11      	ldr	r3, [pc, #68]	@ (8002ab0 <MX_I2C1_Init+0x50>)
 8002a6c:	4a12      	ldr	r2, [pc, #72]	@ (8002ab8 <MX_I2C1_Init+0x58>)
 8002a6e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002a70:	4b0f      	ldr	r3, [pc, #60]	@ (8002ab0 <MX_I2C1_Init+0x50>)
 8002a72:	2200      	movs	r2, #0
 8002a74:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8002a76:	4b0e      	ldr	r3, [pc, #56]	@ (8002ab0 <MX_I2C1_Init+0x50>)
 8002a78:	2200      	movs	r2, #0
 8002a7a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002a7c:	4b0c      	ldr	r3, [pc, #48]	@ (8002ab0 <MX_I2C1_Init+0x50>)
 8002a7e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002a82:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002a84:	4b0a      	ldr	r3, [pc, #40]	@ (8002ab0 <MX_I2C1_Init+0x50>)
 8002a86:	2200      	movs	r2, #0
 8002a88:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8002a8a:	4b09      	ldr	r3, [pc, #36]	@ (8002ab0 <MX_I2C1_Init+0x50>)
 8002a8c:	2200      	movs	r2, #0
 8002a8e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002a90:	4b07      	ldr	r3, [pc, #28]	@ (8002ab0 <MX_I2C1_Init+0x50>)
 8002a92:	2200      	movs	r2, #0
 8002a94:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002a96:	4b06      	ldr	r3, [pc, #24]	@ (8002ab0 <MX_I2C1_Init+0x50>)
 8002a98:	2200      	movs	r2, #0
 8002a9a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002a9c:	4804      	ldr	r0, [pc, #16]	@ (8002ab0 <MX_I2C1_Init+0x50>)
 8002a9e:	f002 f8d5 	bl	8004c4c <HAL_I2C_Init>
 8002aa2:	4603      	mov	r3, r0
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d001      	beq.n	8002aac <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002aa8:	f000 f960 	bl	8002d6c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002aac:	bf00      	nop
 8002aae:	bd80      	pop	{r7, pc}
 8002ab0:	200025b8 	.word	0x200025b8
 8002ab4:	40005400 	.word	0x40005400
 8002ab8:	000186a0 	.word	0x000186a0

08002abc <MX_SDIO_SD_Init>:
  * @brief SDIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDIO_SD_Init(void)
{
 8002abc:	b480      	push	{r7}
 8002abe:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 8002ac0:	4b0c      	ldr	r3, [pc, #48]	@ (8002af4 <MX_SDIO_SD_Init+0x38>)
 8002ac2:	4a0d      	ldr	r2, [pc, #52]	@ (8002af8 <MX_SDIO_SD_Init+0x3c>)
 8002ac4:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 8002ac6:	4b0b      	ldr	r3, [pc, #44]	@ (8002af4 <MX_SDIO_SD_Init+0x38>)
 8002ac8:	2200      	movs	r2, #0
 8002aca:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 8002acc:	4b09      	ldr	r3, [pc, #36]	@ (8002af4 <MX_SDIO_SD_Init+0x38>)
 8002ace:	2200      	movs	r2, #0
 8002ad0:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8002ad2:	4b08      	ldr	r3, [pc, #32]	@ (8002af4 <MX_SDIO_SD_Init+0x38>)
 8002ad4:	2200      	movs	r2, #0
 8002ad6:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 8002ad8:	4b06      	ldr	r3, [pc, #24]	@ (8002af4 <MX_SDIO_SD_Init+0x38>)
 8002ada:	2200      	movs	r2, #0
 8002adc:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8002ade:	4b05      	ldr	r3, [pc, #20]	@ (8002af4 <MX_SDIO_SD_Init+0x38>)
 8002ae0:	2200      	movs	r2, #0
 8002ae2:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 0;
 8002ae4:	4b03      	ldr	r3, [pc, #12]	@ (8002af4 <MX_SDIO_SD_Init+0x38>)
 8002ae6:	2200      	movs	r2, #0
 8002ae8:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDIO_Init 2 */

  /* USER CODE END SDIO_Init 2 */

}
 8002aea:	bf00      	nop
 8002aec:	46bd      	mov	sp, r7
 8002aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af2:	4770      	bx	lr
 8002af4:	2000260c 	.word	0x2000260c
 8002af8:	40012c00 	.word	0x40012c00

08002afc <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002afc:	b580      	push	{r7, lr}
 8002afe:	b08a      	sub	sp, #40	@ 0x28
 8002b00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002b02:	f107 0320 	add.w	r3, r7, #32
 8002b06:	2200      	movs	r2, #0
 8002b08:	601a      	str	r2, [r3, #0]
 8002b0a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002b0c:	1d3b      	adds	r3, r7, #4
 8002b0e:	2200      	movs	r2, #0
 8002b10:	601a      	str	r2, [r3, #0]
 8002b12:	605a      	str	r2, [r3, #4]
 8002b14:	609a      	str	r2, [r3, #8]
 8002b16:	60da      	str	r2, [r3, #12]
 8002b18:	611a      	str	r2, [r3, #16]
 8002b1a:	615a      	str	r2, [r3, #20]
 8002b1c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002b1e:	4b21      	ldr	r3, [pc, #132]	@ (8002ba4 <MX_TIM3_Init+0xa8>)
 8002b20:	4a21      	ldr	r2, [pc, #132]	@ (8002ba8 <MX_TIM3_Init+0xac>)
 8002b22:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 183-1;
 8002b24:	4b1f      	ldr	r3, [pc, #124]	@ (8002ba4 <MX_TIM3_Init+0xa8>)
 8002b26:	22b6      	movs	r2, #182	@ 0xb6
 8002b28:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002b2a:	4b1e      	ldr	r3, [pc, #120]	@ (8002ba4 <MX_TIM3_Init+0xa8>)
 8002b2c:	2200      	movs	r2, #0
 8002b2e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 100-1;
 8002b30:	4b1c      	ldr	r3, [pc, #112]	@ (8002ba4 <MX_TIM3_Init+0xa8>)
 8002b32:	2263      	movs	r2, #99	@ 0x63
 8002b34:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002b36:	4b1b      	ldr	r3, [pc, #108]	@ (8002ba4 <MX_TIM3_Init+0xa8>)
 8002b38:	2200      	movs	r2, #0
 8002b3a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002b3c:	4b19      	ldr	r3, [pc, #100]	@ (8002ba4 <MX_TIM3_Init+0xa8>)
 8002b3e:	2200      	movs	r2, #0
 8002b40:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002b42:	4818      	ldr	r0, [pc, #96]	@ (8002ba4 <MX_TIM3_Init+0xa8>)
 8002b44:	f005 facc 	bl	80080e0 <HAL_TIM_PWM_Init>
 8002b48:	4603      	mov	r3, r0
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d001      	beq.n	8002b52 <MX_TIM3_Init+0x56>
  {
    Error_Handler();
 8002b4e:	f000 f90d 	bl	8002d6c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002b52:	2300      	movs	r3, #0
 8002b54:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002b56:	2300      	movs	r3, #0
 8002b58:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002b5a:	f107 0320 	add.w	r3, r7, #32
 8002b5e:	4619      	mov	r1, r3
 8002b60:	4810      	ldr	r0, [pc, #64]	@ (8002ba4 <MX_TIM3_Init+0xa8>)
 8002b62:	f005 febd 	bl	80088e0 <HAL_TIMEx_MasterConfigSynchronization>
 8002b66:	4603      	mov	r3, r0
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d001      	beq.n	8002b70 <MX_TIM3_Init+0x74>
  {
    Error_Handler();
 8002b6c:	f000 f8fe 	bl	8002d6c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002b70:	2360      	movs	r3, #96	@ 0x60
 8002b72:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002b74:	2300      	movs	r3, #0
 8002b76:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002b78:	2300      	movs	r3, #0
 8002b7a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002b7c:	2300      	movs	r3, #0
 8002b7e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002b80:	1d3b      	adds	r3, r7, #4
 8002b82:	2200      	movs	r2, #0
 8002b84:	4619      	mov	r1, r3
 8002b86:	4807      	ldr	r0, [pc, #28]	@ (8002ba4 <MX_TIM3_Init+0xa8>)
 8002b88:	f005 fbaa 	bl	80082e0 <HAL_TIM_PWM_ConfigChannel>
 8002b8c:	4603      	mov	r3, r0
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d001      	beq.n	8002b96 <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 8002b92:	f000 f8eb 	bl	8002d6c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002b96:	4803      	ldr	r0, [pc, #12]	@ (8002ba4 <MX_TIM3_Init+0xa8>)
 8002b98:	f000 fab4 	bl	8003104 <HAL_TIM_MspPostInit>

}
 8002b9c:	bf00      	nop
 8002b9e:	3728      	adds	r7, #40	@ 0x28
 8002ba0:	46bd      	mov	sp, r7
 8002ba2:	bd80      	pop	{r7, pc}
 8002ba4:	20002750 	.word	0x20002750
 8002ba8:	40000400 	.word	0x40000400

08002bac <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002bac:	b580      	push	{r7, lr}
 8002bae:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002bb0:	4b11      	ldr	r3, [pc, #68]	@ (8002bf8 <MX_USART1_UART_Init+0x4c>)
 8002bb2:	4a12      	ldr	r2, [pc, #72]	@ (8002bfc <MX_USART1_UART_Init+0x50>)
 8002bb4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002bb6:	4b10      	ldr	r3, [pc, #64]	@ (8002bf8 <MX_USART1_UART_Init+0x4c>)
 8002bb8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002bbc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002bbe:	4b0e      	ldr	r3, [pc, #56]	@ (8002bf8 <MX_USART1_UART_Init+0x4c>)
 8002bc0:	2200      	movs	r2, #0
 8002bc2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002bc4:	4b0c      	ldr	r3, [pc, #48]	@ (8002bf8 <MX_USART1_UART_Init+0x4c>)
 8002bc6:	2200      	movs	r2, #0
 8002bc8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002bca:	4b0b      	ldr	r3, [pc, #44]	@ (8002bf8 <MX_USART1_UART_Init+0x4c>)
 8002bcc:	2200      	movs	r2, #0
 8002bce:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002bd0:	4b09      	ldr	r3, [pc, #36]	@ (8002bf8 <MX_USART1_UART_Init+0x4c>)
 8002bd2:	220c      	movs	r2, #12
 8002bd4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002bd6:	4b08      	ldr	r3, [pc, #32]	@ (8002bf8 <MX_USART1_UART_Init+0x4c>)
 8002bd8:	2200      	movs	r2, #0
 8002bda:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002bdc:	4b06      	ldr	r3, [pc, #24]	@ (8002bf8 <MX_USART1_UART_Init+0x4c>)
 8002bde:	2200      	movs	r2, #0
 8002be0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002be2:	4805      	ldr	r0, [pc, #20]	@ (8002bf8 <MX_USART1_UART_Init+0x4c>)
 8002be4:	f005 feea 	bl	80089bc <HAL_UART_Init>
 8002be8:	4603      	mov	r3, r0
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d001      	beq.n	8002bf2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002bee:	f000 f8bd 	bl	8002d6c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002bf2:	bf00      	nop
 8002bf4:	bd80      	pop	{r7, pc}
 8002bf6:	bf00      	nop
 8002bf8:	20002798 	.word	0x20002798
 8002bfc:	40011000 	.word	0x40011000

08002c00 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002c00:	b580      	push	{r7, lr}
 8002c02:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002c04:	4b11      	ldr	r3, [pc, #68]	@ (8002c4c <MX_USART2_UART_Init+0x4c>)
 8002c06:	4a12      	ldr	r2, [pc, #72]	@ (8002c50 <MX_USART2_UART_Init+0x50>)
 8002c08:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8002c0a:	4b10      	ldr	r3, [pc, #64]	@ (8002c4c <MX_USART2_UART_Init+0x4c>)
 8002c0c:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8002c10:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002c12:	4b0e      	ldr	r3, [pc, #56]	@ (8002c4c <MX_USART2_UART_Init+0x4c>)
 8002c14:	2200      	movs	r2, #0
 8002c16:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002c18:	4b0c      	ldr	r3, [pc, #48]	@ (8002c4c <MX_USART2_UART_Init+0x4c>)
 8002c1a:	2200      	movs	r2, #0
 8002c1c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002c1e:	4b0b      	ldr	r3, [pc, #44]	@ (8002c4c <MX_USART2_UART_Init+0x4c>)
 8002c20:	2200      	movs	r2, #0
 8002c22:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002c24:	4b09      	ldr	r3, [pc, #36]	@ (8002c4c <MX_USART2_UART_Init+0x4c>)
 8002c26:	220c      	movs	r2, #12
 8002c28:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002c2a:	4b08      	ldr	r3, [pc, #32]	@ (8002c4c <MX_USART2_UART_Init+0x4c>)
 8002c2c:	2200      	movs	r2, #0
 8002c2e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002c30:	4b06      	ldr	r3, [pc, #24]	@ (8002c4c <MX_USART2_UART_Init+0x4c>)
 8002c32:	2200      	movs	r2, #0
 8002c34:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002c36:	4805      	ldr	r0, [pc, #20]	@ (8002c4c <MX_USART2_UART_Init+0x4c>)
 8002c38:	f005 fec0 	bl	80089bc <HAL_UART_Init>
 8002c3c:	4603      	mov	r3, r0
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d001      	beq.n	8002c46 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002c42:	f000 f893 	bl	8002d6c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002c46:	bf00      	nop
 8002c48:	bd80      	pop	{r7, pc}
 8002c4a:	bf00      	nop
 8002c4c:	200027e0 	.word	0x200027e0
 8002c50:	40004400 	.word	0x40004400

08002c54 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002c54:	b580      	push	{r7, lr}
 8002c56:	b082      	sub	sp, #8
 8002c58:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002c5a:	2300      	movs	r3, #0
 8002c5c:	607b      	str	r3, [r7, #4]
 8002c5e:	4b14      	ldr	r3, [pc, #80]	@ (8002cb0 <MX_DMA_Init+0x5c>)
 8002c60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c62:	4a13      	ldr	r2, [pc, #76]	@ (8002cb0 <MX_DMA_Init+0x5c>)
 8002c64:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002c68:	6313      	str	r3, [r2, #48]	@ 0x30
 8002c6a:	4b11      	ldr	r3, [pc, #68]	@ (8002cb0 <MX_DMA_Init+0x5c>)
 8002c6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c6e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002c72:	607b      	str	r3, [r7, #4]
 8002c74:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 8002c76:	2200      	movs	r2, #0
 8002c78:	2100      	movs	r1, #0
 8002c7a:	203b      	movs	r0, #59	@ 0x3b
 8002c7c:	f001 fa03 	bl	8004086 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8002c80:	203b      	movs	r0, #59	@ 0x3b
 8002c82:	f001 fa1c 	bl	80040be <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 8002c86:	2200      	movs	r2, #0
 8002c88:	2100      	movs	r1, #0
 8002c8a:	2045      	movs	r0, #69	@ 0x45
 8002c8c:	f001 f9fb 	bl	8004086 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8002c90:	2045      	movs	r0, #69	@ 0x45
 8002c92:	f001 fa14 	bl	80040be <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 0, 0);
 8002c96:	2200      	movs	r2, #0
 8002c98:	2100      	movs	r1, #0
 8002c9a:	2046      	movs	r0, #70	@ 0x46
 8002c9c:	f001 f9f3 	bl	8004086 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 8002ca0:	2046      	movs	r0, #70	@ 0x46
 8002ca2:	f001 fa0c 	bl	80040be <HAL_NVIC_EnableIRQ>

}
 8002ca6:	bf00      	nop
 8002ca8:	3708      	adds	r7, #8
 8002caa:	46bd      	mov	sp, r7
 8002cac:	bd80      	pop	{r7, pc}
 8002cae:	bf00      	nop
 8002cb0:	40023800 	.word	0x40023800

08002cb4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002cb4:	b580      	push	{r7, lr}
 8002cb6:	b088      	sub	sp, #32
 8002cb8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cba:	f107 030c 	add.w	r3, r7, #12
 8002cbe:	2200      	movs	r2, #0
 8002cc0:	601a      	str	r2, [r3, #0]
 8002cc2:	605a      	str	r2, [r3, #4]
 8002cc4:	609a      	str	r2, [r3, #8]
 8002cc6:	60da      	str	r2, [r3, #12]
 8002cc8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002cca:	2300      	movs	r3, #0
 8002ccc:	60bb      	str	r3, [r7, #8]
 8002cce:	4b24      	ldr	r3, [pc, #144]	@ (8002d60 <MX_GPIO_Init+0xac>)
 8002cd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cd2:	4a23      	ldr	r2, [pc, #140]	@ (8002d60 <MX_GPIO_Init+0xac>)
 8002cd4:	f043 0301 	orr.w	r3, r3, #1
 8002cd8:	6313      	str	r3, [r2, #48]	@ 0x30
 8002cda:	4b21      	ldr	r3, [pc, #132]	@ (8002d60 <MX_GPIO_Init+0xac>)
 8002cdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cde:	f003 0301 	and.w	r3, r3, #1
 8002ce2:	60bb      	str	r3, [r7, #8]
 8002ce4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002ce6:	2300      	movs	r3, #0
 8002ce8:	607b      	str	r3, [r7, #4]
 8002cea:	4b1d      	ldr	r3, [pc, #116]	@ (8002d60 <MX_GPIO_Init+0xac>)
 8002cec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cee:	4a1c      	ldr	r2, [pc, #112]	@ (8002d60 <MX_GPIO_Init+0xac>)
 8002cf0:	f043 0302 	orr.w	r3, r3, #2
 8002cf4:	6313      	str	r3, [r2, #48]	@ 0x30
 8002cf6:	4b1a      	ldr	r3, [pc, #104]	@ (8002d60 <MX_GPIO_Init+0xac>)
 8002cf8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cfa:	f003 0302 	and.w	r3, r3, #2
 8002cfe:	607b      	str	r3, [r7, #4]
 8002d00:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14, GPIO_PIN_RESET);
 8002d02:	2200      	movs	r2, #0
 8002d04:	f44f 41e0 	mov.w	r1, #28672	@ 0x7000
 8002d08:	4816      	ldr	r0, [pc, #88]	@ (8002d64 <MX_GPIO_Init+0xb0>)
 8002d0a:	f001 ff85 	bl	8004c18 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 8002d0e:	2200      	movs	r2, #0
 8002d10:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002d14:	4814      	ldr	r0, [pc, #80]	@ (8002d68 <MX_GPIO_Init+0xb4>)
 8002d16:	f001 ff7f 	bl	8004c18 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PB12 PB13 PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14;
 8002d1a:	f44f 43e0 	mov.w	r3, #28672	@ 0x7000
 8002d1e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002d20:	2301      	movs	r3, #1
 8002d22:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d24:	2300      	movs	r3, #0
 8002d26:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d28:	2300      	movs	r3, #0
 8002d2a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d2c:	f107 030c 	add.w	r3, r7, #12
 8002d30:	4619      	mov	r1, r3
 8002d32:	480c      	ldr	r0, [pc, #48]	@ (8002d64 <MX_GPIO_Init+0xb0>)
 8002d34:	f001 fdec 	bl	8004910 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 8002d38:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002d3c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002d3e:	2301      	movs	r3, #1
 8002d40:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d42:	2300      	movs	r3, #0
 8002d44:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d46:	2300      	movs	r3, #0
 8002d48:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d4a:	f107 030c 	add.w	r3, r7, #12
 8002d4e:	4619      	mov	r1, r3
 8002d50:	4805      	ldr	r0, [pc, #20]	@ (8002d68 <MX_GPIO_Init+0xb4>)
 8002d52:	f001 fddd 	bl	8004910 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002d56:	bf00      	nop
 8002d58:	3720      	adds	r7, #32
 8002d5a:	46bd      	mov	sp, r7
 8002d5c:	bd80      	pop	{r7, pc}
 8002d5e:	bf00      	nop
 8002d60:	40023800 	.word	0x40023800
 8002d64:	40020400 	.word	0x40020400
 8002d68:	40020000 	.word	0x40020000

08002d6c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002d6c:	b480      	push	{r7}
 8002d6e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002d70:	b672      	cpsid	i
}
 8002d72:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002d74:	bf00      	nop
 8002d76:	e7fd      	b.n	8002d74 <Error_Handler+0x8>

08002d78 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002d78:	b480      	push	{r7}
 8002d7a:	b083      	sub	sp, #12
 8002d7c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002d7e:	2300      	movs	r3, #0
 8002d80:	607b      	str	r3, [r7, #4]
 8002d82:	4b10      	ldr	r3, [pc, #64]	@ (8002dc4 <HAL_MspInit+0x4c>)
 8002d84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d86:	4a0f      	ldr	r2, [pc, #60]	@ (8002dc4 <HAL_MspInit+0x4c>)
 8002d88:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002d8c:	6453      	str	r3, [r2, #68]	@ 0x44
 8002d8e:	4b0d      	ldr	r3, [pc, #52]	@ (8002dc4 <HAL_MspInit+0x4c>)
 8002d90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d92:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002d96:	607b      	str	r3, [r7, #4]
 8002d98:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002d9a:	2300      	movs	r3, #0
 8002d9c:	603b      	str	r3, [r7, #0]
 8002d9e:	4b09      	ldr	r3, [pc, #36]	@ (8002dc4 <HAL_MspInit+0x4c>)
 8002da0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002da2:	4a08      	ldr	r2, [pc, #32]	@ (8002dc4 <HAL_MspInit+0x4c>)
 8002da4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002da8:	6413      	str	r3, [r2, #64]	@ 0x40
 8002daa:	4b06      	ldr	r3, [pc, #24]	@ (8002dc4 <HAL_MspInit+0x4c>)
 8002dac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002db2:	603b      	str	r3, [r7, #0]
 8002db4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002db6:	bf00      	nop
 8002db8:	370c      	adds	r7, #12
 8002dba:	46bd      	mov	sp, r7
 8002dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc0:	4770      	bx	lr
 8002dc2:	bf00      	nop
 8002dc4:	40023800 	.word	0x40023800

08002dc8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002dc8:	b580      	push	{r7, lr}
 8002dca:	b08a      	sub	sp, #40	@ 0x28
 8002dcc:	af00      	add	r7, sp, #0
 8002dce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002dd0:	f107 0314 	add.w	r3, r7, #20
 8002dd4:	2200      	movs	r2, #0
 8002dd6:	601a      	str	r2, [r3, #0]
 8002dd8:	605a      	str	r2, [r3, #4]
 8002dda:	609a      	str	r2, [r3, #8]
 8002ddc:	60da      	str	r2, [r3, #12]
 8002dde:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	4a17      	ldr	r2, [pc, #92]	@ (8002e44 <HAL_ADC_MspInit+0x7c>)
 8002de6:	4293      	cmp	r3, r2
 8002de8:	d127      	bne.n	8002e3a <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002dea:	2300      	movs	r3, #0
 8002dec:	613b      	str	r3, [r7, #16]
 8002dee:	4b16      	ldr	r3, [pc, #88]	@ (8002e48 <HAL_ADC_MspInit+0x80>)
 8002df0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002df2:	4a15      	ldr	r2, [pc, #84]	@ (8002e48 <HAL_ADC_MspInit+0x80>)
 8002df4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002df8:	6453      	str	r3, [r2, #68]	@ 0x44
 8002dfa:	4b13      	ldr	r3, [pc, #76]	@ (8002e48 <HAL_ADC_MspInit+0x80>)
 8002dfc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002dfe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e02:	613b      	str	r3, [r7, #16]
 8002e04:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e06:	2300      	movs	r3, #0
 8002e08:	60fb      	str	r3, [r7, #12]
 8002e0a:	4b0f      	ldr	r3, [pc, #60]	@ (8002e48 <HAL_ADC_MspInit+0x80>)
 8002e0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e0e:	4a0e      	ldr	r2, [pc, #56]	@ (8002e48 <HAL_ADC_MspInit+0x80>)
 8002e10:	f043 0301 	orr.w	r3, r3, #1
 8002e14:	6313      	str	r3, [r2, #48]	@ 0x30
 8002e16:	4b0c      	ldr	r3, [pc, #48]	@ (8002e48 <HAL_ADC_MspInit+0x80>)
 8002e18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e1a:	f003 0301 	and.w	r3, r3, #1
 8002e1e:	60fb      	str	r3, [r7, #12]
 8002e20:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002e22:	2301      	movs	r3, #1
 8002e24:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002e26:	2303      	movs	r3, #3
 8002e28:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e2a:	2300      	movs	r3, #0
 8002e2c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e2e:	f107 0314 	add.w	r3, r7, #20
 8002e32:	4619      	mov	r1, r3
 8002e34:	4805      	ldr	r0, [pc, #20]	@ (8002e4c <HAL_ADC_MspInit+0x84>)
 8002e36:	f001 fd6b 	bl	8004910 <HAL_GPIO_Init>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8002e3a:	bf00      	nop
 8002e3c:	3728      	adds	r7, #40	@ 0x28
 8002e3e:	46bd      	mov	sp, r7
 8002e40:	bd80      	pop	{r7, pc}
 8002e42:	bf00      	nop
 8002e44:	40012000 	.word	0x40012000
 8002e48:	40023800 	.word	0x40023800
 8002e4c:	40020000 	.word	0x40020000

08002e50 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002e50:	b580      	push	{r7, lr}
 8002e52:	b08a      	sub	sp, #40	@ 0x28
 8002e54:	af00      	add	r7, sp, #0
 8002e56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e58:	f107 0314 	add.w	r3, r7, #20
 8002e5c:	2200      	movs	r2, #0
 8002e5e:	601a      	str	r2, [r3, #0]
 8002e60:	605a      	str	r2, [r3, #4]
 8002e62:	609a      	str	r2, [r3, #8]
 8002e64:	60da      	str	r2, [r3, #12]
 8002e66:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	4a19      	ldr	r2, [pc, #100]	@ (8002ed4 <HAL_I2C_MspInit+0x84>)
 8002e6e:	4293      	cmp	r3, r2
 8002e70:	d12c      	bne.n	8002ecc <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e72:	2300      	movs	r3, #0
 8002e74:	613b      	str	r3, [r7, #16]
 8002e76:	4b18      	ldr	r3, [pc, #96]	@ (8002ed8 <HAL_I2C_MspInit+0x88>)
 8002e78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e7a:	4a17      	ldr	r2, [pc, #92]	@ (8002ed8 <HAL_I2C_MspInit+0x88>)
 8002e7c:	f043 0302 	orr.w	r3, r3, #2
 8002e80:	6313      	str	r3, [r2, #48]	@ 0x30
 8002e82:	4b15      	ldr	r3, [pc, #84]	@ (8002ed8 <HAL_I2C_MspInit+0x88>)
 8002e84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e86:	f003 0302 	and.w	r3, r3, #2
 8002e8a:	613b      	str	r3, [r7, #16]
 8002e8c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_9;
 8002e8e:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8002e92:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002e94:	2312      	movs	r3, #18
 8002e96:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e98:	2300      	movs	r3, #0
 8002e9a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e9c:	2303      	movs	r3, #3
 8002e9e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002ea0:	2304      	movs	r3, #4
 8002ea2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ea4:	f107 0314 	add.w	r3, r7, #20
 8002ea8:	4619      	mov	r1, r3
 8002eaa:	480c      	ldr	r0, [pc, #48]	@ (8002edc <HAL_I2C_MspInit+0x8c>)
 8002eac:	f001 fd30 	bl	8004910 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002eb0:	2300      	movs	r3, #0
 8002eb2:	60fb      	str	r3, [r7, #12]
 8002eb4:	4b08      	ldr	r3, [pc, #32]	@ (8002ed8 <HAL_I2C_MspInit+0x88>)
 8002eb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002eb8:	4a07      	ldr	r2, [pc, #28]	@ (8002ed8 <HAL_I2C_MspInit+0x88>)
 8002eba:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002ebe:	6413      	str	r3, [r2, #64]	@ 0x40
 8002ec0:	4b05      	ldr	r3, [pc, #20]	@ (8002ed8 <HAL_I2C_MspInit+0x88>)
 8002ec2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ec4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002ec8:	60fb      	str	r3, [r7, #12]
 8002eca:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8002ecc:	bf00      	nop
 8002ece:	3728      	adds	r7, #40	@ 0x28
 8002ed0:	46bd      	mov	sp, r7
 8002ed2:	bd80      	pop	{r7, pc}
 8002ed4:	40005400 	.word	0x40005400
 8002ed8:	40023800 	.word	0x40023800
 8002edc:	40020400 	.word	0x40020400

08002ee0 <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8002ee0:	b580      	push	{r7, lr}
 8002ee2:	b08a      	sub	sp, #40	@ 0x28
 8002ee4:	af00      	add	r7, sp, #0
 8002ee6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ee8:	f107 0314 	add.w	r3, r7, #20
 8002eec:	2200      	movs	r2, #0
 8002eee:	601a      	str	r2, [r3, #0]
 8002ef0:	605a      	str	r2, [r3, #4]
 8002ef2:	609a      	str	r2, [r3, #8]
 8002ef4:	60da      	str	r2, [r3, #12]
 8002ef6:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDIO)
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	4a68      	ldr	r2, [pc, #416]	@ (80030a0 <HAL_SD_MspInit+0x1c0>)
 8002efe:	4293      	cmp	r3, r2
 8002f00:	f040 80ca 	bne.w	8003098 <HAL_SD_MspInit+0x1b8>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 8002f04:	2300      	movs	r3, #0
 8002f06:	613b      	str	r3, [r7, #16]
 8002f08:	4b66      	ldr	r3, [pc, #408]	@ (80030a4 <HAL_SD_MspInit+0x1c4>)
 8002f0a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f0c:	4a65      	ldr	r2, [pc, #404]	@ (80030a4 <HAL_SD_MspInit+0x1c4>)
 8002f0e:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002f12:	6453      	str	r3, [r2, #68]	@ 0x44
 8002f14:	4b63      	ldr	r3, [pc, #396]	@ (80030a4 <HAL_SD_MspInit+0x1c4>)
 8002f16:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f18:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002f1c:	613b      	str	r3, [r7, #16]
 8002f1e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f20:	2300      	movs	r3, #0
 8002f22:	60fb      	str	r3, [r7, #12]
 8002f24:	4b5f      	ldr	r3, [pc, #380]	@ (80030a4 <HAL_SD_MspInit+0x1c4>)
 8002f26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f28:	4a5e      	ldr	r2, [pc, #376]	@ (80030a4 <HAL_SD_MspInit+0x1c4>)
 8002f2a:	f043 0301 	orr.w	r3, r3, #1
 8002f2e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002f30:	4b5c      	ldr	r3, [pc, #368]	@ (80030a4 <HAL_SD_MspInit+0x1c4>)
 8002f32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f34:	f003 0301 	and.w	r3, r3, #1
 8002f38:	60fb      	str	r3, [r7, #12]
 8002f3a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f3c:	2300      	movs	r3, #0
 8002f3e:	60bb      	str	r3, [r7, #8]
 8002f40:	4b58      	ldr	r3, [pc, #352]	@ (80030a4 <HAL_SD_MspInit+0x1c4>)
 8002f42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f44:	4a57      	ldr	r2, [pc, #348]	@ (80030a4 <HAL_SD_MspInit+0x1c4>)
 8002f46:	f043 0302 	orr.w	r3, r3, #2
 8002f4a:	6313      	str	r3, [r2, #48]	@ 0x30
 8002f4c:	4b55      	ldr	r3, [pc, #340]	@ (80030a4 <HAL_SD_MspInit+0x1c4>)
 8002f4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f50:	f003 0302 	and.w	r3, r3, #2
 8002f54:	60bb      	str	r3, [r7, #8]
 8002f56:	68bb      	ldr	r3, [r7, #8]
    PA8     ------> SDIO_D1
    PA9     ------> SDIO_D2
    PB5     ------> SDIO_D3
    PB7     ------> SDIO_D0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_8|GPIO_PIN_9;
 8002f58:	f44f 7350 	mov.w	r3, #832	@ 0x340
 8002f5c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f5e:	2302      	movs	r3, #2
 8002f60:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f62:	2300      	movs	r3, #0
 8002f64:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f66:	2303      	movs	r3, #3
 8002f68:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8002f6a:	230c      	movs	r3, #12
 8002f6c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f6e:	f107 0314 	add.w	r3, r7, #20
 8002f72:	4619      	mov	r1, r3
 8002f74:	484c      	ldr	r0, [pc, #304]	@ (80030a8 <HAL_SD_MspInit+0x1c8>)
 8002f76:	f001 fccb 	bl	8004910 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_5|GPIO_PIN_7;
 8002f7a:	f248 03a0 	movw	r3, #32928	@ 0x80a0
 8002f7e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f80:	2302      	movs	r3, #2
 8002f82:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f84:	2300      	movs	r3, #0
 8002f86:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f88:	2303      	movs	r3, #3
 8002f8a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8002f8c:	230c      	movs	r3, #12
 8002f8e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f90:	f107 0314 	add.w	r3, r7, #20
 8002f94:	4619      	mov	r1, r3
 8002f96:	4845      	ldr	r0, [pc, #276]	@ (80030ac <HAL_SD_MspInit+0x1cc>)
 8002f98:	f001 fcba 	bl	8004910 <HAL_GPIO_Init>

    /* SDIO DMA Init */
    /* SDIO_TX Init */
    hdma_sdio_tx.Instance = DMA2_Stream3;
 8002f9c:	4b44      	ldr	r3, [pc, #272]	@ (80030b0 <HAL_SD_MspInit+0x1d0>)
 8002f9e:	4a45      	ldr	r2, [pc, #276]	@ (80030b4 <HAL_SD_MspInit+0x1d4>)
 8002fa0:	601a      	str	r2, [r3, #0]
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 8002fa2:	4b43      	ldr	r3, [pc, #268]	@ (80030b0 <HAL_SD_MspInit+0x1d0>)
 8002fa4:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002fa8:	605a      	str	r2, [r3, #4]
    hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002faa:	4b41      	ldr	r3, [pc, #260]	@ (80030b0 <HAL_SD_MspInit+0x1d0>)
 8002fac:	2240      	movs	r2, #64	@ 0x40
 8002fae:	609a      	str	r2, [r3, #8]
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002fb0:	4b3f      	ldr	r3, [pc, #252]	@ (80030b0 <HAL_SD_MspInit+0x1d0>)
 8002fb2:	2200      	movs	r2, #0
 8002fb4:	60da      	str	r2, [r3, #12]
    hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002fb6:	4b3e      	ldr	r3, [pc, #248]	@ (80030b0 <HAL_SD_MspInit+0x1d0>)
 8002fb8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002fbc:	611a      	str	r2, [r3, #16]
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002fbe:	4b3c      	ldr	r3, [pc, #240]	@ (80030b0 <HAL_SD_MspInit+0x1d0>)
 8002fc0:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002fc4:	615a      	str	r2, [r3, #20]
    hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002fc6:	4b3a      	ldr	r3, [pc, #232]	@ (80030b0 <HAL_SD_MspInit+0x1d0>)
 8002fc8:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002fcc:	619a      	str	r2, [r3, #24]
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 8002fce:	4b38      	ldr	r3, [pc, #224]	@ (80030b0 <HAL_SD_MspInit+0x1d0>)
 8002fd0:	2220      	movs	r2, #32
 8002fd2:	61da      	str	r2, [r3, #28]
    hdma_sdio_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002fd4:	4b36      	ldr	r3, [pc, #216]	@ (80030b0 <HAL_SD_MspInit+0x1d0>)
 8002fd6:	2200      	movs	r2, #0
 8002fd8:	621a      	str	r2, [r3, #32]
    hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8002fda:	4b35      	ldr	r3, [pc, #212]	@ (80030b0 <HAL_SD_MspInit+0x1d0>)
 8002fdc:	2204      	movs	r2, #4
 8002fde:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8002fe0:	4b33      	ldr	r3, [pc, #204]	@ (80030b0 <HAL_SD_MspInit+0x1d0>)
 8002fe2:	2203      	movs	r2, #3
 8002fe4:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
 8002fe6:	4b32      	ldr	r3, [pc, #200]	@ (80030b0 <HAL_SD_MspInit+0x1d0>)
 8002fe8:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8002fec:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 8002fee:	4b30      	ldr	r3, [pc, #192]	@ (80030b0 <HAL_SD_MspInit+0x1d0>)
 8002ff0:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8002ff4:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 8002ff6:	482e      	ldr	r0, [pc, #184]	@ (80030b0 <HAL_SD_MspInit+0x1d0>)
 8002ff8:	f001 f87c 	bl	80040f4 <HAL_DMA_Init>
 8002ffc:	4603      	mov	r3, r0
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d001      	beq.n	8003006 <HAL_SD_MspInit+0x126>
    {
      Error_Handler();
 8003002:	f7ff feb3 	bl	8002d6c <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmatx,hdma_sdio_tx);
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	4a29      	ldr	r2, [pc, #164]	@ (80030b0 <HAL_SD_MspInit+0x1d0>)
 800300a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800300c:	4a28      	ldr	r2, [pc, #160]	@ (80030b0 <HAL_SD_MspInit+0x1d0>)
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SDIO_RX Init */
    hdma_sdio_rx.Instance = DMA2_Stream6;
 8003012:	4b29      	ldr	r3, [pc, #164]	@ (80030b8 <HAL_SD_MspInit+0x1d8>)
 8003014:	4a29      	ldr	r2, [pc, #164]	@ (80030bc <HAL_SD_MspInit+0x1dc>)
 8003016:	601a      	str	r2, [r3, #0]
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 8003018:	4b27      	ldr	r3, [pc, #156]	@ (80030b8 <HAL_SD_MspInit+0x1d8>)
 800301a:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800301e:	605a      	str	r2, [r3, #4]
    hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003020:	4b25      	ldr	r3, [pc, #148]	@ (80030b8 <HAL_SD_MspInit+0x1d8>)
 8003022:	2200      	movs	r2, #0
 8003024:	609a      	str	r2, [r3, #8]
    hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003026:	4b24      	ldr	r3, [pc, #144]	@ (80030b8 <HAL_SD_MspInit+0x1d8>)
 8003028:	2200      	movs	r2, #0
 800302a:	60da      	str	r2, [r3, #12]
    hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 800302c:	4b22      	ldr	r3, [pc, #136]	@ (80030b8 <HAL_SD_MspInit+0x1d8>)
 800302e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003032:	611a      	str	r2, [r3, #16]
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003034:	4b20      	ldr	r3, [pc, #128]	@ (80030b8 <HAL_SD_MspInit+0x1d8>)
 8003036:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800303a:	615a      	str	r2, [r3, #20]
    hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800303c:	4b1e      	ldr	r3, [pc, #120]	@ (80030b8 <HAL_SD_MspInit+0x1d8>)
 800303e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003042:	619a      	str	r2, [r3, #24]
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 8003044:	4b1c      	ldr	r3, [pc, #112]	@ (80030b8 <HAL_SD_MspInit+0x1d8>)
 8003046:	2220      	movs	r2, #32
 8003048:	61da      	str	r2, [r3, #28]
    hdma_sdio_rx.Init.Priority = DMA_PRIORITY_LOW;
 800304a:	4b1b      	ldr	r3, [pc, #108]	@ (80030b8 <HAL_SD_MspInit+0x1d8>)
 800304c:	2200      	movs	r2, #0
 800304e:	621a      	str	r2, [r3, #32]
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8003050:	4b19      	ldr	r3, [pc, #100]	@ (80030b8 <HAL_SD_MspInit+0x1d8>)
 8003052:	2204      	movs	r2, #4
 8003054:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8003056:	4b18      	ldr	r3, [pc, #96]	@ (80030b8 <HAL_SD_MspInit+0x1d8>)
 8003058:	2203      	movs	r2, #3
 800305a:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 800305c:	4b16      	ldr	r3, [pc, #88]	@ (80030b8 <HAL_SD_MspInit+0x1d8>)
 800305e:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8003062:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 8003064:	4b14      	ldr	r3, [pc, #80]	@ (80030b8 <HAL_SD_MspInit+0x1d8>)
 8003066:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 800306a:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 800306c:	4812      	ldr	r0, [pc, #72]	@ (80030b8 <HAL_SD_MspInit+0x1d8>)
 800306e:	f001 f841 	bl	80040f4 <HAL_DMA_Init>
 8003072:	4603      	mov	r3, r0
 8003074:	2b00      	cmp	r3, #0
 8003076:	d001      	beq.n	800307c <HAL_SD_MspInit+0x19c>
    {
      Error_Handler();
 8003078:	f7ff fe78 	bl	8002d6c <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmarx,hdma_sdio_rx);
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	4a0e      	ldr	r2, [pc, #56]	@ (80030b8 <HAL_SD_MspInit+0x1d8>)
 8003080:	641a      	str	r2, [r3, #64]	@ 0x40
 8003082:	4a0d      	ldr	r2, [pc, #52]	@ (80030b8 <HAL_SD_MspInit+0x1d8>)
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SDIO interrupt Init */
    HAL_NVIC_SetPriority(SDIO_IRQn, 0, 0);
 8003088:	2200      	movs	r2, #0
 800308a:	2100      	movs	r1, #0
 800308c:	2031      	movs	r0, #49	@ 0x31
 800308e:	f000 fffa 	bl	8004086 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDIO_IRQn);
 8003092:	2031      	movs	r0, #49	@ 0x31
 8003094:	f001 f813 	bl	80040be <HAL_NVIC_EnableIRQ>

  /* USER CODE END SDIO_MspInit 1 */

  }

}
 8003098:	bf00      	nop
 800309a:	3728      	adds	r7, #40	@ 0x28
 800309c:	46bd      	mov	sp, r7
 800309e:	bd80      	pop	{r7, pc}
 80030a0:	40012c00 	.word	0x40012c00
 80030a4:	40023800 	.word	0x40023800
 80030a8:	40020000 	.word	0x40020000
 80030ac:	40020400 	.word	0x40020400
 80030b0:	20002690 	.word	0x20002690
 80030b4:	40026458 	.word	0x40026458
 80030b8:	200026f0 	.word	0x200026f0
 80030bc:	400264a0 	.word	0x400264a0

080030c0 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80030c0:	b480      	push	{r7}
 80030c2:	b085      	sub	sp, #20
 80030c4:	af00      	add	r7, sp, #0
 80030c6:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	4a0b      	ldr	r2, [pc, #44]	@ (80030fc <HAL_TIM_PWM_MspInit+0x3c>)
 80030ce:	4293      	cmp	r3, r2
 80030d0:	d10d      	bne.n	80030ee <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80030d2:	2300      	movs	r3, #0
 80030d4:	60fb      	str	r3, [r7, #12]
 80030d6:	4b0a      	ldr	r3, [pc, #40]	@ (8003100 <HAL_TIM_PWM_MspInit+0x40>)
 80030d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030da:	4a09      	ldr	r2, [pc, #36]	@ (8003100 <HAL_TIM_PWM_MspInit+0x40>)
 80030dc:	f043 0302 	orr.w	r3, r3, #2
 80030e0:	6413      	str	r3, [r2, #64]	@ 0x40
 80030e2:	4b07      	ldr	r3, [pc, #28]	@ (8003100 <HAL_TIM_PWM_MspInit+0x40>)
 80030e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030e6:	f003 0302 	and.w	r3, r3, #2
 80030ea:	60fb      	str	r3, [r7, #12]
 80030ec:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM3_MspInit 1 */

  }

}
 80030ee:	bf00      	nop
 80030f0:	3714      	adds	r7, #20
 80030f2:	46bd      	mov	sp, r7
 80030f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f8:	4770      	bx	lr
 80030fa:	bf00      	nop
 80030fc:	40000400 	.word	0x40000400
 8003100:	40023800 	.word	0x40023800

08003104 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003104:	b580      	push	{r7, lr}
 8003106:	b088      	sub	sp, #32
 8003108:	af00      	add	r7, sp, #0
 800310a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800310c:	f107 030c 	add.w	r3, r7, #12
 8003110:	2200      	movs	r2, #0
 8003112:	601a      	str	r2, [r3, #0]
 8003114:	605a      	str	r2, [r3, #4]
 8003116:	609a      	str	r2, [r3, #8]
 8003118:	60da      	str	r2, [r3, #12]
 800311a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	4a12      	ldr	r2, [pc, #72]	@ (800316c <HAL_TIM_MspPostInit+0x68>)
 8003122:	4293      	cmp	r3, r2
 8003124:	d11d      	bne.n	8003162 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003126:	2300      	movs	r3, #0
 8003128:	60bb      	str	r3, [r7, #8]
 800312a:	4b11      	ldr	r3, [pc, #68]	@ (8003170 <HAL_TIM_MspPostInit+0x6c>)
 800312c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800312e:	4a10      	ldr	r2, [pc, #64]	@ (8003170 <HAL_TIM_MspPostInit+0x6c>)
 8003130:	f043 0302 	orr.w	r3, r3, #2
 8003134:	6313      	str	r3, [r2, #48]	@ 0x30
 8003136:	4b0e      	ldr	r3, [pc, #56]	@ (8003170 <HAL_TIM_MspPostInit+0x6c>)
 8003138:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800313a:	f003 0302 	and.w	r3, r3, #2
 800313e:	60bb      	str	r3, [r7, #8]
 8003140:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB4     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8003142:	2310      	movs	r3, #16
 8003144:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003146:	2302      	movs	r3, #2
 8003148:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800314a:	2300      	movs	r3, #0
 800314c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800314e:	2300      	movs	r3, #0
 8003150:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003152:	2302      	movs	r3, #2
 8003154:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003156:	f107 030c 	add.w	r3, r7, #12
 800315a:	4619      	mov	r1, r3
 800315c:	4805      	ldr	r0, [pc, #20]	@ (8003174 <HAL_TIM_MspPostInit+0x70>)
 800315e:	f001 fbd7 	bl	8004910 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8003162:	bf00      	nop
 8003164:	3720      	adds	r7, #32
 8003166:	46bd      	mov	sp, r7
 8003168:	bd80      	pop	{r7, pc}
 800316a:	bf00      	nop
 800316c:	40000400 	.word	0x40000400
 8003170:	40023800 	.word	0x40023800
 8003174:	40020400 	.word	0x40020400

08003178 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003178:	b580      	push	{r7, lr}
 800317a:	b08c      	sub	sp, #48	@ 0x30
 800317c:	af00      	add	r7, sp, #0
 800317e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003180:	f107 031c 	add.w	r3, r7, #28
 8003184:	2200      	movs	r2, #0
 8003186:	601a      	str	r2, [r3, #0]
 8003188:	605a      	str	r2, [r3, #4]
 800318a:	609a      	str	r2, [r3, #8]
 800318c:	60da      	str	r2, [r3, #12]
 800318e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	4a52      	ldr	r2, [pc, #328]	@ (80032e0 <HAL_UART_MspInit+0x168>)
 8003196:	4293      	cmp	r3, r2
 8003198:	d165      	bne.n	8003266 <HAL_UART_MspInit+0xee>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800319a:	2300      	movs	r3, #0
 800319c:	61bb      	str	r3, [r7, #24]
 800319e:	4b51      	ldr	r3, [pc, #324]	@ (80032e4 <HAL_UART_MspInit+0x16c>)
 80031a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031a2:	4a50      	ldr	r2, [pc, #320]	@ (80032e4 <HAL_UART_MspInit+0x16c>)
 80031a4:	f043 0310 	orr.w	r3, r3, #16
 80031a8:	6453      	str	r3, [r2, #68]	@ 0x44
 80031aa:	4b4e      	ldr	r3, [pc, #312]	@ (80032e4 <HAL_UART_MspInit+0x16c>)
 80031ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031ae:	f003 0310 	and.w	r3, r3, #16
 80031b2:	61bb      	str	r3, [r7, #24]
 80031b4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80031b6:	2300      	movs	r3, #0
 80031b8:	617b      	str	r3, [r7, #20]
 80031ba:	4b4a      	ldr	r3, [pc, #296]	@ (80032e4 <HAL_UART_MspInit+0x16c>)
 80031bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031be:	4a49      	ldr	r2, [pc, #292]	@ (80032e4 <HAL_UART_MspInit+0x16c>)
 80031c0:	f043 0301 	orr.w	r3, r3, #1
 80031c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80031c6:	4b47      	ldr	r3, [pc, #284]	@ (80032e4 <HAL_UART_MspInit+0x16c>)
 80031c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031ca:	f003 0301 	and.w	r3, r3, #1
 80031ce:	617b      	str	r3, [r7, #20]
 80031d0:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA10     ------> USART1_RX
    PA15     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_15;
 80031d2:	f44f 4304 	mov.w	r3, #33792	@ 0x8400
 80031d6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80031d8:	2302      	movs	r3, #2
 80031da:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031dc:	2300      	movs	r3, #0
 80031de:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80031e0:	2303      	movs	r3, #3
 80031e2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80031e4:	2307      	movs	r3, #7
 80031e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80031e8:	f107 031c 	add.w	r3, r7, #28
 80031ec:	4619      	mov	r1, r3
 80031ee:	483e      	ldr	r0, [pc, #248]	@ (80032e8 <HAL_UART_MspInit+0x170>)
 80031f0:	f001 fb8e 	bl	8004910 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream7;
 80031f4:	4b3d      	ldr	r3, [pc, #244]	@ (80032ec <HAL_UART_MspInit+0x174>)
 80031f6:	4a3e      	ldr	r2, [pc, #248]	@ (80032f0 <HAL_UART_MspInit+0x178>)
 80031f8:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 80031fa:	4b3c      	ldr	r3, [pc, #240]	@ (80032ec <HAL_UART_MspInit+0x174>)
 80031fc:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8003200:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003202:	4b3a      	ldr	r3, [pc, #232]	@ (80032ec <HAL_UART_MspInit+0x174>)
 8003204:	2240      	movs	r2, #64	@ 0x40
 8003206:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003208:	4b38      	ldr	r3, [pc, #224]	@ (80032ec <HAL_UART_MspInit+0x174>)
 800320a:	2200      	movs	r2, #0
 800320c:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800320e:	4b37      	ldr	r3, [pc, #220]	@ (80032ec <HAL_UART_MspInit+0x174>)
 8003210:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003214:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003216:	4b35      	ldr	r3, [pc, #212]	@ (80032ec <HAL_UART_MspInit+0x174>)
 8003218:	2200      	movs	r2, #0
 800321a:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800321c:	4b33      	ldr	r3, [pc, #204]	@ (80032ec <HAL_UART_MspInit+0x174>)
 800321e:	2200      	movs	r2, #0
 8003220:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_CIRCULAR;
 8003222:	4b32      	ldr	r3, [pc, #200]	@ (80032ec <HAL_UART_MspInit+0x174>)
 8003224:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003228:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800322a:	4b30      	ldr	r3, [pc, #192]	@ (80032ec <HAL_UART_MspInit+0x174>)
 800322c:	2200      	movs	r2, #0
 800322e:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8003230:	4b2e      	ldr	r3, [pc, #184]	@ (80032ec <HAL_UART_MspInit+0x174>)
 8003232:	2204      	movs	r2, #4
 8003234:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_usart1_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8003236:	4b2d      	ldr	r3, [pc, #180]	@ (80032ec <HAL_UART_MspInit+0x174>)
 8003238:	2203      	movs	r2, #3
 800323a:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_usart1_tx.Init.MemBurst = DMA_MBURST_SINGLE;
 800323c:	4b2b      	ldr	r3, [pc, #172]	@ (80032ec <HAL_UART_MspInit+0x174>)
 800323e:	2200      	movs	r2, #0
 8003240:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_usart1_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8003242:	4b2a      	ldr	r3, [pc, #168]	@ (80032ec <HAL_UART_MspInit+0x174>)
 8003244:	2200      	movs	r2, #0
 8003246:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8003248:	4828      	ldr	r0, [pc, #160]	@ (80032ec <HAL_UART_MspInit+0x174>)
 800324a:	f000 ff53 	bl	80040f4 <HAL_DMA_Init>
 800324e:	4603      	mov	r3, r0
 8003250:	2b00      	cmp	r3, #0
 8003252:	d001      	beq.n	8003258 <HAL_UART_MspInit+0xe0>
    {
      Error_Handler();
 8003254:	f7ff fd8a 	bl	8002d6c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	4a24      	ldr	r2, [pc, #144]	@ (80032ec <HAL_UART_MspInit+0x174>)
 800325c:	639a      	str	r2, [r3, #56]	@ 0x38
 800325e:	4a23      	ldr	r2, [pc, #140]	@ (80032ec <HAL_UART_MspInit+0x174>)
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	6393      	str	r3, [r2, #56]	@ 0x38
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8003264:	e038      	b.n	80032d8 <HAL_UART_MspInit+0x160>
  else if(huart->Instance==USART2)
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	4a22      	ldr	r2, [pc, #136]	@ (80032f4 <HAL_UART_MspInit+0x17c>)
 800326c:	4293      	cmp	r3, r2
 800326e:	d133      	bne.n	80032d8 <HAL_UART_MspInit+0x160>
    __HAL_RCC_USART2_CLK_ENABLE();
 8003270:	2300      	movs	r3, #0
 8003272:	613b      	str	r3, [r7, #16]
 8003274:	4b1b      	ldr	r3, [pc, #108]	@ (80032e4 <HAL_UART_MspInit+0x16c>)
 8003276:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003278:	4a1a      	ldr	r2, [pc, #104]	@ (80032e4 <HAL_UART_MspInit+0x16c>)
 800327a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800327e:	6413      	str	r3, [r2, #64]	@ 0x40
 8003280:	4b18      	ldr	r3, [pc, #96]	@ (80032e4 <HAL_UART_MspInit+0x16c>)
 8003282:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003284:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003288:	613b      	str	r3, [r7, #16]
 800328a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800328c:	2300      	movs	r3, #0
 800328e:	60fb      	str	r3, [r7, #12]
 8003290:	4b14      	ldr	r3, [pc, #80]	@ (80032e4 <HAL_UART_MspInit+0x16c>)
 8003292:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003294:	4a13      	ldr	r2, [pc, #76]	@ (80032e4 <HAL_UART_MspInit+0x16c>)
 8003296:	f043 0301 	orr.w	r3, r3, #1
 800329a:	6313      	str	r3, [r2, #48]	@ 0x30
 800329c:	4b11      	ldr	r3, [pc, #68]	@ (80032e4 <HAL_UART_MspInit+0x16c>)
 800329e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032a0:	f003 0301 	and.w	r3, r3, #1
 80032a4:	60fb      	str	r3, [r7, #12]
 80032a6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80032a8:	230c      	movs	r3, #12
 80032aa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032ac:	2302      	movs	r3, #2
 80032ae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032b0:	2300      	movs	r3, #0
 80032b2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80032b4:	2303      	movs	r3, #3
 80032b6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80032b8:	2307      	movs	r3, #7
 80032ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80032bc:	f107 031c 	add.w	r3, r7, #28
 80032c0:	4619      	mov	r1, r3
 80032c2:	4809      	ldr	r0, [pc, #36]	@ (80032e8 <HAL_UART_MspInit+0x170>)
 80032c4:	f001 fb24 	bl	8004910 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80032c8:	2200      	movs	r2, #0
 80032ca:	2100      	movs	r1, #0
 80032cc:	2026      	movs	r0, #38	@ 0x26
 80032ce:	f000 feda 	bl	8004086 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80032d2:	2026      	movs	r0, #38	@ 0x26
 80032d4:	f000 fef3 	bl	80040be <HAL_NVIC_EnableIRQ>
}
 80032d8:	bf00      	nop
 80032da:	3730      	adds	r7, #48	@ 0x30
 80032dc:	46bd      	mov	sp, r7
 80032de:	bd80      	pop	{r7, pc}
 80032e0:	40011000 	.word	0x40011000
 80032e4:	40023800 	.word	0x40023800
 80032e8:	40020000 	.word	0x40020000
 80032ec:	20002828 	.word	0x20002828
 80032f0:	400264b8 	.word	0x400264b8
 80032f4:	40004400 	.word	0x40004400

080032f8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80032f8:	b480      	push	{r7}
 80032fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80032fc:	bf00      	nop
 80032fe:	e7fd      	b.n	80032fc <NMI_Handler+0x4>

08003300 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003300:	b480      	push	{r7}
 8003302:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003304:	bf00      	nop
 8003306:	e7fd      	b.n	8003304 <HardFault_Handler+0x4>

08003308 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003308:	b480      	push	{r7}
 800330a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800330c:	bf00      	nop
 800330e:	e7fd      	b.n	800330c <MemManage_Handler+0x4>

08003310 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003310:	b480      	push	{r7}
 8003312:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003314:	bf00      	nop
 8003316:	e7fd      	b.n	8003314 <BusFault_Handler+0x4>

08003318 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003318:	b480      	push	{r7}
 800331a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800331c:	bf00      	nop
 800331e:	e7fd      	b.n	800331c <UsageFault_Handler+0x4>

08003320 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003320:	b480      	push	{r7}
 8003322:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003324:	bf00      	nop
 8003326:	46bd      	mov	sp, r7
 8003328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800332c:	4770      	bx	lr

0800332e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800332e:	b480      	push	{r7}
 8003330:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003332:	bf00      	nop
 8003334:	46bd      	mov	sp, r7
 8003336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800333a:	4770      	bx	lr

0800333c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800333c:	b480      	push	{r7}
 800333e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003340:	bf00      	nop
 8003342:	46bd      	mov	sp, r7
 8003344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003348:	4770      	bx	lr

0800334a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800334a:	b580      	push	{r7, lr}
 800334c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800334e:	f000 f989 	bl	8003664 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003352:	bf00      	nop
 8003354:	bd80      	pop	{r7, pc}
	...

08003358 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8003358:	b580      	push	{r7, lr}
 800335a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800335c:	4802      	ldr	r0, [pc, #8]	@ (8003368 <USART2_IRQHandler+0x10>)
 800335e:	f005 fc2d 	bl	8008bbc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8003362:	bf00      	nop
 8003364:	bd80      	pop	{r7, pc}
 8003366:	bf00      	nop
 8003368:	200027e0 	.word	0x200027e0

0800336c <SDIO_IRQHandler>:

/**
  * @brief This function handles SDIO global interrupt.
  */
void SDIO_IRQHandler(void)
{
 800336c:	b580      	push	{r7, lr}
 800336e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDIO_IRQn 0 */

  /* USER CODE END SDIO_IRQn 0 */
  HAL_SD_IRQHandler(&hsd);
 8003370:	4802      	ldr	r0, [pc, #8]	@ (800337c <SDIO_IRQHandler+0x10>)
 8003372:	f003 fdf3 	bl	8006f5c <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDIO_IRQn 1 */

  /* USER CODE END SDIO_IRQn 1 */
}
 8003376:	bf00      	nop
 8003378:	bd80      	pop	{r7, pc}
 800337a:	bf00      	nop
 800337c:	2000260c 	.word	0x2000260c

08003380 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8003380:	b580      	push	{r7, lr}
 8003382:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_tx);
 8003384:	4802      	ldr	r0, [pc, #8]	@ (8003390 <DMA2_Stream3_IRQHandler+0x10>)
 8003386:	f001 f84d 	bl	8004424 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 800338a:	bf00      	nop
 800338c:	bd80      	pop	{r7, pc}
 800338e:	bf00      	nop
 8003390:	20002690 	.word	0x20002690

08003394 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8003394:	b580      	push	{r7, lr}
 8003396:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_rx);
 8003398:	4802      	ldr	r0, [pc, #8]	@ (80033a4 <DMA2_Stream6_IRQHandler+0x10>)
 800339a:	f001 f843 	bl	8004424 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 800339e:	bf00      	nop
 80033a0:	bd80      	pop	{r7, pc}
 80033a2:	bf00      	nop
 80033a4:	200026f0 	.word	0x200026f0

080033a8 <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 80033a8:	b580      	push	{r7, lr}
 80033aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 80033ac:	4802      	ldr	r0, [pc, #8]	@ (80033b8 <DMA2_Stream7_IRQHandler+0x10>)
 80033ae:	f001 f839 	bl	8004424 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 80033b2:	bf00      	nop
 80033b4:	bd80      	pop	{r7, pc}
 80033b6:	bf00      	nop
 80033b8:	20002828 	.word	0x20002828

080033bc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80033bc:	b480      	push	{r7}
 80033be:	af00      	add	r7, sp, #0
  return 1;
 80033c0:	2301      	movs	r3, #1
}
 80033c2:	4618      	mov	r0, r3
 80033c4:	46bd      	mov	sp, r7
 80033c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ca:	4770      	bx	lr

080033cc <_kill>:

int _kill(int pid, int sig)
{
 80033cc:	b580      	push	{r7, lr}
 80033ce:	b082      	sub	sp, #8
 80033d0:	af00      	add	r7, sp, #0
 80033d2:	6078      	str	r0, [r7, #4]
 80033d4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80033d6:	f00a fecb 	bl	800e170 <__errno>
 80033da:	4603      	mov	r3, r0
 80033dc:	2216      	movs	r2, #22
 80033de:	601a      	str	r2, [r3, #0]
  return -1;
 80033e0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80033e4:	4618      	mov	r0, r3
 80033e6:	3708      	adds	r7, #8
 80033e8:	46bd      	mov	sp, r7
 80033ea:	bd80      	pop	{r7, pc}

080033ec <_exit>:

void _exit (int status)
{
 80033ec:	b580      	push	{r7, lr}
 80033ee:	b082      	sub	sp, #8
 80033f0:	af00      	add	r7, sp, #0
 80033f2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80033f4:	f04f 31ff 	mov.w	r1, #4294967295
 80033f8:	6878      	ldr	r0, [r7, #4]
 80033fa:	f7ff ffe7 	bl	80033cc <_kill>
  while (1) {}    /* Make sure we hang here */
 80033fe:	bf00      	nop
 8003400:	e7fd      	b.n	80033fe <_exit+0x12>

08003402 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003402:	b580      	push	{r7, lr}
 8003404:	b086      	sub	sp, #24
 8003406:	af00      	add	r7, sp, #0
 8003408:	60f8      	str	r0, [r7, #12]
 800340a:	60b9      	str	r1, [r7, #8]
 800340c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800340e:	2300      	movs	r3, #0
 8003410:	617b      	str	r3, [r7, #20]
 8003412:	e00a      	b.n	800342a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003414:	f3af 8000 	nop.w
 8003418:	4601      	mov	r1, r0
 800341a:	68bb      	ldr	r3, [r7, #8]
 800341c:	1c5a      	adds	r2, r3, #1
 800341e:	60ba      	str	r2, [r7, #8]
 8003420:	b2ca      	uxtb	r2, r1
 8003422:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003424:	697b      	ldr	r3, [r7, #20]
 8003426:	3301      	adds	r3, #1
 8003428:	617b      	str	r3, [r7, #20]
 800342a:	697a      	ldr	r2, [r7, #20]
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	429a      	cmp	r2, r3
 8003430:	dbf0      	blt.n	8003414 <_read+0x12>
  }

  return len;
 8003432:	687b      	ldr	r3, [r7, #4]
}
 8003434:	4618      	mov	r0, r3
 8003436:	3718      	adds	r7, #24
 8003438:	46bd      	mov	sp, r7
 800343a:	bd80      	pop	{r7, pc}

0800343c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800343c:	b580      	push	{r7, lr}
 800343e:	b086      	sub	sp, #24
 8003440:	af00      	add	r7, sp, #0
 8003442:	60f8      	str	r0, [r7, #12]
 8003444:	60b9      	str	r1, [r7, #8]
 8003446:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003448:	2300      	movs	r3, #0
 800344a:	617b      	str	r3, [r7, #20]
 800344c:	e009      	b.n	8003462 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800344e:	68bb      	ldr	r3, [r7, #8]
 8003450:	1c5a      	adds	r2, r3, #1
 8003452:	60ba      	str	r2, [r7, #8]
 8003454:	781b      	ldrb	r3, [r3, #0]
 8003456:	4618      	mov	r0, r3
 8003458:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800345c:	697b      	ldr	r3, [r7, #20]
 800345e:	3301      	adds	r3, #1
 8003460:	617b      	str	r3, [r7, #20]
 8003462:	697a      	ldr	r2, [r7, #20]
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	429a      	cmp	r2, r3
 8003468:	dbf1      	blt.n	800344e <_write+0x12>
  }
  return len;
 800346a:	687b      	ldr	r3, [r7, #4]
}
 800346c:	4618      	mov	r0, r3
 800346e:	3718      	adds	r7, #24
 8003470:	46bd      	mov	sp, r7
 8003472:	bd80      	pop	{r7, pc}

08003474 <_close>:

int _close(int file)
{
 8003474:	b480      	push	{r7}
 8003476:	b083      	sub	sp, #12
 8003478:	af00      	add	r7, sp, #0
 800347a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800347c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003480:	4618      	mov	r0, r3
 8003482:	370c      	adds	r7, #12
 8003484:	46bd      	mov	sp, r7
 8003486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800348a:	4770      	bx	lr

0800348c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800348c:	b480      	push	{r7}
 800348e:	b083      	sub	sp, #12
 8003490:	af00      	add	r7, sp, #0
 8003492:	6078      	str	r0, [r7, #4]
 8003494:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003496:	683b      	ldr	r3, [r7, #0]
 8003498:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800349c:	605a      	str	r2, [r3, #4]
  return 0;
 800349e:	2300      	movs	r3, #0
}
 80034a0:	4618      	mov	r0, r3
 80034a2:	370c      	adds	r7, #12
 80034a4:	46bd      	mov	sp, r7
 80034a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034aa:	4770      	bx	lr

080034ac <_isatty>:

int _isatty(int file)
{
 80034ac:	b480      	push	{r7}
 80034ae:	b083      	sub	sp, #12
 80034b0:	af00      	add	r7, sp, #0
 80034b2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80034b4:	2301      	movs	r3, #1
}
 80034b6:	4618      	mov	r0, r3
 80034b8:	370c      	adds	r7, #12
 80034ba:	46bd      	mov	sp, r7
 80034bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c0:	4770      	bx	lr

080034c2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80034c2:	b480      	push	{r7}
 80034c4:	b085      	sub	sp, #20
 80034c6:	af00      	add	r7, sp, #0
 80034c8:	60f8      	str	r0, [r7, #12]
 80034ca:	60b9      	str	r1, [r7, #8]
 80034cc:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80034ce:	2300      	movs	r3, #0
}
 80034d0:	4618      	mov	r0, r3
 80034d2:	3714      	adds	r7, #20
 80034d4:	46bd      	mov	sp, r7
 80034d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034da:	4770      	bx	lr

080034dc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80034dc:	b580      	push	{r7, lr}
 80034de:	b086      	sub	sp, #24
 80034e0:	af00      	add	r7, sp, #0
 80034e2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80034e4:	4a14      	ldr	r2, [pc, #80]	@ (8003538 <_sbrk+0x5c>)
 80034e6:	4b15      	ldr	r3, [pc, #84]	@ (800353c <_sbrk+0x60>)
 80034e8:	1ad3      	subs	r3, r2, r3
 80034ea:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80034ec:	697b      	ldr	r3, [r7, #20]
 80034ee:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80034f0:	4b13      	ldr	r3, [pc, #76]	@ (8003540 <_sbrk+0x64>)
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d102      	bne.n	80034fe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80034f8:	4b11      	ldr	r3, [pc, #68]	@ (8003540 <_sbrk+0x64>)
 80034fa:	4a12      	ldr	r2, [pc, #72]	@ (8003544 <_sbrk+0x68>)
 80034fc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80034fe:	4b10      	ldr	r3, [pc, #64]	@ (8003540 <_sbrk+0x64>)
 8003500:	681a      	ldr	r2, [r3, #0]
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	4413      	add	r3, r2
 8003506:	693a      	ldr	r2, [r7, #16]
 8003508:	429a      	cmp	r2, r3
 800350a:	d207      	bcs.n	800351c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800350c:	f00a fe30 	bl	800e170 <__errno>
 8003510:	4603      	mov	r3, r0
 8003512:	220c      	movs	r2, #12
 8003514:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003516:	f04f 33ff 	mov.w	r3, #4294967295
 800351a:	e009      	b.n	8003530 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800351c:	4b08      	ldr	r3, [pc, #32]	@ (8003540 <_sbrk+0x64>)
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003522:	4b07      	ldr	r3, [pc, #28]	@ (8003540 <_sbrk+0x64>)
 8003524:	681a      	ldr	r2, [r3, #0]
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	4413      	add	r3, r2
 800352a:	4a05      	ldr	r2, [pc, #20]	@ (8003540 <_sbrk+0x64>)
 800352c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800352e:	68fb      	ldr	r3, [r7, #12]
}
 8003530:	4618      	mov	r0, r3
 8003532:	3718      	adds	r7, #24
 8003534:	46bd      	mov	sp, r7
 8003536:	bd80      	pop	{r7, pc}
 8003538:	20020000 	.word	0x20020000
 800353c:	00000400 	.word	0x00000400
 8003540:	20002b0c 	.word	0x20002b0c
 8003544:	20002ca8 	.word	0x20002ca8

08003548 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003548:	b480      	push	{r7}
 800354a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800354c:	4b06      	ldr	r3, [pc, #24]	@ (8003568 <SystemInit+0x20>)
 800354e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003552:	4a05      	ldr	r2, [pc, #20]	@ (8003568 <SystemInit+0x20>)
 8003554:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003558:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800355c:	bf00      	nop
 800355e:	46bd      	mov	sp, r7
 8003560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003564:	4770      	bx	lr
 8003566:	bf00      	nop
 8003568:	e000ed00 	.word	0xe000ed00

0800356c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 800356c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80035a4 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8003570:	f7ff ffea 	bl	8003548 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003574:	480c      	ldr	r0, [pc, #48]	@ (80035a8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003576:	490d      	ldr	r1, [pc, #52]	@ (80035ac <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003578:	4a0d      	ldr	r2, [pc, #52]	@ (80035b0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800357a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800357c:	e002      	b.n	8003584 <LoopCopyDataInit>

0800357e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800357e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003580:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003582:	3304      	adds	r3, #4

08003584 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003584:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003586:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003588:	d3f9      	bcc.n	800357e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800358a:	4a0a      	ldr	r2, [pc, #40]	@ (80035b4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800358c:	4c0a      	ldr	r4, [pc, #40]	@ (80035b8 <LoopFillZerobss+0x22>)
  movs r3, #0
 800358e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003590:	e001      	b.n	8003596 <LoopFillZerobss>

08003592 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003592:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003594:	3204      	adds	r2, #4

08003596 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003596:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003598:	d3fb      	bcc.n	8003592 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800359a:	f00a fdef 	bl	800e17c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800359e:	f7ff f915 	bl	80027cc <main>
  bx  lr    
 80035a2:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80035a4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80035a8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80035ac:	200001f0 	.word	0x200001f0
  ldr r2, =_sidata
 80035b0:	080136c0 	.word	0x080136c0
  ldr r2, =_sbss
 80035b4:	200001f0 	.word	0x200001f0
  ldr r4, =_ebss
 80035b8:	20002ca4 	.word	0x20002ca4

080035bc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80035bc:	e7fe      	b.n	80035bc <ADC_IRQHandler>
	...

080035c0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80035c0:	b580      	push	{r7, lr}
 80035c2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80035c4:	4b0e      	ldr	r3, [pc, #56]	@ (8003600 <HAL_Init+0x40>)
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	4a0d      	ldr	r2, [pc, #52]	@ (8003600 <HAL_Init+0x40>)
 80035ca:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80035ce:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80035d0:	4b0b      	ldr	r3, [pc, #44]	@ (8003600 <HAL_Init+0x40>)
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	4a0a      	ldr	r2, [pc, #40]	@ (8003600 <HAL_Init+0x40>)
 80035d6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80035da:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80035dc:	4b08      	ldr	r3, [pc, #32]	@ (8003600 <HAL_Init+0x40>)
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	4a07      	ldr	r2, [pc, #28]	@ (8003600 <HAL_Init+0x40>)
 80035e2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80035e6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80035e8:	2003      	movs	r0, #3
 80035ea:	f000 fd41 	bl	8004070 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80035ee:	200f      	movs	r0, #15
 80035f0:	f000 f808 	bl	8003604 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80035f4:	f7ff fbc0 	bl	8002d78 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80035f8:	2300      	movs	r3, #0
}
 80035fa:	4618      	mov	r0, r3
 80035fc:	bd80      	pop	{r7, pc}
 80035fe:	bf00      	nop
 8003600:	40023c00 	.word	0x40023c00

08003604 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003604:	b580      	push	{r7, lr}
 8003606:	b082      	sub	sp, #8
 8003608:	af00      	add	r7, sp, #0
 800360a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800360c:	4b12      	ldr	r3, [pc, #72]	@ (8003658 <HAL_InitTick+0x54>)
 800360e:	681a      	ldr	r2, [r3, #0]
 8003610:	4b12      	ldr	r3, [pc, #72]	@ (800365c <HAL_InitTick+0x58>)
 8003612:	781b      	ldrb	r3, [r3, #0]
 8003614:	4619      	mov	r1, r3
 8003616:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800361a:	fbb3 f3f1 	udiv	r3, r3, r1
 800361e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003622:	4618      	mov	r0, r3
 8003624:	f000 fd59 	bl	80040da <HAL_SYSTICK_Config>
 8003628:	4603      	mov	r3, r0
 800362a:	2b00      	cmp	r3, #0
 800362c:	d001      	beq.n	8003632 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800362e:	2301      	movs	r3, #1
 8003630:	e00e      	b.n	8003650 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	2b0f      	cmp	r3, #15
 8003636:	d80a      	bhi.n	800364e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003638:	2200      	movs	r2, #0
 800363a:	6879      	ldr	r1, [r7, #4]
 800363c:	f04f 30ff 	mov.w	r0, #4294967295
 8003640:	f000 fd21 	bl	8004086 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003644:	4a06      	ldr	r2, [pc, #24]	@ (8003660 <HAL_InitTick+0x5c>)
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800364a:	2300      	movs	r3, #0
 800364c:	e000      	b.n	8003650 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800364e:	2301      	movs	r3, #1
}
 8003650:	4618      	mov	r0, r3
 8003652:	3708      	adds	r7, #8
 8003654:	46bd      	mov	sp, r7
 8003656:	bd80      	pop	{r7, pc}
 8003658:	20000008 	.word	0x20000008
 800365c:	20000010 	.word	0x20000010
 8003660:	2000000c 	.word	0x2000000c

08003664 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003664:	b480      	push	{r7}
 8003666:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003668:	4b06      	ldr	r3, [pc, #24]	@ (8003684 <HAL_IncTick+0x20>)
 800366a:	781b      	ldrb	r3, [r3, #0]
 800366c:	461a      	mov	r2, r3
 800366e:	4b06      	ldr	r3, [pc, #24]	@ (8003688 <HAL_IncTick+0x24>)
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	4413      	add	r3, r2
 8003674:	4a04      	ldr	r2, [pc, #16]	@ (8003688 <HAL_IncTick+0x24>)
 8003676:	6013      	str	r3, [r2, #0]
}
 8003678:	bf00      	nop
 800367a:	46bd      	mov	sp, r7
 800367c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003680:	4770      	bx	lr
 8003682:	bf00      	nop
 8003684:	20000010 	.word	0x20000010
 8003688:	20002b10 	.word	0x20002b10

0800368c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800368c:	b480      	push	{r7}
 800368e:	af00      	add	r7, sp, #0
  return uwTick;
 8003690:	4b03      	ldr	r3, [pc, #12]	@ (80036a0 <HAL_GetTick+0x14>)
 8003692:	681b      	ldr	r3, [r3, #0]
}
 8003694:	4618      	mov	r0, r3
 8003696:	46bd      	mov	sp, r7
 8003698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800369c:	4770      	bx	lr
 800369e:	bf00      	nop
 80036a0:	20002b10 	.word	0x20002b10

080036a4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80036a4:	b580      	push	{r7, lr}
 80036a6:	b084      	sub	sp, #16
 80036a8:	af00      	add	r7, sp, #0
 80036aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80036ac:	f7ff ffee 	bl	800368c <HAL_GetTick>
 80036b0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036bc:	d005      	beq.n	80036ca <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80036be:	4b0a      	ldr	r3, [pc, #40]	@ (80036e8 <HAL_Delay+0x44>)
 80036c0:	781b      	ldrb	r3, [r3, #0]
 80036c2:	461a      	mov	r2, r3
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	4413      	add	r3, r2
 80036c8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80036ca:	bf00      	nop
 80036cc:	f7ff ffde 	bl	800368c <HAL_GetTick>
 80036d0:	4602      	mov	r2, r0
 80036d2:	68bb      	ldr	r3, [r7, #8]
 80036d4:	1ad3      	subs	r3, r2, r3
 80036d6:	68fa      	ldr	r2, [r7, #12]
 80036d8:	429a      	cmp	r2, r3
 80036da:	d8f7      	bhi.n	80036cc <HAL_Delay+0x28>
  {
  }
}
 80036dc:	bf00      	nop
 80036de:	bf00      	nop
 80036e0:	3710      	adds	r7, #16
 80036e2:	46bd      	mov	sp, r7
 80036e4:	bd80      	pop	{r7, pc}
 80036e6:	bf00      	nop
 80036e8:	20000010 	.word	0x20000010

080036ec <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80036ec:	b580      	push	{r7, lr}
 80036ee:	b084      	sub	sp, #16
 80036f0:	af00      	add	r7, sp, #0
 80036f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80036f4:	2300      	movs	r3, #0
 80036f6:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d101      	bne.n	8003702 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80036fe:	2301      	movs	r3, #1
 8003700:	e033      	b.n	800376a <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003706:	2b00      	cmp	r3, #0
 8003708:	d109      	bne.n	800371e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800370a:	6878      	ldr	r0, [r7, #4]
 800370c:	f7ff fb5c 	bl	8002dc8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	2200      	movs	r2, #0
 8003714:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	2200      	movs	r2, #0
 800371a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003722:	f003 0310 	and.w	r3, r3, #16
 8003726:	2b00      	cmp	r3, #0
 8003728:	d118      	bne.n	800375c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800372e:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003732:	f023 0302 	bic.w	r3, r3, #2
 8003736:	f043 0202 	orr.w	r2, r3, #2
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 800373e:	6878      	ldr	r0, [r7, #4]
 8003740:	f000 faca 	bl	8003cd8 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	2200      	movs	r2, #0
 8003748:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800374e:	f023 0303 	bic.w	r3, r3, #3
 8003752:	f043 0201 	orr.w	r2, r3, #1
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	641a      	str	r2, [r3, #64]	@ 0x40
 800375a:	e001      	b.n	8003760 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800375c:	2301      	movs	r3, #1
 800375e:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	2200      	movs	r2, #0
 8003764:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003768:	7bfb      	ldrb	r3, [r7, #15]
}
 800376a:	4618      	mov	r0, r3
 800376c:	3710      	adds	r7, #16
 800376e:	46bd      	mov	sp, r7
 8003770:	bd80      	pop	{r7, pc}
	...

08003774 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8003774:	b480      	push	{r7}
 8003776:	b085      	sub	sp, #20
 8003778:	af00      	add	r7, sp, #0
 800377a:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 800377c:	2300      	movs	r3, #0
 800377e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003786:	2b01      	cmp	r3, #1
 8003788:	d101      	bne.n	800378e <HAL_ADC_Start+0x1a>
 800378a:	2302      	movs	r3, #2
 800378c:	e097      	b.n	80038be <HAL_ADC_Start+0x14a>
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	2201      	movs	r2, #1
 8003792:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	689b      	ldr	r3, [r3, #8]
 800379c:	f003 0301 	and.w	r3, r3, #1
 80037a0:	2b01      	cmp	r3, #1
 80037a2:	d018      	beq.n	80037d6 <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	689a      	ldr	r2, [r3, #8]
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	f042 0201 	orr.w	r2, r2, #1
 80037b2:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80037b4:	4b45      	ldr	r3, [pc, #276]	@ (80038cc <HAL_ADC_Start+0x158>)
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	4a45      	ldr	r2, [pc, #276]	@ (80038d0 <HAL_ADC_Start+0x15c>)
 80037ba:	fba2 2303 	umull	r2, r3, r2, r3
 80037be:	0c9a      	lsrs	r2, r3, #18
 80037c0:	4613      	mov	r3, r2
 80037c2:	005b      	lsls	r3, r3, #1
 80037c4:	4413      	add	r3, r2
 80037c6:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 80037c8:	e002      	b.n	80037d0 <HAL_ADC_Start+0x5c>
    {
      counter--;
 80037ca:	68bb      	ldr	r3, [r7, #8]
 80037cc:	3b01      	subs	r3, #1
 80037ce:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 80037d0:	68bb      	ldr	r3, [r7, #8]
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d1f9      	bne.n	80037ca <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	689b      	ldr	r3, [r3, #8]
 80037dc:	f003 0301 	and.w	r3, r3, #1
 80037e0:	2b01      	cmp	r3, #1
 80037e2:	d15f      	bne.n	80038a4 <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037e8:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80037ec:	f023 0301 	bic.w	r3, r3, #1
 80037f0:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	685b      	ldr	r3, [r3, #4]
 80037fe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003802:	2b00      	cmp	r3, #0
 8003804:	d007      	beq.n	8003816 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800380a:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800380e:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800381a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800381e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003822:	d106      	bne.n	8003832 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003828:	f023 0206 	bic.w	r2, r3, #6
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	645a      	str	r2, [r3, #68]	@ 0x44
 8003830:	e002      	b.n	8003838 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	2200      	movs	r2, #0
 8003836:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	2200      	movs	r2, #0
 800383c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003840:	4b24      	ldr	r3, [pc, #144]	@ (80038d4 <HAL_ADC_Start+0x160>)
 8003842:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 800384c:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	685b      	ldr	r3, [r3, #4]
 8003852:	f003 031f 	and.w	r3, r3, #31
 8003856:	2b00      	cmp	r3, #0
 8003858:	d10f      	bne.n	800387a <HAL_ADC_Start+0x106>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	689b      	ldr	r3, [r3, #8]
 8003860:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003864:	2b00      	cmp	r3, #0
 8003866:	d129      	bne.n	80038bc <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	689a      	ldr	r2, [r3, #8]
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8003876:	609a      	str	r2, [r3, #8]
 8003878:	e020      	b.n	80038bc <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	4a16      	ldr	r2, [pc, #88]	@ (80038d8 <HAL_ADC_Start+0x164>)
 8003880:	4293      	cmp	r3, r2
 8003882:	d11b      	bne.n	80038bc <HAL_ADC_Start+0x148>
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	689b      	ldr	r3, [r3, #8]
 800388a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800388e:	2b00      	cmp	r3, #0
 8003890:	d114      	bne.n	80038bc <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	689a      	ldr	r2, [r3, #8]
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80038a0:	609a      	str	r2, [r3, #8]
 80038a2:	e00b      	b.n	80038bc <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038a8:	f043 0210 	orr.w	r2, r3, #16
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80038b4:	f043 0201 	orr.w	r2, r3, #1
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 80038bc:	2300      	movs	r3, #0
}
 80038be:	4618      	mov	r0, r3
 80038c0:	3714      	adds	r7, #20
 80038c2:	46bd      	mov	sp, r7
 80038c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c8:	4770      	bx	lr
 80038ca:	bf00      	nop
 80038cc:	20000008 	.word	0x20000008
 80038d0:	431bde83 	.word	0x431bde83
 80038d4:	40012300 	.word	0x40012300
 80038d8:	40012000 	.word	0x40012000

080038dc <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 80038dc:	b480      	push	{r7}
 80038de:	b083      	sub	sp, #12
 80038e0:	af00      	add	r7, sp, #0
 80038e2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80038ea:	2b01      	cmp	r3, #1
 80038ec:	d101      	bne.n	80038f2 <HAL_ADC_Stop+0x16>
 80038ee:	2302      	movs	r3, #2
 80038f0:	e021      	b.n	8003936 <HAL_ADC_Stop+0x5a>
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	2201      	movs	r2, #1
 80038f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	689a      	ldr	r2, [r3, #8]
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	f022 0201 	bic.w	r2, r2, #1
 8003908:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	689b      	ldr	r3, [r3, #8]
 8003910:	f003 0301 	and.w	r3, r3, #1
 8003914:	2b00      	cmp	r3, #0
 8003916:	d109      	bne.n	800392c <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800391c:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003920:	f023 0301 	bic.w	r3, r3, #1
 8003924:	f043 0201 	orr.w	r2, r3, #1
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	2200      	movs	r2, #0
 8003930:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8003934:	2300      	movs	r3, #0
}
 8003936:	4618      	mov	r0, r3
 8003938:	370c      	adds	r7, #12
 800393a:	46bd      	mov	sp, r7
 800393c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003940:	4770      	bx	lr

08003942 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8003942:	b580      	push	{r7, lr}
 8003944:	b084      	sub	sp, #16
 8003946:	af00      	add	r7, sp, #0
 8003948:	6078      	str	r0, [r7, #4]
 800394a:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800394c:	2300      	movs	r3, #0
 800394e:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	689b      	ldr	r3, [r3, #8]
 8003956:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800395a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800395e:	d113      	bne.n	8003988 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	689b      	ldr	r3, [r3, #8]
 8003966:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800396a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800396e:	d10b      	bne.n	8003988 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003974:	f043 0220 	orr.w	r2, r3, #32
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	2200      	movs	r2, #0
 8003980:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003984:	2301      	movs	r3, #1
 8003986:	e063      	b.n	8003a50 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 8003988:	f7ff fe80 	bl	800368c <HAL_GetTick>
 800398c:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800398e:	e021      	b.n	80039d4 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8003990:	683b      	ldr	r3, [r7, #0]
 8003992:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003996:	d01d      	beq.n	80039d4 <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8003998:	683b      	ldr	r3, [r7, #0]
 800399a:	2b00      	cmp	r3, #0
 800399c:	d007      	beq.n	80039ae <HAL_ADC_PollForConversion+0x6c>
 800399e:	f7ff fe75 	bl	800368c <HAL_GetTick>
 80039a2:	4602      	mov	r2, r0
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	1ad3      	subs	r3, r2, r3
 80039a8:	683a      	ldr	r2, [r7, #0]
 80039aa:	429a      	cmp	r2, r3
 80039ac:	d212      	bcs.n	80039d4 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	f003 0302 	and.w	r3, r3, #2
 80039b8:	2b02      	cmp	r3, #2
 80039ba:	d00b      	beq.n	80039d4 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039c0:	f043 0204 	orr.w	r2, r3, #4
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	2200      	movs	r2, #0
 80039cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 80039d0:	2303      	movs	r3, #3
 80039d2:	e03d      	b.n	8003a50 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	f003 0302 	and.w	r3, r3, #2
 80039de:	2b02      	cmp	r3, #2
 80039e0:	d1d6      	bne.n	8003990 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	f06f 0212 	mvn.w	r2, #18
 80039ea:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039f0:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	689b      	ldr	r3, [r3, #8]
 80039fe:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d123      	bne.n	8003a4e <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d11f      	bne.n	8003a4e <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a14:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d006      	beq.n	8003a2a <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	689b      	ldr	r3, [r3, #8]
 8003a22:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d111      	bne.n	8003a4e <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a2e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a3a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d105      	bne.n	8003a4e <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a46:	f043 0201 	orr.w	r2, r3, #1
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 8003a4e:	2300      	movs	r3, #0
}
 8003a50:	4618      	mov	r0, r3
 8003a52:	3710      	adds	r7, #16
 8003a54:	46bd      	mov	sp, r7
 8003a56:	bd80      	pop	{r7, pc}

08003a58 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8003a58:	b480      	push	{r7}
 8003a5a:	b083      	sub	sp, #12
 8003a5c:	af00      	add	r7, sp, #0
 8003a5e:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8003a66:	4618      	mov	r0, r3
 8003a68:	370c      	adds	r7, #12
 8003a6a:	46bd      	mov	sp, r7
 8003a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a70:	4770      	bx	lr
	...

08003a74 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8003a74:	b480      	push	{r7}
 8003a76:	b085      	sub	sp, #20
 8003a78:	af00      	add	r7, sp, #0
 8003a7a:	6078      	str	r0, [r7, #4]
 8003a7c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8003a7e:	2300      	movs	r3, #0
 8003a80:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003a88:	2b01      	cmp	r3, #1
 8003a8a:	d101      	bne.n	8003a90 <HAL_ADC_ConfigChannel+0x1c>
 8003a8c:	2302      	movs	r3, #2
 8003a8e:	e113      	b.n	8003cb8 <HAL_ADC_ConfigChannel+0x244>
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	2201      	movs	r2, #1
 8003a94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003a98:	683b      	ldr	r3, [r7, #0]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	2b09      	cmp	r3, #9
 8003a9e:	d925      	bls.n	8003aec <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	68d9      	ldr	r1, [r3, #12]
 8003aa6:	683b      	ldr	r3, [r7, #0]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	b29b      	uxth	r3, r3
 8003aac:	461a      	mov	r2, r3
 8003aae:	4613      	mov	r3, r2
 8003ab0:	005b      	lsls	r3, r3, #1
 8003ab2:	4413      	add	r3, r2
 8003ab4:	3b1e      	subs	r3, #30
 8003ab6:	2207      	movs	r2, #7
 8003ab8:	fa02 f303 	lsl.w	r3, r2, r3
 8003abc:	43da      	mvns	r2, r3
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	400a      	ands	r2, r1
 8003ac4:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	68d9      	ldr	r1, [r3, #12]
 8003acc:	683b      	ldr	r3, [r7, #0]
 8003ace:	689a      	ldr	r2, [r3, #8]
 8003ad0:	683b      	ldr	r3, [r7, #0]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	b29b      	uxth	r3, r3
 8003ad6:	4618      	mov	r0, r3
 8003ad8:	4603      	mov	r3, r0
 8003ada:	005b      	lsls	r3, r3, #1
 8003adc:	4403      	add	r3, r0
 8003ade:	3b1e      	subs	r3, #30
 8003ae0:	409a      	lsls	r2, r3
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	430a      	orrs	r2, r1
 8003ae8:	60da      	str	r2, [r3, #12]
 8003aea:	e022      	b.n	8003b32 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	6919      	ldr	r1, [r3, #16]
 8003af2:	683b      	ldr	r3, [r7, #0]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	b29b      	uxth	r3, r3
 8003af8:	461a      	mov	r2, r3
 8003afa:	4613      	mov	r3, r2
 8003afc:	005b      	lsls	r3, r3, #1
 8003afe:	4413      	add	r3, r2
 8003b00:	2207      	movs	r2, #7
 8003b02:	fa02 f303 	lsl.w	r3, r2, r3
 8003b06:	43da      	mvns	r2, r3
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	400a      	ands	r2, r1
 8003b0e:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	6919      	ldr	r1, [r3, #16]
 8003b16:	683b      	ldr	r3, [r7, #0]
 8003b18:	689a      	ldr	r2, [r3, #8]
 8003b1a:	683b      	ldr	r3, [r7, #0]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	b29b      	uxth	r3, r3
 8003b20:	4618      	mov	r0, r3
 8003b22:	4603      	mov	r3, r0
 8003b24:	005b      	lsls	r3, r3, #1
 8003b26:	4403      	add	r3, r0
 8003b28:	409a      	lsls	r2, r3
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	430a      	orrs	r2, r1
 8003b30:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003b32:	683b      	ldr	r3, [r7, #0]
 8003b34:	685b      	ldr	r3, [r3, #4]
 8003b36:	2b06      	cmp	r3, #6
 8003b38:	d824      	bhi.n	8003b84 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003b40:	683b      	ldr	r3, [r7, #0]
 8003b42:	685a      	ldr	r2, [r3, #4]
 8003b44:	4613      	mov	r3, r2
 8003b46:	009b      	lsls	r3, r3, #2
 8003b48:	4413      	add	r3, r2
 8003b4a:	3b05      	subs	r3, #5
 8003b4c:	221f      	movs	r2, #31
 8003b4e:	fa02 f303 	lsl.w	r3, r2, r3
 8003b52:	43da      	mvns	r2, r3
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	400a      	ands	r2, r1
 8003b5a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003b62:	683b      	ldr	r3, [r7, #0]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	b29b      	uxth	r3, r3
 8003b68:	4618      	mov	r0, r3
 8003b6a:	683b      	ldr	r3, [r7, #0]
 8003b6c:	685a      	ldr	r2, [r3, #4]
 8003b6e:	4613      	mov	r3, r2
 8003b70:	009b      	lsls	r3, r3, #2
 8003b72:	4413      	add	r3, r2
 8003b74:	3b05      	subs	r3, #5
 8003b76:	fa00 f203 	lsl.w	r2, r0, r3
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	430a      	orrs	r2, r1
 8003b80:	635a      	str	r2, [r3, #52]	@ 0x34
 8003b82:	e04c      	b.n	8003c1e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003b84:	683b      	ldr	r3, [r7, #0]
 8003b86:	685b      	ldr	r3, [r3, #4]
 8003b88:	2b0c      	cmp	r3, #12
 8003b8a:	d824      	bhi.n	8003bd6 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003b92:	683b      	ldr	r3, [r7, #0]
 8003b94:	685a      	ldr	r2, [r3, #4]
 8003b96:	4613      	mov	r3, r2
 8003b98:	009b      	lsls	r3, r3, #2
 8003b9a:	4413      	add	r3, r2
 8003b9c:	3b23      	subs	r3, #35	@ 0x23
 8003b9e:	221f      	movs	r2, #31
 8003ba0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ba4:	43da      	mvns	r2, r3
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	400a      	ands	r2, r1
 8003bac:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003bb4:	683b      	ldr	r3, [r7, #0]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	b29b      	uxth	r3, r3
 8003bba:	4618      	mov	r0, r3
 8003bbc:	683b      	ldr	r3, [r7, #0]
 8003bbe:	685a      	ldr	r2, [r3, #4]
 8003bc0:	4613      	mov	r3, r2
 8003bc2:	009b      	lsls	r3, r3, #2
 8003bc4:	4413      	add	r3, r2
 8003bc6:	3b23      	subs	r3, #35	@ 0x23
 8003bc8:	fa00 f203 	lsl.w	r2, r0, r3
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	430a      	orrs	r2, r1
 8003bd2:	631a      	str	r2, [r3, #48]	@ 0x30
 8003bd4:	e023      	b.n	8003c1e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003bdc:	683b      	ldr	r3, [r7, #0]
 8003bde:	685a      	ldr	r2, [r3, #4]
 8003be0:	4613      	mov	r3, r2
 8003be2:	009b      	lsls	r3, r3, #2
 8003be4:	4413      	add	r3, r2
 8003be6:	3b41      	subs	r3, #65	@ 0x41
 8003be8:	221f      	movs	r2, #31
 8003bea:	fa02 f303 	lsl.w	r3, r2, r3
 8003bee:	43da      	mvns	r2, r3
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	400a      	ands	r2, r1
 8003bf6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003bfe:	683b      	ldr	r3, [r7, #0]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	b29b      	uxth	r3, r3
 8003c04:	4618      	mov	r0, r3
 8003c06:	683b      	ldr	r3, [r7, #0]
 8003c08:	685a      	ldr	r2, [r3, #4]
 8003c0a:	4613      	mov	r3, r2
 8003c0c:	009b      	lsls	r3, r3, #2
 8003c0e:	4413      	add	r3, r2
 8003c10:	3b41      	subs	r3, #65	@ 0x41
 8003c12:	fa00 f203 	lsl.w	r2, r0, r3
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	430a      	orrs	r2, r1
 8003c1c:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003c1e:	4b29      	ldr	r3, [pc, #164]	@ (8003cc4 <HAL_ADC_ConfigChannel+0x250>)
 8003c20:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	4a28      	ldr	r2, [pc, #160]	@ (8003cc8 <HAL_ADC_ConfigChannel+0x254>)
 8003c28:	4293      	cmp	r3, r2
 8003c2a:	d10f      	bne.n	8003c4c <HAL_ADC_ConfigChannel+0x1d8>
 8003c2c:	683b      	ldr	r3, [r7, #0]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	2b12      	cmp	r3, #18
 8003c32:	d10b      	bne.n	8003c4c <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	685b      	ldr	r3, [r3, #4]
 8003c38:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	685b      	ldr	r3, [r3, #4]
 8003c44:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	4a1d      	ldr	r2, [pc, #116]	@ (8003cc8 <HAL_ADC_ConfigChannel+0x254>)
 8003c52:	4293      	cmp	r3, r2
 8003c54:	d12b      	bne.n	8003cae <HAL_ADC_ConfigChannel+0x23a>
 8003c56:	683b      	ldr	r3, [r7, #0]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	4a1c      	ldr	r2, [pc, #112]	@ (8003ccc <HAL_ADC_ConfigChannel+0x258>)
 8003c5c:	4293      	cmp	r3, r2
 8003c5e:	d003      	beq.n	8003c68 <HAL_ADC_ConfigChannel+0x1f4>
 8003c60:	683b      	ldr	r3, [r7, #0]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	2b11      	cmp	r3, #17
 8003c66:	d122      	bne.n	8003cae <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	685b      	ldr	r3, [r3, #4]
 8003c6c:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	685b      	ldr	r3, [r3, #4]
 8003c78:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003c80:	683b      	ldr	r3, [r7, #0]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	4a11      	ldr	r2, [pc, #68]	@ (8003ccc <HAL_ADC_ConfigChannel+0x258>)
 8003c86:	4293      	cmp	r3, r2
 8003c88:	d111      	bne.n	8003cae <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003c8a:	4b11      	ldr	r3, [pc, #68]	@ (8003cd0 <HAL_ADC_ConfigChannel+0x25c>)
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	4a11      	ldr	r2, [pc, #68]	@ (8003cd4 <HAL_ADC_ConfigChannel+0x260>)
 8003c90:	fba2 2303 	umull	r2, r3, r2, r3
 8003c94:	0c9a      	lsrs	r2, r3, #18
 8003c96:	4613      	mov	r3, r2
 8003c98:	009b      	lsls	r3, r3, #2
 8003c9a:	4413      	add	r3, r2
 8003c9c:	005b      	lsls	r3, r3, #1
 8003c9e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8003ca0:	e002      	b.n	8003ca8 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8003ca2:	68bb      	ldr	r3, [r7, #8]
 8003ca4:	3b01      	subs	r3, #1
 8003ca6:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8003ca8:	68bb      	ldr	r3, [r7, #8]
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d1f9      	bne.n	8003ca2 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	2200      	movs	r2, #0
 8003cb2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8003cb6:	2300      	movs	r3, #0
}
 8003cb8:	4618      	mov	r0, r3
 8003cba:	3714      	adds	r7, #20
 8003cbc:	46bd      	mov	sp, r7
 8003cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc2:	4770      	bx	lr
 8003cc4:	40012300 	.word	0x40012300
 8003cc8:	40012000 	.word	0x40012000
 8003ccc:	10000012 	.word	0x10000012
 8003cd0:	20000008 	.word	0x20000008
 8003cd4:	431bde83 	.word	0x431bde83

08003cd8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003cd8:	b480      	push	{r7}
 8003cda:	b085      	sub	sp, #20
 8003cdc:	af00      	add	r7, sp, #0
 8003cde:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003ce0:	4b79      	ldr	r3, [pc, #484]	@ (8003ec8 <ADC_Init+0x1f0>)
 8003ce2:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	685b      	ldr	r3, [r3, #4]
 8003ce8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	685a      	ldr	r2, [r3, #4]
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	685b      	ldr	r3, [r3, #4]
 8003cf8:	431a      	orrs	r2, r3
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	685a      	ldr	r2, [r3, #4]
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003d0c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	6859      	ldr	r1, [r3, #4]
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	691b      	ldr	r3, [r3, #16]
 8003d18:	021a      	lsls	r2, r3, #8
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	430a      	orrs	r2, r1
 8003d20:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	685a      	ldr	r2, [r3, #4]
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8003d30:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	6859      	ldr	r1, [r3, #4]
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	689a      	ldr	r2, [r3, #8]
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	430a      	orrs	r2, r1
 8003d42:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	689a      	ldr	r2, [r3, #8]
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003d52:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	6899      	ldr	r1, [r3, #8]
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	68da      	ldr	r2, [r3, #12]
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	430a      	orrs	r2, r1
 8003d64:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d6a:	4a58      	ldr	r2, [pc, #352]	@ (8003ecc <ADC_Init+0x1f4>)
 8003d6c:	4293      	cmp	r3, r2
 8003d6e:	d022      	beq.n	8003db6 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	689a      	ldr	r2, [r3, #8]
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003d7e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	6899      	ldr	r1, [r3, #8]
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	430a      	orrs	r2, r1
 8003d90:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	689a      	ldr	r2, [r3, #8]
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003da0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	6899      	ldr	r1, [r3, #8]
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	430a      	orrs	r2, r1
 8003db2:	609a      	str	r2, [r3, #8]
 8003db4:	e00f      	b.n	8003dd6 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	689a      	ldr	r2, [r3, #8]
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003dc4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	689a      	ldr	r2, [r3, #8]
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003dd4:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	689a      	ldr	r2, [r3, #8]
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	f022 0202 	bic.w	r2, r2, #2
 8003de4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	6899      	ldr	r1, [r3, #8]
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	7e1b      	ldrb	r3, [r3, #24]
 8003df0:	005a      	lsls	r2, r3, #1
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	430a      	orrs	r2, r1
 8003df8:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d01b      	beq.n	8003e3c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	685a      	ldr	r2, [r3, #4]
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003e12:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	685a      	ldr	r2, [r3, #4]
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8003e22:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	6859      	ldr	r1, [r3, #4]
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e2e:	3b01      	subs	r3, #1
 8003e30:	035a      	lsls	r2, r3, #13
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	430a      	orrs	r2, r1
 8003e38:	605a      	str	r2, [r3, #4]
 8003e3a:	e007      	b.n	8003e4c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	685a      	ldr	r2, [r3, #4]
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003e4a:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8003e5a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	69db      	ldr	r3, [r3, #28]
 8003e66:	3b01      	subs	r3, #1
 8003e68:	051a      	lsls	r2, r3, #20
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	430a      	orrs	r2, r1
 8003e70:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	689a      	ldr	r2, [r3, #8]
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8003e80:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	6899      	ldr	r1, [r3, #8]
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8003e8e:	025a      	lsls	r2, r3, #9
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	430a      	orrs	r2, r1
 8003e96:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	689a      	ldr	r2, [r3, #8]
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003ea6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	6899      	ldr	r1, [r3, #8]
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	695b      	ldr	r3, [r3, #20]
 8003eb2:	029a      	lsls	r2, r3, #10
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	430a      	orrs	r2, r1
 8003eba:	609a      	str	r2, [r3, #8]
}
 8003ebc:	bf00      	nop
 8003ebe:	3714      	adds	r7, #20
 8003ec0:	46bd      	mov	sp, r7
 8003ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec6:	4770      	bx	lr
 8003ec8:	40012300 	.word	0x40012300
 8003ecc:	0f000001 	.word	0x0f000001

08003ed0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003ed0:	b480      	push	{r7}
 8003ed2:	b085      	sub	sp, #20
 8003ed4:	af00      	add	r7, sp, #0
 8003ed6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	f003 0307 	and.w	r3, r3, #7
 8003ede:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003ee0:	4b0c      	ldr	r3, [pc, #48]	@ (8003f14 <__NVIC_SetPriorityGrouping+0x44>)
 8003ee2:	68db      	ldr	r3, [r3, #12]
 8003ee4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003ee6:	68ba      	ldr	r2, [r7, #8]
 8003ee8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003eec:	4013      	ands	r3, r2
 8003eee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003ef4:	68bb      	ldr	r3, [r7, #8]
 8003ef6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003ef8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003efc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003f00:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003f02:	4a04      	ldr	r2, [pc, #16]	@ (8003f14 <__NVIC_SetPriorityGrouping+0x44>)
 8003f04:	68bb      	ldr	r3, [r7, #8]
 8003f06:	60d3      	str	r3, [r2, #12]
}
 8003f08:	bf00      	nop
 8003f0a:	3714      	adds	r7, #20
 8003f0c:	46bd      	mov	sp, r7
 8003f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f12:	4770      	bx	lr
 8003f14:	e000ed00 	.word	0xe000ed00

08003f18 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003f18:	b480      	push	{r7}
 8003f1a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003f1c:	4b04      	ldr	r3, [pc, #16]	@ (8003f30 <__NVIC_GetPriorityGrouping+0x18>)
 8003f1e:	68db      	ldr	r3, [r3, #12]
 8003f20:	0a1b      	lsrs	r3, r3, #8
 8003f22:	f003 0307 	and.w	r3, r3, #7
}
 8003f26:	4618      	mov	r0, r3
 8003f28:	46bd      	mov	sp, r7
 8003f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f2e:	4770      	bx	lr
 8003f30:	e000ed00 	.word	0xe000ed00

08003f34 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003f34:	b480      	push	{r7}
 8003f36:	b083      	sub	sp, #12
 8003f38:	af00      	add	r7, sp, #0
 8003f3a:	4603      	mov	r3, r0
 8003f3c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003f3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	db0b      	blt.n	8003f5e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003f46:	79fb      	ldrb	r3, [r7, #7]
 8003f48:	f003 021f 	and.w	r2, r3, #31
 8003f4c:	4907      	ldr	r1, [pc, #28]	@ (8003f6c <__NVIC_EnableIRQ+0x38>)
 8003f4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f52:	095b      	lsrs	r3, r3, #5
 8003f54:	2001      	movs	r0, #1
 8003f56:	fa00 f202 	lsl.w	r2, r0, r2
 8003f5a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003f5e:	bf00      	nop
 8003f60:	370c      	adds	r7, #12
 8003f62:	46bd      	mov	sp, r7
 8003f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f68:	4770      	bx	lr
 8003f6a:	bf00      	nop
 8003f6c:	e000e100 	.word	0xe000e100

08003f70 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003f70:	b480      	push	{r7}
 8003f72:	b083      	sub	sp, #12
 8003f74:	af00      	add	r7, sp, #0
 8003f76:	4603      	mov	r3, r0
 8003f78:	6039      	str	r1, [r7, #0]
 8003f7a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003f7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	db0a      	blt.n	8003f9a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003f84:	683b      	ldr	r3, [r7, #0]
 8003f86:	b2da      	uxtb	r2, r3
 8003f88:	490c      	ldr	r1, [pc, #48]	@ (8003fbc <__NVIC_SetPriority+0x4c>)
 8003f8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f8e:	0112      	lsls	r2, r2, #4
 8003f90:	b2d2      	uxtb	r2, r2
 8003f92:	440b      	add	r3, r1
 8003f94:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003f98:	e00a      	b.n	8003fb0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003f9a:	683b      	ldr	r3, [r7, #0]
 8003f9c:	b2da      	uxtb	r2, r3
 8003f9e:	4908      	ldr	r1, [pc, #32]	@ (8003fc0 <__NVIC_SetPriority+0x50>)
 8003fa0:	79fb      	ldrb	r3, [r7, #7]
 8003fa2:	f003 030f 	and.w	r3, r3, #15
 8003fa6:	3b04      	subs	r3, #4
 8003fa8:	0112      	lsls	r2, r2, #4
 8003faa:	b2d2      	uxtb	r2, r2
 8003fac:	440b      	add	r3, r1
 8003fae:	761a      	strb	r2, [r3, #24]
}
 8003fb0:	bf00      	nop
 8003fb2:	370c      	adds	r7, #12
 8003fb4:	46bd      	mov	sp, r7
 8003fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fba:	4770      	bx	lr
 8003fbc:	e000e100 	.word	0xe000e100
 8003fc0:	e000ed00 	.word	0xe000ed00

08003fc4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003fc4:	b480      	push	{r7}
 8003fc6:	b089      	sub	sp, #36	@ 0x24
 8003fc8:	af00      	add	r7, sp, #0
 8003fca:	60f8      	str	r0, [r7, #12]
 8003fcc:	60b9      	str	r1, [r7, #8]
 8003fce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	f003 0307 	and.w	r3, r3, #7
 8003fd6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003fd8:	69fb      	ldr	r3, [r7, #28]
 8003fda:	f1c3 0307 	rsb	r3, r3, #7
 8003fde:	2b04      	cmp	r3, #4
 8003fe0:	bf28      	it	cs
 8003fe2:	2304      	movcs	r3, #4
 8003fe4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003fe6:	69fb      	ldr	r3, [r7, #28]
 8003fe8:	3304      	adds	r3, #4
 8003fea:	2b06      	cmp	r3, #6
 8003fec:	d902      	bls.n	8003ff4 <NVIC_EncodePriority+0x30>
 8003fee:	69fb      	ldr	r3, [r7, #28]
 8003ff0:	3b03      	subs	r3, #3
 8003ff2:	e000      	b.n	8003ff6 <NVIC_EncodePriority+0x32>
 8003ff4:	2300      	movs	r3, #0
 8003ff6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003ff8:	f04f 32ff 	mov.w	r2, #4294967295
 8003ffc:	69bb      	ldr	r3, [r7, #24]
 8003ffe:	fa02 f303 	lsl.w	r3, r2, r3
 8004002:	43da      	mvns	r2, r3
 8004004:	68bb      	ldr	r3, [r7, #8]
 8004006:	401a      	ands	r2, r3
 8004008:	697b      	ldr	r3, [r7, #20]
 800400a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800400c:	f04f 31ff 	mov.w	r1, #4294967295
 8004010:	697b      	ldr	r3, [r7, #20]
 8004012:	fa01 f303 	lsl.w	r3, r1, r3
 8004016:	43d9      	mvns	r1, r3
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800401c:	4313      	orrs	r3, r2
         );
}
 800401e:	4618      	mov	r0, r3
 8004020:	3724      	adds	r7, #36	@ 0x24
 8004022:	46bd      	mov	sp, r7
 8004024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004028:	4770      	bx	lr
	...

0800402c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800402c:	b580      	push	{r7, lr}
 800402e:	b082      	sub	sp, #8
 8004030:	af00      	add	r7, sp, #0
 8004032:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	3b01      	subs	r3, #1
 8004038:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800403c:	d301      	bcc.n	8004042 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800403e:	2301      	movs	r3, #1
 8004040:	e00f      	b.n	8004062 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004042:	4a0a      	ldr	r2, [pc, #40]	@ (800406c <SysTick_Config+0x40>)
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	3b01      	subs	r3, #1
 8004048:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800404a:	210f      	movs	r1, #15
 800404c:	f04f 30ff 	mov.w	r0, #4294967295
 8004050:	f7ff ff8e 	bl	8003f70 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004054:	4b05      	ldr	r3, [pc, #20]	@ (800406c <SysTick_Config+0x40>)
 8004056:	2200      	movs	r2, #0
 8004058:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800405a:	4b04      	ldr	r3, [pc, #16]	@ (800406c <SysTick_Config+0x40>)
 800405c:	2207      	movs	r2, #7
 800405e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004060:	2300      	movs	r3, #0
}
 8004062:	4618      	mov	r0, r3
 8004064:	3708      	adds	r7, #8
 8004066:	46bd      	mov	sp, r7
 8004068:	bd80      	pop	{r7, pc}
 800406a:	bf00      	nop
 800406c:	e000e010 	.word	0xe000e010

08004070 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004070:	b580      	push	{r7, lr}
 8004072:	b082      	sub	sp, #8
 8004074:	af00      	add	r7, sp, #0
 8004076:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004078:	6878      	ldr	r0, [r7, #4]
 800407a:	f7ff ff29 	bl	8003ed0 <__NVIC_SetPriorityGrouping>
}
 800407e:	bf00      	nop
 8004080:	3708      	adds	r7, #8
 8004082:	46bd      	mov	sp, r7
 8004084:	bd80      	pop	{r7, pc}

08004086 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004086:	b580      	push	{r7, lr}
 8004088:	b086      	sub	sp, #24
 800408a:	af00      	add	r7, sp, #0
 800408c:	4603      	mov	r3, r0
 800408e:	60b9      	str	r1, [r7, #8]
 8004090:	607a      	str	r2, [r7, #4]
 8004092:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004094:	2300      	movs	r3, #0
 8004096:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004098:	f7ff ff3e 	bl	8003f18 <__NVIC_GetPriorityGrouping>
 800409c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800409e:	687a      	ldr	r2, [r7, #4]
 80040a0:	68b9      	ldr	r1, [r7, #8]
 80040a2:	6978      	ldr	r0, [r7, #20]
 80040a4:	f7ff ff8e 	bl	8003fc4 <NVIC_EncodePriority>
 80040a8:	4602      	mov	r2, r0
 80040aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80040ae:	4611      	mov	r1, r2
 80040b0:	4618      	mov	r0, r3
 80040b2:	f7ff ff5d 	bl	8003f70 <__NVIC_SetPriority>
}
 80040b6:	bf00      	nop
 80040b8:	3718      	adds	r7, #24
 80040ba:	46bd      	mov	sp, r7
 80040bc:	bd80      	pop	{r7, pc}

080040be <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80040be:	b580      	push	{r7, lr}
 80040c0:	b082      	sub	sp, #8
 80040c2:	af00      	add	r7, sp, #0
 80040c4:	4603      	mov	r3, r0
 80040c6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80040c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80040cc:	4618      	mov	r0, r3
 80040ce:	f7ff ff31 	bl	8003f34 <__NVIC_EnableIRQ>
}
 80040d2:	bf00      	nop
 80040d4:	3708      	adds	r7, #8
 80040d6:	46bd      	mov	sp, r7
 80040d8:	bd80      	pop	{r7, pc}

080040da <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80040da:	b580      	push	{r7, lr}
 80040dc:	b082      	sub	sp, #8
 80040de:	af00      	add	r7, sp, #0
 80040e0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80040e2:	6878      	ldr	r0, [r7, #4]
 80040e4:	f7ff ffa2 	bl	800402c <SysTick_Config>
 80040e8:	4603      	mov	r3, r0
}
 80040ea:	4618      	mov	r0, r3
 80040ec:	3708      	adds	r7, #8
 80040ee:	46bd      	mov	sp, r7
 80040f0:	bd80      	pop	{r7, pc}
	...

080040f4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80040f4:	b580      	push	{r7, lr}
 80040f6:	b086      	sub	sp, #24
 80040f8:	af00      	add	r7, sp, #0
 80040fa:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80040fc:	2300      	movs	r3, #0
 80040fe:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004100:	f7ff fac4 	bl	800368c <HAL_GetTick>
 8004104:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	2b00      	cmp	r3, #0
 800410a:	d101      	bne.n	8004110 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800410c:	2301      	movs	r3, #1
 800410e:	e099      	b.n	8004244 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	2202      	movs	r2, #2
 8004114:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	2200      	movs	r2, #0
 800411c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	681a      	ldr	r2, [r3, #0]
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	f022 0201 	bic.w	r2, r2, #1
 800412e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004130:	e00f      	b.n	8004152 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004132:	f7ff faab 	bl	800368c <HAL_GetTick>
 8004136:	4602      	mov	r2, r0
 8004138:	693b      	ldr	r3, [r7, #16]
 800413a:	1ad3      	subs	r3, r2, r3
 800413c:	2b05      	cmp	r3, #5
 800413e:	d908      	bls.n	8004152 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	2220      	movs	r2, #32
 8004144:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	2203      	movs	r2, #3
 800414a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800414e:	2303      	movs	r3, #3
 8004150:	e078      	b.n	8004244 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	f003 0301 	and.w	r3, r3, #1
 800415c:	2b00      	cmp	r3, #0
 800415e:	d1e8      	bne.n	8004132 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004168:	697a      	ldr	r2, [r7, #20]
 800416a:	4b38      	ldr	r3, [pc, #224]	@ (800424c <HAL_DMA_Init+0x158>)
 800416c:	4013      	ands	r3, r2
 800416e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	685a      	ldr	r2, [r3, #4]
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	689b      	ldr	r3, [r3, #8]
 8004178:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800417e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	691b      	ldr	r3, [r3, #16]
 8004184:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800418a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	699b      	ldr	r3, [r3, #24]
 8004190:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004196:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	6a1b      	ldr	r3, [r3, #32]
 800419c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800419e:	697a      	ldr	r2, [r7, #20]
 80041a0:	4313      	orrs	r3, r2
 80041a2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041a8:	2b04      	cmp	r3, #4
 80041aa:	d107      	bne.n	80041bc <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041b4:	4313      	orrs	r3, r2
 80041b6:	697a      	ldr	r2, [r7, #20]
 80041b8:	4313      	orrs	r3, r2
 80041ba:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	697a      	ldr	r2, [r7, #20]
 80041c2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	695b      	ldr	r3, [r3, #20]
 80041ca:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80041cc:	697b      	ldr	r3, [r7, #20]
 80041ce:	f023 0307 	bic.w	r3, r3, #7
 80041d2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041d8:	697a      	ldr	r2, [r7, #20]
 80041da:	4313      	orrs	r3, r2
 80041dc:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041e2:	2b04      	cmp	r3, #4
 80041e4:	d117      	bne.n	8004216 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041ea:	697a      	ldr	r2, [r7, #20]
 80041ec:	4313      	orrs	r3, r2
 80041ee:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d00e      	beq.n	8004216 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80041f8:	6878      	ldr	r0, [r7, #4]
 80041fa:	f000 fb0d 	bl	8004818 <DMA_CheckFifoParam>
 80041fe:	4603      	mov	r3, r0
 8004200:	2b00      	cmp	r3, #0
 8004202:	d008      	beq.n	8004216 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	2240      	movs	r2, #64	@ 0x40
 8004208:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	2201      	movs	r2, #1
 800420e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8004212:	2301      	movs	r3, #1
 8004214:	e016      	b.n	8004244 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	697a      	ldr	r2, [r7, #20]
 800421c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800421e:	6878      	ldr	r0, [r7, #4]
 8004220:	f000 fac4 	bl	80047ac <DMA_CalcBaseAndBitshift>
 8004224:	4603      	mov	r3, r0
 8004226:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800422c:	223f      	movs	r2, #63	@ 0x3f
 800422e:	409a      	lsls	r2, r3
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	2200      	movs	r2, #0
 8004238:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	2201      	movs	r2, #1
 800423e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8004242:	2300      	movs	r3, #0
}
 8004244:	4618      	mov	r0, r3
 8004246:	3718      	adds	r7, #24
 8004248:	46bd      	mov	sp, r7
 800424a:	bd80      	pop	{r7, pc}
 800424c:	f010803f 	.word	0xf010803f

08004250 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004250:	b580      	push	{r7, lr}
 8004252:	b086      	sub	sp, #24
 8004254:	af00      	add	r7, sp, #0
 8004256:	60f8      	str	r0, [r7, #12]
 8004258:	60b9      	str	r1, [r7, #8]
 800425a:	607a      	str	r2, [r7, #4]
 800425c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800425e:	2300      	movs	r3, #0
 8004260:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004266:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800426e:	2b01      	cmp	r3, #1
 8004270:	d101      	bne.n	8004276 <HAL_DMA_Start_IT+0x26>
 8004272:	2302      	movs	r3, #2
 8004274:	e040      	b.n	80042f8 <HAL_DMA_Start_IT+0xa8>
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	2201      	movs	r2, #1
 800427a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004284:	b2db      	uxtb	r3, r3
 8004286:	2b01      	cmp	r3, #1
 8004288:	d12f      	bne.n	80042ea <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	2202      	movs	r2, #2
 800428e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	2200      	movs	r2, #0
 8004296:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004298:	683b      	ldr	r3, [r7, #0]
 800429a:	687a      	ldr	r2, [r7, #4]
 800429c:	68b9      	ldr	r1, [r7, #8]
 800429e:	68f8      	ldr	r0, [r7, #12]
 80042a0:	f000 fa56 	bl	8004750 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80042a8:	223f      	movs	r2, #63	@ 0x3f
 80042aa:	409a      	lsls	r2, r3
 80042ac:	693b      	ldr	r3, [r7, #16]
 80042ae:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	681a      	ldr	r2, [r3, #0]
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	f042 0216 	orr.w	r2, r2, #22
 80042be:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d007      	beq.n	80042d8 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	681a      	ldr	r2, [r3, #0]
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	f042 0208 	orr.w	r2, r2, #8
 80042d6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	681a      	ldr	r2, [r3, #0]
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	f042 0201 	orr.w	r2, r2, #1
 80042e6:	601a      	str	r2, [r3, #0]
 80042e8:	e005      	b.n	80042f6 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	2200      	movs	r2, #0
 80042ee:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80042f2:	2302      	movs	r3, #2
 80042f4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80042f6:	7dfb      	ldrb	r3, [r7, #23]
}
 80042f8:	4618      	mov	r0, r3
 80042fa:	3718      	adds	r7, #24
 80042fc:	46bd      	mov	sp, r7
 80042fe:	bd80      	pop	{r7, pc}

08004300 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004300:	b580      	push	{r7, lr}
 8004302:	b084      	sub	sp, #16
 8004304:	af00      	add	r7, sp, #0
 8004306:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800430c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800430e:	f7ff f9bd 	bl	800368c <HAL_GetTick>
 8004312:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800431a:	b2db      	uxtb	r3, r3
 800431c:	2b02      	cmp	r3, #2
 800431e:	d008      	beq.n	8004332 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	2280      	movs	r2, #128	@ 0x80
 8004324:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	2200      	movs	r2, #0
 800432a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 800432e:	2301      	movs	r3, #1
 8004330:	e052      	b.n	80043d8 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	681a      	ldr	r2, [r3, #0]
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	f022 0216 	bic.w	r2, r2, #22
 8004340:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	695a      	ldr	r2, [r3, #20]
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004350:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004356:	2b00      	cmp	r3, #0
 8004358:	d103      	bne.n	8004362 <HAL_DMA_Abort+0x62>
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800435e:	2b00      	cmp	r3, #0
 8004360:	d007      	beq.n	8004372 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	681a      	ldr	r2, [r3, #0]
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	f022 0208 	bic.w	r2, r2, #8
 8004370:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	681a      	ldr	r2, [r3, #0]
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	f022 0201 	bic.w	r2, r2, #1
 8004380:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004382:	e013      	b.n	80043ac <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004384:	f7ff f982 	bl	800368c <HAL_GetTick>
 8004388:	4602      	mov	r2, r0
 800438a:	68bb      	ldr	r3, [r7, #8]
 800438c:	1ad3      	subs	r3, r2, r3
 800438e:	2b05      	cmp	r3, #5
 8004390:	d90c      	bls.n	80043ac <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	2220      	movs	r2, #32
 8004396:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	2203      	movs	r2, #3
 800439c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	2200      	movs	r2, #0
 80043a4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80043a8:	2303      	movs	r3, #3
 80043aa:	e015      	b.n	80043d8 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	f003 0301 	and.w	r3, r3, #1
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d1e4      	bne.n	8004384 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80043be:	223f      	movs	r2, #63	@ 0x3f
 80043c0:	409a      	lsls	r2, r3
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	2201      	movs	r2, #1
 80043ca:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	2200      	movs	r2, #0
 80043d2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80043d6:	2300      	movs	r3, #0
}
 80043d8:	4618      	mov	r0, r3
 80043da:	3710      	adds	r7, #16
 80043dc:	46bd      	mov	sp, r7
 80043de:	bd80      	pop	{r7, pc}

080043e0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80043e0:	b480      	push	{r7}
 80043e2:	b083      	sub	sp, #12
 80043e4:	af00      	add	r7, sp, #0
 80043e6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80043ee:	b2db      	uxtb	r3, r3
 80043f0:	2b02      	cmp	r3, #2
 80043f2:	d004      	beq.n	80043fe <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	2280      	movs	r2, #128	@ 0x80
 80043f8:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80043fa:	2301      	movs	r3, #1
 80043fc:	e00c      	b.n	8004418 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	2205      	movs	r2, #5
 8004402:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	681a      	ldr	r2, [r3, #0]
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	f022 0201 	bic.w	r2, r2, #1
 8004414:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004416:	2300      	movs	r3, #0
}
 8004418:	4618      	mov	r0, r3
 800441a:	370c      	adds	r7, #12
 800441c:	46bd      	mov	sp, r7
 800441e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004422:	4770      	bx	lr

08004424 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004424:	b580      	push	{r7, lr}
 8004426:	b086      	sub	sp, #24
 8004428:	af00      	add	r7, sp, #0
 800442a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800442c:	2300      	movs	r3, #0
 800442e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004430:	4b8e      	ldr	r3, [pc, #568]	@ (800466c <HAL_DMA_IRQHandler+0x248>)
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	4a8e      	ldr	r2, [pc, #568]	@ (8004670 <HAL_DMA_IRQHandler+0x24c>)
 8004436:	fba2 2303 	umull	r2, r3, r2, r3
 800443a:	0a9b      	lsrs	r3, r3, #10
 800443c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004442:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004444:	693b      	ldr	r3, [r7, #16]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800444e:	2208      	movs	r2, #8
 8004450:	409a      	lsls	r2, r3
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	4013      	ands	r3, r2
 8004456:	2b00      	cmp	r3, #0
 8004458:	d01a      	beq.n	8004490 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	f003 0304 	and.w	r3, r3, #4
 8004464:	2b00      	cmp	r3, #0
 8004466:	d013      	beq.n	8004490 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	681a      	ldr	r2, [r3, #0]
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	f022 0204 	bic.w	r2, r2, #4
 8004476:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800447c:	2208      	movs	r2, #8
 800447e:	409a      	lsls	r2, r3
 8004480:	693b      	ldr	r3, [r7, #16]
 8004482:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004488:	f043 0201 	orr.w	r2, r3, #1
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004494:	2201      	movs	r2, #1
 8004496:	409a      	lsls	r2, r3
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	4013      	ands	r3, r2
 800449c:	2b00      	cmp	r3, #0
 800449e:	d012      	beq.n	80044c6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	695b      	ldr	r3, [r3, #20]
 80044a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d00b      	beq.n	80044c6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80044b2:	2201      	movs	r2, #1
 80044b4:	409a      	lsls	r2, r3
 80044b6:	693b      	ldr	r3, [r7, #16]
 80044b8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80044be:	f043 0202 	orr.w	r2, r3, #2
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80044ca:	2204      	movs	r2, #4
 80044cc:	409a      	lsls	r2, r3
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	4013      	ands	r3, r2
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d012      	beq.n	80044fc <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	f003 0302 	and.w	r3, r3, #2
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d00b      	beq.n	80044fc <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80044e8:	2204      	movs	r2, #4
 80044ea:	409a      	lsls	r2, r3
 80044ec:	693b      	ldr	r3, [r7, #16]
 80044ee:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80044f4:	f043 0204 	orr.w	r2, r3, #4
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004500:	2210      	movs	r2, #16
 8004502:	409a      	lsls	r2, r3
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	4013      	ands	r3, r2
 8004508:	2b00      	cmp	r3, #0
 800450a:	d043      	beq.n	8004594 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	f003 0308 	and.w	r3, r3, #8
 8004516:	2b00      	cmp	r3, #0
 8004518:	d03c      	beq.n	8004594 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800451e:	2210      	movs	r2, #16
 8004520:	409a      	lsls	r2, r3
 8004522:	693b      	ldr	r3, [r7, #16]
 8004524:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004530:	2b00      	cmp	r3, #0
 8004532:	d018      	beq.n	8004566 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800453e:	2b00      	cmp	r3, #0
 8004540:	d108      	bne.n	8004554 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004546:	2b00      	cmp	r3, #0
 8004548:	d024      	beq.n	8004594 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800454e:	6878      	ldr	r0, [r7, #4]
 8004550:	4798      	blx	r3
 8004552:	e01f      	b.n	8004594 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004558:	2b00      	cmp	r3, #0
 800455a:	d01b      	beq.n	8004594 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004560:	6878      	ldr	r0, [r7, #4]
 8004562:	4798      	blx	r3
 8004564:	e016      	b.n	8004594 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004570:	2b00      	cmp	r3, #0
 8004572:	d107      	bne.n	8004584 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	681a      	ldr	r2, [r3, #0]
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	f022 0208 	bic.w	r2, r2, #8
 8004582:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004588:	2b00      	cmp	r3, #0
 800458a:	d003      	beq.n	8004594 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004590:	6878      	ldr	r0, [r7, #4]
 8004592:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004598:	2220      	movs	r2, #32
 800459a:	409a      	lsls	r2, r3
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	4013      	ands	r3, r2
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	f000 808f 	beq.w	80046c4 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	f003 0310 	and.w	r3, r3, #16
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	f000 8087 	beq.w	80046c4 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80045ba:	2220      	movs	r2, #32
 80045bc:	409a      	lsls	r2, r3
 80045be:	693b      	ldr	r3, [r7, #16]
 80045c0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80045c8:	b2db      	uxtb	r3, r3
 80045ca:	2b05      	cmp	r3, #5
 80045cc:	d136      	bne.n	800463c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	681a      	ldr	r2, [r3, #0]
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	f022 0216 	bic.w	r2, r2, #22
 80045dc:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	695a      	ldr	r2, [r3, #20]
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80045ec:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d103      	bne.n	80045fe <HAL_DMA_IRQHandler+0x1da>
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d007      	beq.n	800460e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	681a      	ldr	r2, [r3, #0]
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	f022 0208 	bic.w	r2, r2, #8
 800460c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004612:	223f      	movs	r2, #63	@ 0x3f
 8004614:	409a      	lsls	r2, r3
 8004616:	693b      	ldr	r3, [r7, #16]
 8004618:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	2201      	movs	r2, #1
 800461e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	2200      	movs	r2, #0
 8004626:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800462e:	2b00      	cmp	r3, #0
 8004630:	d07e      	beq.n	8004730 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004636:	6878      	ldr	r0, [r7, #4]
 8004638:	4798      	blx	r3
        }
        return;
 800463a:	e079      	b.n	8004730 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004646:	2b00      	cmp	r3, #0
 8004648:	d01d      	beq.n	8004686 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004654:	2b00      	cmp	r3, #0
 8004656:	d10d      	bne.n	8004674 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800465c:	2b00      	cmp	r3, #0
 800465e:	d031      	beq.n	80046c4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004664:	6878      	ldr	r0, [r7, #4]
 8004666:	4798      	blx	r3
 8004668:	e02c      	b.n	80046c4 <HAL_DMA_IRQHandler+0x2a0>
 800466a:	bf00      	nop
 800466c:	20000008 	.word	0x20000008
 8004670:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004678:	2b00      	cmp	r3, #0
 800467a:	d023      	beq.n	80046c4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004680:	6878      	ldr	r0, [r7, #4]
 8004682:	4798      	blx	r3
 8004684:	e01e      	b.n	80046c4 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004690:	2b00      	cmp	r3, #0
 8004692:	d10f      	bne.n	80046b4 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	681a      	ldr	r2, [r3, #0]
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	f022 0210 	bic.w	r2, r2, #16
 80046a2:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	2201      	movs	r2, #1
 80046a8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	2200      	movs	r2, #0
 80046b0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d003      	beq.n	80046c4 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80046c0:	6878      	ldr	r0, [r7, #4]
 80046c2:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d032      	beq.n	8004732 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80046d0:	f003 0301 	and.w	r3, r3, #1
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d022      	beq.n	800471e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	2205      	movs	r2, #5
 80046dc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	681a      	ldr	r2, [r3, #0]
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	f022 0201 	bic.w	r2, r2, #1
 80046ee:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80046f0:	68bb      	ldr	r3, [r7, #8]
 80046f2:	3301      	adds	r3, #1
 80046f4:	60bb      	str	r3, [r7, #8]
 80046f6:	697a      	ldr	r2, [r7, #20]
 80046f8:	429a      	cmp	r2, r3
 80046fa:	d307      	bcc.n	800470c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	f003 0301 	and.w	r3, r3, #1
 8004706:	2b00      	cmp	r3, #0
 8004708:	d1f2      	bne.n	80046f0 <HAL_DMA_IRQHandler+0x2cc>
 800470a:	e000      	b.n	800470e <HAL_DMA_IRQHandler+0x2ea>
          break;
 800470c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	2201      	movs	r2, #1
 8004712:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	2200      	movs	r2, #0
 800471a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004722:	2b00      	cmp	r3, #0
 8004724:	d005      	beq.n	8004732 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800472a:	6878      	ldr	r0, [r7, #4]
 800472c:	4798      	blx	r3
 800472e:	e000      	b.n	8004732 <HAL_DMA_IRQHandler+0x30e>
        return;
 8004730:	bf00      	nop
    }
  }
}
 8004732:	3718      	adds	r7, #24
 8004734:	46bd      	mov	sp, r7
 8004736:	bd80      	pop	{r7, pc}

08004738 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8004738:	b480      	push	{r7}
 800473a:	b083      	sub	sp, #12
 800473c:	af00      	add	r7, sp, #0
 800473e:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8004744:	4618      	mov	r0, r3
 8004746:	370c      	adds	r7, #12
 8004748:	46bd      	mov	sp, r7
 800474a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800474e:	4770      	bx	lr

08004750 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004750:	b480      	push	{r7}
 8004752:	b085      	sub	sp, #20
 8004754:	af00      	add	r7, sp, #0
 8004756:	60f8      	str	r0, [r7, #12]
 8004758:	60b9      	str	r1, [r7, #8]
 800475a:	607a      	str	r2, [r7, #4]
 800475c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	681a      	ldr	r2, [r3, #0]
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800476c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	683a      	ldr	r2, [r7, #0]
 8004774:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	689b      	ldr	r3, [r3, #8]
 800477a:	2b40      	cmp	r3, #64	@ 0x40
 800477c:	d108      	bne.n	8004790 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	687a      	ldr	r2, [r7, #4]
 8004784:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	68ba      	ldr	r2, [r7, #8]
 800478c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800478e:	e007      	b.n	80047a0 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	68ba      	ldr	r2, [r7, #8]
 8004796:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	687a      	ldr	r2, [r7, #4]
 800479e:	60da      	str	r2, [r3, #12]
}
 80047a0:	bf00      	nop
 80047a2:	3714      	adds	r7, #20
 80047a4:	46bd      	mov	sp, r7
 80047a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047aa:	4770      	bx	lr

080047ac <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80047ac:	b480      	push	{r7}
 80047ae:	b085      	sub	sp, #20
 80047b0:	af00      	add	r7, sp, #0
 80047b2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	b2db      	uxtb	r3, r3
 80047ba:	3b10      	subs	r3, #16
 80047bc:	4a14      	ldr	r2, [pc, #80]	@ (8004810 <DMA_CalcBaseAndBitshift+0x64>)
 80047be:	fba2 2303 	umull	r2, r3, r2, r3
 80047c2:	091b      	lsrs	r3, r3, #4
 80047c4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80047c6:	4a13      	ldr	r2, [pc, #76]	@ (8004814 <DMA_CalcBaseAndBitshift+0x68>)
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	4413      	add	r3, r2
 80047cc:	781b      	ldrb	r3, [r3, #0]
 80047ce:	461a      	mov	r2, r3
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	2b03      	cmp	r3, #3
 80047d8:	d909      	bls.n	80047ee <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80047e2:	f023 0303 	bic.w	r3, r3, #3
 80047e6:	1d1a      	adds	r2, r3, #4
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	659a      	str	r2, [r3, #88]	@ 0x58
 80047ec:	e007      	b.n	80047fe <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80047f6:	f023 0303 	bic.w	r3, r3, #3
 80047fa:	687a      	ldr	r2, [r7, #4]
 80047fc:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8004802:	4618      	mov	r0, r3
 8004804:	3714      	adds	r7, #20
 8004806:	46bd      	mov	sp, r7
 8004808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800480c:	4770      	bx	lr
 800480e:	bf00      	nop
 8004810:	aaaaaaab 	.word	0xaaaaaaab
 8004814:	08013194 	.word	0x08013194

08004818 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004818:	b480      	push	{r7}
 800481a:	b085      	sub	sp, #20
 800481c:	af00      	add	r7, sp, #0
 800481e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004820:	2300      	movs	r3, #0
 8004822:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004828:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	699b      	ldr	r3, [r3, #24]
 800482e:	2b00      	cmp	r3, #0
 8004830:	d11f      	bne.n	8004872 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8004832:	68bb      	ldr	r3, [r7, #8]
 8004834:	2b03      	cmp	r3, #3
 8004836:	d856      	bhi.n	80048e6 <DMA_CheckFifoParam+0xce>
 8004838:	a201      	add	r2, pc, #4	@ (adr r2, 8004840 <DMA_CheckFifoParam+0x28>)
 800483a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800483e:	bf00      	nop
 8004840:	08004851 	.word	0x08004851
 8004844:	08004863 	.word	0x08004863
 8004848:	08004851 	.word	0x08004851
 800484c:	080048e7 	.word	0x080048e7
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004854:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004858:	2b00      	cmp	r3, #0
 800485a:	d046      	beq.n	80048ea <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800485c:	2301      	movs	r3, #1
 800485e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004860:	e043      	b.n	80048ea <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004866:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800486a:	d140      	bne.n	80048ee <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800486c:	2301      	movs	r3, #1
 800486e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004870:	e03d      	b.n	80048ee <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	699b      	ldr	r3, [r3, #24]
 8004876:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800487a:	d121      	bne.n	80048c0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800487c:	68bb      	ldr	r3, [r7, #8]
 800487e:	2b03      	cmp	r3, #3
 8004880:	d837      	bhi.n	80048f2 <DMA_CheckFifoParam+0xda>
 8004882:	a201      	add	r2, pc, #4	@ (adr r2, 8004888 <DMA_CheckFifoParam+0x70>)
 8004884:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004888:	08004899 	.word	0x08004899
 800488c:	0800489f 	.word	0x0800489f
 8004890:	08004899 	.word	0x08004899
 8004894:	080048b1 	.word	0x080048b1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004898:	2301      	movs	r3, #1
 800489a:	73fb      	strb	r3, [r7, #15]
      break;
 800489c:	e030      	b.n	8004900 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048a2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d025      	beq.n	80048f6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80048aa:	2301      	movs	r3, #1
 80048ac:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80048ae:	e022      	b.n	80048f6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048b4:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80048b8:	d11f      	bne.n	80048fa <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80048ba:	2301      	movs	r3, #1
 80048bc:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80048be:	e01c      	b.n	80048fa <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80048c0:	68bb      	ldr	r3, [r7, #8]
 80048c2:	2b02      	cmp	r3, #2
 80048c4:	d903      	bls.n	80048ce <DMA_CheckFifoParam+0xb6>
 80048c6:	68bb      	ldr	r3, [r7, #8]
 80048c8:	2b03      	cmp	r3, #3
 80048ca:	d003      	beq.n	80048d4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80048cc:	e018      	b.n	8004900 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80048ce:	2301      	movs	r3, #1
 80048d0:	73fb      	strb	r3, [r7, #15]
      break;
 80048d2:	e015      	b.n	8004900 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048d8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d00e      	beq.n	80048fe <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80048e0:	2301      	movs	r3, #1
 80048e2:	73fb      	strb	r3, [r7, #15]
      break;
 80048e4:	e00b      	b.n	80048fe <DMA_CheckFifoParam+0xe6>
      break;
 80048e6:	bf00      	nop
 80048e8:	e00a      	b.n	8004900 <DMA_CheckFifoParam+0xe8>
      break;
 80048ea:	bf00      	nop
 80048ec:	e008      	b.n	8004900 <DMA_CheckFifoParam+0xe8>
      break;
 80048ee:	bf00      	nop
 80048f0:	e006      	b.n	8004900 <DMA_CheckFifoParam+0xe8>
      break;
 80048f2:	bf00      	nop
 80048f4:	e004      	b.n	8004900 <DMA_CheckFifoParam+0xe8>
      break;
 80048f6:	bf00      	nop
 80048f8:	e002      	b.n	8004900 <DMA_CheckFifoParam+0xe8>
      break;   
 80048fa:	bf00      	nop
 80048fc:	e000      	b.n	8004900 <DMA_CheckFifoParam+0xe8>
      break;
 80048fe:	bf00      	nop
    }
  } 
  
  return status; 
 8004900:	7bfb      	ldrb	r3, [r7, #15]
}
 8004902:	4618      	mov	r0, r3
 8004904:	3714      	adds	r7, #20
 8004906:	46bd      	mov	sp, r7
 8004908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800490c:	4770      	bx	lr
 800490e:	bf00      	nop

08004910 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004910:	b480      	push	{r7}
 8004912:	b089      	sub	sp, #36	@ 0x24
 8004914:	af00      	add	r7, sp, #0
 8004916:	6078      	str	r0, [r7, #4]
 8004918:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800491a:	2300      	movs	r3, #0
 800491c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800491e:	2300      	movs	r3, #0
 8004920:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004922:	2300      	movs	r3, #0
 8004924:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004926:	2300      	movs	r3, #0
 8004928:	61fb      	str	r3, [r7, #28]
 800492a:	e159      	b.n	8004be0 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800492c:	2201      	movs	r2, #1
 800492e:	69fb      	ldr	r3, [r7, #28]
 8004930:	fa02 f303 	lsl.w	r3, r2, r3
 8004934:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004936:	683b      	ldr	r3, [r7, #0]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	697a      	ldr	r2, [r7, #20]
 800493c:	4013      	ands	r3, r2
 800493e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004940:	693a      	ldr	r2, [r7, #16]
 8004942:	697b      	ldr	r3, [r7, #20]
 8004944:	429a      	cmp	r2, r3
 8004946:	f040 8148 	bne.w	8004bda <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800494a:	683b      	ldr	r3, [r7, #0]
 800494c:	685b      	ldr	r3, [r3, #4]
 800494e:	f003 0303 	and.w	r3, r3, #3
 8004952:	2b01      	cmp	r3, #1
 8004954:	d005      	beq.n	8004962 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004956:	683b      	ldr	r3, [r7, #0]
 8004958:	685b      	ldr	r3, [r3, #4]
 800495a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800495e:	2b02      	cmp	r3, #2
 8004960:	d130      	bne.n	80049c4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	689b      	ldr	r3, [r3, #8]
 8004966:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004968:	69fb      	ldr	r3, [r7, #28]
 800496a:	005b      	lsls	r3, r3, #1
 800496c:	2203      	movs	r2, #3
 800496e:	fa02 f303 	lsl.w	r3, r2, r3
 8004972:	43db      	mvns	r3, r3
 8004974:	69ba      	ldr	r2, [r7, #24]
 8004976:	4013      	ands	r3, r2
 8004978:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800497a:	683b      	ldr	r3, [r7, #0]
 800497c:	68da      	ldr	r2, [r3, #12]
 800497e:	69fb      	ldr	r3, [r7, #28]
 8004980:	005b      	lsls	r3, r3, #1
 8004982:	fa02 f303 	lsl.w	r3, r2, r3
 8004986:	69ba      	ldr	r2, [r7, #24]
 8004988:	4313      	orrs	r3, r2
 800498a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	69ba      	ldr	r2, [r7, #24]
 8004990:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	685b      	ldr	r3, [r3, #4]
 8004996:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004998:	2201      	movs	r2, #1
 800499a:	69fb      	ldr	r3, [r7, #28]
 800499c:	fa02 f303 	lsl.w	r3, r2, r3
 80049a0:	43db      	mvns	r3, r3
 80049a2:	69ba      	ldr	r2, [r7, #24]
 80049a4:	4013      	ands	r3, r2
 80049a6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80049a8:	683b      	ldr	r3, [r7, #0]
 80049aa:	685b      	ldr	r3, [r3, #4]
 80049ac:	091b      	lsrs	r3, r3, #4
 80049ae:	f003 0201 	and.w	r2, r3, #1
 80049b2:	69fb      	ldr	r3, [r7, #28]
 80049b4:	fa02 f303 	lsl.w	r3, r2, r3
 80049b8:	69ba      	ldr	r2, [r7, #24]
 80049ba:	4313      	orrs	r3, r2
 80049bc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	69ba      	ldr	r2, [r7, #24]
 80049c2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80049c4:	683b      	ldr	r3, [r7, #0]
 80049c6:	685b      	ldr	r3, [r3, #4]
 80049c8:	f003 0303 	and.w	r3, r3, #3
 80049cc:	2b03      	cmp	r3, #3
 80049ce:	d017      	beq.n	8004a00 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	68db      	ldr	r3, [r3, #12]
 80049d4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80049d6:	69fb      	ldr	r3, [r7, #28]
 80049d8:	005b      	lsls	r3, r3, #1
 80049da:	2203      	movs	r2, #3
 80049dc:	fa02 f303 	lsl.w	r3, r2, r3
 80049e0:	43db      	mvns	r3, r3
 80049e2:	69ba      	ldr	r2, [r7, #24]
 80049e4:	4013      	ands	r3, r2
 80049e6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80049e8:	683b      	ldr	r3, [r7, #0]
 80049ea:	689a      	ldr	r2, [r3, #8]
 80049ec:	69fb      	ldr	r3, [r7, #28]
 80049ee:	005b      	lsls	r3, r3, #1
 80049f0:	fa02 f303 	lsl.w	r3, r2, r3
 80049f4:	69ba      	ldr	r2, [r7, #24]
 80049f6:	4313      	orrs	r3, r2
 80049f8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	69ba      	ldr	r2, [r7, #24]
 80049fe:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004a00:	683b      	ldr	r3, [r7, #0]
 8004a02:	685b      	ldr	r3, [r3, #4]
 8004a04:	f003 0303 	and.w	r3, r3, #3
 8004a08:	2b02      	cmp	r3, #2
 8004a0a:	d123      	bne.n	8004a54 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004a0c:	69fb      	ldr	r3, [r7, #28]
 8004a0e:	08da      	lsrs	r2, r3, #3
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	3208      	adds	r2, #8
 8004a14:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004a18:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004a1a:	69fb      	ldr	r3, [r7, #28]
 8004a1c:	f003 0307 	and.w	r3, r3, #7
 8004a20:	009b      	lsls	r3, r3, #2
 8004a22:	220f      	movs	r2, #15
 8004a24:	fa02 f303 	lsl.w	r3, r2, r3
 8004a28:	43db      	mvns	r3, r3
 8004a2a:	69ba      	ldr	r2, [r7, #24]
 8004a2c:	4013      	ands	r3, r2
 8004a2e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004a30:	683b      	ldr	r3, [r7, #0]
 8004a32:	691a      	ldr	r2, [r3, #16]
 8004a34:	69fb      	ldr	r3, [r7, #28]
 8004a36:	f003 0307 	and.w	r3, r3, #7
 8004a3a:	009b      	lsls	r3, r3, #2
 8004a3c:	fa02 f303 	lsl.w	r3, r2, r3
 8004a40:	69ba      	ldr	r2, [r7, #24]
 8004a42:	4313      	orrs	r3, r2
 8004a44:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004a46:	69fb      	ldr	r3, [r7, #28]
 8004a48:	08da      	lsrs	r2, r3, #3
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	3208      	adds	r2, #8
 8004a4e:	69b9      	ldr	r1, [r7, #24]
 8004a50:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004a5a:	69fb      	ldr	r3, [r7, #28]
 8004a5c:	005b      	lsls	r3, r3, #1
 8004a5e:	2203      	movs	r2, #3
 8004a60:	fa02 f303 	lsl.w	r3, r2, r3
 8004a64:	43db      	mvns	r3, r3
 8004a66:	69ba      	ldr	r2, [r7, #24]
 8004a68:	4013      	ands	r3, r2
 8004a6a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004a6c:	683b      	ldr	r3, [r7, #0]
 8004a6e:	685b      	ldr	r3, [r3, #4]
 8004a70:	f003 0203 	and.w	r2, r3, #3
 8004a74:	69fb      	ldr	r3, [r7, #28]
 8004a76:	005b      	lsls	r3, r3, #1
 8004a78:	fa02 f303 	lsl.w	r3, r2, r3
 8004a7c:	69ba      	ldr	r2, [r7, #24]
 8004a7e:	4313      	orrs	r3, r2
 8004a80:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	69ba      	ldr	r2, [r7, #24]
 8004a86:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004a88:	683b      	ldr	r3, [r7, #0]
 8004a8a:	685b      	ldr	r3, [r3, #4]
 8004a8c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	f000 80a2 	beq.w	8004bda <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004a96:	2300      	movs	r3, #0
 8004a98:	60fb      	str	r3, [r7, #12]
 8004a9a:	4b57      	ldr	r3, [pc, #348]	@ (8004bf8 <HAL_GPIO_Init+0x2e8>)
 8004a9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a9e:	4a56      	ldr	r2, [pc, #344]	@ (8004bf8 <HAL_GPIO_Init+0x2e8>)
 8004aa0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004aa4:	6453      	str	r3, [r2, #68]	@ 0x44
 8004aa6:	4b54      	ldr	r3, [pc, #336]	@ (8004bf8 <HAL_GPIO_Init+0x2e8>)
 8004aa8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004aaa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004aae:	60fb      	str	r3, [r7, #12]
 8004ab0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004ab2:	4a52      	ldr	r2, [pc, #328]	@ (8004bfc <HAL_GPIO_Init+0x2ec>)
 8004ab4:	69fb      	ldr	r3, [r7, #28]
 8004ab6:	089b      	lsrs	r3, r3, #2
 8004ab8:	3302      	adds	r3, #2
 8004aba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004abe:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004ac0:	69fb      	ldr	r3, [r7, #28]
 8004ac2:	f003 0303 	and.w	r3, r3, #3
 8004ac6:	009b      	lsls	r3, r3, #2
 8004ac8:	220f      	movs	r2, #15
 8004aca:	fa02 f303 	lsl.w	r3, r2, r3
 8004ace:	43db      	mvns	r3, r3
 8004ad0:	69ba      	ldr	r2, [r7, #24]
 8004ad2:	4013      	ands	r3, r2
 8004ad4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	4a49      	ldr	r2, [pc, #292]	@ (8004c00 <HAL_GPIO_Init+0x2f0>)
 8004ada:	4293      	cmp	r3, r2
 8004adc:	d019      	beq.n	8004b12 <HAL_GPIO_Init+0x202>
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	4a48      	ldr	r2, [pc, #288]	@ (8004c04 <HAL_GPIO_Init+0x2f4>)
 8004ae2:	4293      	cmp	r3, r2
 8004ae4:	d013      	beq.n	8004b0e <HAL_GPIO_Init+0x1fe>
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	4a47      	ldr	r2, [pc, #284]	@ (8004c08 <HAL_GPIO_Init+0x2f8>)
 8004aea:	4293      	cmp	r3, r2
 8004aec:	d00d      	beq.n	8004b0a <HAL_GPIO_Init+0x1fa>
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	4a46      	ldr	r2, [pc, #280]	@ (8004c0c <HAL_GPIO_Init+0x2fc>)
 8004af2:	4293      	cmp	r3, r2
 8004af4:	d007      	beq.n	8004b06 <HAL_GPIO_Init+0x1f6>
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	4a45      	ldr	r2, [pc, #276]	@ (8004c10 <HAL_GPIO_Init+0x300>)
 8004afa:	4293      	cmp	r3, r2
 8004afc:	d101      	bne.n	8004b02 <HAL_GPIO_Init+0x1f2>
 8004afe:	2304      	movs	r3, #4
 8004b00:	e008      	b.n	8004b14 <HAL_GPIO_Init+0x204>
 8004b02:	2307      	movs	r3, #7
 8004b04:	e006      	b.n	8004b14 <HAL_GPIO_Init+0x204>
 8004b06:	2303      	movs	r3, #3
 8004b08:	e004      	b.n	8004b14 <HAL_GPIO_Init+0x204>
 8004b0a:	2302      	movs	r3, #2
 8004b0c:	e002      	b.n	8004b14 <HAL_GPIO_Init+0x204>
 8004b0e:	2301      	movs	r3, #1
 8004b10:	e000      	b.n	8004b14 <HAL_GPIO_Init+0x204>
 8004b12:	2300      	movs	r3, #0
 8004b14:	69fa      	ldr	r2, [r7, #28]
 8004b16:	f002 0203 	and.w	r2, r2, #3
 8004b1a:	0092      	lsls	r2, r2, #2
 8004b1c:	4093      	lsls	r3, r2
 8004b1e:	69ba      	ldr	r2, [r7, #24]
 8004b20:	4313      	orrs	r3, r2
 8004b22:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004b24:	4935      	ldr	r1, [pc, #212]	@ (8004bfc <HAL_GPIO_Init+0x2ec>)
 8004b26:	69fb      	ldr	r3, [r7, #28]
 8004b28:	089b      	lsrs	r3, r3, #2
 8004b2a:	3302      	adds	r3, #2
 8004b2c:	69ba      	ldr	r2, [r7, #24]
 8004b2e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004b32:	4b38      	ldr	r3, [pc, #224]	@ (8004c14 <HAL_GPIO_Init+0x304>)
 8004b34:	689b      	ldr	r3, [r3, #8]
 8004b36:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004b38:	693b      	ldr	r3, [r7, #16]
 8004b3a:	43db      	mvns	r3, r3
 8004b3c:	69ba      	ldr	r2, [r7, #24]
 8004b3e:	4013      	ands	r3, r2
 8004b40:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004b42:	683b      	ldr	r3, [r7, #0]
 8004b44:	685b      	ldr	r3, [r3, #4]
 8004b46:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d003      	beq.n	8004b56 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8004b4e:	69ba      	ldr	r2, [r7, #24]
 8004b50:	693b      	ldr	r3, [r7, #16]
 8004b52:	4313      	orrs	r3, r2
 8004b54:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004b56:	4a2f      	ldr	r2, [pc, #188]	@ (8004c14 <HAL_GPIO_Init+0x304>)
 8004b58:	69bb      	ldr	r3, [r7, #24]
 8004b5a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004b5c:	4b2d      	ldr	r3, [pc, #180]	@ (8004c14 <HAL_GPIO_Init+0x304>)
 8004b5e:	68db      	ldr	r3, [r3, #12]
 8004b60:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004b62:	693b      	ldr	r3, [r7, #16]
 8004b64:	43db      	mvns	r3, r3
 8004b66:	69ba      	ldr	r2, [r7, #24]
 8004b68:	4013      	ands	r3, r2
 8004b6a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004b6c:	683b      	ldr	r3, [r7, #0]
 8004b6e:	685b      	ldr	r3, [r3, #4]
 8004b70:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d003      	beq.n	8004b80 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8004b78:	69ba      	ldr	r2, [r7, #24]
 8004b7a:	693b      	ldr	r3, [r7, #16]
 8004b7c:	4313      	orrs	r3, r2
 8004b7e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004b80:	4a24      	ldr	r2, [pc, #144]	@ (8004c14 <HAL_GPIO_Init+0x304>)
 8004b82:	69bb      	ldr	r3, [r7, #24]
 8004b84:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004b86:	4b23      	ldr	r3, [pc, #140]	@ (8004c14 <HAL_GPIO_Init+0x304>)
 8004b88:	685b      	ldr	r3, [r3, #4]
 8004b8a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004b8c:	693b      	ldr	r3, [r7, #16]
 8004b8e:	43db      	mvns	r3, r3
 8004b90:	69ba      	ldr	r2, [r7, #24]
 8004b92:	4013      	ands	r3, r2
 8004b94:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004b96:	683b      	ldr	r3, [r7, #0]
 8004b98:	685b      	ldr	r3, [r3, #4]
 8004b9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d003      	beq.n	8004baa <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8004ba2:	69ba      	ldr	r2, [r7, #24]
 8004ba4:	693b      	ldr	r3, [r7, #16]
 8004ba6:	4313      	orrs	r3, r2
 8004ba8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004baa:	4a1a      	ldr	r2, [pc, #104]	@ (8004c14 <HAL_GPIO_Init+0x304>)
 8004bac:	69bb      	ldr	r3, [r7, #24]
 8004bae:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004bb0:	4b18      	ldr	r3, [pc, #96]	@ (8004c14 <HAL_GPIO_Init+0x304>)
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004bb6:	693b      	ldr	r3, [r7, #16]
 8004bb8:	43db      	mvns	r3, r3
 8004bba:	69ba      	ldr	r2, [r7, #24]
 8004bbc:	4013      	ands	r3, r2
 8004bbe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004bc0:	683b      	ldr	r3, [r7, #0]
 8004bc2:	685b      	ldr	r3, [r3, #4]
 8004bc4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d003      	beq.n	8004bd4 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8004bcc:	69ba      	ldr	r2, [r7, #24]
 8004bce:	693b      	ldr	r3, [r7, #16]
 8004bd0:	4313      	orrs	r3, r2
 8004bd2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004bd4:	4a0f      	ldr	r2, [pc, #60]	@ (8004c14 <HAL_GPIO_Init+0x304>)
 8004bd6:	69bb      	ldr	r3, [r7, #24]
 8004bd8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004bda:	69fb      	ldr	r3, [r7, #28]
 8004bdc:	3301      	adds	r3, #1
 8004bde:	61fb      	str	r3, [r7, #28]
 8004be0:	69fb      	ldr	r3, [r7, #28]
 8004be2:	2b0f      	cmp	r3, #15
 8004be4:	f67f aea2 	bls.w	800492c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004be8:	bf00      	nop
 8004bea:	bf00      	nop
 8004bec:	3724      	adds	r7, #36	@ 0x24
 8004bee:	46bd      	mov	sp, r7
 8004bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bf4:	4770      	bx	lr
 8004bf6:	bf00      	nop
 8004bf8:	40023800 	.word	0x40023800
 8004bfc:	40013800 	.word	0x40013800
 8004c00:	40020000 	.word	0x40020000
 8004c04:	40020400 	.word	0x40020400
 8004c08:	40020800 	.word	0x40020800
 8004c0c:	40020c00 	.word	0x40020c00
 8004c10:	40021000 	.word	0x40021000
 8004c14:	40013c00 	.word	0x40013c00

08004c18 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004c18:	b480      	push	{r7}
 8004c1a:	b083      	sub	sp, #12
 8004c1c:	af00      	add	r7, sp, #0
 8004c1e:	6078      	str	r0, [r7, #4]
 8004c20:	460b      	mov	r3, r1
 8004c22:	807b      	strh	r3, [r7, #2]
 8004c24:	4613      	mov	r3, r2
 8004c26:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004c28:	787b      	ldrb	r3, [r7, #1]
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d003      	beq.n	8004c36 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004c2e:	887a      	ldrh	r2, [r7, #2]
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004c34:	e003      	b.n	8004c3e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004c36:	887b      	ldrh	r3, [r7, #2]
 8004c38:	041a      	lsls	r2, r3, #16
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	619a      	str	r2, [r3, #24]
}
 8004c3e:	bf00      	nop
 8004c40:	370c      	adds	r7, #12
 8004c42:	46bd      	mov	sp, r7
 8004c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c48:	4770      	bx	lr
	...

08004c4c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004c4c:	b580      	push	{r7, lr}
 8004c4e:	b084      	sub	sp, #16
 8004c50:	af00      	add	r7, sp, #0
 8004c52:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d101      	bne.n	8004c5e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004c5a:	2301      	movs	r3, #1
 8004c5c:	e12b      	b.n	8004eb6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004c64:	b2db      	uxtb	r3, r3
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d106      	bne.n	8004c78 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	2200      	movs	r2, #0
 8004c6e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004c72:	6878      	ldr	r0, [r7, #4]
 8004c74:	f7fe f8ec 	bl	8002e50 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	2224      	movs	r2, #36	@ 0x24
 8004c7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	681a      	ldr	r2, [r3, #0]
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	f022 0201 	bic.w	r2, r2, #1
 8004c8e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	681a      	ldr	r2, [r3, #0]
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004c9e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	681a      	ldr	r2, [r3, #0]
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004cae:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004cb0:	f001 feb4 	bl	8006a1c <HAL_RCC_GetPCLK1Freq>
 8004cb4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	685b      	ldr	r3, [r3, #4]
 8004cba:	4a81      	ldr	r2, [pc, #516]	@ (8004ec0 <HAL_I2C_Init+0x274>)
 8004cbc:	4293      	cmp	r3, r2
 8004cbe:	d807      	bhi.n	8004cd0 <HAL_I2C_Init+0x84>
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	4a80      	ldr	r2, [pc, #512]	@ (8004ec4 <HAL_I2C_Init+0x278>)
 8004cc4:	4293      	cmp	r3, r2
 8004cc6:	bf94      	ite	ls
 8004cc8:	2301      	movls	r3, #1
 8004cca:	2300      	movhi	r3, #0
 8004ccc:	b2db      	uxtb	r3, r3
 8004cce:	e006      	b.n	8004cde <HAL_I2C_Init+0x92>
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	4a7d      	ldr	r2, [pc, #500]	@ (8004ec8 <HAL_I2C_Init+0x27c>)
 8004cd4:	4293      	cmp	r3, r2
 8004cd6:	bf94      	ite	ls
 8004cd8:	2301      	movls	r3, #1
 8004cda:	2300      	movhi	r3, #0
 8004cdc:	b2db      	uxtb	r3, r3
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d001      	beq.n	8004ce6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004ce2:	2301      	movs	r3, #1
 8004ce4:	e0e7      	b.n	8004eb6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	4a78      	ldr	r2, [pc, #480]	@ (8004ecc <HAL_I2C_Init+0x280>)
 8004cea:	fba2 2303 	umull	r2, r3, r2, r3
 8004cee:	0c9b      	lsrs	r3, r3, #18
 8004cf0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	685b      	ldr	r3, [r3, #4]
 8004cf8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	68ba      	ldr	r2, [r7, #8]
 8004d02:	430a      	orrs	r2, r1
 8004d04:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	6a1b      	ldr	r3, [r3, #32]
 8004d0c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	685b      	ldr	r3, [r3, #4]
 8004d14:	4a6a      	ldr	r2, [pc, #424]	@ (8004ec0 <HAL_I2C_Init+0x274>)
 8004d16:	4293      	cmp	r3, r2
 8004d18:	d802      	bhi.n	8004d20 <HAL_I2C_Init+0xd4>
 8004d1a:	68bb      	ldr	r3, [r7, #8]
 8004d1c:	3301      	adds	r3, #1
 8004d1e:	e009      	b.n	8004d34 <HAL_I2C_Init+0xe8>
 8004d20:	68bb      	ldr	r3, [r7, #8]
 8004d22:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8004d26:	fb02 f303 	mul.w	r3, r2, r3
 8004d2a:	4a69      	ldr	r2, [pc, #420]	@ (8004ed0 <HAL_I2C_Init+0x284>)
 8004d2c:	fba2 2303 	umull	r2, r3, r2, r3
 8004d30:	099b      	lsrs	r3, r3, #6
 8004d32:	3301      	adds	r3, #1
 8004d34:	687a      	ldr	r2, [r7, #4]
 8004d36:	6812      	ldr	r2, [r2, #0]
 8004d38:	430b      	orrs	r3, r1
 8004d3a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	69db      	ldr	r3, [r3, #28]
 8004d42:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8004d46:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	685b      	ldr	r3, [r3, #4]
 8004d4e:	495c      	ldr	r1, [pc, #368]	@ (8004ec0 <HAL_I2C_Init+0x274>)
 8004d50:	428b      	cmp	r3, r1
 8004d52:	d819      	bhi.n	8004d88 <HAL_I2C_Init+0x13c>
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	1e59      	subs	r1, r3, #1
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	685b      	ldr	r3, [r3, #4]
 8004d5c:	005b      	lsls	r3, r3, #1
 8004d5e:	fbb1 f3f3 	udiv	r3, r1, r3
 8004d62:	1c59      	adds	r1, r3, #1
 8004d64:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8004d68:	400b      	ands	r3, r1
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d00a      	beq.n	8004d84 <HAL_I2C_Init+0x138>
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	1e59      	subs	r1, r3, #1
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	685b      	ldr	r3, [r3, #4]
 8004d76:	005b      	lsls	r3, r3, #1
 8004d78:	fbb1 f3f3 	udiv	r3, r1, r3
 8004d7c:	3301      	adds	r3, #1
 8004d7e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004d82:	e051      	b.n	8004e28 <HAL_I2C_Init+0x1dc>
 8004d84:	2304      	movs	r3, #4
 8004d86:	e04f      	b.n	8004e28 <HAL_I2C_Init+0x1dc>
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	689b      	ldr	r3, [r3, #8]
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d111      	bne.n	8004db4 <HAL_I2C_Init+0x168>
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	1e58      	subs	r0, r3, #1
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	6859      	ldr	r1, [r3, #4]
 8004d98:	460b      	mov	r3, r1
 8004d9a:	005b      	lsls	r3, r3, #1
 8004d9c:	440b      	add	r3, r1
 8004d9e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004da2:	3301      	adds	r3, #1
 8004da4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	bf0c      	ite	eq
 8004dac:	2301      	moveq	r3, #1
 8004dae:	2300      	movne	r3, #0
 8004db0:	b2db      	uxtb	r3, r3
 8004db2:	e012      	b.n	8004dda <HAL_I2C_Init+0x18e>
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	1e58      	subs	r0, r3, #1
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	6859      	ldr	r1, [r3, #4]
 8004dbc:	460b      	mov	r3, r1
 8004dbe:	009b      	lsls	r3, r3, #2
 8004dc0:	440b      	add	r3, r1
 8004dc2:	0099      	lsls	r1, r3, #2
 8004dc4:	440b      	add	r3, r1
 8004dc6:	fbb0 f3f3 	udiv	r3, r0, r3
 8004dca:	3301      	adds	r3, #1
 8004dcc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	bf0c      	ite	eq
 8004dd4:	2301      	moveq	r3, #1
 8004dd6:	2300      	movne	r3, #0
 8004dd8:	b2db      	uxtb	r3, r3
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d001      	beq.n	8004de2 <HAL_I2C_Init+0x196>
 8004dde:	2301      	movs	r3, #1
 8004de0:	e022      	b.n	8004e28 <HAL_I2C_Init+0x1dc>
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	689b      	ldr	r3, [r3, #8]
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d10e      	bne.n	8004e08 <HAL_I2C_Init+0x1bc>
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	1e58      	subs	r0, r3, #1
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	6859      	ldr	r1, [r3, #4]
 8004df2:	460b      	mov	r3, r1
 8004df4:	005b      	lsls	r3, r3, #1
 8004df6:	440b      	add	r3, r1
 8004df8:	fbb0 f3f3 	udiv	r3, r0, r3
 8004dfc:	3301      	adds	r3, #1
 8004dfe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004e02:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004e06:	e00f      	b.n	8004e28 <HAL_I2C_Init+0x1dc>
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	1e58      	subs	r0, r3, #1
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	6859      	ldr	r1, [r3, #4]
 8004e10:	460b      	mov	r3, r1
 8004e12:	009b      	lsls	r3, r3, #2
 8004e14:	440b      	add	r3, r1
 8004e16:	0099      	lsls	r1, r3, #2
 8004e18:	440b      	add	r3, r1
 8004e1a:	fbb0 f3f3 	udiv	r3, r0, r3
 8004e1e:	3301      	adds	r3, #1
 8004e20:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004e24:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004e28:	6879      	ldr	r1, [r7, #4]
 8004e2a:	6809      	ldr	r1, [r1, #0]
 8004e2c:	4313      	orrs	r3, r2
 8004e2e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	69da      	ldr	r2, [r3, #28]
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	6a1b      	ldr	r3, [r3, #32]
 8004e42:	431a      	orrs	r2, r3
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	430a      	orrs	r2, r1
 8004e4a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	689b      	ldr	r3, [r3, #8]
 8004e52:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8004e56:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8004e5a:	687a      	ldr	r2, [r7, #4]
 8004e5c:	6911      	ldr	r1, [r2, #16]
 8004e5e:	687a      	ldr	r2, [r7, #4]
 8004e60:	68d2      	ldr	r2, [r2, #12]
 8004e62:	4311      	orrs	r1, r2
 8004e64:	687a      	ldr	r2, [r7, #4]
 8004e66:	6812      	ldr	r2, [r2, #0]
 8004e68:	430b      	orrs	r3, r1
 8004e6a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	68db      	ldr	r3, [r3, #12]
 8004e72:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	695a      	ldr	r2, [r3, #20]
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	699b      	ldr	r3, [r3, #24]
 8004e7e:	431a      	orrs	r2, r3
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	430a      	orrs	r2, r1
 8004e86:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	681a      	ldr	r2, [r3, #0]
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	f042 0201 	orr.w	r2, r2, #1
 8004e96:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	2200      	movs	r2, #0
 8004e9c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	2220      	movs	r2, #32
 8004ea2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	2200      	movs	r2, #0
 8004eaa:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	2200      	movs	r2, #0
 8004eb0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8004eb4:	2300      	movs	r3, #0
}
 8004eb6:	4618      	mov	r0, r3
 8004eb8:	3710      	adds	r7, #16
 8004eba:	46bd      	mov	sp, r7
 8004ebc:	bd80      	pop	{r7, pc}
 8004ebe:	bf00      	nop
 8004ec0:	000186a0 	.word	0x000186a0
 8004ec4:	001e847f 	.word	0x001e847f
 8004ec8:	003d08ff 	.word	0x003d08ff
 8004ecc:	431bde83 	.word	0x431bde83
 8004ed0:	10624dd3 	.word	0x10624dd3

08004ed4 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004ed4:	b580      	push	{r7, lr}
 8004ed6:	b088      	sub	sp, #32
 8004ed8:	af02      	add	r7, sp, #8
 8004eda:	60f8      	str	r0, [r7, #12]
 8004edc:	607a      	str	r2, [r7, #4]
 8004ede:	461a      	mov	r2, r3
 8004ee0:	460b      	mov	r3, r1
 8004ee2:	817b      	strh	r3, [r7, #10]
 8004ee4:	4613      	mov	r3, r2
 8004ee6:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004ee8:	f7fe fbd0 	bl	800368c <HAL_GetTick>
 8004eec:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004ef4:	b2db      	uxtb	r3, r3
 8004ef6:	2b20      	cmp	r3, #32
 8004ef8:	f040 80e0 	bne.w	80050bc <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004efc:	697b      	ldr	r3, [r7, #20]
 8004efe:	9300      	str	r3, [sp, #0]
 8004f00:	2319      	movs	r3, #25
 8004f02:	2201      	movs	r2, #1
 8004f04:	4970      	ldr	r1, [pc, #448]	@ (80050c8 <HAL_I2C_Master_Transmit+0x1f4>)
 8004f06:	68f8      	ldr	r0, [r7, #12]
 8004f08:	f000 ff22 	bl	8005d50 <I2C_WaitOnFlagUntilTimeout>
 8004f0c:	4603      	mov	r3, r0
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d001      	beq.n	8004f16 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8004f12:	2302      	movs	r3, #2
 8004f14:	e0d3      	b.n	80050be <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004f1c:	2b01      	cmp	r3, #1
 8004f1e:	d101      	bne.n	8004f24 <HAL_I2C_Master_Transmit+0x50>
 8004f20:	2302      	movs	r3, #2
 8004f22:	e0cc      	b.n	80050be <HAL_I2C_Master_Transmit+0x1ea>
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	2201      	movs	r2, #1
 8004f28:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	f003 0301 	and.w	r3, r3, #1
 8004f36:	2b01      	cmp	r3, #1
 8004f38:	d007      	beq.n	8004f4a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	681a      	ldr	r2, [r3, #0]
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	f042 0201 	orr.w	r2, r2, #1
 8004f48:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	681a      	ldr	r2, [r3, #0]
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004f58:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	2221      	movs	r2, #33	@ 0x21
 8004f5e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	2210      	movs	r2, #16
 8004f66:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	2200      	movs	r2, #0
 8004f6e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	687a      	ldr	r2, [r7, #4]
 8004f74:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	893a      	ldrh	r2, [r7, #8]
 8004f7a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f80:	b29a      	uxth	r2, r3
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	4a50      	ldr	r2, [pc, #320]	@ (80050cc <HAL_I2C_Master_Transmit+0x1f8>)
 8004f8a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004f8c:	8979      	ldrh	r1, [r7, #10]
 8004f8e:	697b      	ldr	r3, [r7, #20]
 8004f90:	6a3a      	ldr	r2, [r7, #32]
 8004f92:	68f8      	ldr	r0, [r7, #12]
 8004f94:	f000 fcf6 	bl	8005984 <I2C_MasterRequestWrite>
 8004f98:	4603      	mov	r3, r0
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d001      	beq.n	8004fa2 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8004f9e:	2301      	movs	r3, #1
 8004fa0:	e08d      	b.n	80050be <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004fa2:	2300      	movs	r3, #0
 8004fa4:	613b      	str	r3, [r7, #16]
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	695b      	ldr	r3, [r3, #20]
 8004fac:	613b      	str	r3, [r7, #16]
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	699b      	ldr	r3, [r3, #24]
 8004fb4:	613b      	str	r3, [r7, #16]
 8004fb6:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8004fb8:	e066      	b.n	8005088 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004fba:	697a      	ldr	r2, [r7, #20]
 8004fbc:	6a39      	ldr	r1, [r7, #32]
 8004fbe:	68f8      	ldr	r0, [r7, #12]
 8004fc0:	f000 ffe0 	bl	8005f84 <I2C_WaitOnTXEFlagUntilTimeout>
 8004fc4:	4603      	mov	r3, r0
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d00d      	beq.n	8004fe6 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fce:	2b04      	cmp	r3, #4
 8004fd0:	d107      	bne.n	8004fe2 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	681a      	ldr	r2, [r3, #0]
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004fe0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004fe2:	2301      	movs	r3, #1
 8004fe4:	e06b      	b.n	80050be <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fea:	781a      	ldrb	r2, [r3, #0]
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ff6:	1c5a      	adds	r2, r3, #1
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005000:	b29b      	uxth	r3, r3
 8005002:	3b01      	subs	r3, #1
 8005004:	b29a      	uxth	r2, r3
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800500e:	3b01      	subs	r3, #1
 8005010:	b29a      	uxth	r2, r3
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	695b      	ldr	r3, [r3, #20]
 800501c:	f003 0304 	and.w	r3, r3, #4
 8005020:	2b04      	cmp	r3, #4
 8005022:	d11b      	bne.n	800505c <HAL_I2C_Master_Transmit+0x188>
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005028:	2b00      	cmp	r3, #0
 800502a:	d017      	beq.n	800505c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005030:	781a      	ldrb	r2, [r3, #0]
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800503c:	1c5a      	adds	r2, r3, #1
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005046:	b29b      	uxth	r3, r3
 8005048:	3b01      	subs	r3, #1
 800504a:	b29a      	uxth	r2, r3
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005054:	3b01      	subs	r3, #1
 8005056:	b29a      	uxth	r2, r3
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800505c:	697a      	ldr	r2, [r7, #20]
 800505e:	6a39      	ldr	r1, [r7, #32]
 8005060:	68f8      	ldr	r0, [r7, #12]
 8005062:	f000 ffd7 	bl	8006014 <I2C_WaitOnBTFFlagUntilTimeout>
 8005066:	4603      	mov	r3, r0
 8005068:	2b00      	cmp	r3, #0
 800506a:	d00d      	beq.n	8005088 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005070:	2b04      	cmp	r3, #4
 8005072:	d107      	bne.n	8005084 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	681a      	ldr	r2, [r3, #0]
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005082:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005084:	2301      	movs	r3, #1
 8005086:	e01a      	b.n	80050be <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800508c:	2b00      	cmp	r3, #0
 800508e:	d194      	bne.n	8004fba <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	681a      	ldr	r2, [r3, #0]
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800509e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	2220      	movs	r2, #32
 80050a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	2200      	movs	r2, #0
 80050ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	2200      	movs	r2, #0
 80050b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80050b8:	2300      	movs	r3, #0
 80050ba:	e000      	b.n	80050be <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80050bc:	2302      	movs	r3, #2
  }
}
 80050be:	4618      	mov	r0, r3
 80050c0:	3718      	adds	r7, #24
 80050c2:	46bd      	mov	sp, r7
 80050c4:	bd80      	pop	{r7, pc}
 80050c6:	bf00      	nop
 80050c8:	00100002 	.word	0x00100002
 80050cc:	ffff0000 	.word	0xffff0000

080050d0 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80050d0:	b580      	push	{r7, lr}
 80050d2:	b08c      	sub	sp, #48	@ 0x30
 80050d4:	af02      	add	r7, sp, #8
 80050d6:	60f8      	str	r0, [r7, #12]
 80050d8:	607a      	str	r2, [r7, #4]
 80050da:	461a      	mov	r2, r3
 80050dc:	460b      	mov	r3, r1
 80050de:	817b      	strh	r3, [r7, #10]
 80050e0:	4613      	mov	r3, r2
 80050e2:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80050e4:	f7fe fad2 	bl	800368c <HAL_GetTick>
 80050e8:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80050f0:	b2db      	uxtb	r3, r3
 80050f2:	2b20      	cmp	r3, #32
 80050f4:	f040 8217 	bne.w	8005526 <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80050f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050fa:	9300      	str	r3, [sp, #0]
 80050fc:	2319      	movs	r3, #25
 80050fe:	2201      	movs	r2, #1
 8005100:	497c      	ldr	r1, [pc, #496]	@ (80052f4 <HAL_I2C_Master_Receive+0x224>)
 8005102:	68f8      	ldr	r0, [r7, #12]
 8005104:	f000 fe24 	bl	8005d50 <I2C_WaitOnFlagUntilTimeout>
 8005108:	4603      	mov	r3, r0
 800510a:	2b00      	cmp	r3, #0
 800510c:	d001      	beq.n	8005112 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 800510e:	2302      	movs	r3, #2
 8005110:	e20a      	b.n	8005528 <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005118:	2b01      	cmp	r3, #1
 800511a:	d101      	bne.n	8005120 <HAL_I2C_Master_Receive+0x50>
 800511c:	2302      	movs	r3, #2
 800511e:	e203      	b.n	8005528 <HAL_I2C_Master_Receive+0x458>
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	2201      	movs	r2, #1
 8005124:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	f003 0301 	and.w	r3, r3, #1
 8005132:	2b01      	cmp	r3, #1
 8005134:	d007      	beq.n	8005146 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	681a      	ldr	r2, [r3, #0]
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	f042 0201 	orr.w	r2, r2, #1
 8005144:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	681a      	ldr	r2, [r3, #0]
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005154:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	2222      	movs	r2, #34	@ 0x22
 800515a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	2210      	movs	r2, #16
 8005162:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	2200      	movs	r2, #0
 800516a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	687a      	ldr	r2, [r7, #4]
 8005170:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	893a      	ldrh	r2, [r7, #8]
 8005176:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800517c:	b29a      	uxth	r2, r3
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	4a5c      	ldr	r2, [pc, #368]	@ (80052f8 <HAL_I2C_Master_Receive+0x228>)
 8005186:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8005188:	8979      	ldrh	r1, [r7, #10]
 800518a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800518c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800518e:	68f8      	ldr	r0, [r7, #12]
 8005190:	f000 fc7a 	bl	8005a88 <I2C_MasterRequestRead>
 8005194:	4603      	mov	r3, r0
 8005196:	2b00      	cmp	r3, #0
 8005198:	d001      	beq.n	800519e <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 800519a:	2301      	movs	r3, #1
 800519c:	e1c4      	b.n	8005528 <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d113      	bne.n	80051ce <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80051a6:	2300      	movs	r3, #0
 80051a8:	623b      	str	r3, [r7, #32]
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	695b      	ldr	r3, [r3, #20]
 80051b0:	623b      	str	r3, [r7, #32]
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	699b      	ldr	r3, [r3, #24]
 80051b8:	623b      	str	r3, [r7, #32]
 80051ba:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	681a      	ldr	r2, [r3, #0]
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80051ca:	601a      	str	r2, [r3, #0]
 80051cc:	e198      	b.n	8005500 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80051d2:	2b01      	cmp	r3, #1
 80051d4:	d11b      	bne.n	800520e <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	681a      	ldr	r2, [r3, #0]
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80051e4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80051e6:	2300      	movs	r3, #0
 80051e8:	61fb      	str	r3, [r7, #28]
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	695b      	ldr	r3, [r3, #20]
 80051f0:	61fb      	str	r3, [r7, #28]
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	699b      	ldr	r3, [r3, #24]
 80051f8:	61fb      	str	r3, [r7, #28]
 80051fa:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	681a      	ldr	r2, [r3, #0]
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800520a:	601a      	str	r2, [r3, #0]
 800520c:	e178      	b.n	8005500 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005212:	2b02      	cmp	r3, #2
 8005214:	d11b      	bne.n	800524e <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	681a      	ldr	r2, [r3, #0]
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005224:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	681a      	ldr	r2, [r3, #0]
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005234:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005236:	2300      	movs	r3, #0
 8005238:	61bb      	str	r3, [r7, #24]
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	695b      	ldr	r3, [r3, #20]
 8005240:	61bb      	str	r3, [r7, #24]
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	699b      	ldr	r3, [r3, #24]
 8005248:	61bb      	str	r3, [r7, #24]
 800524a:	69bb      	ldr	r3, [r7, #24]
 800524c:	e158      	b.n	8005500 <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	681a      	ldr	r2, [r3, #0]
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800525c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800525e:	2300      	movs	r3, #0
 8005260:	617b      	str	r3, [r7, #20]
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	695b      	ldr	r3, [r3, #20]
 8005268:	617b      	str	r3, [r7, #20]
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	699b      	ldr	r3, [r3, #24]
 8005270:	617b      	str	r3, [r7, #20]
 8005272:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8005274:	e144      	b.n	8005500 <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800527a:	2b03      	cmp	r3, #3
 800527c:	f200 80f1 	bhi.w	8005462 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005284:	2b01      	cmp	r3, #1
 8005286:	d123      	bne.n	80052d0 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005288:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800528a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800528c:	68f8      	ldr	r0, [r7, #12]
 800528e:	f000 ff09 	bl	80060a4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005292:	4603      	mov	r3, r0
 8005294:	2b00      	cmp	r3, #0
 8005296:	d001      	beq.n	800529c <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8005298:	2301      	movs	r3, #1
 800529a:	e145      	b.n	8005528 <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	691a      	ldr	r2, [r3, #16]
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052a6:	b2d2      	uxtb	r2, r2
 80052a8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052ae:	1c5a      	adds	r2, r3, #1
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80052b8:	3b01      	subs	r3, #1
 80052ba:	b29a      	uxth	r2, r3
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80052c4:	b29b      	uxth	r3, r3
 80052c6:	3b01      	subs	r3, #1
 80052c8:	b29a      	uxth	r2, r3
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80052ce:	e117      	b.n	8005500 <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80052d4:	2b02      	cmp	r3, #2
 80052d6:	d14e      	bne.n	8005376 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80052d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052da:	9300      	str	r3, [sp, #0]
 80052dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052de:	2200      	movs	r2, #0
 80052e0:	4906      	ldr	r1, [pc, #24]	@ (80052fc <HAL_I2C_Master_Receive+0x22c>)
 80052e2:	68f8      	ldr	r0, [r7, #12]
 80052e4:	f000 fd34 	bl	8005d50 <I2C_WaitOnFlagUntilTimeout>
 80052e8:	4603      	mov	r3, r0
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d008      	beq.n	8005300 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 80052ee:	2301      	movs	r3, #1
 80052f0:	e11a      	b.n	8005528 <HAL_I2C_Master_Receive+0x458>
 80052f2:	bf00      	nop
 80052f4:	00100002 	.word	0x00100002
 80052f8:	ffff0000 	.word	0xffff0000
 80052fc:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	681a      	ldr	r2, [r3, #0]
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800530e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	691a      	ldr	r2, [r3, #16]
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800531a:	b2d2      	uxtb	r2, r2
 800531c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005322:	1c5a      	adds	r2, r3, #1
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800532c:	3b01      	subs	r3, #1
 800532e:	b29a      	uxth	r2, r3
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005338:	b29b      	uxth	r3, r3
 800533a:	3b01      	subs	r3, #1
 800533c:	b29a      	uxth	r2, r3
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	691a      	ldr	r2, [r3, #16]
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800534c:	b2d2      	uxtb	r2, r2
 800534e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005354:	1c5a      	adds	r2, r3, #1
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800535e:	3b01      	subs	r3, #1
 8005360:	b29a      	uxth	r2, r3
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800536a:	b29b      	uxth	r3, r3
 800536c:	3b01      	subs	r3, #1
 800536e:	b29a      	uxth	r2, r3
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005374:	e0c4      	b.n	8005500 <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005376:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005378:	9300      	str	r3, [sp, #0]
 800537a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800537c:	2200      	movs	r2, #0
 800537e:	496c      	ldr	r1, [pc, #432]	@ (8005530 <HAL_I2C_Master_Receive+0x460>)
 8005380:	68f8      	ldr	r0, [r7, #12]
 8005382:	f000 fce5 	bl	8005d50 <I2C_WaitOnFlagUntilTimeout>
 8005386:	4603      	mov	r3, r0
 8005388:	2b00      	cmp	r3, #0
 800538a:	d001      	beq.n	8005390 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 800538c:	2301      	movs	r3, #1
 800538e:	e0cb      	b.n	8005528 <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	681a      	ldr	r2, [r3, #0]
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800539e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	691a      	ldr	r2, [r3, #16]
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053aa:	b2d2      	uxtb	r2, r2
 80053ac:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053b2:	1c5a      	adds	r2, r3, #1
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80053bc:	3b01      	subs	r3, #1
 80053be:	b29a      	uxth	r2, r3
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80053c8:	b29b      	uxth	r3, r3
 80053ca:	3b01      	subs	r3, #1
 80053cc:	b29a      	uxth	r2, r3
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80053d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053d4:	9300      	str	r3, [sp, #0]
 80053d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053d8:	2200      	movs	r2, #0
 80053da:	4955      	ldr	r1, [pc, #340]	@ (8005530 <HAL_I2C_Master_Receive+0x460>)
 80053dc:	68f8      	ldr	r0, [r7, #12]
 80053de:	f000 fcb7 	bl	8005d50 <I2C_WaitOnFlagUntilTimeout>
 80053e2:	4603      	mov	r3, r0
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d001      	beq.n	80053ec <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 80053e8:	2301      	movs	r3, #1
 80053ea:	e09d      	b.n	8005528 <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	681a      	ldr	r2, [r3, #0]
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80053fa:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	691a      	ldr	r2, [r3, #16]
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005406:	b2d2      	uxtb	r2, r2
 8005408:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800540e:	1c5a      	adds	r2, r3, #1
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005418:	3b01      	subs	r3, #1
 800541a:	b29a      	uxth	r2, r3
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005424:	b29b      	uxth	r3, r3
 8005426:	3b01      	subs	r3, #1
 8005428:	b29a      	uxth	r2, r3
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	691a      	ldr	r2, [r3, #16]
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005438:	b2d2      	uxtb	r2, r2
 800543a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005440:	1c5a      	adds	r2, r3, #1
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800544a:	3b01      	subs	r3, #1
 800544c:	b29a      	uxth	r2, r3
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005456:	b29b      	uxth	r3, r3
 8005458:	3b01      	subs	r3, #1
 800545a:	b29a      	uxth	r2, r3
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005460:	e04e      	b.n	8005500 <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005462:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005464:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005466:	68f8      	ldr	r0, [r7, #12]
 8005468:	f000 fe1c 	bl	80060a4 <I2C_WaitOnRXNEFlagUntilTimeout>
 800546c:	4603      	mov	r3, r0
 800546e:	2b00      	cmp	r3, #0
 8005470:	d001      	beq.n	8005476 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8005472:	2301      	movs	r3, #1
 8005474:	e058      	b.n	8005528 <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	691a      	ldr	r2, [r3, #16]
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005480:	b2d2      	uxtb	r2, r2
 8005482:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005488:	1c5a      	adds	r2, r3, #1
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005492:	3b01      	subs	r3, #1
 8005494:	b29a      	uxth	r2, r3
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800549e:	b29b      	uxth	r3, r3
 80054a0:	3b01      	subs	r3, #1
 80054a2:	b29a      	uxth	r2, r3
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	695b      	ldr	r3, [r3, #20]
 80054ae:	f003 0304 	and.w	r3, r3, #4
 80054b2:	2b04      	cmp	r3, #4
 80054b4:	d124      	bne.n	8005500 <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80054ba:	2b03      	cmp	r3, #3
 80054bc:	d107      	bne.n	80054ce <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	681a      	ldr	r2, [r3, #0]
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80054cc:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	691a      	ldr	r2, [r3, #16]
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054d8:	b2d2      	uxtb	r2, r2
 80054da:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054e0:	1c5a      	adds	r2, r3, #1
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80054ea:	3b01      	subs	r3, #1
 80054ec:	b29a      	uxth	r2, r3
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80054f6:	b29b      	uxth	r3, r3
 80054f8:	3b01      	subs	r3, #1
 80054fa:	b29a      	uxth	r2, r3
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005504:	2b00      	cmp	r3, #0
 8005506:	f47f aeb6 	bne.w	8005276 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	2220      	movs	r2, #32
 800550e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	2200      	movs	r2, #0
 8005516:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	2200      	movs	r2, #0
 800551e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8005522:	2300      	movs	r3, #0
 8005524:	e000      	b.n	8005528 <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 8005526:	2302      	movs	r3, #2
  }
}
 8005528:	4618      	mov	r0, r3
 800552a:	3728      	adds	r7, #40	@ 0x28
 800552c:	46bd      	mov	sp, r7
 800552e:	bd80      	pop	{r7, pc}
 8005530:	00010004 	.word	0x00010004

08005534 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005534:	b580      	push	{r7, lr}
 8005536:	b088      	sub	sp, #32
 8005538:	af02      	add	r7, sp, #8
 800553a:	60f8      	str	r0, [r7, #12]
 800553c:	4608      	mov	r0, r1
 800553e:	4611      	mov	r1, r2
 8005540:	461a      	mov	r2, r3
 8005542:	4603      	mov	r3, r0
 8005544:	817b      	strh	r3, [r7, #10]
 8005546:	460b      	mov	r3, r1
 8005548:	813b      	strh	r3, [r7, #8]
 800554a:	4613      	mov	r3, r2
 800554c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800554e:	f7fe f89d 	bl	800368c <HAL_GetTick>
 8005552:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800555a:	b2db      	uxtb	r3, r3
 800555c:	2b20      	cmp	r3, #32
 800555e:	f040 80d9 	bne.w	8005714 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005562:	697b      	ldr	r3, [r7, #20]
 8005564:	9300      	str	r3, [sp, #0]
 8005566:	2319      	movs	r3, #25
 8005568:	2201      	movs	r2, #1
 800556a:	496d      	ldr	r1, [pc, #436]	@ (8005720 <HAL_I2C_Mem_Write+0x1ec>)
 800556c:	68f8      	ldr	r0, [r7, #12]
 800556e:	f000 fbef 	bl	8005d50 <I2C_WaitOnFlagUntilTimeout>
 8005572:	4603      	mov	r3, r0
 8005574:	2b00      	cmp	r3, #0
 8005576:	d001      	beq.n	800557c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8005578:	2302      	movs	r3, #2
 800557a:	e0cc      	b.n	8005716 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005582:	2b01      	cmp	r3, #1
 8005584:	d101      	bne.n	800558a <HAL_I2C_Mem_Write+0x56>
 8005586:	2302      	movs	r3, #2
 8005588:	e0c5      	b.n	8005716 <HAL_I2C_Mem_Write+0x1e2>
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	2201      	movs	r2, #1
 800558e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	f003 0301 	and.w	r3, r3, #1
 800559c:	2b01      	cmp	r3, #1
 800559e:	d007      	beq.n	80055b0 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	681a      	ldr	r2, [r3, #0]
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	f042 0201 	orr.w	r2, r2, #1
 80055ae:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	681a      	ldr	r2, [r3, #0]
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80055be:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	2221      	movs	r2, #33	@ 0x21
 80055c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	2240      	movs	r2, #64	@ 0x40
 80055cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	2200      	movs	r2, #0
 80055d4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	6a3a      	ldr	r2, [r7, #32]
 80055da:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80055e0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80055e6:	b29a      	uxth	r2, r3
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	4a4d      	ldr	r2, [pc, #308]	@ (8005724 <HAL_I2C_Mem_Write+0x1f0>)
 80055f0:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80055f2:	88f8      	ldrh	r0, [r7, #6]
 80055f4:	893a      	ldrh	r2, [r7, #8]
 80055f6:	8979      	ldrh	r1, [r7, #10]
 80055f8:	697b      	ldr	r3, [r7, #20]
 80055fa:	9301      	str	r3, [sp, #4]
 80055fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055fe:	9300      	str	r3, [sp, #0]
 8005600:	4603      	mov	r3, r0
 8005602:	68f8      	ldr	r0, [r7, #12]
 8005604:	f000 fb0e 	bl	8005c24 <I2C_RequestMemoryWrite>
 8005608:	4603      	mov	r3, r0
 800560a:	2b00      	cmp	r3, #0
 800560c:	d052      	beq.n	80056b4 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800560e:	2301      	movs	r3, #1
 8005610:	e081      	b.n	8005716 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005612:	697a      	ldr	r2, [r7, #20]
 8005614:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005616:	68f8      	ldr	r0, [r7, #12]
 8005618:	f000 fcb4 	bl	8005f84 <I2C_WaitOnTXEFlagUntilTimeout>
 800561c:	4603      	mov	r3, r0
 800561e:	2b00      	cmp	r3, #0
 8005620:	d00d      	beq.n	800563e <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005626:	2b04      	cmp	r3, #4
 8005628:	d107      	bne.n	800563a <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	681a      	ldr	r2, [r3, #0]
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005638:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800563a:	2301      	movs	r3, #1
 800563c:	e06b      	b.n	8005716 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005642:	781a      	ldrb	r2, [r3, #0]
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800564e:	1c5a      	adds	r2, r3, #1
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005658:	3b01      	subs	r3, #1
 800565a:	b29a      	uxth	r2, r3
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005664:	b29b      	uxth	r3, r3
 8005666:	3b01      	subs	r3, #1
 8005668:	b29a      	uxth	r2, r3
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	695b      	ldr	r3, [r3, #20]
 8005674:	f003 0304 	and.w	r3, r3, #4
 8005678:	2b04      	cmp	r3, #4
 800567a:	d11b      	bne.n	80056b4 <HAL_I2C_Mem_Write+0x180>
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005680:	2b00      	cmp	r3, #0
 8005682:	d017      	beq.n	80056b4 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005688:	781a      	ldrb	r2, [r3, #0]
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005694:	1c5a      	adds	r2, r3, #1
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800569e:	3b01      	subs	r3, #1
 80056a0:	b29a      	uxth	r2, r3
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80056aa:	b29b      	uxth	r3, r3
 80056ac:	3b01      	subs	r3, #1
 80056ae:	b29a      	uxth	r2, r3
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d1aa      	bne.n	8005612 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80056bc:	697a      	ldr	r2, [r7, #20]
 80056be:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80056c0:	68f8      	ldr	r0, [r7, #12]
 80056c2:	f000 fca7 	bl	8006014 <I2C_WaitOnBTFFlagUntilTimeout>
 80056c6:	4603      	mov	r3, r0
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d00d      	beq.n	80056e8 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056d0:	2b04      	cmp	r3, #4
 80056d2:	d107      	bne.n	80056e4 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	681a      	ldr	r2, [r3, #0]
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80056e2:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80056e4:	2301      	movs	r3, #1
 80056e6:	e016      	b.n	8005716 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	681a      	ldr	r2, [r3, #0]
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80056f6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	2220      	movs	r2, #32
 80056fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	2200      	movs	r2, #0
 8005704:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	2200      	movs	r2, #0
 800570c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8005710:	2300      	movs	r3, #0
 8005712:	e000      	b.n	8005716 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8005714:	2302      	movs	r3, #2
  }
}
 8005716:	4618      	mov	r0, r3
 8005718:	3718      	adds	r7, #24
 800571a:	46bd      	mov	sp, r7
 800571c:	bd80      	pop	{r7, pc}
 800571e:	bf00      	nop
 8005720:	00100002 	.word	0x00100002
 8005724:	ffff0000 	.word	0xffff0000

08005728 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8005728:	b580      	push	{r7, lr}
 800572a:	b08a      	sub	sp, #40	@ 0x28
 800572c:	af02      	add	r7, sp, #8
 800572e:	60f8      	str	r0, [r7, #12]
 8005730:	607a      	str	r2, [r7, #4]
 8005732:	603b      	str	r3, [r7, #0]
 8005734:	460b      	mov	r3, r1
 8005736:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8005738:	f7fd ffa8 	bl	800368c <HAL_GetTick>
 800573c:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 800573e:	2300      	movs	r3, #0
 8005740:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005748:	b2db      	uxtb	r3, r3
 800574a:	2b20      	cmp	r3, #32
 800574c:	f040 8111 	bne.w	8005972 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005750:	69fb      	ldr	r3, [r7, #28]
 8005752:	9300      	str	r3, [sp, #0]
 8005754:	2319      	movs	r3, #25
 8005756:	2201      	movs	r2, #1
 8005758:	4988      	ldr	r1, [pc, #544]	@ (800597c <HAL_I2C_IsDeviceReady+0x254>)
 800575a:	68f8      	ldr	r0, [r7, #12]
 800575c:	f000 faf8 	bl	8005d50 <I2C_WaitOnFlagUntilTimeout>
 8005760:	4603      	mov	r3, r0
 8005762:	2b00      	cmp	r3, #0
 8005764:	d001      	beq.n	800576a <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8005766:	2302      	movs	r3, #2
 8005768:	e104      	b.n	8005974 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005770:	2b01      	cmp	r3, #1
 8005772:	d101      	bne.n	8005778 <HAL_I2C_IsDeviceReady+0x50>
 8005774:	2302      	movs	r3, #2
 8005776:	e0fd      	b.n	8005974 <HAL_I2C_IsDeviceReady+0x24c>
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	2201      	movs	r2, #1
 800577c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	f003 0301 	and.w	r3, r3, #1
 800578a:	2b01      	cmp	r3, #1
 800578c:	d007      	beq.n	800579e <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	681a      	ldr	r2, [r3, #0]
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	f042 0201 	orr.w	r2, r2, #1
 800579c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	681a      	ldr	r2, [r3, #0]
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80057ac:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	2224      	movs	r2, #36	@ 0x24
 80057b2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	2200      	movs	r2, #0
 80057ba:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	4a70      	ldr	r2, [pc, #448]	@ (8005980 <HAL_I2C_IsDeviceReady+0x258>)
 80057c0:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	681a      	ldr	r2, [r3, #0]
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80057d0:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 80057d2:	69fb      	ldr	r3, [r7, #28]
 80057d4:	9300      	str	r3, [sp, #0]
 80057d6:	683b      	ldr	r3, [r7, #0]
 80057d8:	2200      	movs	r2, #0
 80057da:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80057de:	68f8      	ldr	r0, [r7, #12]
 80057e0:	f000 fab6 	bl	8005d50 <I2C_WaitOnFlagUntilTimeout>
 80057e4:	4603      	mov	r3, r0
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d00d      	beq.n	8005806 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80057f4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80057f8:	d103      	bne.n	8005802 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005800:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 8005802:	2303      	movs	r3, #3
 8005804:	e0b6      	b.n	8005974 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005806:	897b      	ldrh	r3, [r7, #10]
 8005808:	b2db      	uxtb	r3, r3
 800580a:	461a      	mov	r2, r3
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005814:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8005816:	f7fd ff39 	bl	800368c <HAL_GetTick>
 800581a:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	695b      	ldr	r3, [r3, #20]
 8005822:	f003 0302 	and.w	r3, r3, #2
 8005826:	2b02      	cmp	r3, #2
 8005828:	bf0c      	ite	eq
 800582a:	2301      	moveq	r3, #1
 800582c:	2300      	movne	r3, #0
 800582e:	b2db      	uxtb	r3, r3
 8005830:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	695b      	ldr	r3, [r3, #20]
 8005838:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800583c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005840:	bf0c      	ite	eq
 8005842:	2301      	moveq	r3, #1
 8005844:	2300      	movne	r3, #0
 8005846:	b2db      	uxtb	r3, r3
 8005848:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800584a:	e025      	b.n	8005898 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800584c:	f7fd ff1e 	bl	800368c <HAL_GetTick>
 8005850:	4602      	mov	r2, r0
 8005852:	69fb      	ldr	r3, [r7, #28]
 8005854:	1ad3      	subs	r3, r2, r3
 8005856:	683a      	ldr	r2, [r7, #0]
 8005858:	429a      	cmp	r2, r3
 800585a:	d302      	bcc.n	8005862 <HAL_I2C_IsDeviceReady+0x13a>
 800585c:	683b      	ldr	r3, [r7, #0]
 800585e:	2b00      	cmp	r3, #0
 8005860:	d103      	bne.n	800586a <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	22a0      	movs	r2, #160	@ 0xa0
 8005866:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	695b      	ldr	r3, [r3, #20]
 8005870:	f003 0302 	and.w	r3, r3, #2
 8005874:	2b02      	cmp	r3, #2
 8005876:	bf0c      	ite	eq
 8005878:	2301      	moveq	r3, #1
 800587a:	2300      	movne	r3, #0
 800587c:	b2db      	uxtb	r3, r3
 800587e:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	695b      	ldr	r3, [r3, #20]
 8005886:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800588a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800588e:	bf0c      	ite	eq
 8005890:	2301      	moveq	r3, #1
 8005892:	2300      	movne	r3, #0
 8005894:	b2db      	uxtb	r3, r3
 8005896:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800589e:	b2db      	uxtb	r3, r3
 80058a0:	2ba0      	cmp	r3, #160	@ 0xa0
 80058a2:	d005      	beq.n	80058b0 <HAL_I2C_IsDeviceReady+0x188>
 80058a4:	7dfb      	ldrb	r3, [r7, #23]
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d102      	bne.n	80058b0 <HAL_I2C_IsDeviceReady+0x188>
 80058aa:	7dbb      	ldrb	r3, [r7, #22]
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d0cd      	beq.n	800584c <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	2220      	movs	r2, #32
 80058b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	695b      	ldr	r3, [r3, #20]
 80058be:	f003 0302 	and.w	r3, r3, #2
 80058c2:	2b02      	cmp	r3, #2
 80058c4:	d129      	bne.n	800591a <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	681a      	ldr	r2, [r3, #0]
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80058d4:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80058d6:	2300      	movs	r3, #0
 80058d8:	613b      	str	r3, [r7, #16]
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	695b      	ldr	r3, [r3, #20]
 80058e0:	613b      	str	r3, [r7, #16]
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	699b      	ldr	r3, [r3, #24]
 80058e8:	613b      	str	r3, [r7, #16]
 80058ea:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80058ec:	69fb      	ldr	r3, [r7, #28]
 80058ee:	9300      	str	r3, [sp, #0]
 80058f0:	2319      	movs	r3, #25
 80058f2:	2201      	movs	r2, #1
 80058f4:	4921      	ldr	r1, [pc, #132]	@ (800597c <HAL_I2C_IsDeviceReady+0x254>)
 80058f6:	68f8      	ldr	r0, [r7, #12]
 80058f8:	f000 fa2a 	bl	8005d50 <I2C_WaitOnFlagUntilTimeout>
 80058fc:	4603      	mov	r3, r0
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d001      	beq.n	8005906 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8005902:	2301      	movs	r3, #1
 8005904:	e036      	b.n	8005974 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	2220      	movs	r2, #32
 800590a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	2200      	movs	r2, #0
 8005912:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 8005916:	2300      	movs	r3, #0
 8005918:	e02c      	b.n	8005974 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	681a      	ldr	r2, [r3, #0]
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005928:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005932:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005934:	69fb      	ldr	r3, [r7, #28]
 8005936:	9300      	str	r3, [sp, #0]
 8005938:	2319      	movs	r3, #25
 800593a:	2201      	movs	r2, #1
 800593c:	490f      	ldr	r1, [pc, #60]	@ (800597c <HAL_I2C_IsDeviceReady+0x254>)
 800593e:	68f8      	ldr	r0, [r7, #12]
 8005940:	f000 fa06 	bl	8005d50 <I2C_WaitOnFlagUntilTimeout>
 8005944:	4603      	mov	r3, r0
 8005946:	2b00      	cmp	r3, #0
 8005948:	d001      	beq.n	800594e <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 800594a:	2301      	movs	r3, #1
 800594c:	e012      	b.n	8005974 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 800594e:	69bb      	ldr	r3, [r7, #24]
 8005950:	3301      	adds	r3, #1
 8005952:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8005954:	69ba      	ldr	r2, [r7, #24]
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	429a      	cmp	r2, r3
 800595a:	f4ff af32 	bcc.w	80057c2 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	2220      	movs	r2, #32
 8005962:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	2200      	movs	r2, #0
 800596a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800596e:	2301      	movs	r3, #1
 8005970:	e000      	b.n	8005974 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8005972:	2302      	movs	r3, #2
  }
}
 8005974:	4618      	mov	r0, r3
 8005976:	3720      	adds	r7, #32
 8005978:	46bd      	mov	sp, r7
 800597a:	bd80      	pop	{r7, pc}
 800597c:	00100002 	.word	0x00100002
 8005980:	ffff0000 	.word	0xffff0000

08005984 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8005984:	b580      	push	{r7, lr}
 8005986:	b088      	sub	sp, #32
 8005988:	af02      	add	r7, sp, #8
 800598a:	60f8      	str	r0, [r7, #12]
 800598c:	607a      	str	r2, [r7, #4]
 800598e:	603b      	str	r3, [r7, #0]
 8005990:	460b      	mov	r3, r1
 8005992:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005998:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800599a:	697b      	ldr	r3, [r7, #20]
 800599c:	2b08      	cmp	r3, #8
 800599e:	d006      	beq.n	80059ae <I2C_MasterRequestWrite+0x2a>
 80059a0:	697b      	ldr	r3, [r7, #20]
 80059a2:	2b01      	cmp	r3, #1
 80059a4:	d003      	beq.n	80059ae <I2C_MasterRequestWrite+0x2a>
 80059a6:	697b      	ldr	r3, [r7, #20]
 80059a8:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80059ac:	d108      	bne.n	80059c0 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	681a      	ldr	r2, [r3, #0]
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80059bc:	601a      	str	r2, [r3, #0]
 80059be:	e00b      	b.n	80059d8 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80059c4:	2b12      	cmp	r3, #18
 80059c6:	d107      	bne.n	80059d8 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	681a      	ldr	r2, [r3, #0]
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80059d6:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80059d8:	683b      	ldr	r3, [r7, #0]
 80059da:	9300      	str	r3, [sp, #0]
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	2200      	movs	r2, #0
 80059e0:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80059e4:	68f8      	ldr	r0, [r7, #12]
 80059e6:	f000 f9b3 	bl	8005d50 <I2C_WaitOnFlagUntilTimeout>
 80059ea:	4603      	mov	r3, r0
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d00d      	beq.n	8005a0c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80059fa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80059fe:	d103      	bne.n	8005a08 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005a06:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005a08:	2303      	movs	r3, #3
 8005a0a:	e035      	b.n	8005a78 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	691b      	ldr	r3, [r3, #16]
 8005a10:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005a14:	d108      	bne.n	8005a28 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005a16:	897b      	ldrh	r3, [r7, #10]
 8005a18:	b2db      	uxtb	r3, r3
 8005a1a:	461a      	mov	r2, r3
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005a24:	611a      	str	r2, [r3, #16]
 8005a26:	e01b      	b.n	8005a60 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005a28:	897b      	ldrh	r3, [r7, #10]
 8005a2a:	11db      	asrs	r3, r3, #7
 8005a2c:	b2db      	uxtb	r3, r3
 8005a2e:	f003 0306 	and.w	r3, r3, #6
 8005a32:	b2db      	uxtb	r3, r3
 8005a34:	f063 030f 	orn	r3, r3, #15
 8005a38:	b2da      	uxtb	r2, r3
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005a40:	683b      	ldr	r3, [r7, #0]
 8005a42:	687a      	ldr	r2, [r7, #4]
 8005a44:	490e      	ldr	r1, [pc, #56]	@ (8005a80 <I2C_MasterRequestWrite+0xfc>)
 8005a46:	68f8      	ldr	r0, [r7, #12]
 8005a48:	f000 f9fc 	bl	8005e44 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005a4c:	4603      	mov	r3, r0
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d001      	beq.n	8005a56 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8005a52:	2301      	movs	r3, #1
 8005a54:	e010      	b.n	8005a78 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8005a56:	897b      	ldrh	r3, [r7, #10]
 8005a58:	b2da      	uxtb	r2, r3
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005a60:	683b      	ldr	r3, [r7, #0]
 8005a62:	687a      	ldr	r2, [r7, #4]
 8005a64:	4907      	ldr	r1, [pc, #28]	@ (8005a84 <I2C_MasterRequestWrite+0x100>)
 8005a66:	68f8      	ldr	r0, [r7, #12]
 8005a68:	f000 f9ec 	bl	8005e44 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005a6c:	4603      	mov	r3, r0
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d001      	beq.n	8005a76 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8005a72:	2301      	movs	r3, #1
 8005a74:	e000      	b.n	8005a78 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8005a76:	2300      	movs	r3, #0
}
 8005a78:	4618      	mov	r0, r3
 8005a7a:	3718      	adds	r7, #24
 8005a7c:	46bd      	mov	sp, r7
 8005a7e:	bd80      	pop	{r7, pc}
 8005a80:	00010008 	.word	0x00010008
 8005a84:	00010002 	.word	0x00010002

08005a88 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8005a88:	b580      	push	{r7, lr}
 8005a8a:	b088      	sub	sp, #32
 8005a8c:	af02      	add	r7, sp, #8
 8005a8e:	60f8      	str	r0, [r7, #12]
 8005a90:	607a      	str	r2, [r7, #4]
 8005a92:	603b      	str	r3, [r7, #0]
 8005a94:	460b      	mov	r3, r1
 8005a96:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a9c:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	681a      	ldr	r2, [r3, #0]
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005aac:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8005aae:	697b      	ldr	r3, [r7, #20]
 8005ab0:	2b08      	cmp	r3, #8
 8005ab2:	d006      	beq.n	8005ac2 <I2C_MasterRequestRead+0x3a>
 8005ab4:	697b      	ldr	r3, [r7, #20]
 8005ab6:	2b01      	cmp	r3, #1
 8005ab8:	d003      	beq.n	8005ac2 <I2C_MasterRequestRead+0x3a>
 8005aba:	697b      	ldr	r3, [r7, #20]
 8005abc:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005ac0:	d108      	bne.n	8005ad4 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	681a      	ldr	r2, [r3, #0]
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005ad0:	601a      	str	r2, [r3, #0]
 8005ad2:	e00b      	b.n	8005aec <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ad8:	2b11      	cmp	r3, #17
 8005ada:	d107      	bne.n	8005aec <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	681a      	ldr	r2, [r3, #0]
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005aea:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005aec:	683b      	ldr	r3, [r7, #0]
 8005aee:	9300      	str	r3, [sp, #0]
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	2200      	movs	r2, #0
 8005af4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005af8:	68f8      	ldr	r0, [r7, #12]
 8005afa:	f000 f929 	bl	8005d50 <I2C_WaitOnFlagUntilTimeout>
 8005afe:	4603      	mov	r3, r0
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d00d      	beq.n	8005b20 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005b0e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005b12:	d103      	bne.n	8005b1c <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005b1a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005b1c:	2303      	movs	r3, #3
 8005b1e:	e079      	b.n	8005c14 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	691b      	ldr	r3, [r3, #16]
 8005b24:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005b28:	d108      	bne.n	8005b3c <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005b2a:	897b      	ldrh	r3, [r7, #10]
 8005b2c:	b2db      	uxtb	r3, r3
 8005b2e:	f043 0301 	orr.w	r3, r3, #1
 8005b32:	b2da      	uxtb	r2, r3
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	611a      	str	r2, [r3, #16]
 8005b3a:	e05f      	b.n	8005bfc <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005b3c:	897b      	ldrh	r3, [r7, #10]
 8005b3e:	11db      	asrs	r3, r3, #7
 8005b40:	b2db      	uxtb	r3, r3
 8005b42:	f003 0306 	and.w	r3, r3, #6
 8005b46:	b2db      	uxtb	r3, r3
 8005b48:	f063 030f 	orn	r3, r3, #15
 8005b4c:	b2da      	uxtb	r2, r3
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005b54:	683b      	ldr	r3, [r7, #0]
 8005b56:	687a      	ldr	r2, [r7, #4]
 8005b58:	4930      	ldr	r1, [pc, #192]	@ (8005c1c <I2C_MasterRequestRead+0x194>)
 8005b5a:	68f8      	ldr	r0, [r7, #12]
 8005b5c:	f000 f972 	bl	8005e44 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005b60:	4603      	mov	r3, r0
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d001      	beq.n	8005b6a <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8005b66:	2301      	movs	r3, #1
 8005b68:	e054      	b.n	8005c14 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8005b6a:	897b      	ldrh	r3, [r7, #10]
 8005b6c:	b2da      	uxtb	r2, r3
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005b74:	683b      	ldr	r3, [r7, #0]
 8005b76:	687a      	ldr	r2, [r7, #4]
 8005b78:	4929      	ldr	r1, [pc, #164]	@ (8005c20 <I2C_MasterRequestRead+0x198>)
 8005b7a:	68f8      	ldr	r0, [r7, #12]
 8005b7c:	f000 f962 	bl	8005e44 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005b80:	4603      	mov	r3, r0
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d001      	beq.n	8005b8a <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8005b86:	2301      	movs	r3, #1
 8005b88:	e044      	b.n	8005c14 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005b8a:	2300      	movs	r3, #0
 8005b8c:	613b      	str	r3, [r7, #16]
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	695b      	ldr	r3, [r3, #20]
 8005b94:	613b      	str	r3, [r7, #16]
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	699b      	ldr	r3, [r3, #24]
 8005b9c:	613b      	str	r3, [r7, #16]
 8005b9e:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	681a      	ldr	r2, [r3, #0]
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005bae:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005bb0:	683b      	ldr	r3, [r7, #0]
 8005bb2:	9300      	str	r3, [sp, #0]
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	2200      	movs	r2, #0
 8005bb8:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005bbc:	68f8      	ldr	r0, [r7, #12]
 8005bbe:	f000 f8c7 	bl	8005d50 <I2C_WaitOnFlagUntilTimeout>
 8005bc2:	4603      	mov	r3, r0
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	d00d      	beq.n	8005be4 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005bd2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005bd6:	d103      	bne.n	8005be0 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005bde:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8005be0:	2303      	movs	r3, #3
 8005be2:	e017      	b.n	8005c14 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8005be4:	897b      	ldrh	r3, [r7, #10]
 8005be6:	11db      	asrs	r3, r3, #7
 8005be8:	b2db      	uxtb	r3, r3
 8005bea:	f003 0306 	and.w	r3, r3, #6
 8005bee:	b2db      	uxtb	r3, r3
 8005bf0:	f063 030e 	orn	r3, r3, #14
 8005bf4:	b2da      	uxtb	r2, r3
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005bfc:	683b      	ldr	r3, [r7, #0]
 8005bfe:	687a      	ldr	r2, [r7, #4]
 8005c00:	4907      	ldr	r1, [pc, #28]	@ (8005c20 <I2C_MasterRequestRead+0x198>)
 8005c02:	68f8      	ldr	r0, [r7, #12]
 8005c04:	f000 f91e 	bl	8005e44 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005c08:	4603      	mov	r3, r0
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d001      	beq.n	8005c12 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8005c0e:	2301      	movs	r3, #1
 8005c10:	e000      	b.n	8005c14 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8005c12:	2300      	movs	r3, #0
}
 8005c14:	4618      	mov	r0, r3
 8005c16:	3718      	adds	r7, #24
 8005c18:	46bd      	mov	sp, r7
 8005c1a:	bd80      	pop	{r7, pc}
 8005c1c:	00010008 	.word	0x00010008
 8005c20:	00010002 	.word	0x00010002

08005c24 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005c24:	b580      	push	{r7, lr}
 8005c26:	b088      	sub	sp, #32
 8005c28:	af02      	add	r7, sp, #8
 8005c2a:	60f8      	str	r0, [r7, #12]
 8005c2c:	4608      	mov	r0, r1
 8005c2e:	4611      	mov	r1, r2
 8005c30:	461a      	mov	r2, r3
 8005c32:	4603      	mov	r3, r0
 8005c34:	817b      	strh	r3, [r7, #10]
 8005c36:	460b      	mov	r3, r1
 8005c38:	813b      	strh	r3, [r7, #8]
 8005c3a:	4613      	mov	r3, r2
 8005c3c:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	681a      	ldr	r2, [r3, #0]
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005c4c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005c4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c50:	9300      	str	r3, [sp, #0]
 8005c52:	6a3b      	ldr	r3, [r7, #32]
 8005c54:	2200      	movs	r2, #0
 8005c56:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005c5a:	68f8      	ldr	r0, [r7, #12]
 8005c5c:	f000 f878 	bl	8005d50 <I2C_WaitOnFlagUntilTimeout>
 8005c60:	4603      	mov	r3, r0
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d00d      	beq.n	8005c82 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005c70:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005c74:	d103      	bne.n	8005c7e <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005c7c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005c7e:	2303      	movs	r3, #3
 8005c80:	e05f      	b.n	8005d42 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005c82:	897b      	ldrh	r3, [r7, #10]
 8005c84:	b2db      	uxtb	r3, r3
 8005c86:	461a      	mov	r2, r3
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005c90:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005c92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c94:	6a3a      	ldr	r2, [r7, #32]
 8005c96:	492d      	ldr	r1, [pc, #180]	@ (8005d4c <I2C_RequestMemoryWrite+0x128>)
 8005c98:	68f8      	ldr	r0, [r7, #12]
 8005c9a:	f000 f8d3 	bl	8005e44 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005c9e:	4603      	mov	r3, r0
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d001      	beq.n	8005ca8 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8005ca4:	2301      	movs	r3, #1
 8005ca6:	e04c      	b.n	8005d42 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005ca8:	2300      	movs	r3, #0
 8005caa:	617b      	str	r3, [r7, #20]
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	695b      	ldr	r3, [r3, #20]
 8005cb2:	617b      	str	r3, [r7, #20]
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	699b      	ldr	r3, [r3, #24]
 8005cba:	617b      	str	r3, [r7, #20]
 8005cbc:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005cbe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005cc0:	6a39      	ldr	r1, [r7, #32]
 8005cc2:	68f8      	ldr	r0, [r7, #12]
 8005cc4:	f000 f95e 	bl	8005f84 <I2C_WaitOnTXEFlagUntilTimeout>
 8005cc8:	4603      	mov	r3, r0
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d00d      	beq.n	8005cea <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005cd2:	2b04      	cmp	r3, #4
 8005cd4:	d107      	bne.n	8005ce6 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	681a      	ldr	r2, [r3, #0]
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005ce4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005ce6:	2301      	movs	r3, #1
 8005ce8:	e02b      	b.n	8005d42 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005cea:	88fb      	ldrh	r3, [r7, #6]
 8005cec:	2b01      	cmp	r3, #1
 8005cee:	d105      	bne.n	8005cfc <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005cf0:	893b      	ldrh	r3, [r7, #8]
 8005cf2:	b2da      	uxtb	r2, r3
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	611a      	str	r2, [r3, #16]
 8005cfa:	e021      	b.n	8005d40 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005cfc:	893b      	ldrh	r3, [r7, #8]
 8005cfe:	0a1b      	lsrs	r3, r3, #8
 8005d00:	b29b      	uxth	r3, r3
 8005d02:	b2da      	uxtb	r2, r3
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005d0a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005d0c:	6a39      	ldr	r1, [r7, #32]
 8005d0e:	68f8      	ldr	r0, [r7, #12]
 8005d10:	f000 f938 	bl	8005f84 <I2C_WaitOnTXEFlagUntilTimeout>
 8005d14:	4603      	mov	r3, r0
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d00d      	beq.n	8005d36 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d1e:	2b04      	cmp	r3, #4
 8005d20:	d107      	bne.n	8005d32 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	681a      	ldr	r2, [r3, #0]
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005d30:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005d32:	2301      	movs	r3, #1
 8005d34:	e005      	b.n	8005d42 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005d36:	893b      	ldrh	r3, [r7, #8]
 8005d38:	b2da      	uxtb	r2, r3
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8005d40:	2300      	movs	r3, #0
}
 8005d42:	4618      	mov	r0, r3
 8005d44:	3718      	adds	r7, #24
 8005d46:	46bd      	mov	sp, r7
 8005d48:	bd80      	pop	{r7, pc}
 8005d4a:	bf00      	nop
 8005d4c:	00010002 	.word	0x00010002

08005d50 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005d50:	b580      	push	{r7, lr}
 8005d52:	b084      	sub	sp, #16
 8005d54:	af00      	add	r7, sp, #0
 8005d56:	60f8      	str	r0, [r7, #12]
 8005d58:	60b9      	str	r1, [r7, #8]
 8005d5a:	603b      	str	r3, [r7, #0]
 8005d5c:	4613      	mov	r3, r2
 8005d5e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005d60:	e048      	b.n	8005df4 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005d62:	683b      	ldr	r3, [r7, #0]
 8005d64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d68:	d044      	beq.n	8005df4 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005d6a:	f7fd fc8f 	bl	800368c <HAL_GetTick>
 8005d6e:	4602      	mov	r2, r0
 8005d70:	69bb      	ldr	r3, [r7, #24]
 8005d72:	1ad3      	subs	r3, r2, r3
 8005d74:	683a      	ldr	r2, [r7, #0]
 8005d76:	429a      	cmp	r2, r3
 8005d78:	d302      	bcc.n	8005d80 <I2C_WaitOnFlagUntilTimeout+0x30>
 8005d7a:	683b      	ldr	r3, [r7, #0]
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d139      	bne.n	8005df4 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8005d80:	68bb      	ldr	r3, [r7, #8]
 8005d82:	0c1b      	lsrs	r3, r3, #16
 8005d84:	b2db      	uxtb	r3, r3
 8005d86:	2b01      	cmp	r3, #1
 8005d88:	d10d      	bne.n	8005da6 <I2C_WaitOnFlagUntilTimeout+0x56>
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	695b      	ldr	r3, [r3, #20]
 8005d90:	43da      	mvns	r2, r3
 8005d92:	68bb      	ldr	r3, [r7, #8]
 8005d94:	4013      	ands	r3, r2
 8005d96:	b29b      	uxth	r3, r3
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	bf0c      	ite	eq
 8005d9c:	2301      	moveq	r3, #1
 8005d9e:	2300      	movne	r3, #0
 8005da0:	b2db      	uxtb	r3, r3
 8005da2:	461a      	mov	r2, r3
 8005da4:	e00c      	b.n	8005dc0 <I2C_WaitOnFlagUntilTimeout+0x70>
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	699b      	ldr	r3, [r3, #24]
 8005dac:	43da      	mvns	r2, r3
 8005dae:	68bb      	ldr	r3, [r7, #8]
 8005db0:	4013      	ands	r3, r2
 8005db2:	b29b      	uxth	r3, r3
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	bf0c      	ite	eq
 8005db8:	2301      	moveq	r3, #1
 8005dba:	2300      	movne	r3, #0
 8005dbc:	b2db      	uxtb	r3, r3
 8005dbe:	461a      	mov	r2, r3
 8005dc0:	79fb      	ldrb	r3, [r7, #7]
 8005dc2:	429a      	cmp	r2, r3
 8005dc4:	d116      	bne.n	8005df4 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	2200      	movs	r2, #0
 8005dca:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	2220      	movs	r2, #32
 8005dd0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	2200      	movs	r2, #0
 8005dd8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005de0:	f043 0220 	orr.w	r2, r3, #32
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	2200      	movs	r2, #0
 8005dec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005df0:	2301      	movs	r3, #1
 8005df2:	e023      	b.n	8005e3c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005df4:	68bb      	ldr	r3, [r7, #8]
 8005df6:	0c1b      	lsrs	r3, r3, #16
 8005df8:	b2db      	uxtb	r3, r3
 8005dfa:	2b01      	cmp	r3, #1
 8005dfc:	d10d      	bne.n	8005e1a <I2C_WaitOnFlagUntilTimeout+0xca>
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	695b      	ldr	r3, [r3, #20]
 8005e04:	43da      	mvns	r2, r3
 8005e06:	68bb      	ldr	r3, [r7, #8]
 8005e08:	4013      	ands	r3, r2
 8005e0a:	b29b      	uxth	r3, r3
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	bf0c      	ite	eq
 8005e10:	2301      	moveq	r3, #1
 8005e12:	2300      	movne	r3, #0
 8005e14:	b2db      	uxtb	r3, r3
 8005e16:	461a      	mov	r2, r3
 8005e18:	e00c      	b.n	8005e34 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	699b      	ldr	r3, [r3, #24]
 8005e20:	43da      	mvns	r2, r3
 8005e22:	68bb      	ldr	r3, [r7, #8]
 8005e24:	4013      	ands	r3, r2
 8005e26:	b29b      	uxth	r3, r3
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	bf0c      	ite	eq
 8005e2c:	2301      	moveq	r3, #1
 8005e2e:	2300      	movne	r3, #0
 8005e30:	b2db      	uxtb	r3, r3
 8005e32:	461a      	mov	r2, r3
 8005e34:	79fb      	ldrb	r3, [r7, #7]
 8005e36:	429a      	cmp	r2, r3
 8005e38:	d093      	beq.n	8005d62 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005e3a:	2300      	movs	r3, #0
}
 8005e3c:	4618      	mov	r0, r3
 8005e3e:	3710      	adds	r7, #16
 8005e40:	46bd      	mov	sp, r7
 8005e42:	bd80      	pop	{r7, pc}

08005e44 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005e44:	b580      	push	{r7, lr}
 8005e46:	b084      	sub	sp, #16
 8005e48:	af00      	add	r7, sp, #0
 8005e4a:	60f8      	str	r0, [r7, #12]
 8005e4c:	60b9      	str	r1, [r7, #8]
 8005e4e:	607a      	str	r2, [r7, #4]
 8005e50:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005e52:	e071      	b.n	8005f38 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	695b      	ldr	r3, [r3, #20]
 8005e5a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005e5e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005e62:	d123      	bne.n	8005eac <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	681a      	ldr	r2, [r3, #0]
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005e72:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005e7c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	2200      	movs	r2, #0
 8005e82:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	2220      	movs	r2, #32
 8005e88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	2200      	movs	r2, #0
 8005e90:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e98:	f043 0204 	orr.w	r2, r3, #4
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	2200      	movs	r2, #0
 8005ea4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005ea8:	2301      	movs	r3, #1
 8005eaa:	e067      	b.n	8005f7c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005eb2:	d041      	beq.n	8005f38 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005eb4:	f7fd fbea 	bl	800368c <HAL_GetTick>
 8005eb8:	4602      	mov	r2, r0
 8005eba:	683b      	ldr	r3, [r7, #0]
 8005ebc:	1ad3      	subs	r3, r2, r3
 8005ebe:	687a      	ldr	r2, [r7, #4]
 8005ec0:	429a      	cmp	r2, r3
 8005ec2:	d302      	bcc.n	8005eca <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d136      	bne.n	8005f38 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8005eca:	68bb      	ldr	r3, [r7, #8]
 8005ecc:	0c1b      	lsrs	r3, r3, #16
 8005ece:	b2db      	uxtb	r3, r3
 8005ed0:	2b01      	cmp	r3, #1
 8005ed2:	d10c      	bne.n	8005eee <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	695b      	ldr	r3, [r3, #20]
 8005eda:	43da      	mvns	r2, r3
 8005edc:	68bb      	ldr	r3, [r7, #8]
 8005ede:	4013      	ands	r3, r2
 8005ee0:	b29b      	uxth	r3, r3
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	bf14      	ite	ne
 8005ee6:	2301      	movne	r3, #1
 8005ee8:	2300      	moveq	r3, #0
 8005eea:	b2db      	uxtb	r3, r3
 8005eec:	e00b      	b.n	8005f06 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	699b      	ldr	r3, [r3, #24]
 8005ef4:	43da      	mvns	r2, r3
 8005ef6:	68bb      	ldr	r3, [r7, #8]
 8005ef8:	4013      	ands	r3, r2
 8005efa:	b29b      	uxth	r3, r3
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	bf14      	ite	ne
 8005f00:	2301      	movne	r3, #1
 8005f02:	2300      	moveq	r3, #0
 8005f04:	b2db      	uxtb	r3, r3
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d016      	beq.n	8005f38 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	2200      	movs	r2, #0
 8005f0e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	2220      	movs	r2, #32
 8005f14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	2200      	movs	r2, #0
 8005f1c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f24:	f043 0220 	orr.w	r2, r3, #32
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	2200      	movs	r2, #0
 8005f30:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005f34:	2301      	movs	r3, #1
 8005f36:	e021      	b.n	8005f7c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005f38:	68bb      	ldr	r3, [r7, #8]
 8005f3a:	0c1b      	lsrs	r3, r3, #16
 8005f3c:	b2db      	uxtb	r3, r3
 8005f3e:	2b01      	cmp	r3, #1
 8005f40:	d10c      	bne.n	8005f5c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	695b      	ldr	r3, [r3, #20]
 8005f48:	43da      	mvns	r2, r3
 8005f4a:	68bb      	ldr	r3, [r7, #8]
 8005f4c:	4013      	ands	r3, r2
 8005f4e:	b29b      	uxth	r3, r3
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	bf14      	ite	ne
 8005f54:	2301      	movne	r3, #1
 8005f56:	2300      	moveq	r3, #0
 8005f58:	b2db      	uxtb	r3, r3
 8005f5a:	e00b      	b.n	8005f74 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	699b      	ldr	r3, [r3, #24]
 8005f62:	43da      	mvns	r2, r3
 8005f64:	68bb      	ldr	r3, [r7, #8]
 8005f66:	4013      	ands	r3, r2
 8005f68:	b29b      	uxth	r3, r3
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	bf14      	ite	ne
 8005f6e:	2301      	movne	r3, #1
 8005f70:	2300      	moveq	r3, #0
 8005f72:	b2db      	uxtb	r3, r3
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	f47f af6d 	bne.w	8005e54 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8005f7a:	2300      	movs	r3, #0
}
 8005f7c:	4618      	mov	r0, r3
 8005f7e:	3710      	adds	r7, #16
 8005f80:	46bd      	mov	sp, r7
 8005f82:	bd80      	pop	{r7, pc}

08005f84 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005f84:	b580      	push	{r7, lr}
 8005f86:	b084      	sub	sp, #16
 8005f88:	af00      	add	r7, sp, #0
 8005f8a:	60f8      	str	r0, [r7, #12]
 8005f8c:	60b9      	str	r1, [r7, #8]
 8005f8e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005f90:	e034      	b.n	8005ffc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005f92:	68f8      	ldr	r0, [r7, #12]
 8005f94:	f000 f8e3 	bl	800615e <I2C_IsAcknowledgeFailed>
 8005f98:	4603      	mov	r3, r0
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d001      	beq.n	8005fa2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005f9e:	2301      	movs	r3, #1
 8005fa0:	e034      	b.n	800600c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005fa2:	68bb      	ldr	r3, [r7, #8]
 8005fa4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005fa8:	d028      	beq.n	8005ffc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005faa:	f7fd fb6f 	bl	800368c <HAL_GetTick>
 8005fae:	4602      	mov	r2, r0
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	1ad3      	subs	r3, r2, r3
 8005fb4:	68ba      	ldr	r2, [r7, #8]
 8005fb6:	429a      	cmp	r2, r3
 8005fb8:	d302      	bcc.n	8005fc0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005fba:	68bb      	ldr	r3, [r7, #8]
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	d11d      	bne.n	8005ffc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	695b      	ldr	r3, [r3, #20]
 8005fc6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005fca:	2b80      	cmp	r3, #128	@ 0x80
 8005fcc:	d016      	beq.n	8005ffc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	2200      	movs	r2, #0
 8005fd2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	2220      	movs	r2, #32
 8005fd8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	2200      	movs	r2, #0
 8005fe0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005fe8:	f043 0220 	orr.w	r2, r3, #32
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	2200      	movs	r2, #0
 8005ff4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005ff8:	2301      	movs	r3, #1
 8005ffa:	e007      	b.n	800600c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	695b      	ldr	r3, [r3, #20]
 8006002:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006006:	2b80      	cmp	r3, #128	@ 0x80
 8006008:	d1c3      	bne.n	8005f92 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800600a:	2300      	movs	r3, #0
}
 800600c:	4618      	mov	r0, r3
 800600e:	3710      	adds	r7, #16
 8006010:	46bd      	mov	sp, r7
 8006012:	bd80      	pop	{r7, pc}

08006014 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006014:	b580      	push	{r7, lr}
 8006016:	b084      	sub	sp, #16
 8006018:	af00      	add	r7, sp, #0
 800601a:	60f8      	str	r0, [r7, #12]
 800601c:	60b9      	str	r1, [r7, #8]
 800601e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006020:	e034      	b.n	800608c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006022:	68f8      	ldr	r0, [r7, #12]
 8006024:	f000 f89b 	bl	800615e <I2C_IsAcknowledgeFailed>
 8006028:	4603      	mov	r3, r0
 800602a:	2b00      	cmp	r3, #0
 800602c:	d001      	beq.n	8006032 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800602e:	2301      	movs	r3, #1
 8006030:	e034      	b.n	800609c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006032:	68bb      	ldr	r3, [r7, #8]
 8006034:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006038:	d028      	beq.n	800608c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800603a:	f7fd fb27 	bl	800368c <HAL_GetTick>
 800603e:	4602      	mov	r2, r0
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	1ad3      	subs	r3, r2, r3
 8006044:	68ba      	ldr	r2, [r7, #8]
 8006046:	429a      	cmp	r2, r3
 8006048:	d302      	bcc.n	8006050 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800604a:	68bb      	ldr	r3, [r7, #8]
 800604c:	2b00      	cmp	r3, #0
 800604e:	d11d      	bne.n	800608c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	695b      	ldr	r3, [r3, #20]
 8006056:	f003 0304 	and.w	r3, r3, #4
 800605a:	2b04      	cmp	r3, #4
 800605c:	d016      	beq.n	800608c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	2200      	movs	r2, #0
 8006062:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	2220      	movs	r2, #32
 8006068:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	2200      	movs	r2, #0
 8006070:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006078:	f043 0220 	orr.w	r2, r3, #32
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	2200      	movs	r2, #0
 8006084:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006088:	2301      	movs	r3, #1
 800608a:	e007      	b.n	800609c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	695b      	ldr	r3, [r3, #20]
 8006092:	f003 0304 	and.w	r3, r3, #4
 8006096:	2b04      	cmp	r3, #4
 8006098:	d1c3      	bne.n	8006022 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800609a:	2300      	movs	r3, #0
}
 800609c:	4618      	mov	r0, r3
 800609e:	3710      	adds	r7, #16
 80060a0:	46bd      	mov	sp, r7
 80060a2:	bd80      	pop	{r7, pc}

080060a4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80060a4:	b580      	push	{r7, lr}
 80060a6:	b084      	sub	sp, #16
 80060a8:	af00      	add	r7, sp, #0
 80060aa:	60f8      	str	r0, [r7, #12]
 80060ac:	60b9      	str	r1, [r7, #8]
 80060ae:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80060b0:	e049      	b.n	8006146 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	695b      	ldr	r3, [r3, #20]
 80060b8:	f003 0310 	and.w	r3, r3, #16
 80060bc:	2b10      	cmp	r3, #16
 80060be:	d119      	bne.n	80060f4 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	f06f 0210 	mvn.w	r2, #16
 80060c8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	2200      	movs	r2, #0
 80060ce:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	2220      	movs	r2, #32
 80060d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	2200      	movs	r2, #0
 80060dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	2200      	movs	r2, #0
 80060ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80060f0:	2301      	movs	r3, #1
 80060f2:	e030      	b.n	8006156 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80060f4:	f7fd faca 	bl	800368c <HAL_GetTick>
 80060f8:	4602      	mov	r2, r0
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	1ad3      	subs	r3, r2, r3
 80060fe:	68ba      	ldr	r2, [r7, #8]
 8006100:	429a      	cmp	r2, r3
 8006102:	d302      	bcc.n	800610a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8006104:	68bb      	ldr	r3, [r7, #8]
 8006106:	2b00      	cmp	r3, #0
 8006108:	d11d      	bne.n	8006146 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	695b      	ldr	r3, [r3, #20]
 8006110:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006114:	2b40      	cmp	r3, #64	@ 0x40
 8006116:	d016      	beq.n	8006146 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	2200      	movs	r2, #0
 800611c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	2220      	movs	r2, #32
 8006122:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	2200      	movs	r2, #0
 800612a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006132:	f043 0220 	orr.w	r2, r3, #32
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	2200      	movs	r2, #0
 800613e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8006142:	2301      	movs	r3, #1
 8006144:	e007      	b.n	8006156 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	695b      	ldr	r3, [r3, #20]
 800614c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006150:	2b40      	cmp	r3, #64	@ 0x40
 8006152:	d1ae      	bne.n	80060b2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006154:	2300      	movs	r3, #0
}
 8006156:	4618      	mov	r0, r3
 8006158:	3710      	adds	r7, #16
 800615a:	46bd      	mov	sp, r7
 800615c:	bd80      	pop	{r7, pc}

0800615e <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800615e:	b480      	push	{r7}
 8006160:	b083      	sub	sp, #12
 8006162:	af00      	add	r7, sp, #0
 8006164:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	695b      	ldr	r3, [r3, #20]
 800616c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006170:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006174:	d11b      	bne.n	80061ae <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800617e:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	2200      	movs	r2, #0
 8006184:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	2220      	movs	r2, #32
 800618a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	2200      	movs	r2, #0
 8006192:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800619a:	f043 0204 	orr.w	r2, r3, #4
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	2200      	movs	r2, #0
 80061a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80061aa:	2301      	movs	r3, #1
 80061ac:	e000      	b.n	80061b0 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80061ae:	2300      	movs	r3, #0
}
 80061b0:	4618      	mov	r0, r3
 80061b2:	370c      	adds	r7, #12
 80061b4:	46bd      	mov	sp, r7
 80061b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ba:	4770      	bx	lr

080061bc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80061bc:	b580      	push	{r7, lr}
 80061be:	b086      	sub	sp, #24
 80061c0:	af00      	add	r7, sp, #0
 80061c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d101      	bne.n	80061ce <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80061ca:	2301      	movs	r3, #1
 80061cc:	e267      	b.n	800669e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	f003 0301 	and.w	r3, r3, #1
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d075      	beq.n	80062c6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80061da:	4b88      	ldr	r3, [pc, #544]	@ (80063fc <HAL_RCC_OscConfig+0x240>)
 80061dc:	689b      	ldr	r3, [r3, #8]
 80061de:	f003 030c 	and.w	r3, r3, #12
 80061e2:	2b04      	cmp	r3, #4
 80061e4:	d00c      	beq.n	8006200 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80061e6:	4b85      	ldr	r3, [pc, #532]	@ (80063fc <HAL_RCC_OscConfig+0x240>)
 80061e8:	689b      	ldr	r3, [r3, #8]
 80061ea:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80061ee:	2b08      	cmp	r3, #8
 80061f0:	d112      	bne.n	8006218 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80061f2:	4b82      	ldr	r3, [pc, #520]	@ (80063fc <HAL_RCC_OscConfig+0x240>)
 80061f4:	685b      	ldr	r3, [r3, #4]
 80061f6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80061fa:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80061fe:	d10b      	bne.n	8006218 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006200:	4b7e      	ldr	r3, [pc, #504]	@ (80063fc <HAL_RCC_OscConfig+0x240>)
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006208:	2b00      	cmp	r3, #0
 800620a:	d05b      	beq.n	80062c4 <HAL_RCC_OscConfig+0x108>
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	685b      	ldr	r3, [r3, #4]
 8006210:	2b00      	cmp	r3, #0
 8006212:	d157      	bne.n	80062c4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006214:	2301      	movs	r3, #1
 8006216:	e242      	b.n	800669e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	685b      	ldr	r3, [r3, #4]
 800621c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006220:	d106      	bne.n	8006230 <HAL_RCC_OscConfig+0x74>
 8006222:	4b76      	ldr	r3, [pc, #472]	@ (80063fc <HAL_RCC_OscConfig+0x240>)
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	4a75      	ldr	r2, [pc, #468]	@ (80063fc <HAL_RCC_OscConfig+0x240>)
 8006228:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800622c:	6013      	str	r3, [r2, #0]
 800622e:	e01d      	b.n	800626c <HAL_RCC_OscConfig+0xb0>
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	685b      	ldr	r3, [r3, #4]
 8006234:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006238:	d10c      	bne.n	8006254 <HAL_RCC_OscConfig+0x98>
 800623a:	4b70      	ldr	r3, [pc, #448]	@ (80063fc <HAL_RCC_OscConfig+0x240>)
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	4a6f      	ldr	r2, [pc, #444]	@ (80063fc <HAL_RCC_OscConfig+0x240>)
 8006240:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006244:	6013      	str	r3, [r2, #0]
 8006246:	4b6d      	ldr	r3, [pc, #436]	@ (80063fc <HAL_RCC_OscConfig+0x240>)
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	4a6c      	ldr	r2, [pc, #432]	@ (80063fc <HAL_RCC_OscConfig+0x240>)
 800624c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006250:	6013      	str	r3, [r2, #0]
 8006252:	e00b      	b.n	800626c <HAL_RCC_OscConfig+0xb0>
 8006254:	4b69      	ldr	r3, [pc, #420]	@ (80063fc <HAL_RCC_OscConfig+0x240>)
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	4a68      	ldr	r2, [pc, #416]	@ (80063fc <HAL_RCC_OscConfig+0x240>)
 800625a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800625e:	6013      	str	r3, [r2, #0]
 8006260:	4b66      	ldr	r3, [pc, #408]	@ (80063fc <HAL_RCC_OscConfig+0x240>)
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	4a65      	ldr	r2, [pc, #404]	@ (80063fc <HAL_RCC_OscConfig+0x240>)
 8006266:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800626a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	685b      	ldr	r3, [r3, #4]
 8006270:	2b00      	cmp	r3, #0
 8006272:	d013      	beq.n	800629c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006274:	f7fd fa0a 	bl	800368c <HAL_GetTick>
 8006278:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800627a:	e008      	b.n	800628e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800627c:	f7fd fa06 	bl	800368c <HAL_GetTick>
 8006280:	4602      	mov	r2, r0
 8006282:	693b      	ldr	r3, [r7, #16]
 8006284:	1ad3      	subs	r3, r2, r3
 8006286:	2b64      	cmp	r3, #100	@ 0x64
 8006288:	d901      	bls.n	800628e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800628a:	2303      	movs	r3, #3
 800628c:	e207      	b.n	800669e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800628e:	4b5b      	ldr	r3, [pc, #364]	@ (80063fc <HAL_RCC_OscConfig+0x240>)
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006296:	2b00      	cmp	r3, #0
 8006298:	d0f0      	beq.n	800627c <HAL_RCC_OscConfig+0xc0>
 800629a:	e014      	b.n	80062c6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800629c:	f7fd f9f6 	bl	800368c <HAL_GetTick>
 80062a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80062a2:	e008      	b.n	80062b6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80062a4:	f7fd f9f2 	bl	800368c <HAL_GetTick>
 80062a8:	4602      	mov	r2, r0
 80062aa:	693b      	ldr	r3, [r7, #16]
 80062ac:	1ad3      	subs	r3, r2, r3
 80062ae:	2b64      	cmp	r3, #100	@ 0x64
 80062b0:	d901      	bls.n	80062b6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80062b2:	2303      	movs	r3, #3
 80062b4:	e1f3      	b.n	800669e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80062b6:	4b51      	ldr	r3, [pc, #324]	@ (80063fc <HAL_RCC_OscConfig+0x240>)
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d1f0      	bne.n	80062a4 <HAL_RCC_OscConfig+0xe8>
 80062c2:	e000      	b.n	80062c6 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80062c4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	f003 0302 	and.w	r3, r3, #2
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d063      	beq.n	800639a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80062d2:	4b4a      	ldr	r3, [pc, #296]	@ (80063fc <HAL_RCC_OscConfig+0x240>)
 80062d4:	689b      	ldr	r3, [r3, #8]
 80062d6:	f003 030c 	and.w	r3, r3, #12
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d00b      	beq.n	80062f6 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80062de:	4b47      	ldr	r3, [pc, #284]	@ (80063fc <HAL_RCC_OscConfig+0x240>)
 80062e0:	689b      	ldr	r3, [r3, #8]
 80062e2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80062e6:	2b08      	cmp	r3, #8
 80062e8:	d11c      	bne.n	8006324 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80062ea:	4b44      	ldr	r3, [pc, #272]	@ (80063fc <HAL_RCC_OscConfig+0x240>)
 80062ec:	685b      	ldr	r3, [r3, #4]
 80062ee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	d116      	bne.n	8006324 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80062f6:	4b41      	ldr	r3, [pc, #260]	@ (80063fc <HAL_RCC_OscConfig+0x240>)
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	f003 0302 	and.w	r3, r3, #2
 80062fe:	2b00      	cmp	r3, #0
 8006300:	d005      	beq.n	800630e <HAL_RCC_OscConfig+0x152>
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	68db      	ldr	r3, [r3, #12]
 8006306:	2b01      	cmp	r3, #1
 8006308:	d001      	beq.n	800630e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800630a:	2301      	movs	r3, #1
 800630c:	e1c7      	b.n	800669e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800630e:	4b3b      	ldr	r3, [pc, #236]	@ (80063fc <HAL_RCC_OscConfig+0x240>)
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	691b      	ldr	r3, [r3, #16]
 800631a:	00db      	lsls	r3, r3, #3
 800631c:	4937      	ldr	r1, [pc, #220]	@ (80063fc <HAL_RCC_OscConfig+0x240>)
 800631e:	4313      	orrs	r3, r2
 8006320:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006322:	e03a      	b.n	800639a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	68db      	ldr	r3, [r3, #12]
 8006328:	2b00      	cmp	r3, #0
 800632a:	d020      	beq.n	800636e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800632c:	4b34      	ldr	r3, [pc, #208]	@ (8006400 <HAL_RCC_OscConfig+0x244>)
 800632e:	2201      	movs	r2, #1
 8006330:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006332:	f7fd f9ab 	bl	800368c <HAL_GetTick>
 8006336:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006338:	e008      	b.n	800634c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800633a:	f7fd f9a7 	bl	800368c <HAL_GetTick>
 800633e:	4602      	mov	r2, r0
 8006340:	693b      	ldr	r3, [r7, #16]
 8006342:	1ad3      	subs	r3, r2, r3
 8006344:	2b02      	cmp	r3, #2
 8006346:	d901      	bls.n	800634c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006348:	2303      	movs	r3, #3
 800634a:	e1a8      	b.n	800669e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800634c:	4b2b      	ldr	r3, [pc, #172]	@ (80063fc <HAL_RCC_OscConfig+0x240>)
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	f003 0302 	and.w	r3, r3, #2
 8006354:	2b00      	cmp	r3, #0
 8006356:	d0f0      	beq.n	800633a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006358:	4b28      	ldr	r3, [pc, #160]	@ (80063fc <HAL_RCC_OscConfig+0x240>)
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	691b      	ldr	r3, [r3, #16]
 8006364:	00db      	lsls	r3, r3, #3
 8006366:	4925      	ldr	r1, [pc, #148]	@ (80063fc <HAL_RCC_OscConfig+0x240>)
 8006368:	4313      	orrs	r3, r2
 800636a:	600b      	str	r3, [r1, #0]
 800636c:	e015      	b.n	800639a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800636e:	4b24      	ldr	r3, [pc, #144]	@ (8006400 <HAL_RCC_OscConfig+0x244>)
 8006370:	2200      	movs	r2, #0
 8006372:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006374:	f7fd f98a 	bl	800368c <HAL_GetTick>
 8006378:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800637a:	e008      	b.n	800638e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800637c:	f7fd f986 	bl	800368c <HAL_GetTick>
 8006380:	4602      	mov	r2, r0
 8006382:	693b      	ldr	r3, [r7, #16]
 8006384:	1ad3      	subs	r3, r2, r3
 8006386:	2b02      	cmp	r3, #2
 8006388:	d901      	bls.n	800638e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800638a:	2303      	movs	r3, #3
 800638c:	e187      	b.n	800669e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800638e:	4b1b      	ldr	r3, [pc, #108]	@ (80063fc <HAL_RCC_OscConfig+0x240>)
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	f003 0302 	and.w	r3, r3, #2
 8006396:	2b00      	cmp	r3, #0
 8006398:	d1f0      	bne.n	800637c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	f003 0308 	and.w	r3, r3, #8
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d036      	beq.n	8006414 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	695b      	ldr	r3, [r3, #20]
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	d016      	beq.n	80063dc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80063ae:	4b15      	ldr	r3, [pc, #84]	@ (8006404 <HAL_RCC_OscConfig+0x248>)
 80063b0:	2201      	movs	r2, #1
 80063b2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80063b4:	f7fd f96a 	bl	800368c <HAL_GetTick>
 80063b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80063ba:	e008      	b.n	80063ce <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80063bc:	f7fd f966 	bl	800368c <HAL_GetTick>
 80063c0:	4602      	mov	r2, r0
 80063c2:	693b      	ldr	r3, [r7, #16]
 80063c4:	1ad3      	subs	r3, r2, r3
 80063c6:	2b02      	cmp	r3, #2
 80063c8:	d901      	bls.n	80063ce <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80063ca:	2303      	movs	r3, #3
 80063cc:	e167      	b.n	800669e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80063ce:	4b0b      	ldr	r3, [pc, #44]	@ (80063fc <HAL_RCC_OscConfig+0x240>)
 80063d0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80063d2:	f003 0302 	and.w	r3, r3, #2
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d0f0      	beq.n	80063bc <HAL_RCC_OscConfig+0x200>
 80063da:	e01b      	b.n	8006414 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80063dc:	4b09      	ldr	r3, [pc, #36]	@ (8006404 <HAL_RCC_OscConfig+0x248>)
 80063de:	2200      	movs	r2, #0
 80063e0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80063e2:	f7fd f953 	bl	800368c <HAL_GetTick>
 80063e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80063e8:	e00e      	b.n	8006408 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80063ea:	f7fd f94f 	bl	800368c <HAL_GetTick>
 80063ee:	4602      	mov	r2, r0
 80063f0:	693b      	ldr	r3, [r7, #16]
 80063f2:	1ad3      	subs	r3, r2, r3
 80063f4:	2b02      	cmp	r3, #2
 80063f6:	d907      	bls.n	8006408 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80063f8:	2303      	movs	r3, #3
 80063fa:	e150      	b.n	800669e <HAL_RCC_OscConfig+0x4e2>
 80063fc:	40023800 	.word	0x40023800
 8006400:	42470000 	.word	0x42470000
 8006404:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006408:	4b88      	ldr	r3, [pc, #544]	@ (800662c <HAL_RCC_OscConfig+0x470>)
 800640a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800640c:	f003 0302 	and.w	r3, r3, #2
 8006410:	2b00      	cmp	r3, #0
 8006412:	d1ea      	bne.n	80063ea <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	f003 0304 	and.w	r3, r3, #4
 800641c:	2b00      	cmp	r3, #0
 800641e:	f000 8097 	beq.w	8006550 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006422:	2300      	movs	r3, #0
 8006424:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006426:	4b81      	ldr	r3, [pc, #516]	@ (800662c <HAL_RCC_OscConfig+0x470>)
 8006428:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800642a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800642e:	2b00      	cmp	r3, #0
 8006430:	d10f      	bne.n	8006452 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006432:	2300      	movs	r3, #0
 8006434:	60bb      	str	r3, [r7, #8]
 8006436:	4b7d      	ldr	r3, [pc, #500]	@ (800662c <HAL_RCC_OscConfig+0x470>)
 8006438:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800643a:	4a7c      	ldr	r2, [pc, #496]	@ (800662c <HAL_RCC_OscConfig+0x470>)
 800643c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006440:	6413      	str	r3, [r2, #64]	@ 0x40
 8006442:	4b7a      	ldr	r3, [pc, #488]	@ (800662c <HAL_RCC_OscConfig+0x470>)
 8006444:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006446:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800644a:	60bb      	str	r3, [r7, #8]
 800644c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800644e:	2301      	movs	r3, #1
 8006450:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006452:	4b77      	ldr	r3, [pc, #476]	@ (8006630 <HAL_RCC_OscConfig+0x474>)
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800645a:	2b00      	cmp	r3, #0
 800645c:	d118      	bne.n	8006490 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800645e:	4b74      	ldr	r3, [pc, #464]	@ (8006630 <HAL_RCC_OscConfig+0x474>)
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	4a73      	ldr	r2, [pc, #460]	@ (8006630 <HAL_RCC_OscConfig+0x474>)
 8006464:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006468:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800646a:	f7fd f90f 	bl	800368c <HAL_GetTick>
 800646e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006470:	e008      	b.n	8006484 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006472:	f7fd f90b 	bl	800368c <HAL_GetTick>
 8006476:	4602      	mov	r2, r0
 8006478:	693b      	ldr	r3, [r7, #16]
 800647a:	1ad3      	subs	r3, r2, r3
 800647c:	2b02      	cmp	r3, #2
 800647e:	d901      	bls.n	8006484 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8006480:	2303      	movs	r3, #3
 8006482:	e10c      	b.n	800669e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006484:	4b6a      	ldr	r3, [pc, #424]	@ (8006630 <HAL_RCC_OscConfig+0x474>)
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800648c:	2b00      	cmp	r3, #0
 800648e:	d0f0      	beq.n	8006472 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	689b      	ldr	r3, [r3, #8]
 8006494:	2b01      	cmp	r3, #1
 8006496:	d106      	bne.n	80064a6 <HAL_RCC_OscConfig+0x2ea>
 8006498:	4b64      	ldr	r3, [pc, #400]	@ (800662c <HAL_RCC_OscConfig+0x470>)
 800649a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800649c:	4a63      	ldr	r2, [pc, #396]	@ (800662c <HAL_RCC_OscConfig+0x470>)
 800649e:	f043 0301 	orr.w	r3, r3, #1
 80064a2:	6713      	str	r3, [r2, #112]	@ 0x70
 80064a4:	e01c      	b.n	80064e0 <HAL_RCC_OscConfig+0x324>
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	689b      	ldr	r3, [r3, #8]
 80064aa:	2b05      	cmp	r3, #5
 80064ac:	d10c      	bne.n	80064c8 <HAL_RCC_OscConfig+0x30c>
 80064ae:	4b5f      	ldr	r3, [pc, #380]	@ (800662c <HAL_RCC_OscConfig+0x470>)
 80064b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80064b2:	4a5e      	ldr	r2, [pc, #376]	@ (800662c <HAL_RCC_OscConfig+0x470>)
 80064b4:	f043 0304 	orr.w	r3, r3, #4
 80064b8:	6713      	str	r3, [r2, #112]	@ 0x70
 80064ba:	4b5c      	ldr	r3, [pc, #368]	@ (800662c <HAL_RCC_OscConfig+0x470>)
 80064bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80064be:	4a5b      	ldr	r2, [pc, #364]	@ (800662c <HAL_RCC_OscConfig+0x470>)
 80064c0:	f043 0301 	orr.w	r3, r3, #1
 80064c4:	6713      	str	r3, [r2, #112]	@ 0x70
 80064c6:	e00b      	b.n	80064e0 <HAL_RCC_OscConfig+0x324>
 80064c8:	4b58      	ldr	r3, [pc, #352]	@ (800662c <HAL_RCC_OscConfig+0x470>)
 80064ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80064cc:	4a57      	ldr	r2, [pc, #348]	@ (800662c <HAL_RCC_OscConfig+0x470>)
 80064ce:	f023 0301 	bic.w	r3, r3, #1
 80064d2:	6713      	str	r3, [r2, #112]	@ 0x70
 80064d4:	4b55      	ldr	r3, [pc, #340]	@ (800662c <HAL_RCC_OscConfig+0x470>)
 80064d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80064d8:	4a54      	ldr	r2, [pc, #336]	@ (800662c <HAL_RCC_OscConfig+0x470>)
 80064da:	f023 0304 	bic.w	r3, r3, #4
 80064de:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	689b      	ldr	r3, [r3, #8]
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d015      	beq.n	8006514 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80064e8:	f7fd f8d0 	bl	800368c <HAL_GetTick>
 80064ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80064ee:	e00a      	b.n	8006506 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80064f0:	f7fd f8cc 	bl	800368c <HAL_GetTick>
 80064f4:	4602      	mov	r2, r0
 80064f6:	693b      	ldr	r3, [r7, #16]
 80064f8:	1ad3      	subs	r3, r2, r3
 80064fa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80064fe:	4293      	cmp	r3, r2
 8006500:	d901      	bls.n	8006506 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8006502:	2303      	movs	r3, #3
 8006504:	e0cb      	b.n	800669e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006506:	4b49      	ldr	r3, [pc, #292]	@ (800662c <HAL_RCC_OscConfig+0x470>)
 8006508:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800650a:	f003 0302 	and.w	r3, r3, #2
 800650e:	2b00      	cmp	r3, #0
 8006510:	d0ee      	beq.n	80064f0 <HAL_RCC_OscConfig+0x334>
 8006512:	e014      	b.n	800653e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006514:	f7fd f8ba 	bl	800368c <HAL_GetTick>
 8006518:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800651a:	e00a      	b.n	8006532 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800651c:	f7fd f8b6 	bl	800368c <HAL_GetTick>
 8006520:	4602      	mov	r2, r0
 8006522:	693b      	ldr	r3, [r7, #16]
 8006524:	1ad3      	subs	r3, r2, r3
 8006526:	f241 3288 	movw	r2, #5000	@ 0x1388
 800652a:	4293      	cmp	r3, r2
 800652c:	d901      	bls.n	8006532 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800652e:	2303      	movs	r3, #3
 8006530:	e0b5      	b.n	800669e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006532:	4b3e      	ldr	r3, [pc, #248]	@ (800662c <HAL_RCC_OscConfig+0x470>)
 8006534:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006536:	f003 0302 	and.w	r3, r3, #2
 800653a:	2b00      	cmp	r3, #0
 800653c:	d1ee      	bne.n	800651c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800653e:	7dfb      	ldrb	r3, [r7, #23]
 8006540:	2b01      	cmp	r3, #1
 8006542:	d105      	bne.n	8006550 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006544:	4b39      	ldr	r3, [pc, #228]	@ (800662c <HAL_RCC_OscConfig+0x470>)
 8006546:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006548:	4a38      	ldr	r2, [pc, #224]	@ (800662c <HAL_RCC_OscConfig+0x470>)
 800654a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800654e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	699b      	ldr	r3, [r3, #24]
 8006554:	2b00      	cmp	r3, #0
 8006556:	f000 80a1 	beq.w	800669c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800655a:	4b34      	ldr	r3, [pc, #208]	@ (800662c <HAL_RCC_OscConfig+0x470>)
 800655c:	689b      	ldr	r3, [r3, #8]
 800655e:	f003 030c 	and.w	r3, r3, #12
 8006562:	2b08      	cmp	r3, #8
 8006564:	d05c      	beq.n	8006620 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	699b      	ldr	r3, [r3, #24]
 800656a:	2b02      	cmp	r3, #2
 800656c:	d141      	bne.n	80065f2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800656e:	4b31      	ldr	r3, [pc, #196]	@ (8006634 <HAL_RCC_OscConfig+0x478>)
 8006570:	2200      	movs	r2, #0
 8006572:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006574:	f7fd f88a 	bl	800368c <HAL_GetTick>
 8006578:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800657a:	e008      	b.n	800658e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800657c:	f7fd f886 	bl	800368c <HAL_GetTick>
 8006580:	4602      	mov	r2, r0
 8006582:	693b      	ldr	r3, [r7, #16]
 8006584:	1ad3      	subs	r3, r2, r3
 8006586:	2b02      	cmp	r3, #2
 8006588:	d901      	bls.n	800658e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800658a:	2303      	movs	r3, #3
 800658c:	e087      	b.n	800669e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800658e:	4b27      	ldr	r3, [pc, #156]	@ (800662c <HAL_RCC_OscConfig+0x470>)
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006596:	2b00      	cmp	r3, #0
 8006598:	d1f0      	bne.n	800657c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	69da      	ldr	r2, [r3, #28]
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	6a1b      	ldr	r3, [r3, #32]
 80065a2:	431a      	orrs	r2, r3
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065a8:	019b      	lsls	r3, r3, #6
 80065aa:	431a      	orrs	r2, r3
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80065b0:	085b      	lsrs	r3, r3, #1
 80065b2:	3b01      	subs	r3, #1
 80065b4:	041b      	lsls	r3, r3, #16
 80065b6:	431a      	orrs	r2, r3
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065bc:	061b      	lsls	r3, r3, #24
 80065be:	491b      	ldr	r1, [pc, #108]	@ (800662c <HAL_RCC_OscConfig+0x470>)
 80065c0:	4313      	orrs	r3, r2
 80065c2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80065c4:	4b1b      	ldr	r3, [pc, #108]	@ (8006634 <HAL_RCC_OscConfig+0x478>)
 80065c6:	2201      	movs	r2, #1
 80065c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80065ca:	f7fd f85f 	bl	800368c <HAL_GetTick>
 80065ce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80065d0:	e008      	b.n	80065e4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80065d2:	f7fd f85b 	bl	800368c <HAL_GetTick>
 80065d6:	4602      	mov	r2, r0
 80065d8:	693b      	ldr	r3, [r7, #16]
 80065da:	1ad3      	subs	r3, r2, r3
 80065dc:	2b02      	cmp	r3, #2
 80065de:	d901      	bls.n	80065e4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80065e0:	2303      	movs	r3, #3
 80065e2:	e05c      	b.n	800669e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80065e4:	4b11      	ldr	r3, [pc, #68]	@ (800662c <HAL_RCC_OscConfig+0x470>)
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	d0f0      	beq.n	80065d2 <HAL_RCC_OscConfig+0x416>
 80065f0:	e054      	b.n	800669c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80065f2:	4b10      	ldr	r3, [pc, #64]	@ (8006634 <HAL_RCC_OscConfig+0x478>)
 80065f4:	2200      	movs	r2, #0
 80065f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80065f8:	f7fd f848 	bl	800368c <HAL_GetTick>
 80065fc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80065fe:	e008      	b.n	8006612 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006600:	f7fd f844 	bl	800368c <HAL_GetTick>
 8006604:	4602      	mov	r2, r0
 8006606:	693b      	ldr	r3, [r7, #16]
 8006608:	1ad3      	subs	r3, r2, r3
 800660a:	2b02      	cmp	r3, #2
 800660c:	d901      	bls.n	8006612 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800660e:	2303      	movs	r3, #3
 8006610:	e045      	b.n	800669e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006612:	4b06      	ldr	r3, [pc, #24]	@ (800662c <HAL_RCC_OscConfig+0x470>)
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800661a:	2b00      	cmp	r3, #0
 800661c:	d1f0      	bne.n	8006600 <HAL_RCC_OscConfig+0x444>
 800661e:	e03d      	b.n	800669c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	699b      	ldr	r3, [r3, #24]
 8006624:	2b01      	cmp	r3, #1
 8006626:	d107      	bne.n	8006638 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8006628:	2301      	movs	r3, #1
 800662a:	e038      	b.n	800669e <HAL_RCC_OscConfig+0x4e2>
 800662c:	40023800 	.word	0x40023800
 8006630:	40007000 	.word	0x40007000
 8006634:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006638:	4b1b      	ldr	r3, [pc, #108]	@ (80066a8 <HAL_RCC_OscConfig+0x4ec>)
 800663a:	685b      	ldr	r3, [r3, #4]
 800663c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	699b      	ldr	r3, [r3, #24]
 8006642:	2b01      	cmp	r3, #1
 8006644:	d028      	beq.n	8006698 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006650:	429a      	cmp	r2, r3
 8006652:	d121      	bne.n	8006698 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800665e:	429a      	cmp	r2, r3
 8006660:	d11a      	bne.n	8006698 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006662:	68fa      	ldr	r2, [r7, #12]
 8006664:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8006668:	4013      	ands	r3, r2
 800666a:	687a      	ldr	r2, [r7, #4]
 800666c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800666e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006670:	4293      	cmp	r3, r2
 8006672:	d111      	bne.n	8006698 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800667e:	085b      	lsrs	r3, r3, #1
 8006680:	3b01      	subs	r3, #1
 8006682:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006684:	429a      	cmp	r2, r3
 8006686:	d107      	bne.n	8006698 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006692:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006694:	429a      	cmp	r2, r3
 8006696:	d001      	beq.n	800669c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8006698:	2301      	movs	r3, #1
 800669a:	e000      	b.n	800669e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800669c:	2300      	movs	r3, #0
}
 800669e:	4618      	mov	r0, r3
 80066a0:	3718      	adds	r7, #24
 80066a2:	46bd      	mov	sp, r7
 80066a4:	bd80      	pop	{r7, pc}
 80066a6:	bf00      	nop
 80066a8:	40023800 	.word	0x40023800

080066ac <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80066ac:	b580      	push	{r7, lr}
 80066ae:	b084      	sub	sp, #16
 80066b0:	af00      	add	r7, sp, #0
 80066b2:	6078      	str	r0, [r7, #4]
 80066b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	d101      	bne.n	80066c0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80066bc:	2301      	movs	r3, #1
 80066be:	e0cc      	b.n	800685a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80066c0:	4b68      	ldr	r3, [pc, #416]	@ (8006864 <HAL_RCC_ClockConfig+0x1b8>)
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	f003 0307 	and.w	r3, r3, #7
 80066c8:	683a      	ldr	r2, [r7, #0]
 80066ca:	429a      	cmp	r2, r3
 80066cc:	d90c      	bls.n	80066e8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80066ce:	4b65      	ldr	r3, [pc, #404]	@ (8006864 <HAL_RCC_ClockConfig+0x1b8>)
 80066d0:	683a      	ldr	r2, [r7, #0]
 80066d2:	b2d2      	uxtb	r2, r2
 80066d4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80066d6:	4b63      	ldr	r3, [pc, #396]	@ (8006864 <HAL_RCC_ClockConfig+0x1b8>)
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	f003 0307 	and.w	r3, r3, #7
 80066de:	683a      	ldr	r2, [r7, #0]
 80066e0:	429a      	cmp	r2, r3
 80066e2:	d001      	beq.n	80066e8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80066e4:	2301      	movs	r3, #1
 80066e6:	e0b8      	b.n	800685a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	f003 0302 	and.w	r3, r3, #2
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	d020      	beq.n	8006736 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	f003 0304 	and.w	r3, r3, #4
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d005      	beq.n	800670c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006700:	4b59      	ldr	r3, [pc, #356]	@ (8006868 <HAL_RCC_ClockConfig+0x1bc>)
 8006702:	689b      	ldr	r3, [r3, #8]
 8006704:	4a58      	ldr	r2, [pc, #352]	@ (8006868 <HAL_RCC_ClockConfig+0x1bc>)
 8006706:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800670a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	f003 0308 	and.w	r3, r3, #8
 8006714:	2b00      	cmp	r3, #0
 8006716:	d005      	beq.n	8006724 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006718:	4b53      	ldr	r3, [pc, #332]	@ (8006868 <HAL_RCC_ClockConfig+0x1bc>)
 800671a:	689b      	ldr	r3, [r3, #8]
 800671c:	4a52      	ldr	r2, [pc, #328]	@ (8006868 <HAL_RCC_ClockConfig+0x1bc>)
 800671e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8006722:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006724:	4b50      	ldr	r3, [pc, #320]	@ (8006868 <HAL_RCC_ClockConfig+0x1bc>)
 8006726:	689b      	ldr	r3, [r3, #8]
 8006728:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	689b      	ldr	r3, [r3, #8]
 8006730:	494d      	ldr	r1, [pc, #308]	@ (8006868 <HAL_RCC_ClockConfig+0x1bc>)
 8006732:	4313      	orrs	r3, r2
 8006734:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	f003 0301 	and.w	r3, r3, #1
 800673e:	2b00      	cmp	r3, #0
 8006740:	d044      	beq.n	80067cc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	685b      	ldr	r3, [r3, #4]
 8006746:	2b01      	cmp	r3, #1
 8006748:	d107      	bne.n	800675a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800674a:	4b47      	ldr	r3, [pc, #284]	@ (8006868 <HAL_RCC_ClockConfig+0x1bc>)
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006752:	2b00      	cmp	r3, #0
 8006754:	d119      	bne.n	800678a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006756:	2301      	movs	r3, #1
 8006758:	e07f      	b.n	800685a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	685b      	ldr	r3, [r3, #4]
 800675e:	2b02      	cmp	r3, #2
 8006760:	d003      	beq.n	800676a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006766:	2b03      	cmp	r3, #3
 8006768:	d107      	bne.n	800677a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800676a:	4b3f      	ldr	r3, [pc, #252]	@ (8006868 <HAL_RCC_ClockConfig+0x1bc>)
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006772:	2b00      	cmp	r3, #0
 8006774:	d109      	bne.n	800678a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006776:	2301      	movs	r3, #1
 8006778:	e06f      	b.n	800685a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800677a:	4b3b      	ldr	r3, [pc, #236]	@ (8006868 <HAL_RCC_ClockConfig+0x1bc>)
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	f003 0302 	and.w	r3, r3, #2
 8006782:	2b00      	cmp	r3, #0
 8006784:	d101      	bne.n	800678a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006786:	2301      	movs	r3, #1
 8006788:	e067      	b.n	800685a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800678a:	4b37      	ldr	r3, [pc, #220]	@ (8006868 <HAL_RCC_ClockConfig+0x1bc>)
 800678c:	689b      	ldr	r3, [r3, #8]
 800678e:	f023 0203 	bic.w	r2, r3, #3
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	685b      	ldr	r3, [r3, #4]
 8006796:	4934      	ldr	r1, [pc, #208]	@ (8006868 <HAL_RCC_ClockConfig+0x1bc>)
 8006798:	4313      	orrs	r3, r2
 800679a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800679c:	f7fc ff76 	bl	800368c <HAL_GetTick>
 80067a0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80067a2:	e00a      	b.n	80067ba <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80067a4:	f7fc ff72 	bl	800368c <HAL_GetTick>
 80067a8:	4602      	mov	r2, r0
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	1ad3      	subs	r3, r2, r3
 80067ae:	f241 3288 	movw	r2, #5000	@ 0x1388
 80067b2:	4293      	cmp	r3, r2
 80067b4:	d901      	bls.n	80067ba <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80067b6:	2303      	movs	r3, #3
 80067b8:	e04f      	b.n	800685a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80067ba:	4b2b      	ldr	r3, [pc, #172]	@ (8006868 <HAL_RCC_ClockConfig+0x1bc>)
 80067bc:	689b      	ldr	r3, [r3, #8]
 80067be:	f003 020c 	and.w	r2, r3, #12
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	685b      	ldr	r3, [r3, #4]
 80067c6:	009b      	lsls	r3, r3, #2
 80067c8:	429a      	cmp	r2, r3
 80067ca:	d1eb      	bne.n	80067a4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80067cc:	4b25      	ldr	r3, [pc, #148]	@ (8006864 <HAL_RCC_ClockConfig+0x1b8>)
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	f003 0307 	and.w	r3, r3, #7
 80067d4:	683a      	ldr	r2, [r7, #0]
 80067d6:	429a      	cmp	r2, r3
 80067d8:	d20c      	bcs.n	80067f4 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80067da:	4b22      	ldr	r3, [pc, #136]	@ (8006864 <HAL_RCC_ClockConfig+0x1b8>)
 80067dc:	683a      	ldr	r2, [r7, #0]
 80067de:	b2d2      	uxtb	r2, r2
 80067e0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80067e2:	4b20      	ldr	r3, [pc, #128]	@ (8006864 <HAL_RCC_ClockConfig+0x1b8>)
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	f003 0307 	and.w	r3, r3, #7
 80067ea:	683a      	ldr	r2, [r7, #0]
 80067ec:	429a      	cmp	r2, r3
 80067ee:	d001      	beq.n	80067f4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80067f0:	2301      	movs	r3, #1
 80067f2:	e032      	b.n	800685a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	f003 0304 	and.w	r3, r3, #4
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	d008      	beq.n	8006812 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006800:	4b19      	ldr	r3, [pc, #100]	@ (8006868 <HAL_RCC_ClockConfig+0x1bc>)
 8006802:	689b      	ldr	r3, [r3, #8]
 8006804:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	68db      	ldr	r3, [r3, #12]
 800680c:	4916      	ldr	r1, [pc, #88]	@ (8006868 <HAL_RCC_ClockConfig+0x1bc>)
 800680e:	4313      	orrs	r3, r2
 8006810:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	f003 0308 	and.w	r3, r3, #8
 800681a:	2b00      	cmp	r3, #0
 800681c:	d009      	beq.n	8006832 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800681e:	4b12      	ldr	r3, [pc, #72]	@ (8006868 <HAL_RCC_ClockConfig+0x1bc>)
 8006820:	689b      	ldr	r3, [r3, #8]
 8006822:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	691b      	ldr	r3, [r3, #16]
 800682a:	00db      	lsls	r3, r3, #3
 800682c:	490e      	ldr	r1, [pc, #56]	@ (8006868 <HAL_RCC_ClockConfig+0x1bc>)
 800682e:	4313      	orrs	r3, r2
 8006830:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8006832:	f000 f821 	bl	8006878 <HAL_RCC_GetSysClockFreq>
 8006836:	4602      	mov	r2, r0
 8006838:	4b0b      	ldr	r3, [pc, #44]	@ (8006868 <HAL_RCC_ClockConfig+0x1bc>)
 800683a:	689b      	ldr	r3, [r3, #8]
 800683c:	091b      	lsrs	r3, r3, #4
 800683e:	f003 030f 	and.w	r3, r3, #15
 8006842:	490a      	ldr	r1, [pc, #40]	@ (800686c <HAL_RCC_ClockConfig+0x1c0>)
 8006844:	5ccb      	ldrb	r3, [r1, r3]
 8006846:	fa22 f303 	lsr.w	r3, r2, r3
 800684a:	4a09      	ldr	r2, [pc, #36]	@ (8006870 <HAL_RCC_ClockConfig+0x1c4>)
 800684c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800684e:	4b09      	ldr	r3, [pc, #36]	@ (8006874 <HAL_RCC_ClockConfig+0x1c8>)
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	4618      	mov	r0, r3
 8006854:	f7fc fed6 	bl	8003604 <HAL_InitTick>

  return HAL_OK;
 8006858:	2300      	movs	r3, #0
}
 800685a:	4618      	mov	r0, r3
 800685c:	3710      	adds	r7, #16
 800685e:	46bd      	mov	sp, r7
 8006860:	bd80      	pop	{r7, pc}
 8006862:	bf00      	nop
 8006864:	40023c00 	.word	0x40023c00
 8006868:	40023800 	.word	0x40023800
 800686c:	0801317c 	.word	0x0801317c
 8006870:	20000008 	.word	0x20000008
 8006874:	2000000c 	.word	0x2000000c

08006878 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006878:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800687c:	b090      	sub	sp, #64	@ 0x40
 800687e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8006880:	2300      	movs	r3, #0
 8006882:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8006884:	2300      	movs	r3, #0
 8006886:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8006888:	2300      	movs	r3, #0
 800688a:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 800688c:	2300      	movs	r3, #0
 800688e:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006890:	4b59      	ldr	r3, [pc, #356]	@ (80069f8 <HAL_RCC_GetSysClockFreq+0x180>)
 8006892:	689b      	ldr	r3, [r3, #8]
 8006894:	f003 030c 	and.w	r3, r3, #12
 8006898:	2b08      	cmp	r3, #8
 800689a:	d00d      	beq.n	80068b8 <HAL_RCC_GetSysClockFreq+0x40>
 800689c:	2b08      	cmp	r3, #8
 800689e:	f200 80a1 	bhi.w	80069e4 <HAL_RCC_GetSysClockFreq+0x16c>
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d002      	beq.n	80068ac <HAL_RCC_GetSysClockFreq+0x34>
 80068a6:	2b04      	cmp	r3, #4
 80068a8:	d003      	beq.n	80068b2 <HAL_RCC_GetSysClockFreq+0x3a>
 80068aa:	e09b      	b.n	80069e4 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80068ac:	4b53      	ldr	r3, [pc, #332]	@ (80069fc <HAL_RCC_GetSysClockFreq+0x184>)
 80068ae:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80068b0:	e09b      	b.n	80069ea <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80068b2:	4b53      	ldr	r3, [pc, #332]	@ (8006a00 <HAL_RCC_GetSysClockFreq+0x188>)
 80068b4:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80068b6:	e098      	b.n	80069ea <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80068b8:	4b4f      	ldr	r3, [pc, #316]	@ (80069f8 <HAL_RCC_GetSysClockFreq+0x180>)
 80068ba:	685b      	ldr	r3, [r3, #4]
 80068bc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80068c0:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80068c2:	4b4d      	ldr	r3, [pc, #308]	@ (80069f8 <HAL_RCC_GetSysClockFreq+0x180>)
 80068c4:	685b      	ldr	r3, [r3, #4]
 80068c6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	d028      	beq.n	8006920 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80068ce:	4b4a      	ldr	r3, [pc, #296]	@ (80069f8 <HAL_RCC_GetSysClockFreq+0x180>)
 80068d0:	685b      	ldr	r3, [r3, #4]
 80068d2:	099b      	lsrs	r3, r3, #6
 80068d4:	2200      	movs	r2, #0
 80068d6:	623b      	str	r3, [r7, #32]
 80068d8:	627a      	str	r2, [r7, #36]	@ 0x24
 80068da:	6a3b      	ldr	r3, [r7, #32]
 80068dc:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80068e0:	2100      	movs	r1, #0
 80068e2:	4b47      	ldr	r3, [pc, #284]	@ (8006a00 <HAL_RCC_GetSysClockFreq+0x188>)
 80068e4:	fb03 f201 	mul.w	r2, r3, r1
 80068e8:	2300      	movs	r3, #0
 80068ea:	fb00 f303 	mul.w	r3, r0, r3
 80068ee:	4413      	add	r3, r2
 80068f0:	4a43      	ldr	r2, [pc, #268]	@ (8006a00 <HAL_RCC_GetSysClockFreq+0x188>)
 80068f2:	fba0 1202 	umull	r1, r2, r0, r2
 80068f6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80068f8:	460a      	mov	r2, r1
 80068fa:	62ba      	str	r2, [r7, #40]	@ 0x28
 80068fc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80068fe:	4413      	add	r3, r2
 8006900:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006902:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006904:	2200      	movs	r2, #0
 8006906:	61bb      	str	r3, [r7, #24]
 8006908:	61fa      	str	r2, [r7, #28]
 800690a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800690e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8006912:	f7fa f9c1 	bl	8000c98 <__aeabi_uldivmod>
 8006916:	4602      	mov	r2, r0
 8006918:	460b      	mov	r3, r1
 800691a:	4613      	mov	r3, r2
 800691c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800691e:	e053      	b.n	80069c8 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006920:	4b35      	ldr	r3, [pc, #212]	@ (80069f8 <HAL_RCC_GetSysClockFreq+0x180>)
 8006922:	685b      	ldr	r3, [r3, #4]
 8006924:	099b      	lsrs	r3, r3, #6
 8006926:	2200      	movs	r2, #0
 8006928:	613b      	str	r3, [r7, #16]
 800692a:	617a      	str	r2, [r7, #20]
 800692c:	693b      	ldr	r3, [r7, #16]
 800692e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8006932:	f04f 0b00 	mov.w	fp, #0
 8006936:	4652      	mov	r2, sl
 8006938:	465b      	mov	r3, fp
 800693a:	f04f 0000 	mov.w	r0, #0
 800693e:	f04f 0100 	mov.w	r1, #0
 8006942:	0159      	lsls	r1, r3, #5
 8006944:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006948:	0150      	lsls	r0, r2, #5
 800694a:	4602      	mov	r2, r0
 800694c:	460b      	mov	r3, r1
 800694e:	ebb2 080a 	subs.w	r8, r2, sl
 8006952:	eb63 090b 	sbc.w	r9, r3, fp
 8006956:	f04f 0200 	mov.w	r2, #0
 800695a:	f04f 0300 	mov.w	r3, #0
 800695e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8006962:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8006966:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800696a:	ebb2 0408 	subs.w	r4, r2, r8
 800696e:	eb63 0509 	sbc.w	r5, r3, r9
 8006972:	f04f 0200 	mov.w	r2, #0
 8006976:	f04f 0300 	mov.w	r3, #0
 800697a:	00eb      	lsls	r3, r5, #3
 800697c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006980:	00e2      	lsls	r2, r4, #3
 8006982:	4614      	mov	r4, r2
 8006984:	461d      	mov	r5, r3
 8006986:	eb14 030a 	adds.w	r3, r4, sl
 800698a:	603b      	str	r3, [r7, #0]
 800698c:	eb45 030b 	adc.w	r3, r5, fp
 8006990:	607b      	str	r3, [r7, #4]
 8006992:	f04f 0200 	mov.w	r2, #0
 8006996:	f04f 0300 	mov.w	r3, #0
 800699a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800699e:	4629      	mov	r1, r5
 80069a0:	028b      	lsls	r3, r1, #10
 80069a2:	4621      	mov	r1, r4
 80069a4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80069a8:	4621      	mov	r1, r4
 80069aa:	028a      	lsls	r2, r1, #10
 80069ac:	4610      	mov	r0, r2
 80069ae:	4619      	mov	r1, r3
 80069b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80069b2:	2200      	movs	r2, #0
 80069b4:	60bb      	str	r3, [r7, #8]
 80069b6:	60fa      	str	r2, [r7, #12]
 80069b8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80069bc:	f7fa f96c 	bl	8000c98 <__aeabi_uldivmod>
 80069c0:	4602      	mov	r2, r0
 80069c2:	460b      	mov	r3, r1
 80069c4:	4613      	mov	r3, r2
 80069c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80069c8:	4b0b      	ldr	r3, [pc, #44]	@ (80069f8 <HAL_RCC_GetSysClockFreq+0x180>)
 80069ca:	685b      	ldr	r3, [r3, #4]
 80069cc:	0c1b      	lsrs	r3, r3, #16
 80069ce:	f003 0303 	and.w	r3, r3, #3
 80069d2:	3301      	adds	r3, #1
 80069d4:	005b      	lsls	r3, r3, #1
 80069d6:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 80069d8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80069da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80069e0:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80069e2:	e002      	b.n	80069ea <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80069e4:	4b05      	ldr	r3, [pc, #20]	@ (80069fc <HAL_RCC_GetSysClockFreq+0x184>)
 80069e6:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80069e8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80069ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80069ec:	4618      	mov	r0, r3
 80069ee:	3740      	adds	r7, #64	@ 0x40
 80069f0:	46bd      	mov	sp, r7
 80069f2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80069f6:	bf00      	nop
 80069f8:	40023800 	.word	0x40023800
 80069fc:	00f42400 	.word	0x00f42400
 8006a00:	017d7840 	.word	0x017d7840

08006a04 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006a04:	b480      	push	{r7}
 8006a06:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006a08:	4b03      	ldr	r3, [pc, #12]	@ (8006a18 <HAL_RCC_GetHCLKFreq+0x14>)
 8006a0a:	681b      	ldr	r3, [r3, #0]
}
 8006a0c:	4618      	mov	r0, r3
 8006a0e:	46bd      	mov	sp, r7
 8006a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a14:	4770      	bx	lr
 8006a16:	bf00      	nop
 8006a18:	20000008 	.word	0x20000008

08006a1c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006a1c:	b580      	push	{r7, lr}
 8006a1e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006a20:	f7ff fff0 	bl	8006a04 <HAL_RCC_GetHCLKFreq>
 8006a24:	4602      	mov	r2, r0
 8006a26:	4b05      	ldr	r3, [pc, #20]	@ (8006a3c <HAL_RCC_GetPCLK1Freq+0x20>)
 8006a28:	689b      	ldr	r3, [r3, #8]
 8006a2a:	0a9b      	lsrs	r3, r3, #10
 8006a2c:	f003 0307 	and.w	r3, r3, #7
 8006a30:	4903      	ldr	r1, [pc, #12]	@ (8006a40 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006a32:	5ccb      	ldrb	r3, [r1, r3]
 8006a34:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006a38:	4618      	mov	r0, r3
 8006a3a:	bd80      	pop	{r7, pc}
 8006a3c:	40023800 	.word	0x40023800
 8006a40:	0801318c 	.word	0x0801318c

08006a44 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006a44:	b580      	push	{r7, lr}
 8006a46:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006a48:	f7ff ffdc 	bl	8006a04 <HAL_RCC_GetHCLKFreq>
 8006a4c:	4602      	mov	r2, r0
 8006a4e:	4b05      	ldr	r3, [pc, #20]	@ (8006a64 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006a50:	689b      	ldr	r3, [r3, #8]
 8006a52:	0b5b      	lsrs	r3, r3, #13
 8006a54:	f003 0307 	and.w	r3, r3, #7
 8006a58:	4903      	ldr	r1, [pc, #12]	@ (8006a68 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006a5a:	5ccb      	ldrb	r3, [r1, r3]
 8006a5c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006a60:	4618      	mov	r0, r3
 8006a62:	bd80      	pop	{r7, pc}
 8006a64:	40023800 	.word	0x40023800
 8006a68:	0801318c 	.word	0x0801318c

08006a6c <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8006a6c:	b580      	push	{r7, lr}
 8006a6e:	b082      	sub	sp, #8
 8006a70:	af00      	add	r7, sp, #0
 8006a72:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	d101      	bne.n	8006a7e <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 8006a7a:	2301      	movs	r3, #1
 8006a7c:	e022      	b.n	8006ac4 <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8006a84:	b2db      	uxtb	r3, r3
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	d105      	bne.n	8006a96 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	2200      	movs	r2, #0
 8006a8e:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8006a90:	6878      	ldr	r0, [r7, #4]
 8006a92:	f7fc fa25 	bl	8002ee0 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	2203      	movs	r2, #3
 8006a9a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8006a9e:	6878      	ldr	r0, [r7, #4]
 8006aa0:	f000 f814 	bl	8006acc <HAL_SD_InitCard>
 8006aa4:	4603      	mov	r3, r0
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	d001      	beq.n	8006aae <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 8006aaa:	2301      	movs	r3, #1
 8006aac:	e00a      	b.n	8006ac4 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	2200      	movs	r2, #0
 8006ab2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	2200      	movs	r2, #0
 8006ab8:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	2201      	movs	r2, #1
 8006abe:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8006ac2:	2300      	movs	r3, #0
}
 8006ac4:	4618      	mov	r0, r3
 8006ac6:	3708      	adds	r7, #8
 8006ac8:	46bd      	mov	sp, r7
 8006aca:	bd80      	pop	{r7, pc}

08006acc <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8006acc:	b5b0      	push	{r4, r5, r7, lr}
 8006ace:	b08e      	sub	sp, #56	@ 0x38
 8006ad0:	af04      	add	r7, sp, #16
 8006ad2:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 8006ad4:	2300      	movs	r3, #0
 8006ad6:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 8006ad8:	2300      	movs	r3, #0
 8006ada:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8006adc:	2300      	movs	r3, #0
 8006ade:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 8006ae0:	2300      	movs	r3, #0
 8006ae2:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8006ae4:	2300      	movs	r3, #0
 8006ae6:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 8006ae8:	2376      	movs	r3, #118	@ 0x76
 8006aea:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hsd->Instance, Init);
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	681d      	ldr	r5, [r3, #0]
 8006af0:	466c      	mov	r4, sp
 8006af2:	f107 0314 	add.w	r3, r7, #20
 8006af6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8006afa:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8006afe:	f107 0308 	add.w	r3, r7, #8
 8006b02:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006b04:	4628      	mov	r0, r5
 8006b06:	f002 ffaf 	bl	8009a68 <SDIO_Init>
 8006b0a:	4603      	mov	r3, r0
 8006b0c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  if(status != HAL_OK)
 8006b10:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006b14:	2b00      	cmp	r3, #0
 8006b16:	d001      	beq.n	8006b1c <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 8006b18:	2301      	movs	r3, #1
 8006b1a:	e04f      	b.n	8006bbc <HAL_SD_InitCard+0xf0>
  }

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 8006b1c:	4b29      	ldr	r3, [pc, #164]	@ (8006bc4 <HAL_SD_InitCard+0xf8>)
 8006b1e:	2200      	movs	r2, #0
 8006b20:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	4618      	mov	r0, r3
 8006b28:	f002 ffe7 	bl	8009afa <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 8006b2c:	4b25      	ldr	r3, [pc, #148]	@ (8006bc4 <HAL_SD_InitCard+0xf8>)
 8006b2e:	2201      	movs	r2, #1
 8006b30:	601a      	str	r2, [r3, #0]

  /* Required power up waiting time before starting the SD initialization  sequence */
  HAL_Delay(2);
 8006b32:	2002      	movs	r0, #2
 8006b34:	f7fc fdb6 	bl	80036a4 <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8006b38:	6878      	ldr	r0, [r7, #4]
 8006b3a:	f001 f805 	bl	8007b48 <SD_PowerON>
 8006b3e:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8006b40:	6a3b      	ldr	r3, [r7, #32]
 8006b42:	2b00      	cmp	r3, #0
 8006b44:	d00b      	beq.n	8006b5e <HAL_SD_InitCard+0x92>
  {
    hsd->State = HAL_SD_STATE_READY;
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	2201      	movs	r2, #1
 8006b4a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006b52:	6a3b      	ldr	r3, [r7, #32]
 8006b54:	431a      	orrs	r2, r3
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8006b5a:	2301      	movs	r3, #1
 8006b5c:	e02e      	b.n	8006bbc <HAL_SD_InitCard+0xf0>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8006b5e:	6878      	ldr	r0, [r7, #4]
 8006b60:	f000 ff24 	bl	80079ac <SD_InitCard>
 8006b64:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8006b66:	6a3b      	ldr	r3, [r7, #32]
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	d00b      	beq.n	8006b84 <HAL_SD_InitCard+0xb8>
  {
    hsd->State = HAL_SD_STATE_READY;
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	2201      	movs	r2, #1
 8006b70:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006b78:	6a3b      	ldr	r3, [r7, #32]
 8006b7a:	431a      	orrs	r2, r3
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8006b80:	2301      	movs	r3, #1
 8006b82:	e01b      	b.n	8006bbc <HAL_SD_InitCard+0xf0>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8006b8c:	4618      	mov	r0, r3
 8006b8e:	f003 f846 	bl	8009c1e <SDMMC_CmdBlockLength>
 8006b92:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8006b94:	6a3b      	ldr	r3, [r7, #32]
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d00f      	beq.n	8006bba <HAL_SD_InitCard+0xee>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	4a0a      	ldr	r2, [pc, #40]	@ (8006bc8 <HAL_SD_InitCard+0xfc>)
 8006ba0:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006ba6:	6a3b      	ldr	r3, [r7, #32]
 8006ba8:	431a      	orrs	r2, r3
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	2201      	movs	r2, #1
 8006bb2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8006bb6:	2301      	movs	r3, #1
 8006bb8:	e000      	b.n	8006bbc <HAL_SD_InitCard+0xf0>
  }

  return HAL_OK;
 8006bba:	2300      	movs	r3, #0
}
 8006bbc:	4618      	mov	r0, r3
 8006bbe:	3728      	adds	r7, #40	@ 0x28
 8006bc0:	46bd      	mov	sp, r7
 8006bc2:	bdb0      	pop	{r4, r5, r7, pc}
 8006bc4:	422580a0 	.word	0x422580a0
 8006bc8:	004005ff 	.word	0x004005ff

08006bcc <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8006bcc:	b580      	push	{r7, lr}
 8006bce:	b08c      	sub	sp, #48	@ 0x30
 8006bd0:	af00      	add	r7, sp, #0
 8006bd2:	60f8      	str	r0, [r7, #12]
 8006bd4:	60b9      	str	r1, [r7, #8]
 8006bd6:	607a      	str	r2, [r7, #4]
 8006bd8:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 8006bde:	68bb      	ldr	r3, [r7, #8]
 8006be0:	2b00      	cmp	r3, #0
 8006be2:	d107      	bne.n	8006bf4 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006be8:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8006bf0:	2301      	movs	r3, #1
 8006bf2:	e0c0      	b.n	8006d76 <HAL_SD_ReadBlocks_DMA+0x1aa>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8006bfa:	b2db      	uxtb	r3, r3
 8006bfc:	2b01      	cmp	r3, #1
 8006bfe:	f040 80b9 	bne.w	8006d74 <HAL_SD_ReadBlocks_DMA+0x1a8>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	2200      	movs	r2, #0
 8006c06:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8006c08:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006c0a:	683b      	ldr	r3, [r7, #0]
 8006c0c:	441a      	add	r2, r3
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006c12:	429a      	cmp	r2, r3
 8006c14:	d907      	bls.n	8006c26 <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c1a:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 8006c22:	2301      	movs	r3, #1
 8006c24:	e0a7      	b.n	8006d76 <HAL_SD_ReadBlocks_DMA+0x1aa>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	2203      	movs	r2, #3
 8006c2a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8006c2e:	68fb      	ldr	r3, [r7, #12]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	2200      	movs	r2, #0
 8006c34:	62da      	str	r2, [r3, #44]	@ 0x2c

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND | SDIO_IT_STBITERR));
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006c3c:	68fa      	ldr	r2, [r7, #12]
 8006c3e:	6812      	ldr	r2, [r2, #0]
 8006c40:	f443 734a 	orr.w	r3, r3, #808	@ 0x328
 8006c44:	f043 0302 	orr.w	r3, r3, #2
 8006c48:	63d3      	str	r3, [r2, #60]	@ 0x3c
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c4e:	4a4c      	ldr	r2, [pc, #304]	@ (8006d80 <HAL_SD_ReadBlocks_DMA+0x1b4>)
 8006c50:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c56:	4a4b      	ldr	r2, [pc, #300]	@ (8006d84 <HAL_SD_ReadBlocks_DMA+0x1b8>)
 8006c58:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c5e:	2200      	movs	r2, #0
 8006c60:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Force DMA Direction */
    hsd->hdmarx->Init.Direction = DMA_PERIPH_TO_MEMORY;
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c66:	2200      	movs	r2, #0
 8006c68:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmarx->Instance->CR, DMA_SxCR_DIR, hsd->hdmarx->Init.Direction);
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c7a:	689a      	ldr	r2, [r3, #8]
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	430a      	orrs	r2, r1
 8006c84:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	3380      	adds	r3, #128	@ 0x80
 8006c90:	4619      	mov	r1, r3
 8006c92:	68ba      	ldr	r2, [r7, #8]
 8006c94:	683b      	ldr	r3, [r7, #0]
 8006c96:	025b      	lsls	r3, r3, #9
 8006c98:	089b      	lsrs	r3, r3, #2
 8006c9a:	f7fd fad9 	bl	8004250 <HAL_DMA_Start_IT>
 8006c9e:	4603      	mov	r3, r0
 8006ca0:	2b00      	cmp	r3, #0
 8006ca2:	d017      	beq.n	8006cd4 <HAL_SD_ReadBlocks_DMA+0x108>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	f422 7295 	bic.w	r2, r2, #298	@ 0x12a
 8006cb2:	63da      	str	r2, [r3, #60]	@ 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	4a33      	ldr	r2, [pc, #204]	@ (8006d88 <HAL_SD_ReadBlocks_DMA+0x1bc>)
 8006cba:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006cc0:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	2201      	movs	r2, #1
 8006ccc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 8006cd0:	2301      	movs	r3, #1
 8006cd2:	e050      	b.n	8006d76 <HAL_SD_ReadBlocks_DMA+0x1aa>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 8006cd4:	4b2d      	ldr	r3, [pc, #180]	@ (8006d8c <HAL_SD_ReadBlocks_DMA+0x1c0>)
 8006cd6:	2201      	movs	r2, #1
 8006cd8:	601a      	str	r2, [r3, #0]

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006cde:	2b01      	cmp	r3, #1
 8006ce0:	d002      	beq.n	8006ce8 <HAL_SD_ReadBlocks_DMA+0x11c>
      {
        add *= 512U;
 8006ce2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ce4:	025b      	lsls	r3, r3, #9
 8006ce6:	62bb      	str	r3, [r7, #40]	@ 0x28
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8006ce8:	f04f 33ff 	mov.w	r3, #4294967295
 8006cec:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8006cee:	683b      	ldr	r3, [r7, #0]
 8006cf0:	025b      	lsls	r3, r3, #9
 8006cf2:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8006cf4:	2390      	movs	r3, #144	@ 0x90
 8006cf6:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8006cf8:	2302      	movs	r3, #2
 8006cfa:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8006cfc:	2300      	movs	r3, #0
 8006cfe:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 8006d00:	2301      	movs	r3, #1
 8006d02:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 8006d04:	68fb      	ldr	r3, [r7, #12]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	f107 0210 	add.w	r2, r7, #16
 8006d0c:	4611      	mov	r1, r2
 8006d0e:	4618      	mov	r0, r3
 8006d10:	f002 ff59 	bl	8009bc6 <SDIO_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 8006d14:	683b      	ldr	r3, [r7, #0]
 8006d16:	2b01      	cmp	r3, #1
 8006d18:	d90a      	bls.n	8006d30 <HAL_SD_ReadBlocks_DMA+0x164>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	2282      	movs	r2, #130	@ 0x82
 8006d1e:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006d26:	4618      	mov	r0, r3
 8006d28:	f002 ffbd 	bl	8009ca6 <SDMMC_CmdReadMultiBlock>
 8006d2c:	62f8      	str	r0, [r7, #44]	@ 0x2c
 8006d2e:	e009      	b.n	8006d44 <HAL_SD_ReadBlocks_DMA+0x178>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	2281      	movs	r2, #129	@ 0x81
 8006d34:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006d3c:	4618      	mov	r0, r3
 8006d3e:	f002 ff90 	bl	8009c62 <SDMMC_CmdReadSingleBlock>
 8006d42:	62f8      	str	r0, [r7, #44]	@ 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 8006d44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	d012      	beq.n	8006d70 <HAL_SD_ReadBlocks_DMA+0x1a4>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	4a0e      	ldr	r2, [pc, #56]	@ (8006d88 <HAL_SD_ReadBlocks_DMA+0x1bc>)
 8006d50:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= errorstate;
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006d56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d58:	431a      	orrs	r2, r3
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	2201      	movs	r2, #1
 8006d62:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	2200      	movs	r2, #0
 8006d6a:	631a      	str	r2, [r3, #48]	@ 0x30
        return HAL_ERROR;
 8006d6c:	2301      	movs	r3, #1
 8006d6e:	e002      	b.n	8006d76 <HAL_SD_ReadBlocks_DMA+0x1aa>
      }

      return HAL_OK;
 8006d70:	2300      	movs	r3, #0
 8006d72:	e000      	b.n	8006d76 <HAL_SD_ReadBlocks_DMA+0x1aa>
    }
  }
  else
  {
    return HAL_BUSY;
 8006d74:	2302      	movs	r3, #2
  }
}
 8006d76:	4618      	mov	r0, r3
 8006d78:	3730      	adds	r7, #48	@ 0x30
 8006d7a:	46bd      	mov	sp, r7
 8006d7c:	bd80      	pop	{r7, pc}
 8006d7e:	bf00      	nop
 8006d80:	080077bb 	.word	0x080077bb
 8006d84:	0800782d 	.word	0x0800782d
 8006d88:	004005ff 	.word	0x004005ff
 8006d8c:	4225858c 	.word	0x4225858c

08006d90 <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8006d90:	b580      	push	{r7, lr}
 8006d92:	b08c      	sub	sp, #48	@ 0x30
 8006d94:	af00      	add	r7, sp, #0
 8006d96:	60f8      	str	r0, [r7, #12]
 8006d98:	60b9      	str	r1, [r7, #8]
 8006d9a:	607a      	str	r2, [r7, #4]
 8006d9c:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 8006da2:	68bb      	ldr	r3, [r7, #8]
 8006da4:	2b00      	cmp	r3, #0
 8006da6:	d107      	bne.n	8006db8 <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006dac:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8006db4:	2301      	movs	r3, #1
 8006db6:	e0c5      	b.n	8006f44 <HAL_SD_WriteBlocks_DMA+0x1b4>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8006dbe:	b2db      	uxtb	r3, r3
 8006dc0:	2b01      	cmp	r3, #1
 8006dc2:	f040 80be 	bne.w	8006f42 <HAL_SD_WriteBlocks_DMA+0x1b2>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	2200      	movs	r2, #0
 8006dca:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8006dcc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006dce:	683b      	ldr	r3, [r7, #0]
 8006dd0:	441a      	add	r2, r3
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006dd6:	429a      	cmp	r2, r3
 8006dd8:	d907      	bls.n	8006dea <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006dde:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 8006de6:	2301      	movs	r3, #1
 8006de8:	e0ac      	b.n	8006f44 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	2203      	movs	r2, #3
 8006dee:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	2200      	movs	r2, #0
 8006df8:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Enable SD Error interrupts */
#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e00:	68fa      	ldr	r2, [r7, #12]
 8006e02:	6812      	ldr	r2, [r2, #0]
 8006e04:	f443 7306 	orr.w	r3, r3, #536	@ 0x218
 8006e08:	f043 0302 	orr.w	r3, r3, #2
 8006e0c:	63d3      	str	r3, [r2, #60]	@ 0x3c
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e12:	4a4e      	ldr	r2, [pc, #312]	@ (8006f4c <HAL_SD_WriteBlocks_DMA+0x1bc>)
 8006e14:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e1a:	4a4d      	ldr	r2, [pc, #308]	@ (8006f50 <HAL_SD_WriteBlocks_DMA+0x1c0>)
 8006e1c:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e22:	2200      	movs	r2, #0
 8006e24:	651a      	str	r2, [r3, #80]	@ 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006e2a:	2b01      	cmp	r3, #1
 8006e2c:	d002      	beq.n	8006e34 <HAL_SD_WriteBlocks_DMA+0xa4>
    {
      add *= 512U;
 8006e2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e30:	025b      	lsls	r3, r3, #9
 8006e32:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 8006e34:	683b      	ldr	r3, [r7, #0]
 8006e36:	2b01      	cmp	r3, #1
 8006e38:	d90a      	bls.n	8006e50 <HAL_SD_WriteBlocks_DMA+0xc0>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	22a0      	movs	r2, #160	@ 0xa0
 8006e3e:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006e46:	4618      	mov	r0, r3
 8006e48:	f002 ff71 	bl	8009d2e <SDMMC_CmdWriteMultiBlock>
 8006e4c:	62f8      	str	r0, [r7, #44]	@ 0x2c
 8006e4e:	e009      	b.n	8006e64 <HAL_SD_WriteBlocks_DMA+0xd4>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	2290      	movs	r2, #144	@ 0x90
 8006e54:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8006e56:	68fb      	ldr	r3, [r7, #12]
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006e5c:	4618      	mov	r0, r3
 8006e5e:	f002 ff44 	bl	8009cea <SDMMC_CmdWriteSingleBlock>
 8006e62:	62f8      	str	r0, [r7, #44]	@ 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8006e64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	d012      	beq.n	8006e90 <HAL_SD_WriteBlocks_DMA+0x100>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	4a39      	ldr	r2, [pc, #228]	@ (8006f54 <HAL_SD_WriteBlocks_DMA+0x1c4>)
 8006e70:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006e76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e78:	431a      	orrs	r2, r3
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8006e7e:	68fb      	ldr	r3, [r7, #12]
 8006e80:	2201      	movs	r2, #1
 8006e82:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	2200      	movs	r2, #0
 8006e8a:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8006e8c:	2301      	movs	r3, #1
 8006e8e:	e059      	b.n	8006f44 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }

    /* Enable SDIO DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 8006e90:	4b31      	ldr	r3, [pc, #196]	@ (8006f58 <HAL_SD_WriteBlocks_DMA+0x1c8>)
 8006e92:	2201      	movs	r2, #1
 8006e94:	601a      	str	r2, [r3, #0]

    /* Force DMA Direction */
    hsd->hdmatx->Init.Direction = DMA_MEMORY_TO_PERIPH;
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e9a:	2240      	movs	r2, #64	@ 0x40
 8006e9c:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmatx->Instance->CR, DMA_SxCR_DIR, hsd->hdmatx->Init.Direction);
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006eae:	689a      	ldr	r2, [r3, #8]
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	430a      	orrs	r2, r1
 8006eb8:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8006eba:	68fb      	ldr	r3, [r7, #12]
 8006ebc:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8006ebe:	68b9      	ldr	r1, [r7, #8]
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	3380      	adds	r3, #128	@ 0x80
 8006ec6:	461a      	mov	r2, r3
 8006ec8:	683b      	ldr	r3, [r7, #0]
 8006eca:	025b      	lsls	r3, r3, #9
 8006ecc:	089b      	lsrs	r3, r3, #2
 8006ece:	f7fd f9bf 	bl	8004250 <HAL_DMA_Start_IT>
 8006ed2:	4603      	mov	r3, r0
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d01c      	beq.n	8006f12 <HAL_SD_WriteBlocks_DMA+0x182>
    {
#if defined(SDIO_STA_STBITERR)
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006ede:	68fa      	ldr	r2, [r7, #12]
 8006ee0:	6812      	ldr	r2, [r2, #0]
 8006ee2:	f423 7306 	bic.w	r3, r3, #536	@ 0x218
 8006ee6:	f023 0302 	bic.w	r3, r3, #2
 8006eea:	63d3      	str	r3, [r2, #60]	@ 0x3c
#else /* SDIO_STA_STBITERR not defined */
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
#endif /* SDIO_STA_STBITERR */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	4a18      	ldr	r2, [pc, #96]	@ (8006f54 <HAL_SD_WriteBlocks_DMA+0x1c4>)
 8006ef2:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ef8:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	2201      	movs	r2, #1
 8006f04:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	2200      	movs	r2, #0
 8006f0c:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8006f0e:	2301      	movs	r3, #1
 8006f10:	e018      	b.n	8006f44 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8006f12:	f04f 33ff 	mov.w	r3, #4294967295
 8006f16:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8006f18:	683b      	ldr	r3, [r7, #0]
 8006f1a:	025b      	lsls	r3, r3, #9
 8006f1c:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8006f1e:	2390      	movs	r3, #144	@ 0x90
 8006f20:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 8006f22:	2300      	movs	r3, #0
 8006f24:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8006f26:	2300      	movs	r3, #0
 8006f28:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 8006f2a:	2301      	movs	r3, #1
 8006f2c:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	f107 0210 	add.w	r2, r7, #16
 8006f36:	4611      	mov	r1, r2
 8006f38:	4618      	mov	r0, r3
 8006f3a:	f002 fe44 	bl	8009bc6 <SDIO_ConfigData>

      return HAL_OK;
 8006f3e:	2300      	movs	r3, #0
 8006f40:	e000      	b.n	8006f44 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }
  }
  else
  {
    return HAL_BUSY;
 8006f42:	2302      	movs	r3, #2
  }
}
 8006f44:	4618      	mov	r0, r3
 8006f46:	3730      	adds	r7, #48	@ 0x30
 8006f48:	46bd      	mov	sp, r7
 8006f4a:	bd80      	pop	{r7, pc}
 8006f4c:	08007791 	.word	0x08007791
 8006f50:	0800782d 	.word	0x0800782d
 8006f54:	004005ff 	.word	0x004005ff
 8006f58:	4225858c 	.word	0x4225858c

08006f5c <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 8006f5c:	b580      	push	{r7, lr}
 8006f5e:	b084      	sub	sp, #16
 8006f60:	af00      	add	r7, sp, #0
 8006f62:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f68:	60fb      	str	r3, [r7, #12]

  /* Check for SDIO interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006f70:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006f74:	2b00      	cmp	r3, #0
 8006f76:	d008      	beq.n	8006f8a <HAL_SD_IRQHandler+0x2e>
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	f003 0308 	and.w	r3, r3, #8
 8006f7e:	2b00      	cmp	r3, #0
 8006f80:	d003      	beq.n	8006f8a <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 8006f82:	6878      	ldr	r0, [r7, #4]
 8006f84:	f001 f806 	bl	8007f94 <SD_Read_IT>
 8006f88:	e165      	b.n	8007256 <HAL_SD_IRQHandler+0x2fa>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) != RESET)
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006f90:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	f000 808f 	beq.w	80070b8 <HAL_SD_IRQHandler+0x15c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND);
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006fa2:	639a      	str	r2, [r3, #56]	@ 0x38

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006faa:	687a      	ldr	r2, [r7, #4]
 8006fac:	6812      	ldr	r2, [r2, #0]
 8006fae:	f423 4343 	bic.w	r3, r3, #49920	@ 0xc300
 8006fb2:	f023 033a 	bic.w	r3, r3, #58	@ 0x3a
 8006fb6:	63d3      	str	r3, [r2, #60]	@ 0x3c
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF);
#endif /* SDIO_STA_STBITERR */

    hsd->Instance->DCTRL &= ~(SDIO_DCTRL_DTEN);
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	f022 0201 	bic.w	r2, r2, #1
 8006fc6:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	f003 0308 	and.w	r3, r3, #8
 8006fce:	2b00      	cmp	r3, #0
 8006fd0:	d039      	beq.n	8007046 <HAL_SD_IRQHandler+0xea>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8006fd2:	68fb      	ldr	r3, [r7, #12]
 8006fd4:	f003 0302 	and.w	r3, r3, #2
 8006fd8:	2b00      	cmp	r3, #0
 8006fda:	d104      	bne.n	8006fe6 <HAL_SD_IRQHandler+0x8a>
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	f003 0320 	and.w	r3, r3, #32
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d011      	beq.n	800700a <HAL_SD_IRQHandler+0xae>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	4618      	mov	r0, r3
 8006fec:	f002 fec2 	bl	8009d74 <SDMMC_CmdStopTransfer>
 8006ff0:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8006ff2:	68bb      	ldr	r3, [r7, #8]
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	d008      	beq.n	800700a <HAL_SD_IRQHandler+0xae>
        {
          hsd->ErrorCode |= errorstate;
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006ffc:	68bb      	ldr	r3, [r7, #8]
 8006ffe:	431a      	orrs	r2, r3
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	639a      	str	r2, [r3, #56]	@ 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 8007004:	6878      	ldr	r0, [r7, #4]
 8007006:	f000 f92f 	bl	8007268 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	f240 523a 	movw	r2, #1338	@ 0x53a
 8007012:	639a      	str	r2, [r3, #56]	@ 0x38

      hsd->State = HAL_SD_STATE_READY;
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	2201      	movs	r2, #1
 8007018:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	2200      	movs	r2, #0
 8007020:	631a      	str	r2, [r3, #48]	@ 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	f003 0301 	and.w	r3, r3, #1
 8007028:	2b00      	cmp	r3, #0
 800702a:	d104      	bne.n	8007036 <HAL_SD_IRQHandler+0xda>
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	f003 0302 	and.w	r3, r3, #2
 8007032:	2b00      	cmp	r3, #0
 8007034:	d003      	beq.n	800703e <HAL_SD_IRQHandler+0xe2>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 8007036:	6878      	ldr	r0, [r7, #4]
 8007038:	f003 fb30 	bl	800a69c <HAL_SD_RxCpltCallback>
 800703c:	e10b      	b.n	8007256 <HAL_SD_IRQHandler+0x2fa>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 800703e:	6878      	ldr	r0, [r7, #4]
 8007040:	f003 fb22 	bl	800a688 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8007044:	e107      	b.n	8007256 <HAL_SD_IRQHandler+0x2fa>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800704c:	2b00      	cmp	r3, #0
 800704e:	f000 8102 	beq.w	8007256 <HAL_SD_IRQHandler+0x2fa>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 8007052:	68fb      	ldr	r3, [r7, #12]
 8007054:	f003 0320 	and.w	r3, r3, #32
 8007058:	2b00      	cmp	r3, #0
 800705a:	d011      	beq.n	8007080 <HAL_SD_IRQHandler+0x124>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	4618      	mov	r0, r3
 8007062:	f002 fe87 	bl	8009d74 <SDMMC_CmdStopTransfer>
 8007066:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8007068:	68bb      	ldr	r3, [r7, #8]
 800706a:	2b00      	cmp	r3, #0
 800706c:	d008      	beq.n	8007080 <HAL_SD_IRQHandler+0x124>
          hsd->ErrorCode |= errorstate;
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007072:	68bb      	ldr	r3, [r7, #8]
 8007074:	431a      	orrs	r2, r3
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	639a      	str	r2, [r3, #56]	@ 0x38
          HAL_SD_ErrorCallback(hsd);
 800707a:	6878      	ldr	r0, [r7, #4]
 800707c:	f000 f8f4 	bl	8007268 <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 8007080:	68fb      	ldr	r3, [r7, #12]
 8007082:	f003 0301 	and.w	r3, r3, #1
 8007086:	2b00      	cmp	r3, #0
 8007088:	f040 80e5 	bne.w	8007256 <HAL_SD_IRQHandler+0x2fa>
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	f003 0302 	and.w	r3, r3, #2
 8007092:	2b00      	cmp	r3, #0
 8007094:	f040 80df 	bne.w	8007256 <HAL_SD_IRQHandler+0x2fa>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	f022 0208 	bic.w	r2, r2, #8
 80070a6:	62da      	str	r2, [r3, #44]	@ 0x2c
        hsd->State = HAL_SD_STATE_READY;
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	2201      	movs	r2, #1
 80070ac:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        HAL_SD_TxCpltCallback(hsd);
 80070b0:	6878      	ldr	r0, [r7, #4]
 80070b2:	f003 fae9 	bl	800a688 <HAL_SD_TxCpltCallback>
}
 80070b6:	e0ce      	b.n	8007256 <HAL_SD_IRQHandler+0x2fa>
  else if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80070be:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	d008      	beq.n	80070d8 <HAL_SD_IRQHandler+0x17c>
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	f003 0308 	and.w	r3, r3, #8
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	d003      	beq.n	80070d8 <HAL_SD_IRQHandler+0x17c>
    SD_Write_IT(hsd);
 80070d0:	6878      	ldr	r0, [r7, #4]
 80070d2:	f000 ffb0 	bl	8008036 <SD_Write_IT>
 80070d6:	e0be      	b.n	8007256 <HAL_SD_IRQHandler+0x2fa>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_RXOVERR | SDIO_FLAG_TXUNDERR | SDIO_FLAG_STBITERR) != RESET)
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80070de:	f240 233a 	movw	r3, #570	@ 0x23a
 80070e2:	4013      	ands	r3, r2
 80070e4:	2b00      	cmp	r3, #0
 80070e6:	f000 80b6 	beq.w	8007256 <HAL_SD_IRQHandler+0x2fa>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL) != RESET)
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80070f0:	f003 0302 	and.w	r3, r3, #2
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d005      	beq.n	8007104 <HAL_SD_IRQHandler+0x1a8>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80070fc:	f043 0202 	orr.w	r2, r3, #2
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) != RESET)
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800710a:	f003 0308 	and.w	r3, r3, #8
 800710e:	2b00      	cmp	r3, #0
 8007110:	d005      	beq.n	800711e <HAL_SD_IRQHandler+0x1c2>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007116:	f043 0208 	orr.w	r2, r3, #8
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR) != RESET)
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007124:	f003 0320 	and.w	r3, r3, #32
 8007128:	2b00      	cmp	r3, #0
 800712a:	d005      	beq.n	8007138 <HAL_SD_IRQHandler+0x1dc>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007130:	f043 0220 	orr.w	r2, r3, #32
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR) != RESET)
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800713e:	f003 0310 	and.w	r3, r3, #16
 8007142:	2b00      	cmp	r3, #0
 8007144:	d005      	beq.n	8007152 <HAL_SD_IRQHandler+0x1f6>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800714a:	f043 0210 	orr.w	r2, r3, #16
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_STBITERR) != RESET)
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007158:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800715c:	2b00      	cmp	r3, #0
 800715e:	d005      	beq.n	800716c <HAL_SD_IRQHandler+0x210>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007164:	f043 0208 	orr.w	r2, r3, #8
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS | SDIO_FLAG_STBITERR);
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	f240 723a 	movw	r2, #1850	@ 0x73a
 8007174:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800717c:	687a      	ldr	r2, [r7, #4]
 800717e:	6812      	ldr	r2, [r2, #0]
 8007180:	f423 734e 	bic.w	r3, r3, #824	@ 0x338
 8007184:	f023 0302 	bic.w	r3, r3, #2
 8007188:	63d3      	str	r3, [r2, #60]	@ 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	4618      	mov	r0, r3
 8007190:	f002 fdf0 	bl	8009d74 <SDMMC_CmdStopTransfer>
 8007194:	4602      	mov	r2, r0
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800719a:	431a      	orrs	r2, r3
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	639a      	str	r2, [r3, #56]	@ 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 80071a0:	68fb      	ldr	r3, [r7, #12]
 80071a2:	f003 0308 	and.w	r3, r3, #8
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	d00a      	beq.n	80071c0 <HAL_SD_IRQHandler+0x264>
      hsd->State = HAL_SD_STATE_READY;
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	2201      	movs	r2, #1
 80071ae:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	2200      	movs	r2, #0
 80071b6:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_SD_ErrorCallback(hsd);
 80071b8:	6878      	ldr	r0, [r7, #4]
 80071ba:	f000 f855 	bl	8007268 <HAL_SD_ErrorCallback>
}
 80071be:	e04a      	b.n	8007256 <HAL_SD_IRQHandler+0x2fa>
    else if((context & SD_CONTEXT_DMA) != 0U)
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	d045      	beq.n	8007256 <HAL_SD_IRQHandler+0x2fa>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 80071ca:	68fb      	ldr	r3, [r7, #12]
 80071cc:	f003 0310 	and.w	r3, r3, #16
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	d104      	bne.n	80071de <HAL_SD_IRQHandler+0x282>
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	f003 0320 	and.w	r3, r3, #32
 80071da:	2b00      	cmp	r3, #0
 80071dc:	d011      	beq.n	8007202 <HAL_SD_IRQHandler+0x2a6>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80071e2:	4a1f      	ldr	r2, [pc, #124]	@ (8007260 <HAL_SD_IRQHandler+0x304>)
 80071e4:	651a      	str	r2, [r3, #80]	@ 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80071ea:	4618      	mov	r0, r3
 80071ec:	f7fd f8f8 	bl	80043e0 <HAL_DMA_Abort_IT>
 80071f0:	4603      	mov	r3, r0
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	d02f      	beq.n	8007256 <HAL_SD_IRQHandler+0x2fa>
          SD_DMATxAbort(hsd->hdmatx);
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80071fa:	4618      	mov	r0, r3
 80071fc:	f000 fb68 	bl	80078d0 <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8007200:	e029      	b.n	8007256 <HAL_SD_IRQHandler+0x2fa>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8007202:	68fb      	ldr	r3, [r7, #12]
 8007204:	f003 0301 	and.w	r3, r3, #1
 8007208:	2b00      	cmp	r3, #0
 800720a:	d104      	bne.n	8007216 <HAL_SD_IRQHandler+0x2ba>
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	f003 0302 	and.w	r3, r3, #2
 8007212:	2b00      	cmp	r3, #0
 8007214:	d011      	beq.n	800723a <HAL_SD_IRQHandler+0x2de>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800721a:	4a12      	ldr	r2, [pc, #72]	@ (8007264 <HAL_SD_IRQHandler+0x308>)
 800721c:	651a      	str	r2, [r3, #80]	@ 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007222:	4618      	mov	r0, r3
 8007224:	f7fd f8dc 	bl	80043e0 <HAL_DMA_Abort_IT>
 8007228:	4603      	mov	r3, r0
 800722a:	2b00      	cmp	r3, #0
 800722c:	d013      	beq.n	8007256 <HAL_SD_IRQHandler+0x2fa>
          SD_DMARxAbort(hsd->hdmarx);
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007232:	4618      	mov	r0, r3
 8007234:	f000 fb83 	bl	800793e <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8007238:	e00d      	b.n	8007256 <HAL_SD_IRQHandler+0x2fa>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	2200      	movs	r2, #0
 800723e:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	2201      	movs	r2, #1
 8007244:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	2200      	movs	r2, #0
 800724c:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_SD_AbortCallback(hsd);
 800724e:	6878      	ldr	r0, [r7, #4]
 8007250:	f003 fa10 	bl	800a674 <HAL_SD_AbortCallback>
}
 8007254:	e7ff      	b.n	8007256 <HAL_SD_IRQHandler+0x2fa>
 8007256:	bf00      	nop
 8007258:	3710      	adds	r7, #16
 800725a:	46bd      	mov	sp, r7
 800725c:	bd80      	pop	{r7, pc}
 800725e:	bf00      	nop
 8007260:	080078d1 	.word	0x080078d1
 8007264:	0800793f 	.word	0x0800793f

08007268 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 8007268:	b480      	push	{r7}
 800726a:	b083      	sub	sp, #12
 800726c:	af00      	add	r7, sp, #0
 800726e:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 8007270:	bf00      	nop
 8007272:	370c      	adds	r7, #12
 8007274:	46bd      	mov	sp, r7
 8007276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800727a:	4770      	bx	lr

0800727c <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 800727c:	b480      	push	{r7}
 800727e:	b083      	sub	sp, #12
 8007280:	af00      	add	r7, sp, #0
 8007282:	6078      	str	r0, [r7, #4]
 8007284:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800728a:	0f9b      	lsrs	r3, r3, #30
 800728c:	b2da      	uxtb	r2, r3
 800728e:	683b      	ldr	r3, [r7, #0]
 8007290:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007296:	0e9b      	lsrs	r3, r3, #26
 8007298:	b2db      	uxtb	r3, r3
 800729a:	f003 030f 	and.w	r3, r3, #15
 800729e:	b2da      	uxtb	r2, r3
 80072a0:	683b      	ldr	r3, [r7, #0]
 80072a2:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80072a8:	0e1b      	lsrs	r3, r3, #24
 80072aa:	b2db      	uxtb	r3, r3
 80072ac:	f003 0303 	and.w	r3, r3, #3
 80072b0:	b2da      	uxtb	r2, r3
 80072b2:	683b      	ldr	r3, [r7, #0]
 80072b4:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80072ba:	0c1b      	lsrs	r3, r3, #16
 80072bc:	b2da      	uxtb	r2, r3
 80072be:	683b      	ldr	r3, [r7, #0]
 80072c0:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80072c6:	0a1b      	lsrs	r3, r3, #8
 80072c8:	b2da      	uxtb	r2, r3
 80072ca:	683b      	ldr	r3, [r7, #0]
 80072cc:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80072d2:	b2da      	uxtb	r2, r3
 80072d4:	683b      	ldr	r3, [r7, #0]
 80072d6:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80072dc:	0d1b      	lsrs	r3, r3, #20
 80072de:	b29a      	uxth	r2, r3
 80072e0:	683b      	ldr	r3, [r7, #0]
 80072e2:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80072e8:	0c1b      	lsrs	r3, r3, #16
 80072ea:	b2db      	uxtb	r3, r3
 80072ec:	f003 030f 	and.w	r3, r3, #15
 80072f0:	b2da      	uxtb	r2, r3
 80072f2:	683b      	ldr	r3, [r7, #0]
 80072f4:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80072fa:	0bdb      	lsrs	r3, r3, #15
 80072fc:	b2db      	uxtb	r3, r3
 80072fe:	f003 0301 	and.w	r3, r3, #1
 8007302:	b2da      	uxtb	r2, r3
 8007304:	683b      	ldr	r3, [r7, #0]
 8007306:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800730c:	0b9b      	lsrs	r3, r3, #14
 800730e:	b2db      	uxtb	r3, r3
 8007310:	f003 0301 	and.w	r3, r3, #1
 8007314:	b2da      	uxtb	r2, r3
 8007316:	683b      	ldr	r3, [r7, #0]
 8007318:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800731e:	0b5b      	lsrs	r3, r3, #13
 8007320:	b2db      	uxtb	r3, r3
 8007322:	f003 0301 	and.w	r3, r3, #1
 8007326:	b2da      	uxtb	r2, r3
 8007328:	683b      	ldr	r3, [r7, #0]
 800732a:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007330:	0b1b      	lsrs	r3, r3, #12
 8007332:	b2db      	uxtb	r3, r3
 8007334:	f003 0301 	and.w	r3, r3, #1
 8007338:	b2da      	uxtb	r2, r3
 800733a:	683b      	ldr	r3, [r7, #0]
 800733c:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 800733e:	683b      	ldr	r3, [r7, #0]
 8007340:	2200      	movs	r2, #0
 8007342:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007348:	2b00      	cmp	r3, #0
 800734a:	d163      	bne.n	8007414 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007350:	009a      	lsls	r2, r3, #2
 8007352:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8007356:	4013      	ands	r3, r2
 8007358:	687a      	ldr	r2, [r7, #4]
 800735a:	6ed2      	ldr	r2, [r2, #108]	@ 0x6c
 800735c:	0f92      	lsrs	r2, r2, #30
 800735e:	431a      	orrs	r2, r3
 8007360:	683b      	ldr	r3, [r7, #0]
 8007362:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007368:	0edb      	lsrs	r3, r3, #27
 800736a:	b2db      	uxtb	r3, r3
 800736c:	f003 0307 	and.w	r3, r3, #7
 8007370:	b2da      	uxtb	r2, r3
 8007372:	683b      	ldr	r3, [r7, #0]
 8007374:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800737a:	0e1b      	lsrs	r3, r3, #24
 800737c:	b2db      	uxtb	r3, r3
 800737e:	f003 0307 	and.w	r3, r3, #7
 8007382:	b2da      	uxtb	r2, r3
 8007384:	683b      	ldr	r3, [r7, #0]
 8007386:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800738c:	0d5b      	lsrs	r3, r3, #21
 800738e:	b2db      	uxtb	r3, r3
 8007390:	f003 0307 	and.w	r3, r3, #7
 8007394:	b2da      	uxtb	r2, r3
 8007396:	683b      	ldr	r3, [r7, #0]
 8007398:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800739e:	0c9b      	lsrs	r3, r3, #18
 80073a0:	b2db      	uxtb	r3, r3
 80073a2:	f003 0307 	and.w	r3, r3, #7
 80073a6:	b2da      	uxtb	r2, r3
 80073a8:	683b      	ldr	r3, [r7, #0]
 80073aa:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80073b0:	0bdb      	lsrs	r3, r3, #15
 80073b2:	b2db      	uxtb	r3, r3
 80073b4:	f003 0307 	and.w	r3, r3, #7
 80073b8:	b2da      	uxtb	r2, r3
 80073ba:	683b      	ldr	r3, [r7, #0]
 80073bc:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 80073be:	683b      	ldr	r3, [r7, #0]
 80073c0:	691b      	ldr	r3, [r3, #16]
 80073c2:	1c5a      	adds	r2, r3, #1
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 80073c8:	683b      	ldr	r3, [r7, #0]
 80073ca:	7e1b      	ldrb	r3, [r3, #24]
 80073cc:	b2db      	uxtb	r3, r3
 80073ce:	f003 0307 	and.w	r3, r3, #7
 80073d2:	3302      	adds	r3, #2
 80073d4:	2201      	movs	r2, #1
 80073d6:	fa02 f303 	lsl.w	r3, r2, r3
 80073da:	687a      	ldr	r2, [r7, #4]
 80073dc:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 80073de:	fb03 f202 	mul.w	r2, r3, r2
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 80073e6:	683b      	ldr	r3, [r7, #0]
 80073e8:	7a1b      	ldrb	r3, [r3, #8]
 80073ea:	b2db      	uxtb	r3, r3
 80073ec:	f003 030f 	and.w	r3, r3, #15
 80073f0:	2201      	movs	r2, #1
 80073f2:	409a      	lsls	r2, r3
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	659a      	str	r2, [r3, #88]	@ 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80073fc:	687a      	ldr	r2, [r7, #4]
 80073fe:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8007400:	0a52      	lsrs	r2, r2, #9
 8007402:	fb03 f202 	mul.w	r2, r3, r2
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007410:	661a      	str	r2, [r3, #96]	@ 0x60
 8007412:	e031      	b.n	8007478 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007418:	2b01      	cmp	r3, #1
 800741a:	d11d      	bne.n	8007458 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007420:	041b      	lsls	r3, r3, #16
 8007422:	f403 127c 	and.w	r2, r3, #4128768	@ 0x3f0000
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800742a:	0c1b      	lsrs	r3, r3, #16
 800742c:	431a      	orrs	r2, r3
 800742e:	683b      	ldr	r3, [r7, #0]
 8007430:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8007432:	683b      	ldr	r3, [r7, #0]
 8007434:	691b      	ldr	r3, [r3, #16]
 8007436:	3301      	adds	r3, #1
 8007438:	029a      	lsls	r2, r3, #10
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.BlockSize = 512U;
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800744c:	659a      	str	r2, [r3, #88]	@ 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	661a      	str	r2, [r3, #96]	@ 0x60
 8007456:	e00f      	b.n	8007478 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	4a58      	ldr	r2, [pc, #352]	@ (80075c0 <HAL_SD_GetCardCSD+0x344>)
 800745e:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007464:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	2201      	movs	r2, #1
 8007470:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8007474:	2301      	movs	r3, #1
 8007476:	e09d      	b.n	80075b4 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800747c:	0b9b      	lsrs	r3, r3, #14
 800747e:	b2db      	uxtb	r3, r3
 8007480:	f003 0301 	and.w	r3, r3, #1
 8007484:	b2da      	uxtb	r2, r3
 8007486:	683b      	ldr	r3, [r7, #0]
 8007488:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800748e:	09db      	lsrs	r3, r3, #7
 8007490:	b2db      	uxtb	r3, r3
 8007492:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007496:	b2da      	uxtb	r2, r3
 8007498:	683b      	ldr	r3, [r7, #0]
 800749a:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80074a0:	b2db      	uxtb	r3, r3
 80074a2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80074a6:	b2da      	uxtb	r2, r3
 80074a8:	683b      	ldr	r3, [r7, #0]
 80074aa:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80074b0:	0fdb      	lsrs	r3, r3, #31
 80074b2:	b2da      	uxtb	r2, r3
 80074b4:	683b      	ldr	r3, [r7, #0]
 80074b6:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80074bc:	0f5b      	lsrs	r3, r3, #29
 80074be:	b2db      	uxtb	r3, r3
 80074c0:	f003 0303 	and.w	r3, r3, #3
 80074c4:	b2da      	uxtb	r2, r3
 80074c6:	683b      	ldr	r3, [r7, #0]
 80074c8:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80074ce:	0e9b      	lsrs	r3, r3, #26
 80074d0:	b2db      	uxtb	r3, r3
 80074d2:	f003 0307 	and.w	r3, r3, #7
 80074d6:	b2da      	uxtb	r2, r3
 80074d8:	683b      	ldr	r3, [r7, #0]
 80074da:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80074e0:	0d9b      	lsrs	r3, r3, #22
 80074e2:	b2db      	uxtb	r3, r3
 80074e4:	f003 030f 	and.w	r3, r3, #15
 80074e8:	b2da      	uxtb	r2, r3
 80074ea:	683b      	ldr	r3, [r7, #0]
 80074ec:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80074f2:	0d5b      	lsrs	r3, r3, #21
 80074f4:	b2db      	uxtb	r3, r3
 80074f6:	f003 0301 	and.w	r3, r3, #1
 80074fa:	b2da      	uxtb	r2, r3
 80074fc:	683b      	ldr	r3, [r7, #0]
 80074fe:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 8007502:	683b      	ldr	r3, [r7, #0]
 8007504:	2200      	movs	r2, #0
 8007506:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800750e:	0c1b      	lsrs	r3, r3, #16
 8007510:	b2db      	uxtb	r3, r3
 8007512:	f003 0301 	and.w	r3, r3, #1
 8007516:	b2da      	uxtb	r2, r3
 8007518:	683b      	ldr	r3, [r7, #0]
 800751a:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007522:	0bdb      	lsrs	r3, r3, #15
 8007524:	b2db      	uxtb	r3, r3
 8007526:	f003 0301 	and.w	r3, r3, #1
 800752a:	b2da      	uxtb	r2, r3
 800752c:	683b      	ldr	r3, [r7, #0]
 800752e:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007536:	0b9b      	lsrs	r3, r3, #14
 8007538:	b2db      	uxtb	r3, r3
 800753a:	f003 0301 	and.w	r3, r3, #1
 800753e:	b2da      	uxtb	r2, r3
 8007540:	683b      	ldr	r3, [r7, #0]
 8007542:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800754a:	0b5b      	lsrs	r3, r3, #13
 800754c:	b2db      	uxtb	r3, r3
 800754e:	f003 0301 	and.w	r3, r3, #1
 8007552:	b2da      	uxtb	r2, r3
 8007554:	683b      	ldr	r3, [r7, #0]
 8007556:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800755e:	0b1b      	lsrs	r3, r3, #12
 8007560:	b2db      	uxtb	r3, r3
 8007562:	f003 0301 	and.w	r3, r3, #1
 8007566:	b2da      	uxtb	r2, r3
 8007568:	683b      	ldr	r3, [r7, #0]
 800756a:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007572:	0a9b      	lsrs	r3, r3, #10
 8007574:	b2db      	uxtb	r3, r3
 8007576:	f003 0303 	and.w	r3, r3, #3
 800757a:	b2da      	uxtb	r2, r3
 800757c:	683b      	ldr	r3, [r7, #0]
 800757e:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007586:	0a1b      	lsrs	r3, r3, #8
 8007588:	b2db      	uxtb	r3, r3
 800758a:	f003 0303 	and.w	r3, r3, #3
 800758e:	b2da      	uxtb	r2, r3
 8007590:	683b      	ldr	r3, [r7, #0]
 8007592:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800759a:	085b      	lsrs	r3, r3, #1
 800759c:	b2db      	uxtb	r3, r3
 800759e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80075a2:	b2da      	uxtb	r2, r3
 80075a4:	683b      	ldr	r3, [r7, #0]
 80075a6:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  pCSD->Reserved4 = 1;
 80075aa:	683b      	ldr	r3, [r7, #0]
 80075ac:	2201      	movs	r2, #1
 80075ae:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HAL_OK;
 80075b2:	2300      	movs	r3, #0
}
 80075b4:	4618      	mov	r0, r3
 80075b6:	370c      	adds	r7, #12
 80075b8:	46bd      	mov	sp, r7
 80075ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075be:	4770      	bx	lr
 80075c0:	004005ff 	.word	0x004005ff

080075c4 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 80075c4:	b480      	push	{r7}
 80075c6:	b083      	sub	sp, #12
 80075c8:	af00      	add	r7, sp, #0
 80075ca:	6078      	str	r0, [r7, #4]
 80075cc:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80075d2:	683b      	ldr	r3, [r7, #0]
 80075d4:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80075da:	683b      	ldr	r3, [r7, #0]
 80075dc:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80075e2:	683b      	ldr	r3, [r7, #0]
 80075e4:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80075ea:	683b      	ldr	r3, [r7, #0]
 80075ec:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80075f2:	683b      	ldr	r3, [r7, #0]
 80075f4:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80075fa:	683b      	ldr	r3, [r7, #0]
 80075fc:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8007602:	683b      	ldr	r3, [r7, #0]
 8007604:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800760a:	683b      	ldr	r3, [r7, #0]
 800760c:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 800760e:	2300      	movs	r3, #0
}
 8007610:	4618      	mov	r0, r3
 8007612:	370c      	adds	r7, #12
 8007614:	46bd      	mov	sp, r7
 8007616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800761a:	4770      	bx	lr

0800761c <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 800761c:	b5b0      	push	{r4, r5, r7, lr}
 800761e:	b08e      	sub	sp, #56	@ 0x38
 8007620:	af04      	add	r7, sp, #16
 8007622:	6078      	str	r0, [r7, #4]
 8007624:	6039      	str	r1, [r7, #0]
  SDIO_InitTypeDef Init;
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 8007626:	2300      	movs	r3, #0
 8007628:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	2203      	movs	r2, #3
 8007630:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007638:	2b03      	cmp	r3, #3
 800763a:	d02e      	beq.n	800769a <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 800763c:	683b      	ldr	r3, [r7, #0]
 800763e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007642:	d106      	bne.n	8007652 <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007648:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	639a      	str	r2, [r3, #56]	@ 0x38
 8007650:	e029      	b.n	80076a6 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 8007652:	683b      	ldr	r3, [r7, #0]
 8007654:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007658:	d10a      	bne.n	8007670 <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 800765a:	6878      	ldr	r0, [r7, #4]
 800765c:	f000 fb2a 	bl	8007cb4 <SD_WideBus_Enable>
 8007660:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007666:	6a3b      	ldr	r3, [r7, #32]
 8007668:	431a      	orrs	r2, r3
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	639a      	str	r2, [r3, #56]	@ 0x38
 800766e:	e01a      	b.n	80076a6 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 8007670:	683b      	ldr	r3, [r7, #0]
 8007672:	2b00      	cmp	r3, #0
 8007674:	d10a      	bne.n	800768c <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 8007676:	6878      	ldr	r0, [r7, #4]
 8007678:	f000 fb67 	bl	8007d4a <SD_WideBus_Disable>
 800767c:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007682:	6a3b      	ldr	r3, [r7, #32]
 8007684:	431a      	orrs	r2, r3
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	639a      	str	r2, [r3, #56]	@ 0x38
 800768a:	e00c      	b.n	80076a6 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007690:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	639a      	str	r2, [r3, #56]	@ 0x38
 8007698:	e005      	b.n	80076a6 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800769e:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80076aa:	2b00      	cmp	r3, #0
 80076ac:	d00b      	beq.n	80076c6 <HAL_SD_ConfigWideBusOperation+0xaa>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	4a26      	ldr	r2, [pc, #152]	@ (800774c <HAL_SD_ConfigWideBusOperation+0x130>)
 80076b4:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	2201      	movs	r2, #1
 80076ba:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    status = HAL_ERROR;
 80076be:	2301      	movs	r3, #1
 80076c0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80076c4:	e01f      	b.n	8007706 <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	685b      	ldr	r3, [r3, #4]
 80076ca:	60bb      	str	r3, [r7, #8]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	689b      	ldr	r3, [r3, #8]
 80076d0:	60fb      	str	r3, [r7, #12]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	68db      	ldr	r3, [r3, #12]
 80076d6:	613b      	str	r3, [r7, #16]
    Init.BusWide             = WideMode;
 80076d8:	683b      	ldr	r3, [r7, #0]
 80076da:	617b      	str	r3, [r7, #20]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	695b      	ldr	r3, [r3, #20]
 80076e0:	61bb      	str	r3, [r7, #24]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	699b      	ldr	r3, [r3, #24]
 80076e6:	61fb      	str	r3, [r7, #28]
    (void)SDIO_Init(hsd->Instance, Init);
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	681d      	ldr	r5, [r3, #0]
 80076ec:	466c      	mov	r4, sp
 80076ee:	f107 0314 	add.w	r3, r7, #20
 80076f2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80076f6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80076fa:	f107 0308 	add.w	r3, r7, #8
 80076fe:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007700:	4628      	mov	r0, r5
 8007702:	f002 f9b1 	bl	8009a68 <SDIO_Init>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800770e:	4618      	mov	r0, r3
 8007710:	f002 fa85 	bl	8009c1e <SDMMC_CmdBlockLength>
 8007714:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007716:	6a3b      	ldr	r3, [r7, #32]
 8007718:	2b00      	cmp	r3, #0
 800771a:	d00c      	beq.n	8007736 <HAL_SD_ConfigWideBusOperation+0x11a>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	4a0a      	ldr	r2, [pc, #40]	@ (800774c <HAL_SD_ConfigWideBusOperation+0x130>)
 8007722:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007728:	6a3b      	ldr	r3, [r7, #32]
 800772a:	431a      	orrs	r2, r3
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	639a      	str	r2, [r3, #56]	@ 0x38
    status = HAL_ERROR;
 8007730:	2301      	movs	r3, #1
 8007732:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	2201      	movs	r2, #1
 800773a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return status;
 800773e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8007742:	4618      	mov	r0, r3
 8007744:	3728      	adds	r7, #40	@ 0x28
 8007746:	46bd      	mov	sp, r7
 8007748:	bdb0      	pop	{r4, r5, r7, pc}
 800774a:	bf00      	nop
 800774c:	004005ff 	.word	0x004005ff

08007750 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8007750:	b580      	push	{r7, lr}
 8007752:	b086      	sub	sp, #24
 8007754:	af00      	add	r7, sp, #0
 8007756:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 8007758:	2300      	movs	r3, #0
 800775a:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 800775c:	f107 030c 	add.w	r3, r7, #12
 8007760:	4619      	mov	r1, r3
 8007762:	6878      	ldr	r0, [r7, #4]
 8007764:	f000 fa7e 	bl	8007c64 <SD_SendStatus>
 8007768:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800776a:	697b      	ldr	r3, [r7, #20]
 800776c:	2b00      	cmp	r3, #0
 800776e:	d005      	beq.n	800777c <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007774:	697b      	ldr	r3, [r7, #20]
 8007776:	431a      	orrs	r2, r3
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 800777c:	68fb      	ldr	r3, [r7, #12]
 800777e:	0a5b      	lsrs	r3, r3, #9
 8007780:	f003 030f 	and.w	r3, r3, #15
 8007784:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 8007786:	693b      	ldr	r3, [r7, #16]
}
 8007788:	4618      	mov	r0, r3
 800778a:	3718      	adds	r7, #24
 800778c:	46bd      	mov	sp, r7
 800778e:	bd80      	pop	{r7, pc}

08007790 <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8007790:	b480      	push	{r7}
 8007792:	b085      	sub	sp, #20
 8007794:	af00      	add	r7, sp, #0
 8007796:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800779c:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DATAEND));
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80077ac:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 80077ae:	bf00      	nop
 80077b0:	3714      	adds	r7, #20
 80077b2:	46bd      	mov	sp, r7
 80077b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077b8:	4770      	bx	lr

080077ba <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80077ba:	b580      	push	{r7, lr}
 80077bc:	b084      	sub	sp, #16
 80077be:	af00      	add	r7, sp, #0
 80077c0:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80077c6:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 80077c8:	68fb      	ldr	r3, [r7, #12]
 80077ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80077cc:	2b82      	cmp	r3, #130	@ 0x82
 80077ce:	d111      	bne.n	80077f4 <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	4618      	mov	r0, r3
 80077d6:	f002 facd 	bl	8009d74 <SDMMC_CmdStopTransfer>
 80077da:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 80077dc:	68bb      	ldr	r3, [r7, #8]
 80077de:	2b00      	cmp	r3, #0
 80077e0:	d008      	beq.n	80077f4 <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80077e6:	68bb      	ldr	r3, [r7, #8]
 80077e8:	431a      	orrs	r2, r3
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	639a      	str	r2, [r3, #56]	@ 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 80077ee:	68f8      	ldr	r0, [r7, #12]
 80077f0:	f7ff fd3a 	bl	8007268 <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80077fa:	68fb      	ldr	r3, [r7, #12]
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	f022 0208 	bic.w	r2, r2, #8
 8007802:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	f240 523a 	movw	r2, #1338	@ 0x53a
 800780c:	639a      	str	r2, [r3, #56]	@ 0x38

  hsd->State = HAL_SD_STATE_READY;
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	2201      	movs	r2, #1
 8007812:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8007816:	68fb      	ldr	r3, [r7, #12]
 8007818:	2200      	movs	r2, #0
 800781a:	631a      	str	r2, [r3, #48]	@ 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 800781c:	68f8      	ldr	r0, [r7, #12]
 800781e:	f002 ff3d 	bl	800a69c <HAL_SD_RxCpltCallback>
#endif
}
 8007822:	bf00      	nop
 8007824:	3710      	adds	r7, #16
 8007826:	46bd      	mov	sp, r7
 8007828:	bd80      	pop	{r7, pc}
	...

0800782c <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 800782c:	b580      	push	{r7, lr}
 800782e:	b086      	sub	sp, #24
 8007830:	af00      	add	r7, sp, #0
 8007832:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007838:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 800783a:	6878      	ldr	r0, [r7, #4]
 800783c:	f7fc ff7c 	bl	8004738 <HAL_DMA_GetError>
 8007840:	4603      	mov	r3, r0
 8007842:	2b02      	cmp	r3, #2
 8007844:	d03e      	beq.n	80078c4 <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 8007846:	697b      	ldr	r3, [r7, #20]
 8007848:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800784a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800784c:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 800784e:	697b      	ldr	r3, [r7, #20]
 8007850:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007852:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007854:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 8007856:	693b      	ldr	r3, [r7, #16]
 8007858:	2b01      	cmp	r3, #1
 800785a:	d002      	beq.n	8007862 <SD_DMAError+0x36>
 800785c:	68fb      	ldr	r3, [r7, #12]
 800785e:	2b01      	cmp	r3, #1
 8007860:	d12d      	bne.n	80078be <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007862:	697b      	ldr	r3, [r7, #20]
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	4a19      	ldr	r2, [pc, #100]	@ (80078cc <SD_DMAError+0xa0>)
 8007868:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 800786a:	697b      	ldr	r3, [r7, #20]
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007870:	697b      	ldr	r3, [r7, #20]
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	f422 729d 	bic.w	r2, r2, #314	@ 0x13a
 8007878:	63da      	str	r2, [r3, #60]	@ 0x3c
        SDIO_IT_TXUNDERR| SDIO_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800787a:	697b      	ldr	r3, [r7, #20]
 800787c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800787e:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8007882:	697b      	ldr	r3, [r7, #20]
 8007884:	639a      	str	r2, [r3, #56]	@ 0x38
      CardState = HAL_SD_GetCardState(hsd);
 8007886:	6978      	ldr	r0, [r7, #20]
 8007888:	f7ff ff62 	bl	8007750 <HAL_SD_GetCardState>
 800788c:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800788e:	68bb      	ldr	r3, [r7, #8]
 8007890:	2b06      	cmp	r3, #6
 8007892:	d002      	beq.n	800789a <SD_DMAError+0x6e>
 8007894:	68bb      	ldr	r3, [r7, #8]
 8007896:	2b05      	cmp	r3, #5
 8007898:	d10a      	bne.n	80078b0 <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800789a:	697b      	ldr	r3, [r7, #20]
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	4618      	mov	r0, r3
 80078a0:	f002 fa68 	bl	8009d74 <SDMMC_CmdStopTransfer>
 80078a4:	4602      	mov	r2, r0
 80078a6:	697b      	ldr	r3, [r7, #20]
 80078a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80078aa:	431a      	orrs	r2, r3
 80078ac:	697b      	ldr	r3, [r7, #20]
 80078ae:	639a      	str	r2, [r3, #56]	@ 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 80078b0:	697b      	ldr	r3, [r7, #20]
 80078b2:	2201      	movs	r2, #1
 80078b4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80078b8:	697b      	ldr	r3, [r7, #20]
 80078ba:	2200      	movs	r2, #0
 80078bc:	631a      	str	r2, [r3, #48]	@ 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 80078be:	6978      	ldr	r0, [r7, #20]
 80078c0:	f7ff fcd2 	bl	8007268 <HAL_SD_ErrorCallback>
#endif
  }
}
 80078c4:	bf00      	nop
 80078c6:	3718      	adds	r7, #24
 80078c8:	46bd      	mov	sp, r7
 80078ca:	bd80      	pop	{r7, pc}
 80078cc:	004005ff 	.word	0x004005ff

080078d0 <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 80078d0:	b580      	push	{r7, lr}
 80078d2:	b084      	sub	sp, #16
 80078d4:	af00      	add	r7, sp, #0
 80078d6:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80078dc:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80078de:	68fb      	ldr	r3, [r7, #12]
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	f240 523a 	movw	r2, #1338	@ 0x53a
 80078e6:	639a      	str	r2, [r3, #56]	@ 0x38

  CardState = HAL_SD_GetCardState(hsd);
 80078e8:	68f8      	ldr	r0, [r7, #12]
 80078ea:	f7ff ff31 	bl	8007750 <HAL_SD_GetCardState>
 80078ee:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 80078f0:	68fb      	ldr	r3, [r7, #12]
 80078f2:	2201      	movs	r2, #1
 80078f4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 80078f8:	68fb      	ldr	r3, [r7, #12]
 80078fa:	2200      	movs	r2, #0
 80078fc:	631a      	str	r2, [r3, #48]	@ 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 80078fe:	68bb      	ldr	r3, [r7, #8]
 8007900:	2b06      	cmp	r3, #6
 8007902:	d002      	beq.n	800790a <SD_DMATxAbort+0x3a>
 8007904:	68bb      	ldr	r3, [r7, #8]
 8007906:	2b05      	cmp	r3, #5
 8007908:	d10a      	bne.n	8007920 <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	4618      	mov	r0, r3
 8007910:	f002 fa30 	bl	8009d74 <SDMMC_CmdStopTransfer>
 8007914:	4602      	mov	r2, r0
 8007916:	68fb      	ldr	r3, [r7, #12]
 8007918:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800791a:	431a      	orrs	r2, r3
 800791c:	68fb      	ldr	r3, [r7, #12]
 800791e:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8007920:	68fb      	ldr	r3, [r7, #12]
 8007922:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007924:	2b00      	cmp	r3, #0
 8007926:	d103      	bne.n	8007930 <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8007928:	68f8      	ldr	r0, [r7, #12]
 800792a:	f002 fea3 	bl	800a674 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 800792e:	e002      	b.n	8007936 <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8007930:	68f8      	ldr	r0, [r7, #12]
 8007932:	f7ff fc99 	bl	8007268 <HAL_SD_ErrorCallback>
}
 8007936:	bf00      	nop
 8007938:	3710      	adds	r7, #16
 800793a:	46bd      	mov	sp, r7
 800793c:	bd80      	pop	{r7, pc}

0800793e <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 800793e:	b580      	push	{r7, lr}
 8007940:	b084      	sub	sp, #16
 8007942:	af00      	add	r7, sp, #0
 8007944:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800794a:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800794c:	68fb      	ldr	r3, [r7, #12]
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	f240 523a 	movw	r2, #1338	@ 0x53a
 8007954:	639a      	str	r2, [r3, #56]	@ 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8007956:	68f8      	ldr	r0, [r7, #12]
 8007958:	f7ff fefa 	bl	8007750 <HAL_SD_GetCardState>
 800795c:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	2201      	movs	r2, #1
 8007962:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8007966:	68fb      	ldr	r3, [r7, #12]
 8007968:	2200      	movs	r2, #0
 800796a:	631a      	str	r2, [r3, #48]	@ 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800796c:	68bb      	ldr	r3, [r7, #8]
 800796e:	2b06      	cmp	r3, #6
 8007970:	d002      	beq.n	8007978 <SD_DMARxAbort+0x3a>
 8007972:	68bb      	ldr	r3, [r7, #8]
 8007974:	2b05      	cmp	r3, #5
 8007976:	d10a      	bne.n	800798e <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8007978:	68fb      	ldr	r3, [r7, #12]
 800797a:	681b      	ldr	r3, [r3, #0]
 800797c:	4618      	mov	r0, r3
 800797e:	f002 f9f9 	bl	8009d74 <SDMMC_CmdStopTransfer>
 8007982:	4602      	mov	r2, r0
 8007984:	68fb      	ldr	r3, [r7, #12]
 8007986:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007988:	431a      	orrs	r2, r3
 800798a:	68fb      	ldr	r3, [r7, #12]
 800798c:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 800798e:	68fb      	ldr	r3, [r7, #12]
 8007990:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007992:	2b00      	cmp	r3, #0
 8007994:	d103      	bne.n	800799e <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8007996:	68f8      	ldr	r0, [r7, #12]
 8007998:	f002 fe6c 	bl	800a674 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 800799c:	e002      	b.n	80079a4 <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 800799e:	68f8      	ldr	r0, [r7, #12]
 80079a0:	f7ff fc62 	bl	8007268 <HAL_SD_ErrorCallback>
}
 80079a4:	bf00      	nop
 80079a6:	3710      	adds	r7, #16
 80079a8:	46bd      	mov	sp, r7
 80079aa:	bd80      	pop	{r7, pc}

080079ac <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 80079ac:	b5b0      	push	{r4, r5, r7, lr}
 80079ae:	b094      	sub	sp, #80	@ 0x50
 80079b0:	af04      	add	r7, sp, #16
 80079b2:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 80079b4:	2301      	movs	r3, #1
 80079b6:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	4618      	mov	r0, r3
 80079be:	f002 f8aa 	bl	8009b16 <SDIO_GetPowerState>
 80079c2:	4603      	mov	r3, r0
 80079c4:	2b00      	cmp	r3, #0
 80079c6:	d102      	bne.n	80079ce <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80079c8:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 80079cc:	e0b8      	b.n	8007b40 <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80079d2:	2b03      	cmp	r3, #3
 80079d4:	d02f      	beq.n	8007a36 <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	4618      	mov	r0, r3
 80079dc:	f002 fad4 	bl	8009f88 <SDMMC_CmdSendCID>
 80079e0:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80079e2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80079e4:	2b00      	cmp	r3, #0
 80079e6:	d001      	beq.n	80079ec <SD_InitCard+0x40>
    {
      return errorstate;
 80079e8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80079ea:	e0a9      	b.n	8007b40 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	2100      	movs	r1, #0
 80079f2:	4618      	mov	r0, r3
 80079f4:	f002 f8d4 	bl	8009ba0 <SDIO_GetResponse>
 80079f8:	4602      	mov	r2, r0
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	675a      	str	r2, [r3, #116]	@ 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	2104      	movs	r1, #4
 8007a04:	4618      	mov	r0, r3
 8007a06:	f002 f8cb 	bl	8009ba0 <SDIO_GetResponse>
 8007a0a:	4602      	mov	r2, r0
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	679a      	str	r2, [r3, #120]	@ 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	2108      	movs	r1, #8
 8007a16:	4618      	mov	r0, r3
 8007a18:	f002 f8c2 	bl	8009ba0 <SDIO_GetResponse>
 8007a1c:	4602      	mov	r2, r0
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	67da      	str	r2, [r3, #124]	@ 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	210c      	movs	r1, #12
 8007a28:	4618      	mov	r0, r3
 8007a2a:	f002 f8b9 	bl	8009ba0 <SDIO_GetResponse>
 8007a2e:	4602      	mov	r2, r0
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007a3a:	2b03      	cmp	r3, #3
 8007a3c:	d00d      	beq.n	8007a5a <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	f107 020e 	add.w	r2, r7, #14
 8007a46:	4611      	mov	r1, r2
 8007a48:	4618      	mov	r0, r3
 8007a4a:	f002 fada 	bl	800a002 <SDMMC_CmdSetRelAdd>
 8007a4e:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8007a50:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007a52:	2b00      	cmp	r3, #0
 8007a54:	d001      	beq.n	8007a5a <SD_InitCard+0xae>
    {
      return errorstate;
 8007a56:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007a58:	e072      	b.n	8007b40 <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007a5e:	2b03      	cmp	r3, #3
 8007a60:	d036      	beq.n	8007ad0 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 8007a62:	89fb      	ldrh	r3, [r7, #14]
 8007a64:	461a      	mov	r2, r3
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	681a      	ldr	r2, [r3, #0]
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007a72:	041b      	lsls	r3, r3, #16
 8007a74:	4619      	mov	r1, r3
 8007a76:	4610      	mov	r0, r2
 8007a78:	f002 faa4 	bl	8009fc4 <SDMMC_CmdSendCSD>
 8007a7c:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8007a7e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	d001      	beq.n	8007a88 <SD_InitCard+0xdc>
    {
      return errorstate;
 8007a84:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007a86:	e05b      	b.n	8007b40 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	2100      	movs	r1, #0
 8007a8e:	4618      	mov	r0, r3
 8007a90:	f002 f886 	bl	8009ba0 <SDIO_GetResponse>
 8007a94:	4602      	mov	r2, r0
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	665a      	str	r2, [r3, #100]	@ 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	2104      	movs	r1, #4
 8007aa0:	4618      	mov	r0, r3
 8007aa2:	f002 f87d 	bl	8009ba0 <SDIO_GetResponse>
 8007aa6:	4602      	mov	r2, r0
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	669a      	str	r2, [r3, #104]	@ 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	2108      	movs	r1, #8
 8007ab2:	4618      	mov	r0, r3
 8007ab4:	f002 f874 	bl	8009ba0 <SDIO_GetResponse>
 8007ab8:	4602      	mov	r2, r0
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	66da      	str	r2, [r3, #108]	@ 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	210c      	movs	r1, #12
 8007ac4:	4618      	mov	r0, r3
 8007ac6:	f002 f86b 	bl	8009ba0 <SDIO_GetResponse>
 8007aca:	4602      	mov	r2, r0
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	671a      	str	r2, [r3, #112]	@ 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	681b      	ldr	r3, [r3, #0]
 8007ad4:	2104      	movs	r1, #4
 8007ad6:	4618      	mov	r0, r3
 8007ad8:	f002 f862 	bl	8009ba0 <SDIO_GetResponse>
 8007adc:	4603      	mov	r3, r0
 8007ade:	0d1a      	lsrs	r2, r3, #20
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8007ae4:	f107 0310 	add.w	r3, r7, #16
 8007ae8:	4619      	mov	r1, r3
 8007aea:	6878      	ldr	r0, [r7, #4]
 8007aec:	f7ff fbc6 	bl	800727c <HAL_SD_GetCardCSD>
 8007af0:	4603      	mov	r3, r0
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	d002      	beq.n	8007afc <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007af6:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8007afa:	e021      	b.n	8007b40 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	6819      	ldr	r1, [r3, #0]
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007b04:	041b      	lsls	r3, r3, #16
 8007b06:	2200      	movs	r2, #0
 8007b08:	461c      	mov	r4, r3
 8007b0a:	4615      	mov	r5, r2
 8007b0c:	4622      	mov	r2, r4
 8007b0e:	462b      	mov	r3, r5
 8007b10:	4608      	mov	r0, r1
 8007b12:	f002 f951 	bl	8009db8 <SDMMC_CmdSelDesel>
 8007b16:	63f8      	str	r0, [r7, #60]	@ 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 8007b18:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	d001      	beq.n	8007b22 <SD_InitCard+0x176>
  {
    return errorstate;
 8007b1e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007b20:	e00e      	b.n	8007b40 <SD_InitCard+0x194>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	681d      	ldr	r5, [r3, #0]
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	466c      	mov	r4, sp
 8007b2a:	f103 0210 	add.w	r2, r3, #16
 8007b2e:	ca07      	ldmia	r2, {r0, r1, r2}
 8007b30:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8007b34:	3304      	adds	r3, #4
 8007b36:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007b38:	4628      	mov	r0, r5
 8007b3a:	f001 ff95 	bl	8009a68 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 8007b3e:	2300      	movs	r3, #0
}
 8007b40:	4618      	mov	r0, r3
 8007b42:	3740      	adds	r7, #64	@ 0x40
 8007b44:	46bd      	mov	sp, r7
 8007b46:	bdb0      	pop	{r4, r5, r7, pc}

08007b48 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8007b48:	b580      	push	{r7, lr}
 8007b4a:	b086      	sub	sp, #24
 8007b4c:	af00      	add	r7, sp, #0
 8007b4e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007b50:	2300      	movs	r3, #0
 8007b52:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 8007b54:	2300      	movs	r3, #0
 8007b56:	617b      	str	r3, [r7, #20]
 8007b58:	2300      	movs	r3, #0
 8007b5a:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	4618      	mov	r0, r3
 8007b62:	f002 f94c 	bl	8009dfe <SDMMC_CmdGoIdleState>
 8007b66:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007b68:	68fb      	ldr	r3, [r7, #12]
 8007b6a:	2b00      	cmp	r3, #0
 8007b6c:	d001      	beq.n	8007b72 <SD_PowerON+0x2a>
  {
    return errorstate;
 8007b6e:	68fb      	ldr	r3, [r7, #12]
 8007b70:	e072      	b.n	8007c58 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	4618      	mov	r0, r3
 8007b78:	f002 f95f 	bl	8009e3a <SDMMC_CmdOperCond>
 8007b7c:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007b7e:	68fb      	ldr	r3, [r7, #12]
 8007b80:	2b00      	cmp	r3, #0
 8007b82:	d00d      	beq.n	8007ba0 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	2200      	movs	r2, #0
 8007b88:	649a      	str	r2, [r3, #72]	@ 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	4618      	mov	r0, r3
 8007b90:	f002 f935 	bl	8009dfe <SDMMC_CmdGoIdleState>
 8007b94:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007b96:	68fb      	ldr	r3, [r7, #12]
 8007b98:	2b00      	cmp	r3, #0
 8007b9a:	d004      	beq.n	8007ba6 <SD_PowerON+0x5e>
    {
      return errorstate;
 8007b9c:	68fb      	ldr	r3, [r7, #12]
 8007b9e:	e05b      	b.n	8007c58 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	2201      	movs	r2, #1
 8007ba4:	649a      	str	r2, [r3, #72]	@ 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007baa:	2b01      	cmp	r3, #1
 8007bac:	d137      	bne.n	8007c1e <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	681b      	ldr	r3, [r3, #0]
 8007bb2:	2100      	movs	r1, #0
 8007bb4:	4618      	mov	r0, r3
 8007bb6:	f002 f95f 	bl	8009e78 <SDMMC_CmdAppCommand>
 8007bba:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007bbc:	68fb      	ldr	r3, [r7, #12]
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	d02d      	beq.n	8007c1e <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007bc2:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8007bc6:	e047      	b.n	8007c58 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	2100      	movs	r1, #0
 8007bce:	4618      	mov	r0, r3
 8007bd0:	f002 f952 	bl	8009e78 <SDMMC_CmdAppCommand>
 8007bd4:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007bd6:	68fb      	ldr	r3, [r7, #12]
 8007bd8:	2b00      	cmp	r3, #0
 8007bda:	d001      	beq.n	8007be0 <SD_PowerON+0x98>
    {
      return errorstate;
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	e03b      	b.n	8007c58 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	491e      	ldr	r1, [pc, #120]	@ (8007c60 <SD_PowerON+0x118>)
 8007be6:	4618      	mov	r0, r3
 8007be8:	f002 f968 	bl	8009ebc <SDMMC_CmdAppOperCommand>
 8007bec:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007bee:	68fb      	ldr	r3, [r7, #12]
 8007bf0:	2b00      	cmp	r3, #0
 8007bf2:	d002      	beq.n	8007bfa <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007bf4:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8007bf8:	e02e      	b.n	8007c58 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	2100      	movs	r1, #0
 8007c00:	4618      	mov	r0, r3
 8007c02:	f001 ffcd 	bl	8009ba0 <SDIO_GetResponse>
 8007c06:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8007c08:	697b      	ldr	r3, [r7, #20]
 8007c0a:	0fdb      	lsrs	r3, r3, #31
 8007c0c:	2b01      	cmp	r3, #1
 8007c0e:	d101      	bne.n	8007c14 <SD_PowerON+0xcc>
 8007c10:	2301      	movs	r3, #1
 8007c12:	e000      	b.n	8007c16 <SD_PowerON+0xce>
 8007c14:	2300      	movs	r3, #0
 8007c16:	613b      	str	r3, [r7, #16]

    count++;
 8007c18:	68bb      	ldr	r3, [r7, #8]
 8007c1a:	3301      	adds	r3, #1
 8007c1c:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8007c1e:	68bb      	ldr	r3, [r7, #8]
 8007c20:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8007c24:	4293      	cmp	r3, r2
 8007c26:	d802      	bhi.n	8007c2e <SD_PowerON+0xe6>
 8007c28:	693b      	ldr	r3, [r7, #16]
 8007c2a:	2b00      	cmp	r3, #0
 8007c2c:	d0cc      	beq.n	8007bc8 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 8007c2e:	68bb      	ldr	r3, [r7, #8]
 8007c30:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8007c34:	4293      	cmp	r3, r2
 8007c36:	d902      	bls.n	8007c3e <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8007c38:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007c3c:	e00c      	b.n	8007c58 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 8007c3e:	697b      	ldr	r3, [r7, #20]
 8007c40:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8007c44:	2b00      	cmp	r3, #0
 8007c46:	d003      	beq.n	8007c50 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	2201      	movs	r2, #1
 8007c4c:	645a      	str	r2, [r3, #68]	@ 0x44
 8007c4e:	e002      	b.n	8007c56 <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	2200      	movs	r2, #0
 8007c54:	645a      	str	r2, [r3, #68]	@ 0x44
  }


  return HAL_SD_ERROR_NONE;
 8007c56:	2300      	movs	r3, #0
}
 8007c58:	4618      	mov	r0, r3
 8007c5a:	3718      	adds	r7, #24
 8007c5c:	46bd      	mov	sp, r7
 8007c5e:	bd80      	pop	{r7, pc}
 8007c60:	c1100000 	.word	0xc1100000

08007c64 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8007c64:	b580      	push	{r7, lr}
 8007c66:	b084      	sub	sp, #16
 8007c68:	af00      	add	r7, sp, #0
 8007c6a:	6078      	str	r0, [r7, #4]
 8007c6c:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 8007c6e:	683b      	ldr	r3, [r7, #0]
 8007c70:	2b00      	cmp	r3, #0
 8007c72:	d102      	bne.n	8007c7a <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 8007c74:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8007c78:	e018      	b.n	8007cac <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	681a      	ldr	r2, [r3, #0]
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007c82:	041b      	lsls	r3, r3, #16
 8007c84:	4619      	mov	r1, r3
 8007c86:	4610      	mov	r0, r2
 8007c88:	f002 f9dc 	bl	800a044 <SDMMC_CmdSendStatus>
 8007c8c:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007c8e:	68fb      	ldr	r3, [r7, #12]
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	d001      	beq.n	8007c98 <SD_SendStatus+0x34>
  {
    return errorstate;
 8007c94:	68fb      	ldr	r3, [r7, #12]
 8007c96:	e009      	b.n	8007cac <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	2100      	movs	r1, #0
 8007c9e:	4618      	mov	r0, r3
 8007ca0:	f001 ff7e 	bl	8009ba0 <SDIO_GetResponse>
 8007ca4:	4602      	mov	r2, r0
 8007ca6:	683b      	ldr	r3, [r7, #0]
 8007ca8:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 8007caa:	2300      	movs	r3, #0
}
 8007cac:	4618      	mov	r0, r3
 8007cae:	3710      	adds	r7, #16
 8007cb0:	46bd      	mov	sp, r7
 8007cb2:	bd80      	pop	{r7, pc}

08007cb4 <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 8007cb4:	b580      	push	{r7, lr}
 8007cb6:	b086      	sub	sp, #24
 8007cb8:	af00      	add	r7, sp, #0
 8007cba:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8007cbc:	2300      	movs	r3, #0
 8007cbe:	60fb      	str	r3, [r7, #12]
 8007cc0:	2300      	movs	r3, #0
 8007cc2:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	2100      	movs	r1, #0
 8007cca:	4618      	mov	r0, r3
 8007ccc:	f001 ff68 	bl	8009ba0 <SDIO_GetResponse>
 8007cd0:	4603      	mov	r3, r0
 8007cd2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007cd6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007cda:	d102      	bne.n	8007ce2 <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8007cdc:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8007ce0:	e02f      	b.n	8007d42 <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8007ce2:	f107 030c 	add.w	r3, r7, #12
 8007ce6:	4619      	mov	r1, r3
 8007ce8:	6878      	ldr	r0, [r7, #4]
 8007cea:	f000 f879 	bl	8007de0 <SD_FindSCR>
 8007cee:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007cf0:	697b      	ldr	r3, [r7, #20]
 8007cf2:	2b00      	cmp	r3, #0
 8007cf4:	d001      	beq.n	8007cfa <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 8007cf6:	697b      	ldr	r3, [r7, #20]
 8007cf8:	e023      	b.n	8007d42 <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8007cfa:	693b      	ldr	r3, [r7, #16]
 8007cfc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007d00:	2b00      	cmp	r3, #0
 8007d02:	d01c      	beq.n	8007d3e <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	681a      	ldr	r2, [r3, #0]
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007d0c:	041b      	lsls	r3, r3, #16
 8007d0e:	4619      	mov	r1, r3
 8007d10:	4610      	mov	r0, r2
 8007d12:	f002 f8b1 	bl	8009e78 <SDMMC_CmdAppCommand>
 8007d16:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007d18:	697b      	ldr	r3, [r7, #20]
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	d001      	beq.n	8007d22 <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 8007d1e:	697b      	ldr	r3, [r7, #20]
 8007d20:	e00f      	b.n	8007d42 <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	2102      	movs	r1, #2
 8007d28:	4618      	mov	r0, r3
 8007d2a:	f002 f8ea 	bl	8009f02 <SDMMC_CmdBusWidth>
 8007d2e:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007d30:	697b      	ldr	r3, [r7, #20]
 8007d32:	2b00      	cmp	r3, #0
 8007d34:	d001      	beq.n	8007d3a <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 8007d36:	697b      	ldr	r3, [r7, #20]
 8007d38:	e003      	b.n	8007d42 <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8007d3a:	2300      	movs	r3, #0
 8007d3c:	e001      	b.n	8007d42 <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8007d3e:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 8007d42:	4618      	mov	r0, r3
 8007d44:	3718      	adds	r7, #24
 8007d46:	46bd      	mov	sp, r7
 8007d48:	bd80      	pop	{r7, pc}

08007d4a <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 8007d4a:	b580      	push	{r7, lr}
 8007d4c:	b086      	sub	sp, #24
 8007d4e:	af00      	add	r7, sp, #0
 8007d50:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8007d52:	2300      	movs	r3, #0
 8007d54:	60fb      	str	r3, [r7, #12]
 8007d56:	2300      	movs	r3, #0
 8007d58:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	2100      	movs	r1, #0
 8007d60:	4618      	mov	r0, r3
 8007d62:	f001 ff1d 	bl	8009ba0 <SDIO_GetResponse>
 8007d66:	4603      	mov	r3, r0
 8007d68:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007d6c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007d70:	d102      	bne.n	8007d78 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8007d72:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8007d76:	e02f      	b.n	8007dd8 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8007d78:	f107 030c 	add.w	r3, r7, #12
 8007d7c:	4619      	mov	r1, r3
 8007d7e:	6878      	ldr	r0, [r7, #4]
 8007d80:	f000 f82e 	bl	8007de0 <SD_FindSCR>
 8007d84:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007d86:	697b      	ldr	r3, [r7, #20]
 8007d88:	2b00      	cmp	r3, #0
 8007d8a:	d001      	beq.n	8007d90 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 8007d8c:	697b      	ldr	r3, [r7, #20]
 8007d8e:	e023      	b.n	8007dd8 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8007d90:	693b      	ldr	r3, [r7, #16]
 8007d92:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	d01c      	beq.n	8007dd4 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	681a      	ldr	r2, [r3, #0]
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007da2:	041b      	lsls	r3, r3, #16
 8007da4:	4619      	mov	r1, r3
 8007da6:	4610      	mov	r0, r2
 8007da8:	f002 f866 	bl	8009e78 <SDMMC_CmdAppCommand>
 8007dac:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007dae:	697b      	ldr	r3, [r7, #20]
 8007db0:	2b00      	cmp	r3, #0
 8007db2:	d001      	beq.n	8007db8 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 8007db4:	697b      	ldr	r3, [r7, #20]
 8007db6:	e00f      	b.n	8007dd8 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	2100      	movs	r1, #0
 8007dbe:	4618      	mov	r0, r3
 8007dc0:	f002 f89f 	bl	8009f02 <SDMMC_CmdBusWidth>
 8007dc4:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007dc6:	697b      	ldr	r3, [r7, #20]
 8007dc8:	2b00      	cmp	r3, #0
 8007dca:	d001      	beq.n	8007dd0 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 8007dcc:	697b      	ldr	r3, [r7, #20]
 8007dce:	e003      	b.n	8007dd8 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8007dd0:	2300      	movs	r3, #0
 8007dd2:	e001      	b.n	8007dd8 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8007dd4:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 8007dd8:	4618      	mov	r0, r3
 8007dda:	3718      	adds	r7, #24
 8007ddc:	46bd      	mov	sp, r7
 8007dde:	bd80      	pop	{r7, pc}

08007de0 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 8007de0:	b590      	push	{r4, r7, lr}
 8007de2:	b08f      	sub	sp, #60	@ 0x3c
 8007de4:	af00      	add	r7, sp, #0
 8007de6:	6078      	str	r0, [r7, #4]
 8007de8:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8007dea:	f7fb fc4f 	bl	800368c <HAL_GetTick>
 8007dee:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t index = 0U;
 8007df0:	2300      	movs	r3, #0
 8007df2:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 8007df4:	2300      	movs	r3, #0
 8007df6:	60bb      	str	r3, [r7, #8]
 8007df8:	2300      	movs	r3, #0
 8007dfa:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 8007dfc:	683b      	ldr	r3, [r7, #0]
 8007dfe:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	2108      	movs	r1, #8
 8007e06:	4618      	mov	r0, r3
 8007e08:	f001 ff09 	bl	8009c1e <SDMMC_CmdBlockLength>
 8007e0c:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8007e0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e10:	2b00      	cmp	r3, #0
 8007e12:	d001      	beq.n	8007e18 <SD_FindSCR+0x38>
  {
    return errorstate;
 8007e14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e16:	e0b9      	b.n	8007f8c <SD_FindSCR+0x1ac>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	681a      	ldr	r2, [r3, #0]
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007e20:	041b      	lsls	r3, r3, #16
 8007e22:	4619      	mov	r1, r3
 8007e24:	4610      	mov	r0, r2
 8007e26:	f002 f827 	bl	8009e78 <SDMMC_CmdAppCommand>
 8007e2a:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8007e2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e2e:	2b00      	cmp	r3, #0
 8007e30:	d001      	beq.n	8007e36 <SD_FindSCR+0x56>
  {
    return errorstate;
 8007e32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e34:	e0aa      	b.n	8007f8c <SD_FindSCR+0x1ac>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8007e36:	f04f 33ff 	mov.w	r3, #4294967295
 8007e3a:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 8007e3c:	2308      	movs	r3, #8
 8007e3e:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 8007e40:	2330      	movs	r3, #48	@ 0x30
 8007e42:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8007e44:	2302      	movs	r3, #2
 8007e46:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8007e48:	2300      	movs	r3, #0
 8007e4a:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDIO_DPSM_ENABLE;
 8007e4c:	2301      	movs	r3, #1
 8007e4e:	627b      	str	r3, [r7, #36]	@ 0x24
  (void)SDIO_ConfigData(hsd->Instance, &config);
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	f107 0210 	add.w	r2, r7, #16
 8007e58:	4611      	mov	r1, r2
 8007e5a:	4618      	mov	r0, r3
 8007e5c:	f001 feb3 	bl	8009bc6 <SDIO_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	4618      	mov	r0, r3
 8007e66:	f002 f86e 	bl	8009f46 <SDMMC_CmdSendSCR>
 8007e6a:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8007e6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e6e:	2b00      	cmp	r3, #0
 8007e70:	d02a      	beq.n	8007ec8 <SD_FindSCR+0xe8>
  {
    return errorstate;
 8007e72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e74:	e08a      	b.n	8007f8c <SD_FindSCR+0x1ac>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007e7c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	d00f      	beq.n	8007ea4 <SD_FindSCR+0xc4>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	6819      	ldr	r1, [r3, #0]
 8007e88:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007e8a:	009b      	lsls	r3, r3, #2
 8007e8c:	f107 0208 	add.w	r2, r7, #8
 8007e90:	18d4      	adds	r4, r2, r3
 8007e92:	4608      	mov	r0, r1
 8007e94:	f001 fe13 	bl	8009abe <SDIO_ReadFIFO>
 8007e98:	4603      	mov	r3, r0
 8007e9a:	6023      	str	r3, [r4, #0]
      index++;
 8007e9c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007e9e:	3301      	adds	r3, #1
 8007ea0:	637b      	str	r3, [r7, #52]	@ 0x34
 8007ea2:	e006      	b.n	8007eb2 <SD_FindSCR+0xd2>
    }
    else if(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXACT))
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007eaa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007eae:	2b00      	cmp	r3, #0
 8007eb0:	d012      	beq.n	8007ed8 <SD_FindSCR+0xf8>
    {
      break;
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 8007eb2:	f7fb fbeb 	bl	800368c <HAL_GetTick>
 8007eb6:	4602      	mov	r2, r0
 8007eb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007eba:	1ad3      	subs	r3, r2, r3
 8007ebc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ec0:	d102      	bne.n	8007ec8 <SD_FindSCR+0xe8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8007ec2:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8007ec6:	e061      	b.n	8007f8c <SD_FindSCR+0x1ac>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT))
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007ece:	f003 032a 	and.w	r3, r3, #42	@ 0x2a
 8007ed2:	2b00      	cmp	r3, #0
 8007ed4:	d0cf      	beq.n	8007e76 <SD_FindSCR+0x96>
 8007ed6:	e000      	b.n	8007eda <SD_FindSCR+0xfa>
      break;
 8007ed8:	bf00      	nop
    }
  }

#if defined(SDIO_STA_STBITERR)
  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) || (__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_STBITERR)))
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007ee0:	f003 0308 	and.w	r3, r3, #8
 8007ee4:	2b00      	cmp	r3, #0
 8007ee6:	d106      	bne.n	8007ef6 <SD_FindSCR+0x116>
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007eee:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007ef2:	2b00      	cmp	r3, #0
 8007ef4:	d005      	beq.n	8007f02 <SD_FindSCR+0x122>
#else /* SDIO_STA_STBITERR not defined */
  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
#endif /* SDIO_STA_STBITERR */
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	2208      	movs	r2, #8
 8007efc:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 8007efe:	2308      	movs	r3, #8
 8007f00:	e044      	b.n	8007f8c <SD_FindSCR+0x1ac>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007f08:	f003 0302 	and.w	r3, r3, #2
 8007f0c:	2b00      	cmp	r3, #0
 8007f0e:	d005      	beq.n	8007f1c <SD_FindSCR+0x13c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	2202      	movs	r2, #2
 8007f16:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 8007f18:	2302      	movs	r3, #2
 8007f1a:	e037      	b.n	8007f8c <SD_FindSCR+0x1ac>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007f22:	f003 0320 	and.w	r3, r3, #32
 8007f26:	2b00      	cmp	r3, #0
 8007f28:	d005      	beq.n	8007f36 <SD_FindSCR+0x156>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	2220      	movs	r2, #32
 8007f30:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 8007f32:	2320      	movs	r3, #32
 8007f34:	e02a      	b.n	8007f8c <SD_FindSCR+0x1ac>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	f240 523a 	movw	r2, #1338	@ 0x53a
 8007f3e:	639a      	str	r2, [r3, #56]	@ 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	061a      	lsls	r2, r3, #24
 8007f44:	68fb      	ldr	r3, [r7, #12]
 8007f46:	021b      	lsls	r3, r3, #8
 8007f48:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8007f4c:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	0a1b      	lsrs	r3, r3, #8
 8007f52:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8007f56:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8007f58:	68fb      	ldr	r3, [r7, #12]
 8007f5a:	0e1b      	lsrs	r3, r3, #24
 8007f5c:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8007f5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f60:	601a      	str	r2, [r3, #0]
    scr++;
 8007f62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f64:	3304      	adds	r3, #4
 8007f66:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8007f68:	68bb      	ldr	r3, [r7, #8]
 8007f6a:	061a      	lsls	r2, r3, #24
 8007f6c:	68bb      	ldr	r3, [r7, #8]
 8007f6e:	021b      	lsls	r3, r3, #8
 8007f70:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8007f74:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8007f76:	68bb      	ldr	r3, [r7, #8]
 8007f78:	0a1b      	lsrs	r3, r3, #8
 8007f7a:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8007f7e:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8007f80:	68bb      	ldr	r3, [r7, #8]
 8007f82:	0e1b      	lsrs	r3, r3, #24
 8007f84:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8007f86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f88:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 8007f8a:	2300      	movs	r3, #0
}
 8007f8c:	4618      	mov	r0, r3
 8007f8e:	373c      	adds	r7, #60	@ 0x3c
 8007f90:	46bd      	mov	sp, r7
 8007f92:	bd90      	pop	{r4, r7, pc}

08007f94 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 8007f94:	b580      	push	{r7, lr}
 8007f96:	b086      	sub	sp, #24
 8007f98:	af00      	add	r7, sp, #0
 8007f9a:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007fa0:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007fa6:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8007fa8:	693b      	ldr	r3, [r7, #16]
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	d03f      	beq.n	800802e <SD_Read_IT+0x9a>
  {
    /* Read data from SDIO Rx FIFO */
    for(count = 0U; count < 8U; count++)
 8007fae:	2300      	movs	r3, #0
 8007fb0:	617b      	str	r3, [r7, #20]
 8007fb2:	e033      	b.n	800801c <SD_Read_IT+0x88>
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	681b      	ldr	r3, [r3, #0]
 8007fb8:	4618      	mov	r0, r3
 8007fba:	f001 fd80 	bl	8009abe <SDIO_ReadFIFO>
 8007fbe:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 8007fc0:	68bb      	ldr	r3, [r7, #8]
 8007fc2:	b2da      	uxtb	r2, r3
 8007fc4:	68fb      	ldr	r3, [r7, #12]
 8007fc6:	701a      	strb	r2, [r3, #0]
      tmp++;
 8007fc8:	68fb      	ldr	r3, [r7, #12]
 8007fca:	3301      	adds	r3, #1
 8007fcc:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8007fce:	693b      	ldr	r3, [r7, #16]
 8007fd0:	3b01      	subs	r3, #1
 8007fd2:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 8007fd4:	68bb      	ldr	r3, [r7, #8]
 8007fd6:	0a1b      	lsrs	r3, r3, #8
 8007fd8:	b2da      	uxtb	r2, r3
 8007fda:	68fb      	ldr	r3, [r7, #12]
 8007fdc:	701a      	strb	r2, [r3, #0]
      tmp++;
 8007fde:	68fb      	ldr	r3, [r7, #12]
 8007fe0:	3301      	adds	r3, #1
 8007fe2:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8007fe4:	693b      	ldr	r3, [r7, #16]
 8007fe6:	3b01      	subs	r3, #1
 8007fe8:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 8007fea:	68bb      	ldr	r3, [r7, #8]
 8007fec:	0c1b      	lsrs	r3, r3, #16
 8007fee:	b2da      	uxtb	r2, r3
 8007ff0:	68fb      	ldr	r3, [r7, #12]
 8007ff2:	701a      	strb	r2, [r3, #0]
      tmp++;
 8007ff4:	68fb      	ldr	r3, [r7, #12]
 8007ff6:	3301      	adds	r3, #1
 8007ff8:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8007ffa:	693b      	ldr	r3, [r7, #16]
 8007ffc:	3b01      	subs	r3, #1
 8007ffe:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 8008000:	68bb      	ldr	r3, [r7, #8]
 8008002:	0e1b      	lsrs	r3, r3, #24
 8008004:	b2da      	uxtb	r2, r3
 8008006:	68fb      	ldr	r3, [r7, #12]
 8008008:	701a      	strb	r2, [r3, #0]
      tmp++;
 800800a:	68fb      	ldr	r3, [r7, #12]
 800800c:	3301      	adds	r3, #1
 800800e:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8008010:	693b      	ldr	r3, [r7, #16]
 8008012:	3b01      	subs	r3, #1
 8008014:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 8008016:	697b      	ldr	r3, [r7, #20]
 8008018:	3301      	adds	r3, #1
 800801a:	617b      	str	r3, [r7, #20]
 800801c:	697b      	ldr	r3, [r7, #20]
 800801e:	2b07      	cmp	r3, #7
 8008020:	d9c8      	bls.n	8007fb4 <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	68fa      	ldr	r2, [r7, #12]
 8008026:	629a      	str	r2, [r3, #40]	@ 0x28
    hsd->RxXferSize = dataremaining;
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	693a      	ldr	r2, [r7, #16]
 800802c:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
}
 800802e:	bf00      	nop
 8008030:	3718      	adds	r7, #24
 8008032:	46bd      	mov	sp, r7
 8008034:	bd80      	pop	{r7, pc}

08008036 <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 8008036:	b580      	push	{r7, lr}
 8008038:	b086      	sub	sp, #24
 800803a:	af00      	add	r7, sp, #0
 800803c:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	6a1b      	ldr	r3, [r3, #32]
 8008042:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008048:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 800804a:	693b      	ldr	r3, [r7, #16]
 800804c:	2b00      	cmp	r3, #0
 800804e:	d043      	beq.n	80080d8 <SD_Write_IT+0xa2>
  {
    /* Write data to SDIO Tx FIFO */
    for(count = 0U; count < 8U; count++)
 8008050:	2300      	movs	r3, #0
 8008052:	617b      	str	r3, [r7, #20]
 8008054:	e037      	b.n	80080c6 <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 8008056:	68fb      	ldr	r3, [r7, #12]
 8008058:	781b      	ldrb	r3, [r3, #0]
 800805a:	60bb      	str	r3, [r7, #8]
      tmp++;
 800805c:	68fb      	ldr	r3, [r7, #12]
 800805e:	3301      	adds	r3, #1
 8008060:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8008062:	693b      	ldr	r3, [r7, #16]
 8008064:	3b01      	subs	r3, #1
 8008066:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 8008068:	68fb      	ldr	r3, [r7, #12]
 800806a:	781b      	ldrb	r3, [r3, #0]
 800806c:	021a      	lsls	r2, r3, #8
 800806e:	68bb      	ldr	r3, [r7, #8]
 8008070:	4313      	orrs	r3, r2
 8008072:	60bb      	str	r3, [r7, #8]
      tmp++;
 8008074:	68fb      	ldr	r3, [r7, #12]
 8008076:	3301      	adds	r3, #1
 8008078:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800807a:	693b      	ldr	r3, [r7, #16]
 800807c:	3b01      	subs	r3, #1
 800807e:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 8008080:	68fb      	ldr	r3, [r7, #12]
 8008082:	781b      	ldrb	r3, [r3, #0]
 8008084:	041a      	lsls	r2, r3, #16
 8008086:	68bb      	ldr	r3, [r7, #8]
 8008088:	4313      	orrs	r3, r2
 800808a:	60bb      	str	r3, [r7, #8]
      tmp++;
 800808c:	68fb      	ldr	r3, [r7, #12]
 800808e:	3301      	adds	r3, #1
 8008090:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8008092:	693b      	ldr	r3, [r7, #16]
 8008094:	3b01      	subs	r3, #1
 8008096:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 8008098:	68fb      	ldr	r3, [r7, #12]
 800809a:	781b      	ldrb	r3, [r3, #0]
 800809c:	061a      	lsls	r2, r3, #24
 800809e:	68bb      	ldr	r3, [r7, #8]
 80080a0:	4313      	orrs	r3, r2
 80080a2:	60bb      	str	r3, [r7, #8]
      tmp++;
 80080a4:	68fb      	ldr	r3, [r7, #12]
 80080a6:	3301      	adds	r3, #1
 80080a8:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80080aa:	693b      	ldr	r3, [r7, #16]
 80080ac:	3b01      	subs	r3, #1
 80080ae:	613b      	str	r3, [r7, #16]
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	681b      	ldr	r3, [r3, #0]
 80080b4:	f107 0208 	add.w	r2, r7, #8
 80080b8:	4611      	mov	r1, r2
 80080ba:	4618      	mov	r0, r3
 80080bc:	f001 fd0c 	bl	8009ad8 <SDIO_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 80080c0:	697b      	ldr	r3, [r7, #20]
 80080c2:	3301      	adds	r3, #1
 80080c4:	617b      	str	r3, [r7, #20]
 80080c6:	697b      	ldr	r3, [r7, #20]
 80080c8:	2b07      	cmp	r3, #7
 80080ca:	d9c4      	bls.n	8008056 <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	68fa      	ldr	r2, [r7, #12]
 80080d0:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	693a      	ldr	r2, [r7, #16]
 80080d6:	625a      	str	r2, [r3, #36]	@ 0x24
  }
}
 80080d8:	bf00      	nop
 80080da:	3718      	adds	r7, #24
 80080dc:	46bd      	mov	sp, r7
 80080de:	bd80      	pop	{r7, pc}

080080e0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80080e0:	b580      	push	{r7, lr}
 80080e2:	b082      	sub	sp, #8
 80080e4:	af00      	add	r7, sp, #0
 80080e6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	2b00      	cmp	r3, #0
 80080ec:	d101      	bne.n	80080f2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80080ee:	2301      	movs	r3, #1
 80080f0:	e041      	b.n	8008176 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80080f8:	b2db      	uxtb	r3, r3
 80080fa:	2b00      	cmp	r3, #0
 80080fc:	d106      	bne.n	800810c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	2200      	movs	r2, #0
 8008102:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8008106:	6878      	ldr	r0, [r7, #4]
 8008108:	f7fa ffda 	bl	80030c0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	2202      	movs	r2, #2
 8008110:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	681a      	ldr	r2, [r3, #0]
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	3304      	adds	r3, #4
 800811c:	4619      	mov	r1, r3
 800811e:	4610      	mov	r0, r2
 8008120:	f000 f9a0 	bl	8008464 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	2201      	movs	r2, #1
 8008128:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	2201      	movs	r2, #1
 8008130:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	2201      	movs	r2, #1
 8008138:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	2201      	movs	r2, #1
 8008140:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	2201      	movs	r2, #1
 8008148:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	2201      	movs	r2, #1
 8008150:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	2201      	movs	r2, #1
 8008158:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	2201      	movs	r2, #1
 8008160:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	2201      	movs	r2, #1
 8008168:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	2201      	movs	r2, #1
 8008170:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008174:	2300      	movs	r3, #0
}
 8008176:	4618      	mov	r0, r3
 8008178:	3708      	adds	r7, #8
 800817a:	46bd      	mov	sp, r7
 800817c:	bd80      	pop	{r7, pc}
	...

08008180 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008180:	b580      	push	{r7, lr}
 8008182:	b084      	sub	sp, #16
 8008184:	af00      	add	r7, sp, #0
 8008186:	6078      	str	r0, [r7, #4]
 8008188:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800818a:	683b      	ldr	r3, [r7, #0]
 800818c:	2b00      	cmp	r3, #0
 800818e:	d109      	bne.n	80081a4 <HAL_TIM_PWM_Start+0x24>
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008196:	b2db      	uxtb	r3, r3
 8008198:	2b01      	cmp	r3, #1
 800819a:	bf14      	ite	ne
 800819c:	2301      	movne	r3, #1
 800819e:	2300      	moveq	r3, #0
 80081a0:	b2db      	uxtb	r3, r3
 80081a2:	e022      	b.n	80081ea <HAL_TIM_PWM_Start+0x6a>
 80081a4:	683b      	ldr	r3, [r7, #0]
 80081a6:	2b04      	cmp	r3, #4
 80081a8:	d109      	bne.n	80081be <HAL_TIM_PWM_Start+0x3e>
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80081b0:	b2db      	uxtb	r3, r3
 80081b2:	2b01      	cmp	r3, #1
 80081b4:	bf14      	ite	ne
 80081b6:	2301      	movne	r3, #1
 80081b8:	2300      	moveq	r3, #0
 80081ba:	b2db      	uxtb	r3, r3
 80081bc:	e015      	b.n	80081ea <HAL_TIM_PWM_Start+0x6a>
 80081be:	683b      	ldr	r3, [r7, #0]
 80081c0:	2b08      	cmp	r3, #8
 80081c2:	d109      	bne.n	80081d8 <HAL_TIM_PWM_Start+0x58>
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80081ca:	b2db      	uxtb	r3, r3
 80081cc:	2b01      	cmp	r3, #1
 80081ce:	bf14      	ite	ne
 80081d0:	2301      	movne	r3, #1
 80081d2:	2300      	moveq	r3, #0
 80081d4:	b2db      	uxtb	r3, r3
 80081d6:	e008      	b.n	80081ea <HAL_TIM_PWM_Start+0x6a>
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80081de:	b2db      	uxtb	r3, r3
 80081e0:	2b01      	cmp	r3, #1
 80081e2:	bf14      	ite	ne
 80081e4:	2301      	movne	r3, #1
 80081e6:	2300      	moveq	r3, #0
 80081e8:	b2db      	uxtb	r3, r3
 80081ea:	2b00      	cmp	r3, #0
 80081ec:	d001      	beq.n	80081f2 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80081ee:	2301      	movs	r3, #1
 80081f0:	e068      	b.n	80082c4 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80081f2:	683b      	ldr	r3, [r7, #0]
 80081f4:	2b00      	cmp	r3, #0
 80081f6:	d104      	bne.n	8008202 <HAL_TIM_PWM_Start+0x82>
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	2202      	movs	r2, #2
 80081fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008200:	e013      	b.n	800822a <HAL_TIM_PWM_Start+0xaa>
 8008202:	683b      	ldr	r3, [r7, #0]
 8008204:	2b04      	cmp	r3, #4
 8008206:	d104      	bne.n	8008212 <HAL_TIM_PWM_Start+0x92>
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	2202      	movs	r2, #2
 800820c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008210:	e00b      	b.n	800822a <HAL_TIM_PWM_Start+0xaa>
 8008212:	683b      	ldr	r3, [r7, #0]
 8008214:	2b08      	cmp	r3, #8
 8008216:	d104      	bne.n	8008222 <HAL_TIM_PWM_Start+0xa2>
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	2202      	movs	r2, #2
 800821c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008220:	e003      	b.n	800822a <HAL_TIM_PWM_Start+0xaa>
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	2202      	movs	r2, #2
 8008226:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	2201      	movs	r2, #1
 8008230:	6839      	ldr	r1, [r7, #0]
 8008232:	4618      	mov	r0, r3
 8008234:	f000 fb2e 	bl	8008894 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	4a23      	ldr	r2, [pc, #140]	@ (80082cc <HAL_TIM_PWM_Start+0x14c>)
 800823e:	4293      	cmp	r3, r2
 8008240:	d107      	bne.n	8008252 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8008250:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	4a1d      	ldr	r2, [pc, #116]	@ (80082cc <HAL_TIM_PWM_Start+0x14c>)
 8008258:	4293      	cmp	r3, r2
 800825a:	d018      	beq.n	800828e <HAL_TIM_PWM_Start+0x10e>
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008264:	d013      	beq.n	800828e <HAL_TIM_PWM_Start+0x10e>
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	681b      	ldr	r3, [r3, #0]
 800826a:	4a19      	ldr	r2, [pc, #100]	@ (80082d0 <HAL_TIM_PWM_Start+0x150>)
 800826c:	4293      	cmp	r3, r2
 800826e:	d00e      	beq.n	800828e <HAL_TIM_PWM_Start+0x10e>
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	4a17      	ldr	r2, [pc, #92]	@ (80082d4 <HAL_TIM_PWM_Start+0x154>)
 8008276:	4293      	cmp	r3, r2
 8008278:	d009      	beq.n	800828e <HAL_TIM_PWM_Start+0x10e>
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	4a16      	ldr	r2, [pc, #88]	@ (80082d8 <HAL_TIM_PWM_Start+0x158>)
 8008280:	4293      	cmp	r3, r2
 8008282:	d004      	beq.n	800828e <HAL_TIM_PWM_Start+0x10e>
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	681b      	ldr	r3, [r3, #0]
 8008288:	4a14      	ldr	r2, [pc, #80]	@ (80082dc <HAL_TIM_PWM_Start+0x15c>)
 800828a:	4293      	cmp	r3, r2
 800828c:	d111      	bne.n	80082b2 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	689b      	ldr	r3, [r3, #8]
 8008294:	f003 0307 	and.w	r3, r3, #7
 8008298:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800829a:	68fb      	ldr	r3, [r7, #12]
 800829c:	2b06      	cmp	r3, #6
 800829e:	d010      	beq.n	80082c2 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	681a      	ldr	r2, [r3, #0]
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	681b      	ldr	r3, [r3, #0]
 80082aa:	f042 0201 	orr.w	r2, r2, #1
 80082ae:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80082b0:	e007      	b.n	80082c2 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	681b      	ldr	r3, [r3, #0]
 80082b6:	681a      	ldr	r2, [r3, #0]
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	f042 0201 	orr.w	r2, r2, #1
 80082c0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80082c2:	2300      	movs	r3, #0
}
 80082c4:	4618      	mov	r0, r3
 80082c6:	3710      	adds	r7, #16
 80082c8:	46bd      	mov	sp, r7
 80082ca:	bd80      	pop	{r7, pc}
 80082cc:	40010000 	.word	0x40010000
 80082d0:	40000400 	.word	0x40000400
 80082d4:	40000800 	.word	0x40000800
 80082d8:	40000c00 	.word	0x40000c00
 80082dc:	40014000 	.word	0x40014000

080082e0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80082e0:	b580      	push	{r7, lr}
 80082e2:	b086      	sub	sp, #24
 80082e4:	af00      	add	r7, sp, #0
 80082e6:	60f8      	str	r0, [r7, #12]
 80082e8:	60b9      	str	r1, [r7, #8]
 80082ea:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80082ec:	2300      	movs	r3, #0
 80082ee:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80082f0:	68fb      	ldr	r3, [r7, #12]
 80082f2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80082f6:	2b01      	cmp	r3, #1
 80082f8:	d101      	bne.n	80082fe <HAL_TIM_PWM_ConfigChannel+0x1e>
 80082fa:	2302      	movs	r3, #2
 80082fc:	e0ae      	b.n	800845c <HAL_TIM_PWM_ConfigChannel+0x17c>
 80082fe:	68fb      	ldr	r3, [r7, #12]
 8008300:	2201      	movs	r2, #1
 8008302:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	2b0c      	cmp	r3, #12
 800830a:	f200 809f 	bhi.w	800844c <HAL_TIM_PWM_ConfigChannel+0x16c>
 800830e:	a201      	add	r2, pc, #4	@ (adr r2, 8008314 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8008310:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008314:	08008349 	.word	0x08008349
 8008318:	0800844d 	.word	0x0800844d
 800831c:	0800844d 	.word	0x0800844d
 8008320:	0800844d 	.word	0x0800844d
 8008324:	08008389 	.word	0x08008389
 8008328:	0800844d 	.word	0x0800844d
 800832c:	0800844d 	.word	0x0800844d
 8008330:	0800844d 	.word	0x0800844d
 8008334:	080083cb 	.word	0x080083cb
 8008338:	0800844d 	.word	0x0800844d
 800833c:	0800844d 	.word	0x0800844d
 8008340:	0800844d 	.word	0x0800844d
 8008344:	0800840b 	.word	0x0800840b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008348:	68fb      	ldr	r3, [r7, #12]
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	68b9      	ldr	r1, [r7, #8]
 800834e:	4618      	mov	r0, r3
 8008350:	f000 f914 	bl	800857c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008354:	68fb      	ldr	r3, [r7, #12]
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	699a      	ldr	r2, [r3, #24]
 800835a:	68fb      	ldr	r3, [r7, #12]
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	f042 0208 	orr.w	r2, r2, #8
 8008362:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008364:	68fb      	ldr	r3, [r7, #12]
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	699a      	ldr	r2, [r3, #24]
 800836a:	68fb      	ldr	r3, [r7, #12]
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	f022 0204 	bic.w	r2, r2, #4
 8008372:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008374:	68fb      	ldr	r3, [r7, #12]
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	6999      	ldr	r1, [r3, #24]
 800837a:	68bb      	ldr	r3, [r7, #8]
 800837c:	691a      	ldr	r2, [r3, #16]
 800837e:	68fb      	ldr	r3, [r7, #12]
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	430a      	orrs	r2, r1
 8008384:	619a      	str	r2, [r3, #24]
      break;
 8008386:	e064      	b.n	8008452 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008388:	68fb      	ldr	r3, [r7, #12]
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	68b9      	ldr	r1, [r7, #8]
 800838e:	4618      	mov	r0, r3
 8008390:	f000 f95a 	bl	8008648 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008394:	68fb      	ldr	r3, [r7, #12]
 8008396:	681b      	ldr	r3, [r3, #0]
 8008398:	699a      	ldr	r2, [r3, #24]
 800839a:	68fb      	ldr	r3, [r7, #12]
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80083a2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80083a4:	68fb      	ldr	r3, [r7, #12]
 80083a6:	681b      	ldr	r3, [r3, #0]
 80083a8:	699a      	ldr	r2, [r3, #24]
 80083aa:	68fb      	ldr	r3, [r7, #12]
 80083ac:	681b      	ldr	r3, [r3, #0]
 80083ae:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80083b2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80083b4:	68fb      	ldr	r3, [r7, #12]
 80083b6:	681b      	ldr	r3, [r3, #0]
 80083b8:	6999      	ldr	r1, [r3, #24]
 80083ba:	68bb      	ldr	r3, [r7, #8]
 80083bc:	691b      	ldr	r3, [r3, #16]
 80083be:	021a      	lsls	r2, r3, #8
 80083c0:	68fb      	ldr	r3, [r7, #12]
 80083c2:	681b      	ldr	r3, [r3, #0]
 80083c4:	430a      	orrs	r2, r1
 80083c6:	619a      	str	r2, [r3, #24]
      break;
 80083c8:	e043      	b.n	8008452 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80083ca:	68fb      	ldr	r3, [r7, #12]
 80083cc:	681b      	ldr	r3, [r3, #0]
 80083ce:	68b9      	ldr	r1, [r7, #8]
 80083d0:	4618      	mov	r0, r3
 80083d2:	f000 f9a5 	bl	8008720 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80083d6:	68fb      	ldr	r3, [r7, #12]
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	69da      	ldr	r2, [r3, #28]
 80083dc:	68fb      	ldr	r3, [r7, #12]
 80083de:	681b      	ldr	r3, [r3, #0]
 80083e0:	f042 0208 	orr.w	r2, r2, #8
 80083e4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80083e6:	68fb      	ldr	r3, [r7, #12]
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	69da      	ldr	r2, [r3, #28]
 80083ec:	68fb      	ldr	r3, [r7, #12]
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	f022 0204 	bic.w	r2, r2, #4
 80083f4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80083f6:	68fb      	ldr	r3, [r7, #12]
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	69d9      	ldr	r1, [r3, #28]
 80083fc:	68bb      	ldr	r3, [r7, #8]
 80083fe:	691a      	ldr	r2, [r3, #16]
 8008400:	68fb      	ldr	r3, [r7, #12]
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	430a      	orrs	r2, r1
 8008406:	61da      	str	r2, [r3, #28]
      break;
 8008408:	e023      	b.n	8008452 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800840a:	68fb      	ldr	r3, [r7, #12]
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	68b9      	ldr	r1, [r7, #8]
 8008410:	4618      	mov	r0, r3
 8008412:	f000 f9ef 	bl	80087f4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008416:	68fb      	ldr	r3, [r7, #12]
 8008418:	681b      	ldr	r3, [r3, #0]
 800841a:	69da      	ldr	r2, [r3, #28]
 800841c:	68fb      	ldr	r3, [r7, #12]
 800841e:	681b      	ldr	r3, [r3, #0]
 8008420:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008424:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008426:	68fb      	ldr	r3, [r7, #12]
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	69da      	ldr	r2, [r3, #28]
 800842c:	68fb      	ldr	r3, [r7, #12]
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008434:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008436:	68fb      	ldr	r3, [r7, #12]
 8008438:	681b      	ldr	r3, [r3, #0]
 800843a:	69d9      	ldr	r1, [r3, #28]
 800843c:	68bb      	ldr	r3, [r7, #8]
 800843e:	691b      	ldr	r3, [r3, #16]
 8008440:	021a      	lsls	r2, r3, #8
 8008442:	68fb      	ldr	r3, [r7, #12]
 8008444:	681b      	ldr	r3, [r3, #0]
 8008446:	430a      	orrs	r2, r1
 8008448:	61da      	str	r2, [r3, #28]
      break;
 800844a:	e002      	b.n	8008452 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800844c:	2301      	movs	r3, #1
 800844e:	75fb      	strb	r3, [r7, #23]
      break;
 8008450:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008452:	68fb      	ldr	r3, [r7, #12]
 8008454:	2200      	movs	r2, #0
 8008456:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800845a:	7dfb      	ldrb	r3, [r7, #23]
}
 800845c:	4618      	mov	r0, r3
 800845e:	3718      	adds	r7, #24
 8008460:	46bd      	mov	sp, r7
 8008462:	bd80      	pop	{r7, pc}

08008464 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008464:	b480      	push	{r7}
 8008466:	b085      	sub	sp, #20
 8008468:	af00      	add	r7, sp, #0
 800846a:	6078      	str	r0, [r7, #4]
 800846c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	4a3a      	ldr	r2, [pc, #232]	@ (8008560 <TIM_Base_SetConfig+0xfc>)
 8008478:	4293      	cmp	r3, r2
 800847a:	d00f      	beq.n	800849c <TIM_Base_SetConfig+0x38>
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008482:	d00b      	beq.n	800849c <TIM_Base_SetConfig+0x38>
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	4a37      	ldr	r2, [pc, #220]	@ (8008564 <TIM_Base_SetConfig+0x100>)
 8008488:	4293      	cmp	r3, r2
 800848a:	d007      	beq.n	800849c <TIM_Base_SetConfig+0x38>
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	4a36      	ldr	r2, [pc, #216]	@ (8008568 <TIM_Base_SetConfig+0x104>)
 8008490:	4293      	cmp	r3, r2
 8008492:	d003      	beq.n	800849c <TIM_Base_SetConfig+0x38>
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	4a35      	ldr	r2, [pc, #212]	@ (800856c <TIM_Base_SetConfig+0x108>)
 8008498:	4293      	cmp	r3, r2
 800849a:	d108      	bne.n	80084ae <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800849c:	68fb      	ldr	r3, [r7, #12]
 800849e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80084a2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80084a4:	683b      	ldr	r3, [r7, #0]
 80084a6:	685b      	ldr	r3, [r3, #4]
 80084a8:	68fa      	ldr	r2, [r7, #12]
 80084aa:	4313      	orrs	r3, r2
 80084ac:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	4a2b      	ldr	r2, [pc, #172]	@ (8008560 <TIM_Base_SetConfig+0xfc>)
 80084b2:	4293      	cmp	r3, r2
 80084b4:	d01b      	beq.n	80084ee <TIM_Base_SetConfig+0x8a>
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80084bc:	d017      	beq.n	80084ee <TIM_Base_SetConfig+0x8a>
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	4a28      	ldr	r2, [pc, #160]	@ (8008564 <TIM_Base_SetConfig+0x100>)
 80084c2:	4293      	cmp	r3, r2
 80084c4:	d013      	beq.n	80084ee <TIM_Base_SetConfig+0x8a>
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	4a27      	ldr	r2, [pc, #156]	@ (8008568 <TIM_Base_SetConfig+0x104>)
 80084ca:	4293      	cmp	r3, r2
 80084cc:	d00f      	beq.n	80084ee <TIM_Base_SetConfig+0x8a>
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	4a26      	ldr	r2, [pc, #152]	@ (800856c <TIM_Base_SetConfig+0x108>)
 80084d2:	4293      	cmp	r3, r2
 80084d4:	d00b      	beq.n	80084ee <TIM_Base_SetConfig+0x8a>
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	4a25      	ldr	r2, [pc, #148]	@ (8008570 <TIM_Base_SetConfig+0x10c>)
 80084da:	4293      	cmp	r3, r2
 80084dc:	d007      	beq.n	80084ee <TIM_Base_SetConfig+0x8a>
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	4a24      	ldr	r2, [pc, #144]	@ (8008574 <TIM_Base_SetConfig+0x110>)
 80084e2:	4293      	cmp	r3, r2
 80084e4:	d003      	beq.n	80084ee <TIM_Base_SetConfig+0x8a>
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	4a23      	ldr	r2, [pc, #140]	@ (8008578 <TIM_Base_SetConfig+0x114>)
 80084ea:	4293      	cmp	r3, r2
 80084ec:	d108      	bne.n	8008500 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80084ee:	68fb      	ldr	r3, [r7, #12]
 80084f0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80084f4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80084f6:	683b      	ldr	r3, [r7, #0]
 80084f8:	68db      	ldr	r3, [r3, #12]
 80084fa:	68fa      	ldr	r2, [r7, #12]
 80084fc:	4313      	orrs	r3, r2
 80084fe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008500:	68fb      	ldr	r3, [r7, #12]
 8008502:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8008506:	683b      	ldr	r3, [r7, #0]
 8008508:	695b      	ldr	r3, [r3, #20]
 800850a:	4313      	orrs	r3, r2
 800850c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	68fa      	ldr	r2, [r7, #12]
 8008512:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008514:	683b      	ldr	r3, [r7, #0]
 8008516:	689a      	ldr	r2, [r3, #8]
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800851c:	683b      	ldr	r3, [r7, #0]
 800851e:	681a      	ldr	r2, [r3, #0]
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	4a0e      	ldr	r2, [pc, #56]	@ (8008560 <TIM_Base_SetConfig+0xfc>)
 8008528:	4293      	cmp	r3, r2
 800852a:	d103      	bne.n	8008534 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800852c:	683b      	ldr	r3, [r7, #0]
 800852e:	691a      	ldr	r2, [r3, #16]
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	2201      	movs	r2, #1
 8008538:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	691b      	ldr	r3, [r3, #16]
 800853e:	f003 0301 	and.w	r3, r3, #1
 8008542:	2b01      	cmp	r3, #1
 8008544:	d105      	bne.n	8008552 <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	691b      	ldr	r3, [r3, #16]
 800854a:	f023 0201 	bic.w	r2, r3, #1
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	611a      	str	r2, [r3, #16]
  }
}
 8008552:	bf00      	nop
 8008554:	3714      	adds	r7, #20
 8008556:	46bd      	mov	sp, r7
 8008558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800855c:	4770      	bx	lr
 800855e:	bf00      	nop
 8008560:	40010000 	.word	0x40010000
 8008564:	40000400 	.word	0x40000400
 8008568:	40000800 	.word	0x40000800
 800856c:	40000c00 	.word	0x40000c00
 8008570:	40014000 	.word	0x40014000
 8008574:	40014400 	.word	0x40014400
 8008578:	40014800 	.word	0x40014800

0800857c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800857c:	b480      	push	{r7}
 800857e:	b087      	sub	sp, #28
 8008580:	af00      	add	r7, sp, #0
 8008582:	6078      	str	r0, [r7, #4]
 8008584:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	6a1b      	ldr	r3, [r3, #32]
 800858a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	6a1b      	ldr	r3, [r3, #32]
 8008590:	f023 0201 	bic.w	r2, r3, #1
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	685b      	ldr	r3, [r3, #4]
 800859c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	699b      	ldr	r3, [r3, #24]
 80085a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80085aa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80085ac:	68fb      	ldr	r3, [r7, #12]
 80085ae:	f023 0303 	bic.w	r3, r3, #3
 80085b2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80085b4:	683b      	ldr	r3, [r7, #0]
 80085b6:	681b      	ldr	r3, [r3, #0]
 80085b8:	68fa      	ldr	r2, [r7, #12]
 80085ba:	4313      	orrs	r3, r2
 80085bc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80085be:	697b      	ldr	r3, [r7, #20]
 80085c0:	f023 0302 	bic.w	r3, r3, #2
 80085c4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80085c6:	683b      	ldr	r3, [r7, #0]
 80085c8:	689b      	ldr	r3, [r3, #8]
 80085ca:	697a      	ldr	r2, [r7, #20]
 80085cc:	4313      	orrs	r3, r2
 80085ce:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	4a1c      	ldr	r2, [pc, #112]	@ (8008644 <TIM_OC1_SetConfig+0xc8>)
 80085d4:	4293      	cmp	r3, r2
 80085d6:	d10c      	bne.n	80085f2 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80085d8:	697b      	ldr	r3, [r7, #20]
 80085da:	f023 0308 	bic.w	r3, r3, #8
 80085de:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80085e0:	683b      	ldr	r3, [r7, #0]
 80085e2:	68db      	ldr	r3, [r3, #12]
 80085e4:	697a      	ldr	r2, [r7, #20]
 80085e6:	4313      	orrs	r3, r2
 80085e8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80085ea:	697b      	ldr	r3, [r7, #20]
 80085ec:	f023 0304 	bic.w	r3, r3, #4
 80085f0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	4a13      	ldr	r2, [pc, #76]	@ (8008644 <TIM_OC1_SetConfig+0xc8>)
 80085f6:	4293      	cmp	r3, r2
 80085f8:	d111      	bne.n	800861e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80085fa:	693b      	ldr	r3, [r7, #16]
 80085fc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008600:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008602:	693b      	ldr	r3, [r7, #16]
 8008604:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008608:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800860a:	683b      	ldr	r3, [r7, #0]
 800860c:	695b      	ldr	r3, [r3, #20]
 800860e:	693a      	ldr	r2, [r7, #16]
 8008610:	4313      	orrs	r3, r2
 8008612:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008614:	683b      	ldr	r3, [r7, #0]
 8008616:	699b      	ldr	r3, [r3, #24]
 8008618:	693a      	ldr	r2, [r7, #16]
 800861a:	4313      	orrs	r3, r2
 800861c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	693a      	ldr	r2, [r7, #16]
 8008622:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	68fa      	ldr	r2, [r7, #12]
 8008628:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800862a:	683b      	ldr	r3, [r7, #0]
 800862c:	685a      	ldr	r2, [r3, #4]
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	697a      	ldr	r2, [r7, #20]
 8008636:	621a      	str	r2, [r3, #32]
}
 8008638:	bf00      	nop
 800863a:	371c      	adds	r7, #28
 800863c:	46bd      	mov	sp, r7
 800863e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008642:	4770      	bx	lr
 8008644:	40010000 	.word	0x40010000

08008648 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008648:	b480      	push	{r7}
 800864a:	b087      	sub	sp, #28
 800864c:	af00      	add	r7, sp, #0
 800864e:	6078      	str	r0, [r7, #4]
 8008650:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	6a1b      	ldr	r3, [r3, #32]
 8008656:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	6a1b      	ldr	r3, [r3, #32]
 800865c:	f023 0210 	bic.w	r2, r3, #16
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	685b      	ldr	r3, [r3, #4]
 8008668:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	699b      	ldr	r3, [r3, #24]
 800866e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008670:	68fb      	ldr	r3, [r7, #12]
 8008672:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008676:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008678:	68fb      	ldr	r3, [r7, #12]
 800867a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800867e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008680:	683b      	ldr	r3, [r7, #0]
 8008682:	681b      	ldr	r3, [r3, #0]
 8008684:	021b      	lsls	r3, r3, #8
 8008686:	68fa      	ldr	r2, [r7, #12]
 8008688:	4313      	orrs	r3, r2
 800868a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800868c:	697b      	ldr	r3, [r7, #20]
 800868e:	f023 0320 	bic.w	r3, r3, #32
 8008692:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008694:	683b      	ldr	r3, [r7, #0]
 8008696:	689b      	ldr	r3, [r3, #8]
 8008698:	011b      	lsls	r3, r3, #4
 800869a:	697a      	ldr	r2, [r7, #20]
 800869c:	4313      	orrs	r3, r2
 800869e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	4a1e      	ldr	r2, [pc, #120]	@ (800871c <TIM_OC2_SetConfig+0xd4>)
 80086a4:	4293      	cmp	r3, r2
 80086a6:	d10d      	bne.n	80086c4 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80086a8:	697b      	ldr	r3, [r7, #20]
 80086aa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80086ae:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80086b0:	683b      	ldr	r3, [r7, #0]
 80086b2:	68db      	ldr	r3, [r3, #12]
 80086b4:	011b      	lsls	r3, r3, #4
 80086b6:	697a      	ldr	r2, [r7, #20]
 80086b8:	4313      	orrs	r3, r2
 80086ba:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80086bc:	697b      	ldr	r3, [r7, #20]
 80086be:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80086c2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	4a15      	ldr	r2, [pc, #84]	@ (800871c <TIM_OC2_SetConfig+0xd4>)
 80086c8:	4293      	cmp	r3, r2
 80086ca:	d113      	bne.n	80086f4 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80086cc:	693b      	ldr	r3, [r7, #16]
 80086ce:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80086d2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80086d4:	693b      	ldr	r3, [r7, #16]
 80086d6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80086da:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80086dc:	683b      	ldr	r3, [r7, #0]
 80086de:	695b      	ldr	r3, [r3, #20]
 80086e0:	009b      	lsls	r3, r3, #2
 80086e2:	693a      	ldr	r2, [r7, #16]
 80086e4:	4313      	orrs	r3, r2
 80086e6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80086e8:	683b      	ldr	r3, [r7, #0]
 80086ea:	699b      	ldr	r3, [r3, #24]
 80086ec:	009b      	lsls	r3, r3, #2
 80086ee:	693a      	ldr	r2, [r7, #16]
 80086f0:	4313      	orrs	r3, r2
 80086f2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	693a      	ldr	r2, [r7, #16]
 80086f8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	68fa      	ldr	r2, [r7, #12]
 80086fe:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008700:	683b      	ldr	r3, [r7, #0]
 8008702:	685a      	ldr	r2, [r3, #4]
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	697a      	ldr	r2, [r7, #20]
 800870c:	621a      	str	r2, [r3, #32]
}
 800870e:	bf00      	nop
 8008710:	371c      	adds	r7, #28
 8008712:	46bd      	mov	sp, r7
 8008714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008718:	4770      	bx	lr
 800871a:	bf00      	nop
 800871c:	40010000 	.word	0x40010000

08008720 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008720:	b480      	push	{r7}
 8008722:	b087      	sub	sp, #28
 8008724:	af00      	add	r7, sp, #0
 8008726:	6078      	str	r0, [r7, #4]
 8008728:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	6a1b      	ldr	r3, [r3, #32]
 800872e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	6a1b      	ldr	r3, [r3, #32]
 8008734:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	685b      	ldr	r3, [r3, #4]
 8008740:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	69db      	ldr	r3, [r3, #28]
 8008746:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008748:	68fb      	ldr	r3, [r7, #12]
 800874a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800874e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008750:	68fb      	ldr	r3, [r7, #12]
 8008752:	f023 0303 	bic.w	r3, r3, #3
 8008756:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008758:	683b      	ldr	r3, [r7, #0]
 800875a:	681b      	ldr	r3, [r3, #0]
 800875c:	68fa      	ldr	r2, [r7, #12]
 800875e:	4313      	orrs	r3, r2
 8008760:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008762:	697b      	ldr	r3, [r7, #20]
 8008764:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008768:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800876a:	683b      	ldr	r3, [r7, #0]
 800876c:	689b      	ldr	r3, [r3, #8]
 800876e:	021b      	lsls	r3, r3, #8
 8008770:	697a      	ldr	r2, [r7, #20]
 8008772:	4313      	orrs	r3, r2
 8008774:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	4a1d      	ldr	r2, [pc, #116]	@ (80087f0 <TIM_OC3_SetConfig+0xd0>)
 800877a:	4293      	cmp	r3, r2
 800877c:	d10d      	bne.n	800879a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800877e:	697b      	ldr	r3, [r7, #20]
 8008780:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008784:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008786:	683b      	ldr	r3, [r7, #0]
 8008788:	68db      	ldr	r3, [r3, #12]
 800878a:	021b      	lsls	r3, r3, #8
 800878c:	697a      	ldr	r2, [r7, #20]
 800878e:	4313      	orrs	r3, r2
 8008790:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008792:	697b      	ldr	r3, [r7, #20]
 8008794:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8008798:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	4a14      	ldr	r2, [pc, #80]	@ (80087f0 <TIM_OC3_SetConfig+0xd0>)
 800879e:	4293      	cmp	r3, r2
 80087a0:	d113      	bne.n	80087ca <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80087a2:	693b      	ldr	r3, [r7, #16]
 80087a4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80087a8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80087aa:	693b      	ldr	r3, [r7, #16]
 80087ac:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80087b0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80087b2:	683b      	ldr	r3, [r7, #0]
 80087b4:	695b      	ldr	r3, [r3, #20]
 80087b6:	011b      	lsls	r3, r3, #4
 80087b8:	693a      	ldr	r2, [r7, #16]
 80087ba:	4313      	orrs	r3, r2
 80087bc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80087be:	683b      	ldr	r3, [r7, #0]
 80087c0:	699b      	ldr	r3, [r3, #24]
 80087c2:	011b      	lsls	r3, r3, #4
 80087c4:	693a      	ldr	r2, [r7, #16]
 80087c6:	4313      	orrs	r3, r2
 80087c8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	693a      	ldr	r2, [r7, #16]
 80087ce:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	68fa      	ldr	r2, [r7, #12]
 80087d4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80087d6:	683b      	ldr	r3, [r7, #0]
 80087d8:	685a      	ldr	r2, [r3, #4]
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	697a      	ldr	r2, [r7, #20]
 80087e2:	621a      	str	r2, [r3, #32]
}
 80087e4:	bf00      	nop
 80087e6:	371c      	adds	r7, #28
 80087e8:	46bd      	mov	sp, r7
 80087ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087ee:	4770      	bx	lr
 80087f0:	40010000 	.word	0x40010000

080087f4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80087f4:	b480      	push	{r7}
 80087f6:	b087      	sub	sp, #28
 80087f8:	af00      	add	r7, sp, #0
 80087fa:	6078      	str	r0, [r7, #4]
 80087fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	6a1b      	ldr	r3, [r3, #32]
 8008802:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	6a1b      	ldr	r3, [r3, #32]
 8008808:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	685b      	ldr	r3, [r3, #4]
 8008814:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	69db      	ldr	r3, [r3, #28]
 800881a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800881c:	68fb      	ldr	r3, [r7, #12]
 800881e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008822:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008824:	68fb      	ldr	r3, [r7, #12]
 8008826:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800882a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800882c:	683b      	ldr	r3, [r7, #0]
 800882e:	681b      	ldr	r3, [r3, #0]
 8008830:	021b      	lsls	r3, r3, #8
 8008832:	68fa      	ldr	r2, [r7, #12]
 8008834:	4313      	orrs	r3, r2
 8008836:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008838:	693b      	ldr	r3, [r7, #16]
 800883a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800883e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008840:	683b      	ldr	r3, [r7, #0]
 8008842:	689b      	ldr	r3, [r3, #8]
 8008844:	031b      	lsls	r3, r3, #12
 8008846:	693a      	ldr	r2, [r7, #16]
 8008848:	4313      	orrs	r3, r2
 800884a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	4a10      	ldr	r2, [pc, #64]	@ (8008890 <TIM_OC4_SetConfig+0x9c>)
 8008850:	4293      	cmp	r3, r2
 8008852:	d109      	bne.n	8008868 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008854:	697b      	ldr	r3, [r7, #20]
 8008856:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800885a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800885c:	683b      	ldr	r3, [r7, #0]
 800885e:	695b      	ldr	r3, [r3, #20]
 8008860:	019b      	lsls	r3, r3, #6
 8008862:	697a      	ldr	r2, [r7, #20]
 8008864:	4313      	orrs	r3, r2
 8008866:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	697a      	ldr	r2, [r7, #20]
 800886c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	68fa      	ldr	r2, [r7, #12]
 8008872:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008874:	683b      	ldr	r3, [r7, #0]
 8008876:	685a      	ldr	r2, [r3, #4]
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	693a      	ldr	r2, [r7, #16]
 8008880:	621a      	str	r2, [r3, #32]
}
 8008882:	bf00      	nop
 8008884:	371c      	adds	r7, #28
 8008886:	46bd      	mov	sp, r7
 8008888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800888c:	4770      	bx	lr
 800888e:	bf00      	nop
 8008890:	40010000 	.word	0x40010000

08008894 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008894:	b480      	push	{r7}
 8008896:	b087      	sub	sp, #28
 8008898:	af00      	add	r7, sp, #0
 800889a:	60f8      	str	r0, [r7, #12]
 800889c:	60b9      	str	r1, [r7, #8]
 800889e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80088a0:	68bb      	ldr	r3, [r7, #8]
 80088a2:	f003 031f 	and.w	r3, r3, #31
 80088a6:	2201      	movs	r2, #1
 80088a8:	fa02 f303 	lsl.w	r3, r2, r3
 80088ac:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80088ae:	68fb      	ldr	r3, [r7, #12]
 80088b0:	6a1a      	ldr	r2, [r3, #32]
 80088b2:	697b      	ldr	r3, [r7, #20]
 80088b4:	43db      	mvns	r3, r3
 80088b6:	401a      	ands	r2, r3
 80088b8:	68fb      	ldr	r3, [r7, #12]
 80088ba:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80088bc:	68fb      	ldr	r3, [r7, #12]
 80088be:	6a1a      	ldr	r2, [r3, #32]
 80088c0:	68bb      	ldr	r3, [r7, #8]
 80088c2:	f003 031f 	and.w	r3, r3, #31
 80088c6:	6879      	ldr	r1, [r7, #4]
 80088c8:	fa01 f303 	lsl.w	r3, r1, r3
 80088cc:	431a      	orrs	r2, r3
 80088ce:	68fb      	ldr	r3, [r7, #12]
 80088d0:	621a      	str	r2, [r3, #32]
}
 80088d2:	bf00      	nop
 80088d4:	371c      	adds	r7, #28
 80088d6:	46bd      	mov	sp, r7
 80088d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088dc:	4770      	bx	lr
	...

080088e0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80088e0:	b480      	push	{r7}
 80088e2:	b085      	sub	sp, #20
 80088e4:	af00      	add	r7, sp, #0
 80088e6:	6078      	str	r0, [r7, #4]
 80088e8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80088f0:	2b01      	cmp	r3, #1
 80088f2:	d101      	bne.n	80088f8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80088f4:	2302      	movs	r3, #2
 80088f6:	e050      	b.n	800899a <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	2201      	movs	r2, #1
 80088fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	2202      	movs	r2, #2
 8008904:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	685b      	ldr	r3, [r3, #4]
 800890e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	681b      	ldr	r3, [r3, #0]
 8008914:	689b      	ldr	r3, [r3, #8]
 8008916:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008918:	68fb      	ldr	r3, [r7, #12]
 800891a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800891e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008920:	683b      	ldr	r3, [r7, #0]
 8008922:	681b      	ldr	r3, [r3, #0]
 8008924:	68fa      	ldr	r2, [r7, #12]
 8008926:	4313      	orrs	r3, r2
 8008928:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	681b      	ldr	r3, [r3, #0]
 800892e:	68fa      	ldr	r2, [r7, #12]
 8008930:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	681b      	ldr	r3, [r3, #0]
 8008936:	4a1c      	ldr	r2, [pc, #112]	@ (80089a8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8008938:	4293      	cmp	r3, r2
 800893a:	d018      	beq.n	800896e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	681b      	ldr	r3, [r3, #0]
 8008940:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008944:	d013      	beq.n	800896e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	4a18      	ldr	r2, [pc, #96]	@ (80089ac <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800894c:	4293      	cmp	r3, r2
 800894e:	d00e      	beq.n	800896e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	4a16      	ldr	r2, [pc, #88]	@ (80089b0 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8008956:	4293      	cmp	r3, r2
 8008958:	d009      	beq.n	800896e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	681b      	ldr	r3, [r3, #0]
 800895e:	4a15      	ldr	r2, [pc, #84]	@ (80089b4 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8008960:	4293      	cmp	r3, r2
 8008962:	d004      	beq.n	800896e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	4a13      	ldr	r2, [pc, #76]	@ (80089b8 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800896a:	4293      	cmp	r3, r2
 800896c:	d10c      	bne.n	8008988 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800896e:	68bb      	ldr	r3, [r7, #8]
 8008970:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008974:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008976:	683b      	ldr	r3, [r7, #0]
 8008978:	685b      	ldr	r3, [r3, #4]
 800897a:	68ba      	ldr	r2, [r7, #8]
 800897c:	4313      	orrs	r3, r2
 800897e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	68ba      	ldr	r2, [r7, #8]
 8008986:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	2201      	movs	r2, #1
 800898c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	2200      	movs	r2, #0
 8008994:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008998:	2300      	movs	r3, #0
}
 800899a:	4618      	mov	r0, r3
 800899c:	3714      	adds	r7, #20
 800899e:	46bd      	mov	sp, r7
 80089a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089a4:	4770      	bx	lr
 80089a6:	bf00      	nop
 80089a8:	40010000 	.word	0x40010000
 80089ac:	40000400 	.word	0x40000400
 80089b0:	40000800 	.word	0x40000800
 80089b4:	40000c00 	.word	0x40000c00
 80089b8:	40014000 	.word	0x40014000

080089bc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80089bc:	b580      	push	{r7, lr}
 80089be:	b082      	sub	sp, #8
 80089c0:	af00      	add	r7, sp, #0
 80089c2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	d101      	bne.n	80089ce <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80089ca:	2301      	movs	r3, #1
 80089cc:	e042      	b.n	8008a54 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80089d4:	b2db      	uxtb	r3, r3
 80089d6:	2b00      	cmp	r3, #0
 80089d8:	d106      	bne.n	80089e8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	2200      	movs	r2, #0
 80089de:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80089e2:	6878      	ldr	r0, [r7, #4]
 80089e4:	f7fa fbc8 	bl	8003178 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	2224      	movs	r2, #36	@ 0x24
 80089ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	68da      	ldr	r2, [r3, #12]
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	681b      	ldr	r3, [r3, #0]
 80089fa:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80089fe:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008a00:	6878      	ldr	r0, [r7, #4]
 8008a02:	f000 fdbd 	bl	8009580 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	681b      	ldr	r3, [r3, #0]
 8008a0a:	691a      	ldr	r2, [r3, #16]
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008a14:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	695a      	ldr	r2, [r3, #20]
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	681b      	ldr	r3, [r3, #0]
 8008a20:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008a24:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	68da      	ldr	r2, [r3, #12]
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008a34:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	2200      	movs	r2, #0
 8008a3a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	2220      	movs	r2, #32
 8008a40:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	2220      	movs	r2, #32
 8008a48:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	2200      	movs	r2, #0
 8008a50:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8008a52:	2300      	movs	r3, #0
}
 8008a54:	4618      	mov	r0, r3
 8008a56:	3708      	adds	r7, #8
 8008a58:	46bd      	mov	sp, r7
 8008a5a:	bd80      	pop	{r7, pc}

08008a5c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008a5c:	b580      	push	{r7, lr}
 8008a5e:	b08a      	sub	sp, #40	@ 0x28
 8008a60:	af02      	add	r7, sp, #8
 8008a62:	60f8      	str	r0, [r7, #12]
 8008a64:	60b9      	str	r1, [r7, #8]
 8008a66:	603b      	str	r3, [r7, #0]
 8008a68:	4613      	mov	r3, r2
 8008a6a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8008a6c:	2300      	movs	r3, #0
 8008a6e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008a70:	68fb      	ldr	r3, [r7, #12]
 8008a72:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008a76:	b2db      	uxtb	r3, r3
 8008a78:	2b20      	cmp	r3, #32
 8008a7a:	d175      	bne.n	8008b68 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8008a7c:	68bb      	ldr	r3, [r7, #8]
 8008a7e:	2b00      	cmp	r3, #0
 8008a80:	d002      	beq.n	8008a88 <HAL_UART_Transmit+0x2c>
 8008a82:	88fb      	ldrh	r3, [r7, #6]
 8008a84:	2b00      	cmp	r3, #0
 8008a86:	d101      	bne.n	8008a8c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8008a88:	2301      	movs	r3, #1
 8008a8a:	e06e      	b.n	8008b6a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008a8c:	68fb      	ldr	r3, [r7, #12]
 8008a8e:	2200      	movs	r2, #0
 8008a90:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008a92:	68fb      	ldr	r3, [r7, #12]
 8008a94:	2221      	movs	r2, #33	@ 0x21
 8008a96:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008a9a:	f7fa fdf7 	bl	800368c <HAL_GetTick>
 8008a9e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8008aa0:	68fb      	ldr	r3, [r7, #12]
 8008aa2:	88fa      	ldrh	r2, [r7, #6]
 8008aa4:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8008aa6:	68fb      	ldr	r3, [r7, #12]
 8008aa8:	88fa      	ldrh	r2, [r7, #6]
 8008aaa:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008aac:	68fb      	ldr	r3, [r7, #12]
 8008aae:	689b      	ldr	r3, [r3, #8]
 8008ab0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008ab4:	d108      	bne.n	8008ac8 <HAL_UART_Transmit+0x6c>
 8008ab6:	68fb      	ldr	r3, [r7, #12]
 8008ab8:	691b      	ldr	r3, [r3, #16]
 8008aba:	2b00      	cmp	r3, #0
 8008abc:	d104      	bne.n	8008ac8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8008abe:	2300      	movs	r3, #0
 8008ac0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8008ac2:	68bb      	ldr	r3, [r7, #8]
 8008ac4:	61bb      	str	r3, [r7, #24]
 8008ac6:	e003      	b.n	8008ad0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8008ac8:	68bb      	ldr	r3, [r7, #8]
 8008aca:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008acc:	2300      	movs	r3, #0
 8008ace:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8008ad0:	e02e      	b.n	8008b30 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008ad2:	683b      	ldr	r3, [r7, #0]
 8008ad4:	9300      	str	r3, [sp, #0]
 8008ad6:	697b      	ldr	r3, [r7, #20]
 8008ad8:	2200      	movs	r2, #0
 8008ada:	2180      	movs	r1, #128	@ 0x80
 8008adc:	68f8      	ldr	r0, [r7, #12]
 8008ade:	f000 fb1f 	bl	8009120 <UART_WaitOnFlagUntilTimeout>
 8008ae2:	4603      	mov	r3, r0
 8008ae4:	2b00      	cmp	r3, #0
 8008ae6:	d005      	beq.n	8008af4 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8008ae8:	68fb      	ldr	r3, [r7, #12]
 8008aea:	2220      	movs	r2, #32
 8008aec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8008af0:	2303      	movs	r3, #3
 8008af2:	e03a      	b.n	8008b6a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8008af4:	69fb      	ldr	r3, [r7, #28]
 8008af6:	2b00      	cmp	r3, #0
 8008af8:	d10b      	bne.n	8008b12 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008afa:	69bb      	ldr	r3, [r7, #24]
 8008afc:	881b      	ldrh	r3, [r3, #0]
 8008afe:	461a      	mov	r2, r3
 8008b00:	68fb      	ldr	r3, [r7, #12]
 8008b02:	681b      	ldr	r3, [r3, #0]
 8008b04:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008b08:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8008b0a:	69bb      	ldr	r3, [r7, #24]
 8008b0c:	3302      	adds	r3, #2
 8008b0e:	61bb      	str	r3, [r7, #24]
 8008b10:	e007      	b.n	8008b22 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8008b12:	69fb      	ldr	r3, [r7, #28]
 8008b14:	781a      	ldrb	r2, [r3, #0]
 8008b16:	68fb      	ldr	r3, [r7, #12]
 8008b18:	681b      	ldr	r3, [r3, #0]
 8008b1a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8008b1c:	69fb      	ldr	r3, [r7, #28]
 8008b1e:	3301      	adds	r3, #1
 8008b20:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008b22:	68fb      	ldr	r3, [r7, #12]
 8008b24:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008b26:	b29b      	uxth	r3, r3
 8008b28:	3b01      	subs	r3, #1
 8008b2a:	b29a      	uxth	r2, r3
 8008b2c:	68fb      	ldr	r3, [r7, #12]
 8008b2e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8008b30:	68fb      	ldr	r3, [r7, #12]
 8008b32:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008b34:	b29b      	uxth	r3, r3
 8008b36:	2b00      	cmp	r3, #0
 8008b38:	d1cb      	bne.n	8008ad2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008b3a:	683b      	ldr	r3, [r7, #0]
 8008b3c:	9300      	str	r3, [sp, #0]
 8008b3e:	697b      	ldr	r3, [r7, #20]
 8008b40:	2200      	movs	r2, #0
 8008b42:	2140      	movs	r1, #64	@ 0x40
 8008b44:	68f8      	ldr	r0, [r7, #12]
 8008b46:	f000 faeb 	bl	8009120 <UART_WaitOnFlagUntilTimeout>
 8008b4a:	4603      	mov	r3, r0
 8008b4c:	2b00      	cmp	r3, #0
 8008b4e:	d005      	beq.n	8008b5c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8008b50:	68fb      	ldr	r3, [r7, #12]
 8008b52:	2220      	movs	r2, #32
 8008b54:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8008b58:	2303      	movs	r3, #3
 8008b5a:	e006      	b.n	8008b6a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008b5c:	68fb      	ldr	r3, [r7, #12]
 8008b5e:	2220      	movs	r2, #32
 8008b60:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8008b64:	2300      	movs	r3, #0
 8008b66:	e000      	b.n	8008b6a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8008b68:	2302      	movs	r3, #2
  }
}
 8008b6a:	4618      	mov	r0, r3
 8008b6c:	3720      	adds	r7, #32
 8008b6e:	46bd      	mov	sp, r7
 8008b70:	bd80      	pop	{r7, pc}

08008b72 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008b72:	b580      	push	{r7, lr}
 8008b74:	b084      	sub	sp, #16
 8008b76:	af00      	add	r7, sp, #0
 8008b78:	60f8      	str	r0, [r7, #12]
 8008b7a:	60b9      	str	r1, [r7, #8]
 8008b7c:	4613      	mov	r3, r2
 8008b7e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008b80:	68fb      	ldr	r3, [r7, #12]
 8008b82:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008b86:	b2db      	uxtb	r3, r3
 8008b88:	2b20      	cmp	r3, #32
 8008b8a:	d112      	bne.n	8008bb2 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8008b8c:	68bb      	ldr	r3, [r7, #8]
 8008b8e:	2b00      	cmp	r3, #0
 8008b90:	d002      	beq.n	8008b98 <HAL_UART_Receive_IT+0x26>
 8008b92:	88fb      	ldrh	r3, [r7, #6]
 8008b94:	2b00      	cmp	r3, #0
 8008b96:	d101      	bne.n	8008b9c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8008b98:	2301      	movs	r3, #1
 8008b9a:	e00b      	b.n	8008bb4 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008b9c:	68fb      	ldr	r3, [r7, #12]
 8008b9e:	2200      	movs	r2, #0
 8008ba0:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8008ba2:	88fb      	ldrh	r3, [r7, #6]
 8008ba4:	461a      	mov	r2, r3
 8008ba6:	68b9      	ldr	r1, [r7, #8]
 8008ba8:	68f8      	ldr	r0, [r7, #12]
 8008baa:	f000 fb12 	bl	80091d2 <UART_Start_Receive_IT>
 8008bae:	4603      	mov	r3, r0
 8008bb0:	e000      	b.n	8008bb4 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8008bb2:	2302      	movs	r3, #2
  }
}
 8008bb4:	4618      	mov	r0, r3
 8008bb6:	3710      	adds	r7, #16
 8008bb8:	46bd      	mov	sp, r7
 8008bba:	bd80      	pop	{r7, pc}

08008bbc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008bbc:	b580      	push	{r7, lr}
 8008bbe:	b0ba      	sub	sp, #232	@ 0xe8
 8008bc0:	af00      	add	r7, sp, #0
 8008bc2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	681b      	ldr	r3, [r3, #0]
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	681b      	ldr	r3, [r3, #0]
 8008bd2:	68db      	ldr	r3, [r3, #12]
 8008bd4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	681b      	ldr	r3, [r3, #0]
 8008bdc:	695b      	ldr	r3, [r3, #20]
 8008bde:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8008be2:	2300      	movs	r3, #0
 8008be4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8008be8:	2300      	movs	r3, #0
 8008bea:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8008bee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008bf2:	f003 030f 	and.w	r3, r3, #15
 8008bf6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8008bfa:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008bfe:	2b00      	cmp	r3, #0
 8008c00:	d10f      	bne.n	8008c22 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008c02:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008c06:	f003 0320 	and.w	r3, r3, #32
 8008c0a:	2b00      	cmp	r3, #0
 8008c0c:	d009      	beq.n	8008c22 <HAL_UART_IRQHandler+0x66>
 8008c0e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008c12:	f003 0320 	and.w	r3, r3, #32
 8008c16:	2b00      	cmp	r3, #0
 8008c18:	d003      	beq.n	8008c22 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8008c1a:	6878      	ldr	r0, [r7, #4]
 8008c1c:	f000 fbf2 	bl	8009404 <UART_Receive_IT>
      return;
 8008c20:	e25b      	b.n	80090da <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8008c22:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008c26:	2b00      	cmp	r3, #0
 8008c28:	f000 80de 	beq.w	8008de8 <HAL_UART_IRQHandler+0x22c>
 8008c2c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008c30:	f003 0301 	and.w	r3, r3, #1
 8008c34:	2b00      	cmp	r3, #0
 8008c36:	d106      	bne.n	8008c46 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8008c38:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008c3c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8008c40:	2b00      	cmp	r3, #0
 8008c42:	f000 80d1 	beq.w	8008de8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8008c46:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008c4a:	f003 0301 	and.w	r3, r3, #1
 8008c4e:	2b00      	cmp	r3, #0
 8008c50:	d00b      	beq.n	8008c6a <HAL_UART_IRQHandler+0xae>
 8008c52:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008c56:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008c5a:	2b00      	cmp	r3, #0
 8008c5c:	d005      	beq.n	8008c6a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008c62:	f043 0201 	orr.w	r2, r3, #1
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008c6a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008c6e:	f003 0304 	and.w	r3, r3, #4
 8008c72:	2b00      	cmp	r3, #0
 8008c74:	d00b      	beq.n	8008c8e <HAL_UART_IRQHandler+0xd2>
 8008c76:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008c7a:	f003 0301 	and.w	r3, r3, #1
 8008c7e:	2b00      	cmp	r3, #0
 8008c80:	d005      	beq.n	8008c8e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008c86:	f043 0202 	orr.w	r2, r3, #2
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008c8e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008c92:	f003 0302 	and.w	r3, r3, #2
 8008c96:	2b00      	cmp	r3, #0
 8008c98:	d00b      	beq.n	8008cb2 <HAL_UART_IRQHandler+0xf6>
 8008c9a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008c9e:	f003 0301 	and.w	r3, r3, #1
 8008ca2:	2b00      	cmp	r3, #0
 8008ca4:	d005      	beq.n	8008cb2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008caa:	f043 0204 	orr.w	r2, r3, #4
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8008cb2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008cb6:	f003 0308 	and.w	r3, r3, #8
 8008cba:	2b00      	cmp	r3, #0
 8008cbc:	d011      	beq.n	8008ce2 <HAL_UART_IRQHandler+0x126>
 8008cbe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008cc2:	f003 0320 	and.w	r3, r3, #32
 8008cc6:	2b00      	cmp	r3, #0
 8008cc8:	d105      	bne.n	8008cd6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8008cca:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008cce:	f003 0301 	and.w	r3, r3, #1
 8008cd2:	2b00      	cmp	r3, #0
 8008cd4:	d005      	beq.n	8008ce2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008cda:	f043 0208 	orr.w	r2, r3, #8
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008ce6:	2b00      	cmp	r3, #0
 8008ce8:	f000 81f2 	beq.w	80090d0 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008cec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008cf0:	f003 0320 	and.w	r3, r3, #32
 8008cf4:	2b00      	cmp	r3, #0
 8008cf6:	d008      	beq.n	8008d0a <HAL_UART_IRQHandler+0x14e>
 8008cf8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008cfc:	f003 0320 	and.w	r3, r3, #32
 8008d00:	2b00      	cmp	r3, #0
 8008d02:	d002      	beq.n	8008d0a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8008d04:	6878      	ldr	r0, [r7, #4]
 8008d06:	f000 fb7d 	bl	8009404 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	681b      	ldr	r3, [r3, #0]
 8008d0e:	695b      	ldr	r3, [r3, #20]
 8008d10:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008d14:	2b40      	cmp	r3, #64	@ 0x40
 8008d16:	bf0c      	ite	eq
 8008d18:	2301      	moveq	r3, #1
 8008d1a:	2300      	movne	r3, #0
 8008d1c:	b2db      	uxtb	r3, r3
 8008d1e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008d26:	f003 0308 	and.w	r3, r3, #8
 8008d2a:	2b00      	cmp	r3, #0
 8008d2c:	d103      	bne.n	8008d36 <HAL_UART_IRQHandler+0x17a>
 8008d2e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008d32:	2b00      	cmp	r3, #0
 8008d34:	d04f      	beq.n	8008dd6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008d36:	6878      	ldr	r0, [r7, #4]
 8008d38:	f000 fa85 	bl	8009246 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	681b      	ldr	r3, [r3, #0]
 8008d40:	695b      	ldr	r3, [r3, #20]
 8008d42:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008d46:	2b40      	cmp	r3, #64	@ 0x40
 8008d48:	d141      	bne.n	8008dce <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	681b      	ldr	r3, [r3, #0]
 8008d4e:	3314      	adds	r3, #20
 8008d50:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d54:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008d58:	e853 3f00 	ldrex	r3, [r3]
 8008d5c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8008d60:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008d64:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008d68:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	681b      	ldr	r3, [r3, #0]
 8008d70:	3314      	adds	r3, #20
 8008d72:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8008d76:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8008d7a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d7e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8008d82:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8008d86:	e841 2300 	strex	r3, r2, [r1]
 8008d8a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8008d8e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008d92:	2b00      	cmp	r3, #0
 8008d94:	d1d9      	bne.n	8008d4a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008d9a:	2b00      	cmp	r3, #0
 8008d9c:	d013      	beq.n	8008dc6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008da2:	4a7e      	ldr	r2, [pc, #504]	@ (8008f9c <HAL_UART_IRQHandler+0x3e0>)
 8008da4:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008daa:	4618      	mov	r0, r3
 8008dac:	f7fb fb18 	bl	80043e0 <HAL_DMA_Abort_IT>
 8008db0:	4603      	mov	r3, r0
 8008db2:	2b00      	cmp	r3, #0
 8008db4:	d016      	beq.n	8008de4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008dba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008dbc:	687a      	ldr	r2, [r7, #4]
 8008dbe:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8008dc0:	4610      	mov	r0, r2
 8008dc2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008dc4:	e00e      	b.n	8008de4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008dc6:	6878      	ldr	r0, [r7, #4]
 8008dc8:	f000 f994 	bl	80090f4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008dcc:	e00a      	b.n	8008de4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008dce:	6878      	ldr	r0, [r7, #4]
 8008dd0:	f000 f990 	bl	80090f4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008dd4:	e006      	b.n	8008de4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008dd6:	6878      	ldr	r0, [r7, #4]
 8008dd8:	f000 f98c 	bl	80090f4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	2200      	movs	r2, #0
 8008de0:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8008de2:	e175      	b.n	80090d0 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008de4:	bf00      	nop
    return;
 8008de6:	e173      	b.n	80090d0 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008dec:	2b01      	cmp	r3, #1
 8008dee:	f040 814f 	bne.w	8009090 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8008df2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008df6:	f003 0310 	and.w	r3, r3, #16
 8008dfa:	2b00      	cmp	r3, #0
 8008dfc:	f000 8148 	beq.w	8009090 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8008e00:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008e04:	f003 0310 	and.w	r3, r3, #16
 8008e08:	2b00      	cmp	r3, #0
 8008e0a:	f000 8141 	beq.w	8009090 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008e0e:	2300      	movs	r3, #0
 8008e10:	60bb      	str	r3, [r7, #8]
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	681b      	ldr	r3, [r3, #0]
 8008e16:	681b      	ldr	r3, [r3, #0]
 8008e18:	60bb      	str	r3, [r7, #8]
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	681b      	ldr	r3, [r3, #0]
 8008e1e:	685b      	ldr	r3, [r3, #4]
 8008e20:	60bb      	str	r3, [r7, #8]
 8008e22:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	681b      	ldr	r3, [r3, #0]
 8008e28:	695b      	ldr	r3, [r3, #20]
 8008e2a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008e2e:	2b40      	cmp	r3, #64	@ 0x40
 8008e30:	f040 80b6 	bne.w	8008fa0 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008e38:	681b      	ldr	r3, [r3, #0]
 8008e3a:	685b      	ldr	r3, [r3, #4]
 8008e3c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008e40:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8008e44:	2b00      	cmp	r3, #0
 8008e46:	f000 8145 	beq.w	80090d4 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008e4e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008e52:	429a      	cmp	r2, r3
 8008e54:	f080 813e 	bcs.w	80090d4 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008e5e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008e64:	69db      	ldr	r3, [r3, #28]
 8008e66:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008e6a:	f000 8088 	beq.w	8008f7e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	681b      	ldr	r3, [r3, #0]
 8008e72:	330c      	adds	r3, #12
 8008e74:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e78:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008e7c:	e853 3f00 	ldrex	r3, [r3]
 8008e80:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8008e84:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008e88:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008e8c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	681b      	ldr	r3, [r3, #0]
 8008e94:	330c      	adds	r3, #12
 8008e96:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8008e9a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8008e9e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ea2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8008ea6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8008eaa:	e841 2300 	strex	r3, r2, [r1]
 8008eae:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8008eb2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008eb6:	2b00      	cmp	r3, #0
 8008eb8:	d1d9      	bne.n	8008e6e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	681b      	ldr	r3, [r3, #0]
 8008ebe:	3314      	adds	r3, #20
 8008ec0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ec2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008ec4:	e853 3f00 	ldrex	r3, [r3]
 8008ec8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8008eca:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008ecc:	f023 0301 	bic.w	r3, r3, #1
 8008ed0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	681b      	ldr	r3, [r3, #0]
 8008ed8:	3314      	adds	r3, #20
 8008eda:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8008ede:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8008ee2:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ee4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8008ee6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8008eea:	e841 2300 	strex	r3, r2, [r1]
 8008eee:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008ef0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008ef2:	2b00      	cmp	r3, #0
 8008ef4:	d1e1      	bne.n	8008eba <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	681b      	ldr	r3, [r3, #0]
 8008efa:	3314      	adds	r3, #20
 8008efc:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008efe:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008f00:	e853 3f00 	ldrex	r3, [r3]
 8008f04:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8008f06:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008f08:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008f0c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	681b      	ldr	r3, [r3, #0]
 8008f14:	3314      	adds	r3, #20
 8008f16:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8008f1a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008f1c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f1e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008f20:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8008f22:	e841 2300 	strex	r3, r2, [r1]
 8008f26:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008f28:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008f2a:	2b00      	cmp	r3, #0
 8008f2c:	d1e3      	bne.n	8008ef6 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	2220      	movs	r2, #32
 8008f32:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	2200      	movs	r2, #0
 8008f3a:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	681b      	ldr	r3, [r3, #0]
 8008f40:	330c      	adds	r3, #12
 8008f42:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f44:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008f46:	e853 3f00 	ldrex	r3, [r3]
 8008f4a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008f4c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008f4e:	f023 0310 	bic.w	r3, r3, #16
 8008f52:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	681b      	ldr	r3, [r3, #0]
 8008f5a:	330c      	adds	r3, #12
 8008f5c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8008f60:	65ba      	str	r2, [r7, #88]	@ 0x58
 8008f62:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f64:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008f66:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008f68:	e841 2300 	strex	r3, r2, [r1]
 8008f6c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008f6e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008f70:	2b00      	cmp	r3, #0
 8008f72:	d1e3      	bne.n	8008f3c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008f78:	4618      	mov	r0, r3
 8008f7a:	f7fb f9c1 	bl	8004300 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	2202      	movs	r2, #2
 8008f82:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008f8c:	b29b      	uxth	r3, r3
 8008f8e:	1ad3      	subs	r3, r2, r3
 8008f90:	b29b      	uxth	r3, r3
 8008f92:	4619      	mov	r1, r3
 8008f94:	6878      	ldr	r0, [r7, #4]
 8008f96:	f000 f8b7 	bl	8009108 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008f9a:	e09b      	b.n	80090d4 <HAL_UART_IRQHandler+0x518>
 8008f9c:	0800930d 	.word	0x0800930d
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008fa8:	b29b      	uxth	r3, r3
 8008faa:	1ad3      	subs	r3, r2, r3
 8008fac:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008fb4:	b29b      	uxth	r3, r3
 8008fb6:	2b00      	cmp	r3, #0
 8008fb8:	f000 808e 	beq.w	80090d8 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8008fbc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008fc0:	2b00      	cmp	r3, #0
 8008fc2:	f000 8089 	beq.w	80090d8 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	681b      	ldr	r3, [r3, #0]
 8008fca:	330c      	adds	r3, #12
 8008fcc:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008fce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008fd0:	e853 3f00 	ldrex	r3, [r3]
 8008fd4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008fd6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008fd8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008fdc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	681b      	ldr	r3, [r3, #0]
 8008fe4:	330c      	adds	r3, #12
 8008fe6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8008fea:	647a      	str	r2, [r7, #68]	@ 0x44
 8008fec:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008fee:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008ff0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008ff2:	e841 2300 	strex	r3, r2, [r1]
 8008ff6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008ff8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008ffa:	2b00      	cmp	r3, #0
 8008ffc:	d1e3      	bne.n	8008fc6 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	681b      	ldr	r3, [r3, #0]
 8009002:	3314      	adds	r3, #20
 8009004:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009006:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009008:	e853 3f00 	ldrex	r3, [r3]
 800900c:	623b      	str	r3, [r7, #32]
   return(result);
 800900e:	6a3b      	ldr	r3, [r7, #32]
 8009010:	f023 0301 	bic.w	r3, r3, #1
 8009014:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	681b      	ldr	r3, [r3, #0]
 800901c:	3314      	adds	r3, #20
 800901e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8009022:	633a      	str	r2, [r7, #48]	@ 0x30
 8009024:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009026:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009028:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800902a:	e841 2300 	strex	r3, r2, [r1]
 800902e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009030:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009032:	2b00      	cmp	r3, #0
 8009034:	d1e3      	bne.n	8008ffe <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	2220      	movs	r2, #32
 800903a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	2200      	movs	r2, #0
 8009042:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	681b      	ldr	r3, [r3, #0]
 8009048:	330c      	adds	r3, #12
 800904a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800904c:	693b      	ldr	r3, [r7, #16]
 800904e:	e853 3f00 	ldrex	r3, [r3]
 8009052:	60fb      	str	r3, [r7, #12]
   return(result);
 8009054:	68fb      	ldr	r3, [r7, #12]
 8009056:	f023 0310 	bic.w	r3, r3, #16
 800905a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	681b      	ldr	r3, [r3, #0]
 8009062:	330c      	adds	r3, #12
 8009064:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8009068:	61fa      	str	r2, [r7, #28]
 800906a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800906c:	69b9      	ldr	r1, [r7, #24]
 800906e:	69fa      	ldr	r2, [r7, #28]
 8009070:	e841 2300 	strex	r3, r2, [r1]
 8009074:	617b      	str	r3, [r7, #20]
   return(result);
 8009076:	697b      	ldr	r3, [r7, #20]
 8009078:	2b00      	cmp	r3, #0
 800907a:	d1e3      	bne.n	8009044 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	2202      	movs	r2, #2
 8009080:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8009082:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8009086:	4619      	mov	r1, r3
 8009088:	6878      	ldr	r0, [r7, #4]
 800908a:	f000 f83d 	bl	8009108 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800908e:	e023      	b.n	80090d8 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8009090:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009094:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009098:	2b00      	cmp	r3, #0
 800909a:	d009      	beq.n	80090b0 <HAL_UART_IRQHandler+0x4f4>
 800909c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80090a0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80090a4:	2b00      	cmp	r3, #0
 80090a6:	d003      	beq.n	80090b0 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80090a8:	6878      	ldr	r0, [r7, #4]
 80090aa:	f000 f943 	bl	8009334 <UART_Transmit_IT>
    return;
 80090ae:	e014      	b.n	80090da <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80090b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80090b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80090b8:	2b00      	cmp	r3, #0
 80090ba:	d00e      	beq.n	80090da <HAL_UART_IRQHandler+0x51e>
 80090bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80090c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80090c4:	2b00      	cmp	r3, #0
 80090c6:	d008      	beq.n	80090da <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80090c8:	6878      	ldr	r0, [r7, #4]
 80090ca:	f000 f983 	bl	80093d4 <UART_EndTransmit_IT>
    return;
 80090ce:	e004      	b.n	80090da <HAL_UART_IRQHandler+0x51e>
    return;
 80090d0:	bf00      	nop
 80090d2:	e002      	b.n	80090da <HAL_UART_IRQHandler+0x51e>
      return;
 80090d4:	bf00      	nop
 80090d6:	e000      	b.n	80090da <HAL_UART_IRQHandler+0x51e>
      return;
 80090d8:	bf00      	nop
  }
}
 80090da:	37e8      	adds	r7, #232	@ 0xe8
 80090dc:	46bd      	mov	sp, r7
 80090de:	bd80      	pop	{r7, pc}

080090e0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80090e0:	b480      	push	{r7}
 80090e2:	b083      	sub	sp, #12
 80090e4:	af00      	add	r7, sp, #0
 80090e6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80090e8:	bf00      	nop
 80090ea:	370c      	adds	r7, #12
 80090ec:	46bd      	mov	sp, r7
 80090ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090f2:	4770      	bx	lr

080090f4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80090f4:	b480      	push	{r7}
 80090f6:	b083      	sub	sp, #12
 80090f8:	af00      	add	r7, sp, #0
 80090fa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80090fc:	bf00      	nop
 80090fe:	370c      	adds	r7, #12
 8009100:	46bd      	mov	sp, r7
 8009102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009106:	4770      	bx	lr

08009108 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8009108:	b480      	push	{r7}
 800910a:	b083      	sub	sp, #12
 800910c:	af00      	add	r7, sp, #0
 800910e:	6078      	str	r0, [r7, #4]
 8009110:	460b      	mov	r3, r1
 8009112:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8009114:	bf00      	nop
 8009116:	370c      	adds	r7, #12
 8009118:	46bd      	mov	sp, r7
 800911a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800911e:	4770      	bx	lr

08009120 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8009120:	b580      	push	{r7, lr}
 8009122:	b086      	sub	sp, #24
 8009124:	af00      	add	r7, sp, #0
 8009126:	60f8      	str	r0, [r7, #12]
 8009128:	60b9      	str	r1, [r7, #8]
 800912a:	603b      	str	r3, [r7, #0]
 800912c:	4613      	mov	r3, r2
 800912e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009130:	e03b      	b.n	80091aa <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009132:	6a3b      	ldr	r3, [r7, #32]
 8009134:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009138:	d037      	beq.n	80091aa <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800913a:	f7fa faa7 	bl	800368c <HAL_GetTick>
 800913e:	4602      	mov	r2, r0
 8009140:	683b      	ldr	r3, [r7, #0]
 8009142:	1ad3      	subs	r3, r2, r3
 8009144:	6a3a      	ldr	r2, [r7, #32]
 8009146:	429a      	cmp	r2, r3
 8009148:	d302      	bcc.n	8009150 <UART_WaitOnFlagUntilTimeout+0x30>
 800914a:	6a3b      	ldr	r3, [r7, #32]
 800914c:	2b00      	cmp	r3, #0
 800914e:	d101      	bne.n	8009154 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8009150:	2303      	movs	r3, #3
 8009152:	e03a      	b.n	80091ca <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8009154:	68fb      	ldr	r3, [r7, #12]
 8009156:	681b      	ldr	r3, [r3, #0]
 8009158:	68db      	ldr	r3, [r3, #12]
 800915a:	f003 0304 	and.w	r3, r3, #4
 800915e:	2b00      	cmp	r3, #0
 8009160:	d023      	beq.n	80091aa <UART_WaitOnFlagUntilTimeout+0x8a>
 8009162:	68bb      	ldr	r3, [r7, #8]
 8009164:	2b80      	cmp	r3, #128	@ 0x80
 8009166:	d020      	beq.n	80091aa <UART_WaitOnFlagUntilTimeout+0x8a>
 8009168:	68bb      	ldr	r3, [r7, #8]
 800916a:	2b40      	cmp	r3, #64	@ 0x40
 800916c:	d01d      	beq.n	80091aa <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800916e:	68fb      	ldr	r3, [r7, #12]
 8009170:	681b      	ldr	r3, [r3, #0]
 8009172:	681b      	ldr	r3, [r3, #0]
 8009174:	f003 0308 	and.w	r3, r3, #8
 8009178:	2b08      	cmp	r3, #8
 800917a:	d116      	bne.n	80091aa <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800917c:	2300      	movs	r3, #0
 800917e:	617b      	str	r3, [r7, #20]
 8009180:	68fb      	ldr	r3, [r7, #12]
 8009182:	681b      	ldr	r3, [r3, #0]
 8009184:	681b      	ldr	r3, [r3, #0]
 8009186:	617b      	str	r3, [r7, #20]
 8009188:	68fb      	ldr	r3, [r7, #12]
 800918a:	681b      	ldr	r3, [r3, #0]
 800918c:	685b      	ldr	r3, [r3, #4]
 800918e:	617b      	str	r3, [r7, #20]
 8009190:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009192:	68f8      	ldr	r0, [r7, #12]
 8009194:	f000 f857 	bl	8009246 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8009198:	68fb      	ldr	r3, [r7, #12]
 800919a:	2208      	movs	r2, #8
 800919c:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800919e:	68fb      	ldr	r3, [r7, #12]
 80091a0:	2200      	movs	r2, #0
 80091a2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80091a6:	2301      	movs	r3, #1
 80091a8:	e00f      	b.n	80091ca <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80091aa:	68fb      	ldr	r3, [r7, #12]
 80091ac:	681b      	ldr	r3, [r3, #0]
 80091ae:	681a      	ldr	r2, [r3, #0]
 80091b0:	68bb      	ldr	r3, [r7, #8]
 80091b2:	4013      	ands	r3, r2
 80091b4:	68ba      	ldr	r2, [r7, #8]
 80091b6:	429a      	cmp	r2, r3
 80091b8:	bf0c      	ite	eq
 80091ba:	2301      	moveq	r3, #1
 80091bc:	2300      	movne	r3, #0
 80091be:	b2db      	uxtb	r3, r3
 80091c0:	461a      	mov	r2, r3
 80091c2:	79fb      	ldrb	r3, [r7, #7]
 80091c4:	429a      	cmp	r2, r3
 80091c6:	d0b4      	beq.n	8009132 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80091c8:	2300      	movs	r3, #0
}
 80091ca:	4618      	mov	r0, r3
 80091cc:	3718      	adds	r7, #24
 80091ce:	46bd      	mov	sp, r7
 80091d0:	bd80      	pop	{r7, pc}

080091d2 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80091d2:	b480      	push	{r7}
 80091d4:	b085      	sub	sp, #20
 80091d6:	af00      	add	r7, sp, #0
 80091d8:	60f8      	str	r0, [r7, #12]
 80091da:	60b9      	str	r1, [r7, #8]
 80091dc:	4613      	mov	r3, r2
 80091de:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80091e0:	68fb      	ldr	r3, [r7, #12]
 80091e2:	68ba      	ldr	r2, [r7, #8]
 80091e4:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80091e6:	68fb      	ldr	r3, [r7, #12]
 80091e8:	88fa      	ldrh	r2, [r7, #6]
 80091ea:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 80091ec:	68fb      	ldr	r3, [r7, #12]
 80091ee:	88fa      	ldrh	r2, [r7, #6]
 80091f0:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80091f2:	68fb      	ldr	r3, [r7, #12]
 80091f4:	2200      	movs	r2, #0
 80091f6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80091f8:	68fb      	ldr	r3, [r7, #12]
 80091fa:	2222      	movs	r2, #34	@ 0x22
 80091fc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8009200:	68fb      	ldr	r3, [r7, #12]
 8009202:	691b      	ldr	r3, [r3, #16]
 8009204:	2b00      	cmp	r3, #0
 8009206:	d007      	beq.n	8009218 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8009208:	68fb      	ldr	r3, [r7, #12]
 800920a:	681b      	ldr	r3, [r3, #0]
 800920c:	68da      	ldr	r2, [r3, #12]
 800920e:	68fb      	ldr	r3, [r7, #12]
 8009210:	681b      	ldr	r3, [r3, #0]
 8009212:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8009216:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8009218:	68fb      	ldr	r3, [r7, #12]
 800921a:	681b      	ldr	r3, [r3, #0]
 800921c:	695a      	ldr	r2, [r3, #20]
 800921e:	68fb      	ldr	r3, [r7, #12]
 8009220:	681b      	ldr	r3, [r3, #0]
 8009222:	f042 0201 	orr.w	r2, r2, #1
 8009226:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8009228:	68fb      	ldr	r3, [r7, #12]
 800922a:	681b      	ldr	r3, [r3, #0]
 800922c:	68da      	ldr	r2, [r3, #12]
 800922e:	68fb      	ldr	r3, [r7, #12]
 8009230:	681b      	ldr	r3, [r3, #0]
 8009232:	f042 0220 	orr.w	r2, r2, #32
 8009236:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8009238:	2300      	movs	r3, #0
}
 800923a:	4618      	mov	r0, r3
 800923c:	3714      	adds	r7, #20
 800923e:	46bd      	mov	sp, r7
 8009240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009244:	4770      	bx	lr

08009246 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009246:	b480      	push	{r7}
 8009248:	b095      	sub	sp, #84	@ 0x54
 800924a:	af00      	add	r7, sp, #0
 800924c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	681b      	ldr	r3, [r3, #0]
 8009252:	330c      	adds	r3, #12
 8009254:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009256:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009258:	e853 3f00 	ldrex	r3, [r3]
 800925c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800925e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009260:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009264:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	681b      	ldr	r3, [r3, #0]
 800926a:	330c      	adds	r3, #12
 800926c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800926e:	643a      	str	r2, [r7, #64]	@ 0x40
 8009270:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009272:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009274:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009276:	e841 2300 	strex	r3, r2, [r1]
 800927a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800927c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800927e:	2b00      	cmp	r3, #0
 8009280:	d1e5      	bne.n	800924e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	681b      	ldr	r3, [r3, #0]
 8009286:	3314      	adds	r3, #20
 8009288:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800928a:	6a3b      	ldr	r3, [r7, #32]
 800928c:	e853 3f00 	ldrex	r3, [r3]
 8009290:	61fb      	str	r3, [r7, #28]
   return(result);
 8009292:	69fb      	ldr	r3, [r7, #28]
 8009294:	f023 0301 	bic.w	r3, r3, #1
 8009298:	64bb      	str	r3, [r7, #72]	@ 0x48
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	681b      	ldr	r3, [r3, #0]
 800929e:	3314      	adds	r3, #20
 80092a0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80092a2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80092a4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092a6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80092a8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80092aa:	e841 2300 	strex	r3, r2, [r1]
 80092ae:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80092b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80092b2:	2b00      	cmp	r3, #0
 80092b4:	d1e5      	bne.n	8009282 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80092ba:	2b01      	cmp	r3, #1
 80092bc:	d119      	bne.n	80092f2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	681b      	ldr	r3, [r3, #0]
 80092c2:	330c      	adds	r3, #12
 80092c4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092c6:	68fb      	ldr	r3, [r7, #12]
 80092c8:	e853 3f00 	ldrex	r3, [r3]
 80092cc:	60bb      	str	r3, [r7, #8]
   return(result);
 80092ce:	68bb      	ldr	r3, [r7, #8]
 80092d0:	f023 0310 	bic.w	r3, r3, #16
 80092d4:	647b      	str	r3, [r7, #68]	@ 0x44
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	681b      	ldr	r3, [r3, #0]
 80092da:	330c      	adds	r3, #12
 80092dc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80092de:	61ba      	str	r2, [r7, #24]
 80092e0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092e2:	6979      	ldr	r1, [r7, #20]
 80092e4:	69ba      	ldr	r2, [r7, #24]
 80092e6:	e841 2300 	strex	r3, r2, [r1]
 80092ea:	613b      	str	r3, [r7, #16]
   return(result);
 80092ec:	693b      	ldr	r3, [r7, #16]
 80092ee:	2b00      	cmp	r3, #0
 80092f0:	d1e5      	bne.n	80092be <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	2220      	movs	r2, #32
 80092f6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	2200      	movs	r2, #0
 80092fe:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8009300:	bf00      	nop
 8009302:	3754      	adds	r7, #84	@ 0x54
 8009304:	46bd      	mov	sp, r7
 8009306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800930a:	4770      	bx	lr

0800930c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800930c:	b580      	push	{r7, lr}
 800930e:	b084      	sub	sp, #16
 8009310:	af00      	add	r7, sp, #0
 8009312:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009318:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800931a:	68fb      	ldr	r3, [r7, #12]
 800931c:	2200      	movs	r2, #0
 800931e:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8009320:	68fb      	ldr	r3, [r7, #12]
 8009322:	2200      	movs	r2, #0
 8009324:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009326:	68f8      	ldr	r0, [r7, #12]
 8009328:	f7ff fee4 	bl	80090f4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800932c:	bf00      	nop
 800932e:	3710      	adds	r7, #16
 8009330:	46bd      	mov	sp, r7
 8009332:	bd80      	pop	{r7, pc}

08009334 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8009334:	b480      	push	{r7}
 8009336:	b085      	sub	sp, #20
 8009338:	af00      	add	r7, sp, #0
 800933a:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009342:	b2db      	uxtb	r3, r3
 8009344:	2b21      	cmp	r3, #33	@ 0x21
 8009346:	d13e      	bne.n	80093c6 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	689b      	ldr	r3, [r3, #8]
 800934c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009350:	d114      	bne.n	800937c <UART_Transmit_IT+0x48>
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	691b      	ldr	r3, [r3, #16]
 8009356:	2b00      	cmp	r3, #0
 8009358:	d110      	bne.n	800937c <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	6a1b      	ldr	r3, [r3, #32]
 800935e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8009360:	68fb      	ldr	r3, [r7, #12]
 8009362:	881b      	ldrh	r3, [r3, #0]
 8009364:	461a      	mov	r2, r3
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	681b      	ldr	r3, [r3, #0]
 800936a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800936e:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	6a1b      	ldr	r3, [r3, #32]
 8009374:	1c9a      	adds	r2, r3, #2
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	621a      	str	r2, [r3, #32]
 800937a:	e008      	b.n	800938e <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	6a1b      	ldr	r3, [r3, #32]
 8009380:	1c59      	adds	r1, r3, #1
 8009382:	687a      	ldr	r2, [r7, #4]
 8009384:	6211      	str	r1, [r2, #32]
 8009386:	781a      	ldrb	r2, [r3, #0]
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	681b      	ldr	r3, [r3, #0]
 800938c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8009392:	b29b      	uxth	r3, r3
 8009394:	3b01      	subs	r3, #1
 8009396:	b29b      	uxth	r3, r3
 8009398:	687a      	ldr	r2, [r7, #4]
 800939a:	4619      	mov	r1, r3
 800939c:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800939e:	2b00      	cmp	r3, #0
 80093a0:	d10f      	bne.n	80093c2 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	681b      	ldr	r3, [r3, #0]
 80093a6:	68da      	ldr	r2, [r3, #12]
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	681b      	ldr	r3, [r3, #0]
 80093ac:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80093b0:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	681b      	ldr	r3, [r3, #0]
 80093b6:	68da      	ldr	r2, [r3, #12]
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	681b      	ldr	r3, [r3, #0]
 80093bc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80093c0:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80093c2:	2300      	movs	r3, #0
 80093c4:	e000      	b.n	80093c8 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80093c6:	2302      	movs	r3, #2
  }
}
 80093c8:	4618      	mov	r0, r3
 80093ca:	3714      	adds	r7, #20
 80093cc:	46bd      	mov	sp, r7
 80093ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093d2:	4770      	bx	lr

080093d4 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80093d4:	b580      	push	{r7, lr}
 80093d6:	b082      	sub	sp, #8
 80093d8:	af00      	add	r7, sp, #0
 80093da:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	681b      	ldr	r3, [r3, #0]
 80093e0:	68da      	ldr	r2, [r3, #12]
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	681b      	ldr	r3, [r3, #0]
 80093e6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80093ea:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	2220      	movs	r2, #32
 80093f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80093f4:	6878      	ldr	r0, [r7, #4]
 80093f6:	f7ff fe73 	bl	80090e0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80093fa:	2300      	movs	r3, #0
}
 80093fc:	4618      	mov	r0, r3
 80093fe:	3708      	adds	r7, #8
 8009400:	46bd      	mov	sp, r7
 8009402:	bd80      	pop	{r7, pc}

08009404 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8009404:	b580      	push	{r7, lr}
 8009406:	b08c      	sub	sp, #48	@ 0x30
 8009408:	af00      	add	r7, sp, #0
 800940a:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009412:	b2db      	uxtb	r3, r3
 8009414:	2b22      	cmp	r3, #34	@ 0x22
 8009416:	f040 80ae 	bne.w	8009576 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	689b      	ldr	r3, [r3, #8]
 800941e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009422:	d117      	bne.n	8009454 <UART_Receive_IT+0x50>
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	691b      	ldr	r3, [r3, #16]
 8009428:	2b00      	cmp	r3, #0
 800942a:	d113      	bne.n	8009454 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800942c:	2300      	movs	r3, #0
 800942e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009434:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	681b      	ldr	r3, [r3, #0]
 800943a:	685b      	ldr	r3, [r3, #4]
 800943c:	b29b      	uxth	r3, r3
 800943e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009442:	b29a      	uxth	r2, r3
 8009444:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009446:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800944c:	1c9a      	adds	r2, r3, #2
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	629a      	str	r2, [r3, #40]	@ 0x28
 8009452:	e026      	b.n	80094a2 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009458:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 800945a:	2300      	movs	r3, #0
 800945c:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	689b      	ldr	r3, [r3, #8]
 8009462:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009466:	d007      	beq.n	8009478 <UART_Receive_IT+0x74>
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	689b      	ldr	r3, [r3, #8]
 800946c:	2b00      	cmp	r3, #0
 800946e:	d10a      	bne.n	8009486 <UART_Receive_IT+0x82>
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	691b      	ldr	r3, [r3, #16]
 8009474:	2b00      	cmp	r3, #0
 8009476:	d106      	bne.n	8009486 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	681b      	ldr	r3, [r3, #0]
 800947c:	685b      	ldr	r3, [r3, #4]
 800947e:	b2da      	uxtb	r2, r3
 8009480:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009482:	701a      	strb	r2, [r3, #0]
 8009484:	e008      	b.n	8009498 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	681b      	ldr	r3, [r3, #0]
 800948a:	685b      	ldr	r3, [r3, #4]
 800948c:	b2db      	uxtb	r3, r3
 800948e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009492:	b2da      	uxtb	r2, r3
 8009494:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009496:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800949c:	1c5a      	adds	r2, r3, #1
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80094a6:	b29b      	uxth	r3, r3
 80094a8:	3b01      	subs	r3, #1
 80094aa:	b29b      	uxth	r3, r3
 80094ac:	687a      	ldr	r2, [r7, #4]
 80094ae:	4619      	mov	r1, r3
 80094b0:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80094b2:	2b00      	cmp	r3, #0
 80094b4:	d15d      	bne.n	8009572 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	681b      	ldr	r3, [r3, #0]
 80094ba:	68da      	ldr	r2, [r3, #12]
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	681b      	ldr	r3, [r3, #0]
 80094c0:	f022 0220 	bic.w	r2, r2, #32
 80094c4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	681b      	ldr	r3, [r3, #0]
 80094ca:	68da      	ldr	r2, [r3, #12]
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	681b      	ldr	r3, [r3, #0]
 80094d0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80094d4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	681b      	ldr	r3, [r3, #0]
 80094da:	695a      	ldr	r2, [r3, #20]
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	681b      	ldr	r3, [r3, #0]
 80094e0:	f022 0201 	bic.w	r2, r2, #1
 80094e4:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	2220      	movs	r2, #32
 80094ea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	2200      	movs	r2, #0
 80094f2:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80094f8:	2b01      	cmp	r3, #1
 80094fa:	d135      	bne.n	8009568 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	2200      	movs	r2, #0
 8009500:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	681b      	ldr	r3, [r3, #0]
 8009506:	330c      	adds	r3, #12
 8009508:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800950a:	697b      	ldr	r3, [r7, #20]
 800950c:	e853 3f00 	ldrex	r3, [r3]
 8009510:	613b      	str	r3, [r7, #16]
   return(result);
 8009512:	693b      	ldr	r3, [r7, #16]
 8009514:	f023 0310 	bic.w	r3, r3, #16
 8009518:	627b      	str	r3, [r7, #36]	@ 0x24
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	681b      	ldr	r3, [r3, #0]
 800951e:	330c      	adds	r3, #12
 8009520:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009522:	623a      	str	r2, [r7, #32]
 8009524:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009526:	69f9      	ldr	r1, [r7, #28]
 8009528:	6a3a      	ldr	r2, [r7, #32]
 800952a:	e841 2300 	strex	r3, r2, [r1]
 800952e:	61bb      	str	r3, [r7, #24]
   return(result);
 8009530:	69bb      	ldr	r3, [r7, #24]
 8009532:	2b00      	cmp	r3, #0
 8009534:	d1e5      	bne.n	8009502 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	681b      	ldr	r3, [r3, #0]
 800953a:	681b      	ldr	r3, [r3, #0]
 800953c:	f003 0310 	and.w	r3, r3, #16
 8009540:	2b10      	cmp	r3, #16
 8009542:	d10a      	bne.n	800955a <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009544:	2300      	movs	r3, #0
 8009546:	60fb      	str	r3, [r7, #12]
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	681b      	ldr	r3, [r3, #0]
 800954c:	681b      	ldr	r3, [r3, #0]
 800954e:	60fb      	str	r3, [r7, #12]
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	681b      	ldr	r3, [r3, #0]
 8009554:	685b      	ldr	r3, [r3, #4]
 8009556:	60fb      	str	r3, [r7, #12]
 8009558:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800955e:	4619      	mov	r1, r3
 8009560:	6878      	ldr	r0, [r7, #4]
 8009562:	f7ff fdd1 	bl	8009108 <HAL_UARTEx_RxEventCallback>
 8009566:	e002      	b.n	800956e <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8009568:	6878      	ldr	r0, [r7, #4]
 800956a:	f7f8 fa1b 	bl	80019a4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800956e:	2300      	movs	r3, #0
 8009570:	e002      	b.n	8009578 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8009572:	2300      	movs	r3, #0
 8009574:	e000      	b.n	8009578 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8009576:	2302      	movs	r3, #2
  }
}
 8009578:	4618      	mov	r0, r3
 800957a:	3730      	adds	r7, #48	@ 0x30
 800957c:	46bd      	mov	sp, r7
 800957e:	bd80      	pop	{r7, pc}

08009580 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009580:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009584:	b0c0      	sub	sp, #256	@ 0x100
 8009586:	af00      	add	r7, sp, #0
 8009588:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800958c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009590:	681b      	ldr	r3, [r3, #0]
 8009592:	691b      	ldr	r3, [r3, #16]
 8009594:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8009598:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800959c:	68d9      	ldr	r1, [r3, #12]
 800959e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80095a2:	681a      	ldr	r2, [r3, #0]
 80095a4:	ea40 0301 	orr.w	r3, r0, r1
 80095a8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80095aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80095ae:	689a      	ldr	r2, [r3, #8]
 80095b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80095b4:	691b      	ldr	r3, [r3, #16]
 80095b6:	431a      	orrs	r2, r3
 80095b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80095bc:	695b      	ldr	r3, [r3, #20]
 80095be:	431a      	orrs	r2, r3
 80095c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80095c4:	69db      	ldr	r3, [r3, #28]
 80095c6:	4313      	orrs	r3, r2
 80095c8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80095cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80095d0:	681b      	ldr	r3, [r3, #0]
 80095d2:	68db      	ldr	r3, [r3, #12]
 80095d4:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80095d8:	f021 010c 	bic.w	r1, r1, #12
 80095dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80095e0:	681a      	ldr	r2, [r3, #0]
 80095e2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80095e6:	430b      	orrs	r3, r1
 80095e8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80095ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80095ee:	681b      	ldr	r3, [r3, #0]
 80095f0:	695b      	ldr	r3, [r3, #20]
 80095f2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80095f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80095fa:	6999      	ldr	r1, [r3, #24]
 80095fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009600:	681a      	ldr	r2, [r3, #0]
 8009602:	ea40 0301 	orr.w	r3, r0, r1
 8009606:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8009608:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800960c:	681a      	ldr	r2, [r3, #0]
 800960e:	4b8f      	ldr	r3, [pc, #572]	@ (800984c <UART_SetConfig+0x2cc>)
 8009610:	429a      	cmp	r2, r3
 8009612:	d005      	beq.n	8009620 <UART_SetConfig+0xa0>
 8009614:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009618:	681a      	ldr	r2, [r3, #0]
 800961a:	4b8d      	ldr	r3, [pc, #564]	@ (8009850 <UART_SetConfig+0x2d0>)
 800961c:	429a      	cmp	r2, r3
 800961e:	d104      	bne.n	800962a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8009620:	f7fd fa10 	bl	8006a44 <HAL_RCC_GetPCLK2Freq>
 8009624:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8009628:	e003      	b.n	8009632 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800962a:	f7fd f9f7 	bl	8006a1c <HAL_RCC_GetPCLK1Freq>
 800962e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009632:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009636:	69db      	ldr	r3, [r3, #28]
 8009638:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800963c:	f040 810c 	bne.w	8009858 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009640:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009644:	2200      	movs	r2, #0
 8009646:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800964a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800964e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8009652:	4622      	mov	r2, r4
 8009654:	462b      	mov	r3, r5
 8009656:	1891      	adds	r1, r2, r2
 8009658:	65b9      	str	r1, [r7, #88]	@ 0x58
 800965a:	415b      	adcs	r3, r3
 800965c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800965e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8009662:	4621      	mov	r1, r4
 8009664:	eb12 0801 	adds.w	r8, r2, r1
 8009668:	4629      	mov	r1, r5
 800966a:	eb43 0901 	adc.w	r9, r3, r1
 800966e:	f04f 0200 	mov.w	r2, #0
 8009672:	f04f 0300 	mov.w	r3, #0
 8009676:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800967a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800967e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8009682:	4690      	mov	r8, r2
 8009684:	4699      	mov	r9, r3
 8009686:	4623      	mov	r3, r4
 8009688:	eb18 0303 	adds.w	r3, r8, r3
 800968c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8009690:	462b      	mov	r3, r5
 8009692:	eb49 0303 	adc.w	r3, r9, r3
 8009696:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800969a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800969e:	685b      	ldr	r3, [r3, #4]
 80096a0:	2200      	movs	r2, #0
 80096a2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80096a6:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80096aa:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80096ae:	460b      	mov	r3, r1
 80096b0:	18db      	adds	r3, r3, r3
 80096b2:	653b      	str	r3, [r7, #80]	@ 0x50
 80096b4:	4613      	mov	r3, r2
 80096b6:	eb42 0303 	adc.w	r3, r2, r3
 80096ba:	657b      	str	r3, [r7, #84]	@ 0x54
 80096bc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80096c0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80096c4:	f7f7 fae8 	bl	8000c98 <__aeabi_uldivmod>
 80096c8:	4602      	mov	r2, r0
 80096ca:	460b      	mov	r3, r1
 80096cc:	4b61      	ldr	r3, [pc, #388]	@ (8009854 <UART_SetConfig+0x2d4>)
 80096ce:	fba3 2302 	umull	r2, r3, r3, r2
 80096d2:	095b      	lsrs	r3, r3, #5
 80096d4:	011c      	lsls	r4, r3, #4
 80096d6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80096da:	2200      	movs	r2, #0
 80096dc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80096e0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80096e4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80096e8:	4642      	mov	r2, r8
 80096ea:	464b      	mov	r3, r9
 80096ec:	1891      	adds	r1, r2, r2
 80096ee:	64b9      	str	r1, [r7, #72]	@ 0x48
 80096f0:	415b      	adcs	r3, r3
 80096f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80096f4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80096f8:	4641      	mov	r1, r8
 80096fa:	eb12 0a01 	adds.w	sl, r2, r1
 80096fe:	4649      	mov	r1, r9
 8009700:	eb43 0b01 	adc.w	fp, r3, r1
 8009704:	f04f 0200 	mov.w	r2, #0
 8009708:	f04f 0300 	mov.w	r3, #0
 800970c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8009710:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8009714:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009718:	4692      	mov	sl, r2
 800971a:	469b      	mov	fp, r3
 800971c:	4643      	mov	r3, r8
 800971e:	eb1a 0303 	adds.w	r3, sl, r3
 8009722:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009726:	464b      	mov	r3, r9
 8009728:	eb4b 0303 	adc.w	r3, fp, r3
 800972c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8009730:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009734:	685b      	ldr	r3, [r3, #4]
 8009736:	2200      	movs	r2, #0
 8009738:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800973c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8009740:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8009744:	460b      	mov	r3, r1
 8009746:	18db      	adds	r3, r3, r3
 8009748:	643b      	str	r3, [r7, #64]	@ 0x40
 800974a:	4613      	mov	r3, r2
 800974c:	eb42 0303 	adc.w	r3, r2, r3
 8009750:	647b      	str	r3, [r7, #68]	@ 0x44
 8009752:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8009756:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800975a:	f7f7 fa9d 	bl	8000c98 <__aeabi_uldivmod>
 800975e:	4602      	mov	r2, r0
 8009760:	460b      	mov	r3, r1
 8009762:	4611      	mov	r1, r2
 8009764:	4b3b      	ldr	r3, [pc, #236]	@ (8009854 <UART_SetConfig+0x2d4>)
 8009766:	fba3 2301 	umull	r2, r3, r3, r1
 800976a:	095b      	lsrs	r3, r3, #5
 800976c:	2264      	movs	r2, #100	@ 0x64
 800976e:	fb02 f303 	mul.w	r3, r2, r3
 8009772:	1acb      	subs	r3, r1, r3
 8009774:	00db      	lsls	r3, r3, #3
 8009776:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800977a:	4b36      	ldr	r3, [pc, #216]	@ (8009854 <UART_SetConfig+0x2d4>)
 800977c:	fba3 2302 	umull	r2, r3, r3, r2
 8009780:	095b      	lsrs	r3, r3, #5
 8009782:	005b      	lsls	r3, r3, #1
 8009784:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8009788:	441c      	add	r4, r3
 800978a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800978e:	2200      	movs	r2, #0
 8009790:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009794:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8009798:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800979c:	4642      	mov	r2, r8
 800979e:	464b      	mov	r3, r9
 80097a0:	1891      	adds	r1, r2, r2
 80097a2:	63b9      	str	r1, [r7, #56]	@ 0x38
 80097a4:	415b      	adcs	r3, r3
 80097a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80097a8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80097ac:	4641      	mov	r1, r8
 80097ae:	1851      	adds	r1, r2, r1
 80097b0:	6339      	str	r1, [r7, #48]	@ 0x30
 80097b2:	4649      	mov	r1, r9
 80097b4:	414b      	adcs	r3, r1
 80097b6:	637b      	str	r3, [r7, #52]	@ 0x34
 80097b8:	f04f 0200 	mov.w	r2, #0
 80097bc:	f04f 0300 	mov.w	r3, #0
 80097c0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80097c4:	4659      	mov	r1, fp
 80097c6:	00cb      	lsls	r3, r1, #3
 80097c8:	4651      	mov	r1, sl
 80097ca:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80097ce:	4651      	mov	r1, sl
 80097d0:	00ca      	lsls	r2, r1, #3
 80097d2:	4610      	mov	r0, r2
 80097d4:	4619      	mov	r1, r3
 80097d6:	4603      	mov	r3, r0
 80097d8:	4642      	mov	r2, r8
 80097da:	189b      	adds	r3, r3, r2
 80097dc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80097e0:	464b      	mov	r3, r9
 80097e2:	460a      	mov	r2, r1
 80097e4:	eb42 0303 	adc.w	r3, r2, r3
 80097e8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80097ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80097f0:	685b      	ldr	r3, [r3, #4]
 80097f2:	2200      	movs	r2, #0
 80097f4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80097f8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80097fc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8009800:	460b      	mov	r3, r1
 8009802:	18db      	adds	r3, r3, r3
 8009804:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009806:	4613      	mov	r3, r2
 8009808:	eb42 0303 	adc.w	r3, r2, r3
 800980c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800980e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8009812:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8009816:	f7f7 fa3f 	bl	8000c98 <__aeabi_uldivmod>
 800981a:	4602      	mov	r2, r0
 800981c:	460b      	mov	r3, r1
 800981e:	4b0d      	ldr	r3, [pc, #52]	@ (8009854 <UART_SetConfig+0x2d4>)
 8009820:	fba3 1302 	umull	r1, r3, r3, r2
 8009824:	095b      	lsrs	r3, r3, #5
 8009826:	2164      	movs	r1, #100	@ 0x64
 8009828:	fb01 f303 	mul.w	r3, r1, r3
 800982c:	1ad3      	subs	r3, r2, r3
 800982e:	00db      	lsls	r3, r3, #3
 8009830:	3332      	adds	r3, #50	@ 0x32
 8009832:	4a08      	ldr	r2, [pc, #32]	@ (8009854 <UART_SetConfig+0x2d4>)
 8009834:	fba2 2303 	umull	r2, r3, r2, r3
 8009838:	095b      	lsrs	r3, r3, #5
 800983a:	f003 0207 	and.w	r2, r3, #7
 800983e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009842:	681b      	ldr	r3, [r3, #0]
 8009844:	4422      	add	r2, r4
 8009846:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8009848:	e106      	b.n	8009a58 <UART_SetConfig+0x4d8>
 800984a:	bf00      	nop
 800984c:	40011000 	.word	0x40011000
 8009850:	40011400 	.word	0x40011400
 8009854:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009858:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800985c:	2200      	movs	r2, #0
 800985e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8009862:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8009866:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800986a:	4642      	mov	r2, r8
 800986c:	464b      	mov	r3, r9
 800986e:	1891      	adds	r1, r2, r2
 8009870:	6239      	str	r1, [r7, #32]
 8009872:	415b      	adcs	r3, r3
 8009874:	627b      	str	r3, [r7, #36]	@ 0x24
 8009876:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800987a:	4641      	mov	r1, r8
 800987c:	1854      	adds	r4, r2, r1
 800987e:	4649      	mov	r1, r9
 8009880:	eb43 0501 	adc.w	r5, r3, r1
 8009884:	f04f 0200 	mov.w	r2, #0
 8009888:	f04f 0300 	mov.w	r3, #0
 800988c:	00eb      	lsls	r3, r5, #3
 800988e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8009892:	00e2      	lsls	r2, r4, #3
 8009894:	4614      	mov	r4, r2
 8009896:	461d      	mov	r5, r3
 8009898:	4643      	mov	r3, r8
 800989a:	18e3      	adds	r3, r4, r3
 800989c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80098a0:	464b      	mov	r3, r9
 80098a2:	eb45 0303 	adc.w	r3, r5, r3
 80098a6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80098aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80098ae:	685b      	ldr	r3, [r3, #4]
 80098b0:	2200      	movs	r2, #0
 80098b2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80098b6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80098ba:	f04f 0200 	mov.w	r2, #0
 80098be:	f04f 0300 	mov.w	r3, #0
 80098c2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80098c6:	4629      	mov	r1, r5
 80098c8:	008b      	lsls	r3, r1, #2
 80098ca:	4621      	mov	r1, r4
 80098cc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80098d0:	4621      	mov	r1, r4
 80098d2:	008a      	lsls	r2, r1, #2
 80098d4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80098d8:	f7f7 f9de 	bl	8000c98 <__aeabi_uldivmod>
 80098dc:	4602      	mov	r2, r0
 80098de:	460b      	mov	r3, r1
 80098e0:	4b60      	ldr	r3, [pc, #384]	@ (8009a64 <UART_SetConfig+0x4e4>)
 80098e2:	fba3 2302 	umull	r2, r3, r3, r2
 80098e6:	095b      	lsrs	r3, r3, #5
 80098e8:	011c      	lsls	r4, r3, #4
 80098ea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80098ee:	2200      	movs	r2, #0
 80098f0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80098f4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80098f8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80098fc:	4642      	mov	r2, r8
 80098fe:	464b      	mov	r3, r9
 8009900:	1891      	adds	r1, r2, r2
 8009902:	61b9      	str	r1, [r7, #24]
 8009904:	415b      	adcs	r3, r3
 8009906:	61fb      	str	r3, [r7, #28]
 8009908:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800990c:	4641      	mov	r1, r8
 800990e:	1851      	adds	r1, r2, r1
 8009910:	6139      	str	r1, [r7, #16]
 8009912:	4649      	mov	r1, r9
 8009914:	414b      	adcs	r3, r1
 8009916:	617b      	str	r3, [r7, #20]
 8009918:	f04f 0200 	mov.w	r2, #0
 800991c:	f04f 0300 	mov.w	r3, #0
 8009920:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8009924:	4659      	mov	r1, fp
 8009926:	00cb      	lsls	r3, r1, #3
 8009928:	4651      	mov	r1, sl
 800992a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800992e:	4651      	mov	r1, sl
 8009930:	00ca      	lsls	r2, r1, #3
 8009932:	4610      	mov	r0, r2
 8009934:	4619      	mov	r1, r3
 8009936:	4603      	mov	r3, r0
 8009938:	4642      	mov	r2, r8
 800993a:	189b      	adds	r3, r3, r2
 800993c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009940:	464b      	mov	r3, r9
 8009942:	460a      	mov	r2, r1
 8009944:	eb42 0303 	adc.w	r3, r2, r3
 8009948:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800994c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009950:	685b      	ldr	r3, [r3, #4]
 8009952:	2200      	movs	r2, #0
 8009954:	67bb      	str	r3, [r7, #120]	@ 0x78
 8009956:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8009958:	f04f 0200 	mov.w	r2, #0
 800995c:	f04f 0300 	mov.w	r3, #0
 8009960:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8009964:	4649      	mov	r1, r9
 8009966:	008b      	lsls	r3, r1, #2
 8009968:	4641      	mov	r1, r8
 800996a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800996e:	4641      	mov	r1, r8
 8009970:	008a      	lsls	r2, r1, #2
 8009972:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8009976:	f7f7 f98f 	bl	8000c98 <__aeabi_uldivmod>
 800997a:	4602      	mov	r2, r0
 800997c:	460b      	mov	r3, r1
 800997e:	4611      	mov	r1, r2
 8009980:	4b38      	ldr	r3, [pc, #224]	@ (8009a64 <UART_SetConfig+0x4e4>)
 8009982:	fba3 2301 	umull	r2, r3, r3, r1
 8009986:	095b      	lsrs	r3, r3, #5
 8009988:	2264      	movs	r2, #100	@ 0x64
 800998a:	fb02 f303 	mul.w	r3, r2, r3
 800998e:	1acb      	subs	r3, r1, r3
 8009990:	011b      	lsls	r3, r3, #4
 8009992:	3332      	adds	r3, #50	@ 0x32
 8009994:	4a33      	ldr	r2, [pc, #204]	@ (8009a64 <UART_SetConfig+0x4e4>)
 8009996:	fba2 2303 	umull	r2, r3, r2, r3
 800999a:	095b      	lsrs	r3, r3, #5
 800999c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80099a0:	441c      	add	r4, r3
 80099a2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80099a6:	2200      	movs	r2, #0
 80099a8:	673b      	str	r3, [r7, #112]	@ 0x70
 80099aa:	677a      	str	r2, [r7, #116]	@ 0x74
 80099ac:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80099b0:	4642      	mov	r2, r8
 80099b2:	464b      	mov	r3, r9
 80099b4:	1891      	adds	r1, r2, r2
 80099b6:	60b9      	str	r1, [r7, #8]
 80099b8:	415b      	adcs	r3, r3
 80099ba:	60fb      	str	r3, [r7, #12]
 80099bc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80099c0:	4641      	mov	r1, r8
 80099c2:	1851      	adds	r1, r2, r1
 80099c4:	6039      	str	r1, [r7, #0]
 80099c6:	4649      	mov	r1, r9
 80099c8:	414b      	adcs	r3, r1
 80099ca:	607b      	str	r3, [r7, #4]
 80099cc:	f04f 0200 	mov.w	r2, #0
 80099d0:	f04f 0300 	mov.w	r3, #0
 80099d4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80099d8:	4659      	mov	r1, fp
 80099da:	00cb      	lsls	r3, r1, #3
 80099dc:	4651      	mov	r1, sl
 80099de:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80099e2:	4651      	mov	r1, sl
 80099e4:	00ca      	lsls	r2, r1, #3
 80099e6:	4610      	mov	r0, r2
 80099e8:	4619      	mov	r1, r3
 80099ea:	4603      	mov	r3, r0
 80099ec:	4642      	mov	r2, r8
 80099ee:	189b      	adds	r3, r3, r2
 80099f0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80099f2:	464b      	mov	r3, r9
 80099f4:	460a      	mov	r2, r1
 80099f6:	eb42 0303 	adc.w	r3, r2, r3
 80099fa:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80099fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009a00:	685b      	ldr	r3, [r3, #4]
 8009a02:	2200      	movs	r2, #0
 8009a04:	663b      	str	r3, [r7, #96]	@ 0x60
 8009a06:	667a      	str	r2, [r7, #100]	@ 0x64
 8009a08:	f04f 0200 	mov.w	r2, #0
 8009a0c:	f04f 0300 	mov.w	r3, #0
 8009a10:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8009a14:	4649      	mov	r1, r9
 8009a16:	008b      	lsls	r3, r1, #2
 8009a18:	4641      	mov	r1, r8
 8009a1a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009a1e:	4641      	mov	r1, r8
 8009a20:	008a      	lsls	r2, r1, #2
 8009a22:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8009a26:	f7f7 f937 	bl	8000c98 <__aeabi_uldivmod>
 8009a2a:	4602      	mov	r2, r0
 8009a2c:	460b      	mov	r3, r1
 8009a2e:	4b0d      	ldr	r3, [pc, #52]	@ (8009a64 <UART_SetConfig+0x4e4>)
 8009a30:	fba3 1302 	umull	r1, r3, r3, r2
 8009a34:	095b      	lsrs	r3, r3, #5
 8009a36:	2164      	movs	r1, #100	@ 0x64
 8009a38:	fb01 f303 	mul.w	r3, r1, r3
 8009a3c:	1ad3      	subs	r3, r2, r3
 8009a3e:	011b      	lsls	r3, r3, #4
 8009a40:	3332      	adds	r3, #50	@ 0x32
 8009a42:	4a08      	ldr	r2, [pc, #32]	@ (8009a64 <UART_SetConfig+0x4e4>)
 8009a44:	fba2 2303 	umull	r2, r3, r2, r3
 8009a48:	095b      	lsrs	r3, r3, #5
 8009a4a:	f003 020f 	and.w	r2, r3, #15
 8009a4e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009a52:	681b      	ldr	r3, [r3, #0]
 8009a54:	4422      	add	r2, r4
 8009a56:	609a      	str	r2, [r3, #8]
}
 8009a58:	bf00      	nop
 8009a5a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8009a5e:	46bd      	mov	sp, r7
 8009a60:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009a64:	51eb851f 	.word	0x51eb851f

08009a68 <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 8009a68:	b084      	sub	sp, #16
 8009a6a:	b480      	push	{r7}
 8009a6c:	b085      	sub	sp, #20
 8009a6e:	af00      	add	r7, sp, #0
 8009a70:	6078      	str	r0, [r7, #4]
 8009a72:	f107 001c 	add.w	r0, r7, #28
 8009a76:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 8009a7a:	2300      	movs	r3, #0
 8009a7c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 8009a7e:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 8009a80:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 8009a82:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 8009a84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
             Init.ClockBypass         |\
 8009a86:	431a      	orrs	r2, r3
             Init.BusWide             |\
 8009a88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
             Init.ClockPowerSave      |\
 8009a8a:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 8009a8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
             Init.BusWide             |\
 8009a8e:	431a      	orrs	r2, r3
             Init.ClockDiv
 8009a90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
             Init.HardwareFlowControl |\
 8009a92:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 8009a94:	68fa      	ldr	r2, [r7, #12]
 8009a96:	4313      	orrs	r3, r2
 8009a98:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	685b      	ldr	r3, [r3, #4]
 8009a9e:	f423 43fd 	bic.w	r3, r3, #32384	@ 0x7e80
 8009aa2:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8009aa6:	68fa      	ldr	r2, [r7, #12]
 8009aa8:	431a      	orrs	r2, r3
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8009aae:	2300      	movs	r3, #0
}
 8009ab0:	4618      	mov	r0, r3
 8009ab2:	3714      	adds	r7, #20
 8009ab4:	46bd      	mov	sp, r7
 8009ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aba:	b004      	add	sp, #16
 8009abc:	4770      	bx	lr

08009abe <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 8009abe:	b480      	push	{r7}
 8009ac0:	b083      	sub	sp, #12
 8009ac2:	af00      	add	r7, sp, #0
 8009ac4:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
}
 8009acc:	4618      	mov	r0, r3
 8009ace:	370c      	adds	r7, #12
 8009ad0:	46bd      	mov	sp, r7
 8009ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ad6:	4770      	bx	lr

08009ad8 <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 8009ad8:	b480      	push	{r7}
 8009ada:	b083      	sub	sp, #12
 8009adc:	af00      	add	r7, sp, #0
 8009ade:	6078      	str	r0, [r7, #4]
 8009ae0:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 8009ae2:	683b      	ldr	r3, [r7, #0]
 8009ae4:	681a      	ldr	r2, [r3, #0]
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 8009aec:	2300      	movs	r3, #0
}
 8009aee:	4618      	mov	r0, r3
 8009af0:	370c      	adds	r7, #12
 8009af2:	46bd      	mov	sp, r7
 8009af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009af8:	4770      	bx	lr

08009afa <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 8009afa:	b480      	push	{r7}
 8009afc:	b083      	sub	sp, #12
 8009afe:	af00      	add	r7, sp, #0
 8009b00:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	2203      	movs	r2, #3
 8009b06:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8009b08:	2300      	movs	r3, #0
}
 8009b0a:	4618      	mov	r0, r3
 8009b0c:	370c      	adds	r7, #12
 8009b0e:	46bd      	mov	sp, r7
 8009b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b14:	4770      	bx	lr

08009b16 <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 8009b16:	b480      	push	{r7}
 8009b18:	b083      	sub	sp, #12
 8009b1a:	af00      	add	r7, sp, #0
 8009b1c:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	681b      	ldr	r3, [r3, #0]
 8009b22:	f003 0303 	and.w	r3, r3, #3
}
 8009b26:	4618      	mov	r0, r3
 8009b28:	370c      	adds	r7, #12
 8009b2a:	46bd      	mov	sp, r7
 8009b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b30:	4770      	bx	lr

08009b32 <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 8009b32:	b480      	push	{r7}
 8009b34:	b085      	sub	sp, #20
 8009b36:	af00      	add	r7, sp, #0
 8009b38:	6078      	str	r0, [r7, #4]
 8009b3a:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8009b3c:	2300      	movs	r3, #0
 8009b3e:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 8009b40:	683b      	ldr	r3, [r7, #0]
 8009b42:	681a      	ldr	r2, [r3, #0]
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8009b48:	683b      	ldr	r3, [r7, #0]
 8009b4a:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 8009b4c:	683b      	ldr	r3, [r7, #0]
 8009b4e:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8009b50:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 8009b52:	683b      	ldr	r3, [r7, #0]
 8009b54:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 8009b56:	431a      	orrs	r2, r3
                       Command->CPSM);
 8009b58:	683b      	ldr	r3, [r7, #0]
 8009b5a:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 8009b5c:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8009b5e:	68fa      	ldr	r2, [r7, #12]
 8009b60:	4313      	orrs	r3, r2
 8009b62:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	68db      	ldr	r3, [r3, #12]
 8009b68:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8009b6c:	f023 030f 	bic.w	r3, r3, #15
 8009b70:	68fa      	ldr	r2, [r7, #12]
 8009b72:	431a      	orrs	r2, r3
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 8009b78:	2300      	movs	r3, #0
}
 8009b7a:	4618      	mov	r0, r3
 8009b7c:	3714      	adds	r7, #20
 8009b7e:	46bd      	mov	sp, r7
 8009b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b84:	4770      	bx	lr

08009b86 <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 8009b86:	b480      	push	{r7}
 8009b88:	b083      	sub	sp, #12
 8009b8a:	af00      	add	r7, sp, #0
 8009b8c:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 8009b8e:	687b      	ldr	r3, [r7, #4]
 8009b90:	691b      	ldr	r3, [r3, #16]
 8009b92:	b2db      	uxtb	r3, r3
}
 8009b94:	4618      	mov	r0, r3
 8009b96:	370c      	adds	r7, #12
 8009b98:	46bd      	mov	sp, r7
 8009b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b9e:	4770      	bx	lr

08009ba0 <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 8009ba0:	b480      	push	{r7}
 8009ba2:	b085      	sub	sp, #20
 8009ba4:	af00      	add	r7, sp, #0
 8009ba6:	6078      	str	r0, [r7, #4]
 8009ba8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 8009baa:	687b      	ldr	r3, [r7, #4]
 8009bac:	3314      	adds	r3, #20
 8009bae:	461a      	mov	r2, r3
 8009bb0:	683b      	ldr	r3, [r7, #0]
 8009bb2:	4413      	add	r3, r2
 8009bb4:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 8009bb6:	68fb      	ldr	r3, [r7, #12]
 8009bb8:	681b      	ldr	r3, [r3, #0]
}  
 8009bba:	4618      	mov	r0, r3
 8009bbc:	3714      	adds	r7, #20
 8009bbe:	46bd      	mov	sp, r7
 8009bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bc4:	4770      	bx	lr

08009bc6 <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 8009bc6:	b480      	push	{r7}
 8009bc8:	b085      	sub	sp, #20
 8009bca:	af00      	add	r7, sp, #0
 8009bcc:	6078      	str	r0, [r7, #4]
 8009bce:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8009bd0:	2300      	movs	r3, #0
 8009bd2:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 8009bd4:	683b      	ldr	r3, [r7, #0]
 8009bd6:	681a      	ldr	r2, [r3, #0]
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 8009bdc:	683b      	ldr	r3, [r7, #0]
 8009bde:	685a      	ldr	r2, [r3, #4]
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8009be4:	683b      	ldr	r3, [r7, #0]
 8009be6:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 8009be8:	683b      	ldr	r3, [r7, #0]
 8009bea:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8009bec:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 8009bee:	683b      	ldr	r3, [r7, #0]
 8009bf0:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 8009bf2:	431a      	orrs	r2, r3
                       Data->DPSM);
 8009bf4:	683b      	ldr	r3, [r7, #0]
 8009bf6:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 8009bf8:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8009bfa:	68fa      	ldr	r2, [r7, #12]
 8009bfc:	4313      	orrs	r3, r2
 8009bfe:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009c04:	f023 02f7 	bic.w	r2, r3, #247	@ 0xf7
 8009c08:	68fb      	ldr	r3, [r7, #12]
 8009c0a:	431a      	orrs	r2, r3
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8009c10:	2300      	movs	r3, #0

}
 8009c12:	4618      	mov	r0, r3
 8009c14:	3714      	adds	r7, #20
 8009c16:	46bd      	mov	sp, r7
 8009c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c1c:	4770      	bx	lr

08009c1e <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 8009c1e:	b580      	push	{r7, lr}
 8009c20:	b088      	sub	sp, #32
 8009c22:	af00      	add	r7, sp, #0
 8009c24:	6078      	str	r0, [r7, #4]
 8009c26:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8009c28:	683b      	ldr	r3, [r7, #0]
 8009c2a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8009c2c:	2310      	movs	r3, #16
 8009c2e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009c30:	2340      	movs	r3, #64	@ 0x40
 8009c32:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009c34:	2300      	movs	r3, #0
 8009c36:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009c38:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009c3c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009c3e:	f107 0308 	add.w	r3, r7, #8
 8009c42:	4619      	mov	r1, r3
 8009c44:	6878      	ldr	r0, [r7, #4]
 8009c46:	f7ff ff74 	bl	8009b32 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 8009c4a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009c4e:	2110      	movs	r1, #16
 8009c50:	6878      	ldr	r0, [r7, #4]
 8009c52:	f000 fa19 	bl	800a088 <SDMMC_GetCmdResp1>
 8009c56:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009c58:	69fb      	ldr	r3, [r7, #28]
}
 8009c5a:	4618      	mov	r0, r3
 8009c5c:	3720      	adds	r7, #32
 8009c5e:	46bd      	mov	sp, r7
 8009c60:	bd80      	pop	{r7, pc}

08009c62 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 8009c62:	b580      	push	{r7, lr}
 8009c64:	b088      	sub	sp, #32
 8009c66:	af00      	add	r7, sp, #0
 8009c68:	6078      	str	r0, [r7, #4]
 8009c6a:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8009c6c:	683b      	ldr	r3, [r7, #0]
 8009c6e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8009c70:	2311      	movs	r3, #17
 8009c72:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009c74:	2340      	movs	r3, #64	@ 0x40
 8009c76:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009c78:	2300      	movs	r3, #0
 8009c7a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009c7c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009c80:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009c82:	f107 0308 	add.w	r3, r7, #8
 8009c86:	4619      	mov	r1, r3
 8009c88:	6878      	ldr	r0, [r7, #4]
 8009c8a:	f7ff ff52 	bl	8009b32 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8009c8e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009c92:	2111      	movs	r1, #17
 8009c94:	6878      	ldr	r0, [r7, #4]
 8009c96:	f000 f9f7 	bl	800a088 <SDMMC_GetCmdResp1>
 8009c9a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009c9c:	69fb      	ldr	r3, [r7, #28]
}
 8009c9e:	4618      	mov	r0, r3
 8009ca0:	3720      	adds	r7, #32
 8009ca2:	46bd      	mov	sp, r7
 8009ca4:	bd80      	pop	{r7, pc}

08009ca6 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 8009ca6:	b580      	push	{r7, lr}
 8009ca8:	b088      	sub	sp, #32
 8009caa:	af00      	add	r7, sp, #0
 8009cac:	6078      	str	r0, [r7, #4]
 8009cae:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8009cb0:	683b      	ldr	r3, [r7, #0]
 8009cb2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 8009cb4:	2312      	movs	r3, #18
 8009cb6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009cb8:	2340      	movs	r3, #64	@ 0x40
 8009cba:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009cbc:	2300      	movs	r3, #0
 8009cbe:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009cc0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009cc4:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009cc6:	f107 0308 	add.w	r3, r7, #8
 8009cca:	4619      	mov	r1, r3
 8009ccc:	6878      	ldr	r0, [r7, #4]
 8009cce:	f7ff ff30 	bl	8009b32 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8009cd2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009cd6:	2112      	movs	r1, #18
 8009cd8:	6878      	ldr	r0, [r7, #4]
 8009cda:	f000 f9d5 	bl	800a088 <SDMMC_GetCmdResp1>
 8009cde:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009ce0:	69fb      	ldr	r3, [r7, #28]
}
 8009ce2:	4618      	mov	r0, r3
 8009ce4:	3720      	adds	r7, #32
 8009ce6:	46bd      	mov	sp, r7
 8009ce8:	bd80      	pop	{r7, pc}

08009cea <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8009cea:	b580      	push	{r7, lr}
 8009cec:	b088      	sub	sp, #32
 8009cee:	af00      	add	r7, sp, #0
 8009cf0:	6078      	str	r0, [r7, #4]
 8009cf2:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8009cf4:	683b      	ldr	r3, [r7, #0]
 8009cf6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 8009cf8:	2318      	movs	r3, #24
 8009cfa:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009cfc:	2340      	movs	r3, #64	@ 0x40
 8009cfe:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009d00:	2300      	movs	r3, #0
 8009d02:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009d04:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009d08:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009d0a:	f107 0308 	add.w	r3, r7, #8
 8009d0e:	4619      	mov	r1, r3
 8009d10:	6878      	ldr	r0, [r7, #4]
 8009d12:	f7ff ff0e 	bl	8009b32 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8009d16:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009d1a:	2118      	movs	r1, #24
 8009d1c:	6878      	ldr	r0, [r7, #4]
 8009d1e:	f000 f9b3 	bl	800a088 <SDMMC_GetCmdResp1>
 8009d22:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009d24:	69fb      	ldr	r3, [r7, #28]
}
 8009d26:	4618      	mov	r0, r3
 8009d28:	3720      	adds	r7, #32
 8009d2a:	46bd      	mov	sp, r7
 8009d2c:	bd80      	pop	{r7, pc}

08009d2e <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8009d2e:	b580      	push	{r7, lr}
 8009d30:	b088      	sub	sp, #32
 8009d32:	af00      	add	r7, sp, #0
 8009d34:	6078      	str	r0, [r7, #4]
 8009d36:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8009d38:	683b      	ldr	r3, [r7, #0]
 8009d3a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 8009d3c:	2319      	movs	r3, #25
 8009d3e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009d40:	2340      	movs	r3, #64	@ 0x40
 8009d42:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009d44:	2300      	movs	r3, #0
 8009d46:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009d48:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009d4c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009d4e:	f107 0308 	add.w	r3, r7, #8
 8009d52:	4619      	mov	r1, r3
 8009d54:	6878      	ldr	r0, [r7, #4]
 8009d56:	f7ff feec 	bl	8009b32 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8009d5a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009d5e:	2119      	movs	r1, #25
 8009d60:	6878      	ldr	r0, [r7, #4]
 8009d62:	f000 f991 	bl	800a088 <SDMMC_GetCmdResp1>
 8009d66:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009d68:	69fb      	ldr	r3, [r7, #28]
}
 8009d6a:	4618      	mov	r0, r3
 8009d6c:	3720      	adds	r7, #32
 8009d6e:	46bd      	mov	sp, r7
 8009d70:	bd80      	pop	{r7, pc}
	...

08009d74 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 8009d74:	b580      	push	{r7, lr}
 8009d76:	b088      	sub	sp, #32
 8009d78:	af00      	add	r7, sp, #0
 8009d7a:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 8009d7c:	2300      	movs	r3, #0
 8009d7e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8009d80:	230c      	movs	r3, #12
 8009d82:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009d84:	2340      	movs	r3, #64	@ 0x40
 8009d86:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009d88:	2300      	movs	r3, #0
 8009d8a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009d8c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009d90:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009d92:	f107 0308 	add.w	r3, r7, #8
 8009d96:	4619      	mov	r1, r3
 8009d98:	6878      	ldr	r0, [r7, #4]
 8009d9a:	f7ff feca 	bl	8009b32 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 8009d9e:	4a05      	ldr	r2, [pc, #20]	@ (8009db4 <SDMMC_CmdStopTransfer+0x40>)
 8009da0:	210c      	movs	r1, #12
 8009da2:	6878      	ldr	r0, [r7, #4]
 8009da4:	f000 f970 	bl	800a088 <SDMMC_GetCmdResp1>
 8009da8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009daa:	69fb      	ldr	r3, [r7, #28]
}
 8009dac:	4618      	mov	r0, r3
 8009dae:	3720      	adds	r7, #32
 8009db0:	46bd      	mov	sp, r7
 8009db2:	bd80      	pop	{r7, pc}
 8009db4:	05f5e100 	.word	0x05f5e100

08009db8 <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 8009db8:	b580      	push	{r7, lr}
 8009dba:	b08a      	sub	sp, #40	@ 0x28
 8009dbc:	af00      	add	r7, sp, #0
 8009dbe:	60f8      	str	r0, [r7, #12]
 8009dc0:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8009dc4:	683b      	ldr	r3, [r7, #0]
 8009dc6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8009dc8:	2307      	movs	r3, #7
 8009dca:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009dcc:	2340      	movs	r3, #64	@ 0x40
 8009dce:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009dd0:	2300      	movs	r3, #0
 8009dd2:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009dd4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009dd8:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009dda:	f107 0310 	add.w	r3, r7, #16
 8009dde:	4619      	mov	r1, r3
 8009de0:	68f8      	ldr	r0, [r7, #12]
 8009de2:	f7ff fea6 	bl	8009b32 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 8009de6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009dea:	2107      	movs	r1, #7
 8009dec:	68f8      	ldr	r0, [r7, #12]
 8009dee:	f000 f94b 	bl	800a088 <SDMMC_GetCmdResp1>
 8009df2:	6278      	str	r0, [r7, #36]	@ 0x24

  return errorstate;
 8009df4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8009df6:	4618      	mov	r0, r3
 8009df8:	3728      	adds	r7, #40	@ 0x28
 8009dfa:	46bd      	mov	sp, r7
 8009dfc:	bd80      	pop	{r7, pc}

08009dfe <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 8009dfe:	b580      	push	{r7, lr}
 8009e00:	b088      	sub	sp, #32
 8009e02:	af00      	add	r7, sp, #0
 8009e04:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 8009e06:	2300      	movs	r3, #0
 8009e08:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8009e0a:	2300      	movs	r3, #0
 8009e0c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 8009e0e:	2300      	movs	r3, #0
 8009e10:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009e12:	2300      	movs	r3, #0
 8009e14:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009e16:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009e1a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009e1c:	f107 0308 	add.w	r3, r7, #8
 8009e20:	4619      	mov	r1, r3
 8009e22:	6878      	ldr	r0, [r7, #4]
 8009e24:	f7ff fe85 	bl	8009b32 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 8009e28:	6878      	ldr	r0, [r7, #4]
 8009e2a:	f000 fb65 	bl	800a4f8 <SDMMC_GetCmdError>
 8009e2e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009e30:	69fb      	ldr	r3, [r7, #28]
}
 8009e32:	4618      	mov	r0, r3
 8009e34:	3720      	adds	r7, #32
 8009e36:	46bd      	mov	sp, r7
 8009e38:	bd80      	pop	{r7, pc}

08009e3a <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 8009e3a:	b580      	push	{r7, lr}
 8009e3c:	b088      	sub	sp, #32
 8009e3e:	af00      	add	r7, sp, #0
 8009e40:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8009e42:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 8009e46:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8009e48:	2308      	movs	r3, #8
 8009e4a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009e4c:	2340      	movs	r3, #64	@ 0x40
 8009e4e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009e50:	2300      	movs	r3, #0
 8009e52:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009e54:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009e58:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009e5a:	f107 0308 	add.w	r3, r7, #8
 8009e5e:	4619      	mov	r1, r3
 8009e60:	6878      	ldr	r0, [r7, #4]
 8009e62:	f7ff fe66 	bl	8009b32 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 8009e66:	6878      	ldr	r0, [r7, #4]
 8009e68:	f000 faf8 	bl	800a45c <SDMMC_GetCmdResp7>
 8009e6c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009e6e:	69fb      	ldr	r3, [r7, #28]
}
 8009e70:	4618      	mov	r0, r3
 8009e72:	3720      	adds	r7, #32
 8009e74:	46bd      	mov	sp, r7
 8009e76:	bd80      	pop	{r7, pc}

08009e78 <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8009e78:	b580      	push	{r7, lr}
 8009e7a:	b088      	sub	sp, #32
 8009e7c:	af00      	add	r7, sp, #0
 8009e7e:	6078      	str	r0, [r7, #4]
 8009e80:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8009e82:	683b      	ldr	r3, [r7, #0]
 8009e84:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8009e86:	2337      	movs	r3, #55	@ 0x37
 8009e88:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009e8a:	2340      	movs	r3, #64	@ 0x40
 8009e8c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009e8e:	2300      	movs	r3, #0
 8009e90:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009e92:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009e96:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009e98:	f107 0308 	add.w	r3, r7, #8
 8009e9c:	4619      	mov	r1, r3
 8009e9e:	6878      	ldr	r0, [r7, #4]
 8009ea0:	f7ff fe47 	bl	8009b32 <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 8009ea4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009ea8:	2137      	movs	r1, #55	@ 0x37
 8009eaa:	6878      	ldr	r0, [r7, #4]
 8009eac:	f000 f8ec 	bl	800a088 <SDMMC_GetCmdResp1>
 8009eb0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009eb2:	69fb      	ldr	r3, [r7, #28]
}
 8009eb4:	4618      	mov	r0, r3
 8009eb6:	3720      	adds	r7, #32
 8009eb8:	46bd      	mov	sp, r7
 8009eba:	bd80      	pop	{r7, pc}

08009ebc <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8009ebc:	b580      	push	{r7, lr}
 8009ebe:	b088      	sub	sp, #32
 8009ec0:	af00      	add	r7, sp, #0
 8009ec2:	6078      	str	r0, [r7, #4]
 8009ec4:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 8009ec6:	683b      	ldr	r3, [r7, #0]
 8009ec8:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8009ecc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009ed0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 8009ed2:	2329      	movs	r3, #41	@ 0x29
 8009ed4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009ed6:	2340      	movs	r3, #64	@ 0x40
 8009ed8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009eda:	2300      	movs	r3, #0
 8009edc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009ede:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009ee2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009ee4:	f107 0308 	add.w	r3, r7, #8
 8009ee8:	4619      	mov	r1, r3
 8009eea:	6878      	ldr	r0, [r7, #4]
 8009eec:	f7ff fe21 	bl	8009b32 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 8009ef0:	6878      	ldr	r0, [r7, #4]
 8009ef2:	f000 f9ff 	bl	800a2f4 <SDMMC_GetCmdResp3>
 8009ef6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009ef8:	69fb      	ldr	r3, [r7, #28]
}
 8009efa:	4618      	mov	r0, r3
 8009efc:	3720      	adds	r7, #32
 8009efe:	46bd      	mov	sp, r7
 8009f00:	bd80      	pop	{r7, pc}

08009f02 <SDMMC_CmdBusWidth>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 8009f02:	b580      	push	{r7, lr}
 8009f04:	b088      	sub	sp, #32
 8009f06:	af00      	add	r7, sp, #0
 8009f08:	6078      	str	r0, [r7, #4]
 8009f0a:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 8009f0c:	683b      	ldr	r3, [r7, #0]
 8009f0e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 8009f10:	2306      	movs	r3, #6
 8009f12:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009f14:	2340      	movs	r3, #64	@ 0x40
 8009f16:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009f18:	2300      	movs	r3, #0
 8009f1a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009f1c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009f20:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009f22:	f107 0308 	add.w	r3, r7, #8
 8009f26:	4619      	mov	r1, r3
 8009f28:	6878      	ldr	r0, [r7, #4]
 8009f2a:	f7ff fe02 	bl	8009b32 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 8009f2e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009f32:	2106      	movs	r1, #6
 8009f34:	6878      	ldr	r0, [r7, #4]
 8009f36:	f000 f8a7 	bl	800a088 <SDMMC_GetCmdResp1>
 8009f3a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009f3c:	69fb      	ldr	r3, [r7, #28]
}
 8009f3e:	4618      	mov	r0, r3
 8009f40:	3720      	adds	r7, #32
 8009f42:	46bd      	mov	sp, r7
 8009f44:	bd80      	pop	{r7, pc}

08009f46 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 8009f46:	b580      	push	{r7, lr}
 8009f48:	b088      	sub	sp, #32
 8009f4a:	af00      	add	r7, sp, #0
 8009f4c:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 8009f4e:	2300      	movs	r3, #0
 8009f50:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 8009f52:	2333      	movs	r3, #51	@ 0x33
 8009f54:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009f56:	2340      	movs	r3, #64	@ 0x40
 8009f58:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009f5a:	2300      	movs	r3, #0
 8009f5c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009f5e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009f62:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009f64:	f107 0308 	add.w	r3, r7, #8
 8009f68:	4619      	mov	r1, r3
 8009f6a:	6878      	ldr	r0, [r7, #4]
 8009f6c:	f7ff fde1 	bl	8009b32 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 8009f70:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009f74:	2133      	movs	r1, #51	@ 0x33
 8009f76:	6878      	ldr	r0, [r7, #4]
 8009f78:	f000 f886 	bl	800a088 <SDMMC_GetCmdResp1>
 8009f7c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009f7e:	69fb      	ldr	r3, [r7, #28]
}
 8009f80:	4618      	mov	r0, r3
 8009f82:	3720      	adds	r7, #32
 8009f84:	46bd      	mov	sp, r7
 8009f86:	bd80      	pop	{r7, pc}

08009f88 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 8009f88:	b580      	push	{r7, lr}
 8009f8a:	b088      	sub	sp, #32
 8009f8c:	af00      	add	r7, sp, #0
 8009f8e:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 8009f90:	2300      	movs	r3, #0
 8009f92:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8009f94:	2302      	movs	r3, #2
 8009f96:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8009f98:	23c0      	movs	r3, #192	@ 0xc0
 8009f9a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009f9c:	2300      	movs	r3, #0
 8009f9e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009fa0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009fa4:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009fa6:	f107 0308 	add.w	r3, r7, #8
 8009faa:	4619      	mov	r1, r3
 8009fac:	6878      	ldr	r0, [r7, #4]
 8009fae:	f7ff fdc0 	bl	8009b32 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8009fb2:	6878      	ldr	r0, [r7, #4]
 8009fb4:	f000 f956 	bl	800a264 <SDMMC_GetCmdResp2>
 8009fb8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009fba:	69fb      	ldr	r3, [r7, #28]
}
 8009fbc:	4618      	mov	r0, r3
 8009fbe:	3720      	adds	r7, #32
 8009fc0:	46bd      	mov	sp, r7
 8009fc2:	bd80      	pop	{r7, pc}

08009fc4 <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8009fc4:	b580      	push	{r7, lr}
 8009fc6:	b088      	sub	sp, #32
 8009fc8:	af00      	add	r7, sp, #0
 8009fca:	6078      	str	r0, [r7, #4]
 8009fcc:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 8009fce:	683b      	ldr	r3, [r7, #0]
 8009fd0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8009fd2:	2309      	movs	r3, #9
 8009fd4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8009fd6:	23c0      	movs	r3, #192	@ 0xc0
 8009fd8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009fda:	2300      	movs	r3, #0
 8009fdc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009fde:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009fe2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009fe4:	f107 0308 	add.w	r3, r7, #8
 8009fe8:	4619      	mov	r1, r3
 8009fea:	6878      	ldr	r0, [r7, #4]
 8009fec:	f7ff fda1 	bl	8009b32 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8009ff0:	6878      	ldr	r0, [r7, #4]
 8009ff2:	f000 f937 	bl	800a264 <SDMMC_GetCmdResp2>
 8009ff6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009ff8:	69fb      	ldr	r3, [r7, #28]
}
 8009ffa:	4618      	mov	r0, r3
 8009ffc:	3720      	adds	r7, #32
 8009ffe:	46bd      	mov	sp, r7
 800a000:	bd80      	pop	{r7, pc}

0800a002 <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 800a002:	b580      	push	{r7, lr}
 800a004:	b088      	sub	sp, #32
 800a006:	af00      	add	r7, sp, #0
 800a008:	6078      	str	r0, [r7, #4]
 800a00a:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 800a00c:	2300      	movs	r3, #0
 800a00e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800a010:	2303      	movs	r3, #3
 800a012:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a014:	2340      	movs	r3, #64	@ 0x40
 800a016:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a018:	2300      	movs	r3, #0
 800a01a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a01c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a020:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a022:	f107 0308 	add.w	r3, r7, #8
 800a026:	4619      	mov	r1, r3
 800a028:	6878      	ldr	r0, [r7, #4]
 800a02a:	f7ff fd82 	bl	8009b32 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 800a02e:	683a      	ldr	r2, [r7, #0]
 800a030:	2103      	movs	r1, #3
 800a032:	6878      	ldr	r0, [r7, #4]
 800a034:	f000 f99c 	bl	800a370 <SDMMC_GetCmdResp6>
 800a038:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a03a:	69fb      	ldr	r3, [r7, #28]
}
 800a03c:	4618      	mov	r0, r3
 800a03e:	3720      	adds	r7, #32
 800a040:	46bd      	mov	sp, r7
 800a042:	bd80      	pop	{r7, pc}

0800a044 <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800a044:	b580      	push	{r7, lr}
 800a046:	b088      	sub	sp, #32
 800a048:	af00      	add	r7, sp, #0
 800a04a:	6078      	str	r0, [r7, #4]
 800a04c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 800a04e:	683b      	ldr	r3, [r7, #0]
 800a050:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800a052:	230d      	movs	r3, #13
 800a054:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a056:	2340      	movs	r3, #64	@ 0x40
 800a058:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a05a:	2300      	movs	r3, #0
 800a05c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a05e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a062:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a064:	f107 0308 	add.w	r3, r7, #8
 800a068:	4619      	mov	r1, r3
 800a06a:	6878      	ldr	r0, [r7, #4]
 800a06c:	f7ff fd61 	bl	8009b32 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 800a070:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a074:	210d      	movs	r1, #13
 800a076:	6878      	ldr	r0, [r7, #4]
 800a078:	f000 f806 	bl	800a088 <SDMMC_GetCmdResp1>
 800a07c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a07e:	69fb      	ldr	r3, [r7, #28]
}
 800a080:	4618      	mov	r0, r3
 800a082:	3720      	adds	r7, #32
 800a084:	46bd      	mov	sp, r7
 800a086:	bd80      	pop	{r7, pc}

0800a088 <SDMMC_GetCmdResp1>:
  * @param  SDIOx Pointer to SDMMC register base
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 800a088:	b580      	push	{r7, lr}
 800a08a:	b088      	sub	sp, #32
 800a08c:	af00      	add	r7, sp, #0
 800a08e:	60f8      	str	r0, [r7, #12]
 800a090:	460b      	mov	r3, r1
 800a092:	607a      	str	r2, [r7, #4]
 800a094:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800a096:	4b70      	ldr	r3, [pc, #448]	@ (800a258 <SDMMC_GetCmdResp1+0x1d0>)
 800a098:	681b      	ldr	r3, [r3, #0]
 800a09a:	4a70      	ldr	r2, [pc, #448]	@ (800a25c <SDMMC_GetCmdResp1+0x1d4>)
 800a09c:	fba2 2303 	umull	r2, r3, r2, r3
 800a0a0:	0a5a      	lsrs	r2, r3, #9
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	fb02 f303 	mul.w	r3, r2, r3
 800a0a8:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 800a0aa:	69fb      	ldr	r3, [r7, #28]
 800a0ac:	1e5a      	subs	r2, r3, #1
 800a0ae:	61fa      	str	r2, [r7, #28]
 800a0b0:	2b00      	cmp	r3, #0
 800a0b2:	d102      	bne.n	800a0ba <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 800a0b4:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800a0b8:	e0c9      	b.n	800a24e <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDIOx->STA;
 800a0ba:	68fb      	ldr	r3, [r7, #12]
 800a0bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a0be:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a0c0:	69bb      	ldr	r3, [r7, #24]
 800a0c2:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800a0c6:	2b00      	cmp	r3, #0
 800a0c8:	d0ef      	beq.n	800a0aa <SDMMC_GetCmdResp1+0x22>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800a0ca:	69bb      	ldr	r3, [r7, #24]
 800a0cc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a0d0:	2b00      	cmp	r3, #0
 800a0d2:	d1ea      	bne.n	800a0aa <SDMMC_GetCmdResp1+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800a0d4:	68fb      	ldr	r3, [r7, #12]
 800a0d6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a0d8:	f003 0304 	and.w	r3, r3, #4
 800a0dc:	2b00      	cmp	r3, #0
 800a0de:	d004      	beq.n	800a0ea <SDMMC_GetCmdResp1+0x62>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800a0e0:	68fb      	ldr	r3, [r7, #12]
 800a0e2:	2204      	movs	r2, #4
 800a0e4:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800a0e6:	2304      	movs	r3, #4
 800a0e8:	e0b1      	b.n	800a24e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800a0ea:	68fb      	ldr	r3, [r7, #12]
 800a0ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a0ee:	f003 0301 	and.w	r3, r3, #1
 800a0f2:	2b00      	cmp	r3, #0
 800a0f4:	d004      	beq.n	800a100 <SDMMC_GetCmdResp1+0x78>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800a0f6:	68fb      	ldr	r3, [r7, #12]
 800a0f8:	2201      	movs	r2, #1
 800a0fa:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800a0fc:	2301      	movs	r3, #1
 800a0fe:	e0a6      	b.n	800a24e <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800a100:	68fb      	ldr	r3, [r7, #12]
 800a102:	22c5      	movs	r2, #197	@ 0xc5
 800a104:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800a106:	68f8      	ldr	r0, [r7, #12]
 800a108:	f7ff fd3d 	bl	8009b86 <SDIO_GetCommandResponse>
 800a10c:	4603      	mov	r3, r0
 800a10e:	461a      	mov	r2, r3
 800a110:	7afb      	ldrb	r3, [r7, #11]
 800a112:	4293      	cmp	r3, r2
 800a114:	d001      	beq.n	800a11a <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800a116:	2301      	movs	r3, #1
 800a118:	e099      	b.n	800a24e <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800a11a:	2100      	movs	r1, #0
 800a11c:	68f8      	ldr	r0, [r7, #12]
 800a11e:	f7ff fd3f 	bl	8009ba0 <SDIO_GetResponse>
 800a122:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800a124:	697a      	ldr	r2, [r7, #20]
 800a126:	4b4e      	ldr	r3, [pc, #312]	@ (800a260 <SDMMC_GetCmdResp1+0x1d8>)
 800a128:	4013      	ands	r3, r2
 800a12a:	2b00      	cmp	r3, #0
 800a12c:	d101      	bne.n	800a132 <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 800a12e:	2300      	movs	r3, #0
 800a130:	e08d      	b.n	800a24e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800a132:	697b      	ldr	r3, [r7, #20]
 800a134:	2b00      	cmp	r3, #0
 800a136:	da02      	bge.n	800a13e <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800a138:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800a13c:	e087      	b.n	800a24e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800a13e:	697b      	ldr	r3, [r7, #20]
 800a140:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800a144:	2b00      	cmp	r3, #0
 800a146:	d001      	beq.n	800a14c <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800a148:	2340      	movs	r3, #64	@ 0x40
 800a14a:	e080      	b.n	800a24e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800a14c:	697b      	ldr	r3, [r7, #20]
 800a14e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a152:	2b00      	cmp	r3, #0
 800a154:	d001      	beq.n	800a15a <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800a156:	2380      	movs	r3, #128	@ 0x80
 800a158:	e079      	b.n	800a24e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800a15a:	697b      	ldr	r3, [r7, #20]
 800a15c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a160:	2b00      	cmp	r3, #0
 800a162:	d002      	beq.n	800a16a <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800a164:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800a168:	e071      	b.n	800a24e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800a16a:	697b      	ldr	r3, [r7, #20]
 800a16c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a170:	2b00      	cmp	r3, #0
 800a172:	d002      	beq.n	800a17a <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800a174:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a178:	e069      	b.n	800a24e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800a17a:	697b      	ldr	r3, [r7, #20]
 800a17c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800a180:	2b00      	cmp	r3, #0
 800a182:	d002      	beq.n	800a18a <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800a184:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a188:	e061      	b.n	800a24e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800a18a:	697b      	ldr	r3, [r7, #20]
 800a18c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800a190:	2b00      	cmp	r3, #0
 800a192:	d002      	beq.n	800a19a <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800a194:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800a198:	e059      	b.n	800a24e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800a19a:	697b      	ldr	r3, [r7, #20]
 800a19c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a1a0:	2b00      	cmp	r3, #0
 800a1a2:	d002      	beq.n	800a1aa <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800a1a4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a1a8:	e051      	b.n	800a24e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800a1aa:	697b      	ldr	r3, [r7, #20]
 800a1ac:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a1b0:	2b00      	cmp	r3, #0
 800a1b2:	d002      	beq.n	800a1ba <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800a1b4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800a1b8:	e049      	b.n	800a24e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800a1ba:	697b      	ldr	r3, [r7, #20]
 800a1bc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800a1c0:	2b00      	cmp	r3, #0
 800a1c2:	d002      	beq.n	800a1ca <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800a1c4:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800a1c8:	e041      	b.n	800a24e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800a1ca:	697b      	ldr	r3, [r7, #20]
 800a1cc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800a1d0:	2b00      	cmp	r3, #0
 800a1d2:	d002      	beq.n	800a1da <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 800a1d4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a1d8:	e039      	b.n	800a24e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800a1da:	697b      	ldr	r3, [r7, #20]
 800a1dc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800a1e0:	2b00      	cmp	r3, #0
 800a1e2:	d002      	beq.n	800a1ea <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800a1e4:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800a1e8:	e031      	b.n	800a24e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800a1ea:	697b      	ldr	r3, [r7, #20]
 800a1ec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a1f0:	2b00      	cmp	r3, #0
 800a1f2:	d002      	beq.n	800a1fa <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800a1f4:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800a1f8:	e029      	b.n	800a24e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800a1fa:	697b      	ldr	r3, [r7, #20]
 800a1fc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a200:	2b00      	cmp	r3, #0
 800a202:	d002      	beq.n	800a20a <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800a204:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800a208:	e021      	b.n	800a24e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800a20a:	697b      	ldr	r3, [r7, #20]
 800a20c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a210:	2b00      	cmp	r3, #0
 800a212:	d002      	beq.n	800a21a <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800a214:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800a218:	e019      	b.n	800a24e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800a21a:	697b      	ldr	r3, [r7, #20]
 800a21c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a220:	2b00      	cmp	r3, #0
 800a222:	d002      	beq.n	800a22a <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800a224:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800a228:	e011      	b.n	800a24e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800a22a:	697b      	ldr	r3, [r7, #20]
 800a22c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a230:	2b00      	cmp	r3, #0
 800a232:	d002      	beq.n	800a23a <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 800a234:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800a238:	e009      	b.n	800a24e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800a23a:	697b      	ldr	r3, [r7, #20]
 800a23c:	f003 0308 	and.w	r3, r3, #8
 800a240:	2b00      	cmp	r3, #0
 800a242:	d002      	beq.n	800a24a <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800a244:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 800a248:	e001      	b.n	800a24e <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800a24a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 800a24e:	4618      	mov	r0, r3
 800a250:	3720      	adds	r7, #32
 800a252:	46bd      	mov	sp, r7
 800a254:	bd80      	pop	{r7, pc}
 800a256:	bf00      	nop
 800a258:	20000008 	.word	0x20000008
 800a25c:	10624dd3 	.word	0x10624dd3
 800a260:	fdffe008 	.word	0xfdffe008

0800a264 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 800a264:	b480      	push	{r7}
 800a266:	b085      	sub	sp, #20
 800a268:	af00      	add	r7, sp, #0
 800a26a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800a26c:	4b1f      	ldr	r3, [pc, #124]	@ (800a2ec <SDMMC_GetCmdResp2+0x88>)
 800a26e:	681b      	ldr	r3, [r3, #0]
 800a270:	4a1f      	ldr	r2, [pc, #124]	@ (800a2f0 <SDMMC_GetCmdResp2+0x8c>)
 800a272:	fba2 2303 	umull	r2, r3, r2, r3
 800a276:	0a5b      	lsrs	r3, r3, #9
 800a278:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a27c:	fb02 f303 	mul.w	r3, r2, r3
 800a280:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800a282:	68fb      	ldr	r3, [r7, #12]
 800a284:	1e5a      	subs	r2, r3, #1
 800a286:	60fa      	str	r2, [r7, #12]
 800a288:	2b00      	cmp	r3, #0
 800a28a:	d102      	bne.n	800a292 <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800a28c:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800a290:	e026      	b.n	800a2e0 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDIOx->STA;
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a296:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a298:	68bb      	ldr	r3, [r7, #8]
 800a29a:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800a29e:	2b00      	cmp	r3, #0
 800a2a0:	d0ef      	beq.n	800a282 <SDMMC_GetCmdResp2+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800a2a2:	68bb      	ldr	r3, [r7, #8]
 800a2a4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a2a8:	2b00      	cmp	r3, #0
 800a2aa:	d1ea      	bne.n	800a282 <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a2b0:	f003 0304 	and.w	r3, r3, #4
 800a2b4:	2b00      	cmp	r3, #0
 800a2b6:	d004      	beq.n	800a2c2 <SDMMC_GetCmdResp2+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800a2b8:	687b      	ldr	r3, [r7, #4]
 800a2ba:	2204      	movs	r2, #4
 800a2bc:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800a2be:	2304      	movs	r3, #4
 800a2c0:	e00e      	b.n	800a2e0 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a2c6:	f003 0301 	and.w	r3, r3, #1
 800a2ca:	2b00      	cmp	r3, #0
 800a2cc:	d004      	beq.n	800a2d8 <SDMMC_GetCmdResp2+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800a2ce:	687b      	ldr	r3, [r7, #4]
 800a2d0:	2201      	movs	r2, #1
 800a2d2:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800a2d4:	2301      	movs	r3, #1
 800a2d6:	e003      	b.n	800a2e0 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800a2d8:	687b      	ldr	r3, [r7, #4]
 800a2da:	22c5      	movs	r2, #197	@ 0xc5
 800a2dc:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 800a2de:	2300      	movs	r3, #0
}
 800a2e0:	4618      	mov	r0, r3
 800a2e2:	3714      	adds	r7, #20
 800a2e4:	46bd      	mov	sp, r7
 800a2e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2ea:	4770      	bx	lr
 800a2ec:	20000008 	.word	0x20000008
 800a2f0:	10624dd3 	.word	0x10624dd3

0800a2f4 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 800a2f4:	b480      	push	{r7}
 800a2f6:	b085      	sub	sp, #20
 800a2f8:	af00      	add	r7, sp, #0
 800a2fa:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800a2fc:	4b1a      	ldr	r3, [pc, #104]	@ (800a368 <SDMMC_GetCmdResp3+0x74>)
 800a2fe:	681b      	ldr	r3, [r3, #0]
 800a300:	4a1a      	ldr	r2, [pc, #104]	@ (800a36c <SDMMC_GetCmdResp3+0x78>)
 800a302:	fba2 2303 	umull	r2, r3, r2, r3
 800a306:	0a5b      	lsrs	r3, r3, #9
 800a308:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a30c:	fb02 f303 	mul.w	r3, r2, r3
 800a310:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800a312:	68fb      	ldr	r3, [r7, #12]
 800a314:	1e5a      	subs	r2, r3, #1
 800a316:	60fa      	str	r2, [r7, #12]
 800a318:	2b00      	cmp	r3, #0
 800a31a:	d102      	bne.n	800a322 <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800a31c:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800a320:	e01b      	b.n	800a35a <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDIOx->STA;
 800a322:	687b      	ldr	r3, [r7, #4]
 800a324:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a326:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a328:	68bb      	ldr	r3, [r7, #8]
 800a32a:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800a32e:	2b00      	cmp	r3, #0
 800a330:	d0ef      	beq.n	800a312 <SDMMC_GetCmdResp3+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800a332:	68bb      	ldr	r3, [r7, #8]
 800a334:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a338:	2b00      	cmp	r3, #0
 800a33a:	d1ea      	bne.n	800a312 <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800a33c:	687b      	ldr	r3, [r7, #4]
 800a33e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a340:	f003 0304 	and.w	r3, r3, #4
 800a344:	2b00      	cmp	r3, #0
 800a346:	d004      	beq.n	800a352 <SDMMC_GetCmdResp3+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	2204      	movs	r2, #4
 800a34c:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800a34e:	2304      	movs	r3, #4
 800a350:	e003      	b.n	800a35a <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800a352:	687b      	ldr	r3, [r7, #4]
 800a354:	22c5      	movs	r2, #197	@ 0xc5
 800a356:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800a358:	2300      	movs	r3, #0
}
 800a35a:	4618      	mov	r0, r3
 800a35c:	3714      	adds	r7, #20
 800a35e:	46bd      	mov	sp, r7
 800a360:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a364:	4770      	bx	lr
 800a366:	bf00      	nop
 800a368:	20000008 	.word	0x20000008
 800a36c:	10624dd3 	.word	0x10624dd3

0800a370 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 800a370:	b580      	push	{r7, lr}
 800a372:	b088      	sub	sp, #32
 800a374:	af00      	add	r7, sp, #0
 800a376:	60f8      	str	r0, [r7, #12]
 800a378:	460b      	mov	r3, r1
 800a37a:	607a      	str	r2, [r7, #4]
 800a37c:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800a37e:	4b35      	ldr	r3, [pc, #212]	@ (800a454 <SDMMC_GetCmdResp6+0xe4>)
 800a380:	681b      	ldr	r3, [r3, #0]
 800a382:	4a35      	ldr	r2, [pc, #212]	@ (800a458 <SDMMC_GetCmdResp6+0xe8>)
 800a384:	fba2 2303 	umull	r2, r3, r2, r3
 800a388:	0a5b      	lsrs	r3, r3, #9
 800a38a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a38e:	fb02 f303 	mul.w	r3, r2, r3
 800a392:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 800a394:	69fb      	ldr	r3, [r7, #28]
 800a396:	1e5a      	subs	r2, r3, #1
 800a398:	61fa      	str	r2, [r7, #28]
 800a39a:	2b00      	cmp	r3, #0
 800a39c:	d102      	bne.n	800a3a4 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 800a39e:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800a3a2:	e052      	b.n	800a44a <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDIOx->STA;
 800a3a4:	68fb      	ldr	r3, [r7, #12]
 800a3a6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a3a8:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a3aa:	69bb      	ldr	r3, [r7, #24]
 800a3ac:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800a3b0:	2b00      	cmp	r3, #0
 800a3b2:	d0ef      	beq.n	800a394 <SDMMC_GetCmdResp6+0x24>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800a3b4:	69bb      	ldr	r3, [r7, #24]
 800a3b6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a3ba:	2b00      	cmp	r3, #0
 800a3bc:	d1ea      	bne.n	800a394 <SDMMC_GetCmdResp6+0x24>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800a3be:	68fb      	ldr	r3, [r7, #12]
 800a3c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a3c2:	f003 0304 	and.w	r3, r3, #4
 800a3c6:	2b00      	cmp	r3, #0
 800a3c8:	d004      	beq.n	800a3d4 <SDMMC_GetCmdResp6+0x64>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800a3ca:	68fb      	ldr	r3, [r7, #12]
 800a3cc:	2204      	movs	r2, #4
 800a3ce:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800a3d0:	2304      	movs	r3, #4
 800a3d2:	e03a      	b.n	800a44a <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800a3d4:	68fb      	ldr	r3, [r7, #12]
 800a3d6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a3d8:	f003 0301 	and.w	r3, r3, #1
 800a3dc:	2b00      	cmp	r3, #0
 800a3de:	d004      	beq.n	800a3ea <SDMMC_GetCmdResp6+0x7a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800a3e0:	68fb      	ldr	r3, [r7, #12]
 800a3e2:	2201      	movs	r2, #1
 800a3e4:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800a3e6:	2301      	movs	r3, #1
 800a3e8:	e02f      	b.n	800a44a <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800a3ea:	68f8      	ldr	r0, [r7, #12]
 800a3ec:	f7ff fbcb 	bl	8009b86 <SDIO_GetCommandResponse>
 800a3f0:	4603      	mov	r3, r0
 800a3f2:	461a      	mov	r2, r3
 800a3f4:	7afb      	ldrb	r3, [r7, #11]
 800a3f6:	4293      	cmp	r3, r2
 800a3f8:	d001      	beq.n	800a3fe <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800a3fa:	2301      	movs	r3, #1
 800a3fc:	e025      	b.n	800a44a <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800a3fe:	68fb      	ldr	r3, [r7, #12]
 800a400:	22c5      	movs	r2, #197	@ 0xc5
 800a402:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800a404:	2100      	movs	r1, #0
 800a406:	68f8      	ldr	r0, [r7, #12]
 800a408:	f7ff fbca 	bl	8009ba0 <SDIO_GetResponse>
 800a40c:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 800a40e:	697b      	ldr	r3, [r7, #20]
 800a410:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 800a414:	2b00      	cmp	r3, #0
 800a416:	d106      	bne.n	800a426 <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 800a418:	697b      	ldr	r3, [r7, #20]
 800a41a:	0c1b      	lsrs	r3, r3, #16
 800a41c:	b29a      	uxth	r2, r3
 800a41e:	687b      	ldr	r3, [r7, #4]
 800a420:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 800a422:	2300      	movs	r3, #0
 800a424:	e011      	b.n	800a44a <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800a426:	697b      	ldr	r3, [r7, #20]
 800a428:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a42c:	2b00      	cmp	r3, #0
 800a42e:	d002      	beq.n	800a436 <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800a430:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800a434:	e009      	b.n	800a44a <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800a436:	697b      	ldr	r3, [r7, #20]
 800a438:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a43c:	2b00      	cmp	r3, #0
 800a43e:	d002      	beq.n	800a446 <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800a440:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a444:	e001      	b.n	800a44a <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800a446:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 800a44a:	4618      	mov	r0, r3
 800a44c:	3720      	adds	r7, #32
 800a44e:	46bd      	mov	sp, r7
 800a450:	bd80      	pop	{r7, pc}
 800a452:	bf00      	nop
 800a454:	20000008 	.word	0x20000008
 800a458:	10624dd3 	.word	0x10624dd3

0800a45c <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 800a45c:	b480      	push	{r7}
 800a45e:	b085      	sub	sp, #20
 800a460:	af00      	add	r7, sp, #0
 800a462:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800a464:	4b22      	ldr	r3, [pc, #136]	@ (800a4f0 <SDMMC_GetCmdResp7+0x94>)
 800a466:	681b      	ldr	r3, [r3, #0]
 800a468:	4a22      	ldr	r2, [pc, #136]	@ (800a4f4 <SDMMC_GetCmdResp7+0x98>)
 800a46a:	fba2 2303 	umull	r2, r3, r2, r3
 800a46e:	0a5b      	lsrs	r3, r3, #9
 800a470:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a474:	fb02 f303 	mul.w	r3, r2, r3
 800a478:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800a47a:	68fb      	ldr	r3, [r7, #12]
 800a47c:	1e5a      	subs	r2, r3, #1
 800a47e:	60fa      	str	r2, [r7, #12]
 800a480:	2b00      	cmp	r3, #0
 800a482:	d102      	bne.n	800a48a <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800a484:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800a488:	e02c      	b.n	800a4e4 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDIOx->STA;
 800a48a:	687b      	ldr	r3, [r7, #4]
 800a48c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a48e:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a490:	68bb      	ldr	r3, [r7, #8]
 800a492:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800a496:	2b00      	cmp	r3, #0
 800a498:	d0ef      	beq.n	800a47a <SDMMC_GetCmdResp7+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800a49a:	68bb      	ldr	r3, [r7, #8]
 800a49c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a4a0:	2b00      	cmp	r3, #0
 800a4a2:	d1ea      	bne.n	800a47a <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a4a8:	f003 0304 	and.w	r3, r3, #4
 800a4ac:	2b00      	cmp	r3, #0
 800a4ae:	d004      	beq.n	800a4ba <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	2204      	movs	r2, #4
 800a4b4:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800a4b6:	2304      	movs	r3, #4
 800a4b8:	e014      	b.n	800a4e4 <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800a4ba:	687b      	ldr	r3, [r7, #4]
 800a4bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a4be:	f003 0301 	and.w	r3, r3, #1
 800a4c2:	2b00      	cmp	r3, #0
 800a4c4:	d004      	beq.n	800a4d0 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800a4c6:	687b      	ldr	r3, [r7, #4]
 800a4c8:	2201      	movs	r2, #1
 800a4ca:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800a4cc:	2301      	movs	r3, #1
 800a4ce:	e009      	b.n	800a4e4 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a4d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a4d8:	2b00      	cmp	r3, #0
 800a4da:	d002      	beq.n	800a4e2 <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	2240      	movs	r2, #64	@ 0x40
 800a4e0:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800a4e2:	2300      	movs	r3, #0
  
}
 800a4e4:	4618      	mov	r0, r3
 800a4e6:	3714      	adds	r7, #20
 800a4e8:	46bd      	mov	sp, r7
 800a4ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4ee:	4770      	bx	lr
 800a4f0:	20000008 	.word	0x20000008
 800a4f4:	10624dd3 	.word	0x10624dd3

0800a4f8 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 800a4f8:	b480      	push	{r7}
 800a4fa:	b085      	sub	sp, #20
 800a4fc:	af00      	add	r7, sp, #0
 800a4fe:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800a500:	4b11      	ldr	r3, [pc, #68]	@ (800a548 <SDMMC_GetCmdError+0x50>)
 800a502:	681b      	ldr	r3, [r3, #0]
 800a504:	4a11      	ldr	r2, [pc, #68]	@ (800a54c <SDMMC_GetCmdError+0x54>)
 800a506:	fba2 2303 	umull	r2, r3, r2, r3
 800a50a:	0a5b      	lsrs	r3, r3, #9
 800a50c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a510:	fb02 f303 	mul.w	r3, r2, r3
 800a514:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800a516:	68fb      	ldr	r3, [r7, #12]
 800a518:	1e5a      	subs	r2, r3, #1
 800a51a:	60fa      	str	r2, [r7, #12]
 800a51c:	2b00      	cmp	r3, #0
 800a51e:	d102      	bne.n	800a526 <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800a520:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800a524:	e009      	b.n	800a53a <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 800a526:	687b      	ldr	r3, [r7, #4]
 800a528:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a52a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a52e:	2b00      	cmp	r3, #0
 800a530:	d0f1      	beq.n	800a516 <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800a532:	687b      	ldr	r3, [r7, #4]
 800a534:	22c5      	movs	r2, #197	@ 0xc5
 800a536:	639a      	str	r2, [r3, #56]	@ 0x38
  
  return SDMMC_ERROR_NONE;
 800a538:	2300      	movs	r3, #0
}
 800a53a:	4618      	mov	r0, r3
 800a53c:	3714      	adds	r7, #20
 800a53e:	46bd      	mov	sp, r7
 800a540:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a544:	4770      	bx	lr
 800a546:	bf00      	nop
 800a548:	20000008 	.word	0x20000008
 800a54c:	10624dd3 	.word	0x10624dd3

0800a550 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800a550:	b580      	push	{r7, lr}
 800a552:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800a554:	4904      	ldr	r1, [pc, #16]	@ (800a568 <MX_FATFS_Init+0x18>)
 800a556:	4805      	ldr	r0, [pc, #20]	@ (800a56c <MX_FATFS_Init+0x1c>)
 800a558:	f002 fdda 	bl	800d110 <FATFS_LinkDriver>
 800a55c:	4603      	mov	r3, r0
 800a55e:	461a      	mov	r2, r3
 800a560:	4b03      	ldr	r3, [pc, #12]	@ (800a570 <MX_FATFS_Init+0x20>)
 800a562:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800a564:	bf00      	nop
 800a566:	bd80      	pop	{r7, pc}
 800a568:	20002b18 	.word	0x20002b18
 800a56c:	0801319c 	.word	0x0801319c
 800a570:	20002b14 	.word	0x20002b14

0800a574 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800a574:	b480      	push	{r7}
 800a576:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 800a578:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 800a57a:	4618      	mov	r0, r3
 800a57c:	46bd      	mov	sp, r7
 800a57e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a582:	4770      	bx	lr

0800a584 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 800a584:	b580      	push	{r7, lr}
 800a586:	b082      	sub	sp, #8
 800a588:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 800a58a:	2300      	movs	r3, #0
 800a58c:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800a58e:	f000 f896 	bl	800a6be <BSP_SD_IsDetected>
 800a592:	4603      	mov	r3, r0
 800a594:	2b01      	cmp	r3, #1
 800a596:	d001      	beq.n	800a59c <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 800a598:	2301      	movs	r3, #1
 800a59a:	e012      	b.n	800a5c2 <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 800a59c:	480b      	ldr	r0, [pc, #44]	@ (800a5cc <BSP_SD_Init+0x48>)
 800a59e:	f7fc fa65 	bl	8006a6c <HAL_SD_Init>
 800a5a2:	4603      	mov	r3, r0
 800a5a4:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 800a5a6:	79fb      	ldrb	r3, [r7, #7]
 800a5a8:	2b00      	cmp	r3, #0
 800a5aa:	d109      	bne.n	800a5c0 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 800a5ac:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800a5b0:	4806      	ldr	r0, [pc, #24]	@ (800a5cc <BSP_SD_Init+0x48>)
 800a5b2:	f7fd f833 	bl	800761c <HAL_SD_ConfigWideBusOperation>
 800a5b6:	4603      	mov	r3, r0
 800a5b8:	2b00      	cmp	r3, #0
 800a5ba:	d001      	beq.n	800a5c0 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 800a5bc:	2301      	movs	r3, #1
 800a5be:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 800a5c0:	79fb      	ldrb	r3, [r7, #7]
}
 800a5c2:	4618      	mov	r0, r3
 800a5c4:	3708      	adds	r7, #8
 800a5c6:	46bd      	mov	sp, r7
 800a5c8:	bd80      	pop	{r7, pc}
 800a5ca:	bf00      	nop
 800a5cc:	2000260c 	.word	0x2000260c

0800a5d0 <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 800a5d0:	b580      	push	{r7, lr}
 800a5d2:	b086      	sub	sp, #24
 800a5d4:	af00      	add	r7, sp, #0
 800a5d6:	60f8      	str	r0, [r7, #12]
 800a5d8:	60b9      	str	r1, [r7, #8]
 800a5da:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800a5dc:	2300      	movs	r3, #0
 800a5de:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 800a5e0:	687b      	ldr	r3, [r7, #4]
 800a5e2:	68ba      	ldr	r2, [r7, #8]
 800a5e4:	68f9      	ldr	r1, [r7, #12]
 800a5e6:	4806      	ldr	r0, [pc, #24]	@ (800a600 <BSP_SD_ReadBlocks_DMA+0x30>)
 800a5e8:	f7fc faf0 	bl	8006bcc <HAL_SD_ReadBlocks_DMA>
 800a5ec:	4603      	mov	r3, r0
 800a5ee:	2b00      	cmp	r3, #0
 800a5f0:	d001      	beq.n	800a5f6 <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800a5f2:	2301      	movs	r3, #1
 800a5f4:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800a5f6:	7dfb      	ldrb	r3, [r7, #23]
}
 800a5f8:	4618      	mov	r0, r3
 800a5fa:	3718      	adds	r7, #24
 800a5fc:	46bd      	mov	sp, r7
 800a5fe:	bd80      	pop	{r7, pc}
 800a600:	2000260c 	.word	0x2000260c

0800a604 <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 800a604:	b580      	push	{r7, lr}
 800a606:	b086      	sub	sp, #24
 800a608:	af00      	add	r7, sp, #0
 800a60a:	60f8      	str	r0, [r7, #12]
 800a60c:	60b9      	str	r1, [r7, #8]
 800a60e:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800a610:	2300      	movs	r3, #0
 800a612:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 800a614:	687b      	ldr	r3, [r7, #4]
 800a616:	68ba      	ldr	r2, [r7, #8]
 800a618:	68f9      	ldr	r1, [r7, #12]
 800a61a:	4806      	ldr	r0, [pc, #24]	@ (800a634 <BSP_SD_WriteBlocks_DMA+0x30>)
 800a61c:	f7fc fbb8 	bl	8006d90 <HAL_SD_WriteBlocks_DMA>
 800a620:	4603      	mov	r3, r0
 800a622:	2b00      	cmp	r3, #0
 800a624:	d001      	beq.n	800a62a <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800a626:	2301      	movs	r3, #1
 800a628:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800a62a:	7dfb      	ldrb	r3, [r7, #23]
}
 800a62c:	4618      	mov	r0, r3
 800a62e:	3718      	adds	r7, #24
 800a630:	46bd      	mov	sp, r7
 800a632:	bd80      	pop	{r7, pc}
 800a634:	2000260c 	.word	0x2000260c

0800a638 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 800a638:	b580      	push	{r7, lr}
 800a63a:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800a63c:	4805      	ldr	r0, [pc, #20]	@ (800a654 <BSP_SD_GetCardState+0x1c>)
 800a63e:	f7fd f887 	bl	8007750 <HAL_SD_GetCardState>
 800a642:	4603      	mov	r3, r0
 800a644:	2b04      	cmp	r3, #4
 800a646:	bf14      	ite	ne
 800a648:	2301      	movne	r3, #1
 800a64a:	2300      	moveq	r3, #0
 800a64c:	b2db      	uxtb	r3, r3
}
 800a64e:	4618      	mov	r0, r3
 800a650:	bd80      	pop	{r7, pc}
 800a652:	bf00      	nop
 800a654:	2000260c 	.word	0x2000260c

0800a658 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 800a658:	b580      	push	{r7, lr}
 800a65a:	b082      	sub	sp, #8
 800a65c:	af00      	add	r7, sp, #0
 800a65e:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 800a660:	6879      	ldr	r1, [r7, #4]
 800a662:	4803      	ldr	r0, [pc, #12]	@ (800a670 <BSP_SD_GetCardInfo+0x18>)
 800a664:	f7fc ffae 	bl	80075c4 <HAL_SD_GetCardInfo>
}
 800a668:	bf00      	nop
 800a66a:	3708      	adds	r7, #8
 800a66c:	46bd      	mov	sp, r7
 800a66e:	bd80      	pop	{r7, pc}
 800a670:	2000260c 	.word	0x2000260c

0800a674 <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 800a674:	b580      	push	{r7, lr}
 800a676:	b082      	sub	sp, #8
 800a678:	af00      	add	r7, sp, #0
 800a67a:	6078      	str	r0, [r7, #4]
  BSP_SD_AbortCallback();
 800a67c:	f000 f818 	bl	800a6b0 <BSP_SD_AbortCallback>
}
 800a680:	bf00      	nop
 800a682:	3708      	adds	r7, #8
 800a684:	46bd      	mov	sp, r7
 800a686:	bd80      	pop	{r7, pc}

0800a688 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 800a688:	b580      	push	{r7, lr}
 800a68a:	b082      	sub	sp, #8
 800a68c:	af00      	add	r7, sp, #0
 800a68e:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 800a690:	f000 f98c 	bl	800a9ac <BSP_SD_WriteCpltCallback>
}
 800a694:	bf00      	nop
 800a696:	3708      	adds	r7, #8
 800a698:	46bd      	mov	sp, r7
 800a69a:	bd80      	pop	{r7, pc}

0800a69c <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 800a69c:	b580      	push	{r7, lr}
 800a69e:	b082      	sub	sp, #8
 800a6a0:	af00      	add	r7, sp, #0
 800a6a2:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 800a6a4:	f000 f98e 	bl	800a9c4 <BSP_SD_ReadCpltCallback>
}
 800a6a8:	bf00      	nop
 800a6aa:	3708      	adds	r7, #8
 800a6ac:	46bd      	mov	sp, r7
 800a6ae:	bd80      	pop	{r7, pc}

0800a6b0 <BSP_SD_AbortCallback>:
  * @brief BSP SD Abort callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_AbortCallback(void)
{
 800a6b0:	b480      	push	{r7}
 800a6b2:	af00      	add	r7, sp, #0

}
 800a6b4:	bf00      	nop
 800a6b6:	46bd      	mov	sp, r7
 800a6b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6bc:	4770      	bx	lr

0800a6be <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800a6be:	b480      	push	{r7}
 800a6c0:	b083      	sub	sp, #12
 800a6c2:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800a6c4:	2301      	movs	r3, #1
 800a6c6:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN 1 */
  /* user code can be inserted here */
  /* USER CODE END 1 */

  return status;
 800a6c8:	79fb      	ldrb	r3, [r7, #7]
 800a6ca:	b2db      	uxtb	r3, r3
}
 800a6cc:	4618      	mov	r0, r3
 800a6ce:	370c      	adds	r7, #12
 800a6d0:	46bd      	mov	sp, r7
 800a6d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6d6:	4770      	bx	lr

0800a6d8 <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 800a6d8:	b580      	push	{r7, lr}
 800a6da:	b084      	sub	sp, #16
 800a6dc:	af00      	add	r7, sp, #0
 800a6de:	6078      	str	r0, [r7, #4]
  uint32_t timer = HAL_GetTick();
 800a6e0:	f7f8 ffd4 	bl	800368c <HAL_GetTick>
 800a6e4:	60f8      	str	r0, [r7, #12]
  /* block until SDIO IP is ready again or a timeout occur */
  while(HAL_GetTick() - timer < timeout)
 800a6e6:	e006      	b.n	800a6f6 <SD_CheckStatusWithTimeout+0x1e>
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800a6e8:	f7ff ffa6 	bl	800a638 <BSP_SD_GetCardState>
 800a6ec:	4603      	mov	r3, r0
 800a6ee:	2b00      	cmp	r3, #0
 800a6f0:	d101      	bne.n	800a6f6 <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 800a6f2:	2300      	movs	r3, #0
 800a6f4:	e009      	b.n	800a70a <SD_CheckStatusWithTimeout+0x32>
  while(HAL_GetTick() - timer < timeout)
 800a6f6:	f7f8 ffc9 	bl	800368c <HAL_GetTick>
 800a6fa:	4602      	mov	r2, r0
 800a6fc:	68fb      	ldr	r3, [r7, #12]
 800a6fe:	1ad3      	subs	r3, r2, r3
 800a700:	687a      	ldr	r2, [r7, #4]
 800a702:	429a      	cmp	r2, r3
 800a704:	d8f0      	bhi.n	800a6e8 <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 800a706:	f04f 33ff 	mov.w	r3, #4294967295
}
 800a70a:	4618      	mov	r0, r3
 800a70c:	3710      	adds	r7, #16
 800a70e:	46bd      	mov	sp, r7
 800a710:	bd80      	pop	{r7, pc}
	...

0800a714 <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 800a714:	b580      	push	{r7, lr}
 800a716:	b082      	sub	sp, #8
 800a718:	af00      	add	r7, sp, #0
 800a71a:	4603      	mov	r3, r0
 800a71c:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800a71e:	4b0b      	ldr	r3, [pc, #44]	@ (800a74c <SD_CheckStatus+0x38>)
 800a720:	2201      	movs	r2, #1
 800a722:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 800a724:	f7ff ff88 	bl	800a638 <BSP_SD_GetCardState>
 800a728:	4603      	mov	r3, r0
 800a72a:	2b00      	cmp	r3, #0
 800a72c:	d107      	bne.n	800a73e <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800a72e:	4b07      	ldr	r3, [pc, #28]	@ (800a74c <SD_CheckStatus+0x38>)
 800a730:	781b      	ldrb	r3, [r3, #0]
 800a732:	b2db      	uxtb	r3, r3
 800a734:	f023 0301 	bic.w	r3, r3, #1
 800a738:	b2da      	uxtb	r2, r3
 800a73a:	4b04      	ldr	r3, [pc, #16]	@ (800a74c <SD_CheckStatus+0x38>)
 800a73c:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 800a73e:	4b03      	ldr	r3, [pc, #12]	@ (800a74c <SD_CheckStatus+0x38>)
 800a740:	781b      	ldrb	r3, [r3, #0]
 800a742:	b2db      	uxtb	r3, r3
}
 800a744:	4618      	mov	r0, r3
 800a746:	3708      	adds	r7, #8
 800a748:	46bd      	mov	sp, r7
 800a74a:	bd80      	pop	{r7, pc}
 800a74c:	20000011 	.word	0x20000011

0800a750 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800a750:	b580      	push	{r7, lr}
 800a752:	b082      	sub	sp, #8
 800a754:	af00      	add	r7, sp, #0
 800a756:	4603      	mov	r3, r0
 800a758:	71fb      	strb	r3, [r7, #7]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 800a75a:	f7ff ff13 	bl	800a584 <BSP_SD_Init>
 800a75e:	4603      	mov	r3, r0
 800a760:	2b00      	cmp	r3, #0
 800a762:	d107      	bne.n	800a774 <SD_initialize+0x24>
  {
    Stat = SD_CheckStatus(lun);
 800a764:	79fb      	ldrb	r3, [r7, #7]
 800a766:	4618      	mov	r0, r3
 800a768:	f7ff ffd4 	bl	800a714 <SD_CheckStatus>
 800a76c:	4603      	mov	r3, r0
 800a76e:	461a      	mov	r2, r3
 800a770:	4b04      	ldr	r3, [pc, #16]	@ (800a784 <SD_initialize+0x34>)
 800a772:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 800a774:	4b03      	ldr	r3, [pc, #12]	@ (800a784 <SD_initialize+0x34>)
 800a776:	781b      	ldrb	r3, [r3, #0]
 800a778:	b2db      	uxtb	r3, r3
}
 800a77a:	4618      	mov	r0, r3
 800a77c:	3708      	adds	r7, #8
 800a77e:	46bd      	mov	sp, r7
 800a780:	bd80      	pop	{r7, pc}
 800a782:	bf00      	nop
 800a784:	20000011 	.word	0x20000011

0800a788 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800a788:	b580      	push	{r7, lr}
 800a78a:	b082      	sub	sp, #8
 800a78c:	af00      	add	r7, sp, #0
 800a78e:	4603      	mov	r3, r0
 800a790:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 800a792:	79fb      	ldrb	r3, [r7, #7]
 800a794:	4618      	mov	r0, r3
 800a796:	f7ff ffbd 	bl	800a714 <SD_CheckStatus>
 800a79a:	4603      	mov	r3, r0
}
 800a79c:	4618      	mov	r0, r3
 800a79e:	3708      	adds	r7, #8
 800a7a0:	46bd      	mov	sp, r7
 800a7a2:	bd80      	pop	{r7, pc}

0800a7a4 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800a7a4:	b580      	push	{r7, lr}
 800a7a6:	b086      	sub	sp, #24
 800a7a8:	af00      	add	r7, sp, #0
 800a7aa:	60b9      	str	r1, [r7, #8]
 800a7ac:	607a      	str	r2, [r7, #4]
 800a7ae:	603b      	str	r3, [r7, #0]
 800a7b0:	4603      	mov	r3, r0
 800a7b2:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800a7b4:	2301      	movs	r3, #1
 800a7b6:	75fb      	strb	r3, [r7, #23]

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800a7b8:	f247 5030 	movw	r0, #30000	@ 0x7530
 800a7bc:	f7ff ff8c 	bl	800a6d8 <SD_CheckStatusWithTimeout>
 800a7c0:	4603      	mov	r3, r0
 800a7c2:	2b00      	cmp	r3, #0
 800a7c4:	da01      	bge.n	800a7ca <SD_read+0x26>
  {
    return res;
 800a7c6:	7dfb      	ldrb	r3, [r7, #23]
 800a7c8:	e03b      	b.n	800a842 <SD_read+0x9e>

#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    if(BSP_SD_ReadBlocks_DMA((uint32_t*)buff,
 800a7ca:	683a      	ldr	r2, [r7, #0]
 800a7cc:	6879      	ldr	r1, [r7, #4]
 800a7ce:	68b8      	ldr	r0, [r7, #8]
 800a7d0:	f7ff fefe 	bl	800a5d0 <BSP_SD_ReadBlocks_DMA>
 800a7d4:	4603      	mov	r3, r0
 800a7d6:	2b00      	cmp	r3, #0
 800a7d8:	d132      	bne.n	800a840 <SD_read+0x9c>
                             (uint32_t) (sector),
                             count) == MSD_OK)
    {
      ReadStatus = 0;
 800a7da:	4b1c      	ldr	r3, [pc, #112]	@ (800a84c <SD_read+0xa8>)
 800a7dc:	2200      	movs	r2, #0
 800a7de:	601a      	str	r2, [r3, #0]
      /* Wait that the reading process is completed or a timeout occurs */
      timeout = HAL_GetTick();
 800a7e0:	f7f8 ff54 	bl	800368c <HAL_GetTick>
 800a7e4:	6138      	str	r0, [r7, #16]
      while((ReadStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 800a7e6:	bf00      	nop
 800a7e8:	4b18      	ldr	r3, [pc, #96]	@ (800a84c <SD_read+0xa8>)
 800a7ea:	681b      	ldr	r3, [r3, #0]
 800a7ec:	2b00      	cmp	r3, #0
 800a7ee:	d108      	bne.n	800a802 <SD_read+0x5e>
 800a7f0:	f7f8 ff4c 	bl	800368c <HAL_GetTick>
 800a7f4:	4602      	mov	r2, r0
 800a7f6:	693b      	ldr	r3, [r7, #16]
 800a7f8:	1ad3      	subs	r3, r2, r3
 800a7fa:	f247 522f 	movw	r2, #29999	@ 0x752f
 800a7fe:	4293      	cmp	r3, r2
 800a800:	d9f2      	bls.n	800a7e8 <SD_read+0x44>
      {
      }
      /* in case of a timeout return error */
      if (ReadStatus == 0)
 800a802:	4b12      	ldr	r3, [pc, #72]	@ (800a84c <SD_read+0xa8>)
 800a804:	681b      	ldr	r3, [r3, #0]
 800a806:	2b00      	cmp	r3, #0
 800a808:	d102      	bne.n	800a810 <SD_read+0x6c>
      {
        res = RES_ERROR;
 800a80a:	2301      	movs	r3, #1
 800a80c:	75fb      	strb	r3, [r7, #23]
 800a80e:	e017      	b.n	800a840 <SD_read+0x9c>
      }
      else
      {
        ReadStatus = 0;
 800a810:	4b0e      	ldr	r3, [pc, #56]	@ (800a84c <SD_read+0xa8>)
 800a812:	2200      	movs	r2, #0
 800a814:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 800a816:	f7f8 ff39 	bl	800368c <HAL_GetTick>
 800a81a:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800a81c:	e007      	b.n	800a82e <SD_read+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800a81e:	f7ff ff0b 	bl	800a638 <BSP_SD_GetCardState>
 800a822:	4603      	mov	r3, r0
 800a824:	2b00      	cmp	r3, #0
 800a826:	d102      	bne.n	800a82e <SD_read+0x8a>
          {
            res = RES_OK;
 800a828:	2300      	movs	r3, #0
 800a82a:	75fb      	strb	r3, [r7, #23]
            adjust the address and the D-Cache size to invalidate accordingly.
            */
            alignedAddr = (uint32_t)buff & ~0x1F;
            SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
            break;
 800a82c:	e008      	b.n	800a840 <SD_read+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800a82e:	f7f8 ff2d 	bl	800368c <HAL_GetTick>
 800a832:	4602      	mov	r2, r0
 800a834:	693b      	ldr	r3, [r7, #16]
 800a836:	1ad3      	subs	r3, r2, r3
 800a838:	f247 522f 	movw	r2, #29999	@ 0x752f
 800a83c:	4293      	cmp	r3, r2
 800a83e:	d9ee      	bls.n	800a81e <SD_read+0x7a>
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif

  return res;
 800a840:	7dfb      	ldrb	r3, [r7, #23]
}
 800a842:	4618      	mov	r0, r3
 800a844:	3718      	adds	r7, #24
 800a846:	46bd      	mov	sp, r7
 800a848:	bd80      	pop	{r7, pc}
 800a84a:	bf00      	nop
 800a84c:	20002b20 	.word	0x20002b20

0800a850 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800a850:	b580      	push	{r7, lr}
 800a852:	b086      	sub	sp, #24
 800a854:	af00      	add	r7, sp, #0
 800a856:	60b9      	str	r1, [r7, #8]
 800a858:	607a      	str	r2, [r7, #4]
 800a85a:	603b      	str	r3, [r7, #0]
 800a85c:	4603      	mov	r3, r0
 800a85e:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800a860:	2301      	movs	r3, #1
 800a862:	75fb      	strb	r3, [r7, #23]
#if defined(ENABLE_SCRATCH_BUFFER)
  uint8_t ret;
  int i;
#endif

   WriteStatus = 0;
 800a864:	4b24      	ldr	r3, [pc, #144]	@ (800a8f8 <SD_write+0xa8>)
 800a866:	2200      	movs	r2, #0
 800a868:	601a      	str	r2, [r3, #0]
#if (ENABLE_SD_DMA_CACHE_MAINTENANCE == 1)
  uint32_t alignedAddr;
#endif

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800a86a:	f247 5030 	movw	r0, #30000	@ 0x7530
 800a86e:	f7ff ff33 	bl	800a6d8 <SD_CheckStatusWithTimeout>
 800a872:	4603      	mov	r3, r0
 800a874:	2b00      	cmp	r3, #0
 800a876:	da01      	bge.n	800a87c <SD_write+0x2c>
  {
    return res;
 800a878:	7dfb      	ldrb	r3, [r7, #23]
 800a87a:	e038      	b.n	800a8ee <SD_write+0x9e>
    */
    alignedAddr = (uint32_t)buff &  ~0x1F;
    SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

    if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 800a87c:	683a      	ldr	r2, [r7, #0]
 800a87e:	6879      	ldr	r1, [r7, #4]
 800a880:	68b8      	ldr	r0, [r7, #8]
 800a882:	f7ff febf 	bl	800a604 <BSP_SD_WriteBlocks_DMA>
 800a886:	4603      	mov	r3, r0
 800a888:	2b00      	cmp	r3, #0
 800a88a:	d12f      	bne.n	800a8ec <SD_write+0x9c>
                              (uint32_t)(sector),
                              count) == MSD_OK)
    {
      /* Wait that writing process is completed or a timeout occurs */

      timeout = HAL_GetTick();
 800a88c:	f7f8 fefe 	bl	800368c <HAL_GetTick>
 800a890:	6138      	str	r0, [r7, #16]
      while((WriteStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 800a892:	bf00      	nop
 800a894:	4b18      	ldr	r3, [pc, #96]	@ (800a8f8 <SD_write+0xa8>)
 800a896:	681b      	ldr	r3, [r3, #0]
 800a898:	2b00      	cmp	r3, #0
 800a89a:	d108      	bne.n	800a8ae <SD_write+0x5e>
 800a89c:	f7f8 fef6 	bl	800368c <HAL_GetTick>
 800a8a0:	4602      	mov	r2, r0
 800a8a2:	693b      	ldr	r3, [r7, #16]
 800a8a4:	1ad3      	subs	r3, r2, r3
 800a8a6:	f247 522f 	movw	r2, #29999	@ 0x752f
 800a8aa:	4293      	cmp	r3, r2
 800a8ac:	d9f2      	bls.n	800a894 <SD_write+0x44>
      {
      }
      /* in case of a timeout return error */
      if (WriteStatus == 0)
 800a8ae:	4b12      	ldr	r3, [pc, #72]	@ (800a8f8 <SD_write+0xa8>)
 800a8b0:	681b      	ldr	r3, [r3, #0]
 800a8b2:	2b00      	cmp	r3, #0
 800a8b4:	d102      	bne.n	800a8bc <SD_write+0x6c>
      {
        res = RES_ERROR;
 800a8b6:	2301      	movs	r3, #1
 800a8b8:	75fb      	strb	r3, [r7, #23]
 800a8ba:	e017      	b.n	800a8ec <SD_write+0x9c>
      }
      else
      {
        WriteStatus = 0;
 800a8bc:	4b0e      	ldr	r3, [pc, #56]	@ (800a8f8 <SD_write+0xa8>)
 800a8be:	2200      	movs	r2, #0
 800a8c0:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 800a8c2:	f7f8 fee3 	bl	800368c <HAL_GetTick>
 800a8c6:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800a8c8:	e007      	b.n	800a8da <SD_write+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800a8ca:	f7ff feb5 	bl	800a638 <BSP_SD_GetCardState>
 800a8ce:	4603      	mov	r3, r0
 800a8d0:	2b00      	cmp	r3, #0
 800a8d2:	d102      	bne.n	800a8da <SD_write+0x8a>
          {
            res = RES_OK;
 800a8d4:	2300      	movs	r3, #0
 800a8d6:	75fb      	strb	r3, [r7, #23]
            break;
 800a8d8:	e008      	b.n	800a8ec <SD_write+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800a8da:	f7f8 fed7 	bl	800368c <HAL_GetTick>
 800a8de:	4602      	mov	r2, r0
 800a8e0:	693b      	ldr	r3, [r7, #16]
 800a8e2:	1ad3      	subs	r3, r2, r3
 800a8e4:	f247 522f 	movw	r2, #29999	@ 0x752f
 800a8e8:	4293      	cmp	r3, r2
 800a8ea:	d9ee      	bls.n	800a8ca <SD_write+0x7a>
      }
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif
  return res;
 800a8ec:	7dfb      	ldrb	r3, [r7, #23]
}
 800a8ee:	4618      	mov	r0, r3
 800a8f0:	3718      	adds	r7, #24
 800a8f2:	46bd      	mov	sp, r7
 800a8f4:	bd80      	pop	{r7, pc}
 800a8f6:	bf00      	nop
 800a8f8:	20002b1c 	.word	0x20002b1c

0800a8fc <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800a8fc:	b580      	push	{r7, lr}
 800a8fe:	b08c      	sub	sp, #48	@ 0x30
 800a900:	af00      	add	r7, sp, #0
 800a902:	4603      	mov	r3, r0
 800a904:	603a      	str	r2, [r7, #0]
 800a906:	71fb      	strb	r3, [r7, #7]
 800a908:	460b      	mov	r3, r1
 800a90a:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800a90c:	2301      	movs	r3, #1
 800a90e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800a912:	4b25      	ldr	r3, [pc, #148]	@ (800a9a8 <SD_ioctl+0xac>)
 800a914:	781b      	ldrb	r3, [r3, #0]
 800a916:	b2db      	uxtb	r3, r3
 800a918:	f003 0301 	and.w	r3, r3, #1
 800a91c:	2b00      	cmp	r3, #0
 800a91e:	d001      	beq.n	800a924 <SD_ioctl+0x28>
 800a920:	2303      	movs	r3, #3
 800a922:	e03c      	b.n	800a99e <SD_ioctl+0xa2>

  switch (cmd)
 800a924:	79bb      	ldrb	r3, [r7, #6]
 800a926:	2b03      	cmp	r3, #3
 800a928:	d834      	bhi.n	800a994 <SD_ioctl+0x98>
 800a92a:	a201      	add	r2, pc, #4	@ (adr r2, 800a930 <SD_ioctl+0x34>)
 800a92c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a930:	0800a941 	.word	0x0800a941
 800a934:	0800a949 	.word	0x0800a949
 800a938:	0800a961 	.word	0x0800a961
 800a93c:	0800a97b 	.word	0x0800a97b
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 800a940:	2300      	movs	r3, #0
 800a942:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800a946:	e028      	b.n	800a99a <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 800a948:	f107 030c 	add.w	r3, r7, #12
 800a94c:	4618      	mov	r0, r3
 800a94e:	f7ff fe83 	bl	800a658 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800a952:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a954:	683b      	ldr	r3, [r7, #0]
 800a956:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800a958:	2300      	movs	r3, #0
 800a95a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800a95e:	e01c      	b.n	800a99a <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800a960:	f107 030c 	add.w	r3, r7, #12
 800a964:	4618      	mov	r0, r3
 800a966:	f7ff fe77 	bl	800a658 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800a96a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a96c:	b29a      	uxth	r2, r3
 800a96e:	683b      	ldr	r3, [r7, #0]
 800a970:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800a972:	2300      	movs	r3, #0
 800a974:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800a978:	e00f      	b.n	800a99a <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800a97a:	f107 030c 	add.w	r3, r7, #12
 800a97e:	4618      	mov	r0, r3
 800a980:	f7ff fe6a 	bl	800a658 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 800a984:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a986:	0a5a      	lsrs	r2, r3, #9
 800a988:	683b      	ldr	r3, [r7, #0]
 800a98a:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800a98c:	2300      	movs	r3, #0
 800a98e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800a992:	e002      	b.n	800a99a <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 800a994:	2304      	movs	r3, #4
 800a996:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  return res;
 800a99a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800a99e:	4618      	mov	r0, r3
 800a9a0:	3730      	adds	r7, #48	@ 0x30
 800a9a2:	46bd      	mov	sp, r7
 800a9a4:	bd80      	pop	{r7, pc}
 800a9a6:	bf00      	nop
 800a9a8:	20000011 	.word	0x20000011

0800a9ac <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 800a9ac:	b480      	push	{r7}
 800a9ae:	af00      	add	r7, sp, #0

  WriteStatus = 1;
 800a9b0:	4b03      	ldr	r3, [pc, #12]	@ (800a9c0 <BSP_SD_WriteCpltCallback+0x14>)
 800a9b2:	2201      	movs	r2, #1
 800a9b4:	601a      	str	r2, [r3, #0]
}
 800a9b6:	bf00      	nop
 800a9b8:	46bd      	mov	sp, r7
 800a9ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9be:	4770      	bx	lr
 800a9c0:	20002b1c 	.word	0x20002b1c

0800a9c4 <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 800a9c4:	b480      	push	{r7}
 800a9c6:	af00      	add	r7, sp, #0
  ReadStatus = 1;
 800a9c8:	4b03      	ldr	r3, [pc, #12]	@ (800a9d8 <BSP_SD_ReadCpltCallback+0x14>)
 800a9ca:	2201      	movs	r2, #1
 800a9cc:	601a      	str	r2, [r3, #0]
}
 800a9ce:	bf00      	nop
 800a9d0:	46bd      	mov	sp, r7
 800a9d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9d6:	4770      	bx	lr
 800a9d8:	20002b20 	.word	0x20002b20

0800a9dc <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800a9dc:	b580      	push	{r7, lr}
 800a9de:	b084      	sub	sp, #16
 800a9e0:	af00      	add	r7, sp, #0
 800a9e2:	4603      	mov	r3, r0
 800a9e4:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800a9e6:	79fb      	ldrb	r3, [r7, #7]
 800a9e8:	4a08      	ldr	r2, [pc, #32]	@ (800aa0c <disk_status+0x30>)
 800a9ea:	009b      	lsls	r3, r3, #2
 800a9ec:	4413      	add	r3, r2
 800a9ee:	685b      	ldr	r3, [r3, #4]
 800a9f0:	685b      	ldr	r3, [r3, #4]
 800a9f2:	79fa      	ldrb	r2, [r7, #7]
 800a9f4:	4905      	ldr	r1, [pc, #20]	@ (800aa0c <disk_status+0x30>)
 800a9f6:	440a      	add	r2, r1
 800a9f8:	7a12      	ldrb	r2, [r2, #8]
 800a9fa:	4610      	mov	r0, r2
 800a9fc:	4798      	blx	r3
 800a9fe:	4603      	mov	r3, r0
 800aa00:	73fb      	strb	r3, [r7, #15]
  return stat;
 800aa02:	7bfb      	ldrb	r3, [r7, #15]
}
 800aa04:	4618      	mov	r0, r3
 800aa06:	3710      	adds	r7, #16
 800aa08:	46bd      	mov	sp, r7
 800aa0a:	bd80      	pop	{r7, pc}
 800aa0c:	20002b4c 	.word	0x20002b4c

0800aa10 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800aa10:	b580      	push	{r7, lr}
 800aa12:	b084      	sub	sp, #16
 800aa14:	af00      	add	r7, sp, #0
 800aa16:	4603      	mov	r3, r0
 800aa18:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800aa1a:	2300      	movs	r3, #0
 800aa1c:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800aa1e:	79fb      	ldrb	r3, [r7, #7]
 800aa20:	4a0e      	ldr	r2, [pc, #56]	@ (800aa5c <disk_initialize+0x4c>)
 800aa22:	5cd3      	ldrb	r3, [r2, r3]
 800aa24:	2b00      	cmp	r3, #0
 800aa26:	d114      	bne.n	800aa52 <disk_initialize+0x42>
  {
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800aa28:	79fb      	ldrb	r3, [r7, #7]
 800aa2a:	4a0c      	ldr	r2, [pc, #48]	@ (800aa5c <disk_initialize+0x4c>)
 800aa2c:	009b      	lsls	r3, r3, #2
 800aa2e:	4413      	add	r3, r2
 800aa30:	685b      	ldr	r3, [r3, #4]
 800aa32:	681b      	ldr	r3, [r3, #0]
 800aa34:	79fa      	ldrb	r2, [r7, #7]
 800aa36:	4909      	ldr	r1, [pc, #36]	@ (800aa5c <disk_initialize+0x4c>)
 800aa38:	440a      	add	r2, r1
 800aa3a:	7a12      	ldrb	r2, [r2, #8]
 800aa3c:	4610      	mov	r0, r2
 800aa3e:	4798      	blx	r3
 800aa40:	4603      	mov	r3, r0
 800aa42:	73fb      	strb	r3, [r7, #15]
    if(stat == RES_OK)
 800aa44:	7bfb      	ldrb	r3, [r7, #15]
 800aa46:	2b00      	cmp	r3, #0
 800aa48:	d103      	bne.n	800aa52 <disk_initialize+0x42>
    {
      disk.is_initialized[pdrv] = 1;
 800aa4a:	79fb      	ldrb	r3, [r7, #7]
 800aa4c:	4a03      	ldr	r2, [pc, #12]	@ (800aa5c <disk_initialize+0x4c>)
 800aa4e:	2101      	movs	r1, #1
 800aa50:	54d1      	strb	r1, [r2, r3]
    }
  }
  return stat;
 800aa52:	7bfb      	ldrb	r3, [r7, #15]
}
 800aa54:	4618      	mov	r0, r3
 800aa56:	3710      	adds	r7, #16
 800aa58:	46bd      	mov	sp, r7
 800aa5a:	bd80      	pop	{r7, pc}
 800aa5c:	20002b4c 	.word	0x20002b4c

0800aa60 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800aa60:	b590      	push	{r4, r7, lr}
 800aa62:	b087      	sub	sp, #28
 800aa64:	af00      	add	r7, sp, #0
 800aa66:	60b9      	str	r1, [r7, #8]
 800aa68:	607a      	str	r2, [r7, #4]
 800aa6a:	603b      	str	r3, [r7, #0]
 800aa6c:	4603      	mov	r3, r0
 800aa6e:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800aa70:	7bfb      	ldrb	r3, [r7, #15]
 800aa72:	4a0a      	ldr	r2, [pc, #40]	@ (800aa9c <disk_read+0x3c>)
 800aa74:	009b      	lsls	r3, r3, #2
 800aa76:	4413      	add	r3, r2
 800aa78:	685b      	ldr	r3, [r3, #4]
 800aa7a:	689c      	ldr	r4, [r3, #8]
 800aa7c:	7bfb      	ldrb	r3, [r7, #15]
 800aa7e:	4a07      	ldr	r2, [pc, #28]	@ (800aa9c <disk_read+0x3c>)
 800aa80:	4413      	add	r3, r2
 800aa82:	7a18      	ldrb	r0, [r3, #8]
 800aa84:	683b      	ldr	r3, [r7, #0]
 800aa86:	687a      	ldr	r2, [r7, #4]
 800aa88:	68b9      	ldr	r1, [r7, #8]
 800aa8a:	47a0      	blx	r4
 800aa8c:	4603      	mov	r3, r0
 800aa8e:	75fb      	strb	r3, [r7, #23]
  return res;
 800aa90:	7dfb      	ldrb	r3, [r7, #23]
}
 800aa92:	4618      	mov	r0, r3
 800aa94:	371c      	adds	r7, #28
 800aa96:	46bd      	mov	sp, r7
 800aa98:	bd90      	pop	{r4, r7, pc}
 800aa9a:	bf00      	nop
 800aa9c:	20002b4c 	.word	0x20002b4c

0800aaa0 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800aaa0:	b590      	push	{r4, r7, lr}
 800aaa2:	b087      	sub	sp, #28
 800aaa4:	af00      	add	r7, sp, #0
 800aaa6:	60b9      	str	r1, [r7, #8]
 800aaa8:	607a      	str	r2, [r7, #4]
 800aaaa:	603b      	str	r3, [r7, #0]
 800aaac:	4603      	mov	r3, r0
 800aaae:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800aab0:	7bfb      	ldrb	r3, [r7, #15]
 800aab2:	4a0a      	ldr	r2, [pc, #40]	@ (800aadc <disk_write+0x3c>)
 800aab4:	009b      	lsls	r3, r3, #2
 800aab6:	4413      	add	r3, r2
 800aab8:	685b      	ldr	r3, [r3, #4]
 800aaba:	68dc      	ldr	r4, [r3, #12]
 800aabc:	7bfb      	ldrb	r3, [r7, #15]
 800aabe:	4a07      	ldr	r2, [pc, #28]	@ (800aadc <disk_write+0x3c>)
 800aac0:	4413      	add	r3, r2
 800aac2:	7a18      	ldrb	r0, [r3, #8]
 800aac4:	683b      	ldr	r3, [r7, #0]
 800aac6:	687a      	ldr	r2, [r7, #4]
 800aac8:	68b9      	ldr	r1, [r7, #8]
 800aaca:	47a0      	blx	r4
 800aacc:	4603      	mov	r3, r0
 800aace:	75fb      	strb	r3, [r7, #23]
  return res;
 800aad0:	7dfb      	ldrb	r3, [r7, #23]
}
 800aad2:	4618      	mov	r0, r3
 800aad4:	371c      	adds	r7, #28
 800aad6:	46bd      	mov	sp, r7
 800aad8:	bd90      	pop	{r4, r7, pc}
 800aada:	bf00      	nop
 800aadc:	20002b4c 	.word	0x20002b4c

0800aae0 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800aae0:	b580      	push	{r7, lr}
 800aae2:	b084      	sub	sp, #16
 800aae4:	af00      	add	r7, sp, #0
 800aae6:	4603      	mov	r3, r0
 800aae8:	603a      	str	r2, [r7, #0]
 800aaea:	71fb      	strb	r3, [r7, #7]
 800aaec:	460b      	mov	r3, r1
 800aaee:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800aaf0:	79fb      	ldrb	r3, [r7, #7]
 800aaf2:	4a09      	ldr	r2, [pc, #36]	@ (800ab18 <disk_ioctl+0x38>)
 800aaf4:	009b      	lsls	r3, r3, #2
 800aaf6:	4413      	add	r3, r2
 800aaf8:	685b      	ldr	r3, [r3, #4]
 800aafa:	691b      	ldr	r3, [r3, #16]
 800aafc:	79fa      	ldrb	r2, [r7, #7]
 800aafe:	4906      	ldr	r1, [pc, #24]	@ (800ab18 <disk_ioctl+0x38>)
 800ab00:	440a      	add	r2, r1
 800ab02:	7a10      	ldrb	r0, [r2, #8]
 800ab04:	79b9      	ldrb	r1, [r7, #6]
 800ab06:	683a      	ldr	r2, [r7, #0]
 800ab08:	4798      	blx	r3
 800ab0a:	4603      	mov	r3, r0
 800ab0c:	73fb      	strb	r3, [r7, #15]
  return res;
 800ab0e:	7bfb      	ldrb	r3, [r7, #15]
}
 800ab10:	4618      	mov	r0, r3
 800ab12:	3710      	adds	r7, #16
 800ab14:	46bd      	mov	sp, r7
 800ab16:	bd80      	pop	{r7, pc}
 800ab18:	20002b4c 	.word	0x20002b4c

0800ab1c <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800ab1c:	b480      	push	{r7}
 800ab1e:	b085      	sub	sp, #20
 800ab20:	af00      	add	r7, sp, #0
 800ab22:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800ab24:	687b      	ldr	r3, [r7, #4]
 800ab26:	3301      	adds	r3, #1
 800ab28:	781b      	ldrb	r3, [r3, #0]
 800ab2a:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800ab2c:	89fb      	ldrh	r3, [r7, #14]
 800ab2e:	021b      	lsls	r3, r3, #8
 800ab30:	b21a      	sxth	r2, r3
 800ab32:	687b      	ldr	r3, [r7, #4]
 800ab34:	781b      	ldrb	r3, [r3, #0]
 800ab36:	b21b      	sxth	r3, r3
 800ab38:	4313      	orrs	r3, r2
 800ab3a:	b21b      	sxth	r3, r3
 800ab3c:	81fb      	strh	r3, [r7, #14]
	return rv;
 800ab3e:	89fb      	ldrh	r3, [r7, #14]
}
 800ab40:	4618      	mov	r0, r3
 800ab42:	3714      	adds	r7, #20
 800ab44:	46bd      	mov	sp, r7
 800ab46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab4a:	4770      	bx	lr

0800ab4c <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800ab4c:	b480      	push	{r7}
 800ab4e:	b085      	sub	sp, #20
 800ab50:	af00      	add	r7, sp, #0
 800ab52:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800ab54:	687b      	ldr	r3, [r7, #4]
 800ab56:	3303      	adds	r3, #3
 800ab58:	781b      	ldrb	r3, [r3, #0]
 800ab5a:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800ab5c:	68fb      	ldr	r3, [r7, #12]
 800ab5e:	021b      	lsls	r3, r3, #8
 800ab60:	687a      	ldr	r2, [r7, #4]
 800ab62:	3202      	adds	r2, #2
 800ab64:	7812      	ldrb	r2, [r2, #0]
 800ab66:	4313      	orrs	r3, r2
 800ab68:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800ab6a:	68fb      	ldr	r3, [r7, #12]
 800ab6c:	021b      	lsls	r3, r3, #8
 800ab6e:	687a      	ldr	r2, [r7, #4]
 800ab70:	3201      	adds	r2, #1
 800ab72:	7812      	ldrb	r2, [r2, #0]
 800ab74:	4313      	orrs	r3, r2
 800ab76:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800ab78:	68fb      	ldr	r3, [r7, #12]
 800ab7a:	021b      	lsls	r3, r3, #8
 800ab7c:	687a      	ldr	r2, [r7, #4]
 800ab7e:	7812      	ldrb	r2, [r2, #0]
 800ab80:	4313      	orrs	r3, r2
 800ab82:	60fb      	str	r3, [r7, #12]
	return rv;
 800ab84:	68fb      	ldr	r3, [r7, #12]
}
 800ab86:	4618      	mov	r0, r3
 800ab88:	3714      	adds	r7, #20
 800ab8a:	46bd      	mov	sp, r7
 800ab8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab90:	4770      	bx	lr

0800ab92 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800ab92:	b480      	push	{r7}
 800ab94:	b083      	sub	sp, #12
 800ab96:	af00      	add	r7, sp, #0
 800ab98:	6078      	str	r0, [r7, #4]
 800ab9a:	460b      	mov	r3, r1
 800ab9c:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800ab9e:	687b      	ldr	r3, [r7, #4]
 800aba0:	1c5a      	adds	r2, r3, #1
 800aba2:	607a      	str	r2, [r7, #4]
 800aba4:	887a      	ldrh	r2, [r7, #2]
 800aba6:	b2d2      	uxtb	r2, r2
 800aba8:	701a      	strb	r2, [r3, #0]
 800abaa:	887b      	ldrh	r3, [r7, #2]
 800abac:	0a1b      	lsrs	r3, r3, #8
 800abae:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800abb0:	687b      	ldr	r3, [r7, #4]
 800abb2:	1c5a      	adds	r2, r3, #1
 800abb4:	607a      	str	r2, [r7, #4]
 800abb6:	887a      	ldrh	r2, [r7, #2]
 800abb8:	b2d2      	uxtb	r2, r2
 800abba:	701a      	strb	r2, [r3, #0]
}
 800abbc:	bf00      	nop
 800abbe:	370c      	adds	r7, #12
 800abc0:	46bd      	mov	sp, r7
 800abc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abc6:	4770      	bx	lr

0800abc8 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800abc8:	b480      	push	{r7}
 800abca:	b083      	sub	sp, #12
 800abcc:	af00      	add	r7, sp, #0
 800abce:	6078      	str	r0, [r7, #4]
 800abd0:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800abd2:	687b      	ldr	r3, [r7, #4]
 800abd4:	1c5a      	adds	r2, r3, #1
 800abd6:	607a      	str	r2, [r7, #4]
 800abd8:	683a      	ldr	r2, [r7, #0]
 800abda:	b2d2      	uxtb	r2, r2
 800abdc:	701a      	strb	r2, [r3, #0]
 800abde:	683b      	ldr	r3, [r7, #0]
 800abe0:	0a1b      	lsrs	r3, r3, #8
 800abe2:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800abe4:	687b      	ldr	r3, [r7, #4]
 800abe6:	1c5a      	adds	r2, r3, #1
 800abe8:	607a      	str	r2, [r7, #4]
 800abea:	683a      	ldr	r2, [r7, #0]
 800abec:	b2d2      	uxtb	r2, r2
 800abee:	701a      	strb	r2, [r3, #0]
 800abf0:	683b      	ldr	r3, [r7, #0]
 800abf2:	0a1b      	lsrs	r3, r3, #8
 800abf4:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800abf6:	687b      	ldr	r3, [r7, #4]
 800abf8:	1c5a      	adds	r2, r3, #1
 800abfa:	607a      	str	r2, [r7, #4]
 800abfc:	683a      	ldr	r2, [r7, #0]
 800abfe:	b2d2      	uxtb	r2, r2
 800ac00:	701a      	strb	r2, [r3, #0]
 800ac02:	683b      	ldr	r3, [r7, #0]
 800ac04:	0a1b      	lsrs	r3, r3, #8
 800ac06:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800ac08:	687b      	ldr	r3, [r7, #4]
 800ac0a:	1c5a      	adds	r2, r3, #1
 800ac0c:	607a      	str	r2, [r7, #4]
 800ac0e:	683a      	ldr	r2, [r7, #0]
 800ac10:	b2d2      	uxtb	r2, r2
 800ac12:	701a      	strb	r2, [r3, #0]
}
 800ac14:	bf00      	nop
 800ac16:	370c      	adds	r7, #12
 800ac18:	46bd      	mov	sp, r7
 800ac1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac1e:	4770      	bx	lr

0800ac20 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800ac20:	b480      	push	{r7}
 800ac22:	b087      	sub	sp, #28
 800ac24:	af00      	add	r7, sp, #0
 800ac26:	60f8      	str	r0, [r7, #12]
 800ac28:	60b9      	str	r1, [r7, #8]
 800ac2a:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800ac2c:	68fb      	ldr	r3, [r7, #12]
 800ac2e:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800ac30:	68bb      	ldr	r3, [r7, #8]
 800ac32:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800ac34:	687b      	ldr	r3, [r7, #4]
 800ac36:	2b00      	cmp	r3, #0
 800ac38:	d00d      	beq.n	800ac56 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800ac3a:	693a      	ldr	r2, [r7, #16]
 800ac3c:	1c53      	adds	r3, r2, #1
 800ac3e:	613b      	str	r3, [r7, #16]
 800ac40:	697b      	ldr	r3, [r7, #20]
 800ac42:	1c59      	adds	r1, r3, #1
 800ac44:	6179      	str	r1, [r7, #20]
 800ac46:	7812      	ldrb	r2, [r2, #0]
 800ac48:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800ac4a:	687b      	ldr	r3, [r7, #4]
 800ac4c:	3b01      	subs	r3, #1
 800ac4e:	607b      	str	r3, [r7, #4]
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	2b00      	cmp	r3, #0
 800ac54:	d1f1      	bne.n	800ac3a <mem_cpy+0x1a>
	}
}
 800ac56:	bf00      	nop
 800ac58:	371c      	adds	r7, #28
 800ac5a:	46bd      	mov	sp, r7
 800ac5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac60:	4770      	bx	lr

0800ac62 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800ac62:	b480      	push	{r7}
 800ac64:	b087      	sub	sp, #28
 800ac66:	af00      	add	r7, sp, #0
 800ac68:	60f8      	str	r0, [r7, #12]
 800ac6a:	60b9      	str	r1, [r7, #8]
 800ac6c:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800ac6e:	68fb      	ldr	r3, [r7, #12]
 800ac70:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800ac72:	697b      	ldr	r3, [r7, #20]
 800ac74:	1c5a      	adds	r2, r3, #1
 800ac76:	617a      	str	r2, [r7, #20]
 800ac78:	68ba      	ldr	r2, [r7, #8]
 800ac7a:	b2d2      	uxtb	r2, r2
 800ac7c:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800ac7e:	687b      	ldr	r3, [r7, #4]
 800ac80:	3b01      	subs	r3, #1
 800ac82:	607b      	str	r3, [r7, #4]
 800ac84:	687b      	ldr	r3, [r7, #4]
 800ac86:	2b00      	cmp	r3, #0
 800ac88:	d1f3      	bne.n	800ac72 <mem_set+0x10>
}
 800ac8a:	bf00      	nop
 800ac8c:	bf00      	nop
 800ac8e:	371c      	adds	r7, #28
 800ac90:	46bd      	mov	sp, r7
 800ac92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac96:	4770      	bx	lr

0800ac98 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800ac98:	b480      	push	{r7}
 800ac9a:	b089      	sub	sp, #36	@ 0x24
 800ac9c:	af00      	add	r7, sp, #0
 800ac9e:	60f8      	str	r0, [r7, #12]
 800aca0:	60b9      	str	r1, [r7, #8]
 800aca2:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800aca4:	68fb      	ldr	r3, [r7, #12]
 800aca6:	61fb      	str	r3, [r7, #28]
 800aca8:	68bb      	ldr	r3, [r7, #8]
 800acaa:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800acac:	2300      	movs	r3, #0
 800acae:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800acb0:	69fb      	ldr	r3, [r7, #28]
 800acb2:	1c5a      	adds	r2, r3, #1
 800acb4:	61fa      	str	r2, [r7, #28]
 800acb6:	781b      	ldrb	r3, [r3, #0]
 800acb8:	4619      	mov	r1, r3
 800acba:	69bb      	ldr	r3, [r7, #24]
 800acbc:	1c5a      	adds	r2, r3, #1
 800acbe:	61ba      	str	r2, [r7, #24]
 800acc0:	781b      	ldrb	r3, [r3, #0]
 800acc2:	1acb      	subs	r3, r1, r3
 800acc4:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800acc6:	687b      	ldr	r3, [r7, #4]
 800acc8:	3b01      	subs	r3, #1
 800acca:	607b      	str	r3, [r7, #4]
 800accc:	687b      	ldr	r3, [r7, #4]
 800acce:	2b00      	cmp	r3, #0
 800acd0:	d002      	beq.n	800acd8 <mem_cmp+0x40>
 800acd2:	697b      	ldr	r3, [r7, #20]
 800acd4:	2b00      	cmp	r3, #0
 800acd6:	d0eb      	beq.n	800acb0 <mem_cmp+0x18>

	return r;
 800acd8:	697b      	ldr	r3, [r7, #20]
}
 800acda:	4618      	mov	r0, r3
 800acdc:	3724      	adds	r7, #36	@ 0x24
 800acde:	46bd      	mov	sp, r7
 800ace0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ace4:	4770      	bx	lr

0800ace6 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800ace6:	b480      	push	{r7}
 800ace8:	b083      	sub	sp, #12
 800acea:	af00      	add	r7, sp, #0
 800acec:	6078      	str	r0, [r7, #4]
 800acee:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800acf0:	e002      	b.n	800acf8 <chk_chr+0x12>
 800acf2:	687b      	ldr	r3, [r7, #4]
 800acf4:	3301      	adds	r3, #1
 800acf6:	607b      	str	r3, [r7, #4]
 800acf8:	687b      	ldr	r3, [r7, #4]
 800acfa:	781b      	ldrb	r3, [r3, #0]
 800acfc:	2b00      	cmp	r3, #0
 800acfe:	d005      	beq.n	800ad0c <chk_chr+0x26>
 800ad00:	687b      	ldr	r3, [r7, #4]
 800ad02:	781b      	ldrb	r3, [r3, #0]
 800ad04:	461a      	mov	r2, r3
 800ad06:	683b      	ldr	r3, [r7, #0]
 800ad08:	4293      	cmp	r3, r2
 800ad0a:	d1f2      	bne.n	800acf2 <chk_chr+0xc>
	return *str;
 800ad0c:	687b      	ldr	r3, [r7, #4]
 800ad0e:	781b      	ldrb	r3, [r3, #0]
}
 800ad10:	4618      	mov	r0, r3
 800ad12:	370c      	adds	r7, #12
 800ad14:	46bd      	mov	sp, r7
 800ad16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad1a:	4770      	bx	lr

0800ad1c <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800ad1c:	b480      	push	{r7}
 800ad1e:	b085      	sub	sp, #20
 800ad20:	af00      	add	r7, sp, #0
 800ad22:	6078      	str	r0, [r7, #4]
 800ad24:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800ad26:	2300      	movs	r3, #0
 800ad28:	60bb      	str	r3, [r7, #8]
 800ad2a:	68bb      	ldr	r3, [r7, #8]
 800ad2c:	60fb      	str	r3, [r7, #12]
 800ad2e:	e029      	b.n	800ad84 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800ad30:	4a27      	ldr	r2, [pc, #156]	@ (800add0 <chk_lock+0xb4>)
 800ad32:	68fb      	ldr	r3, [r7, #12]
 800ad34:	011b      	lsls	r3, r3, #4
 800ad36:	4413      	add	r3, r2
 800ad38:	681b      	ldr	r3, [r3, #0]
 800ad3a:	2b00      	cmp	r3, #0
 800ad3c:	d01d      	beq.n	800ad7a <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800ad3e:	4a24      	ldr	r2, [pc, #144]	@ (800add0 <chk_lock+0xb4>)
 800ad40:	68fb      	ldr	r3, [r7, #12]
 800ad42:	011b      	lsls	r3, r3, #4
 800ad44:	4413      	add	r3, r2
 800ad46:	681a      	ldr	r2, [r3, #0]
 800ad48:	687b      	ldr	r3, [r7, #4]
 800ad4a:	681b      	ldr	r3, [r3, #0]
 800ad4c:	429a      	cmp	r2, r3
 800ad4e:	d116      	bne.n	800ad7e <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800ad50:	4a1f      	ldr	r2, [pc, #124]	@ (800add0 <chk_lock+0xb4>)
 800ad52:	68fb      	ldr	r3, [r7, #12]
 800ad54:	011b      	lsls	r3, r3, #4
 800ad56:	4413      	add	r3, r2
 800ad58:	3304      	adds	r3, #4
 800ad5a:	681a      	ldr	r2, [r3, #0]
 800ad5c:	687b      	ldr	r3, [r7, #4]
 800ad5e:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800ad60:	429a      	cmp	r2, r3
 800ad62:	d10c      	bne.n	800ad7e <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800ad64:	4a1a      	ldr	r2, [pc, #104]	@ (800add0 <chk_lock+0xb4>)
 800ad66:	68fb      	ldr	r3, [r7, #12]
 800ad68:	011b      	lsls	r3, r3, #4
 800ad6a:	4413      	add	r3, r2
 800ad6c:	3308      	adds	r3, #8
 800ad6e:	681a      	ldr	r2, [r3, #0]
 800ad70:	687b      	ldr	r3, [r7, #4]
 800ad72:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800ad74:	429a      	cmp	r2, r3
 800ad76:	d102      	bne.n	800ad7e <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800ad78:	e007      	b.n	800ad8a <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800ad7a:	2301      	movs	r3, #1
 800ad7c:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800ad7e:	68fb      	ldr	r3, [r7, #12]
 800ad80:	3301      	adds	r3, #1
 800ad82:	60fb      	str	r3, [r7, #12]
 800ad84:	68fb      	ldr	r3, [r7, #12]
 800ad86:	2b01      	cmp	r3, #1
 800ad88:	d9d2      	bls.n	800ad30 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800ad8a:	68fb      	ldr	r3, [r7, #12]
 800ad8c:	2b02      	cmp	r3, #2
 800ad8e:	d109      	bne.n	800ada4 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800ad90:	68bb      	ldr	r3, [r7, #8]
 800ad92:	2b00      	cmp	r3, #0
 800ad94:	d102      	bne.n	800ad9c <chk_lock+0x80>
 800ad96:	683b      	ldr	r3, [r7, #0]
 800ad98:	2b02      	cmp	r3, #2
 800ad9a:	d101      	bne.n	800ada0 <chk_lock+0x84>
 800ad9c:	2300      	movs	r3, #0
 800ad9e:	e010      	b.n	800adc2 <chk_lock+0xa6>
 800ada0:	2312      	movs	r3, #18
 800ada2:	e00e      	b.n	800adc2 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800ada4:	683b      	ldr	r3, [r7, #0]
 800ada6:	2b00      	cmp	r3, #0
 800ada8:	d108      	bne.n	800adbc <chk_lock+0xa0>
 800adaa:	4a09      	ldr	r2, [pc, #36]	@ (800add0 <chk_lock+0xb4>)
 800adac:	68fb      	ldr	r3, [r7, #12]
 800adae:	011b      	lsls	r3, r3, #4
 800adb0:	4413      	add	r3, r2
 800adb2:	330c      	adds	r3, #12
 800adb4:	881b      	ldrh	r3, [r3, #0]
 800adb6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800adba:	d101      	bne.n	800adc0 <chk_lock+0xa4>
 800adbc:	2310      	movs	r3, #16
 800adbe:	e000      	b.n	800adc2 <chk_lock+0xa6>
 800adc0:	2300      	movs	r3, #0
}
 800adc2:	4618      	mov	r0, r3
 800adc4:	3714      	adds	r7, #20
 800adc6:	46bd      	mov	sp, r7
 800adc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adcc:	4770      	bx	lr
 800adce:	bf00      	nop
 800add0:	20002b2c 	.word	0x20002b2c

0800add4 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800add4:	b480      	push	{r7}
 800add6:	b083      	sub	sp, #12
 800add8:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800adda:	2300      	movs	r3, #0
 800addc:	607b      	str	r3, [r7, #4]
 800adde:	e002      	b.n	800ade6 <enq_lock+0x12>
 800ade0:	687b      	ldr	r3, [r7, #4]
 800ade2:	3301      	adds	r3, #1
 800ade4:	607b      	str	r3, [r7, #4]
 800ade6:	687b      	ldr	r3, [r7, #4]
 800ade8:	2b01      	cmp	r3, #1
 800adea:	d806      	bhi.n	800adfa <enq_lock+0x26>
 800adec:	4a09      	ldr	r2, [pc, #36]	@ (800ae14 <enq_lock+0x40>)
 800adee:	687b      	ldr	r3, [r7, #4]
 800adf0:	011b      	lsls	r3, r3, #4
 800adf2:	4413      	add	r3, r2
 800adf4:	681b      	ldr	r3, [r3, #0]
 800adf6:	2b00      	cmp	r3, #0
 800adf8:	d1f2      	bne.n	800ade0 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800adfa:	687b      	ldr	r3, [r7, #4]
 800adfc:	2b02      	cmp	r3, #2
 800adfe:	bf14      	ite	ne
 800ae00:	2301      	movne	r3, #1
 800ae02:	2300      	moveq	r3, #0
 800ae04:	b2db      	uxtb	r3, r3
}
 800ae06:	4618      	mov	r0, r3
 800ae08:	370c      	adds	r7, #12
 800ae0a:	46bd      	mov	sp, r7
 800ae0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae10:	4770      	bx	lr
 800ae12:	bf00      	nop
 800ae14:	20002b2c 	.word	0x20002b2c

0800ae18 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800ae18:	b480      	push	{r7}
 800ae1a:	b085      	sub	sp, #20
 800ae1c:	af00      	add	r7, sp, #0
 800ae1e:	6078      	str	r0, [r7, #4]
 800ae20:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800ae22:	2300      	movs	r3, #0
 800ae24:	60fb      	str	r3, [r7, #12]
 800ae26:	e01f      	b.n	800ae68 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800ae28:	4a41      	ldr	r2, [pc, #260]	@ (800af30 <inc_lock+0x118>)
 800ae2a:	68fb      	ldr	r3, [r7, #12]
 800ae2c:	011b      	lsls	r3, r3, #4
 800ae2e:	4413      	add	r3, r2
 800ae30:	681a      	ldr	r2, [r3, #0]
 800ae32:	687b      	ldr	r3, [r7, #4]
 800ae34:	681b      	ldr	r3, [r3, #0]
 800ae36:	429a      	cmp	r2, r3
 800ae38:	d113      	bne.n	800ae62 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800ae3a:	4a3d      	ldr	r2, [pc, #244]	@ (800af30 <inc_lock+0x118>)
 800ae3c:	68fb      	ldr	r3, [r7, #12]
 800ae3e:	011b      	lsls	r3, r3, #4
 800ae40:	4413      	add	r3, r2
 800ae42:	3304      	adds	r3, #4
 800ae44:	681a      	ldr	r2, [r3, #0]
 800ae46:	687b      	ldr	r3, [r7, #4]
 800ae48:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800ae4a:	429a      	cmp	r2, r3
 800ae4c:	d109      	bne.n	800ae62 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800ae4e:	4a38      	ldr	r2, [pc, #224]	@ (800af30 <inc_lock+0x118>)
 800ae50:	68fb      	ldr	r3, [r7, #12]
 800ae52:	011b      	lsls	r3, r3, #4
 800ae54:	4413      	add	r3, r2
 800ae56:	3308      	adds	r3, #8
 800ae58:	681a      	ldr	r2, [r3, #0]
 800ae5a:	687b      	ldr	r3, [r7, #4]
 800ae5c:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800ae5e:	429a      	cmp	r2, r3
 800ae60:	d006      	beq.n	800ae70 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800ae62:	68fb      	ldr	r3, [r7, #12]
 800ae64:	3301      	adds	r3, #1
 800ae66:	60fb      	str	r3, [r7, #12]
 800ae68:	68fb      	ldr	r3, [r7, #12]
 800ae6a:	2b01      	cmp	r3, #1
 800ae6c:	d9dc      	bls.n	800ae28 <inc_lock+0x10>
 800ae6e:	e000      	b.n	800ae72 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800ae70:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800ae72:	68fb      	ldr	r3, [r7, #12]
 800ae74:	2b02      	cmp	r3, #2
 800ae76:	d132      	bne.n	800aede <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800ae78:	2300      	movs	r3, #0
 800ae7a:	60fb      	str	r3, [r7, #12]
 800ae7c:	e002      	b.n	800ae84 <inc_lock+0x6c>
 800ae7e:	68fb      	ldr	r3, [r7, #12]
 800ae80:	3301      	adds	r3, #1
 800ae82:	60fb      	str	r3, [r7, #12]
 800ae84:	68fb      	ldr	r3, [r7, #12]
 800ae86:	2b01      	cmp	r3, #1
 800ae88:	d806      	bhi.n	800ae98 <inc_lock+0x80>
 800ae8a:	4a29      	ldr	r2, [pc, #164]	@ (800af30 <inc_lock+0x118>)
 800ae8c:	68fb      	ldr	r3, [r7, #12]
 800ae8e:	011b      	lsls	r3, r3, #4
 800ae90:	4413      	add	r3, r2
 800ae92:	681b      	ldr	r3, [r3, #0]
 800ae94:	2b00      	cmp	r3, #0
 800ae96:	d1f2      	bne.n	800ae7e <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800ae98:	68fb      	ldr	r3, [r7, #12]
 800ae9a:	2b02      	cmp	r3, #2
 800ae9c:	d101      	bne.n	800aea2 <inc_lock+0x8a>
 800ae9e:	2300      	movs	r3, #0
 800aea0:	e040      	b.n	800af24 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800aea2:	687b      	ldr	r3, [r7, #4]
 800aea4:	681a      	ldr	r2, [r3, #0]
 800aea6:	4922      	ldr	r1, [pc, #136]	@ (800af30 <inc_lock+0x118>)
 800aea8:	68fb      	ldr	r3, [r7, #12]
 800aeaa:	011b      	lsls	r3, r3, #4
 800aeac:	440b      	add	r3, r1
 800aeae:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800aeb0:	687b      	ldr	r3, [r7, #4]
 800aeb2:	689a      	ldr	r2, [r3, #8]
 800aeb4:	491e      	ldr	r1, [pc, #120]	@ (800af30 <inc_lock+0x118>)
 800aeb6:	68fb      	ldr	r3, [r7, #12]
 800aeb8:	011b      	lsls	r3, r3, #4
 800aeba:	440b      	add	r3, r1
 800aebc:	3304      	adds	r3, #4
 800aebe:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800aec0:	687b      	ldr	r3, [r7, #4]
 800aec2:	695a      	ldr	r2, [r3, #20]
 800aec4:	491a      	ldr	r1, [pc, #104]	@ (800af30 <inc_lock+0x118>)
 800aec6:	68fb      	ldr	r3, [r7, #12]
 800aec8:	011b      	lsls	r3, r3, #4
 800aeca:	440b      	add	r3, r1
 800aecc:	3308      	adds	r3, #8
 800aece:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800aed0:	4a17      	ldr	r2, [pc, #92]	@ (800af30 <inc_lock+0x118>)
 800aed2:	68fb      	ldr	r3, [r7, #12]
 800aed4:	011b      	lsls	r3, r3, #4
 800aed6:	4413      	add	r3, r2
 800aed8:	330c      	adds	r3, #12
 800aeda:	2200      	movs	r2, #0
 800aedc:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800aede:	683b      	ldr	r3, [r7, #0]
 800aee0:	2b00      	cmp	r3, #0
 800aee2:	d009      	beq.n	800aef8 <inc_lock+0xe0>
 800aee4:	4a12      	ldr	r2, [pc, #72]	@ (800af30 <inc_lock+0x118>)
 800aee6:	68fb      	ldr	r3, [r7, #12]
 800aee8:	011b      	lsls	r3, r3, #4
 800aeea:	4413      	add	r3, r2
 800aeec:	330c      	adds	r3, #12
 800aeee:	881b      	ldrh	r3, [r3, #0]
 800aef0:	2b00      	cmp	r3, #0
 800aef2:	d001      	beq.n	800aef8 <inc_lock+0xe0>
 800aef4:	2300      	movs	r3, #0
 800aef6:	e015      	b.n	800af24 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800aef8:	683b      	ldr	r3, [r7, #0]
 800aefa:	2b00      	cmp	r3, #0
 800aefc:	d108      	bne.n	800af10 <inc_lock+0xf8>
 800aefe:	4a0c      	ldr	r2, [pc, #48]	@ (800af30 <inc_lock+0x118>)
 800af00:	68fb      	ldr	r3, [r7, #12]
 800af02:	011b      	lsls	r3, r3, #4
 800af04:	4413      	add	r3, r2
 800af06:	330c      	adds	r3, #12
 800af08:	881b      	ldrh	r3, [r3, #0]
 800af0a:	3301      	adds	r3, #1
 800af0c:	b29a      	uxth	r2, r3
 800af0e:	e001      	b.n	800af14 <inc_lock+0xfc>
 800af10:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800af14:	4906      	ldr	r1, [pc, #24]	@ (800af30 <inc_lock+0x118>)
 800af16:	68fb      	ldr	r3, [r7, #12]
 800af18:	011b      	lsls	r3, r3, #4
 800af1a:	440b      	add	r3, r1
 800af1c:	330c      	adds	r3, #12
 800af1e:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800af20:	68fb      	ldr	r3, [r7, #12]
 800af22:	3301      	adds	r3, #1
}
 800af24:	4618      	mov	r0, r3
 800af26:	3714      	adds	r7, #20
 800af28:	46bd      	mov	sp, r7
 800af2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af2e:	4770      	bx	lr
 800af30:	20002b2c 	.word	0x20002b2c

0800af34 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800af34:	b480      	push	{r7}
 800af36:	b085      	sub	sp, #20
 800af38:	af00      	add	r7, sp, #0
 800af3a:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800af3c:	687b      	ldr	r3, [r7, #4]
 800af3e:	3b01      	subs	r3, #1
 800af40:	607b      	str	r3, [r7, #4]
 800af42:	687b      	ldr	r3, [r7, #4]
 800af44:	2b01      	cmp	r3, #1
 800af46:	d825      	bhi.n	800af94 <dec_lock+0x60>
		n = Files[i].ctr;
 800af48:	4a17      	ldr	r2, [pc, #92]	@ (800afa8 <dec_lock+0x74>)
 800af4a:	687b      	ldr	r3, [r7, #4]
 800af4c:	011b      	lsls	r3, r3, #4
 800af4e:	4413      	add	r3, r2
 800af50:	330c      	adds	r3, #12
 800af52:	881b      	ldrh	r3, [r3, #0]
 800af54:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800af56:	89fb      	ldrh	r3, [r7, #14]
 800af58:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800af5c:	d101      	bne.n	800af62 <dec_lock+0x2e>
 800af5e:	2300      	movs	r3, #0
 800af60:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800af62:	89fb      	ldrh	r3, [r7, #14]
 800af64:	2b00      	cmp	r3, #0
 800af66:	d002      	beq.n	800af6e <dec_lock+0x3a>
 800af68:	89fb      	ldrh	r3, [r7, #14]
 800af6a:	3b01      	subs	r3, #1
 800af6c:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800af6e:	4a0e      	ldr	r2, [pc, #56]	@ (800afa8 <dec_lock+0x74>)
 800af70:	687b      	ldr	r3, [r7, #4]
 800af72:	011b      	lsls	r3, r3, #4
 800af74:	4413      	add	r3, r2
 800af76:	330c      	adds	r3, #12
 800af78:	89fa      	ldrh	r2, [r7, #14]
 800af7a:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800af7c:	89fb      	ldrh	r3, [r7, #14]
 800af7e:	2b00      	cmp	r3, #0
 800af80:	d105      	bne.n	800af8e <dec_lock+0x5a>
 800af82:	4a09      	ldr	r2, [pc, #36]	@ (800afa8 <dec_lock+0x74>)
 800af84:	687b      	ldr	r3, [r7, #4]
 800af86:	011b      	lsls	r3, r3, #4
 800af88:	4413      	add	r3, r2
 800af8a:	2200      	movs	r2, #0
 800af8c:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800af8e:	2300      	movs	r3, #0
 800af90:	737b      	strb	r3, [r7, #13]
 800af92:	e001      	b.n	800af98 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800af94:	2302      	movs	r3, #2
 800af96:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800af98:	7b7b      	ldrb	r3, [r7, #13]
}
 800af9a:	4618      	mov	r0, r3
 800af9c:	3714      	adds	r7, #20
 800af9e:	46bd      	mov	sp, r7
 800afa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afa4:	4770      	bx	lr
 800afa6:	bf00      	nop
 800afa8:	20002b2c 	.word	0x20002b2c

0800afac <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800afac:	b480      	push	{r7}
 800afae:	b085      	sub	sp, #20
 800afb0:	af00      	add	r7, sp, #0
 800afb2:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800afb4:	2300      	movs	r3, #0
 800afb6:	60fb      	str	r3, [r7, #12]
 800afb8:	e010      	b.n	800afdc <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800afba:	4a0d      	ldr	r2, [pc, #52]	@ (800aff0 <clear_lock+0x44>)
 800afbc:	68fb      	ldr	r3, [r7, #12]
 800afbe:	011b      	lsls	r3, r3, #4
 800afc0:	4413      	add	r3, r2
 800afc2:	681b      	ldr	r3, [r3, #0]
 800afc4:	687a      	ldr	r2, [r7, #4]
 800afc6:	429a      	cmp	r2, r3
 800afc8:	d105      	bne.n	800afd6 <clear_lock+0x2a>
 800afca:	4a09      	ldr	r2, [pc, #36]	@ (800aff0 <clear_lock+0x44>)
 800afcc:	68fb      	ldr	r3, [r7, #12]
 800afce:	011b      	lsls	r3, r3, #4
 800afd0:	4413      	add	r3, r2
 800afd2:	2200      	movs	r2, #0
 800afd4:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800afd6:	68fb      	ldr	r3, [r7, #12]
 800afd8:	3301      	adds	r3, #1
 800afda:	60fb      	str	r3, [r7, #12]
 800afdc:	68fb      	ldr	r3, [r7, #12]
 800afde:	2b01      	cmp	r3, #1
 800afe0:	d9eb      	bls.n	800afba <clear_lock+0xe>
	}
}
 800afe2:	bf00      	nop
 800afe4:	bf00      	nop
 800afe6:	3714      	adds	r7, #20
 800afe8:	46bd      	mov	sp, r7
 800afea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afee:	4770      	bx	lr
 800aff0:	20002b2c 	.word	0x20002b2c

0800aff4 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800aff4:	b580      	push	{r7, lr}
 800aff6:	b086      	sub	sp, #24
 800aff8:	af00      	add	r7, sp, #0
 800affa:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800affc:	2300      	movs	r3, #0
 800affe:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800b000:	687b      	ldr	r3, [r7, #4]
 800b002:	78db      	ldrb	r3, [r3, #3]
 800b004:	2b00      	cmp	r3, #0
 800b006:	d034      	beq.n	800b072 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800b008:	687b      	ldr	r3, [r7, #4]
 800b00a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b00c:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800b00e:	687b      	ldr	r3, [r7, #4]
 800b010:	7858      	ldrb	r0, [r3, #1]
 800b012:	687b      	ldr	r3, [r7, #4]
 800b014:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800b018:	2301      	movs	r3, #1
 800b01a:	697a      	ldr	r2, [r7, #20]
 800b01c:	f7ff fd40 	bl	800aaa0 <disk_write>
 800b020:	4603      	mov	r3, r0
 800b022:	2b00      	cmp	r3, #0
 800b024:	d002      	beq.n	800b02c <sync_window+0x38>
			res = FR_DISK_ERR;
 800b026:	2301      	movs	r3, #1
 800b028:	73fb      	strb	r3, [r7, #15]
 800b02a:	e022      	b.n	800b072 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800b02c:	687b      	ldr	r3, [r7, #4]
 800b02e:	2200      	movs	r2, #0
 800b030:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800b032:	687b      	ldr	r3, [r7, #4]
 800b034:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b036:	697a      	ldr	r2, [r7, #20]
 800b038:	1ad2      	subs	r2, r2, r3
 800b03a:	687b      	ldr	r3, [r7, #4]
 800b03c:	69db      	ldr	r3, [r3, #28]
 800b03e:	429a      	cmp	r2, r3
 800b040:	d217      	bcs.n	800b072 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800b042:	687b      	ldr	r3, [r7, #4]
 800b044:	789b      	ldrb	r3, [r3, #2]
 800b046:	613b      	str	r3, [r7, #16]
 800b048:	e010      	b.n	800b06c <sync_window+0x78>
					wsect += fs->fsize;
 800b04a:	687b      	ldr	r3, [r7, #4]
 800b04c:	69db      	ldr	r3, [r3, #28]
 800b04e:	697a      	ldr	r2, [r7, #20]
 800b050:	4413      	add	r3, r2
 800b052:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800b054:	687b      	ldr	r3, [r7, #4]
 800b056:	7858      	ldrb	r0, [r3, #1]
 800b058:	687b      	ldr	r3, [r7, #4]
 800b05a:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800b05e:	2301      	movs	r3, #1
 800b060:	697a      	ldr	r2, [r7, #20]
 800b062:	f7ff fd1d 	bl	800aaa0 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800b066:	693b      	ldr	r3, [r7, #16]
 800b068:	3b01      	subs	r3, #1
 800b06a:	613b      	str	r3, [r7, #16]
 800b06c:	693b      	ldr	r3, [r7, #16]
 800b06e:	2b01      	cmp	r3, #1
 800b070:	d8eb      	bhi.n	800b04a <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800b072:	7bfb      	ldrb	r3, [r7, #15]
}
 800b074:	4618      	mov	r0, r3
 800b076:	3718      	adds	r7, #24
 800b078:	46bd      	mov	sp, r7
 800b07a:	bd80      	pop	{r7, pc}

0800b07c <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800b07c:	b580      	push	{r7, lr}
 800b07e:	b084      	sub	sp, #16
 800b080:	af00      	add	r7, sp, #0
 800b082:	6078      	str	r0, [r7, #4]
 800b084:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800b086:	2300      	movs	r3, #0
 800b088:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800b08a:	687b      	ldr	r3, [r7, #4]
 800b08c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b08e:	683a      	ldr	r2, [r7, #0]
 800b090:	429a      	cmp	r2, r3
 800b092:	d01b      	beq.n	800b0cc <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800b094:	6878      	ldr	r0, [r7, #4]
 800b096:	f7ff ffad 	bl	800aff4 <sync_window>
 800b09a:	4603      	mov	r3, r0
 800b09c:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800b09e:	7bfb      	ldrb	r3, [r7, #15]
 800b0a0:	2b00      	cmp	r3, #0
 800b0a2:	d113      	bne.n	800b0cc <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800b0a4:	687b      	ldr	r3, [r7, #4]
 800b0a6:	7858      	ldrb	r0, [r3, #1]
 800b0a8:	687b      	ldr	r3, [r7, #4]
 800b0aa:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800b0ae:	2301      	movs	r3, #1
 800b0b0:	683a      	ldr	r2, [r7, #0]
 800b0b2:	f7ff fcd5 	bl	800aa60 <disk_read>
 800b0b6:	4603      	mov	r3, r0
 800b0b8:	2b00      	cmp	r3, #0
 800b0ba:	d004      	beq.n	800b0c6 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800b0bc:	f04f 33ff 	mov.w	r3, #4294967295
 800b0c0:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800b0c2:	2301      	movs	r3, #1
 800b0c4:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800b0c6:	687b      	ldr	r3, [r7, #4]
 800b0c8:	683a      	ldr	r2, [r7, #0]
 800b0ca:	631a      	str	r2, [r3, #48]	@ 0x30
		}
	}
	return res;
 800b0cc:	7bfb      	ldrb	r3, [r7, #15]
}
 800b0ce:	4618      	mov	r0, r3
 800b0d0:	3710      	adds	r7, #16
 800b0d2:	46bd      	mov	sp, r7
 800b0d4:	bd80      	pop	{r7, pc}
	...

0800b0d8 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800b0d8:	b580      	push	{r7, lr}
 800b0da:	b084      	sub	sp, #16
 800b0dc:	af00      	add	r7, sp, #0
 800b0de:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800b0e0:	6878      	ldr	r0, [r7, #4]
 800b0e2:	f7ff ff87 	bl	800aff4 <sync_window>
 800b0e6:	4603      	mov	r3, r0
 800b0e8:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800b0ea:	7bfb      	ldrb	r3, [r7, #15]
 800b0ec:	2b00      	cmp	r3, #0
 800b0ee:	d159      	bne.n	800b1a4 <sync_fs+0xcc>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800b0f0:	687b      	ldr	r3, [r7, #4]
 800b0f2:	781b      	ldrb	r3, [r3, #0]
 800b0f4:	2b03      	cmp	r3, #3
 800b0f6:	d149      	bne.n	800b18c <sync_fs+0xb4>
 800b0f8:	687b      	ldr	r3, [r7, #4]
 800b0fa:	791b      	ldrb	r3, [r3, #4]
 800b0fc:	2b01      	cmp	r3, #1
 800b0fe:	d145      	bne.n	800b18c <sync_fs+0xb4>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800b100:	687b      	ldr	r3, [r7, #4]
 800b102:	f103 0034 	add.w	r0, r3, #52	@ 0x34
 800b106:	687b      	ldr	r3, [r7, #4]
 800b108:	899b      	ldrh	r3, [r3, #12]
 800b10a:	461a      	mov	r2, r3
 800b10c:	2100      	movs	r1, #0
 800b10e:	f7ff fda8 	bl	800ac62 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800b112:	687b      	ldr	r3, [r7, #4]
 800b114:	3334      	adds	r3, #52	@ 0x34
 800b116:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800b11a:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 800b11e:	4618      	mov	r0, r3
 800b120:	f7ff fd37 	bl	800ab92 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800b124:	687b      	ldr	r3, [r7, #4]
 800b126:	3334      	adds	r3, #52	@ 0x34
 800b128:	4921      	ldr	r1, [pc, #132]	@ (800b1b0 <sync_fs+0xd8>)
 800b12a:	4618      	mov	r0, r3
 800b12c:	f7ff fd4c 	bl	800abc8 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800b130:	687b      	ldr	r3, [r7, #4]
 800b132:	3334      	adds	r3, #52	@ 0x34
 800b134:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800b138:	491e      	ldr	r1, [pc, #120]	@ (800b1b4 <sync_fs+0xdc>)
 800b13a:	4618      	mov	r0, r3
 800b13c:	f7ff fd44 	bl	800abc8 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800b140:	687b      	ldr	r3, [r7, #4]
 800b142:	3334      	adds	r3, #52	@ 0x34
 800b144:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 800b148:	687b      	ldr	r3, [r7, #4]
 800b14a:	695b      	ldr	r3, [r3, #20]
 800b14c:	4619      	mov	r1, r3
 800b14e:	4610      	mov	r0, r2
 800b150:	f7ff fd3a 	bl	800abc8 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800b154:	687b      	ldr	r3, [r7, #4]
 800b156:	3334      	adds	r3, #52	@ 0x34
 800b158:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 800b15c:	687b      	ldr	r3, [r7, #4]
 800b15e:	691b      	ldr	r3, [r3, #16]
 800b160:	4619      	mov	r1, r3
 800b162:	4610      	mov	r0, r2
 800b164:	f7ff fd30 	bl	800abc8 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800b168:	687b      	ldr	r3, [r7, #4]
 800b16a:	6a1b      	ldr	r3, [r3, #32]
 800b16c:	1c5a      	adds	r2, r3, #1
 800b16e:	687b      	ldr	r3, [r7, #4]
 800b170:	631a      	str	r2, [r3, #48]	@ 0x30
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800b172:	687b      	ldr	r3, [r7, #4]
 800b174:	7858      	ldrb	r0, [r3, #1]
 800b176:	687b      	ldr	r3, [r7, #4]
 800b178:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800b17c:	687b      	ldr	r3, [r7, #4]
 800b17e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b180:	2301      	movs	r3, #1
 800b182:	f7ff fc8d 	bl	800aaa0 <disk_write>
			fs->fsi_flag = 0;
 800b186:	687b      	ldr	r3, [r7, #4]
 800b188:	2200      	movs	r2, #0
 800b18a:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800b18c:	687b      	ldr	r3, [r7, #4]
 800b18e:	785b      	ldrb	r3, [r3, #1]
 800b190:	2200      	movs	r2, #0
 800b192:	2100      	movs	r1, #0
 800b194:	4618      	mov	r0, r3
 800b196:	f7ff fca3 	bl	800aae0 <disk_ioctl>
 800b19a:	4603      	mov	r3, r0
 800b19c:	2b00      	cmp	r3, #0
 800b19e:	d001      	beq.n	800b1a4 <sync_fs+0xcc>
 800b1a0:	2301      	movs	r3, #1
 800b1a2:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800b1a4:	7bfb      	ldrb	r3, [r7, #15]
}
 800b1a6:	4618      	mov	r0, r3
 800b1a8:	3710      	adds	r7, #16
 800b1aa:	46bd      	mov	sp, r7
 800b1ac:	bd80      	pop	{r7, pc}
 800b1ae:	bf00      	nop
 800b1b0:	41615252 	.word	0x41615252
 800b1b4:	61417272 	.word	0x61417272

0800b1b8 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800b1b8:	b480      	push	{r7}
 800b1ba:	b083      	sub	sp, #12
 800b1bc:	af00      	add	r7, sp, #0
 800b1be:	6078      	str	r0, [r7, #4]
 800b1c0:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800b1c2:	683b      	ldr	r3, [r7, #0]
 800b1c4:	3b02      	subs	r3, #2
 800b1c6:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800b1c8:	687b      	ldr	r3, [r7, #4]
 800b1ca:	699b      	ldr	r3, [r3, #24]
 800b1cc:	3b02      	subs	r3, #2
 800b1ce:	683a      	ldr	r2, [r7, #0]
 800b1d0:	429a      	cmp	r2, r3
 800b1d2:	d301      	bcc.n	800b1d8 <clust2sect+0x20>
 800b1d4:	2300      	movs	r3, #0
 800b1d6:	e008      	b.n	800b1ea <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800b1d8:	687b      	ldr	r3, [r7, #4]
 800b1da:	895b      	ldrh	r3, [r3, #10]
 800b1dc:	461a      	mov	r2, r3
 800b1de:	683b      	ldr	r3, [r7, #0]
 800b1e0:	fb03 f202 	mul.w	r2, r3, r2
 800b1e4:	687b      	ldr	r3, [r7, #4]
 800b1e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b1e8:	4413      	add	r3, r2
}
 800b1ea:	4618      	mov	r0, r3
 800b1ec:	370c      	adds	r7, #12
 800b1ee:	46bd      	mov	sp, r7
 800b1f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1f4:	4770      	bx	lr

0800b1f6 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800b1f6:	b580      	push	{r7, lr}
 800b1f8:	b086      	sub	sp, #24
 800b1fa:	af00      	add	r7, sp, #0
 800b1fc:	6078      	str	r0, [r7, #4]
 800b1fe:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800b200:	687b      	ldr	r3, [r7, #4]
 800b202:	681b      	ldr	r3, [r3, #0]
 800b204:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800b206:	683b      	ldr	r3, [r7, #0]
 800b208:	2b01      	cmp	r3, #1
 800b20a:	d904      	bls.n	800b216 <get_fat+0x20>
 800b20c:	693b      	ldr	r3, [r7, #16]
 800b20e:	699b      	ldr	r3, [r3, #24]
 800b210:	683a      	ldr	r2, [r7, #0]
 800b212:	429a      	cmp	r2, r3
 800b214:	d302      	bcc.n	800b21c <get_fat+0x26>
		val = 1;	/* Internal error */
 800b216:	2301      	movs	r3, #1
 800b218:	617b      	str	r3, [r7, #20]
 800b21a:	e0ba      	b.n	800b392 <get_fat+0x19c>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800b21c:	f04f 33ff 	mov.w	r3, #4294967295
 800b220:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800b222:	693b      	ldr	r3, [r7, #16]
 800b224:	781b      	ldrb	r3, [r3, #0]
 800b226:	2b03      	cmp	r3, #3
 800b228:	f000 8082 	beq.w	800b330 <get_fat+0x13a>
 800b22c:	2b03      	cmp	r3, #3
 800b22e:	f300 80a6 	bgt.w	800b37e <get_fat+0x188>
 800b232:	2b01      	cmp	r3, #1
 800b234:	d002      	beq.n	800b23c <get_fat+0x46>
 800b236:	2b02      	cmp	r3, #2
 800b238:	d055      	beq.n	800b2e6 <get_fat+0xf0>
 800b23a:	e0a0      	b.n	800b37e <get_fat+0x188>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800b23c:	683b      	ldr	r3, [r7, #0]
 800b23e:	60fb      	str	r3, [r7, #12]
 800b240:	68fb      	ldr	r3, [r7, #12]
 800b242:	085b      	lsrs	r3, r3, #1
 800b244:	68fa      	ldr	r2, [r7, #12]
 800b246:	4413      	add	r3, r2
 800b248:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800b24a:	693b      	ldr	r3, [r7, #16]
 800b24c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b24e:	693b      	ldr	r3, [r7, #16]
 800b250:	899b      	ldrh	r3, [r3, #12]
 800b252:	4619      	mov	r1, r3
 800b254:	68fb      	ldr	r3, [r7, #12]
 800b256:	fbb3 f3f1 	udiv	r3, r3, r1
 800b25a:	4413      	add	r3, r2
 800b25c:	4619      	mov	r1, r3
 800b25e:	6938      	ldr	r0, [r7, #16]
 800b260:	f7ff ff0c 	bl	800b07c <move_window>
 800b264:	4603      	mov	r3, r0
 800b266:	2b00      	cmp	r3, #0
 800b268:	f040 808c 	bne.w	800b384 <get_fat+0x18e>
			wc = fs->win[bc++ % SS(fs)];
 800b26c:	68fb      	ldr	r3, [r7, #12]
 800b26e:	1c5a      	adds	r2, r3, #1
 800b270:	60fa      	str	r2, [r7, #12]
 800b272:	693a      	ldr	r2, [r7, #16]
 800b274:	8992      	ldrh	r2, [r2, #12]
 800b276:	fbb3 f1f2 	udiv	r1, r3, r2
 800b27a:	fb01 f202 	mul.w	r2, r1, r2
 800b27e:	1a9b      	subs	r3, r3, r2
 800b280:	693a      	ldr	r2, [r7, #16]
 800b282:	4413      	add	r3, r2
 800b284:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800b288:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800b28a:	693b      	ldr	r3, [r7, #16]
 800b28c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b28e:	693b      	ldr	r3, [r7, #16]
 800b290:	899b      	ldrh	r3, [r3, #12]
 800b292:	4619      	mov	r1, r3
 800b294:	68fb      	ldr	r3, [r7, #12]
 800b296:	fbb3 f3f1 	udiv	r3, r3, r1
 800b29a:	4413      	add	r3, r2
 800b29c:	4619      	mov	r1, r3
 800b29e:	6938      	ldr	r0, [r7, #16]
 800b2a0:	f7ff feec 	bl	800b07c <move_window>
 800b2a4:	4603      	mov	r3, r0
 800b2a6:	2b00      	cmp	r3, #0
 800b2a8:	d16e      	bne.n	800b388 <get_fat+0x192>
			wc |= fs->win[bc % SS(fs)] << 8;
 800b2aa:	693b      	ldr	r3, [r7, #16]
 800b2ac:	899b      	ldrh	r3, [r3, #12]
 800b2ae:	461a      	mov	r2, r3
 800b2b0:	68fb      	ldr	r3, [r7, #12]
 800b2b2:	fbb3 f1f2 	udiv	r1, r3, r2
 800b2b6:	fb01 f202 	mul.w	r2, r1, r2
 800b2ba:	1a9b      	subs	r3, r3, r2
 800b2bc:	693a      	ldr	r2, [r7, #16]
 800b2be:	4413      	add	r3, r2
 800b2c0:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800b2c4:	021b      	lsls	r3, r3, #8
 800b2c6:	68ba      	ldr	r2, [r7, #8]
 800b2c8:	4313      	orrs	r3, r2
 800b2ca:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800b2cc:	683b      	ldr	r3, [r7, #0]
 800b2ce:	f003 0301 	and.w	r3, r3, #1
 800b2d2:	2b00      	cmp	r3, #0
 800b2d4:	d002      	beq.n	800b2dc <get_fat+0xe6>
 800b2d6:	68bb      	ldr	r3, [r7, #8]
 800b2d8:	091b      	lsrs	r3, r3, #4
 800b2da:	e002      	b.n	800b2e2 <get_fat+0xec>
 800b2dc:	68bb      	ldr	r3, [r7, #8]
 800b2de:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800b2e2:	617b      	str	r3, [r7, #20]
			break;
 800b2e4:	e055      	b.n	800b392 <get_fat+0x19c>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800b2e6:	693b      	ldr	r3, [r7, #16]
 800b2e8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b2ea:	693b      	ldr	r3, [r7, #16]
 800b2ec:	899b      	ldrh	r3, [r3, #12]
 800b2ee:	085b      	lsrs	r3, r3, #1
 800b2f0:	b29b      	uxth	r3, r3
 800b2f2:	4619      	mov	r1, r3
 800b2f4:	683b      	ldr	r3, [r7, #0]
 800b2f6:	fbb3 f3f1 	udiv	r3, r3, r1
 800b2fa:	4413      	add	r3, r2
 800b2fc:	4619      	mov	r1, r3
 800b2fe:	6938      	ldr	r0, [r7, #16]
 800b300:	f7ff febc 	bl	800b07c <move_window>
 800b304:	4603      	mov	r3, r0
 800b306:	2b00      	cmp	r3, #0
 800b308:	d140      	bne.n	800b38c <get_fat+0x196>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800b30a:	693b      	ldr	r3, [r7, #16]
 800b30c:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800b310:	683b      	ldr	r3, [r7, #0]
 800b312:	005b      	lsls	r3, r3, #1
 800b314:	693a      	ldr	r2, [r7, #16]
 800b316:	8992      	ldrh	r2, [r2, #12]
 800b318:	fbb3 f0f2 	udiv	r0, r3, r2
 800b31c:	fb00 f202 	mul.w	r2, r0, r2
 800b320:	1a9b      	subs	r3, r3, r2
 800b322:	440b      	add	r3, r1
 800b324:	4618      	mov	r0, r3
 800b326:	f7ff fbf9 	bl	800ab1c <ld_word>
 800b32a:	4603      	mov	r3, r0
 800b32c:	617b      	str	r3, [r7, #20]
			break;
 800b32e:	e030      	b.n	800b392 <get_fat+0x19c>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800b330:	693b      	ldr	r3, [r7, #16]
 800b332:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b334:	693b      	ldr	r3, [r7, #16]
 800b336:	899b      	ldrh	r3, [r3, #12]
 800b338:	089b      	lsrs	r3, r3, #2
 800b33a:	b29b      	uxth	r3, r3
 800b33c:	4619      	mov	r1, r3
 800b33e:	683b      	ldr	r3, [r7, #0]
 800b340:	fbb3 f3f1 	udiv	r3, r3, r1
 800b344:	4413      	add	r3, r2
 800b346:	4619      	mov	r1, r3
 800b348:	6938      	ldr	r0, [r7, #16]
 800b34a:	f7ff fe97 	bl	800b07c <move_window>
 800b34e:	4603      	mov	r3, r0
 800b350:	2b00      	cmp	r3, #0
 800b352:	d11d      	bne.n	800b390 <get_fat+0x19a>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800b354:	693b      	ldr	r3, [r7, #16]
 800b356:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800b35a:	683b      	ldr	r3, [r7, #0]
 800b35c:	009b      	lsls	r3, r3, #2
 800b35e:	693a      	ldr	r2, [r7, #16]
 800b360:	8992      	ldrh	r2, [r2, #12]
 800b362:	fbb3 f0f2 	udiv	r0, r3, r2
 800b366:	fb00 f202 	mul.w	r2, r0, r2
 800b36a:	1a9b      	subs	r3, r3, r2
 800b36c:	440b      	add	r3, r1
 800b36e:	4618      	mov	r0, r3
 800b370:	f7ff fbec 	bl	800ab4c <ld_dword>
 800b374:	4603      	mov	r3, r0
 800b376:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800b37a:	617b      	str	r3, [r7, #20]
			break;
 800b37c:	e009      	b.n	800b392 <get_fat+0x19c>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800b37e:	2301      	movs	r3, #1
 800b380:	617b      	str	r3, [r7, #20]
 800b382:	e006      	b.n	800b392 <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800b384:	bf00      	nop
 800b386:	e004      	b.n	800b392 <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800b388:	bf00      	nop
 800b38a:	e002      	b.n	800b392 <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800b38c:	bf00      	nop
 800b38e:	e000      	b.n	800b392 <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800b390:	bf00      	nop
		}
	}

	return val;
 800b392:	697b      	ldr	r3, [r7, #20]
}
 800b394:	4618      	mov	r0, r3
 800b396:	3718      	adds	r7, #24
 800b398:	46bd      	mov	sp, r7
 800b39a:	bd80      	pop	{r7, pc}

0800b39c <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800b39c:	b590      	push	{r4, r7, lr}
 800b39e:	b089      	sub	sp, #36	@ 0x24
 800b3a0:	af00      	add	r7, sp, #0
 800b3a2:	60f8      	str	r0, [r7, #12]
 800b3a4:	60b9      	str	r1, [r7, #8]
 800b3a6:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800b3a8:	2302      	movs	r3, #2
 800b3aa:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800b3ac:	68bb      	ldr	r3, [r7, #8]
 800b3ae:	2b01      	cmp	r3, #1
 800b3b0:	f240 8109 	bls.w	800b5c6 <put_fat+0x22a>
 800b3b4:	68fb      	ldr	r3, [r7, #12]
 800b3b6:	699b      	ldr	r3, [r3, #24]
 800b3b8:	68ba      	ldr	r2, [r7, #8]
 800b3ba:	429a      	cmp	r2, r3
 800b3bc:	f080 8103 	bcs.w	800b5c6 <put_fat+0x22a>
		switch (fs->fs_type) {
 800b3c0:	68fb      	ldr	r3, [r7, #12]
 800b3c2:	781b      	ldrb	r3, [r3, #0]
 800b3c4:	2b03      	cmp	r3, #3
 800b3c6:	f000 80b6 	beq.w	800b536 <put_fat+0x19a>
 800b3ca:	2b03      	cmp	r3, #3
 800b3cc:	f300 80fb 	bgt.w	800b5c6 <put_fat+0x22a>
 800b3d0:	2b01      	cmp	r3, #1
 800b3d2:	d003      	beq.n	800b3dc <put_fat+0x40>
 800b3d4:	2b02      	cmp	r3, #2
 800b3d6:	f000 8083 	beq.w	800b4e0 <put_fat+0x144>
 800b3da:	e0f4      	b.n	800b5c6 <put_fat+0x22a>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800b3dc:	68bb      	ldr	r3, [r7, #8]
 800b3de:	61bb      	str	r3, [r7, #24]
 800b3e0:	69bb      	ldr	r3, [r7, #24]
 800b3e2:	085b      	lsrs	r3, r3, #1
 800b3e4:	69ba      	ldr	r2, [r7, #24]
 800b3e6:	4413      	add	r3, r2
 800b3e8:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800b3ea:	68fb      	ldr	r3, [r7, #12]
 800b3ec:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b3ee:	68fb      	ldr	r3, [r7, #12]
 800b3f0:	899b      	ldrh	r3, [r3, #12]
 800b3f2:	4619      	mov	r1, r3
 800b3f4:	69bb      	ldr	r3, [r7, #24]
 800b3f6:	fbb3 f3f1 	udiv	r3, r3, r1
 800b3fa:	4413      	add	r3, r2
 800b3fc:	4619      	mov	r1, r3
 800b3fe:	68f8      	ldr	r0, [r7, #12]
 800b400:	f7ff fe3c 	bl	800b07c <move_window>
 800b404:	4603      	mov	r3, r0
 800b406:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800b408:	7ffb      	ldrb	r3, [r7, #31]
 800b40a:	2b00      	cmp	r3, #0
 800b40c:	f040 80d4 	bne.w	800b5b8 <put_fat+0x21c>
			p = fs->win + bc++ % SS(fs);
 800b410:	68fb      	ldr	r3, [r7, #12]
 800b412:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800b416:	69bb      	ldr	r3, [r7, #24]
 800b418:	1c5a      	adds	r2, r3, #1
 800b41a:	61ba      	str	r2, [r7, #24]
 800b41c:	68fa      	ldr	r2, [r7, #12]
 800b41e:	8992      	ldrh	r2, [r2, #12]
 800b420:	fbb3 f0f2 	udiv	r0, r3, r2
 800b424:	fb00 f202 	mul.w	r2, r0, r2
 800b428:	1a9b      	subs	r3, r3, r2
 800b42a:	440b      	add	r3, r1
 800b42c:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800b42e:	68bb      	ldr	r3, [r7, #8]
 800b430:	f003 0301 	and.w	r3, r3, #1
 800b434:	2b00      	cmp	r3, #0
 800b436:	d00d      	beq.n	800b454 <put_fat+0xb8>
 800b438:	697b      	ldr	r3, [r7, #20]
 800b43a:	781b      	ldrb	r3, [r3, #0]
 800b43c:	b25b      	sxtb	r3, r3
 800b43e:	f003 030f 	and.w	r3, r3, #15
 800b442:	b25a      	sxtb	r2, r3
 800b444:	687b      	ldr	r3, [r7, #4]
 800b446:	b2db      	uxtb	r3, r3
 800b448:	011b      	lsls	r3, r3, #4
 800b44a:	b25b      	sxtb	r3, r3
 800b44c:	4313      	orrs	r3, r2
 800b44e:	b25b      	sxtb	r3, r3
 800b450:	b2db      	uxtb	r3, r3
 800b452:	e001      	b.n	800b458 <put_fat+0xbc>
 800b454:	687b      	ldr	r3, [r7, #4]
 800b456:	b2db      	uxtb	r3, r3
 800b458:	697a      	ldr	r2, [r7, #20]
 800b45a:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800b45c:	68fb      	ldr	r3, [r7, #12]
 800b45e:	2201      	movs	r2, #1
 800b460:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800b462:	68fb      	ldr	r3, [r7, #12]
 800b464:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b466:	68fb      	ldr	r3, [r7, #12]
 800b468:	899b      	ldrh	r3, [r3, #12]
 800b46a:	4619      	mov	r1, r3
 800b46c:	69bb      	ldr	r3, [r7, #24]
 800b46e:	fbb3 f3f1 	udiv	r3, r3, r1
 800b472:	4413      	add	r3, r2
 800b474:	4619      	mov	r1, r3
 800b476:	68f8      	ldr	r0, [r7, #12]
 800b478:	f7ff fe00 	bl	800b07c <move_window>
 800b47c:	4603      	mov	r3, r0
 800b47e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800b480:	7ffb      	ldrb	r3, [r7, #31]
 800b482:	2b00      	cmp	r3, #0
 800b484:	f040 809a 	bne.w	800b5bc <put_fat+0x220>
			p = fs->win + bc % SS(fs);
 800b488:	68fb      	ldr	r3, [r7, #12]
 800b48a:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800b48e:	68fb      	ldr	r3, [r7, #12]
 800b490:	899b      	ldrh	r3, [r3, #12]
 800b492:	461a      	mov	r2, r3
 800b494:	69bb      	ldr	r3, [r7, #24]
 800b496:	fbb3 f0f2 	udiv	r0, r3, r2
 800b49a:	fb00 f202 	mul.w	r2, r0, r2
 800b49e:	1a9b      	subs	r3, r3, r2
 800b4a0:	440b      	add	r3, r1
 800b4a2:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800b4a4:	68bb      	ldr	r3, [r7, #8]
 800b4a6:	f003 0301 	and.w	r3, r3, #1
 800b4aa:	2b00      	cmp	r3, #0
 800b4ac:	d003      	beq.n	800b4b6 <put_fat+0x11a>
 800b4ae:	687b      	ldr	r3, [r7, #4]
 800b4b0:	091b      	lsrs	r3, r3, #4
 800b4b2:	b2db      	uxtb	r3, r3
 800b4b4:	e00e      	b.n	800b4d4 <put_fat+0x138>
 800b4b6:	697b      	ldr	r3, [r7, #20]
 800b4b8:	781b      	ldrb	r3, [r3, #0]
 800b4ba:	b25b      	sxtb	r3, r3
 800b4bc:	f023 030f 	bic.w	r3, r3, #15
 800b4c0:	b25a      	sxtb	r2, r3
 800b4c2:	687b      	ldr	r3, [r7, #4]
 800b4c4:	0a1b      	lsrs	r3, r3, #8
 800b4c6:	b25b      	sxtb	r3, r3
 800b4c8:	f003 030f 	and.w	r3, r3, #15
 800b4cc:	b25b      	sxtb	r3, r3
 800b4ce:	4313      	orrs	r3, r2
 800b4d0:	b25b      	sxtb	r3, r3
 800b4d2:	b2db      	uxtb	r3, r3
 800b4d4:	697a      	ldr	r2, [r7, #20]
 800b4d6:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800b4d8:	68fb      	ldr	r3, [r7, #12]
 800b4da:	2201      	movs	r2, #1
 800b4dc:	70da      	strb	r2, [r3, #3]
			break;
 800b4de:	e072      	b.n	800b5c6 <put_fat+0x22a>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800b4e0:	68fb      	ldr	r3, [r7, #12]
 800b4e2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b4e4:	68fb      	ldr	r3, [r7, #12]
 800b4e6:	899b      	ldrh	r3, [r3, #12]
 800b4e8:	085b      	lsrs	r3, r3, #1
 800b4ea:	b29b      	uxth	r3, r3
 800b4ec:	4619      	mov	r1, r3
 800b4ee:	68bb      	ldr	r3, [r7, #8]
 800b4f0:	fbb3 f3f1 	udiv	r3, r3, r1
 800b4f4:	4413      	add	r3, r2
 800b4f6:	4619      	mov	r1, r3
 800b4f8:	68f8      	ldr	r0, [r7, #12]
 800b4fa:	f7ff fdbf 	bl	800b07c <move_window>
 800b4fe:	4603      	mov	r3, r0
 800b500:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800b502:	7ffb      	ldrb	r3, [r7, #31]
 800b504:	2b00      	cmp	r3, #0
 800b506:	d15b      	bne.n	800b5c0 <put_fat+0x224>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800b508:	68fb      	ldr	r3, [r7, #12]
 800b50a:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800b50e:	68bb      	ldr	r3, [r7, #8]
 800b510:	005b      	lsls	r3, r3, #1
 800b512:	68fa      	ldr	r2, [r7, #12]
 800b514:	8992      	ldrh	r2, [r2, #12]
 800b516:	fbb3 f0f2 	udiv	r0, r3, r2
 800b51a:	fb00 f202 	mul.w	r2, r0, r2
 800b51e:	1a9b      	subs	r3, r3, r2
 800b520:	440b      	add	r3, r1
 800b522:	687a      	ldr	r2, [r7, #4]
 800b524:	b292      	uxth	r2, r2
 800b526:	4611      	mov	r1, r2
 800b528:	4618      	mov	r0, r3
 800b52a:	f7ff fb32 	bl	800ab92 <st_word>
			fs->wflag = 1;
 800b52e:	68fb      	ldr	r3, [r7, #12]
 800b530:	2201      	movs	r2, #1
 800b532:	70da      	strb	r2, [r3, #3]
			break;
 800b534:	e047      	b.n	800b5c6 <put_fat+0x22a>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800b536:	68fb      	ldr	r3, [r7, #12]
 800b538:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b53a:	68fb      	ldr	r3, [r7, #12]
 800b53c:	899b      	ldrh	r3, [r3, #12]
 800b53e:	089b      	lsrs	r3, r3, #2
 800b540:	b29b      	uxth	r3, r3
 800b542:	4619      	mov	r1, r3
 800b544:	68bb      	ldr	r3, [r7, #8]
 800b546:	fbb3 f3f1 	udiv	r3, r3, r1
 800b54a:	4413      	add	r3, r2
 800b54c:	4619      	mov	r1, r3
 800b54e:	68f8      	ldr	r0, [r7, #12]
 800b550:	f7ff fd94 	bl	800b07c <move_window>
 800b554:	4603      	mov	r3, r0
 800b556:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800b558:	7ffb      	ldrb	r3, [r7, #31]
 800b55a:	2b00      	cmp	r3, #0
 800b55c:	d132      	bne.n	800b5c4 <put_fat+0x228>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800b55e:	687b      	ldr	r3, [r7, #4]
 800b560:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 800b564:	68fb      	ldr	r3, [r7, #12]
 800b566:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800b56a:	68bb      	ldr	r3, [r7, #8]
 800b56c:	009b      	lsls	r3, r3, #2
 800b56e:	68fa      	ldr	r2, [r7, #12]
 800b570:	8992      	ldrh	r2, [r2, #12]
 800b572:	fbb3 f0f2 	udiv	r0, r3, r2
 800b576:	fb00 f202 	mul.w	r2, r0, r2
 800b57a:	1a9b      	subs	r3, r3, r2
 800b57c:	440b      	add	r3, r1
 800b57e:	4618      	mov	r0, r3
 800b580:	f7ff fae4 	bl	800ab4c <ld_dword>
 800b584:	4603      	mov	r3, r0
 800b586:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 800b58a:	4323      	orrs	r3, r4
 800b58c:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800b58e:	68fb      	ldr	r3, [r7, #12]
 800b590:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800b594:	68bb      	ldr	r3, [r7, #8]
 800b596:	009b      	lsls	r3, r3, #2
 800b598:	68fa      	ldr	r2, [r7, #12]
 800b59a:	8992      	ldrh	r2, [r2, #12]
 800b59c:	fbb3 f0f2 	udiv	r0, r3, r2
 800b5a0:	fb00 f202 	mul.w	r2, r0, r2
 800b5a4:	1a9b      	subs	r3, r3, r2
 800b5a6:	440b      	add	r3, r1
 800b5a8:	6879      	ldr	r1, [r7, #4]
 800b5aa:	4618      	mov	r0, r3
 800b5ac:	f7ff fb0c 	bl	800abc8 <st_dword>
			fs->wflag = 1;
 800b5b0:	68fb      	ldr	r3, [r7, #12]
 800b5b2:	2201      	movs	r2, #1
 800b5b4:	70da      	strb	r2, [r3, #3]
			break;
 800b5b6:	e006      	b.n	800b5c6 <put_fat+0x22a>
			if (res != FR_OK) break;
 800b5b8:	bf00      	nop
 800b5ba:	e004      	b.n	800b5c6 <put_fat+0x22a>
			if (res != FR_OK) break;
 800b5bc:	bf00      	nop
 800b5be:	e002      	b.n	800b5c6 <put_fat+0x22a>
			if (res != FR_OK) break;
 800b5c0:	bf00      	nop
 800b5c2:	e000      	b.n	800b5c6 <put_fat+0x22a>
			if (res != FR_OK) break;
 800b5c4:	bf00      	nop
		}
	}
	return res;
 800b5c6:	7ffb      	ldrb	r3, [r7, #31]
}
 800b5c8:	4618      	mov	r0, r3
 800b5ca:	3724      	adds	r7, #36	@ 0x24
 800b5cc:	46bd      	mov	sp, r7
 800b5ce:	bd90      	pop	{r4, r7, pc}

0800b5d0 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800b5d0:	b580      	push	{r7, lr}
 800b5d2:	b088      	sub	sp, #32
 800b5d4:	af00      	add	r7, sp, #0
 800b5d6:	60f8      	str	r0, [r7, #12]
 800b5d8:	60b9      	str	r1, [r7, #8]
 800b5da:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800b5dc:	2300      	movs	r3, #0
 800b5de:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800b5e0:	68fb      	ldr	r3, [r7, #12]
 800b5e2:	681b      	ldr	r3, [r3, #0]
 800b5e4:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800b5e6:	68bb      	ldr	r3, [r7, #8]
 800b5e8:	2b01      	cmp	r3, #1
 800b5ea:	d904      	bls.n	800b5f6 <remove_chain+0x26>
 800b5ec:	69bb      	ldr	r3, [r7, #24]
 800b5ee:	699b      	ldr	r3, [r3, #24]
 800b5f0:	68ba      	ldr	r2, [r7, #8]
 800b5f2:	429a      	cmp	r2, r3
 800b5f4:	d301      	bcc.n	800b5fa <remove_chain+0x2a>
 800b5f6:	2302      	movs	r3, #2
 800b5f8:	e04b      	b.n	800b692 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800b5fa:	687b      	ldr	r3, [r7, #4]
 800b5fc:	2b00      	cmp	r3, #0
 800b5fe:	d00c      	beq.n	800b61a <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800b600:	f04f 32ff 	mov.w	r2, #4294967295
 800b604:	6879      	ldr	r1, [r7, #4]
 800b606:	69b8      	ldr	r0, [r7, #24]
 800b608:	f7ff fec8 	bl	800b39c <put_fat>
 800b60c:	4603      	mov	r3, r0
 800b60e:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800b610:	7ffb      	ldrb	r3, [r7, #31]
 800b612:	2b00      	cmp	r3, #0
 800b614:	d001      	beq.n	800b61a <remove_chain+0x4a>
 800b616:	7ffb      	ldrb	r3, [r7, #31]
 800b618:	e03b      	b.n	800b692 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800b61a:	68b9      	ldr	r1, [r7, #8]
 800b61c:	68f8      	ldr	r0, [r7, #12]
 800b61e:	f7ff fdea 	bl	800b1f6 <get_fat>
 800b622:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800b624:	697b      	ldr	r3, [r7, #20]
 800b626:	2b00      	cmp	r3, #0
 800b628:	d031      	beq.n	800b68e <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800b62a:	697b      	ldr	r3, [r7, #20]
 800b62c:	2b01      	cmp	r3, #1
 800b62e:	d101      	bne.n	800b634 <remove_chain+0x64>
 800b630:	2302      	movs	r3, #2
 800b632:	e02e      	b.n	800b692 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800b634:	697b      	ldr	r3, [r7, #20]
 800b636:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b63a:	d101      	bne.n	800b640 <remove_chain+0x70>
 800b63c:	2301      	movs	r3, #1
 800b63e:	e028      	b.n	800b692 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800b640:	2200      	movs	r2, #0
 800b642:	68b9      	ldr	r1, [r7, #8]
 800b644:	69b8      	ldr	r0, [r7, #24]
 800b646:	f7ff fea9 	bl	800b39c <put_fat>
 800b64a:	4603      	mov	r3, r0
 800b64c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800b64e:	7ffb      	ldrb	r3, [r7, #31]
 800b650:	2b00      	cmp	r3, #0
 800b652:	d001      	beq.n	800b658 <remove_chain+0x88>
 800b654:	7ffb      	ldrb	r3, [r7, #31]
 800b656:	e01c      	b.n	800b692 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800b658:	69bb      	ldr	r3, [r7, #24]
 800b65a:	695a      	ldr	r2, [r3, #20]
 800b65c:	69bb      	ldr	r3, [r7, #24]
 800b65e:	699b      	ldr	r3, [r3, #24]
 800b660:	3b02      	subs	r3, #2
 800b662:	429a      	cmp	r2, r3
 800b664:	d20b      	bcs.n	800b67e <remove_chain+0xae>
			fs->free_clst++;
 800b666:	69bb      	ldr	r3, [r7, #24]
 800b668:	695b      	ldr	r3, [r3, #20]
 800b66a:	1c5a      	adds	r2, r3, #1
 800b66c:	69bb      	ldr	r3, [r7, #24]
 800b66e:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 800b670:	69bb      	ldr	r3, [r7, #24]
 800b672:	791b      	ldrb	r3, [r3, #4]
 800b674:	f043 0301 	orr.w	r3, r3, #1
 800b678:	b2da      	uxtb	r2, r3
 800b67a:	69bb      	ldr	r3, [r7, #24]
 800b67c:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800b67e:	697b      	ldr	r3, [r7, #20]
 800b680:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800b682:	69bb      	ldr	r3, [r7, #24]
 800b684:	699b      	ldr	r3, [r3, #24]
 800b686:	68ba      	ldr	r2, [r7, #8]
 800b688:	429a      	cmp	r2, r3
 800b68a:	d3c6      	bcc.n	800b61a <remove_chain+0x4a>
 800b68c:	e000      	b.n	800b690 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800b68e:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800b690:	2300      	movs	r3, #0
}
 800b692:	4618      	mov	r0, r3
 800b694:	3720      	adds	r7, #32
 800b696:	46bd      	mov	sp, r7
 800b698:	bd80      	pop	{r7, pc}

0800b69a <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800b69a:	b580      	push	{r7, lr}
 800b69c:	b088      	sub	sp, #32
 800b69e:	af00      	add	r7, sp, #0
 800b6a0:	6078      	str	r0, [r7, #4]
 800b6a2:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800b6a4:	687b      	ldr	r3, [r7, #4]
 800b6a6:	681b      	ldr	r3, [r3, #0]
 800b6a8:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800b6aa:	683b      	ldr	r3, [r7, #0]
 800b6ac:	2b00      	cmp	r3, #0
 800b6ae:	d10d      	bne.n	800b6cc <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800b6b0:	693b      	ldr	r3, [r7, #16]
 800b6b2:	691b      	ldr	r3, [r3, #16]
 800b6b4:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800b6b6:	69bb      	ldr	r3, [r7, #24]
 800b6b8:	2b00      	cmp	r3, #0
 800b6ba:	d004      	beq.n	800b6c6 <create_chain+0x2c>
 800b6bc:	693b      	ldr	r3, [r7, #16]
 800b6be:	699b      	ldr	r3, [r3, #24]
 800b6c0:	69ba      	ldr	r2, [r7, #24]
 800b6c2:	429a      	cmp	r2, r3
 800b6c4:	d31b      	bcc.n	800b6fe <create_chain+0x64>
 800b6c6:	2301      	movs	r3, #1
 800b6c8:	61bb      	str	r3, [r7, #24]
 800b6ca:	e018      	b.n	800b6fe <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800b6cc:	6839      	ldr	r1, [r7, #0]
 800b6ce:	6878      	ldr	r0, [r7, #4]
 800b6d0:	f7ff fd91 	bl	800b1f6 <get_fat>
 800b6d4:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800b6d6:	68fb      	ldr	r3, [r7, #12]
 800b6d8:	2b01      	cmp	r3, #1
 800b6da:	d801      	bhi.n	800b6e0 <create_chain+0x46>
 800b6dc:	2301      	movs	r3, #1
 800b6de:	e070      	b.n	800b7c2 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800b6e0:	68fb      	ldr	r3, [r7, #12]
 800b6e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b6e6:	d101      	bne.n	800b6ec <create_chain+0x52>
 800b6e8:	68fb      	ldr	r3, [r7, #12]
 800b6ea:	e06a      	b.n	800b7c2 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800b6ec:	693b      	ldr	r3, [r7, #16]
 800b6ee:	699b      	ldr	r3, [r3, #24]
 800b6f0:	68fa      	ldr	r2, [r7, #12]
 800b6f2:	429a      	cmp	r2, r3
 800b6f4:	d201      	bcs.n	800b6fa <create_chain+0x60>
 800b6f6:	68fb      	ldr	r3, [r7, #12]
 800b6f8:	e063      	b.n	800b7c2 <create_chain+0x128>
		scl = clst;
 800b6fa:	683b      	ldr	r3, [r7, #0]
 800b6fc:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800b6fe:	69bb      	ldr	r3, [r7, #24]
 800b700:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800b702:	69fb      	ldr	r3, [r7, #28]
 800b704:	3301      	adds	r3, #1
 800b706:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800b708:	693b      	ldr	r3, [r7, #16]
 800b70a:	699b      	ldr	r3, [r3, #24]
 800b70c:	69fa      	ldr	r2, [r7, #28]
 800b70e:	429a      	cmp	r2, r3
 800b710:	d307      	bcc.n	800b722 <create_chain+0x88>
				ncl = 2;
 800b712:	2302      	movs	r3, #2
 800b714:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800b716:	69fa      	ldr	r2, [r7, #28]
 800b718:	69bb      	ldr	r3, [r7, #24]
 800b71a:	429a      	cmp	r2, r3
 800b71c:	d901      	bls.n	800b722 <create_chain+0x88>
 800b71e:	2300      	movs	r3, #0
 800b720:	e04f      	b.n	800b7c2 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800b722:	69f9      	ldr	r1, [r7, #28]
 800b724:	6878      	ldr	r0, [r7, #4]
 800b726:	f7ff fd66 	bl	800b1f6 <get_fat>
 800b72a:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800b72c:	68fb      	ldr	r3, [r7, #12]
 800b72e:	2b00      	cmp	r3, #0
 800b730:	d00e      	beq.n	800b750 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800b732:	68fb      	ldr	r3, [r7, #12]
 800b734:	2b01      	cmp	r3, #1
 800b736:	d003      	beq.n	800b740 <create_chain+0xa6>
 800b738:	68fb      	ldr	r3, [r7, #12]
 800b73a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b73e:	d101      	bne.n	800b744 <create_chain+0xaa>
 800b740:	68fb      	ldr	r3, [r7, #12]
 800b742:	e03e      	b.n	800b7c2 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800b744:	69fa      	ldr	r2, [r7, #28]
 800b746:	69bb      	ldr	r3, [r7, #24]
 800b748:	429a      	cmp	r2, r3
 800b74a:	d1da      	bne.n	800b702 <create_chain+0x68>
 800b74c:	2300      	movs	r3, #0
 800b74e:	e038      	b.n	800b7c2 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800b750:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800b752:	f04f 32ff 	mov.w	r2, #4294967295
 800b756:	69f9      	ldr	r1, [r7, #28]
 800b758:	6938      	ldr	r0, [r7, #16]
 800b75a:	f7ff fe1f 	bl	800b39c <put_fat>
 800b75e:	4603      	mov	r3, r0
 800b760:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800b762:	7dfb      	ldrb	r3, [r7, #23]
 800b764:	2b00      	cmp	r3, #0
 800b766:	d109      	bne.n	800b77c <create_chain+0xe2>
 800b768:	683b      	ldr	r3, [r7, #0]
 800b76a:	2b00      	cmp	r3, #0
 800b76c:	d006      	beq.n	800b77c <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800b76e:	69fa      	ldr	r2, [r7, #28]
 800b770:	6839      	ldr	r1, [r7, #0]
 800b772:	6938      	ldr	r0, [r7, #16]
 800b774:	f7ff fe12 	bl	800b39c <put_fat>
 800b778:	4603      	mov	r3, r0
 800b77a:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800b77c:	7dfb      	ldrb	r3, [r7, #23]
 800b77e:	2b00      	cmp	r3, #0
 800b780:	d116      	bne.n	800b7b0 <create_chain+0x116>
		fs->last_clst = ncl;
 800b782:	693b      	ldr	r3, [r7, #16]
 800b784:	69fa      	ldr	r2, [r7, #28]
 800b786:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800b788:	693b      	ldr	r3, [r7, #16]
 800b78a:	695a      	ldr	r2, [r3, #20]
 800b78c:	693b      	ldr	r3, [r7, #16]
 800b78e:	699b      	ldr	r3, [r3, #24]
 800b790:	3b02      	subs	r3, #2
 800b792:	429a      	cmp	r2, r3
 800b794:	d804      	bhi.n	800b7a0 <create_chain+0x106>
 800b796:	693b      	ldr	r3, [r7, #16]
 800b798:	695b      	ldr	r3, [r3, #20]
 800b79a:	1e5a      	subs	r2, r3, #1
 800b79c:	693b      	ldr	r3, [r7, #16]
 800b79e:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 800b7a0:	693b      	ldr	r3, [r7, #16]
 800b7a2:	791b      	ldrb	r3, [r3, #4]
 800b7a4:	f043 0301 	orr.w	r3, r3, #1
 800b7a8:	b2da      	uxtb	r2, r3
 800b7aa:	693b      	ldr	r3, [r7, #16]
 800b7ac:	711a      	strb	r2, [r3, #4]
 800b7ae:	e007      	b.n	800b7c0 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800b7b0:	7dfb      	ldrb	r3, [r7, #23]
 800b7b2:	2b01      	cmp	r3, #1
 800b7b4:	d102      	bne.n	800b7bc <create_chain+0x122>
 800b7b6:	f04f 33ff 	mov.w	r3, #4294967295
 800b7ba:	e000      	b.n	800b7be <create_chain+0x124>
 800b7bc:	2301      	movs	r3, #1
 800b7be:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800b7c0:	69fb      	ldr	r3, [r7, #28]
}
 800b7c2:	4618      	mov	r0, r3
 800b7c4:	3720      	adds	r7, #32
 800b7c6:	46bd      	mov	sp, r7
 800b7c8:	bd80      	pop	{r7, pc}

0800b7ca <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800b7ca:	b480      	push	{r7}
 800b7cc:	b087      	sub	sp, #28
 800b7ce:	af00      	add	r7, sp, #0
 800b7d0:	6078      	str	r0, [r7, #4]
 800b7d2:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800b7d4:	687b      	ldr	r3, [r7, #4]
 800b7d6:	681b      	ldr	r3, [r3, #0]
 800b7d8:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800b7da:	687b      	ldr	r3, [r7, #4]
 800b7dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b7de:	3304      	adds	r3, #4
 800b7e0:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800b7e2:	68fb      	ldr	r3, [r7, #12]
 800b7e4:	899b      	ldrh	r3, [r3, #12]
 800b7e6:	461a      	mov	r2, r3
 800b7e8:	683b      	ldr	r3, [r7, #0]
 800b7ea:	fbb3 f3f2 	udiv	r3, r3, r2
 800b7ee:	68fa      	ldr	r2, [r7, #12]
 800b7f0:	8952      	ldrh	r2, [r2, #10]
 800b7f2:	fbb3 f3f2 	udiv	r3, r3, r2
 800b7f6:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800b7f8:	693b      	ldr	r3, [r7, #16]
 800b7fa:	1d1a      	adds	r2, r3, #4
 800b7fc:	613a      	str	r2, [r7, #16]
 800b7fe:	681b      	ldr	r3, [r3, #0]
 800b800:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800b802:	68bb      	ldr	r3, [r7, #8]
 800b804:	2b00      	cmp	r3, #0
 800b806:	d101      	bne.n	800b80c <clmt_clust+0x42>
 800b808:	2300      	movs	r3, #0
 800b80a:	e010      	b.n	800b82e <clmt_clust+0x64>
		if (cl < ncl) break;	/* In this fragment? */
 800b80c:	697a      	ldr	r2, [r7, #20]
 800b80e:	68bb      	ldr	r3, [r7, #8]
 800b810:	429a      	cmp	r2, r3
 800b812:	d307      	bcc.n	800b824 <clmt_clust+0x5a>
		cl -= ncl; tbl++;		/* Next fragment */
 800b814:	697a      	ldr	r2, [r7, #20]
 800b816:	68bb      	ldr	r3, [r7, #8]
 800b818:	1ad3      	subs	r3, r2, r3
 800b81a:	617b      	str	r3, [r7, #20]
 800b81c:	693b      	ldr	r3, [r7, #16]
 800b81e:	3304      	adds	r3, #4
 800b820:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800b822:	e7e9      	b.n	800b7f8 <clmt_clust+0x2e>
		if (cl < ncl) break;	/* In this fragment? */
 800b824:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800b826:	693b      	ldr	r3, [r7, #16]
 800b828:	681a      	ldr	r2, [r3, #0]
 800b82a:	697b      	ldr	r3, [r7, #20]
 800b82c:	4413      	add	r3, r2
}
 800b82e:	4618      	mov	r0, r3
 800b830:	371c      	adds	r7, #28
 800b832:	46bd      	mov	sp, r7
 800b834:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b838:	4770      	bx	lr

0800b83a <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800b83a:	b580      	push	{r7, lr}
 800b83c:	b086      	sub	sp, #24
 800b83e:	af00      	add	r7, sp, #0
 800b840:	6078      	str	r0, [r7, #4]
 800b842:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800b844:	687b      	ldr	r3, [r7, #4]
 800b846:	681b      	ldr	r3, [r3, #0]
 800b848:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800b84a:	683b      	ldr	r3, [r7, #0]
 800b84c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800b850:	d204      	bcs.n	800b85c <dir_sdi+0x22>
 800b852:	683b      	ldr	r3, [r7, #0]
 800b854:	f003 031f 	and.w	r3, r3, #31
 800b858:	2b00      	cmp	r3, #0
 800b85a:	d001      	beq.n	800b860 <dir_sdi+0x26>
		return FR_INT_ERR;
 800b85c:	2302      	movs	r3, #2
 800b85e:	e071      	b.n	800b944 <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 800b860:	687b      	ldr	r3, [r7, #4]
 800b862:	683a      	ldr	r2, [r7, #0]
 800b864:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800b866:	687b      	ldr	r3, [r7, #4]
 800b868:	689b      	ldr	r3, [r3, #8]
 800b86a:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800b86c:	697b      	ldr	r3, [r7, #20]
 800b86e:	2b00      	cmp	r3, #0
 800b870:	d106      	bne.n	800b880 <dir_sdi+0x46>
 800b872:	693b      	ldr	r3, [r7, #16]
 800b874:	781b      	ldrb	r3, [r3, #0]
 800b876:	2b02      	cmp	r3, #2
 800b878:	d902      	bls.n	800b880 <dir_sdi+0x46>
		clst = fs->dirbase;
 800b87a:	693b      	ldr	r3, [r7, #16]
 800b87c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b87e:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800b880:	697b      	ldr	r3, [r7, #20]
 800b882:	2b00      	cmp	r3, #0
 800b884:	d10c      	bne.n	800b8a0 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800b886:	683b      	ldr	r3, [r7, #0]
 800b888:	095b      	lsrs	r3, r3, #5
 800b88a:	693a      	ldr	r2, [r7, #16]
 800b88c:	8912      	ldrh	r2, [r2, #8]
 800b88e:	4293      	cmp	r3, r2
 800b890:	d301      	bcc.n	800b896 <dir_sdi+0x5c>
 800b892:	2302      	movs	r3, #2
 800b894:	e056      	b.n	800b944 <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 800b896:	693b      	ldr	r3, [r7, #16]
 800b898:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800b89a:	687b      	ldr	r3, [r7, #4]
 800b89c:	61da      	str	r2, [r3, #28]
 800b89e:	e02d      	b.n	800b8fc <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800b8a0:	693b      	ldr	r3, [r7, #16]
 800b8a2:	895b      	ldrh	r3, [r3, #10]
 800b8a4:	461a      	mov	r2, r3
 800b8a6:	693b      	ldr	r3, [r7, #16]
 800b8a8:	899b      	ldrh	r3, [r3, #12]
 800b8aa:	fb02 f303 	mul.w	r3, r2, r3
 800b8ae:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800b8b0:	e019      	b.n	800b8e6 <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800b8b2:	687b      	ldr	r3, [r7, #4]
 800b8b4:	6979      	ldr	r1, [r7, #20]
 800b8b6:	4618      	mov	r0, r3
 800b8b8:	f7ff fc9d 	bl	800b1f6 <get_fat>
 800b8bc:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800b8be:	697b      	ldr	r3, [r7, #20]
 800b8c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b8c4:	d101      	bne.n	800b8ca <dir_sdi+0x90>
 800b8c6:	2301      	movs	r3, #1
 800b8c8:	e03c      	b.n	800b944 <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800b8ca:	697b      	ldr	r3, [r7, #20]
 800b8cc:	2b01      	cmp	r3, #1
 800b8ce:	d904      	bls.n	800b8da <dir_sdi+0xa0>
 800b8d0:	693b      	ldr	r3, [r7, #16]
 800b8d2:	699b      	ldr	r3, [r3, #24]
 800b8d4:	697a      	ldr	r2, [r7, #20]
 800b8d6:	429a      	cmp	r2, r3
 800b8d8:	d301      	bcc.n	800b8de <dir_sdi+0xa4>
 800b8da:	2302      	movs	r3, #2
 800b8dc:	e032      	b.n	800b944 <dir_sdi+0x10a>
			ofs -= csz;
 800b8de:	683a      	ldr	r2, [r7, #0]
 800b8e0:	68fb      	ldr	r3, [r7, #12]
 800b8e2:	1ad3      	subs	r3, r2, r3
 800b8e4:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800b8e6:	683a      	ldr	r2, [r7, #0]
 800b8e8:	68fb      	ldr	r3, [r7, #12]
 800b8ea:	429a      	cmp	r2, r3
 800b8ec:	d2e1      	bcs.n	800b8b2 <dir_sdi+0x78>
		}
		dp->sect = clust2sect(fs, clst);
 800b8ee:	6979      	ldr	r1, [r7, #20]
 800b8f0:	6938      	ldr	r0, [r7, #16]
 800b8f2:	f7ff fc61 	bl	800b1b8 <clust2sect>
 800b8f6:	4602      	mov	r2, r0
 800b8f8:	687b      	ldr	r3, [r7, #4]
 800b8fa:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800b8fc:	687b      	ldr	r3, [r7, #4]
 800b8fe:	697a      	ldr	r2, [r7, #20]
 800b900:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800b902:	687b      	ldr	r3, [r7, #4]
 800b904:	69db      	ldr	r3, [r3, #28]
 800b906:	2b00      	cmp	r3, #0
 800b908:	d101      	bne.n	800b90e <dir_sdi+0xd4>
 800b90a:	2302      	movs	r3, #2
 800b90c:	e01a      	b.n	800b944 <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800b90e:	687b      	ldr	r3, [r7, #4]
 800b910:	69da      	ldr	r2, [r3, #28]
 800b912:	693b      	ldr	r3, [r7, #16]
 800b914:	899b      	ldrh	r3, [r3, #12]
 800b916:	4619      	mov	r1, r3
 800b918:	683b      	ldr	r3, [r7, #0]
 800b91a:	fbb3 f3f1 	udiv	r3, r3, r1
 800b91e:	441a      	add	r2, r3
 800b920:	687b      	ldr	r3, [r7, #4]
 800b922:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800b924:	693b      	ldr	r3, [r7, #16]
 800b926:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800b92a:	693b      	ldr	r3, [r7, #16]
 800b92c:	899b      	ldrh	r3, [r3, #12]
 800b92e:	461a      	mov	r2, r3
 800b930:	683b      	ldr	r3, [r7, #0]
 800b932:	fbb3 f0f2 	udiv	r0, r3, r2
 800b936:	fb00 f202 	mul.w	r2, r0, r2
 800b93a:	1a9b      	subs	r3, r3, r2
 800b93c:	18ca      	adds	r2, r1, r3
 800b93e:	687b      	ldr	r3, [r7, #4]
 800b940:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800b942:	2300      	movs	r3, #0
}
 800b944:	4618      	mov	r0, r3
 800b946:	3718      	adds	r7, #24
 800b948:	46bd      	mov	sp, r7
 800b94a:	bd80      	pop	{r7, pc}

0800b94c <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800b94c:	b580      	push	{r7, lr}
 800b94e:	b086      	sub	sp, #24
 800b950:	af00      	add	r7, sp, #0
 800b952:	6078      	str	r0, [r7, #4]
 800b954:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800b956:	687b      	ldr	r3, [r7, #4]
 800b958:	681b      	ldr	r3, [r3, #0]
 800b95a:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800b95c:	687b      	ldr	r3, [r7, #4]
 800b95e:	695b      	ldr	r3, [r3, #20]
 800b960:	3320      	adds	r3, #32
 800b962:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800b964:	687b      	ldr	r3, [r7, #4]
 800b966:	69db      	ldr	r3, [r3, #28]
 800b968:	2b00      	cmp	r3, #0
 800b96a:	d003      	beq.n	800b974 <dir_next+0x28>
 800b96c:	68bb      	ldr	r3, [r7, #8]
 800b96e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800b972:	d301      	bcc.n	800b978 <dir_next+0x2c>
 800b974:	2304      	movs	r3, #4
 800b976:	e0bb      	b.n	800baf0 <dir_next+0x1a4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800b978:	68fb      	ldr	r3, [r7, #12]
 800b97a:	899b      	ldrh	r3, [r3, #12]
 800b97c:	461a      	mov	r2, r3
 800b97e:	68bb      	ldr	r3, [r7, #8]
 800b980:	fbb3 f1f2 	udiv	r1, r3, r2
 800b984:	fb01 f202 	mul.w	r2, r1, r2
 800b988:	1a9b      	subs	r3, r3, r2
 800b98a:	2b00      	cmp	r3, #0
 800b98c:	f040 809d 	bne.w	800baca <dir_next+0x17e>
		dp->sect++;				/* Next sector */
 800b990:	687b      	ldr	r3, [r7, #4]
 800b992:	69db      	ldr	r3, [r3, #28]
 800b994:	1c5a      	adds	r2, r3, #1
 800b996:	687b      	ldr	r3, [r7, #4]
 800b998:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800b99a:	687b      	ldr	r3, [r7, #4]
 800b99c:	699b      	ldr	r3, [r3, #24]
 800b99e:	2b00      	cmp	r3, #0
 800b9a0:	d10b      	bne.n	800b9ba <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800b9a2:	68bb      	ldr	r3, [r7, #8]
 800b9a4:	095b      	lsrs	r3, r3, #5
 800b9a6:	68fa      	ldr	r2, [r7, #12]
 800b9a8:	8912      	ldrh	r2, [r2, #8]
 800b9aa:	4293      	cmp	r3, r2
 800b9ac:	f0c0 808d 	bcc.w	800baca <dir_next+0x17e>
				dp->sect = 0; return FR_NO_FILE;
 800b9b0:	687b      	ldr	r3, [r7, #4]
 800b9b2:	2200      	movs	r2, #0
 800b9b4:	61da      	str	r2, [r3, #28]
 800b9b6:	2304      	movs	r3, #4
 800b9b8:	e09a      	b.n	800baf0 <dir_next+0x1a4>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800b9ba:	68fb      	ldr	r3, [r7, #12]
 800b9bc:	899b      	ldrh	r3, [r3, #12]
 800b9be:	461a      	mov	r2, r3
 800b9c0:	68bb      	ldr	r3, [r7, #8]
 800b9c2:	fbb3 f3f2 	udiv	r3, r3, r2
 800b9c6:	68fa      	ldr	r2, [r7, #12]
 800b9c8:	8952      	ldrh	r2, [r2, #10]
 800b9ca:	3a01      	subs	r2, #1
 800b9cc:	4013      	ands	r3, r2
 800b9ce:	2b00      	cmp	r3, #0
 800b9d0:	d17b      	bne.n	800baca <dir_next+0x17e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800b9d2:	687a      	ldr	r2, [r7, #4]
 800b9d4:	687b      	ldr	r3, [r7, #4]
 800b9d6:	699b      	ldr	r3, [r3, #24]
 800b9d8:	4619      	mov	r1, r3
 800b9da:	4610      	mov	r0, r2
 800b9dc:	f7ff fc0b 	bl	800b1f6 <get_fat>
 800b9e0:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800b9e2:	697b      	ldr	r3, [r7, #20]
 800b9e4:	2b01      	cmp	r3, #1
 800b9e6:	d801      	bhi.n	800b9ec <dir_next+0xa0>
 800b9e8:	2302      	movs	r3, #2
 800b9ea:	e081      	b.n	800baf0 <dir_next+0x1a4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800b9ec:	697b      	ldr	r3, [r7, #20]
 800b9ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b9f2:	d101      	bne.n	800b9f8 <dir_next+0xac>
 800b9f4:	2301      	movs	r3, #1
 800b9f6:	e07b      	b.n	800baf0 <dir_next+0x1a4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800b9f8:	68fb      	ldr	r3, [r7, #12]
 800b9fa:	699b      	ldr	r3, [r3, #24]
 800b9fc:	697a      	ldr	r2, [r7, #20]
 800b9fe:	429a      	cmp	r2, r3
 800ba00:	d359      	bcc.n	800bab6 <dir_next+0x16a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800ba02:	683b      	ldr	r3, [r7, #0]
 800ba04:	2b00      	cmp	r3, #0
 800ba06:	d104      	bne.n	800ba12 <dir_next+0xc6>
						dp->sect = 0; return FR_NO_FILE;
 800ba08:	687b      	ldr	r3, [r7, #4]
 800ba0a:	2200      	movs	r2, #0
 800ba0c:	61da      	str	r2, [r3, #28]
 800ba0e:	2304      	movs	r3, #4
 800ba10:	e06e      	b.n	800baf0 <dir_next+0x1a4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800ba12:	687a      	ldr	r2, [r7, #4]
 800ba14:	687b      	ldr	r3, [r7, #4]
 800ba16:	699b      	ldr	r3, [r3, #24]
 800ba18:	4619      	mov	r1, r3
 800ba1a:	4610      	mov	r0, r2
 800ba1c:	f7ff fe3d 	bl	800b69a <create_chain>
 800ba20:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800ba22:	697b      	ldr	r3, [r7, #20]
 800ba24:	2b00      	cmp	r3, #0
 800ba26:	d101      	bne.n	800ba2c <dir_next+0xe0>
 800ba28:	2307      	movs	r3, #7
 800ba2a:	e061      	b.n	800baf0 <dir_next+0x1a4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800ba2c:	697b      	ldr	r3, [r7, #20]
 800ba2e:	2b01      	cmp	r3, #1
 800ba30:	d101      	bne.n	800ba36 <dir_next+0xea>
 800ba32:	2302      	movs	r3, #2
 800ba34:	e05c      	b.n	800baf0 <dir_next+0x1a4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800ba36:	697b      	ldr	r3, [r7, #20]
 800ba38:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ba3c:	d101      	bne.n	800ba42 <dir_next+0xf6>
 800ba3e:	2301      	movs	r3, #1
 800ba40:	e056      	b.n	800baf0 <dir_next+0x1a4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800ba42:	68f8      	ldr	r0, [r7, #12]
 800ba44:	f7ff fad6 	bl	800aff4 <sync_window>
 800ba48:	4603      	mov	r3, r0
 800ba4a:	2b00      	cmp	r3, #0
 800ba4c:	d001      	beq.n	800ba52 <dir_next+0x106>
 800ba4e:	2301      	movs	r3, #1
 800ba50:	e04e      	b.n	800baf0 <dir_next+0x1a4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800ba52:	68fb      	ldr	r3, [r7, #12]
 800ba54:	f103 0034 	add.w	r0, r3, #52	@ 0x34
 800ba58:	68fb      	ldr	r3, [r7, #12]
 800ba5a:	899b      	ldrh	r3, [r3, #12]
 800ba5c:	461a      	mov	r2, r3
 800ba5e:	2100      	movs	r1, #0
 800ba60:	f7ff f8ff 	bl	800ac62 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800ba64:	2300      	movs	r3, #0
 800ba66:	613b      	str	r3, [r7, #16]
 800ba68:	6979      	ldr	r1, [r7, #20]
 800ba6a:	68f8      	ldr	r0, [r7, #12]
 800ba6c:	f7ff fba4 	bl	800b1b8 <clust2sect>
 800ba70:	4602      	mov	r2, r0
 800ba72:	68fb      	ldr	r3, [r7, #12]
 800ba74:	631a      	str	r2, [r3, #48]	@ 0x30
 800ba76:	e012      	b.n	800ba9e <dir_next+0x152>
						fs->wflag = 1;
 800ba78:	68fb      	ldr	r3, [r7, #12]
 800ba7a:	2201      	movs	r2, #1
 800ba7c:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800ba7e:	68f8      	ldr	r0, [r7, #12]
 800ba80:	f7ff fab8 	bl	800aff4 <sync_window>
 800ba84:	4603      	mov	r3, r0
 800ba86:	2b00      	cmp	r3, #0
 800ba88:	d001      	beq.n	800ba8e <dir_next+0x142>
 800ba8a:	2301      	movs	r3, #1
 800ba8c:	e030      	b.n	800baf0 <dir_next+0x1a4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800ba8e:	693b      	ldr	r3, [r7, #16]
 800ba90:	3301      	adds	r3, #1
 800ba92:	613b      	str	r3, [r7, #16]
 800ba94:	68fb      	ldr	r3, [r7, #12]
 800ba96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ba98:	1c5a      	adds	r2, r3, #1
 800ba9a:	68fb      	ldr	r3, [r7, #12]
 800ba9c:	631a      	str	r2, [r3, #48]	@ 0x30
 800ba9e:	68fb      	ldr	r3, [r7, #12]
 800baa0:	895b      	ldrh	r3, [r3, #10]
 800baa2:	461a      	mov	r2, r3
 800baa4:	693b      	ldr	r3, [r7, #16]
 800baa6:	4293      	cmp	r3, r2
 800baa8:	d3e6      	bcc.n	800ba78 <dir_next+0x12c>
					}
					fs->winsect -= n;							/* Restore window offset */
 800baaa:	68fb      	ldr	r3, [r7, #12]
 800baac:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800baae:	693b      	ldr	r3, [r7, #16]
 800bab0:	1ad2      	subs	r2, r2, r3
 800bab2:	68fb      	ldr	r3, [r7, #12]
 800bab4:	631a      	str	r2, [r3, #48]	@ 0x30
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800bab6:	687b      	ldr	r3, [r7, #4]
 800bab8:	697a      	ldr	r2, [r7, #20]
 800baba:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800babc:	6979      	ldr	r1, [r7, #20]
 800babe:	68f8      	ldr	r0, [r7, #12]
 800bac0:	f7ff fb7a 	bl	800b1b8 <clust2sect>
 800bac4:	4602      	mov	r2, r0
 800bac6:	687b      	ldr	r3, [r7, #4]
 800bac8:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800baca:	687b      	ldr	r3, [r7, #4]
 800bacc:	68ba      	ldr	r2, [r7, #8]
 800bace:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800bad0:	68fb      	ldr	r3, [r7, #12]
 800bad2:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800bad6:	68fb      	ldr	r3, [r7, #12]
 800bad8:	899b      	ldrh	r3, [r3, #12]
 800bada:	461a      	mov	r2, r3
 800badc:	68bb      	ldr	r3, [r7, #8]
 800bade:	fbb3 f0f2 	udiv	r0, r3, r2
 800bae2:	fb00 f202 	mul.w	r2, r0, r2
 800bae6:	1a9b      	subs	r3, r3, r2
 800bae8:	18ca      	adds	r2, r1, r3
 800baea:	687b      	ldr	r3, [r7, #4]
 800baec:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800baee:	2300      	movs	r3, #0
}
 800baf0:	4618      	mov	r0, r3
 800baf2:	3718      	adds	r7, #24
 800baf4:	46bd      	mov	sp, r7
 800baf6:	bd80      	pop	{r7, pc}

0800baf8 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800baf8:	b580      	push	{r7, lr}
 800bafa:	b086      	sub	sp, #24
 800bafc:	af00      	add	r7, sp, #0
 800bafe:	6078      	str	r0, [r7, #4]
 800bb00:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800bb02:	687b      	ldr	r3, [r7, #4]
 800bb04:	681b      	ldr	r3, [r3, #0]
 800bb06:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800bb08:	2100      	movs	r1, #0
 800bb0a:	6878      	ldr	r0, [r7, #4]
 800bb0c:	f7ff fe95 	bl	800b83a <dir_sdi>
 800bb10:	4603      	mov	r3, r0
 800bb12:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800bb14:	7dfb      	ldrb	r3, [r7, #23]
 800bb16:	2b00      	cmp	r3, #0
 800bb18:	d12b      	bne.n	800bb72 <dir_alloc+0x7a>
		n = 0;
 800bb1a:	2300      	movs	r3, #0
 800bb1c:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800bb1e:	687b      	ldr	r3, [r7, #4]
 800bb20:	69db      	ldr	r3, [r3, #28]
 800bb22:	4619      	mov	r1, r3
 800bb24:	68f8      	ldr	r0, [r7, #12]
 800bb26:	f7ff faa9 	bl	800b07c <move_window>
 800bb2a:	4603      	mov	r3, r0
 800bb2c:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800bb2e:	7dfb      	ldrb	r3, [r7, #23]
 800bb30:	2b00      	cmp	r3, #0
 800bb32:	d11d      	bne.n	800bb70 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800bb34:	687b      	ldr	r3, [r7, #4]
 800bb36:	6a1b      	ldr	r3, [r3, #32]
 800bb38:	781b      	ldrb	r3, [r3, #0]
 800bb3a:	2be5      	cmp	r3, #229	@ 0xe5
 800bb3c:	d004      	beq.n	800bb48 <dir_alloc+0x50>
 800bb3e:	687b      	ldr	r3, [r7, #4]
 800bb40:	6a1b      	ldr	r3, [r3, #32]
 800bb42:	781b      	ldrb	r3, [r3, #0]
 800bb44:	2b00      	cmp	r3, #0
 800bb46:	d107      	bne.n	800bb58 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800bb48:	693b      	ldr	r3, [r7, #16]
 800bb4a:	3301      	adds	r3, #1
 800bb4c:	613b      	str	r3, [r7, #16]
 800bb4e:	693a      	ldr	r2, [r7, #16]
 800bb50:	683b      	ldr	r3, [r7, #0]
 800bb52:	429a      	cmp	r2, r3
 800bb54:	d102      	bne.n	800bb5c <dir_alloc+0x64>
 800bb56:	e00c      	b.n	800bb72 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800bb58:	2300      	movs	r3, #0
 800bb5a:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800bb5c:	2101      	movs	r1, #1
 800bb5e:	6878      	ldr	r0, [r7, #4]
 800bb60:	f7ff fef4 	bl	800b94c <dir_next>
 800bb64:	4603      	mov	r3, r0
 800bb66:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800bb68:	7dfb      	ldrb	r3, [r7, #23]
 800bb6a:	2b00      	cmp	r3, #0
 800bb6c:	d0d7      	beq.n	800bb1e <dir_alloc+0x26>
 800bb6e:	e000      	b.n	800bb72 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800bb70:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800bb72:	7dfb      	ldrb	r3, [r7, #23]
 800bb74:	2b04      	cmp	r3, #4
 800bb76:	d101      	bne.n	800bb7c <dir_alloc+0x84>
 800bb78:	2307      	movs	r3, #7
 800bb7a:	75fb      	strb	r3, [r7, #23]
	return res;
 800bb7c:	7dfb      	ldrb	r3, [r7, #23]
}
 800bb7e:	4618      	mov	r0, r3
 800bb80:	3718      	adds	r7, #24
 800bb82:	46bd      	mov	sp, r7
 800bb84:	bd80      	pop	{r7, pc}

0800bb86 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800bb86:	b580      	push	{r7, lr}
 800bb88:	b084      	sub	sp, #16
 800bb8a:	af00      	add	r7, sp, #0
 800bb8c:	6078      	str	r0, [r7, #4]
 800bb8e:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800bb90:	683b      	ldr	r3, [r7, #0]
 800bb92:	331a      	adds	r3, #26
 800bb94:	4618      	mov	r0, r3
 800bb96:	f7fe ffc1 	bl	800ab1c <ld_word>
 800bb9a:	4603      	mov	r3, r0
 800bb9c:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800bb9e:	687b      	ldr	r3, [r7, #4]
 800bba0:	781b      	ldrb	r3, [r3, #0]
 800bba2:	2b03      	cmp	r3, #3
 800bba4:	d109      	bne.n	800bbba <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800bba6:	683b      	ldr	r3, [r7, #0]
 800bba8:	3314      	adds	r3, #20
 800bbaa:	4618      	mov	r0, r3
 800bbac:	f7fe ffb6 	bl	800ab1c <ld_word>
 800bbb0:	4603      	mov	r3, r0
 800bbb2:	041b      	lsls	r3, r3, #16
 800bbb4:	68fa      	ldr	r2, [r7, #12]
 800bbb6:	4313      	orrs	r3, r2
 800bbb8:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800bbba:	68fb      	ldr	r3, [r7, #12]
}
 800bbbc:	4618      	mov	r0, r3
 800bbbe:	3710      	adds	r7, #16
 800bbc0:	46bd      	mov	sp, r7
 800bbc2:	bd80      	pop	{r7, pc}

0800bbc4 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800bbc4:	b580      	push	{r7, lr}
 800bbc6:	b084      	sub	sp, #16
 800bbc8:	af00      	add	r7, sp, #0
 800bbca:	60f8      	str	r0, [r7, #12]
 800bbcc:	60b9      	str	r1, [r7, #8]
 800bbce:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800bbd0:	68bb      	ldr	r3, [r7, #8]
 800bbd2:	331a      	adds	r3, #26
 800bbd4:	687a      	ldr	r2, [r7, #4]
 800bbd6:	b292      	uxth	r2, r2
 800bbd8:	4611      	mov	r1, r2
 800bbda:	4618      	mov	r0, r3
 800bbdc:	f7fe ffd9 	bl	800ab92 <st_word>
	if (fs->fs_type == FS_FAT32) {
 800bbe0:	68fb      	ldr	r3, [r7, #12]
 800bbe2:	781b      	ldrb	r3, [r3, #0]
 800bbe4:	2b03      	cmp	r3, #3
 800bbe6:	d109      	bne.n	800bbfc <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800bbe8:	68bb      	ldr	r3, [r7, #8]
 800bbea:	f103 0214 	add.w	r2, r3, #20
 800bbee:	687b      	ldr	r3, [r7, #4]
 800bbf0:	0c1b      	lsrs	r3, r3, #16
 800bbf2:	b29b      	uxth	r3, r3
 800bbf4:	4619      	mov	r1, r3
 800bbf6:	4610      	mov	r0, r2
 800bbf8:	f7fe ffcb 	bl	800ab92 <st_word>
	}
}
 800bbfc:	bf00      	nop
 800bbfe:	3710      	adds	r7, #16
 800bc00:	46bd      	mov	sp, r7
 800bc02:	bd80      	pop	{r7, pc}

0800bc04 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800bc04:	b580      	push	{r7, lr}
 800bc06:	b086      	sub	sp, #24
 800bc08:	af00      	add	r7, sp, #0
 800bc0a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800bc0c:	687b      	ldr	r3, [r7, #4]
 800bc0e:	681b      	ldr	r3, [r3, #0]
 800bc10:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800bc12:	2100      	movs	r1, #0
 800bc14:	6878      	ldr	r0, [r7, #4]
 800bc16:	f7ff fe10 	bl	800b83a <dir_sdi>
 800bc1a:	4603      	mov	r3, r0
 800bc1c:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800bc1e:	7dfb      	ldrb	r3, [r7, #23]
 800bc20:	2b00      	cmp	r3, #0
 800bc22:	d001      	beq.n	800bc28 <dir_find+0x24>
 800bc24:	7dfb      	ldrb	r3, [r7, #23]
 800bc26:	e03e      	b.n	800bca6 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 800bc28:	687b      	ldr	r3, [r7, #4]
 800bc2a:	69db      	ldr	r3, [r3, #28]
 800bc2c:	4619      	mov	r1, r3
 800bc2e:	6938      	ldr	r0, [r7, #16]
 800bc30:	f7ff fa24 	bl	800b07c <move_window>
 800bc34:	4603      	mov	r3, r0
 800bc36:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800bc38:	7dfb      	ldrb	r3, [r7, #23]
 800bc3a:	2b00      	cmp	r3, #0
 800bc3c:	d12f      	bne.n	800bc9e <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 800bc3e:	687b      	ldr	r3, [r7, #4]
 800bc40:	6a1b      	ldr	r3, [r3, #32]
 800bc42:	781b      	ldrb	r3, [r3, #0]
 800bc44:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800bc46:	7bfb      	ldrb	r3, [r7, #15]
 800bc48:	2b00      	cmp	r3, #0
 800bc4a:	d102      	bne.n	800bc52 <dir_find+0x4e>
 800bc4c:	2304      	movs	r3, #4
 800bc4e:	75fb      	strb	r3, [r7, #23]
 800bc50:	e028      	b.n	800bca4 <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 800bc52:	687b      	ldr	r3, [r7, #4]
 800bc54:	6a1b      	ldr	r3, [r3, #32]
 800bc56:	330b      	adds	r3, #11
 800bc58:	781b      	ldrb	r3, [r3, #0]
 800bc5a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800bc5e:	b2da      	uxtb	r2, r3
 800bc60:	687b      	ldr	r3, [r7, #4]
 800bc62:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800bc64:	687b      	ldr	r3, [r7, #4]
 800bc66:	6a1b      	ldr	r3, [r3, #32]
 800bc68:	330b      	adds	r3, #11
 800bc6a:	781b      	ldrb	r3, [r3, #0]
 800bc6c:	f003 0308 	and.w	r3, r3, #8
 800bc70:	2b00      	cmp	r3, #0
 800bc72:	d10a      	bne.n	800bc8a <dir_find+0x86>
 800bc74:	687b      	ldr	r3, [r7, #4]
 800bc76:	6a18      	ldr	r0, [r3, #32]
 800bc78:	687b      	ldr	r3, [r7, #4]
 800bc7a:	3324      	adds	r3, #36	@ 0x24
 800bc7c:	220b      	movs	r2, #11
 800bc7e:	4619      	mov	r1, r3
 800bc80:	f7ff f80a 	bl	800ac98 <mem_cmp>
 800bc84:	4603      	mov	r3, r0
 800bc86:	2b00      	cmp	r3, #0
 800bc88:	d00b      	beq.n	800bca2 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800bc8a:	2100      	movs	r1, #0
 800bc8c:	6878      	ldr	r0, [r7, #4]
 800bc8e:	f7ff fe5d 	bl	800b94c <dir_next>
 800bc92:	4603      	mov	r3, r0
 800bc94:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800bc96:	7dfb      	ldrb	r3, [r7, #23]
 800bc98:	2b00      	cmp	r3, #0
 800bc9a:	d0c5      	beq.n	800bc28 <dir_find+0x24>
 800bc9c:	e002      	b.n	800bca4 <dir_find+0xa0>
		if (res != FR_OK) break;
 800bc9e:	bf00      	nop
 800bca0:	e000      	b.n	800bca4 <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800bca2:	bf00      	nop

	return res;
 800bca4:	7dfb      	ldrb	r3, [r7, #23]
}
 800bca6:	4618      	mov	r0, r3
 800bca8:	3718      	adds	r7, #24
 800bcaa:	46bd      	mov	sp, r7
 800bcac:	bd80      	pop	{r7, pc}

0800bcae <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800bcae:	b580      	push	{r7, lr}
 800bcb0:	b084      	sub	sp, #16
 800bcb2:	af00      	add	r7, sp, #0
 800bcb4:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800bcb6:	687b      	ldr	r3, [r7, #4]
 800bcb8:	681b      	ldr	r3, [r3, #0]
 800bcba:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 800bcbc:	2101      	movs	r1, #1
 800bcbe:	6878      	ldr	r0, [r7, #4]
 800bcc0:	f7ff ff1a 	bl	800baf8 <dir_alloc>
 800bcc4:	4603      	mov	r3, r0
 800bcc6:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800bcc8:	7bfb      	ldrb	r3, [r7, #15]
 800bcca:	2b00      	cmp	r3, #0
 800bccc:	d11c      	bne.n	800bd08 <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 800bcce:	687b      	ldr	r3, [r7, #4]
 800bcd0:	69db      	ldr	r3, [r3, #28]
 800bcd2:	4619      	mov	r1, r3
 800bcd4:	68b8      	ldr	r0, [r7, #8]
 800bcd6:	f7ff f9d1 	bl	800b07c <move_window>
 800bcda:	4603      	mov	r3, r0
 800bcdc:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800bcde:	7bfb      	ldrb	r3, [r7, #15]
 800bce0:	2b00      	cmp	r3, #0
 800bce2:	d111      	bne.n	800bd08 <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800bce4:	687b      	ldr	r3, [r7, #4]
 800bce6:	6a1b      	ldr	r3, [r3, #32]
 800bce8:	2220      	movs	r2, #32
 800bcea:	2100      	movs	r1, #0
 800bcec:	4618      	mov	r0, r3
 800bcee:	f7fe ffb8 	bl	800ac62 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800bcf2:	687b      	ldr	r3, [r7, #4]
 800bcf4:	6a18      	ldr	r0, [r3, #32]
 800bcf6:	687b      	ldr	r3, [r7, #4]
 800bcf8:	3324      	adds	r3, #36	@ 0x24
 800bcfa:	220b      	movs	r2, #11
 800bcfc:	4619      	mov	r1, r3
 800bcfe:	f7fe ff8f 	bl	800ac20 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 800bd02:	68bb      	ldr	r3, [r7, #8]
 800bd04:	2201      	movs	r2, #1
 800bd06:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800bd08:	7bfb      	ldrb	r3, [r7, #15]
}
 800bd0a:	4618      	mov	r0, r3
 800bd0c:	3710      	adds	r7, #16
 800bd0e:	46bd      	mov	sp, r7
 800bd10:	bd80      	pop	{r7, pc}
	...

0800bd14 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800bd14:	b580      	push	{r7, lr}
 800bd16:	b088      	sub	sp, #32
 800bd18:	af00      	add	r7, sp, #0
 800bd1a:	6078      	str	r0, [r7, #4]
 800bd1c:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 800bd1e:	683b      	ldr	r3, [r7, #0]
 800bd20:	681b      	ldr	r3, [r3, #0]
 800bd22:	60fb      	str	r3, [r7, #12]
 800bd24:	687b      	ldr	r3, [r7, #4]
 800bd26:	3324      	adds	r3, #36	@ 0x24
 800bd28:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 800bd2a:	220b      	movs	r2, #11
 800bd2c:	2120      	movs	r1, #32
 800bd2e:	68b8      	ldr	r0, [r7, #8]
 800bd30:	f7fe ff97 	bl	800ac62 <mem_set>
	si = i = 0; ni = 8;
 800bd34:	2300      	movs	r3, #0
 800bd36:	613b      	str	r3, [r7, #16]
 800bd38:	693b      	ldr	r3, [r7, #16]
 800bd3a:	61fb      	str	r3, [r7, #28]
 800bd3c:	2308      	movs	r3, #8
 800bd3e:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 800bd40:	69fb      	ldr	r3, [r7, #28]
 800bd42:	1c5a      	adds	r2, r3, #1
 800bd44:	61fa      	str	r2, [r7, #28]
 800bd46:	68fa      	ldr	r2, [r7, #12]
 800bd48:	4413      	add	r3, r2
 800bd4a:	781b      	ldrb	r3, [r3, #0]
 800bd4c:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 800bd4e:	7efb      	ldrb	r3, [r7, #27]
 800bd50:	2b20      	cmp	r3, #32
 800bd52:	d94e      	bls.n	800bdf2 <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 800bd54:	7efb      	ldrb	r3, [r7, #27]
 800bd56:	2b2f      	cmp	r3, #47	@ 0x2f
 800bd58:	d006      	beq.n	800bd68 <create_name+0x54>
 800bd5a:	7efb      	ldrb	r3, [r7, #27]
 800bd5c:	2b5c      	cmp	r3, #92	@ 0x5c
 800bd5e:	d110      	bne.n	800bd82 <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800bd60:	e002      	b.n	800bd68 <create_name+0x54>
 800bd62:	69fb      	ldr	r3, [r7, #28]
 800bd64:	3301      	adds	r3, #1
 800bd66:	61fb      	str	r3, [r7, #28]
 800bd68:	68fa      	ldr	r2, [r7, #12]
 800bd6a:	69fb      	ldr	r3, [r7, #28]
 800bd6c:	4413      	add	r3, r2
 800bd6e:	781b      	ldrb	r3, [r3, #0]
 800bd70:	2b2f      	cmp	r3, #47	@ 0x2f
 800bd72:	d0f6      	beq.n	800bd62 <create_name+0x4e>
 800bd74:	68fa      	ldr	r2, [r7, #12]
 800bd76:	69fb      	ldr	r3, [r7, #28]
 800bd78:	4413      	add	r3, r2
 800bd7a:	781b      	ldrb	r3, [r3, #0]
 800bd7c:	2b5c      	cmp	r3, #92	@ 0x5c
 800bd7e:	d0f0      	beq.n	800bd62 <create_name+0x4e>
			break;
 800bd80:	e038      	b.n	800bdf4 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 800bd82:	7efb      	ldrb	r3, [r7, #27]
 800bd84:	2b2e      	cmp	r3, #46	@ 0x2e
 800bd86:	d003      	beq.n	800bd90 <create_name+0x7c>
 800bd88:	693a      	ldr	r2, [r7, #16]
 800bd8a:	697b      	ldr	r3, [r7, #20]
 800bd8c:	429a      	cmp	r2, r3
 800bd8e:	d30c      	bcc.n	800bdaa <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 800bd90:	697b      	ldr	r3, [r7, #20]
 800bd92:	2b0b      	cmp	r3, #11
 800bd94:	d002      	beq.n	800bd9c <create_name+0x88>
 800bd96:	7efb      	ldrb	r3, [r7, #27]
 800bd98:	2b2e      	cmp	r3, #46	@ 0x2e
 800bd9a:	d001      	beq.n	800bda0 <create_name+0x8c>
 800bd9c:	2306      	movs	r3, #6
 800bd9e:	e044      	b.n	800be2a <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 800bda0:	2308      	movs	r3, #8
 800bda2:	613b      	str	r3, [r7, #16]
 800bda4:	230b      	movs	r3, #11
 800bda6:	617b      	str	r3, [r7, #20]
			continue;
 800bda8:	e022      	b.n	800bdf0 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 800bdaa:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800bdae:	2b00      	cmp	r3, #0
 800bdb0:	da04      	bge.n	800bdbc <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 800bdb2:	7efb      	ldrb	r3, [r7, #27]
 800bdb4:	3b80      	subs	r3, #128	@ 0x80
 800bdb6:	4a1f      	ldr	r2, [pc, #124]	@ (800be34 <create_name+0x120>)
 800bdb8:	5cd3      	ldrb	r3, [r2, r3]
 800bdba:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 800bdbc:	7efb      	ldrb	r3, [r7, #27]
 800bdbe:	4619      	mov	r1, r3
 800bdc0:	481d      	ldr	r0, [pc, #116]	@ (800be38 <create_name+0x124>)
 800bdc2:	f7fe ff90 	bl	800ace6 <chk_chr>
 800bdc6:	4603      	mov	r3, r0
 800bdc8:	2b00      	cmp	r3, #0
 800bdca:	d001      	beq.n	800bdd0 <create_name+0xbc>
 800bdcc:	2306      	movs	r3, #6
 800bdce:	e02c      	b.n	800be2a <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 800bdd0:	7efb      	ldrb	r3, [r7, #27]
 800bdd2:	2b60      	cmp	r3, #96	@ 0x60
 800bdd4:	d905      	bls.n	800bde2 <create_name+0xce>
 800bdd6:	7efb      	ldrb	r3, [r7, #27]
 800bdd8:	2b7a      	cmp	r3, #122	@ 0x7a
 800bdda:	d802      	bhi.n	800bde2 <create_name+0xce>
 800bddc:	7efb      	ldrb	r3, [r7, #27]
 800bdde:	3b20      	subs	r3, #32
 800bde0:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 800bde2:	693b      	ldr	r3, [r7, #16]
 800bde4:	1c5a      	adds	r2, r3, #1
 800bde6:	613a      	str	r2, [r7, #16]
 800bde8:	68ba      	ldr	r2, [r7, #8]
 800bdea:	4413      	add	r3, r2
 800bdec:	7efa      	ldrb	r2, [r7, #27]
 800bdee:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 800bdf0:	e7a6      	b.n	800bd40 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 800bdf2:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 800bdf4:	68fa      	ldr	r2, [r7, #12]
 800bdf6:	69fb      	ldr	r3, [r7, #28]
 800bdf8:	441a      	add	r2, r3
 800bdfa:	683b      	ldr	r3, [r7, #0]
 800bdfc:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 800bdfe:	693b      	ldr	r3, [r7, #16]
 800be00:	2b00      	cmp	r3, #0
 800be02:	d101      	bne.n	800be08 <create_name+0xf4>
 800be04:	2306      	movs	r3, #6
 800be06:	e010      	b.n	800be2a <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800be08:	68bb      	ldr	r3, [r7, #8]
 800be0a:	781b      	ldrb	r3, [r3, #0]
 800be0c:	2be5      	cmp	r3, #229	@ 0xe5
 800be0e:	d102      	bne.n	800be16 <create_name+0x102>
 800be10:	68bb      	ldr	r3, [r7, #8]
 800be12:	2205      	movs	r2, #5
 800be14:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800be16:	7efb      	ldrb	r3, [r7, #27]
 800be18:	2b20      	cmp	r3, #32
 800be1a:	d801      	bhi.n	800be20 <create_name+0x10c>
 800be1c:	2204      	movs	r2, #4
 800be1e:	e000      	b.n	800be22 <create_name+0x10e>
 800be20:	2200      	movs	r2, #0
 800be22:	68bb      	ldr	r3, [r7, #8]
 800be24:	330b      	adds	r3, #11
 800be26:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 800be28:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 800be2a:	4618      	mov	r0, r3
 800be2c:	3720      	adds	r7, #32
 800be2e:	46bd      	mov	sp, r7
 800be30:	bd80      	pop	{r7, pc}
 800be32:	bf00      	nop
 800be34:	080131b0 	.word	0x080131b0
 800be38:	0801312c 	.word	0x0801312c

0800be3c <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800be3c:	b580      	push	{r7, lr}
 800be3e:	b086      	sub	sp, #24
 800be40:	af00      	add	r7, sp, #0
 800be42:	6078      	str	r0, [r7, #4]
 800be44:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800be46:	687b      	ldr	r3, [r7, #4]
 800be48:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800be4a:	693b      	ldr	r3, [r7, #16]
 800be4c:	681b      	ldr	r3, [r3, #0]
 800be4e:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800be50:	e002      	b.n	800be58 <follow_path+0x1c>
 800be52:	683b      	ldr	r3, [r7, #0]
 800be54:	3301      	adds	r3, #1
 800be56:	603b      	str	r3, [r7, #0]
 800be58:	683b      	ldr	r3, [r7, #0]
 800be5a:	781b      	ldrb	r3, [r3, #0]
 800be5c:	2b2f      	cmp	r3, #47	@ 0x2f
 800be5e:	d0f8      	beq.n	800be52 <follow_path+0x16>
 800be60:	683b      	ldr	r3, [r7, #0]
 800be62:	781b      	ldrb	r3, [r3, #0]
 800be64:	2b5c      	cmp	r3, #92	@ 0x5c
 800be66:	d0f4      	beq.n	800be52 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800be68:	693b      	ldr	r3, [r7, #16]
 800be6a:	2200      	movs	r2, #0
 800be6c:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800be6e:	683b      	ldr	r3, [r7, #0]
 800be70:	781b      	ldrb	r3, [r3, #0]
 800be72:	2b1f      	cmp	r3, #31
 800be74:	d80a      	bhi.n	800be8c <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800be76:	687b      	ldr	r3, [r7, #4]
 800be78:	2280      	movs	r2, #128	@ 0x80
 800be7a:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 800be7e:	2100      	movs	r1, #0
 800be80:	6878      	ldr	r0, [r7, #4]
 800be82:	f7ff fcda 	bl	800b83a <dir_sdi>
 800be86:	4603      	mov	r3, r0
 800be88:	75fb      	strb	r3, [r7, #23]
 800be8a:	e048      	b.n	800bf1e <follow_path+0xe2>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800be8c:	463b      	mov	r3, r7
 800be8e:	4619      	mov	r1, r3
 800be90:	6878      	ldr	r0, [r7, #4]
 800be92:	f7ff ff3f 	bl	800bd14 <create_name>
 800be96:	4603      	mov	r3, r0
 800be98:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800be9a:	7dfb      	ldrb	r3, [r7, #23]
 800be9c:	2b00      	cmp	r3, #0
 800be9e:	d139      	bne.n	800bf14 <follow_path+0xd8>
			res = dir_find(dp);				/* Find an object with the segment name */
 800bea0:	6878      	ldr	r0, [r7, #4]
 800bea2:	f7ff feaf 	bl	800bc04 <dir_find>
 800bea6:	4603      	mov	r3, r0
 800bea8:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800beaa:	687b      	ldr	r3, [r7, #4]
 800beac:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800beb0:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800beb2:	7dfb      	ldrb	r3, [r7, #23]
 800beb4:	2b00      	cmp	r3, #0
 800beb6:	d00a      	beq.n	800bece <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800beb8:	7dfb      	ldrb	r3, [r7, #23]
 800beba:	2b04      	cmp	r3, #4
 800bebc:	d12c      	bne.n	800bf18 <follow_path+0xdc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800bebe:	7afb      	ldrb	r3, [r7, #11]
 800bec0:	f003 0304 	and.w	r3, r3, #4
 800bec4:	2b00      	cmp	r3, #0
 800bec6:	d127      	bne.n	800bf18 <follow_path+0xdc>
 800bec8:	2305      	movs	r3, #5
 800beca:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800becc:	e024      	b.n	800bf18 <follow_path+0xdc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800bece:	7afb      	ldrb	r3, [r7, #11]
 800bed0:	f003 0304 	and.w	r3, r3, #4
 800bed4:	2b00      	cmp	r3, #0
 800bed6:	d121      	bne.n	800bf1c <follow_path+0xe0>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800bed8:	693b      	ldr	r3, [r7, #16]
 800beda:	799b      	ldrb	r3, [r3, #6]
 800bedc:	f003 0310 	and.w	r3, r3, #16
 800bee0:	2b00      	cmp	r3, #0
 800bee2:	d102      	bne.n	800beea <follow_path+0xae>
				res = FR_NO_PATH; break;
 800bee4:	2305      	movs	r3, #5
 800bee6:	75fb      	strb	r3, [r7, #23]
 800bee8:	e019      	b.n	800bf1e <follow_path+0xe2>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800beea:	68fb      	ldr	r3, [r7, #12]
 800beec:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800bef0:	687b      	ldr	r3, [r7, #4]
 800bef2:	695b      	ldr	r3, [r3, #20]
 800bef4:	68fa      	ldr	r2, [r7, #12]
 800bef6:	8992      	ldrh	r2, [r2, #12]
 800bef8:	fbb3 f0f2 	udiv	r0, r3, r2
 800befc:	fb00 f202 	mul.w	r2, r0, r2
 800bf00:	1a9b      	subs	r3, r3, r2
 800bf02:	440b      	add	r3, r1
 800bf04:	4619      	mov	r1, r3
 800bf06:	68f8      	ldr	r0, [r7, #12]
 800bf08:	f7ff fe3d 	bl	800bb86 <ld_clust>
 800bf0c:	4602      	mov	r2, r0
 800bf0e:	693b      	ldr	r3, [r7, #16]
 800bf10:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800bf12:	e7bb      	b.n	800be8c <follow_path+0x50>
			if (res != FR_OK) break;
 800bf14:	bf00      	nop
 800bf16:	e002      	b.n	800bf1e <follow_path+0xe2>
				break;
 800bf18:	bf00      	nop
 800bf1a:	e000      	b.n	800bf1e <follow_path+0xe2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800bf1c:	bf00      	nop
			}
		}
	}

	return res;
 800bf1e:	7dfb      	ldrb	r3, [r7, #23]
}
 800bf20:	4618      	mov	r0, r3
 800bf22:	3718      	adds	r7, #24
 800bf24:	46bd      	mov	sp, r7
 800bf26:	bd80      	pop	{r7, pc}

0800bf28 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800bf28:	b480      	push	{r7}
 800bf2a:	b087      	sub	sp, #28
 800bf2c:	af00      	add	r7, sp, #0
 800bf2e:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800bf30:	f04f 33ff 	mov.w	r3, #4294967295
 800bf34:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800bf36:	687b      	ldr	r3, [r7, #4]
 800bf38:	681b      	ldr	r3, [r3, #0]
 800bf3a:	2b00      	cmp	r3, #0
 800bf3c:	d031      	beq.n	800bfa2 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800bf3e:	687b      	ldr	r3, [r7, #4]
 800bf40:	681b      	ldr	r3, [r3, #0]
 800bf42:	617b      	str	r3, [r7, #20]
 800bf44:	e002      	b.n	800bf4c <get_ldnumber+0x24>
 800bf46:	697b      	ldr	r3, [r7, #20]
 800bf48:	3301      	adds	r3, #1
 800bf4a:	617b      	str	r3, [r7, #20]
 800bf4c:	697b      	ldr	r3, [r7, #20]
 800bf4e:	781b      	ldrb	r3, [r3, #0]
 800bf50:	2b20      	cmp	r3, #32
 800bf52:	d903      	bls.n	800bf5c <get_ldnumber+0x34>
 800bf54:	697b      	ldr	r3, [r7, #20]
 800bf56:	781b      	ldrb	r3, [r3, #0]
 800bf58:	2b3a      	cmp	r3, #58	@ 0x3a
 800bf5a:	d1f4      	bne.n	800bf46 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800bf5c:	697b      	ldr	r3, [r7, #20]
 800bf5e:	781b      	ldrb	r3, [r3, #0]
 800bf60:	2b3a      	cmp	r3, #58	@ 0x3a
 800bf62:	d11c      	bne.n	800bf9e <get_ldnumber+0x76>
			tp = *path;
 800bf64:	687b      	ldr	r3, [r7, #4]
 800bf66:	681b      	ldr	r3, [r3, #0]
 800bf68:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800bf6a:	68fb      	ldr	r3, [r7, #12]
 800bf6c:	1c5a      	adds	r2, r3, #1
 800bf6e:	60fa      	str	r2, [r7, #12]
 800bf70:	781b      	ldrb	r3, [r3, #0]
 800bf72:	3b30      	subs	r3, #48	@ 0x30
 800bf74:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800bf76:	68bb      	ldr	r3, [r7, #8]
 800bf78:	2b09      	cmp	r3, #9
 800bf7a:	d80e      	bhi.n	800bf9a <get_ldnumber+0x72>
 800bf7c:	68fa      	ldr	r2, [r7, #12]
 800bf7e:	697b      	ldr	r3, [r7, #20]
 800bf80:	429a      	cmp	r2, r3
 800bf82:	d10a      	bne.n	800bf9a <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800bf84:	68bb      	ldr	r3, [r7, #8]
 800bf86:	2b00      	cmp	r3, #0
 800bf88:	d107      	bne.n	800bf9a <get_ldnumber+0x72>
					vol = (int)i;
 800bf8a:	68bb      	ldr	r3, [r7, #8]
 800bf8c:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800bf8e:	697b      	ldr	r3, [r7, #20]
 800bf90:	3301      	adds	r3, #1
 800bf92:	617b      	str	r3, [r7, #20]
 800bf94:	687b      	ldr	r3, [r7, #4]
 800bf96:	697a      	ldr	r2, [r7, #20]
 800bf98:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800bf9a:	693b      	ldr	r3, [r7, #16]
 800bf9c:	e002      	b.n	800bfa4 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800bf9e:	2300      	movs	r3, #0
 800bfa0:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800bfa2:	693b      	ldr	r3, [r7, #16]
}
 800bfa4:	4618      	mov	r0, r3
 800bfa6:	371c      	adds	r7, #28
 800bfa8:	46bd      	mov	sp, r7
 800bfaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfae:	4770      	bx	lr

0800bfb0 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800bfb0:	b580      	push	{r7, lr}
 800bfb2:	b082      	sub	sp, #8
 800bfb4:	af00      	add	r7, sp, #0
 800bfb6:	6078      	str	r0, [r7, #4]
 800bfb8:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800bfba:	687b      	ldr	r3, [r7, #4]
 800bfbc:	2200      	movs	r2, #0
 800bfbe:	70da      	strb	r2, [r3, #3]
 800bfc0:	687b      	ldr	r3, [r7, #4]
 800bfc2:	f04f 32ff 	mov.w	r2, #4294967295
 800bfc6:	631a      	str	r2, [r3, #48]	@ 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800bfc8:	6839      	ldr	r1, [r7, #0]
 800bfca:	6878      	ldr	r0, [r7, #4]
 800bfcc:	f7ff f856 	bl	800b07c <move_window>
 800bfd0:	4603      	mov	r3, r0
 800bfd2:	2b00      	cmp	r3, #0
 800bfd4:	d001      	beq.n	800bfda <check_fs+0x2a>
 800bfd6:	2304      	movs	r3, #4
 800bfd8:	e038      	b.n	800c04c <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800bfda:	687b      	ldr	r3, [r7, #4]
 800bfdc:	3334      	adds	r3, #52	@ 0x34
 800bfde:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800bfe2:	4618      	mov	r0, r3
 800bfe4:	f7fe fd9a 	bl	800ab1c <ld_word>
 800bfe8:	4603      	mov	r3, r0
 800bfea:	461a      	mov	r2, r3
 800bfec:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800bff0:	429a      	cmp	r2, r3
 800bff2:	d001      	beq.n	800bff8 <check_fs+0x48>
 800bff4:	2303      	movs	r3, #3
 800bff6:	e029      	b.n	800c04c <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800bff8:	687b      	ldr	r3, [r7, #4]
 800bffa:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800bffe:	2be9      	cmp	r3, #233	@ 0xe9
 800c000:	d009      	beq.n	800c016 <check_fs+0x66>
 800c002:	687b      	ldr	r3, [r7, #4]
 800c004:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800c008:	2beb      	cmp	r3, #235	@ 0xeb
 800c00a:	d11e      	bne.n	800c04a <check_fs+0x9a>
 800c00c:	687b      	ldr	r3, [r7, #4]
 800c00e:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 800c012:	2b90      	cmp	r3, #144	@ 0x90
 800c014:	d119      	bne.n	800c04a <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800c016:	687b      	ldr	r3, [r7, #4]
 800c018:	3334      	adds	r3, #52	@ 0x34
 800c01a:	3336      	adds	r3, #54	@ 0x36
 800c01c:	4618      	mov	r0, r3
 800c01e:	f7fe fd95 	bl	800ab4c <ld_dword>
 800c022:	4603      	mov	r3, r0
 800c024:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800c028:	4a0a      	ldr	r2, [pc, #40]	@ (800c054 <check_fs+0xa4>)
 800c02a:	4293      	cmp	r3, r2
 800c02c:	d101      	bne.n	800c032 <check_fs+0x82>
 800c02e:	2300      	movs	r3, #0
 800c030:	e00c      	b.n	800c04c <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800c032:	687b      	ldr	r3, [r7, #4]
 800c034:	3334      	adds	r3, #52	@ 0x34
 800c036:	3352      	adds	r3, #82	@ 0x52
 800c038:	4618      	mov	r0, r3
 800c03a:	f7fe fd87 	bl	800ab4c <ld_dword>
 800c03e:	4603      	mov	r3, r0
 800c040:	4a05      	ldr	r2, [pc, #20]	@ (800c058 <check_fs+0xa8>)
 800c042:	4293      	cmp	r3, r2
 800c044:	d101      	bne.n	800c04a <check_fs+0x9a>
 800c046:	2300      	movs	r3, #0
 800c048:	e000      	b.n	800c04c <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800c04a:	2302      	movs	r3, #2
}
 800c04c:	4618      	mov	r0, r3
 800c04e:	3708      	adds	r7, #8
 800c050:	46bd      	mov	sp, r7
 800c052:	bd80      	pop	{r7, pc}
 800c054:	00544146 	.word	0x00544146
 800c058:	33544146 	.word	0x33544146

0800c05c <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800c05c:	b580      	push	{r7, lr}
 800c05e:	b096      	sub	sp, #88	@ 0x58
 800c060:	af00      	add	r7, sp, #0
 800c062:	60f8      	str	r0, [r7, #12]
 800c064:	60b9      	str	r1, [r7, #8]
 800c066:	4613      	mov	r3, r2
 800c068:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800c06a:	68bb      	ldr	r3, [r7, #8]
 800c06c:	2200      	movs	r2, #0
 800c06e:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800c070:	68f8      	ldr	r0, [r7, #12]
 800c072:	f7ff ff59 	bl	800bf28 <get_ldnumber>
 800c076:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800c078:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c07a:	2b00      	cmp	r3, #0
 800c07c:	da01      	bge.n	800c082 <find_volume+0x26>
 800c07e:	230b      	movs	r3, #11
 800c080:	e262      	b.n	800c548 <find_volume+0x4ec>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800c082:	4a9f      	ldr	r2, [pc, #636]	@ (800c300 <find_volume+0x2a4>)
 800c084:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c086:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c08a:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800c08c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c08e:	2b00      	cmp	r3, #0
 800c090:	d101      	bne.n	800c096 <find_volume+0x3a>
 800c092:	230c      	movs	r3, #12
 800c094:	e258      	b.n	800c548 <find_volume+0x4ec>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800c096:	68bb      	ldr	r3, [r7, #8]
 800c098:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800c09a:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800c09c:	79fb      	ldrb	r3, [r7, #7]
 800c09e:	f023 0301 	bic.w	r3, r3, #1
 800c0a2:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800c0a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c0a6:	781b      	ldrb	r3, [r3, #0]
 800c0a8:	2b00      	cmp	r3, #0
 800c0aa:	d01a      	beq.n	800c0e2 <find_volume+0x86>
		stat = disk_status(fs->drv);
 800c0ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c0ae:	785b      	ldrb	r3, [r3, #1]
 800c0b0:	4618      	mov	r0, r3
 800c0b2:	f7fe fc93 	bl	800a9dc <disk_status>
 800c0b6:	4603      	mov	r3, r0
 800c0b8:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800c0bc:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800c0c0:	f003 0301 	and.w	r3, r3, #1
 800c0c4:	2b00      	cmp	r3, #0
 800c0c6:	d10c      	bne.n	800c0e2 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800c0c8:	79fb      	ldrb	r3, [r7, #7]
 800c0ca:	2b00      	cmp	r3, #0
 800c0cc:	d007      	beq.n	800c0de <find_volume+0x82>
 800c0ce:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800c0d2:	f003 0304 	and.w	r3, r3, #4
 800c0d6:	2b00      	cmp	r3, #0
 800c0d8:	d001      	beq.n	800c0de <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 800c0da:	230a      	movs	r3, #10
 800c0dc:	e234      	b.n	800c548 <find_volume+0x4ec>
			}
			return FR_OK;				/* The file system object is valid */
 800c0de:	2300      	movs	r3, #0
 800c0e0:	e232      	b.n	800c548 <find_volume+0x4ec>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800c0e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c0e4:	2200      	movs	r2, #0
 800c0e6:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800c0e8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c0ea:	b2da      	uxtb	r2, r3
 800c0ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c0ee:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800c0f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c0f2:	785b      	ldrb	r3, [r3, #1]
 800c0f4:	4618      	mov	r0, r3
 800c0f6:	f7fe fc8b 	bl	800aa10 <disk_initialize>
 800c0fa:	4603      	mov	r3, r0
 800c0fc:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800c100:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800c104:	f003 0301 	and.w	r3, r3, #1
 800c108:	2b00      	cmp	r3, #0
 800c10a:	d001      	beq.n	800c110 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800c10c:	2303      	movs	r3, #3
 800c10e:	e21b      	b.n	800c548 <find_volume+0x4ec>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800c110:	79fb      	ldrb	r3, [r7, #7]
 800c112:	2b00      	cmp	r3, #0
 800c114:	d007      	beq.n	800c126 <find_volume+0xca>
 800c116:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800c11a:	f003 0304 	and.w	r3, r3, #4
 800c11e:	2b00      	cmp	r3, #0
 800c120:	d001      	beq.n	800c126 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800c122:	230a      	movs	r3, #10
 800c124:	e210      	b.n	800c548 <find_volume+0x4ec>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 800c126:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c128:	7858      	ldrb	r0, [r3, #1]
 800c12a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c12c:	330c      	adds	r3, #12
 800c12e:	461a      	mov	r2, r3
 800c130:	2102      	movs	r1, #2
 800c132:	f7fe fcd5 	bl	800aae0 <disk_ioctl>
 800c136:	4603      	mov	r3, r0
 800c138:	2b00      	cmp	r3, #0
 800c13a:	d001      	beq.n	800c140 <find_volume+0xe4>
 800c13c:	2301      	movs	r3, #1
 800c13e:	e203      	b.n	800c548 <find_volume+0x4ec>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 800c140:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c142:	899b      	ldrh	r3, [r3, #12]
 800c144:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c148:	d80d      	bhi.n	800c166 <find_volume+0x10a>
 800c14a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c14c:	899b      	ldrh	r3, [r3, #12]
 800c14e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c152:	d308      	bcc.n	800c166 <find_volume+0x10a>
 800c154:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c156:	899b      	ldrh	r3, [r3, #12]
 800c158:	461a      	mov	r2, r3
 800c15a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c15c:	899b      	ldrh	r3, [r3, #12]
 800c15e:	3b01      	subs	r3, #1
 800c160:	4013      	ands	r3, r2
 800c162:	2b00      	cmp	r3, #0
 800c164:	d001      	beq.n	800c16a <find_volume+0x10e>
 800c166:	2301      	movs	r3, #1
 800c168:	e1ee      	b.n	800c548 <find_volume+0x4ec>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800c16a:	2300      	movs	r3, #0
 800c16c:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800c16e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800c170:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800c172:	f7ff ff1d 	bl	800bfb0 <check_fs>
 800c176:	4603      	mov	r3, r0
 800c178:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800c17c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800c180:	2b02      	cmp	r3, #2
 800c182:	d149      	bne.n	800c218 <find_volume+0x1bc>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800c184:	2300      	movs	r3, #0
 800c186:	643b      	str	r3, [r7, #64]	@ 0x40
 800c188:	e01e      	b.n	800c1c8 <find_volume+0x16c>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800c18a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c18c:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800c190:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c192:	011b      	lsls	r3, r3, #4
 800c194:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 800c198:	4413      	add	r3, r2
 800c19a:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800c19c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c19e:	3304      	adds	r3, #4
 800c1a0:	781b      	ldrb	r3, [r3, #0]
 800c1a2:	2b00      	cmp	r3, #0
 800c1a4:	d006      	beq.n	800c1b4 <find_volume+0x158>
 800c1a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c1a8:	3308      	adds	r3, #8
 800c1aa:	4618      	mov	r0, r3
 800c1ac:	f7fe fcce 	bl	800ab4c <ld_dword>
 800c1b0:	4602      	mov	r2, r0
 800c1b2:	e000      	b.n	800c1b6 <find_volume+0x15a>
 800c1b4:	2200      	movs	r2, #0
 800c1b6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c1b8:	009b      	lsls	r3, r3, #2
 800c1ba:	3358      	adds	r3, #88	@ 0x58
 800c1bc:	443b      	add	r3, r7
 800c1be:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800c1c2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c1c4:	3301      	adds	r3, #1
 800c1c6:	643b      	str	r3, [r7, #64]	@ 0x40
 800c1c8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c1ca:	2b03      	cmp	r3, #3
 800c1cc:	d9dd      	bls.n	800c18a <find_volume+0x12e>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800c1ce:	2300      	movs	r3, #0
 800c1d0:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 800c1d2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c1d4:	2b00      	cmp	r3, #0
 800c1d6:	d002      	beq.n	800c1de <find_volume+0x182>
 800c1d8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c1da:	3b01      	subs	r3, #1
 800c1dc:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800c1de:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c1e0:	009b      	lsls	r3, r3, #2
 800c1e2:	3358      	adds	r3, #88	@ 0x58
 800c1e4:	443b      	add	r3, r7
 800c1e6:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800c1ea:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800c1ec:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c1ee:	2b00      	cmp	r3, #0
 800c1f0:	d005      	beq.n	800c1fe <find_volume+0x1a2>
 800c1f2:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800c1f4:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800c1f6:	f7ff fedb 	bl	800bfb0 <check_fs>
 800c1fa:	4603      	mov	r3, r0
 800c1fc:	e000      	b.n	800c200 <find_volume+0x1a4>
 800c1fe:	2303      	movs	r3, #3
 800c200:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800c204:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800c208:	2b01      	cmp	r3, #1
 800c20a:	d905      	bls.n	800c218 <find_volume+0x1bc>
 800c20c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c20e:	3301      	adds	r3, #1
 800c210:	643b      	str	r3, [r7, #64]	@ 0x40
 800c212:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c214:	2b03      	cmp	r3, #3
 800c216:	d9e2      	bls.n	800c1de <find_volume+0x182>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800c218:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800c21c:	2b04      	cmp	r3, #4
 800c21e:	d101      	bne.n	800c224 <find_volume+0x1c8>
 800c220:	2301      	movs	r3, #1
 800c222:	e191      	b.n	800c548 <find_volume+0x4ec>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800c224:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800c228:	2b01      	cmp	r3, #1
 800c22a:	d901      	bls.n	800c230 <find_volume+0x1d4>
 800c22c:	230d      	movs	r3, #13
 800c22e:	e18b      	b.n	800c548 <find_volume+0x4ec>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800c230:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c232:	3334      	adds	r3, #52	@ 0x34
 800c234:	330b      	adds	r3, #11
 800c236:	4618      	mov	r0, r3
 800c238:	f7fe fc70 	bl	800ab1c <ld_word>
 800c23c:	4603      	mov	r3, r0
 800c23e:	461a      	mov	r2, r3
 800c240:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c242:	899b      	ldrh	r3, [r3, #12]
 800c244:	429a      	cmp	r2, r3
 800c246:	d001      	beq.n	800c24c <find_volume+0x1f0>
 800c248:	230d      	movs	r3, #13
 800c24a:	e17d      	b.n	800c548 <find_volume+0x4ec>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800c24c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c24e:	3334      	adds	r3, #52	@ 0x34
 800c250:	3316      	adds	r3, #22
 800c252:	4618      	mov	r0, r3
 800c254:	f7fe fc62 	bl	800ab1c <ld_word>
 800c258:	4603      	mov	r3, r0
 800c25a:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800c25c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c25e:	2b00      	cmp	r3, #0
 800c260:	d106      	bne.n	800c270 <find_volume+0x214>
 800c262:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c264:	3334      	adds	r3, #52	@ 0x34
 800c266:	3324      	adds	r3, #36	@ 0x24
 800c268:	4618      	mov	r0, r3
 800c26a:	f7fe fc6f 	bl	800ab4c <ld_dword>
 800c26e:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 800c270:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c272:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800c274:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800c276:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c278:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 800c27c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c27e:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800c280:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c282:	789b      	ldrb	r3, [r3, #2]
 800c284:	2b01      	cmp	r3, #1
 800c286:	d005      	beq.n	800c294 <find_volume+0x238>
 800c288:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c28a:	789b      	ldrb	r3, [r3, #2]
 800c28c:	2b02      	cmp	r3, #2
 800c28e:	d001      	beq.n	800c294 <find_volume+0x238>
 800c290:	230d      	movs	r3, #13
 800c292:	e159      	b.n	800c548 <find_volume+0x4ec>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800c294:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c296:	789b      	ldrb	r3, [r3, #2]
 800c298:	461a      	mov	r2, r3
 800c29a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c29c:	fb02 f303 	mul.w	r3, r2, r3
 800c2a0:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800c2a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c2a4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c2a8:	461a      	mov	r2, r3
 800c2aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c2ac:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800c2ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c2b0:	895b      	ldrh	r3, [r3, #10]
 800c2b2:	2b00      	cmp	r3, #0
 800c2b4:	d008      	beq.n	800c2c8 <find_volume+0x26c>
 800c2b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c2b8:	895b      	ldrh	r3, [r3, #10]
 800c2ba:	461a      	mov	r2, r3
 800c2bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c2be:	895b      	ldrh	r3, [r3, #10]
 800c2c0:	3b01      	subs	r3, #1
 800c2c2:	4013      	ands	r3, r2
 800c2c4:	2b00      	cmp	r3, #0
 800c2c6:	d001      	beq.n	800c2cc <find_volume+0x270>
 800c2c8:	230d      	movs	r3, #13
 800c2ca:	e13d      	b.n	800c548 <find_volume+0x4ec>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800c2cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c2ce:	3334      	adds	r3, #52	@ 0x34
 800c2d0:	3311      	adds	r3, #17
 800c2d2:	4618      	mov	r0, r3
 800c2d4:	f7fe fc22 	bl	800ab1c <ld_word>
 800c2d8:	4603      	mov	r3, r0
 800c2da:	461a      	mov	r2, r3
 800c2dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c2de:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800c2e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c2e2:	891b      	ldrh	r3, [r3, #8]
 800c2e4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800c2e6:	8992      	ldrh	r2, [r2, #12]
 800c2e8:	0952      	lsrs	r2, r2, #5
 800c2ea:	b292      	uxth	r2, r2
 800c2ec:	fbb3 f1f2 	udiv	r1, r3, r2
 800c2f0:	fb01 f202 	mul.w	r2, r1, r2
 800c2f4:	1a9b      	subs	r3, r3, r2
 800c2f6:	b29b      	uxth	r3, r3
 800c2f8:	2b00      	cmp	r3, #0
 800c2fa:	d003      	beq.n	800c304 <find_volume+0x2a8>
 800c2fc:	230d      	movs	r3, #13
 800c2fe:	e123      	b.n	800c548 <find_volume+0x4ec>
 800c300:	20002b24 	.word	0x20002b24

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800c304:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c306:	3334      	adds	r3, #52	@ 0x34
 800c308:	3313      	adds	r3, #19
 800c30a:	4618      	mov	r0, r3
 800c30c:	f7fe fc06 	bl	800ab1c <ld_word>
 800c310:	4603      	mov	r3, r0
 800c312:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800c314:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c316:	2b00      	cmp	r3, #0
 800c318:	d106      	bne.n	800c328 <find_volume+0x2cc>
 800c31a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c31c:	3334      	adds	r3, #52	@ 0x34
 800c31e:	3320      	adds	r3, #32
 800c320:	4618      	mov	r0, r3
 800c322:	f7fe fc13 	bl	800ab4c <ld_dword>
 800c326:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800c328:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c32a:	3334      	adds	r3, #52	@ 0x34
 800c32c:	330e      	adds	r3, #14
 800c32e:	4618      	mov	r0, r3
 800c330:	f7fe fbf4 	bl	800ab1c <ld_word>
 800c334:	4603      	mov	r3, r0
 800c336:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800c338:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800c33a:	2b00      	cmp	r3, #0
 800c33c:	d101      	bne.n	800c342 <find_volume+0x2e6>
 800c33e:	230d      	movs	r3, #13
 800c340:	e102      	b.n	800c548 <find_volume+0x4ec>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800c342:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800c344:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c346:	4413      	add	r3, r2
 800c348:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800c34a:	8911      	ldrh	r1, [r2, #8]
 800c34c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800c34e:	8992      	ldrh	r2, [r2, #12]
 800c350:	0952      	lsrs	r2, r2, #5
 800c352:	b292      	uxth	r2, r2
 800c354:	fbb1 f2f2 	udiv	r2, r1, r2
 800c358:	b292      	uxth	r2, r2
 800c35a:	4413      	add	r3, r2
 800c35c:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800c35e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c360:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c362:	429a      	cmp	r2, r3
 800c364:	d201      	bcs.n	800c36a <find_volume+0x30e>
 800c366:	230d      	movs	r3, #13
 800c368:	e0ee      	b.n	800c548 <find_volume+0x4ec>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800c36a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c36c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c36e:	1ad3      	subs	r3, r2, r3
 800c370:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800c372:	8952      	ldrh	r2, [r2, #10]
 800c374:	fbb3 f3f2 	udiv	r3, r3, r2
 800c378:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800c37a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c37c:	2b00      	cmp	r3, #0
 800c37e:	d101      	bne.n	800c384 <find_volume+0x328>
 800c380:	230d      	movs	r3, #13
 800c382:	e0e1      	b.n	800c548 <find_volume+0x4ec>
		fmt = FS_FAT32;
 800c384:	2303      	movs	r3, #3
 800c386:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800c38a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c38c:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 800c390:	4293      	cmp	r3, r2
 800c392:	d802      	bhi.n	800c39a <find_volume+0x33e>
 800c394:	2302      	movs	r3, #2
 800c396:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800c39a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c39c:	f640 72f5 	movw	r2, #4085	@ 0xff5
 800c3a0:	4293      	cmp	r3, r2
 800c3a2:	d802      	bhi.n	800c3aa <find_volume+0x34e>
 800c3a4:	2301      	movs	r3, #1
 800c3a6:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800c3aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c3ac:	1c9a      	adds	r2, r3, #2
 800c3ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c3b0:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 800c3b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c3b4:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800c3b6:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800c3b8:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800c3ba:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c3bc:	441a      	add	r2, r3
 800c3be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c3c0:	625a      	str	r2, [r3, #36]	@ 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 800c3c2:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800c3c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c3c6:	441a      	add	r2, r3
 800c3c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c3ca:	62da      	str	r2, [r3, #44]	@ 0x2c
		if (fmt == FS_FAT32) {
 800c3cc:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800c3d0:	2b03      	cmp	r3, #3
 800c3d2:	d11e      	bne.n	800c412 <find_volume+0x3b6>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800c3d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c3d6:	3334      	adds	r3, #52	@ 0x34
 800c3d8:	332a      	adds	r3, #42	@ 0x2a
 800c3da:	4618      	mov	r0, r3
 800c3dc:	f7fe fb9e 	bl	800ab1c <ld_word>
 800c3e0:	4603      	mov	r3, r0
 800c3e2:	2b00      	cmp	r3, #0
 800c3e4:	d001      	beq.n	800c3ea <find_volume+0x38e>
 800c3e6:	230d      	movs	r3, #13
 800c3e8:	e0ae      	b.n	800c548 <find_volume+0x4ec>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800c3ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c3ec:	891b      	ldrh	r3, [r3, #8]
 800c3ee:	2b00      	cmp	r3, #0
 800c3f0:	d001      	beq.n	800c3f6 <find_volume+0x39a>
 800c3f2:	230d      	movs	r3, #13
 800c3f4:	e0a8      	b.n	800c548 <find_volume+0x4ec>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800c3f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c3f8:	3334      	adds	r3, #52	@ 0x34
 800c3fa:	332c      	adds	r3, #44	@ 0x2c
 800c3fc:	4618      	mov	r0, r3
 800c3fe:	f7fe fba5 	bl	800ab4c <ld_dword>
 800c402:	4602      	mov	r2, r0
 800c404:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c406:	629a      	str	r2, [r3, #40]	@ 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800c408:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c40a:	699b      	ldr	r3, [r3, #24]
 800c40c:	009b      	lsls	r3, r3, #2
 800c40e:	647b      	str	r3, [r7, #68]	@ 0x44
 800c410:	e01f      	b.n	800c452 <find_volume+0x3f6>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800c412:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c414:	891b      	ldrh	r3, [r3, #8]
 800c416:	2b00      	cmp	r3, #0
 800c418:	d101      	bne.n	800c41e <find_volume+0x3c2>
 800c41a:	230d      	movs	r3, #13
 800c41c:	e094      	b.n	800c548 <find_volume+0x4ec>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800c41e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c420:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800c422:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c424:	441a      	add	r2, r3
 800c426:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c428:	629a      	str	r2, [r3, #40]	@ 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800c42a:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800c42e:	2b02      	cmp	r3, #2
 800c430:	d103      	bne.n	800c43a <find_volume+0x3de>
 800c432:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c434:	699b      	ldr	r3, [r3, #24]
 800c436:	005b      	lsls	r3, r3, #1
 800c438:	e00a      	b.n	800c450 <find_volume+0x3f4>
 800c43a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c43c:	699a      	ldr	r2, [r3, #24]
 800c43e:	4613      	mov	r3, r2
 800c440:	005b      	lsls	r3, r3, #1
 800c442:	4413      	add	r3, r2
 800c444:	085a      	lsrs	r2, r3, #1
 800c446:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c448:	699b      	ldr	r3, [r3, #24]
 800c44a:	f003 0301 	and.w	r3, r3, #1
 800c44e:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800c450:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800c452:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c454:	69da      	ldr	r2, [r3, #28]
 800c456:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c458:	899b      	ldrh	r3, [r3, #12]
 800c45a:	4619      	mov	r1, r3
 800c45c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c45e:	440b      	add	r3, r1
 800c460:	3b01      	subs	r3, #1
 800c462:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800c464:	8989      	ldrh	r1, [r1, #12]
 800c466:	fbb3 f3f1 	udiv	r3, r3, r1
 800c46a:	429a      	cmp	r2, r3
 800c46c:	d201      	bcs.n	800c472 <find_volume+0x416>
 800c46e:	230d      	movs	r3, #13
 800c470:	e06a      	b.n	800c548 <find_volume+0x4ec>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800c472:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c474:	f04f 32ff 	mov.w	r2, #4294967295
 800c478:	615a      	str	r2, [r3, #20]
 800c47a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c47c:	695a      	ldr	r2, [r3, #20]
 800c47e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c480:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 800c482:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c484:	2280      	movs	r2, #128	@ 0x80
 800c486:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800c488:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800c48c:	2b03      	cmp	r3, #3
 800c48e:	d149      	bne.n	800c524 <find_volume+0x4c8>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800c490:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c492:	3334      	adds	r3, #52	@ 0x34
 800c494:	3330      	adds	r3, #48	@ 0x30
 800c496:	4618      	mov	r0, r3
 800c498:	f7fe fb40 	bl	800ab1c <ld_word>
 800c49c:	4603      	mov	r3, r0
 800c49e:	2b01      	cmp	r3, #1
 800c4a0:	d140      	bne.n	800c524 <find_volume+0x4c8>
			&& move_window(fs, bsect + 1) == FR_OK)
 800c4a2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c4a4:	3301      	adds	r3, #1
 800c4a6:	4619      	mov	r1, r3
 800c4a8:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800c4aa:	f7fe fde7 	bl	800b07c <move_window>
 800c4ae:	4603      	mov	r3, r0
 800c4b0:	2b00      	cmp	r3, #0
 800c4b2:	d137      	bne.n	800c524 <find_volume+0x4c8>
		{
			fs->fsi_flag = 0;
 800c4b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c4b6:	2200      	movs	r2, #0
 800c4b8:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800c4ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c4bc:	3334      	adds	r3, #52	@ 0x34
 800c4be:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800c4c2:	4618      	mov	r0, r3
 800c4c4:	f7fe fb2a 	bl	800ab1c <ld_word>
 800c4c8:	4603      	mov	r3, r0
 800c4ca:	461a      	mov	r2, r3
 800c4cc:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800c4d0:	429a      	cmp	r2, r3
 800c4d2:	d127      	bne.n	800c524 <find_volume+0x4c8>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800c4d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c4d6:	3334      	adds	r3, #52	@ 0x34
 800c4d8:	4618      	mov	r0, r3
 800c4da:	f7fe fb37 	bl	800ab4c <ld_dword>
 800c4de:	4603      	mov	r3, r0
 800c4e0:	4a1b      	ldr	r2, [pc, #108]	@ (800c550 <find_volume+0x4f4>)
 800c4e2:	4293      	cmp	r3, r2
 800c4e4:	d11e      	bne.n	800c524 <find_volume+0x4c8>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800c4e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c4e8:	3334      	adds	r3, #52	@ 0x34
 800c4ea:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800c4ee:	4618      	mov	r0, r3
 800c4f0:	f7fe fb2c 	bl	800ab4c <ld_dword>
 800c4f4:	4603      	mov	r3, r0
 800c4f6:	4a17      	ldr	r2, [pc, #92]	@ (800c554 <find_volume+0x4f8>)
 800c4f8:	4293      	cmp	r3, r2
 800c4fa:	d113      	bne.n	800c524 <find_volume+0x4c8>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800c4fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c4fe:	3334      	adds	r3, #52	@ 0x34
 800c500:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 800c504:	4618      	mov	r0, r3
 800c506:	f7fe fb21 	bl	800ab4c <ld_dword>
 800c50a:	4602      	mov	r2, r0
 800c50c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c50e:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800c510:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c512:	3334      	adds	r3, #52	@ 0x34
 800c514:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 800c518:	4618      	mov	r0, r3
 800c51a:	f7fe fb17 	bl	800ab4c <ld_dword>
 800c51e:	4602      	mov	r2, r0
 800c520:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c522:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800c524:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c526:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 800c52a:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800c52c:	4b0a      	ldr	r3, [pc, #40]	@ (800c558 <find_volume+0x4fc>)
 800c52e:	881b      	ldrh	r3, [r3, #0]
 800c530:	3301      	adds	r3, #1
 800c532:	b29a      	uxth	r2, r3
 800c534:	4b08      	ldr	r3, [pc, #32]	@ (800c558 <find_volume+0x4fc>)
 800c536:	801a      	strh	r2, [r3, #0]
 800c538:	4b07      	ldr	r3, [pc, #28]	@ (800c558 <find_volume+0x4fc>)
 800c53a:	881a      	ldrh	r2, [r3, #0]
 800c53c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c53e:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800c540:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800c542:	f7fe fd33 	bl	800afac <clear_lock>
#endif
	return FR_OK;
 800c546:	2300      	movs	r3, #0
}
 800c548:	4618      	mov	r0, r3
 800c54a:	3758      	adds	r7, #88	@ 0x58
 800c54c:	46bd      	mov	sp, r7
 800c54e:	bd80      	pop	{r7, pc}
 800c550:	41615252 	.word	0x41615252
 800c554:	61417272 	.word	0x61417272
 800c558:	20002b28 	.word	0x20002b28

0800c55c <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800c55c:	b580      	push	{r7, lr}
 800c55e:	b084      	sub	sp, #16
 800c560:	af00      	add	r7, sp, #0
 800c562:	6078      	str	r0, [r7, #4]
 800c564:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800c566:	2309      	movs	r3, #9
 800c568:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800c56a:	687b      	ldr	r3, [r7, #4]
 800c56c:	2b00      	cmp	r3, #0
 800c56e:	d01c      	beq.n	800c5aa <validate+0x4e>
 800c570:	687b      	ldr	r3, [r7, #4]
 800c572:	681b      	ldr	r3, [r3, #0]
 800c574:	2b00      	cmp	r3, #0
 800c576:	d018      	beq.n	800c5aa <validate+0x4e>
 800c578:	687b      	ldr	r3, [r7, #4]
 800c57a:	681b      	ldr	r3, [r3, #0]
 800c57c:	781b      	ldrb	r3, [r3, #0]
 800c57e:	2b00      	cmp	r3, #0
 800c580:	d013      	beq.n	800c5aa <validate+0x4e>
 800c582:	687b      	ldr	r3, [r7, #4]
 800c584:	889a      	ldrh	r2, [r3, #4]
 800c586:	687b      	ldr	r3, [r7, #4]
 800c588:	681b      	ldr	r3, [r3, #0]
 800c58a:	88db      	ldrh	r3, [r3, #6]
 800c58c:	429a      	cmp	r2, r3
 800c58e:	d10c      	bne.n	800c5aa <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800c590:	687b      	ldr	r3, [r7, #4]
 800c592:	681b      	ldr	r3, [r3, #0]
 800c594:	785b      	ldrb	r3, [r3, #1]
 800c596:	4618      	mov	r0, r3
 800c598:	f7fe fa20 	bl	800a9dc <disk_status>
 800c59c:	4603      	mov	r3, r0
 800c59e:	f003 0301 	and.w	r3, r3, #1
 800c5a2:	2b00      	cmp	r3, #0
 800c5a4:	d101      	bne.n	800c5aa <validate+0x4e>
			res = FR_OK;
 800c5a6:	2300      	movs	r3, #0
 800c5a8:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800c5aa:	7bfb      	ldrb	r3, [r7, #15]
 800c5ac:	2b00      	cmp	r3, #0
 800c5ae:	d102      	bne.n	800c5b6 <validate+0x5a>
 800c5b0:	687b      	ldr	r3, [r7, #4]
 800c5b2:	681b      	ldr	r3, [r3, #0]
 800c5b4:	e000      	b.n	800c5b8 <validate+0x5c>
 800c5b6:	2300      	movs	r3, #0
 800c5b8:	683a      	ldr	r2, [r7, #0]
 800c5ba:	6013      	str	r3, [r2, #0]
	return res;
 800c5bc:	7bfb      	ldrb	r3, [r7, #15]
}
 800c5be:	4618      	mov	r0, r3
 800c5c0:	3710      	adds	r7, #16
 800c5c2:	46bd      	mov	sp, r7
 800c5c4:	bd80      	pop	{r7, pc}
	...

0800c5c8 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800c5c8:	b580      	push	{r7, lr}
 800c5ca:	b088      	sub	sp, #32
 800c5cc:	af00      	add	r7, sp, #0
 800c5ce:	60f8      	str	r0, [r7, #12]
 800c5d0:	60b9      	str	r1, [r7, #8]
 800c5d2:	4613      	mov	r3, r2
 800c5d4:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800c5d6:	68bb      	ldr	r3, [r7, #8]
 800c5d8:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800c5da:	f107 0310 	add.w	r3, r7, #16
 800c5de:	4618      	mov	r0, r3
 800c5e0:	f7ff fca2 	bl	800bf28 <get_ldnumber>
 800c5e4:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800c5e6:	69fb      	ldr	r3, [r7, #28]
 800c5e8:	2b00      	cmp	r3, #0
 800c5ea:	da01      	bge.n	800c5f0 <f_mount+0x28>
 800c5ec:	230b      	movs	r3, #11
 800c5ee:	e02b      	b.n	800c648 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800c5f0:	4a17      	ldr	r2, [pc, #92]	@ (800c650 <f_mount+0x88>)
 800c5f2:	69fb      	ldr	r3, [r7, #28]
 800c5f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c5f8:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800c5fa:	69bb      	ldr	r3, [r7, #24]
 800c5fc:	2b00      	cmp	r3, #0
 800c5fe:	d005      	beq.n	800c60c <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800c600:	69b8      	ldr	r0, [r7, #24]
 800c602:	f7fe fcd3 	bl	800afac <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800c606:	69bb      	ldr	r3, [r7, #24]
 800c608:	2200      	movs	r2, #0
 800c60a:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800c60c:	68fb      	ldr	r3, [r7, #12]
 800c60e:	2b00      	cmp	r3, #0
 800c610:	d002      	beq.n	800c618 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800c612:	68fb      	ldr	r3, [r7, #12]
 800c614:	2200      	movs	r2, #0
 800c616:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800c618:	68fa      	ldr	r2, [r7, #12]
 800c61a:	490d      	ldr	r1, [pc, #52]	@ (800c650 <f_mount+0x88>)
 800c61c:	69fb      	ldr	r3, [r7, #28]
 800c61e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800c622:	68fb      	ldr	r3, [r7, #12]
 800c624:	2b00      	cmp	r3, #0
 800c626:	d002      	beq.n	800c62e <f_mount+0x66>
 800c628:	79fb      	ldrb	r3, [r7, #7]
 800c62a:	2b01      	cmp	r3, #1
 800c62c:	d001      	beq.n	800c632 <f_mount+0x6a>
 800c62e:	2300      	movs	r3, #0
 800c630:	e00a      	b.n	800c648 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800c632:	f107 010c 	add.w	r1, r7, #12
 800c636:	f107 0308 	add.w	r3, r7, #8
 800c63a:	2200      	movs	r2, #0
 800c63c:	4618      	mov	r0, r3
 800c63e:	f7ff fd0d 	bl	800c05c <find_volume>
 800c642:	4603      	mov	r3, r0
 800c644:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800c646:	7dfb      	ldrb	r3, [r7, #23]
}
 800c648:	4618      	mov	r0, r3
 800c64a:	3720      	adds	r7, #32
 800c64c:	46bd      	mov	sp, r7
 800c64e:	bd80      	pop	{r7, pc}
 800c650:	20002b24 	.word	0x20002b24

0800c654 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800c654:	b580      	push	{r7, lr}
 800c656:	b098      	sub	sp, #96	@ 0x60
 800c658:	af00      	add	r7, sp, #0
 800c65a:	60f8      	str	r0, [r7, #12]
 800c65c:	60b9      	str	r1, [r7, #8]
 800c65e:	4613      	mov	r3, r2
 800c660:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800c662:	68fb      	ldr	r3, [r7, #12]
 800c664:	2b00      	cmp	r3, #0
 800c666:	d101      	bne.n	800c66c <f_open+0x18>
 800c668:	2309      	movs	r3, #9
 800c66a:	e1b7      	b.n	800c9dc <f_open+0x388>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800c66c:	79fb      	ldrb	r3, [r7, #7]
 800c66e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c672:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800c674:	79fa      	ldrb	r2, [r7, #7]
 800c676:	f107 0110 	add.w	r1, r7, #16
 800c67a:	f107 0308 	add.w	r3, r7, #8
 800c67e:	4618      	mov	r0, r3
 800c680:	f7ff fcec 	bl	800c05c <find_volume>
 800c684:	4603      	mov	r3, r0
 800c686:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	if (res == FR_OK) {
 800c68a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800c68e:	2b00      	cmp	r3, #0
 800c690:	f040 819b 	bne.w	800c9ca <f_open+0x376>
		dj.obj.fs = fs;
 800c694:	693b      	ldr	r3, [r7, #16]
 800c696:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800c698:	68ba      	ldr	r2, [r7, #8]
 800c69a:	f107 0314 	add.w	r3, r7, #20
 800c69e:	4611      	mov	r1, r2
 800c6a0:	4618      	mov	r0, r3
 800c6a2:	f7ff fbcb 	bl	800be3c <follow_path>
 800c6a6:	4603      	mov	r3, r0
 800c6a8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800c6ac:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800c6b0:	2b00      	cmp	r3, #0
 800c6b2:	d118      	bne.n	800c6e6 <f_open+0x92>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800c6b4:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800c6b8:	b25b      	sxtb	r3, r3
 800c6ba:	2b00      	cmp	r3, #0
 800c6bc:	da03      	bge.n	800c6c6 <f_open+0x72>
				res = FR_INVALID_NAME;
 800c6be:	2306      	movs	r3, #6
 800c6c0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800c6c4:	e00f      	b.n	800c6e6 <f_open+0x92>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800c6c6:	79fb      	ldrb	r3, [r7, #7]
 800c6c8:	2b01      	cmp	r3, #1
 800c6ca:	bf8c      	ite	hi
 800c6cc:	2301      	movhi	r3, #1
 800c6ce:	2300      	movls	r3, #0
 800c6d0:	b2db      	uxtb	r3, r3
 800c6d2:	461a      	mov	r2, r3
 800c6d4:	f107 0314 	add.w	r3, r7, #20
 800c6d8:	4611      	mov	r1, r2
 800c6da:	4618      	mov	r0, r3
 800c6dc:	f7fe fb1e 	bl	800ad1c <chk_lock>
 800c6e0:	4603      	mov	r3, r0
 800c6e2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800c6e6:	79fb      	ldrb	r3, [r7, #7]
 800c6e8:	f003 031c 	and.w	r3, r3, #28
 800c6ec:	2b00      	cmp	r3, #0
 800c6ee:	d07f      	beq.n	800c7f0 <f_open+0x19c>
			if (res != FR_OK) {					/* No file, create new */
 800c6f0:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800c6f4:	2b00      	cmp	r3, #0
 800c6f6:	d017      	beq.n	800c728 <f_open+0xd4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800c6f8:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800c6fc:	2b04      	cmp	r3, #4
 800c6fe:	d10e      	bne.n	800c71e <f_open+0xca>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800c700:	f7fe fb68 	bl	800add4 <enq_lock>
 800c704:	4603      	mov	r3, r0
 800c706:	2b00      	cmp	r3, #0
 800c708:	d006      	beq.n	800c718 <f_open+0xc4>
 800c70a:	f107 0314 	add.w	r3, r7, #20
 800c70e:	4618      	mov	r0, r3
 800c710:	f7ff facd 	bl	800bcae <dir_register>
 800c714:	4603      	mov	r3, r0
 800c716:	e000      	b.n	800c71a <f_open+0xc6>
 800c718:	2312      	movs	r3, #18
 800c71a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800c71e:	79fb      	ldrb	r3, [r7, #7]
 800c720:	f043 0308 	orr.w	r3, r3, #8
 800c724:	71fb      	strb	r3, [r7, #7]
 800c726:	e010      	b.n	800c74a <f_open+0xf6>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800c728:	7ebb      	ldrb	r3, [r7, #26]
 800c72a:	f003 0311 	and.w	r3, r3, #17
 800c72e:	2b00      	cmp	r3, #0
 800c730:	d003      	beq.n	800c73a <f_open+0xe6>
					res = FR_DENIED;
 800c732:	2307      	movs	r3, #7
 800c734:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800c738:	e007      	b.n	800c74a <f_open+0xf6>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800c73a:	79fb      	ldrb	r3, [r7, #7]
 800c73c:	f003 0304 	and.w	r3, r3, #4
 800c740:	2b00      	cmp	r3, #0
 800c742:	d002      	beq.n	800c74a <f_open+0xf6>
 800c744:	2308      	movs	r3, #8
 800c746:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800c74a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800c74e:	2b00      	cmp	r3, #0
 800c750:	d168      	bne.n	800c824 <f_open+0x1d0>
 800c752:	79fb      	ldrb	r3, [r7, #7]
 800c754:	f003 0308 	and.w	r3, r3, #8
 800c758:	2b00      	cmp	r3, #0
 800c75a:	d063      	beq.n	800c824 <f_open+0x1d0>
				dw = GET_FATTIME();
 800c75c:	f7fd ff0a 	bl	800a574 <get_fattime>
 800c760:	6538      	str	r0, [r7, #80]	@ 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800c762:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c764:	330e      	adds	r3, #14
 800c766:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800c768:	4618      	mov	r0, r3
 800c76a:	f7fe fa2d 	bl	800abc8 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800c76e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c770:	3316      	adds	r3, #22
 800c772:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800c774:	4618      	mov	r0, r3
 800c776:	f7fe fa27 	bl	800abc8 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800c77a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c77c:	330b      	adds	r3, #11
 800c77e:	2220      	movs	r2, #32
 800c780:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800c782:	693b      	ldr	r3, [r7, #16]
 800c784:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c786:	4611      	mov	r1, r2
 800c788:	4618      	mov	r0, r3
 800c78a:	f7ff f9fc 	bl	800bb86 <ld_clust>
 800c78e:	64f8      	str	r0, [r7, #76]	@ 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800c790:	693b      	ldr	r3, [r7, #16]
 800c792:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800c794:	2200      	movs	r2, #0
 800c796:	4618      	mov	r0, r3
 800c798:	f7ff fa14 	bl	800bbc4 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800c79c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c79e:	331c      	adds	r3, #28
 800c7a0:	2100      	movs	r1, #0
 800c7a2:	4618      	mov	r0, r3
 800c7a4:	f7fe fa10 	bl	800abc8 <st_dword>
					fs->wflag = 1;
 800c7a8:	693b      	ldr	r3, [r7, #16]
 800c7aa:	2201      	movs	r2, #1
 800c7ac:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800c7ae:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c7b0:	2b00      	cmp	r3, #0
 800c7b2:	d037      	beq.n	800c824 <f_open+0x1d0>
						dw = fs->winsect;
 800c7b4:	693b      	ldr	r3, [r7, #16]
 800c7b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c7b8:	653b      	str	r3, [r7, #80]	@ 0x50
						res = remove_chain(&dj.obj, cl, 0);
 800c7ba:	f107 0314 	add.w	r3, r7, #20
 800c7be:	2200      	movs	r2, #0
 800c7c0:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800c7c2:	4618      	mov	r0, r3
 800c7c4:	f7fe ff04 	bl	800b5d0 <remove_chain>
 800c7c8:	4603      	mov	r3, r0
 800c7ca:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
						if (res == FR_OK) {
 800c7ce:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800c7d2:	2b00      	cmp	r3, #0
 800c7d4:	d126      	bne.n	800c824 <f_open+0x1d0>
							res = move_window(fs, dw);
 800c7d6:	693b      	ldr	r3, [r7, #16]
 800c7d8:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800c7da:	4618      	mov	r0, r3
 800c7dc:	f7fe fc4e 	bl	800b07c <move_window>
 800c7e0:	4603      	mov	r3, r0
 800c7e2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800c7e6:	693b      	ldr	r3, [r7, #16]
 800c7e8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800c7ea:	3a01      	subs	r2, #1
 800c7ec:	611a      	str	r2, [r3, #16]
 800c7ee:	e019      	b.n	800c824 <f_open+0x1d0>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800c7f0:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800c7f4:	2b00      	cmp	r3, #0
 800c7f6:	d115      	bne.n	800c824 <f_open+0x1d0>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800c7f8:	7ebb      	ldrb	r3, [r7, #26]
 800c7fa:	f003 0310 	and.w	r3, r3, #16
 800c7fe:	2b00      	cmp	r3, #0
 800c800:	d003      	beq.n	800c80a <f_open+0x1b6>
					res = FR_NO_FILE;
 800c802:	2304      	movs	r3, #4
 800c804:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800c808:	e00c      	b.n	800c824 <f_open+0x1d0>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800c80a:	79fb      	ldrb	r3, [r7, #7]
 800c80c:	f003 0302 	and.w	r3, r3, #2
 800c810:	2b00      	cmp	r3, #0
 800c812:	d007      	beq.n	800c824 <f_open+0x1d0>
 800c814:	7ebb      	ldrb	r3, [r7, #26]
 800c816:	f003 0301 	and.w	r3, r3, #1
 800c81a:	2b00      	cmp	r3, #0
 800c81c:	d002      	beq.n	800c824 <f_open+0x1d0>
						res = FR_DENIED;
 800c81e:	2307      	movs	r3, #7
 800c820:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 800c824:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800c828:	2b00      	cmp	r3, #0
 800c82a:	d126      	bne.n	800c87a <f_open+0x226>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800c82c:	79fb      	ldrb	r3, [r7, #7]
 800c82e:	f003 0308 	and.w	r3, r3, #8
 800c832:	2b00      	cmp	r3, #0
 800c834:	d003      	beq.n	800c83e <f_open+0x1ea>
				mode |= FA_MODIFIED;
 800c836:	79fb      	ldrb	r3, [r7, #7]
 800c838:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c83c:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800c83e:	693b      	ldr	r3, [r7, #16]
 800c840:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800c842:	68fb      	ldr	r3, [r7, #12]
 800c844:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 800c846:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c848:	68fb      	ldr	r3, [r7, #12]
 800c84a:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800c84c:	79fb      	ldrb	r3, [r7, #7]
 800c84e:	2b01      	cmp	r3, #1
 800c850:	bf8c      	ite	hi
 800c852:	2301      	movhi	r3, #1
 800c854:	2300      	movls	r3, #0
 800c856:	b2db      	uxtb	r3, r3
 800c858:	461a      	mov	r2, r3
 800c85a:	f107 0314 	add.w	r3, r7, #20
 800c85e:	4611      	mov	r1, r2
 800c860:	4618      	mov	r0, r3
 800c862:	f7fe fad9 	bl	800ae18 <inc_lock>
 800c866:	4602      	mov	r2, r0
 800c868:	68fb      	ldr	r3, [r7, #12]
 800c86a:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800c86c:	68fb      	ldr	r3, [r7, #12]
 800c86e:	691b      	ldr	r3, [r3, #16]
 800c870:	2b00      	cmp	r3, #0
 800c872:	d102      	bne.n	800c87a <f_open+0x226>
 800c874:	2302      	movs	r3, #2
 800c876:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 800c87a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800c87e:	2b00      	cmp	r3, #0
 800c880:	f040 80a3 	bne.w	800c9ca <f_open+0x376>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800c884:	693b      	ldr	r3, [r7, #16]
 800c886:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c888:	4611      	mov	r1, r2
 800c88a:	4618      	mov	r0, r3
 800c88c:	f7ff f97b 	bl	800bb86 <ld_clust>
 800c890:	4602      	mov	r2, r0
 800c892:	68fb      	ldr	r3, [r7, #12]
 800c894:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800c896:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c898:	331c      	adds	r3, #28
 800c89a:	4618      	mov	r0, r3
 800c89c:	f7fe f956 	bl	800ab4c <ld_dword>
 800c8a0:	4602      	mov	r2, r0
 800c8a2:	68fb      	ldr	r3, [r7, #12]
 800c8a4:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800c8a6:	68fb      	ldr	r3, [r7, #12]
 800c8a8:	2200      	movs	r2, #0
 800c8aa:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800c8ac:	693a      	ldr	r2, [r7, #16]
 800c8ae:	68fb      	ldr	r3, [r7, #12]
 800c8b0:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800c8b2:	693b      	ldr	r3, [r7, #16]
 800c8b4:	88da      	ldrh	r2, [r3, #6]
 800c8b6:	68fb      	ldr	r3, [r7, #12]
 800c8b8:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800c8ba:	68fb      	ldr	r3, [r7, #12]
 800c8bc:	79fa      	ldrb	r2, [r7, #7]
 800c8be:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800c8c0:	68fb      	ldr	r3, [r7, #12]
 800c8c2:	2200      	movs	r2, #0
 800c8c4:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800c8c6:	68fb      	ldr	r3, [r7, #12]
 800c8c8:	2200      	movs	r2, #0
 800c8ca:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800c8cc:	68fb      	ldr	r3, [r7, #12]
 800c8ce:	2200      	movs	r2, #0
 800c8d0:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800c8d2:	68fb      	ldr	r3, [r7, #12]
 800c8d4:	3330      	adds	r3, #48	@ 0x30
 800c8d6:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800c8da:	2100      	movs	r1, #0
 800c8dc:	4618      	mov	r0, r3
 800c8de:	f7fe f9c0 	bl	800ac62 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800c8e2:	79fb      	ldrb	r3, [r7, #7]
 800c8e4:	f003 0320 	and.w	r3, r3, #32
 800c8e8:	2b00      	cmp	r3, #0
 800c8ea:	d06e      	beq.n	800c9ca <f_open+0x376>
 800c8ec:	68fb      	ldr	r3, [r7, #12]
 800c8ee:	68db      	ldr	r3, [r3, #12]
 800c8f0:	2b00      	cmp	r3, #0
 800c8f2:	d06a      	beq.n	800c9ca <f_open+0x376>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800c8f4:	68fb      	ldr	r3, [r7, #12]
 800c8f6:	68da      	ldr	r2, [r3, #12]
 800c8f8:	68fb      	ldr	r3, [r7, #12]
 800c8fa:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800c8fc:	693b      	ldr	r3, [r7, #16]
 800c8fe:	895b      	ldrh	r3, [r3, #10]
 800c900:	461a      	mov	r2, r3
 800c902:	693b      	ldr	r3, [r7, #16]
 800c904:	899b      	ldrh	r3, [r3, #12]
 800c906:	fb02 f303 	mul.w	r3, r2, r3
 800c90a:	64bb      	str	r3, [r7, #72]	@ 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800c90c:	68fb      	ldr	r3, [r7, #12]
 800c90e:	689b      	ldr	r3, [r3, #8]
 800c910:	65bb      	str	r3, [r7, #88]	@ 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800c912:	68fb      	ldr	r3, [r7, #12]
 800c914:	68db      	ldr	r3, [r3, #12]
 800c916:	657b      	str	r3, [r7, #84]	@ 0x54
 800c918:	e016      	b.n	800c948 <f_open+0x2f4>
					clst = get_fat(&fp->obj, clst);
 800c91a:	68fb      	ldr	r3, [r7, #12]
 800c91c:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800c91e:	4618      	mov	r0, r3
 800c920:	f7fe fc69 	bl	800b1f6 <get_fat>
 800c924:	65b8      	str	r0, [r7, #88]	@ 0x58
					if (clst <= 1) res = FR_INT_ERR;
 800c926:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c928:	2b01      	cmp	r3, #1
 800c92a:	d802      	bhi.n	800c932 <f_open+0x2de>
 800c92c:	2302      	movs	r3, #2
 800c92e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800c932:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c934:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c938:	d102      	bne.n	800c940 <f_open+0x2ec>
 800c93a:	2301      	movs	r3, #1
 800c93c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800c940:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800c942:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c944:	1ad3      	subs	r3, r2, r3
 800c946:	657b      	str	r3, [r7, #84]	@ 0x54
 800c948:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800c94c:	2b00      	cmp	r3, #0
 800c94e:	d103      	bne.n	800c958 <f_open+0x304>
 800c950:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800c952:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c954:	429a      	cmp	r2, r3
 800c956:	d8e0      	bhi.n	800c91a <f_open+0x2c6>
				}
				fp->clust = clst;
 800c958:	68fb      	ldr	r3, [r7, #12]
 800c95a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800c95c:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800c95e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800c962:	2b00      	cmp	r3, #0
 800c964:	d131      	bne.n	800c9ca <f_open+0x376>
 800c966:	693b      	ldr	r3, [r7, #16]
 800c968:	899b      	ldrh	r3, [r3, #12]
 800c96a:	461a      	mov	r2, r3
 800c96c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c96e:	fbb3 f1f2 	udiv	r1, r3, r2
 800c972:	fb01 f202 	mul.w	r2, r1, r2
 800c976:	1a9b      	subs	r3, r3, r2
 800c978:	2b00      	cmp	r3, #0
 800c97a:	d026      	beq.n	800c9ca <f_open+0x376>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800c97c:	693b      	ldr	r3, [r7, #16]
 800c97e:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800c980:	4618      	mov	r0, r3
 800c982:	f7fe fc19 	bl	800b1b8 <clust2sect>
 800c986:	6478      	str	r0, [r7, #68]	@ 0x44
 800c988:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c98a:	2b00      	cmp	r3, #0
 800c98c:	d103      	bne.n	800c996 <f_open+0x342>
						res = FR_INT_ERR;
 800c98e:	2302      	movs	r3, #2
 800c990:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800c994:	e019      	b.n	800c9ca <f_open+0x376>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800c996:	693b      	ldr	r3, [r7, #16]
 800c998:	899b      	ldrh	r3, [r3, #12]
 800c99a:	461a      	mov	r2, r3
 800c99c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c99e:	fbb3 f2f2 	udiv	r2, r3, r2
 800c9a2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c9a4:	441a      	add	r2, r3
 800c9a6:	68fb      	ldr	r3, [r7, #12]
 800c9a8:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800c9aa:	693b      	ldr	r3, [r7, #16]
 800c9ac:	7858      	ldrb	r0, [r3, #1]
 800c9ae:	68fb      	ldr	r3, [r7, #12]
 800c9b0:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800c9b4:	68fb      	ldr	r3, [r7, #12]
 800c9b6:	6a1a      	ldr	r2, [r3, #32]
 800c9b8:	2301      	movs	r3, #1
 800c9ba:	f7fe f851 	bl	800aa60 <disk_read>
 800c9be:	4603      	mov	r3, r0
 800c9c0:	2b00      	cmp	r3, #0
 800c9c2:	d002      	beq.n	800c9ca <f_open+0x376>
 800c9c4:	2301      	movs	r3, #1
 800c9c6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800c9ca:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800c9ce:	2b00      	cmp	r3, #0
 800c9d0:	d002      	beq.n	800c9d8 <f_open+0x384>
 800c9d2:	68fb      	ldr	r3, [r7, #12]
 800c9d4:	2200      	movs	r2, #0
 800c9d6:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800c9d8:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
 800c9dc:	4618      	mov	r0, r3
 800c9de:	3760      	adds	r7, #96	@ 0x60
 800c9e0:	46bd      	mov	sp, r7
 800c9e2:	bd80      	pop	{r7, pc}

0800c9e4 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800c9e4:	b580      	push	{r7, lr}
 800c9e6:	b08c      	sub	sp, #48	@ 0x30
 800c9e8:	af00      	add	r7, sp, #0
 800c9ea:	60f8      	str	r0, [r7, #12]
 800c9ec:	60b9      	str	r1, [r7, #8]
 800c9ee:	607a      	str	r2, [r7, #4]
 800c9f0:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 800c9f2:	68bb      	ldr	r3, [r7, #8]
 800c9f4:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 800c9f6:	683b      	ldr	r3, [r7, #0]
 800c9f8:	2200      	movs	r2, #0
 800c9fa:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 800c9fc:	68fb      	ldr	r3, [r7, #12]
 800c9fe:	f107 0210 	add.w	r2, r7, #16
 800ca02:	4611      	mov	r1, r2
 800ca04:	4618      	mov	r0, r3
 800ca06:	f7ff fda9 	bl	800c55c <validate>
 800ca0a:	4603      	mov	r3, r0
 800ca0c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800ca10:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800ca14:	2b00      	cmp	r3, #0
 800ca16:	d107      	bne.n	800ca28 <f_write+0x44>
 800ca18:	68fb      	ldr	r3, [r7, #12]
 800ca1a:	7d5b      	ldrb	r3, [r3, #21]
 800ca1c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800ca20:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800ca24:	2b00      	cmp	r3, #0
 800ca26:	d002      	beq.n	800ca2e <f_write+0x4a>
 800ca28:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800ca2c:	e16a      	b.n	800cd04 <f_write+0x320>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 800ca2e:	68fb      	ldr	r3, [r7, #12]
 800ca30:	7d1b      	ldrb	r3, [r3, #20]
 800ca32:	f003 0302 	and.w	r3, r3, #2
 800ca36:	2b00      	cmp	r3, #0
 800ca38:	d101      	bne.n	800ca3e <f_write+0x5a>
 800ca3a:	2307      	movs	r3, #7
 800ca3c:	e162      	b.n	800cd04 <f_write+0x320>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 800ca3e:	68fb      	ldr	r3, [r7, #12]
 800ca40:	699a      	ldr	r2, [r3, #24]
 800ca42:	687b      	ldr	r3, [r7, #4]
 800ca44:	441a      	add	r2, r3
 800ca46:	68fb      	ldr	r3, [r7, #12]
 800ca48:	699b      	ldr	r3, [r3, #24]
 800ca4a:	429a      	cmp	r2, r3
 800ca4c:	f080 814c 	bcs.w	800cce8 <f_write+0x304>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 800ca50:	68fb      	ldr	r3, [r7, #12]
 800ca52:	699b      	ldr	r3, [r3, #24]
 800ca54:	43db      	mvns	r3, r3
 800ca56:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 800ca58:	e146      	b.n	800cce8 <f_write+0x304>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 800ca5a:	68fb      	ldr	r3, [r7, #12]
 800ca5c:	699b      	ldr	r3, [r3, #24]
 800ca5e:	693a      	ldr	r2, [r7, #16]
 800ca60:	8992      	ldrh	r2, [r2, #12]
 800ca62:	fbb3 f1f2 	udiv	r1, r3, r2
 800ca66:	fb01 f202 	mul.w	r2, r1, r2
 800ca6a:	1a9b      	subs	r3, r3, r2
 800ca6c:	2b00      	cmp	r3, #0
 800ca6e:	f040 80f1 	bne.w	800cc54 <f_write+0x270>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 800ca72:	68fb      	ldr	r3, [r7, #12]
 800ca74:	699b      	ldr	r3, [r3, #24]
 800ca76:	693a      	ldr	r2, [r7, #16]
 800ca78:	8992      	ldrh	r2, [r2, #12]
 800ca7a:	fbb3 f3f2 	udiv	r3, r3, r2
 800ca7e:	693a      	ldr	r2, [r7, #16]
 800ca80:	8952      	ldrh	r2, [r2, #10]
 800ca82:	3a01      	subs	r2, #1
 800ca84:	4013      	ands	r3, r2
 800ca86:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 800ca88:	69bb      	ldr	r3, [r7, #24]
 800ca8a:	2b00      	cmp	r3, #0
 800ca8c:	d143      	bne.n	800cb16 <f_write+0x132>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800ca8e:	68fb      	ldr	r3, [r7, #12]
 800ca90:	699b      	ldr	r3, [r3, #24]
 800ca92:	2b00      	cmp	r3, #0
 800ca94:	d10c      	bne.n	800cab0 <f_write+0xcc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 800ca96:	68fb      	ldr	r3, [r7, #12]
 800ca98:	689b      	ldr	r3, [r3, #8]
 800ca9a:	62bb      	str	r3, [r7, #40]	@ 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 800ca9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ca9e:	2b00      	cmp	r3, #0
 800caa0:	d11a      	bne.n	800cad8 <f_write+0xf4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 800caa2:	68fb      	ldr	r3, [r7, #12]
 800caa4:	2100      	movs	r1, #0
 800caa6:	4618      	mov	r0, r3
 800caa8:	f7fe fdf7 	bl	800b69a <create_chain>
 800caac:	62b8      	str	r0, [r7, #40]	@ 0x28
 800caae:	e013      	b.n	800cad8 <f_write+0xf4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800cab0:	68fb      	ldr	r3, [r7, #12]
 800cab2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cab4:	2b00      	cmp	r3, #0
 800cab6:	d007      	beq.n	800cac8 <f_write+0xe4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800cab8:	68fb      	ldr	r3, [r7, #12]
 800caba:	699b      	ldr	r3, [r3, #24]
 800cabc:	4619      	mov	r1, r3
 800cabe:	68f8      	ldr	r0, [r7, #12]
 800cac0:	f7fe fe83 	bl	800b7ca <clmt_clust>
 800cac4:	62b8      	str	r0, [r7, #40]	@ 0x28
 800cac6:	e007      	b.n	800cad8 <f_write+0xf4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800cac8:	68fa      	ldr	r2, [r7, #12]
 800caca:	68fb      	ldr	r3, [r7, #12]
 800cacc:	69db      	ldr	r3, [r3, #28]
 800cace:	4619      	mov	r1, r3
 800cad0:	4610      	mov	r0, r2
 800cad2:	f7fe fde2 	bl	800b69a <create_chain>
 800cad6:	62b8      	str	r0, [r7, #40]	@ 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800cad8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cada:	2b00      	cmp	r3, #0
 800cadc:	f000 8109 	beq.w	800ccf2 <f_write+0x30e>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 800cae0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cae2:	2b01      	cmp	r3, #1
 800cae4:	d104      	bne.n	800caf0 <f_write+0x10c>
 800cae6:	68fb      	ldr	r3, [r7, #12]
 800cae8:	2202      	movs	r2, #2
 800caea:	755a      	strb	r2, [r3, #21]
 800caec:	2302      	movs	r3, #2
 800caee:	e109      	b.n	800cd04 <f_write+0x320>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800caf0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800caf2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800caf6:	d104      	bne.n	800cb02 <f_write+0x11e>
 800caf8:	68fb      	ldr	r3, [r7, #12]
 800cafa:	2201      	movs	r2, #1
 800cafc:	755a      	strb	r2, [r3, #21]
 800cafe:	2301      	movs	r3, #1
 800cb00:	e100      	b.n	800cd04 <f_write+0x320>
				fp->clust = clst;			/* Update current cluster */
 800cb02:	68fb      	ldr	r3, [r7, #12]
 800cb04:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800cb06:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800cb08:	68fb      	ldr	r3, [r7, #12]
 800cb0a:	689b      	ldr	r3, [r3, #8]
 800cb0c:	2b00      	cmp	r3, #0
 800cb0e:	d102      	bne.n	800cb16 <f_write+0x132>
 800cb10:	68fb      	ldr	r3, [r7, #12]
 800cb12:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800cb14:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800cb16:	68fb      	ldr	r3, [r7, #12]
 800cb18:	7d1b      	ldrb	r3, [r3, #20]
 800cb1a:	b25b      	sxtb	r3, r3
 800cb1c:	2b00      	cmp	r3, #0
 800cb1e:	da18      	bge.n	800cb52 <f_write+0x16e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800cb20:	693b      	ldr	r3, [r7, #16]
 800cb22:	7858      	ldrb	r0, [r3, #1]
 800cb24:	68fb      	ldr	r3, [r7, #12]
 800cb26:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800cb2a:	68fb      	ldr	r3, [r7, #12]
 800cb2c:	6a1a      	ldr	r2, [r3, #32]
 800cb2e:	2301      	movs	r3, #1
 800cb30:	f7fd ffb6 	bl	800aaa0 <disk_write>
 800cb34:	4603      	mov	r3, r0
 800cb36:	2b00      	cmp	r3, #0
 800cb38:	d004      	beq.n	800cb44 <f_write+0x160>
 800cb3a:	68fb      	ldr	r3, [r7, #12]
 800cb3c:	2201      	movs	r2, #1
 800cb3e:	755a      	strb	r2, [r3, #21]
 800cb40:	2301      	movs	r3, #1
 800cb42:	e0df      	b.n	800cd04 <f_write+0x320>
				fp->flag &= (BYTE)~FA_DIRTY;
 800cb44:	68fb      	ldr	r3, [r7, #12]
 800cb46:	7d1b      	ldrb	r3, [r3, #20]
 800cb48:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800cb4c:	b2da      	uxtb	r2, r3
 800cb4e:	68fb      	ldr	r3, [r7, #12]
 800cb50:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800cb52:	693a      	ldr	r2, [r7, #16]
 800cb54:	68fb      	ldr	r3, [r7, #12]
 800cb56:	69db      	ldr	r3, [r3, #28]
 800cb58:	4619      	mov	r1, r3
 800cb5a:	4610      	mov	r0, r2
 800cb5c:	f7fe fb2c 	bl	800b1b8 <clust2sect>
 800cb60:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800cb62:	697b      	ldr	r3, [r7, #20]
 800cb64:	2b00      	cmp	r3, #0
 800cb66:	d104      	bne.n	800cb72 <f_write+0x18e>
 800cb68:	68fb      	ldr	r3, [r7, #12]
 800cb6a:	2202      	movs	r2, #2
 800cb6c:	755a      	strb	r2, [r3, #21]
 800cb6e:	2302      	movs	r3, #2
 800cb70:	e0c8      	b.n	800cd04 <f_write+0x320>
			sect += csect;
 800cb72:	697a      	ldr	r2, [r7, #20]
 800cb74:	69bb      	ldr	r3, [r7, #24]
 800cb76:	4413      	add	r3, r2
 800cb78:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 800cb7a:	693b      	ldr	r3, [r7, #16]
 800cb7c:	899b      	ldrh	r3, [r3, #12]
 800cb7e:	461a      	mov	r2, r3
 800cb80:	687b      	ldr	r3, [r7, #4]
 800cb82:	fbb3 f3f2 	udiv	r3, r3, r2
 800cb86:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 800cb88:	6a3b      	ldr	r3, [r7, #32]
 800cb8a:	2b00      	cmp	r3, #0
 800cb8c:	d043      	beq.n	800cc16 <f_write+0x232>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800cb8e:	69ba      	ldr	r2, [r7, #24]
 800cb90:	6a3b      	ldr	r3, [r7, #32]
 800cb92:	4413      	add	r3, r2
 800cb94:	693a      	ldr	r2, [r7, #16]
 800cb96:	8952      	ldrh	r2, [r2, #10]
 800cb98:	4293      	cmp	r3, r2
 800cb9a:	d905      	bls.n	800cba8 <f_write+0x1c4>
					cc = fs->csize - csect;
 800cb9c:	693b      	ldr	r3, [r7, #16]
 800cb9e:	895b      	ldrh	r3, [r3, #10]
 800cba0:	461a      	mov	r2, r3
 800cba2:	69bb      	ldr	r3, [r7, #24]
 800cba4:	1ad3      	subs	r3, r2, r3
 800cba6:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800cba8:	693b      	ldr	r3, [r7, #16]
 800cbaa:	7858      	ldrb	r0, [r3, #1]
 800cbac:	6a3b      	ldr	r3, [r7, #32]
 800cbae:	697a      	ldr	r2, [r7, #20]
 800cbb0:	69f9      	ldr	r1, [r7, #28]
 800cbb2:	f7fd ff75 	bl	800aaa0 <disk_write>
 800cbb6:	4603      	mov	r3, r0
 800cbb8:	2b00      	cmp	r3, #0
 800cbba:	d004      	beq.n	800cbc6 <f_write+0x1e2>
 800cbbc:	68fb      	ldr	r3, [r7, #12]
 800cbbe:	2201      	movs	r2, #1
 800cbc0:	755a      	strb	r2, [r3, #21]
 800cbc2:	2301      	movs	r3, #1
 800cbc4:	e09e      	b.n	800cd04 <f_write+0x320>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800cbc6:	68fb      	ldr	r3, [r7, #12]
 800cbc8:	6a1a      	ldr	r2, [r3, #32]
 800cbca:	697b      	ldr	r3, [r7, #20]
 800cbcc:	1ad3      	subs	r3, r2, r3
 800cbce:	6a3a      	ldr	r2, [r7, #32]
 800cbd0:	429a      	cmp	r2, r3
 800cbd2:	d918      	bls.n	800cc06 <f_write+0x222>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 800cbd4:	68fb      	ldr	r3, [r7, #12]
 800cbd6:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 800cbda:	68fb      	ldr	r3, [r7, #12]
 800cbdc:	6a1a      	ldr	r2, [r3, #32]
 800cbde:	697b      	ldr	r3, [r7, #20]
 800cbe0:	1ad3      	subs	r3, r2, r3
 800cbe2:	693a      	ldr	r2, [r7, #16]
 800cbe4:	8992      	ldrh	r2, [r2, #12]
 800cbe6:	fb02 f303 	mul.w	r3, r2, r3
 800cbea:	69fa      	ldr	r2, [r7, #28]
 800cbec:	18d1      	adds	r1, r2, r3
 800cbee:	693b      	ldr	r3, [r7, #16]
 800cbf0:	899b      	ldrh	r3, [r3, #12]
 800cbf2:	461a      	mov	r2, r3
 800cbf4:	f7fe f814 	bl	800ac20 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 800cbf8:	68fb      	ldr	r3, [r7, #12]
 800cbfa:	7d1b      	ldrb	r3, [r3, #20]
 800cbfc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800cc00:	b2da      	uxtb	r2, r3
 800cc02:	68fb      	ldr	r3, [r7, #12]
 800cc04:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800cc06:	693b      	ldr	r3, [r7, #16]
 800cc08:	899b      	ldrh	r3, [r3, #12]
 800cc0a:	461a      	mov	r2, r3
 800cc0c:	6a3b      	ldr	r3, [r7, #32]
 800cc0e:	fb02 f303 	mul.w	r3, r2, r3
 800cc12:	627b      	str	r3, [r7, #36]	@ 0x24
				continue;
 800cc14:	e04b      	b.n	800ccae <f_write+0x2ca>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800cc16:	68fb      	ldr	r3, [r7, #12]
 800cc18:	6a1b      	ldr	r3, [r3, #32]
 800cc1a:	697a      	ldr	r2, [r7, #20]
 800cc1c:	429a      	cmp	r2, r3
 800cc1e:	d016      	beq.n	800cc4e <f_write+0x26a>
				fp->fptr < fp->obj.objsize &&
 800cc20:	68fb      	ldr	r3, [r7, #12]
 800cc22:	699a      	ldr	r2, [r3, #24]
 800cc24:	68fb      	ldr	r3, [r7, #12]
 800cc26:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800cc28:	429a      	cmp	r2, r3
 800cc2a:	d210      	bcs.n	800cc4e <f_write+0x26a>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 800cc2c:	693b      	ldr	r3, [r7, #16]
 800cc2e:	7858      	ldrb	r0, [r3, #1]
 800cc30:	68fb      	ldr	r3, [r7, #12]
 800cc32:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800cc36:	2301      	movs	r3, #1
 800cc38:	697a      	ldr	r2, [r7, #20]
 800cc3a:	f7fd ff11 	bl	800aa60 <disk_read>
 800cc3e:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 800cc40:	2b00      	cmp	r3, #0
 800cc42:	d004      	beq.n	800cc4e <f_write+0x26a>
					ABORT(fs, FR_DISK_ERR);
 800cc44:	68fb      	ldr	r3, [r7, #12]
 800cc46:	2201      	movs	r2, #1
 800cc48:	755a      	strb	r2, [r3, #21]
 800cc4a:	2301      	movs	r3, #1
 800cc4c:	e05a      	b.n	800cd04 <f_write+0x320>
			}
#endif
			fp->sect = sect;
 800cc4e:	68fb      	ldr	r3, [r7, #12]
 800cc50:	697a      	ldr	r2, [r7, #20]
 800cc52:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800cc54:	693b      	ldr	r3, [r7, #16]
 800cc56:	899b      	ldrh	r3, [r3, #12]
 800cc58:	4618      	mov	r0, r3
 800cc5a:	68fb      	ldr	r3, [r7, #12]
 800cc5c:	699b      	ldr	r3, [r3, #24]
 800cc5e:	693a      	ldr	r2, [r7, #16]
 800cc60:	8992      	ldrh	r2, [r2, #12]
 800cc62:	fbb3 f1f2 	udiv	r1, r3, r2
 800cc66:	fb01 f202 	mul.w	r2, r1, r2
 800cc6a:	1a9b      	subs	r3, r3, r2
 800cc6c:	1ac3      	subs	r3, r0, r3
 800cc6e:	627b      	str	r3, [r7, #36]	@ 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800cc70:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800cc72:	687b      	ldr	r3, [r7, #4]
 800cc74:	429a      	cmp	r2, r3
 800cc76:	d901      	bls.n	800cc7c <f_write+0x298>
 800cc78:	687b      	ldr	r3, [r7, #4]
 800cc7a:	627b      	str	r3, [r7, #36]	@ 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800cc7c:	68fb      	ldr	r3, [r7, #12]
 800cc7e:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800cc82:	68fb      	ldr	r3, [r7, #12]
 800cc84:	699b      	ldr	r3, [r3, #24]
 800cc86:	693a      	ldr	r2, [r7, #16]
 800cc88:	8992      	ldrh	r2, [r2, #12]
 800cc8a:	fbb3 f0f2 	udiv	r0, r3, r2
 800cc8e:	fb00 f202 	mul.w	r2, r0, r2
 800cc92:	1a9b      	subs	r3, r3, r2
 800cc94:	440b      	add	r3, r1
 800cc96:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800cc98:	69f9      	ldr	r1, [r7, #28]
 800cc9a:	4618      	mov	r0, r3
 800cc9c:	f7fd ffc0 	bl	800ac20 <mem_cpy>
		fp->flag |= FA_DIRTY;
 800cca0:	68fb      	ldr	r3, [r7, #12]
 800cca2:	7d1b      	ldrb	r3, [r3, #20]
 800cca4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800cca8:	b2da      	uxtb	r2, r3
 800ccaa:	68fb      	ldr	r3, [r7, #12]
 800ccac:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 800ccae:	69fa      	ldr	r2, [r7, #28]
 800ccb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ccb2:	4413      	add	r3, r2
 800ccb4:	61fb      	str	r3, [r7, #28]
 800ccb6:	68fb      	ldr	r3, [r7, #12]
 800ccb8:	699a      	ldr	r2, [r3, #24]
 800ccba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ccbc:	441a      	add	r2, r3
 800ccbe:	68fb      	ldr	r3, [r7, #12]
 800ccc0:	619a      	str	r2, [r3, #24]
 800ccc2:	68fb      	ldr	r3, [r7, #12]
 800ccc4:	68da      	ldr	r2, [r3, #12]
 800ccc6:	68fb      	ldr	r3, [r7, #12]
 800ccc8:	699b      	ldr	r3, [r3, #24]
 800ccca:	429a      	cmp	r2, r3
 800cccc:	bf38      	it	cc
 800ccce:	461a      	movcc	r2, r3
 800ccd0:	68fb      	ldr	r3, [r7, #12]
 800ccd2:	60da      	str	r2, [r3, #12]
 800ccd4:	683b      	ldr	r3, [r7, #0]
 800ccd6:	681a      	ldr	r2, [r3, #0]
 800ccd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ccda:	441a      	add	r2, r3
 800ccdc:	683b      	ldr	r3, [r7, #0]
 800ccde:	601a      	str	r2, [r3, #0]
 800cce0:	687a      	ldr	r2, [r7, #4]
 800cce2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cce4:	1ad3      	subs	r3, r2, r3
 800cce6:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 800cce8:	687b      	ldr	r3, [r7, #4]
 800ccea:	2b00      	cmp	r3, #0
 800ccec:	f47f aeb5 	bne.w	800ca5a <f_write+0x76>
 800ccf0:	e000      	b.n	800ccf4 <f_write+0x310>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800ccf2:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 800ccf4:	68fb      	ldr	r3, [r7, #12]
 800ccf6:	7d1b      	ldrb	r3, [r3, #20]
 800ccf8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ccfc:	b2da      	uxtb	r2, r3
 800ccfe:	68fb      	ldr	r3, [r7, #12]
 800cd00:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 800cd02:	2300      	movs	r3, #0
}
 800cd04:	4618      	mov	r0, r3
 800cd06:	3730      	adds	r7, #48	@ 0x30
 800cd08:	46bd      	mov	sp, r7
 800cd0a:	bd80      	pop	{r7, pc}

0800cd0c <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800cd0c:	b580      	push	{r7, lr}
 800cd0e:	b086      	sub	sp, #24
 800cd10:	af00      	add	r7, sp, #0
 800cd12:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800cd14:	687b      	ldr	r3, [r7, #4]
 800cd16:	f107 0208 	add.w	r2, r7, #8
 800cd1a:	4611      	mov	r1, r2
 800cd1c:	4618      	mov	r0, r3
 800cd1e:	f7ff fc1d 	bl	800c55c <validate>
 800cd22:	4603      	mov	r3, r0
 800cd24:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800cd26:	7dfb      	ldrb	r3, [r7, #23]
 800cd28:	2b00      	cmp	r3, #0
 800cd2a:	d168      	bne.n	800cdfe <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800cd2c:	687b      	ldr	r3, [r7, #4]
 800cd2e:	7d1b      	ldrb	r3, [r3, #20]
 800cd30:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cd34:	2b00      	cmp	r3, #0
 800cd36:	d062      	beq.n	800cdfe <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800cd38:	687b      	ldr	r3, [r7, #4]
 800cd3a:	7d1b      	ldrb	r3, [r3, #20]
 800cd3c:	b25b      	sxtb	r3, r3
 800cd3e:	2b00      	cmp	r3, #0
 800cd40:	da15      	bge.n	800cd6e <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800cd42:	68bb      	ldr	r3, [r7, #8]
 800cd44:	7858      	ldrb	r0, [r3, #1]
 800cd46:	687b      	ldr	r3, [r7, #4]
 800cd48:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800cd4c:	687b      	ldr	r3, [r7, #4]
 800cd4e:	6a1a      	ldr	r2, [r3, #32]
 800cd50:	2301      	movs	r3, #1
 800cd52:	f7fd fea5 	bl	800aaa0 <disk_write>
 800cd56:	4603      	mov	r3, r0
 800cd58:	2b00      	cmp	r3, #0
 800cd5a:	d001      	beq.n	800cd60 <f_sync+0x54>
 800cd5c:	2301      	movs	r3, #1
 800cd5e:	e04f      	b.n	800ce00 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 800cd60:	687b      	ldr	r3, [r7, #4]
 800cd62:	7d1b      	ldrb	r3, [r3, #20]
 800cd64:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800cd68:	b2da      	uxtb	r2, r3
 800cd6a:	687b      	ldr	r3, [r7, #4]
 800cd6c:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800cd6e:	f7fd fc01 	bl	800a574 <get_fattime>
 800cd72:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800cd74:	68ba      	ldr	r2, [r7, #8]
 800cd76:	687b      	ldr	r3, [r7, #4]
 800cd78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cd7a:	4619      	mov	r1, r3
 800cd7c:	4610      	mov	r0, r2
 800cd7e:	f7fe f97d 	bl	800b07c <move_window>
 800cd82:	4603      	mov	r3, r0
 800cd84:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800cd86:	7dfb      	ldrb	r3, [r7, #23]
 800cd88:	2b00      	cmp	r3, #0
 800cd8a:	d138      	bne.n	800cdfe <f_sync+0xf2>
					dir = fp->dir_ptr;
 800cd8c:	687b      	ldr	r3, [r7, #4]
 800cd8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cd90:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800cd92:	68fb      	ldr	r3, [r7, #12]
 800cd94:	330b      	adds	r3, #11
 800cd96:	781a      	ldrb	r2, [r3, #0]
 800cd98:	68fb      	ldr	r3, [r7, #12]
 800cd9a:	330b      	adds	r3, #11
 800cd9c:	f042 0220 	orr.w	r2, r2, #32
 800cda0:	b2d2      	uxtb	r2, r2
 800cda2:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800cda4:	687b      	ldr	r3, [r7, #4]
 800cda6:	6818      	ldr	r0, [r3, #0]
 800cda8:	687b      	ldr	r3, [r7, #4]
 800cdaa:	689b      	ldr	r3, [r3, #8]
 800cdac:	461a      	mov	r2, r3
 800cdae:	68f9      	ldr	r1, [r7, #12]
 800cdb0:	f7fe ff08 	bl	800bbc4 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800cdb4:	68fb      	ldr	r3, [r7, #12]
 800cdb6:	f103 021c 	add.w	r2, r3, #28
 800cdba:	687b      	ldr	r3, [r7, #4]
 800cdbc:	68db      	ldr	r3, [r3, #12]
 800cdbe:	4619      	mov	r1, r3
 800cdc0:	4610      	mov	r0, r2
 800cdc2:	f7fd ff01 	bl	800abc8 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800cdc6:	68fb      	ldr	r3, [r7, #12]
 800cdc8:	3316      	adds	r3, #22
 800cdca:	6939      	ldr	r1, [r7, #16]
 800cdcc:	4618      	mov	r0, r3
 800cdce:	f7fd fefb 	bl	800abc8 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800cdd2:	68fb      	ldr	r3, [r7, #12]
 800cdd4:	3312      	adds	r3, #18
 800cdd6:	2100      	movs	r1, #0
 800cdd8:	4618      	mov	r0, r3
 800cdda:	f7fd feda 	bl	800ab92 <st_word>
					fs->wflag = 1;
 800cdde:	68bb      	ldr	r3, [r7, #8]
 800cde0:	2201      	movs	r2, #1
 800cde2:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800cde4:	68bb      	ldr	r3, [r7, #8]
 800cde6:	4618      	mov	r0, r3
 800cde8:	f7fe f976 	bl	800b0d8 <sync_fs>
 800cdec:	4603      	mov	r3, r0
 800cdee:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800cdf0:	687b      	ldr	r3, [r7, #4]
 800cdf2:	7d1b      	ldrb	r3, [r3, #20]
 800cdf4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800cdf8:	b2da      	uxtb	r2, r3
 800cdfa:	687b      	ldr	r3, [r7, #4]
 800cdfc:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800cdfe:	7dfb      	ldrb	r3, [r7, #23]
}
 800ce00:	4618      	mov	r0, r3
 800ce02:	3718      	adds	r7, #24
 800ce04:	46bd      	mov	sp, r7
 800ce06:	bd80      	pop	{r7, pc}

0800ce08 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800ce08:	b580      	push	{r7, lr}
 800ce0a:	b084      	sub	sp, #16
 800ce0c:	af00      	add	r7, sp, #0
 800ce0e:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800ce10:	6878      	ldr	r0, [r7, #4]
 800ce12:	f7ff ff7b 	bl	800cd0c <f_sync>
 800ce16:	4603      	mov	r3, r0
 800ce18:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800ce1a:	7bfb      	ldrb	r3, [r7, #15]
 800ce1c:	2b00      	cmp	r3, #0
 800ce1e:	d118      	bne.n	800ce52 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800ce20:	687b      	ldr	r3, [r7, #4]
 800ce22:	f107 0208 	add.w	r2, r7, #8
 800ce26:	4611      	mov	r1, r2
 800ce28:	4618      	mov	r0, r3
 800ce2a:	f7ff fb97 	bl	800c55c <validate>
 800ce2e:	4603      	mov	r3, r0
 800ce30:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800ce32:	7bfb      	ldrb	r3, [r7, #15]
 800ce34:	2b00      	cmp	r3, #0
 800ce36:	d10c      	bne.n	800ce52 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800ce38:	687b      	ldr	r3, [r7, #4]
 800ce3a:	691b      	ldr	r3, [r3, #16]
 800ce3c:	4618      	mov	r0, r3
 800ce3e:	f7fe f879 	bl	800af34 <dec_lock>
 800ce42:	4603      	mov	r3, r0
 800ce44:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800ce46:	7bfb      	ldrb	r3, [r7, #15]
 800ce48:	2b00      	cmp	r3, #0
 800ce4a:	d102      	bne.n	800ce52 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800ce4c:	687b      	ldr	r3, [r7, #4]
 800ce4e:	2200      	movs	r2, #0
 800ce50:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800ce52:	7bfb      	ldrb	r3, [r7, #15]
}
 800ce54:	4618      	mov	r0, r3
 800ce56:	3710      	adds	r7, #16
 800ce58:	46bd      	mov	sp, r7
 800ce5a:	bd80      	pop	{r7, pc}

0800ce5c <f_mkdir>:
/*-----------------------------------------------------------------------*/

FRESULT f_mkdir (
	const TCHAR* path		/* Pointer to the directory path */
)
{
 800ce5c:	b580      	push	{r7, lr}
 800ce5e:	b096      	sub	sp, #88	@ 0x58
 800ce60:	af00      	add	r7, sp, #0
 800ce62:	6078      	str	r0, [r7, #4]
	DWORD dsc, dcl, pcl, tm;
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &fs, FA_WRITE);
 800ce64:	f107 0108 	add.w	r1, r7, #8
 800ce68:	1d3b      	adds	r3, r7, #4
 800ce6a:	2202      	movs	r2, #2
 800ce6c:	4618      	mov	r0, r3
 800ce6e:	f7ff f8f5 	bl	800c05c <find_volume>
 800ce72:	4603      	mov	r3, r0
 800ce74:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	dj.obj.fs = fs;
 800ce78:	68bb      	ldr	r3, [r7, #8]
 800ce7a:	60fb      	str	r3, [r7, #12]
	if (res == FR_OK) {
 800ce7c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800ce80:	2b00      	cmp	r3, #0
 800ce82:	f040 80f2 	bne.w	800d06a <f_mkdir+0x20e>
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);			/* Follow the file path */
 800ce86:	687a      	ldr	r2, [r7, #4]
 800ce88:	f107 030c 	add.w	r3, r7, #12
 800ce8c:	4611      	mov	r1, r2
 800ce8e:	4618      	mov	r0, r3
 800ce90:	f7fe ffd4 	bl	800be3c <follow_path>
 800ce94:	4603      	mov	r3, r0
 800ce96:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (res == FR_OK) res = FR_EXIST;		/* Any object with same name is already existing */
 800ce9a:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800ce9e:	2b00      	cmp	r3, #0
 800cea0:	d102      	bne.n	800cea8 <f_mkdir+0x4c>
 800cea2:	2308      	movs	r3, #8
 800cea4:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (_FS_RPATH && res == FR_NO_FILE && (dj.fn[NSFLAG] & NS_DOT)) {
			res = FR_INVALID_NAME;
		}
		if (res == FR_NO_FILE) {				/* Can create a new directory */
 800cea8:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800ceac:	2b04      	cmp	r3, #4
 800ceae:	f040 80dc 	bne.w	800d06a <f_mkdir+0x20e>
			dcl = create_chain(&dj.obj, 0);		/* Allocate a cluster for the new directory table */
 800ceb2:	f107 030c 	add.w	r3, r7, #12
 800ceb6:	2100      	movs	r1, #0
 800ceb8:	4618      	mov	r0, r3
 800ceba:	f7fe fbee 	bl	800b69a <create_chain>
 800cebe:	6478      	str	r0, [r7, #68]	@ 0x44
			dj.obj.objsize = (DWORD)fs->csize * SS(fs);
 800cec0:	68bb      	ldr	r3, [r7, #8]
 800cec2:	895b      	ldrh	r3, [r3, #10]
 800cec4:	461a      	mov	r2, r3
 800cec6:	68bb      	ldr	r3, [r7, #8]
 800cec8:	899b      	ldrh	r3, [r3, #12]
 800ceca:	fb02 f303 	mul.w	r3, r2, r3
 800cece:	61bb      	str	r3, [r7, #24]
			res = FR_OK;
 800ced0:	2300      	movs	r3, #0
 800ced2:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			if (dcl == 0) res = FR_DENIED;		/* No space to allocate a new cluster */
 800ced6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ced8:	2b00      	cmp	r3, #0
 800ceda:	d102      	bne.n	800cee2 <f_mkdir+0x86>
 800cedc:	2307      	movs	r3, #7
 800cede:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			if (dcl == 1) res = FR_INT_ERR;
 800cee2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cee4:	2b01      	cmp	r3, #1
 800cee6:	d102      	bne.n	800ceee <f_mkdir+0x92>
 800cee8:	2302      	movs	r3, #2
 800ceea:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			if (dcl == 0xFFFFFFFF) res = FR_DISK_ERR;
 800ceee:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cef0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cef4:	d102      	bne.n	800cefc <f_mkdir+0xa0>
 800cef6:	2301      	movs	r3, #1
 800cef8:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			if (res == FR_OK) res = sync_window(fs);	/* Flush FAT */
 800cefc:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800cf00:	2b00      	cmp	r3, #0
 800cf02:	d106      	bne.n	800cf12 <f_mkdir+0xb6>
 800cf04:	68bb      	ldr	r3, [r7, #8]
 800cf06:	4618      	mov	r0, r3
 800cf08:	f7fe f874 	bl	800aff4 <sync_window>
 800cf0c:	4603      	mov	r3, r0
 800cf0e:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			tm = GET_FATTIME();
 800cf12:	f7fd fb2f 	bl	800a574 <get_fattime>
 800cf16:	6438      	str	r0, [r7, #64]	@ 0x40
			if (res == FR_OK) {					/* Initialize the new directory table */
 800cf18:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800cf1c:	2b00      	cmp	r3, #0
 800cf1e:	d16c      	bne.n	800cffa <f_mkdir+0x19e>
				dsc = clust2sect(fs, dcl);
 800cf20:	68bb      	ldr	r3, [r7, #8]
 800cf22:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800cf24:	4618      	mov	r0, r3
 800cf26:	f7fe f947 	bl	800b1b8 <clust2sect>
 800cf2a:	64f8      	str	r0, [r7, #76]	@ 0x4c
				dir = fs->win;
 800cf2c:	68bb      	ldr	r3, [r7, #8]
 800cf2e:	3334      	adds	r3, #52	@ 0x34
 800cf30:	63fb      	str	r3, [r7, #60]	@ 0x3c
				mem_set(dir, 0, SS(fs));
 800cf32:	68bb      	ldr	r3, [r7, #8]
 800cf34:	899b      	ldrh	r3, [r3, #12]
 800cf36:	461a      	mov	r2, r3
 800cf38:	2100      	movs	r1, #0
 800cf3a:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800cf3c:	f7fd fe91 	bl	800ac62 <mem_set>
				if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
					mem_set(dir + DIR_Name, ' ', 11);	/* Create "." entry */
 800cf40:	220b      	movs	r2, #11
 800cf42:	2120      	movs	r1, #32
 800cf44:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800cf46:	f7fd fe8c 	bl	800ac62 <mem_set>
					dir[DIR_Name] = '.';
 800cf4a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cf4c:	222e      	movs	r2, #46	@ 0x2e
 800cf4e:	701a      	strb	r2, [r3, #0]
					dir[DIR_Attr] = AM_DIR;
 800cf50:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cf52:	330b      	adds	r3, #11
 800cf54:	2210      	movs	r2, #16
 800cf56:	701a      	strb	r2, [r3, #0]
					st_dword(dir + DIR_ModTime, tm);
 800cf58:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cf5a:	3316      	adds	r3, #22
 800cf5c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800cf5e:	4618      	mov	r0, r3
 800cf60:	f7fd fe32 	bl	800abc8 <st_dword>
					st_clust(fs, dir, dcl);
 800cf64:	68bb      	ldr	r3, [r7, #8]
 800cf66:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800cf68:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800cf6a:	4618      	mov	r0, r3
 800cf6c:	f7fe fe2a 	bl	800bbc4 <st_clust>
					mem_cpy(dir + SZDIRE, dir, SZDIRE); 	/* Create ".." entry */
 800cf70:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cf72:	3320      	adds	r3, #32
 800cf74:	2220      	movs	r2, #32
 800cf76:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800cf78:	4618      	mov	r0, r3
 800cf7a:	f7fd fe51 	bl	800ac20 <mem_cpy>
					dir[SZDIRE + 1] = '.'; pcl = dj.obj.sclust;
 800cf7e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cf80:	3321      	adds	r3, #33	@ 0x21
 800cf82:	222e      	movs	r2, #46	@ 0x2e
 800cf84:	701a      	strb	r2, [r3, #0]
 800cf86:	697b      	ldr	r3, [r7, #20]
 800cf88:	64bb      	str	r3, [r7, #72]	@ 0x48
					if (fs->fs_type == FS_FAT32 && pcl == fs->dirbase) pcl = 0;
 800cf8a:	68bb      	ldr	r3, [r7, #8]
 800cf8c:	781b      	ldrb	r3, [r3, #0]
 800cf8e:	2b03      	cmp	r3, #3
 800cf90:	d106      	bne.n	800cfa0 <f_mkdir+0x144>
 800cf92:	68bb      	ldr	r3, [r7, #8]
 800cf94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cf96:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800cf98:	429a      	cmp	r2, r3
 800cf9a:	d101      	bne.n	800cfa0 <f_mkdir+0x144>
 800cf9c:	2300      	movs	r3, #0
 800cf9e:	64bb      	str	r3, [r7, #72]	@ 0x48
					st_clust(fs, dir + SZDIRE, pcl);
 800cfa0:	68b8      	ldr	r0, [r7, #8]
 800cfa2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cfa4:	3320      	adds	r3, #32
 800cfa6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800cfa8:	4619      	mov	r1, r3
 800cfaa:	f7fe fe0b 	bl	800bbc4 <st_clust>
				}
				for (n = fs->csize; n; n--) {	/* Write dot entries and clear following sectors */
 800cfae:	68bb      	ldr	r3, [r7, #8]
 800cfb0:	895b      	ldrh	r3, [r3, #10]
 800cfb2:	653b      	str	r3, [r7, #80]	@ 0x50
 800cfb4:	e01c      	b.n	800cff0 <f_mkdir+0x194>
					fs->winsect = dsc++;
 800cfb6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cfb8:	1c5a      	adds	r2, r3, #1
 800cfba:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800cfbc:	68ba      	ldr	r2, [r7, #8]
 800cfbe:	6313      	str	r3, [r2, #48]	@ 0x30
					fs->wflag = 1;
 800cfc0:	68bb      	ldr	r3, [r7, #8]
 800cfc2:	2201      	movs	r2, #1
 800cfc4:	70da      	strb	r2, [r3, #3]
					res = sync_window(fs);
 800cfc6:	68bb      	ldr	r3, [r7, #8]
 800cfc8:	4618      	mov	r0, r3
 800cfca:	f7fe f813 	bl	800aff4 <sync_window>
 800cfce:	4603      	mov	r3, r0
 800cfd0:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
					if (res != FR_OK) break;
 800cfd4:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800cfd8:	2b00      	cmp	r3, #0
 800cfda:	d10d      	bne.n	800cff8 <f_mkdir+0x19c>
					mem_set(dir, 0, SS(fs));
 800cfdc:	68bb      	ldr	r3, [r7, #8]
 800cfde:	899b      	ldrh	r3, [r3, #12]
 800cfe0:	461a      	mov	r2, r3
 800cfe2:	2100      	movs	r1, #0
 800cfe4:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800cfe6:	f7fd fe3c 	bl	800ac62 <mem_set>
				for (n = fs->csize; n; n--) {	/* Write dot entries and clear following sectors */
 800cfea:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cfec:	3b01      	subs	r3, #1
 800cfee:	653b      	str	r3, [r7, #80]	@ 0x50
 800cff0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cff2:	2b00      	cmp	r3, #0
 800cff4:	d1df      	bne.n	800cfb6 <f_mkdir+0x15a>
 800cff6:	e000      	b.n	800cffa <f_mkdir+0x19e>
					if (res != FR_OK) break;
 800cff8:	bf00      	nop
				}
			}
			if (res == FR_OK) {
 800cffa:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800cffe:	2b00      	cmp	r3, #0
 800d000:	d107      	bne.n	800d012 <f_mkdir+0x1b6>
				res = dir_register(&dj);	/* Register the object to the directoy */
 800d002:	f107 030c 	add.w	r3, r7, #12
 800d006:	4618      	mov	r0, r3
 800d008:	f7fe fe51 	bl	800bcae <dir_register>
 800d00c:	4603      	mov	r3, r0
 800d00e:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			}
			if (res == FR_OK) {
 800d012:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800d016:	2b00      	cmp	r3, #0
 800d018:	d120      	bne.n	800d05c <f_mkdir+0x200>
					fs->dirbuf[XDIR_Attr] = AM_DIR;				/* Attribute */
					res = store_xdir(&dj);
				} else
#endif
				{
					dir = dj.dir;
 800d01a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d01c:	63fb      	str	r3, [r7, #60]	@ 0x3c
					st_dword(dir + DIR_ModTime, tm);	/* Created time */
 800d01e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d020:	3316      	adds	r3, #22
 800d022:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800d024:	4618      	mov	r0, r3
 800d026:	f7fd fdcf 	bl	800abc8 <st_dword>
					st_clust(fs, dir, dcl);				/* Table start cluster */
 800d02a:	68bb      	ldr	r3, [r7, #8]
 800d02c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d02e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800d030:	4618      	mov	r0, r3
 800d032:	f7fe fdc7 	bl	800bbc4 <st_clust>
					dir[DIR_Attr] = AM_DIR;				/* Attribute */
 800d036:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d038:	330b      	adds	r3, #11
 800d03a:	2210      	movs	r2, #16
 800d03c:	701a      	strb	r2, [r3, #0]
					fs->wflag = 1;
 800d03e:	68bb      	ldr	r3, [r7, #8]
 800d040:	2201      	movs	r2, #1
 800d042:	70da      	strb	r2, [r3, #3]
				}
				if (res == FR_OK) {
 800d044:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800d048:	2b00      	cmp	r3, #0
 800d04a:	d10e      	bne.n	800d06a <f_mkdir+0x20e>
					res = sync_fs(fs);
 800d04c:	68bb      	ldr	r3, [r7, #8]
 800d04e:	4618      	mov	r0, r3
 800d050:	f7fe f842 	bl	800b0d8 <sync_fs>
 800d054:	4603      	mov	r3, r0
 800d056:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
 800d05a:	e006      	b.n	800d06a <f_mkdir+0x20e>
				}
			} else {
				remove_chain(&dj.obj, dcl, 0);		/* Could not register, remove cluster chain */
 800d05c:	f107 030c 	add.w	r3, r7, #12
 800d060:	2200      	movs	r2, #0
 800d062:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800d064:	4618      	mov	r0, r3
 800d066:	f7fe fab3 	bl	800b5d0 <remove_chain>
			}
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(fs, res);
 800d06a:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
}
 800d06e:	4618      	mov	r0, r3
 800d070:	3758      	adds	r7, #88	@ 0x58
 800d072:	46bd      	mov	sp, r7
 800d074:	bd80      	pop	{r7, pc}
	...

0800d078 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800d078:	b480      	push	{r7}
 800d07a:	b087      	sub	sp, #28
 800d07c:	af00      	add	r7, sp, #0
 800d07e:	60f8      	str	r0, [r7, #12]
 800d080:	60b9      	str	r1, [r7, #8]
 800d082:	4613      	mov	r3, r2
 800d084:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800d086:	2301      	movs	r3, #1
 800d088:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800d08a:	2300      	movs	r3, #0
 800d08c:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800d08e:	4b1f      	ldr	r3, [pc, #124]	@ (800d10c <FATFS_LinkDriverEx+0x94>)
 800d090:	7a5b      	ldrb	r3, [r3, #9]
 800d092:	b2db      	uxtb	r3, r3
 800d094:	2b00      	cmp	r3, #0
 800d096:	d131      	bne.n	800d0fc <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800d098:	4b1c      	ldr	r3, [pc, #112]	@ (800d10c <FATFS_LinkDriverEx+0x94>)
 800d09a:	7a5b      	ldrb	r3, [r3, #9]
 800d09c:	b2db      	uxtb	r3, r3
 800d09e:	461a      	mov	r2, r3
 800d0a0:	4b1a      	ldr	r3, [pc, #104]	@ (800d10c <FATFS_LinkDriverEx+0x94>)
 800d0a2:	2100      	movs	r1, #0
 800d0a4:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800d0a6:	4b19      	ldr	r3, [pc, #100]	@ (800d10c <FATFS_LinkDriverEx+0x94>)
 800d0a8:	7a5b      	ldrb	r3, [r3, #9]
 800d0aa:	b2db      	uxtb	r3, r3
 800d0ac:	4a17      	ldr	r2, [pc, #92]	@ (800d10c <FATFS_LinkDriverEx+0x94>)
 800d0ae:	009b      	lsls	r3, r3, #2
 800d0b0:	4413      	add	r3, r2
 800d0b2:	68fa      	ldr	r2, [r7, #12]
 800d0b4:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800d0b6:	4b15      	ldr	r3, [pc, #84]	@ (800d10c <FATFS_LinkDriverEx+0x94>)
 800d0b8:	7a5b      	ldrb	r3, [r3, #9]
 800d0ba:	b2db      	uxtb	r3, r3
 800d0bc:	461a      	mov	r2, r3
 800d0be:	4b13      	ldr	r3, [pc, #76]	@ (800d10c <FATFS_LinkDriverEx+0x94>)
 800d0c0:	4413      	add	r3, r2
 800d0c2:	79fa      	ldrb	r2, [r7, #7]
 800d0c4:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800d0c6:	4b11      	ldr	r3, [pc, #68]	@ (800d10c <FATFS_LinkDriverEx+0x94>)
 800d0c8:	7a5b      	ldrb	r3, [r3, #9]
 800d0ca:	b2db      	uxtb	r3, r3
 800d0cc:	1c5a      	adds	r2, r3, #1
 800d0ce:	b2d1      	uxtb	r1, r2
 800d0d0:	4a0e      	ldr	r2, [pc, #56]	@ (800d10c <FATFS_LinkDriverEx+0x94>)
 800d0d2:	7251      	strb	r1, [r2, #9]
 800d0d4:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800d0d6:	7dbb      	ldrb	r3, [r7, #22]
 800d0d8:	3330      	adds	r3, #48	@ 0x30
 800d0da:	b2da      	uxtb	r2, r3
 800d0dc:	68bb      	ldr	r3, [r7, #8]
 800d0de:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800d0e0:	68bb      	ldr	r3, [r7, #8]
 800d0e2:	3301      	adds	r3, #1
 800d0e4:	223a      	movs	r2, #58	@ 0x3a
 800d0e6:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800d0e8:	68bb      	ldr	r3, [r7, #8]
 800d0ea:	3302      	adds	r3, #2
 800d0ec:	222f      	movs	r2, #47	@ 0x2f
 800d0ee:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800d0f0:	68bb      	ldr	r3, [r7, #8]
 800d0f2:	3303      	adds	r3, #3
 800d0f4:	2200      	movs	r2, #0
 800d0f6:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800d0f8:	2300      	movs	r3, #0
 800d0fa:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800d0fc:	7dfb      	ldrb	r3, [r7, #23]
}
 800d0fe:	4618      	mov	r0, r3
 800d100:	371c      	adds	r7, #28
 800d102:	46bd      	mov	sp, r7
 800d104:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d108:	4770      	bx	lr
 800d10a:	bf00      	nop
 800d10c:	20002b4c 	.word	0x20002b4c

0800d110 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800d110:	b580      	push	{r7, lr}
 800d112:	b082      	sub	sp, #8
 800d114:	af00      	add	r7, sp, #0
 800d116:	6078      	str	r0, [r7, #4]
 800d118:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800d11a:	2200      	movs	r2, #0
 800d11c:	6839      	ldr	r1, [r7, #0]
 800d11e:	6878      	ldr	r0, [r7, #4]
 800d120:	f7ff ffaa 	bl	800d078 <FATFS_LinkDriverEx>
 800d124:	4603      	mov	r3, r0
}
 800d126:	4618      	mov	r0, r3
 800d128:	3708      	adds	r7, #8
 800d12a:	46bd      	mov	sp, r7
 800d12c:	bd80      	pop	{r7, pc}

0800d12e <__cvt>:
 800d12e:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d132:	ec57 6b10 	vmov	r6, r7, d0
 800d136:	2f00      	cmp	r7, #0
 800d138:	460c      	mov	r4, r1
 800d13a:	4619      	mov	r1, r3
 800d13c:	463b      	mov	r3, r7
 800d13e:	bfbb      	ittet	lt
 800d140:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800d144:	461f      	movlt	r7, r3
 800d146:	2300      	movge	r3, #0
 800d148:	232d      	movlt	r3, #45	@ 0x2d
 800d14a:	700b      	strb	r3, [r1, #0]
 800d14c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d14e:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800d152:	4691      	mov	r9, r2
 800d154:	f023 0820 	bic.w	r8, r3, #32
 800d158:	bfbc      	itt	lt
 800d15a:	4632      	movlt	r2, r6
 800d15c:	4616      	movlt	r6, r2
 800d15e:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800d162:	d005      	beq.n	800d170 <__cvt+0x42>
 800d164:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800d168:	d100      	bne.n	800d16c <__cvt+0x3e>
 800d16a:	3401      	adds	r4, #1
 800d16c:	2102      	movs	r1, #2
 800d16e:	e000      	b.n	800d172 <__cvt+0x44>
 800d170:	2103      	movs	r1, #3
 800d172:	ab03      	add	r3, sp, #12
 800d174:	9301      	str	r3, [sp, #4]
 800d176:	ab02      	add	r3, sp, #8
 800d178:	9300      	str	r3, [sp, #0]
 800d17a:	ec47 6b10 	vmov	d0, r6, r7
 800d17e:	4653      	mov	r3, sl
 800d180:	4622      	mov	r2, r4
 800d182:	f001 f8b1 	bl	800e2e8 <_dtoa_r>
 800d186:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800d18a:	4605      	mov	r5, r0
 800d18c:	d119      	bne.n	800d1c2 <__cvt+0x94>
 800d18e:	f019 0f01 	tst.w	r9, #1
 800d192:	d00e      	beq.n	800d1b2 <__cvt+0x84>
 800d194:	eb00 0904 	add.w	r9, r0, r4
 800d198:	2200      	movs	r2, #0
 800d19a:	2300      	movs	r3, #0
 800d19c:	4630      	mov	r0, r6
 800d19e:	4639      	mov	r1, r7
 800d1a0:	f7f3 fc9a 	bl	8000ad8 <__aeabi_dcmpeq>
 800d1a4:	b108      	cbz	r0, 800d1aa <__cvt+0x7c>
 800d1a6:	f8cd 900c 	str.w	r9, [sp, #12]
 800d1aa:	2230      	movs	r2, #48	@ 0x30
 800d1ac:	9b03      	ldr	r3, [sp, #12]
 800d1ae:	454b      	cmp	r3, r9
 800d1b0:	d31e      	bcc.n	800d1f0 <__cvt+0xc2>
 800d1b2:	9b03      	ldr	r3, [sp, #12]
 800d1b4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d1b6:	1b5b      	subs	r3, r3, r5
 800d1b8:	4628      	mov	r0, r5
 800d1ba:	6013      	str	r3, [r2, #0]
 800d1bc:	b004      	add	sp, #16
 800d1be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d1c2:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800d1c6:	eb00 0904 	add.w	r9, r0, r4
 800d1ca:	d1e5      	bne.n	800d198 <__cvt+0x6a>
 800d1cc:	7803      	ldrb	r3, [r0, #0]
 800d1ce:	2b30      	cmp	r3, #48	@ 0x30
 800d1d0:	d10a      	bne.n	800d1e8 <__cvt+0xba>
 800d1d2:	2200      	movs	r2, #0
 800d1d4:	2300      	movs	r3, #0
 800d1d6:	4630      	mov	r0, r6
 800d1d8:	4639      	mov	r1, r7
 800d1da:	f7f3 fc7d 	bl	8000ad8 <__aeabi_dcmpeq>
 800d1de:	b918      	cbnz	r0, 800d1e8 <__cvt+0xba>
 800d1e0:	f1c4 0401 	rsb	r4, r4, #1
 800d1e4:	f8ca 4000 	str.w	r4, [sl]
 800d1e8:	f8da 3000 	ldr.w	r3, [sl]
 800d1ec:	4499      	add	r9, r3
 800d1ee:	e7d3      	b.n	800d198 <__cvt+0x6a>
 800d1f0:	1c59      	adds	r1, r3, #1
 800d1f2:	9103      	str	r1, [sp, #12]
 800d1f4:	701a      	strb	r2, [r3, #0]
 800d1f6:	e7d9      	b.n	800d1ac <__cvt+0x7e>

0800d1f8 <__exponent>:
 800d1f8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d1fa:	2900      	cmp	r1, #0
 800d1fc:	bfba      	itte	lt
 800d1fe:	4249      	neglt	r1, r1
 800d200:	232d      	movlt	r3, #45	@ 0x2d
 800d202:	232b      	movge	r3, #43	@ 0x2b
 800d204:	2909      	cmp	r1, #9
 800d206:	7002      	strb	r2, [r0, #0]
 800d208:	7043      	strb	r3, [r0, #1]
 800d20a:	dd29      	ble.n	800d260 <__exponent+0x68>
 800d20c:	f10d 0307 	add.w	r3, sp, #7
 800d210:	461d      	mov	r5, r3
 800d212:	270a      	movs	r7, #10
 800d214:	461a      	mov	r2, r3
 800d216:	fbb1 f6f7 	udiv	r6, r1, r7
 800d21a:	fb07 1416 	mls	r4, r7, r6, r1
 800d21e:	3430      	adds	r4, #48	@ 0x30
 800d220:	f802 4c01 	strb.w	r4, [r2, #-1]
 800d224:	460c      	mov	r4, r1
 800d226:	2c63      	cmp	r4, #99	@ 0x63
 800d228:	f103 33ff 	add.w	r3, r3, #4294967295
 800d22c:	4631      	mov	r1, r6
 800d22e:	dcf1      	bgt.n	800d214 <__exponent+0x1c>
 800d230:	3130      	adds	r1, #48	@ 0x30
 800d232:	1e94      	subs	r4, r2, #2
 800d234:	f803 1c01 	strb.w	r1, [r3, #-1]
 800d238:	1c41      	adds	r1, r0, #1
 800d23a:	4623      	mov	r3, r4
 800d23c:	42ab      	cmp	r3, r5
 800d23e:	d30a      	bcc.n	800d256 <__exponent+0x5e>
 800d240:	f10d 0309 	add.w	r3, sp, #9
 800d244:	1a9b      	subs	r3, r3, r2
 800d246:	42ac      	cmp	r4, r5
 800d248:	bf88      	it	hi
 800d24a:	2300      	movhi	r3, #0
 800d24c:	3302      	adds	r3, #2
 800d24e:	4403      	add	r3, r0
 800d250:	1a18      	subs	r0, r3, r0
 800d252:	b003      	add	sp, #12
 800d254:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d256:	f813 6b01 	ldrb.w	r6, [r3], #1
 800d25a:	f801 6f01 	strb.w	r6, [r1, #1]!
 800d25e:	e7ed      	b.n	800d23c <__exponent+0x44>
 800d260:	2330      	movs	r3, #48	@ 0x30
 800d262:	3130      	adds	r1, #48	@ 0x30
 800d264:	7083      	strb	r3, [r0, #2]
 800d266:	70c1      	strb	r1, [r0, #3]
 800d268:	1d03      	adds	r3, r0, #4
 800d26a:	e7f1      	b.n	800d250 <__exponent+0x58>

0800d26c <_printf_float>:
 800d26c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d270:	b08d      	sub	sp, #52	@ 0x34
 800d272:	460c      	mov	r4, r1
 800d274:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800d278:	4616      	mov	r6, r2
 800d27a:	461f      	mov	r7, r3
 800d27c:	4605      	mov	r5, r0
 800d27e:	f000 ff2d 	bl	800e0dc <_localeconv_r>
 800d282:	6803      	ldr	r3, [r0, #0]
 800d284:	9304      	str	r3, [sp, #16]
 800d286:	4618      	mov	r0, r3
 800d288:	f7f2 fffa 	bl	8000280 <strlen>
 800d28c:	2300      	movs	r3, #0
 800d28e:	930a      	str	r3, [sp, #40]	@ 0x28
 800d290:	f8d8 3000 	ldr.w	r3, [r8]
 800d294:	9005      	str	r0, [sp, #20]
 800d296:	3307      	adds	r3, #7
 800d298:	f023 0307 	bic.w	r3, r3, #7
 800d29c:	f103 0208 	add.w	r2, r3, #8
 800d2a0:	f894 a018 	ldrb.w	sl, [r4, #24]
 800d2a4:	f8d4 b000 	ldr.w	fp, [r4]
 800d2a8:	f8c8 2000 	str.w	r2, [r8]
 800d2ac:	e9d3 8900 	ldrd	r8, r9, [r3]
 800d2b0:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800d2b4:	9307      	str	r3, [sp, #28]
 800d2b6:	f8cd 8018 	str.w	r8, [sp, #24]
 800d2ba:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800d2be:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d2c2:	4b9c      	ldr	r3, [pc, #624]	@ (800d534 <_printf_float+0x2c8>)
 800d2c4:	f04f 32ff 	mov.w	r2, #4294967295
 800d2c8:	f7f3 fc38 	bl	8000b3c <__aeabi_dcmpun>
 800d2cc:	bb70      	cbnz	r0, 800d32c <_printf_float+0xc0>
 800d2ce:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d2d2:	4b98      	ldr	r3, [pc, #608]	@ (800d534 <_printf_float+0x2c8>)
 800d2d4:	f04f 32ff 	mov.w	r2, #4294967295
 800d2d8:	f7f3 fc12 	bl	8000b00 <__aeabi_dcmple>
 800d2dc:	bb30      	cbnz	r0, 800d32c <_printf_float+0xc0>
 800d2de:	2200      	movs	r2, #0
 800d2e0:	2300      	movs	r3, #0
 800d2e2:	4640      	mov	r0, r8
 800d2e4:	4649      	mov	r1, r9
 800d2e6:	f7f3 fc01 	bl	8000aec <__aeabi_dcmplt>
 800d2ea:	b110      	cbz	r0, 800d2f2 <_printf_float+0x86>
 800d2ec:	232d      	movs	r3, #45	@ 0x2d
 800d2ee:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d2f2:	4a91      	ldr	r2, [pc, #580]	@ (800d538 <_printf_float+0x2cc>)
 800d2f4:	4b91      	ldr	r3, [pc, #580]	@ (800d53c <_printf_float+0x2d0>)
 800d2f6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800d2fa:	bf94      	ite	ls
 800d2fc:	4690      	movls	r8, r2
 800d2fe:	4698      	movhi	r8, r3
 800d300:	2303      	movs	r3, #3
 800d302:	6123      	str	r3, [r4, #16]
 800d304:	f02b 0304 	bic.w	r3, fp, #4
 800d308:	6023      	str	r3, [r4, #0]
 800d30a:	f04f 0900 	mov.w	r9, #0
 800d30e:	9700      	str	r7, [sp, #0]
 800d310:	4633      	mov	r3, r6
 800d312:	aa0b      	add	r2, sp, #44	@ 0x2c
 800d314:	4621      	mov	r1, r4
 800d316:	4628      	mov	r0, r5
 800d318:	f000 f9d2 	bl	800d6c0 <_printf_common>
 800d31c:	3001      	adds	r0, #1
 800d31e:	f040 808d 	bne.w	800d43c <_printf_float+0x1d0>
 800d322:	f04f 30ff 	mov.w	r0, #4294967295
 800d326:	b00d      	add	sp, #52	@ 0x34
 800d328:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d32c:	4642      	mov	r2, r8
 800d32e:	464b      	mov	r3, r9
 800d330:	4640      	mov	r0, r8
 800d332:	4649      	mov	r1, r9
 800d334:	f7f3 fc02 	bl	8000b3c <__aeabi_dcmpun>
 800d338:	b140      	cbz	r0, 800d34c <_printf_float+0xe0>
 800d33a:	464b      	mov	r3, r9
 800d33c:	2b00      	cmp	r3, #0
 800d33e:	bfbc      	itt	lt
 800d340:	232d      	movlt	r3, #45	@ 0x2d
 800d342:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800d346:	4a7e      	ldr	r2, [pc, #504]	@ (800d540 <_printf_float+0x2d4>)
 800d348:	4b7e      	ldr	r3, [pc, #504]	@ (800d544 <_printf_float+0x2d8>)
 800d34a:	e7d4      	b.n	800d2f6 <_printf_float+0x8a>
 800d34c:	6863      	ldr	r3, [r4, #4]
 800d34e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800d352:	9206      	str	r2, [sp, #24]
 800d354:	1c5a      	adds	r2, r3, #1
 800d356:	d13b      	bne.n	800d3d0 <_printf_float+0x164>
 800d358:	2306      	movs	r3, #6
 800d35a:	6063      	str	r3, [r4, #4]
 800d35c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800d360:	2300      	movs	r3, #0
 800d362:	6022      	str	r2, [r4, #0]
 800d364:	9303      	str	r3, [sp, #12]
 800d366:	ab0a      	add	r3, sp, #40	@ 0x28
 800d368:	e9cd a301 	strd	sl, r3, [sp, #4]
 800d36c:	ab09      	add	r3, sp, #36	@ 0x24
 800d36e:	9300      	str	r3, [sp, #0]
 800d370:	6861      	ldr	r1, [r4, #4]
 800d372:	ec49 8b10 	vmov	d0, r8, r9
 800d376:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800d37a:	4628      	mov	r0, r5
 800d37c:	f7ff fed7 	bl	800d12e <__cvt>
 800d380:	9b06      	ldr	r3, [sp, #24]
 800d382:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800d384:	2b47      	cmp	r3, #71	@ 0x47
 800d386:	4680      	mov	r8, r0
 800d388:	d129      	bne.n	800d3de <_printf_float+0x172>
 800d38a:	1cc8      	adds	r0, r1, #3
 800d38c:	db02      	blt.n	800d394 <_printf_float+0x128>
 800d38e:	6863      	ldr	r3, [r4, #4]
 800d390:	4299      	cmp	r1, r3
 800d392:	dd41      	ble.n	800d418 <_printf_float+0x1ac>
 800d394:	f1aa 0a02 	sub.w	sl, sl, #2
 800d398:	fa5f fa8a 	uxtb.w	sl, sl
 800d39c:	3901      	subs	r1, #1
 800d39e:	4652      	mov	r2, sl
 800d3a0:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800d3a4:	9109      	str	r1, [sp, #36]	@ 0x24
 800d3a6:	f7ff ff27 	bl	800d1f8 <__exponent>
 800d3aa:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800d3ac:	1813      	adds	r3, r2, r0
 800d3ae:	2a01      	cmp	r2, #1
 800d3b0:	4681      	mov	r9, r0
 800d3b2:	6123      	str	r3, [r4, #16]
 800d3b4:	dc02      	bgt.n	800d3bc <_printf_float+0x150>
 800d3b6:	6822      	ldr	r2, [r4, #0]
 800d3b8:	07d2      	lsls	r2, r2, #31
 800d3ba:	d501      	bpl.n	800d3c0 <_printf_float+0x154>
 800d3bc:	3301      	adds	r3, #1
 800d3be:	6123      	str	r3, [r4, #16]
 800d3c0:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800d3c4:	2b00      	cmp	r3, #0
 800d3c6:	d0a2      	beq.n	800d30e <_printf_float+0xa2>
 800d3c8:	232d      	movs	r3, #45	@ 0x2d
 800d3ca:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d3ce:	e79e      	b.n	800d30e <_printf_float+0xa2>
 800d3d0:	9a06      	ldr	r2, [sp, #24]
 800d3d2:	2a47      	cmp	r2, #71	@ 0x47
 800d3d4:	d1c2      	bne.n	800d35c <_printf_float+0xf0>
 800d3d6:	2b00      	cmp	r3, #0
 800d3d8:	d1c0      	bne.n	800d35c <_printf_float+0xf0>
 800d3da:	2301      	movs	r3, #1
 800d3dc:	e7bd      	b.n	800d35a <_printf_float+0xee>
 800d3de:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800d3e2:	d9db      	bls.n	800d39c <_printf_float+0x130>
 800d3e4:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800d3e8:	d118      	bne.n	800d41c <_printf_float+0x1b0>
 800d3ea:	2900      	cmp	r1, #0
 800d3ec:	6863      	ldr	r3, [r4, #4]
 800d3ee:	dd0b      	ble.n	800d408 <_printf_float+0x19c>
 800d3f0:	6121      	str	r1, [r4, #16]
 800d3f2:	b913      	cbnz	r3, 800d3fa <_printf_float+0x18e>
 800d3f4:	6822      	ldr	r2, [r4, #0]
 800d3f6:	07d0      	lsls	r0, r2, #31
 800d3f8:	d502      	bpl.n	800d400 <_printf_float+0x194>
 800d3fa:	3301      	adds	r3, #1
 800d3fc:	440b      	add	r3, r1
 800d3fe:	6123      	str	r3, [r4, #16]
 800d400:	65a1      	str	r1, [r4, #88]	@ 0x58
 800d402:	f04f 0900 	mov.w	r9, #0
 800d406:	e7db      	b.n	800d3c0 <_printf_float+0x154>
 800d408:	b913      	cbnz	r3, 800d410 <_printf_float+0x1a4>
 800d40a:	6822      	ldr	r2, [r4, #0]
 800d40c:	07d2      	lsls	r2, r2, #31
 800d40e:	d501      	bpl.n	800d414 <_printf_float+0x1a8>
 800d410:	3302      	adds	r3, #2
 800d412:	e7f4      	b.n	800d3fe <_printf_float+0x192>
 800d414:	2301      	movs	r3, #1
 800d416:	e7f2      	b.n	800d3fe <_printf_float+0x192>
 800d418:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800d41c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d41e:	4299      	cmp	r1, r3
 800d420:	db05      	blt.n	800d42e <_printf_float+0x1c2>
 800d422:	6823      	ldr	r3, [r4, #0]
 800d424:	6121      	str	r1, [r4, #16]
 800d426:	07d8      	lsls	r0, r3, #31
 800d428:	d5ea      	bpl.n	800d400 <_printf_float+0x194>
 800d42a:	1c4b      	adds	r3, r1, #1
 800d42c:	e7e7      	b.n	800d3fe <_printf_float+0x192>
 800d42e:	2900      	cmp	r1, #0
 800d430:	bfd4      	ite	le
 800d432:	f1c1 0202 	rsble	r2, r1, #2
 800d436:	2201      	movgt	r2, #1
 800d438:	4413      	add	r3, r2
 800d43a:	e7e0      	b.n	800d3fe <_printf_float+0x192>
 800d43c:	6823      	ldr	r3, [r4, #0]
 800d43e:	055a      	lsls	r2, r3, #21
 800d440:	d407      	bmi.n	800d452 <_printf_float+0x1e6>
 800d442:	6923      	ldr	r3, [r4, #16]
 800d444:	4642      	mov	r2, r8
 800d446:	4631      	mov	r1, r6
 800d448:	4628      	mov	r0, r5
 800d44a:	47b8      	blx	r7
 800d44c:	3001      	adds	r0, #1
 800d44e:	d12b      	bne.n	800d4a8 <_printf_float+0x23c>
 800d450:	e767      	b.n	800d322 <_printf_float+0xb6>
 800d452:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800d456:	f240 80dd 	bls.w	800d614 <_printf_float+0x3a8>
 800d45a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800d45e:	2200      	movs	r2, #0
 800d460:	2300      	movs	r3, #0
 800d462:	f7f3 fb39 	bl	8000ad8 <__aeabi_dcmpeq>
 800d466:	2800      	cmp	r0, #0
 800d468:	d033      	beq.n	800d4d2 <_printf_float+0x266>
 800d46a:	4a37      	ldr	r2, [pc, #220]	@ (800d548 <_printf_float+0x2dc>)
 800d46c:	2301      	movs	r3, #1
 800d46e:	4631      	mov	r1, r6
 800d470:	4628      	mov	r0, r5
 800d472:	47b8      	blx	r7
 800d474:	3001      	adds	r0, #1
 800d476:	f43f af54 	beq.w	800d322 <_printf_float+0xb6>
 800d47a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800d47e:	4543      	cmp	r3, r8
 800d480:	db02      	blt.n	800d488 <_printf_float+0x21c>
 800d482:	6823      	ldr	r3, [r4, #0]
 800d484:	07d8      	lsls	r0, r3, #31
 800d486:	d50f      	bpl.n	800d4a8 <_printf_float+0x23c>
 800d488:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d48c:	4631      	mov	r1, r6
 800d48e:	4628      	mov	r0, r5
 800d490:	47b8      	blx	r7
 800d492:	3001      	adds	r0, #1
 800d494:	f43f af45 	beq.w	800d322 <_printf_float+0xb6>
 800d498:	f04f 0900 	mov.w	r9, #0
 800d49c:	f108 38ff 	add.w	r8, r8, #4294967295
 800d4a0:	f104 0a1a 	add.w	sl, r4, #26
 800d4a4:	45c8      	cmp	r8, r9
 800d4a6:	dc09      	bgt.n	800d4bc <_printf_float+0x250>
 800d4a8:	6823      	ldr	r3, [r4, #0]
 800d4aa:	079b      	lsls	r3, r3, #30
 800d4ac:	f100 8103 	bmi.w	800d6b6 <_printf_float+0x44a>
 800d4b0:	68e0      	ldr	r0, [r4, #12]
 800d4b2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d4b4:	4298      	cmp	r0, r3
 800d4b6:	bfb8      	it	lt
 800d4b8:	4618      	movlt	r0, r3
 800d4ba:	e734      	b.n	800d326 <_printf_float+0xba>
 800d4bc:	2301      	movs	r3, #1
 800d4be:	4652      	mov	r2, sl
 800d4c0:	4631      	mov	r1, r6
 800d4c2:	4628      	mov	r0, r5
 800d4c4:	47b8      	blx	r7
 800d4c6:	3001      	adds	r0, #1
 800d4c8:	f43f af2b 	beq.w	800d322 <_printf_float+0xb6>
 800d4cc:	f109 0901 	add.w	r9, r9, #1
 800d4d0:	e7e8      	b.n	800d4a4 <_printf_float+0x238>
 800d4d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d4d4:	2b00      	cmp	r3, #0
 800d4d6:	dc39      	bgt.n	800d54c <_printf_float+0x2e0>
 800d4d8:	4a1b      	ldr	r2, [pc, #108]	@ (800d548 <_printf_float+0x2dc>)
 800d4da:	2301      	movs	r3, #1
 800d4dc:	4631      	mov	r1, r6
 800d4de:	4628      	mov	r0, r5
 800d4e0:	47b8      	blx	r7
 800d4e2:	3001      	adds	r0, #1
 800d4e4:	f43f af1d 	beq.w	800d322 <_printf_float+0xb6>
 800d4e8:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800d4ec:	ea59 0303 	orrs.w	r3, r9, r3
 800d4f0:	d102      	bne.n	800d4f8 <_printf_float+0x28c>
 800d4f2:	6823      	ldr	r3, [r4, #0]
 800d4f4:	07d9      	lsls	r1, r3, #31
 800d4f6:	d5d7      	bpl.n	800d4a8 <_printf_float+0x23c>
 800d4f8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d4fc:	4631      	mov	r1, r6
 800d4fe:	4628      	mov	r0, r5
 800d500:	47b8      	blx	r7
 800d502:	3001      	adds	r0, #1
 800d504:	f43f af0d 	beq.w	800d322 <_printf_float+0xb6>
 800d508:	f04f 0a00 	mov.w	sl, #0
 800d50c:	f104 0b1a 	add.w	fp, r4, #26
 800d510:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d512:	425b      	negs	r3, r3
 800d514:	4553      	cmp	r3, sl
 800d516:	dc01      	bgt.n	800d51c <_printf_float+0x2b0>
 800d518:	464b      	mov	r3, r9
 800d51a:	e793      	b.n	800d444 <_printf_float+0x1d8>
 800d51c:	2301      	movs	r3, #1
 800d51e:	465a      	mov	r2, fp
 800d520:	4631      	mov	r1, r6
 800d522:	4628      	mov	r0, r5
 800d524:	47b8      	blx	r7
 800d526:	3001      	adds	r0, #1
 800d528:	f43f aefb 	beq.w	800d322 <_printf_float+0xb6>
 800d52c:	f10a 0a01 	add.w	sl, sl, #1
 800d530:	e7ee      	b.n	800d510 <_printf_float+0x2a4>
 800d532:	bf00      	nop
 800d534:	7fefffff 	.word	0x7fefffff
 800d538:	08013230 	.word	0x08013230
 800d53c:	08013234 	.word	0x08013234
 800d540:	08013238 	.word	0x08013238
 800d544:	0801323c 	.word	0x0801323c
 800d548:	080135d0 	.word	0x080135d0
 800d54c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800d54e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800d552:	4553      	cmp	r3, sl
 800d554:	bfa8      	it	ge
 800d556:	4653      	movge	r3, sl
 800d558:	2b00      	cmp	r3, #0
 800d55a:	4699      	mov	r9, r3
 800d55c:	dc36      	bgt.n	800d5cc <_printf_float+0x360>
 800d55e:	f04f 0b00 	mov.w	fp, #0
 800d562:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800d566:	f104 021a 	add.w	r2, r4, #26
 800d56a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800d56c:	9306      	str	r3, [sp, #24]
 800d56e:	eba3 0309 	sub.w	r3, r3, r9
 800d572:	455b      	cmp	r3, fp
 800d574:	dc31      	bgt.n	800d5da <_printf_float+0x36e>
 800d576:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d578:	459a      	cmp	sl, r3
 800d57a:	dc3a      	bgt.n	800d5f2 <_printf_float+0x386>
 800d57c:	6823      	ldr	r3, [r4, #0]
 800d57e:	07da      	lsls	r2, r3, #31
 800d580:	d437      	bmi.n	800d5f2 <_printf_float+0x386>
 800d582:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d584:	ebaa 0903 	sub.w	r9, sl, r3
 800d588:	9b06      	ldr	r3, [sp, #24]
 800d58a:	ebaa 0303 	sub.w	r3, sl, r3
 800d58e:	4599      	cmp	r9, r3
 800d590:	bfa8      	it	ge
 800d592:	4699      	movge	r9, r3
 800d594:	f1b9 0f00 	cmp.w	r9, #0
 800d598:	dc33      	bgt.n	800d602 <_printf_float+0x396>
 800d59a:	f04f 0800 	mov.w	r8, #0
 800d59e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800d5a2:	f104 0b1a 	add.w	fp, r4, #26
 800d5a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d5a8:	ebaa 0303 	sub.w	r3, sl, r3
 800d5ac:	eba3 0309 	sub.w	r3, r3, r9
 800d5b0:	4543      	cmp	r3, r8
 800d5b2:	f77f af79 	ble.w	800d4a8 <_printf_float+0x23c>
 800d5b6:	2301      	movs	r3, #1
 800d5b8:	465a      	mov	r2, fp
 800d5ba:	4631      	mov	r1, r6
 800d5bc:	4628      	mov	r0, r5
 800d5be:	47b8      	blx	r7
 800d5c0:	3001      	adds	r0, #1
 800d5c2:	f43f aeae 	beq.w	800d322 <_printf_float+0xb6>
 800d5c6:	f108 0801 	add.w	r8, r8, #1
 800d5ca:	e7ec      	b.n	800d5a6 <_printf_float+0x33a>
 800d5cc:	4642      	mov	r2, r8
 800d5ce:	4631      	mov	r1, r6
 800d5d0:	4628      	mov	r0, r5
 800d5d2:	47b8      	blx	r7
 800d5d4:	3001      	adds	r0, #1
 800d5d6:	d1c2      	bne.n	800d55e <_printf_float+0x2f2>
 800d5d8:	e6a3      	b.n	800d322 <_printf_float+0xb6>
 800d5da:	2301      	movs	r3, #1
 800d5dc:	4631      	mov	r1, r6
 800d5de:	4628      	mov	r0, r5
 800d5e0:	9206      	str	r2, [sp, #24]
 800d5e2:	47b8      	blx	r7
 800d5e4:	3001      	adds	r0, #1
 800d5e6:	f43f ae9c 	beq.w	800d322 <_printf_float+0xb6>
 800d5ea:	9a06      	ldr	r2, [sp, #24]
 800d5ec:	f10b 0b01 	add.w	fp, fp, #1
 800d5f0:	e7bb      	b.n	800d56a <_printf_float+0x2fe>
 800d5f2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d5f6:	4631      	mov	r1, r6
 800d5f8:	4628      	mov	r0, r5
 800d5fa:	47b8      	blx	r7
 800d5fc:	3001      	adds	r0, #1
 800d5fe:	d1c0      	bne.n	800d582 <_printf_float+0x316>
 800d600:	e68f      	b.n	800d322 <_printf_float+0xb6>
 800d602:	9a06      	ldr	r2, [sp, #24]
 800d604:	464b      	mov	r3, r9
 800d606:	4442      	add	r2, r8
 800d608:	4631      	mov	r1, r6
 800d60a:	4628      	mov	r0, r5
 800d60c:	47b8      	blx	r7
 800d60e:	3001      	adds	r0, #1
 800d610:	d1c3      	bne.n	800d59a <_printf_float+0x32e>
 800d612:	e686      	b.n	800d322 <_printf_float+0xb6>
 800d614:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800d618:	f1ba 0f01 	cmp.w	sl, #1
 800d61c:	dc01      	bgt.n	800d622 <_printf_float+0x3b6>
 800d61e:	07db      	lsls	r3, r3, #31
 800d620:	d536      	bpl.n	800d690 <_printf_float+0x424>
 800d622:	2301      	movs	r3, #1
 800d624:	4642      	mov	r2, r8
 800d626:	4631      	mov	r1, r6
 800d628:	4628      	mov	r0, r5
 800d62a:	47b8      	blx	r7
 800d62c:	3001      	adds	r0, #1
 800d62e:	f43f ae78 	beq.w	800d322 <_printf_float+0xb6>
 800d632:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d636:	4631      	mov	r1, r6
 800d638:	4628      	mov	r0, r5
 800d63a:	47b8      	blx	r7
 800d63c:	3001      	adds	r0, #1
 800d63e:	f43f ae70 	beq.w	800d322 <_printf_float+0xb6>
 800d642:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800d646:	2200      	movs	r2, #0
 800d648:	2300      	movs	r3, #0
 800d64a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d64e:	f7f3 fa43 	bl	8000ad8 <__aeabi_dcmpeq>
 800d652:	b9c0      	cbnz	r0, 800d686 <_printf_float+0x41a>
 800d654:	4653      	mov	r3, sl
 800d656:	f108 0201 	add.w	r2, r8, #1
 800d65a:	4631      	mov	r1, r6
 800d65c:	4628      	mov	r0, r5
 800d65e:	47b8      	blx	r7
 800d660:	3001      	adds	r0, #1
 800d662:	d10c      	bne.n	800d67e <_printf_float+0x412>
 800d664:	e65d      	b.n	800d322 <_printf_float+0xb6>
 800d666:	2301      	movs	r3, #1
 800d668:	465a      	mov	r2, fp
 800d66a:	4631      	mov	r1, r6
 800d66c:	4628      	mov	r0, r5
 800d66e:	47b8      	blx	r7
 800d670:	3001      	adds	r0, #1
 800d672:	f43f ae56 	beq.w	800d322 <_printf_float+0xb6>
 800d676:	f108 0801 	add.w	r8, r8, #1
 800d67a:	45d0      	cmp	r8, sl
 800d67c:	dbf3      	blt.n	800d666 <_printf_float+0x3fa>
 800d67e:	464b      	mov	r3, r9
 800d680:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800d684:	e6df      	b.n	800d446 <_printf_float+0x1da>
 800d686:	f04f 0800 	mov.w	r8, #0
 800d68a:	f104 0b1a 	add.w	fp, r4, #26
 800d68e:	e7f4      	b.n	800d67a <_printf_float+0x40e>
 800d690:	2301      	movs	r3, #1
 800d692:	4642      	mov	r2, r8
 800d694:	e7e1      	b.n	800d65a <_printf_float+0x3ee>
 800d696:	2301      	movs	r3, #1
 800d698:	464a      	mov	r2, r9
 800d69a:	4631      	mov	r1, r6
 800d69c:	4628      	mov	r0, r5
 800d69e:	47b8      	blx	r7
 800d6a0:	3001      	adds	r0, #1
 800d6a2:	f43f ae3e 	beq.w	800d322 <_printf_float+0xb6>
 800d6a6:	f108 0801 	add.w	r8, r8, #1
 800d6aa:	68e3      	ldr	r3, [r4, #12]
 800d6ac:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800d6ae:	1a5b      	subs	r3, r3, r1
 800d6b0:	4543      	cmp	r3, r8
 800d6b2:	dcf0      	bgt.n	800d696 <_printf_float+0x42a>
 800d6b4:	e6fc      	b.n	800d4b0 <_printf_float+0x244>
 800d6b6:	f04f 0800 	mov.w	r8, #0
 800d6ba:	f104 0919 	add.w	r9, r4, #25
 800d6be:	e7f4      	b.n	800d6aa <_printf_float+0x43e>

0800d6c0 <_printf_common>:
 800d6c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d6c4:	4616      	mov	r6, r2
 800d6c6:	4698      	mov	r8, r3
 800d6c8:	688a      	ldr	r2, [r1, #8]
 800d6ca:	690b      	ldr	r3, [r1, #16]
 800d6cc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800d6d0:	4293      	cmp	r3, r2
 800d6d2:	bfb8      	it	lt
 800d6d4:	4613      	movlt	r3, r2
 800d6d6:	6033      	str	r3, [r6, #0]
 800d6d8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800d6dc:	4607      	mov	r7, r0
 800d6de:	460c      	mov	r4, r1
 800d6e0:	b10a      	cbz	r2, 800d6e6 <_printf_common+0x26>
 800d6e2:	3301      	adds	r3, #1
 800d6e4:	6033      	str	r3, [r6, #0]
 800d6e6:	6823      	ldr	r3, [r4, #0]
 800d6e8:	0699      	lsls	r1, r3, #26
 800d6ea:	bf42      	ittt	mi
 800d6ec:	6833      	ldrmi	r3, [r6, #0]
 800d6ee:	3302      	addmi	r3, #2
 800d6f0:	6033      	strmi	r3, [r6, #0]
 800d6f2:	6825      	ldr	r5, [r4, #0]
 800d6f4:	f015 0506 	ands.w	r5, r5, #6
 800d6f8:	d106      	bne.n	800d708 <_printf_common+0x48>
 800d6fa:	f104 0a19 	add.w	sl, r4, #25
 800d6fe:	68e3      	ldr	r3, [r4, #12]
 800d700:	6832      	ldr	r2, [r6, #0]
 800d702:	1a9b      	subs	r3, r3, r2
 800d704:	42ab      	cmp	r3, r5
 800d706:	dc26      	bgt.n	800d756 <_printf_common+0x96>
 800d708:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800d70c:	6822      	ldr	r2, [r4, #0]
 800d70e:	3b00      	subs	r3, #0
 800d710:	bf18      	it	ne
 800d712:	2301      	movne	r3, #1
 800d714:	0692      	lsls	r2, r2, #26
 800d716:	d42b      	bmi.n	800d770 <_printf_common+0xb0>
 800d718:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800d71c:	4641      	mov	r1, r8
 800d71e:	4638      	mov	r0, r7
 800d720:	47c8      	blx	r9
 800d722:	3001      	adds	r0, #1
 800d724:	d01e      	beq.n	800d764 <_printf_common+0xa4>
 800d726:	6823      	ldr	r3, [r4, #0]
 800d728:	6922      	ldr	r2, [r4, #16]
 800d72a:	f003 0306 	and.w	r3, r3, #6
 800d72e:	2b04      	cmp	r3, #4
 800d730:	bf02      	ittt	eq
 800d732:	68e5      	ldreq	r5, [r4, #12]
 800d734:	6833      	ldreq	r3, [r6, #0]
 800d736:	1aed      	subeq	r5, r5, r3
 800d738:	68a3      	ldr	r3, [r4, #8]
 800d73a:	bf0c      	ite	eq
 800d73c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800d740:	2500      	movne	r5, #0
 800d742:	4293      	cmp	r3, r2
 800d744:	bfc4      	itt	gt
 800d746:	1a9b      	subgt	r3, r3, r2
 800d748:	18ed      	addgt	r5, r5, r3
 800d74a:	2600      	movs	r6, #0
 800d74c:	341a      	adds	r4, #26
 800d74e:	42b5      	cmp	r5, r6
 800d750:	d11a      	bne.n	800d788 <_printf_common+0xc8>
 800d752:	2000      	movs	r0, #0
 800d754:	e008      	b.n	800d768 <_printf_common+0xa8>
 800d756:	2301      	movs	r3, #1
 800d758:	4652      	mov	r2, sl
 800d75a:	4641      	mov	r1, r8
 800d75c:	4638      	mov	r0, r7
 800d75e:	47c8      	blx	r9
 800d760:	3001      	adds	r0, #1
 800d762:	d103      	bne.n	800d76c <_printf_common+0xac>
 800d764:	f04f 30ff 	mov.w	r0, #4294967295
 800d768:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d76c:	3501      	adds	r5, #1
 800d76e:	e7c6      	b.n	800d6fe <_printf_common+0x3e>
 800d770:	18e1      	adds	r1, r4, r3
 800d772:	1c5a      	adds	r2, r3, #1
 800d774:	2030      	movs	r0, #48	@ 0x30
 800d776:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800d77a:	4422      	add	r2, r4
 800d77c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800d780:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800d784:	3302      	adds	r3, #2
 800d786:	e7c7      	b.n	800d718 <_printf_common+0x58>
 800d788:	2301      	movs	r3, #1
 800d78a:	4622      	mov	r2, r4
 800d78c:	4641      	mov	r1, r8
 800d78e:	4638      	mov	r0, r7
 800d790:	47c8      	blx	r9
 800d792:	3001      	adds	r0, #1
 800d794:	d0e6      	beq.n	800d764 <_printf_common+0xa4>
 800d796:	3601      	adds	r6, #1
 800d798:	e7d9      	b.n	800d74e <_printf_common+0x8e>
	...

0800d79c <_printf_i>:
 800d79c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d7a0:	7e0f      	ldrb	r7, [r1, #24]
 800d7a2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800d7a4:	2f78      	cmp	r7, #120	@ 0x78
 800d7a6:	4691      	mov	r9, r2
 800d7a8:	4680      	mov	r8, r0
 800d7aa:	460c      	mov	r4, r1
 800d7ac:	469a      	mov	sl, r3
 800d7ae:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800d7b2:	d807      	bhi.n	800d7c4 <_printf_i+0x28>
 800d7b4:	2f62      	cmp	r7, #98	@ 0x62
 800d7b6:	d80a      	bhi.n	800d7ce <_printf_i+0x32>
 800d7b8:	2f00      	cmp	r7, #0
 800d7ba:	f000 80d2 	beq.w	800d962 <_printf_i+0x1c6>
 800d7be:	2f58      	cmp	r7, #88	@ 0x58
 800d7c0:	f000 80b9 	beq.w	800d936 <_printf_i+0x19a>
 800d7c4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800d7c8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800d7cc:	e03a      	b.n	800d844 <_printf_i+0xa8>
 800d7ce:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800d7d2:	2b15      	cmp	r3, #21
 800d7d4:	d8f6      	bhi.n	800d7c4 <_printf_i+0x28>
 800d7d6:	a101      	add	r1, pc, #4	@ (adr r1, 800d7dc <_printf_i+0x40>)
 800d7d8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800d7dc:	0800d835 	.word	0x0800d835
 800d7e0:	0800d849 	.word	0x0800d849
 800d7e4:	0800d7c5 	.word	0x0800d7c5
 800d7e8:	0800d7c5 	.word	0x0800d7c5
 800d7ec:	0800d7c5 	.word	0x0800d7c5
 800d7f0:	0800d7c5 	.word	0x0800d7c5
 800d7f4:	0800d849 	.word	0x0800d849
 800d7f8:	0800d7c5 	.word	0x0800d7c5
 800d7fc:	0800d7c5 	.word	0x0800d7c5
 800d800:	0800d7c5 	.word	0x0800d7c5
 800d804:	0800d7c5 	.word	0x0800d7c5
 800d808:	0800d949 	.word	0x0800d949
 800d80c:	0800d873 	.word	0x0800d873
 800d810:	0800d903 	.word	0x0800d903
 800d814:	0800d7c5 	.word	0x0800d7c5
 800d818:	0800d7c5 	.word	0x0800d7c5
 800d81c:	0800d96b 	.word	0x0800d96b
 800d820:	0800d7c5 	.word	0x0800d7c5
 800d824:	0800d873 	.word	0x0800d873
 800d828:	0800d7c5 	.word	0x0800d7c5
 800d82c:	0800d7c5 	.word	0x0800d7c5
 800d830:	0800d90b 	.word	0x0800d90b
 800d834:	6833      	ldr	r3, [r6, #0]
 800d836:	1d1a      	adds	r2, r3, #4
 800d838:	681b      	ldr	r3, [r3, #0]
 800d83a:	6032      	str	r2, [r6, #0]
 800d83c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800d840:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800d844:	2301      	movs	r3, #1
 800d846:	e09d      	b.n	800d984 <_printf_i+0x1e8>
 800d848:	6833      	ldr	r3, [r6, #0]
 800d84a:	6820      	ldr	r0, [r4, #0]
 800d84c:	1d19      	adds	r1, r3, #4
 800d84e:	6031      	str	r1, [r6, #0]
 800d850:	0606      	lsls	r6, r0, #24
 800d852:	d501      	bpl.n	800d858 <_printf_i+0xbc>
 800d854:	681d      	ldr	r5, [r3, #0]
 800d856:	e003      	b.n	800d860 <_printf_i+0xc4>
 800d858:	0645      	lsls	r5, r0, #25
 800d85a:	d5fb      	bpl.n	800d854 <_printf_i+0xb8>
 800d85c:	f9b3 5000 	ldrsh.w	r5, [r3]
 800d860:	2d00      	cmp	r5, #0
 800d862:	da03      	bge.n	800d86c <_printf_i+0xd0>
 800d864:	232d      	movs	r3, #45	@ 0x2d
 800d866:	426d      	negs	r5, r5
 800d868:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d86c:	4859      	ldr	r0, [pc, #356]	@ (800d9d4 <_printf_i+0x238>)
 800d86e:	230a      	movs	r3, #10
 800d870:	e011      	b.n	800d896 <_printf_i+0xfa>
 800d872:	6821      	ldr	r1, [r4, #0]
 800d874:	6833      	ldr	r3, [r6, #0]
 800d876:	0608      	lsls	r0, r1, #24
 800d878:	f853 5b04 	ldr.w	r5, [r3], #4
 800d87c:	d402      	bmi.n	800d884 <_printf_i+0xe8>
 800d87e:	0649      	lsls	r1, r1, #25
 800d880:	bf48      	it	mi
 800d882:	b2ad      	uxthmi	r5, r5
 800d884:	2f6f      	cmp	r7, #111	@ 0x6f
 800d886:	4853      	ldr	r0, [pc, #332]	@ (800d9d4 <_printf_i+0x238>)
 800d888:	6033      	str	r3, [r6, #0]
 800d88a:	bf14      	ite	ne
 800d88c:	230a      	movne	r3, #10
 800d88e:	2308      	moveq	r3, #8
 800d890:	2100      	movs	r1, #0
 800d892:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800d896:	6866      	ldr	r6, [r4, #4]
 800d898:	60a6      	str	r6, [r4, #8]
 800d89a:	2e00      	cmp	r6, #0
 800d89c:	bfa2      	ittt	ge
 800d89e:	6821      	ldrge	r1, [r4, #0]
 800d8a0:	f021 0104 	bicge.w	r1, r1, #4
 800d8a4:	6021      	strge	r1, [r4, #0]
 800d8a6:	b90d      	cbnz	r5, 800d8ac <_printf_i+0x110>
 800d8a8:	2e00      	cmp	r6, #0
 800d8aa:	d04b      	beq.n	800d944 <_printf_i+0x1a8>
 800d8ac:	4616      	mov	r6, r2
 800d8ae:	fbb5 f1f3 	udiv	r1, r5, r3
 800d8b2:	fb03 5711 	mls	r7, r3, r1, r5
 800d8b6:	5dc7      	ldrb	r7, [r0, r7]
 800d8b8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800d8bc:	462f      	mov	r7, r5
 800d8be:	42bb      	cmp	r3, r7
 800d8c0:	460d      	mov	r5, r1
 800d8c2:	d9f4      	bls.n	800d8ae <_printf_i+0x112>
 800d8c4:	2b08      	cmp	r3, #8
 800d8c6:	d10b      	bne.n	800d8e0 <_printf_i+0x144>
 800d8c8:	6823      	ldr	r3, [r4, #0]
 800d8ca:	07df      	lsls	r7, r3, #31
 800d8cc:	d508      	bpl.n	800d8e0 <_printf_i+0x144>
 800d8ce:	6923      	ldr	r3, [r4, #16]
 800d8d0:	6861      	ldr	r1, [r4, #4]
 800d8d2:	4299      	cmp	r1, r3
 800d8d4:	bfde      	ittt	le
 800d8d6:	2330      	movle	r3, #48	@ 0x30
 800d8d8:	f806 3c01 	strble.w	r3, [r6, #-1]
 800d8dc:	f106 36ff 	addle.w	r6, r6, #4294967295
 800d8e0:	1b92      	subs	r2, r2, r6
 800d8e2:	6122      	str	r2, [r4, #16]
 800d8e4:	f8cd a000 	str.w	sl, [sp]
 800d8e8:	464b      	mov	r3, r9
 800d8ea:	aa03      	add	r2, sp, #12
 800d8ec:	4621      	mov	r1, r4
 800d8ee:	4640      	mov	r0, r8
 800d8f0:	f7ff fee6 	bl	800d6c0 <_printf_common>
 800d8f4:	3001      	adds	r0, #1
 800d8f6:	d14a      	bne.n	800d98e <_printf_i+0x1f2>
 800d8f8:	f04f 30ff 	mov.w	r0, #4294967295
 800d8fc:	b004      	add	sp, #16
 800d8fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d902:	6823      	ldr	r3, [r4, #0]
 800d904:	f043 0320 	orr.w	r3, r3, #32
 800d908:	6023      	str	r3, [r4, #0]
 800d90a:	4833      	ldr	r0, [pc, #204]	@ (800d9d8 <_printf_i+0x23c>)
 800d90c:	2778      	movs	r7, #120	@ 0x78
 800d90e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800d912:	6823      	ldr	r3, [r4, #0]
 800d914:	6831      	ldr	r1, [r6, #0]
 800d916:	061f      	lsls	r7, r3, #24
 800d918:	f851 5b04 	ldr.w	r5, [r1], #4
 800d91c:	d402      	bmi.n	800d924 <_printf_i+0x188>
 800d91e:	065f      	lsls	r7, r3, #25
 800d920:	bf48      	it	mi
 800d922:	b2ad      	uxthmi	r5, r5
 800d924:	6031      	str	r1, [r6, #0]
 800d926:	07d9      	lsls	r1, r3, #31
 800d928:	bf44      	itt	mi
 800d92a:	f043 0320 	orrmi.w	r3, r3, #32
 800d92e:	6023      	strmi	r3, [r4, #0]
 800d930:	b11d      	cbz	r5, 800d93a <_printf_i+0x19e>
 800d932:	2310      	movs	r3, #16
 800d934:	e7ac      	b.n	800d890 <_printf_i+0xf4>
 800d936:	4827      	ldr	r0, [pc, #156]	@ (800d9d4 <_printf_i+0x238>)
 800d938:	e7e9      	b.n	800d90e <_printf_i+0x172>
 800d93a:	6823      	ldr	r3, [r4, #0]
 800d93c:	f023 0320 	bic.w	r3, r3, #32
 800d940:	6023      	str	r3, [r4, #0]
 800d942:	e7f6      	b.n	800d932 <_printf_i+0x196>
 800d944:	4616      	mov	r6, r2
 800d946:	e7bd      	b.n	800d8c4 <_printf_i+0x128>
 800d948:	6833      	ldr	r3, [r6, #0]
 800d94a:	6825      	ldr	r5, [r4, #0]
 800d94c:	6961      	ldr	r1, [r4, #20]
 800d94e:	1d18      	adds	r0, r3, #4
 800d950:	6030      	str	r0, [r6, #0]
 800d952:	062e      	lsls	r6, r5, #24
 800d954:	681b      	ldr	r3, [r3, #0]
 800d956:	d501      	bpl.n	800d95c <_printf_i+0x1c0>
 800d958:	6019      	str	r1, [r3, #0]
 800d95a:	e002      	b.n	800d962 <_printf_i+0x1c6>
 800d95c:	0668      	lsls	r0, r5, #25
 800d95e:	d5fb      	bpl.n	800d958 <_printf_i+0x1bc>
 800d960:	8019      	strh	r1, [r3, #0]
 800d962:	2300      	movs	r3, #0
 800d964:	6123      	str	r3, [r4, #16]
 800d966:	4616      	mov	r6, r2
 800d968:	e7bc      	b.n	800d8e4 <_printf_i+0x148>
 800d96a:	6833      	ldr	r3, [r6, #0]
 800d96c:	1d1a      	adds	r2, r3, #4
 800d96e:	6032      	str	r2, [r6, #0]
 800d970:	681e      	ldr	r6, [r3, #0]
 800d972:	6862      	ldr	r2, [r4, #4]
 800d974:	2100      	movs	r1, #0
 800d976:	4630      	mov	r0, r6
 800d978:	f7f2 fc32 	bl	80001e0 <memchr>
 800d97c:	b108      	cbz	r0, 800d982 <_printf_i+0x1e6>
 800d97e:	1b80      	subs	r0, r0, r6
 800d980:	6060      	str	r0, [r4, #4]
 800d982:	6863      	ldr	r3, [r4, #4]
 800d984:	6123      	str	r3, [r4, #16]
 800d986:	2300      	movs	r3, #0
 800d988:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d98c:	e7aa      	b.n	800d8e4 <_printf_i+0x148>
 800d98e:	6923      	ldr	r3, [r4, #16]
 800d990:	4632      	mov	r2, r6
 800d992:	4649      	mov	r1, r9
 800d994:	4640      	mov	r0, r8
 800d996:	47d0      	blx	sl
 800d998:	3001      	adds	r0, #1
 800d99a:	d0ad      	beq.n	800d8f8 <_printf_i+0x15c>
 800d99c:	6823      	ldr	r3, [r4, #0]
 800d99e:	079b      	lsls	r3, r3, #30
 800d9a0:	d413      	bmi.n	800d9ca <_printf_i+0x22e>
 800d9a2:	68e0      	ldr	r0, [r4, #12]
 800d9a4:	9b03      	ldr	r3, [sp, #12]
 800d9a6:	4298      	cmp	r0, r3
 800d9a8:	bfb8      	it	lt
 800d9aa:	4618      	movlt	r0, r3
 800d9ac:	e7a6      	b.n	800d8fc <_printf_i+0x160>
 800d9ae:	2301      	movs	r3, #1
 800d9b0:	4632      	mov	r2, r6
 800d9b2:	4649      	mov	r1, r9
 800d9b4:	4640      	mov	r0, r8
 800d9b6:	47d0      	blx	sl
 800d9b8:	3001      	adds	r0, #1
 800d9ba:	d09d      	beq.n	800d8f8 <_printf_i+0x15c>
 800d9bc:	3501      	adds	r5, #1
 800d9be:	68e3      	ldr	r3, [r4, #12]
 800d9c0:	9903      	ldr	r1, [sp, #12]
 800d9c2:	1a5b      	subs	r3, r3, r1
 800d9c4:	42ab      	cmp	r3, r5
 800d9c6:	dcf2      	bgt.n	800d9ae <_printf_i+0x212>
 800d9c8:	e7eb      	b.n	800d9a2 <_printf_i+0x206>
 800d9ca:	2500      	movs	r5, #0
 800d9cc:	f104 0619 	add.w	r6, r4, #25
 800d9d0:	e7f5      	b.n	800d9be <_printf_i+0x222>
 800d9d2:	bf00      	nop
 800d9d4:	08013240 	.word	0x08013240
 800d9d8:	08013251 	.word	0x08013251

0800d9dc <_scanf_float>:
 800d9dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d9e0:	b087      	sub	sp, #28
 800d9e2:	4617      	mov	r7, r2
 800d9e4:	9303      	str	r3, [sp, #12]
 800d9e6:	688b      	ldr	r3, [r1, #8]
 800d9e8:	1e5a      	subs	r2, r3, #1
 800d9ea:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800d9ee:	bf81      	itttt	hi
 800d9f0:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800d9f4:	eb03 0b05 	addhi.w	fp, r3, r5
 800d9f8:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800d9fc:	608b      	strhi	r3, [r1, #8]
 800d9fe:	680b      	ldr	r3, [r1, #0]
 800da00:	460a      	mov	r2, r1
 800da02:	f04f 0500 	mov.w	r5, #0
 800da06:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800da0a:	f842 3b1c 	str.w	r3, [r2], #28
 800da0e:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800da12:	4680      	mov	r8, r0
 800da14:	460c      	mov	r4, r1
 800da16:	bf98      	it	ls
 800da18:	f04f 0b00 	movls.w	fp, #0
 800da1c:	9201      	str	r2, [sp, #4]
 800da1e:	4616      	mov	r6, r2
 800da20:	46aa      	mov	sl, r5
 800da22:	46a9      	mov	r9, r5
 800da24:	9502      	str	r5, [sp, #8]
 800da26:	68a2      	ldr	r2, [r4, #8]
 800da28:	b152      	cbz	r2, 800da40 <_scanf_float+0x64>
 800da2a:	683b      	ldr	r3, [r7, #0]
 800da2c:	781b      	ldrb	r3, [r3, #0]
 800da2e:	2b4e      	cmp	r3, #78	@ 0x4e
 800da30:	d864      	bhi.n	800dafc <_scanf_float+0x120>
 800da32:	2b40      	cmp	r3, #64	@ 0x40
 800da34:	d83c      	bhi.n	800dab0 <_scanf_float+0xd4>
 800da36:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800da3a:	b2c8      	uxtb	r0, r1
 800da3c:	280e      	cmp	r0, #14
 800da3e:	d93a      	bls.n	800dab6 <_scanf_float+0xda>
 800da40:	f1b9 0f00 	cmp.w	r9, #0
 800da44:	d003      	beq.n	800da4e <_scanf_float+0x72>
 800da46:	6823      	ldr	r3, [r4, #0]
 800da48:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800da4c:	6023      	str	r3, [r4, #0]
 800da4e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800da52:	f1ba 0f01 	cmp.w	sl, #1
 800da56:	f200 8117 	bhi.w	800dc88 <_scanf_float+0x2ac>
 800da5a:	9b01      	ldr	r3, [sp, #4]
 800da5c:	429e      	cmp	r6, r3
 800da5e:	f200 8108 	bhi.w	800dc72 <_scanf_float+0x296>
 800da62:	2001      	movs	r0, #1
 800da64:	b007      	add	sp, #28
 800da66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800da6a:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800da6e:	2a0d      	cmp	r2, #13
 800da70:	d8e6      	bhi.n	800da40 <_scanf_float+0x64>
 800da72:	a101      	add	r1, pc, #4	@ (adr r1, 800da78 <_scanf_float+0x9c>)
 800da74:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800da78:	0800dbbf 	.word	0x0800dbbf
 800da7c:	0800da41 	.word	0x0800da41
 800da80:	0800da41 	.word	0x0800da41
 800da84:	0800da41 	.word	0x0800da41
 800da88:	0800dc1f 	.word	0x0800dc1f
 800da8c:	0800dbf7 	.word	0x0800dbf7
 800da90:	0800da41 	.word	0x0800da41
 800da94:	0800da41 	.word	0x0800da41
 800da98:	0800dbcd 	.word	0x0800dbcd
 800da9c:	0800da41 	.word	0x0800da41
 800daa0:	0800da41 	.word	0x0800da41
 800daa4:	0800da41 	.word	0x0800da41
 800daa8:	0800da41 	.word	0x0800da41
 800daac:	0800db85 	.word	0x0800db85
 800dab0:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800dab4:	e7db      	b.n	800da6e <_scanf_float+0x92>
 800dab6:	290e      	cmp	r1, #14
 800dab8:	d8c2      	bhi.n	800da40 <_scanf_float+0x64>
 800daba:	a001      	add	r0, pc, #4	@ (adr r0, 800dac0 <_scanf_float+0xe4>)
 800dabc:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800dac0:	0800db75 	.word	0x0800db75
 800dac4:	0800da41 	.word	0x0800da41
 800dac8:	0800db75 	.word	0x0800db75
 800dacc:	0800dc0b 	.word	0x0800dc0b
 800dad0:	0800da41 	.word	0x0800da41
 800dad4:	0800db1d 	.word	0x0800db1d
 800dad8:	0800db5b 	.word	0x0800db5b
 800dadc:	0800db5b 	.word	0x0800db5b
 800dae0:	0800db5b 	.word	0x0800db5b
 800dae4:	0800db5b 	.word	0x0800db5b
 800dae8:	0800db5b 	.word	0x0800db5b
 800daec:	0800db5b 	.word	0x0800db5b
 800daf0:	0800db5b 	.word	0x0800db5b
 800daf4:	0800db5b 	.word	0x0800db5b
 800daf8:	0800db5b 	.word	0x0800db5b
 800dafc:	2b6e      	cmp	r3, #110	@ 0x6e
 800dafe:	d809      	bhi.n	800db14 <_scanf_float+0x138>
 800db00:	2b60      	cmp	r3, #96	@ 0x60
 800db02:	d8b2      	bhi.n	800da6a <_scanf_float+0x8e>
 800db04:	2b54      	cmp	r3, #84	@ 0x54
 800db06:	d07b      	beq.n	800dc00 <_scanf_float+0x224>
 800db08:	2b59      	cmp	r3, #89	@ 0x59
 800db0a:	d199      	bne.n	800da40 <_scanf_float+0x64>
 800db0c:	2d07      	cmp	r5, #7
 800db0e:	d197      	bne.n	800da40 <_scanf_float+0x64>
 800db10:	2508      	movs	r5, #8
 800db12:	e02c      	b.n	800db6e <_scanf_float+0x192>
 800db14:	2b74      	cmp	r3, #116	@ 0x74
 800db16:	d073      	beq.n	800dc00 <_scanf_float+0x224>
 800db18:	2b79      	cmp	r3, #121	@ 0x79
 800db1a:	e7f6      	b.n	800db0a <_scanf_float+0x12e>
 800db1c:	6821      	ldr	r1, [r4, #0]
 800db1e:	05c8      	lsls	r0, r1, #23
 800db20:	d51b      	bpl.n	800db5a <_scanf_float+0x17e>
 800db22:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800db26:	6021      	str	r1, [r4, #0]
 800db28:	f109 0901 	add.w	r9, r9, #1
 800db2c:	f1bb 0f00 	cmp.w	fp, #0
 800db30:	d003      	beq.n	800db3a <_scanf_float+0x15e>
 800db32:	3201      	adds	r2, #1
 800db34:	f10b 3bff 	add.w	fp, fp, #4294967295
 800db38:	60a2      	str	r2, [r4, #8]
 800db3a:	68a3      	ldr	r3, [r4, #8]
 800db3c:	3b01      	subs	r3, #1
 800db3e:	60a3      	str	r3, [r4, #8]
 800db40:	6923      	ldr	r3, [r4, #16]
 800db42:	3301      	adds	r3, #1
 800db44:	6123      	str	r3, [r4, #16]
 800db46:	687b      	ldr	r3, [r7, #4]
 800db48:	3b01      	subs	r3, #1
 800db4a:	2b00      	cmp	r3, #0
 800db4c:	607b      	str	r3, [r7, #4]
 800db4e:	f340 8087 	ble.w	800dc60 <_scanf_float+0x284>
 800db52:	683b      	ldr	r3, [r7, #0]
 800db54:	3301      	adds	r3, #1
 800db56:	603b      	str	r3, [r7, #0]
 800db58:	e765      	b.n	800da26 <_scanf_float+0x4a>
 800db5a:	eb1a 0105 	adds.w	r1, sl, r5
 800db5e:	f47f af6f 	bne.w	800da40 <_scanf_float+0x64>
 800db62:	6822      	ldr	r2, [r4, #0]
 800db64:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800db68:	6022      	str	r2, [r4, #0]
 800db6a:	460d      	mov	r5, r1
 800db6c:	468a      	mov	sl, r1
 800db6e:	f806 3b01 	strb.w	r3, [r6], #1
 800db72:	e7e2      	b.n	800db3a <_scanf_float+0x15e>
 800db74:	6822      	ldr	r2, [r4, #0]
 800db76:	0610      	lsls	r0, r2, #24
 800db78:	f57f af62 	bpl.w	800da40 <_scanf_float+0x64>
 800db7c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800db80:	6022      	str	r2, [r4, #0]
 800db82:	e7f4      	b.n	800db6e <_scanf_float+0x192>
 800db84:	f1ba 0f00 	cmp.w	sl, #0
 800db88:	d10e      	bne.n	800dba8 <_scanf_float+0x1cc>
 800db8a:	f1b9 0f00 	cmp.w	r9, #0
 800db8e:	d10e      	bne.n	800dbae <_scanf_float+0x1d2>
 800db90:	6822      	ldr	r2, [r4, #0]
 800db92:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800db96:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800db9a:	d108      	bne.n	800dbae <_scanf_float+0x1d2>
 800db9c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800dba0:	6022      	str	r2, [r4, #0]
 800dba2:	f04f 0a01 	mov.w	sl, #1
 800dba6:	e7e2      	b.n	800db6e <_scanf_float+0x192>
 800dba8:	f1ba 0f02 	cmp.w	sl, #2
 800dbac:	d055      	beq.n	800dc5a <_scanf_float+0x27e>
 800dbae:	2d01      	cmp	r5, #1
 800dbb0:	d002      	beq.n	800dbb8 <_scanf_float+0x1dc>
 800dbb2:	2d04      	cmp	r5, #4
 800dbb4:	f47f af44 	bne.w	800da40 <_scanf_float+0x64>
 800dbb8:	3501      	adds	r5, #1
 800dbba:	b2ed      	uxtb	r5, r5
 800dbbc:	e7d7      	b.n	800db6e <_scanf_float+0x192>
 800dbbe:	f1ba 0f01 	cmp.w	sl, #1
 800dbc2:	f47f af3d 	bne.w	800da40 <_scanf_float+0x64>
 800dbc6:	f04f 0a02 	mov.w	sl, #2
 800dbca:	e7d0      	b.n	800db6e <_scanf_float+0x192>
 800dbcc:	b97d      	cbnz	r5, 800dbee <_scanf_float+0x212>
 800dbce:	f1b9 0f00 	cmp.w	r9, #0
 800dbd2:	f47f af38 	bne.w	800da46 <_scanf_float+0x6a>
 800dbd6:	6822      	ldr	r2, [r4, #0]
 800dbd8:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800dbdc:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800dbe0:	f040 8108 	bne.w	800ddf4 <_scanf_float+0x418>
 800dbe4:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800dbe8:	6022      	str	r2, [r4, #0]
 800dbea:	2501      	movs	r5, #1
 800dbec:	e7bf      	b.n	800db6e <_scanf_float+0x192>
 800dbee:	2d03      	cmp	r5, #3
 800dbf0:	d0e2      	beq.n	800dbb8 <_scanf_float+0x1dc>
 800dbf2:	2d05      	cmp	r5, #5
 800dbf4:	e7de      	b.n	800dbb4 <_scanf_float+0x1d8>
 800dbf6:	2d02      	cmp	r5, #2
 800dbf8:	f47f af22 	bne.w	800da40 <_scanf_float+0x64>
 800dbfc:	2503      	movs	r5, #3
 800dbfe:	e7b6      	b.n	800db6e <_scanf_float+0x192>
 800dc00:	2d06      	cmp	r5, #6
 800dc02:	f47f af1d 	bne.w	800da40 <_scanf_float+0x64>
 800dc06:	2507      	movs	r5, #7
 800dc08:	e7b1      	b.n	800db6e <_scanf_float+0x192>
 800dc0a:	6822      	ldr	r2, [r4, #0]
 800dc0c:	0591      	lsls	r1, r2, #22
 800dc0e:	f57f af17 	bpl.w	800da40 <_scanf_float+0x64>
 800dc12:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800dc16:	6022      	str	r2, [r4, #0]
 800dc18:	f8cd 9008 	str.w	r9, [sp, #8]
 800dc1c:	e7a7      	b.n	800db6e <_scanf_float+0x192>
 800dc1e:	6822      	ldr	r2, [r4, #0]
 800dc20:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800dc24:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800dc28:	d006      	beq.n	800dc38 <_scanf_float+0x25c>
 800dc2a:	0550      	lsls	r0, r2, #21
 800dc2c:	f57f af08 	bpl.w	800da40 <_scanf_float+0x64>
 800dc30:	f1b9 0f00 	cmp.w	r9, #0
 800dc34:	f000 80de 	beq.w	800ddf4 <_scanf_float+0x418>
 800dc38:	0591      	lsls	r1, r2, #22
 800dc3a:	bf58      	it	pl
 800dc3c:	9902      	ldrpl	r1, [sp, #8]
 800dc3e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800dc42:	bf58      	it	pl
 800dc44:	eba9 0101 	subpl.w	r1, r9, r1
 800dc48:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800dc4c:	bf58      	it	pl
 800dc4e:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800dc52:	6022      	str	r2, [r4, #0]
 800dc54:	f04f 0900 	mov.w	r9, #0
 800dc58:	e789      	b.n	800db6e <_scanf_float+0x192>
 800dc5a:	f04f 0a03 	mov.w	sl, #3
 800dc5e:	e786      	b.n	800db6e <_scanf_float+0x192>
 800dc60:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800dc64:	4639      	mov	r1, r7
 800dc66:	4640      	mov	r0, r8
 800dc68:	4798      	blx	r3
 800dc6a:	2800      	cmp	r0, #0
 800dc6c:	f43f aedb 	beq.w	800da26 <_scanf_float+0x4a>
 800dc70:	e6e6      	b.n	800da40 <_scanf_float+0x64>
 800dc72:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800dc76:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800dc7a:	463a      	mov	r2, r7
 800dc7c:	4640      	mov	r0, r8
 800dc7e:	4798      	blx	r3
 800dc80:	6923      	ldr	r3, [r4, #16]
 800dc82:	3b01      	subs	r3, #1
 800dc84:	6123      	str	r3, [r4, #16]
 800dc86:	e6e8      	b.n	800da5a <_scanf_float+0x7e>
 800dc88:	1e6b      	subs	r3, r5, #1
 800dc8a:	2b06      	cmp	r3, #6
 800dc8c:	d824      	bhi.n	800dcd8 <_scanf_float+0x2fc>
 800dc8e:	2d02      	cmp	r5, #2
 800dc90:	d836      	bhi.n	800dd00 <_scanf_float+0x324>
 800dc92:	9b01      	ldr	r3, [sp, #4]
 800dc94:	429e      	cmp	r6, r3
 800dc96:	f67f aee4 	bls.w	800da62 <_scanf_float+0x86>
 800dc9a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800dc9e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800dca2:	463a      	mov	r2, r7
 800dca4:	4640      	mov	r0, r8
 800dca6:	4798      	blx	r3
 800dca8:	6923      	ldr	r3, [r4, #16]
 800dcaa:	3b01      	subs	r3, #1
 800dcac:	6123      	str	r3, [r4, #16]
 800dcae:	e7f0      	b.n	800dc92 <_scanf_float+0x2b6>
 800dcb0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800dcb4:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800dcb8:	463a      	mov	r2, r7
 800dcba:	4640      	mov	r0, r8
 800dcbc:	4798      	blx	r3
 800dcbe:	6923      	ldr	r3, [r4, #16]
 800dcc0:	3b01      	subs	r3, #1
 800dcc2:	6123      	str	r3, [r4, #16]
 800dcc4:	f10a 3aff 	add.w	sl, sl, #4294967295
 800dcc8:	fa5f fa8a 	uxtb.w	sl, sl
 800dccc:	f1ba 0f02 	cmp.w	sl, #2
 800dcd0:	d1ee      	bne.n	800dcb0 <_scanf_float+0x2d4>
 800dcd2:	3d03      	subs	r5, #3
 800dcd4:	b2ed      	uxtb	r5, r5
 800dcd6:	1b76      	subs	r6, r6, r5
 800dcd8:	6823      	ldr	r3, [r4, #0]
 800dcda:	05da      	lsls	r2, r3, #23
 800dcdc:	d530      	bpl.n	800dd40 <_scanf_float+0x364>
 800dcde:	055b      	lsls	r3, r3, #21
 800dce0:	d511      	bpl.n	800dd06 <_scanf_float+0x32a>
 800dce2:	9b01      	ldr	r3, [sp, #4]
 800dce4:	429e      	cmp	r6, r3
 800dce6:	f67f aebc 	bls.w	800da62 <_scanf_float+0x86>
 800dcea:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800dcee:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800dcf2:	463a      	mov	r2, r7
 800dcf4:	4640      	mov	r0, r8
 800dcf6:	4798      	blx	r3
 800dcf8:	6923      	ldr	r3, [r4, #16]
 800dcfa:	3b01      	subs	r3, #1
 800dcfc:	6123      	str	r3, [r4, #16]
 800dcfe:	e7f0      	b.n	800dce2 <_scanf_float+0x306>
 800dd00:	46aa      	mov	sl, r5
 800dd02:	46b3      	mov	fp, r6
 800dd04:	e7de      	b.n	800dcc4 <_scanf_float+0x2e8>
 800dd06:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800dd0a:	6923      	ldr	r3, [r4, #16]
 800dd0c:	2965      	cmp	r1, #101	@ 0x65
 800dd0e:	f103 33ff 	add.w	r3, r3, #4294967295
 800dd12:	f106 35ff 	add.w	r5, r6, #4294967295
 800dd16:	6123      	str	r3, [r4, #16]
 800dd18:	d00c      	beq.n	800dd34 <_scanf_float+0x358>
 800dd1a:	2945      	cmp	r1, #69	@ 0x45
 800dd1c:	d00a      	beq.n	800dd34 <_scanf_float+0x358>
 800dd1e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800dd22:	463a      	mov	r2, r7
 800dd24:	4640      	mov	r0, r8
 800dd26:	4798      	blx	r3
 800dd28:	6923      	ldr	r3, [r4, #16]
 800dd2a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800dd2e:	3b01      	subs	r3, #1
 800dd30:	1eb5      	subs	r5, r6, #2
 800dd32:	6123      	str	r3, [r4, #16]
 800dd34:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800dd38:	463a      	mov	r2, r7
 800dd3a:	4640      	mov	r0, r8
 800dd3c:	4798      	blx	r3
 800dd3e:	462e      	mov	r6, r5
 800dd40:	6822      	ldr	r2, [r4, #0]
 800dd42:	f012 0210 	ands.w	r2, r2, #16
 800dd46:	d001      	beq.n	800dd4c <_scanf_float+0x370>
 800dd48:	2000      	movs	r0, #0
 800dd4a:	e68b      	b.n	800da64 <_scanf_float+0x88>
 800dd4c:	7032      	strb	r2, [r6, #0]
 800dd4e:	6823      	ldr	r3, [r4, #0]
 800dd50:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800dd54:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800dd58:	d11c      	bne.n	800dd94 <_scanf_float+0x3b8>
 800dd5a:	9b02      	ldr	r3, [sp, #8]
 800dd5c:	454b      	cmp	r3, r9
 800dd5e:	eba3 0209 	sub.w	r2, r3, r9
 800dd62:	d123      	bne.n	800ddac <_scanf_float+0x3d0>
 800dd64:	9901      	ldr	r1, [sp, #4]
 800dd66:	2200      	movs	r2, #0
 800dd68:	4640      	mov	r0, r8
 800dd6a:	f002 fc35 	bl	80105d8 <_strtod_r>
 800dd6e:	9b03      	ldr	r3, [sp, #12]
 800dd70:	6821      	ldr	r1, [r4, #0]
 800dd72:	681b      	ldr	r3, [r3, #0]
 800dd74:	f011 0f02 	tst.w	r1, #2
 800dd78:	ec57 6b10 	vmov	r6, r7, d0
 800dd7c:	f103 0204 	add.w	r2, r3, #4
 800dd80:	d01f      	beq.n	800ddc2 <_scanf_float+0x3e6>
 800dd82:	9903      	ldr	r1, [sp, #12]
 800dd84:	600a      	str	r2, [r1, #0]
 800dd86:	681b      	ldr	r3, [r3, #0]
 800dd88:	e9c3 6700 	strd	r6, r7, [r3]
 800dd8c:	68e3      	ldr	r3, [r4, #12]
 800dd8e:	3301      	adds	r3, #1
 800dd90:	60e3      	str	r3, [r4, #12]
 800dd92:	e7d9      	b.n	800dd48 <_scanf_float+0x36c>
 800dd94:	9b04      	ldr	r3, [sp, #16]
 800dd96:	2b00      	cmp	r3, #0
 800dd98:	d0e4      	beq.n	800dd64 <_scanf_float+0x388>
 800dd9a:	9905      	ldr	r1, [sp, #20]
 800dd9c:	230a      	movs	r3, #10
 800dd9e:	3101      	adds	r1, #1
 800dda0:	4640      	mov	r0, r8
 800dda2:	f002 fc99 	bl	80106d8 <_strtol_r>
 800dda6:	9b04      	ldr	r3, [sp, #16]
 800dda8:	9e05      	ldr	r6, [sp, #20]
 800ddaa:	1ac2      	subs	r2, r0, r3
 800ddac:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800ddb0:	429e      	cmp	r6, r3
 800ddb2:	bf28      	it	cs
 800ddb4:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800ddb8:	4910      	ldr	r1, [pc, #64]	@ (800ddfc <_scanf_float+0x420>)
 800ddba:	4630      	mov	r0, r6
 800ddbc:	f000 f8e4 	bl	800df88 <siprintf>
 800ddc0:	e7d0      	b.n	800dd64 <_scanf_float+0x388>
 800ddc2:	f011 0f04 	tst.w	r1, #4
 800ddc6:	9903      	ldr	r1, [sp, #12]
 800ddc8:	600a      	str	r2, [r1, #0]
 800ddca:	d1dc      	bne.n	800dd86 <_scanf_float+0x3aa>
 800ddcc:	681d      	ldr	r5, [r3, #0]
 800ddce:	4632      	mov	r2, r6
 800ddd0:	463b      	mov	r3, r7
 800ddd2:	4630      	mov	r0, r6
 800ddd4:	4639      	mov	r1, r7
 800ddd6:	f7f2 feb1 	bl	8000b3c <__aeabi_dcmpun>
 800ddda:	b128      	cbz	r0, 800dde8 <_scanf_float+0x40c>
 800dddc:	4808      	ldr	r0, [pc, #32]	@ (800de00 <_scanf_float+0x424>)
 800ddde:	f000 f9f5 	bl	800e1cc <nanf>
 800dde2:	ed85 0a00 	vstr	s0, [r5]
 800dde6:	e7d1      	b.n	800dd8c <_scanf_float+0x3b0>
 800dde8:	4630      	mov	r0, r6
 800ddea:	4639      	mov	r1, r7
 800ddec:	f7f2 ff04 	bl	8000bf8 <__aeabi_d2f>
 800ddf0:	6028      	str	r0, [r5, #0]
 800ddf2:	e7cb      	b.n	800dd8c <_scanf_float+0x3b0>
 800ddf4:	f04f 0900 	mov.w	r9, #0
 800ddf8:	e629      	b.n	800da4e <_scanf_float+0x72>
 800ddfa:	bf00      	nop
 800ddfc:	08013262 	.word	0x08013262
 800de00:	08013618 	.word	0x08013618

0800de04 <std>:
 800de04:	2300      	movs	r3, #0
 800de06:	b510      	push	{r4, lr}
 800de08:	4604      	mov	r4, r0
 800de0a:	e9c0 3300 	strd	r3, r3, [r0]
 800de0e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800de12:	6083      	str	r3, [r0, #8]
 800de14:	8181      	strh	r1, [r0, #12]
 800de16:	6643      	str	r3, [r0, #100]	@ 0x64
 800de18:	81c2      	strh	r2, [r0, #14]
 800de1a:	6183      	str	r3, [r0, #24]
 800de1c:	4619      	mov	r1, r3
 800de1e:	2208      	movs	r2, #8
 800de20:	305c      	adds	r0, #92	@ 0x5c
 800de22:	f000 f940 	bl	800e0a6 <memset>
 800de26:	4b0d      	ldr	r3, [pc, #52]	@ (800de5c <std+0x58>)
 800de28:	6263      	str	r3, [r4, #36]	@ 0x24
 800de2a:	4b0d      	ldr	r3, [pc, #52]	@ (800de60 <std+0x5c>)
 800de2c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800de2e:	4b0d      	ldr	r3, [pc, #52]	@ (800de64 <std+0x60>)
 800de30:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800de32:	4b0d      	ldr	r3, [pc, #52]	@ (800de68 <std+0x64>)
 800de34:	6323      	str	r3, [r4, #48]	@ 0x30
 800de36:	4b0d      	ldr	r3, [pc, #52]	@ (800de6c <std+0x68>)
 800de38:	6224      	str	r4, [r4, #32]
 800de3a:	429c      	cmp	r4, r3
 800de3c:	d006      	beq.n	800de4c <std+0x48>
 800de3e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800de42:	4294      	cmp	r4, r2
 800de44:	d002      	beq.n	800de4c <std+0x48>
 800de46:	33d0      	adds	r3, #208	@ 0xd0
 800de48:	429c      	cmp	r4, r3
 800de4a:	d105      	bne.n	800de58 <std+0x54>
 800de4c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800de50:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800de54:	f000 b9b6 	b.w	800e1c4 <__retarget_lock_init_recursive>
 800de58:	bd10      	pop	{r4, pc}
 800de5a:	bf00      	nop
 800de5c:	0800e01d 	.word	0x0800e01d
 800de60:	0800e043 	.word	0x0800e043
 800de64:	0800e07b 	.word	0x0800e07b
 800de68:	0800e09f 	.word	0x0800e09f
 800de6c:	20002b58 	.word	0x20002b58

0800de70 <stdio_exit_handler>:
 800de70:	4a02      	ldr	r2, [pc, #8]	@ (800de7c <stdio_exit_handler+0xc>)
 800de72:	4903      	ldr	r1, [pc, #12]	@ (800de80 <stdio_exit_handler+0x10>)
 800de74:	4803      	ldr	r0, [pc, #12]	@ (800de84 <stdio_exit_handler+0x14>)
 800de76:	f000 b869 	b.w	800df4c <_fwalk_sglue>
 800de7a:	bf00      	nop
 800de7c:	20000014 	.word	0x20000014
 800de80:	080110c9 	.word	0x080110c9
 800de84:	20000024 	.word	0x20000024

0800de88 <cleanup_stdio>:
 800de88:	6841      	ldr	r1, [r0, #4]
 800de8a:	4b0c      	ldr	r3, [pc, #48]	@ (800debc <cleanup_stdio+0x34>)
 800de8c:	4299      	cmp	r1, r3
 800de8e:	b510      	push	{r4, lr}
 800de90:	4604      	mov	r4, r0
 800de92:	d001      	beq.n	800de98 <cleanup_stdio+0x10>
 800de94:	f003 f918 	bl	80110c8 <_fflush_r>
 800de98:	68a1      	ldr	r1, [r4, #8]
 800de9a:	4b09      	ldr	r3, [pc, #36]	@ (800dec0 <cleanup_stdio+0x38>)
 800de9c:	4299      	cmp	r1, r3
 800de9e:	d002      	beq.n	800dea6 <cleanup_stdio+0x1e>
 800dea0:	4620      	mov	r0, r4
 800dea2:	f003 f911 	bl	80110c8 <_fflush_r>
 800dea6:	68e1      	ldr	r1, [r4, #12]
 800dea8:	4b06      	ldr	r3, [pc, #24]	@ (800dec4 <cleanup_stdio+0x3c>)
 800deaa:	4299      	cmp	r1, r3
 800deac:	d004      	beq.n	800deb8 <cleanup_stdio+0x30>
 800deae:	4620      	mov	r0, r4
 800deb0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800deb4:	f003 b908 	b.w	80110c8 <_fflush_r>
 800deb8:	bd10      	pop	{r4, pc}
 800deba:	bf00      	nop
 800debc:	20002b58 	.word	0x20002b58
 800dec0:	20002bc0 	.word	0x20002bc0
 800dec4:	20002c28 	.word	0x20002c28

0800dec8 <global_stdio_init.part.0>:
 800dec8:	b510      	push	{r4, lr}
 800deca:	4b0b      	ldr	r3, [pc, #44]	@ (800def8 <global_stdio_init.part.0+0x30>)
 800decc:	4c0b      	ldr	r4, [pc, #44]	@ (800defc <global_stdio_init.part.0+0x34>)
 800dece:	4a0c      	ldr	r2, [pc, #48]	@ (800df00 <global_stdio_init.part.0+0x38>)
 800ded0:	601a      	str	r2, [r3, #0]
 800ded2:	4620      	mov	r0, r4
 800ded4:	2200      	movs	r2, #0
 800ded6:	2104      	movs	r1, #4
 800ded8:	f7ff ff94 	bl	800de04 <std>
 800dedc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800dee0:	2201      	movs	r2, #1
 800dee2:	2109      	movs	r1, #9
 800dee4:	f7ff ff8e 	bl	800de04 <std>
 800dee8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800deec:	2202      	movs	r2, #2
 800deee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800def2:	2112      	movs	r1, #18
 800def4:	f7ff bf86 	b.w	800de04 <std>
 800def8:	20002c90 	.word	0x20002c90
 800defc:	20002b58 	.word	0x20002b58
 800df00:	0800de71 	.word	0x0800de71

0800df04 <__sfp_lock_acquire>:
 800df04:	4801      	ldr	r0, [pc, #4]	@ (800df0c <__sfp_lock_acquire+0x8>)
 800df06:	f000 b95e 	b.w	800e1c6 <__retarget_lock_acquire_recursive>
 800df0a:	bf00      	nop
 800df0c:	20002c99 	.word	0x20002c99

0800df10 <__sfp_lock_release>:
 800df10:	4801      	ldr	r0, [pc, #4]	@ (800df18 <__sfp_lock_release+0x8>)
 800df12:	f000 b959 	b.w	800e1c8 <__retarget_lock_release_recursive>
 800df16:	bf00      	nop
 800df18:	20002c99 	.word	0x20002c99

0800df1c <__sinit>:
 800df1c:	b510      	push	{r4, lr}
 800df1e:	4604      	mov	r4, r0
 800df20:	f7ff fff0 	bl	800df04 <__sfp_lock_acquire>
 800df24:	6a23      	ldr	r3, [r4, #32]
 800df26:	b11b      	cbz	r3, 800df30 <__sinit+0x14>
 800df28:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800df2c:	f7ff bff0 	b.w	800df10 <__sfp_lock_release>
 800df30:	4b04      	ldr	r3, [pc, #16]	@ (800df44 <__sinit+0x28>)
 800df32:	6223      	str	r3, [r4, #32]
 800df34:	4b04      	ldr	r3, [pc, #16]	@ (800df48 <__sinit+0x2c>)
 800df36:	681b      	ldr	r3, [r3, #0]
 800df38:	2b00      	cmp	r3, #0
 800df3a:	d1f5      	bne.n	800df28 <__sinit+0xc>
 800df3c:	f7ff ffc4 	bl	800dec8 <global_stdio_init.part.0>
 800df40:	e7f2      	b.n	800df28 <__sinit+0xc>
 800df42:	bf00      	nop
 800df44:	0800de89 	.word	0x0800de89
 800df48:	20002c90 	.word	0x20002c90

0800df4c <_fwalk_sglue>:
 800df4c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800df50:	4607      	mov	r7, r0
 800df52:	4688      	mov	r8, r1
 800df54:	4614      	mov	r4, r2
 800df56:	2600      	movs	r6, #0
 800df58:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800df5c:	f1b9 0901 	subs.w	r9, r9, #1
 800df60:	d505      	bpl.n	800df6e <_fwalk_sglue+0x22>
 800df62:	6824      	ldr	r4, [r4, #0]
 800df64:	2c00      	cmp	r4, #0
 800df66:	d1f7      	bne.n	800df58 <_fwalk_sglue+0xc>
 800df68:	4630      	mov	r0, r6
 800df6a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800df6e:	89ab      	ldrh	r3, [r5, #12]
 800df70:	2b01      	cmp	r3, #1
 800df72:	d907      	bls.n	800df84 <_fwalk_sglue+0x38>
 800df74:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800df78:	3301      	adds	r3, #1
 800df7a:	d003      	beq.n	800df84 <_fwalk_sglue+0x38>
 800df7c:	4629      	mov	r1, r5
 800df7e:	4638      	mov	r0, r7
 800df80:	47c0      	blx	r8
 800df82:	4306      	orrs	r6, r0
 800df84:	3568      	adds	r5, #104	@ 0x68
 800df86:	e7e9      	b.n	800df5c <_fwalk_sglue+0x10>

0800df88 <siprintf>:
 800df88:	b40e      	push	{r1, r2, r3}
 800df8a:	b500      	push	{lr}
 800df8c:	b09c      	sub	sp, #112	@ 0x70
 800df8e:	ab1d      	add	r3, sp, #116	@ 0x74
 800df90:	9002      	str	r0, [sp, #8]
 800df92:	9006      	str	r0, [sp, #24]
 800df94:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800df98:	4809      	ldr	r0, [pc, #36]	@ (800dfc0 <siprintf+0x38>)
 800df9a:	9107      	str	r1, [sp, #28]
 800df9c:	9104      	str	r1, [sp, #16]
 800df9e:	4909      	ldr	r1, [pc, #36]	@ (800dfc4 <siprintf+0x3c>)
 800dfa0:	f853 2b04 	ldr.w	r2, [r3], #4
 800dfa4:	9105      	str	r1, [sp, #20]
 800dfa6:	6800      	ldr	r0, [r0, #0]
 800dfa8:	9301      	str	r3, [sp, #4]
 800dfaa:	a902      	add	r1, sp, #8
 800dfac:	f002 fbf2 	bl	8010794 <_svfiprintf_r>
 800dfb0:	9b02      	ldr	r3, [sp, #8]
 800dfb2:	2200      	movs	r2, #0
 800dfb4:	701a      	strb	r2, [r3, #0]
 800dfb6:	b01c      	add	sp, #112	@ 0x70
 800dfb8:	f85d eb04 	ldr.w	lr, [sp], #4
 800dfbc:	b003      	add	sp, #12
 800dfbe:	4770      	bx	lr
 800dfc0:	20000020 	.word	0x20000020
 800dfc4:	ffff0208 	.word	0xffff0208

0800dfc8 <siscanf>:
 800dfc8:	b40e      	push	{r1, r2, r3}
 800dfca:	b530      	push	{r4, r5, lr}
 800dfcc:	b09c      	sub	sp, #112	@ 0x70
 800dfce:	ac1f      	add	r4, sp, #124	@ 0x7c
 800dfd0:	f44f 7201 	mov.w	r2, #516	@ 0x204
 800dfd4:	f854 5b04 	ldr.w	r5, [r4], #4
 800dfd8:	f8ad 2014 	strh.w	r2, [sp, #20]
 800dfdc:	9002      	str	r0, [sp, #8]
 800dfde:	9006      	str	r0, [sp, #24]
 800dfe0:	f7f2 f94e 	bl	8000280 <strlen>
 800dfe4:	4b0b      	ldr	r3, [pc, #44]	@ (800e014 <siscanf+0x4c>)
 800dfe6:	9003      	str	r0, [sp, #12]
 800dfe8:	9007      	str	r0, [sp, #28]
 800dfea:	930b      	str	r3, [sp, #44]	@ 0x2c
 800dfec:	480a      	ldr	r0, [pc, #40]	@ (800e018 <siscanf+0x50>)
 800dfee:	9401      	str	r4, [sp, #4]
 800dff0:	2300      	movs	r3, #0
 800dff2:	930f      	str	r3, [sp, #60]	@ 0x3c
 800dff4:	9314      	str	r3, [sp, #80]	@ 0x50
 800dff6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800dffa:	f8ad 3016 	strh.w	r3, [sp, #22]
 800dffe:	462a      	mov	r2, r5
 800e000:	4623      	mov	r3, r4
 800e002:	a902      	add	r1, sp, #8
 800e004:	6800      	ldr	r0, [r0, #0]
 800e006:	f002 fd19 	bl	8010a3c <__ssvfiscanf_r>
 800e00a:	b01c      	add	sp, #112	@ 0x70
 800e00c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800e010:	b003      	add	sp, #12
 800e012:	4770      	bx	lr
 800e014:	0800e03f 	.word	0x0800e03f
 800e018:	20000020 	.word	0x20000020

0800e01c <__sread>:
 800e01c:	b510      	push	{r4, lr}
 800e01e:	460c      	mov	r4, r1
 800e020:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e024:	f000 f880 	bl	800e128 <_read_r>
 800e028:	2800      	cmp	r0, #0
 800e02a:	bfab      	itete	ge
 800e02c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800e02e:	89a3      	ldrhlt	r3, [r4, #12]
 800e030:	181b      	addge	r3, r3, r0
 800e032:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800e036:	bfac      	ite	ge
 800e038:	6563      	strge	r3, [r4, #84]	@ 0x54
 800e03a:	81a3      	strhlt	r3, [r4, #12]
 800e03c:	bd10      	pop	{r4, pc}

0800e03e <__seofread>:
 800e03e:	2000      	movs	r0, #0
 800e040:	4770      	bx	lr

0800e042 <__swrite>:
 800e042:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e046:	461f      	mov	r7, r3
 800e048:	898b      	ldrh	r3, [r1, #12]
 800e04a:	05db      	lsls	r3, r3, #23
 800e04c:	4605      	mov	r5, r0
 800e04e:	460c      	mov	r4, r1
 800e050:	4616      	mov	r6, r2
 800e052:	d505      	bpl.n	800e060 <__swrite+0x1e>
 800e054:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e058:	2302      	movs	r3, #2
 800e05a:	2200      	movs	r2, #0
 800e05c:	f000 f852 	bl	800e104 <_lseek_r>
 800e060:	89a3      	ldrh	r3, [r4, #12]
 800e062:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e066:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800e06a:	81a3      	strh	r3, [r4, #12]
 800e06c:	4632      	mov	r2, r6
 800e06e:	463b      	mov	r3, r7
 800e070:	4628      	mov	r0, r5
 800e072:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e076:	f000 b869 	b.w	800e14c <_write_r>

0800e07a <__sseek>:
 800e07a:	b510      	push	{r4, lr}
 800e07c:	460c      	mov	r4, r1
 800e07e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e082:	f000 f83f 	bl	800e104 <_lseek_r>
 800e086:	1c43      	adds	r3, r0, #1
 800e088:	89a3      	ldrh	r3, [r4, #12]
 800e08a:	bf15      	itete	ne
 800e08c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800e08e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800e092:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800e096:	81a3      	strheq	r3, [r4, #12]
 800e098:	bf18      	it	ne
 800e09a:	81a3      	strhne	r3, [r4, #12]
 800e09c:	bd10      	pop	{r4, pc}

0800e09e <__sclose>:
 800e09e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e0a2:	f000 b81f 	b.w	800e0e4 <_close_r>

0800e0a6 <memset>:
 800e0a6:	4402      	add	r2, r0
 800e0a8:	4603      	mov	r3, r0
 800e0aa:	4293      	cmp	r3, r2
 800e0ac:	d100      	bne.n	800e0b0 <memset+0xa>
 800e0ae:	4770      	bx	lr
 800e0b0:	f803 1b01 	strb.w	r1, [r3], #1
 800e0b4:	e7f9      	b.n	800e0aa <memset+0x4>

0800e0b6 <strncmp>:
 800e0b6:	b510      	push	{r4, lr}
 800e0b8:	b16a      	cbz	r2, 800e0d6 <strncmp+0x20>
 800e0ba:	3901      	subs	r1, #1
 800e0bc:	1884      	adds	r4, r0, r2
 800e0be:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e0c2:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800e0c6:	429a      	cmp	r2, r3
 800e0c8:	d103      	bne.n	800e0d2 <strncmp+0x1c>
 800e0ca:	42a0      	cmp	r0, r4
 800e0cc:	d001      	beq.n	800e0d2 <strncmp+0x1c>
 800e0ce:	2a00      	cmp	r2, #0
 800e0d0:	d1f5      	bne.n	800e0be <strncmp+0x8>
 800e0d2:	1ad0      	subs	r0, r2, r3
 800e0d4:	bd10      	pop	{r4, pc}
 800e0d6:	4610      	mov	r0, r2
 800e0d8:	e7fc      	b.n	800e0d4 <strncmp+0x1e>
	...

0800e0dc <_localeconv_r>:
 800e0dc:	4800      	ldr	r0, [pc, #0]	@ (800e0e0 <_localeconv_r+0x4>)
 800e0de:	4770      	bx	lr
 800e0e0:	20000160 	.word	0x20000160

0800e0e4 <_close_r>:
 800e0e4:	b538      	push	{r3, r4, r5, lr}
 800e0e6:	4d06      	ldr	r5, [pc, #24]	@ (800e100 <_close_r+0x1c>)
 800e0e8:	2300      	movs	r3, #0
 800e0ea:	4604      	mov	r4, r0
 800e0ec:	4608      	mov	r0, r1
 800e0ee:	602b      	str	r3, [r5, #0]
 800e0f0:	f7f5 f9c0 	bl	8003474 <_close>
 800e0f4:	1c43      	adds	r3, r0, #1
 800e0f6:	d102      	bne.n	800e0fe <_close_r+0x1a>
 800e0f8:	682b      	ldr	r3, [r5, #0]
 800e0fa:	b103      	cbz	r3, 800e0fe <_close_r+0x1a>
 800e0fc:	6023      	str	r3, [r4, #0]
 800e0fe:	bd38      	pop	{r3, r4, r5, pc}
 800e100:	20002c94 	.word	0x20002c94

0800e104 <_lseek_r>:
 800e104:	b538      	push	{r3, r4, r5, lr}
 800e106:	4d07      	ldr	r5, [pc, #28]	@ (800e124 <_lseek_r+0x20>)
 800e108:	4604      	mov	r4, r0
 800e10a:	4608      	mov	r0, r1
 800e10c:	4611      	mov	r1, r2
 800e10e:	2200      	movs	r2, #0
 800e110:	602a      	str	r2, [r5, #0]
 800e112:	461a      	mov	r2, r3
 800e114:	f7f5 f9d5 	bl	80034c2 <_lseek>
 800e118:	1c43      	adds	r3, r0, #1
 800e11a:	d102      	bne.n	800e122 <_lseek_r+0x1e>
 800e11c:	682b      	ldr	r3, [r5, #0]
 800e11e:	b103      	cbz	r3, 800e122 <_lseek_r+0x1e>
 800e120:	6023      	str	r3, [r4, #0]
 800e122:	bd38      	pop	{r3, r4, r5, pc}
 800e124:	20002c94 	.word	0x20002c94

0800e128 <_read_r>:
 800e128:	b538      	push	{r3, r4, r5, lr}
 800e12a:	4d07      	ldr	r5, [pc, #28]	@ (800e148 <_read_r+0x20>)
 800e12c:	4604      	mov	r4, r0
 800e12e:	4608      	mov	r0, r1
 800e130:	4611      	mov	r1, r2
 800e132:	2200      	movs	r2, #0
 800e134:	602a      	str	r2, [r5, #0]
 800e136:	461a      	mov	r2, r3
 800e138:	f7f5 f963 	bl	8003402 <_read>
 800e13c:	1c43      	adds	r3, r0, #1
 800e13e:	d102      	bne.n	800e146 <_read_r+0x1e>
 800e140:	682b      	ldr	r3, [r5, #0]
 800e142:	b103      	cbz	r3, 800e146 <_read_r+0x1e>
 800e144:	6023      	str	r3, [r4, #0]
 800e146:	bd38      	pop	{r3, r4, r5, pc}
 800e148:	20002c94 	.word	0x20002c94

0800e14c <_write_r>:
 800e14c:	b538      	push	{r3, r4, r5, lr}
 800e14e:	4d07      	ldr	r5, [pc, #28]	@ (800e16c <_write_r+0x20>)
 800e150:	4604      	mov	r4, r0
 800e152:	4608      	mov	r0, r1
 800e154:	4611      	mov	r1, r2
 800e156:	2200      	movs	r2, #0
 800e158:	602a      	str	r2, [r5, #0]
 800e15a:	461a      	mov	r2, r3
 800e15c:	f7f5 f96e 	bl	800343c <_write>
 800e160:	1c43      	adds	r3, r0, #1
 800e162:	d102      	bne.n	800e16a <_write_r+0x1e>
 800e164:	682b      	ldr	r3, [r5, #0]
 800e166:	b103      	cbz	r3, 800e16a <_write_r+0x1e>
 800e168:	6023      	str	r3, [r4, #0]
 800e16a:	bd38      	pop	{r3, r4, r5, pc}
 800e16c:	20002c94 	.word	0x20002c94

0800e170 <__errno>:
 800e170:	4b01      	ldr	r3, [pc, #4]	@ (800e178 <__errno+0x8>)
 800e172:	6818      	ldr	r0, [r3, #0]
 800e174:	4770      	bx	lr
 800e176:	bf00      	nop
 800e178:	20000020 	.word	0x20000020

0800e17c <__libc_init_array>:
 800e17c:	b570      	push	{r4, r5, r6, lr}
 800e17e:	4d0d      	ldr	r5, [pc, #52]	@ (800e1b4 <__libc_init_array+0x38>)
 800e180:	4c0d      	ldr	r4, [pc, #52]	@ (800e1b8 <__libc_init_array+0x3c>)
 800e182:	1b64      	subs	r4, r4, r5
 800e184:	10a4      	asrs	r4, r4, #2
 800e186:	2600      	movs	r6, #0
 800e188:	42a6      	cmp	r6, r4
 800e18a:	d109      	bne.n	800e1a0 <__libc_init_array+0x24>
 800e18c:	4d0b      	ldr	r5, [pc, #44]	@ (800e1bc <__libc_init_array+0x40>)
 800e18e:	4c0c      	ldr	r4, [pc, #48]	@ (800e1c0 <__libc_init_array+0x44>)
 800e190:	f004 febc 	bl	8012f0c <_init>
 800e194:	1b64      	subs	r4, r4, r5
 800e196:	10a4      	asrs	r4, r4, #2
 800e198:	2600      	movs	r6, #0
 800e19a:	42a6      	cmp	r6, r4
 800e19c:	d105      	bne.n	800e1aa <__libc_init_array+0x2e>
 800e19e:	bd70      	pop	{r4, r5, r6, pc}
 800e1a0:	f855 3b04 	ldr.w	r3, [r5], #4
 800e1a4:	4798      	blx	r3
 800e1a6:	3601      	adds	r6, #1
 800e1a8:	e7ee      	b.n	800e188 <__libc_init_array+0xc>
 800e1aa:	f855 3b04 	ldr.w	r3, [r5], #4
 800e1ae:	4798      	blx	r3
 800e1b0:	3601      	adds	r6, #1
 800e1b2:	e7f2      	b.n	800e19a <__libc_init_array+0x1e>
 800e1b4:	080136b8 	.word	0x080136b8
 800e1b8:	080136b8 	.word	0x080136b8
 800e1bc:	080136b8 	.word	0x080136b8
 800e1c0:	080136bc 	.word	0x080136bc

0800e1c4 <__retarget_lock_init_recursive>:
 800e1c4:	4770      	bx	lr

0800e1c6 <__retarget_lock_acquire_recursive>:
 800e1c6:	4770      	bx	lr

0800e1c8 <__retarget_lock_release_recursive>:
 800e1c8:	4770      	bx	lr
	...

0800e1cc <nanf>:
 800e1cc:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800e1d4 <nanf+0x8>
 800e1d0:	4770      	bx	lr
 800e1d2:	bf00      	nop
 800e1d4:	7fc00000 	.word	0x7fc00000

0800e1d8 <quorem>:
 800e1d8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e1dc:	6903      	ldr	r3, [r0, #16]
 800e1de:	690c      	ldr	r4, [r1, #16]
 800e1e0:	42a3      	cmp	r3, r4
 800e1e2:	4607      	mov	r7, r0
 800e1e4:	db7e      	blt.n	800e2e4 <quorem+0x10c>
 800e1e6:	3c01      	subs	r4, #1
 800e1e8:	f101 0814 	add.w	r8, r1, #20
 800e1ec:	00a3      	lsls	r3, r4, #2
 800e1ee:	f100 0514 	add.w	r5, r0, #20
 800e1f2:	9300      	str	r3, [sp, #0]
 800e1f4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800e1f8:	9301      	str	r3, [sp, #4]
 800e1fa:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800e1fe:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800e202:	3301      	adds	r3, #1
 800e204:	429a      	cmp	r2, r3
 800e206:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800e20a:	fbb2 f6f3 	udiv	r6, r2, r3
 800e20e:	d32e      	bcc.n	800e26e <quorem+0x96>
 800e210:	f04f 0a00 	mov.w	sl, #0
 800e214:	46c4      	mov	ip, r8
 800e216:	46ae      	mov	lr, r5
 800e218:	46d3      	mov	fp, sl
 800e21a:	f85c 3b04 	ldr.w	r3, [ip], #4
 800e21e:	b298      	uxth	r0, r3
 800e220:	fb06 a000 	mla	r0, r6, r0, sl
 800e224:	0c02      	lsrs	r2, r0, #16
 800e226:	0c1b      	lsrs	r3, r3, #16
 800e228:	fb06 2303 	mla	r3, r6, r3, r2
 800e22c:	f8de 2000 	ldr.w	r2, [lr]
 800e230:	b280      	uxth	r0, r0
 800e232:	b292      	uxth	r2, r2
 800e234:	1a12      	subs	r2, r2, r0
 800e236:	445a      	add	r2, fp
 800e238:	f8de 0000 	ldr.w	r0, [lr]
 800e23c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e240:	b29b      	uxth	r3, r3
 800e242:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800e246:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800e24a:	b292      	uxth	r2, r2
 800e24c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800e250:	45e1      	cmp	r9, ip
 800e252:	f84e 2b04 	str.w	r2, [lr], #4
 800e256:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800e25a:	d2de      	bcs.n	800e21a <quorem+0x42>
 800e25c:	9b00      	ldr	r3, [sp, #0]
 800e25e:	58eb      	ldr	r3, [r5, r3]
 800e260:	b92b      	cbnz	r3, 800e26e <quorem+0x96>
 800e262:	9b01      	ldr	r3, [sp, #4]
 800e264:	3b04      	subs	r3, #4
 800e266:	429d      	cmp	r5, r3
 800e268:	461a      	mov	r2, r3
 800e26a:	d32f      	bcc.n	800e2cc <quorem+0xf4>
 800e26c:	613c      	str	r4, [r7, #16]
 800e26e:	4638      	mov	r0, r7
 800e270:	f001 f9c2 	bl	800f5f8 <__mcmp>
 800e274:	2800      	cmp	r0, #0
 800e276:	db25      	blt.n	800e2c4 <quorem+0xec>
 800e278:	4629      	mov	r1, r5
 800e27a:	2000      	movs	r0, #0
 800e27c:	f858 2b04 	ldr.w	r2, [r8], #4
 800e280:	f8d1 c000 	ldr.w	ip, [r1]
 800e284:	fa1f fe82 	uxth.w	lr, r2
 800e288:	fa1f f38c 	uxth.w	r3, ip
 800e28c:	eba3 030e 	sub.w	r3, r3, lr
 800e290:	4403      	add	r3, r0
 800e292:	0c12      	lsrs	r2, r2, #16
 800e294:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800e298:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800e29c:	b29b      	uxth	r3, r3
 800e29e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e2a2:	45c1      	cmp	r9, r8
 800e2a4:	f841 3b04 	str.w	r3, [r1], #4
 800e2a8:	ea4f 4022 	mov.w	r0, r2, asr #16
 800e2ac:	d2e6      	bcs.n	800e27c <quorem+0xa4>
 800e2ae:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800e2b2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800e2b6:	b922      	cbnz	r2, 800e2c2 <quorem+0xea>
 800e2b8:	3b04      	subs	r3, #4
 800e2ba:	429d      	cmp	r5, r3
 800e2bc:	461a      	mov	r2, r3
 800e2be:	d30b      	bcc.n	800e2d8 <quorem+0x100>
 800e2c0:	613c      	str	r4, [r7, #16]
 800e2c2:	3601      	adds	r6, #1
 800e2c4:	4630      	mov	r0, r6
 800e2c6:	b003      	add	sp, #12
 800e2c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e2cc:	6812      	ldr	r2, [r2, #0]
 800e2ce:	3b04      	subs	r3, #4
 800e2d0:	2a00      	cmp	r2, #0
 800e2d2:	d1cb      	bne.n	800e26c <quorem+0x94>
 800e2d4:	3c01      	subs	r4, #1
 800e2d6:	e7c6      	b.n	800e266 <quorem+0x8e>
 800e2d8:	6812      	ldr	r2, [r2, #0]
 800e2da:	3b04      	subs	r3, #4
 800e2dc:	2a00      	cmp	r2, #0
 800e2de:	d1ef      	bne.n	800e2c0 <quorem+0xe8>
 800e2e0:	3c01      	subs	r4, #1
 800e2e2:	e7ea      	b.n	800e2ba <quorem+0xe2>
 800e2e4:	2000      	movs	r0, #0
 800e2e6:	e7ee      	b.n	800e2c6 <quorem+0xee>

0800e2e8 <_dtoa_r>:
 800e2e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e2ec:	69c7      	ldr	r7, [r0, #28]
 800e2ee:	b099      	sub	sp, #100	@ 0x64
 800e2f0:	ed8d 0b02 	vstr	d0, [sp, #8]
 800e2f4:	ec55 4b10 	vmov	r4, r5, d0
 800e2f8:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800e2fa:	9109      	str	r1, [sp, #36]	@ 0x24
 800e2fc:	4683      	mov	fp, r0
 800e2fe:	920e      	str	r2, [sp, #56]	@ 0x38
 800e300:	9313      	str	r3, [sp, #76]	@ 0x4c
 800e302:	b97f      	cbnz	r7, 800e324 <_dtoa_r+0x3c>
 800e304:	2010      	movs	r0, #16
 800e306:	f000 fdfd 	bl	800ef04 <malloc>
 800e30a:	4602      	mov	r2, r0
 800e30c:	f8cb 001c 	str.w	r0, [fp, #28]
 800e310:	b920      	cbnz	r0, 800e31c <_dtoa_r+0x34>
 800e312:	4ba7      	ldr	r3, [pc, #668]	@ (800e5b0 <_dtoa_r+0x2c8>)
 800e314:	21ef      	movs	r1, #239	@ 0xef
 800e316:	48a7      	ldr	r0, [pc, #668]	@ (800e5b4 <_dtoa_r+0x2cc>)
 800e318:	f002 ffb2 	bl	8011280 <__assert_func>
 800e31c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800e320:	6007      	str	r7, [r0, #0]
 800e322:	60c7      	str	r7, [r0, #12]
 800e324:	f8db 301c 	ldr.w	r3, [fp, #28]
 800e328:	6819      	ldr	r1, [r3, #0]
 800e32a:	b159      	cbz	r1, 800e344 <_dtoa_r+0x5c>
 800e32c:	685a      	ldr	r2, [r3, #4]
 800e32e:	604a      	str	r2, [r1, #4]
 800e330:	2301      	movs	r3, #1
 800e332:	4093      	lsls	r3, r2
 800e334:	608b      	str	r3, [r1, #8]
 800e336:	4658      	mov	r0, fp
 800e338:	f000 feda 	bl	800f0f0 <_Bfree>
 800e33c:	f8db 301c 	ldr.w	r3, [fp, #28]
 800e340:	2200      	movs	r2, #0
 800e342:	601a      	str	r2, [r3, #0]
 800e344:	1e2b      	subs	r3, r5, #0
 800e346:	bfb9      	ittee	lt
 800e348:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800e34c:	9303      	strlt	r3, [sp, #12]
 800e34e:	2300      	movge	r3, #0
 800e350:	6033      	strge	r3, [r6, #0]
 800e352:	9f03      	ldr	r7, [sp, #12]
 800e354:	4b98      	ldr	r3, [pc, #608]	@ (800e5b8 <_dtoa_r+0x2d0>)
 800e356:	bfbc      	itt	lt
 800e358:	2201      	movlt	r2, #1
 800e35a:	6032      	strlt	r2, [r6, #0]
 800e35c:	43bb      	bics	r3, r7
 800e35e:	d112      	bne.n	800e386 <_dtoa_r+0x9e>
 800e360:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800e362:	f242 730f 	movw	r3, #9999	@ 0x270f
 800e366:	6013      	str	r3, [r2, #0]
 800e368:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800e36c:	4323      	orrs	r3, r4
 800e36e:	f000 854d 	beq.w	800ee0c <_dtoa_r+0xb24>
 800e372:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800e374:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800e5cc <_dtoa_r+0x2e4>
 800e378:	2b00      	cmp	r3, #0
 800e37a:	f000 854f 	beq.w	800ee1c <_dtoa_r+0xb34>
 800e37e:	f10a 0303 	add.w	r3, sl, #3
 800e382:	f000 bd49 	b.w	800ee18 <_dtoa_r+0xb30>
 800e386:	ed9d 7b02 	vldr	d7, [sp, #8]
 800e38a:	2200      	movs	r2, #0
 800e38c:	ec51 0b17 	vmov	r0, r1, d7
 800e390:	2300      	movs	r3, #0
 800e392:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800e396:	f7f2 fb9f 	bl	8000ad8 <__aeabi_dcmpeq>
 800e39a:	4680      	mov	r8, r0
 800e39c:	b158      	cbz	r0, 800e3b6 <_dtoa_r+0xce>
 800e39e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800e3a0:	2301      	movs	r3, #1
 800e3a2:	6013      	str	r3, [r2, #0]
 800e3a4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800e3a6:	b113      	cbz	r3, 800e3ae <_dtoa_r+0xc6>
 800e3a8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800e3aa:	4b84      	ldr	r3, [pc, #528]	@ (800e5bc <_dtoa_r+0x2d4>)
 800e3ac:	6013      	str	r3, [r2, #0]
 800e3ae:	f8df a220 	ldr.w	sl, [pc, #544]	@ 800e5d0 <_dtoa_r+0x2e8>
 800e3b2:	f000 bd33 	b.w	800ee1c <_dtoa_r+0xb34>
 800e3b6:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800e3ba:	aa16      	add	r2, sp, #88	@ 0x58
 800e3bc:	a917      	add	r1, sp, #92	@ 0x5c
 800e3be:	4658      	mov	r0, fp
 800e3c0:	f001 fa3a 	bl	800f838 <__d2b>
 800e3c4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800e3c8:	4681      	mov	r9, r0
 800e3ca:	2e00      	cmp	r6, #0
 800e3cc:	d077      	beq.n	800e4be <_dtoa_r+0x1d6>
 800e3ce:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e3d0:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800e3d4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e3d8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800e3dc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800e3e0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800e3e4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800e3e8:	4619      	mov	r1, r3
 800e3ea:	2200      	movs	r2, #0
 800e3ec:	4b74      	ldr	r3, [pc, #464]	@ (800e5c0 <_dtoa_r+0x2d8>)
 800e3ee:	f7f1 ff53 	bl	8000298 <__aeabi_dsub>
 800e3f2:	a369      	add	r3, pc, #420	@ (adr r3, 800e598 <_dtoa_r+0x2b0>)
 800e3f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e3f8:	f7f2 f906 	bl	8000608 <__aeabi_dmul>
 800e3fc:	a368      	add	r3, pc, #416	@ (adr r3, 800e5a0 <_dtoa_r+0x2b8>)
 800e3fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e402:	f7f1 ff4b 	bl	800029c <__adddf3>
 800e406:	4604      	mov	r4, r0
 800e408:	4630      	mov	r0, r6
 800e40a:	460d      	mov	r5, r1
 800e40c:	f7f2 f892 	bl	8000534 <__aeabi_i2d>
 800e410:	a365      	add	r3, pc, #404	@ (adr r3, 800e5a8 <_dtoa_r+0x2c0>)
 800e412:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e416:	f7f2 f8f7 	bl	8000608 <__aeabi_dmul>
 800e41a:	4602      	mov	r2, r0
 800e41c:	460b      	mov	r3, r1
 800e41e:	4620      	mov	r0, r4
 800e420:	4629      	mov	r1, r5
 800e422:	f7f1 ff3b 	bl	800029c <__adddf3>
 800e426:	4604      	mov	r4, r0
 800e428:	460d      	mov	r5, r1
 800e42a:	f7f2 fb9d 	bl	8000b68 <__aeabi_d2iz>
 800e42e:	2200      	movs	r2, #0
 800e430:	4607      	mov	r7, r0
 800e432:	2300      	movs	r3, #0
 800e434:	4620      	mov	r0, r4
 800e436:	4629      	mov	r1, r5
 800e438:	f7f2 fb58 	bl	8000aec <__aeabi_dcmplt>
 800e43c:	b140      	cbz	r0, 800e450 <_dtoa_r+0x168>
 800e43e:	4638      	mov	r0, r7
 800e440:	f7f2 f878 	bl	8000534 <__aeabi_i2d>
 800e444:	4622      	mov	r2, r4
 800e446:	462b      	mov	r3, r5
 800e448:	f7f2 fb46 	bl	8000ad8 <__aeabi_dcmpeq>
 800e44c:	b900      	cbnz	r0, 800e450 <_dtoa_r+0x168>
 800e44e:	3f01      	subs	r7, #1
 800e450:	2f16      	cmp	r7, #22
 800e452:	d851      	bhi.n	800e4f8 <_dtoa_r+0x210>
 800e454:	4b5b      	ldr	r3, [pc, #364]	@ (800e5c4 <_dtoa_r+0x2dc>)
 800e456:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800e45a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e45e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800e462:	f7f2 fb43 	bl	8000aec <__aeabi_dcmplt>
 800e466:	2800      	cmp	r0, #0
 800e468:	d048      	beq.n	800e4fc <_dtoa_r+0x214>
 800e46a:	3f01      	subs	r7, #1
 800e46c:	2300      	movs	r3, #0
 800e46e:	9312      	str	r3, [sp, #72]	@ 0x48
 800e470:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800e472:	1b9b      	subs	r3, r3, r6
 800e474:	1e5a      	subs	r2, r3, #1
 800e476:	bf44      	itt	mi
 800e478:	f1c3 0801 	rsbmi	r8, r3, #1
 800e47c:	2300      	movmi	r3, #0
 800e47e:	9208      	str	r2, [sp, #32]
 800e480:	bf54      	ite	pl
 800e482:	f04f 0800 	movpl.w	r8, #0
 800e486:	9308      	strmi	r3, [sp, #32]
 800e488:	2f00      	cmp	r7, #0
 800e48a:	db39      	blt.n	800e500 <_dtoa_r+0x218>
 800e48c:	9b08      	ldr	r3, [sp, #32]
 800e48e:	970f      	str	r7, [sp, #60]	@ 0x3c
 800e490:	443b      	add	r3, r7
 800e492:	9308      	str	r3, [sp, #32]
 800e494:	2300      	movs	r3, #0
 800e496:	930a      	str	r3, [sp, #40]	@ 0x28
 800e498:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e49a:	2b09      	cmp	r3, #9
 800e49c:	d864      	bhi.n	800e568 <_dtoa_r+0x280>
 800e49e:	2b05      	cmp	r3, #5
 800e4a0:	bfc4      	itt	gt
 800e4a2:	3b04      	subgt	r3, #4
 800e4a4:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800e4a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e4a8:	f1a3 0302 	sub.w	r3, r3, #2
 800e4ac:	bfcc      	ite	gt
 800e4ae:	2400      	movgt	r4, #0
 800e4b0:	2401      	movle	r4, #1
 800e4b2:	2b03      	cmp	r3, #3
 800e4b4:	d863      	bhi.n	800e57e <_dtoa_r+0x296>
 800e4b6:	e8df f003 	tbb	[pc, r3]
 800e4ba:	372a      	.short	0x372a
 800e4bc:	5535      	.short	0x5535
 800e4be:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800e4c2:	441e      	add	r6, r3
 800e4c4:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800e4c8:	2b20      	cmp	r3, #32
 800e4ca:	bfc1      	itttt	gt
 800e4cc:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800e4d0:	409f      	lslgt	r7, r3
 800e4d2:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800e4d6:	fa24 f303 	lsrgt.w	r3, r4, r3
 800e4da:	bfd6      	itet	le
 800e4dc:	f1c3 0320 	rsble	r3, r3, #32
 800e4e0:	ea47 0003 	orrgt.w	r0, r7, r3
 800e4e4:	fa04 f003 	lslle.w	r0, r4, r3
 800e4e8:	f7f2 f814 	bl	8000514 <__aeabi_ui2d>
 800e4ec:	2201      	movs	r2, #1
 800e4ee:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800e4f2:	3e01      	subs	r6, #1
 800e4f4:	9214      	str	r2, [sp, #80]	@ 0x50
 800e4f6:	e777      	b.n	800e3e8 <_dtoa_r+0x100>
 800e4f8:	2301      	movs	r3, #1
 800e4fa:	e7b8      	b.n	800e46e <_dtoa_r+0x186>
 800e4fc:	9012      	str	r0, [sp, #72]	@ 0x48
 800e4fe:	e7b7      	b.n	800e470 <_dtoa_r+0x188>
 800e500:	427b      	negs	r3, r7
 800e502:	930a      	str	r3, [sp, #40]	@ 0x28
 800e504:	2300      	movs	r3, #0
 800e506:	eba8 0807 	sub.w	r8, r8, r7
 800e50a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800e50c:	e7c4      	b.n	800e498 <_dtoa_r+0x1b0>
 800e50e:	2300      	movs	r3, #0
 800e510:	930b      	str	r3, [sp, #44]	@ 0x2c
 800e512:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e514:	2b00      	cmp	r3, #0
 800e516:	dc35      	bgt.n	800e584 <_dtoa_r+0x29c>
 800e518:	2301      	movs	r3, #1
 800e51a:	9300      	str	r3, [sp, #0]
 800e51c:	9307      	str	r3, [sp, #28]
 800e51e:	461a      	mov	r2, r3
 800e520:	920e      	str	r2, [sp, #56]	@ 0x38
 800e522:	e00b      	b.n	800e53c <_dtoa_r+0x254>
 800e524:	2301      	movs	r3, #1
 800e526:	e7f3      	b.n	800e510 <_dtoa_r+0x228>
 800e528:	2300      	movs	r3, #0
 800e52a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800e52c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e52e:	18fb      	adds	r3, r7, r3
 800e530:	9300      	str	r3, [sp, #0]
 800e532:	3301      	adds	r3, #1
 800e534:	2b01      	cmp	r3, #1
 800e536:	9307      	str	r3, [sp, #28]
 800e538:	bfb8      	it	lt
 800e53a:	2301      	movlt	r3, #1
 800e53c:	f8db 001c 	ldr.w	r0, [fp, #28]
 800e540:	2100      	movs	r1, #0
 800e542:	2204      	movs	r2, #4
 800e544:	f102 0514 	add.w	r5, r2, #20
 800e548:	429d      	cmp	r5, r3
 800e54a:	d91f      	bls.n	800e58c <_dtoa_r+0x2a4>
 800e54c:	6041      	str	r1, [r0, #4]
 800e54e:	4658      	mov	r0, fp
 800e550:	f000 fd8e 	bl	800f070 <_Balloc>
 800e554:	4682      	mov	sl, r0
 800e556:	2800      	cmp	r0, #0
 800e558:	d13c      	bne.n	800e5d4 <_dtoa_r+0x2ec>
 800e55a:	4b1b      	ldr	r3, [pc, #108]	@ (800e5c8 <_dtoa_r+0x2e0>)
 800e55c:	4602      	mov	r2, r0
 800e55e:	f240 11af 	movw	r1, #431	@ 0x1af
 800e562:	e6d8      	b.n	800e316 <_dtoa_r+0x2e>
 800e564:	2301      	movs	r3, #1
 800e566:	e7e0      	b.n	800e52a <_dtoa_r+0x242>
 800e568:	2401      	movs	r4, #1
 800e56a:	2300      	movs	r3, #0
 800e56c:	9309      	str	r3, [sp, #36]	@ 0x24
 800e56e:	940b      	str	r4, [sp, #44]	@ 0x2c
 800e570:	f04f 33ff 	mov.w	r3, #4294967295
 800e574:	9300      	str	r3, [sp, #0]
 800e576:	9307      	str	r3, [sp, #28]
 800e578:	2200      	movs	r2, #0
 800e57a:	2312      	movs	r3, #18
 800e57c:	e7d0      	b.n	800e520 <_dtoa_r+0x238>
 800e57e:	2301      	movs	r3, #1
 800e580:	930b      	str	r3, [sp, #44]	@ 0x2c
 800e582:	e7f5      	b.n	800e570 <_dtoa_r+0x288>
 800e584:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e586:	9300      	str	r3, [sp, #0]
 800e588:	9307      	str	r3, [sp, #28]
 800e58a:	e7d7      	b.n	800e53c <_dtoa_r+0x254>
 800e58c:	3101      	adds	r1, #1
 800e58e:	0052      	lsls	r2, r2, #1
 800e590:	e7d8      	b.n	800e544 <_dtoa_r+0x25c>
 800e592:	bf00      	nop
 800e594:	f3af 8000 	nop.w
 800e598:	636f4361 	.word	0x636f4361
 800e59c:	3fd287a7 	.word	0x3fd287a7
 800e5a0:	8b60c8b3 	.word	0x8b60c8b3
 800e5a4:	3fc68a28 	.word	0x3fc68a28
 800e5a8:	509f79fb 	.word	0x509f79fb
 800e5ac:	3fd34413 	.word	0x3fd34413
 800e5b0:	08013274 	.word	0x08013274
 800e5b4:	0801328b 	.word	0x0801328b
 800e5b8:	7ff00000 	.word	0x7ff00000
 800e5bc:	080135d1 	.word	0x080135d1
 800e5c0:	3ff80000 	.word	0x3ff80000
 800e5c4:	08013388 	.word	0x08013388
 800e5c8:	080132e3 	.word	0x080132e3
 800e5cc:	08013270 	.word	0x08013270
 800e5d0:	080135d0 	.word	0x080135d0
 800e5d4:	f8db 301c 	ldr.w	r3, [fp, #28]
 800e5d8:	6018      	str	r0, [r3, #0]
 800e5da:	9b07      	ldr	r3, [sp, #28]
 800e5dc:	2b0e      	cmp	r3, #14
 800e5de:	f200 80a4 	bhi.w	800e72a <_dtoa_r+0x442>
 800e5e2:	2c00      	cmp	r4, #0
 800e5e4:	f000 80a1 	beq.w	800e72a <_dtoa_r+0x442>
 800e5e8:	2f00      	cmp	r7, #0
 800e5ea:	dd33      	ble.n	800e654 <_dtoa_r+0x36c>
 800e5ec:	4bad      	ldr	r3, [pc, #692]	@ (800e8a4 <_dtoa_r+0x5bc>)
 800e5ee:	f007 020f 	and.w	r2, r7, #15
 800e5f2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e5f6:	ed93 7b00 	vldr	d7, [r3]
 800e5fa:	05f8      	lsls	r0, r7, #23
 800e5fc:	ed8d 7b04 	vstr	d7, [sp, #16]
 800e600:	ea4f 1427 	mov.w	r4, r7, asr #4
 800e604:	d516      	bpl.n	800e634 <_dtoa_r+0x34c>
 800e606:	4ba8      	ldr	r3, [pc, #672]	@ (800e8a8 <_dtoa_r+0x5c0>)
 800e608:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800e60c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800e610:	f7f2 f924 	bl	800085c <__aeabi_ddiv>
 800e614:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e618:	f004 040f 	and.w	r4, r4, #15
 800e61c:	2603      	movs	r6, #3
 800e61e:	4da2      	ldr	r5, [pc, #648]	@ (800e8a8 <_dtoa_r+0x5c0>)
 800e620:	b954      	cbnz	r4, 800e638 <_dtoa_r+0x350>
 800e622:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e626:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e62a:	f7f2 f917 	bl	800085c <__aeabi_ddiv>
 800e62e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e632:	e028      	b.n	800e686 <_dtoa_r+0x39e>
 800e634:	2602      	movs	r6, #2
 800e636:	e7f2      	b.n	800e61e <_dtoa_r+0x336>
 800e638:	07e1      	lsls	r1, r4, #31
 800e63a:	d508      	bpl.n	800e64e <_dtoa_r+0x366>
 800e63c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e640:	e9d5 2300 	ldrd	r2, r3, [r5]
 800e644:	f7f1 ffe0 	bl	8000608 <__aeabi_dmul>
 800e648:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e64c:	3601      	adds	r6, #1
 800e64e:	1064      	asrs	r4, r4, #1
 800e650:	3508      	adds	r5, #8
 800e652:	e7e5      	b.n	800e620 <_dtoa_r+0x338>
 800e654:	f000 80d2 	beq.w	800e7fc <_dtoa_r+0x514>
 800e658:	427c      	negs	r4, r7
 800e65a:	4b92      	ldr	r3, [pc, #584]	@ (800e8a4 <_dtoa_r+0x5bc>)
 800e65c:	4d92      	ldr	r5, [pc, #584]	@ (800e8a8 <_dtoa_r+0x5c0>)
 800e65e:	f004 020f 	and.w	r2, r4, #15
 800e662:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e666:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e66a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800e66e:	f7f1 ffcb 	bl	8000608 <__aeabi_dmul>
 800e672:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e676:	1124      	asrs	r4, r4, #4
 800e678:	2300      	movs	r3, #0
 800e67a:	2602      	movs	r6, #2
 800e67c:	2c00      	cmp	r4, #0
 800e67e:	f040 80b2 	bne.w	800e7e6 <_dtoa_r+0x4fe>
 800e682:	2b00      	cmp	r3, #0
 800e684:	d1d3      	bne.n	800e62e <_dtoa_r+0x346>
 800e686:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800e688:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800e68c:	2b00      	cmp	r3, #0
 800e68e:	f000 80b7 	beq.w	800e800 <_dtoa_r+0x518>
 800e692:	4b86      	ldr	r3, [pc, #536]	@ (800e8ac <_dtoa_r+0x5c4>)
 800e694:	2200      	movs	r2, #0
 800e696:	4620      	mov	r0, r4
 800e698:	4629      	mov	r1, r5
 800e69a:	f7f2 fa27 	bl	8000aec <__aeabi_dcmplt>
 800e69e:	2800      	cmp	r0, #0
 800e6a0:	f000 80ae 	beq.w	800e800 <_dtoa_r+0x518>
 800e6a4:	9b07      	ldr	r3, [sp, #28]
 800e6a6:	2b00      	cmp	r3, #0
 800e6a8:	f000 80aa 	beq.w	800e800 <_dtoa_r+0x518>
 800e6ac:	9b00      	ldr	r3, [sp, #0]
 800e6ae:	2b00      	cmp	r3, #0
 800e6b0:	dd37      	ble.n	800e722 <_dtoa_r+0x43a>
 800e6b2:	1e7b      	subs	r3, r7, #1
 800e6b4:	9304      	str	r3, [sp, #16]
 800e6b6:	4620      	mov	r0, r4
 800e6b8:	4b7d      	ldr	r3, [pc, #500]	@ (800e8b0 <_dtoa_r+0x5c8>)
 800e6ba:	2200      	movs	r2, #0
 800e6bc:	4629      	mov	r1, r5
 800e6be:	f7f1 ffa3 	bl	8000608 <__aeabi_dmul>
 800e6c2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e6c6:	9c00      	ldr	r4, [sp, #0]
 800e6c8:	3601      	adds	r6, #1
 800e6ca:	4630      	mov	r0, r6
 800e6cc:	f7f1 ff32 	bl	8000534 <__aeabi_i2d>
 800e6d0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800e6d4:	f7f1 ff98 	bl	8000608 <__aeabi_dmul>
 800e6d8:	4b76      	ldr	r3, [pc, #472]	@ (800e8b4 <_dtoa_r+0x5cc>)
 800e6da:	2200      	movs	r2, #0
 800e6dc:	f7f1 fdde 	bl	800029c <__adddf3>
 800e6e0:	4605      	mov	r5, r0
 800e6e2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800e6e6:	2c00      	cmp	r4, #0
 800e6e8:	f040 808d 	bne.w	800e806 <_dtoa_r+0x51e>
 800e6ec:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e6f0:	4b71      	ldr	r3, [pc, #452]	@ (800e8b8 <_dtoa_r+0x5d0>)
 800e6f2:	2200      	movs	r2, #0
 800e6f4:	f7f1 fdd0 	bl	8000298 <__aeabi_dsub>
 800e6f8:	4602      	mov	r2, r0
 800e6fa:	460b      	mov	r3, r1
 800e6fc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800e700:	462a      	mov	r2, r5
 800e702:	4633      	mov	r3, r6
 800e704:	f7f2 fa10 	bl	8000b28 <__aeabi_dcmpgt>
 800e708:	2800      	cmp	r0, #0
 800e70a:	f040 828b 	bne.w	800ec24 <_dtoa_r+0x93c>
 800e70e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e712:	462a      	mov	r2, r5
 800e714:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800e718:	f7f2 f9e8 	bl	8000aec <__aeabi_dcmplt>
 800e71c:	2800      	cmp	r0, #0
 800e71e:	f040 8128 	bne.w	800e972 <_dtoa_r+0x68a>
 800e722:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800e726:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800e72a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800e72c:	2b00      	cmp	r3, #0
 800e72e:	f2c0 815a 	blt.w	800e9e6 <_dtoa_r+0x6fe>
 800e732:	2f0e      	cmp	r7, #14
 800e734:	f300 8157 	bgt.w	800e9e6 <_dtoa_r+0x6fe>
 800e738:	4b5a      	ldr	r3, [pc, #360]	@ (800e8a4 <_dtoa_r+0x5bc>)
 800e73a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800e73e:	ed93 7b00 	vldr	d7, [r3]
 800e742:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e744:	2b00      	cmp	r3, #0
 800e746:	ed8d 7b00 	vstr	d7, [sp]
 800e74a:	da03      	bge.n	800e754 <_dtoa_r+0x46c>
 800e74c:	9b07      	ldr	r3, [sp, #28]
 800e74e:	2b00      	cmp	r3, #0
 800e750:	f340 8101 	ble.w	800e956 <_dtoa_r+0x66e>
 800e754:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800e758:	4656      	mov	r6, sl
 800e75a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e75e:	4620      	mov	r0, r4
 800e760:	4629      	mov	r1, r5
 800e762:	f7f2 f87b 	bl	800085c <__aeabi_ddiv>
 800e766:	f7f2 f9ff 	bl	8000b68 <__aeabi_d2iz>
 800e76a:	4680      	mov	r8, r0
 800e76c:	f7f1 fee2 	bl	8000534 <__aeabi_i2d>
 800e770:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e774:	f7f1 ff48 	bl	8000608 <__aeabi_dmul>
 800e778:	4602      	mov	r2, r0
 800e77a:	460b      	mov	r3, r1
 800e77c:	4620      	mov	r0, r4
 800e77e:	4629      	mov	r1, r5
 800e780:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800e784:	f7f1 fd88 	bl	8000298 <__aeabi_dsub>
 800e788:	f806 4b01 	strb.w	r4, [r6], #1
 800e78c:	9d07      	ldr	r5, [sp, #28]
 800e78e:	eba6 040a 	sub.w	r4, r6, sl
 800e792:	42a5      	cmp	r5, r4
 800e794:	4602      	mov	r2, r0
 800e796:	460b      	mov	r3, r1
 800e798:	f040 8117 	bne.w	800e9ca <_dtoa_r+0x6e2>
 800e79c:	f7f1 fd7e 	bl	800029c <__adddf3>
 800e7a0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e7a4:	4604      	mov	r4, r0
 800e7a6:	460d      	mov	r5, r1
 800e7a8:	f7f2 f9be 	bl	8000b28 <__aeabi_dcmpgt>
 800e7ac:	2800      	cmp	r0, #0
 800e7ae:	f040 80f9 	bne.w	800e9a4 <_dtoa_r+0x6bc>
 800e7b2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e7b6:	4620      	mov	r0, r4
 800e7b8:	4629      	mov	r1, r5
 800e7ba:	f7f2 f98d 	bl	8000ad8 <__aeabi_dcmpeq>
 800e7be:	b118      	cbz	r0, 800e7c8 <_dtoa_r+0x4e0>
 800e7c0:	f018 0f01 	tst.w	r8, #1
 800e7c4:	f040 80ee 	bne.w	800e9a4 <_dtoa_r+0x6bc>
 800e7c8:	4649      	mov	r1, r9
 800e7ca:	4658      	mov	r0, fp
 800e7cc:	f000 fc90 	bl	800f0f0 <_Bfree>
 800e7d0:	2300      	movs	r3, #0
 800e7d2:	7033      	strb	r3, [r6, #0]
 800e7d4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800e7d6:	3701      	adds	r7, #1
 800e7d8:	601f      	str	r7, [r3, #0]
 800e7da:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800e7dc:	2b00      	cmp	r3, #0
 800e7de:	f000 831d 	beq.w	800ee1c <_dtoa_r+0xb34>
 800e7e2:	601e      	str	r6, [r3, #0]
 800e7e4:	e31a      	b.n	800ee1c <_dtoa_r+0xb34>
 800e7e6:	07e2      	lsls	r2, r4, #31
 800e7e8:	d505      	bpl.n	800e7f6 <_dtoa_r+0x50e>
 800e7ea:	e9d5 2300 	ldrd	r2, r3, [r5]
 800e7ee:	f7f1 ff0b 	bl	8000608 <__aeabi_dmul>
 800e7f2:	3601      	adds	r6, #1
 800e7f4:	2301      	movs	r3, #1
 800e7f6:	1064      	asrs	r4, r4, #1
 800e7f8:	3508      	adds	r5, #8
 800e7fa:	e73f      	b.n	800e67c <_dtoa_r+0x394>
 800e7fc:	2602      	movs	r6, #2
 800e7fe:	e742      	b.n	800e686 <_dtoa_r+0x39e>
 800e800:	9c07      	ldr	r4, [sp, #28]
 800e802:	9704      	str	r7, [sp, #16]
 800e804:	e761      	b.n	800e6ca <_dtoa_r+0x3e2>
 800e806:	4b27      	ldr	r3, [pc, #156]	@ (800e8a4 <_dtoa_r+0x5bc>)
 800e808:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800e80a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800e80e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800e812:	4454      	add	r4, sl
 800e814:	2900      	cmp	r1, #0
 800e816:	d053      	beq.n	800e8c0 <_dtoa_r+0x5d8>
 800e818:	4928      	ldr	r1, [pc, #160]	@ (800e8bc <_dtoa_r+0x5d4>)
 800e81a:	2000      	movs	r0, #0
 800e81c:	f7f2 f81e 	bl	800085c <__aeabi_ddiv>
 800e820:	4633      	mov	r3, r6
 800e822:	462a      	mov	r2, r5
 800e824:	f7f1 fd38 	bl	8000298 <__aeabi_dsub>
 800e828:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800e82c:	4656      	mov	r6, sl
 800e82e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e832:	f7f2 f999 	bl	8000b68 <__aeabi_d2iz>
 800e836:	4605      	mov	r5, r0
 800e838:	f7f1 fe7c 	bl	8000534 <__aeabi_i2d>
 800e83c:	4602      	mov	r2, r0
 800e83e:	460b      	mov	r3, r1
 800e840:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e844:	f7f1 fd28 	bl	8000298 <__aeabi_dsub>
 800e848:	3530      	adds	r5, #48	@ 0x30
 800e84a:	4602      	mov	r2, r0
 800e84c:	460b      	mov	r3, r1
 800e84e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800e852:	f806 5b01 	strb.w	r5, [r6], #1
 800e856:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800e85a:	f7f2 f947 	bl	8000aec <__aeabi_dcmplt>
 800e85e:	2800      	cmp	r0, #0
 800e860:	d171      	bne.n	800e946 <_dtoa_r+0x65e>
 800e862:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800e866:	4911      	ldr	r1, [pc, #68]	@ (800e8ac <_dtoa_r+0x5c4>)
 800e868:	2000      	movs	r0, #0
 800e86a:	f7f1 fd15 	bl	8000298 <__aeabi_dsub>
 800e86e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800e872:	f7f2 f93b 	bl	8000aec <__aeabi_dcmplt>
 800e876:	2800      	cmp	r0, #0
 800e878:	f040 8095 	bne.w	800e9a6 <_dtoa_r+0x6be>
 800e87c:	42a6      	cmp	r6, r4
 800e87e:	f43f af50 	beq.w	800e722 <_dtoa_r+0x43a>
 800e882:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800e886:	4b0a      	ldr	r3, [pc, #40]	@ (800e8b0 <_dtoa_r+0x5c8>)
 800e888:	2200      	movs	r2, #0
 800e88a:	f7f1 febd 	bl	8000608 <__aeabi_dmul>
 800e88e:	4b08      	ldr	r3, [pc, #32]	@ (800e8b0 <_dtoa_r+0x5c8>)
 800e890:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800e894:	2200      	movs	r2, #0
 800e896:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e89a:	f7f1 feb5 	bl	8000608 <__aeabi_dmul>
 800e89e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e8a2:	e7c4      	b.n	800e82e <_dtoa_r+0x546>
 800e8a4:	08013388 	.word	0x08013388
 800e8a8:	08013360 	.word	0x08013360
 800e8ac:	3ff00000 	.word	0x3ff00000
 800e8b0:	40240000 	.word	0x40240000
 800e8b4:	401c0000 	.word	0x401c0000
 800e8b8:	40140000 	.word	0x40140000
 800e8bc:	3fe00000 	.word	0x3fe00000
 800e8c0:	4631      	mov	r1, r6
 800e8c2:	4628      	mov	r0, r5
 800e8c4:	f7f1 fea0 	bl	8000608 <__aeabi_dmul>
 800e8c8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800e8cc:	9415      	str	r4, [sp, #84]	@ 0x54
 800e8ce:	4656      	mov	r6, sl
 800e8d0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e8d4:	f7f2 f948 	bl	8000b68 <__aeabi_d2iz>
 800e8d8:	4605      	mov	r5, r0
 800e8da:	f7f1 fe2b 	bl	8000534 <__aeabi_i2d>
 800e8de:	4602      	mov	r2, r0
 800e8e0:	460b      	mov	r3, r1
 800e8e2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e8e6:	f7f1 fcd7 	bl	8000298 <__aeabi_dsub>
 800e8ea:	3530      	adds	r5, #48	@ 0x30
 800e8ec:	f806 5b01 	strb.w	r5, [r6], #1
 800e8f0:	4602      	mov	r2, r0
 800e8f2:	460b      	mov	r3, r1
 800e8f4:	42a6      	cmp	r6, r4
 800e8f6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800e8fa:	f04f 0200 	mov.w	r2, #0
 800e8fe:	d124      	bne.n	800e94a <_dtoa_r+0x662>
 800e900:	4bac      	ldr	r3, [pc, #688]	@ (800ebb4 <_dtoa_r+0x8cc>)
 800e902:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800e906:	f7f1 fcc9 	bl	800029c <__adddf3>
 800e90a:	4602      	mov	r2, r0
 800e90c:	460b      	mov	r3, r1
 800e90e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e912:	f7f2 f909 	bl	8000b28 <__aeabi_dcmpgt>
 800e916:	2800      	cmp	r0, #0
 800e918:	d145      	bne.n	800e9a6 <_dtoa_r+0x6be>
 800e91a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800e91e:	49a5      	ldr	r1, [pc, #660]	@ (800ebb4 <_dtoa_r+0x8cc>)
 800e920:	2000      	movs	r0, #0
 800e922:	f7f1 fcb9 	bl	8000298 <__aeabi_dsub>
 800e926:	4602      	mov	r2, r0
 800e928:	460b      	mov	r3, r1
 800e92a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e92e:	f7f2 f8dd 	bl	8000aec <__aeabi_dcmplt>
 800e932:	2800      	cmp	r0, #0
 800e934:	f43f aef5 	beq.w	800e722 <_dtoa_r+0x43a>
 800e938:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800e93a:	1e73      	subs	r3, r6, #1
 800e93c:	9315      	str	r3, [sp, #84]	@ 0x54
 800e93e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800e942:	2b30      	cmp	r3, #48	@ 0x30
 800e944:	d0f8      	beq.n	800e938 <_dtoa_r+0x650>
 800e946:	9f04      	ldr	r7, [sp, #16]
 800e948:	e73e      	b.n	800e7c8 <_dtoa_r+0x4e0>
 800e94a:	4b9b      	ldr	r3, [pc, #620]	@ (800ebb8 <_dtoa_r+0x8d0>)
 800e94c:	f7f1 fe5c 	bl	8000608 <__aeabi_dmul>
 800e950:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e954:	e7bc      	b.n	800e8d0 <_dtoa_r+0x5e8>
 800e956:	d10c      	bne.n	800e972 <_dtoa_r+0x68a>
 800e958:	4b98      	ldr	r3, [pc, #608]	@ (800ebbc <_dtoa_r+0x8d4>)
 800e95a:	2200      	movs	r2, #0
 800e95c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e960:	f7f1 fe52 	bl	8000608 <__aeabi_dmul>
 800e964:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800e968:	f7f2 f8d4 	bl	8000b14 <__aeabi_dcmpge>
 800e96c:	2800      	cmp	r0, #0
 800e96e:	f000 8157 	beq.w	800ec20 <_dtoa_r+0x938>
 800e972:	2400      	movs	r4, #0
 800e974:	4625      	mov	r5, r4
 800e976:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e978:	43db      	mvns	r3, r3
 800e97a:	9304      	str	r3, [sp, #16]
 800e97c:	4656      	mov	r6, sl
 800e97e:	2700      	movs	r7, #0
 800e980:	4621      	mov	r1, r4
 800e982:	4658      	mov	r0, fp
 800e984:	f000 fbb4 	bl	800f0f0 <_Bfree>
 800e988:	2d00      	cmp	r5, #0
 800e98a:	d0dc      	beq.n	800e946 <_dtoa_r+0x65e>
 800e98c:	b12f      	cbz	r7, 800e99a <_dtoa_r+0x6b2>
 800e98e:	42af      	cmp	r7, r5
 800e990:	d003      	beq.n	800e99a <_dtoa_r+0x6b2>
 800e992:	4639      	mov	r1, r7
 800e994:	4658      	mov	r0, fp
 800e996:	f000 fbab 	bl	800f0f0 <_Bfree>
 800e99a:	4629      	mov	r1, r5
 800e99c:	4658      	mov	r0, fp
 800e99e:	f000 fba7 	bl	800f0f0 <_Bfree>
 800e9a2:	e7d0      	b.n	800e946 <_dtoa_r+0x65e>
 800e9a4:	9704      	str	r7, [sp, #16]
 800e9a6:	4633      	mov	r3, r6
 800e9a8:	461e      	mov	r6, r3
 800e9aa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e9ae:	2a39      	cmp	r2, #57	@ 0x39
 800e9b0:	d107      	bne.n	800e9c2 <_dtoa_r+0x6da>
 800e9b2:	459a      	cmp	sl, r3
 800e9b4:	d1f8      	bne.n	800e9a8 <_dtoa_r+0x6c0>
 800e9b6:	9a04      	ldr	r2, [sp, #16]
 800e9b8:	3201      	adds	r2, #1
 800e9ba:	9204      	str	r2, [sp, #16]
 800e9bc:	2230      	movs	r2, #48	@ 0x30
 800e9be:	f88a 2000 	strb.w	r2, [sl]
 800e9c2:	781a      	ldrb	r2, [r3, #0]
 800e9c4:	3201      	adds	r2, #1
 800e9c6:	701a      	strb	r2, [r3, #0]
 800e9c8:	e7bd      	b.n	800e946 <_dtoa_r+0x65e>
 800e9ca:	4b7b      	ldr	r3, [pc, #492]	@ (800ebb8 <_dtoa_r+0x8d0>)
 800e9cc:	2200      	movs	r2, #0
 800e9ce:	f7f1 fe1b 	bl	8000608 <__aeabi_dmul>
 800e9d2:	2200      	movs	r2, #0
 800e9d4:	2300      	movs	r3, #0
 800e9d6:	4604      	mov	r4, r0
 800e9d8:	460d      	mov	r5, r1
 800e9da:	f7f2 f87d 	bl	8000ad8 <__aeabi_dcmpeq>
 800e9de:	2800      	cmp	r0, #0
 800e9e0:	f43f aebb 	beq.w	800e75a <_dtoa_r+0x472>
 800e9e4:	e6f0      	b.n	800e7c8 <_dtoa_r+0x4e0>
 800e9e6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800e9e8:	2a00      	cmp	r2, #0
 800e9ea:	f000 80db 	beq.w	800eba4 <_dtoa_r+0x8bc>
 800e9ee:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e9f0:	2a01      	cmp	r2, #1
 800e9f2:	f300 80bf 	bgt.w	800eb74 <_dtoa_r+0x88c>
 800e9f6:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800e9f8:	2a00      	cmp	r2, #0
 800e9fa:	f000 80b7 	beq.w	800eb6c <_dtoa_r+0x884>
 800e9fe:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800ea02:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800ea04:	4646      	mov	r6, r8
 800ea06:	9a08      	ldr	r2, [sp, #32]
 800ea08:	2101      	movs	r1, #1
 800ea0a:	441a      	add	r2, r3
 800ea0c:	4658      	mov	r0, fp
 800ea0e:	4498      	add	r8, r3
 800ea10:	9208      	str	r2, [sp, #32]
 800ea12:	f000 fc6b 	bl	800f2ec <__i2b>
 800ea16:	4605      	mov	r5, r0
 800ea18:	b15e      	cbz	r6, 800ea32 <_dtoa_r+0x74a>
 800ea1a:	9b08      	ldr	r3, [sp, #32]
 800ea1c:	2b00      	cmp	r3, #0
 800ea1e:	dd08      	ble.n	800ea32 <_dtoa_r+0x74a>
 800ea20:	42b3      	cmp	r3, r6
 800ea22:	9a08      	ldr	r2, [sp, #32]
 800ea24:	bfa8      	it	ge
 800ea26:	4633      	movge	r3, r6
 800ea28:	eba8 0803 	sub.w	r8, r8, r3
 800ea2c:	1af6      	subs	r6, r6, r3
 800ea2e:	1ad3      	subs	r3, r2, r3
 800ea30:	9308      	str	r3, [sp, #32]
 800ea32:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ea34:	b1f3      	cbz	r3, 800ea74 <_dtoa_r+0x78c>
 800ea36:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ea38:	2b00      	cmp	r3, #0
 800ea3a:	f000 80b7 	beq.w	800ebac <_dtoa_r+0x8c4>
 800ea3e:	b18c      	cbz	r4, 800ea64 <_dtoa_r+0x77c>
 800ea40:	4629      	mov	r1, r5
 800ea42:	4622      	mov	r2, r4
 800ea44:	4658      	mov	r0, fp
 800ea46:	f000 fd11 	bl	800f46c <__pow5mult>
 800ea4a:	464a      	mov	r2, r9
 800ea4c:	4601      	mov	r1, r0
 800ea4e:	4605      	mov	r5, r0
 800ea50:	4658      	mov	r0, fp
 800ea52:	f000 fc61 	bl	800f318 <__multiply>
 800ea56:	4649      	mov	r1, r9
 800ea58:	9004      	str	r0, [sp, #16]
 800ea5a:	4658      	mov	r0, fp
 800ea5c:	f000 fb48 	bl	800f0f0 <_Bfree>
 800ea60:	9b04      	ldr	r3, [sp, #16]
 800ea62:	4699      	mov	r9, r3
 800ea64:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ea66:	1b1a      	subs	r2, r3, r4
 800ea68:	d004      	beq.n	800ea74 <_dtoa_r+0x78c>
 800ea6a:	4649      	mov	r1, r9
 800ea6c:	4658      	mov	r0, fp
 800ea6e:	f000 fcfd 	bl	800f46c <__pow5mult>
 800ea72:	4681      	mov	r9, r0
 800ea74:	2101      	movs	r1, #1
 800ea76:	4658      	mov	r0, fp
 800ea78:	f000 fc38 	bl	800f2ec <__i2b>
 800ea7c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ea7e:	4604      	mov	r4, r0
 800ea80:	2b00      	cmp	r3, #0
 800ea82:	f000 81cf 	beq.w	800ee24 <_dtoa_r+0xb3c>
 800ea86:	461a      	mov	r2, r3
 800ea88:	4601      	mov	r1, r0
 800ea8a:	4658      	mov	r0, fp
 800ea8c:	f000 fcee 	bl	800f46c <__pow5mult>
 800ea90:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ea92:	2b01      	cmp	r3, #1
 800ea94:	4604      	mov	r4, r0
 800ea96:	f300 8095 	bgt.w	800ebc4 <_dtoa_r+0x8dc>
 800ea9a:	9b02      	ldr	r3, [sp, #8]
 800ea9c:	2b00      	cmp	r3, #0
 800ea9e:	f040 8087 	bne.w	800ebb0 <_dtoa_r+0x8c8>
 800eaa2:	9b03      	ldr	r3, [sp, #12]
 800eaa4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800eaa8:	2b00      	cmp	r3, #0
 800eaaa:	f040 8089 	bne.w	800ebc0 <_dtoa_r+0x8d8>
 800eaae:	9b03      	ldr	r3, [sp, #12]
 800eab0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800eab4:	0d1b      	lsrs	r3, r3, #20
 800eab6:	051b      	lsls	r3, r3, #20
 800eab8:	b12b      	cbz	r3, 800eac6 <_dtoa_r+0x7de>
 800eaba:	9b08      	ldr	r3, [sp, #32]
 800eabc:	3301      	adds	r3, #1
 800eabe:	9308      	str	r3, [sp, #32]
 800eac0:	f108 0801 	add.w	r8, r8, #1
 800eac4:	2301      	movs	r3, #1
 800eac6:	930a      	str	r3, [sp, #40]	@ 0x28
 800eac8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800eaca:	2b00      	cmp	r3, #0
 800eacc:	f000 81b0 	beq.w	800ee30 <_dtoa_r+0xb48>
 800ead0:	6923      	ldr	r3, [r4, #16]
 800ead2:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800ead6:	6918      	ldr	r0, [r3, #16]
 800ead8:	f000 fbbc 	bl	800f254 <__hi0bits>
 800eadc:	f1c0 0020 	rsb	r0, r0, #32
 800eae0:	9b08      	ldr	r3, [sp, #32]
 800eae2:	4418      	add	r0, r3
 800eae4:	f010 001f 	ands.w	r0, r0, #31
 800eae8:	d077      	beq.n	800ebda <_dtoa_r+0x8f2>
 800eaea:	f1c0 0320 	rsb	r3, r0, #32
 800eaee:	2b04      	cmp	r3, #4
 800eaf0:	dd6b      	ble.n	800ebca <_dtoa_r+0x8e2>
 800eaf2:	9b08      	ldr	r3, [sp, #32]
 800eaf4:	f1c0 001c 	rsb	r0, r0, #28
 800eaf8:	4403      	add	r3, r0
 800eafa:	4480      	add	r8, r0
 800eafc:	4406      	add	r6, r0
 800eafe:	9308      	str	r3, [sp, #32]
 800eb00:	f1b8 0f00 	cmp.w	r8, #0
 800eb04:	dd05      	ble.n	800eb12 <_dtoa_r+0x82a>
 800eb06:	4649      	mov	r1, r9
 800eb08:	4642      	mov	r2, r8
 800eb0a:	4658      	mov	r0, fp
 800eb0c:	f000 fd08 	bl	800f520 <__lshift>
 800eb10:	4681      	mov	r9, r0
 800eb12:	9b08      	ldr	r3, [sp, #32]
 800eb14:	2b00      	cmp	r3, #0
 800eb16:	dd05      	ble.n	800eb24 <_dtoa_r+0x83c>
 800eb18:	4621      	mov	r1, r4
 800eb1a:	461a      	mov	r2, r3
 800eb1c:	4658      	mov	r0, fp
 800eb1e:	f000 fcff 	bl	800f520 <__lshift>
 800eb22:	4604      	mov	r4, r0
 800eb24:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800eb26:	2b00      	cmp	r3, #0
 800eb28:	d059      	beq.n	800ebde <_dtoa_r+0x8f6>
 800eb2a:	4621      	mov	r1, r4
 800eb2c:	4648      	mov	r0, r9
 800eb2e:	f000 fd63 	bl	800f5f8 <__mcmp>
 800eb32:	2800      	cmp	r0, #0
 800eb34:	da53      	bge.n	800ebde <_dtoa_r+0x8f6>
 800eb36:	1e7b      	subs	r3, r7, #1
 800eb38:	9304      	str	r3, [sp, #16]
 800eb3a:	4649      	mov	r1, r9
 800eb3c:	2300      	movs	r3, #0
 800eb3e:	220a      	movs	r2, #10
 800eb40:	4658      	mov	r0, fp
 800eb42:	f000 faf7 	bl	800f134 <__multadd>
 800eb46:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800eb48:	4681      	mov	r9, r0
 800eb4a:	2b00      	cmp	r3, #0
 800eb4c:	f000 8172 	beq.w	800ee34 <_dtoa_r+0xb4c>
 800eb50:	2300      	movs	r3, #0
 800eb52:	4629      	mov	r1, r5
 800eb54:	220a      	movs	r2, #10
 800eb56:	4658      	mov	r0, fp
 800eb58:	f000 faec 	bl	800f134 <__multadd>
 800eb5c:	9b00      	ldr	r3, [sp, #0]
 800eb5e:	2b00      	cmp	r3, #0
 800eb60:	4605      	mov	r5, r0
 800eb62:	dc67      	bgt.n	800ec34 <_dtoa_r+0x94c>
 800eb64:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800eb66:	2b02      	cmp	r3, #2
 800eb68:	dc41      	bgt.n	800ebee <_dtoa_r+0x906>
 800eb6a:	e063      	b.n	800ec34 <_dtoa_r+0x94c>
 800eb6c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800eb6e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800eb72:	e746      	b.n	800ea02 <_dtoa_r+0x71a>
 800eb74:	9b07      	ldr	r3, [sp, #28]
 800eb76:	1e5c      	subs	r4, r3, #1
 800eb78:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800eb7a:	42a3      	cmp	r3, r4
 800eb7c:	bfbf      	itttt	lt
 800eb7e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800eb80:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800eb82:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800eb84:	1ae3      	sublt	r3, r4, r3
 800eb86:	bfb4      	ite	lt
 800eb88:	18d2      	addlt	r2, r2, r3
 800eb8a:	1b1c      	subge	r4, r3, r4
 800eb8c:	9b07      	ldr	r3, [sp, #28]
 800eb8e:	bfbc      	itt	lt
 800eb90:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800eb92:	2400      	movlt	r4, #0
 800eb94:	2b00      	cmp	r3, #0
 800eb96:	bfb5      	itete	lt
 800eb98:	eba8 0603 	sublt.w	r6, r8, r3
 800eb9c:	9b07      	ldrge	r3, [sp, #28]
 800eb9e:	2300      	movlt	r3, #0
 800eba0:	4646      	movge	r6, r8
 800eba2:	e730      	b.n	800ea06 <_dtoa_r+0x71e>
 800eba4:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800eba6:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800eba8:	4646      	mov	r6, r8
 800ebaa:	e735      	b.n	800ea18 <_dtoa_r+0x730>
 800ebac:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ebae:	e75c      	b.n	800ea6a <_dtoa_r+0x782>
 800ebb0:	2300      	movs	r3, #0
 800ebb2:	e788      	b.n	800eac6 <_dtoa_r+0x7de>
 800ebb4:	3fe00000 	.word	0x3fe00000
 800ebb8:	40240000 	.word	0x40240000
 800ebbc:	40140000 	.word	0x40140000
 800ebc0:	9b02      	ldr	r3, [sp, #8]
 800ebc2:	e780      	b.n	800eac6 <_dtoa_r+0x7de>
 800ebc4:	2300      	movs	r3, #0
 800ebc6:	930a      	str	r3, [sp, #40]	@ 0x28
 800ebc8:	e782      	b.n	800ead0 <_dtoa_r+0x7e8>
 800ebca:	d099      	beq.n	800eb00 <_dtoa_r+0x818>
 800ebcc:	9a08      	ldr	r2, [sp, #32]
 800ebce:	331c      	adds	r3, #28
 800ebd0:	441a      	add	r2, r3
 800ebd2:	4498      	add	r8, r3
 800ebd4:	441e      	add	r6, r3
 800ebd6:	9208      	str	r2, [sp, #32]
 800ebd8:	e792      	b.n	800eb00 <_dtoa_r+0x818>
 800ebda:	4603      	mov	r3, r0
 800ebdc:	e7f6      	b.n	800ebcc <_dtoa_r+0x8e4>
 800ebde:	9b07      	ldr	r3, [sp, #28]
 800ebe0:	9704      	str	r7, [sp, #16]
 800ebe2:	2b00      	cmp	r3, #0
 800ebe4:	dc20      	bgt.n	800ec28 <_dtoa_r+0x940>
 800ebe6:	9300      	str	r3, [sp, #0]
 800ebe8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ebea:	2b02      	cmp	r3, #2
 800ebec:	dd1e      	ble.n	800ec2c <_dtoa_r+0x944>
 800ebee:	9b00      	ldr	r3, [sp, #0]
 800ebf0:	2b00      	cmp	r3, #0
 800ebf2:	f47f aec0 	bne.w	800e976 <_dtoa_r+0x68e>
 800ebf6:	4621      	mov	r1, r4
 800ebf8:	2205      	movs	r2, #5
 800ebfa:	4658      	mov	r0, fp
 800ebfc:	f000 fa9a 	bl	800f134 <__multadd>
 800ec00:	4601      	mov	r1, r0
 800ec02:	4604      	mov	r4, r0
 800ec04:	4648      	mov	r0, r9
 800ec06:	f000 fcf7 	bl	800f5f8 <__mcmp>
 800ec0a:	2800      	cmp	r0, #0
 800ec0c:	f77f aeb3 	ble.w	800e976 <_dtoa_r+0x68e>
 800ec10:	4656      	mov	r6, sl
 800ec12:	2331      	movs	r3, #49	@ 0x31
 800ec14:	f806 3b01 	strb.w	r3, [r6], #1
 800ec18:	9b04      	ldr	r3, [sp, #16]
 800ec1a:	3301      	adds	r3, #1
 800ec1c:	9304      	str	r3, [sp, #16]
 800ec1e:	e6ae      	b.n	800e97e <_dtoa_r+0x696>
 800ec20:	9c07      	ldr	r4, [sp, #28]
 800ec22:	9704      	str	r7, [sp, #16]
 800ec24:	4625      	mov	r5, r4
 800ec26:	e7f3      	b.n	800ec10 <_dtoa_r+0x928>
 800ec28:	9b07      	ldr	r3, [sp, #28]
 800ec2a:	9300      	str	r3, [sp, #0]
 800ec2c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ec2e:	2b00      	cmp	r3, #0
 800ec30:	f000 8104 	beq.w	800ee3c <_dtoa_r+0xb54>
 800ec34:	2e00      	cmp	r6, #0
 800ec36:	dd05      	ble.n	800ec44 <_dtoa_r+0x95c>
 800ec38:	4629      	mov	r1, r5
 800ec3a:	4632      	mov	r2, r6
 800ec3c:	4658      	mov	r0, fp
 800ec3e:	f000 fc6f 	bl	800f520 <__lshift>
 800ec42:	4605      	mov	r5, r0
 800ec44:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ec46:	2b00      	cmp	r3, #0
 800ec48:	d05a      	beq.n	800ed00 <_dtoa_r+0xa18>
 800ec4a:	6869      	ldr	r1, [r5, #4]
 800ec4c:	4658      	mov	r0, fp
 800ec4e:	f000 fa0f 	bl	800f070 <_Balloc>
 800ec52:	4606      	mov	r6, r0
 800ec54:	b928      	cbnz	r0, 800ec62 <_dtoa_r+0x97a>
 800ec56:	4b84      	ldr	r3, [pc, #528]	@ (800ee68 <_dtoa_r+0xb80>)
 800ec58:	4602      	mov	r2, r0
 800ec5a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800ec5e:	f7ff bb5a 	b.w	800e316 <_dtoa_r+0x2e>
 800ec62:	692a      	ldr	r2, [r5, #16]
 800ec64:	3202      	adds	r2, #2
 800ec66:	0092      	lsls	r2, r2, #2
 800ec68:	f105 010c 	add.w	r1, r5, #12
 800ec6c:	300c      	adds	r0, #12
 800ec6e:	f002 faf1 	bl	8011254 <memcpy>
 800ec72:	2201      	movs	r2, #1
 800ec74:	4631      	mov	r1, r6
 800ec76:	4658      	mov	r0, fp
 800ec78:	f000 fc52 	bl	800f520 <__lshift>
 800ec7c:	f10a 0301 	add.w	r3, sl, #1
 800ec80:	9307      	str	r3, [sp, #28]
 800ec82:	9b00      	ldr	r3, [sp, #0]
 800ec84:	4453      	add	r3, sl
 800ec86:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ec88:	9b02      	ldr	r3, [sp, #8]
 800ec8a:	f003 0301 	and.w	r3, r3, #1
 800ec8e:	462f      	mov	r7, r5
 800ec90:	930a      	str	r3, [sp, #40]	@ 0x28
 800ec92:	4605      	mov	r5, r0
 800ec94:	9b07      	ldr	r3, [sp, #28]
 800ec96:	4621      	mov	r1, r4
 800ec98:	3b01      	subs	r3, #1
 800ec9a:	4648      	mov	r0, r9
 800ec9c:	9300      	str	r3, [sp, #0]
 800ec9e:	f7ff fa9b 	bl	800e1d8 <quorem>
 800eca2:	4639      	mov	r1, r7
 800eca4:	9002      	str	r0, [sp, #8]
 800eca6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800ecaa:	4648      	mov	r0, r9
 800ecac:	f000 fca4 	bl	800f5f8 <__mcmp>
 800ecb0:	462a      	mov	r2, r5
 800ecb2:	9008      	str	r0, [sp, #32]
 800ecb4:	4621      	mov	r1, r4
 800ecb6:	4658      	mov	r0, fp
 800ecb8:	f000 fcba 	bl	800f630 <__mdiff>
 800ecbc:	68c2      	ldr	r2, [r0, #12]
 800ecbe:	4606      	mov	r6, r0
 800ecc0:	bb02      	cbnz	r2, 800ed04 <_dtoa_r+0xa1c>
 800ecc2:	4601      	mov	r1, r0
 800ecc4:	4648      	mov	r0, r9
 800ecc6:	f000 fc97 	bl	800f5f8 <__mcmp>
 800ecca:	4602      	mov	r2, r0
 800eccc:	4631      	mov	r1, r6
 800ecce:	4658      	mov	r0, fp
 800ecd0:	920e      	str	r2, [sp, #56]	@ 0x38
 800ecd2:	f000 fa0d 	bl	800f0f0 <_Bfree>
 800ecd6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ecd8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ecda:	9e07      	ldr	r6, [sp, #28]
 800ecdc:	ea43 0102 	orr.w	r1, r3, r2
 800ece0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ece2:	4319      	orrs	r1, r3
 800ece4:	d110      	bne.n	800ed08 <_dtoa_r+0xa20>
 800ece6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800ecea:	d029      	beq.n	800ed40 <_dtoa_r+0xa58>
 800ecec:	9b08      	ldr	r3, [sp, #32]
 800ecee:	2b00      	cmp	r3, #0
 800ecf0:	dd02      	ble.n	800ecf8 <_dtoa_r+0xa10>
 800ecf2:	9b02      	ldr	r3, [sp, #8]
 800ecf4:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800ecf8:	9b00      	ldr	r3, [sp, #0]
 800ecfa:	f883 8000 	strb.w	r8, [r3]
 800ecfe:	e63f      	b.n	800e980 <_dtoa_r+0x698>
 800ed00:	4628      	mov	r0, r5
 800ed02:	e7bb      	b.n	800ec7c <_dtoa_r+0x994>
 800ed04:	2201      	movs	r2, #1
 800ed06:	e7e1      	b.n	800eccc <_dtoa_r+0x9e4>
 800ed08:	9b08      	ldr	r3, [sp, #32]
 800ed0a:	2b00      	cmp	r3, #0
 800ed0c:	db04      	blt.n	800ed18 <_dtoa_r+0xa30>
 800ed0e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800ed10:	430b      	orrs	r3, r1
 800ed12:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800ed14:	430b      	orrs	r3, r1
 800ed16:	d120      	bne.n	800ed5a <_dtoa_r+0xa72>
 800ed18:	2a00      	cmp	r2, #0
 800ed1a:	dded      	ble.n	800ecf8 <_dtoa_r+0xa10>
 800ed1c:	4649      	mov	r1, r9
 800ed1e:	2201      	movs	r2, #1
 800ed20:	4658      	mov	r0, fp
 800ed22:	f000 fbfd 	bl	800f520 <__lshift>
 800ed26:	4621      	mov	r1, r4
 800ed28:	4681      	mov	r9, r0
 800ed2a:	f000 fc65 	bl	800f5f8 <__mcmp>
 800ed2e:	2800      	cmp	r0, #0
 800ed30:	dc03      	bgt.n	800ed3a <_dtoa_r+0xa52>
 800ed32:	d1e1      	bne.n	800ecf8 <_dtoa_r+0xa10>
 800ed34:	f018 0f01 	tst.w	r8, #1
 800ed38:	d0de      	beq.n	800ecf8 <_dtoa_r+0xa10>
 800ed3a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800ed3e:	d1d8      	bne.n	800ecf2 <_dtoa_r+0xa0a>
 800ed40:	9a00      	ldr	r2, [sp, #0]
 800ed42:	2339      	movs	r3, #57	@ 0x39
 800ed44:	7013      	strb	r3, [r2, #0]
 800ed46:	4633      	mov	r3, r6
 800ed48:	461e      	mov	r6, r3
 800ed4a:	3b01      	subs	r3, #1
 800ed4c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800ed50:	2a39      	cmp	r2, #57	@ 0x39
 800ed52:	d052      	beq.n	800edfa <_dtoa_r+0xb12>
 800ed54:	3201      	adds	r2, #1
 800ed56:	701a      	strb	r2, [r3, #0]
 800ed58:	e612      	b.n	800e980 <_dtoa_r+0x698>
 800ed5a:	2a00      	cmp	r2, #0
 800ed5c:	dd07      	ble.n	800ed6e <_dtoa_r+0xa86>
 800ed5e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800ed62:	d0ed      	beq.n	800ed40 <_dtoa_r+0xa58>
 800ed64:	9a00      	ldr	r2, [sp, #0]
 800ed66:	f108 0301 	add.w	r3, r8, #1
 800ed6a:	7013      	strb	r3, [r2, #0]
 800ed6c:	e608      	b.n	800e980 <_dtoa_r+0x698>
 800ed6e:	9b07      	ldr	r3, [sp, #28]
 800ed70:	9a07      	ldr	r2, [sp, #28]
 800ed72:	f803 8c01 	strb.w	r8, [r3, #-1]
 800ed76:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ed78:	4293      	cmp	r3, r2
 800ed7a:	d028      	beq.n	800edce <_dtoa_r+0xae6>
 800ed7c:	4649      	mov	r1, r9
 800ed7e:	2300      	movs	r3, #0
 800ed80:	220a      	movs	r2, #10
 800ed82:	4658      	mov	r0, fp
 800ed84:	f000 f9d6 	bl	800f134 <__multadd>
 800ed88:	42af      	cmp	r7, r5
 800ed8a:	4681      	mov	r9, r0
 800ed8c:	f04f 0300 	mov.w	r3, #0
 800ed90:	f04f 020a 	mov.w	r2, #10
 800ed94:	4639      	mov	r1, r7
 800ed96:	4658      	mov	r0, fp
 800ed98:	d107      	bne.n	800edaa <_dtoa_r+0xac2>
 800ed9a:	f000 f9cb 	bl	800f134 <__multadd>
 800ed9e:	4607      	mov	r7, r0
 800eda0:	4605      	mov	r5, r0
 800eda2:	9b07      	ldr	r3, [sp, #28]
 800eda4:	3301      	adds	r3, #1
 800eda6:	9307      	str	r3, [sp, #28]
 800eda8:	e774      	b.n	800ec94 <_dtoa_r+0x9ac>
 800edaa:	f000 f9c3 	bl	800f134 <__multadd>
 800edae:	4629      	mov	r1, r5
 800edb0:	4607      	mov	r7, r0
 800edb2:	2300      	movs	r3, #0
 800edb4:	220a      	movs	r2, #10
 800edb6:	4658      	mov	r0, fp
 800edb8:	f000 f9bc 	bl	800f134 <__multadd>
 800edbc:	4605      	mov	r5, r0
 800edbe:	e7f0      	b.n	800eda2 <_dtoa_r+0xaba>
 800edc0:	9b00      	ldr	r3, [sp, #0]
 800edc2:	2b00      	cmp	r3, #0
 800edc4:	bfcc      	ite	gt
 800edc6:	461e      	movgt	r6, r3
 800edc8:	2601      	movle	r6, #1
 800edca:	4456      	add	r6, sl
 800edcc:	2700      	movs	r7, #0
 800edce:	4649      	mov	r1, r9
 800edd0:	2201      	movs	r2, #1
 800edd2:	4658      	mov	r0, fp
 800edd4:	f000 fba4 	bl	800f520 <__lshift>
 800edd8:	4621      	mov	r1, r4
 800edda:	4681      	mov	r9, r0
 800eddc:	f000 fc0c 	bl	800f5f8 <__mcmp>
 800ede0:	2800      	cmp	r0, #0
 800ede2:	dcb0      	bgt.n	800ed46 <_dtoa_r+0xa5e>
 800ede4:	d102      	bne.n	800edec <_dtoa_r+0xb04>
 800ede6:	f018 0f01 	tst.w	r8, #1
 800edea:	d1ac      	bne.n	800ed46 <_dtoa_r+0xa5e>
 800edec:	4633      	mov	r3, r6
 800edee:	461e      	mov	r6, r3
 800edf0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800edf4:	2a30      	cmp	r2, #48	@ 0x30
 800edf6:	d0fa      	beq.n	800edee <_dtoa_r+0xb06>
 800edf8:	e5c2      	b.n	800e980 <_dtoa_r+0x698>
 800edfa:	459a      	cmp	sl, r3
 800edfc:	d1a4      	bne.n	800ed48 <_dtoa_r+0xa60>
 800edfe:	9b04      	ldr	r3, [sp, #16]
 800ee00:	3301      	adds	r3, #1
 800ee02:	9304      	str	r3, [sp, #16]
 800ee04:	2331      	movs	r3, #49	@ 0x31
 800ee06:	f88a 3000 	strb.w	r3, [sl]
 800ee0a:	e5b9      	b.n	800e980 <_dtoa_r+0x698>
 800ee0c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800ee0e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800ee6c <_dtoa_r+0xb84>
 800ee12:	b11b      	cbz	r3, 800ee1c <_dtoa_r+0xb34>
 800ee14:	f10a 0308 	add.w	r3, sl, #8
 800ee18:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800ee1a:	6013      	str	r3, [r2, #0]
 800ee1c:	4650      	mov	r0, sl
 800ee1e:	b019      	add	sp, #100	@ 0x64
 800ee20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ee24:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ee26:	2b01      	cmp	r3, #1
 800ee28:	f77f ae37 	ble.w	800ea9a <_dtoa_r+0x7b2>
 800ee2c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ee2e:	930a      	str	r3, [sp, #40]	@ 0x28
 800ee30:	2001      	movs	r0, #1
 800ee32:	e655      	b.n	800eae0 <_dtoa_r+0x7f8>
 800ee34:	9b00      	ldr	r3, [sp, #0]
 800ee36:	2b00      	cmp	r3, #0
 800ee38:	f77f aed6 	ble.w	800ebe8 <_dtoa_r+0x900>
 800ee3c:	4656      	mov	r6, sl
 800ee3e:	4621      	mov	r1, r4
 800ee40:	4648      	mov	r0, r9
 800ee42:	f7ff f9c9 	bl	800e1d8 <quorem>
 800ee46:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800ee4a:	f806 8b01 	strb.w	r8, [r6], #1
 800ee4e:	9b00      	ldr	r3, [sp, #0]
 800ee50:	eba6 020a 	sub.w	r2, r6, sl
 800ee54:	4293      	cmp	r3, r2
 800ee56:	ddb3      	ble.n	800edc0 <_dtoa_r+0xad8>
 800ee58:	4649      	mov	r1, r9
 800ee5a:	2300      	movs	r3, #0
 800ee5c:	220a      	movs	r2, #10
 800ee5e:	4658      	mov	r0, fp
 800ee60:	f000 f968 	bl	800f134 <__multadd>
 800ee64:	4681      	mov	r9, r0
 800ee66:	e7ea      	b.n	800ee3e <_dtoa_r+0xb56>
 800ee68:	080132e3 	.word	0x080132e3
 800ee6c:	08013267 	.word	0x08013267

0800ee70 <_free_r>:
 800ee70:	b538      	push	{r3, r4, r5, lr}
 800ee72:	4605      	mov	r5, r0
 800ee74:	2900      	cmp	r1, #0
 800ee76:	d041      	beq.n	800eefc <_free_r+0x8c>
 800ee78:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ee7c:	1f0c      	subs	r4, r1, #4
 800ee7e:	2b00      	cmp	r3, #0
 800ee80:	bfb8      	it	lt
 800ee82:	18e4      	addlt	r4, r4, r3
 800ee84:	f000 f8e8 	bl	800f058 <__malloc_lock>
 800ee88:	4a1d      	ldr	r2, [pc, #116]	@ (800ef00 <_free_r+0x90>)
 800ee8a:	6813      	ldr	r3, [r2, #0]
 800ee8c:	b933      	cbnz	r3, 800ee9c <_free_r+0x2c>
 800ee8e:	6063      	str	r3, [r4, #4]
 800ee90:	6014      	str	r4, [r2, #0]
 800ee92:	4628      	mov	r0, r5
 800ee94:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ee98:	f000 b8e4 	b.w	800f064 <__malloc_unlock>
 800ee9c:	42a3      	cmp	r3, r4
 800ee9e:	d908      	bls.n	800eeb2 <_free_r+0x42>
 800eea0:	6820      	ldr	r0, [r4, #0]
 800eea2:	1821      	adds	r1, r4, r0
 800eea4:	428b      	cmp	r3, r1
 800eea6:	bf01      	itttt	eq
 800eea8:	6819      	ldreq	r1, [r3, #0]
 800eeaa:	685b      	ldreq	r3, [r3, #4]
 800eeac:	1809      	addeq	r1, r1, r0
 800eeae:	6021      	streq	r1, [r4, #0]
 800eeb0:	e7ed      	b.n	800ee8e <_free_r+0x1e>
 800eeb2:	461a      	mov	r2, r3
 800eeb4:	685b      	ldr	r3, [r3, #4]
 800eeb6:	b10b      	cbz	r3, 800eebc <_free_r+0x4c>
 800eeb8:	42a3      	cmp	r3, r4
 800eeba:	d9fa      	bls.n	800eeb2 <_free_r+0x42>
 800eebc:	6811      	ldr	r1, [r2, #0]
 800eebe:	1850      	adds	r0, r2, r1
 800eec0:	42a0      	cmp	r0, r4
 800eec2:	d10b      	bne.n	800eedc <_free_r+0x6c>
 800eec4:	6820      	ldr	r0, [r4, #0]
 800eec6:	4401      	add	r1, r0
 800eec8:	1850      	adds	r0, r2, r1
 800eeca:	4283      	cmp	r3, r0
 800eecc:	6011      	str	r1, [r2, #0]
 800eece:	d1e0      	bne.n	800ee92 <_free_r+0x22>
 800eed0:	6818      	ldr	r0, [r3, #0]
 800eed2:	685b      	ldr	r3, [r3, #4]
 800eed4:	6053      	str	r3, [r2, #4]
 800eed6:	4408      	add	r0, r1
 800eed8:	6010      	str	r0, [r2, #0]
 800eeda:	e7da      	b.n	800ee92 <_free_r+0x22>
 800eedc:	d902      	bls.n	800eee4 <_free_r+0x74>
 800eede:	230c      	movs	r3, #12
 800eee0:	602b      	str	r3, [r5, #0]
 800eee2:	e7d6      	b.n	800ee92 <_free_r+0x22>
 800eee4:	6820      	ldr	r0, [r4, #0]
 800eee6:	1821      	adds	r1, r4, r0
 800eee8:	428b      	cmp	r3, r1
 800eeea:	bf04      	itt	eq
 800eeec:	6819      	ldreq	r1, [r3, #0]
 800eeee:	685b      	ldreq	r3, [r3, #4]
 800eef0:	6063      	str	r3, [r4, #4]
 800eef2:	bf04      	itt	eq
 800eef4:	1809      	addeq	r1, r1, r0
 800eef6:	6021      	streq	r1, [r4, #0]
 800eef8:	6054      	str	r4, [r2, #4]
 800eefa:	e7ca      	b.n	800ee92 <_free_r+0x22>
 800eefc:	bd38      	pop	{r3, r4, r5, pc}
 800eefe:	bf00      	nop
 800ef00:	20002ca0 	.word	0x20002ca0

0800ef04 <malloc>:
 800ef04:	4b02      	ldr	r3, [pc, #8]	@ (800ef10 <malloc+0xc>)
 800ef06:	4601      	mov	r1, r0
 800ef08:	6818      	ldr	r0, [r3, #0]
 800ef0a:	f000 b825 	b.w	800ef58 <_malloc_r>
 800ef0e:	bf00      	nop
 800ef10:	20000020 	.word	0x20000020

0800ef14 <sbrk_aligned>:
 800ef14:	b570      	push	{r4, r5, r6, lr}
 800ef16:	4e0f      	ldr	r6, [pc, #60]	@ (800ef54 <sbrk_aligned+0x40>)
 800ef18:	460c      	mov	r4, r1
 800ef1a:	6831      	ldr	r1, [r6, #0]
 800ef1c:	4605      	mov	r5, r0
 800ef1e:	b911      	cbnz	r1, 800ef26 <sbrk_aligned+0x12>
 800ef20:	f002 f988 	bl	8011234 <_sbrk_r>
 800ef24:	6030      	str	r0, [r6, #0]
 800ef26:	4621      	mov	r1, r4
 800ef28:	4628      	mov	r0, r5
 800ef2a:	f002 f983 	bl	8011234 <_sbrk_r>
 800ef2e:	1c43      	adds	r3, r0, #1
 800ef30:	d103      	bne.n	800ef3a <sbrk_aligned+0x26>
 800ef32:	f04f 34ff 	mov.w	r4, #4294967295
 800ef36:	4620      	mov	r0, r4
 800ef38:	bd70      	pop	{r4, r5, r6, pc}
 800ef3a:	1cc4      	adds	r4, r0, #3
 800ef3c:	f024 0403 	bic.w	r4, r4, #3
 800ef40:	42a0      	cmp	r0, r4
 800ef42:	d0f8      	beq.n	800ef36 <sbrk_aligned+0x22>
 800ef44:	1a21      	subs	r1, r4, r0
 800ef46:	4628      	mov	r0, r5
 800ef48:	f002 f974 	bl	8011234 <_sbrk_r>
 800ef4c:	3001      	adds	r0, #1
 800ef4e:	d1f2      	bne.n	800ef36 <sbrk_aligned+0x22>
 800ef50:	e7ef      	b.n	800ef32 <sbrk_aligned+0x1e>
 800ef52:	bf00      	nop
 800ef54:	20002c9c 	.word	0x20002c9c

0800ef58 <_malloc_r>:
 800ef58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ef5c:	1ccd      	adds	r5, r1, #3
 800ef5e:	f025 0503 	bic.w	r5, r5, #3
 800ef62:	3508      	adds	r5, #8
 800ef64:	2d0c      	cmp	r5, #12
 800ef66:	bf38      	it	cc
 800ef68:	250c      	movcc	r5, #12
 800ef6a:	2d00      	cmp	r5, #0
 800ef6c:	4606      	mov	r6, r0
 800ef6e:	db01      	blt.n	800ef74 <_malloc_r+0x1c>
 800ef70:	42a9      	cmp	r1, r5
 800ef72:	d904      	bls.n	800ef7e <_malloc_r+0x26>
 800ef74:	230c      	movs	r3, #12
 800ef76:	6033      	str	r3, [r6, #0]
 800ef78:	2000      	movs	r0, #0
 800ef7a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ef7e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800f054 <_malloc_r+0xfc>
 800ef82:	f000 f869 	bl	800f058 <__malloc_lock>
 800ef86:	f8d8 3000 	ldr.w	r3, [r8]
 800ef8a:	461c      	mov	r4, r3
 800ef8c:	bb44      	cbnz	r4, 800efe0 <_malloc_r+0x88>
 800ef8e:	4629      	mov	r1, r5
 800ef90:	4630      	mov	r0, r6
 800ef92:	f7ff ffbf 	bl	800ef14 <sbrk_aligned>
 800ef96:	1c43      	adds	r3, r0, #1
 800ef98:	4604      	mov	r4, r0
 800ef9a:	d158      	bne.n	800f04e <_malloc_r+0xf6>
 800ef9c:	f8d8 4000 	ldr.w	r4, [r8]
 800efa0:	4627      	mov	r7, r4
 800efa2:	2f00      	cmp	r7, #0
 800efa4:	d143      	bne.n	800f02e <_malloc_r+0xd6>
 800efa6:	2c00      	cmp	r4, #0
 800efa8:	d04b      	beq.n	800f042 <_malloc_r+0xea>
 800efaa:	6823      	ldr	r3, [r4, #0]
 800efac:	4639      	mov	r1, r7
 800efae:	4630      	mov	r0, r6
 800efb0:	eb04 0903 	add.w	r9, r4, r3
 800efb4:	f002 f93e 	bl	8011234 <_sbrk_r>
 800efb8:	4581      	cmp	r9, r0
 800efba:	d142      	bne.n	800f042 <_malloc_r+0xea>
 800efbc:	6821      	ldr	r1, [r4, #0]
 800efbe:	1a6d      	subs	r5, r5, r1
 800efc0:	4629      	mov	r1, r5
 800efc2:	4630      	mov	r0, r6
 800efc4:	f7ff ffa6 	bl	800ef14 <sbrk_aligned>
 800efc8:	3001      	adds	r0, #1
 800efca:	d03a      	beq.n	800f042 <_malloc_r+0xea>
 800efcc:	6823      	ldr	r3, [r4, #0]
 800efce:	442b      	add	r3, r5
 800efd0:	6023      	str	r3, [r4, #0]
 800efd2:	f8d8 3000 	ldr.w	r3, [r8]
 800efd6:	685a      	ldr	r2, [r3, #4]
 800efd8:	bb62      	cbnz	r2, 800f034 <_malloc_r+0xdc>
 800efda:	f8c8 7000 	str.w	r7, [r8]
 800efde:	e00f      	b.n	800f000 <_malloc_r+0xa8>
 800efe0:	6822      	ldr	r2, [r4, #0]
 800efe2:	1b52      	subs	r2, r2, r5
 800efe4:	d420      	bmi.n	800f028 <_malloc_r+0xd0>
 800efe6:	2a0b      	cmp	r2, #11
 800efe8:	d917      	bls.n	800f01a <_malloc_r+0xc2>
 800efea:	1961      	adds	r1, r4, r5
 800efec:	42a3      	cmp	r3, r4
 800efee:	6025      	str	r5, [r4, #0]
 800eff0:	bf18      	it	ne
 800eff2:	6059      	strne	r1, [r3, #4]
 800eff4:	6863      	ldr	r3, [r4, #4]
 800eff6:	bf08      	it	eq
 800eff8:	f8c8 1000 	streq.w	r1, [r8]
 800effc:	5162      	str	r2, [r4, r5]
 800effe:	604b      	str	r3, [r1, #4]
 800f000:	4630      	mov	r0, r6
 800f002:	f000 f82f 	bl	800f064 <__malloc_unlock>
 800f006:	f104 000b 	add.w	r0, r4, #11
 800f00a:	1d23      	adds	r3, r4, #4
 800f00c:	f020 0007 	bic.w	r0, r0, #7
 800f010:	1ac2      	subs	r2, r0, r3
 800f012:	bf1c      	itt	ne
 800f014:	1a1b      	subne	r3, r3, r0
 800f016:	50a3      	strne	r3, [r4, r2]
 800f018:	e7af      	b.n	800ef7a <_malloc_r+0x22>
 800f01a:	6862      	ldr	r2, [r4, #4]
 800f01c:	42a3      	cmp	r3, r4
 800f01e:	bf0c      	ite	eq
 800f020:	f8c8 2000 	streq.w	r2, [r8]
 800f024:	605a      	strne	r2, [r3, #4]
 800f026:	e7eb      	b.n	800f000 <_malloc_r+0xa8>
 800f028:	4623      	mov	r3, r4
 800f02a:	6864      	ldr	r4, [r4, #4]
 800f02c:	e7ae      	b.n	800ef8c <_malloc_r+0x34>
 800f02e:	463c      	mov	r4, r7
 800f030:	687f      	ldr	r7, [r7, #4]
 800f032:	e7b6      	b.n	800efa2 <_malloc_r+0x4a>
 800f034:	461a      	mov	r2, r3
 800f036:	685b      	ldr	r3, [r3, #4]
 800f038:	42a3      	cmp	r3, r4
 800f03a:	d1fb      	bne.n	800f034 <_malloc_r+0xdc>
 800f03c:	2300      	movs	r3, #0
 800f03e:	6053      	str	r3, [r2, #4]
 800f040:	e7de      	b.n	800f000 <_malloc_r+0xa8>
 800f042:	230c      	movs	r3, #12
 800f044:	6033      	str	r3, [r6, #0]
 800f046:	4630      	mov	r0, r6
 800f048:	f000 f80c 	bl	800f064 <__malloc_unlock>
 800f04c:	e794      	b.n	800ef78 <_malloc_r+0x20>
 800f04e:	6005      	str	r5, [r0, #0]
 800f050:	e7d6      	b.n	800f000 <_malloc_r+0xa8>
 800f052:	bf00      	nop
 800f054:	20002ca0 	.word	0x20002ca0

0800f058 <__malloc_lock>:
 800f058:	4801      	ldr	r0, [pc, #4]	@ (800f060 <__malloc_lock+0x8>)
 800f05a:	f7ff b8b4 	b.w	800e1c6 <__retarget_lock_acquire_recursive>
 800f05e:	bf00      	nop
 800f060:	20002c98 	.word	0x20002c98

0800f064 <__malloc_unlock>:
 800f064:	4801      	ldr	r0, [pc, #4]	@ (800f06c <__malloc_unlock+0x8>)
 800f066:	f7ff b8af 	b.w	800e1c8 <__retarget_lock_release_recursive>
 800f06a:	bf00      	nop
 800f06c:	20002c98 	.word	0x20002c98

0800f070 <_Balloc>:
 800f070:	b570      	push	{r4, r5, r6, lr}
 800f072:	69c6      	ldr	r6, [r0, #28]
 800f074:	4604      	mov	r4, r0
 800f076:	460d      	mov	r5, r1
 800f078:	b976      	cbnz	r6, 800f098 <_Balloc+0x28>
 800f07a:	2010      	movs	r0, #16
 800f07c:	f7ff ff42 	bl	800ef04 <malloc>
 800f080:	4602      	mov	r2, r0
 800f082:	61e0      	str	r0, [r4, #28]
 800f084:	b920      	cbnz	r0, 800f090 <_Balloc+0x20>
 800f086:	4b18      	ldr	r3, [pc, #96]	@ (800f0e8 <_Balloc+0x78>)
 800f088:	4818      	ldr	r0, [pc, #96]	@ (800f0ec <_Balloc+0x7c>)
 800f08a:	216b      	movs	r1, #107	@ 0x6b
 800f08c:	f002 f8f8 	bl	8011280 <__assert_func>
 800f090:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800f094:	6006      	str	r6, [r0, #0]
 800f096:	60c6      	str	r6, [r0, #12]
 800f098:	69e6      	ldr	r6, [r4, #28]
 800f09a:	68f3      	ldr	r3, [r6, #12]
 800f09c:	b183      	cbz	r3, 800f0c0 <_Balloc+0x50>
 800f09e:	69e3      	ldr	r3, [r4, #28]
 800f0a0:	68db      	ldr	r3, [r3, #12]
 800f0a2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800f0a6:	b9b8      	cbnz	r0, 800f0d8 <_Balloc+0x68>
 800f0a8:	2101      	movs	r1, #1
 800f0aa:	fa01 f605 	lsl.w	r6, r1, r5
 800f0ae:	1d72      	adds	r2, r6, #5
 800f0b0:	0092      	lsls	r2, r2, #2
 800f0b2:	4620      	mov	r0, r4
 800f0b4:	f002 f902 	bl	80112bc <_calloc_r>
 800f0b8:	b160      	cbz	r0, 800f0d4 <_Balloc+0x64>
 800f0ba:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800f0be:	e00e      	b.n	800f0de <_Balloc+0x6e>
 800f0c0:	2221      	movs	r2, #33	@ 0x21
 800f0c2:	2104      	movs	r1, #4
 800f0c4:	4620      	mov	r0, r4
 800f0c6:	f002 f8f9 	bl	80112bc <_calloc_r>
 800f0ca:	69e3      	ldr	r3, [r4, #28]
 800f0cc:	60f0      	str	r0, [r6, #12]
 800f0ce:	68db      	ldr	r3, [r3, #12]
 800f0d0:	2b00      	cmp	r3, #0
 800f0d2:	d1e4      	bne.n	800f09e <_Balloc+0x2e>
 800f0d4:	2000      	movs	r0, #0
 800f0d6:	bd70      	pop	{r4, r5, r6, pc}
 800f0d8:	6802      	ldr	r2, [r0, #0]
 800f0da:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800f0de:	2300      	movs	r3, #0
 800f0e0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800f0e4:	e7f7      	b.n	800f0d6 <_Balloc+0x66>
 800f0e6:	bf00      	nop
 800f0e8:	08013274 	.word	0x08013274
 800f0ec:	080132f4 	.word	0x080132f4

0800f0f0 <_Bfree>:
 800f0f0:	b570      	push	{r4, r5, r6, lr}
 800f0f2:	69c6      	ldr	r6, [r0, #28]
 800f0f4:	4605      	mov	r5, r0
 800f0f6:	460c      	mov	r4, r1
 800f0f8:	b976      	cbnz	r6, 800f118 <_Bfree+0x28>
 800f0fa:	2010      	movs	r0, #16
 800f0fc:	f7ff ff02 	bl	800ef04 <malloc>
 800f100:	4602      	mov	r2, r0
 800f102:	61e8      	str	r0, [r5, #28]
 800f104:	b920      	cbnz	r0, 800f110 <_Bfree+0x20>
 800f106:	4b09      	ldr	r3, [pc, #36]	@ (800f12c <_Bfree+0x3c>)
 800f108:	4809      	ldr	r0, [pc, #36]	@ (800f130 <_Bfree+0x40>)
 800f10a:	218f      	movs	r1, #143	@ 0x8f
 800f10c:	f002 f8b8 	bl	8011280 <__assert_func>
 800f110:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800f114:	6006      	str	r6, [r0, #0]
 800f116:	60c6      	str	r6, [r0, #12]
 800f118:	b13c      	cbz	r4, 800f12a <_Bfree+0x3a>
 800f11a:	69eb      	ldr	r3, [r5, #28]
 800f11c:	6862      	ldr	r2, [r4, #4]
 800f11e:	68db      	ldr	r3, [r3, #12]
 800f120:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800f124:	6021      	str	r1, [r4, #0]
 800f126:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800f12a:	bd70      	pop	{r4, r5, r6, pc}
 800f12c:	08013274 	.word	0x08013274
 800f130:	080132f4 	.word	0x080132f4

0800f134 <__multadd>:
 800f134:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f138:	690d      	ldr	r5, [r1, #16]
 800f13a:	4607      	mov	r7, r0
 800f13c:	460c      	mov	r4, r1
 800f13e:	461e      	mov	r6, r3
 800f140:	f101 0c14 	add.w	ip, r1, #20
 800f144:	2000      	movs	r0, #0
 800f146:	f8dc 3000 	ldr.w	r3, [ip]
 800f14a:	b299      	uxth	r1, r3
 800f14c:	fb02 6101 	mla	r1, r2, r1, r6
 800f150:	0c1e      	lsrs	r6, r3, #16
 800f152:	0c0b      	lsrs	r3, r1, #16
 800f154:	fb02 3306 	mla	r3, r2, r6, r3
 800f158:	b289      	uxth	r1, r1
 800f15a:	3001      	adds	r0, #1
 800f15c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800f160:	4285      	cmp	r5, r0
 800f162:	f84c 1b04 	str.w	r1, [ip], #4
 800f166:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800f16a:	dcec      	bgt.n	800f146 <__multadd+0x12>
 800f16c:	b30e      	cbz	r6, 800f1b2 <__multadd+0x7e>
 800f16e:	68a3      	ldr	r3, [r4, #8]
 800f170:	42ab      	cmp	r3, r5
 800f172:	dc19      	bgt.n	800f1a8 <__multadd+0x74>
 800f174:	6861      	ldr	r1, [r4, #4]
 800f176:	4638      	mov	r0, r7
 800f178:	3101      	adds	r1, #1
 800f17a:	f7ff ff79 	bl	800f070 <_Balloc>
 800f17e:	4680      	mov	r8, r0
 800f180:	b928      	cbnz	r0, 800f18e <__multadd+0x5a>
 800f182:	4602      	mov	r2, r0
 800f184:	4b0c      	ldr	r3, [pc, #48]	@ (800f1b8 <__multadd+0x84>)
 800f186:	480d      	ldr	r0, [pc, #52]	@ (800f1bc <__multadd+0x88>)
 800f188:	21ba      	movs	r1, #186	@ 0xba
 800f18a:	f002 f879 	bl	8011280 <__assert_func>
 800f18e:	6922      	ldr	r2, [r4, #16]
 800f190:	3202      	adds	r2, #2
 800f192:	f104 010c 	add.w	r1, r4, #12
 800f196:	0092      	lsls	r2, r2, #2
 800f198:	300c      	adds	r0, #12
 800f19a:	f002 f85b 	bl	8011254 <memcpy>
 800f19e:	4621      	mov	r1, r4
 800f1a0:	4638      	mov	r0, r7
 800f1a2:	f7ff ffa5 	bl	800f0f0 <_Bfree>
 800f1a6:	4644      	mov	r4, r8
 800f1a8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800f1ac:	3501      	adds	r5, #1
 800f1ae:	615e      	str	r6, [r3, #20]
 800f1b0:	6125      	str	r5, [r4, #16]
 800f1b2:	4620      	mov	r0, r4
 800f1b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f1b8:	080132e3 	.word	0x080132e3
 800f1bc:	080132f4 	.word	0x080132f4

0800f1c0 <__s2b>:
 800f1c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f1c4:	460c      	mov	r4, r1
 800f1c6:	4615      	mov	r5, r2
 800f1c8:	461f      	mov	r7, r3
 800f1ca:	2209      	movs	r2, #9
 800f1cc:	3308      	adds	r3, #8
 800f1ce:	4606      	mov	r6, r0
 800f1d0:	fb93 f3f2 	sdiv	r3, r3, r2
 800f1d4:	2100      	movs	r1, #0
 800f1d6:	2201      	movs	r2, #1
 800f1d8:	429a      	cmp	r2, r3
 800f1da:	db09      	blt.n	800f1f0 <__s2b+0x30>
 800f1dc:	4630      	mov	r0, r6
 800f1de:	f7ff ff47 	bl	800f070 <_Balloc>
 800f1e2:	b940      	cbnz	r0, 800f1f6 <__s2b+0x36>
 800f1e4:	4602      	mov	r2, r0
 800f1e6:	4b19      	ldr	r3, [pc, #100]	@ (800f24c <__s2b+0x8c>)
 800f1e8:	4819      	ldr	r0, [pc, #100]	@ (800f250 <__s2b+0x90>)
 800f1ea:	21d3      	movs	r1, #211	@ 0xd3
 800f1ec:	f002 f848 	bl	8011280 <__assert_func>
 800f1f0:	0052      	lsls	r2, r2, #1
 800f1f2:	3101      	adds	r1, #1
 800f1f4:	e7f0      	b.n	800f1d8 <__s2b+0x18>
 800f1f6:	9b08      	ldr	r3, [sp, #32]
 800f1f8:	6143      	str	r3, [r0, #20]
 800f1fa:	2d09      	cmp	r5, #9
 800f1fc:	f04f 0301 	mov.w	r3, #1
 800f200:	6103      	str	r3, [r0, #16]
 800f202:	dd16      	ble.n	800f232 <__s2b+0x72>
 800f204:	f104 0909 	add.w	r9, r4, #9
 800f208:	46c8      	mov	r8, r9
 800f20a:	442c      	add	r4, r5
 800f20c:	f818 3b01 	ldrb.w	r3, [r8], #1
 800f210:	4601      	mov	r1, r0
 800f212:	3b30      	subs	r3, #48	@ 0x30
 800f214:	220a      	movs	r2, #10
 800f216:	4630      	mov	r0, r6
 800f218:	f7ff ff8c 	bl	800f134 <__multadd>
 800f21c:	45a0      	cmp	r8, r4
 800f21e:	d1f5      	bne.n	800f20c <__s2b+0x4c>
 800f220:	f1a5 0408 	sub.w	r4, r5, #8
 800f224:	444c      	add	r4, r9
 800f226:	1b2d      	subs	r5, r5, r4
 800f228:	1963      	adds	r3, r4, r5
 800f22a:	42bb      	cmp	r3, r7
 800f22c:	db04      	blt.n	800f238 <__s2b+0x78>
 800f22e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f232:	340a      	adds	r4, #10
 800f234:	2509      	movs	r5, #9
 800f236:	e7f6      	b.n	800f226 <__s2b+0x66>
 800f238:	f814 3b01 	ldrb.w	r3, [r4], #1
 800f23c:	4601      	mov	r1, r0
 800f23e:	3b30      	subs	r3, #48	@ 0x30
 800f240:	220a      	movs	r2, #10
 800f242:	4630      	mov	r0, r6
 800f244:	f7ff ff76 	bl	800f134 <__multadd>
 800f248:	e7ee      	b.n	800f228 <__s2b+0x68>
 800f24a:	bf00      	nop
 800f24c:	080132e3 	.word	0x080132e3
 800f250:	080132f4 	.word	0x080132f4

0800f254 <__hi0bits>:
 800f254:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800f258:	4603      	mov	r3, r0
 800f25a:	bf36      	itet	cc
 800f25c:	0403      	lslcc	r3, r0, #16
 800f25e:	2000      	movcs	r0, #0
 800f260:	2010      	movcc	r0, #16
 800f262:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800f266:	bf3c      	itt	cc
 800f268:	021b      	lslcc	r3, r3, #8
 800f26a:	3008      	addcc	r0, #8
 800f26c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800f270:	bf3c      	itt	cc
 800f272:	011b      	lslcc	r3, r3, #4
 800f274:	3004      	addcc	r0, #4
 800f276:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f27a:	bf3c      	itt	cc
 800f27c:	009b      	lslcc	r3, r3, #2
 800f27e:	3002      	addcc	r0, #2
 800f280:	2b00      	cmp	r3, #0
 800f282:	db05      	blt.n	800f290 <__hi0bits+0x3c>
 800f284:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800f288:	f100 0001 	add.w	r0, r0, #1
 800f28c:	bf08      	it	eq
 800f28e:	2020      	moveq	r0, #32
 800f290:	4770      	bx	lr

0800f292 <__lo0bits>:
 800f292:	6803      	ldr	r3, [r0, #0]
 800f294:	4602      	mov	r2, r0
 800f296:	f013 0007 	ands.w	r0, r3, #7
 800f29a:	d00b      	beq.n	800f2b4 <__lo0bits+0x22>
 800f29c:	07d9      	lsls	r1, r3, #31
 800f29e:	d421      	bmi.n	800f2e4 <__lo0bits+0x52>
 800f2a0:	0798      	lsls	r0, r3, #30
 800f2a2:	bf49      	itett	mi
 800f2a4:	085b      	lsrmi	r3, r3, #1
 800f2a6:	089b      	lsrpl	r3, r3, #2
 800f2a8:	2001      	movmi	r0, #1
 800f2aa:	6013      	strmi	r3, [r2, #0]
 800f2ac:	bf5c      	itt	pl
 800f2ae:	6013      	strpl	r3, [r2, #0]
 800f2b0:	2002      	movpl	r0, #2
 800f2b2:	4770      	bx	lr
 800f2b4:	b299      	uxth	r1, r3
 800f2b6:	b909      	cbnz	r1, 800f2bc <__lo0bits+0x2a>
 800f2b8:	0c1b      	lsrs	r3, r3, #16
 800f2ba:	2010      	movs	r0, #16
 800f2bc:	b2d9      	uxtb	r1, r3
 800f2be:	b909      	cbnz	r1, 800f2c4 <__lo0bits+0x32>
 800f2c0:	3008      	adds	r0, #8
 800f2c2:	0a1b      	lsrs	r3, r3, #8
 800f2c4:	0719      	lsls	r1, r3, #28
 800f2c6:	bf04      	itt	eq
 800f2c8:	091b      	lsreq	r3, r3, #4
 800f2ca:	3004      	addeq	r0, #4
 800f2cc:	0799      	lsls	r1, r3, #30
 800f2ce:	bf04      	itt	eq
 800f2d0:	089b      	lsreq	r3, r3, #2
 800f2d2:	3002      	addeq	r0, #2
 800f2d4:	07d9      	lsls	r1, r3, #31
 800f2d6:	d403      	bmi.n	800f2e0 <__lo0bits+0x4e>
 800f2d8:	085b      	lsrs	r3, r3, #1
 800f2da:	f100 0001 	add.w	r0, r0, #1
 800f2de:	d003      	beq.n	800f2e8 <__lo0bits+0x56>
 800f2e0:	6013      	str	r3, [r2, #0]
 800f2e2:	4770      	bx	lr
 800f2e4:	2000      	movs	r0, #0
 800f2e6:	4770      	bx	lr
 800f2e8:	2020      	movs	r0, #32
 800f2ea:	4770      	bx	lr

0800f2ec <__i2b>:
 800f2ec:	b510      	push	{r4, lr}
 800f2ee:	460c      	mov	r4, r1
 800f2f0:	2101      	movs	r1, #1
 800f2f2:	f7ff febd 	bl	800f070 <_Balloc>
 800f2f6:	4602      	mov	r2, r0
 800f2f8:	b928      	cbnz	r0, 800f306 <__i2b+0x1a>
 800f2fa:	4b05      	ldr	r3, [pc, #20]	@ (800f310 <__i2b+0x24>)
 800f2fc:	4805      	ldr	r0, [pc, #20]	@ (800f314 <__i2b+0x28>)
 800f2fe:	f240 1145 	movw	r1, #325	@ 0x145
 800f302:	f001 ffbd 	bl	8011280 <__assert_func>
 800f306:	2301      	movs	r3, #1
 800f308:	6144      	str	r4, [r0, #20]
 800f30a:	6103      	str	r3, [r0, #16]
 800f30c:	bd10      	pop	{r4, pc}
 800f30e:	bf00      	nop
 800f310:	080132e3 	.word	0x080132e3
 800f314:	080132f4 	.word	0x080132f4

0800f318 <__multiply>:
 800f318:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f31c:	4614      	mov	r4, r2
 800f31e:	690a      	ldr	r2, [r1, #16]
 800f320:	6923      	ldr	r3, [r4, #16]
 800f322:	429a      	cmp	r2, r3
 800f324:	bfa8      	it	ge
 800f326:	4623      	movge	r3, r4
 800f328:	460f      	mov	r7, r1
 800f32a:	bfa4      	itt	ge
 800f32c:	460c      	movge	r4, r1
 800f32e:	461f      	movge	r7, r3
 800f330:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800f334:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800f338:	68a3      	ldr	r3, [r4, #8]
 800f33a:	6861      	ldr	r1, [r4, #4]
 800f33c:	eb0a 0609 	add.w	r6, sl, r9
 800f340:	42b3      	cmp	r3, r6
 800f342:	b085      	sub	sp, #20
 800f344:	bfb8      	it	lt
 800f346:	3101      	addlt	r1, #1
 800f348:	f7ff fe92 	bl	800f070 <_Balloc>
 800f34c:	b930      	cbnz	r0, 800f35c <__multiply+0x44>
 800f34e:	4602      	mov	r2, r0
 800f350:	4b44      	ldr	r3, [pc, #272]	@ (800f464 <__multiply+0x14c>)
 800f352:	4845      	ldr	r0, [pc, #276]	@ (800f468 <__multiply+0x150>)
 800f354:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800f358:	f001 ff92 	bl	8011280 <__assert_func>
 800f35c:	f100 0514 	add.w	r5, r0, #20
 800f360:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800f364:	462b      	mov	r3, r5
 800f366:	2200      	movs	r2, #0
 800f368:	4543      	cmp	r3, r8
 800f36a:	d321      	bcc.n	800f3b0 <__multiply+0x98>
 800f36c:	f107 0114 	add.w	r1, r7, #20
 800f370:	f104 0214 	add.w	r2, r4, #20
 800f374:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800f378:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800f37c:	9302      	str	r3, [sp, #8]
 800f37e:	1b13      	subs	r3, r2, r4
 800f380:	3b15      	subs	r3, #21
 800f382:	f023 0303 	bic.w	r3, r3, #3
 800f386:	3304      	adds	r3, #4
 800f388:	f104 0715 	add.w	r7, r4, #21
 800f38c:	42ba      	cmp	r2, r7
 800f38e:	bf38      	it	cc
 800f390:	2304      	movcc	r3, #4
 800f392:	9301      	str	r3, [sp, #4]
 800f394:	9b02      	ldr	r3, [sp, #8]
 800f396:	9103      	str	r1, [sp, #12]
 800f398:	428b      	cmp	r3, r1
 800f39a:	d80c      	bhi.n	800f3b6 <__multiply+0x9e>
 800f39c:	2e00      	cmp	r6, #0
 800f39e:	dd03      	ble.n	800f3a8 <__multiply+0x90>
 800f3a0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800f3a4:	2b00      	cmp	r3, #0
 800f3a6:	d05b      	beq.n	800f460 <__multiply+0x148>
 800f3a8:	6106      	str	r6, [r0, #16]
 800f3aa:	b005      	add	sp, #20
 800f3ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f3b0:	f843 2b04 	str.w	r2, [r3], #4
 800f3b4:	e7d8      	b.n	800f368 <__multiply+0x50>
 800f3b6:	f8b1 a000 	ldrh.w	sl, [r1]
 800f3ba:	f1ba 0f00 	cmp.w	sl, #0
 800f3be:	d024      	beq.n	800f40a <__multiply+0xf2>
 800f3c0:	f104 0e14 	add.w	lr, r4, #20
 800f3c4:	46a9      	mov	r9, r5
 800f3c6:	f04f 0c00 	mov.w	ip, #0
 800f3ca:	f85e 7b04 	ldr.w	r7, [lr], #4
 800f3ce:	f8d9 3000 	ldr.w	r3, [r9]
 800f3d2:	fa1f fb87 	uxth.w	fp, r7
 800f3d6:	b29b      	uxth	r3, r3
 800f3d8:	fb0a 330b 	mla	r3, sl, fp, r3
 800f3dc:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800f3e0:	f8d9 7000 	ldr.w	r7, [r9]
 800f3e4:	4463      	add	r3, ip
 800f3e6:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800f3ea:	fb0a c70b 	mla	r7, sl, fp, ip
 800f3ee:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800f3f2:	b29b      	uxth	r3, r3
 800f3f4:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800f3f8:	4572      	cmp	r2, lr
 800f3fa:	f849 3b04 	str.w	r3, [r9], #4
 800f3fe:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800f402:	d8e2      	bhi.n	800f3ca <__multiply+0xb2>
 800f404:	9b01      	ldr	r3, [sp, #4]
 800f406:	f845 c003 	str.w	ip, [r5, r3]
 800f40a:	9b03      	ldr	r3, [sp, #12]
 800f40c:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800f410:	3104      	adds	r1, #4
 800f412:	f1b9 0f00 	cmp.w	r9, #0
 800f416:	d021      	beq.n	800f45c <__multiply+0x144>
 800f418:	682b      	ldr	r3, [r5, #0]
 800f41a:	f104 0c14 	add.w	ip, r4, #20
 800f41e:	46ae      	mov	lr, r5
 800f420:	f04f 0a00 	mov.w	sl, #0
 800f424:	f8bc b000 	ldrh.w	fp, [ip]
 800f428:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800f42c:	fb09 770b 	mla	r7, r9, fp, r7
 800f430:	4457      	add	r7, sl
 800f432:	b29b      	uxth	r3, r3
 800f434:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800f438:	f84e 3b04 	str.w	r3, [lr], #4
 800f43c:	f85c 3b04 	ldr.w	r3, [ip], #4
 800f440:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800f444:	f8be 3000 	ldrh.w	r3, [lr]
 800f448:	fb09 330a 	mla	r3, r9, sl, r3
 800f44c:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800f450:	4562      	cmp	r2, ip
 800f452:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800f456:	d8e5      	bhi.n	800f424 <__multiply+0x10c>
 800f458:	9f01      	ldr	r7, [sp, #4]
 800f45a:	51eb      	str	r3, [r5, r7]
 800f45c:	3504      	adds	r5, #4
 800f45e:	e799      	b.n	800f394 <__multiply+0x7c>
 800f460:	3e01      	subs	r6, #1
 800f462:	e79b      	b.n	800f39c <__multiply+0x84>
 800f464:	080132e3 	.word	0x080132e3
 800f468:	080132f4 	.word	0x080132f4

0800f46c <__pow5mult>:
 800f46c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f470:	4615      	mov	r5, r2
 800f472:	f012 0203 	ands.w	r2, r2, #3
 800f476:	4607      	mov	r7, r0
 800f478:	460e      	mov	r6, r1
 800f47a:	d007      	beq.n	800f48c <__pow5mult+0x20>
 800f47c:	4c25      	ldr	r4, [pc, #148]	@ (800f514 <__pow5mult+0xa8>)
 800f47e:	3a01      	subs	r2, #1
 800f480:	2300      	movs	r3, #0
 800f482:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800f486:	f7ff fe55 	bl	800f134 <__multadd>
 800f48a:	4606      	mov	r6, r0
 800f48c:	10ad      	asrs	r5, r5, #2
 800f48e:	d03d      	beq.n	800f50c <__pow5mult+0xa0>
 800f490:	69fc      	ldr	r4, [r7, #28]
 800f492:	b97c      	cbnz	r4, 800f4b4 <__pow5mult+0x48>
 800f494:	2010      	movs	r0, #16
 800f496:	f7ff fd35 	bl	800ef04 <malloc>
 800f49a:	4602      	mov	r2, r0
 800f49c:	61f8      	str	r0, [r7, #28]
 800f49e:	b928      	cbnz	r0, 800f4ac <__pow5mult+0x40>
 800f4a0:	4b1d      	ldr	r3, [pc, #116]	@ (800f518 <__pow5mult+0xac>)
 800f4a2:	481e      	ldr	r0, [pc, #120]	@ (800f51c <__pow5mult+0xb0>)
 800f4a4:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800f4a8:	f001 feea 	bl	8011280 <__assert_func>
 800f4ac:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800f4b0:	6004      	str	r4, [r0, #0]
 800f4b2:	60c4      	str	r4, [r0, #12]
 800f4b4:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800f4b8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800f4bc:	b94c      	cbnz	r4, 800f4d2 <__pow5mult+0x66>
 800f4be:	f240 2171 	movw	r1, #625	@ 0x271
 800f4c2:	4638      	mov	r0, r7
 800f4c4:	f7ff ff12 	bl	800f2ec <__i2b>
 800f4c8:	2300      	movs	r3, #0
 800f4ca:	f8c8 0008 	str.w	r0, [r8, #8]
 800f4ce:	4604      	mov	r4, r0
 800f4d0:	6003      	str	r3, [r0, #0]
 800f4d2:	f04f 0900 	mov.w	r9, #0
 800f4d6:	07eb      	lsls	r3, r5, #31
 800f4d8:	d50a      	bpl.n	800f4f0 <__pow5mult+0x84>
 800f4da:	4631      	mov	r1, r6
 800f4dc:	4622      	mov	r2, r4
 800f4de:	4638      	mov	r0, r7
 800f4e0:	f7ff ff1a 	bl	800f318 <__multiply>
 800f4e4:	4631      	mov	r1, r6
 800f4e6:	4680      	mov	r8, r0
 800f4e8:	4638      	mov	r0, r7
 800f4ea:	f7ff fe01 	bl	800f0f0 <_Bfree>
 800f4ee:	4646      	mov	r6, r8
 800f4f0:	106d      	asrs	r5, r5, #1
 800f4f2:	d00b      	beq.n	800f50c <__pow5mult+0xa0>
 800f4f4:	6820      	ldr	r0, [r4, #0]
 800f4f6:	b938      	cbnz	r0, 800f508 <__pow5mult+0x9c>
 800f4f8:	4622      	mov	r2, r4
 800f4fa:	4621      	mov	r1, r4
 800f4fc:	4638      	mov	r0, r7
 800f4fe:	f7ff ff0b 	bl	800f318 <__multiply>
 800f502:	6020      	str	r0, [r4, #0]
 800f504:	f8c0 9000 	str.w	r9, [r0]
 800f508:	4604      	mov	r4, r0
 800f50a:	e7e4      	b.n	800f4d6 <__pow5mult+0x6a>
 800f50c:	4630      	mov	r0, r6
 800f50e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f512:	bf00      	nop
 800f514:	08013350 	.word	0x08013350
 800f518:	08013274 	.word	0x08013274
 800f51c:	080132f4 	.word	0x080132f4

0800f520 <__lshift>:
 800f520:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f524:	460c      	mov	r4, r1
 800f526:	6849      	ldr	r1, [r1, #4]
 800f528:	6923      	ldr	r3, [r4, #16]
 800f52a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800f52e:	68a3      	ldr	r3, [r4, #8]
 800f530:	4607      	mov	r7, r0
 800f532:	4691      	mov	r9, r2
 800f534:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800f538:	f108 0601 	add.w	r6, r8, #1
 800f53c:	42b3      	cmp	r3, r6
 800f53e:	db0b      	blt.n	800f558 <__lshift+0x38>
 800f540:	4638      	mov	r0, r7
 800f542:	f7ff fd95 	bl	800f070 <_Balloc>
 800f546:	4605      	mov	r5, r0
 800f548:	b948      	cbnz	r0, 800f55e <__lshift+0x3e>
 800f54a:	4602      	mov	r2, r0
 800f54c:	4b28      	ldr	r3, [pc, #160]	@ (800f5f0 <__lshift+0xd0>)
 800f54e:	4829      	ldr	r0, [pc, #164]	@ (800f5f4 <__lshift+0xd4>)
 800f550:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800f554:	f001 fe94 	bl	8011280 <__assert_func>
 800f558:	3101      	adds	r1, #1
 800f55a:	005b      	lsls	r3, r3, #1
 800f55c:	e7ee      	b.n	800f53c <__lshift+0x1c>
 800f55e:	2300      	movs	r3, #0
 800f560:	f100 0114 	add.w	r1, r0, #20
 800f564:	f100 0210 	add.w	r2, r0, #16
 800f568:	4618      	mov	r0, r3
 800f56a:	4553      	cmp	r3, sl
 800f56c:	db33      	blt.n	800f5d6 <__lshift+0xb6>
 800f56e:	6920      	ldr	r0, [r4, #16]
 800f570:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800f574:	f104 0314 	add.w	r3, r4, #20
 800f578:	f019 091f 	ands.w	r9, r9, #31
 800f57c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800f580:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800f584:	d02b      	beq.n	800f5de <__lshift+0xbe>
 800f586:	f1c9 0e20 	rsb	lr, r9, #32
 800f58a:	468a      	mov	sl, r1
 800f58c:	2200      	movs	r2, #0
 800f58e:	6818      	ldr	r0, [r3, #0]
 800f590:	fa00 f009 	lsl.w	r0, r0, r9
 800f594:	4310      	orrs	r0, r2
 800f596:	f84a 0b04 	str.w	r0, [sl], #4
 800f59a:	f853 2b04 	ldr.w	r2, [r3], #4
 800f59e:	459c      	cmp	ip, r3
 800f5a0:	fa22 f20e 	lsr.w	r2, r2, lr
 800f5a4:	d8f3      	bhi.n	800f58e <__lshift+0x6e>
 800f5a6:	ebac 0304 	sub.w	r3, ip, r4
 800f5aa:	3b15      	subs	r3, #21
 800f5ac:	f023 0303 	bic.w	r3, r3, #3
 800f5b0:	3304      	adds	r3, #4
 800f5b2:	f104 0015 	add.w	r0, r4, #21
 800f5b6:	4584      	cmp	ip, r0
 800f5b8:	bf38      	it	cc
 800f5ba:	2304      	movcc	r3, #4
 800f5bc:	50ca      	str	r2, [r1, r3]
 800f5be:	b10a      	cbz	r2, 800f5c4 <__lshift+0xa4>
 800f5c0:	f108 0602 	add.w	r6, r8, #2
 800f5c4:	3e01      	subs	r6, #1
 800f5c6:	4638      	mov	r0, r7
 800f5c8:	612e      	str	r6, [r5, #16]
 800f5ca:	4621      	mov	r1, r4
 800f5cc:	f7ff fd90 	bl	800f0f0 <_Bfree>
 800f5d0:	4628      	mov	r0, r5
 800f5d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f5d6:	f842 0f04 	str.w	r0, [r2, #4]!
 800f5da:	3301      	adds	r3, #1
 800f5dc:	e7c5      	b.n	800f56a <__lshift+0x4a>
 800f5de:	3904      	subs	r1, #4
 800f5e0:	f853 2b04 	ldr.w	r2, [r3], #4
 800f5e4:	f841 2f04 	str.w	r2, [r1, #4]!
 800f5e8:	459c      	cmp	ip, r3
 800f5ea:	d8f9      	bhi.n	800f5e0 <__lshift+0xc0>
 800f5ec:	e7ea      	b.n	800f5c4 <__lshift+0xa4>
 800f5ee:	bf00      	nop
 800f5f0:	080132e3 	.word	0x080132e3
 800f5f4:	080132f4 	.word	0x080132f4

0800f5f8 <__mcmp>:
 800f5f8:	690a      	ldr	r2, [r1, #16]
 800f5fa:	4603      	mov	r3, r0
 800f5fc:	6900      	ldr	r0, [r0, #16]
 800f5fe:	1a80      	subs	r0, r0, r2
 800f600:	b530      	push	{r4, r5, lr}
 800f602:	d10e      	bne.n	800f622 <__mcmp+0x2a>
 800f604:	3314      	adds	r3, #20
 800f606:	3114      	adds	r1, #20
 800f608:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800f60c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800f610:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800f614:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800f618:	4295      	cmp	r5, r2
 800f61a:	d003      	beq.n	800f624 <__mcmp+0x2c>
 800f61c:	d205      	bcs.n	800f62a <__mcmp+0x32>
 800f61e:	f04f 30ff 	mov.w	r0, #4294967295
 800f622:	bd30      	pop	{r4, r5, pc}
 800f624:	42a3      	cmp	r3, r4
 800f626:	d3f3      	bcc.n	800f610 <__mcmp+0x18>
 800f628:	e7fb      	b.n	800f622 <__mcmp+0x2a>
 800f62a:	2001      	movs	r0, #1
 800f62c:	e7f9      	b.n	800f622 <__mcmp+0x2a>
	...

0800f630 <__mdiff>:
 800f630:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f634:	4689      	mov	r9, r1
 800f636:	4606      	mov	r6, r0
 800f638:	4611      	mov	r1, r2
 800f63a:	4648      	mov	r0, r9
 800f63c:	4614      	mov	r4, r2
 800f63e:	f7ff ffdb 	bl	800f5f8 <__mcmp>
 800f642:	1e05      	subs	r5, r0, #0
 800f644:	d112      	bne.n	800f66c <__mdiff+0x3c>
 800f646:	4629      	mov	r1, r5
 800f648:	4630      	mov	r0, r6
 800f64a:	f7ff fd11 	bl	800f070 <_Balloc>
 800f64e:	4602      	mov	r2, r0
 800f650:	b928      	cbnz	r0, 800f65e <__mdiff+0x2e>
 800f652:	4b3f      	ldr	r3, [pc, #252]	@ (800f750 <__mdiff+0x120>)
 800f654:	f240 2137 	movw	r1, #567	@ 0x237
 800f658:	483e      	ldr	r0, [pc, #248]	@ (800f754 <__mdiff+0x124>)
 800f65a:	f001 fe11 	bl	8011280 <__assert_func>
 800f65e:	2301      	movs	r3, #1
 800f660:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800f664:	4610      	mov	r0, r2
 800f666:	b003      	add	sp, #12
 800f668:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f66c:	bfbc      	itt	lt
 800f66e:	464b      	movlt	r3, r9
 800f670:	46a1      	movlt	r9, r4
 800f672:	4630      	mov	r0, r6
 800f674:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800f678:	bfba      	itte	lt
 800f67a:	461c      	movlt	r4, r3
 800f67c:	2501      	movlt	r5, #1
 800f67e:	2500      	movge	r5, #0
 800f680:	f7ff fcf6 	bl	800f070 <_Balloc>
 800f684:	4602      	mov	r2, r0
 800f686:	b918      	cbnz	r0, 800f690 <__mdiff+0x60>
 800f688:	4b31      	ldr	r3, [pc, #196]	@ (800f750 <__mdiff+0x120>)
 800f68a:	f240 2145 	movw	r1, #581	@ 0x245
 800f68e:	e7e3      	b.n	800f658 <__mdiff+0x28>
 800f690:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800f694:	6926      	ldr	r6, [r4, #16]
 800f696:	60c5      	str	r5, [r0, #12]
 800f698:	f109 0310 	add.w	r3, r9, #16
 800f69c:	f109 0514 	add.w	r5, r9, #20
 800f6a0:	f104 0e14 	add.w	lr, r4, #20
 800f6a4:	f100 0b14 	add.w	fp, r0, #20
 800f6a8:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800f6ac:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800f6b0:	9301      	str	r3, [sp, #4]
 800f6b2:	46d9      	mov	r9, fp
 800f6b4:	f04f 0c00 	mov.w	ip, #0
 800f6b8:	9b01      	ldr	r3, [sp, #4]
 800f6ba:	f85e 0b04 	ldr.w	r0, [lr], #4
 800f6be:	f853 af04 	ldr.w	sl, [r3, #4]!
 800f6c2:	9301      	str	r3, [sp, #4]
 800f6c4:	fa1f f38a 	uxth.w	r3, sl
 800f6c8:	4619      	mov	r1, r3
 800f6ca:	b283      	uxth	r3, r0
 800f6cc:	1acb      	subs	r3, r1, r3
 800f6ce:	0c00      	lsrs	r0, r0, #16
 800f6d0:	4463      	add	r3, ip
 800f6d2:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800f6d6:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800f6da:	b29b      	uxth	r3, r3
 800f6dc:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800f6e0:	4576      	cmp	r6, lr
 800f6e2:	f849 3b04 	str.w	r3, [r9], #4
 800f6e6:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800f6ea:	d8e5      	bhi.n	800f6b8 <__mdiff+0x88>
 800f6ec:	1b33      	subs	r3, r6, r4
 800f6ee:	3b15      	subs	r3, #21
 800f6f0:	f023 0303 	bic.w	r3, r3, #3
 800f6f4:	3415      	adds	r4, #21
 800f6f6:	3304      	adds	r3, #4
 800f6f8:	42a6      	cmp	r6, r4
 800f6fa:	bf38      	it	cc
 800f6fc:	2304      	movcc	r3, #4
 800f6fe:	441d      	add	r5, r3
 800f700:	445b      	add	r3, fp
 800f702:	461e      	mov	r6, r3
 800f704:	462c      	mov	r4, r5
 800f706:	4544      	cmp	r4, r8
 800f708:	d30e      	bcc.n	800f728 <__mdiff+0xf8>
 800f70a:	f108 0103 	add.w	r1, r8, #3
 800f70e:	1b49      	subs	r1, r1, r5
 800f710:	f021 0103 	bic.w	r1, r1, #3
 800f714:	3d03      	subs	r5, #3
 800f716:	45a8      	cmp	r8, r5
 800f718:	bf38      	it	cc
 800f71a:	2100      	movcc	r1, #0
 800f71c:	440b      	add	r3, r1
 800f71e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800f722:	b191      	cbz	r1, 800f74a <__mdiff+0x11a>
 800f724:	6117      	str	r7, [r2, #16]
 800f726:	e79d      	b.n	800f664 <__mdiff+0x34>
 800f728:	f854 1b04 	ldr.w	r1, [r4], #4
 800f72c:	46e6      	mov	lr, ip
 800f72e:	0c08      	lsrs	r0, r1, #16
 800f730:	fa1c fc81 	uxtah	ip, ip, r1
 800f734:	4471      	add	r1, lr
 800f736:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800f73a:	b289      	uxth	r1, r1
 800f73c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800f740:	f846 1b04 	str.w	r1, [r6], #4
 800f744:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800f748:	e7dd      	b.n	800f706 <__mdiff+0xd6>
 800f74a:	3f01      	subs	r7, #1
 800f74c:	e7e7      	b.n	800f71e <__mdiff+0xee>
 800f74e:	bf00      	nop
 800f750:	080132e3 	.word	0x080132e3
 800f754:	080132f4 	.word	0x080132f4

0800f758 <__ulp>:
 800f758:	b082      	sub	sp, #8
 800f75a:	ed8d 0b00 	vstr	d0, [sp]
 800f75e:	9a01      	ldr	r2, [sp, #4]
 800f760:	4b0f      	ldr	r3, [pc, #60]	@ (800f7a0 <__ulp+0x48>)
 800f762:	4013      	ands	r3, r2
 800f764:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800f768:	2b00      	cmp	r3, #0
 800f76a:	dc08      	bgt.n	800f77e <__ulp+0x26>
 800f76c:	425b      	negs	r3, r3
 800f76e:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800f772:	ea4f 5223 	mov.w	r2, r3, asr #20
 800f776:	da04      	bge.n	800f782 <__ulp+0x2a>
 800f778:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800f77c:	4113      	asrs	r3, r2
 800f77e:	2200      	movs	r2, #0
 800f780:	e008      	b.n	800f794 <__ulp+0x3c>
 800f782:	f1a2 0314 	sub.w	r3, r2, #20
 800f786:	2b1e      	cmp	r3, #30
 800f788:	bfda      	itte	le
 800f78a:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800f78e:	40da      	lsrle	r2, r3
 800f790:	2201      	movgt	r2, #1
 800f792:	2300      	movs	r3, #0
 800f794:	4619      	mov	r1, r3
 800f796:	4610      	mov	r0, r2
 800f798:	ec41 0b10 	vmov	d0, r0, r1
 800f79c:	b002      	add	sp, #8
 800f79e:	4770      	bx	lr
 800f7a0:	7ff00000 	.word	0x7ff00000

0800f7a4 <__b2d>:
 800f7a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f7a8:	6906      	ldr	r6, [r0, #16]
 800f7aa:	f100 0814 	add.w	r8, r0, #20
 800f7ae:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800f7b2:	1f37      	subs	r7, r6, #4
 800f7b4:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800f7b8:	4610      	mov	r0, r2
 800f7ba:	f7ff fd4b 	bl	800f254 <__hi0bits>
 800f7be:	f1c0 0320 	rsb	r3, r0, #32
 800f7c2:	280a      	cmp	r0, #10
 800f7c4:	600b      	str	r3, [r1, #0]
 800f7c6:	491b      	ldr	r1, [pc, #108]	@ (800f834 <__b2d+0x90>)
 800f7c8:	dc15      	bgt.n	800f7f6 <__b2d+0x52>
 800f7ca:	f1c0 0c0b 	rsb	ip, r0, #11
 800f7ce:	fa22 f30c 	lsr.w	r3, r2, ip
 800f7d2:	45b8      	cmp	r8, r7
 800f7d4:	ea43 0501 	orr.w	r5, r3, r1
 800f7d8:	bf34      	ite	cc
 800f7da:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800f7de:	2300      	movcs	r3, #0
 800f7e0:	3015      	adds	r0, #21
 800f7e2:	fa02 f000 	lsl.w	r0, r2, r0
 800f7e6:	fa23 f30c 	lsr.w	r3, r3, ip
 800f7ea:	4303      	orrs	r3, r0
 800f7ec:	461c      	mov	r4, r3
 800f7ee:	ec45 4b10 	vmov	d0, r4, r5
 800f7f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f7f6:	45b8      	cmp	r8, r7
 800f7f8:	bf3a      	itte	cc
 800f7fa:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800f7fe:	f1a6 0708 	subcc.w	r7, r6, #8
 800f802:	2300      	movcs	r3, #0
 800f804:	380b      	subs	r0, #11
 800f806:	d012      	beq.n	800f82e <__b2d+0x8a>
 800f808:	f1c0 0120 	rsb	r1, r0, #32
 800f80c:	fa23 f401 	lsr.w	r4, r3, r1
 800f810:	4082      	lsls	r2, r0
 800f812:	4322      	orrs	r2, r4
 800f814:	4547      	cmp	r7, r8
 800f816:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800f81a:	bf8c      	ite	hi
 800f81c:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800f820:	2200      	movls	r2, #0
 800f822:	4083      	lsls	r3, r0
 800f824:	40ca      	lsrs	r2, r1
 800f826:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800f82a:	4313      	orrs	r3, r2
 800f82c:	e7de      	b.n	800f7ec <__b2d+0x48>
 800f82e:	ea42 0501 	orr.w	r5, r2, r1
 800f832:	e7db      	b.n	800f7ec <__b2d+0x48>
 800f834:	3ff00000 	.word	0x3ff00000

0800f838 <__d2b>:
 800f838:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800f83c:	460f      	mov	r7, r1
 800f83e:	2101      	movs	r1, #1
 800f840:	ec59 8b10 	vmov	r8, r9, d0
 800f844:	4616      	mov	r6, r2
 800f846:	f7ff fc13 	bl	800f070 <_Balloc>
 800f84a:	4604      	mov	r4, r0
 800f84c:	b930      	cbnz	r0, 800f85c <__d2b+0x24>
 800f84e:	4602      	mov	r2, r0
 800f850:	4b23      	ldr	r3, [pc, #140]	@ (800f8e0 <__d2b+0xa8>)
 800f852:	4824      	ldr	r0, [pc, #144]	@ (800f8e4 <__d2b+0xac>)
 800f854:	f240 310f 	movw	r1, #783	@ 0x30f
 800f858:	f001 fd12 	bl	8011280 <__assert_func>
 800f85c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800f860:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800f864:	b10d      	cbz	r5, 800f86a <__d2b+0x32>
 800f866:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800f86a:	9301      	str	r3, [sp, #4]
 800f86c:	f1b8 0300 	subs.w	r3, r8, #0
 800f870:	d023      	beq.n	800f8ba <__d2b+0x82>
 800f872:	4668      	mov	r0, sp
 800f874:	9300      	str	r3, [sp, #0]
 800f876:	f7ff fd0c 	bl	800f292 <__lo0bits>
 800f87a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800f87e:	b1d0      	cbz	r0, 800f8b6 <__d2b+0x7e>
 800f880:	f1c0 0320 	rsb	r3, r0, #32
 800f884:	fa02 f303 	lsl.w	r3, r2, r3
 800f888:	430b      	orrs	r3, r1
 800f88a:	40c2      	lsrs	r2, r0
 800f88c:	6163      	str	r3, [r4, #20]
 800f88e:	9201      	str	r2, [sp, #4]
 800f890:	9b01      	ldr	r3, [sp, #4]
 800f892:	61a3      	str	r3, [r4, #24]
 800f894:	2b00      	cmp	r3, #0
 800f896:	bf0c      	ite	eq
 800f898:	2201      	moveq	r2, #1
 800f89a:	2202      	movne	r2, #2
 800f89c:	6122      	str	r2, [r4, #16]
 800f89e:	b1a5      	cbz	r5, 800f8ca <__d2b+0x92>
 800f8a0:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800f8a4:	4405      	add	r5, r0
 800f8a6:	603d      	str	r5, [r7, #0]
 800f8a8:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800f8ac:	6030      	str	r0, [r6, #0]
 800f8ae:	4620      	mov	r0, r4
 800f8b0:	b003      	add	sp, #12
 800f8b2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f8b6:	6161      	str	r1, [r4, #20]
 800f8b8:	e7ea      	b.n	800f890 <__d2b+0x58>
 800f8ba:	a801      	add	r0, sp, #4
 800f8bc:	f7ff fce9 	bl	800f292 <__lo0bits>
 800f8c0:	9b01      	ldr	r3, [sp, #4]
 800f8c2:	6163      	str	r3, [r4, #20]
 800f8c4:	3020      	adds	r0, #32
 800f8c6:	2201      	movs	r2, #1
 800f8c8:	e7e8      	b.n	800f89c <__d2b+0x64>
 800f8ca:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800f8ce:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800f8d2:	6038      	str	r0, [r7, #0]
 800f8d4:	6918      	ldr	r0, [r3, #16]
 800f8d6:	f7ff fcbd 	bl	800f254 <__hi0bits>
 800f8da:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800f8de:	e7e5      	b.n	800f8ac <__d2b+0x74>
 800f8e0:	080132e3 	.word	0x080132e3
 800f8e4:	080132f4 	.word	0x080132f4

0800f8e8 <__ratio>:
 800f8e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f8ec:	b085      	sub	sp, #20
 800f8ee:	e9cd 1000 	strd	r1, r0, [sp]
 800f8f2:	a902      	add	r1, sp, #8
 800f8f4:	f7ff ff56 	bl	800f7a4 <__b2d>
 800f8f8:	9800      	ldr	r0, [sp, #0]
 800f8fa:	a903      	add	r1, sp, #12
 800f8fc:	ec55 4b10 	vmov	r4, r5, d0
 800f900:	f7ff ff50 	bl	800f7a4 <__b2d>
 800f904:	9b01      	ldr	r3, [sp, #4]
 800f906:	6919      	ldr	r1, [r3, #16]
 800f908:	9b00      	ldr	r3, [sp, #0]
 800f90a:	691b      	ldr	r3, [r3, #16]
 800f90c:	1ac9      	subs	r1, r1, r3
 800f90e:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800f912:	1a9b      	subs	r3, r3, r2
 800f914:	ec5b ab10 	vmov	sl, fp, d0
 800f918:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800f91c:	2b00      	cmp	r3, #0
 800f91e:	bfce      	itee	gt
 800f920:	462a      	movgt	r2, r5
 800f922:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800f926:	465a      	movle	r2, fp
 800f928:	462f      	mov	r7, r5
 800f92a:	46d9      	mov	r9, fp
 800f92c:	bfcc      	ite	gt
 800f92e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800f932:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800f936:	464b      	mov	r3, r9
 800f938:	4652      	mov	r2, sl
 800f93a:	4620      	mov	r0, r4
 800f93c:	4639      	mov	r1, r7
 800f93e:	f7f0 ff8d 	bl	800085c <__aeabi_ddiv>
 800f942:	ec41 0b10 	vmov	d0, r0, r1
 800f946:	b005      	add	sp, #20
 800f948:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800f94c <__copybits>:
 800f94c:	3901      	subs	r1, #1
 800f94e:	b570      	push	{r4, r5, r6, lr}
 800f950:	1149      	asrs	r1, r1, #5
 800f952:	6914      	ldr	r4, [r2, #16]
 800f954:	3101      	adds	r1, #1
 800f956:	f102 0314 	add.w	r3, r2, #20
 800f95a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800f95e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800f962:	1f05      	subs	r5, r0, #4
 800f964:	42a3      	cmp	r3, r4
 800f966:	d30c      	bcc.n	800f982 <__copybits+0x36>
 800f968:	1aa3      	subs	r3, r4, r2
 800f96a:	3b11      	subs	r3, #17
 800f96c:	f023 0303 	bic.w	r3, r3, #3
 800f970:	3211      	adds	r2, #17
 800f972:	42a2      	cmp	r2, r4
 800f974:	bf88      	it	hi
 800f976:	2300      	movhi	r3, #0
 800f978:	4418      	add	r0, r3
 800f97a:	2300      	movs	r3, #0
 800f97c:	4288      	cmp	r0, r1
 800f97e:	d305      	bcc.n	800f98c <__copybits+0x40>
 800f980:	bd70      	pop	{r4, r5, r6, pc}
 800f982:	f853 6b04 	ldr.w	r6, [r3], #4
 800f986:	f845 6f04 	str.w	r6, [r5, #4]!
 800f98a:	e7eb      	b.n	800f964 <__copybits+0x18>
 800f98c:	f840 3b04 	str.w	r3, [r0], #4
 800f990:	e7f4      	b.n	800f97c <__copybits+0x30>

0800f992 <__any_on>:
 800f992:	f100 0214 	add.w	r2, r0, #20
 800f996:	6900      	ldr	r0, [r0, #16]
 800f998:	114b      	asrs	r3, r1, #5
 800f99a:	4298      	cmp	r0, r3
 800f99c:	b510      	push	{r4, lr}
 800f99e:	db11      	blt.n	800f9c4 <__any_on+0x32>
 800f9a0:	dd0a      	ble.n	800f9b8 <__any_on+0x26>
 800f9a2:	f011 011f 	ands.w	r1, r1, #31
 800f9a6:	d007      	beq.n	800f9b8 <__any_on+0x26>
 800f9a8:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800f9ac:	fa24 f001 	lsr.w	r0, r4, r1
 800f9b0:	fa00 f101 	lsl.w	r1, r0, r1
 800f9b4:	428c      	cmp	r4, r1
 800f9b6:	d10b      	bne.n	800f9d0 <__any_on+0x3e>
 800f9b8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800f9bc:	4293      	cmp	r3, r2
 800f9be:	d803      	bhi.n	800f9c8 <__any_on+0x36>
 800f9c0:	2000      	movs	r0, #0
 800f9c2:	bd10      	pop	{r4, pc}
 800f9c4:	4603      	mov	r3, r0
 800f9c6:	e7f7      	b.n	800f9b8 <__any_on+0x26>
 800f9c8:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800f9cc:	2900      	cmp	r1, #0
 800f9ce:	d0f5      	beq.n	800f9bc <__any_on+0x2a>
 800f9d0:	2001      	movs	r0, #1
 800f9d2:	e7f6      	b.n	800f9c2 <__any_on+0x30>

0800f9d4 <sulp>:
 800f9d4:	b570      	push	{r4, r5, r6, lr}
 800f9d6:	4604      	mov	r4, r0
 800f9d8:	460d      	mov	r5, r1
 800f9da:	ec45 4b10 	vmov	d0, r4, r5
 800f9de:	4616      	mov	r6, r2
 800f9e0:	f7ff feba 	bl	800f758 <__ulp>
 800f9e4:	ec51 0b10 	vmov	r0, r1, d0
 800f9e8:	b17e      	cbz	r6, 800fa0a <sulp+0x36>
 800f9ea:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800f9ee:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800f9f2:	2b00      	cmp	r3, #0
 800f9f4:	dd09      	ble.n	800fa0a <sulp+0x36>
 800f9f6:	051b      	lsls	r3, r3, #20
 800f9f8:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800f9fc:	2400      	movs	r4, #0
 800f9fe:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800fa02:	4622      	mov	r2, r4
 800fa04:	462b      	mov	r3, r5
 800fa06:	f7f0 fdff 	bl	8000608 <__aeabi_dmul>
 800fa0a:	ec41 0b10 	vmov	d0, r0, r1
 800fa0e:	bd70      	pop	{r4, r5, r6, pc}

0800fa10 <_strtod_l>:
 800fa10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fa14:	b09f      	sub	sp, #124	@ 0x7c
 800fa16:	460c      	mov	r4, r1
 800fa18:	9217      	str	r2, [sp, #92]	@ 0x5c
 800fa1a:	2200      	movs	r2, #0
 800fa1c:	921a      	str	r2, [sp, #104]	@ 0x68
 800fa1e:	9005      	str	r0, [sp, #20]
 800fa20:	f04f 0a00 	mov.w	sl, #0
 800fa24:	f04f 0b00 	mov.w	fp, #0
 800fa28:	460a      	mov	r2, r1
 800fa2a:	9219      	str	r2, [sp, #100]	@ 0x64
 800fa2c:	7811      	ldrb	r1, [r2, #0]
 800fa2e:	292b      	cmp	r1, #43	@ 0x2b
 800fa30:	d04a      	beq.n	800fac8 <_strtod_l+0xb8>
 800fa32:	d838      	bhi.n	800faa6 <_strtod_l+0x96>
 800fa34:	290d      	cmp	r1, #13
 800fa36:	d832      	bhi.n	800fa9e <_strtod_l+0x8e>
 800fa38:	2908      	cmp	r1, #8
 800fa3a:	d832      	bhi.n	800faa2 <_strtod_l+0x92>
 800fa3c:	2900      	cmp	r1, #0
 800fa3e:	d03b      	beq.n	800fab8 <_strtod_l+0xa8>
 800fa40:	2200      	movs	r2, #0
 800fa42:	920b      	str	r2, [sp, #44]	@ 0x2c
 800fa44:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800fa46:	782a      	ldrb	r2, [r5, #0]
 800fa48:	2a30      	cmp	r2, #48	@ 0x30
 800fa4a:	f040 80b3 	bne.w	800fbb4 <_strtod_l+0x1a4>
 800fa4e:	786a      	ldrb	r2, [r5, #1]
 800fa50:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800fa54:	2a58      	cmp	r2, #88	@ 0x58
 800fa56:	d16e      	bne.n	800fb36 <_strtod_l+0x126>
 800fa58:	9302      	str	r3, [sp, #8]
 800fa5a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800fa5c:	9301      	str	r3, [sp, #4]
 800fa5e:	ab1a      	add	r3, sp, #104	@ 0x68
 800fa60:	9300      	str	r3, [sp, #0]
 800fa62:	4a8e      	ldr	r2, [pc, #568]	@ (800fc9c <_strtod_l+0x28c>)
 800fa64:	9805      	ldr	r0, [sp, #20]
 800fa66:	ab1b      	add	r3, sp, #108	@ 0x6c
 800fa68:	a919      	add	r1, sp, #100	@ 0x64
 800fa6a:	f001 fca3 	bl	80113b4 <__gethex>
 800fa6e:	f010 060f 	ands.w	r6, r0, #15
 800fa72:	4604      	mov	r4, r0
 800fa74:	d005      	beq.n	800fa82 <_strtod_l+0x72>
 800fa76:	2e06      	cmp	r6, #6
 800fa78:	d128      	bne.n	800facc <_strtod_l+0xbc>
 800fa7a:	3501      	adds	r5, #1
 800fa7c:	2300      	movs	r3, #0
 800fa7e:	9519      	str	r5, [sp, #100]	@ 0x64
 800fa80:	930b      	str	r3, [sp, #44]	@ 0x2c
 800fa82:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800fa84:	2b00      	cmp	r3, #0
 800fa86:	f040 858e 	bne.w	80105a6 <_strtod_l+0xb96>
 800fa8a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800fa8c:	b1cb      	cbz	r3, 800fac2 <_strtod_l+0xb2>
 800fa8e:	4652      	mov	r2, sl
 800fa90:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800fa94:	ec43 2b10 	vmov	d0, r2, r3
 800fa98:	b01f      	add	sp, #124	@ 0x7c
 800fa9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fa9e:	2920      	cmp	r1, #32
 800faa0:	d1ce      	bne.n	800fa40 <_strtod_l+0x30>
 800faa2:	3201      	adds	r2, #1
 800faa4:	e7c1      	b.n	800fa2a <_strtod_l+0x1a>
 800faa6:	292d      	cmp	r1, #45	@ 0x2d
 800faa8:	d1ca      	bne.n	800fa40 <_strtod_l+0x30>
 800faaa:	2101      	movs	r1, #1
 800faac:	910b      	str	r1, [sp, #44]	@ 0x2c
 800faae:	1c51      	adds	r1, r2, #1
 800fab0:	9119      	str	r1, [sp, #100]	@ 0x64
 800fab2:	7852      	ldrb	r2, [r2, #1]
 800fab4:	2a00      	cmp	r2, #0
 800fab6:	d1c5      	bne.n	800fa44 <_strtod_l+0x34>
 800fab8:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800faba:	9419      	str	r4, [sp, #100]	@ 0x64
 800fabc:	2b00      	cmp	r3, #0
 800fabe:	f040 8570 	bne.w	80105a2 <_strtod_l+0xb92>
 800fac2:	4652      	mov	r2, sl
 800fac4:	465b      	mov	r3, fp
 800fac6:	e7e5      	b.n	800fa94 <_strtod_l+0x84>
 800fac8:	2100      	movs	r1, #0
 800faca:	e7ef      	b.n	800faac <_strtod_l+0x9c>
 800facc:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800face:	b13a      	cbz	r2, 800fae0 <_strtod_l+0xd0>
 800fad0:	2135      	movs	r1, #53	@ 0x35
 800fad2:	a81c      	add	r0, sp, #112	@ 0x70
 800fad4:	f7ff ff3a 	bl	800f94c <__copybits>
 800fad8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800fada:	9805      	ldr	r0, [sp, #20]
 800fadc:	f7ff fb08 	bl	800f0f0 <_Bfree>
 800fae0:	3e01      	subs	r6, #1
 800fae2:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800fae4:	2e04      	cmp	r6, #4
 800fae6:	d806      	bhi.n	800faf6 <_strtod_l+0xe6>
 800fae8:	e8df f006 	tbb	[pc, r6]
 800faec:	201d0314 	.word	0x201d0314
 800faf0:	14          	.byte	0x14
 800faf1:	00          	.byte	0x00
 800faf2:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800faf6:	05e1      	lsls	r1, r4, #23
 800faf8:	bf48      	it	mi
 800fafa:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800fafe:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800fb02:	0d1b      	lsrs	r3, r3, #20
 800fb04:	051b      	lsls	r3, r3, #20
 800fb06:	2b00      	cmp	r3, #0
 800fb08:	d1bb      	bne.n	800fa82 <_strtod_l+0x72>
 800fb0a:	f7fe fb31 	bl	800e170 <__errno>
 800fb0e:	2322      	movs	r3, #34	@ 0x22
 800fb10:	6003      	str	r3, [r0, #0]
 800fb12:	e7b6      	b.n	800fa82 <_strtod_l+0x72>
 800fb14:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800fb18:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800fb1c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800fb20:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800fb24:	e7e7      	b.n	800faf6 <_strtod_l+0xe6>
 800fb26:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 800fca4 <_strtod_l+0x294>
 800fb2a:	e7e4      	b.n	800faf6 <_strtod_l+0xe6>
 800fb2c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800fb30:	f04f 3aff 	mov.w	sl, #4294967295
 800fb34:	e7df      	b.n	800faf6 <_strtod_l+0xe6>
 800fb36:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800fb38:	1c5a      	adds	r2, r3, #1
 800fb3a:	9219      	str	r2, [sp, #100]	@ 0x64
 800fb3c:	785b      	ldrb	r3, [r3, #1]
 800fb3e:	2b30      	cmp	r3, #48	@ 0x30
 800fb40:	d0f9      	beq.n	800fb36 <_strtod_l+0x126>
 800fb42:	2b00      	cmp	r3, #0
 800fb44:	d09d      	beq.n	800fa82 <_strtod_l+0x72>
 800fb46:	2301      	movs	r3, #1
 800fb48:	9309      	str	r3, [sp, #36]	@ 0x24
 800fb4a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800fb4c:	930c      	str	r3, [sp, #48]	@ 0x30
 800fb4e:	2300      	movs	r3, #0
 800fb50:	9308      	str	r3, [sp, #32]
 800fb52:	930a      	str	r3, [sp, #40]	@ 0x28
 800fb54:	461f      	mov	r7, r3
 800fb56:	220a      	movs	r2, #10
 800fb58:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800fb5a:	7805      	ldrb	r5, [r0, #0]
 800fb5c:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800fb60:	b2d9      	uxtb	r1, r3
 800fb62:	2909      	cmp	r1, #9
 800fb64:	d928      	bls.n	800fbb8 <_strtod_l+0x1a8>
 800fb66:	494e      	ldr	r1, [pc, #312]	@ (800fca0 <_strtod_l+0x290>)
 800fb68:	2201      	movs	r2, #1
 800fb6a:	f7fe faa4 	bl	800e0b6 <strncmp>
 800fb6e:	2800      	cmp	r0, #0
 800fb70:	d032      	beq.n	800fbd8 <_strtod_l+0x1c8>
 800fb72:	2000      	movs	r0, #0
 800fb74:	462a      	mov	r2, r5
 800fb76:	4681      	mov	r9, r0
 800fb78:	463d      	mov	r5, r7
 800fb7a:	4603      	mov	r3, r0
 800fb7c:	2a65      	cmp	r2, #101	@ 0x65
 800fb7e:	d001      	beq.n	800fb84 <_strtod_l+0x174>
 800fb80:	2a45      	cmp	r2, #69	@ 0x45
 800fb82:	d114      	bne.n	800fbae <_strtod_l+0x19e>
 800fb84:	b91d      	cbnz	r5, 800fb8e <_strtod_l+0x17e>
 800fb86:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800fb88:	4302      	orrs	r2, r0
 800fb8a:	d095      	beq.n	800fab8 <_strtod_l+0xa8>
 800fb8c:	2500      	movs	r5, #0
 800fb8e:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800fb90:	1c62      	adds	r2, r4, #1
 800fb92:	9219      	str	r2, [sp, #100]	@ 0x64
 800fb94:	7862      	ldrb	r2, [r4, #1]
 800fb96:	2a2b      	cmp	r2, #43	@ 0x2b
 800fb98:	d077      	beq.n	800fc8a <_strtod_l+0x27a>
 800fb9a:	2a2d      	cmp	r2, #45	@ 0x2d
 800fb9c:	d07b      	beq.n	800fc96 <_strtod_l+0x286>
 800fb9e:	f04f 0c00 	mov.w	ip, #0
 800fba2:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800fba6:	2909      	cmp	r1, #9
 800fba8:	f240 8082 	bls.w	800fcb0 <_strtod_l+0x2a0>
 800fbac:	9419      	str	r4, [sp, #100]	@ 0x64
 800fbae:	f04f 0800 	mov.w	r8, #0
 800fbb2:	e0a2      	b.n	800fcfa <_strtod_l+0x2ea>
 800fbb4:	2300      	movs	r3, #0
 800fbb6:	e7c7      	b.n	800fb48 <_strtod_l+0x138>
 800fbb8:	2f08      	cmp	r7, #8
 800fbba:	bfd5      	itete	le
 800fbbc:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 800fbbe:	9908      	ldrgt	r1, [sp, #32]
 800fbc0:	fb02 3301 	mlale	r3, r2, r1, r3
 800fbc4:	fb02 3301 	mlagt	r3, r2, r1, r3
 800fbc8:	f100 0001 	add.w	r0, r0, #1
 800fbcc:	bfd4      	ite	le
 800fbce:	930a      	strle	r3, [sp, #40]	@ 0x28
 800fbd0:	9308      	strgt	r3, [sp, #32]
 800fbd2:	3701      	adds	r7, #1
 800fbd4:	9019      	str	r0, [sp, #100]	@ 0x64
 800fbd6:	e7bf      	b.n	800fb58 <_strtod_l+0x148>
 800fbd8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800fbda:	1c5a      	adds	r2, r3, #1
 800fbdc:	9219      	str	r2, [sp, #100]	@ 0x64
 800fbde:	785a      	ldrb	r2, [r3, #1]
 800fbe0:	b37f      	cbz	r7, 800fc42 <_strtod_l+0x232>
 800fbe2:	4681      	mov	r9, r0
 800fbe4:	463d      	mov	r5, r7
 800fbe6:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800fbea:	2b09      	cmp	r3, #9
 800fbec:	d912      	bls.n	800fc14 <_strtod_l+0x204>
 800fbee:	2301      	movs	r3, #1
 800fbf0:	e7c4      	b.n	800fb7c <_strtod_l+0x16c>
 800fbf2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800fbf4:	1c5a      	adds	r2, r3, #1
 800fbf6:	9219      	str	r2, [sp, #100]	@ 0x64
 800fbf8:	785a      	ldrb	r2, [r3, #1]
 800fbfa:	3001      	adds	r0, #1
 800fbfc:	2a30      	cmp	r2, #48	@ 0x30
 800fbfe:	d0f8      	beq.n	800fbf2 <_strtod_l+0x1e2>
 800fc00:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800fc04:	2b08      	cmp	r3, #8
 800fc06:	f200 84d3 	bhi.w	80105b0 <_strtod_l+0xba0>
 800fc0a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800fc0c:	930c      	str	r3, [sp, #48]	@ 0x30
 800fc0e:	4681      	mov	r9, r0
 800fc10:	2000      	movs	r0, #0
 800fc12:	4605      	mov	r5, r0
 800fc14:	3a30      	subs	r2, #48	@ 0x30
 800fc16:	f100 0301 	add.w	r3, r0, #1
 800fc1a:	d02a      	beq.n	800fc72 <_strtod_l+0x262>
 800fc1c:	4499      	add	r9, r3
 800fc1e:	eb00 0c05 	add.w	ip, r0, r5
 800fc22:	462b      	mov	r3, r5
 800fc24:	210a      	movs	r1, #10
 800fc26:	4563      	cmp	r3, ip
 800fc28:	d10d      	bne.n	800fc46 <_strtod_l+0x236>
 800fc2a:	1c69      	adds	r1, r5, #1
 800fc2c:	4401      	add	r1, r0
 800fc2e:	4428      	add	r0, r5
 800fc30:	2808      	cmp	r0, #8
 800fc32:	dc16      	bgt.n	800fc62 <_strtod_l+0x252>
 800fc34:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800fc36:	230a      	movs	r3, #10
 800fc38:	fb03 2300 	mla	r3, r3, r0, r2
 800fc3c:	930a      	str	r3, [sp, #40]	@ 0x28
 800fc3e:	2300      	movs	r3, #0
 800fc40:	e018      	b.n	800fc74 <_strtod_l+0x264>
 800fc42:	4638      	mov	r0, r7
 800fc44:	e7da      	b.n	800fbfc <_strtod_l+0x1ec>
 800fc46:	2b08      	cmp	r3, #8
 800fc48:	f103 0301 	add.w	r3, r3, #1
 800fc4c:	dc03      	bgt.n	800fc56 <_strtod_l+0x246>
 800fc4e:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800fc50:	434e      	muls	r6, r1
 800fc52:	960a      	str	r6, [sp, #40]	@ 0x28
 800fc54:	e7e7      	b.n	800fc26 <_strtod_l+0x216>
 800fc56:	2b10      	cmp	r3, #16
 800fc58:	bfde      	ittt	le
 800fc5a:	9e08      	ldrle	r6, [sp, #32]
 800fc5c:	434e      	mulle	r6, r1
 800fc5e:	9608      	strle	r6, [sp, #32]
 800fc60:	e7e1      	b.n	800fc26 <_strtod_l+0x216>
 800fc62:	280f      	cmp	r0, #15
 800fc64:	dceb      	bgt.n	800fc3e <_strtod_l+0x22e>
 800fc66:	9808      	ldr	r0, [sp, #32]
 800fc68:	230a      	movs	r3, #10
 800fc6a:	fb03 2300 	mla	r3, r3, r0, r2
 800fc6e:	9308      	str	r3, [sp, #32]
 800fc70:	e7e5      	b.n	800fc3e <_strtod_l+0x22e>
 800fc72:	4629      	mov	r1, r5
 800fc74:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800fc76:	1c50      	adds	r0, r2, #1
 800fc78:	9019      	str	r0, [sp, #100]	@ 0x64
 800fc7a:	7852      	ldrb	r2, [r2, #1]
 800fc7c:	4618      	mov	r0, r3
 800fc7e:	460d      	mov	r5, r1
 800fc80:	e7b1      	b.n	800fbe6 <_strtod_l+0x1d6>
 800fc82:	f04f 0900 	mov.w	r9, #0
 800fc86:	2301      	movs	r3, #1
 800fc88:	e77d      	b.n	800fb86 <_strtod_l+0x176>
 800fc8a:	f04f 0c00 	mov.w	ip, #0
 800fc8e:	1ca2      	adds	r2, r4, #2
 800fc90:	9219      	str	r2, [sp, #100]	@ 0x64
 800fc92:	78a2      	ldrb	r2, [r4, #2]
 800fc94:	e785      	b.n	800fba2 <_strtod_l+0x192>
 800fc96:	f04f 0c01 	mov.w	ip, #1
 800fc9a:	e7f8      	b.n	800fc8e <_strtod_l+0x27e>
 800fc9c:	08013468 	.word	0x08013468
 800fca0:	08013450 	.word	0x08013450
 800fca4:	7ff00000 	.word	0x7ff00000
 800fca8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800fcaa:	1c51      	adds	r1, r2, #1
 800fcac:	9119      	str	r1, [sp, #100]	@ 0x64
 800fcae:	7852      	ldrb	r2, [r2, #1]
 800fcb0:	2a30      	cmp	r2, #48	@ 0x30
 800fcb2:	d0f9      	beq.n	800fca8 <_strtod_l+0x298>
 800fcb4:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800fcb8:	2908      	cmp	r1, #8
 800fcba:	f63f af78 	bhi.w	800fbae <_strtod_l+0x19e>
 800fcbe:	3a30      	subs	r2, #48	@ 0x30
 800fcc0:	920e      	str	r2, [sp, #56]	@ 0x38
 800fcc2:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800fcc4:	920f      	str	r2, [sp, #60]	@ 0x3c
 800fcc6:	f04f 080a 	mov.w	r8, #10
 800fcca:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800fccc:	1c56      	adds	r6, r2, #1
 800fcce:	9619      	str	r6, [sp, #100]	@ 0x64
 800fcd0:	7852      	ldrb	r2, [r2, #1]
 800fcd2:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800fcd6:	f1be 0f09 	cmp.w	lr, #9
 800fcda:	d939      	bls.n	800fd50 <_strtod_l+0x340>
 800fcdc:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800fcde:	1a76      	subs	r6, r6, r1
 800fce0:	2e08      	cmp	r6, #8
 800fce2:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800fce6:	dc03      	bgt.n	800fcf0 <_strtod_l+0x2e0>
 800fce8:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800fcea:	4588      	cmp	r8, r1
 800fcec:	bfa8      	it	ge
 800fcee:	4688      	movge	r8, r1
 800fcf0:	f1bc 0f00 	cmp.w	ip, #0
 800fcf4:	d001      	beq.n	800fcfa <_strtod_l+0x2ea>
 800fcf6:	f1c8 0800 	rsb	r8, r8, #0
 800fcfa:	2d00      	cmp	r5, #0
 800fcfc:	d14e      	bne.n	800fd9c <_strtod_l+0x38c>
 800fcfe:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800fd00:	4308      	orrs	r0, r1
 800fd02:	f47f aebe 	bne.w	800fa82 <_strtod_l+0x72>
 800fd06:	2b00      	cmp	r3, #0
 800fd08:	f47f aed6 	bne.w	800fab8 <_strtod_l+0xa8>
 800fd0c:	2a69      	cmp	r2, #105	@ 0x69
 800fd0e:	d028      	beq.n	800fd62 <_strtod_l+0x352>
 800fd10:	dc25      	bgt.n	800fd5e <_strtod_l+0x34e>
 800fd12:	2a49      	cmp	r2, #73	@ 0x49
 800fd14:	d025      	beq.n	800fd62 <_strtod_l+0x352>
 800fd16:	2a4e      	cmp	r2, #78	@ 0x4e
 800fd18:	f47f aece 	bne.w	800fab8 <_strtod_l+0xa8>
 800fd1c:	499b      	ldr	r1, [pc, #620]	@ (800ff8c <_strtod_l+0x57c>)
 800fd1e:	a819      	add	r0, sp, #100	@ 0x64
 800fd20:	f001 fd6a 	bl	80117f8 <__match>
 800fd24:	2800      	cmp	r0, #0
 800fd26:	f43f aec7 	beq.w	800fab8 <_strtod_l+0xa8>
 800fd2a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800fd2c:	781b      	ldrb	r3, [r3, #0]
 800fd2e:	2b28      	cmp	r3, #40	@ 0x28
 800fd30:	d12e      	bne.n	800fd90 <_strtod_l+0x380>
 800fd32:	4997      	ldr	r1, [pc, #604]	@ (800ff90 <_strtod_l+0x580>)
 800fd34:	aa1c      	add	r2, sp, #112	@ 0x70
 800fd36:	a819      	add	r0, sp, #100	@ 0x64
 800fd38:	f001 fd72 	bl	8011820 <__hexnan>
 800fd3c:	2805      	cmp	r0, #5
 800fd3e:	d127      	bne.n	800fd90 <_strtod_l+0x380>
 800fd40:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800fd42:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800fd46:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800fd4a:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800fd4e:	e698      	b.n	800fa82 <_strtod_l+0x72>
 800fd50:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800fd52:	fb08 2101 	mla	r1, r8, r1, r2
 800fd56:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800fd5a:	920e      	str	r2, [sp, #56]	@ 0x38
 800fd5c:	e7b5      	b.n	800fcca <_strtod_l+0x2ba>
 800fd5e:	2a6e      	cmp	r2, #110	@ 0x6e
 800fd60:	e7da      	b.n	800fd18 <_strtod_l+0x308>
 800fd62:	498c      	ldr	r1, [pc, #560]	@ (800ff94 <_strtod_l+0x584>)
 800fd64:	a819      	add	r0, sp, #100	@ 0x64
 800fd66:	f001 fd47 	bl	80117f8 <__match>
 800fd6a:	2800      	cmp	r0, #0
 800fd6c:	f43f aea4 	beq.w	800fab8 <_strtod_l+0xa8>
 800fd70:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800fd72:	4989      	ldr	r1, [pc, #548]	@ (800ff98 <_strtod_l+0x588>)
 800fd74:	3b01      	subs	r3, #1
 800fd76:	a819      	add	r0, sp, #100	@ 0x64
 800fd78:	9319      	str	r3, [sp, #100]	@ 0x64
 800fd7a:	f001 fd3d 	bl	80117f8 <__match>
 800fd7e:	b910      	cbnz	r0, 800fd86 <_strtod_l+0x376>
 800fd80:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800fd82:	3301      	adds	r3, #1
 800fd84:	9319      	str	r3, [sp, #100]	@ 0x64
 800fd86:	f8df b220 	ldr.w	fp, [pc, #544]	@ 800ffa8 <_strtod_l+0x598>
 800fd8a:	f04f 0a00 	mov.w	sl, #0
 800fd8e:	e678      	b.n	800fa82 <_strtod_l+0x72>
 800fd90:	4882      	ldr	r0, [pc, #520]	@ (800ff9c <_strtod_l+0x58c>)
 800fd92:	f001 fa6d 	bl	8011270 <nan>
 800fd96:	ec5b ab10 	vmov	sl, fp, d0
 800fd9a:	e672      	b.n	800fa82 <_strtod_l+0x72>
 800fd9c:	eba8 0309 	sub.w	r3, r8, r9
 800fda0:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800fda2:	9309      	str	r3, [sp, #36]	@ 0x24
 800fda4:	2f00      	cmp	r7, #0
 800fda6:	bf08      	it	eq
 800fda8:	462f      	moveq	r7, r5
 800fdaa:	2d10      	cmp	r5, #16
 800fdac:	462c      	mov	r4, r5
 800fdae:	bfa8      	it	ge
 800fdb0:	2410      	movge	r4, #16
 800fdb2:	f7f0 fbaf 	bl	8000514 <__aeabi_ui2d>
 800fdb6:	2d09      	cmp	r5, #9
 800fdb8:	4682      	mov	sl, r0
 800fdba:	468b      	mov	fp, r1
 800fdbc:	dc13      	bgt.n	800fde6 <_strtod_l+0x3d6>
 800fdbe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fdc0:	2b00      	cmp	r3, #0
 800fdc2:	f43f ae5e 	beq.w	800fa82 <_strtod_l+0x72>
 800fdc6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fdc8:	dd78      	ble.n	800febc <_strtod_l+0x4ac>
 800fdca:	2b16      	cmp	r3, #22
 800fdcc:	dc5f      	bgt.n	800fe8e <_strtod_l+0x47e>
 800fdce:	4974      	ldr	r1, [pc, #464]	@ (800ffa0 <_strtod_l+0x590>)
 800fdd0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800fdd4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fdd8:	4652      	mov	r2, sl
 800fdda:	465b      	mov	r3, fp
 800fddc:	f7f0 fc14 	bl	8000608 <__aeabi_dmul>
 800fde0:	4682      	mov	sl, r0
 800fde2:	468b      	mov	fp, r1
 800fde4:	e64d      	b.n	800fa82 <_strtod_l+0x72>
 800fde6:	4b6e      	ldr	r3, [pc, #440]	@ (800ffa0 <_strtod_l+0x590>)
 800fde8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800fdec:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800fdf0:	f7f0 fc0a 	bl	8000608 <__aeabi_dmul>
 800fdf4:	4682      	mov	sl, r0
 800fdf6:	9808      	ldr	r0, [sp, #32]
 800fdf8:	468b      	mov	fp, r1
 800fdfa:	f7f0 fb8b 	bl	8000514 <__aeabi_ui2d>
 800fdfe:	4602      	mov	r2, r0
 800fe00:	460b      	mov	r3, r1
 800fe02:	4650      	mov	r0, sl
 800fe04:	4659      	mov	r1, fp
 800fe06:	f7f0 fa49 	bl	800029c <__adddf3>
 800fe0a:	2d0f      	cmp	r5, #15
 800fe0c:	4682      	mov	sl, r0
 800fe0e:	468b      	mov	fp, r1
 800fe10:	ddd5      	ble.n	800fdbe <_strtod_l+0x3ae>
 800fe12:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fe14:	1b2c      	subs	r4, r5, r4
 800fe16:	441c      	add	r4, r3
 800fe18:	2c00      	cmp	r4, #0
 800fe1a:	f340 8096 	ble.w	800ff4a <_strtod_l+0x53a>
 800fe1e:	f014 030f 	ands.w	r3, r4, #15
 800fe22:	d00a      	beq.n	800fe3a <_strtod_l+0x42a>
 800fe24:	495e      	ldr	r1, [pc, #376]	@ (800ffa0 <_strtod_l+0x590>)
 800fe26:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800fe2a:	4652      	mov	r2, sl
 800fe2c:	465b      	mov	r3, fp
 800fe2e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fe32:	f7f0 fbe9 	bl	8000608 <__aeabi_dmul>
 800fe36:	4682      	mov	sl, r0
 800fe38:	468b      	mov	fp, r1
 800fe3a:	f034 040f 	bics.w	r4, r4, #15
 800fe3e:	d073      	beq.n	800ff28 <_strtod_l+0x518>
 800fe40:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800fe44:	dd48      	ble.n	800fed8 <_strtod_l+0x4c8>
 800fe46:	2400      	movs	r4, #0
 800fe48:	46a0      	mov	r8, r4
 800fe4a:	940a      	str	r4, [sp, #40]	@ 0x28
 800fe4c:	46a1      	mov	r9, r4
 800fe4e:	9a05      	ldr	r2, [sp, #20]
 800fe50:	f8df b154 	ldr.w	fp, [pc, #340]	@ 800ffa8 <_strtod_l+0x598>
 800fe54:	2322      	movs	r3, #34	@ 0x22
 800fe56:	6013      	str	r3, [r2, #0]
 800fe58:	f04f 0a00 	mov.w	sl, #0
 800fe5c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800fe5e:	2b00      	cmp	r3, #0
 800fe60:	f43f ae0f 	beq.w	800fa82 <_strtod_l+0x72>
 800fe64:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800fe66:	9805      	ldr	r0, [sp, #20]
 800fe68:	f7ff f942 	bl	800f0f0 <_Bfree>
 800fe6c:	9805      	ldr	r0, [sp, #20]
 800fe6e:	4649      	mov	r1, r9
 800fe70:	f7ff f93e 	bl	800f0f0 <_Bfree>
 800fe74:	9805      	ldr	r0, [sp, #20]
 800fe76:	4641      	mov	r1, r8
 800fe78:	f7ff f93a 	bl	800f0f0 <_Bfree>
 800fe7c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800fe7e:	9805      	ldr	r0, [sp, #20]
 800fe80:	f7ff f936 	bl	800f0f0 <_Bfree>
 800fe84:	9805      	ldr	r0, [sp, #20]
 800fe86:	4621      	mov	r1, r4
 800fe88:	f7ff f932 	bl	800f0f0 <_Bfree>
 800fe8c:	e5f9      	b.n	800fa82 <_strtod_l+0x72>
 800fe8e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800fe90:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800fe94:	4293      	cmp	r3, r2
 800fe96:	dbbc      	blt.n	800fe12 <_strtod_l+0x402>
 800fe98:	4c41      	ldr	r4, [pc, #260]	@ (800ffa0 <_strtod_l+0x590>)
 800fe9a:	f1c5 050f 	rsb	r5, r5, #15
 800fe9e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800fea2:	4652      	mov	r2, sl
 800fea4:	465b      	mov	r3, fp
 800fea6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800feaa:	f7f0 fbad 	bl	8000608 <__aeabi_dmul>
 800feae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800feb0:	1b5d      	subs	r5, r3, r5
 800feb2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800feb6:	e9d4 2300 	ldrd	r2, r3, [r4]
 800feba:	e78f      	b.n	800fddc <_strtod_l+0x3cc>
 800febc:	3316      	adds	r3, #22
 800febe:	dba8      	blt.n	800fe12 <_strtod_l+0x402>
 800fec0:	4b37      	ldr	r3, [pc, #220]	@ (800ffa0 <_strtod_l+0x590>)
 800fec2:	eba9 0808 	sub.w	r8, r9, r8
 800fec6:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800feca:	e9d8 2300 	ldrd	r2, r3, [r8]
 800fece:	4650      	mov	r0, sl
 800fed0:	4659      	mov	r1, fp
 800fed2:	f7f0 fcc3 	bl	800085c <__aeabi_ddiv>
 800fed6:	e783      	b.n	800fde0 <_strtod_l+0x3d0>
 800fed8:	4b32      	ldr	r3, [pc, #200]	@ (800ffa4 <_strtod_l+0x594>)
 800feda:	9308      	str	r3, [sp, #32]
 800fedc:	2300      	movs	r3, #0
 800fede:	1124      	asrs	r4, r4, #4
 800fee0:	4650      	mov	r0, sl
 800fee2:	4659      	mov	r1, fp
 800fee4:	461e      	mov	r6, r3
 800fee6:	2c01      	cmp	r4, #1
 800fee8:	dc21      	bgt.n	800ff2e <_strtod_l+0x51e>
 800feea:	b10b      	cbz	r3, 800fef0 <_strtod_l+0x4e0>
 800feec:	4682      	mov	sl, r0
 800feee:	468b      	mov	fp, r1
 800fef0:	492c      	ldr	r1, [pc, #176]	@ (800ffa4 <_strtod_l+0x594>)
 800fef2:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800fef6:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800fefa:	4652      	mov	r2, sl
 800fefc:	465b      	mov	r3, fp
 800fefe:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ff02:	f7f0 fb81 	bl	8000608 <__aeabi_dmul>
 800ff06:	4b28      	ldr	r3, [pc, #160]	@ (800ffa8 <_strtod_l+0x598>)
 800ff08:	460a      	mov	r2, r1
 800ff0a:	400b      	ands	r3, r1
 800ff0c:	4927      	ldr	r1, [pc, #156]	@ (800ffac <_strtod_l+0x59c>)
 800ff0e:	428b      	cmp	r3, r1
 800ff10:	4682      	mov	sl, r0
 800ff12:	d898      	bhi.n	800fe46 <_strtod_l+0x436>
 800ff14:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800ff18:	428b      	cmp	r3, r1
 800ff1a:	bf86      	itte	hi
 800ff1c:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 800ffb0 <_strtod_l+0x5a0>
 800ff20:	f04f 3aff 	movhi.w	sl, #4294967295
 800ff24:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800ff28:	2300      	movs	r3, #0
 800ff2a:	9308      	str	r3, [sp, #32]
 800ff2c:	e07a      	b.n	8010024 <_strtod_l+0x614>
 800ff2e:	07e2      	lsls	r2, r4, #31
 800ff30:	d505      	bpl.n	800ff3e <_strtod_l+0x52e>
 800ff32:	9b08      	ldr	r3, [sp, #32]
 800ff34:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ff38:	f7f0 fb66 	bl	8000608 <__aeabi_dmul>
 800ff3c:	2301      	movs	r3, #1
 800ff3e:	9a08      	ldr	r2, [sp, #32]
 800ff40:	3208      	adds	r2, #8
 800ff42:	3601      	adds	r6, #1
 800ff44:	1064      	asrs	r4, r4, #1
 800ff46:	9208      	str	r2, [sp, #32]
 800ff48:	e7cd      	b.n	800fee6 <_strtod_l+0x4d6>
 800ff4a:	d0ed      	beq.n	800ff28 <_strtod_l+0x518>
 800ff4c:	4264      	negs	r4, r4
 800ff4e:	f014 020f 	ands.w	r2, r4, #15
 800ff52:	d00a      	beq.n	800ff6a <_strtod_l+0x55a>
 800ff54:	4b12      	ldr	r3, [pc, #72]	@ (800ffa0 <_strtod_l+0x590>)
 800ff56:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ff5a:	4650      	mov	r0, sl
 800ff5c:	4659      	mov	r1, fp
 800ff5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ff62:	f7f0 fc7b 	bl	800085c <__aeabi_ddiv>
 800ff66:	4682      	mov	sl, r0
 800ff68:	468b      	mov	fp, r1
 800ff6a:	1124      	asrs	r4, r4, #4
 800ff6c:	d0dc      	beq.n	800ff28 <_strtod_l+0x518>
 800ff6e:	2c1f      	cmp	r4, #31
 800ff70:	dd20      	ble.n	800ffb4 <_strtod_l+0x5a4>
 800ff72:	2400      	movs	r4, #0
 800ff74:	46a0      	mov	r8, r4
 800ff76:	940a      	str	r4, [sp, #40]	@ 0x28
 800ff78:	46a1      	mov	r9, r4
 800ff7a:	9a05      	ldr	r2, [sp, #20]
 800ff7c:	2322      	movs	r3, #34	@ 0x22
 800ff7e:	f04f 0a00 	mov.w	sl, #0
 800ff82:	f04f 0b00 	mov.w	fp, #0
 800ff86:	6013      	str	r3, [r2, #0]
 800ff88:	e768      	b.n	800fe5c <_strtod_l+0x44c>
 800ff8a:	bf00      	nop
 800ff8c:	0801323d 	.word	0x0801323d
 800ff90:	08013454 	.word	0x08013454
 800ff94:	08013235 	.word	0x08013235
 800ff98:	0801326a 	.word	0x0801326a
 800ff9c:	08013618 	.word	0x08013618
 800ffa0:	08013388 	.word	0x08013388
 800ffa4:	08013360 	.word	0x08013360
 800ffa8:	7ff00000 	.word	0x7ff00000
 800ffac:	7ca00000 	.word	0x7ca00000
 800ffb0:	7fefffff 	.word	0x7fefffff
 800ffb4:	f014 0310 	ands.w	r3, r4, #16
 800ffb8:	bf18      	it	ne
 800ffba:	236a      	movne	r3, #106	@ 0x6a
 800ffbc:	4ea9      	ldr	r6, [pc, #676]	@ (8010264 <_strtod_l+0x854>)
 800ffbe:	9308      	str	r3, [sp, #32]
 800ffc0:	4650      	mov	r0, sl
 800ffc2:	4659      	mov	r1, fp
 800ffc4:	2300      	movs	r3, #0
 800ffc6:	07e2      	lsls	r2, r4, #31
 800ffc8:	d504      	bpl.n	800ffd4 <_strtod_l+0x5c4>
 800ffca:	e9d6 2300 	ldrd	r2, r3, [r6]
 800ffce:	f7f0 fb1b 	bl	8000608 <__aeabi_dmul>
 800ffd2:	2301      	movs	r3, #1
 800ffd4:	1064      	asrs	r4, r4, #1
 800ffd6:	f106 0608 	add.w	r6, r6, #8
 800ffda:	d1f4      	bne.n	800ffc6 <_strtod_l+0x5b6>
 800ffdc:	b10b      	cbz	r3, 800ffe2 <_strtod_l+0x5d2>
 800ffde:	4682      	mov	sl, r0
 800ffe0:	468b      	mov	fp, r1
 800ffe2:	9b08      	ldr	r3, [sp, #32]
 800ffe4:	b1b3      	cbz	r3, 8010014 <_strtod_l+0x604>
 800ffe6:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800ffea:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800ffee:	2b00      	cmp	r3, #0
 800fff0:	4659      	mov	r1, fp
 800fff2:	dd0f      	ble.n	8010014 <_strtod_l+0x604>
 800fff4:	2b1f      	cmp	r3, #31
 800fff6:	dd55      	ble.n	80100a4 <_strtod_l+0x694>
 800fff8:	2b34      	cmp	r3, #52	@ 0x34
 800fffa:	bfde      	ittt	le
 800fffc:	f04f 33ff 	movle.w	r3, #4294967295
 8010000:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8010004:	4093      	lslle	r3, r2
 8010006:	f04f 0a00 	mov.w	sl, #0
 801000a:	bfcc      	ite	gt
 801000c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8010010:	ea03 0b01 	andle.w	fp, r3, r1
 8010014:	2200      	movs	r2, #0
 8010016:	2300      	movs	r3, #0
 8010018:	4650      	mov	r0, sl
 801001a:	4659      	mov	r1, fp
 801001c:	f7f0 fd5c 	bl	8000ad8 <__aeabi_dcmpeq>
 8010020:	2800      	cmp	r0, #0
 8010022:	d1a6      	bne.n	800ff72 <_strtod_l+0x562>
 8010024:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010026:	9300      	str	r3, [sp, #0]
 8010028:	990c      	ldr	r1, [sp, #48]	@ 0x30
 801002a:	9805      	ldr	r0, [sp, #20]
 801002c:	462b      	mov	r3, r5
 801002e:	463a      	mov	r2, r7
 8010030:	f7ff f8c6 	bl	800f1c0 <__s2b>
 8010034:	900a      	str	r0, [sp, #40]	@ 0x28
 8010036:	2800      	cmp	r0, #0
 8010038:	f43f af05 	beq.w	800fe46 <_strtod_l+0x436>
 801003c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801003e:	2a00      	cmp	r2, #0
 8010040:	eba9 0308 	sub.w	r3, r9, r8
 8010044:	bfa8      	it	ge
 8010046:	2300      	movge	r3, #0
 8010048:	9312      	str	r3, [sp, #72]	@ 0x48
 801004a:	2400      	movs	r4, #0
 801004c:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8010050:	9316      	str	r3, [sp, #88]	@ 0x58
 8010052:	46a0      	mov	r8, r4
 8010054:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010056:	9805      	ldr	r0, [sp, #20]
 8010058:	6859      	ldr	r1, [r3, #4]
 801005a:	f7ff f809 	bl	800f070 <_Balloc>
 801005e:	4681      	mov	r9, r0
 8010060:	2800      	cmp	r0, #0
 8010062:	f43f aef4 	beq.w	800fe4e <_strtod_l+0x43e>
 8010066:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010068:	691a      	ldr	r2, [r3, #16]
 801006a:	3202      	adds	r2, #2
 801006c:	f103 010c 	add.w	r1, r3, #12
 8010070:	0092      	lsls	r2, r2, #2
 8010072:	300c      	adds	r0, #12
 8010074:	f001 f8ee 	bl	8011254 <memcpy>
 8010078:	ec4b ab10 	vmov	d0, sl, fp
 801007c:	9805      	ldr	r0, [sp, #20]
 801007e:	aa1c      	add	r2, sp, #112	@ 0x70
 8010080:	a91b      	add	r1, sp, #108	@ 0x6c
 8010082:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8010086:	f7ff fbd7 	bl	800f838 <__d2b>
 801008a:	901a      	str	r0, [sp, #104]	@ 0x68
 801008c:	2800      	cmp	r0, #0
 801008e:	f43f aede 	beq.w	800fe4e <_strtod_l+0x43e>
 8010092:	9805      	ldr	r0, [sp, #20]
 8010094:	2101      	movs	r1, #1
 8010096:	f7ff f929 	bl	800f2ec <__i2b>
 801009a:	4680      	mov	r8, r0
 801009c:	b948      	cbnz	r0, 80100b2 <_strtod_l+0x6a2>
 801009e:	f04f 0800 	mov.w	r8, #0
 80100a2:	e6d4      	b.n	800fe4e <_strtod_l+0x43e>
 80100a4:	f04f 32ff 	mov.w	r2, #4294967295
 80100a8:	fa02 f303 	lsl.w	r3, r2, r3
 80100ac:	ea03 0a0a 	and.w	sl, r3, sl
 80100b0:	e7b0      	b.n	8010014 <_strtod_l+0x604>
 80100b2:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 80100b4:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 80100b6:	2d00      	cmp	r5, #0
 80100b8:	bfab      	itete	ge
 80100ba:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 80100bc:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 80100be:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 80100c0:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 80100c2:	bfac      	ite	ge
 80100c4:	18ef      	addge	r7, r5, r3
 80100c6:	1b5e      	sublt	r6, r3, r5
 80100c8:	9b08      	ldr	r3, [sp, #32]
 80100ca:	1aed      	subs	r5, r5, r3
 80100cc:	4415      	add	r5, r2
 80100ce:	4b66      	ldr	r3, [pc, #408]	@ (8010268 <_strtod_l+0x858>)
 80100d0:	3d01      	subs	r5, #1
 80100d2:	429d      	cmp	r5, r3
 80100d4:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 80100d8:	da50      	bge.n	801017c <_strtod_l+0x76c>
 80100da:	1b5b      	subs	r3, r3, r5
 80100dc:	2b1f      	cmp	r3, #31
 80100de:	eba2 0203 	sub.w	r2, r2, r3
 80100e2:	f04f 0101 	mov.w	r1, #1
 80100e6:	dc3d      	bgt.n	8010164 <_strtod_l+0x754>
 80100e8:	fa01 f303 	lsl.w	r3, r1, r3
 80100ec:	9313      	str	r3, [sp, #76]	@ 0x4c
 80100ee:	2300      	movs	r3, #0
 80100f0:	9310      	str	r3, [sp, #64]	@ 0x40
 80100f2:	18bd      	adds	r5, r7, r2
 80100f4:	9b08      	ldr	r3, [sp, #32]
 80100f6:	42af      	cmp	r7, r5
 80100f8:	4416      	add	r6, r2
 80100fa:	441e      	add	r6, r3
 80100fc:	463b      	mov	r3, r7
 80100fe:	bfa8      	it	ge
 8010100:	462b      	movge	r3, r5
 8010102:	42b3      	cmp	r3, r6
 8010104:	bfa8      	it	ge
 8010106:	4633      	movge	r3, r6
 8010108:	2b00      	cmp	r3, #0
 801010a:	bfc2      	ittt	gt
 801010c:	1aed      	subgt	r5, r5, r3
 801010e:	1af6      	subgt	r6, r6, r3
 8010110:	1aff      	subgt	r7, r7, r3
 8010112:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8010114:	2b00      	cmp	r3, #0
 8010116:	dd16      	ble.n	8010146 <_strtod_l+0x736>
 8010118:	4641      	mov	r1, r8
 801011a:	9805      	ldr	r0, [sp, #20]
 801011c:	461a      	mov	r2, r3
 801011e:	f7ff f9a5 	bl	800f46c <__pow5mult>
 8010122:	4680      	mov	r8, r0
 8010124:	2800      	cmp	r0, #0
 8010126:	d0ba      	beq.n	801009e <_strtod_l+0x68e>
 8010128:	4601      	mov	r1, r0
 801012a:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 801012c:	9805      	ldr	r0, [sp, #20]
 801012e:	f7ff f8f3 	bl	800f318 <__multiply>
 8010132:	900e      	str	r0, [sp, #56]	@ 0x38
 8010134:	2800      	cmp	r0, #0
 8010136:	f43f ae8a 	beq.w	800fe4e <_strtod_l+0x43e>
 801013a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801013c:	9805      	ldr	r0, [sp, #20]
 801013e:	f7fe ffd7 	bl	800f0f0 <_Bfree>
 8010142:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010144:	931a      	str	r3, [sp, #104]	@ 0x68
 8010146:	2d00      	cmp	r5, #0
 8010148:	dc1d      	bgt.n	8010186 <_strtod_l+0x776>
 801014a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801014c:	2b00      	cmp	r3, #0
 801014e:	dd23      	ble.n	8010198 <_strtod_l+0x788>
 8010150:	4649      	mov	r1, r9
 8010152:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8010154:	9805      	ldr	r0, [sp, #20]
 8010156:	f7ff f989 	bl	800f46c <__pow5mult>
 801015a:	4681      	mov	r9, r0
 801015c:	b9e0      	cbnz	r0, 8010198 <_strtod_l+0x788>
 801015e:	f04f 0900 	mov.w	r9, #0
 8010162:	e674      	b.n	800fe4e <_strtod_l+0x43e>
 8010164:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8010168:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 801016c:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8010170:	35e2      	adds	r5, #226	@ 0xe2
 8010172:	fa01 f305 	lsl.w	r3, r1, r5
 8010176:	9310      	str	r3, [sp, #64]	@ 0x40
 8010178:	9113      	str	r1, [sp, #76]	@ 0x4c
 801017a:	e7ba      	b.n	80100f2 <_strtod_l+0x6e2>
 801017c:	2300      	movs	r3, #0
 801017e:	9310      	str	r3, [sp, #64]	@ 0x40
 8010180:	2301      	movs	r3, #1
 8010182:	9313      	str	r3, [sp, #76]	@ 0x4c
 8010184:	e7b5      	b.n	80100f2 <_strtod_l+0x6e2>
 8010186:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8010188:	9805      	ldr	r0, [sp, #20]
 801018a:	462a      	mov	r2, r5
 801018c:	f7ff f9c8 	bl	800f520 <__lshift>
 8010190:	901a      	str	r0, [sp, #104]	@ 0x68
 8010192:	2800      	cmp	r0, #0
 8010194:	d1d9      	bne.n	801014a <_strtod_l+0x73a>
 8010196:	e65a      	b.n	800fe4e <_strtod_l+0x43e>
 8010198:	2e00      	cmp	r6, #0
 801019a:	dd07      	ble.n	80101ac <_strtod_l+0x79c>
 801019c:	4649      	mov	r1, r9
 801019e:	9805      	ldr	r0, [sp, #20]
 80101a0:	4632      	mov	r2, r6
 80101a2:	f7ff f9bd 	bl	800f520 <__lshift>
 80101a6:	4681      	mov	r9, r0
 80101a8:	2800      	cmp	r0, #0
 80101aa:	d0d8      	beq.n	801015e <_strtod_l+0x74e>
 80101ac:	2f00      	cmp	r7, #0
 80101ae:	dd08      	ble.n	80101c2 <_strtod_l+0x7b2>
 80101b0:	4641      	mov	r1, r8
 80101b2:	9805      	ldr	r0, [sp, #20]
 80101b4:	463a      	mov	r2, r7
 80101b6:	f7ff f9b3 	bl	800f520 <__lshift>
 80101ba:	4680      	mov	r8, r0
 80101bc:	2800      	cmp	r0, #0
 80101be:	f43f ae46 	beq.w	800fe4e <_strtod_l+0x43e>
 80101c2:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80101c4:	9805      	ldr	r0, [sp, #20]
 80101c6:	464a      	mov	r2, r9
 80101c8:	f7ff fa32 	bl	800f630 <__mdiff>
 80101cc:	4604      	mov	r4, r0
 80101ce:	2800      	cmp	r0, #0
 80101d0:	f43f ae3d 	beq.w	800fe4e <_strtod_l+0x43e>
 80101d4:	68c3      	ldr	r3, [r0, #12]
 80101d6:	930f      	str	r3, [sp, #60]	@ 0x3c
 80101d8:	2300      	movs	r3, #0
 80101da:	60c3      	str	r3, [r0, #12]
 80101dc:	4641      	mov	r1, r8
 80101de:	f7ff fa0b 	bl	800f5f8 <__mcmp>
 80101e2:	2800      	cmp	r0, #0
 80101e4:	da46      	bge.n	8010274 <_strtod_l+0x864>
 80101e6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80101e8:	ea53 030a 	orrs.w	r3, r3, sl
 80101ec:	d16c      	bne.n	80102c8 <_strtod_l+0x8b8>
 80101ee:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80101f2:	2b00      	cmp	r3, #0
 80101f4:	d168      	bne.n	80102c8 <_strtod_l+0x8b8>
 80101f6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80101fa:	0d1b      	lsrs	r3, r3, #20
 80101fc:	051b      	lsls	r3, r3, #20
 80101fe:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8010202:	d961      	bls.n	80102c8 <_strtod_l+0x8b8>
 8010204:	6963      	ldr	r3, [r4, #20]
 8010206:	b913      	cbnz	r3, 801020e <_strtod_l+0x7fe>
 8010208:	6923      	ldr	r3, [r4, #16]
 801020a:	2b01      	cmp	r3, #1
 801020c:	dd5c      	ble.n	80102c8 <_strtod_l+0x8b8>
 801020e:	4621      	mov	r1, r4
 8010210:	2201      	movs	r2, #1
 8010212:	9805      	ldr	r0, [sp, #20]
 8010214:	f7ff f984 	bl	800f520 <__lshift>
 8010218:	4641      	mov	r1, r8
 801021a:	4604      	mov	r4, r0
 801021c:	f7ff f9ec 	bl	800f5f8 <__mcmp>
 8010220:	2800      	cmp	r0, #0
 8010222:	dd51      	ble.n	80102c8 <_strtod_l+0x8b8>
 8010224:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8010228:	9a08      	ldr	r2, [sp, #32]
 801022a:	0d1b      	lsrs	r3, r3, #20
 801022c:	051b      	lsls	r3, r3, #20
 801022e:	2a00      	cmp	r2, #0
 8010230:	d06b      	beq.n	801030a <_strtod_l+0x8fa>
 8010232:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8010236:	d868      	bhi.n	801030a <_strtod_l+0x8fa>
 8010238:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 801023c:	f67f ae9d 	bls.w	800ff7a <_strtod_l+0x56a>
 8010240:	4b0a      	ldr	r3, [pc, #40]	@ (801026c <_strtod_l+0x85c>)
 8010242:	4650      	mov	r0, sl
 8010244:	4659      	mov	r1, fp
 8010246:	2200      	movs	r2, #0
 8010248:	f7f0 f9de 	bl	8000608 <__aeabi_dmul>
 801024c:	4b08      	ldr	r3, [pc, #32]	@ (8010270 <_strtod_l+0x860>)
 801024e:	400b      	ands	r3, r1
 8010250:	4682      	mov	sl, r0
 8010252:	468b      	mov	fp, r1
 8010254:	2b00      	cmp	r3, #0
 8010256:	f47f ae05 	bne.w	800fe64 <_strtod_l+0x454>
 801025a:	9a05      	ldr	r2, [sp, #20]
 801025c:	2322      	movs	r3, #34	@ 0x22
 801025e:	6013      	str	r3, [r2, #0]
 8010260:	e600      	b.n	800fe64 <_strtod_l+0x454>
 8010262:	bf00      	nop
 8010264:	08013480 	.word	0x08013480
 8010268:	fffffc02 	.word	0xfffffc02
 801026c:	39500000 	.word	0x39500000
 8010270:	7ff00000 	.word	0x7ff00000
 8010274:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8010278:	d165      	bne.n	8010346 <_strtod_l+0x936>
 801027a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 801027c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8010280:	b35a      	cbz	r2, 80102da <_strtod_l+0x8ca>
 8010282:	4a9f      	ldr	r2, [pc, #636]	@ (8010500 <_strtod_l+0xaf0>)
 8010284:	4293      	cmp	r3, r2
 8010286:	d12b      	bne.n	80102e0 <_strtod_l+0x8d0>
 8010288:	9b08      	ldr	r3, [sp, #32]
 801028a:	4651      	mov	r1, sl
 801028c:	b303      	cbz	r3, 80102d0 <_strtod_l+0x8c0>
 801028e:	4b9d      	ldr	r3, [pc, #628]	@ (8010504 <_strtod_l+0xaf4>)
 8010290:	465a      	mov	r2, fp
 8010292:	4013      	ands	r3, r2
 8010294:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8010298:	f04f 32ff 	mov.w	r2, #4294967295
 801029c:	d81b      	bhi.n	80102d6 <_strtod_l+0x8c6>
 801029e:	0d1b      	lsrs	r3, r3, #20
 80102a0:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80102a4:	fa02 f303 	lsl.w	r3, r2, r3
 80102a8:	4299      	cmp	r1, r3
 80102aa:	d119      	bne.n	80102e0 <_strtod_l+0x8d0>
 80102ac:	4b96      	ldr	r3, [pc, #600]	@ (8010508 <_strtod_l+0xaf8>)
 80102ae:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80102b0:	429a      	cmp	r2, r3
 80102b2:	d102      	bne.n	80102ba <_strtod_l+0x8aa>
 80102b4:	3101      	adds	r1, #1
 80102b6:	f43f adca 	beq.w	800fe4e <_strtod_l+0x43e>
 80102ba:	4b92      	ldr	r3, [pc, #584]	@ (8010504 <_strtod_l+0xaf4>)
 80102bc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80102be:	401a      	ands	r2, r3
 80102c0:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 80102c4:	f04f 0a00 	mov.w	sl, #0
 80102c8:	9b08      	ldr	r3, [sp, #32]
 80102ca:	2b00      	cmp	r3, #0
 80102cc:	d1b8      	bne.n	8010240 <_strtod_l+0x830>
 80102ce:	e5c9      	b.n	800fe64 <_strtod_l+0x454>
 80102d0:	f04f 33ff 	mov.w	r3, #4294967295
 80102d4:	e7e8      	b.n	80102a8 <_strtod_l+0x898>
 80102d6:	4613      	mov	r3, r2
 80102d8:	e7e6      	b.n	80102a8 <_strtod_l+0x898>
 80102da:	ea53 030a 	orrs.w	r3, r3, sl
 80102de:	d0a1      	beq.n	8010224 <_strtod_l+0x814>
 80102e0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80102e2:	b1db      	cbz	r3, 801031c <_strtod_l+0x90c>
 80102e4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80102e6:	4213      	tst	r3, r2
 80102e8:	d0ee      	beq.n	80102c8 <_strtod_l+0x8b8>
 80102ea:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80102ec:	9a08      	ldr	r2, [sp, #32]
 80102ee:	4650      	mov	r0, sl
 80102f0:	4659      	mov	r1, fp
 80102f2:	b1bb      	cbz	r3, 8010324 <_strtod_l+0x914>
 80102f4:	f7ff fb6e 	bl	800f9d4 <sulp>
 80102f8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80102fc:	ec53 2b10 	vmov	r2, r3, d0
 8010300:	f7ef ffcc 	bl	800029c <__adddf3>
 8010304:	4682      	mov	sl, r0
 8010306:	468b      	mov	fp, r1
 8010308:	e7de      	b.n	80102c8 <_strtod_l+0x8b8>
 801030a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 801030e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8010312:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8010316:	f04f 3aff 	mov.w	sl, #4294967295
 801031a:	e7d5      	b.n	80102c8 <_strtod_l+0x8b8>
 801031c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 801031e:	ea13 0f0a 	tst.w	r3, sl
 8010322:	e7e1      	b.n	80102e8 <_strtod_l+0x8d8>
 8010324:	f7ff fb56 	bl	800f9d4 <sulp>
 8010328:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801032c:	ec53 2b10 	vmov	r2, r3, d0
 8010330:	f7ef ffb2 	bl	8000298 <__aeabi_dsub>
 8010334:	2200      	movs	r2, #0
 8010336:	2300      	movs	r3, #0
 8010338:	4682      	mov	sl, r0
 801033a:	468b      	mov	fp, r1
 801033c:	f7f0 fbcc 	bl	8000ad8 <__aeabi_dcmpeq>
 8010340:	2800      	cmp	r0, #0
 8010342:	d0c1      	beq.n	80102c8 <_strtod_l+0x8b8>
 8010344:	e619      	b.n	800ff7a <_strtod_l+0x56a>
 8010346:	4641      	mov	r1, r8
 8010348:	4620      	mov	r0, r4
 801034a:	f7ff facd 	bl	800f8e8 <__ratio>
 801034e:	ec57 6b10 	vmov	r6, r7, d0
 8010352:	2200      	movs	r2, #0
 8010354:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8010358:	4630      	mov	r0, r6
 801035a:	4639      	mov	r1, r7
 801035c:	f7f0 fbd0 	bl	8000b00 <__aeabi_dcmple>
 8010360:	2800      	cmp	r0, #0
 8010362:	d06f      	beq.n	8010444 <_strtod_l+0xa34>
 8010364:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010366:	2b00      	cmp	r3, #0
 8010368:	d17a      	bne.n	8010460 <_strtod_l+0xa50>
 801036a:	f1ba 0f00 	cmp.w	sl, #0
 801036e:	d158      	bne.n	8010422 <_strtod_l+0xa12>
 8010370:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010372:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8010376:	2b00      	cmp	r3, #0
 8010378:	d15a      	bne.n	8010430 <_strtod_l+0xa20>
 801037a:	4b64      	ldr	r3, [pc, #400]	@ (801050c <_strtod_l+0xafc>)
 801037c:	2200      	movs	r2, #0
 801037e:	4630      	mov	r0, r6
 8010380:	4639      	mov	r1, r7
 8010382:	f7f0 fbb3 	bl	8000aec <__aeabi_dcmplt>
 8010386:	2800      	cmp	r0, #0
 8010388:	d159      	bne.n	801043e <_strtod_l+0xa2e>
 801038a:	4630      	mov	r0, r6
 801038c:	4639      	mov	r1, r7
 801038e:	4b60      	ldr	r3, [pc, #384]	@ (8010510 <_strtod_l+0xb00>)
 8010390:	2200      	movs	r2, #0
 8010392:	f7f0 f939 	bl	8000608 <__aeabi_dmul>
 8010396:	4606      	mov	r6, r0
 8010398:	460f      	mov	r7, r1
 801039a:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 801039e:	9606      	str	r6, [sp, #24]
 80103a0:	9307      	str	r3, [sp, #28]
 80103a2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80103a6:	4d57      	ldr	r5, [pc, #348]	@ (8010504 <_strtod_l+0xaf4>)
 80103a8:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80103ac:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80103ae:	401d      	ands	r5, r3
 80103b0:	4b58      	ldr	r3, [pc, #352]	@ (8010514 <_strtod_l+0xb04>)
 80103b2:	429d      	cmp	r5, r3
 80103b4:	f040 80b2 	bne.w	801051c <_strtod_l+0xb0c>
 80103b8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80103ba:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 80103be:	ec4b ab10 	vmov	d0, sl, fp
 80103c2:	f7ff f9c9 	bl	800f758 <__ulp>
 80103c6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80103ca:	ec51 0b10 	vmov	r0, r1, d0
 80103ce:	f7f0 f91b 	bl	8000608 <__aeabi_dmul>
 80103d2:	4652      	mov	r2, sl
 80103d4:	465b      	mov	r3, fp
 80103d6:	f7ef ff61 	bl	800029c <__adddf3>
 80103da:	460b      	mov	r3, r1
 80103dc:	4949      	ldr	r1, [pc, #292]	@ (8010504 <_strtod_l+0xaf4>)
 80103de:	4a4e      	ldr	r2, [pc, #312]	@ (8010518 <_strtod_l+0xb08>)
 80103e0:	4019      	ands	r1, r3
 80103e2:	4291      	cmp	r1, r2
 80103e4:	4682      	mov	sl, r0
 80103e6:	d942      	bls.n	801046e <_strtod_l+0xa5e>
 80103e8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80103ea:	4b47      	ldr	r3, [pc, #284]	@ (8010508 <_strtod_l+0xaf8>)
 80103ec:	429a      	cmp	r2, r3
 80103ee:	d103      	bne.n	80103f8 <_strtod_l+0x9e8>
 80103f0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80103f2:	3301      	adds	r3, #1
 80103f4:	f43f ad2b 	beq.w	800fe4e <_strtod_l+0x43e>
 80103f8:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8010508 <_strtod_l+0xaf8>
 80103fc:	f04f 3aff 	mov.w	sl, #4294967295
 8010400:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8010402:	9805      	ldr	r0, [sp, #20]
 8010404:	f7fe fe74 	bl	800f0f0 <_Bfree>
 8010408:	9805      	ldr	r0, [sp, #20]
 801040a:	4649      	mov	r1, r9
 801040c:	f7fe fe70 	bl	800f0f0 <_Bfree>
 8010410:	9805      	ldr	r0, [sp, #20]
 8010412:	4641      	mov	r1, r8
 8010414:	f7fe fe6c 	bl	800f0f0 <_Bfree>
 8010418:	9805      	ldr	r0, [sp, #20]
 801041a:	4621      	mov	r1, r4
 801041c:	f7fe fe68 	bl	800f0f0 <_Bfree>
 8010420:	e618      	b.n	8010054 <_strtod_l+0x644>
 8010422:	f1ba 0f01 	cmp.w	sl, #1
 8010426:	d103      	bne.n	8010430 <_strtod_l+0xa20>
 8010428:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801042a:	2b00      	cmp	r3, #0
 801042c:	f43f ada5 	beq.w	800ff7a <_strtod_l+0x56a>
 8010430:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 80104e0 <_strtod_l+0xad0>
 8010434:	4f35      	ldr	r7, [pc, #212]	@ (801050c <_strtod_l+0xafc>)
 8010436:	ed8d 7b06 	vstr	d7, [sp, #24]
 801043a:	2600      	movs	r6, #0
 801043c:	e7b1      	b.n	80103a2 <_strtod_l+0x992>
 801043e:	4f34      	ldr	r7, [pc, #208]	@ (8010510 <_strtod_l+0xb00>)
 8010440:	2600      	movs	r6, #0
 8010442:	e7aa      	b.n	801039a <_strtod_l+0x98a>
 8010444:	4b32      	ldr	r3, [pc, #200]	@ (8010510 <_strtod_l+0xb00>)
 8010446:	4630      	mov	r0, r6
 8010448:	4639      	mov	r1, r7
 801044a:	2200      	movs	r2, #0
 801044c:	f7f0 f8dc 	bl	8000608 <__aeabi_dmul>
 8010450:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010452:	4606      	mov	r6, r0
 8010454:	460f      	mov	r7, r1
 8010456:	2b00      	cmp	r3, #0
 8010458:	d09f      	beq.n	801039a <_strtod_l+0x98a>
 801045a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 801045e:	e7a0      	b.n	80103a2 <_strtod_l+0x992>
 8010460:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 80104e8 <_strtod_l+0xad8>
 8010464:	ed8d 7b06 	vstr	d7, [sp, #24]
 8010468:	ec57 6b17 	vmov	r6, r7, d7
 801046c:	e799      	b.n	80103a2 <_strtod_l+0x992>
 801046e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8010472:	9b08      	ldr	r3, [sp, #32]
 8010474:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8010478:	2b00      	cmp	r3, #0
 801047a:	d1c1      	bne.n	8010400 <_strtod_l+0x9f0>
 801047c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8010480:	0d1b      	lsrs	r3, r3, #20
 8010482:	051b      	lsls	r3, r3, #20
 8010484:	429d      	cmp	r5, r3
 8010486:	d1bb      	bne.n	8010400 <_strtod_l+0x9f0>
 8010488:	4630      	mov	r0, r6
 801048a:	4639      	mov	r1, r7
 801048c:	f7f0 fc1c 	bl	8000cc8 <__aeabi_d2lz>
 8010490:	f7f0 f88c 	bl	80005ac <__aeabi_l2d>
 8010494:	4602      	mov	r2, r0
 8010496:	460b      	mov	r3, r1
 8010498:	4630      	mov	r0, r6
 801049a:	4639      	mov	r1, r7
 801049c:	f7ef fefc 	bl	8000298 <__aeabi_dsub>
 80104a0:	460b      	mov	r3, r1
 80104a2:	4602      	mov	r2, r0
 80104a4:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 80104a8:	f3cb 0613 	ubfx	r6, fp, #0, #20
 80104ac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80104ae:	ea46 060a 	orr.w	r6, r6, sl
 80104b2:	431e      	orrs	r6, r3
 80104b4:	d06f      	beq.n	8010596 <_strtod_l+0xb86>
 80104b6:	a30e      	add	r3, pc, #56	@ (adr r3, 80104f0 <_strtod_l+0xae0>)
 80104b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80104bc:	f7f0 fb16 	bl	8000aec <__aeabi_dcmplt>
 80104c0:	2800      	cmp	r0, #0
 80104c2:	f47f accf 	bne.w	800fe64 <_strtod_l+0x454>
 80104c6:	a30c      	add	r3, pc, #48	@ (adr r3, 80104f8 <_strtod_l+0xae8>)
 80104c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80104cc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80104d0:	f7f0 fb2a 	bl	8000b28 <__aeabi_dcmpgt>
 80104d4:	2800      	cmp	r0, #0
 80104d6:	d093      	beq.n	8010400 <_strtod_l+0x9f0>
 80104d8:	e4c4      	b.n	800fe64 <_strtod_l+0x454>
 80104da:	bf00      	nop
 80104dc:	f3af 8000 	nop.w
 80104e0:	00000000 	.word	0x00000000
 80104e4:	bff00000 	.word	0xbff00000
 80104e8:	00000000 	.word	0x00000000
 80104ec:	3ff00000 	.word	0x3ff00000
 80104f0:	94a03595 	.word	0x94a03595
 80104f4:	3fdfffff 	.word	0x3fdfffff
 80104f8:	35afe535 	.word	0x35afe535
 80104fc:	3fe00000 	.word	0x3fe00000
 8010500:	000fffff 	.word	0x000fffff
 8010504:	7ff00000 	.word	0x7ff00000
 8010508:	7fefffff 	.word	0x7fefffff
 801050c:	3ff00000 	.word	0x3ff00000
 8010510:	3fe00000 	.word	0x3fe00000
 8010514:	7fe00000 	.word	0x7fe00000
 8010518:	7c9fffff 	.word	0x7c9fffff
 801051c:	9b08      	ldr	r3, [sp, #32]
 801051e:	b323      	cbz	r3, 801056a <_strtod_l+0xb5a>
 8010520:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8010524:	d821      	bhi.n	801056a <_strtod_l+0xb5a>
 8010526:	a328      	add	r3, pc, #160	@ (adr r3, 80105c8 <_strtod_l+0xbb8>)
 8010528:	e9d3 2300 	ldrd	r2, r3, [r3]
 801052c:	4630      	mov	r0, r6
 801052e:	4639      	mov	r1, r7
 8010530:	f7f0 fae6 	bl	8000b00 <__aeabi_dcmple>
 8010534:	b1a0      	cbz	r0, 8010560 <_strtod_l+0xb50>
 8010536:	4639      	mov	r1, r7
 8010538:	4630      	mov	r0, r6
 801053a:	f7f0 fb3d 	bl	8000bb8 <__aeabi_d2uiz>
 801053e:	2801      	cmp	r0, #1
 8010540:	bf38      	it	cc
 8010542:	2001      	movcc	r0, #1
 8010544:	f7ef ffe6 	bl	8000514 <__aeabi_ui2d>
 8010548:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801054a:	4606      	mov	r6, r0
 801054c:	460f      	mov	r7, r1
 801054e:	b9fb      	cbnz	r3, 8010590 <_strtod_l+0xb80>
 8010550:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8010554:	9014      	str	r0, [sp, #80]	@ 0x50
 8010556:	9315      	str	r3, [sp, #84]	@ 0x54
 8010558:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 801055c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8010560:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8010562:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8010566:	1b5b      	subs	r3, r3, r5
 8010568:	9311      	str	r3, [sp, #68]	@ 0x44
 801056a:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 801056e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8010572:	f7ff f8f1 	bl	800f758 <__ulp>
 8010576:	4650      	mov	r0, sl
 8010578:	ec53 2b10 	vmov	r2, r3, d0
 801057c:	4659      	mov	r1, fp
 801057e:	f7f0 f843 	bl	8000608 <__aeabi_dmul>
 8010582:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8010586:	f7ef fe89 	bl	800029c <__adddf3>
 801058a:	4682      	mov	sl, r0
 801058c:	468b      	mov	fp, r1
 801058e:	e770      	b.n	8010472 <_strtod_l+0xa62>
 8010590:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8010594:	e7e0      	b.n	8010558 <_strtod_l+0xb48>
 8010596:	a30e      	add	r3, pc, #56	@ (adr r3, 80105d0 <_strtod_l+0xbc0>)
 8010598:	e9d3 2300 	ldrd	r2, r3, [r3]
 801059c:	f7f0 faa6 	bl	8000aec <__aeabi_dcmplt>
 80105a0:	e798      	b.n	80104d4 <_strtod_l+0xac4>
 80105a2:	2300      	movs	r3, #0
 80105a4:	930b      	str	r3, [sp, #44]	@ 0x2c
 80105a6:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 80105a8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80105aa:	6013      	str	r3, [r2, #0]
 80105ac:	f7ff ba6d 	b.w	800fa8a <_strtod_l+0x7a>
 80105b0:	2a65      	cmp	r2, #101	@ 0x65
 80105b2:	f43f ab66 	beq.w	800fc82 <_strtod_l+0x272>
 80105b6:	2a45      	cmp	r2, #69	@ 0x45
 80105b8:	f43f ab63 	beq.w	800fc82 <_strtod_l+0x272>
 80105bc:	2301      	movs	r3, #1
 80105be:	f7ff bb9e 	b.w	800fcfe <_strtod_l+0x2ee>
 80105c2:	bf00      	nop
 80105c4:	f3af 8000 	nop.w
 80105c8:	ffc00000 	.word	0xffc00000
 80105cc:	41dfffff 	.word	0x41dfffff
 80105d0:	94a03595 	.word	0x94a03595
 80105d4:	3fcfffff 	.word	0x3fcfffff

080105d8 <_strtod_r>:
 80105d8:	4b01      	ldr	r3, [pc, #4]	@ (80105e0 <_strtod_r+0x8>)
 80105da:	f7ff ba19 	b.w	800fa10 <_strtod_l>
 80105de:	bf00      	nop
 80105e0:	20000070 	.word	0x20000070

080105e4 <_strtol_l.constprop.0>:
 80105e4:	2b24      	cmp	r3, #36	@ 0x24
 80105e6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80105ea:	4686      	mov	lr, r0
 80105ec:	4690      	mov	r8, r2
 80105ee:	d801      	bhi.n	80105f4 <_strtol_l.constprop.0+0x10>
 80105f0:	2b01      	cmp	r3, #1
 80105f2:	d106      	bne.n	8010602 <_strtol_l.constprop.0+0x1e>
 80105f4:	f7fd fdbc 	bl	800e170 <__errno>
 80105f8:	2316      	movs	r3, #22
 80105fa:	6003      	str	r3, [r0, #0]
 80105fc:	2000      	movs	r0, #0
 80105fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010602:	4834      	ldr	r0, [pc, #208]	@ (80106d4 <_strtol_l.constprop.0+0xf0>)
 8010604:	460d      	mov	r5, r1
 8010606:	462a      	mov	r2, r5
 8010608:	f815 4b01 	ldrb.w	r4, [r5], #1
 801060c:	5d06      	ldrb	r6, [r0, r4]
 801060e:	f016 0608 	ands.w	r6, r6, #8
 8010612:	d1f8      	bne.n	8010606 <_strtol_l.constprop.0+0x22>
 8010614:	2c2d      	cmp	r4, #45	@ 0x2d
 8010616:	d12d      	bne.n	8010674 <_strtol_l.constprop.0+0x90>
 8010618:	782c      	ldrb	r4, [r5, #0]
 801061a:	2601      	movs	r6, #1
 801061c:	1c95      	adds	r5, r2, #2
 801061e:	f033 0210 	bics.w	r2, r3, #16
 8010622:	d109      	bne.n	8010638 <_strtol_l.constprop.0+0x54>
 8010624:	2c30      	cmp	r4, #48	@ 0x30
 8010626:	d12a      	bne.n	801067e <_strtol_l.constprop.0+0x9a>
 8010628:	782a      	ldrb	r2, [r5, #0]
 801062a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 801062e:	2a58      	cmp	r2, #88	@ 0x58
 8010630:	d125      	bne.n	801067e <_strtol_l.constprop.0+0x9a>
 8010632:	786c      	ldrb	r4, [r5, #1]
 8010634:	2310      	movs	r3, #16
 8010636:	3502      	adds	r5, #2
 8010638:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 801063c:	f10c 3cff 	add.w	ip, ip, #4294967295
 8010640:	2200      	movs	r2, #0
 8010642:	fbbc f9f3 	udiv	r9, ip, r3
 8010646:	4610      	mov	r0, r2
 8010648:	fb03 ca19 	mls	sl, r3, r9, ip
 801064c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8010650:	2f09      	cmp	r7, #9
 8010652:	d81b      	bhi.n	801068c <_strtol_l.constprop.0+0xa8>
 8010654:	463c      	mov	r4, r7
 8010656:	42a3      	cmp	r3, r4
 8010658:	dd27      	ble.n	80106aa <_strtol_l.constprop.0+0xc6>
 801065a:	1c57      	adds	r7, r2, #1
 801065c:	d007      	beq.n	801066e <_strtol_l.constprop.0+0x8a>
 801065e:	4581      	cmp	r9, r0
 8010660:	d320      	bcc.n	80106a4 <_strtol_l.constprop.0+0xc0>
 8010662:	d101      	bne.n	8010668 <_strtol_l.constprop.0+0x84>
 8010664:	45a2      	cmp	sl, r4
 8010666:	db1d      	blt.n	80106a4 <_strtol_l.constprop.0+0xc0>
 8010668:	fb00 4003 	mla	r0, r0, r3, r4
 801066c:	2201      	movs	r2, #1
 801066e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8010672:	e7eb      	b.n	801064c <_strtol_l.constprop.0+0x68>
 8010674:	2c2b      	cmp	r4, #43	@ 0x2b
 8010676:	bf04      	itt	eq
 8010678:	782c      	ldrbeq	r4, [r5, #0]
 801067a:	1c95      	addeq	r5, r2, #2
 801067c:	e7cf      	b.n	801061e <_strtol_l.constprop.0+0x3a>
 801067e:	2b00      	cmp	r3, #0
 8010680:	d1da      	bne.n	8010638 <_strtol_l.constprop.0+0x54>
 8010682:	2c30      	cmp	r4, #48	@ 0x30
 8010684:	bf0c      	ite	eq
 8010686:	2308      	moveq	r3, #8
 8010688:	230a      	movne	r3, #10
 801068a:	e7d5      	b.n	8010638 <_strtol_l.constprop.0+0x54>
 801068c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8010690:	2f19      	cmp	r7, #25
 8010692:	d801      	bhi.n	8010698 <_strtol_l.constprop.0+0xb4>
 8010694:	3c37      	subs	r4, #55	@ 0x37
 8010696:	e7de      	b.n	8010656 <_strtol_l.constprop.0+0x72>
 8010698:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 801069c:	2f19      	cmp	r7, #25
 801069e:	d804      	bhi.n	80106aa <_strtol_l.constprop.0+0xc6>
 80106a0:	3c57      	subs	r4, #87	@ 0x57
 80106a2:	e7d8      	b.n	8010656 <_strtol_l.constprop.0+0x72>
 80106a4:	f04f 32ff 	mov.w	r2, #4294967295
 80106a8:	e7e1      	b.n	801066e <_strtol_l.constprop.0+0x8a>
 80106aa:	1c53      	adds	r3, r2, #1
 80106ac:	d108      	bne.n	80106c0 <_strtol_l.constprop.0+0xdc>
 80106ae:	2322      	movs	r3, #34	@ 0x22
 80106b0:	f8ce 3000 	str.w	r3, [lr]
 80106b4:	4660      	mov	r0, ip
 80106b6:	f1b8 0f00 	cmp.w	r8, #0
 80106ba:	d0a0      	beq.n	80105fe <_strtol_l.constprop.0+0x1a>
 80106bc:	1e69      	subs	r1, r5, #1
 80106be:	e006      	b.n	80106ce <_strtol_l.constprop.0+0xea>
 80106c0:	b106      	cbz	r6, 80106c4 <_strtol_l.constprop.0+0xe0>
 80106c2:	4240      	negs	r0, r0
 80106c4:	f1b8 0f00 	cmp.w	r8, #0
 80106c8:	d099      	beq.n	80105fe <_strtol_l.constprop.0+0x1a>
 80106ca:	2a00      	cmp	r2, #0
 80106cc:	d1f6      	bne.n	80106bc <_strtol_l.constprop.0+0xd8>
 80106ce:	f8c8 1000 	str.w	r1, [r8]
 80106d2:	e794      	b.n	80105fe <_strtol_l.constprop.0+0x1a>
 80106d4:	080134a9 	.word	0x080134a9

080106d8 <_strtol_r>:
 80106d8:	f7ff bf84 	b.w	80105e4 <_strtol_l.constprop.0>

080106dc <__ssputs_r>:
 80106dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80106e0:	688e      	ldr	r6, [r1, #8]
 80106e2:	461f      	mov	r7, r3
 80106e4:	42be      	cmp	r6, r7
 80106e6:	680b      	ldr	r3, [r1, #0]
 80106e8:	4682      	mov	sl, r0
 80106ea:	460c      	mov	r4, r1
 80106ec:	4690      	mov	r8, r2
 80106ee:	d82d      	bhi.n	801074c <__ssputs_r+0x70>
 80106f0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80106f4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80106f8:	d026      	beq.n	8010748 <__ssputs_r+0x6c>
 80106fa:	6965      	ldr	r5, [r4, #20]
 80106fc:	6909      	ldr	r1, [r1, #16]
 80106fe:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8010702:	eba3 0901 	sub.w	r9, r3, r1
 8010706:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801070a:	1c7b      	adds	r3, r7, #1
 801070c:	444b      	add	r3, r9
 801070e:	106d      	asrs	r5, r5, #1
 8010710:	429d      	cmp	r5, r3
 8010712:	bf38      	it	cc
 8010714:	461d      	movcc	r5, r3
 8010716:	0553      	lsls	r3, r2, #21
 8010718:	d527      	bpl.n	801076a <__ssputs_r+0x8e>
 801071a:	4629      	mov	r1, r5
 801071c:	f7fe fc1c 	bl	800ef58 <_malloc_r>
 8010720:	4606      	mov	r6, r0
 8010722:	b360      	cbz	r0, 801077e <__ssputs_r+0xa2>
 8010724:	6921      	ldr	r1, [r4, #16]
 8010726:	464a      	mov	r2, r9
 8010728:	f000 fd94 	bl	8011254 <memcpy>
 801072c:	89a3      	ldrh	r3, [r4, #12]
 801072e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8010732:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010736:	81a3      	strh	r3, [r4, #12]
 8010738:	6126      	str	r6, [r4, #16]
 801073a:	6165      	str	r5, [r4, #20]
 801073c:	444e      	add	r6, r9
 801073e:	eba5 0509 	sub.w	r5, r5, r9
 8010742:	6026      	str	r6, [r4, #0]
 8010744:	60a5      	str	r5, [r4, #8]
 8010746:	463e      	mov	r6, r7
 8010748:	42be      	cmp	r6, r7
 801074a:	d900      	bls.n	801074e <__ssputs_r+0x72>
 801074c:	463e      	mov	r6, r7
 801074e:	6820      	ldr	r0, [r4, #0]
 8010750:	4632      	mov	r2, r6
 8010752:	4641      	mov	r1, r8
 8010754:	f000 fd53 	bl	80111fe <memmove>
 8010758:	68a3      	ldr	r3, [r4, #8]
 801075a:	1b9b      	subs	r3, r3, r6
 801075c:	60a3      	str	r3, [r4, #8]
 801075e:	6823      	ldr	r3, [r4, #0]
 8010760:	4433      	add	r3, r6
 8010762:	6023      	str	r3, [r4, #0]
 8010764:	2000      	movs	r0, #0
 8010766:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801076a:	462a      	mov	r2, r5
 801076c:	f001 f905 	bl	801197a <_realloc_r>
 8010770:	4606      	mov	r6, r0
 8010772:	2800      	cmp	r0, #0
 8010774:	d1e0      	bne.n	8010738 <__ssputs_r+0x5c>
 8010776:	6921      	ldr	r1, [r4, #16]
 8010778:	4650      	mov	r0, sl
 801077a:	f7fe fb79 	bl	800ee70 <_free_r>
 801077e:	230c      	movs	r3, #12
 8010780:	f8ca 3000 	str.w	r3, [sl]
 8010784:	89a3      	ldrh	r3, [r4, #12]
 8010786:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801078a:	81a3      	strh	r3, [r4, #12]
 801078c:	f04f 30ff 	mov.w	r0, #4294967295
 8010790:	e7e9      	b.n	8010766 <__ssputs_r+0x8a>
	...

08010794 <_svfiprintf_r>:
 8010794:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010798:	4698      	mov	r8, r3
 801079a:	898b      	ldrh	r3, [r1, #12]
 801079c:	061b      	lsls	r3, r3, #24
 801079e:	b09d      	sub	sp, #116	@ 0x74
 80107a0:	4607      	mov	r7, r0
 80107a2:	460d      	mov	r5, r1
 80107a4:	4614      	mov	r4, r2
 80107a6:	d510      	bpl.n	80107ca <_svfiprintf_r+0x36>
 80107a8:	690b      	ldr	r3, [r1, #16]
 80107aa:	b973      	cbnz	r3, 80107ca <_svfiprintf_r+0x36>
 80107ac:	2140      	movs	r1, #64	@ 0x40
 80107ae:	f7fe fbd3 	bl	800ef58 <_malloc_r>
 80107b2:	6028      	str	r0, [r5, #0]
 80107b4:	6128      	str	r0, [r5, #16]
 80107b6:	b930      	cbnz	r0, 80107c6 <_svfiprintf_r+0x32>
 80107b8:	230c      	movs	r3, #12
 80107ba:	603b      	str	r3, [r7, #0]
 80107bc:	f04f 30ff 	mov.w	r0, #4294967295
 80107c0:	b01d      	add	sp, #116	@ 0x74
 80107c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80107c6:	2340      	movs	r3, #64	@ 0x40
 80107c8:	616b      	str	r3, [r5, #20]
 80107ca:	2300      	movs	r3, #0
 80107cc:	9309      	str	r3, [sp, #36]	@ 0x24
 80107ce:	2320      	movs	r3, #32
 80107d0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80107d4:	f8cd 800c 	str.w	r8, [sp, #12]
 80107d8:	2330      	movs	r3, #48	@ 0x30
 80107da:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8010978 <_svfiprintf_r+0x1e4>
 80107de:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80107e2:	f04f 0901 	mov.w	r9, #1
 80107e6:	4623      	mov	r3, r4
 80107e8:	469a      	mov	sl, r3
 80107ea:	f813 2b01 	ldrb.w	r2, [r3], #1
 80107ee:	b10a      	cbz	r2, 80107f4 <_svfiprintf_r+0x60>
 80107f0:	2a25      	cmp	r2, #37	@ 0x25
 80107f2:	d1f9      	bne.n	80107e8 <_svfiprintf_r+0x54>
 80107f4:	ebba 0b04 	subs.w	fp, sl, r4
 80107f8:	d00b      	beq.n	8010812 <_svfiprintf_r+0x7e>
 80107fa:	465b      	mov	r3, fp
 80107fc:	4622      	mov	r2, r4
 80107fe:	4629      	mov	r1, r5
 8010800:	4638      	mov	r0, r7
 8010802:	f7ff ff6b 	bl	80106dc <__ssputs_r>
 8010806:	3001      	adds	r0, #1
 8010808:	f000 80a7 	beq.w	801095a <_svfiprintf_r+0x1c6>
 801080c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801080e:	445a      	add	r2, fp
 8010810:	9209      	str	r2, [sp, #36]	@ 0x24
 8010812:	f89a 3000 	ldrb.w	r3, [sl]
 8010816:	2b00      	cmp	r3, #0
 8010818:	f000 809f 	beq.w	801095a <_svfiprintf_r+0x1c6>
 801081c:	2300      	movs	r3, #0
 801081e:	f04f 32ff 	mov.w	r2, #4294967295
 8010822:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010826:	f10a 0a01 	add.w	sl, sl, #1
 801082a:	9304      	str	r3, [sp, #16]
 801082c:	9307      	str	r3, [sp, #28]
 801082e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8010832:	931a      	str	r3, [sp, #104]	@ 0x68
 8010834:	4654      	mov	r4, sl
 8010836:	2205      	movs	r2, #5
 8010838:	f814 1b01 	ldrb.w	r1, [r4], #1
 801083c:	484e      	ldr	r0, [pc, #312]	@ (8010978 <_svfiprintf_r+0x1e4>)
 801083e:	f7ef fccf 	bl	80001e0 <memchr>
 8010842:	9a04      	ldr	r2, [sp, #16]
 8010844:	b9d8      	cbnz	r0, 801087e <_svfiprintf_r+0xea>
 8010846:	06d0      	lsls	r0, r2, #27
 8010848:	bf44      	itt	mi
 801084a:	2320      	movmi	r3, #32
 801084c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010850:	0711      	lsls	r1, r2, #28
 8010852:	bf44      	itt	mi
 8010854:	232b      	movmi	r3, #43	@ 0x2b
 8010856:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801085a:	f89a 3000 	ldrb.w	r3, [sl]
 801085e:	2b2a      	cmp	r3, #42	@ 0x2a
 8010860:	d015      	beq.n	801088e <_svfiprintf_r+0xfa>
 8010862:	9a07      	ldr	r2, [sp, #28]
 8010864:	4654      	mov	r4, sl
 8010866:	2000      	movs	r0, #0
 8010868:	f04f 0c0a 	mov.w	ip, #10
 801086c:	4621      	mov	r1, r4
 801086e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010872:	3b30      	subs	r3, #48	@ 0x30
 8010874:	2b09      	cmp	r3, #9
 8010876:	d94b      	bls.n	8010910 <_svfiprintf_r+0x17c>
 8010878:	b1b0      	cbz	r0, 80108a8 <_svfiprintf_r+0x114>
 801087a:	9207      	str	r2, [sp, #28]
 801087c:	e014      	b.n	80108a8 <_svfiprintf_r+0x114>
 801087e:	eba0 0308 	sub.w	r3, r0, r8
 8010882:	fa09 f303 	lsl.w	r3, r9, r3
 8010886:	4313      	orrs	r3, r2
 8010888:	9304      	str	r3, [sp, #16]
 801088a:	46a2      	mov	sl, r4
 801088c:	e7d2      	b.n	8010834 <_svfiprintf_r+0xa0>
 801088e:	9b03      	ldr	r3, [sp, #12]
 8010890:	1d19      	adds	r1, r3, #4
 8010892:	681b      	ldr	r3, [r3, #0]
 8010894:	9103      	str	r1, [sp, #12]
 8010896:	2b00      	cmp	r3, #0
 8010898:	bfbb      	ittet	lt
 801089a:	425b      	neglt	r3, r3
 801089c:	f042 0202 	orrlt.w	r2, r2, #2
 80108a0:	9307      	strge	r3, [sp, #28]
 80108a2:	9307      	strlt	r3, [sp, #28]
 80108a4:	bfb8      	it	lt
 80108a6:	9204      	strlt	r2, [sp, #16]
 80108a8:	7823      	ldrb	r3, [r4, #0]
 80108aa:	2b2e      	cmp	r3, #46	@ 0x2e
 80108ac:	d10a      	bne.n	80108c4 <_svfiprintf_r+0x130>
 80108ae:	7863      	ldrb	r3, [r4, #1]
 80108b0:	2b2a      	cmp	r3, #42	@ 0x2a
 80108b2:	d132      	bne.n	801091a <_svfiprintf_r+0x186>
 80108b4:	9b03      	ldr	r3, [sp, #12]
 80108b6:	1d1a      	adds	r2, r3, #4
 80108b8:	681b      	ldr	r3, [r3, #0]
 80108ba:	9203      	str	r2, [sp, #12]
 80108bc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80108c0:	3402      	adds	r4, #2
 80108c2:	9305      	str	r3, [sp, #20]
 80108c4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8010988 <_svfiprintf_r+0x1f4>
 80108c8:	7821      	ldrb	r1, [r4, #0]
 80108ca:	2203      	movs	r2, #3
 80108cc:	4650      	mov	r0, sl
 80108ce:	f7ef fc87 	bl	80001e0 <memchr>
 80108d2:	b138      	cbz	r0, 80108e4 <_svfiprintf_r+0x150>
 80108d4:	9b04      	ldr	r3, [sp, #16]
 80108d6:	eba0 000a 	sub.w	r0, r0, sl
 80108da:	2240      	movs	r2, #64	@ 0x40
 80108dc:	4082      	lsls	r2, r0
 80108de:	4313      	orrs	r3, r2
 80108e0:	3401      	adds	r4, #1
 80108e2:	9304      	str	r3, [sp, #16]
 80108e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80108e8:	4824      	ldr	r0, [pc, #144]	@ (801097c <_svfiprintf_r+0x1e8>)
 80108ea:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80108ee:	2206      	movs	r2, #6
 80108f0:	f7ef fc76 	bl	80001e0 <memchr>
 80108f4:	2800      	cmp	r0, #0
 80108f6:	d036      	beq.n	8010966 <_svfiprintf_r+0x1d2>
 80108f8:	4b21      	ldr	r3, [pc, #132]	@ (8010980 <_svfiprintf_r+0x1ec>)
 80108fa:	bb1b      	cbnz	r3, 8010944 <_svfiprintf_r+0x1b0>
 80108fc:	9b03      	ldr	r3, [sp, #12]
 80108fe:	3307      	adds	r3, #7
 8010900:	f023 0307 	bic.w	r3, r3, #7
 8010904:	3308      	adds	r3, #8
 8010906:	9303      	str	r3, [sp, #12]
 8010908:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801090a:	4433      	add	r3, r6
 801090c:	9309      	str	r3, [sp, #36]	@ 0x24
 801090e:	e76a      	b.n	80107e6 <_svfiprintf_r+0x52>
 8010910:	fb0c 3202 	mla	r2, ip, r2, r3
 8010914:	460c      	mov	r4, r1
 8010916:	2001      	movs	r0, #1
 8010918:	e7a8      	b.n	801086c <_svfiprintf_r+0xd8>
 801091a:	2300      	movs	r3, #0
 801091c:	3401      	adds	r4, #1
 801091e:	9305      	str	r3, [sp, #20]
 8010920:	4619      	mov	r1, r3
 8010922:	f04f 0c0a 	mov.w	ip, #10
 8010926:	4620      	mov	r0, r4
 8010928:	f810 2b01 	ldrb.w	r2, [r0], #1
 801092c:	3a30      	subs	r2, #48	@ 0x30
 801092e:	2a09      	cmp	r2, #9
 8010930:	d903      	bls.n	801093a <_svfiprintf_r+0x1a6>
 8010932:	2b00      	cmp	r3, #0
 8010934:	d0c6      	beq.n	80108c4 <_svfiprintf_r+0x130>
 8010936:	9105      	str	r1, [sp, #20]
 8010938:	e7c4      	b.n	80108c4 <_svfiprintf_r+0x130>
 801093a:	fb0c 2101 	mla	r1, ip, r1, r2
 801093e:	4604      	mov	r4, r0
 8010940:	2301      	movs	r3, #1
 8010942:	e7f0      	b.n	8010926 <_svfiprintf_r+0x192>
 8010944:	ab03      	add	r3, sp, #12
 8010946:	9300      	str	r3, [sp, #0]
 8010948:	462a      	mov	r2, r5
 801094a:	4b0e      	ldr	r3, [pc, #56]	@ (8010984 <_svfiprintf_r+0x1f0>)
 801094c:	a904      	add	r1, sp, #16
 801094e:	4638      	mov	r0, r7
 8010950:	f7fc fc8c 	bl	800d26c <_printf_float>
 8010954:	1c42      	adds	r2, r0, #1
 8010956:	4606      	mov	r6, r0
 8010958:	d1d6      	bne.n	8010908 <_svfiprintf_r+0x174>
 801095a:	89ab      	ldrh	r3, [r5, #12]
 801095c:	065b      	lsls	r3, r3, #25
 801095e:	f53f af2d 	bmi.w	80107bc <_svfiprintf_r+0x28>
 8010962:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8010964:	e72c      	b.n	80107c0 <_svfiprintf_r+0x2c>
 8010966:	ab03      	add	r3, sp, #12
 8010968:	9300      	str	r3, [sp, #0]
 801096a:	462a      	mov	r2, r5
 801096c:	4b05      	ldr	r3, [pc, #20]	@ (8010984 <_svfiprintf_r+0x1f0>)
 801096e:	a904      	add	r1, sp, #16
 8010970:	4638      	mov	r0, r7
 8010972:	f7fc ff13 	bl	800d79c <_printf_i>
 8010976:	e7ed      	b.n	8010954 <_svfiprintf_r+0x1c0>
 8010978:	080135a9 	.word	0x080135a9
 801097c:	080135b3 	.word	0x080135b3
 8010980:	0800d26d 	.word	0x0800d26d
 8010984:	080106dd 	.word	0x080106dd
 8010988:	080135af 	.word	0x080135af

0801098c <_sungetc_r>:
 801098c:	b538      	push	{r3, r4, r5, lr}
 801098e:	1c4b      	adds	r3, r1, #1
 8010990:	4614      	mov	r4, r2
 8010992:	d103      	bne.n	801099c <_sungetc_r+0x10>
 8010994:	f04f 35ff 	mov.w	r5, #4294967295
 8010998:	4628      	mov	r0, r5
 801099a:	bd38      	pop	{r3, r4, r5, pc}
 801099c:	8993      	ldrh	r3, [r2, #12]
 801099e:	f023 0320 	bic.w	r3, r3, #32
 80109a2:	8193      	strh	r3, [r2, #12]
 80109a4:	6853      	ldr	r3, [r2, #4]
 80109a6:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80109a8:	b2cd      	uxtb	r5, r1
 80109aa:	b18a      	cbz	r2, 80109d0 <_sungetc_r+0x44>
 80109ac:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 80109ae:	429a      	cmp	r2, r3
 80109b0:	dd08      	ble.n	80109c4 <_sungetc_r+0x38>
 80109b2:	6823      	ldr	r3, [r4, #0]
 80109b4:	1e5a      	subs	r2, r3, #1
 80109b6:	6022      	str	r2, [r4, #0]
 80109b8:	f803 5c01 	strb.w	r5, [r3, #-1]
 80109bc:	6863      	ldr	r3, [r4, #4]
 80109be:	3301      	adds	r3, #1
 80109c0:	6063      	str	r3, [r4, #4]
 80109c2:	e7e9      	b.n	8010998 <_sungetc_r+0xc>
 80109c4:	4621      	mov	r1, r4
 80109c6:	f000 fbe0 	bl	801118a <__submore>
 80109ca:	2800      	cmp	r0, #0
 80109cc:	d0f1      	beq.n	80109b2 <_sungetc_r+0x26>
 80109ce:	e7e1      	b.n	8010994 <_sungetc_r+0x8>
 80109d0:	6921      	ldr	r1, [r4, #16]
 80109d2:	6822      	ldr	r2, [r4, #0]
 80109d4:	b141      	cbz	r1, 80109e8 <_sungetc_r+0x5c>
 80109d6:	4291      	cmp	r1, r2
 80109d8:	d206      	bcs.n	80109e8 <_sungetc_r+0x5c>
 80109da:	f812 1c01 	ldrb.w	r1, [r2, #-1]
 80109de:	42a9      	cmp	r1, r5
 80109e0:	d102      	bne.n	80109e8 <_sungetc_r+0x5c>
 80109e2:	3a01      	subs	r2, #1
 80109e4:	6022      	str	r2, [r4, #0]
 80109e6:	e7ea      	b.n	80109be <_sungetc_r+0x32>
 80109e8:	e9c4 230f 	strd	r2, r3, [r4, #60]	@ 0x3c
 80109ec:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80109f0:	6363      	str	r3, [r4, #52]	@ 0x34
 80109f2:	2303      	movs	r3, #3
 80109f4:	63a3      	str	r3, [r4, #56]	@ 0x38
 80109f6:	4623      	mov	r3, r4
 80109f8:	f803 5f46 	strb.w	r5, [r3, #70]!
 80109fc:	6023      	str	r3, [r4, #0]
 80109fe:	2301      	movs	r3, #1
 8010a00:	e7de      	b.n	80109c0 <_sungetc_r+0x34>

08010a02 <__ssrefill_r>:
 8010a02:	b510      	push	{r4, lr}
 8010a04:	460c      	mov	r4, r1
 8010a06:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8010a08:	b169      	cbz	r1, 8010a26 <__ssrefill_r+0x24>
 8010a0a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8010a0e:	4299      	cmp	r1, r3
 8010a10:	d001      	beq.n	8010a16 <__ssrefill_r+0x14>
 8010a12:	f7fe fa2d 	bl	800ee70 <_free_r>
 8010a16:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8010a18:	6063      	str	r3, [r4, #4]
 8010a1a:	2000      	movs	r0, #0
 8010a1c:	6360      	str	r0, [r4, #52]	@ 0x34
 8010a1e:	b113      	cbz	r3, 8010a26 <__ssrefill_r+0x24>
 8010a20:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8010a22:	6023      	str	r3, [r4, #0]
 8010a24:	bd10      	pop	{r4, pc}
 8010a26:	6923      	ldr	r3, [r4, #16]
 8010a28:	6023      	str	r3, [r4, #0]
 8010a2a:	2300      	movs	r3, #0
 8010a2c:	6063      	str	r3, [r4, #4]
 8010a2e:	89a3      	ldrh	r3, [r4, #12]
 8010a30:	f043 0320 	orr.w	r3, r3, #32
 8010a34:	81a3      	strh	r3, [r4, #12]
 8010a36:	f04f 30ff 	mov.w	r0, #4294967295
 8010a3a:	e7f3      	b.n	8010a24 <__ssrefill_r+0x22>

08010a3c <__ssvfiscanf_r>:
 8010a3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010a40:	460c      	mov	r4, r1
 8010a42:	f5ad 7d22 	sub.w	sp, sp, #648	@ 0x288
 8010a46:	2100      	movs	r1, #0
 8010a48:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 8010a4c:	49a5      	ldr	r1, [pc, #660]	@ (8010ce4 <__ssvfiscanf_r+0x2a8>)
 8010a4e:	91a0      	str	r1, [sp, #640]	@ 0x280
 8010a50:	f10d 0804 	add.w	r8, sp, #4
 8010a54:	49a4      	ldr	r1, [pc, #656]	@ (8010ce8 <__ssvfiscanf_r+0x2ac>)
 8010a56:	4fa5      	ldr	r7, [pc, #660]	@ (8010cec <__ssvfiscanf_r+0x2b0>)
 8010a58:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 8010a5c:	4606      	mov	r6, r0
 8010a5e:	91a1      	str	r1, [sp, #644]	@ 0x284
 8010a60:	9300      	str	r3, [sp, #0]
 8010a62:	7813      	ldrb	r3, [r2, #0]
 8010a64:	2b00      	cmp	r3, #0
 8010a66:	f000 8158 	beq.w	8010d1a <__ssvfiscanf_r+0x2de>
 8010a6a:	5cf9      	ldrb	r1, [r7, r3]
 8010a6c:	f011 0108 	ands.w	r1, r1, #8
 8010a70:	f102 0501 	add.w	r5, r2, #1
 8010a74:	d019      	beq.n	8010aaa <__ssvfiscanf_r+0x6e>
 8010a76:	6863      	ldr	r3, [r4, #4]
 8010a78:	2b00      	cmp	r3, #0
 8010a7a:	dd0f      	ble.n	8010a9c <__ssvfiscanf_r+0x60>
 8010a7c:	6823      	ldr	r3, [r4, #0]
 8010a7e:	781a      	ldrb	r2, [r3, #0]
 8010a80:	5cba      	ldrb	r2, [r7, r2]
 8010a82:	0712      	lsls	r2, r2, #28
 8010a84:	d401      	bmi.n	8010a8a <__ssvfiscanf_r+0x4e>
 8010a86:	462a      	mov	r2, r5
 8010a88:	e7eb      	b.n	8010a62 <__ssvfiscanf_r+0x26>
 8010a8a:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8010a8c:	3201      	adds	r2, #1
 8010a8e:	9245      	str	r2, [sp, #276]	@ 0x114
 8010a90:	6862      	ldr	r2, [r4, #4]
 8010a92:	3301      	adds	r3, #1
 8010a94:	3a01      	subs	r2, #1
 8010a96:	6062      	str	r2, [r4, #4]
 8010a98:	6023      	str	r3, [r4, #0]
 8010a9a:	e7ec      	b.n	8010a76 <__ssvfiscanf_r+0x3a>
 8010a9c:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8010a9e:	4621      	mov	r1, r4
 8010aa0:	4630      	mov	r0, r6
 8010aa2:	4798      	blx	r3
 8010aa4:	2800      	cmp	r0, #0
 8010aa6:	d0e9      	beq.n	8010a7c <__ssvfiscanf_r+0x40>
 8010aa8:	e7ed      	b.n	8010a86 <__ssvfiscanf_r+0x4a>
 8010aaa:	2b25      	cmp	r3, #37	@ 0x25
 8010aac:	d012      	beq.n	8010ad4 <__ssvfiscanf_r+0x98>
 8010aae:	4699      	mov	r9, r3
 8010ab0:	6863      	ldr	r3, [r4, #4]
 8010ab2:	2b00      	cmp	r3, #0
 8010ab4:	f340 8093 	ble.w	8010bde <__ssvfiscanf_r+0x1a2>
 8010ab8:	6822      	ldr	r2, [r4, #0]
 8010aba:	7813      	ldrb	r3, [r2, #0]
 8010abc:	454b      	cmp	r3, r9
 8010abe:	f040 812c 	bne.w	8010d1a <__ssvfiscanf_r+0x2de>
 8010ac2:	6863      	ldr	r3, [r4, #4]
 8010ac4:	3b01      	subs	r3, #1
 8010ac6:	6063      	str	r3, [r4, #4]
 8010ac8:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 8010aca:	3201      	adds	r2, #1
 8010acc:	3301      	adds	r3, #1
 8010ace:	6022      	str	r2, [r4, #0]
 8010ad0:	9345      	str	r3, [sp, #276]	@ 0x114
 8010ad2:	e7d8      	b.n	8010a86 <__ssvfiscanf_r+0x4a>
 8010ad4:	9141      	str	r1, [sp, #260]	@ 0x104
 8010ad6:	9143      	str	r1, [sp, #268]	@ 0x10c
 8010ad8:	7853      	ldrb	r3, [r2, #1]
 8010ada:	2b2a      	cmp	r3, #42	@ 0x2a
 8010adc:	bf02      	ittt	eq
 8010ade:	2310      	moveq	r3, #16
 8010ae0:	1c95      	addeq	r5, r2, #2
 8010ae2:	9341      	streq	r3, [sp, #260]	@ 0x104
 8010ae4:	220a      	movs	r2, #10
 8010ae6:	46a9      	mov	r9, r5
 8010ae8:	f819 1b01 	ldrb.w	r1, [r9], #1
 8010aec:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 8010af0:	2b09      	cmp	r3, #9
 8010af2:	d91e      	bls.n	8010b32 <__ssvfiscanf_r+0xf6>
 8010af4:	f8df a1f8 	ldr.w	sl, [pc, #504]	@ 8010cf0 <__ssvfiscanf_r+0x2b4>
 8010af8:	2203      	movs	r2, #3
 8010afa:	4650      	mov	r0, sl
 8010afc:	f7ef fb70 	bl	80001e0 <memchr>
 8010b00:	b138      	cbz	r0, 8010b12 <__ssvfiscanf_r+0xd6>
 8010b02:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8010b04:	eba0 000a 	sub.w	r0, r0, sl
 8010b08:	2301      	movs	r3, #1
 8010b0a:	4083      	lsls	r3, r0
 8010b0c:	4313      	orrs	r3, r2
 8010b0e:	9341      	str	r3, [sp, #260]	@ 0x104
 8010b10:	464d      	mov	r5, r9
 8010b12:	f815 3b01 	ldrb.w	r3, [r5], #1
 8010b16:	2b78      	cmp	r3, #120	@ 0x78
 8010b18:	d806      	bhi.n	8010b28 <__ssvfiscanf_r+0xec>
 8010b1a:	2b57      	cmp	r3, #87	@ 0x57
 8010b1c:	d810      	bhi.n	8010b40 <__ssvfiscanf_r+0x104>
 8010b1e:	2b25      	cmp	r3, #37	@ 0x25
 8010b20:	d0c5      	beq.n	8010aae <__ssvfiscanf_r+0x72>
 8010b22:	d857      	bhi.n	8010bd4 <__ssvfiscanf_r+0x198>
 8010b24:	2b00      	cmp	r3, #0
 8010b26:	d065      	beq.n	8010bf4 <__ssvfiscanf_r+0x1b8>
 8010b28:	2303      	movs	r3, #3
 8010b2a:	9347      	str	r3, [sp, #284]	@ 0x11c
 8010b2c:	230a      	movs	r3, #10
 8010b2e:	9342      	str	r3, [sp, #264]	@ 0x108
 8010b30:	e078      	b.n	8010c24 <__ssvfiscanf_r+0x1e8>
 8010b32:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 8010b34:	fb02 1103 	mla	r1, r2, r3, r1
 8010b38:	3930      	subs	r1, #48	@ 0x30
 8010b3a:	9143      	str	r1, [sp, #268]	@ 0x10c
 8010b3c:	464d      	mov	r5, r9
 8010b3e:	e7d2      	b.n	8010ae6 <__ssvfiscanf_r+0xaa>
 8010b40:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 8010b44:	2a20      	cmp	r2, #32
 8010b46:	d8ef      	bhi.n	8010b28 <__ssvfiscanf_r+0xec>
 8010b48:	a101      	add	r1, pc, #4	@ (adr r1, 8010b50 <__ssvfiscanf_r+0x114>)
 8010b4a:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8010b4e:	bf00      	nop
 8010b50:	08010c03 	.word	0x08010c03
 8010b54:	08010b29 	.word	0x08010b29
 8010b58:	08010b29 	.word	0x08010b29
 8010b5c:	08010c5d 	.word	0x08010c5d
 8010b60:	08010b29 	.word	0x08010b29
 8010b64:	08010b29 	.word	0x08010b29
 8010b68:	08010b29 	.word	0x08010b29
 8010b6c:	08010b29 	.word	0x08010b29
 8010b70:	08010b29 	.word	0x08010b29
 8010b74:	08010b29 	.word	0x08010b29
 8010b78:	08010b29 	.word	0x08010b29
 8010b7c:	08010c73 	.word	0x08010c73
 8010b80:	08010c59 	.word	0x08010c59
 8010b84:	08010bdb 	.word	0x08010bdb
 8010b88:	08010bdb 	.word	0x08010bdb
 8010b8c:	08010bdb 	.word	0x08010bdb
 8010b90:	08010b29 	.word	0x08010b29
 8010b94:	08010c15 	.word	0x08010c15
 8010b98:	08010b29 	.word	0x08010b29
 8010b9c:	08010b29 	.word	0x08010b29
 8010ba0:	08010b29 	.word	0x08010b29
 8010ba4:	08010b29 	.word	0x08010b29
 8010ba8:	08010c83 	.word	0x08010c83
 8010bac:	08010c1d 	.word	0x08010c1d
 8010bb0:	08010bfb 	.word	0x08010bfb
 8010bb4:	08010b29 	.word	0x08010b29
 8010bb8:	08010b29 	.word	0x08010b29
 8010bbc:	08010c7f 	.word	0x08010c7f
 8010bc0:	08010b29 	.word	0x08010b29
 8010bc4:	08010c59 	.word	0x08010c59
 8010bc8:	08010b29 	.word	0x08010b29
 8010bcc:	08010b29 	.word	0x08010b29
 8010bd0:	08010c03 	.word	0x08010c03
 8010bd4:	3b45      	subs	r3, #69	@ 0x45
 8010bd6:	2b02      	cmp	r3, #2
 8010bd8:	d8a6      	bhi.n	8010b28 <__ssvfiscanf_r+0xec>
 8010bda:	2305      	movs	r3, #5
 8010bdc:	e021      	b.n	8010c22 <__ssvfiscanf_r+0x1e6>
 8010bde:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8010be0:	4621      	mov	r1, r4
 8010be2:	4630      	mov	r0, r6
 8010be4:	4798      	blx	r3
 8010be6:	2800      	cmp	r0, #0
 8010be8:	f43f af66 	beq.w	8010ab8 <__ssvfiscanf_r+0x7c>
 8010bec:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8010bee:	2800      	cmp	r0, #0
 8010bf0:	f040 808b 	bne.w	8010d0a <__ssvfiscanf_r+0x2ce>
 8010bf4:	f04f 30ff 	mov.w	r0, #4294967295
 8010bf8:	e08b      	b.n	8010d12 <__ssvfiscanf_r+0x2d6>
 8010bfa:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8010bfc:	f042 0220 	orr.w	r2, r2, #32
 8010c00:	9241      	str	r2, [sp, #260]	@ 0x104
 8010c02:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8010c04:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8010c08:	9241      	str	r2, [sp, #260]	@ 0x104
 8010c0a:	2210      	movs	r2, #16
 8010c0c:	2b6e      	cmp	r3, #110	@ 0x6e
 8010c0e:	9242      	str	r2, [sp, #264]	@ 0x108
 8010c10:	d902      	bls.n	8010c18 <__ssvfiscanf_r+0x1dc>
 8010c12:	e005      	b.n	8010c20 <__ssvfiscanf_r+0x1e4>
 8010c14:	2300      	movs	r3, #0
 8010c16:	9342      	str	r3, [sp, #264]	@ 0x108
 8010c18:	2303      	movs	r3, #3
 8010c1a:	e002      	b.n	8010c22 <__ssvfiscanf_r+0x1e6>
 8010c1c:	2308      	movs	r3, #8
 8010c1e:	9342      	str	r3, [sp, #264]	@ 0x108
 8010c20:	2304      	movs	r3, #4
 8010c22:	9347      	str	r3, [sp, #284]	@ 0x11c
 8010c24:	6863      	ldr	r3, [r4, #4]
 8010c26:	2b00      	cmp	r3, #0
 8010c28:	dd39      	ble.n	8010c9e <__ssvfiscanf_r+0x262>
 8010c2a:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8010c2c:	0659      	lsls	r1, r3, #25
 8010c2e:	d404      	bmi.n	8010c3a <__ssvfiscanf_r+0x1fe>
 8010c30:	6823      	ldr	r3, [r4, #0]
 8010c32:	781a      	ldrb	r2, [r3, #0]
 8010c34:	5cba      	ldrb	r2, [r7, r2]
 8010c36:	0712      	lsls	r2, r2, #28
 8010c38:	d438      	bmi.n	8010cac <__ssvfiscanf_r+0x270>
 8010c3a:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 8010c3c:	2b02      	cmp	r3, #2
 8010c3e:	dc47      	bgt.n	8010cd0 <__ssvfiscanf_r+0x294>
 8010c40:	466b      	mov	r3, sp
 8010c42:	4622      	mov	r2, r4
 8010c44:	a941      	add	r1, sp, #260	@ 0x104
 8010c46:	4630      	mov	r0, r6
 8010c48:	f000 f86c 	bl	8010d24 <_scanf_chars>
 8010c4c:	2801      	cmp	r0, #1
 8010c4e:	d064      	beq.n	8010d1a <__ssvfiscanf_r+0x2de>
 8010c50:	2802      	cmp	r0, #2
 8010c52:	f47f af18 	bne.w	8010a86 <__ssvfiscanf_r+0x4a>
 8010c56:	e7c9      	b.n	8010bec <__ssvfiscanf_r+0x1b0>
 8010c58:	220a      	movs	r2, #10
 8010c5a:	e7d7      	b.n	8010c0c <__ssvfiscanf_r+0x1d0>
 8010c5c:	4629      	mov	r1, r5
 8010c5e:	4640      	mov	r0, r8
 8010c60:	f000 fa5a 	bl	8011118 <__sccl>
 8010c64:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8010c66:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010c6a:	9341      	str	r3, [sp, #260]	@ 0x104
 8010c6c:	4605      	mov	r5, r0
 8010c6e:	2301      	movs	r3, #1
 8010c70:	e7d7      	b.n	8010c22 <__ssvfiscanf_r+0x1e6>
 8010c72:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8010c74:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010c78:	9341      	str	r3, [sp, #260]	@ 0x104
 8010c7a:	2300      	movs	r3, #0
 8010c7c:	e7d1      	b.n	8010c22 <__ssvfiscanf_r+0x1e6>
 8010c7e:	2302      	movs	r3, #2
 8010c80:	e7cf      	b.n	8010c22 <__ssvfiscanf_r+0x1e6>
 8010c82:	9841      	ldr	r0, [sp, #260]	@ 0x104
 8010c84:	06c3      	lsls	r3, r0, #27
 8010c86:	f53f aefe 	bmi.w	8010a86 <__ssvfiscanf_r+0x4a>
 8010c8a:	9b00      	ldr	r3, [sp, #0]
 8010c8c:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8010c8e:	1d19      	adds	r1, r3, #4
 8010c90:	9100      	str	r1, [sp, #0]
 8010c92:	681b      	ldr	r3, [r3, #0]
 8010c94:	07c0      	lsls	r0, r0, #31
 8010c96:	bf4c      	ite	mi
 8010c98:	801a      	strhmi	r2, [r3, #0]
 8010c9a:	601a      	strpl	r2, [r3, #0]
 8010c9c:	e6f3      	b.n	8010a86 <__ssvfiscanf_r+0x4a>
 8010c9e:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8010ca0:	4621      	mov	r1, r4
 8010ca2:	4630      	mov	r0, r6
 8010ca4:	4798      	blx	r3
 8010ca6:	2800      	cmp	r0, #0
 8010ca8:	d0bf      	beq.n	8010c2a <__ssvfiscanf_r+0x1ee>
 8010caa:	e79f      	b.n	8010bec <__ssvfiscanf_r+0x1b0>
 8010cac:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8010cae:	3201      	adds	r2, #1
 8010cb0:	9245      	str	r2, [sp, #276]	@ 0x114
 8010cb2:	6862      	ldr	r2, [r4, #4]
 8010cb4:	3a01      	subs	r2, #1
 8010cb6:	2a00      	cmp	r2, #0
 8010cb8:	6062      	str	r2, [r4, #4]
 8010cba:	dd02      	ble.n	8010cc2 <__ssvfiscanf_r+0x286>
 8010cbc:	3301      	adds	r3, #1
 8010cbe:	6023      	str	r3, [r4, #0]
 8010cc0:	e7b6      	b.n	8010c30 <__ssvfiscanf_r+0x1f4>
 8010cc2:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8010cc4:	4621      	mov	r1, r4
 8010cc6:	4630      	mov	r0, r6
 8010cc8:	4798      	blx	r3
 8010cca:	2800      	cmp	r0, #0
 8010ccc:	d0b0      	beq.n	8010c30 <__ssvfiscanf_r+0x1f4>
 8010cce:	e78d      	b.n	8010bec <__ssvfiscanf_r+0x1b0>
 8010cd0:	2b04      	cmp	r3, #4
 8010cd2:	dc0f      	bgt.n	8010cf4 <__ssvfiscanf_r+0x2b8>
 8010cd4:	466b      	mov	r3, sp
 8010cd6:	4622      	mov	r2, r4
 8010cd8:	a941      	add	r1, sp, #260	@ 0x104
 8010cda:	4630      	mov	r0, r6
 8010cdc:	f000 f87c 	bl	8010dd8 <_scanf_i>
 8010ce0:	e7b4      	b.n	8010c4c <__ssvfiscanf_r+0x210>
 8010ce2:	bf00      	nop
 8010ce4:	0801098d 	.word	0x0801098d
 8010ce8:	08010a03 	.word	0x08010a03
 8010cec:	080134a9 	.word	0x080134a9
 8010cf0:	080135af 	.word	0x080135af
 8010cf4:	4b0a      	ldr	r3, [pc, #40]	@ (8010d20 <__ssvfiscanf_r+0x2e4>)
 8010cf6:	2b00      	cmp	r3, #0
 8010cf8:	f43f aec5 	beq.w	8010a86 <__ssvfiscanf_r+0x4a>
 8010cfc:	466b      	mov	r3, sp
 8010cfe:	4622      	mov	r2, r4
 8010d00:	a941      	add	r1, sp, #260	@ 0x104
 8010d02:	4630      	mov	r0, r6
 8010d04:	f7fc fe6a 	bl	800d9dc <_scanf_float>
 8010d08:	e7a0      	b.n	8010c4c <__ssvfiscanf_r+0x210>
 8010d0a:	89a3      	ldrh	r3, [r4, #12]
 8010d0c:	065b      	lsls	r3, r3, #25
 8010d0e:	f53f af71 	bmi.w	8010bf4 <__ssvfiscanf_r+0x1b8>
 8010d12:	f50d 7d22 	add.w	sp, sp, #648	@ 0x288
 8010d16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010d1a:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8010d1c:	e7f9      	b.n	8010d12 <__ssvfiscanf_r+0x2d6>
 8010d1e:	bf00      	nop
 8010d20:	0800d9dd 	.word	0x0800d9dd

08010d24 <_scanf_chars>:
 8010d24:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010d28:	4615      	mov	r5, r2
 8010d2a:	688a      	ldr	r2, [r1, #8]
 8010d2c:	4680      	mov	r8, r0
 8010d2e:	460c      	mov	r4, r1
 8010d30:	b932      	cbnz	r2, 8010d40 <_scanf_chars+0x1c>
 8010d32:	698a      	ldr	r2, [r1, #24]
 8010d34:	2a00      	cmp	r2, #0
 8010d36:	bf14      	ite	ne
 8010d38:	f04f 32ff 	movne.w	r2, #4294967295
 8010d3c:	2201      	moveq	r2, #1
 8010d3e:	608a      	str	r2, [r1, #8]
 8010d40:	6822      	ldr	r2, [r4, #0]
 8010d42:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 8010dd4 <_scanf_chars+0xb0>
 8010d46:	06d1      	lsls	r1, r2, #27
 8010d48:	bf5f      	itttt	pl
 8010d4a:	681a      	ldrpl	r2, [r3, #0]
 8010d4c:	1d11      	addpl	r1, r2, #4
 8010d4e:	6019      	strpl	r1, [r3, #0]
 8010d50:	6816      	ldrpl	r6, [r2, #0]
 8010d52:	2700      	movs	r7, #0
 8010d54:	69a0      	ldr	r0, [r4, #24]
 8010d56:	b188      	cbz	r0, 8010d7c <_scanf_chars+0x58>
 8010d58:	2801      	cmp	r0, #1
 8010d5a:	d107      	bne.n	8010d6c <_scanf_chars+0x48>
 8010d5c:	682b      	ldr	r3, [r5, #0]
 8010d5e:	781a      	ldrb	r2, [r3, #0]
 8010d60:	6963      	ldr	r3, [r4, #20]
 8010d62:	5c9b      	ldrb	r3, [r3, r2]
 8010d64:	b953      	cbnz	r3, 8010d7c <_scanf_chars+0x58>
 8010d66:	2f00      	cmp	r7, #0
 8010d68:	d031      	beq.n	8010dce <_scanf_chars+0xaa>
 8010d6a:	e022      	b.n	8010db2 <_scanf_chars+0x8e>
 8010d6c:	2802      	cmp	r0, #2
 8010d6e:	d120      	bne.n	8010db2 <_scanf_chars+0x8e>
 8010d70:	682b      	ldr	r3, [r5, #0]
 8010d72:	781b      	ldrb	r3, [r3, #0]
 8010d74:	f819 3003 	ldrb.w	r3, [r9, r3]
 8010d78:	071b      	lsls	r3, r3, #28
 8010d7a:	d41a      	bmi.n	8010db2 <_scanf_chars+0x8e>
 8010d7c:	6823      	ldr	r3, [r4, #0]
 8010d7e:	06da      	lsls	r2, r3, #27
 8010d80:	bf5e      	ittt	pl
 8010d82:	682b      	ldrpl	r3, [r5, #0]
 8010d84:	781b      	ldrbpl	r3, [r3, #0]
 8010d86:	f806 3b01 	strbpl.w	r3, [r6], #1
 8010d8a:	682a      	ldr	r2, [r5, #0]
 8010d8c:	686b      	ldr	r3, [r5, #4]
 8010d8e:	3201      	adds	r2, #1
 8010d90:	602a      	str	r2, [r5, #0]
 8010d92:	68a2      	ldr	r2, [r4, #8]
 8010d94:	3b01      	subs	r3, #1
 8010d96:	3a01      	subs	r2, #1
 8010d98:	606b      	str	r3, [r5, #4]
 8010d9a:	3701      	adds	r7, #1
 8010d9c:	60a2      	str	r2, [r4, #8]
 8010d9e:	b142      	cbz	r2, 8010db2 <_scanf_chars+0x8e>
 8010da0:	2b00      	cmp	r3, #0
 8010da2:	dcd7      	bgt.n	8010d54 <_scanf_chars+0x30>
 8010da4:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8010da8:	4629      	mov	r1, r5
 8010daa:	4640      	mov	r0, r8
 8010dac:	4798      	blx	r3
 8010dae:	2800      	cmp	r0, #0
 8010db0:	d0d0      	beq.n	8010d54 <_scanf_chars+0x30>
 8010db2:	6823      	ldr	r3, [r4, #0]
 8010db4:	f013 0310 	ands.w	r3, r3, #16
 8010db8:	d105      	bne.n	8010dc6 <_scanf_chars+0xa2>
 8010dba:	68e2      	ldr	r2, [r4, #12]
 8010dbc:	3201      	adds	r2, #1
 8010dbe:	60e2      	str	r2, [r4, #12]
 8010dc0:	69a2      	ldr	r2, [r4, #24]
 8010dc2:	b102      	cbz	r2, 8010dc6 <_scanf_chars+0xa2>
 8010dc4:	7033      	strb	r3, [r6, #0]
 8010dc6:	6923      	ldr	r3, [r4, #16]
 8010dc8:	443b      	add	r3, r7
 8010dca:	6123      	str	r3, [r4, #16]
 8010dcc:	2000      	movs	r0, #0
 8010dce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010dd2:	bf00      	nop
 8010dd4:	080134a9 	.word	0x080134a9

08010dd8 <_scanf_i>:
 8010dd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010ddc:	4698      	mov	r8, r3
 8010dde:	4b74      	ldr	r3, [pc, #464]	@ (8010fb0 <_scanf_i+0x1d8>)
 8010de0:	460c      	mov	r4, r1
 8010de2:	4682      	mov	sl, r0
 8010de4:	4616      	mov	r6, r2
 8010de6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8010dea:	b087      	sub	sp, #28
 8010dec:	ab03      	add	r3, sp, #12
 8010dee:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8010df2:	4b70      	ldr	r3, [pc, #448]	@ (8010fb4 <_scanf_i+0x1dc>)
 8010df4:	69a1      	ldr	r1, [r4, #24]
 8010df6:	4a70      	ldr	r2, [pc, #448]	@ (8010fb8 <_scanf_i+0x1e0>)
 8010df8:	2903      	cmp	r1, #3
 8010dfa:	bf08      	it	eq
 8010dfc:	461a      	moveq	r2, r3
 8010dfe:	68a3      	ldr	r3, [r4, #8]
 8010e00:	9201      	str	r2, [sp, #4]
 8010e02:	1e5a      	subs	r2, r3, #1
 8010e04:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8010e08:	bf88      	it	hi
 8010e0a:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8010e0e:	4627      	mov	r7, r4
 8010e10:	bf82      	ittt	hi
 8010e12:	eb03 0905 	addhi.w	r9, r3, r5
 8010e16:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8010e1a:	60a3      	strhi	r3, [r4, #8]
 8010e1c:	f857 3b1c 	ldr.w	r3, [r7], #28
 8010e20:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 8010e24:	bf98      	it	ls
 8010e26:	f04f 0900 	movls.w	r9, #0
 8010e2a:	6023      	str	r3, [r4, #0]
 8010e2c:	463d      	mov	r5, r7
 8010e2e:	f04f 0b00 	mov.w	fp, #0
 8010e32:	6831      	ldr	r1, [r6, #0]
 8010e34:	ab03      	add	r3, sp, #12
 8010e36:	7809      	ldrb	r1, [r1, #0]
 8010e38:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8010e3c:	2202      	movs	r2, #2
 8010e3e:	f7ef f9cf 	bl	80001e0 <memchr>
 8010e42:	b328      	cbz	r0, 8010e90 <_scanf_i+0xb8>
 8010e44:	f1bb 0f01 	cmp.w	fp, #1
 8010e48:	d159      	bne.n	8010efe <_scanf_i+0x126>
 8010e4a:	6862      	ldr	r2, [r4, #4]
 8010e4c:	b92a      	cbnz	r2, 8010e5a <_scanf_i+0x82>
 8010e4e:	6822      	ldr	r2, [r4, #0]
 8010e50:	2108      	movs	r1, #8
 8010e52:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8010e56:	6061      	str	r1, [r4, #4]
 8010e58:	6022      	str	r2, [r4, #0]
 8010e5a:	6822      	ldr	r2, [r4, #0]
 8010e5c:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 8010e60:	6022      	str	r2, [r4, #0]
 8010e62:	68a2      	ldr	r2, [r4, #8]
 8010e64:	1e51      	subs	r1, r2, #1
 8010e66:	60a1      	str	r1, [r4, #8]
 8010e68:	b192      	cbz	r2, 8010e90 <_scanf_i+0xb8>
 8010e6a:	6832      	ldr	r2, [r6, #0]
 8010e6c:	1c51      	adds	r1, r2, #1
 8010e6e:	6031      	str	r1, [r6, #0]
 8010e70:	7812      	ldrb	r2, [r2, #0]
 8010e72:	f805 2b01 	strb.w	r2, [r5], #1
 8010e76:	6872      	ldr	r2, [r6, #4]
 8010e78:	3a01      	subs	r2, #1
 8010e7a:	2a00      	cmp	r2, #0
 8010e7c:	6072      	str	r2, [r6, #4]
 8010e7e:	dc07      	bgt.n	8010e90 <_scanf_i+0xb8>
 8010e80:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 8010e84:	4631      	mov	r1, r6
 8010e86:	4650      	mov	r0, sl
 8010e88:	4790      	blx	r2
 8010e8a:	2800      	cmp	r0, #0
 8010e8c:	f040 8085 	bne.w	8010f9a <_scanf_i+0x1c2>
 8010e90:	f10b 0b01 	add.w	fp, fp, #1
 8010e94:	f1bb 0f03 	cmp.w	fp, #3
 8010e98:	d1cb      	bne.n	8010e32 <_scanf_i+0x5a>
 8010e9a:	6863      	ldr	r3, [r4, #4]
 8010e9c:	b90b      	cbnz	r3, 8010ea2 <_scanf_i+0xca>
 8010e9e:	230a      	movs	r3, #10
 8010ea0:	6063      	str	r3, [r4, #4]
 8010ea2:	6863      	ldr	r3, [r4, #4]
 8010ea4:	4945      	ldr	r1, [pc, #276]	@ (8010fbc <_scanf_i+0x1e4>)
 8010ea6:	6960      	ldr	r0, [r4, #20]
 8010ea8:	1ac9      	subs	r1, r1, r3
 8010eaa:	f000 f935 	bl	8011118 <__sccl>
 8010eae:	f04f 0b00 	mov.w	fp, #0
 8010eb2:	68a3      	ldr	r3, [r4, #8]
 8010eb4:	6822      	ldr	r2, [r4, #0]
 8010eb6:	2b00      	cmp	r3, #0
 8010eb8:	d03d      	beq.n	8010f36 <_scanf_i+0x15e>
 8010eba:	6831      	ldr	r1, [r6, #0]
 8010ebc:	6960      	ldr	r0, [r4, #20]
 8010ebe:	f891 c000 	ldrb.w	ip, [r1]
 8010ec2:	f810 000c 	ldrb.w	r0, [r0, ip]
 8010ec6:	2800      	cmp	r0, #0
 8010ec8:	d035      	beq.n	8010f36 <_scanf_i+0x15e>
 8010eca:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 8010ece:	d124      	bne.n	8010f1a <_scanf_i+0x142>
 8010ed0:	0510      	lsls	r0, r2, #20
 8010ed2:	d522      	bpl.n	8010f1a <_scanf_i+0x142>
 8010ed4:	f10b 0b01 	add.w	fp, fp, #1
 8010ed8:	f1b9 0f00 	cmp.w	r9, #0
 8010edc:	d003      	beq.n	8010ee6 <_scanf_i+0x10e>
 8010ede:	3301      	adds	r3, #1
 8010ee0:	f109 39ff 	add.w	r9, r9, #4294967295
 8010ee4:	60a3      	str	r3, [r4, #8]
 8010ee6:	6873      	ldr	r3, [r6, #4]
 8010ee8:	3b01      	subs	r3, #1
 8010eea:	2b00      	cmp	r3, #0
 8010eec:	6073      	str	r3, [r6, #4]
 8010eee:	dd1b      	ble.n	8010f28 <_scanf_i+0x150>
 8010ef0:	6833      	ldr	r3, [r6, #0]
 8010ef2:	3301      	adds	r3, #1
 8010ef4:	6033      	str	r3, [r6, #0]
 8010ef6:	68a3      	ldr	r3, [r4, #8]
 8010ef8:	3b01      	subs	r3, #1
 8010efa:	60a3      	str	r3, [r4, #8]
 8010efc:	e7d9      	b.n	8010eb2 <_scanf_i+0xda>
 8010efe:	f1bb 0f02 	cmp.w	fp, #2
 8010f02:	d1ae      	bne.n	8010e62 <_scanf_i+0x8a>
 8010f04:	6822      	ldr	r2, [r4, #0]
 8010f06:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 8010f0a:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 8010f0e:	d1bf      	bne.n	8010e90 <_scanf_i+0xb8>
 8010f10:	2110      	movs	r1, #16
 8010f12:	6061      	str	r1, [r4, #4]
 8010f14:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8010f18:	e7a2      	b.n	8010e60 <_scanf_i+0x88>
 8010f1a:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 8010f1e:	6022      	str	r2, [r4, #0]
 8010f20:	780b      	ldrb	r3, [r1, #0]
 8010f22:	f805 3b01 	strb.w	r3, [r5], #1
 8010f26:	e7de      	b.n	8010ee6 <_scanf_i+0x10e>
 8010f28:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8010f2c:	4631      	mov	r1, r6
 8010f2e:	4650      	mov	r0, sl
 8010f30:	4798      	blx	r3
 8010f32:	2800      	cmp	r0, #0
 8010f34:	d0df      	beq.n	8010ef6 <_scanf_i+0x11e>
 8010f36:	6823      	ldr	r3, [r4, #0]
 8010f38:	05d9      	lsls	r1, r3, #23
 8010f3a:	d50d      	bpl.n	8010f58 <_scanf_i+0x180>
 8010f3c:	42bd      	cmp	r5, r7
 8010f3e:	d909      	bls.n	8010f54 <_scanf_i+0x17c>
 8010f40:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8010f44:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8010f48:	4632      	mov	r2, r6
 8010f4a:	4650      	mov	r0, sl
 8010f4c:	4798      	blx	r3
 8010f4e:	f105 39ff 	add.w	r9, r5, #4294967295
 8010f52:	464d      	mov	r5, r9
 8010f54:	42bd      	cmp	r5, r7
 8010f56:	d028      	beq.n	8010faa <_scanf_i+0x1d2>
 8010f58:	6822      	ldr	r2, [r4, #0]
 8010f5a:	f012 0210 	ands.w	r2, r2, #16
 8010f5e:	d113      	bne.n	8010f88 <_scanf_i+0x1b0>
 8010f60:	702a      	strb	r2, [r5, #0]
 8010f62:	6863      	ldr	r3, [r4, #4]
 8010f64:	9e01      	ldr	r6, [sp, #4]
 8010f66:	4639      	mov	r1, r7
 8010f68:	4650      	mov	r0, sl
 8010f6a:	47b0      	blx	r6
 8010f6c:	f8d8 3000 	ldr.w	r3, [r8]
 8010f70:	6821      	ldr	r1, [r4, #0]
 8010f72:	1d1a      	adds	r2, r3, #4
 8010f74:	f8c8 2000 	str.w	r2, [r8]
 8010f78:	f011 0f20 	tst.w	r1, #32
 8010f7c:	681b      	ldr	r3, [r3, #0]
 8010f7e:	d00f      	beq.n	8010fa0 <_scanf_i+0x1c8>
 8010f80:	6018      	str	r0, [r3, #0]
 8010f82:	68e3      	ldr	r3, [r4, #12]
 8010f84:	3301      	adds	r3, #1
 8010f86:	60e3      	str	r3, [r4, #12]
 8010f88:	6923      	ldr	r3, [r4, #16]
 8010f8a:	1bed      	subs	r5, r5, r7
 8010f8c:	445d      	add	r5, fp
 8010f8e:	442b      	add	r3, r5
 8010f90:	6123      	str	r3, [r4, #16]
 8010f92:	2000      	movs	r0, #0
 8010f94:	b007      	add	sp, #28
 8010f96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010f9a:	f04f 0b00 	mov.w	fp, #0
 8010f9e:	e7ca      	b.n	8010f36 <_scanf_i+0x15e>
 8010fa0:	07ca      	lsls	r2, r1, #31
 8010fa2:	bf4c      	ite	mi
 8010fa4:	8018      	strhmi	r0, [r3, #0]
 8010fa6:	6018      	strpl	r0, [r3, #0]
 8010fa8:	e7eb      	b.n	8010f82 <_scanf_i+0x1aa>
 8010faa:	2001      	movs	r0, #1
 8010fac:	e7f2      	b.n	8010f94 <_scanf_i+0x1bc>
 8010fae:	bf00      	nop
 8010fb0:	08013170 	.word	0x08013170
 8010fb4:	080106d9 	.word	0x080106d9
 8010fb8:	08011ab5 	.word	0x08011ab5
 8010fbc:	080135ca 	.word	0x080135ca

08010fc0 <__sflush_r>:
 8010fc0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8010fc4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010fc8:	0716      	lsls	r6, r2, #28
 8010fca:	4605      	mov	r5, r0
 8010fcc:	460c      	mov	r4, r1
 8010fce:	d454      	bmi.n	801107a <__sflush_r+0xba>
 8010fd0:	684b      	ldr	r3, [r1, #4]
 8010fd2:	2b00      	cmp	r3, #0
 8010fd4:	dc02      	bgt.n	8010fdc <__sflush_r+0x1c>
 8010fd6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8010fd8:	2b00      	cmp	r3, #0
 8010fda:	dd48      	ble.n	801106e <__sflush_r+0xae>
 8010fdc:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8010fde:	2e00      	cmp	r6, #0
 8010fe0:	d045      	beq.n	801106e <__sflush_r+0xae>
 8010fe2:	2300      	movs	r3, #0
 8010fe4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8010fe8:	682f      	ldr	r7, [r5, #0]
 8010fea:	6a21      	ldr	r1, [r4, #32]
 8010fec:	602b      	str	r3, [r5, #0]
 8010fee:	d030      	beq.n	8011052 <__sflush_r+0x92>
 8010ff0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8010ff2:	89a3      	ldrh	r3, [r4, #12]
 8010ff4:	0759      	lsls	r1, r3, #29
 8010ff6:	d505      	bpl.n	8011004 <__sflush_r+0x44>
 8010ff8:	6863      	ldr	r3, [r4, #4]
 8010ffa:	1ad2      	subs	r2, r2, r3
 8010ffc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8010ffe:	b10b      	cbz	r3, 8011004 <__sflush_r+0x44>
 8011000:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8011002:	1ad2      	subs	r2, r2, r3
 8011004:	2300      	movs	r3, #0
 8011006:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8011008:	6a21      	ldr	r1, [r4, #32]
 801100a:	4628      	mov	r0, r5
 801100c:	47b0      	blx	r6
 801100e:	1c43      	adds	r3, r0, #1
 8011010:	89a3      	ldrh	r3, [r4, #12]
 8011012:	d106      	bne.n	8011022 <__sflush_r+0x62>
 8011014:	6829      	ldr	r1, [r5, #0]
 8011016:	291d      	cmp	r1, #29
 8011018:	d82b      	bhi.n	8011072 <__sflush_r+0xb2>
 801101a:	4a2a      	ldr	r2, [pc, #168]	@ (80110c4 <__sflush_r+0x104>)
 801101c:	410a      	asrs	r2, r1
 801101e:	07d6      	lsls	r6, r2, #31
 8011020:	d427      	bmi.n	8011072 <__sflush_r+0xb2>
 8011022:	2200      	movs	r2, #0
 8011024:	6062      	str	r2, [r4, #4]
 8011026:	04d9      	lsls	r1, r3, #19
 8011028:	6922      	ldr	r2, [r4, #16]
 801102a:	6022      	str	r2, [r4, #0]
 801102c:	d504      	bpl.n	8011038 <__sflush_r+0x78>
 801102e:	1c42      	adds	r2, r0, #1
 8011030:	d101      	bne.n	8011036 <__sflush_r+0x76>
 8011032:	682b      	ldr	r3, [r5, #0]
 8011034:	b903      	cbnz	r3, 8011038 <__sflush_r+0x78>
 8011036:	6560      	str	r0, [r4, #84]	@ 0x54
 8011038:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801103a:	602f      	str	r7, [r5, #0]
 801103c:	b1b9      	cbz	r1, 801106e <__sflush_r+0xae>
 801103e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8011042:	4299      	cmp	r1, r3
 8011044:	d002      	beq.n	801104c <__sflush_r+0x8c>
 8011046:	4628      	mov	r0, r5
 8011048:	f7fd ff12 	bl	800ee70 <_free_r>
 801104c:	2300      	movs	r3, #0
 801104e:	6363      	str	r3, [r4, #52]	@ 0x34
 8011050:	e00d      	b.n	801106e <__sflush_r+0xae>
 8011052:	2301      	movs	r3, #1
 8011054:	4628      	mov	r0, r5
 8011056:	47b0      	blx	r6
 8011058:	4602      	mov	r2, r0
 801105a:	1c50      	adds	r0, r2, #1
 801105c:	d1c9      	bne.n	8010ff2 <__sflush_r+0x32>
 801105e:	682b      	ldr	r3, [r5, #0]
 8011060:	2b00      	cmp	r3, #0
 8011062:	d0c6      	beq.n	8010ff2 <__sflush_r+0x32>
 8011064:	2b1d      	cmp	r3, #29
 8011066:	d001      	beq.n	801106c <__sflush_r+0xac>
 8011068:	2b16      	cmp	r3, #22
 801106a:	d11e      	bne.n	80110aa <__sflush_r+0xea>
 801106c:	602f      	str	r7, [r5, #0]
 801106e:	2000      	movs	r0, #0
 8011070:	e022      	b.n	80110b8 <__sflush_r+0xf8>
 8011072:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011076:	b21b      	sxth	r3, r3
 8011078:	e01b      	b.n	80110b2 <__sflush_r+0xf2>
 801107a:	690f      	ldr	r7, [r1, #16]
 801107c:	2f00      	cmp	r7, #0
 801107e:	d0f6      	beq.n	801106e <__sflush_r+0xae>
 8011080:	0793      	lsls	r3, r2, #30
 8011082:	680e      	ldr	r6, [r1, #0]
 8011084:	bf08      	it	eq
 8011086:	694b      	ldreq	r3, [r1, #20]
 8011088:	600f      	str	r7, [r1, #0]
 801108a:	bf18      	it	ne
 801108c:	2300      	movne	r3, #0
 801108e:	eba6 0807 	sub.w	r8, r6, r7
 8011092:	608b      	str	r3, [r1, #8]
 8011094:	f1b8 0f00 	cmp.w	r8, #0
 8011098:	dde9      	ble.n	801106e <__sflush_r+0xae>
 801109a:	6a21      	ldr	r1, [r4, #32]
 801109c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801109e:	4643      	mov	r3, r8
 80110a0:	463a      	mov	r2, r7
 80110a2:	4628      	mov	r0, r5
 80110a4:	47b0      	blx	r6
 80110a6:	2800      	cmp	r0, #0
 80110a8:	dc08      	bgt.n	80110bc <__sflush_r+0xfc>
 80110aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80110ae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80110b2:	81a3      	strh	r3, [r4, #12]
 80110b4:	f04f 30ff 	mov.w	r0, #4294967295
 80110b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80110bc:	4407      	add	r7, r0
 80110be:	eba8 0800 	sub.w	r8, r8, r0
 80110c2:	e7e7      	b.n	8011094 <__sflush_r+0xd4>
 80110c4:	dfbffffe 	.word	0xdfbffffe

080110c8 <_fflush_r>:
 80110c8:	b538      	push	{r3, r4, r5, lr}
 80110ca:	690b      	ldr	r3, [r1, #16]
 80110cc:	4605      	mov	r5, r0
 80110ce:	460c      	mov	r4, r1
 80110d0:	b913      	cbnz	r3, 80110d8 <_fflush_r+0x10>
 80110d2:	2500      	movs	r5, #0
 80110d4:	4628      	mov	r0, r5
 80110d6:	bd38      	pop	{r3, r4, r5, pc}
 80110d8:	b118      	cbz	r0, 80110e2 <_fflush_r+0x1a>
 80110da:	6a03      	ldr	r3, [r0, #32]
 80110dc:	b90b      	cbnz	r3, 80110e2 <_fflush_r+0x1a>
 80110de:	f7fc ff1d 	bl	800df1c <__sinit>
 80110e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80110e6:	2b00      	cmp	r3, #0
 80110e8:	d0f3      	beq.n	80110d2 <_fflush_r+0xa>
 80110ea:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80110ec:	07d0      	lsls	r0, r2, #31
 80110ee:	d404      	bmi.n	80110fa <_fflush_r+0x32>
 80110f0:	0599      	lsls	r1, r3, #22
 80110f2:	d402      	bmi.n	80110fa <_fflush_r+0x32>
 80110f4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80110f6:	f7fd f866 	bl	800e1c6 <__retarget_lock_acquire_recursive>
 80110fa:	4628      	mov	r0, r5
 80110fc:	4621      	mov	r1, r4
 80110fe:	f7ff ff5f 	bl	8010fc0 <__sflush_r>
 8011102:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8011104:	07da      	lsls	r2, r3, #31
 8011106:	4605      	mov	r5, r0
 8011108:	d4e4      	bmi.n	80110d4 <_fflush_r+0xc>
 801110a:	89a3      	ldrh	r3, [r4, #12]
 801110c:	059b      	lsls	r3, r3, #22
 801110e:	d4e1      	bmi.n	80110d4 <_fflush_r+0xc>
 8011110:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8011112:	f7fd f859 	bl	800e1c8 <__retarget_lock_release_recursive>
 8011116:	e7dd      	b.n	80110d4 <_fflush_r+0xc>

08011118 <__sccl>:
 8011118:	b570      	push	{r4, r5, r6, lr}
 801111a:	780b      	ldrb	r3, [r1, #0]
 801111c:	4604      	mov	r4, r0
 801111e:	2b5e      	cmp	r3, #94	@ 0x5e
 8011120:	bf0b      	itete	eq
 8011122:	784b      	ldrbeq	r3, [r1, #1]
 8011124:	1c4a      	addne	r2, r1, #1
 8011126:	1c8a      	addeq	r2, r1, #2
 8011128:	2100      	movne	r1, #0
 801112a:	bf08      	it	eq
 801112c:	2101      	moveq	r1, #1
 801112e:	3801      	subs	r0, #1
 8011130:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 8011134:	f800 1f01 	strb.w	r1, [r0, #1]!
 8011138:	42a8      	cmp	r0, r5
 801113a:	d1fb      	bne.n	8011134 <__sccl+0x1c>
 801113c:	b90b      	cbnz	r3, 8011142 <__sccl+0x2a>
 801113e:	1e50      	subs	r0, r2, #1
 8011140:	bd70      	pop	{r4, r5, r6, pc}
 8011142:	f081 0101 	eor.w	r1, r1, #1
 8011146:	54e1      	strb	r1, [r4, r3]
 8011148:	4610      	mov	r0, r2
 801114a:	4602      	mov	r2, r0
 801114c:	f812 5b01 	ldrb.w	r5, [r2], #1
 8011150:	2d2d      	cmp	r5, #45	@ 0x2d
 8011152:	d005      	beq.n	8011160 <__sccl+0x48>
 8011154:	2d5d      	cmp	r5, #93	@ 0x5d
 8011156:	d016      	beq.n	8011186 <__sccl+0x6e>
 8011158:	2d00      	cmp	r5, #0
 801115a:	d0f1      	beq.n	8011140 <__sccl+0x28>
 801115c:	462b      	mov	r3, r5
 801115e:	e7f2      	b.n	8011146 <__sccl+0x2e>
 8011160:	7846      	ldrb	r6, [r0, #1]
 8011162:	2e5d      	cmp	r6, #93	@ 0x5d
 8011164:	d0fa      	beq.n	801115c <__sccl+0x44>
 8011166:	42b3      	cmp	r3, r6
 8011168:	dcf8      	bgt.n	801115c <__sccl+0x44>
 801116a:	3002      	adds	r0, #2
 801116c:	461a      	mov	r2, r3
 801116e:	3201      	adds	r2, #1
 8011170:	4296      	cmp	r6, r2
 8011172:	54a1      	strb	r1, [r4, r2]
 8011174:	dcfb      	bgt.n	801116e <__sccl+0x56>
 8011176:	1af2      	subs	r2, r6, r3
 8011178:	3a01      	subs	r2, #1
 801117a:	1c5d      	adds	r5, r3, #1
 801117c:	42b3      	cmp	r3, r6
 801117e:	bfa8      	it	ge
 8011180:	2200      	movge	r2, #0
 8011182:	18ab      	adds	r3, r5, r2
 8011184:	e7e1      	b.n	801114a <__sccl+0x32>
 8011186:	4610      	mov	r0, r2
 8011188:	e7da      	b.n	8011140 <__sccl+0x28>

0801118a <__submore>:
 801118a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801118e:	460c      	mov	r4, r1
 8011190:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8011192:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8011196:	4299      	cmp	r1, r3
 8011198:	d11d      	bne.n	80111d6 <__submore+0x4c>
 801119a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 801119e:	f7fd fedb 	bl	800ef58 <_malloc_r>
 80111a2:	b918      	cbnz	r0, 80111ac <__submore+0x22>
 80111a4:	f04f 30ff 	mov.w	r0, #4294967295
 80111a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80111ac:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80111b0:	63a3      	str	r3, [r4, #56]	@ 0x38
 80111b2:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 80111b6:	6360      	str	r0, [r4, #52]	@ 0x34
 80111b8:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 80111bc:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 80111c0:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 80111c4:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 80111c8:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 80111cc:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 80111d0:	6020      	str	r0, [r4, #0]
 80111d2:	2000      	movs	r0, #0
 80111d4:	e7e8      	b.n	80111a8 <__submore+0x1e>
 80111d6:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 80111d8:	0077      	lsls	r7, r6, #1
 80111da:	463a      	mov	r2, r7
 80111dc:	f000 fbcd 	bl	801197a <_realloc_r>
 80111e0:	4605      	mov	r5, r0
 80111e2:	2800      	cmp	r0, #0
 80111e4:	d0de      	beq.n	80111a4 <__submore+0x1a>
 80111e6:	eb00 0806 	add.w	r8, r0, r6
 80111ea:	4601      	mov	r1, r0
 80111ec:	4632      	mov	r2, r6
 80111ee:	4640      	mov	r0, r8
 80111f0:	f000 f830 	bl	8011254 <memcpy>
 80111f4:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 80111f8:	f8c4 8000 	str.w	r8, [r4]
 80111fc:	e7e9      	b.n	80111d2 <__submore+0x48>

080111fe <memmove>:
 80111fe:	4288      	cmp	r0, r1
 8011200:	b510      	push	{r4, lr}
 8011202:	eb01 0402 	add.w	r4, r1, r2
 8011206:	d902      	bls.n	801120e <memmove+0x10>
 8011208:	4284      	cmp	r4, r0
 801120a:	4623      	mov	r3, r4
 801120c:	d807      	bhi.n	801121e <memmove+0x20>
 801120e:	1e43      	subs	r3, r0, #1
 8011210:	42a1      	cmp	r1, r4
 8011212:	d008      	beq.n	8011226 <memmove+0x28>
 8011214:	f811 2b01 	ldrb.w	r2, [r1], #1
 8011218:	f803 2f01 	strb.w	r2, [r3, #1]!
 801121c:	e7f8      	b.n	8011210 <memmove+0x12>
 801121e:	4402      	add	r2, r0
 8011220:	4601      	mov	r1, r0
 8011222:	428a      	cmp	r2, r1
 8011224:	d100      	bne.n	8011228 <memmove+0x2a>
 8011226:	bd10      	pop	{r4, pc}
 8011228:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801122c:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8011230:	e7f7      	b.n	8011222 <memmove+0x24>
	...

08011234 <_sbrk_r>:
 8011234:	b538      	push	{r3, r4, r5, lr}
 8011236:	4d06      	ldr	r5, [pc, #24]	@ (8011250 <_sbrk_r+0x1c>)
 8011238:	2300      	movs	r3, #0
 801123a:	4604      	mov	r4, r0
 801123c:	4608      	mov	r0, r1
 801123e:	602b      	str	r3, [r5, #0]
 8011240:	f7f2 f94c 	bl	80034dc <_sbrk>
 8011244:	1c43      	adds	r3, r0, #1
 8011246:	d102      	bne.n	801124e <_sbrk_r+0x1a>
 8011248:	682b      	ldr	r3, [r5, #0]
 801124a:	b103      	cbz	r3, 801124e <_sbrk_r+0x1a>
 801124c:	6023      	str	r3, [r4, #0]
 801124e:	bd38      	pop	{r3, r4, r5, pc}
 8011250:	20002c94 	.word	0x20002c94

08011254 <memcpy>:
 8011254:	440a      	add	r2, r1
 8011256:	4291      	cmp	r1, r2
 8011258:	f100 33ff 	add.w	r3, r0, #4294967295
 801125c:	d100      	bne.n	8011260 <memcpy+0xc>
 801125e:	4770      	bx	lr
 8011260:	b510      	push	{r4, lr}
 8011262:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011266:	f803 4f01 	strb.w	r4, [r3, #1]!
 801126a:	4291      	cmp	r1, r2
 801126c:	d1f9      	bne.n	8011262 <memcpy+0xe>
 801126e:	bd10      	pop	{r4, pc}

08011270 <nan>:
 8011270:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8011278 <nan+0x8>
 8011274:	4770      	bx	lr
 8011276:	bf00      	nop
 8011278:	00000000 	.word	0x00000000
 801127c:	7ff80000 	.word	0x7ff80000

08011280 <__assert_func>:
 8011280:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8011282:	4614      	mov	r4, r2
 8011284:	461a      	mov	r2, r3
 8011286:	4b09      	ldr	r3, [pc, #36]	@ (80112ac <__assert_func+0x2c>)
 8011288:	681b      	ldr	r3, [r3, #0]
 801128a:	4605      	mov	r5, r0
 801128c:	68d8      	ldr	r0, [r3, #12]
 801128e:	b954      	cbnz	r4, 80112a6 <__assert_func+0x26>
 8011290:	4b07      	ldr	r3, [pc, #28]	@ (80112b0 <__assert_func+0x30>)
 8011292:	461c      	mov	r4, r3
 8011294:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8011298:	9100      	str	r1, [sp, #0]
 801129a:	462b      	mov	r3, r5
 801129c:	4905      	ldr	r1, [pc, #20]	@ (80112b4 <__assert_func+0x34>)
 801129e:	f000 fc19 	bl	8011ad4 <fiprintf>
 80112a2:	f000 fc29 	bl	8011af8 <abort>
 80112a6:	4b04      	ldr	r3, [pc, #16]	@ (80112b8 <__assert_func+0x38>)
 80112a8:	e7f4      	b.n	8011294 <__assert_func+0x14>
 80112aa:	bf00      	nop
 80112ac:	20000020 	.word	0x20000020
 80112b0:	08013618 	.word	0x08013618
 80112b4:	080135ea 	.word	0x080135ea
 80112b8:	080135dd 	.word	0x080135dd

080112bc <_calloc_r>:
 80112bc:	b570      	push	{r4, r5, r6, lr}
 80112be:	fba1 5402 	umull	r5, r4, r1, r2
 80112c2:	b93c      	cbnz	r4, 80112d4 <_calloc_r+0x18>
 80112c4:	4629      	mov	r1, r5
 80112c6:	f7fd fe47 	bl	800ef58 <_malloc_r>
 80112ca:	4606      	mov	r6, r0
 80112cc:	b928      	cbnz	r0, 80112da <_calloc_r+0x1e>
 80112ce:	2600      	movs	r6, #0
 80112d0:	4630      	mov	r0, r6
 80112d2:	bd70      	pop	{r4, r5, r6, pc}
 80112d4:	220c      	movs	r2, #12
 80112d6:	6002      	str	r2, [r0, #0]
 80112d8:	e7f9      	b.n	80112ce <_calloc_r+0x12>
 80112da:	462a      	mov	r2, r5
 80112dc:	4621      	mov	r1, r4
 80112de:	f7fc fee2 	bl	800e0a6 <memset>
 80112e2:	e7f5      	b.n	80112d0 <_calloc_r+0x14>

080112e4 <rshift>:
 80112e4:	6903      	ldr	r3, [r0, #16]
 80112e6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80112ea:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80112ee:	ea4f 1261 	mov.w	r2, r1, asr #5
 80112f2:	f100 0414 	add.w	r4, r0, #20
 80112f6:	dd45      	ble.n	8011384 <rshift+0xa0>
 80112f8:	f011 011f 	ands.w	r1, r1, #31
 80112fc:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8011300:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8011304:	d10c      	bne.n	8011320 <rshift+0x3c>
 8011306:	f100 0710 	add.w	r7, r0, #16
 801130a:	4629      	mov	r1, r5
 801130c:	42b1      	cmp	r1, r6
 801130e:	d334      	bcc.n	801137a <rshift+0x96>
 8011310:	1a9b      	subs	r3, r3, r2
 8011312:	009b      	lsls	r3, r3, #2
 8011314:	1eea      	subs	r2, r5, #3
 8011316:	4296      	cmp	r6, r2
 8011318:	bf38      	it	cc
 801131a:	2300      	movcc	r3, #0
 801131c:	4423      	add	r3, r4
 801131e:	e015      	b.n	801134c <rshift+0x68>
 8011320:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8011324:	f1c1 0820 	rsb	r8, r1, #32
 8011328:	40cf      	lsrs	r7, r1
 801132a:	f105 0e04 	add.w	lr, r5, #4
 801132e:	46a1      	mov	r9, r4
 8011330:	4576      	cmp	r6, lr
 8011332:	46f4      	mov	ip, lr
 8011334:	d815      	bhi.n	8011362 <rshift+0x7e>
 8011336:	1a9a      	subs	r2, r3, r2
 8011338:	0092      	lsls	r2, r2, #2
 801133a:	3a04      	subs	r2, #4
 801133c:	3501      	adds	r5, #1
 801133e:	42ae      	cmp	r6, r5
 8011340:	bf38      	it	cc
 8011342:	2200      	movcc	r2, #0
 8011344:	18a3      	adds	r3, r4, r2
 8011346:	50a7      	str	r7, [r4, r2]
 8011348:	b107      	cbz	r7, 801134c <rshift+0x68>
 801134a:	3304      	adds	r3, #4
 801134c:	1b1a      	subs	r2, r3, r4
 801134e:	42a3      	cmp	r3, r4
 8011350:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8011354:	bf08      	it	eq
 8011356:	2300      	moveq	r3, #0
 8011358:	6102      	str	r2, [r0, #16]
 801135a:	bf08      	it	eq
 801135c:	6143      	streq	r3, [r0, #20]
 801135e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011362:	f8dc c000 	ldr.w	ip, [ip]
 8011366:	fa0c fc08 	lsl.w	ip, ip, r8
 801136a:	ea4c 0707 	orr.w	r7, ip, r7
 801136e:	f849 7b04 	str.w	r7, [r9], #4
 8011372:	f85e 7b04 	ldr.w	r7, [lr], #4
 8011376:	40cf      	lsrs	r7, r1
 8011378:	e7da      	b.n	8011330 <rshift+0x4c>
 801137a:	f851 cb04 	ldr.w	ip, [r1], #4
 801137e:	f847 cf04 	str.w	ip, [r7, #4]!
 8011382:	e7c3      	b.n	801130c <rshift+0x28>
 8011384:	4623      	mov	r3, r4
 8011386:	e7e1      	b.n	801134c <rshift+0x68>

08011388 <__hexdig_fun>:
 8011388:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 801138c:	2b09      	cmp	r3, #9
 801138e:	d802      	bhi.n	8011396 <__hexdig_fun+0xe>
 8011390:	3820      	subs	r0, #32
 8011392:	b2c0      	uxtb	r0, r0
 8011394:	4770      	bx	lr
 8011396:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 801139a:	2b05      	cmp	r3, #5
 801139c:	d801      	bhi.n	80113a2 <__hexdig_fun+0x1a>
 801139e:	3847      	subs	r0, #71	@ 0x47
 80113a0:	e7f7      	b.n	8011392 <__hexdig_fun+0xa>
 80113a2:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 80113a6:	2b05      	cmp	r3, #5
 80113a8:	d801      	bhi.n	80113ae <__hexdig_fun+0x26>
 80113aa:	3827      	subs	r0, #39	@ 0x27
 80113ac:	e7f1      	b.n	8011392 <__hexdig_fun+0xa>
 80113ae:	2000      	movs	r0, #0
 80113b0:	4770      	bx	lr
	...

080113b4 <__gethex>:
 80113b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80113b8:	b085      	sub	sp, #20
 80113ba:	468a      	mov	sl, r1
 80113bc:	9302      	str	r3, [sp, #8]
 80113be:	680b      	ldr	r3, [r1, #0]
 80113c0:	9001      	str	r0, [sp, #4]
 80113c2:	4690      	mov	r8, r2
 80113c4:	1c9c      	adds	r4, r3, #2
 80113c6:	46a1      	mov	r9, r4
 80113c8:	f814 0b01 	ldrb.w	r0, [r4], #1
 80113cc:	2830      	cmp	r0, #48	@ 0x30
 80113ce:	d0fa      	beq.n	80113c6 <__gethex+0x12>
 80113d0:	eba9 0303 	sub.w	r3, r9, r3
 80113d4:	f1a3 0b02 	sub.w	fp, r3, #2
 80113d8:	f7ff ffd6 	bl	8011388 <__hexdig_fun>
 80113dc:	4605      	mov	r5, r0
 80113de:	2800      	cmp	r0, #0
 80113e0:	d168      	bne.n	80114b4 <__gethex+0x100>
 80113e2:	49a0      	ldr	r1, [pc, #640]	@ (8011664 <__gethex+0x2b0>)
 80113e4:	2201      	movs	r2, #1
 80113e6:	4648      	mov	r0, r9
 80113e8:	f7fc fe65 	bl	800e0b6 <strncmp>
 80113ec:	4607      	mov	r7, r0
 80113ee:	2800      	cmp	r0, #0
 80113f0:	d167      	bne.n	80114c2 <__gethex+0x10e>
 80113f2:	f899 0001 	ldrb.w	r0, [r9, #1]
 80113f6:	4626      	mov	r6, r4
 80113f8:	f7ff ffc6 	bl	8011388 <__hexdig_fun>
 80113fc:	2800      	cmp	r0, #0
 80113fe:	d062      	beq.n	80114c6 <__gethex+0x112>
 8011400:	4623      	mov	r3, r4
 8011402:	7818      	ldrb	r0, [r3, #0]
 8011404:	2830      	cmp	r0, #48	@ 0x30
 8011406:	4699      	mov	r9, r3
 8011408:	f103 0301 	add.w	r3, r3, #1
 801140c:	d0f9      	beq.n	8011402 <__gethex+0x4e>
 801140e:	f7ff ffbb 	bl	8011388 <__hexdig_fun>
 8011412:	fab0 f580 	clz	r5, r0
 8011416:	096d      	lsrs	r5, r5, #5
 8011418:	f04f 0b01 	mov.w	fp, #1
 801141c:	464a      	mov	r2, r9
 801141e:	4616      	mov	r6, r2
 8011420:	3201      	adds	r2, #1
 8011422:	7830      	ldrb	r0, [r6, #0]
 8011424:	f7ff ffb0 	bl	8011388 <__hexdig_fun>
 8011428:	2800      	cmp	r0, #0
 801142a:	d1f8      	bne.n	801141e <__gethex+0x6a>
 801142c:	498d      	ldr	r1, [pc, #564]	@ (8011664 <__gethex+0x2b0>)
 801142e:	2201      	movs	r2, #1
 8011430:	4630      	mov	r0, r6
 8011432:	f7fc fe40 	bl	800e0b6 <strncmp>
 8011436:	2800      	cmp	r0, #0
 8011438:	d13f      	bne.n	80114ba <__gethex+0x106>
 801143a:	b944      	cbnz	r4, 801144e <__gethex+0x9a>
 801143c:	1c74      	adds	r4, r6, #1
 801143e:	4622      	mov	r2, r4
 8011440:	4616      	mov	r6, r2
 8011442:	3201      	adds	r2, #1
 8011444:	7830      	ldrb	r0, [r6, #0]
 8011446:	f7ff ff9f 	bl	8011388 <__hexdig_fun>
 801144a:	2800      	cmp	r0, #0
 801144c:	d1f8      	bne.n	8011440 <__gethex+0x8c>
 801144e:	1ba4      	subs	r4, r4, r6
 8011450:	00a7      	lsls	r7, r4, #2
 8011452:	7833      	ldrb	r3, [r6, #0]
 8011454:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8011458:	2b50      	cmp	r3, #80	@ 0x50
 801145a:	d13e      	bne.n	80114da <__gethex+0x126>
 801145c:	7873      	ldrb	r3, [r6, #1]
 801145e:	2b2b      	cmp	r3, #43	@ 0x2b
 8011460:	d033      	beq.n	80114ca <__gethex+0x116>
 8011462:	2b2d      	cmp	r3, #45	@ 0x2d
 8011464:	d034      	beq.n	80114d0 <__gethex+0x11c>
 8011466:	1c71      	adds	r1, r6, #1
 8011468:	2400      	movs	r4, #0
 801146a:	7808      	ldrb	r0, [r1, #0]
 801146c:	f7ff ff8c 	bl	8011388 <__hexdig_fun>
 8011470:	1e43      	subs	r3, r0, #1
 8011472:	b2db      	uxtb	r3, r3
 8011474:	2b18      	cmp	r3, #24
 8011476:	d830      	bhi.n	80114da <__gethex+0x126>
 8011478:	f1a0 0210 	sub.w	r2, r0, #16
 801147c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8011480:	f7ff ff82 	bl	8011388 <__hexdig_fun>
 8011484:	f100 3cff 	add.w	ip, r0, #4294967295
 8011488:	fa5f fc8c 	uxtb.w	ip, ip
 801148c:	f1bc 0f18 	cmp.w	ip, #24
 8011490:	f04f 030a 	mov.w	r3, #10
 8011494:	d91e      	bls.n	80114d4 <__gethex+0x120>
 8011496:	b104      	cbz	r4, 801149a <__gethex+0xe6>
 8011498:	4252      	negs	r2, r2
 801149a:	4417      	add	r7, r2
 801149c:	f8ca 1000 	str.w	r1, [sl]
 80114a0:	b1ed      	cbz	r5, 80114de <__gethex+0x12a>
 80114a2:	f1bb 0f00 	cmp.w	fp, #0
 80114a6:	bf0c      	ite	eq
 80114a8:	2506      	moveq	r5, #6
 80114aa:	2500      	movne	r5, #0
 80114ac:	4628      	mov	r0, r5
 80114ae:	b005      	add	sp, #20
 80114b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80114b4:	2500      	movs	r5, #0
 80114b6:	462c      	mov	r4, r5
 80114b8:	e7b0      	b.n	801141c <__gethex+0x68>
 80114ba:	2c00      	cmp	r4, #0
 80114bc:	d1c7      	bne.n	801144e <__gethex+0x9a>
 80114be:	4627      	mov	r7, r4
 80114c0:	e7c7      	b.n	8011452 <__gethex+0x9e>
 80114c2:	464e      	mov	r6, r9
 80114c4:	462f      	mov	r7, r5
 80114c6:	2501      	movs	r5, #1
 80114c8:	e7c3      	b.n	8011452 <__gethex+0x9e>
 80114ca:	2400      	movs	r4, #0
 80114cc:	1cb1      	adds	r1, r6, #2
 80114ce:	e7cc      	b.n	801146a <__gethex+0xb6>
 80114d0:	2401      	movs	r4, #1
 80114d2:	e7fb      	b.n	80114cc <__gethex+0x118>
 80114d4:	fb03 0002 	mla	r0, r3, r2, r0
 80114d8:	e7ce      	b.n	8011478 <__gethex+0xc4>
 80114da:	4631      	mov	r1, r6
 80114dc:	e7de      	b.n	801149c <__gethex+0xe8>
 80114de:	eba6 0309 	sub.w	r3, r6, r9
 80114e2:	3b01      	subs	r3, #1
 80114e4:	4629      	mov	r1, r5
 80114e6:	2b07      	cmp	r3, #7
 80114e8:	dc0a      	bgt.n	8011500 <__gethex+0x14c>
 80114ea:	9801      	ldr	r0, [sp, #4]
 80114ec:	f7fd fdc0 	bl	800f070 <_Balloc>
 80114f0:	4604      	mov	r4, r0
 80114f2:	b940      	cbnz	r0, 8011506 <__gethex+0x152>
 80114f4:	4b5c      	ldr	r3, [pc, #368]	@ (8011668 <__gethex+0x2b4>)
 80114f6:	4602      	mov	r2, r0
 80114f8:	21e4      	movs	r1, #228	@ 0xe4
 80114fa:	485c      	ldr	r0, [pc, #368]	@ (801166c <__gethex+0x2b8>)
 80114fc:	f7ff fec0 	bl	8011280 <__assert_func>
 8011500:	3101      	adds	r1, #1
 8011502:	105b      	asrs	r3, r3, #1
 8011504:	e7ef      	b.n	80114e6 <__gethex+0x132>
 8011506:	f100 0a14 	add.w	sl, r0, #20
 801150a:	2300      	movs	r3, #0
 801150c:	4655      	mov	r5, sl
 801150e:	469b      	mov	fp, r3
 8011510:	45b1      	cmp	r9, r6
 8011512:	d337      	bcc.n	8011584 <__gethex+0x1d0>
 8011514:	f845 bb04 	str.w	fp, [r5], #4
 8011518:	eba5 050a 	sub.w	r5, r5, sl
 801151c:	10ad      	asrs	r5, r5, #2
 801151e:	6125      	str	r5, [r4, #16]
 8011520:	4658      	mov	r0, fp
 8011522:	f7fd fe97 	bl	800f254 <__hi0bits>
 8011526:	016d      	lsls	r5, r5, #5
 8011528:	f8d8 6000 	ldr.w	r6, [r8]
 801152c:	1a2d      	subs	r5, r5, r0
 801152e:	42b5      	cmp	r5, r6
 8011530:	dd54      	ble.n	80115dc <__gethex+0x228>
 8011532:	1bad      	subs	r5, r5, r6
 8011534:	4629      	mov	r1, r5
 8011536:	4620      	mov	r0, r4
 8011538:	f7fe fa2b 	bl	800f992 <__any_on>
 801153c:	4681      	mov	r9, r0
 801153e:	b178      	cbz	r0, 8011560 <__gethex+0x1ac>
 8011540:	1e6b      	subs	r3, r5, #1
 8011542:	1159      	asrs	r1, r3, #5
 8011544:	f003 021f 	and.w	r2, r3, #31
 8011548:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 801154c:	f04f 0901 	mov.w	r9, #1
 8011550:	fa09 f202 	lsl.w	r2, r9, r2
 8011554:	420a      	tst	r2, r1
 8011556:	d003      	beq.n	8011560 <__gethex+0x1ac>
 8011558:	454b      	cmp	r3, r9
 801155a:	dc36      	bgt.n	80115ca <__gethex+0x216>
 801155c:	f04f 0902 	mov.w	r9, #2
 8011560:	4629      	mov	r1, r5
 8011562:	4620      	mov	r0, r4
 8011564:	f7ff febe 	bl	80112e4 <rshift>
 8011568:	442f      	add	r7, r5
 801156a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801156e:	42bb      	cmp	r3, r7
 8011570:	da42      	bge.n	80115f8 <__gethex+0x244>
 8011572:	9801      	ldr	r0, [sp, #4]
 8011574:	4621      	mov	r1, r4
 8011576:	f7fd fdbb 	bl	800f0f0 <_Bfree>
 801157a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801157c:	2300      	movs	r3, #0
 801157e:	6013      	str	r3, [r2, #0]
 8011580:	25a3      	movs	r5, #163	@ 0xa3
 8011582:	e793      	b.n	80114ac <__gethex+0xf8>
 8011584:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8011588:	2a2e      	cmp	r2, #46	@ 0x2e
 801158a:	d012      	beq.n	80115b2 <__gethex+0x1fe>
 801158c:	2b20      	cmp	r3, #32
 801158e:	d104      	bne.n	801159a <__gethex+0x1e6>
 8011590:	f845 bb04 	str.w	fp, [r5], #4
 8011594:	f04f 0b00 	mov.w	fp, #0
 8011598:	465b      	mov	r3, fp
 801159a:	7830      	ldrb	r0, [r6, #0]
 801159c:	9303      	str	r3, [sp, #12]
 801159e:	f7ff fef3 	bl	8011388 <__hexdig_fun>
 80115a2:	9b03      	ldr	r3, [sp, #12]
 80115a4:	f000 000f 	and.w	r0, r0, #15
 80115a8:	4098      	lsls	r0, r3
 80115aa:	ea4b 0b00 	orr.w	fp, fp, r0
 80115ae:	3304      	adds	r3, #4
 80115b0:	e7ae      	b.n	8011510 <__gethex+0x15c>
 80115b2:	45b1      	cmp	r9, r6
 80115b4:	d8ea      	bhi.n	801158c <__gethex+0x1d8>
 80115b6:	492b      	ldr	r1, [pc, #172]	@ (8011664 <__gethex+0x2b0>)
 80115b8:	9303      	str	r3, [sp, #12]
 80115ba:	2201      	movs	r2, #1
 80115bc:	4630      	mov	r0, r6
 80115be:	f7fc fd7a 	bl	800e0b6 <strncmp>
 80115c2:	9b03      	ldr	r3, [sp, #12]
 80115c4:	2800      	cmp	r0, #0
 80115c6:	d1e1      	bne.n	801158c <__gethex+0x1d8>
 80115c8:	e7a2      	b.n	8011510 <__gethex+0x15c>
 80115ca:	1ea9      	subs	r1, r5, #2
 80115cc:	4620      	mov	r0, r4
 80115ce:	f7fe f9e0 	bl	800f992 <__any_on>
 80115d2:	2800      	cmp	r0, #0
 80115d4:	d0c2      	beq.n	801155c <__gethex+0x1a8>
 80115d6:	f04f 0903 	mov.w	r9, #3
 80115da:	e7c1      	b.n	8011560 <__gethex+0x1ac>
 80115dc:	da09      	bge.n	80115f2 <__gethex+0x23e>
 80115de:	1b75      	subs	r5, r6, r5
 80115e0:	4621      	mov	r1, r4
 80115e2:	9801      	ldr	r0, [sp, #4]
 80115e4:	462a      	mov	r2, r5
 80115e6:	f7fd ff9b 	bl	800f520 <__lshift>
 80115ea:	1b7f      	subs	r7, r7, r5
 80115ec:	4604      	mov	r4, r0
 80115ee:	f100 0a14 	add.w	sl, r0, #20
 80115f2:	f04f 0900 	mov.w	r9, #0
 80115f6:	e7b8      	b.n	801156a <__gethex+0x1b6>
 80115f8:	f8d8 5004 	ldr.w	r5, [r8, #4]
 80115fc:	42bd      	cmp	r5, r7
 80115fe:	dd6f      	ble.n	80116e0 <__gethex+0x32c>
 8011600:	1bed      	subs	r5, r5, r7
 8011602:	42ae      	cmp	r6, r5
 8011604:	dc34      	bgt.n	8011670 <__gethex+0x2bc>
 8011606:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801160a:	2b02      	cmp	r3, #2
 801160c:	d022      	beq.n	8011654 <__gethex+0x2a0>
 801160e:	2b03      	cmp	r3, #3
 8011610:	d024      	beq.n	801165c <__gethex+0x2a8>
 8011612:	2b01      	cmp	r3, #1
 8011614:	d115      	bne.n	8011642 <__gethex+0x28e>
 8011616:	42ae      	cmp	r6, r5
 8011618:	d113      	bne.n	8011642 <__gethex+0x28e>
 801161a:	2e01      	cmp	r6, #1
 801161c:	d10b      	bne.n	8011636 <__gethex+0x282>
 801161e:	9a02      	ldr	r2, [sp, #8]
 8011620:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8011624:	6013      	str	r3, [r2, #0]
 8011626:	2301      	movs	r3, #1
 8011628:	6123      	str	r3, [r4, #16]
 801162a:	f8ca 3000 	str.w	r3, [sl]
 801162e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8011630:	2562      	movs	r5, #98	@ 0x62
 8011632:	601c      	str	r4, [r3, #0]
 8011634:	e73a      	b.n	80114ac <__gethex+0xf8>
 8011636:	1e71      	subs	r1, r6, #1
 8011638:	4620      	mov	r0, r4
 801163a:	f7fe f9aa 	bl	800f992 <__any_on>
 801163e:	2800      	cmp	r0, #0
 8011640:	d1ed      	bne.n	801161e <__gethex+0x26a>
 8011642:	9801      	ldr	r0, [sp, #4]
 8011644:	4621      	mov	r1, r4
 8011646:	f7fd fd53 	bl	800f0f0 <_Bfree>
 801164a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801164c:	2300      	movs	r3, #0
 801164e:	6013      	str	r3, [r2, #0]
 8011650:	2550      	movs	r5, #80	@ 0x50
 8011652:	e72b      	b.n	80114ac <__gethex+0xf8>
 8011654:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011656:	2b00      	cmp	r3, #0
 8011658:	d1f3      	bne.n	8011642 <__gethex+0x28e>
 801165a:	e7e0      	b.n	801161e <__gethex+0x26a>
 801165c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801165e:	2b00      	cmp	r3, #0
 8011660:	d1dd      	bne.n	801161e <__gethex+0x26a>
 8011662:	e7ee      	b.n	8011642 <__gethex+0x28e>
 8011664:	08013450 	.word	0x08013450
 8011668:	080132e3 	.word	0x080132e3
 801166c:	08013619 	.word	0x08013619
 8011670:	1e6f      	subs	r7, r5, #1
 8011672:	f1b9 0f00 	cmp.w	r9, #0
 8011676:	d130      	bne.n	80116da <__gethex+0x326>
 8011678:	b127      	cbz	r7, 8011684 <__gethex+0x2d0>
 801167a:	4639      	mov	r1, r7
 801167c:	4620      	mov	r0, r4
 801167e:	f7fe f988 	bl	800f992 <__any_on>
 8011682:	4681      	mov	r9, r0
 8011684:	117a      	asrs	r2, r7, #5
 8011686:	2301      	movs	r3, #1
 8011688:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 801168c:	f007 071f 	and.w	r7, r7, #31
 8011690:	40bb      	lsls	r3, r7
 8011692:	4213      	tst	r3, r2
 8011694:	4629      	mov	r1, r5
 8011696:	4620      	mov	r0, r4
 8011698:	bf18      	it	ne
 801169a:	f049 0902 	orrne.w	r9, r9, #2
 801169e:	f7ff fe21 	bl	80112e4 <rshift>
 80116a2:	f8d8 7004 	ldr.w	r7, [r8, #4]
 80116a6:	1b76      	subs	r6, r6, r5
 80116a8:	2502      	movs	r5, #2
 80116aa:	f1b9 0f00 	cmp.w	r9, #0
 80116ae:	d047      	beq.n	8011740 <__gethex+0x38c>
 80116b0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80116b4:	2b02      	cmp	r3, #2
 80116b6:	d015      	beq.n	80116e4 <__gethex+0x330>
 80116b8:	2b03      	cmp	r3, #3
 80116ba:	d017      	beq.n	80116ec <__gethex+0x338>
 80116bc:	2b01      	cmp	r3, #1
 80116be:	d109      	bne.n	80116d4 <__gethex+0x320>
 80116c0:	f019 0f02 	tst.w	r9, #2
 80116c4:	d006      	beq.n	80116d4 <__gethex+0x320>
 80116c6:	f8da 3000 	ldr.w	r3, [sl]
 80116ca:	ea49 0903 	orr.w	r9, r9, r3
 80116ce:	f019 0f01 	tst.w	r9, #1
 80116d2:	d10e      	bne.n	80116f2 <__gethex+0x33e>
 80116d4:	f045 0510 	orr.w	r5, r5, #16
 80116d8:	e032      	b.n	8011740 <__gethex+0x38c>
 80116da:	f04f 0901 	mov.w	r9, #1
 80116de:	e7d1      	b.n	8011684 <__gethex+0x2d0>
 80116e0:	2501      	movs	r5, #1
 80116e2:	e7e2      	b.n	80116aa <__gethex+0x2f6>
 80116e4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80116e6:	f1c3 0301 	rsb	r3, r3, #1
 80116ea:	930f      	str	r3, [sp, #60]	@ 0x3c
 80116ec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80116ee:	2b00      	cmp	r3, #0
 80116f0:	d0f0      	beq.n	80116d4 <__gethex+0x320>
 80116f2:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80116f6:	f104 0314 	add.w	r3, r4, #20
 80116fa:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 80116fe:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8011702:	f04f 0c00 	mov.w	ip, #0
 8011706:	4618      	mov	r0, r3
 8011708:	f853 2b04 	ldr.w	r2, [r3], #4
 801170c:	f1b2 3fff 	cmp.w	r2, #4294967295
 8011710:	d01b      	beq.n	801174a <__gethex+0x396>
 8011712:	3201      	adds	r2, #1
 8011714:	6002      	str	r2, [r0, #0]
 8011716:	2d02      	cmp	r5, #2
 8011718:	f104 0314 	add.w	r3, r4, #20
 801171c:	d13c      	bne.n	8011798 <__gethex+0x3e4>
 801171e:	f8d8 2000 	ldr.w	r2, [r8]
 8011722:	3a01      	subs	r2, #1
 8011724:	42b2      	cmp	r2, r6
 8011726:	d109      	bne.n	801173c <__gethex+0x388>
 8011728:	1171      	asrs	r1, r6, #5
 801172a:	2201      	movs	r2, #1
 801172c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8011730:	f006 061f 	and.w	r6, r6, #31
 8011734:	fa02 f606 	lsl.w	r6, r2, r6
 8011738:	421e      	tst	r6, r3
 801173a:	d13a      	bne.n	80117b2 <__gethex+0x3fe>
 801173c:	f045 0520 	orr.w	r5, r5, #32
 8011740:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8011742:	601c      	str	r4, [r3, #0]
 8011744:	9b02      	ldr	r3, [sp, #8]
 8011746:	601f      	str	r7, [r3, #0]
 8011748:	e6b0      	b.n	80114ac <__gethex+0xf8>
 801174a:	4299      	cmp	r1, r3
 801174c:	f843 cc04 	str.w	ip, [r3, #-4]
 8011750:	d8d9      	bhi.n	8011706 <__gethex+0x352>
 8011752:	68a3      	ldr	r3, [r4, #8]
 8011754:	459b      	cmp	fp, r3
 8011756:	db17      	blt.n	8011788 <__gethex+0x3d4>
 8011758:	6861      	ldr	r1, [r4, #4]
 801175a:	9801      	ldr	r0, [sp, #4]
 801175c:	3101      	adds	r1, #1
 801175e:	f7fd fc87 	bl	800f070 <_Balloc>
 8011762:	4681      	mov	r9, r0
 8011764:	b918      	cbnz	r0, 801176e <__gethex+0x3ba>
 8011766:	4b1a      	ldr	r3, [pc, #104]	@ (80117d0 <__gethex+0x41c>)
 8011768:	4602      	mov	r2, r0
 801176a:	2184      	movs	r1, #132	@ 0x84
 801176c:	e6c5      	b.n	80114fa <__gethex+0x146>
 801176e:	6922      	ldr	r2, [r4, #16]
 8011770:	3202      	adds	r2, #2
 8011772:	f104 010c 	add.w	r1, r4, #12
 8011776:	0092      	lsls	r2, r2, #2
 8011778:	300c      	adds	r0, #12
 801177a:	f7ff fd6b 	bl	8011254 <memcpy>
 801177e:	4621      	mov	r1, r4
 8011780:	9801      	ldr	r0, [sp, #4]
 8011782:	f7fd fcb5 	bl	800f0f0 <_Bfree>
 8011786:	464c      	mov	r4, r9
 8011788:	6923      	ldr	r3, [r4, #16]
 801178a:	1c5a      	adds	r2, r3, #1
 801178c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8011790:	6122      	str	r2, [r4, #16]
 8011792:	2201      	movs	r2, #1
 8011794:	615a      	str	r2, [r3, #20]
 8011796:	e7be      	b.n	8011716 <__gethex+0x362>
 8011798:	6922      	ldr	r2, [r4, #16]
 801179a:	455a      	cmp	r2, fp
 801179c:	dd0b      	ble.n	80117b6 <__gethex+0x402>
 801179e:	2101      	movs	r1, #1
 80117a0:	4620      	mov	r0, r4
 80117a2:	f7ff fd9f 	bl	80112e4 <rshift>
 80117a6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80117aa:	3701      	adds	r7, #1
 80117ac:	42bb      	cmp	r3, r7
 80117ae:	f6ff aee0 	blt.w	8011572 <__gethex+0x1be>
 80117b2:	2501      	movs	r5, #1
 80117b4:	e7c2      	b.n	801173c <__gethex+0x388>
 80117b6:	f016 061f 	ands.w	r6, r6, #31
 80117ba:	d0fa      	beq.n	80117b2 <__gethex+0x3fe>
 80117bc:	4453      	add	r3, sl
 80117be:	f1c6 0620 	rsb	r6, r6, #32
 80117c2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 80117c6:	f7fd fd45 	bl	800f254 <__hi0bits>
 80117ca:	42b0      	cmp	r0, r6
 80117cc:	dbe7      	blt.n	801179e <__gethex+0x3ea>
 80117ce:	e7f0      	b.n	80117b2 <__gethex+0x3fe>
 80117d0:	080132e3 	.word	0x080132e3

080117d4 <L_shift>:
 80117d4:	f1c2 0208 	rsb	r2, r2, #8
 80117d8:	0092      	lsls	r2, r2, #2
 80117da:	b570      	push	{r4, r5, r6, lr}
 80117dc:	f1c2 0620 	rsb	r6, r2, #32
 80117e0:	6843      	ldr	r3, [r0, #4]
 80117e2:	6804      	ldr	r4, [r0, #0]
 80117e4:	fa03 f506 	lsl.w	r5, r3, r6
 80117e8:	432c      	orrs	r4, r5
 80117ea:	40d3      	lsrs	r3, r2
 80117ec:	6004      	str	r4, [r0, #0]
 80117ee:	f840 3f04 	str.w	r3, [r0, #4]!
 80117f2:	4288      	cmp	r0, r1
 80117f4:	d3f4      	bcc.n	80117e0 <L_shift+0xc>
 80117f6:	bd70      	pop	{r4, r5, r6, pc}

080117f8 <__match>:
 80117f8:	b530      	push	{r4, r5, lr}
 80117fa:	6803      	ldr	r3, [r0, #0]
 80117fc:	3301      	adds	r3, #1
 80117fe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011802:	b914      	cbnz	r4, 801180a <__match+0x12>
 8011804:	6003      	str	r3, [r0, #0]
 8011806:	2001      	movs	r0, #1
 8011808:	bd30      	pop	{r4, r5, pc}
 801180a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801180e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8011812:	2d19      	cmp	r5, #25
 8011814:	bf98      	it	ls
 8011816:	3220      	addls	r2, #32
 8011818:	42a2      	cmp	r2, r4
 801181a:	d0f0      	beq.n	80117fe <__match+0x6>
 801181c:	2000      	movs	r0, #0
 801181e:	e7f3      	b.n	8011808 <__match+0x10>

08011820 <__hexnan>:
 8011820:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011824:	680b      	ldr	r3, [r1, #0]
 8011826:	6801      	ldr	r1, [r0, #0]
 8011828:	115e      	asrs	r6, r3, #5
 801182a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 801182e:	f013 031f 	ands.w	r3, r3, #31
 8011832:	b087      	sub	sp, #28
 8011834:	bf18      	it	ne
 8011836:	3604      	addne	r6, #4
 8011838:	2500      	movs	r5, #0
 801183a:	1f37      	subs	r7, r6, #4
 801183c:	4682      	mov	sl, r0
 801183e:	4690      	mov	r8, r2
 8011840:	9301      	str	r3, [sp, #4]
 8011842:	f846 5c04 	str.w	r5, [r6, #-4]
 8011846:	46b9      	mov	r9, r7
 8011848:	463c      	mov	r4, r7
 801184a:	9502      	str	r5, [sp, #8]
 801184c:	46ab      	mov	fp, r5
 801184e:	784a      	ldrb	r2, [r1, #1]
 8011850:	1c4b      	adds	r3, r1, #1
 8011852:	9303      	str	r3, [sp, #12]
 8011854:	b342      	cbz	r2, 80118a8 <__hexnan+0x88>
 8011856:	4610      	mov	r0, r2
 8011858:	9105      	str	r1, [sp, #20]
 801185a:	9204      	str	r2, [sp, #16]
 801185c:	f7ff fd94 	bl	8011388 <__hexdig_fun>
 8011860:	2800      	cmp	r0, #0
 8011862:	d151      	bne.n	8011908 <__hexnan+0xe8>
 8011864:	9a04      	ldr	r2, [sp, #16]
 8011866:	9905      	ldr	r1, [sp, #20]
 8011868:	2a20      	cmp	r2, #32
 801186a:	d818      	bhi.n	801189e <__hexnan+0x7e>
 801186c:	9b02      	ldr	r3, [sp, #8]
 801186e:	459b      	cmp	fp, r3
 8011870:	dd13      	ble.n	801189a <__hexnan+0x7a>
 8011872:	454c      	cmp	r4, r9
 8011874:	d206      	bcs.n	8011884 <__hexnan+0x64>
 8011876:	2d07      	cmp	r5, #7
 8011878:	dc04      	bgt.n	8011884 <__hexnan+0x64>
 801187a:	462a      	mov	r2, r5
 801187c:	4649      	mov	r1, r9
 801187e:	4620      	mov	r0, r4
 8011880:	f7ff ffa8 	bl	80117d4 <L_shift>
 8011884:	4544      	cmp	r4, r8
 8011886:	d952      	bls.n	801192e <__hexnan+0x10e>
 8011888:	2300      	movs	r3, #0
 801188a:	f1a4 0904 	sub.w	r9, r4, #4
 801188e:	f844 3c04 	str.w	r3, [r4, #-4]
 8011892:	f8cd b008 	str.w	fp, [sp, #8]
 8011896:	464c      	mov	r4, r9
 8011898:	461d      	mov	r5, r3
 801189a:	9903      	ldr	r1, [sp, #12]
 801189c:	e7d7      	b.n	801184e <__hexnan+0x2e>
 801189e:	2a29      	cmp	r2, #41	@ 0x29
 80118a0:	d157      	bne.n	8011952 <__hexnan+0x132>
 80118a2:	3102      	adds	r1, #2
 80118a4:	f8ca 1000 	str.w	r1, [sl]
 80118a8:	f1bb 0f00 	cmp.w	fp, #0
 80118ac:	d051      	beq.n	8011952 <__hexnan+0x132>
 80118ae:	454c      	cmp	r4, r9
 80118b0:	d206      	bcs.n	80118c0 <__hexnan+0xa0>
 80118b2:	2d07      	cmp	r5, #7
 80118b4:	dc04      	bgt.n	80118c0 <__hexnan+0xa0>
 80118b6:	462a      	mov	r2, r5
 80118b8:	4649      	mov	r1, r9
 80118ba:	4620      	mov	r0, r4
 80118bc:	f7ff ff8a 	bl	80117d4 <L_shift>
 80118c0:	4544      	cmp	r4, r8
 80118c2:	d936      	bls.n	8011932 <__hexnan+0x112>
 80118c4:	f1a8 0204 	sub.w	r2, r8, #4
 80118c8:	4623      	mov	r3, r4
 80118ca:	f853 1b04 	ldr.w	r1, [r3], #4
 80118ce:	f842 1f04 	str.w	r1, [r2, #4]!
 80118d2:	429f      	cmp	r7, r3
 80118d4:	d2f9      	bcs.n	80118ca <__hexnan+0xaa>
 80118d6:	1b3b      	subs	r3, r7, r4
 80118d8:	f023 0303 	bic.w	r3, r3, #3
 80118dc:	3304      	adds	r3, #4
 80118de:	3401      	adds	r4, #1
 80118e0:	3e03      	subs	r6, #3
 80118e2:	42b4      	cmp	r4, r6
 80118e4:	bf88      	it	hi
 80118e6:	2304      	movhi	r3, #4
 80118e8:	4443      	add	r3, r8
 80118ea:	2200      	movs	r2, #0
 80118ec:	f843 2b04 	str.w	r2, [r3], #4
 80118f0:	429f      	cmp	r7, r3
 80118f2:	d2fb      	bcs.n	80118ec <__hexnan+0xcc>
 80118f4:	683b      	ldr	r3, [r7, #0]
 80118f6:	b91b      	cbnz	r3, 8011900 <__hexnan+0xe0>
 80118f8:	4547      	cmp	r7, r8
 80118fa:	d128      	bne.n	801194e <__hexnan+0x12e>
 80118fc:	2301      	movs	r3, #1
 80118fe:	603b      	str	r3, [r7, #0]
 8011900:	2005      	movs	r0, #5
 8011902:	b007      	add	sp, #28
 8011904:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011908:	3501      	adds	r5, #1
 801190a:	2d08      	cmp	r5, #8
 801190c:	f10b 0b01 	add.w	fp, fp, #1
 8011910:	dd06      	ble.n	8011920 <__hexnan+0x100>
 8011912:	4544      	cmp	r4, r8
 8011914:	d9c1      	bls.n	801189a <__hexnan+0x7a>
 8011916:	2300      	movs	r3, #0
 8011918:	f844 3c04 	str.w	r3, [r4, #-4]
 801191c:	2501      	movs	r5, #1
 801191e:	3c04      	subs	r4, #4
 8011920:	6822      	ldr	r2, [r4, #0]
 8011922:	f000 000f 	and.w	r0, r0, #15
 8011926:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 801192a:	6020      	str	r0, [r4, #0]
 801192c:	e7b5      	b.n	801189a <__hexnan+0x7a>
 801192e:	2508      	movs	r5, #8
 8011930:	e7b3      	b.n	801189a <__hexnan+0x7a>
 8011932:	9b01      	ldr	r3, [sp, #4]
 8011934:	2b00      	cmp	r3, #0
 8011936:	d0dd      	beq.n	80118f4 <__hexnan+0xd4>
 8011938:	f1c3 0320 	rsb	r3, r3, #32
 801193c:	f04f 32ff 	mov.w	r2, #4294967295
 8011940:	40da      	lsrs	r2, r3
 8011942:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8011946:	4013      	ands	r3, r2
 8011948:	f846 3c04 	str.w	r3, [r6, #-4]
 801194c:	e7d2      	b.n	80118f4 <__hexnan+0xd4>
 801194e:	3f04      	subs	r7, #4
 8011950:	e7d0      	b.n	80118f4 <__hexnan+0xd4>
 8011952:	2004      	movs	r0, #4
 8011954:	e7d5      	b.n	8011902 <__hexnan+0xe2>

08011956 <__ascii_mbtowc>:
 8011956:	b082      	sub	sp, #8
 8011958:	b901      	cbnz	r1, 801195c <__ascii_mbtowc+0x6>
 801195a:	a901      	add	r1, sp, #4
 801195c:	b142      	cbz	r2, 8011970 <__ascii_mbtowc+0x1a>
 801195e:	b14b      	cbz	r3, 8011974 <__ascii_mbtowc+0x1e>
 8011960:	7813      	ldrb	r3, [r2, #0]
 8011962:	600b      	str	r3, [r1, #0]
 8011964:	7812      	ldrb	r2, [r2, #0]
 8011966:	1e10      	subs	r0, r2, #0
 8011968:	bf18      	it	ne
 801196a:	2001      	movne	r0, #1
 801196c:	b002      	add	sp, #8
 801196e:	4770      	bx	lr
 8011970:	4610      	mov	r0, r2
 8011972:	e7fb      	b.n	801196c <__ascii_mbtowc+0x16>
 8011974:	f06f 0001 	mvn.w	r0, #1
 8011978:	e7f8      	b.n	801196c <__ascii_mbtowc+0x16>

0801197a <_realloc_r>:
 801197a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801197e:	4680      	mov	r8, r0
 8011980:	4615      	mov	r5, r2
 8011982:	460c      	mov	r4, r1
 8011984:	b921      	cbnz	r1, 8011990 <_realloc_r+0x16>
 8011986:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801198a:	4611      	mov	r1, r2
 801198c:	f7fd bae4 	b.w	800ef58 <_malloc_r>
 8011990:	b92a      	cbnz	r2, 801199e <_realloc_r+0x24>
 8011992:	f7fd fa6d 	bl	800ee70 <_free_r>
 8011996:	2400      	movs	r4, #0
 8011998:	4620      	mov	r0, r4
 801199a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801199e:	f000 f8b2 	bl	8011b06 <_malloc_usable_size_r>
 80119a2:	4285      	cmp	r5, r0
 80119a4:	4606      	mov	r6, r0
 80119a6:	d802      	bhi.n	80119ae <_realloc_r+0x34>
 80119a8:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80119ac:	d8f4      	bhi.n	8011998 <_realloc_r+0x1e>
 80119ae:	4629      	mov	r1, r5
 80119b0:	4640      	mov	r0, r8
 80119b2:	f7fd fad1 	bl	800ef58 <_malloc_r>
 80119b6:	4607      	mov	r7, r0
 80119b8:	2800      	cmp	r0, #0
 80119ba:	d0ec      	beq.n	8011996 <_realloc_r+0x1c>
 80119bc:	42b5      	cmp	r5, r6
 80119be:	462a      	mov	r2, r5
 80119c0:	4621      	mov	r1, r4
 80119c2:	bf28      	it	cs
 80119c4:	4632      	movcs	r2, r6
 80119c6:	f7ff fc45 	bl	8011254 <memcpy>
 80119ca:	4621      	mov	r1, r4
 80119cc:	4640      	mov	r0, r8
 80119ce:	f7fd fa4f 	bl	800ee70 <_free_r>
 80119d2:	463c      	mov	r4, r7
 80119d4:	e7e0      	b.n	8011998 <_realloc_r+0x1e>
	...

080119d8 <_strtoul_l.constprop.0>:
 80119d8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80119dc:	4e34      	ldr	r6, [pc, #208]	@ (8011ab0 <_strtoul_l.constprop.0+0xd8>)
 80119de:	4686      	mov	lr, r0
 80119e0:	460d      	mov	r5, r1
 80119e2:	4628      	mov	r0, r5
 80119e4:	f815 4b01 	ldrb.w	r4, [r5], #1
 80119e8:	5d37      	ldrb	r7, [r6, r4]
 80119ea:	f017 0708 	ands.w	r7, r7, #8
 80119ee:	d1f8      	bne.n	80119e2 <_strtoul_l.constprop.0+0xa>
 80119f0:	2c2d      	cmp	r4, #45	@ 0x2d
 80119f2:	d12f      	bne.n	8011a54 <_strtoul_l.constprop.0+0x7c>
 80119f4:	782c      	ldrb	r4, [r5, #0]
 80119f6:	2701      	movs	r7, #1
 80119f8:	1c85      	adds	r5, r0, #2
 80119fa:	f033 0010 	bics.w	r0, r3, #16
 80119fe:	d109      	bne.n	8011a14 <_strtoul_l.constprop.0+0x3c>
 8011a00:	2c30      	cmp	r4, #48	@ 0x30
 8011a02:	d12c      	bne.n	8011a5e <_strtoul_l.constprop.0+0x86>
 8011a04:	7828      	ldrb	r0, [r5, #0]
 8011a06:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 8011a0a:	2858      	cmp	r0, #88	@ 0x58
 8011a0c:	d127      	bne.n	8011a5e <_strtoul_l.constprop.0+0x86>
 8011a0e:	786c      	ldrb	r4, [r5, #1]
 8011a10:	2310      	movs	r3, #16
 8011a12:	3502      	adds	r5, #2
 8011a14:	f04f 38ff 	mov.w	r8, #4294967295
 8011a18:	2600      	movs	r6, #0
 8011a1a:	fbb8 f8f3 	udiv	r8, r8, r3
 8011a1e:	fb03 f908 	mul.w	r9, r3, r8
 8011a22:	ea6f 0909 	mvn.w	r9, r9
 8011a26:	4630      	mov	r0, r6
 8011a28:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 8011a2c:	f1bc 0f09 	cmp.w	ip, #9
 8011a30:	d81c      	bhi.n	8011a6c <_strtoul_l.constprop.0+0x94>
 8011a32:	4664      	mov	r4, ip
 8011a34:	42a3      	cmp	r3, r4
 8011a36:	dd2a      	ble.n	8011a8e <_strtoul_l.constprop.0+0xb6>
 8011a38:	f1b6 3fff 	cmp.w	r6, #4294967295
 8011a3c:	d007      	beq.n	8011a4e <_strtoul_l.constprop.0+0x76>
 8011a3e:	4580      	cmp	r8, r0
 8011a40:	d322      	bcc.n	8011a88 <_strtoul_l.constprop.0+0xb0>
 8011a42:	d101      	bne.n	8011a48 <_strtoul_l.constprop.0+0x70>
 8011a44:	45a1      	cmp	r9, r4
 8011a46:	db1f      	blt.n	8011a88 <_strtoul_l.constprop.0+0xb0>
 8011a48:	fb00 4003 	mla	r0, r0, r3, r4
 8011a4c:	2601      	movs	r6, #1
 8011a4e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8011a52:	e7e9      	b.n	8011a28 <_strtoul_l.constprop.0+0x50>
 8011a54:	2c2b      	cmp	r4, #43	@ 0x2b
 8011a56:	bf04      	itt	eq
 8011a58:	782c      	ldrbeq	r4, [r5, #0]
 8011a5a:	1c85      	addeq	r5, r0, #2
 8011a5c:	e7cd      	b.n	80119fa <_strtoul_l.constprop.0+0x22>
 8011a5e:	2b00      	cmp	r3, #0
 8011a60:	d1d8      	bne.n	8011a14 <_strtoul_l.constprop.0+0x3c>
 8011a62:	2c30      	cmp	r4, #48	@ 0x30
 8011a64:	bf0c      	ite	eq
 8011a66:	2308      	moveq	r3, #8
 8011a68:	230a      	movne	r3, #10
 8011a6a:	e7d3      	b.n	8011a14 <_strtoul_l.constprop.0+0x3c>
 8011a6c:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 8011a70:	f1bc 0f19 	cmp.w	ip, #25
 8011a74:	d801      	bhi.n	8011a7a <_strtoul_l.constprop.0+0xa2>
 8011a76:	3c37      	subs	r4, #55	@ 0x37
 8011a78:	e7dc      	b.n	8011a34 <_strtoul_l.constprop.0+0x5c>
 8011a7a:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 8011a7e:	f1bc 0f19 	cmp.w	ip, #25
 8011a82:	d804      	bhi.n	8011a8e <_strtoul_l.constprop.0+0xb6>
 8011a84:	3c57      	subs	r4, #87	@ 0x57
 8011a86:	e7d5      	b.n	8011a34 <_strtoul_l.constprop.0+0x5c>
 8011a88:	f04f 36ff 	mov.w	r6, #4294967295
 8011a8c:	e7df      	b.n	8011a4e <_strtoul_l.constprop.0+0x76>
 8011a8e:	1c73      	adds	r3, r6, #1
 8011a90:	d106      	bne.n	8011aa0 <_strtoul_l.constprop.0+0xc8>
 8011a92:	2322      	movs	r3, #34	@ 0x22
 8011a94:	f8ce 3000 	str.w	r3, [lr]
 8011a98:	4630      	mov	r0, r6
 8011a9a:	b932      	cbnz	r2, 8011aaa <_strtoul_l.constprop.0+0xd2>
 8011a9c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011aa0:	b107      	cbz	r7, 8011aa4 <_strtoul_l.constprop.0+0xcc>
 8011aa2:	4240      	negs	r0, r0
 8011aa4:	2a00      	cmp	r2, #0
 8011aa6:	d0f9      	beq.n	8011a9c <_strtoul_l.constprop.0+0xc4>
 8011aa8:	b106      	cbz	r6, 8011aac <_strtoul_l.constprop.0+0xd4>
 8011aaa:	1e69      	subs	r1, r5, #1
 8011aac:	6011      	str	r1, [r2, #0]
 8011aae:	e7f5      	b.n	8011a9c <_strtoul_l.constprop.0+0xc4>
 8011ab0:	080134a9 	.word	0x080134a9

08011ab4 <_strtoul_r>:
 8011ab4:	f7ff bf90 	b.w	80119d8 <_strtoul_l.constprop.0>

08011ab8 <__ascii_wctomb>:
 8011ab8:	4603      	mov	r3, r0
 8011aba:	4608      	mov	r0, r1
 8011abc:	b141      	cbz	r1, 8011ad0 <__ascii_wctomb+0x18>
 8011abe:	2aff      	cmp	r2, #255	@ 0xff
 8011ac0:	d904      	bls.n	8011acc <__ascii_wctomb+0x14>
 8011ac2:	228a      	movs	r2, #138	@ 0x8a
 8011ac4:	601a      	str	r2, [r3, #0]
 8011ac6:	f04f 30ff 	mov.w	r0, #4294967295
 8011aca:	4770      	bx	lr
 8011acc:	700a      	strb	r2, [r1, #0]
 8011ace:	2001      	movs	r0, #1
 8011ad0:	4770      	bx	lr
	...

08011ad4 <fiprintf>:
 8011ad4:	b40e      	push	{r1, r2, r3}
 8011ad6:	b503      	push	{r0, r1, lr}
 8011ad8:	4601      	mov	r1, r0
 8011ada:	ab03      	add	r3, sp, #12
 8011adc:	4805      	ldr	r0, [pc, #20]	@ (8011af4 <fiprintf+0x20>)
 8011ade:	f853 2b04 	ldr.w	r2, [r3], #4
 8011ae2:	6800      	ldr	r0, [r0, #0]
 8011ae4:	9301      	str	r3, [sp, #4]
 8011ae6:	f000 f83f 	bl	8011b68 <_vfiprintf_r>
 8011aea:	b002      	add	sp, #8
 8011aec:	f85d eb04 	ldr.w	lr, [sp], #4
 8011af0:	b003      	add	sp, #12
 8011af2:	4770      	bx	lr
 8011af4:	20000020 	.word	0x20000020

08011af8 <abort>:
 8011af8:	b508      	push	{r3, lr}
 8011afa:	2006      	movs	r0, #6
 8011afc:	f000 fa08 	bl	8011f10 <raise>
 8011b00:	2001      	movs	r0, #1
 8011b02:	f7f1 fc73 	bl	80033ec <_exit>

08011b06 <_malloc_usable_size_r>:
 8011b06:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011b0a:	1f18      	subs	r0, r3, #4
 8011b0c:	2b00      	cmp	r3, #0
 8011b0e:	bfbc      	itt	lt
 8011b10:	580b      	ldrlt	r3, [r1, r0]
 8011b12:	18c0      	addlt	r0, r0, r3
 8011b14:	4770      	bx	lr

08011b16 <__sfputc_r>:
 8011b16:	6893      	ldr	r3, [r2, #8]
 8011b18:	3b01      	subs	r3, #1
 8011b1a:	2b00      	cmp	r3, #0
 8011b1c:	b410      	push	{r4}
 8011b1e:	6093      	str	r3, [r2, #8]
 8011b20:	da08      	bge.n	8011b34 <__sfputc_r+0x1e>
 8011b22:	6994      	ldr	r4, [r2, #24]
 8011b24:	42a3      	cmp	r3, r4
 8011b26:	db01      	blt.n	8011b2c <__sfputc_r+0x16>
 8011b28:	290a      	cmp	r1, #10
 8011b2a:	d103      	bne.n	8011b34 <__sfputc_r+0x1e>
 8011b2c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011b30:	f000 b932 	b.w	8011d98 <__swbuf_r>
 8011b34:	6813      	ldr	r3, [r2, #0]
 8011b36:	1c58      	adds	r0, r3, #1
 8011b38:	6010      	str	r0, [r2, #0]
 8011b3a:	7019      	strb	r1, [r3, #0]
 8011b3c:	4608      	mov	r0, r1
 8011b3e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011b42:	4770      	bx	lr

08011b44 <__sfputs_r>:
 8011b44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011b46:	4606      	mov	r6, r0
 8011b48:	460f      	mov	r7, r1
 8011b4a:	4614      	mov	r4, r2
 8011b4c:	18d5      	adds	r5, r2, r3
 8011b4e:	42ac      	cmp	r4, r5
 8011b50:	d101      	bne.n	8011b56 <__sfputs_r+0x12>
 8011b52:	2000      	movs	r0, #0
 8011b54:	e007      	b.n	8011b66 <__sfputs_r+0x22>
 8011b56:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011b5a:	463a      	mov	r2, r7
 8011b5c:	4630      	mov	r0, r6
 8011b5e:	f7ff ffda 	bl	8011b16 <__sfputc_r>
 8011b62:	1c43      	adds	r3, r0, #1
 8011b64:	d1f3      	bne.n	8011b4e <__sfputs_r+0xa>
 8011b66:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08011b68 <_vfiprintf_r>:
 8011b68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011b6c:	460d      	mov	r5, r1
 8011b6e:	b09d      	sub	sp, #116	@ 0x74
 8011b70:	4614      	mov	r4, r2
 8011b72:	4698      	mov	r8, r3
 8011b74:	4606      	mov	r6, r0
 8011b76:	b118      	cbz	r0, 8011b80 <_vfiprintf_r+0x18>
 8011b78:	6a03      	ldr	r3, [r0, #32]
 8011b7a:	b90b      	cbnz	r3, 8011b80 <_vfiprintf_r+0x18>
 8011b7c:	f7fc f9ce 	bl	800df1c <__sinit>
 8011b80:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8011b82:	07d9      	lsls	r1, r3, #31
 8011b84:	d405      	bmi.n	8011b92 <_vfiprintf_r+0x2a>
 8011b86:	89ab      	ldrh	r3, [r5, #12]
 8011b88:	059a      	lsls	r2, r3, #22
 8011b8a:	d402      	bmi.n	8011b92 <_vfiprintf_r+0x2a>
 8011b8c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8011b8e:	f7fc fb1a 	bl	800e1c6 <__retarget_lock_acquire_recursive>
 8011b92:	89ab      	ldrh	r3, [r5, #12]
 8011b94:	071b      	lsls	r3, r3, #28
 8011b96:	d501      	bpl.n	8011b9c <_vfiprintf_r+0x34>
 8011b98:	692b      	ldr	r3, [r5, #16]
 8011b9a:	b99b      	cbnz	r3, 8011bc4 <_vfiprintf_r+0x5c>
 8011b9c:	4629      	mov	r1, r5
 8011b9e:	4630      	mov	r0, r6
 8011ba0:	f000 f938 	bl	8011e14 <__swsetup_r>
 8011ba4:	b170      	cbz	r0, 8011bc4 <_vfiprintf_r+0x5c>
 8011ba6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8011ba8:	07dc      	lsls	r4, r3, #31
 8011baa:	d504      	bpl.n	8011bb6 <_vfiprintf_r+0x4e>
 8011bac:	f04f 30ff 	mov.w	r0, #4294967295
 8011bb0:	b01d      	add	sp, #116	@ 0x74
 8011bb2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011bb6:	89ab      	ldrh	r3, [r5, #12]
 8011bb8:	0598      	lsls	r0, r3, #22
 8011bba:	d4f7      	bmi.n	8011bac <_vfiprintf_r+0x44>
 8011bbc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8011bbe:	f7fc fb03 	bl	800e1c8 <__retarget_lock_release_recursive>
 8011bc2:	e7f3      	b.n	8011bac <_vfiprintf_r+0x44>
 8011bc4:	2300      	movs	r3, #0
 8011bc6:	9309      	str	r3, [sp, #36]	@ 0x24
 8011bc8:	2320      	movs	r3, #32
 8011bca:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8011bce:	f8cd 800c 	str.w	r8, [sp, #12]
 8011bd2:	2330      	movs	r3, #48	@ 0x30
 8011bd4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8011d84 <_vfiprintf_r+0x21c>
 8011bd8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8011bdc:	f04f 0901 	mov.w	r9, #1
 8011be0:	4623      	mov	r3, r4
 8011be2:	469a      	mov	sl, r3
 8011be4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011be8:	b10a      	cbz	r2, 8011bee <_vfiprintf_r+0x86>
 8011bea:	2a25      	cmp	r2, #37	@ 0x25
 8011bec:	d1f9      	bne.n	8011be2 <_vfiprintf_r+0x7a>
 8011bee:	ebba 0b04 	subs.w	fp, sl, r4
 8011bf2:	d00b      	beq.n	8011c0c <_vfiprintf_r+0xa4>
 8011bf4:	465b      	mov	r3, fp
 8011bf6:	4622      	mov	r2, r4
 8011bf8:	4629      	mov	r1, r5
 8011bfa:	4630      	mov	r0, r6
 8011bfc:	f7ff ffa2 	bl	8011b44 <__sfputs_r>
 8011c00:	3001      	adds	r0, #1
 8011c02:	f000 80a7 	beq.w	8011d54 <_vfiprintf_r+0x1ec>
 8011c06:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8011c08:	445a      	add	r2, fp
 8011c0a:	9209      	str	r2, [sp, #36]	@ 0x24
 8011c0c:	f89a 3000 	ldrb.w	r3, [sl]
 8011c10:	2b00      	cmp	r3, #0
 8011c12:	f000 809f 	beq.w	8011d54 <_vfiprintf_r+0x1ec>
 8011c16:	2300      	movs	r3, #0
 8011c18:	f04f 32ff 	mov.w	r2, #4294967295
 8011c1c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011c20:	f10a 0a01 	add.w	sl, sl, #1
 8011c24:	9304      	str	r3, [sp, #16]
 8011c26:	9307      	str	r3, [sp, #28]
 8011c28:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8011c2c:	931a      	str	r3, [sp, #104]	@ 0x68
 8011c2e:	4654      	mov	r4, sl
 8011c30:	2205      	movs	r2, #5
 8011c32:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011c36:	4853      	ldr	r0, [pc, #332]	@ (8011d84 <_vfiprintf_r+0x21c>)
 8011c38:	f7ee fad2 	bl	80001e0 <memchr>
 8011c3c:	9a04      	ldr	r2, [sp, #16]
 8011c3e:	b9d8      	cbnz	r0, 8011c78 <_vfiprintf_r+0x110>
 8011c40:	06d1      	lsls	r1, r2, #27
 8011c42:	bf44      	itt	mi
 8011c44:	2320      	movmi	r3, #32
 8011c46:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8011c4a:	0713      	lsls	r3, r2, #28
 8011c4c:	bf44      	itt	mi
 8011c4e:	232b      	movmi	r3, #43	@ 0x2b
 8011c50:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8011c54:	f89a 3000 	ldrb.w	r3, [sl]
 8011c58:	2b2a      	cmp	r3, #42	@ 0x2a
 8011c5a:	d015      	beq.n	8011c88 <_vfiprintf_r+0x120>
 8011c5c:	9a07      	ldr	r2, [sp, #28]
 8011c5e:	4654      	mov	r4, sl
 8011c60:	2000      	movs	r0, #0
 8011c62:	f04f 0c0a 	mov.w	ip, #10
 8011c66:	4621      	mov	r1, r4
 8011c68:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011c6c:	3b30      	subs	r3, #48	@ 0x30
 8011c6e:	2b09      	cmp	r3, #9
 8011c70:	d94b      	bls.n	8011d0a <_vfiprintf_r+0x1a2>
 8011c72:	b1b0      	cbz	r0, 8011ca2 <_vfiprintf_r+0x13a>
 8011c74:	9207      	str	r2, [sp, #28]
 8011c76:	e014      	b.n	8011ca2 <_vfiprintf_r+0x13a>
 8011c78:	eba0 0308 	sub.w	r3, r0, r8
 8011c7c:	fa09 f303 	lsl.w	r3, r9, r3
 8011c80:	4313      	orrs	r3, r2
 8011c82:	9304      	str	r3, [sp, #16]
 8011c84:	46a2      	mov	sl, r4
 8011c86:	e7d2      	b.n	8011c2e <_vfiprintf_r+0xc6>
 8011c88:	9b03      	ldr	r3, [sp, #12]
 8011c8a:	1d19      	adds	r1, r3, #4
 8011c8c:	681b      	ldr	r3, [r3, #0]
 8011c8e:	9103      	str	r1, [sp, #12]
 8011c90:	2b00      	cmp	r3, #0
 8011c92:	bfbb      	ittet	lt
 8011c94:	425b      	neglt	r3, r3
 8011c96:	f042 0202 	orrlt.w	r2, r2, #2
 8011c9a:	9307      	strge	r3, [sp, #28]
 8011c9c:	9307      	strlt	r3, [sp, #28]
 8011c9e:	bfb8      	it	lt
 8011ca0:	9204      	strlt	r2, [sp, #16]
 8011ca2:	7823      	ldrb	r3, [r4, #0]
 8011ca4:	2b2e      	cmp	r3, #46	@ 0x2e
 8011ca6:	d10a      	bne.n	8011cbe <_vfiprintf_r+0x156>
 8011ca8:	7863      	ldrb	r3, [r4, #1]
 8011caa:	2b2a      	cmp	r3, #42	@ 0x2a
 8011cac:	d132      	bne.n	8011d14 <_vfiprintf_r+0x1ac>
 8011cae:	9b03      	ldr	r3, [sp, #12]
 8011cb0:	1d1a      	adds	r2, r3, #4
 8011cb2:	681b      	ldr	r3, [r3, #0]
 8011cb4:	9203      	str	r2, [sp, #12]
 8011cb6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8011cba:	3402      	adds	r4, #2
 8011cbc:	9305      	str	r3, [sp, #20]
 8011cbe:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8011d94 <_vfiprintf_r+0x22c>
 8011cc2:	7821      	ldrb	r1, [r4, #0]
 8011cc4:	2203      	movs	r2, #3
 8011cc6:	4650      	mov	r0, sl
 8011cc8:	f7ee fa8a 	bl	80001e0 <memchr>
 8011ccc:	b138      	cbz	r0, 8011cde <_vfiprintf_r+0x176>
 8011cce:	9b04      	ldr	r3, [sp, #16]
 8011cd0:	eba0 000a 	sub.w	r0, r0, sl
 8011cd4:	2240      	movs	r2, #64	@ 0x40
 8011cd6:	4082      	lsls	r2, r0
 8011cd8:	4313      	orrs	r3, r2
 8011cda:	3401      	adds	r4, #1
 8011cdc:	9304      	str	r3, [sp, #16]
 8011cde:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011ce2:	4829      	ldr	r0, [pc, #164]	@ (8011d88 <_vfiprintf_r+0x220>)
 8011ce4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8011ce8:	2206      	movs	r2, #6
 8011cea:	f7ee fa79 	bl	80001e0 <memchr>
 8011cee:	2800      	cmp	r0, #0
 8011cf0:	d03f      	beq.n	8011d72 <_vfiprintf_r+0x20a>
 8011cf2:	4b26      	ldr	r3, [pc, #152]	@ (8011d8c <_vfiprintf_r+0x224>)
 8011cf4:	bb1b      	cbnz	r3, 8011d3e <_vfiprintf_r+0x1d6>
 8011cf6:	9b03      	ldr	r3, [sp, #12]
 8011cf8:	3307      	adds	r3, #7
 8011cfa:	f023 0307 	bic.w	r3, r3, #7
 8011cfe:	3308      	adds	r3, #8
 8011d00:	9303      	str	r3, [sp, #12]
 8011d02:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011d04:	443b      	add	r3, r7
 8011d06:	9309      	str	r3, [sp, #36]	@ 0x24
 8011d08:	e76a      	b.n	8011be0 <_vfiprintf_r+0x78>
 8011d0a:	fb0c 3202 	mla	r2, ip, r2, r3
 8011d0e:	460c      	mov	r4, r1
 8011d10:	2001      	movs	r0, #1
 8011d12:	e7a8      	b.n	8011c66 <_vfiprintf_r+0xfe>
 8011d14:	2300      	movs	r3, #0
 8011d16:	3401      	adds	r4, #1
 8011d18:	9305      	str	r3, [sp, #20]
 8011d1a:	4619      	mov	r1, r3
 8011d1c:	f04f 0c0a 	mov.w	ip, #10
 8011d20:	4620      	mov	r0, r4
 8011d22:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011d26:	3a30      	subs	r2, #48	@ 0x30
 8011d28:	2a09      	cmp	r2, #9
 8011d2a:	d903      	bls.n	8011d34 <_vfiprintf_r+0x1cc>
 8011d2c:	2b00      	cmp	r3, #0
 8011d2e:	d0c6      	beq.n	8011cbe <_vfiprintf_r+0x156>
 8011d30:	9105      	str	r1, [sp, #20]
 8011d32:	e7c4      	b.n	8011cbe <_vfiprintf_r+0x156>
 8011d34:	fb0c 2101 	mla	r1, ip, r1, r2
 8011d38:	4604      	mov	r4, r0
 8011d3a:	2301      	movs	r3, #1
 8011d3c:	e7f0      	b.n	8011d20 <_vfiprintf_r+0x1b8>
 8011d3e:	ab03      	add	r3, sp, #12
 8011d40:	9300      	str	r3, [sp, #0]
 8011d42:	462a      	mov	r2, r5
 8011d44:	4b12      	ldr	r3, [pc, #72]	@ (8011d90 <_vfiprintf_r+0x228>)
 8011d46:	a904      	add	r1, sp, #16
 8011d48:	4630      	mov	r0, r6
 8011d4a:	f7fb fa8f 	bl	800d26c <_printf_float>
 8011d4e:	4607      	mov	r7, r0
 8011d50:	1c78      	adds	r0, r7, #1
 8011d52:	d1d6      	bne.n	8011d02 <_vfiprintf_r+0x19a>
 8011d54:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8011d56:	07d9      	lsls	r1, r3, #31
 8011d58:	d405      	bmi.n	8011d66 <_vfiprintf_r+0x1fe>
 8011d5a:	89ab      	ldrh	r3, [r5, #12]
 8011d5c:	059a      	lsls	r2, r3, #22
 8011d5e:	d402      	bmi.n	8011d66 <_vfiprintf_r+0x1fe>
 8011d60:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8011d62:	f7fc fa31 	bl	800e1c8 <__retarget_lock_release_recursive>
 8011d66:	89ab      	ldrh	r3, [r5, #12]
 8011d68:	065b      	lsls	r3, r3, #25
 8011d6a:	f53f af1f 	bmi.w	8011bac <_vfiprintf_r+0x44>
 8011d6e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8011d70:	e71e      	b.n	8011bb0 <_vfiprintf_r+0x48>
 8011d72:	ab03      	add	r3, sp, #12
 8011d74:	9300      	str	r3, [sp, #0]
 8011d76:	462a      	mov	r2, r5
 8011d78:	4b05      	ldr	r3, [pc, #20]	@ (8011d90 <_vfiprintf_r+0x228>)
 8011d7a:	a904      	add	r1, sp, #16
 8011d7c:	4630      	mov	r0, r6
 8011d7e:	f7fb fd0d 	bl	800d79c <_printf_i>
 8011d82:	e7e4      	b.n	8011d4e <_vfiprintf_r+0x1e6>
 8011d84:	080135a9 	.word	0x080135a9
 8011d88:	080135b3 	.word	0x080135b3
 8011d8c:	0800d26d 	.word	0x0800d26d
 8011d90:	08011b45 	.word	0x08011b45
 8011d94:	080135af 	.word	0x080135af

08011d98 <__swbuf_r>:
 8011d98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011d9a:	460e      	mov	r6, r1
 8011d9c:	4614      	mov	r4, r2
 8011d9e:	4605      	mov	r5, r0
 8011da0:	b118      	cbz	r0, 8011daa <__swbuf_r+0x12>
 8011da2:	6a03      	ldr	r3, [r0, #32]
 8011da4:	b90b      	cbnz	r3, 8011daa <__swbuf_r+0x12>
 8011da6:	f7fc f8b9 	bl	800df1c <__sinit>
 8011daa:	69a3      	ldr	r3, [r4, #24]
 8011dac:	60a3      	str	r3, [r4, #8]
 8011dae:	89a3      	ldrh	r3, [r4, #12]
 8011db0:	071a      	lsls	r2, r3, #28
 8011db2:	d501      	bpl.n	8011db8 <__swbuf_r+0x20>
 8011db4:	6923      	ldr	r3, [r4, #16]
 8011db6:	b943      	cbnz	r3, 8011dca <__swbuf_r+0x32>
 8011db8:	4621      	mov	r1, r4
 8011dba:	4628      	mov	r0, r5
 8011dbc:	f000 f82a 	bl	8011e14 <__swsetup_r>
 8011dc0:	b118      	cbz	r0, 8011dca <__swbuf_r+0x32>
 8011dc2:	f04f 37ff 	mov.w	r7, #4294967295
 8011dc6:	4638      	mov	r0, r7
 8011dc8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011dca:	6823      	ldr	r3, [r4, #0]
 8011dcc:	6922      	ldr	r2, [r4, #16]
 8011dce:	1a98      	subs	r0, r3, r2
 8011dd0:	6963      	ldr	r3, [r4, #20]
 8011dd2:	b2f6      	uxtb	r6, r6
 8011dd4:	4283      	cmp	r3, r0
 8011dd6:	4637      	mov	r7, r6
 8011dd8:	dc05      	bgt.n	8011de6 <__swbuf_r+0x4e>
 8011dda:	4621      	mov	r1, r4
 8011ddc:	4628      	mov	r0, r5
 8011dde:	f7ff f973 	bl	80110c8 <_fflush_r>
 8011de2:	2800      	cmp	r0, #0
 8011de4:	d1ed      	bne.n	8011dc2 <__swbuf_r+0x2a>
 8011de6:	68a3      	ldr	r3, [r4, #8]
 8011de8:	3b01      	subs	r3, #1
 8011dea:	60a3      	str	r3, [r4, #8]
 8011dec:	6823      	ldr	r3, [r4, #0]
 8011dee:	1c5a      	adds	r2, r3, #1
 8011df0:	6022      	str	r2, [r4, #0]
 8011df2:	701e      	strb	r6, [r3, #0]
 8011df4:	6962      	ldr	r2, [r4, #20]
 8011df6:	1c43      	adds	r3, r0, #1
 8011df8:	429a      	cmp	r2, r3
 8011dfa:	d004      	beq.n	8011e06 <__swbuf_r+0x6e>
 8011dfc:	89a3      	ldrh	r3, [r4, #12]
 8011dfe:	07db      	lsls	r3, r3, #31
 8011e00:	d5e1      	bpl.n	8011dc6 <__swbuf_r+0x2e>
 8011e02:	2e0a      	cmp	r6, #10
 8011e04:	d1df      	bne.n	8011dc6 <__swbuf_r+0x2e>
 8011e06:	4621      	mov	r1, r4
 8011e08:	4628      	mov	r0, r5
 8011e0a:	f7ff f95d 	bl	80110c8 <_fflush_r>
 8011e0e:	2800      	cmp	r0, #0
 8011e10:	d0d9      	beq.n	8011dc6 <__swbuf_r+0x2e>
 8011e12:	e7d6      	b.n	8011dc2 <__swbuf_r+0x2a>

08011e14 <__swsetup_r>:
 8011e14:	b538      	push	{r3, r4, r5, lr}
 8011e16:	4b29      	ldr	r3, [pc, #164]	@ (8011ebc <__swsetup_r+0xa8>)
 8011e18:	4605      	mov	r5, r0
 8011e1a:	6818      	ldr	r0, [r3, #0]
 8011e1c:	460c      	mov	r4, r1
 8011e1e:	b118      	cbz	r0, 8011e28 <__swsetup_r+0x14>
 8011e20:	6a03      	ldr	r3, [r0, #32]
 8011e22:	b90b      	cbnz	r3, 8011e28 <__swsetup_r+0x14>
 8011e24:	f7fc f87a 	bl	800df1c <__sinit>
 8011e28:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011e2c:	0719      	lsls	r1, r3, #28
 8011e2e:	d422      	bmi.n	8011e76 <__swsetup_r+0x62>
 8011e30:	06da      	lsls	r2, r3, #27
 8011e32:	d407      	bmi.n	8011e44 <__swsetup_r+0x30>
 8011e34:	2209      	movs	r2, #9
 8011e36:	602a      	str	r2, [r5, #0]
 8011e38:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011e3c:	81a3      	strh	r3, [r4, #12]
 8011e3e:	f04f 30ff 	mov.w	r0, #4294967295
 8011e42:	e033      	b.n	8011eac <__swsetup_r+0x98>
 8011e44:	0758      	lsls	r0, r3, #29
 8011e46:	d512      	bpl.n	8011e6e <__swsetup_r+0x5a>
 8011e48:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8011e4a:	b141      	cbz	r1, 8011e5e <__swsetup_r+0x4a>
 8011e4c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8011e50:	4299      	cmp	r1, r3
 8011e52:	d002      	beq.n	8011e5a <__swsetup_r+0x46>
 8011e54:	4628      	mov	r0, r5
 8011e56:	f7fd f80b 	bl	800ee70 <_free_r>
 8011e5a:	2300      	movs	r3, #0
 8011e5c:	6363      	str	r3, [r4, #52]	@ 0x34
 8011e5e:	89a3      	ldrh	r3, [r4, #12]
 8011e60:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8011e64:	81a3      	strh	r3, [r4, #12]
 8011e66:	2300      	movs	r3, #0
 8011e68:	6063      	str	r3, [r4, #4]
 8011e6a:	6923      	ldr	r3, [r4, #16]
 8011e6c:	6023      	str	r3, [r4, #0]
 8011e6e:	89a3      	ldrh	r3, [r4, #12]
 8011e70:	f043 0308 	orr.w	r3, r3, #8
 8011e74:	81a3      	strh	r3, [r4, #12]
 8011e76:	6923      	ldr	r3, [r4, #16]
 8011e78:	b94b      	cbnz	r3, 8011e8e <__swsetup_r+0x7a>
 8011e7a:	89a3      	ldrh	r3, [r4, #12]
 8011e7c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8011e80:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8011e84:	d003      	beq.n	8011e8e <__swsetup_r+0x7a>
 8011e86:	4621      	mov	r1, r4
 8011e88:	4628      	mov	r0, r5
 8011e8a:	f000 f883 	bl	8011f94 <__smakebuf_r>
 8011e8e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011e92:	f013 0201 	ands.w	r2, r3, #1
 8011e96:	d00a      	beq.n	8011eae <__swsetup_r+0x9a>
 8011e98:	2200      	movs	r2, #0
 8011e9a:	60a2      	str	r2, [r4, #8]
 8011e9c:	6962      	ldr	r2, [r4, #20]
 8011e9e:	4252      	negs	r2, r2
 8011ea0:	61a2      	str	r2, [r4, #24]
 8011ea2:	6922      	ldr	r2, [r4, #16]
 8011ea4:	b942      	cbnz	r2, 8011eb8 <__swsetup_r+0xa4>
 8011ea6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8011eaa:	d1c5      	bne.n	8011e38 <__swsetup_r+0x24>
 8011eac:	bd38      	pop	{r3, r4, r5, pc}
 8011eae:	0799      	lsls	r1, r3, #30
 8011eb0:	bf58      	it	pl
 8011eb2:	6962      	ldrpl	r2, [r4, #20]
 8011eb4:	60a2      	str	r2, [r4, #8]
 8011eb6:	e7f4      	b.n	8011ea2 <__swsetup_r+0x8e>
 8011eb8:	2000      	movs	r0, #0
 8011eba:	e7f7      	b.n	8011eac <__swsetup_r+0x98>
 8011ebc:	20000020 	.word	0x20000020

08011ec0 <_raise_r>:
 8011ec0:	291f      	cmp	r1, #31
 8011ec2:	b538      	push	{r3, r4, r5, lr}
 8011ec4:	4605      	mov	r5, r0
 8011ec6:	460c      	mov	r4, r1
 8011ec8:	d904      	bls.n	8011ed4 <_raise_r+0x14>
 8011eca:	2316      	movs	r3, #22
 8011ecc:	6003      	str	r3, [r0, #0]
 8011ece:	f04f 30ff 	mov.w	r0, #4294967295
 8011ed2:	bd38      	pop	{r3, r4, r5, pc}
 8011ed4:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8011ed6:	b112      	cbz	r2, 8011ede <_raise_r+0x1e>
 8011ed8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8011edc:	b94b      	cbnz	r3, 8011ef2 <_raise_r+0x32>
 8011ede:	4628      	mov	r0, r5
 8011ee0:	f000 f830 	bl	8011f44 <_getpid_r>
 8011ee4:	4622      	mov	r2, r4
 8011ee6:	4601      	mov	r1, r0
 8011ee8:	4628      	mov	r0, r5
 8011eea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011eee:	f000 b817 	b.w	8011f20 <_kill_r>
 8011ef2:	2b01      	cmp	r3, #1
 8011ef4:	d00a      	beq.n	8011f0c <_raise_r+0x4c>
 8011ef6:	1c59      	adds	r1, r3, #1
 8011ef8:	d103      	bne.n	8011f02 <_raise_r+0x42>
 8011efa:	2316      	movs	r3, #22
 8011efc:	6003      	str	r3, [r0, #0]
 8011efe:	2001      	movs	r0, #1
 8011f00:	e7e7      	b.n	8011ed2 <_raise_r+0x12>
 8011f02:	2100      	movs	r1, #0
 8011f04:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8011f08:	4620      	mov	r0, r4
 8011f0a:	4798      	blx	r3
 8011f0c:	2000      	movs	r0, #0
 8011f0e:	e7e0      	b.n	8011ed2 <_raise_r+0x12>

08011f10 <raise>:
 8011f10:	4b02      	ldr	r3, [pc, #8]	@ (8011f1c <raise+0xc>)
 8011f12:	4601      	mov	r1, r0
 8011f14:	6818      	ldr	r0, [r3, #0]
 8011f16:	f7ff bfd3 	b.w	8011ec0 <_raise_r>
 8011f1a:	bf00      	nop
 8011f1c:	20000020 	.word	0x20000020

08011f20 <_kill_r>:
 8011f20:	b538      	push	{r3, r4, r5, lr}
 8011f22:	4d07      	ldr	r5, [pc, #28]	@ (8011f40 <_kill_r+0x20>)
 8011f24:	2300      	movs	r3, #0
 8011f26:	4604      	mov	r4, r0
 8011f28:	4608      	mov	r0, r1
 8011f2a:	4611      	mov	r1, r2
 8011f2c:	602b      	str	r3, [r5, #0]
 8011f2e:	f7f1 fa4d 	bl	80033cc <_kill>
 8011f32:	1c43      	adds	r3, r0, #1
 8011f34:	d102      	bne.n	8011f3c <_kill_r+0x1c>
 8011f36:	682b      	ldr	r3, [r5, #0]
 8011f38:	b103      	cbz	r3, 8011f3c <_kill_r+0x1c>
 8011f3a:	6023      	str	r3, [r4, #0]
 8011f3c:	bd38      	pop	{r3, r4, r5, pc}
 8011f3e:	bf00      	nop
 8011f40:	20002c94 	.word	0x20002c94

08011f44 <_getpid_r>:
 8011f44:	f7f1 ba3a 	b.w	80033bc <_getpid>

08011f48 <__swhatbuf_r>:
 8011f48:	b570      	push	{r4, r5, r6, lr}
 8011f4a:	460c      	mov	r4, r1
 8011f4c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011f50:	2900      	cmp	r1, #0
 8011f52:	b096      	sub	sp, #88	@ 0x58
 8011f54:	4615      	mov	r5, r2
 8011f56:	461e      	mov	r6, r3
 8011f58:	da0d      	bge.n	8011f76 <__swhatbuf_r+0x2e>
 8011f5a:	89a3      	ldrh	r3, [r4, #12]
 8011f5c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8011f60:	f04f 0100 	mov.w	r1, #0
 8011f64:	bf14      	ite	ne
 8011f66:	2340      	movne	r3, #64	@ 0x40
 8011f68:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8011f6c:	2000      	movs	r0, #0
 8011f6e:	6031      	str	r1, [r6, #0]
 8011f70:	602b      	str	r3, [r5, #0]
 8011f72:	b016      	add	sp, #88	@ 0x58
 8011f74:	bd70      	pop	{r4, r5, r6, pc}
 8011f76:	466a      	mov	r2, sp
 8011f78:	f000 f848 	bl	801200c <_fstat_r>
 8011f7c:	2800      	cmp	r0, #0
 8011f7e:	dbec      	blt.n	8011f5a <__swhatbuf_r+0x12>
 8011f80:	9901      	ldr	r1, [sp, #4]
 8011f82:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8011f86:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8011f8a:	4259      	negs	r1, r3
 8011f8c:	4159      	adcs	r1, r3
 8011f8e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8011f92:	e7eb      	b.n	8011f6c <__swhatbuf_r+0x24>

08011f94 <__smakebuf_r>:
 8011f94:	898b      	ldrh	r3, [r1, #12]
 8011f96:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8011f98:	079d      	lsls	r5, r3, #30
 8011f9a:	4606      	mov	r6, r0
 8011f9c:	460c      	mov	r4, r1
 8011f9e:	d507      	bpl.n	8011fb0 <__smakebuf_r+0x1c>
 8011fa0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8011fa4:	6023      	str	r3, [r4, #0]
 8011fa6:	6123      	str	r3, [r4, #16]
 8011fa8:	2301      	movs	r3, #1
 8011faa:	6163      	str	r3, [r4, #20]
 8011fac:	b003      	add	sp, #12
 8011fae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011fb0:	ab01      	add	r3, sp, #4
 8011fb2:	466a      	mov	r2, sp
 8011fb4:	f7ff ffc8 	bl	8011f48 <__swhatbuf_r>
 8011fb8:	9f00      	ldr	r7, [sp, #0]
 8011fba:	4605      	mov	r5, r0
 8011fbc:	4639      	mov	r1, r7
 8011fbe:	4630      	mov	r0, r6
 8011fc0:	f7fc ffca 	bl	800ef58 <_malloc_r>
 8011fc4:	b948      	cbnz	r0, 8011fda <__smakebuf_r+0x46>
 8011fc6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011fca:	059a      	lsls	r2, r3, #22
 8011fcc:	d4ee      	bmi.n	8011fac <__smakebuf_r+0x18>
 8011fce:	f023 0303 	bic.w	r3, r3, #3
 8011fd2:	f043 0302 	orr.w	r3, r3, #2
 8011fd6:	81a3      	strh	r3, [r4, #12]
 8011fd8:	e7e2      	b.n	8011fa0 <__smakebuf_r+0xc>
 8011fda:	89a3      	ldrh	r3, [r4, #12]
 8011fdc:	6020      	str	r0, [r4, #0]
 8011fde:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011fe2:	81a3      	strh	r3, [r4, #12]
 8011fe4:	9b01      	ldr	r3, [sp, #4]
 8011fe6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8011fea:	b15b      	cbz	r3, 8012004 <__smakebuf_r+0x70>
 8011fec:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011ff0:	4630      	mov	r0, r6
 8011ff2:	f000 f81d 	bl	8012030 <_isatty_r>
 8011ff6:	b128      	cbz	r0, 8012004 <__smakebuf_r+0x70>
 8011ff8:	89a3      	ldrh	r3, [r4, #12]
 8011ffa:	f023 0303 	bic.w	r3, r3, #3
 8011ffe:	f043 0301 	orr.w	r3, r3, #1
 8012002:	81a3      	strh	r3, [r4, #12]
 8012004:	89a3      	ldrh	r3, [r4, #12]
 8012006:	431d      	orrs	r5, r3
 8012008:	81a5      	strh	r5, [r4, #12]
 801200a:	e7cf      	b.n	8011fac <__smakebuf_r+0x18>

0801200c <_fstat_r>:
 801200c:	b538      	push	{r3, r4, r5, lr}
 801200e:	4d07      	ldr	r5, [pc, #28]	@ (801202c <_fstat_r+0x20>)
 8012010:	2300      	movs	r3, #0
 8012012:	4604      	mov	r4, r0
 8012014:	4608      	mov	r0, r1
 8012016:	4611      	mov	r1, r2
 8012018:	602b      	str	r3, [r5, #0]
 801201a:	f7f1 fa37 	bl	800348c <_fstat>
 801201e:	1c43      	adds	r3, r0, #1
 8012020:	d102      	bne.n	8012028 <_fstat_r+0x1c>
 8012022:	682b      	ldr	r3, [r5, #0]
 8012024:	b103      	cbz	r3, 8012028 <_fstat_r+0x1c>
 8012026:	6023      	str	r3, [r4, #0]
 8012028:	bd38      	pop	{r3, r4, r5, pc}
 801202a:	bf00      	nop
 801202c:	20002c94 	.word	0x20002c94

08012030 <_isatty_r>:
 8012030:	b538      	push	{r3, r4, r5, lr}
 8012032:	4d06      	ldr	r5, [pc, #24]	@ (801204c <_isatty_r+0x1c>)
 8012034:	2300      	movs	r3, #0
 8012036:	4604      	mov	r4, r0
 8012038:	4608      	mov	r0, r1
 801203a:	602b      	str	r3, [r5, #0]
 801203c:	f7f1 fa36 	bl	80034ac <_isatty>
 8012040:	1c43      	adds	r3, r0, #1
 8012042:	d102      	bne.n	801204a <_isatty_r+0x1a>
 8012044:	682b      	ldr	r3, [r5, #0]
 8012046:	b103      	cbz	r3, 801204a <_isatty_r+0x1a>
 8012048:	6023      	str	r3, [r4, #0]
 801204a:	bd38      	pop	{r3, r4, r5, pc}
 801204c:	20002c94 	.word	0x20002c94

08012050 <pow>:
 8012050:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012052:	ed2d 8b02 	vpush	{d8}
 8012056:	eeb0 8a40 	vmov.f32	s16, s0
 801205a:	eef0 8a60 	vmov.f32	s17, s1
 801205e:	ec55 4b11 	vmov	r4, r5, d1
 8012062:	f000 f871 	bl	8012148 <__ieee754_pow>
 8012066:	4622      	mov	r2, r4
 8012068:	462b      	mov	r3, r5
 801206a:	4620      	mov	r0, r4
 801206c:	4629      	mov	r1, r5
 801206e:	ec57 6b10 	vmov	r6, r7, d0
 8012072:	f7ee fd63 	bl	8000b3c <__aeabi_dcmpun>
 8012076:	2800      	cmp	r0, #0
 8012078:	d13b      	bne.n	80120f2 <pow+0xa2>
 801207a:	ec51 0b18 	vmov	r0, r1, d8
 801207e:	2200      	movs	r2, #0
 8012080:	2300      	movs	r3, #0
 8012082:	f7ee fd29 	bl	8000ad8 <__aeabi_dcmpeq>
 8012086:	b1b8      	cbz	r0, 80120b8 <pow+0x68>
 8012088:	2200      	movs	r2, #0
 801208a:	2300      	movs	r3, #0
 801208c:	4620      	mov	r0, r4
 801208e:	4629      	mov	r1, r5
 8012090:	f7ee fd22 	bl	8000ad8 <__aeabi_dcmpeq>
 8012094:	2800      	cmp	r0, #0
 8012096:	d146      	bne.n	8012126 <pow+0xd6>
 8012098:	ec45 4b10 	vmov	d0, r4, r5
 801209c:	f000 f848 	bl	8012130 <finite>
 80120a0:	b338      	cbz	r0, 80120f2 <pow+0xa2>
 80120a2:	2200      	movs	r2, #0
 80120a4:	2300      	movs	r3, #0
 80120a6:	4620      	mov	r0, r4
 80120a8:	4629      	mov	r1, r5
 80120aa:	f7ee fd1f 	bl	8000aec <__aeabi_dcmplt>
 80120ae:	b300      	cbz	r0, 80120f2 <pow+0xa2>
 80120b0:	f7fc f85e 	bl	800e170 <__errno>
 80120b4:	2322      	movs	r3, #34	@ 0x22
 80120b6:	e01b      	b.n	80120f0 <pow+0xa0>
 80120b8:	ec47 6b10 	vmov	d0, r6, r7
 80120bc:	f000 f838 	bl	8012130 <finite>
 80120c0:	b9e0      	cbnz	r0, 80120fc <pow+0xac>
 80120c2:	eeb0 0a48 	vmov.f32	s0, s16
 80120c6:	eef0 0a68 	vmov.f32	s1, s17
 80120ca:	f000 f831 	bl	8012130 <finite>
 80120ce:	b1a8      	cbz	r0, 80120fc <pow+0xac>
 80120d0:	ec45 4b10 	vmov	d0, r4, r5
 80120d4:	f000 f82c 	bl	8012130 <finite>
 80120d8:	b180      	cbz	r0, 80120fc <pow+0xac>
 80120da:	4632      	mov	r2, r6
 80120dc:	463b      	mov	r3, r7
 80120de:	4630      	mov	r0, r6
 80120e0:	4639      	mov	r1, r7
 80120e2:	f7ee fd2b 	bl	8000b3c <__aeabi_dcmpun>
 80120e6:	2800      	cmp	r0, #0
 80120e8:	d0e2      	beq.n	80120b0 <pow+0x60>
 80120ea:	f7fc f841 	bl	800e170 <__errno>
 80120ee:	2321      	movs	r3, #33	@ 0x21
 80120f0:	6003      	str	r3, [r0, #0]
 80120f2:	ecbd 8b02 	vpop	{d8}
 80120f6:	ec47 6b10 	vmov	d0, r6, r7
 80120fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80120fc:	2200      	movs	r2, #0
 80120fe:	2300      	movs	r3, #0
 8012100:	4630      	mov	r0, r6
 8012102:	4639      	mov	r1, r7
 8012104:	f7ee fce8 	bl	8000ad8 <__aeabi_dcmpeq>
 8012108:	2800      	cmp	r0, #0
 801210a:	d0f2      	beq.n	80120f2 <pow+0xa2>
 801210c:	eeb0 0a48 	vmov.f32	s0, s16
 8012110:	eef0 0a68 	vmov.f32	s1, s17
 8012114:	f000 f80c 	bl	8012130 <finite>
 8012118:	2800      	cmp	r0, #0
 801211a:	d0ea      	beq.n	80120f2 <pow+0xa2>
 801211c:	ec45 4b10 	vmov	d0, r4, r5
 8012120:	f000 f806 	bl	8012130 <finite>
 8012124:	e7c3      	b.n	80120ae <pow+0x5e>
 8012126:	4f01      	ldr	r7, [pc, #4]	@ (801212c <pow+0xdc>)
 8012128:	2600      	movs	r6, #0
 801212a:	e7e2      	b.n	80120f2 <pow+0xa2>
 801212c:	3ff00000 	.word	0x3ff00000

08012130 <finite>:
 8012130:	b082      	sub	sp, #8
 8012132:	ed8d 0b00 	vstr	d0, [sp]
 8012136:	9801      	ldr	r0, [sp, #4]
 8012138:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 801213c:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 8012140:	0fc0      	lsrs	r0, r0, #31
 8012142:	b002      	add	sp, #8
 8012144:	4770      	bx	lr
	...

08012148 <__ieee754_pow>:
 8012148:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801214c:	b091      	sub	sp, #68	@ 0x44
 801214e:	ed8d 1b00 	vstr	d1, [sp]
 8012152:	e9dd 1900 	ldrd	r1, r9, [sp]
 8012156:	f029 4a00 	bic.w	sl, r9, #2147483648	@ 0x80000000
 801215a:	ea5a 0001 	orrs.w	r0, sl, r1
 801215e:	ec57 6b10 	vmov	r6, r7, d0
 8012162:	d113      	bne.n	801218c <__ieee754_pow+0x44>
 8012164:	19b3      	adds	r3, r6, r6
 8012166:	f487 2200 	eor.w	r2, r7, #524288	@ 0x80000
 801216a:	4152      	adcs	r2, r2
 801216c:	4298      	cmp	r0, r3
 801216e:	4b98      	ldr	r3, [pc, #608]	@ (80123d0 <__ieee754_pow+0x288>)
 8012170:	4193      	sbcs	r3, r2
 8012172:	f080 84ea 	bcs.w	8012b4a <__ieee754_pow+0xa02>
 8012176:	e9dd 2300 	ldrd	r2, r3, [sp]
 801217a:	4630      	mov	r0, r6
 801217c:	4639      	mov	r1, r7
 801217e:	f7ee f88d 	bl	800029c <__adddf3>
 8012182:	ec41 0b10 	vmov	d0, r0, r1
 8012186:	b011      	add	sp, #68	@ 0x44
 8012188:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801218c:	4a91      	ldr	r2, [pc, #580]	@ (80123d4 <__ieee754_pow+0x28c>)
 801218e:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 8012192:	4590      	cmp	r8, r2
 8012194:	463d      	mov	r5, r7
 8012196:	4633      	mov	r3, r6
 8012198:	d806      	bhi.n	80121a8 <__ieee754_pow+0x60>
 801219a:	d101      	bne.n	80121a0 <__ieee754_pow+0x58>
 801219c:	2e00      	cmp	r6, #0
 801219e:	d1ea      	bne.n	8012176 <__ieee754_pow+0x2e>
 80121a0:	4592      	cmp	sl, r2
 80121a2:	d801      	bhi.n	80121a8 <__ieee754_pow+0x60>
 80121a4:	d10e      	bne.n	80121c4 <__ieee754_pow+0x7c>
 80121a6:	b169      	cbz	r1, 80121c4 <__ieee754_pow+0x7c>
 80121a8:	f105 4540 	add.w	r5, r5, #3221225472	@ 0xc0000000
 80121ac:	f505 1580 	add.w	r5, r5, #1048576	@ 0x100000
 80121b0:	431d      	orrs	r5, r3
 80121b2:	d1e0      	bne.n	8012176 <__ieee754_pow+0x2e>
 80121b4:	e9dd 3200 	ldrd	r3, r2, [sp]
 80121b8:	18db      	adds	r3, r3, r3
 80121ba:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 80121be:	4152      	adcs	r2, r2
 80121c0:	429d      	cmp	r5, r3
 80121c2:	e7d4      	b.n	801216e <__ieee754_pow+0x26>
 80121c4:	2d00      	cmp	r5, #0
 80121c6:	46c3      	mov	fp, r8
 80121c8:	da3a      	bge.n	8012240 <__ieee754_pow+0xf8>
 80121ca:	4a83      	ldr	r2, [pc, #524]	@ (80123d8 <__ieee754_pow+0x290>)
 80121cc:	4592      	cmp	sl, r2
 80121ce:	d84d      	bhi.n	801226c <__ieee754_pow+0x124>
 80121d0:	f1a2 7254 	sub.w	r2, r2, #55574528	@ 0x3500000
 80121d4:	4592      	cmp	sl, r2
 80121d6:	f240 84c7 	bls.w	8012b68 <__ieee754_pow+0xa20>
 80121da:	ea4f 522a 	mov.w	r2, sl, asr #20
 80121de:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 80121e2:	2a14      	cmp	r2, #20
 80121e4:	dd0f      	ble.n	8012206 <__ieee754_pow+0xbe>
 80121e6:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 80121ea:	fa21 f402 	lsr.w	r4, r1, r2
 80121ee:	fa04 f202 	lsl.w	r2, r4, r2
 80121f2:	428a      	cmp	r2, r1
 80121f4:	f040 84b8 	bne.w	8012b68 <__ieee754_pow+0xa20>
 80121f8:	f004 0401 	and.w	r4, r4, #1
 80121fc:	f1c4 0402 	rsb	r4, r4, #2
 8012200:	2900      	cmp	r1, #0
 8012202:	d158      	bne.n	80122b6 <__ieee754_pow+0x16e>
 8012204:	e00e      	b.n	8012224 <__ieee754_pow+0xdc>
 8012206:	2900      	cmp	r1, #0
 8012208:	d154      	bne.n	80122b4 <__ieee754_pow+0x16c>
 801220a:	f1c2 0214 	rsb	r2, r2, #20
 801220e:	fa4a f402 	asr.w	r4, sl, r2
 8012212:	fa04 f202 	lsl.w	r2, r4, r2
 8012216:	4552      	cmp	r2, sl
 8012218:	f040 84a3 	bne.w	8012b62 <__ieee754_pow+0xa1a>
 801221c:	f004 0401 	and.w	r4, r4, #1
 8012220:	f1c4 0402 	rsb	r4, r4, #2
 8012224:	4a6d      	ldr	r2, [pc, #436]	@ (80123dc <__ieee754_pow+0x294>)
 8012226:	4592      	cmp	sl, r2
 8012228:	d12e      	bne.n	8012288 <__ieee754_pow+0x140>
 801222a:	f1b9 0f00 	cmp.w	r9, #0
 801222e:	f280 8494 	bge.w	8012b5a <__ieee754_pow+0xa12>
 8012232:	496a      	ldr	r1, [pc, #424]	@ (80123dc <__ieee754_pow+0x294>)
 8012234:	4632      	mov	r2, r6
 8012236:	463b      	mov	r3, r7
 8012238:	2000      	movs	r0, #0
 801223a:	f7ee fb0f 	bl	800085c <__aeabi_ddiv>
 801223e:	e7a0      	b.n	8012182 <__ieee754_pow+0x3a>
 8012240:	2400      	movs	r4, #0
 8012242:	bbc1      	cbnz	r1, 80122b6 <__ieee754_pow+0x16e>
 8012244:	4a63      	ldr	r2, [pc, #396]	@ (80123d4 <__ieee754_pow+0x28c>)
 8012246:	4592      	cmp	sl, r2
 8012248:	d1ec      	bne.n	8012224 <__ieee754_pow+0xdc>
 801224a:	f108 4240 	add.w	r2, r8, #3221225472	@ 0xc0000000
 801224e:	f502 1280 	add.w	r2, r2, #1048576	@ 0x100000
 8012252:	431a      	orrs	r2, r3
 8012254:	f000 8479 	beq.w	8012b4a <__ieee754_pow+0xa02>
 8012258:	4b61      	ldr	r3, [pc, #388]	@ (80123e0 <__ieee754_pow+0x298>)
 801225a:	4598      	cmp	r8, r3
 801225c:	d908      	bls.n	8012270 <__ieee754_pow+0x128>
 801225e:	f1b9 0f00 	cmp.w	r9, #0
 8012262:	f2c0 8476 	blt.w	8012b52 <__ieee754_pow+0xa0a>
 8012266:	e9dd 0100 	ldrd	r0, r1, [sp]
 801226a:	e78a      	b.n	8012182 <__ieee754_pow+0x3a>
 801226c:	2402      	movs	r4, #2
 801226e:	e7e8      	b.n	8012242 <__ieee754_pow+0xfa>
 8012270:	f1b9 0f00 	cmp.w	r9, #0
 8012274:	f04f 0000 	mov.w	r0, #0
 8012278:	f04f 0100 	mov.w	r1, #0
 801227c:	da81      	bge.n	8012182 <__ieee754_pow+0x3a>
 801227e:	e9dd 0300 	ldrd	r0, r3, [sp]
 8012282:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 8012286:	e77c      	b.n	8012182 <__ieee754_pow+0x3a>
 8012288:	f1b9 4f80 	cmp.w	r9, #1073741824	@ 0x40000000
 801228c:	d106      	bne.n	801229c <__ieee754_pow+0x154>
 801228e:	4632      	mov	r2, r6
 8012290:	463b      	mov	r3, r7
 8012292:	4630      	mov	r0, r6
 8012294:	4639      	mov	r1, r7
 8012296:	f7ee f9b7 	bl	8000608 <__aeabi_dmul>
 801229a:	e772      	b.n	8012182 <__ieee754_pow+0x3a>
 801229c:	4a51      	ldr	r2, [pc, #324]	@ (80123e4 <__ieee754_pow+0x29c>)
 801229e:	4591      	cmp	r9, r2
 80122a0:	d109      	bne.n	80122b6 <__ieee754_pow+0x16e>
 80122a2:	2d00      	cmp	r5, #0
 80122a4:	db07      	blt.n	80122b6 <__ieee754_pow+0x16e>
 80122a6:	ec47 6b10 	vmov	d0, r6, r7
 80122aa:	b011      	add	sp, #68	@ 0x44
 80122ac:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80122b0:	f000 bd52 	b.w	8012d58 <__ieee754_sqrt>
 80122b4:	2400      	movs	r4, #0
 80122b6:	ec47 6b10 	vmov	d0, r6, r7
 80122ba:	9302      	str	r3, [sp, #8]
 80122bc:	f000 fc88 	bl	8012bd0 <fabs>
 80122c0:	9b02      	ldr	r3, [sp, #8]
 80122c2:	ec51 0b10 	vmov	r0, r1, d0
 80122c6:	bb53      	cbnz	r3, 801231e <__ieee754_pow+0x1d6>
 80122c8:	4b44      	ldr	r3, [pc, #272]	@ (80123dc <__ieee754_pow+0x294>)
 80122ca:	f025 4240 	bic.w	r2, r5, #3221225472	@ 0xc0000000
 80122ce:	429a      	cmp	r2, r3
 80122d0:	d002      	beq.n	80122d8 <__ieee754_pow+0x190>
 80122d2:	f1b8 0f00 	cmp.w	r8, #0
 80122d6:	d122      	bne.n	801231e <__ieee754_pow+0x1d6>
 80122d8:	f1b9 0f00 	cmp.w	r9, #0
 80122dc:	da05      	bge.n	80122ea <__ieee754_pow+0x1a2>
 80122de:	4602      	mov	r2, r0
 80122e0:	460b      	mov	r3, r1
 80122e2:	2000      	movs	r0, #0
 80122e4:	493d      	ldr	r1, [pc, #244]	@ (80123dc <__ieee754_pow+0x294>)
 80122e6:	f7ee fab9 	bl	800085c <__aeabi_ddiv>
 80122ea:	2d00      	cmp	r5, #0
 80122ec:	f6bf af49 	bge.w	8012182 <__ieee754_pow+0x3a>
 80122f0:	f108 4840 	add.w	r8, r8, #3221225472	@ 0xc0000000
 80122f4:	f508 1880 	add.w	r8, r8, #1048576	@ 0x100000
 80122f8:	ea58 0804 	orrs.w	r8, r8, r4
 80122fc:	d108      	bne.n	8012310 <__ieee754_pow+0x1c8>
 80122fe:	4602      	mov	r2, r0
 8012300:	460b      	mov	r3, r1
 8012302:	4610      	mov	r0, r2
 8012304:	4619      	mov	r1, r3
 8012306:	f7ed ffc7 	bl	8000298 <__aeabi_dsub>
 801230a:	4602      	mov	r2, r0
 801230c:	460b      	mov	r3, r1
 801230e:	e794      	b.n	801223a <__ieee754_pow+0xf2>
 8012310:	2c01      	cmp	r4, #1
 8012312:	f47f af36 	bne.w	8012182 <__ieee754_pow+0x3a>
 8012316:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801231a:	4619      	mov	r1, r3
 801231c:	e731      	b.n	8012182 <__ieee754_pow+0x3a>
 801231e:	0feb      	lsrs	r3, r5, #31
 8012320:	3b01      	subs	r3, #1
 8012322:	ea53 0204 	orrs.w	r2, r3, r4
 8012326:	d102      	bne.n	801232e <__ieee754_pow+0x1e6>
 8012328:	4632      	mov	r2, r6
 801232a:	463b      	mov	r3, r7
 801232c:	e7e9      	b.n	8012302 <__ieee754_pow+0x1ba>
 801232e:	3c01      	subs	r4, #1
 8012330:	431c      	orrs	r4, r3
 8012332:	d016      	beq.n	8012362 <__ieee754_pow+0x21a>
 8012334:	ed9f 7b22 	vldr	d7, [pc, #136]	@ 80123c0 <__ieee754_pow+0x278>
 8012338:	f1ba 4f84 	cmp.w	sl, #1107296256	@ 0x42000000
 801233c:	ed8d 7b02 	vstr	d7, [sp, #8]
 8012340:	f240 8112 	bls.w	8012568 <__ieee754_pow+0x420>
 8012344:	4b28      	ldr	r3, [pc, #160]	@ (80123e8 <__ieee754_pow+0x2a0>)
 8012346:	459a      	cmp	sl, r3
 8012348:	4b25      	ldr	r3, [pc, #148]	@ (80123e0 <__ieee754_pow+0x298>)
 801234a:	d916      	bls.n	801237a <__ieee754_pow+0x232>
 801234c:	4598      	cmp	r8, r3
 801234e:	d80b      	bhi.n	8012368 <__ieee754_pow+0x220>
 8012350:	f1b9 0f00 	cmp.w	r9, #0
 8012354:	da0b      	bge.n	801236e <__ieee754_pow+0x226>
 8012356:	2000      	movs	r0, #0
 8012358:	b011      	add	sp, #68	@ 0x44
 801235a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801235e:	f000 bcf3 	b.w	8012d48 <__math_oflow>
 8012362:	ed9f 7b19 	vldr	d7, [pc, #100]	@ 80123c8 <__ieee754_pow+0x280>
 8012366:	e7e7      	b.n	8012338 <__ieee754_pow+0x1f0>
 8012368:	f1b9 0f00 	cmp.w	r9, #0
 801236c:	dcf3      	bgt.n	8012356 <__ieee754_pow+0x20e>
 801236e:	2000      	movs	r0, #0
 8012370:	b011      	add	sp, #68	@ 0x44
 8012372:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012376:	f000 bcdf 	b.w	8012d38 <__math_uflow>
 801237a:	4598      	cmp	r8, r3
 801237c:	d20c      	bcs.n	8012398 <__ieee754_pow+0x250>
 801237e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012382:	2200      	movs	r2, #0
 8012384:	2300      	movs	r3, #0
 8012386:	f7ee fbb1 	bl	8000aec <__aeabi_dcmplt>
 801238a:	3800      	subs	r0, #0
 801238c:	bf18      	it	ne
 801238e:	2001      	movne	r0, #1
 8012390:	f1b9 0f00 	cmp.w	r9, #0
 8012394:	daec      	bge.n	8012370 <__ieee754_pow+0x228>
 8012396:	e7df      	b.n	8012358 <__ieee754_pow+0x210>
 8012398:	4b10      	ldr	r3, [pc, #64]	@ (80123dc <__ieee754_pow+0x294>)
 801239a:	4598      	cmp	r8, r3
 801239c:	f04f 0200 	mov.w	r2, #0
 80123a0:	d924      	bls.n	80123ec <__ieee754_pow+0x2a4>
 80123a2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80123a6:	2300      	movs	r3, #0
 80123a8:	f7ee fba0 	bl	8000aec <__aeabi_dcmplt>
 80123ac:	3800      	subs	r0, #0
 80123ae:	bf18      	it	ne
 80123b0:	2001      	movne	r0, #1
 80123b2:	f1b9 0f00 	cmp.w	r9, #0
 80123b6:	dccf      	bgt.n	8012358 <__ieee754_pow+0x210>
 80123b8:	e7da      	b.n	8012370 <__ieee754_pow+0x228>
 80123ba:	bf00      	nop
 80123bc:	f3af 8000 	nop.w
 80123c0:	00000000 	.word	0x00000000
 80123c4:	3ff00000 	.word	0x3ff00000
 80123c8:	00000000 	.word	0x00000000
 80123cc:	bff00000 	.word	0xbff00000
 80123d0:	fff00000 	.word	0xfff00000
 80123d4:	7ff00000 	.word	0x7ff00000
 80123d8:	433fffff 	.word	0x433fffff
 80123dc:	3ff00000 	.word	0x3ff00000
 80123e0:	3fefffff 	.word	0x3fefffff
 80123e4:	3fe00000 	.word	0x3fe00000
 80123e8:	43f00000 	.word	0x43f00000
 80123ec:	4b5a      	ldr	r3, [pc, #360]	@ (8012558 <__ieee754_pow+0x410>)
 80123ee:	f7ed ff53 	bl	8000298 <__aeabi_dsub>
 80123f2:	a351      	add	r3, pc, #324	@ (adr r3, 8012538 <__ieee754_pow+0x3f0>)
 80123f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80123f8:	4604      	mov	r4, r0
 80123fa:	460d      	mov	r5, r1
 80123fc:	f7ee f904 	bl	8000608 <__aeabi_dmul>
 8012400:	a34f      	add	r3, pc, #316	@ (adr r3, 8012540 <__ieee754_pow+0x3f8>)
 8012402:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012406:	4606      	mov	r6, r0
 8012408:	460f      	mov	r7, r1
 801240a:	4620      	mov	r0, r4
 801240c:	4629      	mov	r1, r5
 801240e:	f7ee f8fb 	bl	8000608 <__aeabi_dmul>
 8012412:	4b52      	ldr	r3, [pc, #328]	@ (801255c <__ieee754_pow+0x414>)
 8012414:	4682      	mov	sl, r0
 8012416:	468b      	mov	fp, r1
 8012418:	2200      	movs	r2, #0
 801241a:	4620      	mov	r0, r4
 801241c:	4629      	mov	r1, r5
 801241e:	f7ee f8f3 	bl	8000608 <__aeabi_dmul>
 8012422:	4602      	mov	r2, r0
 8012424:	460b      	mov	r3, r1
 8012426:	a148      	add	r1, pc, #288	@ (adr r1, 8012548 <__ieee754_pow+0x400>)
 8012428:	e9d1 0100 	ldrd	r0, r1, [r1]
 801242c:	f7ed ff34 	bl	8000298 <__aeabi_dsub>
 8012430:	4622      	mov	r2, r4
 8012432:	462b      	mov	r3, r5
 8012434:	f7ee f8e8 	bl	8000608 <__aeabi_dmul>
 8012438:	4602      	mov	r2, r0
 801243a:	460b      	mov	r3, r1
 801243c:	2000      	movs	r0, #0
 801243e:	4948      	ldr	r1, [pc, #288]	@ (8012560 <__ieee754_pow+0x418>)
 8012440:	f7ed ff2a 	bl	8000298 <__aeabi_dsub>
 8012444:	4622      	mov	r2, r4
 8012446:	4680      	mov	r8, r0
 8012448:	4689      	mov	r9, r1
 801244a:	462b      	mov	r3, r5
 801244c:	4620      	mov	r0, r4
 801244e:	4629      	mov	r1, r5
 8012450:	f7ee f8da 	bl	8000608 <__aeabi_dmul>
 8012454:	4602      	mov	r2, r0
 8012456:	460b      	mov	r3, r1
 8012458:	4640      	mov	r0, r8
 801245a:	4649      	mov	r1, r9
 801245c:	f7ee f8d4 	bl	8000608 <__aeabi_dmul>
 8012460:	a33b      	add	r3, pc, #236	@ (adr r3, 8012550 <__ieee754_pow+0x408>)
 8012462:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012466:	f7ee f8cf 	bl	8000608 <__aeabi_dmul>
 801246a:	4602      	mov	r2, r0
 801246c:	460b      	mov	r3, r1
 801246e:	4650      	mov	r0, sl
 8012470:	4659      	mov	r1, fp
 8012472:	f7ed ff11 	bl	8000298 <__aeabi_dsub>
 8012476:	4602      	mov	r2, r0
 8012478:	460b      	mov	r3, r1
 801247a:	4680      	mov	r8, r0
 801247c:	4689      	mov	r9, r1
 801247e:	4630      	mov	r0, r6
 8012480:	4639      	mov	r1, r7
 8012482:	f7ed ff0b 	bl	800029c <__adddf3>
 8012486:	2400      	movs	r4, #0
 8012488:	4632      	mov	r2, r6
 801248a:	463b      	mov	r3, r7
 801248c:	4620      	mov	r0, r4
 801248e:	460d      	mov	r5, r1
 8012490:	f7ed ff02 	bl	8000298 <__aeabi_dsub>
 8012494:	4602      	mov	r2, r0
 8012496:	460b      	mov	r3, r1
 8012498:	4640      	mov	r0, r8
 801249a:	4649      	mov	r1, r9
 801249c:	f7ed fefc 	bl	8000298 <__aeabi_dsub>
 80124a0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80124a4:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80124a8:	2300      	movs	r3, #0
 80124aa:	9304      	str	r3, [sp, #16]
 80124ac:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 80124b0:	4606      	mov	r6, r0
 80124b2:	460f      	mov	r7, r1
 80124b4:	4652      	mov	r2, sl
 80124b6:	465b      	mov	r3, fp
 80124b8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80124bc:	f7ed feec 	bl	8000298 <__aeabi_dsub>
 80124c0:	4622      	mov	r2, r4
 80124c2:	462b      	mov	r3, r5
 80124c4:	f7ee f8a0 	bl	8000608 <__aeabi_dmul>
 80124c8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80124cc:	4680      	mov	r8, r0
 80124ce:	4689      	mov	r9, r1
 80124d0:	4630      	mov	r0, r6
 80124d2:	4639      	mov	r1, r7
 80124d4:	f7ee f898 	bl	8000608 <__aeabi_dmul>
 80124d8:	4602      	mov	r2, r0
 80124da:	460b      	mov	r3, r1
 80124dc:	4640      	mov	r0, r8
 80124de:	4649      	mov	r1, r9
 80124e0:	f7ed fedc 	bl	800029c <__adddf3>
 80124e4:	4652      	mov	r2, sl
 80124e6:	465b      	mov	r3, fp
 80124e8:	4606      	mov	r6, r0
 80124ea:	460f      	mov	r7, r1
 80124ec:	4620      	mov	r0, r4
 80124ee:	4629      	mov	r1, r5
 80124f0:	f7ee f88a 	bl	8000608 <__aeabi_dmul>
 80124f4:	460b      	mov	r3, r1
 80124f6:	4602      	mov	r2, r0
 80124f8:	4680      	mov	r8, r0
 80124fa:	4689      	mov	r9, r1
 80124fc:	4630      	mov	r0, r6
 80124fe:	4639      	mov	r1, r7
 8012500:	f7ed fecc 	bl	800029c <__adddf3>
 8012504:	4b17      	ldr	r3, [pc, #92]	@ (8012564 <__ieee754_pow+0x41c>)
 8012506:	4299      	cmp	r1, r3
 8012508:	4604      	mov	r4, r0
 801250a:	460d      	mov	r5, r1
 801250c:	468a      	mov	sl, r1
 801250e:	468b      	mov	fp, r1
 8012510:	f340 82ef 	ble.w	8012af2 <__ieee754_pow+0x9aa>
 8012514:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 8012518:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 801251c:	4303      	orrs	r3, r0
 801251e:	f000 81e8 	beq.w	80128f2 <__ieee754_pow+0x7aa>
 8012522:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012526:	2200      	movs	r2, #0
 8012528:	2300      	movs	r3, #0
 801252a:	f7ee fadf 	bl	8000aec <__aeabi_dcmplt>
 801252e:	3800      	subs	r0, #0
 8012530:	bf18      	it	ne
 8012532:	2001      	movne	r0, #1
 8012534:	e710      	b.n	8012358 <__ieee754_pow+0x210>
 8012536:	bf00      	nop
 8012538:	60000000 	.word	0x60000000
 801253c:	3ff71547 	.word	0x3ff71547
 8012540:	f85ddf44 	.word	0xf85ddf44
 8012544:	3e54ae0b 	.word	0x3e54ae0b
 8012548:	55555555 	.word	0x55555555
 801254c:	3fd55555 	.word	0x3fd55555
 8012550:	652b82fe 	.word	0x652b82fe
 8012554:	3ff71547 	.word	0x3ff71547
 8012558:	3ff00000 	.word	0x3ff00000
 801255c:	3fd00000 	.word	0x3fd00000
 8012560:	3fe00000 	.word	0x3fe00000
 8012564:	408fffff 	.word	0x408fffff
 8012568:	4bd5      	ldr	r3, [pc, #852]	@ (80128c0 <__ieee754_pow+0x778>)
 801256a:	402b      	ands	r3, r5
 801256c:	2200      	movs	r2, #0
 801256e:	b92b      	cbnz	r3, 801257c <__ieee754_pow+0x434>
 8012570:	4bd4      	ldr	r3, [pc, #848]	@ (80128c4 <__ieee754_pow+0x77c>)
 8012572:	f7ee f849 	bl	8000608 <__aeabi_dmul>
 8012576:	f06f 0234 	mvn.w	r2, #52	@ 0x34
 801257a:	468b      	mov	fp, r1
 801257c:	ea4f 532b 	mov.w	r3, fp, asr #20
 8012580:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 8012584:	4413      	add	r3, r2
 8012586:	930a      	str	r3, [sp, #40]	@ 0x28
 8012588:	4bcf      	ldr	r3, [pc, #828]	@ (80128c8 <__ieee754_pow+0x780>)
 801258a:	f3cb 0b13 	ubfx	fp, fp, #0, #20
 801258e:	f04b 557f 	orr.w	r5, fp, #1069547520	@ 0x3fc00000
 8012592:	459b      	cmp	fp, r3
 8012594:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8012598:	dd08      	ble.n	80125ac <__ieee754_pow+0x464>
 801259a:	4bcc      	ldr	r3, [pc, #816]	@ (80128cc <__ieee754_pow+0x784>)
 801259c:	459b      	cmp	fp, r3
 801259e:	f340 81a5 	ble.w	80128ec <__ieee754_pow+0x7a4>
 80125a2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80125a4:	3301      	adds	r3, #1
 80125a6:	930a      	str	r3, [sp, #40]	@ 0x28
 80125a8:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 80125ac:	f04f 0a00 	mov.w	sl, #0
 80125b0:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 80125b4:	930b      	str	r3, [sp, #44]	@ 0x2c
 80125b6:	4bc6      	ldr	r3, [pc, #792]	@ (80128d0 <__ieee754_pow+0x788>)
 80125b8:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80125bc:	ed93 7b00 	vldr	d7, [r3]
 80125c0:	4629      	mov	r1, r5
 80125c2:	ec53 2b17 	vmov	r2, r3, d7
 80125c6:	ed8d 7b06 	vstr	d7, [sp, #24]
 80125ca:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80125ce:	f7ed fe63 	bl	8000298 <__aeabi_dsub>
 80125d2:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80125d6:	4606      	mov	r6, r0
 80125d8:	460f      	mov	r7, r1
 80125da:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80125de:	f7ed fe5d 	bl	800029c <__adddf3>
 80125e2:	4602      	mov	r2, r0
 80125e4:	460b      	mov	r3, r1
 80125e6:	2000      	movs	r0, #0
 80125e8:	49ba      	ldr	r1, [pc, #744]	@ (80128d4 <__ieee754_pow+0x78c>)
 80125ea:	f7ee f937 	bl	800085c <__aeabi_ddiv>
 80125ee:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 80125f2:	4602      	mov	r2, r0
 80125f4:	460b      	mov	r3, r1
 80125f6:	4630      	mov	r0, r6
 80125f8:	4639      	mov	r1, r7
 80125fa:	f7ee f805 	bl	8000608 <__aeabi_dmul>
 80125fe:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8012602:	e9dd bc04 	ldrd	fp, ip, [sp, #16]
 8012606:	106d      	asrs	r5, r5, #1
 8012608:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 801260c:	f04f 0b00 	mov.w	fp, #0
 8012610:	f505 2500 	add.w	r5, r5, #524288	@ 0x80000
 8012614:	4661      	mov	r1, ip
 8012616:	2200      	movs	r2, #0
 8012618:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 801261c:	4658      	mov	r0, fp
 801261e:	46e1      	mov	r9, ip
 8012620:	e9cd bc0e 	strd	fp, ip, [sp, #56]	@ 0x38
 8012624:	4614      	mov	r4, r2
 8012626:	461d      	mov	r5, r3
 8012628:	f7ed ffee 	bl	8000608 <__aeabi_dmul>
 801262c:	4602      	mov	r2, r0
 801262e:	460b      	mov	r3, r1
 8012630:	4630      	mov	r0, r6
 8012632:	4639      	mov	r1, r7
 8012634:	f7ed fe30 	bl	8000298 <__aeabi_dsub>
 8012638:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801263c:	4606      	mov	r6, r0
 801263e:	460f      	mov	r7, r1
 8012640:	4620      	mov	r0, r4
 8012642:	4629      	mov	r1, r5
 8012644:	f7ed fe28 	bl	8000298 <__aeabi_dsub>
 8012648:	4602      	mov	r2, r0
 801264a:	460b      	mov	r3, r1
 801264c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8012650:	f7ed fe22 	bl	8000298 <__aeabi_dsub>
 8012654:	465a      	mov	r2, fp
 8012656:	464b      	mov	r3, r9
 8012658:	f7ed ffd6 	bl	8000608 <__aeabi_dmul>
 801265c:	4602      	mov	r2, r0
 801265e:	460b      	mov	r3, r1
 8012660:	4630      	mov	r0, r6
 8012662:	4639      	mov	r1, r7
 8012664:	f7ed fe18 	bl	8000298 <__aeabi_dsub>
 8012668:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 801266c:	f7ed ffcc 	bl	8000608 <__aeabi_dmul>
 8012670:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012674:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8012678:	4610      	mov	r0, r2
 801267a:	4619      	mov	r1, r3
 801267c:	f7ed ffc4 	bl	8000608 <__aeabi_dmul>
 8012680:	a37d      	add	r3, pc, #500	@ (adr r3, 8012878 <__ieee754_pow+0x730>)
 8012682:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012686:	4604      	mov	r4, r0
 8012688:	460d      	mov	r5, r1
 801268a:	f7ed ffbd 	bl	8000608 <__aeabi_dmul>
 801268e:	a37c      	add	r3, pc, #496	@ (adr r3, 8012880 <__ieee754_pow+0x738>)
 8012690:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012694:	f7ed fe02 	bl	800029c <__adddf3>
 8012698:	4622      	mov	r2, r4
 801269a:	462b      	mov	r3, r5
 801269c:	f7ed ffb4 	bl	8000608 <__aeabi_dmul>
 80126a0:	a379      	add	r3, pc, #484	@ (adr r3, 8012888 <__ieee754_pow+0x740>)
 80126a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80126a6:	f7ed fdf9 	bl	800029c <__adddf3>
 80126aa:	4622      	mov	r2, r4
 80126ac:	462b      	mov	r3, r5
 80126ae:	f7ed ffab 	bl	8000608 <__aeabi_dmul>
 80126b2:	a377      	add	r3, pc, #476	@ (adr r3, 8012890 <__ieee754_pow+0x748>)
 80126b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80126b8:	f7ed fdf0 	bl	800029c <__adddf3>
 80126bc:	4622      	mov	r2, r4
 80126be:	462b      	mov	r3, r5
 80126c0:	f7ed ffa2 	bl	8000608 <__aeabi_dmul>
 80126c4:	a374      	add	r3, pc, #464	@ (adr r3, 8012898 <__ieee754_pow+0x750>)
 80126c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80126ca:	f7ed fde7 	bl	800029c <__adddf3>
 80126ce:	4622      	mov	r2, r4
 80126d0:	462b      	mov	r3, r5
 80126d2:	f7ed ff99 	bl	8000608 <__aeabi_dmul>
 80126d6:	a372      	add	r3, pc, #456	@ (adr r3, 80128a0 <__ieee754_pow+0x758>)
 80126d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80126dc:	f7ed fdde 	bl	800029c <__adddf3>
 80126e0:	4622      	mov	r2, r4
 80126e2:	4606      	mov	r6, r0
 80126e4:	460f      	mov	r7, r1
 80126e6:	462b      	mov	r3, r5
 80126e8:	4620      	mov	r0, r4
 80126ea:	4629      	mov	r1, r5
 80126ec:	f7ed ff8c 	bl	8000608 <__aeabi_dmul>
 80126f0:	4602      	mov	r2, r0
 80126f2:	460b      	mov	r3, r1
 80126f4:	4630      	mov	r0, r6
 80126f6:	4639      	mov	r1, r7
 80126f8:	f7ed ff86 	bl	8000608 <__aeabi_dmul>
 80126fc:	465a      	mov	r2, fp
 80126fe:	4604      	mov	r4, r0
 8012700:	460d      	mov	r5, r1
 8012702:	464b      	mov	r3, r9
 8012704:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012708:	f7ed fdc8 	bl	800029c <__adddf3>
 801270c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8012710:	f7ed ff7a 	bl	8000608 <__aeabi_dmul>
 8012714:	4622      	mov	r2, r4
 8012716:	462b      	mov	r3, r5
 8012718:	f7ed fdc0 	bl	800029c <__adddf3>
 801271c:	465a      	mov	r2, fp
 801271e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8012722:	464b      	mov	r3, r9
 8012724:	4658      	mov	r0, fp
 8012726:	4649      	mov	r1, r9
 8012728:	f7ed ff6e 	bl	8000608 <__aeabi_dmul>
 801272c:	4b6a      	ldr	r3, [pc, #424]	@ (80128d8 <__ieee754_pow+0x790>)
 801272e:	2200      	movs	r2, #0
 8012730:	4606      	mov	r6, r0
 8012732:	460f      	mov	r7, r1
 8012734:	f7ed fdb2 	bl	800029c <__adddf3>
 8012738:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 801273c:	f7ed fdae 	bl	800029c <__adddf3>
 8012740:	46d8      	mov	r8, fp
 8012742:	e9dd bc0e 	ldrd	fp, ip, [sp, #56]	@ 0x38
 8012746:	460d      	mov	r5, r1
 8012748:	465a      	mov	r2, fp
 801274a:	460b      	mov	r3, r1
 801274c:	4640      	mov	r0, r8
 801274e:	4649      	mov	r1, r9
 8012750:	e9cd bc0c 	strd	fp, ip, [sp, #48]	@ 0x30
 8012754:	f7ed ff58 	bl	8000608 <__aeabi_dmul>
 8012758:	465c      	mov	r4, fp
 801275a:	4680      	mov	r8, r0
 801275c:	4689      	mov	r9, r1
 801275e:	4b5e      	ldr	r3, [pc, #376]	@ (80128d8 <__ieee754_pow+0x790>)
 8012760:	2200      	movs	r2, #0
 8012762:	4620      	mov	r0, r4
 8012764:	4629      	mov	r1, r5
 8012766:	f7ed fd97 	bl	8000298 <__aeabi_dsub>
 801276a:	4632      	mov	r2, r6
 801276c:	463b      	mov	r3, r7
 801276e:	f7ed fd93 	bl	8000298 <__aeabi_dsub>
 8012772:	4602      	mov	r2, r0
 8012774:	460b      	mov	r3, r1
 8012776:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 801277a:	f7ed fd8d 	bl	8000298 <__aeabi_dsub>
 801277e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012782:	f7ed ff41 	bl	8000608 <__aeabi_dmul>
 8012786:	4622      	mov	r2, r4
 8012788:	4606      	mov	r6, r0
 801278a:	460f      	mov	r7, r1
 801278c:	462b      	mov	r3, r5
 801278e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8012792:	f7ed ff39 	bl	8000608 <__aeabi_dmul>
 8012796:	4602      	mov	r2, r0
 8012798:	460b      	mov	r3, r1
 801279a:	4630      	mov	r0, r6
 801279c:	4639      	mov	r1, r7
 801279e:	f7ed fd7d 	bl	800029c <__adddf3>
 80127a2:	4606      	mov	r6, r0
 80127a4:	460f      	mov	r7, r1
 80127a6:	4602      	mov	r2, r0
 80127a8:	460b      	mov	r3, r1
 80127aa:	4640      	mov	r0, r8
 80127ac:	4649      	mov	r1, r9
 80127ae:	f7ed fd75 	bl	800029c <__adddf3>
 80127b2:	e9dd bc0c 	ldrd	fp, ip, [sp, #48]	@ 0x30
 80127b6:	a33c      	add	r3, pc, #240	@ (adr r3, 80128a8 <__ieee754_pow+0x760>)
 80127b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80127bc:	4658      	mov	r0, fp
 80127be:	e9cd bc08 	strd	fp, ip, [sp, #32]
 80127c2:	460d      	mov	r5, r1
 80127c4:	f7ed ff20 	bl	8000608 <__aeabi_dmul>
 80127c8:	465c      	mov	r4, fp
 80127ca:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80127ce:	4642      	mov	r2, r8
 80127d0:	464b      	mov	r3, r9
 80127d2:	4620      	mov	r0, r4
 80127d4:	4629      	mov	r1, r5
 80127d6:	f7ed fd5f 	bl	8000298 <__aeabi_dsub>
 80127da:	4602      	mov	r2, r0
 80127dc:	460b      	mov	r3, r1
 80127de:	4630      	mov	r0, r6
 80127e0:	4639      	mov	r1, r7
 80127e2:	f7ed fd59 	bl	8000298 <__aeabi_dsub>
 80127e6:	a332      	add	r3, pc, #200	@ (adr r3, 80128b0 <__ieee754_pow+0x768>)
 80127e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80127ec:	f7ed ff0c 	bl	8000608 <__aeabi_dmul>
 80127f0:	a331      	add	r3, pc, #196	@ (adr r3, 80128b8 <__ieee754_pow+0x770>)
 80127f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80127f6:	4606      	mov	r6, r0
 80127f8:	460f      	mov	r7, r1
 80127fa:	4620      	mov	r0, r4
 80127fc:	4629      	mov	r1, r5
 80127fe:	f7ed ff03 	bl	8000608 <__aeabi_dmul>
 8012802:	4602      	mov	r2, r0
 8012804:	460b      	mov	r3, r1
 8012806:	4630      	mov	r0, r6
 8012808:	4639      	mov	r1, r7
 801280a:	f7ed fd47 	bl	800029c <__adddf3>
 801280e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8012810:	4b32      	ldr	r3, [pc, #200]	@ (80128dc <__ieee754_pow+0x794>)
 8012812:	4413      	add	r3, r2
 8012814:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012818:	f7ed fd40 	bl	800029c <__adddf3>
 801281c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8012820:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8012822:	f7ed fe87 	bl	8000534 <__aeabi_i2d>
 8012826:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8012828:	4b2d      	ldr	r3, [pc, #180]	@ (80128e0 <__ieee754_pow+0x798>)
 801282a:	4413      	add	r3, r2
 801282c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8012830:	4606      	mov	r6, r0
 8012832:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8012836:	460f      	mov	r7, r1
 8012838:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801283c:	f7ed fd2e 	bl	800029c <__adddf3>
 8012840:	4642      	mov	r2, r8
 8012842:	464b      	mov	r3, r9
 8012844:	f7ed fd2a 	bl	800029c <__adddf3>
 8012848:	4632      	mov	r2, r6
 801284a:	463b      	mov	r3, r7
 801284c:	f7ed fd26 	bl	800029c <__adddf3>
 8012850:	e9dd bc08 	ldrd	fp, ip, [sp, #32]
 8012854:	4632      	mov	r2, r6
 8012856:	463b      	mov	r3, r7
 8012858:	4658      	mov	r0, fp
 801285a:	460d      	mov	r5, r1
 801285c:	f7ed fd1c 	bl	8000298 <__aeabi_dsub>
 8012860:	4642      	mov	r2, r8
 8012862:	464b      	mov	r3, r9
 8012864:	f7ed fd18 	bl	8000298 <__aeabi_dsub>
 8012868:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801286c:	f7ed fd14 	bl	8000298 <__aeabi_dsub>
 8012870:	465c      	mov	r4, fp
 8012872:	4602      	mov	r2, r0
 8012874:	e036      	b.n	80128e4 <__ieee754_pow+0x79c>
 8012876:	bf00      	nop
 8012878:	4a454eef 	.word	0x4a454eef
 801287c:	3fca7e28 	.word	0x3fca7e28
 8012880:	93c9db65 	.word	0x93c9db65
 8012884:	3fcd864a 	.word	0x3fcd864a
 8012888:	a91d4101 	.word	0xa91d4101
 801288c:	3fd17460 	.word	0x3fd17460
 8012890:	518f264d 	.word	0x518f264d
 8012894:	3fd55555 	.word	0x3fd55555
 8012898:	db6fabff 	.word	0xdb6fabff
 801289c:	3fdb6db6 	.word	0x3fdb6db6
 80128a0:	33333303 	.word	0x33333303
 80128a4:	3fe33333 	.word	0x3fe33333
 80128a8:	e0000000 	.word	0xe0000000
 80128ac:	3feec709 	.word	0x3feec709
 80128b0:	dc3a03fd 	.word	0xdc3a03fd
 80128b4:	3feec709 	.word	0x3feec709
 80128b8:	145b01f5 	.word	0x145b01f5
 80128bc:	be3e2fe0 	.word	0xbe3e2fe0
 80128c0:	7ff00000 	.word	0x7ff00000
 80128c4:	43400000 	.word	0x43400000
 80128c8:	0003988e 	.word	0x0003988e
 80128cc:	000bb679 	.word	0x000bb679
 80128d0:	080136a0 	.word	0x080136a0
 80128d4:	3ff00000 	.word	0x3ff00000
 80128d8:	40080000 	.word	0x40080000
 80128dc:	08013680 	.word	0x08013680
 80128e0:	08013690 	.word	0x08013690
 80128e4:	460b      	mov	r3, r1
 80128e6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80128ea:	e5d7      	b.n	801249c <__ieee754_pow+0x354>
 80128ec:	f04f 0a01 	mov.w	sl, #1
 80128f0:	e65e      	b.n	80125b0 <__ieee754_pow+0x468>
 80128f2:	a3b4      	add	r3, pc, #720	@ (adr r3, 8012bc4 <__ieee754_pow+0xa7c>)
 80128f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80128f8:	4630      	mov	r0, r6
 80128fa:	4639      	mov	r1, r7
 80128fc:	f7ed fcce 	bl	800029c <__adddf3>
 8012900:	4642      	mov	r2, r8
 8012902:	e9cd 0100 	strd	r0, r1, [sp]
 8012906:	464b      	mov	r3, r9
 8012908:	4620      	mov	r0, r4
 801290a:	4629      	mov	r1, r5
 801290c:	f7ed fcc4 	bl	8000298 <__aeabi_dsub>
 8012910:	4602      	mov	r2, r0
 8012912:	460b      	mov	r3, r1
 8012914:	e9dd 0100 	ldrd	r0, r1, [sp]
 8012918:	f7ee f906 	bl	8000b28 <__aeabi_dcmpgt>
 801291c:	2800      	cmp	r0, #0
 801291e:	f47f ae00 	bne.w	8012522 <__ieee754_pow+0x3da>
 8012922:	ea4f 5a2a 	mov.w	sl, sl, asr #20
 8012926:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 801292a:	f2aa 3afe 	subw	sl, sl, #1022	@ 0x3fe
 801292e:	fa43 fa0a 	asr.w	sl, r3, sl
 8012932:	44da      	add	sl, fp
 8012934:	f3ca 510a 	ubfx	r1, sl, #20, #11
 8012938:	489d      	ldr	r0, [pc, #628]	@ (8012bb0 <__ieee754_pow+0xa68>)
 801293a:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 801293e:	4108      	asrs	r0, r1
 8012940:	ea00 030a 	and.w	r3, r0, sl
 8012944:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 8012948:	f1c1 0114 	rsb	r1, r1, #20
 801294c:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 8012950:	fa4a fa01 	asr.w	sl, sl, r1
 8012954:	f1bb 0f00 	cmp.w	fp, #0
 8012958:	4640      	mov	r0, r8
 801295a:	4649      	mov	r1, r9
 801295c:	f04f 0200 	mov.w	r2, #0
 8012960:	bfb8      	it	lt
 8012962:	f1ca 0a00 	rsblt	sl, sl, #0
 8012966:	f7ed fc97 	bl	8000298 <__aeabi_dsub>
 801296a:	4680      	mov	r8, r0
 801296c:	4689      	mov	r9, r1
 801296e:	4632      	mov	r2, r6
 8012970:	463b      	mov	r3, r7
 8012972:	4640      	mov	r0, r8
 8012974:	4649      	mov	r1, r9
 8012976:	f7ed fc91 	bl	800029c <__adddf3>
 801297a:	2400      	movs	r4, #0
 801297c:	a37c      	add	r3, pc, #496	@ (adr r3, 8012b70 <__ieee754_pow+0xa28>)
 801297e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012982:	4620      	mov	r0, r4
 8012984:	460d      	mov	r5, r1
 8012986:	f7ed fe3f 	bl	8000608 <__aeabi_dmul>
 801298a:	4642      	mov	r2, r8
 801298c:	e9cd 0100 	strd	r0, r1, [sp]
 8012990:	464b      	mov	r3, r9
 8012992:	4620      	mov	r0, r4
 8012994:	4629      	mov	r1, r5
 8012996:	f7ed fc7f 	bl	8000298 <__aeabi_dsub>
 801299a:	4602      	mov	r2, r0
 801299c:	460b      	mov	r3, r1
 801299e:	4630      	mov	r0, r6
 80129a0:	4639      	mov	r1, r7
 80129a2:	f7ed fc79 	bl	8000298 <__aeabi_dsub>
 80129a6:	a374      	add	r3, pc, #464	@ (adr r3, 8012b78 <__ieee754_pow+0xa30>)
 80129a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80129ac:	f7ed fe2c 	bl	8000608 <__aeabi_dmul>
 80129b0:	a373      	add	r3, pc, #460	@ (adr r3, 8012b80 <__ieee754_pow+0xa38>)
 80129b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80129b6:	4680      	mov	r8, r0
 80129b8:	4689      	mov	r9, r1
 80129ba:	4620      	mov	r0, r4
 80129bc:	4629      	mov	r1, r5
 80129be:	f7ed fe23 	bl	8000608 <__aeabi_dmul>
 80129c2:	4602      	mov	r2, r0
 80129c4:	460b      	mov	r3, r1
 80129c6:	4640      	mov	r0, r8
 80129c8:	4649      	mov	r1, r9
 80129ca:	f7ed fc67 	bl	800029c <__adddf3>
 80129ce:	4604      	mov	r4, r0
 80129d0:	460d      	mov	r5, r1
 80129d2:	4602      	mov	r2, r0
 80129d4:	460b      	mov	r3, r1
 80129d6:	e9dd 0100 	ldrd	r0, r1, [sp]
 80129da:	f7ed fc5f 	bl	800029c <__adddf3>
 80129de:	e9dd 2300 	ldrd	r2, r3, [sp]
 80129e2:	4680      	mov	r8, r0
 80129e4:	4689      	mov	r9, r1
 80129e6:	f7ed fc57 	bl	8000298 <__aeabi_dsub>
 80129ea:	4602      	mov	r2, r0
 80129ec:	460b      	mov	r3, r1
 80129ee:	4620      	mov	r0, r4
 80129f0:	4629      	mov	r1, r5
 80129f2:	f7ed fc51 	bl	8000298 <__aeabi_dsub>
 80129f6:	4642      	mov	r2, r8
 80129f8:	4606      	mov	r6, r0
 80129fa:	460f      	mov	r7, r1
 80129fc:	464b      	mov	r3, r9
 80129fe:	4640      	mov	r0, r8
 8012a00:	4649      	mov	r1, r9
 8012a02:	f7ed fe01 	bl	8000608 <__aeabi_dmul>
 8012a06:	a360      	add	r3, pc, #384	@ (adr r3, 8012b88 <__ieee754_pow+0xa40>)
 8012a08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012a0c:	4604      	mov	r4, r0
 8012a0e:	460d      	mov	r5, r1
 8012a10:	f7ed fdfa 	bl	8000608 <__aeabi_dmul>
 8012a14:	a35e      	add	r3, pc, #376	@ (adr r3, 8012b90 <__ieee754_pow+0xa48>)
 8012a16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012a1a:	f7ed fc3d 	bl	8000298 <__aeabi_dsub>
 8012a1e:	4622      	mov	r2, r4
 8012a20:	462b      	mov	r3, r5
 8012a22:	f7ed fdf1 	bl	8000608 <__aeabi_dmul>
 8012a26:	a35c      	add	r3, pc, #368	@ (adr r3, 8012b98 <__ieee754_pow+0xa50>)
 8012a28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012a2c:	f7ed fc36 	bl	800029c <__adddf3>
 8012a30:	4622      	mov	r2, r4
 8012a32:	462b      	mov	r3, r5
 8012a34:	f7ed fde8 	bl	8000608 <__aeabi_dmul>
 8012a38:	a359      	add	r3, pc, #356	@ (adr r3, 8012ba0 <__ieee754_pow+0xa58>)
 8012a3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012a3e:	f7ed fc2b 	bl	8000298 <__aeabi_dsub>
 8012a42:	4622      	mov	r2, r4
 8012a44:	462b      	mov	r3, r5
 8012a46:	f7ed fddf 	bl	8000608 <__aeabi_dmul>
 8012a4a:	a357      	add	r3, pc, #348	@ (adr r3, 8012ba8 <__ieee754_pow+0xa60>)
 8012a4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012a50:	f7ed fc24 	bl	800029c <__adddf3>
 8012a54:	4622      	mov	r2, r4
 8012a56:	462b      	mov	r3, r5
 8012a58:	f7ed fdd6 	bl	8000608 <__aeabi_dmul>
 8012a5c:	4602      	mov	r2, r0
 8012a5e:	460b      	mov	r3, r1
 8012a60:	4640      	mov	r0, r8
 8012a62:	4649      	mov	r1, r9
 8012a64:	f7ed fc18 	bl	8000298 <__aeabi_dsub>
 8012a68:	4604      	mov	r4, r0
 8012a6a:	460d      	mov	r5, r1
 8012a6c:	4602      	mov	r2, r0
 8012a6e:	460b      	mov	r3, r1
 8012a70:	4640      	mov	r0, r8
 8012a72:	4649      	mov	r1, r9
 8012a74:	f7ed fdc8 	bl	8000608 <__aeabi_dmul>
 8012a78:	2200      	movs	r2, #0
 8012a7a:	e9cd 0100 	strd	r0, r1, [sp]
 8012a7e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8012a82:	4620      	mov	r0, r4
 8012a84:	4629      	mov	r1, r5
 8012a86:	f7ed fc07 	bl	8000298 <__aeabi_dsub>
 8012a8a:	4602      	mov	r2, r0
 8012a8c:	460b      	mov	r3, r1
 8012a8e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8012a92:	f7ed fee3 	bl	800085c <__aeabi_ddiv>
 8012a96:	4632      	mov	r2, r6
 8012a98:	4604      	mov	r4, r0
 8012a9a:	460d      	mov	r5, r1
 8012a9c:	463b      	mov	r3, r7
 8012a9e:	4640      	mov	r0, r8
 8012aa0:	4649      	mov	r1, r9
 8012aa2:	f7ed fdb1 	bl	8000608 <__aeabi_dmul>
 8012aa6:	4632      	mov	r2, r6
 8012aa8:	463b      	mov	r3, r7
 8012aaa:	f7ed fbf7 	bl	800029c <__adddf3>
 8012aae:	4602      	mov	r2, r0
 8012ab0:	460b      	mov	r3, r1
 8012ab2:	4620      	mov	r0, r4
 8012ab4:	4629      	mov	r1, r5
 8012ab6:	f7ed fbef 	bl	8000298 <__aeabi_dsub>
 8012aba:	4642      	mov	r2, r8
 8012abc:	464b      	mov	r3, r9
 8012abe:	f7ed fbeb 	bl	8000298 <__aeabi_dsub>
 8012ac2:	460b      	mov	r3, r1
 8012ac4:	4602      	mov	r2, r0
 8012ac6:	493b      	ldr	r1, [pc, #236]	@ (8012bb4 <__ieee754_pow+0xa6c>)
 8012ac8:	2000      	movs	r0, #0
 8012aca:	f7ed fbe5 	bl	8000298 <__aeabi_dsub>
 8012ace:	ec41 0b10 	vmov	d0, r0, r1
 8012ad2:	ee10 3a90 	vmov	r3, s1
 8012ad6:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 8012ada:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8012ade:	da30      	bge.n	8012b42 <__ieee754_pow+0x9fa>
 8012ae0:	4650      	mov	r0, sl
 8012ae2:	f000 f87d 	bl	8012be0 <scalbn>
 8012ae6:	ec51 0b10 	vmov	r0, r1, d0
 8012aea:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8012aee:	f7ff bbd2 	b.w	8012296 <__ieee754_pow+0x14e>
 8012af2:	4c31      	ldr	r4, [pc, #196]	@ (8012bb8 <__ieee754_pow+0xa70>)
 8012af4:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8012af8:	42a3      	cmp	r3, r4
 8012afa:	d91a      	bls.n	8012b32 <__ieee754_pow+0x9ea>
 8012afc:	4b2f      	ldr	r3, [pc, #188]	@ (8012bbc <__ieee754_pow+0xa74>)
 8012afe:	440b      	add	r3, r1
 8012b00:	4303      	orrs	r3, r0
 8012b02:	d009      	beq.n	8012b18 <__ieee754_pow+0x9d0>
 8012b04:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012b08:	2200      	movs	r2, #0
 8012b0a:	2300      	movs	r3, #0
 8012b0c:	f7ed ffee 	bl	8000aec <__aeabi_dcmplt>
 8012b10:	3800      	subs	r0, #0
 8012b12:	bf18      	it	ne
 8012b14:	2001      	movne	r0, #1
 8012b16:	e42b      	b.n	8012370 <__ieee754_pow+0x228>
 8012b18:	4642      	mov	r2, r8
 8012b1a:	464b      	mov	r3, r9
 8012b1c:	f7ed fbbc 	bl	8000298 <__aeabi_dsub>
 8012b20:	4632      	mov	r2, r6
 8012b22:	463b      	mov	r3, r7
 8012b24:	f7ed fff6 	bl	8000b14 <__aeabi_dcmpge>
 8012b28:	2800      	cmp	r0, #0
 8012b2a:	d1eb      	bne.n	8012b04 <__ieee754_pow+0x9bc>
 8012b2c:	f8df a09c 	ldr.w	sl, [pc, #156]	@ 8012bcc <__ieee754_pow+0xa84>
 8012b30:	e6f7      	b.n	8012922 <__ieee754_pow+0x7da>
 8012b32:	469a      	mov	sl, r3
 8012b34:	4b22      	ldr	r3, [pc, #136]	@ (8012bc0 <__ieee754_pow+0xa78>)
 8012b36:	459a      	cmp	sl, r3
 8012b38:	f63f aef3 	bhi.w	8012922 <__ieee754_pow+0x7da>
 8012b3c:	f8dd a010 	ldr.w	sl, [sp, #16]
 8012b40:	e715      	b.n	801296e <__ieee754_pow+0x826>
 8012b42:	ec51 0b10 	vmov	r0, r1, d0
 8012b46:	4619      	mov	r1, r3
 8012b48:	e7cf      	b.n	8012aea <__ieee754_pow+0x9a2>
 8012b4a:	491a      	ldr	r1, [pc, #104]	@ (8012bb4 <__ieee754_pow+0xa6c>)
 8012b4c:	2000      	movs	r0, #0
 8012b4e:	f7ff bb18 	b.w	8012182 <__ieee754_pow+0x3a>
 8012b52:	2000      	movs	r0, #0
 8012b54:	2100      	movs	r1, #0
 8012b56:	f7ff bb14 	b.w	8012182 <__ieee754_pow+0x3a>
 8012b5a:	4630      	mov	r0, r6
 8012b5c:	4639      	mov	r1, r7
 8012b5e:	f7ff bb10 	b.w	8012182 <__ieee754_pow+0x3a>
 8012b62:	460c      	mov	r4, r1
 8012b64:	f7ff bb5e 	b.w	8012224 <__ieee754_pow+0xdc>
 8012b68:	2400      	movs	r4, #0
 8012b6a:	f7ff bb49 	b.w	8012200 <__ieee754_pow+0xb8>
 8012b6e:	bf00      	nop
 8012b70:	00000000 	.word	0x00000000
 8012b74:	3fe62e43 	.word	0x3fe62e43
 8012b78:	fefa39ef 	.word	0xfefa39ef
 8012b7c:	3fe62e42 	.word	0x3fe62e42
 8012b80:	0ca86c39 	.word	0x0ca86c39
 8012b84:	be205c61 	.word	0xbe205c61
 8012b88:	72bea4d0 	.word	0x72bea4d0
 8012b8c:	3e663769 	.word	0x3e663769
 8012b90:	c5d26bf1 	.word	0xc5d26bf1
 8012b94:	3ebbbd41 	.word	0x3ebbbd41
 8012b98:	af25de2c 	.word	0xaf25de2c
 8012b9c:	3f11566a 	.word	0x3f11566a
 8012ba0:	16bebd93 	.word	0x16bebd93
 8012ba4:	3f66c16c 	.word	0x3f66c16c
 8012ba8:	5555553e 	.word	0x5555553e
 8012bac:	3fc55555 	.word	0x3fc55555
 8012bb0:	fff00000 	.word	0xfff00000
 8012bb4:	3ff00000 	.word	0x3ff00000
 8012bb8:	4090cbff 	.word	0x4090cbff
 8012bbc:	3f6f3400 	.word	0x3f6f3400
 8012bc0:	3fe00000 	.word	0x3fe00000
 8012bc4:	652b82fe 	.word	0x652b82fe
 8012bc8:	3c971547 	.word	0x3c971547
 8012bcc:	4090cc00 	.word	0x4090cc00

08012bd0 <fabs>:
 8012bd0:	ec51 0b10 	vmov	r0, r1, d0
 8012bd4:	4602      	mov	r2, r0
 8012bd6:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8012bda:	ec43 2b10 	vmov	d0, r2, r3
 8012bde:	4770      	bx	lr

08012be0 <scalbn>:
 8012be0:	b570      	push	{r4, r5, r6, lr}
 8012be2:	ec55 4b10 	vmov	r4, r5, d0
 8012be6:	f3c5 510a 	ubfx	r1, r5, #20, #11
 8012bea:	4606      	mov	r6, r0
 8012bec:	462b      	mov	r3, r5
 8012bee:	b991      	cbnz	r1, 8012c16 <scalbn+0x36>
 8012bf0:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 8012bf4:	4323      	orrs	r3, r4
 8012bf6:	d03d      	beq.n	8012c74 <scalbn+0x94>
 8012bf8:	4b35      	ldr	r3, [pc, #212]	@ (8012cd0 <scalbn+0xf0>)
 8012bfa:	4620      	mov	r0, r4
 8012bfc:	4629      	mov	r1, r5
 8012bfe:	2200      	movs	r2, #0
 8012c00:	f7ed fd02 	bl	8000608 <__aeabi_dmul>
 8012c04:	4b33      	ldr	r3, [pc, #204]	@ (8012cd4 <scalbn+0xf4>)
 8012c06:	429e      	cmp	r6, r3
 8012c08:	4604      	mov	r4, r0
 8012c0a:	460d      	mov	r5, r1
 8012c0c:	da0f      	bge.n	8012c2e <scalbn+0x4e>
 8012c0e:	a328      	add	r3, pc, #160	@ (adr r3, 8012cb0 <scalbn+0xd0>)
 8012c10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012c14:	e01e      	b.n	8012c54 <scalbn+0x74>
 8012c16:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8012c1a:	4291      	cmp	r1, r2
 8012c1c:	d10b      	bne.n	8012c36 <scalbn+0x56>
 8012c1e:	4622      	mov	r2, r4
 8012c20:	4620      	mov	r0, r4
 8012c22:	4629      	mov	r1, r5
 8012c24:	f7ed fb3a 	bl	800029c <__adddf3>
 8012c28:	4604      	mov	r4, r0
 8012c2a:	460d      	mov	r5, r1
 8012c2c:	e022      	b.n	8012c74 <scalbn+0x94>
 8012c2e:	460b      	mov	r3, r1
 8012c30:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8012c34:	3936      	subs	r1, #54	@ 0x36
 8012c36:	f24c 3250 	movw	r2, #50000	@ 0xc350
 8012c3a:	4296      	cmp	r6, r2
 8012c3c:	dd0d      	ble.n	8012c5a <scalbn+0x7a>
 8012c3e:	2d00      	cmp	r5, #0
 8012c40:	a11d      	add	r1, pc, #116	@ (adr r1, 8012cb8 <scalbn+0xd8>)
 8012c42:	e9d1 0100 	ldrd	r0, r1, [r1]
 8012c46:	da02      	bge.n	8012c4e <scalbn+0x6e>
 8012c48:	a11d      	add	r1, pc, #116	@ (adr r1, 8012cc0 <scalbn+0xe0>)
 8012c4a:	e9d1 0100 	ldrd	r0, r1, [r1]
 8012c4e:	a31a      	add	r3, pc, #104	@ (adr r3, 8012cb8 <scalbn+0xd8>)
 8012c50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012c54:	f7ed fcd8 	bl	8000608 <__aeabi_dmul>
 8012c58:	e7e6      	b.n	8012c28 <scalbn+0x48>
 8012c5a:	1872      	adds	r2, r6, r1
 8012c5c:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 8012c60:	428a      	cmp	r2, r1
 8012c62:	dcec      	bgt.n	8012c3e <scalbn+0x5e>
 8012c64:	2a00      	cmp	r2, #0
 8012c66:	dd08      	ble.n	8012c7a <scalbn+0x9a>
 8012c68:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8012c6c:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8012c70:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8012c74:	ec45 4b10 	vmov	d0, r4, r5
 8012c78:	bd70      	pop	{r4, r5, r6, pc}
 8012c7a:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 8012c7e:	da08      	bge.n	8012c92 <scalbn+0xb2>
 8012c80:	2d00      	cmp	r5, #0
 8012c82:	a10b      	add	r1, pc, #44	@ (adr r1, 8012cb0 <scalbn+0xd0>)
 8012c84:	e9d1 0100 	ldrd	r0, r1, [r1]
 8012c88:	dac1      	bge.n	8012c0e <scalbn+0x2e>
 8012c8a:	a10f      	add	r1, pc, #60	@ (adr r1, 8012cc8 <scalbn+0xe8>)
 8012c8c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8012c90:	e7bd      	b.n	8012c0e <scalbn+0x2e>
 8012c92:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8012c96:	3236      	adds	r2, #54	@ 0x36
 8012c98:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8012c9c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8012ca0:	4620      	mov	r0, r4
 8012ca2:	4b0d      	ldr	r3, [pc, #52]	@ (8012cd8 <scalbn+0xf8>)
 8012ca4:	4629      	mov	r1, r5
 8012ca6:	2200      	movs	r2, #0
 8012ca8:	e7d4      	b.n	8012c54 <scalbn+0x74>
 8012caa:	bf00      	nop
 8012cac:	f3af 8000 	nop.w
 8012cb0:	c2f8f359 	.word	0xc2f8f359
 8012cb4:	01a56e1f 	.word	0x01a56e1f
 8012cb8:	8800759c 	.word	0x8800759c
 8012cbc:	7e37e43c 	.word	0x7e37e43c
 8012cc0:	8800759c 	.word	0x8800759c
 8012cc4:	fe37e43c 	.word	0xfe37e43c
 8012cc8:	c2f8f359 	.word	0xc2f8f359
 8012ccc:	81a56e1f 	.word	0x81a56e1f
 8012cd0:	43500000 	.word	0x43500000
 8012cd4:	ffff3cb0 	.word	0xffff3cb0
 8012cd8:	3c900000 	.word	0x3c900000

08012cdc <with_errno>:
 8012cdc:	b510      	push	{r4, lr}
 8012cde:	ed2d 8b02 	vpush	{d8}
 8012ce2:	eeb0 8a40 	vmov.f32	s16, s0
 8012ce6:	eef0 8a60 	vmov.f32	s17, s1
 8012cea:	4604      	mov	r4, r0
 8012cec:	f7fb fa40 	bl	800e170 <__errno>
 8012cf0:	eeb0 0a48 	vmov.f32	s0, s16
 8012cf4:	eef0 0a68 	vmov.f32	s1, s17
 8012cf8:	ecbd 8b02 	vpop	{d8}
 8012cfc:	6004      	str	r4, [r0, #0]
 8012cfe:	bd10      	pop	{r4, pc}

08012d00 <xflow>:
 8012d00:	4603      	mov	r3, r0
 8012d02:	b507      	push	{r0, r1, r2, lr}
 8012d04:	ec51 0b10 	vmov	r0, r1, d0
 8012d08:	b183      	cbz	r3, 8012d2c <xflow+0x2c>
 8012d0a:	4602      	mov	r2, r0
 8012d0c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8012d10:	e9cd 2300 	strd	r2, r3, [sp]
 8012d14:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012d18:	f7ed fc76 	bl	8000608 <__aeabi_dmul>
 8012d1c:	ec41 0b10 	vmov	d0, r0, r1
 8012d20:	2022      	movs	r0, #34	@ 0x22
 8012d22:	b003      	add	sp, #12
 8012d24:	f85d eb04 	ldr.w	lr, [sp], #4
 8012d28:	f7ff bfd8 	b.w	8012cdc <with_errno>
 8012d2c:	4602      	mov	r2, r0
 8012d2e:	460b      	mov	r3, r1
 8012d30:	e7ee      	b.n	8012d10 <xflow+0x10>
 8012d32:	0000      	movs	r0, r0
 8012d34:	0000      	movs	r0, r0
	...

08012d38 <__math_uflow>:
 8012d38:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8012d40 <__math_uflow+0x8>
 8012d3c:	f7ff bfe0 	b.w	8012d00 <xflow>
 8012d40:	00000000 	.word	0x00000000
 8012d44:	10000000 	.word	0x10000000

08012d48 <__math_oflow>:
 8012d48:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8012d50 <__math_oflow+0x8>
 8012d4c:	f7ff bfd8 	b.w	8012d00 <xflow>
 8012d50:	00000000 	.word	0x00000000
 8012d54:	70000000 	.word	0x70000000

08012d58 <__ieee754_sqrt>:
 8012d58:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012d5c:	4a68      	ldr	r2, [pc, #416]	@ (8012f00 <__ieee754_sqrt+0x1a8>)
 8012d5e:	ec55 4b10 	vmov	r4, r5, d0
 8012d62:	43aa      	bics	r2, r5
 8012d64:	462b      	mov	r3, r5
 8012d66:	4621      	mov	r1, r4
 8012d68:	d110      	bne.n	8012d8c <__ieee754_sqrt+0x34>
 8012d6a:	4622      	mov	r2, r4
 8012d6c:	4620      	mov	r0, r4
 8012d6e:	4629      	mov	r1, r5
 8012d70:	f7ed fc4a 	bl	8000608 <__aeabi_dmul>
 8012d74:	4602      	mov	r2, r0
 8012d76:	460b      	mov	r3, r1
 8012d78:	4620      	mov	r0, r4
 8012d7a:	4629      	mov	r1, r5
 8012d7c:	f7ed fa8e 	bl	800029c <__adddf3>
 8012d80:	4604      	mov	r4, r0
 8012d82:	460d      	mov	r5, r1
 8012d84:	ec45 4b10 	vmov	d0, r4, r5
 8012d88:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012d8c:	2d00      	cmp	r5, #0
 8012d8e:	dc0e      	bgt.n	8012dae <__ieee754_sqrt+0x56>
 8012d90:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 8012d94:	4322      	orrs	r2, r4
 8012d96:	d0f5      	beq.n	8012d84 <__ieee754_sqrt+0x2c>
 8012d98:	b19d      	cbz	r5, 8012dc2 <__ieee754_sqrt+0x6a>
 8012d9a:	4622      	mov	r2, r4
 8012d9c:	4620      	mov	r0, r4
 8012d9e:	4629      	mov	r1, r5
 8012da0:	f7ed fa7a 	bl	8000298 <__aeabi_dsub>
 8012da4:	4602      	mov	r2, r0
 8012da6:	460b      	mov	r3, r1
 8012da8:	f7ed fd58 	bl	800085c <__aeabi_ddiv>
 8012dac:	e7e8      	b.n	8012d80 <__ieee754_sqrt+0x28>
 8012dae:	152a      	asrs	r2, r5, #20
 8012db0:	d115      	bne.n	8012dde <__ieee754_sqrt+0x86>
 8012db2:	2000      	movs	r0, #0
 8012db4:	e009      	b.n	8012dca <__ieee754_sqrt+0x72>
 8012db6:	0acb      	lsrs	r3, r1, #11
 8012db8:	3a15      	subs	r2, #21
 8012dba:	0549      	lsls	r1, r1, #21
 8012dbc:	2b00      	cmp	r3, #0
 8012dbe:	d0fa      	beq.n	8012db6 <__ieee754_sqrt+0x5e>
 8012dc0:	e7f7      	b.n	8012db2 <__ieee754_sqrt+0x5a>
 8012dc2:	462a      	mov	r2, r5
 8012dc4:	e7fa      	b.n	8012dbc <__ieee754_sqrt+0x64>
 8012dc6:	005b      	lsls	r3, r3, #1
 8012dc8:	3001      	adds	r0, #1
 8012dca:	02dc      	lsls	r4, r3, #11
 8012dcc:	d5fb      	bpl.n	8012dc6 <__ieee754_sqrt+0x6e>
 8012dce:	1e44      	subs	r4, r0, #1
 8012dd0:	1b12      	subs	r2, r2, r4
 8012dd2:	f1c0 0420 	rsb	r4, r0, #32
 8012dd6:	fa21 f404 	lsr.w	r4, r1, r4
 8012dda:	4323      	orrs	r3, r4
 8012ddc:	4081      	lsls	r1, r0
 8012dde:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8012de2:	f2a2 35ff 	subw	r5, r2, #1023	@ 0x3ff
 8012de6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8012dea:	07d2      	lsls	r2, r2, #31
 8012dec:	bf5c      	itt	pl
 8012dee:	005b      	lslpl	r3, r3, #1
 8012df0:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 8012df4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8012df8:	bf58      	it	pl
 8012dfa:	0049      	lslpl	r1, r1, #1
 8012dfc:	2600      	movs	r6, #0
 8012dfe:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 8012e02:	106d      	asrs	r5, r5, #1
 8012e04:	0049      	lsls	r1, r1, #1
 8012e06:	2016      	movs	r0, #22
 8012e08:	4632      	mov	r2, r6
 8012e0a:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 8012e0e:	1917      	adds	r7, r2, r4
 8012e10:	429f      	cmp	r7, r3
 8012e12:	bfde      	ittt	le
 8012e14:	193a      	addle	r2, r7, r4
 8012e16:	1bdb      	suble	r3, r3, r7
 8012e18:	1936      	addle	r6, r6, r4
 8012e1a:	0fcf      	lsrs	r7, r1, #31
 8012e1c:	3801      	subs	r0, #1
 8012e1e:	eb07 0343 	add.w	r3, r7, r3, lsl #1
 8012e22:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8012e26:	ea4f 0454 	mov.w	r4, r4, lsr #1
 8012e2a:	d1f0      	bne.n	8012e0e <__ieee754_sqrt+0xb6>
 8012e2c:	4604      	mov	r4, r0
 8012e2e:	2720      	movs	r7, #32
 8012e30:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8012e34:	429a      	cmp	r2, r3
 8012e36:	eb00 0e0c 	add.w	lr, r0, ip
 8012e3a:	db02      	blt.n	8012e42 <__ieee754_sqrt+0xea>
 8012e3c:	d113      	bne.n	8012e66 <__ieee754_sqrt+0x10e>
 8012e3e:	458e      	cmp	lr, r1
 8012e40:	d811      	bhi.n	8012e66 <__ieee754_sqrt+0x10e>
 8012e42:	f1be 0f00 	cmp.w	lr, #0
 8012e46:	eb0e 000c 	add.w	r0, lr, ip
 8012e4a:	da42      	bge.n	8012ed2 <__ieee754_sqrt+0x17a>
 8012e4c:	2800      	cmp	r0, #0
 8012e4e:	db40      	blt.n	8012ed2 <__ieee754_sqrt+0x17a>
 8012e50:	f102 0801 	add.w	r8, r2, #1
 8012e54:	1a9b      	subs	r3, r3, r2
 8012e56:	458e      	cmp	lr, r1
 8012e58:	bf88      	it	hi
 8012e5a:	f103 33ff 	addhi.w	r3, r3, #4294967295
 8012e5e:	eba1 010e 	sub.w	r1, r1, lr
 8012e62:	4464      	add	r4, ip
 8012e64:	4642      	mov	r2, r8
 8012e66:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 8012e6a:	3f01      	subs	r7, #1
 8012e6c:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 8012e70:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8012e74:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 8012e78:	d1dc      	bne.n	8012e34 <__ieee754_sqrt+0xdc>
 8012e7a:	4319      	orrs	r1, r3
 8012e7c:	d01b      	beq.n	8012eb6 <__ieee754_sqrt+0x15e>
 8012e7e:	f8df a084 	ldr.w	sl, [pc, #132]	@ 8012f04 <__ieee754_sqrt+0x1ac>
 8012e82:	f8df b084 	ldr.w	fp, [pc, #132]	@ 8012f08 <__ieee754_sqrt+0x1b0>
 8012e86:	e9da 0100 	ldrd	r0, r1, [sl]
 8012e8a:	e9db 2300 	ldrd	r2, r3, [fp]
 8012e8e:	f7ed fa03 	bl	8000298 <__aeabi_dsub>
 8012e92:	e9da 8900 	ldrd	r8, r9, [sl]
 8012e96:	4602      	mov	r2, r0
 8012e98:	460b      	mov	r3, r1
 8012e9a:	4640      	mov	r0, r8
 8012e9c:	4649      	mov	r1, r9
 8012e9e:	f7ed fe2f 	bl	8000b00 <__aeabi_dcmple>
 8012ea2:	b140      	cbz	r0, 8012eb6 <__ieee754_sqrt+0x15e>
 8012ea4:	f1b4 3fff 	cmp.w	r4, #4294967295
 8012ea8:	e9da 0100 	ldrd	r0, r1, [sl]
 8012eac:	e9db 2300 	ldrd	r2, r3, [fp]
 8012eb0:	d111      	bne.n	8012ed6 <__ieee754_sqrt+0x17e>
 8012eb2:	3601      	adds	r6, #1
 8012eb4:	463c      	mov	r4, r7
 8012eb6:	1072      	asrs	r2, r6, #1
 8012eb8:	0863      	lsrs	r3, r4, #1
 8012eba:	07f1      	lsls	r1, r6, #31
 8012ebc:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 8012ec0:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 8012ec4:	bf48      	it	mi
 8012ec6:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 8012eca:	eb02 5105 	add.w	r1, r2, r5, lsl #20
 8012ece:	4618      	mov	r0, r3
 8012ed0:	e756      	b.n	8012d80 <__ieee754_sqrt+0x28>
 8012ed2:	4690      	mov	r8, r2
 8012ed4:	e7be      	b.n	8012e54 <__ieee754_sqrt+0xfc>
 8012ed6:	f7ed f9e1 	bl	800029c <__adddf3>
 8012eda:	e9da 8900 	ldrd	r8, r9, [sl]
 8012ede:	4602      	mov	r2, r0
 8012ee0:	460b      	mov	r3, r1
 8012ee2:	4640      	mov	r0, r8
 8012ee4:	4649      	mov	r1, r9
 8012ee6:	f7ed fe01 	bl	8000aec <__aeabi_dcmplt>
 8012eea:	b120      	cbz	r0, 8012ef6 <__ieee754_sqrt+0x19e>
 8012eec:	1ca0      	adds	r0, r4, #2
 8012eee:	bf08      	it	eq
 8012ef0:	3601      	addeq	r6, #1
 8012ef2:	3402      	adds	r4, #2
 8012ef4:	e7df      	b.n	8012eb6 <__ieee754_sqrt+0x15e>
 8012ef6:	1c63      	adds	r3, r4, #1
 8012ef8:	f023 0401 	bic.w	r4, r3, #1
 8012efc:	e7db      	b.n	8012eb6 <__ieee754_sqrt+0x15e>
 8012efe:	bf00      	nop
 8012f00:	7ff00000 	.word	0x7ff00000
 8012f04:	200001e8 	.word	0x200001e8
 8012f08:	200001e0 	.word	0x200001e0

08012f0c <_init>:
 8012f0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012f0e:	bf00      	nop
 8012f10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012f12:	bc08      	pop	{r3}
 8012f14:	469e      	mov	lr, r3
 8012f16:	4770      	bx	lr

08012f18 <_fini>:
 8012f18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012f1a:	bf00      	nop
 8012f1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012f1e:	bc08      	pop	{r3}
 8012f20:	469e      	mov	lr, r3
 8012f22:	4770      	bx	lr
