/***************************************************************************
 *     Copyright (c) 1999-2011, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_vice2_arcss_ess_p1_intr2_1.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 10/28/11 1:34a $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Thu Oct 27 17:07:53 2011
 *                 MD5 Checksum         d0bb3b528cbe25f62f7a44e82cd25af7
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7425/rdb/b1/bchp_vice2_arcss_ess_p1_intr2_1.h $
 * 
 * Hydra_Software_Devel/1   10/28/11 1:34a vanessah
 * SW7425-1620: add 7425 B0 rdb header file
 *
 ***************************************************************************/

#ifndef BCHP_VICE2_ARCSS_ESS_P1_INTR2_1_H__
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_1_H__

/***************************************************************************
 *VICE2_ARCSS_ESS_P1_INTR2_1 - VICE2 ARCSS_ESS Interrupts Controller for ARC 1
 ***************************************************************************/
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_1_ARC_P0_STATUS 0x00750600 /* ARC P0 interrupt Status Register */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_1_ARC_P0_SET 0x00750604 /* ARC P0 interrupt Set Register */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_1_ARC_P0_CLEAR 0x00750608 /* ARC P0 interrupt Clear Register */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_1_ARC_P0_MASK_STATUS 0x0075060c /* ARC P0 interrupt Mask Status Register */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_1_ARC_P0_MASK_SET 0x00750610 /* ARC P0 interrupt Mask Set Register */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_1_ARC_P0_MASK_CLEAR 0x00750614 /* ARC P0 interrupt Mask Clear Register */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_1_ARC_P1_STATUS 0x00750618 /* ARC P1 interrupt Status Register */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_1_ARC_P1_SET 0x0075061c /* ARC P1 interrupt Set Register */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_1_ARC_P1_CLEAR 0x00750620 /* ARC P1 interrupt Clear Register */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_1_ARC_P1_MASK_STATUS 0x00750624 /* ARC P1 interrupt Mask Status Register */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_1_ARC_P1_MASK_SET 0x00750628 /* ARC P1 interrupt Mask Set Register */
#define BCHP_VICE2_ARCSS_ESS_P1_INTR2_1_ARC_P1_MASK_CLEAR 0x0075062c /* ARC P1 interrupt Mask Clear Register */

#endif /* #ifndef BCHP_VICE2_ARCSS_ESS_P1_INTR2_1_H__ */

/* End of File */
