
*** Running vivado
    with args -log D_divisor_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source D_divisor_wrapper.tcl -notrace


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source D_divisor_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/gme/guilherme.manske/ip/divisor/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/amd/Vivado/2023.2/data/ip'.
Command: link_design -top D_divisor_wrapper -part xczu7ev-ffvf1517-3-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu7ev-ffvf1517-3-e
INFO: [Project 1-454] Reading design checkpoint '/home/gme/guilherme.manske/ip/divisor/vivado/divisor/divisor.gen/sources_1/bd/D_divisor/ip/D_divisor_div_0_0/D_divisor_div_0_0.dcp' for cell 'D_divisor_i/div_0'
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2625.750 ; gain = 0.000 ; free physical = 1711 ; free virtual = 52245
INFO: [Netlist 29-17] Analyzing 85 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2681.777 ; gain = 0.000 ; free physical = 1702 ; free virtual = 52235
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 68 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 68 instances

11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2770.590 ; gain = 88.777 ; free physical = 1690 ; free virtual = 52223

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 4b5885be

Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.77 . Memory (MB): peak = 3098.629 ; gain = 328.039 ; free physical = 1531 ; free virtual = 52064

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 4b5885be

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3404.434 ; gain = 0.000 ; free physical = 1226 ; free virtual = 51760

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 4b5885be

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3404.434 ; gain = 0.000 ; free physical = 1226 ; free virtual = 51760
Phase 1 Initialization | Checksum: 4b5885be

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3404.434 ; gain = 0.000 ; free physical = 1226 ; free virtual = 51760

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 4b5885be

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3404.434 ; gain = 0.000 ; free physical = 1226 ; free virtual = 51760

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 4b5885be

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3404.434 ; gain = 0.000 ; free physical = 1226 ; free virtual = 51760
Phase 2 Timer Update And Timing Data Collection | Checksum: 4b5885be

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3404.434 ; gain = 0.000 ; free physical = 1226 ; free virtual = 51760

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 12970a803

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3404.434 ; gain = 0.000 ; free physical = 1226 ; free virtual = 51760
Retarget | Checksum: 12970a803
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 12970a803

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3404.434 ; gain = 0.000 ; free physical = 1226 ; free virtual = 51760
Constant propagation | Checksum: 12970a803
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 112ae4c56

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3404.434 ; gain = 0.000 ; free physical = 1226 ; free virtual = 51760
Sweep | Checksum: 112ae4c56
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 6 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG ap_clk_0_IBUF_BUFG_inst to drive 361 load(s) on clock net ap_clk_0_IBUF_inst/O
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 6 BUFG optimization | Checksum: abbbbcdf

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3436.449 ; gain = 32.016 ; free physical = 1226 ; free virtual = 51760
BUFG optimization | Checksum: abbbbcdf
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: abbbbcdf

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3436.449 ; gain = 32.016 ; free physical = 1226 ; free virtual = 51760
Shift Register Optimization | Checksum: abbbbcdf
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 58270602

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3436.449 ; gain = 32.016 ; free physical = 1226 ; free virtual = 51760
Post Processing Netlist | Checksum: 58270602
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: b288c384

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3436.449 ; gain = 32.016 ; free physical = 1226 ; free virtual = 51760

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3436.449 ; gain = 0.000 ; free physical = 1226 ; free virtual = 51760
Phase 9.2 Verifying Netlist Connectivity | Checksum: b288c384

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3436.449 ; gain = 32.016 ; free physical = 1226 ; free virtual = 51760
Phase 9 Finalization | Checksum: b288c384

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3436.449 ; gain = 32.016 ; free physical = 1226 ; free virtual = 51760
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: b288c384

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3436.449 ; gain = 32.016 ; free physical = 1226 ; free virtual = 51760
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3436.449 ; gain = 0.000 ; free physical = 1226 ; free virtual = 51760

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: b288c384

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3436.449 ; gain = 0.000 ; free physical = 1226 ; free virtual = 51760

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: b288c384

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3436.449 ; gain = 0.000 ; free physical = 1226 ; free virtual = 51760

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3436.449 ; gain = 0.000 ; free physical = 1226 ; free virtual = 51760
Ending Netlist Obfuscation Task | Checksum: b288c384

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3436.449 ; gain = 0.000 ; free physical = 1226 ; free virtual = 51760
INFO: [Common 17-83] Releasing license: Implementation
32 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [runtcl-4] Executing : report_drc -file D_divisor_wrapper_drc_opted.rpt -pb D_divisor_wrapper_drc_opted.pb -rpx D_divisor_wrapper_drc_opted.rpx
Command: report_drc -file D_divisor_wrapper_drc_opted.rpt -pb D_divisor_wrapper_drc_opted.pb -rpx D_divisor_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/gme/guilherme.manske/ip/divisor/vivado/divisor/divisor.runs/impl_1/D_divisor_wrapper_drc_opted.rpt.
report_drc completed successfully
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3486.309 ; gain = 0.000 ; free physical = 1126 ; free virtual = 51660
INFO: [Common 17-1381] The checkpoint '/home/gme/guilherme.manske/ip/divisor/vivado/divisor/divisor.runs/impl_1/D_divisor_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3486.309 ; gain = 0.000 ; free physical = 1115 ; free virtual = 51648
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: a74cd944

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3486.309 ; gain = 0.000 ; free physical = 1115 ; free virtual = 51648
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3486.309 ; gain = 0.000 ; free physical = 1115 ; free virtual = 51648

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: af4fbbac

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.96 . Memory (MB): peak = 3486.309 ; gain = 0.000 ; free physical = 1109 ; free virtual = 51643

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 111caa307

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 3919.441 ; gain = 433.133 ; free physical = 672 ; free virtual = 51206

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 111caa307

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 3919.441 ; gain = 433.133 ; free physical = 672 ; free virtual = 51206
Phase 1 Placer Initialization | Checksum: 111caa307

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 3919.441 ; gain = 433.133 ; free physical = 672 ; free virtual = 51206

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 1188a545b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 3919.441 ; gain = 433.133 ; free physical = 672 ; free virtual = 51206

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Place 30-3162] Check ILP status : ILP-based clock placer completed successfully.
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 1188a545b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 3919.441 ; gain = 433.133 ; free physical = 672 ; free virtual = 51206

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 1188a545b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 4472.422 ; gain = 986.113 ; free physical = 246 ; free virtual = 50595

Phase 2.1.1.4 PBP: Add part constraints
Phase 2.1.1.4 PBP: Add part constraints | Checksum: 1188a545b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 4472.422 ; gain = 986.113 ; free physical = 246 ; free virtual = 50595
Phase 2.1.1 Partition Driven Placement | Checksum: 1188a545b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 4472.422 ; gain = 986.113 ; free physical = 246 ; free virtual = 50595
Phase 2.1 Floorplanning | Checksum: 1188a545b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 4472.422 ; gain = 986.113 ; free physical = 246 ; free virtual = 50595

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1188a545b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 4472.422 ; gain = 986.113 ; free physical = 246 ; free virtual = 50595

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1188a545b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 4472.422 ; gain = 986.113 ; free physical = 246 ; free virtual = 50595

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.4 Global Placement Core | Checksum: 10055d40c

Time (s): cpu = 00:00:39 ; elapsed = 00:00:17 . Memory (MB): peak = 4614.469 ; gain = 1128.160 ; free physical = 289 ; free virtual = 50522
Phase 2 Global Placement | Checksum: 10055d40c

Time (s): cpu = 00:00:39 ; elapsed = 00:00:17 . Memory (MB): peak = 4614.469 ; gain = 1128.160 ; free physical = 289 ; free virtual = 50522

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 10055d40c

Time (s): cpu = 00:00:49 ; elapsed = 00:00:19 . Memory (MB): peak = 4614.469 ; gain = 1128.160 ; free physical = 288 ; free virtual = 50522

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1e66940d9

Time (s): cpu = 00:00:49 ; elapsed = 00:00:19 . Memory (MB): peak = 4614.469 ; gain = 1128.160 ; free physical = 288 ; free virtual = 50522

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 1fba7e773

Time (s): cpu = 00:00:58 ; elapsed = 00:00:22 . Memory (MB): peak = 4616.465 ; gain = 1130.156 ; free physical = 279 ; free virtual = 50512

Phase 3.3.2 Slice Area Swap

Phase 3.3.2.1 Slice Area Swap Initial
Phase 3.3.2.1 Slice Area Swap Initial | Checksum: 1708a4659

Time (s): cpu = 00:00:58 ; elapsed = 00:00:22 . Memory (MB): peak = 4616.465 ; gain = 1130.156 ; free physical = 279 ; free virtual = 50512
Phase 3.3.2 Slice Area Swap | Checksum: 1708a4659

Time (s): cpu = 00:00:58 ; elapsed = 00:00:22 . Memory (MB): peak = 4616.465 ; gain = 1130.156 ; free physical = 279 ; free virtual = 50512
Phase 3.3 Small Shape DP | Checksum: 1fca92315

Time (s): cpu = 00:00:58 ; elapsed = 00:00:22 . Memory (MB): peak = 4616.465 ; gain = 1130.156 ; free physical = 279 ; free virtual = 50512

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 1fca92315

Time (s): cpu = 00:01:00 ; elapsed = 00:00:24 . Memory (MB): peak = 4616.465 ; gain = 1130.156 ; free physical = 279 ; free virtual = 50512

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 1fca92315

Time (s): cpu = 00:01:00 ; elapsed = 00:00:24 . Memory (MB): peak = 4616.465 ; gain = 1130.156 ; free physical = 279 ; free virtual = 50512
Phase 3 Detail Placement | Checksum: 1fca92315

Time (s): cpu = 00:01:00 ; elapsed = 00:00:24 . Memory (MB): peak = 4616.465 ; gain = 1130.156 ; free physical = 279 ; free virtual = 50512

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 1fca92315

Time (s): cpu = 00:01:09 ; elapsed = 00:00:26 . Memory (MB): peak = 4616.465 ; gain = 1130.156 ; free physical = 265 ; free virtual = 50498
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4638.469 ; gain = 0.000 ; free physical = 265 ; free virtual = 50498

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 27c9d536c

Time (s): cpu = 00:01:25 ; elapsed = 00:00:35 . Memory (MB): peak = 4638.469 ; gain = 1152.160 ; free physical = 265 ; free virtual = 50498

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 27c9d536c

Time (s): cpu = 00:01:25 ; elapsed = 00:00:35 . Memory (MB): peak = 4638.469 ; gain = 1152.160 ; free physical = 265 ; free virtual = 50498
Phase 4.3 Placer Reporting | Checksum: 27c9d536c

Time (s): cpu = 00:01:25 ; elapsed = 00:00:35 . Memory (MB): peak = 4638.469 ; gain = 1152.160 ; free physical = 265 ; free virtual = 50498

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4638.469 ; gain = 0.000 ; free physical = 265 ; free virtual = 50498

Time (s): cpu = 00:01:25 ; elapsed = 00:00:35 . Memory (MB): peak = 4638.469 ; gain = 1152.160 ; free physical = 265 ; free virtual = 50498
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 21c868bb8

Time (s): cpu = 00:01:25 ; elapsed = 00:00:35 . Memory (MB): peak = 4638.469 ; gain = 1152.160 ; free physical = 265 ; free virtual = 50498
Ending Placer Task | Checksum: 17baad523

Time (s): cpu = 00:01:25 ; elapsed = 00:00:35 . Memory (MB): peak = 4638.469 ; gain = 1152.160 ; free physical = 265 ; free virtual = 50498
49 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:26 ; elapsed = 00:00:35 . Memory (MB): peak = 4638.469 ; gain = 1152.160 ; free physical = 265 ; free virtual = 50498
INFO: [runtcl-4] Executing : report_io -file D_divisor_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.21 . Memory (MB): peak = 4638.469 ; gain = 0.000 ; free physical = 264 ; free virtual = 50497
INFO: [runtcl-4] Executing : report_utilization -file D_divisor_wrapper_utilization_placed.rpt -pb D_divisor_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file D_divisor_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4638.469 ; gain = 0.000 ; free physical = 263 ; free virtual = 50497
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4638.469 ; gain = 0.000 ; free physical = 263 ; free virtual = 50497
Wrote PlaceDB: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4638.469 ; gain = 0.000 ; free physical = 263 ; free virtual = 50497
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4638.469 ; gain = 0.000 ; free physical = 263 ; free virtual = 50497
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4638.469 ; gain = 0.000 ; free physical = 263 ; free virtual = 50498
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4638.469 ; gain = 0.000 ; free physical = 263 ; free virtual = 50498
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4638.469 ; gain = 0.000 ; free physical = 260 ; free virtual = 50498
Write Physdb Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.08 . Memory (MB): peak = 4638.469 ; gain = 0.000 ; free physical = 260 ; free virtual = 50498
INFO: [Common 17-1381] The checkpoint '/home/gme/guilherme.manske/ip/divisor/vivado/divisor/divisor.runs/impl_1/D_divisor_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 4997.984 ; gain = 359.516 ; free physical = 273 ; free virtual = 50180
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 4997.984 ; gain = 359.516 ; free physical = 273 ; free virtual = 50180
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 5030.000 ; gain = 0.000 ; free physical = 273 ; free virtual = 50180
Wrote PlaceDB: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5030.000 ; gain = 0.000 ; free physical = 272 ; free virtual = 50180
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5030.000 ; gain = 0.000 ; free physical = 272 ; free virtual = 50180
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5030.000 ; gain = 0.000 ; free physical = 272 ; free virtual = 50180
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5030.000 ; gain = 0.000 ; free physical = 272 ; free virtual = 50180
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 5030.000 ; gain = 0.000 ; free physical = 269 ; free virtual = 50180
Write Physdb Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.05 . Memory (MB): peak = 5030.000 ; gain = 0.000 ; free physical = 269 ; free virtual = 50180
INFO: [Common 17-1381] The checkpoint '/home/gme/guilherme.manske/ip/divisor/vivado/divisor/divisor.runs/impl_1/D_divisor_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: d7eea46d ConstDB: 0 ShapeSum: 23c8005f RouteDB: 7ff43057
Nodegraph reading from file.  Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.54 . Memory (MB): peak = 5062.016 ; gain = 0.000 ; free physical = 271 ; free virtual = 50179
Post Restoration Checksum: NetGraph: b2077bfd | NumContArr: 5f1e93 | Constraints: cb87f58b | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 240978ab8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 5062.016 ; gain = 0.000 ; free physical = 272 ; free virtual = 50179

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 240978ab8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 5062.016 ; gain = 0.000 ; free physical = 272 ; free virtual = 50179

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 240978ab8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 5062.016 ; gain = 0.000 ; free physical = 272 ; free virtual = 50179

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 272cc8f5e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 5062.016 ; gain = 0.000 ; free physical = 262 ; free virtual = 50170

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 548
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 535
  Number of Partially Routed Nets     = 13
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2f797636f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 5062.016 ; gain = 0.000 ; free physical = 262 ; free virtual = 50170

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 2f797636f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 5062.016 ; gain = 0.000 ; free physical = 262 ; free virtual = 50170

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 2323b1935

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 5062.016 ; gain = 0.000 ; free physical = 262 ; free virtual = 50170
Phase 3 Initial Routing | Checksum: 2323b1935

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 5062.016 ; gain = 0.000 ; free physical = 262 ; free virtual = 50170

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 29d3a4e13

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 5062.016 ; gain = 0.000 ; free physical = 263 ; free virtual = 50170
Phase 4 Rip-up And Reroute | Checksum: 29d3a4e13

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 5062.016 ; gain = 0.000 ; free physical = 263 ; free virtual = 50170

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 29d3a4e13

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 5062.016 ; gain = 0.000 ; free physical = 263 ; free virtual = 50170

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 29d3a4e13

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 5062.016 ; gain = 0.000 ; free physical = 263 ; free virtual = 50170
Phase 6 Post Hold Fix | Checksum: 29d3a4e13

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 5062.016 ; gain = 0.000 ; free physical = 263 ; free virtual = 50170

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0613085 %
  Global Horizontal Routing Utilization  = 0.0128245 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 41.784%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 18.0095%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 18.2692%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 11.5385%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 29d3a4e13

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 5062.016 ; gain = 0.000 ; free physical = 263 ; free virtual = 50170

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 29d3a4e13

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 5062.016 ; gain = 0.000 ; free physical = 262 ; free virtual = 50170

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 29d3a4e13

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 5062.016 ; gain = 0.000 ; free physical = 262 ; free virtual = 50170

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 29d3a4e13

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 5062.016 ; gain = 0.000 ; free physical = 262 ; free virtual = 50170
Time taken to check if laguna hold fix is required (in secs): 0
Skip PhysOpt in Router because non-negative WNS value: 1e+30 .
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: a75d85b1

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 5062.016 ; gain = 0.000 ; free physical = 262 ; free virtual = 50170
Ending Routing Task | Checksum: a75d85b1

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 5062.016 ; gain = 0.000 ; free physical = 262 ; free virtual = 50170

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
65 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
INFO: [runtcl-4] Executing : report_drc -file D_divisor_wrapper_drc_routed.rpt -pb D_divisor_wrapper_drc_routed.pb -rpx D_divisor_wrapper_drc_routed.rpx
Command: report_drc -file D_divisor_wrapper_drc_routed.rpt -pb D_divisor_wrapper_drc_routed.pb -rpx D_divisor_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/gme/guilherme.manske/ip/divisor/vivado/divisor/divisor.runs/impl_1/D_divisor_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file D_divisor_wrapper_methodology_drc_routed.rpt -pb D_divisor_wrapper_methodology_drc_routed.pb -rpx D_divisor_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file D_divisor_wrapper_methodology_drc_routed.rpt -pb D_divisor_wrapper_methodology_drc_routed.pb -rpx D_divisor_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/gme/guilherme.manske/ip/divisor/vivado/divisor/divisor.runs/impl_1/D_divisor_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file D_divisor_wrapper_power_routed.rpt -pb D_divisor_wrapper_power_summary_routed.pb -rpx D_divisor_wrapper_power_routed.rpx
Command: report_power -file D_divisor_wrapper_power_routed.rpt -pb D_divisor_wrapper_power_summary_routed.pb -rpx D_divisor_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
75 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file D_divisor_wrapper_route_status.rpt -pb D_divisor_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file D_divisor_wrapper_timing_summary_routed.rpt -pb D_divisor_wrapper_timing_summary_routed.pb -rpx D_divisor_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file D_divisor_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file D_divisor_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file D_divisor_wrapper_bus_skew_routed.rpt -pb D_divisor_wrapper_bus_skew_routed.pb -rpx D_divisor_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 5118.043 ; gain = 0.000 ; free physical = 264 ; free virtual = 50169
Wrote PlaceDB: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5118.043 ; gain = 0.000 ; free physical = 264 ; free virtual = 50169
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5118.043 ; gain = 0.000 ; free physical = 264 ; free virtual = 50169
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5118.043 ; gain = 0.000 ; free physical = 263 ; free virtual = 50170
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5118.043 ; gain = 0.000 ; free physical = 263 ; free virtual = 50170
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5118.043 ; gain = 0.000 ; free physical = 261 ; free virtual = 50170
Write Physdb Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.05 . Memory (MB): peak = 5118.043 ; gain = 0.000 ; free physical = 261 ; free virtual = 50170
INFO: [Common 17-1381] The checkpoint '/home/gme/guilherme.manske/ip/divisor/vivado/divisor/divisor.runs/impl_1/D_divisor_wrapper_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Tue Jan 14 16:48:22 2025...
