<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="altera_fxp_functions_191/sim/Fix_Div_altera_fxp_functions_191_fy4uury_memoryC1_uid77_invTabGen_lutmem.hex"
   type="HEX"
   library="altera_fxp_functions_191" />
 <file
   path="altera_fxp_functions_191/sim/Fix_Div_altera_fxp_functions_191_fy4uury_memoryC0_uid74_invTabGen_lutmem.hex"
   type="HEX"
   library="altera_fxp_functions_191" />
 <file
   path="altera_fxp_functions_191/sim/Fix_Div_altera_fxp_functions_191_fy4uury_memoryC2_uid80_invTabGen_lutmem.hex"
   type="HEX"
   library="altera_fxp_functions_191" />
 <file
   path="altera_fxp_functions_191/sim/Fix_Div_altera_fxp_functions_191_fy4uury_memoryC3_uid83_invTabGen_lutmem.hex"
   type="HEX"
   library="altera_fxp_functions_191" />
 <file
   path="altera_fxp_functions_191/sim/dspba_library_package.vhd"
   type="VHDL"
   library="altera_fxp_functions_191" />
 <file
   path="altera_fxp_functions_191/sim/dspba_library.vhd"
   type="VHDL"
   library="altera_fxp_functions_191" />
 <file
   path="altera_fxp_functions_191/sim/Fix_Div_altera_fxp_functions_191_fy4uury.vhd"
   type="VHDL"
   library="altera_fxp_functions_191" />
 <file
   path="sim/Fix_Div.v"
   type="VERILOG"
   library="Fix_Div"
   hasInlineConfiguration="true" />
 <topLevel name="Fix_Div.Fix_Div" />
 <deviceFamily name="stratix10" />
</simPackage>
