<!doctype html>
<html lang="zh-Hans" dir="ltr" class="docs-wrapper docs-doc-page docs-version-current plugin-docs plugin-id-default docs-doc-id-standards/semi/semi-chapter-001">
<head>
<meta charset="UTF-8">
<meta name="generator" content="Docusaurus v2.4.1">
<title data-rh="true">æ–‡æ¡£æ ‡é¢˜ | åŠå¯¼ä½“çŸ¥è¯†æ–‡æ¡£åº“</title><meta data-rh="true" name="viewport" content="width=device-width,initial-scale=1"><meta data-rh="true" name="twitter:card" content="summary_large_image"><meta data-rh="true" property="og:url" content="https://moxixuan.github.io/semiconductor-docs/docs/standards/semi/semi-chapter-001"><meta data-rh="true" name="docusaurus_locale" content="zh-Hans"><meta data-rh="true" name="docsearch:language" content="zh-Hans"><meta data-rh="true" name="docusaurus_version" content="current"><meta data-rh="true" name="docusaurus_tag" content="docs-default-current"><meta data-rh="true" name="docsearch:version" content="current"><meta data-rh="true" name="docsearch:docusaurus_tag" content="docs-default-current"><meta data-rh="true" property="og:title" content="æ–‡æ¡£æ ‡é¢˜ | åŠå¯¼ä½“çŸ¥è¯†æ–‡æ¡£åº“"><meta data-rh="true" name="description" content="CONTENTS Equipment Automation Hardware Equipment Automation Software Facilities Flat Panel Display Gases Materials Microlithography Packaging Process Chemicals Safety Guidelines Silicon Materials &amp;..."><meta data-rh="true" property="og:description" content="CONTENTS Equipment Automation Hardware Equipment Automation Software Facilities Flat Panel Display Gases Materials Microlithography Packaging Process Chemicals Safety Guidelines Silicon Materials &amp;..."><link data-rh="true" rel="canonical" href="https://moxixuan.github.io/semiconductor-docs/docs/standards/semi/semi-chapter-001"><link data-rh="true" rel="alternate" href="https://moxixuan.github.io/semiconductor-docs/docs/standards/semi/semi-chapter-001" hreflang="zh-Hans"><link data-rh="true" rel="alternate" href="https://moxixuan.github.io/semiconductor-docs/docs/standards/semi/semi-chapter-001" hreflang="x-default"><link rel="stylesheet" href="/semiconductor-docs/assets/css/styles.bfb47696.css">
<link rel="preload" href="/semiconductor-docs/assets/js/runtime~main.d8edb667.js" as="script">
<link rel="preload" href="/semiconductor-docs/assets/js/main.3df90eb6.js" as="script">
</head>
<body class="navigation-with-keyboard">
<script>!function(){function t(t){document.documentElement.setAttribute("data-theme",t)}var e=function(){var t=null;try{t=new URLSearchParams(window.location.search).get("docusaurus-theme")}catch(t){}return t}()||function(){var t=null;try{t=localStorage.getItem("theme")}catch(t){}return t}();t(null!==e?e:"dark")}()</script><div id="__docusaurus">
<div role="region" aria-label="è·³åˆ°ä¸»è¦å†…å®¹"><a class="skipToContent_fXgn" href="#__docusaurus_skipToContent_fallback">è·³åˆ°ä¸»è¦å†…å®¹</a></div><nav aria-label="ä¸»å¯¼èˆª" class="navbar navbar--fixed-top navbar--dark"><div class="navbar__inner"><div class="navbar__items"><button aria-label="åˆ‡æ¢å¯¼èˆªæ " aria-expanded="false" class="navbar__toggle clean-btn" type="button"><svg width="30" height="30" viewBox="0 0 30 30" aria-hidden="true"><path stroke="currentColor" stroke-linecap="round" stroke-miterlimit="10" stroke-width="2" d="M4 7h22M4 15h22M4 23h22"></path></svg></button><a class="navbar__brand" href="/semiconductor-docs/"><b class="navbar__title text--truncate">âš¡ åŠå¯¼ä½“çŸ¥è¯†åº“</b></a><a class="navbar__item navbar__link" href="/semiconductor-docs/docs/ic-design/intro">èŠ¯ç‰‡è®¾è®¡</a><a class="navbar__item navbar__link" href="/semiconductor-docs/docs/process/intro">å·¥è‰ºåˆ¶é€ </a><a class="navbar__item navbar__link" href="/semiconductor-docs/docs/eda-tools/intro">EDAå·¥å…·</a><a aria-current="page" class="navbar__item navbar__link navbar__link--active" href="/semiconductor-docs/docs/standards/intro">åè®®æ ‡å‡†</a><a class="navbar__item navbar__link" href="/semiconductor-docs/blog">æŠ€æœ¯åšå®¢</a></div><div class="navbar__items navbar__items--right"><a href="https://github.com/your-org/semiconductor-docs" target="_blank" rel="noopener noreferrer" class="navbar__item navbar__link">GitHub<svg width="13.5" height="13.5" aria-hidden="true" viewBox="0 0 24 24" class="iconExternalLink_nPIU"><path fill="currentColor" d="M21 13v10h-21v-19h12v2h-10v15h17v-8h2zm3-12h-10.988l4.035 4-6.977 7.07 2.828 2.828 6.977-7.07 4.125 4.172v-11z"></path></svg></a><div class="searchBox_ZlJk"></div></div></div><div role="presentation" class="navbar-sidebar__backdrop"></div></nav><div id="__docusaurus_skipToContent_fallback" class="main-wrapper mainWrapper_z2l0 docsWrapper_BCFX"><button aria-label="å›åˆ°é¡¶éƒ¨" class="clean-btn theme-back-to-top-button backToTopButton_sjWU" type="button"></button><div class="docPage__5DB"><aside class="theme-doc-sidebar-container docSidebarContainer_b6E3"><div class="sidebarViewport_Xe31"><div class="sidebar_njMd"><nav aria-label="æ–‡æ¡£ä¾§è¾¹æ " class="menu thin-scrollbar menu_SIkG"><ul class="theme-doc-sidebar-menu menu__list"><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret menu__link--active" aria-expanded="true" href="/semiconductor-docs/docs/standards/intro">åè®®ä¸æ ‡å‡†</a></div><ul style="display:block;overflow:visible;height:auto" class="menu__list"><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/semiconductor-docs/docs/standards/intro">åè®®ä¸æ ‡å‡†æ¦‚è¿°</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/semiconductor-docs/docs/standards/secs-e5">SECS-II æ ‡å‡†</a></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-2 menu__list-item"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret menu__link--active" aria-expanded="true" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-001">SEMIæ ‡å‡†åˆé›†</a></div><ul style="display:block;overflow:visible;height:auto" class="menu__list"><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-3 menu__list-item"><a class="menu__link menu__link--active" aria-current="page" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-001">Chapter 1</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-3 menu__list-item"><a class="menu__link" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-002">Chapter 2</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-3 menu__list-item"><a class="menu__link" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-003">Chapter 3</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-3 menu__list-item"><a class="menu__link" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-004">Chapter 4</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-3 menu__list-item"><a class="menu__link" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-005">Chapter 5</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-3 menu__list-item"><a class="menu__link" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-006">Chapter 6</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-3 menu__list-item"><a class="menu__link" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-007">Chapter 7</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-3 menu__list-item"><a class="menu__link" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-008">Chapter 8</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-3 menu__list-item"><a class="menu__link" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-009">Chapter 9</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-3 menu__list-item"><a class="menu__link" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-010">Chapter 10</a></li></ul></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-2 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" aria-expanded="false" tabindex="0" href="/semiconductor-docs/docs/standards/bus/amba-axi">æ€»çº¿åè®®</a></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-2 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" aria-expanded="false" tabindex="0" href="/semiconductor-docs/docs/standards/memory/ddr4-ddr5">å­˜å‚¨åè®®</a></div></li></ul></li></ul></nav></div></div></aside><main class="docMainContainer_gTbr"><div class="container padding-top--md padding-bottom--lg"><div class="row"><div class="col docItemCol_VOVn"><div class="docItemContainer_Djhp"><article><nav class="theme-doc-breadcrumbs breadcrumbsContainer_Z_bl" aria-label="é¡µé¢è·¯å¾„"><ul class="breadcrumbs" itemscope="" itemtype="https://schema.org/BreadcrumbList"><li class="breadcrumbs__item"><a aria-label="ä¸»é¡µé¢" class="breadcrumbs__link" href="/semiconductor-docs/"><svg viewBox="0 0 24 24" class="breadcrumbHomeIcon_YNFT"><path d="M10 19v-5h4v5c0 .55.45 1 1 1h3c.55 0 1-.45 1-1v-7h1.7c.46 0 .68-.57.33-.87L12.67 3.6c-.38-.34-.96-.34-1.34 0l-8.36 7.53c-.34.3-.13.87.33.87H5v7c0 .55.45 1 1 1h3c.55 0 1-.45 1-1z" fill="currentColor"></path></svg></a></li><li class="breadcrumbs__item"><span class="breadcrumbs__link">åè®®ä¸æ ‡å‡†</span><meta itemprop="position" content="1"></li><li class="breadcrumbs__item"><span class="breadcrumbs__link">SEMIæ ‡å‡†åˆé›†</span><meta itemprop="position" content="2"></li><li itemscope="" itemprop="itemListElement" itemtype="https://schema.org/ListItem" class="breadcrumbs__item breadcrumbs__item--active"><span class="breadcrumbs__link" itemprop="name">Chapter 1</span><meta itemprop="position" content="3"></li></ul></nav><div class="theme-doc-markdown markdown"><header><h1>æ–‡æ¡£æ ‡é¢˜</h1></header><div class="pdf-download-card"><div class="pdf-download-card__header"><div class="pdf-download-card__icon">ğŸ“¥</div><div class="pdf-download-card__title"><h3>ä¸‹è½½å®Œæ•´PDF</h3><p class="pdf-download-card__doc-title">Chapter 1</p></div></div><div class="pdf-download-card__info"><div class="pdf-download-card__meta"><span class="pdf-download-card__label">æ–‡ä»¶å¤§å°:</span><span class="pdf-download-card__value">0.67MB</span></div><div class="pdf-download-card__description">SEMIæ ‡å‡†æ–‡æ¡£ - Chapter 1ï¼Œå…±50é¡µ</div></div><div class="pdf-download-card__actions"><a href="/pdfs/semi/semi-chapter-001.pdf" class="pdf-download-card__button pdf-download-card__button--primary" download="semi-chapter-001.pdf"><span class="pdf-download-card__button-icon">â¬‡ï¸</span>ä¸‹è½½PDF</a></div></div><h1>æ–‡æ¡£æ ‡é¢˜</h1><p>CONTENTS
Equipment Automation Hardware
Equipment Automation Software
Facilities
Flat Panel Display
Gases
Materials
Microlithography
Packaging
Process Chemicals
Safety Guidelines
Silicon Materials &amp; Process Control
Traceability</p><p>Semiconductor Equipment and Materials International</p><p>SEMI INTERNATIONAL STANDARDS
EQUIPMENT AUTOMATION HARDWARE
Semiconductor Equipment and Materials International</p><p>SEMI E1-0697 Â© SEMI 1979, 2003 1
SEMI E1-0697 (Reapproved 1102)
E</p><p>SPECIFICATION FOR 3 inch, 100 mm, 125 mm, AND 150 mm PLASTIC
AND METAL WAFER CARRIERS
This specification was technically approved by the Global Physical Interfaces and Carriers Committee and is
the direct responsibility of the North American Physical Interfaces and Carriers Committee.  Current edition
approved  by  the  North  American  Physical  Interfaces  and  Carriers  Committee  on  July  21,  2002.    Initially
available  at  <a href="http://www.semi.org" target="_blank" rel="noopener noreferrer">www.semi.org</a>    October  2002;  to  be  published  November  2002.    Orignally  published  in  1979;
previously published June 1997.
E    The  designation  of  SEMI  E1  was  updated  during  the  0303  publishing  cycle  to  reflect  the  editorial
modification of SEMI E1.5 via PIP form.
1  Scope</p><ol><li>1          This     specification     covers     the     dimensional
requirements  for  plastic  and  metal  wafer  carriers  used
for the processing and handling of 3 inch, 100 mm, 125
mm,  and  150  mm  diameter  wafers.  The  specification
has   two   classifications:   General   Usage   and   Auto
Transport  Usage.  General  Usage  is  a  basic  guideline
that  covers  3  inch,  100  mm,  125  mm,  and  150  mm
wafer  sizes.  Auto  Transport  Usage  is  intended  to  meet
the   in-use   requirements   for   the   interface   of   wafer
carriers  with  automated  wafer  processing  equipment.
Auto Transport Usage covers the 125 mm and 150 mm
sizes.</li><li>2      To   meet   these   specifications,   carriers   must   be
manufactured  within  the  dimensional  limits  and  be
dimensionally stable within the specification when used
in accordance with manufacturersâ€™ recommendations.</li><li>3    This  standard  does  not  purport  to  address  safety
issues,   if   any,   associated   with   its   use.      It   is   the
responsibility  of  the  users  of  this  standard  to  establish
appropriate  safety  health  practices  and  determine  the
applicability or regulatory limitations prior to use.
NOTE 1:  Recommended  usage  should  be  agreed  to  between
user and supplier, since wafer carriers are manufactured from
a  number  of  different  materials  by  several  manufacturing
methods.
2  Terminology</li><li>1    For  a  pictorial  explanation  of  most  of  the  selected
definitions,  see  Figure  1.  Figure  1  symbols  are  defined
in Table 1.</li><li>2  Definitions</li><li>2.1  bar â€” (See â€œcrossbar.â€)</li><li>2.2  bar end â€” The end surface of the carrier that has
only one crossbar.</li><li>2.3  bar  radius  â€”  The  radius  nearest  the  bar  end  of
the  carrier  on  the  crossbar.  (See  Figure  1,  D5b,  Type
II.)</li><li>2.4  bar  web  â€”  The  mass  of  material  for  structural
support  which  may  or  may  not  be  present  on  the
crossbar. (See Figure 1, D5a, Type II.)</li><li>2.5  bar width â€” The distance or thickness of the bar
when  measured  perpendicular  to  the  top  face.  (See
Figure 1, D5b.)</li><li>2.6  cassette â€” (See â€œwafer carrier.â€)</li><li>2.7  crossbar  â€”  The  mass  of  material  connecting  the
two sides of the carrier at the bar end of the carrier.</li><li>2.8  edge perimeter distance â€” The distance from the
edge  of  the  wafer  to  the  top  face  of  the  carrier.  (See
Figure 1, D7.)</li><li>2.9  end  wall  â€”  The  wall  of  the  carrier  opposite  the
bar end of the carrier.</li><li>2.10  flange  â€”  Mass  of  material  on  the  exterior  and
perpendicular to the side walls.</li><li>2.11  hole â€” The area for the pin on another carrier to
enter for transferring wafers. (See Figure 1, C8.)</li><li>2.12  lot â€” (See â€œhole.â€)</li><li>2.13  parallelism   tolerance   â€”   The   minimum   and
maximum    dimension    allowance    for    the    opposite
pockets  to  vary  in  relation  to  their  distance  from  the
crossbar end of the carrier. (See Figure 1, D1.)</li><li>2.14  pin  â€”  The  mass  of  material  which  enters  the
hole  or  slot  of  another  carrier  for  transferring  wafer.
(See Figure 1, C7.)</li><li>2.15  pin   and   hole   center   distance   from   pocket
centerline  â€”The  distance  from  centerline  of  either  the
pin or hole to the closest pocket centerline. (See Figure
1, C9.)</li><li>2.16  pocket â€” The area in which the wafer is located
in the carrier.</li><li>2.17  pocket  centerline  â€”  The  imaginary  line  which
bisects each pocket.</li></ol><p>SEMI E1-0697 Â© SEMI 1979, 2003 2
2. 2.18  pocket  depth  â€”  The  distance  from  the  pocket
flat  to  its  own  pocket  nose,  not  to  the  opposite  pocket.
(See Figure 1, C2.)
2. 2.19  pocket flat â€” The width of the pocket along the
vertical  walls  at  its  narrowest  distance.  (See  Figure  1,
C3.)
2. 2.20  pocket  nose  â€”  The  top  of  the  mass  of  material
between adjacent pockets.
2. 2.21  pocket  nose  radius  â€”  The  radius  on  the  pocket
nose.
2. 2.22  pocket  size  â€”  The  distance  between  opposite
pocket flats. (See Figure 1, C4.)
2. 2.23  pocket  spacing  â€”  The  distance  between  pocket
centerlines. (See Figure 1, B2.)
2. 2.24  pocket  width  â€”  The  width  of  the  pocket  at  its
widest distance. (See Figure 1, C1.)
2. 2.25  top  face  â€”  The  plane  or  surface  of  the  carrier
from which side wafers enter into or out of the carrier.
2. 2.26  track   clearance   â€”   The   unobstructed   area
between  the  two  carrier  sides  on  the  bar  end.  (See
Figure 1, D6; Figure 1a, D6a, D6b, D6c.)
2. 2.27  wafer  carrier  â€”  A  device  for  the  holding  of
wafers  for  various  processing  steps  in  semiconductor
manufacturing.
2. 2.28  wafer  tilt  â€”  The  possible  unparallel  position  of
the  wafer  in  relation  to  the  bar  end  of  the  carrier  when
the  carrier  is  resting  on  the  bar  end.  (Not  shown  in
Figure 1.)
2. 2.29  wafer  transfer  â€”  The  act  of  relocating  wafers
from one carrier into another. This can be accomplished
by several methods.
Table 1  Symbols Outline General Usage
Figure 1
Reference
Description</p><p>Overall Dimensions
A1            Length
A2 Width (with/without flange)
A3 Height (excluding pin)</p><p>Capacity
B1 Pockets per carrier
B2             Pocket             spacing
B3 Center distance from the 1st to last pocket</p><p>Detail Dimensions
C1             Pocket             width
C2             Pocket             depth
C3             Pocket             flat
C4             Pocket             size
C5 Pin and hole location (width)
C6 Pin and hole location (length)
C7 Pin diameter and height
C8 Hole or slot
C9 Pin and hole center distance from pocket
center line</p><p>Machine Fit Specifications
D1 From the outside of the bar end to the
center line of the 1st pocket
D2 From the center line of the 1st pocket to the
closest point on the crossbar or web
D3 From the bar end of the carrier to the start
of the crossbar
D4 Center of the crossbar to the top face of the
carrier
D5            Crossbar            specifications
D5a Bar web width on type II crossbar, or width
of the type III crossbar
D5b           Bar           width
D6            Track            clearance
D7            Edge            perimeter            distance
Not shown â€” Wafer Tilt</p><p>SEMI E1-0697 Â© SEMI 1979, 2003 3</p><p>Figure 1
Wafer Carrier Outline â€”  General Usage
NOTE: Used in conjunction with Table 1.</p><p>Table 2  Symbols Outline For Auto Transport Usage
Specifications
Figure 1A
Reference
Description</p><p>Overall Dimensions
A1             Length
A2a Width (with flange)
A2b Body width (measured at the crossbar)
A3 Height (excluding pin)</p><p>Capacity
Figure 1A
Reference
Description
B1 Pockets per carrier
B2 Pocket spacing (non-accumulative)
B3 Center distance from the 1st to last pocket</p><p>Detail Dimensions
C1             Pocket             width
C2             Pocket             depth
C3             Pocket             flat
C4             Pocket             size</p><p>SEMI E1-0697 Â© SEMI 1979, 2003 4
Figure 1A
Reference
Description
C5 Center of pin to center of hole
C6 Center pin to pin and hole to hole
C7
Diameter of pin (2Ã—) times height of pin
C8 Diameter of hole
C9 Center of pin/hole to center of first pocket</p><p>Machine Fit Specifications
D1a From the outside plane of the bar end to
the center line of the 1st pocket opening
D1b            Slot            parallelism-coincident tolerance for
center line of slots
D2a From the center line of the 1st pocket to
the closest point on the crossbar or web
D2b From the center of the 25th pocket to the
closest point on the endwall
D3a The step from the bar end of the carrier to
the crossbar (the tolerance indicates
allowable bow)
D3b The step from the bar end of the carrier to
the crossbar (the tolerance indicates the
allowable deviation measured at a
maximum distance of 1/2&quot; from the
crossbar/sidewall junction)
D4a From the bottom of the carrier to the
center of the crossbar, measured at the bar
end of the carrier
D4b From the bottom of the carrier to the
center of a nominal 125 mm wafer,
measured with wafer in place and carrier
sitting on bottom
D5a Bar web width which is the mass of
material which may be present on the
crossbar and is measured perpendicular to
the top surface
D5b Bar width measured perpendicular to the
top surface
D5c From the bar end of the carrier to the
surface of the bar web (the tolerance
indicates allowable bow)
D6a Track clearance which is the unobstructed
area between the two carrier sides on the
bar end and the distance between the two
sides at the bottom of the carrier for the
entire length of the carrier
D6b On the bar end surface, the distance
between the two struts perpendicular to the
crossbar
D6c On the bar end surface, the thickness of
each of the two struts perpendicular to the
crossbar
D6d On the bar end surface, the length of each
of the two struts
perpendicular to and
Figure 1A
Reference
Description
extending above the crossbar
D6e On the bar end surface, the length of each
of the two  struts perpendicular to and
extending below the crossbar
D6f Radius allowed on the crossbar
D6g The overall width at the bottom of the
carrier measured within 3/8 inch from the
bottom
Wafer Tilt The allowable deviation of the wafer from
a parallel position in relation to the plane
of the bar end of the carrier, when said
wafer properly positioned and carrier is
resting on the bar end. Wafer is said to be
properly positioned when it is fully
inserted in pocket and is centered.
Wafer
Center
The allowable deviation of the center point
of the wafer from the center line to the
carrier (see Section A.A. Figure 5) when
carrier is resting on bottom and wafer is
fully inserted.</p><p>Detailed Dimensions</p><p>Handling Slots
D7
Dimensions
The handle slots are located on the bar end
and the opposite endwall of the carrier.
There are two slots on each end. These
slots are intended to be used as points for
engaging the carrier and picking it up.
Currently, these slots are used in both
manual and automated systems.
Dimensions D7a through D7d detail this
feature.</p><p>Pickup Flanges
D8
Dimensions
The pickup flanges are located on the
endwall of the carrier only. They are not
present on the bar end. There are two
flanges on the endwall. These flanges are
intended to be used for engaging the
carrier and picking it up. Currently, these
flanges are used in both manual and
automated systems. Dimensions D8a
through D8e detail this feature.</p><p>Center Alignment Features
D9
Dimensions
This feature is located on the bottom
sidewalls of the carrier. The center
alignment feature is used to find the
location of the first pocket. It is intended to
be used while the carrier is resting on its
bottom. This feature is used in conjunction
with wafer transfer machines and pick and
place equipment. Dimensions D9a through
D9k detail this feature.</p><p>SEMI E1-0697 Â© SEMI 1979, 2003 5</p><p>Figure 1A
Plastic &amp; Metal Wafer Carrier Auto Transport</p><p>SEMI E1-0697 Â© SEMI 1979, 2003 6
NOTICE: SEMI makes no warranties or representations as to the suitability of the standards set forth herein for any
particular  application.  The  determination  of  the  suitability  of  the  standard  is  solely  the  responsibility  of  the  user.
Users  are  cautioned  to  refer  to  manufacturerâ€™s  instructions,  product  labels,  product  data  sheets,  and  other  relevant
literature respecting any materials mentioned herein. These standards are subject to change without notice.
The  userâ€™s  attention  is  called  to  the  possibility  that  compliance  with  this  standard  may  require  use  of  copyrighted
material  or  of  an  invention  covered  by  patent  rights.  By  publication  of  this  standard,  SEMI  takes  no  position
respecting  the  validity  of  any  patent  rights  or  copyrights  asserted  in  connection  with  any  item  mentioned  in  this
standard. Users of this standard are expressly advised that determination of any such patent rights or copyrights, and
the risk of infringement of such rights, are entirely their own responsibility.</p><p>Copyright   by   SEMIÂ®   (Semiconductor   Equipment   and   Materials
International), 3081 Zanker Road, San Jose, CA 95134. Reproduction o
f
the  contents  in  whole  or  in  part  is  forbidden  without  express  written
consent of SEMI.</p><p>SEMI E1.1-0697 Â© SEMI 1983, 2002 1
SEMI E1.1-0697 (Reapproved 1102)
STANDARD FOR 3 inch PLASTIC AND METAL WAFER CARRIERS,
GENERAL USAGE
This standard was technically approved by the Global Physical Interfaces and Carriers Committee and is the
direct  responsibility  of  the  North  American  Physical  Interfaces  and  Carriers  Committee.    Current  edition
approved  by  the  North  American  Physical  Interfaces  and  Carriers  Committee  on  July  21,  2002.    Initially
available  at  <a href="http://www.semi.org" target="_blank" rel="noopener noreferrer">www.semi.org</a>    October  2002;  to  be  published  November  2002.    Orignally  published  in  1983;
previously published June 1997.</p><p>Figure 2
Reference
Metal Carrier with
Type I Crossbar
Plastic Carrier with
Type II or III Crossbar</p><p>Overall Dimensions</p><p>A1 144.02 mm (5.670 inch) max. X X
A2 93.73 mm (3.690 inch) max. X X
A3 95.25 mm (3.750 inch) max. X X</p><p>Capacity</p><p>B1  25  X X
B2  4.76 mm Â± 0.25 mm (0.1875 inch Â± 0.010 inch)  X X
B3  114.30 mm Â± 0.25 mm (4.500 inch Â± 0.010 inch)  X X</p><p>Detail Dimensions</p><p>C1  (C3) + 0.50 mm (0.020 inch) min. X X
C2  9.53 mm (0.375 inch) max./7.87 mm (0.310 inch) min. X X
C3  2.03 mm (0.080 inch) max./1.40 mm (0.055 inch) min. X X
C4  79.76 mm (3.140 inch) max./77.22 mm (3.040 inch) min. X X
C5  81.89 mm Â± 0.25 mm (3.224 inch Â± 0.010 inch) X X
C6  134.52 mm Â± 0.25 mm (5.296 inch Â± 0.010 inch) X X
C7  2.54 mm + 0.00 mm/â€“ 0.25 mm (0.100 inch + 0.000 inch/â€“ 0.010 inch)
by 3.43 mm Â± 0.38 mm (0.135 inch Â± 0.015 inch) (0.110 inch)
X                                 X
C8  2.79 mm + 0.51 mm/â€“ 0.00 mm
(0.110 inch + 0.020 inch/â€“ 0.000 inch)
X                                 X
C9  10.11 mm Â± 0.25 mm (0.398 inch Â± 0.010 inch) X X
D1  14.55 mm Â± 0.25 mm (0.573 inch Â± 0.010 inch) or
13. 97 mm Â± 0.25 mm (0.550 inch Â± 0.010 inch)
Parallelism inclusive of all pockets Â± 0.25 mm (0.10 inch).
X
N/A
N/A
X
D2  3.18 mm (0.125 inch)  X X
D3  1.57 mm (0.062 inch) max.  X X
D4  47.63 mm Â± 0.25 mm (1.875 inch Â± 0.010 inch) N/A X
or 41.28 mm Â± 0.25 mm (1.625 inch Â± 0.010 inch) N/A X
D5  Crossbar specifications
D5a  22.23 mm (0.875 inch) max.  N/A X
D5b  6.35 mm + 0.00 mm/â€“ 0.38 mm
(0.250 inch + 0.000 inch/â€“ 0.015 inch)
X                                 X
D6  38.10 mm (1.500 inch) min. X X
D7  1.57 mm (0.062 inch) min. X X
Wafer Tilt  0.45 mm (0.081 inch) max. X X
Usage Note: Because of the range of wafer carrier designs and wafer carrier feature tolerances allowed by this standard, and because of the range
of wafer shapes and tolerances allowed by the wafer dimensional standards, not every possible SEMI Standards wafer carrier is compatible with
every possible SEMI Standard wafer. Please verify the compatibility of your specific wafer and carrier with the respective vendors.</p><p>SEMI E1.1-0697 Â© SEMI 1983, 2002 2</p><p>Figure 2
3 inch Plastic and Metal Wafer Carrier â€” General Usage</p><p>NOTICE: SEMI makes no warranties or representations as to the suitability of the standards set forth herein for any
particular  application.  The  determination  of  the  suitability  of  the  standard  is  solely  the  responsibility  of  the  user.
Users  are  cautioned  to  refer  to  manufacturerâ€™s  instructions,  product  labels,  product  data  sheets,  and  other  relevant
literature respecting any materials mentioned herein. These standards are subject to change without notice.
The  userâ€™s  attention  is  called  to  the  possibility  that  compliance  with  this  standard  may  require  use  of  copyrighted
material  or  of  an  invention  covered  by  patent  rights.  By  publication  of  this  standard,  SEMI  takes  no  position
respecting  the  validity  of  any  patent  rights  or  copyrights  asserted  in  connection  with  any  item  mentioned  in  this
standard. Users of this standard are expressly advised that determination of any such patent rights or copyrights, and
the risk of infringement of such rights, are entirely their own responsibility.</p><p>Copyright   by   SEMIÂ®   (Semiconductor   Equipment   and   Materials
International),3081 Zanker Road, San Jose, CA 95134. Reproduction o
f
the  contents  in  whole  or  in  part  is  forbidden  without  express  written
consent of SEMI.</p><p>SEMI E1.2-0697 Â© SEMI 1983, 2002 1
SEMI E1.2-0697 (Reapproved 1102)
STANDARD FOR 100 mm PLASTIC AND METAL WAFER CARRIERS,
GENERAL USAGE
This standard was technically approved by the Global Physical Interfaces and Carriers Committee and is the
direct  responsibility  of  the  North  American  Physical  Interfaces  and  Carriers  Committee.    Current  edition
approved  by  the  North  American  Physical  Interfaces  and  Carriers  Committee  on  July  21,  2002.    Initially
available  at  <a href="http://www.semi.org" target="_blank" rel="noopener noreferrer">www.semi.org</a>    October  2002;  to  be  published  November  2002.    Orignally  published  in  1983;
previously published June 1997.</p><p>Figure 3
Reference
Metal Carrier with
Type I Crossbar
Plastic Carrier with
Type II or III Crossbar</p><p>Overall Dimensions</p><p>A1 144.02 mm (5.670 inch) max. X X
A2 125.48 mm (4.940 inch) max. X X
A3 114.30 mm (4.500 inch) max. X X</p><p>Capacity</p><p>B1         25         X         X
B2 4.76 mm Â± 0.25 mm (0.1875&quot; Â± 0.010&quot;) X X
B3 114.30 mm Â± 0.25 mm (4.500&quot; Â± 0.010&quot;) X X</p><p>Detail Dimensions</p><p>C1 (C3) + 0.51 mm (0.020 inch) min. X X
C2 11.18 mm (0.440) inch max./7.92 mm (0.312 inch) min. X X
C3 2.67 mm (0.105 inch) max./1.40 mm (0.055 inch) min.
or 2.03 mm (0.080 inch) max./1.40 mm (0.055 inch) min.
X                               N/A
N/A            X
C4 104.65 mm (4.120 inch) max./102.62 mm (4.040 inch) min. X X
C5 107.29 mm Â± 0.25 mm (4.224 inch Â± 0.010 inch) X X
C6 134.52 mm Â± 0.25 mm (5.296 inch Â± 0.010 inch) X X
C7 2.54 mm + 0.00 mm/â€“ 0.25 mm (0.100 inch + 0.000 inch/â€“ 0.010 inch)
by 3.43 mm Â± 0.38 mm (0.135 inch Â± 0.015 inch)
X                                 X
C8 3.05 mm + 0.25 mm/â€“ 0.00 mm (0.120 inch + 0.010 inch/â€“ 0.000 inch)X X
C9 10.11 mm Â± 0.25 mm (0.398 inch Â± 0.010 inch) X X
D1 14.55 mm Â± 0.25 mm (0.573 inch Â± 0.010 inch) or  X X
13. 97 mm Â± 0.25 mm (0.550 inch Â± 0.010 inch)
Parallelism Â± 0.25 mm (0.010 inch) inclusive of all pockets.
N/A                               X
D2 4.78 mm (0.188 inch) X X
D3 1.57 mm (0.062 inch) max. X X
D4 53.98 mm Â± 0.25 mm (2.125 inch Â± 0.10 inch) X X
D5         Crossbar         specifications
D5a 25.40 mm (1.000 inch) max. N/A X
D5b 6.35 mm + 0.00 mm/â€“ 0.38 mm (0.250 inch + 0.000 inch/â€“ 0.015 inch)X X
D6 60.33 mm (2.375 inch) min. X X
D7 1.57 mm (0.062 inch) min. X X
Wafer Tilt   0.51 mm (0.020 inch) max. X X
Usage Note: Because of the range of wafer carrier designs and wafer carrier feature tolerances allowed by this standard, and because of the range
of wafer shapes and tolerances allowed by the wafer dimensional standards, not every possible SEMI Standards wafer carrier is compatible with
every possible SEMI Standard wafer. Please verify the compatibility of your specific wafer and carrier with the respective vendors.</p><p>SEMI E1.2-0697 Â© SEMI 1983, 2002 2</p><p>Figure 3
100 mm Plastic and Metal Wafer Carrier General Usage</p><p>NOTICE: SEMI makes no warranties or representations as to the suitability of the standards set forth herein for any
particular  application.  The  determination  of  the  suitability  of  the  standard  is  solely  the  responsibility  of  the  user.
Users  are  cautioned  to  refer  to  manufacturerâ€™s  instructions,  product  labels,  product  data  sheets,  and  other  relevant
literature respecting any materials mentioned herein. These standards are subject to change without notice.
The  userâ€™s  attention  is  called  to  the  possibility  that  compliance  with  this  standard  may  require  use  of  copyrighted
material  or  of  an  invention  covered  by  patent  rights.  By  publication  of  this  standard,  SEMI  takes  no  position
respecting  the  validity  of  any  patent  rights  or  copyrights  asserted  in  connection  with  any  item  mentioned  in  this
standard. Users of this standard are expressly advised that determination of any such patent rights or copyrights, and
the risk of infringement of such rights, are entirely their own responsibility.</p><p>Copyright   by   SEMIÂ®   (Semiconductor   Equipment   and   Materials
International), 3081 Zanker Road, San Jose, CA 95134. Reproduction o
f
the  contents  in  whole  or  in  part  is  forbidden  without  express  written
consent of SEMI.</p><p>SEMI E1.3-0697 Â© SEMI 1983, 2002 1
SEMI E1.3-0697 (Reapproved 1102)
STANDARD FOR 125 mm PLASTIC AND METAL WAFER CARRIERS,
GENERAL USAGE
This standard was technically approved by the Global Physical Interfaces and Carriers Committee and is the
direct  responsibility  of  the  North  American  Physical  Interfaces  and  Carriers  Committee.    Current  edition
approved  by  the  North  American  Physical  Interfaces  and  Carriers  Committee  on  July  21,  2002.    Initially
available  at  <a href="http://www.semi.org" target="_blank" rel="noopener noreferrer">www.semi.org</a>    October  2002;  to  be  published  November  2002.    Orignally  published  in  1983;
previously published June 1997.</p><p>Figure 4
Reference
Metal
Carrier
with
Type I
Crossbar
Plastic
Carrier
with
Type II
Crossbar</p><p>Overall Dimensions</p><p>A1 See section for 20 or 25
capacity carriers.
X             X
A2 152.40 mm (6.000 inch) max. X X
A3 146.05 mm (5.75 inch) max. X X</p><p>Capacity</p><p>B1 See section for 20 or 25
capacity carriers.
X  X
B2 See section for 20 or 25
capacity carriers.
X  X
B3 See section for 20 or 25
capacity carriers.
X  X</p><p>Detail Dimensions</p><p>C1 (C3) + 0.50 mm (0.020 inch)
min.
X             X
C2 9.53 mm (0.375 inch) min./
12. 70 mm (0.500 inch) max.
X             X
C3 2.67 mm (0.105 inch) max./</p><ol><li>38 mm (0.055 inch) min. or</li><li>03 mm (0.080 inch) max./</li><li>38 mm (0.055 inch) min.
X</li></ol><p>N/A
N/A</p><p>X
C4 128.5 mm Â± 1.0 mm
(5.06 inch Â± 0.040 inch)
X             X
C5 See section for 20 or 25
capacity carriers.
X             X
C6 See section for 20 or 25
capacity carriers.
X             X
C7 3.56 mm + 0.50 mm â€“ 0.00
mm (0.140 inch + 0.000 inch â€“
0. 015 inch)
by 4.32 mm Â± 0.50 mm
(0.170 inch Â± 0.020 inch) high
X             X
C8 3.96 mm + 0.50 mm â€“ 0.00
mm (0.156 inch + 0.020 inch â€“
0. 000 inch)
X             X
C9 10.11 mm Â± 0.25 mm
(0.398 inch Â± 0.010 inch)
X             X</p><p>Machine Fit Specifications</p><p>D1 14.54 mm Â± 0.25 mm
(0.5725 inch Â± 0.010 inch) or
X             X</p><p>Figure 4
Reference
Metal
Carrier
with
Type I
Crossbar
Plastic
Carrier
with
Type II
Crossbar
13. 97 mm Â± 0.25 mm
(0.550 inch Â± 0.010 inch)
N/A           X
D2 4.76 mm (0.188 inch) min. X X
D3 1.57 mm (0.062 inch) max. X X
D4 68.25 mm Â± 0.25 mm
(2.687 inch Â± 0.10 inch)
X             X
D5       Crossbar       specifications       X       X
D5a 25.40 mm (1.000 inch) max. NA X
D5b 6.35 mm + 0.00 mm â€“ 0.38
mm (0.250 inch + 0.00 inch â€“
0. 15 inch)
X             X
D6       Track       clearance       specifications         X       X
D6a 66.68 mm (2.625 inch) min. X X
D6b 102.11 mm (4.020 inch) min. X X
D6c      45Â°      min.      X      X
D7 1.57 mm (0.062 inch) min. X X
Wafer Tilt 0.64 mm (0.025 inch) max. X X
The following applies to 20-capacity carriers with
6. 35 mm spacing:
A1 150.37 mm (5.920 inch) max.
B1       20       capacity
B2 6.35 mm Â± 0.25 mm
(0.250 inch Â± 0.010 inch)</p><p>B3 120.65 mm Â± 0.25 mm
(4.750 inch Â± 0.010 inch)</p><p>C5 132.69 mm Â± 0.38 mm
(5.224 inch Â± 0.015 inch)</p><p>C6 140.87 mm Â± 0.25 mm
(5.546 inch Â± 0.010 inch)</p><p>The following applies to 25-capacity carriers with
4. 76 mm spacing:
A1 144.02 mm (5.670 inch) max.
B1       25       capacity
B2 4.76 mm Â± 0.25 mm
(0.1875 inch Â± 0.010 inch)</p><p>B3 114.30 mm Â± 0.25 mm
(4.500 inch Â± 0.010 inch)</p><p>SEMI E1.3-0697 Â© SEMI 1983, 2002 2</p><p>Figure 4
Reference
Metal
Carrier
with
Type I
Crossbar
Plastic
Carrier
with
Type II
Crossbar
C5 130.66 mm Â± 0.38 mm
(5.144 inch Â± 0.015 inch)</p><p>C6 134.52 mm Â± 0.25 mm
(5.296 inch Â± 0.010 inch)</p><p>Usage Note: Because of the range of wafer carrier designs and wafer
carrier feature tolerances allowed by this standard, and because of the
range   of   wafer   shapes   and   tolerances   allowed   by   the   wafer
dimensional  standards,  not  every  possible  SEMI  Standards  wafer
carrier  is  compatible  with  every  possible  SEMI  Standard  wafer.
Please verify the compatibility of your specific wafer and carrier with
the respective vendors.</p><p>Figure 4
125 mm Plastic &amp; Metal Wafer Carrier â€” General Usage</p><p>SEMI E1.3-0697 Â© SEMI 1983, 2002 3
NOTICE: SEMI makes no warranties or representations as to the suitability of the standards set forth herein for any
particular  application.  The  determination  of  the  suitability  of  the  standard  is  solely  the  responsibility  of  the  user.
Users  are  cautioned  to  refer  to  manufacturerâ€™s  instructions,  product  labels,  product  data  sheets,  and  other  relevant
literature respecting any materials mentioned herein. These standards are subject to change without notice.
The  userâ€™s  attention  is  called  to  the  possibility  that  compliance  with  this  standard  may  require  use  of  copyrighted
material  or  of  an  invention  covered  by  patent  rights.  By  publication  of  this  standard,  SEMI  takes  no  position
respecting  the  validity  of  any  patent  rights  or  copyrights  asserted  in  connection  with  any  item  mentioned  in  this
standard. Users of this standard are expressly advised that determination of any such patent rights or copyrights, and
the risk of infringement of such rights, are entirely their own responsibility.</p><p>Copyright   by   SEMIÂ®   (Semiconductor   Equipment   and   Materials
International), 3081 Zanker Road, San Jose, CA 95134. Reproduction o
f
the  contents  in  whole  or  in  part  is  forbidden  without  express  written
consent of SEMI.</p><p>SEMI E1.4-0697 Â© SEMI 1984, 2002 1
SEMI E1.4-0697 (Reapproved 1102)
STANDARD FOR 125 mm PLASTIC AND METAL WAFER CARRIERS,
AUTO TRANSPORT USAGE
This standard was technically approved by the Global Physical Interfaces and Carriers Committee and is the
direct  responsibility  of  the  North  American  Physical  Interfaces  and  Carriers  Committee.    Current  edition
approved  by  the  North  American  Physical  Interfaces  and  Carriers  Committee  on  July  21,  2002.    Initially
available  at  <a href="http://www.semi.org" target="_blank" rel="noopener noreferrer">www.semi.org</a>    October  2002;  to  be  published  November  2002.    Orignally  published  in  1984;
previously published June 1997.
This    standard    is    intended    to    meet    the    in    use
requirements   necessary   for   the   interface   of   wafer
carriers  with  automated  wafer  processing  equipment.
Specifications  for  carriers  intended  for  general  use  are
outlined  in  SEMI  E1.3.  The  complete  specification  for
this product includes all general requirements of SEMI
E1.</p><p>Figure 5
Reference</p><p>Overall Dimensions
A1 143.38 mm Â± 0.25 mm (5.645 inch Â± 0.010 inch)
A2a 152.4 mm Â± 1.0 mm (6.00 inch Â± 0.04 inch)
A2b 135.9 mm Â± 1.0 mm (5.350 inch Â± 0.04 inch)
A3 146.05 mm Â± 0.76 mm (5.75 inch Â± 0.03 inch)</p><p>Capacity
B1        25        capacity
B2 4.76 mm Â± 0.08 mm (0.1875 inch Â± 0.003 inch)
B3 114.3 mm Â± 0.25 mm (4.500 inch Â± 0.010 inch)</p><p>Detail Dimensions
C1 10Â° Â± 2Â°
C2 11.18 mm Â± 0.38 mm (0.440 inch Â± 0.015 inch)
C3 1.52 mm Â± 0.08 mm (0.060 inch Â± 0.003 inch)
C4 128.52 mm Â± 1.0 mm (5.060 inch Â± 0.04 inch)
C5 130.66 mm Â± 0.38 mm (5.144 inch Â± 0.015 inch)
C6 134.52 mm Â± 0.25 mm (5.296 inch Â± 0.010 inch)
C7 3.56 mm â€“ 0.38 mm (0.140 + 0.000 inch/â€“ 0.015
inch) by 4.32 mm Â± 0.5 mm (0.170 inch Â± 0.020
inch) high
C8 3.96 mm + 0.5 mm/â€“ 0.0 mm(0.156 inch + 0.020
inch/â€“ 0.000 inch)
C9 10.11 mm Â± 0.25 mm (0.398 inch Â± 0.010 inch)</p><p>Machine Fit Specifications
D1a 14.53 mm Â± 0.13 mm (0.572 inch Â± 0.005 inch)
D1b  Â± 0.13 mm (Â± 0.005 inch)
D2a 4.78 mm (0.188 inch) min.
D2b 6.35 mm (0.250 inch) min.
D3a 1.53 mm Â± 0.77 mm (0.060 inch Â± 0.030 inch)
D3b 1.53 mm Â± 0.25 mm (0.060 inch Â± 0.010 inch)
D4a 77.80 mm Â± 0.51 mm (3.063 inch Â± 0.020 inch)
D4b 77.80 mm Â± 1.27 mm (3.063 inch Â± 0.050 inch)
Figure 5
Reference</p><p>D5a 25.40 mm Â± 0.25 mm (1.000 inch Â± 0.010 inch)
D5b 6.10 mm Â± 0.13 mm (0.240 inch Â± 0.005 inch)
D5c 5.33 mm Â± 0.76 mm (0.210 inch Â± 0.030 inch)
D6a 76.2 mm Â± 1.0 mm (3.00 inch Â± 0.04 inch)
D6b 107.44 mm Â± 0.76 mm (4.230 inch Â± 0.030 inch)
D6c 3.17 mm/6.35 mm (0.125 inch/0.250 inch)
min./max.
D6d 31.75 mm (1.25 inch) min.
D6e 31.75 mm (1.25 inch) min.
D6f 3.2 mm radius (0.125 inch radius) max.
D6g 85.34 mm Â± 1.0 mm (3.360 inch Â± 0.04 inch)
Wafer Tilt  Within Â± 0.38 mm (0.015 inch)
Wafer
Center
Horizontal
Within Â± 0.38 mm (0.015 inch)</p><p>Handling Slots
D7a 6.60 mm Â± 0.25 mm (0.260 inch Â± 0.010 inch)
D7b 5.59 mm Â± 0.25 mm (0.220 inch Â± 0.010 inch)
D7c 10Â° Â± 2Â°
D7d 5.99 mm Â± 0.25 mm (0.236 inch Â± 0.010 inch)</p><p>Pickup Flanges
D8a 133.35 mm Â± 1.0 mm (5.25 inch Â± 0.04 inch)
D8b 6.85 mm Â± 0.25 mm (0.270 inch Â± 0.010 inch)
D8c 5.1 mm (0.20 inch) min.
D8d 3.56 mm Â± 0.25 mm (0.140 inch Â± 0.010 inch)
D8e 68.33 mm Â± 0.5 mm (2.69 inch Â± 0.02 inch)</p><p>Center Alignment Feature
D9a 5.08 mm Â± 0.25 mm (0.200 inch Â± 0.010 inch)
D9b 1.27 mm Â± 0.05 mm (0.050 inch Â± 0.002 inch)
D9c       135Â°       included       angle
D9d 57.15 mm Â± 0.13 mm (2.250 inch Â± 0.005 inch)
Usage Note: Because of the range of wafer carrier designs and wafer
carrier feature tolerances allowed by this standard, and because of the
range   of   wafer   shapes   and   tolerances   allowed   by   the   wafer
dimensional  standards,  not  every  possible  SEMI  Standards  wafer
carrier  is  compatible  with  every  possible  SEMI  Standard  wafer.
Please verify the compatibility of your specific wafer and carrier with
the respective vendors.</p><p>SEMI E1.4-0697 Â© SEMI 1984, 2002 2</p><p>Figure 5
125 mm Plastic &amp; Metal Wafer Carrier â€” Auto Transport Usage</p><p>SEMI E1.4-0697 Â© SEMI 1984, 2002 3
NOTICE: SEMI makes no warranties or representations as to the suitability of the standards set forth herein for any
particular  application.  The  determination  of  the  suitability  of  the  standard  is  solely  the  responsibility  of  the  user.
Users  are  cautioned  to  refer  to  manufacturerâ€™s  instructions,  product  labels,  product  data  sheets,  and  other  relevant
literature respecting any materials mentioned herein. These standards are subject to change without notice.
The  userâ€™s  attention  is  called  to  the  possibility  that  compliance  with  this  standard  may  require  use  of  copyrighted
material  or  of  an  invention  covered  by  patent  rights.  By  publication  of  this  standard,  SEMI  takes  no  position
respecting  the  validity  of  any  patent  rights  or  copyrights  asserted  in  connection  with  any  item  mentioned  in  this
standard. Users of this standard are expressly advised that determination of any such patent rights or copyrights, and
the risk of infringement of such rights, are entirely their own responsibility.</p><p>Copyright   by   SEMIÂ®   (Semiconductor   Equipment   and   Materials
International), 3081 Zanker Road, San Jose, CA 95134. Reproduction o
f
the  contents  in  whole  or  in  part  is  forbidden  without  express  written
consent of SEMI.</p><p>SEMI E1.5-91 Â© SEMI 1984, 2003 1
SEMI E1.5-91 (Reapproved 1102)
E</p><p>STANDARD FOR 150 mm PLASTIC AND METAL WAFER CARRIERS,
GENERAL USAGE
This standard was technically approved by the Global Physical Interfaces and Carriers Committee and is the
direct  responsibility  of  the  North  American  Physical  Interfaces  and  Carriers  Committee.    Current  edition
approved  by  the  North  American  Physical  Interfaces  and  Carriers  Committee  on  July  21,  2002.    Initially
available  at  <a href="http://www.semi.org" target="_blank" rel="noopener noreferrer">www.semi.org</a>    October  2002;  to  be  published  November  2002.    Orignally  published  in  1984;
previously published February 1999.
E
This  document  was  editorially  modified  in  January  2003  to  correct  editorial  errors  that  were  introduced
into  the  document  in  earlier  editions.    Changes  were  made  to  the  table  header  and  the  last  two  rows  of  the
table.
Figure 6
Reference
Overall Dimensions
A1 143.4 mm + 0.64 mm/â€“ 0.5 mm
(5.645 inch + 0.025 inch/â€“ 0.020 inch)
A2 177.80 mm (7.000 inch) maximum
A3 171.40 mm (6.750 inch) maximum
B1        25
B2 4.76 mm Â± 0.25 mm (0.1875 inch Â± 0.010 inch)
B3 114.30 mm Â± 0.025 mm
(4.500 inch Â± 0.010 inch)
C1 (C3) + 0.50 mm (0.020 inch) minimum
C2 9.53 mm (0.375 inch) minimum /
12. 70 mm (0.500 inch) maximum
C3 1.52 mm  Â± 0.13 mm (0.060 inch Â± 0.005 inch)
for plastic
2. 03 mm + 0.00 mm/â€“ 0.50 mm (0.080 inch +
0. 000 inch/â€“ 0.020 inch) for metal
C4 153.5 mm Â± 1.0 mm (6.043 inch Â± 0.040 inch)
C5 156.0 mm Â± 0.5 mm (6.142 inch Â± 0.020 inch)
C6 134.52 mm Â± 0.25 mm (5.296 inch Â± 0.010 inch)
C7 3.56 mm + 0.13 mm/â€“ 0.38 mm (0.140 inch +
0. 005 inch/â€“ 0.015 inch) diameter by
4. 32 mm Â± 0.50 mm (0.170 inch Â± 0.020 inch)
high
C8 3.96 mm + 0.50 mm/â€“ 0.00 mm (0.156 inch +
0. 020 inch/â€“ 0.000 inch) diameter by
5. 0 mm (0.197 inch) minimum depth
Figure 6
Reference
Overall Dimensions
C9 10.11 mm Â± 0.25 mm (0.398 inch Â± 0.010 inch)
D1 14.54 mm Â± 0.25 mm (0.572 inch Â± 0.010 inch)
D2 4.57 mm (0.18 inch) minimum
D3 1.57 mm Â± 0.5 mm (0.062 inch Â± 0.020 inch)
D4a 79.76 mm Â± 0.50 mm (3.140 inch Â± 0.020 inch)
This specification is applicable only to full-depth
wafer carriers, i.e., the wafer sits below the top of
the carrier.
D4b On center within Â± 3.18 mm (Â± 0.125 inch)
This specification describes the center point of
the wafer in relationship to the centerline of the
crossbar (for a 150 mm nominal wafer).
D5a 25.40 mm + 0.0 mm/â€“ 0.5 mm
(1.000 inch + 0.000 inch/â€“ 0.020 inch)
D5b 6.35 mm + 0.00 mm/â€“ 0.38 mm
(0.250 inch + 0.000 inch/â€“ 0.020 inch)
D5c 4.45 mm Â± 0.75 mm (0.175 inch Â± 0.030 inch)
D6 76.2 mm (3.000 inch) minimum
Wafer Tilt  0.64 mm (0.025 inch) maximum
Usage Note: Because of the range of wafer carrier designs and wafer
carrier feature tolerances allowed by this standard, and because of the
range   of   wafer   shapes   and   tolerances   allowed   by   the   wafer
dimensional  standards,  not  every  possible  SEMI  Standards  wafer
carrier  is  compatible  with  every  possible  SEMI  Standard  wafer.
Please verify the compatibility of your specific wafer and carrier with
the respective vendors.</p><p>SEMI E1.5-91 Â© SEMI 1984, 2003 2</p><p>Figure 6
150 mm Plastic &amp; Metal Wafer Carrier General Usage</p><p>NOTICE: SEMI makes no warranties or representations as to the suitability of the standards set forth herein for any
particular  application.  The  determination  of  the  suitability  of  the  standard  is  solely  the  responsibility  of  the  user.
Users  are  cautioned  to  refer  to  manufacturerâ€™s  instructions,  product  labels,  product  data  sheets,  and  other  relevant
literature respecting any materials mentioned herein. These standards are subject to change without notice.
The  userâ€™s  attention  is  called  to  the  possibility  that  compliance  with  this  standard  may  require  use  of  copyrighted
material  or  of  an  invention  covered  by  patent  rights.  By  publication  of  this  standard,  SEMI  takes  no  position
respecting  the  validity  of  any  patent  rights  or  copyrights  asserted  in  connection  with  any  item  mentioned  in  this
standard. Users of this standard are expressly advised that determination of any such patent rights or copyrights, and
the risk of infringement of such rights, are entirely their own responsibility.</p><p>Copyright   by   SEMIÂ®   (Semiconductor   Equipment   and   Materials
International),3081 Zanker Road, San Jose, CA 95134. Reproduction o
f
the  contents  in  whole  or  in  part  is  forbidden  without  express  written
consent of SEMI.</p><p>SEMI E1.9-0701
E2
Â© SEMI 1994, 2004 1
SEMI E1.9-0701
E2</p><p>MECHANICAL SPECIFICATION FOR CASSETTES USED TO
TRANSPORT AND STORE 300 mm WAFERS
This  specification  was  technically  approved  by  the  Global  Physical  Interfaces  &amp;  Carriers  Committee  and  is
the  direct  responsibility  of  the  North  American  Physical  Interfaces  &amp;  Carriers  Committee.  Current  edition
approved by the North American Regional Standards Committee on March 22 and April 30, 2001.  Initially
available  at  <a href="http://www.semi.org" target="_blank" rel="noopener noreferrer">www.semi.org</a>  May  2001;  to  be  published  July  2001.    Originally  published  in  1994;  previously
published June 1999.
E
This document was editorially modified in January 2003 to reflect the withdrawal of SEMI E44.  Changes
were made to Sections 3.1, 4.2, 4.4, and 4.17.  This document was also editorially modified in May 2004 to
reflect the withdrawal of SEMI E19.5.  Changes were made to Section 7.1.
1  Purpose</p><ol><li>1      This   standard   specifies   the   cassettes   used   to
transport    and    store    300    mm    wafers    in    an    IC
manufacturing  facility.  This  includes  both  manual  and
auto-transport  use  as  well  as  high-speed  extraction  of
the wafers in processing equipment.
2  Scope</li><li>1  This standard is intended to set an appropriate level
of    specification    that    places    minimal    limits    on
innovation       while       ensuring       modularity       and
interchangeability  at  all  mechanical  interfaces.  Most  of
the  requirements  given  in  this  specification  are  in  the
form  of  maximum  or  minimum  dimensions  wit  very
few  required  surfaces.    Only  the  mechanical  interfaces
for cassettes are specified; no materials requirements or
micro-contamination  limits  are  given.    However,  this
standard   has   been   written   so   that   both   metal   and
injection-molded  plastic  cassettes  can  be  manufactured
in conformance with it.</li><li>2    The  cassette  has  the  following  components  and
sub-components,  and  other  features.    A  â€œâ€ â€  symbol
indicates     components     or     features     that     include
dimensions   required   for   boxes   with   non-removable
cassettes.
Key:
â€¢ Required feature
â—Š Optional feature</li></ol><p>â€¢ 1 top domain
â€¢ 2 optical wafer sensing paths
â—Š 4 robotic handling flanges (optional)
â—Š 1 top cassette identification tag area (optional)
â€¢ 2  or  4  side  domains  (2  in  front  and  2  in  rear,  if
needed)
â€¢ supports  (for  13  or  25  wafers)  with  correct  wafer
pitch (10 mm) â€ 
â€¢ 1  optical  cassette  sensing  hole  on  each  front  side
domain
â—Š 1  side  cassette  identification  tag  area  on  front
right side domain only (optional)
â—Š features     that     prevent     wafer     creep-out
(optional)
â—Š 2  pentagonal  side  grip  pits  on  each  front  side
domain (optional)
â€¢ 1 bottom domain
â€¢ 2 optical wafer sensing paths
â€¢ 5 carrier sensing pads â€ 
â€¢ 4 info pads â€ 
â€¢ 1 pod latch-pin hole
â€¢ 2 conveyor rails
â€¢ 2 fork-lift pick-up areas
â€¢ 2 fork-lift pin holes
â€¢ 3  features  that  mate  with  kinematic  coupling  pins
and provide a 10 mm lead in â€ 
â—Š 3  features  that  mate  with  kinematic  coupling
pins and provide a 15 mm lead in (optional)
â—Š 1   bottom   cassette   identification   tag   area
(optional)
â€¢ Other features
â€¢ multiple horizontal wafer sensing paths
â€¢ 2 end-effector exclusion zones â€ 
3  Referenced Documents
3. 1  SEMI Standards
SEMI E15 â€” Specification for Tool Load Port</p><p>SEMI E1.9-0701
E2
Â© SEMI 1994, 2004 2
SEMI E19 â€” Standard Mechanical Interface (SMIF)
SEMI E57 â€” Provisional Mechanical Specification for
Kinematic  Couplings  Used  to  Align  and  Support  300
mm Wafer Carriers
4  Terminology
4. 1  bilateral   datum   plane   â€”   a   vertical   plane   that
bisects  the  wafers  and  that  is  perpendicular  to  both  the
horizontal and facial datum planes (as defined in SEMI
E57).
4. 2  box â€” a protective portable container for a cassette
and/or substrate(s).
4. 3  carrier capacity â€” the number of substrates that a
carrier holds.
4. 4  cassette  â€”  an  open  structure  that  holds  one  or
more substrates.
4. 5  cassette bottom domain â€” volume (below z6 above
the horizontal datum plane) that contains the bottom of
the cassette.
4. 6  cassette sensing pads â€” surfaces on the bottom of
the cassette for triggering optical or mechanical sensors.
4. 7  cassette  side  domains  â€”  volumes  (from  z6  above
the   horizontal   datum   plane   to   z15   above   the   top
nominal wafer seating plane) that contain the mizo teeth
or  slots  that  support  the  wafer  and  the  supporting
columns on the sides and rear of the cassette.
4. 8  cassette  top  domain  â€”  volume  (higher  than  z15
above  the  top  wafer)  that  contains  the  top  of  the
cassette.
4. 9  conveyor  rails  â€”  parallel  edges  on  the  bottom  of
the   cassette   for   supporting   the   cassette   on   roller
conveyors.
4. 10  facial datum plane â€” a vertical plane that bisects
the  wafers  and  that  is  parallel  to  the  front  side  of  the
carrier (where wafers are removed or inserted). On tool
load  ports,  it  is  also  parallel  to  the  load  face  plane
specified in SEMI E15 on the side of the tool where the
carrier  is  loaded  and  unloaded  (as  defined  in  SEMI
E57).
4. 11  fork-lift  slots  â€”  rectangular  holes  (open  to  the
front and rear) in the bottom of the cassette for picking
up the cassette with a fork.
4. 12   front-opening  unified  pod  (FOUP)  â€”  a  box  (that
complies  with  SEMI  E47.1)  with  a  non-removable
cassette  (so  that  its  interior  complies  with  SEMI  E1.9)
and  with  a  front-opening  interface  (that  mates  with  a
FIMS port that complies with SEMI E62) (as defined in
SEMI E47.1).
4. 13  horizontal datum plane â€” a horizontal plane from
which  projects  the  kinematic-coupling  pins  on  which
the  carrier  sits.  On  tool  load  ports,  it  is  at  the  load
height   specified   in   SEMI   E15   and   might   not   be
physically  realized  as  a  surface  (as  defined  in  SEMI
E57).
4. 14   nominal  wafer  center  line  â€”  the  line  that  is
defined  by  the  intersection  of  the  two  vertical  datum
planes (facial and bilateral) and that passes through the
nominal  centers  of  the  seated  wafers  (which  must  be
horizontal  when  the  carrier  is  placed  on  the  coupling)
(as defined in SEMI E57).
4. 15   nominal  wafer  seating  plane  â€”  horizontal  plane
that bisects the wafer pick-up volume.
4. 16   optical  wafer  sensing  paths  â€”  lines  of  sight  for
optically  sensing  the  positions  of  the  wafers.  Several
horizontal  optical  wafer  sensing  paths  are  present  in
between  the  cassette  side  domains.  In  addition,  two
vertical  optical  wafer  sensing  paths  are  created  by
rectangular  exclusion  zones  in  the  front  of  the  cassette
top and bottom.
4. 17  pod   â€”   a   box   having   a   Standard   Mechanical
Interface (SMIF) per SEMI E19.
4. 18  process  batch  â€”  a  set  of  substrates  that  are
processed simultaneously in a process chamber.
4. 19    robotic   handling   flanges   â€”   four   horizontal
projections on top of the cassette for lifting and rotating
the cassette.
4. 20  sensor hole â€” an indentation on the bottom of the
cassette for inserting optical sensors.
4. 21   side  grip  pits  â€”  two  rectangular  indentations  on
each  side  of  the  cassette  for  lifting  and  rotating  the
cassette.
4. 22  transport  group  â€”  a  set  of  substrates  that  are
transported together between tools.
4. 23  virtual tracking unit â€” an entity (which could be
a  number  of  substrates  or  an  individual  die  or  mask
group)  that  the  factory  floor  control  system  treats  as  a
single unit for tracking purposes.
4. 24  wafer  carrier  â€”  any  cassette,  box,  pod,  or  boat
that contains wafers (as defined in SEMI E15).
4. 25   wafer  extraction  volume  â€”  the  open  space  for
extracting a wafer from the cassette.
4. 26  wafer  pick-up volume  â€”  the  space  that  contains
entire bottom of a wafer if the wafer has been pushed to
the rear of the cassette.
4. 27  wafer  set-down volume  â€”  the  open  space  for
inserting and setting down a wafer in the cassette.</p><p>SEMI E1.9-0701
E2
Â© SEMI 1994, 2004 3
5  Ordering Information
5. 1  Intended   Use   â€”   This   standard   is   intended   to
specify  300  mm  cassettes  over  a  reasonable  lifetime  of
use, not just those in new condition. For this reason, the
purchaser   needs   to   specify   a   time   period   and   the
number  and  type  of  uses  to  which  the  cassettes  will  be
put.  It  is  under  these  conditions  that  the  cassettes  must
remain  in  compliance  with  the  requirements  listed  in
Section 6.
5. 2  Temperature Ranges  â€”  The  purchaser  of  300  mm
cassettes  needs  to  specify  two  sets  of  temperatures  to
which  the  cassettes  might  be  exposed.  An  operating
temperature    range    is    the    set    of    environmental
temperatures  in  which  the  cassettes  will  remain  in
compliance with the requirements listed in Section 6. A
temporary temperature range is the set of environmental
temperatures  to  which  the  cassettes  can  be  exposed
such  that  when  the  cassettes  return  to  the  operating
temperature  range,  the  cassettes  will  be  in  compliance
with  the  requirements  listed  in  Section  6.  Limits  on
exposure   times   to   elevated   temperatures   should   be
specified.  Also,  the  purchaser  needs  to  specify  a  range
of temperatures for the wafers that might be inserted in
the cassettes.
5. 3   Info  Pad  Configurations  â€”  The  purchaser  of  300
mm  carriers  needs  to  specify  the  desired  info  pad
configuration    (up    or    down).        See    Appendix    1
(Application Notes).
6  Requirements
6. 1  Kinematic  Couplings  â€”  The  physical  alignment
interface  on  the  bottom  of  the  cassette  consists  of
features  (not  specified  in  this  standard)  that  mate  with
six  pins  underneath  as  defined  in  SEMI  E57.  Most  of
the  dimensions  of  the  cassette  are  determined  with
respect to the three orthogonal datum planes defined in
that  standard:  the  horizontal  datum  plane,  the  facial
datum  plane,  and  the  bilateral  datum  plane.  All  of  the
dimensions  for  the  cassette  are  bilaterally  symmetric
about  the  bilateral  datum  plane.  The  three  features  that
mate  with  the  pins  must  provide  a  lead-in  capability
that  corrects  a  cassette  misalignment  no  greater  than
r19   in   any   horizontal   direction.   However,   it   is
recommended    that    robots    placing    cassettes    on
kinematic   couplings   use   as   little   of   this   lead-in
capability as possible to avoid wear.
6. 2   Wafer  Orientation  and  Numbering  â€”  The  wafers
must  be  horizontal  when  the  carrier  is  placed  on  the
coupling,  and  the  wafers  are  numbered  in  increasing
order from bottom to top (so the bottom wafer is wafer
number  1,  the  next  wafer  up  is  wafer  number  2,  etc.).
After   processing   at   a   tool,   each   wafer   should   be
returned to the same slot from which it was taken.
6. 3  Cassette Sides â€” Figure 1 shows a cross-section of
the  horizontal  boundaries  of  the  cassette  side  domains
(which  contain  the  parts  of  the  cassette  higher  than  z6
above  the  horizontal  datum  plane  and  lower  than  z15
above  the  top  wafer).  In  this  and  following  figures,  the
most   heavy   lines   are   used   for   surfaces   that   have
tolerances  (not  surfaces  that  have  only  maximum  or
minimum  dimensions).  Table  1  defines  the  dimensions
shown  in  this  and  following  figures.  The  maximum
protrusions of any part of the cassette from the nominal
wafer  center  line  and  from  the  bilateral  datum  plane  is
r5 and x9, respectively. There are two optional side grip
pits  on  each  side.  For  optically  sensing  whether  a
cassette is properly in place, from left to right under the
bottom  wafer  is  an  optical  cassette  sensing  hole.  The
radius  of  this  hole  is  given  with  both  upper  and  lower
tolerances,  but  the  upper  tolerance  is  only  to  define  a
minimum aperture that must be met at only one section
on  each  side.  Other  than  through  the  optical  cassette
sensing  holes,  the  cassette  bottom  and  side  domains
must block any line of sight passing through both of the
two rectangles at x10 on each side bounded by z4, z20,
y2, and y3.
6. 4  Cassette  Top  â€”  Figure  2  shows  a  top  view  of  the
horizontal boundaries of the cassette top domain which
contains  any  part  of  the  cassette  higher  than  z15  above
the  top  nominal  wafer  plane.  The  top  robotic  handling
flanges  (optional),  the  side  grip  pits  (optional),  and
optical cassette sensing hole on the side can be seen in
Figure  3,  which  is  an  oblique  view  of  the  maximum
cassette dimensions (see Figure 14 to see how cassettes
need  not  take  up  all  of  that  volume).    The  maximum
radial  protrusions  of  the  cassette  top  in  the  front  and
rear  are  r6  and  r12,  respectively.  Dimensions  x6, x12
(shown  in  Figure  4),  and  y15  define  a  vertical  path  for
optically  sensing  wafers  through  the  top  and  bottom
domains.</p><p>SEMI E1.9-0701
E2
Â© SEMI 1994, 2004 4
r5
â‰¤170
r4
â‰¥170
boundary of
right rear cassette
side domain
boundary of
left rear cassette
side domain
front side of the cassette where wafers are accessed
boundary
of left front
cassette
side domain
y6
â‰¤152
wafer
pick-up area
y5
â‰¥120
y4
â‰¤85
x3 â‰¥125
x1
â‰¥50
x2
â‰¤75
boundary
of right front
cassette
side domain
reserved
for end-
effector
fingers
r1
â‰¤151
facial
datum
plane
bilateral datum plane
r2 =152
r3 â‰¥r2 + 1
wafer set-down and
extraction
volumes
y1 â‰¤ 3
y2 =10Â±1
y3 =10Â±1
side grip pit
(optional, see
section 6.3)
x4 â‰¥8
r9
=2.5Â±.5
optical cassette
sensing hole
x9 â‰¤167
x10 =166 Â±1
(at side grip pits)
y11
â‰¤85
+1
â€“0</p><p>Figure 1
Cassette Side Domains</p><p>x6
â‰¤112.5
y15
â‰¤95
boundary
of cassette
top domain
y16
=155 Â±1
r6
â‰¤157
facial
datum
plane
front side of the cassette where wafers are accessed
y4
â‰¤85
x1
â‰¥50
x5
=76Â±1
bilateral datum plane
r5
â‰¤170
optical wafer
sensing path
r11
=166 Â±1
y8
=2Â±0.5
y7
=2Â±0.5
x9 â‰¤167
r12
â‰¤152
x7 â‰¥12
robotic handling
flange (optional,
see section 6.4)</p><p>Figure 2
Cassette Top Domain</p><p>SEMI E1.9-0701
E2
Â© SEMI 1994, 2004 5</p><p>Figure 3
Oblique View of Maximum Cassette Dimensions</p><p>r8
=7.5Â±1
r7
â‰¥
15
y16
=155 Â±1
y23
â‰¤
140
kinematic pins
r5
â‰¤
170
boundary
of cassette
bottom domain
front side of the cassette where wafers are accessed
conveyor
surface
facial
datum
plane
r6
â‰¤
157
bilateral datum plane
x5
=76 Â±1
x16 =140Â±1
pod latch-pin hole
x15
â‰¤
132
fork-lift
pick-up
area
r10
=166Â±1
fork-lift
pin hole
x9
â‰¤
167
x6
â‰¤
112. 5
y15
â‰¤
95
optical wafer
sensing path
x12
â‰¥
125
x11 = 166</p><p>Figure 4
Cassette Bottom Domain</p><p>SEMI E1.9-0701
E2
Â© SEMI 1994, 2004 6
6. 5  Cassette  Bottom  â€”  Figure  4  shows  a  bottom  view
of  the  horizontal  boundaries  of  the  cassette  bottom
domain  (which  contains  any  part  of  the  cassette  lower
than z6  above  the  horizontal  datum  plane).  At  the
nominal wafer center line, a circular hole with a radius
of r7  must  be  present  (up  to  a  height  of  z5)  in  the
cassette bottom to avoid interfering with pod latch pins.
For  moving  the  cassette  on  roller  conveyors  and  for
picking up the cassette with a fork lift, the cassette must
have  surfaces  on  the  left  and  right  open  to  the  bottom
and  outside  bounded  by  x15, x16, r10, z3  and  z4.  A
cylindrical  section  of  radius  r8  and  axis  at  x11  on  the
facial datum plane must be clear up to a height of z22 to
hold the cassette firmly on the lifting forks by the use of
a cylindrical pin.
6. 6  Carrier Sensing  Pads  and  Info  Pads  â€”  When  the
cassette  is  fully  down,  the  carrier  sensing  pads  (shown
in  Figure  5)  must  be  z2  above  the  horizontal  datum
plane. It is recommended that the areas surrounding all
of  the  carrier  sensing  pads  be  designed  in  conjunction
with the features that mate with kinematic coupling pins
so  that  a  mechanical  sensor  pin  cannot  interfere  with
the  lead-in  function  of  the  kinematic  couplings.  Other
sensing  pads  (called  info  pads  and  given  letter  names)
communicate   information   about   the   carrier.   Carrier
types  that  might  need  differentiation  include  the  open
cassette,  the  front-opening  unified  pod  (FOUP),  the
single-wafer  interface  (SWIF),  and  the  front-opening
shipping  box  (FOSB)  in  both  13-wafer  and  25-wafer
capacities  (and  possibly  other  capacities  if  reduced-
pitch  versions  are  later  standardized).  Note  that  since
this is a bottom view, the positions of sensors on a load
port will be switched, with the sensor for info pad A on
the right and the sensor for info pad B on the left as one
faces the tool from the front.
6. 7  Vertical Dimensions â€” Figures 6 through 13 show
the vertical dimensions of the cassette. Note that z8 (the
height of the bottom nominal wafer seating plane above
the   horizontal   datum   plane)   and   z12   (the   distance
between  adjacent  nominal  wafer  seating  planes)  are
given  as  absolute  distances  with  no  tolerance.  This
means  that  the  sum  of  actual  height  variations  in  the
cassette  from  the  kinematic  coupling  to  the  supporting
features  holding  each  wafer  must  be  contained  within
the  tolerance  of  z10  with  no  further  stack-up  at  each
higher wafer. The method for meeting this requirement
is left up to the cassette supplier.
6. 7.1    The  open  space  for  the  wafer  set-down  volume
consists  of  a  cylindrical  section  with  radius  r2  and  a
main  axis  parallel  to  and  y1  in  front  of  the  nominal
wafer  center  line.  The  top  of  this  cylindrical  section  is
z11  above  the  nominal  wafer  seating  plane  and  its
bottom  is  z10  above  the  nominal  wafer  seating  plane.
The  implications  for  wafer  positioning  of  the  tolerance
on r2 are as follows. The wafers should be placed in the
cassette  within  a  circle  of  radius  corresponding  to  the
smaller  bound  on  r2  to  avoid  touching  the  edge  of  the
wafer  to  the  side  of  the  cassette.  Once  the  wafer  has
been  placed,  the  cassette  must  not  allow  a  wafer  to
move outside of a circle of radius corresponding to the
larger  bound  on  r2.  There  are  two  exceptions  to  this
limit  on  wafer  movement.  When  the  wafer  is  pushed
toward the rear of the cassette, the location of the wafer
is  defined  by  the  wafer  pick-up  volume  (see  Section
6. 7.3).  When  the  cassette  is  gently  tilted  forward  up  to
45Â°,  the  wafers  may  slide  forward,  but  it  is  recom-
mended  that  they  not  extend  further  than  y20  from  the
facial   datum   plane.   This   may   be   accomplished   by
designing  the  teeth  supporting  the  wafers  to  include  a
â€œwafer stopperâ€ at the front (as shown in Figure 11) that
is  outside  of  r2  and  under  z29.  Note  that  use  of  this
feature  will  reduce  the  height  of  the  wafer  extraction
volume.
6. 7.2    The  open  space  for  the  wafer  extraction  volume
includes a cylindrical section with radius r3 and a main
axis  parallel  to  and  y1  in  front  of  the  nominal  wafer
center  line.  The  top  of  this  cylindrical  section  is  z11
above the nominal wafer seating plane and its bottom is
z23  above  the  nominal  wafer  seating  plane.  The  wafer
extraction  volume  also  includes  the  extrusion  out  the
front  of  the  cassette  of  this  cylindrical  section  and  the
portion  of  the  wafer  set-down  volume  above  z29.  The
implications  for  wafer  extraction  of  the  definition  of
dimension r3 (r3 â‰¥ r2 + 1) are as follows. The cassette
must  give  an  extra  1  mm  (0.04  in.)  of  horizontal
clearance once the wafer is picked up from wherever it
ends  up  (within  the  bounds  of  r2)  after  transport  in  the
cassette.</p><p>SEMI E1.9-0701
E2
Â© SEMI 1994, 2004 7
x17 =17.5
x
14 =118.5
y19
=61.1
y
17
=27.5
x13 =88.5
front side of the cassette where wafers are accessed
carrier sensing
pads
facial
datum
plane
bilateral datum plane
y
10
=123.5
y
9
=92.5
y18 =40.2
r
13
â‰¥
2. 5
r13
â‰¥
2. 5
r13
â‰¥
2. 5
x21 =30x22 =70
r14
â‰¥
7. 5
info pad B
info pad C
info pad A
r17
â‰¥
10
x8 =12.5
info pad D</p><p>Figure 5
Carrier Sensing Pads in Bottom View</p><p>horizontal
datum
plane
z
8
=33
z
18
â‰¤
30
(to top)
z
15
â‰¥
13
z
6
â‰¤
21
z
12
=10
cross-
section in
Figure 1
detail in
Figure 7
detail in
Figure 8
y
11
â‰¤
85
y
15
â‰¤
95
y
16 =155 Â±1
y
6
â‰¤
152
y
23
â‰¤
140
y
5
â‰¥
120
y
4
â‰¤
85
facial datum plane
r
6
â‰¤
157</p><p>Figure 6
Side View of Cassette</p><p>SEMI E1.9-0701
E2
Â© SEMI 1994, 2004 8
facial datum plane
z14 =1Â±1
z18 â‰¤30
(to top of
cassette)
z21 =9Â±1
z13 =24Â±1
top
nominal
wafer
plane
z17
=26Â±1
y8 =2Â±0.5
y7 =2Â±0.5
y2 =10Â±1y3 =10Â±1
cross-section in
Figure 10
z24 =4Â±1
(to top of
flange)
z16 =9Â±1</p><p>Figure 7
Top Side View Detail</p><p>z
5
â‰¥
10
z
3
=7Â±1
z
9
=45Â±1
z
22
â‰¥
20
z
19
=24
z
7
=35Â±1
horizontal datum plane
z
6
â‰¤
21
z
4
=15Â±1
z
1
â‰¥
0
z
2
â‰¤
2
(at sensor pad)
z
20
=60Â±1
r
9 =2.5Â±0.5
r
8 =7.5Â±1
facial datum plane
y
2 =10Â±1
y
3 =10Â±1
r
7
â‰¥
15
cross-section in Figure 11</p><p>Figure 8
Bottom Side View Detail</p><p>SEMI E1.9-0701
E2
Â© SEMI 1994, 2004 9
cross-
section
in
Figure
1
detail in
Figure 12
detail in
Figure 10
horizontal datum plane
z8
=33
z5
â‰¥10
z18
â‰¤30
(to
top)
z15
â‰¥13
z6
â‰¤21
r7 â‰¥15
x1 â‰¥50
x2 â‰¤75
x6 â‰¤112.5
x12 â‰¥125
z12
=10
bilateral datum plane</p><p>Figure 9
Front View of Cassette</p><p>z
24 =4Â±1
(to top of
flange)
z
16 =9Â±1
z
14 =1Â±1
z
15
â‰¥
13
z
18
â‰¤
30
(to top)
z
11
â‰¥
6
z
21 =9Â±1
z
12 =10
x
3
â‰¥
125
bilateral
datum
plane
x
4
â‰¥
8
x
7
â‰¥
12
z
13 =24Â±1
z
23
â‰¤
3
r
11 =166Â±1 (at top robotic flange)
top
nominal
wafe
r
plane
z
17
=26Â±1
z
10 =Â±0.5
(height of
wafer bottom)
r
3
â‰¥
r
2 + 1
x
9
â‰¤
167
x
10 =166Â±1 (at side grip pits)
r
2 =152
+1
â€“0</p><p>Figure 10
Upper Cross-Section at Facial Datum Plane</p><p>SEMI E1.9-0701
E2
Â© SEMI 1994, 2004 10
Wafer
z10
=Â±0.5
z29
â‰¤
0. 7
z12 =10
z11
â‰¥
6
front side of the cassette where wafers are accessed</p><p>Figure 11
Optional Feature to Prevent Wafer Creep-Out</p><p>z3
=7Â±1
z9
=45Â±1
z8 =33
x3 â‰¥125
z12 =10
z12 =10
bilateral
datum
plane
z19
=24
z7
=35Â±1
horizontal datum plane
z6
â‰¤21
z4
=15Â±1
(if Ï‰=0)
z1 â‰¥0
z2 â‰¤2
(at sensor pad)
x9 â‰¤167
x10 =166Â±1 (at side grip pits)
x15 â‰¤132
x16 =140Â±1
z20
=60Â±1
r9 =2.5Â±0.5
r8 =7.5Â±1
x4 â‰¥8
bottom
nominal
wafer
plane
x11 =166 (to origin of r8)
z22
â‰¥20</p><p>Figure 12
Lower Cross-Section at Facial Datum Plane</p><ol start="6"><li>7.3  If a wafer is placed in the wafer set-down volume
and is then pushed toward the rear of the cassette, then
the entire bottom of the wafer must be contained in the
wafer  pick-up  volume.  However,  if  the  wafer  is  not
pushed toward the rear of the cassette (or the cassette is
not  tilted  back  during  transport),  then  the  wafer  may
only be somewhere within the wafer extraction volume.
The  wafer  pick-up  volume  is  defined  by  a  cylindrical
section  with  radius  r1  and  a  main  axis  at  the  nominal
wafer center line.  Its top and bottom are the upper and</li></ol><p>SEMI E1.9-0701
E2
Â© SEMI 1994, 2004 11
lower   tolerance   of   z10   around   the   nominal   wafer
seating plane.
6. 7.4      To   prevent   wafers   from   creeping   out   of   the
cassette  during  transport,  the  fork-lift  area  may  be
slanted so that the front of the cassette is higher than the
rear.  Specifically,  the  surface  defined  by  z4  may  be
rotated by an angle Ï‰ about the line where z4 intersects
y29  (as  shown  in  Figure  13).  Only  the  surface  behind
y29  may  be  rotated.  Thus,  the  height  of  z4  shown  in
Figure  12  might  only  be  defined  at  y29,  and  z4  can  be
greater than 15 Â± 1 behind y29. However, the flatness of
the  resulting  tilted  surface  must  still  fall  within  the
tolerance given for z4.
6. 8   Cassette  Identification  Tag  Area  â€”  The  following
areas are provided for putting identification tags on the
cassette.  Examples  of  such  tags  include  thin  electronic
modules  and  printed  labels  designed  to  be  read  by
either  humans  or  machines.  It  is  recommended  that
such  tags  be  contained  within  the  18  mm  by  60  mm
(0.71  in.  by  2.36  in.)  region  defined  when  the  bounds
are  tight.  It  is  also  recommended  that  if  such  tags  are
smaller than the minimum bounds of the tag area, they
should be centered within those bounds.
6. 8.1  An optional place for an identification tag on the
top of the cassette is shown in Figure 14. Although the
height  of  this  surface  is  not  specified,  the  surface  must
be  completely  visible  from  above.  The  parallelism  of
the  top  identification  tag  with  respect  to  the  horizontal
datum plane is given by z25. It is recommended that the
identification  tag  should  be  centered  on  the  bilateral
datum  plane  at  a  point  y21  behind  the  facial  datum
plane.
6. 8.2  An optional place for an identification tag on the
right-hand  side  of  the  cassette  is  shown  in  Figure  15
(where  â€œright-handâ€  is  defined  as  the  right  side  of  the
cassette  when  it  is  oriented  correctly  and  it  is  viewed
from  the  rear).  Although  the  left-right  location  of  this
surface is not specified, the surface must be completely
visible from the right of the cassette.  The parallelism of
the  side  identification  tag  with  respect  to  the  bilateral
datum plane is given by x27. It is recommended that the
identification tag should be centered on the facial datum
plane at a point z99 above the horizontal datum plane.
6. 8.3  An optional place for an identification tag on the
bottom of the cassette is shown in Figure 16. Although
the  height  of  this  surface  is  not  specified,  the  surface
must be completely visible from below. The parallelism
of  the  bottom  identification  tag  with  respect  to  the
horizontal   datum   plane   is   given   by   z25.   It   is
recommended   that   the   identification   tag   should   be
centered  on  the  bilateral  datum  plane  at  a  point  y22
behind the facial datum plane.</p><p>z4
=15Â±1
horizontal
datum
plane
y29 =89
(to axis of rotation)
facial datum plane
0Â° â‰¤ Ï‰ â‰¤ 2Â°
front side of the cassette where
wafers are accessed
z3
=7Â±1</p><p>Figure 13
Slanting of Fork-Lift Area</p><p>SEMI E1.9-0701
E2
Â© SEMI 1994, 2004 12
y26
â‰¥145
facial
datum
plane
front side of the cassette where wafers are accessed
y25
â‰¤127
bilateral datum plane
x25 â‰¥30
cassette
identification
tag area
y21
=136</p><p>Figure 14
Optional Top Cassette Identification Tag Area</p><p>z28
â‰¥124.5
horizontal
datum
plane
z27
â‰¤64.5
facial datum plane
y27
â‰¥9
y28
â‰¥9
cassette
identification
tag area
front side of the cassette where
wafers are accessed
z99
=94.5</p><p>Figure 15
Optional Side Cassette Identification Tag Area</p><p>SEMI E1.9-0701
E2
Â© SEMI 1994, 2004 13
x25 â‰¥30
y16
=155 Â±1
y24
â‰¤136
cassette
identification
tag area
front side of the cassette where wafers are accessed
facial
datum
plane
bilateral datum plane
y22
=145</p><p>Figure 16
Optional Bottom Cassette Identification Tag Area</p><ol start="6"><li>9   Pitch  and  Capacity â€” Table 2 shows the different
options with regard to the wafer pitch (spacing) and the
cassette  capacity.    Again,  no  tolerance  is  given  on  the
wafer pitch (z12), for reasons given in Section 6.7.</li><li>10   Inner  and  Outer  Radii  â€”  All  concave  features
may have a radius no greater than r15 to allow cleaning
and   to   prevent   contaminant   build-up.   All   required
convex  features  must  also  have  a  radius  of  r16  to
prevent  small  contact  patches  with  large  stresses  that
might cause wear and particles. Here a required feature
is  an  area  on  the  surface  of  the  carrier  specified  by  a
dimension  (or  intersections  of  dimensions)  that  has  a
tolerance and not just a maximum or minimum (such as
the rim of the fork-lift pin hole, the edges of the robotic
handling  flanges,  and  the  corners  at  the  rear  of  the
cassette top and bottom domains).</li><li>11   Vertical  Wafer  Access  â€”  This  standard  does  not
cover accessing wafers in a vertical orientation.
7  Related Documents</li><li>1  SEMI Standards
SEMI    E22.1    â€”    Cluster    Tool    Module    Interface
300  mm:  Transport  Module  End  Effector  Exclusion
Volume Standard
SEMI  E47.1  â€”  Provisional  Mechanical  Specification
for  Boxes  and  Pods  Used  to  Transport  and  Store  300
mm Wafers
SEMI  E62  â€”  Provisional  Specification  for  300  mm
Front-Opening Interface Mechanical Standard (FIMS)
SEMI E63 â€” Provisional Mechanical Specification for
300    mm    Box    Opener/Loader    to    Tool    Standard
(BOLTS-M) Interface
SEMI  E103  â€”  Provisional  Mechanical  Specification
for a 300 mm Single-Wafer Box System that Emulates
a FOUP
SEMI  M28  â€”  Specification  for  Developmental  300
mm Diameter Polished Single Crystal Silicon Wafers
SEMI M31 â€” Provisional Mechanical Specification for
Front-Opening  Shipping  Box  Used  to  Transport  and
Ship 300 mm Wafers</li></ol><p>SEMI E1.9-0701
E2
Â© SEMI 1994, 2004 14
Table 1  Cassette Dimensions
Symbol
Used
Figure
Number
Value Specified Datum Measured from Boundary or Feature Measured to
Ï‰
13                     0Â°                     minimum
2Â° maximum
horizontal datum plane fork-lift area
r1â€  1 151 mm (5.94 in.)
maximum
nominal wafer center line     outer edge of wafer pick-up volume
r2â€  1, 10 152 + 1 â€“ 0 mm
(5.99 + 0.03 â€“ 0 in.)
y1 in front of nominal
wafer center line
encroachment of cassette side domains on
wafer set-down volume
r3â€              1,             10             r2 + 1 mm (0.04 in.)
minimum
y1 in front of nominal
wafer center line
encroachment of cassette side domains on
wafer extraction volume
r4â€  1 170 mm (6.69 in.)
minimum
nominal wafer center line     encroachment of tools or front-opening box
on end effector exclusion zone between
front and rear cassette side domains
r5 1, 2, 4 170 mm (6.69 in.)
maximum
nominal wafer center line outside of cassette domains
r6 2, 4, 6 157 mm (6.18 in.)
maximum
nominal wafer center line front of cassette top and bottom domains
r7 4, 8, 9 15 mm (0.59 in.)
minimum
nominal wafer center line encroachment of cassette bottom domain on
pod latch-pin hole
r8 4, 8, 12 7.5 Â± 1 mm
(0.30 Â± 0.04 in.)
vertical line contained in
facial datum plane and
x11 from bilateral datum
plane
sides of fork-lift pin hole
r9 1, 8, 12 2.5 Â± 0.5 mm
(0.10 Â± 0.02 in.)
horizontal line contained
in facial datum plane and
z19 above horizontal
datum plane
surface of optical cassette sensing hole
r10 4 166 Â± 1 mm
(6.54 Â± 0.04 in.)
nominal wafer center line     cassette bottom outside of x15 and below
z22
r11â€¡ 2, 10 166 Â± 1 mm
(6.54 Â± 0.04 in.)
nominal wafer center line     outside of top robotic flange
r12 2 152 mm (5.98 in.)
maximum
nominal wafer center line     rear of the cassette top domain above the
area between the cassette side domains
r13<em> 5 2.5 mm (0.10 in.)
minimum
line segment along center
of cassette sensing pad
edge of cassette sensing pad
r14</em> 5 7.5 mm (0.30 in.)
minimum
intersection of x21 and
y10
edge of info pads A and B
r15 None 1 mm (0.04 in.)
maximum
not applicable all concave features (radius)
r16 None 2 Â± 1 mm
(0.08 Â± 0.04 in.)
not applicable all required convex features (radius)
r17* 5 10 mm (0.39 in.)
minimum
intersection of x22 and
y9
edge of info pads C and D
r19 None 10 mm (0.4 in.)
minimum (required)
15 mm (0.6 in.)
(recommended for
ergonomic reasons)
not applicable correctable cassette misalignment in any
horizontal direction
x1â€  1, 2, 9 50 mm (1.97 in.)
minimum
bilateral datum plane inside of rear cassette side domains and the
part of the cassette top domain above them
x2â€  1, 9 75 mm (2.95 in.)
maximum
bilateral datum plane outside of rear cassette side domains</p><p>SEMI E1.9-0701
E2
Â© SEMI 1994, 2004 15
Symbol
Used
Figure
Number
Value Specified Datum Measured from Boundary or Feature Measured to
x3â€  1, 10, 12 125 mm (4.92 in.)
minimum
bilateral datum plane inside of front cassette side domains
x4â€¡ 1, 10, 12 8 mm (0.31 in.)
minimum
farthest protrusion of
cassette from bilateral
datum plane
encroachment of cassette side domain on
side grip pits
x5 2, 4 76 Â± 1 mm
(2.99 Â± 0.04 in.)
bilateral datum plane outside of cassette top and bottom domains
above and below rear cassette side domains
x6 2, 4, 9 112.5 mm (4.43 in.)
maximum
bilateral datum plane encroachment of cassette top and bottom
domains on near side of vertical optical
wafer sensing paths
x7â€¡ 2, 10 12 mm (0.47 in.)
minimum
farthest protrusion of
cassette from bilateral
datum plane
encroachment of cassette top domain on
space underneath robotic handling flanges
x8<em> 5 12.5 mm (0.49 in.) bilateral datum plane end of line segment along center of center
cassette sensing pad
x9 1, 2, 4, 10,
12
167 mm (6.57 in.)
maximum
bilateral datum plane left and right side of cassette
x10â€¡ 1, 10, 12 166 Â± 1 mm
(6.54 Â± 0.04 in.)
bilateral datum plane rim of opening of side grip pits
x11 4, 12 166 mm (6.54 in.) bilateral datum plane origin of radius of fork-lift pin hole
x12 4, 9 125 mm (4.92 in.)
minimum
bilateral datum plane encroachment of cassette bottom domain on
far side of vertical optical wafer sensing
paths
x13</em> 5 88.5 mm (3.48 in.) bilateral datum plane near end of line segment along center of
front cassette sensing pads
x14<em> 5 118.5 mm (4.67 in.) bilateral datum plane far end of line segment along center of front
cassette sensing pads
x15 4, 12 132 mm (5.2 in.)
maximum
bilateral datum plane intersection of cassette bottom domain and
conveyor rail
x16 4, 12 140 Â± 1 mm
(5.51 Â± 0.04 in.)
(required)
140 Â± 0.25 mm
(5.512 Â± 0.010 in.)
(recommended for
roller conveyors)
bilateral datum plane end of conveyor rail and encroachment of
cassette bottom domain on fork-lift area
x17</em> 5 17.5 mm (0.69 in.) bilateral datum plane line segment along center of rear cassette
sensing pads
x21<em> 5 30 mm (1.18 in.) bilateral datum plane origin of radius r14 at center of info pads A
and B
x22</em> 5 70 mm (2.76 in.) bilateral datum plane origin of radius r17 at center of info pads C
and D
x25â€¡ 14, 16 30 mm (1.18 in.)
minimum
bilateral datum plane far end of top and bottom cassette
identification tag areas
x27 None Â± 1 mm (Â± 0.04 in.)
flatness over tag area
bilateral datum plane  surface of side cassette identification tag
area
y1â€  1 3 mm (0.12 in.)
maximum
facial datum plane origin of r2 and r3 on bilateral datum plane
y2â€¡ 1, 7, 8 10 Â± 1 mm
(0.39 Â± 0.04 in.)
facial datum plane front wall of side grip pits
y3â€¡ 1, 7, 8 10 Â± 1 mm
(0.39 Â± 0.04 in.)
facial datum plane rear wall of side grip pits</p><p>SEMI E1.9-0701
E2
Â© SEMI 1994, 2004 16
Symbol
Used
Figure
Number
Value Specified Datum Measured from Boundary or Feature Measured to
y4 1, 2, 6 85 mm (3.35 in.)
maximum
facial datum plane rear of front cassette side domains and the
part of the cassette top domain above them
y5â€  1, 6 120 mm (4.72 in.)
minimum
facial datum plane front of rear cassette side domains
y6 1, 6 152 mm (5.98 in.)
maximum
facial datum plane rear of rear cassette side domains
y7â€¡ 2, 7 2 Â± 0.5 mm
(0.08 Â± 0.02 in.)
facial datum plane rear side of top robotic handling flange
supports
y8â€¡ 2, 7 2 Â± 0.5 mm
(0.08 Â± 0.02 in.)
facial datum plane front side of top robotic handling flange
supports
y9<em> 5 92.5 mm (3.64 in.) facial datum plane front end of the line segment along center of
rear carrier sensing pads and origin of
radius r17 at center of info pads C and D
y10</em> 5 123.5 mm (4.86 in.) facial datum plane rear end of the line segment along center of
rear carrier sensing pads and origin of
radius r14 at center of info pads A and B
y11â€  1, 6 85 mm (3.35 in.)
maximum
facial datum plane front of front cassette side domains
y14â€¡ None 142 mm (5.59 in.)
maximum
facial datum plane front of the cassette top
y15 2, 4, 6 95 mm (3.74 in.)
maximum
facial datum plane encroachment of cassette top and bottom
domains on vertical optical wafer sensing
paths
y16 2, 4, 6, 16 155 Â± 1 mm
(6.10 Â± 0.04 in.)
facial datum plane rear end of cassette top and bottom domains
y17<em> 5 27.5 mm (1.08 in.) facial datum plane line segment along center of center cassette
sensing pad
y18 5 40.2 mm (1.58 in.) facial datum plane near end of line segment along center of
front cassette sensing pads
y19</em> 5 61.1 mm (2.41 in.) facial datum plane far end of line segment along center of front
cassette sensing pads
y20â€¡ None 158 mm (6.22 in.) facial datum plane maximum protrusion of wafers toward the
front of the cassette
y21 14 136 mm (5.35 in.)</p><p>facial datum plane recommended center of label on top
cassette identification tag area
y22 16 145 mm (5.71 in.)</p><p>facial datum plane recommended center of label on bottom
cassette identification tag area
y23 4, 6 140 mm (5.51 in.)
maximum
facial datum plane rear of cassette bottom domain outside of x5
y24â€¡ 16 136 mm (5.35 in.)
maximum
facial datum plane near side of bottom cassette identification
tag area
y25â€¡ 14 127 mm (5.00 in.)
maximum
facial datum plane near side of top cassette identification tag
area
y26â€¡ 14 145 mm (5.71 in.)
minimum
facial datum plane far side of top cassette identification tag
area
y27â€¡ 15 9 mm (0.35 in.)
minimum
facial datum plane front side of side cassette identification tag
area
y28â€¡ 15 9 mm (0.35 in.)
minimum
facial datum plane rear side of side cassette identification tag
area
y29 13 89 mm (3.50 in.) facial datum plane axis of rotation of fork-lift area
z1 8, 12 0 mm (0 in.) minimum horizontal datum plane bottom of cassette bottom domain</p><p>SEMI E1.9-0701
E2
Â© SEMI 1994, 2004 17
Symbol
Used
Figure
Number
Value Specified Datum Measured from Boundary or Feature Measured to
z2<em> 5, 8, 12 2 mm (0.08 in.)
maximum
horizontal datum plane bottom of carrier sensing pads and info pads
(when down) and advancing box sensing
pads (on FOUP only, see SEMI E47.1)
z3 8, 12 7 Â± 1 mm
(0.28 Â± 0.04 in.)
horizontal datum plane bottom of conveyor rail between x15 and
x16
z4 8, 12 15 Â± 1 mm
(0.59 Â± 0.04 in.)
horizontal datum plane cassette bottom outside of x16
z5 8, 9 10 mm (0.39 in.)
minimum)
horizontal datum plane top of pod latch-pin hole
z6â€  6, 8, 9, 12 21 mm (0.83 in.)
maximum
horizontal datum plane top of cassette bottom domain
z7â€¡ 8, 12 35 Â± 1 mm
(1.38 Â± 0.04 in.)
horizontal datum plane bottom point of bottom side grip pits
z8â€  6, 9, 12 33 mm (1.30 in.) horizontal datum plane bottom nominal wafer seating plane
z9â€¡ 8, 12 45 Â± 1 mm
(1.77 Â± 0.04 in.)
horizontal datum plane bottom of vertical sides of bottom side grip
pits
z10â€  10, 11 0 Â± 0.5 mm
(0.00 Â± 0.02 in.)
each nominal wafer
seating plane
entire bottom of the wafer
z11â€  10, 11 see Table 2 each nominal wafer
seating plane
encroachment of cassette side domains on
clearance above the wafer
z12â€  6, 9, 10,
11, 12
see Table 2 each nominal wafer
seating plane
adjacent nominal wafer seating planes
z13â€¡ 7, 10 24 Â± 1 mm
(0.94 Â± 0.04 in.)
top nominal wafer
seating plane
bottom wall of top side grip pits
z14â€¡ 7, 10 1 Â± 1 mm
(0.04 Â± 0.04 in.)
top nominal wafer
seating plane
top point of top side grip pits
z15â€  6, 9, 10 13 mm (0.51 in.)
minimum
top nominal wafer
seating plane
bottom of cassette top domain
z16â€¡ 7, 10 9 Â± 1 mm
(0.35 Â± 0.04 in.)
lowest point of underside
of top robotic flange
encroachment of cassette top domain on
space underneath robotic handling flange
z17â€¡ 7, 10 26 Â± 1 mm
(1.02 Â± 0.04 in.)
top nominal wafer
seating plane
bottom of top robotic handling flanges
z18 6, 7, 9, 10 30 mm (1.18 in.)
maximum
top nominal wafer
seating plane
top of cassette top domain
z19 8, 12 24 mm (0.94 in.) horizontal datum plane origin of radius of cassette sensing hole
z20â€¡ 8, 12 60 Â± 1 mm
(2.36 Â± 0.04 in.)
top nominal wafer
seating plane
top wall of bottom side grip pits
z21â€¡ 7, 10 9 Â± 1 mm
(0.35 Â± 0.04 in.)
top nominal wafer
seating plane
top of vertical sides of top side grip pits
z22 8, 12 20 mm (0.79 in.)
minimum
horizontal datum plane top of fork-lift pin hole and upper limit of
volume bounded by r10
z23â€  10 3 mm (0.12 in.)
maximum
each nominal wafer
seating plane
bottom of wafer extraction volume
z24â€¡ 7, 10 4 Â± 1 mm
(0.16 Â± 0.04 in.)
lowest point of underside
of top robotic flange
top of top robotic handling flange
z25â€¡ None Â± 1 mm (Â± 0.04 in.)
flatness over tag area
horizontal datum plane  surface of top and bottom cassette
identification tag areas
z26</em> 5 9 mm (0.35 in.)
minimum
horizontal datum plane bottom of info pads (when up)
z27â€¡ 15 64.5 mm (2.54 in.)
maximum
horizontal datum plane bottom end of side cassette identification tag
area</p><p>SEMI E1.9-0701
E2
Â© SEMI 1994, 2004 18
Symbol
Used
Figure
Number
Value Specified Datum Measured from Boundary or Feature Measured to
z28â€¡ 15 124.5 mm (4.90 in.)
minimum
horizontal datum plane top end of side cassette identification tag
area
z29 11 0.7 mm (0.028 in.)
maximum
each nominal wafer
seating plane
encroachment of cassette side domains
under wafer extraction volume
z99 15 94.5 mm (3.72 in.)</p><p>horizontal datum plane     recommended center of label on side
cassette identification tag area</p><ul><li>These dimensions define external features that are also required for boxes.
â€   These dimensions define internal features that are also required for boxes with non-removable cassettes.
â€¡  These dimensions define optional features.
Table 2  Pitch and Capacity Options
Option
Number
Cassette Capacity
(c)
Wafer Pitch
(z12)
Wafer Clearance
(z11)
Resulting Cassette Height
(z8 â€“ z1 + z12* (c â€“ 1) + z18)
1 13 wafers 10 mm
(0.39 in.)
6 mm (0.24 in.)
minimum
183 mm (7.20 in.) maximum
2 25 wafers 10 mm
(0.39 in.)
6 mm (0.24 in.)
minimum
303 mm (11.93 in.) maximum
3                  not                  yet                  defined
4                  not                  yet                  defined</li></ul><p>SEMI E1.9-0701
E2
Â© SEMI 1994, 2004 19
APPENDIX 1
APPLICATION NOTES
NOTE:  The  material  in  this  appendix  is  an  official  part  of
SEMI  E1.9  and  was  approved  by  full  letter  ballot  procedures
on   December   18,   1998.   The   recommendations   in   this
appendix are optional and are not required to conform to this
standard.
A1-1    The  cassette  capacity  is  intended  to  include  one
test  wafer.  It  is  recommended  that  process  equipment
be  designed  for  12  or  24  product  wafers,  but  tool
robotics should reach all slots.
NOTE:  The  carrier  capacity  need  not  be  the  same  as  the
transport  group  size,  the  process  batch  size,  or  the  virtual
tracking unit size.
A1-2    The  shape  of  the  features  holding  the  wafers  is
not  specified  in  this  standard.    However,  a  mizo  tooth
shape  (an  exaggerated  version  of  which  is  shown  in
Figure A1-1) is recommended.  It is also recommended
that  the  surface  that  touches  the  wafer  have  a  large
radius   to   minimize   stress   on   the   wafer   and   the
supporting   feature.      It   is   recommended   that   the
supporting  feature  touch  the  wafer  only  on  the  back
side  and  far  enough  away  from  the  edge  to  avoid
contact  with  the  wafer  notch  (if  any)  in  any  radial
orientation.
wafer
tooth</p><p>Figure A1-1
Mizo Tooth</p><p>A1-3    In  general,  it  is  recommended  that  the  wafer
notch  and/or  its  fiducial  identification  marks  be  kept
toward  the  front  of  the  cassette  and  the  front  of  the
cassette  top  extend  no  farther  than  y14  from  the  facial
datum plane, so that the identification marks on the top
wafer can be read without removing the wafer.
A1-4    Extra  clearance  (larger  than  the  pitch)  has  been
added   below   the   bottom   wafer   (for   non-random
sequential  access  to  the  wafers  with  a  faster  or  less
precise  robot)  and  above  the  top  wafer  (for  accessing
the wafers in a vertical orientation), see Section 6.11.
A1-5    If  wear  at  the  kinematic  couplings  is  a  concern
with  plastic  cassettes,  ceramic  or  metal  inserts  can  be
used for the mating features.
A1-6  Skewness, warp, rock, and stiffness are implicitly
defined in the geometric tolerances.
A1-7    To  increase  the  stability  of  the  cassette  on  the
kinematic  couplings,  the  points  on  the  cassette  bottom
that are the most distant from the lines connecting each
pair of coupling pins can be made as close as practical
to the horizontal datum plane so that the cassette cannot
tip very far off of the kinematic coupling pins.
A1-8    Figure  A1-2  shows  several  paths  for  optically
sensing  the  presence  and  planarity  of  wafers  in  the
cassette.  Also  shown  are  the  two  vertical  paths  for
sensing how far the wafers protrude.</p><p>Figure A1-2
Optical Sensing Paths</p><p>SEMI E1.9-0701
E2
Â© SEMI 1994, 2004 20
A1-9  Figure A1-3 shows a small-footprint cassette that
conforms  to  the  requirements  of  this  specification.  In
order to prevent such a small cassette from being set on
the  kinematic  couplings  in  the  wrong  orientation,  a
frame  such  as  shown  in  Figure  A1-4  can  be  placed
around  the  couplings.  In  order  to  not  interfere  with  the
kinematic  couplings  alignment  function,  the  frame  can
extend   no   further   than   r19   from   the   maximum
boundaries of a cassette.
NOTE:  If  the  bottom  of  the  cassette  does  not  extend  below
the  bottom  conveyor  rail,  the  conveyor  rail  may  become
contaminated and may distribute particles.</p><p>Figure A1-3
Small-Footprint Cassette</p><p>Figure A1-4
Frame to Prevent Misalignment</p><p>A1-10  Conveyor rail edges need to be well defined for
smooth  guidance  and  to  avoid  vibration.  Thus,  the
minimum   radius   on   the   edge   that   does   not   create
particles   is   recommended.   For   similar   reasons,   the
tolerance    on    conveyor    rail    parallelism    and    on
dimension x16  should  be  kept  as  small  as  possible  for
the materials used.
A1-11    Table  A1-1  can  be  used  for  communicating
which  optional  features  are  present  on  cassettes  that
comply with this specification.
A1-12    In  general,  info  pad  A  (on  the  lower  left  in
Figure 5) was intended to indicates
the carrier capacity
(the  number  of  wafers).    For  example,  info  pad  A  was
previously  defined  to  be  in  the  down  position  (at  z2
above  horizontal  datum  plane)  if  the  carrier  holds  13
wafers  and  was  previously  defined  to  be  in  the  up
position  (at  z26  above  horizontal  datum  plane)  if  the
carrier  holds  25  wafers.    Info  pad  A  is  intended  to  be
read with a mechanical switch or optical sensor.
A1-13    In  general,  info  pad  B  (on  the  lower  right  in
Figure  5)  was  intended  to  indicates
the  carrier  type
(cassette  or  box,  etc.).    For  example,  info  pad  B  was
previously  defined  to  be  in  the  down  position  (at  z2
above horizontal datum plane) if the carrier is a cassette
and  was  previously  defined  to  be  in  the  up  position  (at
z26  above  horizontal  datum  plane)  if  the  carrier  is  a
box.      Info   pad   B   is   intended   to   be   read   with   a
mechanical switch or optical sensor.
A1-14    Info  pads  C  and  D  (slightly  forward  and  to  the
outside  of  info  pads  A  and  B)  are  intended  to  show
whether the carrier is dedicated to the front-end-of-line
(FEOL)  part  of  the  fabrication  process  (before  any
metal layers have been deposited on the wafer) or to the
back-end-of-line (BEOL) part of the fabrication process
(during  which  metal  contamination  may  be  present).  If
such carrier differentiation is required by the user, info
pads  C  and  D  are  recommended  to  be  down  and  up
(respectively)  for  a  front-end-of-line  carrier  and  the
opposite for a back-end-of-line carrier. Info pads C and
D  are  intended  to  interact  with  a  mechanical  pin.    See
application note R1-2 in SEMI 15.1 for a discussion of
how  to  use  pins  to  differentiate  FEOL  and  BEOL
carriers.</p><p>SEMI E1.9-0701
E2
Â© SEMI 1994, 2004 21
Table A1-1  Open Cassette Optional Features Checklist
Section                            Optional                            Feature                            Choice
6. 9 carrier capacity (c)
13 wafers  or
25 wafers
6. 7.4 slant on 2 required fork-lift pick-up areas
angle Ï‰ = ____ (0Â° â‰¤ Ï‰ â‰¤ 2Â°)
6. 4 4 robotic handling flanges
yes or
no
6. 3 4 pentagonal side grip pits
yes or
no
6. 7.1 features that prevent wafer creep-out
yes or
no
6. 1 full 15 mm lead in provided by 3 features
that mate with kinematic coupling pins
primary kinematic coupling pins
yes or</p><p>no
and
secondary kinematic coupling pins
yes or</p><p>no
6. 8.1 top cassette identification tag area
yes or
no
6. 8.3 bottom cassette identification tag area
yes or
no
6. 8.2 side cassette identification tag area (on front
right side domain)
yes or
no</p><p>NOTICE:  These  standards  do  not  purport  to  address  safety  issues,  if  any,  associated  with  their  use.  It  is  the
responsibility  of  the  user  of  these  standards  to  establish  appropriate  safety  and  health  practices  and  determine  the
applicability of regulatory limitations prior to use. SEMI makes no warranties or representations as to the suitability
of the standards set forth herein for any particular application. The determination of the suitability of the standard is
solely  the  responsibility  of  the  user.    Users  are  cautioned  to  refer  to  manufacturer&#x27;s  instructions,  product  labels,
product  data  sheets,  and  other  relevant  literature  respecting  any  materials  mentioned  herein.  These  standards  are
subject to change without notice.
The  user&#x27;s  attention  is  called  to  the  possibility  that  compliance  with  this  standard  may  require  use  of  copyrighted
material  or  of  an  invention  covered  by  patent  rights.  By  publication  of  this  standard,  SEMI  takes  no  position
respecting  the  validity  of  any  patent  rights  or  copyrights  asserted  in  connection  with  any  item  mentioned  in  this
standard. Users of this standard are expressly advised that determination of any such patent rights or copyrights, and
the risk of infringement of such rights are entirely their own responsibility.</p><p>SEMI E1.9-0701
E2
Â© SEMI 1994, 2004 22
RELATED INFORMATION 1
NOTE:  This  related  information  is  not  an  official  part  of
SEMI E1.9, and it is not intended to modify or supersede the
standard  in  any  way.  This  information  was  inserted  by  the
North America Physical Interfaces and Carriers Committee to
alert  the  readers  to  potential  changes  to  this  provisional
standard.
R1-1    A  revision  ballot  will  be  submitted  to  insert  a
statement  that  application  of  info  pads  C  and  D  are
reserved   to   be   defined   by   the   user   (for   example,
distinguishing between FEOL and BEOL carriers).
NOTICE:  These  standards  do  not  purport  to  address
safety  issues,  if  any,  associated  with  their  use.  It  is  the
responsibility of the user of these standards to establish
appropriate  safety  and  health  practices  and  determine
the  applicability  of  regulatory  limitations  prior  to  use.
SEMI  makes  no  warranties  or  representations  as  to  the
suitability  of  the  standards  set  forth  herein  for  any
particular    application.    The    determination    of    the
suitability of the standard is solely the responsibility of
the user.  Users are cautioned to refer to manufacturer&#x27;s
instructions,  product  labels,  product  data  sheets,  and
other    relevant    literature    respecting    any    materials
mentioned   herein.   These   standards   are   subject   to
change without notice.
The  user&#x27;s  attention  is  called  to  the  possibility  that
compliance   with   this   standard   may   require   use   of
copyrighted  material  or  of  an  invention  covered  by
patent  rights.  By  publication  of  this  standard,  SEMI
takes  no  position  respecting  the  validity  of  any  patent
rights  or  copyrights  asserted  in  connection  with  any
item  mentioned  in  this  standard.  Users  of  this  standard
are  expressly  advised  that  determination  of  any  such
patent rights or copyrights, and the risk of infringement
of such rights are entirely their own responsibility.
Copyright   by   SEMIÂ®   (Semiconductor   Equipment   and   Materials
International),3081 Zanker Road, San Jose, CA 95134. Reproduction o
f
the  contents  in  whole  or  in  part  is  forbidden  without  express  written
consent of SEMI.</p><p>SEMI E2-93 Â© SEMI 1986, 2003 1
SEMI E2-93 (Withdrawn 1103)
SPECIFICATIONS FOR QUARTZ AND HIGH TEMPERATURE WAFER
CARRIERS
These  specifications  were  technically  reapproved  by  the  Physical  Interfaces  &amp;  Carriers  Committee  and  are
the  direct  responsibility  of  the  North  American  Physical  Interfaces  &amp;  Carriers  Committee.  Current  edition
approved  by  the  North  American  Regional  Standards  Committee  in  October  1998.  Initially  available  at
<a href="http://www.semi.org" target="_blank" rel="noopener noreferrer">www.semi.org</a>  February  1999;  to  be  published  February  1999.  Originally  published  in  1986;  previous
published revision in 1996.
NOTICE:  This  document  was  balloted  and  approved
for withdrawal in 2003.
1  Scope</p><ol><li>1          These     specifications     cover     the     dimensional
requirements  for  quartz  and  high  temperature  wafer
carriers   used   in   processing   wafers.   These   general
requirements   assist   in   the   compatibility   of   wafer
carriers    and    most    automated    wafer    processing
equipment.   Wafer   pre-orientation   is   recommended
before  transferring  wafers  into  quartz  carriers  to  avoid
interference  between  the  flat  fiducial(s)  and  carrier
slots.  These  standards  are  intended  to  promote  the
interchangeability  of  wafer  carriers  and  encourage  the
production    of    equipment    suitable    to    a    greater
percentage of the market.</li><li>2    The  design  definitions  of  SEMI  Wafer  Carrier
Specifications  assume  compliance  to  wafer  dimensions
defined in SEMI M1, M3, or M9. For a wafer carrier to
be  said  to  â€œmeet  the  SEMI  specifications,â€  it  must  be
manufactured within the dimensional limits of the given
specification,  and  in  addition  be  dimensionally  stable
within   specification   when   used   in   accordance   with
manufacturer&#x27;s  recommendations.  Since  wafer  carriers
are   manufactured   from   a   number   of   different   raw
materials  and  several  different  manufacturing  methods,
it   is   up   to   each   manufacturer   to   determine   the
recommended  usage  for  each  wafer  carrier  type.  The
specifications    were    not    established    nor    do    they
represent   or   suggest   a   means   to   obtain   any   ideal
efficiencies in wafer processing results or quality of end
product.</li><li>3      For   referee   purposes,   SI   (System   International,
commonly called metric) units shall be used for 80 mm
and larger diameter wafers.
2  Selected Definitions</li><li>1  For  illustrations  of  terms,  see  Figure  1  for  Carrier
Style  1,  and  Figure  2  for  Carrier  Style  2.  Dimensions
and tolerances are given in Table 1 of the standards for
carriers of the appropriate wafer diameter.</li><li>1.1  base  â€” the  material  at  the  bottom  of  the  carrier
that the carrier rests on when placed on a flat reference
surface.</li><li>1.2  bottom plane â€” a horizontal plane tangent to the
base.</li><li>1.3  end  â€” either  end  of  carrier  parallel  to  wafer
plane.</li><li>1.4  lift access â€” the clearance space used to insert an
implement to pick up a wafer carrier.</li><li>1.5  side  â€” either  one  of  the  sides  perpendicular  to
the wafer plane.
3  Dimension Definitions
Symbol
A
Wafer Height â€” distance from the horizontal center line
of the wafer to the bottom plane
B
Base Width â€” the outside dimension of the base from
side to side
C    Base Length â€” length of the base from end to end
D
Lift Access Height â€” distance from horizontal
centerline of lift access opening to bottom plane
E
Lift Access Spacing â€” distance from center line to
center line of lift access opening
F
Lift Access Opening â€” size of opening for the insertion
of an implement to pick up the carrier
G
Base End to First Slot â€” the distance from either end of
the carrier to the first slot on same end
H
Slot Spacing â€” the distance from the center line of one
slot to the center line of the adjacent slot
I
End Slot to other End Slot â€” the center line of the first
slot on either end to the center line of the slot on the
other end
J
Pocket Size â€” the diameter of a circle coincident to the
bottom of all wafer slots in a wafer position
K
Base Side to Wafer Center line â€” horizontal distance
from the vertical wafer center line to either side of the
base
L
Carrier Region â€” region enclosed by the greatest
included angle between a line drawn from the center
point of the wafer and the outermost member of the
carrier on one side and a similar line on the other side
P    Separation â€” separation of wafers when placed in slots</li></ol><p>SEMI E2-93 Â© SEMI 1986, 2003 2
4  Referenced Documents
SEMI      M1      â€”      Specifications      for      Polished
Monocrystalline Silicon Wafers
SEMI   M3   â€”   Specifications   for   Polished   Mono-
crystalline Sapphire Substrates
SEMI   M9   â€”   Specifications   for   Polished   Mono-
crystalline Gallium Arsenide Slices</p><p>Figure 1
Style 1: Non-Contiguous 25 &amp; 50 Slot</p><p>Figure 2
Style 2: Contiguous 25 &amp; 50 Slot</p><p>SEMI E2-93 Â© SEMI 1986, 2003 3
APPLICATION NOTE
NOTE:  The  material  contained  in  these  application  notes  is  not  an  official  part  of  SEMI  E2  and  is  not  meant  to  modify  or
supersede  it  in  any  way.  Rather,  these  notes  are  provided  primarly  as  a  source  of  information  to  aid  in  the  application  of  the
standard, as such, they are to be considered as reference material only. The standard should be referred to in all cases.
Table   A1-1   lists   the   dimensions   in   linear,   versus
angular,    measurements    for    ease    of    dimensional
verification.    The    dimensions    fall    within    SEMI
specification;  however,  they  correspond  closer  to  an
â€œLâ€  angular  dimension  of  140  degrees  versus  the  150
degrees.  The  figures  A1-1  and  A1-2  illustrate  these
dimensions  for  non-contiguous  and  contiguous  style
quartz carriers.
A1-1 Carrier â€” Dimension L
Automated  mass  transfer  of  silicon  wafers  requires
edge   contact   below   the   centerline   of   the   wafer
according  to  Table  1.  These  dimensions  have  been
determined  as  the  minimum  distance  below  the  wafer
center line allowing the gripping mechanism to overlap
the   vertical   tangent   of   the   wafer   edge   below   the
centerline.   This   overlap   allows   the   wafers   to   be
passively  crattled.  Contacting  the  wafer  any  higher
toward the centerline will require clamping force on the
wafers.
Table A1-1
Wafer Size 100 mm 125 mm 150 mm 200 mm
A 18 mm 21 mm 25 mm 32 mm
Style I &amp; II (0.70&quot;) (0.82&quot;) (1.00&quot;) (1.25&quot;)</p><p>Figure A1-1
Style 1: Non-Contiguous</p><p>SEMI E2-93 Â© SEMI 1986, 2003 4</p><p>Figure A1-2
Style 2: Contiguous</p><p>NOTICE: These  standards  do  not  purport  to  address  safety  issues,  if  any,  associated  with  their  use.  It  is  the
responsibility  of  the  user  of  these  standards  to  establish  appropriate  safety  and  health  practices  and  determine  the
applicability of regulatory limitations prior to use. SEMI makes no warranties or representations as to the suitability
of the standards set forth herein for any particular application. The determination of the suitability of the standard is
solely  the  responsibility  of  the  user.  Users  are  cautioned  to  refer  to  manufacturer&#x27;s  instructions,  product  labels,
product  data  sheets,  and  other  relevant  literature  respecting  any  materials  mentioned  herein.  These  standards  are
subject to change without notice.
The  user&#x27;s  attention  is  called  to  the  possibility  that  compliance  with  this  standard  may  require  use  of  copyrighted
material  or  of  an  invention  covered  by  patent  rights.  By  publication  of  this  standard,  SEMI  takes  no  position
respecting  the  validity  of  any  patent  rights  or  copyrights  asserted  in  connection  with  any  item  mentioned  in  this
standard. Users of this standard are expressly advised that determination of any such patent rights or copyrights, and
the risk of infringement of such rights, are entirely their own responsibility.</p><p>Copyright   by   SEMIÂ®   (Semiconductor   Equipment   and   Materials
International), 3081 Zanker Road, San Jose, CA 95134. Reproduction o
f
the  contents  in  whole  or  in  part  is  forbidden  without  express  written
consent of SEMI.</p><p>SEMI E2.2-93 Â© SEMI 1988, 2003 1
SEMI E2.2-93 (Withdrawn 1103)
STANDARD FOR 200 mm QUARTZ AND HIGH TEMPERATURE
WAFER CARRIERS
This standard was technically reapproved by the Physical Interfaces &amp; Carriers Committee and is the direct
responsibility of the North American Physical Interfaces &amp; Carriers Committee. Current edition approved by
the  North  American  Regional  Standards  Committee  in  October  1998.  Initially  available  at  <a href="http://www.semi.org" target="_blank" rel="noopener noreferrer">www.semi.org</a>
February 1999; to be published February 1999. Originally published in 1988; previous published revision in</p><h1>1996</h1><ol start="1996"><li>NOTICE: This document was balloted and approved for withdrawal in 2003.
NOTE: Terms and Dimensions used in this specification are defined in SEMI E2.
Description Style 1 â€”  Non-Contiguous  (Figure 1)Style 2 â€”  Contiguous  (Figure 2)
Symbol
A Wafer Height 105.6 mm REF
(4.14 in. REF)</li><li>6 mm REF
(4.14 in. REF)
B Base Width 66.040 mm Â± 0.508 mm
(2.600 in. Â± 0.020 in.)</li><li>040 mm Â± 0.508 mm
(2.600 in. Â± 0.020 in.)
D Lift Access Height 17.8 mm (0.70 in.) 17.8 mm  (0.70 in.)
E Lift Access Spacing 178.562 mm Â± 0.760 mm
(7.030 in. Â± 0.030 in.)</li><li>940 mm Â± 0.760 mm
(6.100 in. Â± 0.030 in.)
F Lift Access Opening 6.0 mm (0.236 in.) min. same
J Pocket Size (DIA) 202 mm Â± 0.500 mm
(7.953 in. Â± 0.020 in.)
202 mm Â± 0.500 mm
(7.953 in. Â± 0.020 in.)
K Base Side to Wafer Centerline 33.02 mm Â± 0.254 mm
(1.300 in. Â± 0.010 in.)
1/2 B Â± 0.254 mm
(1.300 in. Â± 0.010 in.)
L                          Carrier                          Region
150Â° max. 125Â° max.
P Separation Ã³ Wafer to Wafer â‰¥ 10% H â‰¥ 10% H
25 Capacity
C Base Length C = 195.15 mm Â± 0.076 mm
(7.683 in. Â± 0.003 in.)</li><li>750 mm Â± 0.076 mm
(6.250 in. Â± 0.003 in.)
G Base End to 1st Slot G = 21.374 mm Â± 0.076 mm
(0.8415 Â± 0.003 in.)</li><li>175 mm Â± 0.076 mm
(0.125 in. Â± 0.003 in.)
H                           Slot                           Spacing
(non-accumulative)</li><li>350 mm Â± 0.076 mm
(0.250 in. Â± 0.003 in.)</li><li>350 mm Â± 0.076 mm
(0.250 in. Â± 0.003 in.)
I End Slot to End Slot 152.400 mm Â± + 0.076 mm
(6.000 in. Â± 0.003 in.)</li><li>400 mm Â± + 0.076 mm
(6.000 in. Â± 0.003 in.)
50 Capacity
C                            Base                            Length                            195.148 mm Â± 0.076 mm
(7.683 in. Â± 0.003 in.)</li><li>750 mm Â± 0.076 mm
(6.260 in. Â± 0.003 in.)
G Base End to 1st Slot 19.787 mm Â± 0.076 mm
(0.779 in. Â± 0.003 in.)</li><li>175 mm Â± 0.076 mm
(0.125 in. Â± 0.003 in.)
H                           Slot                           Spacing
(non-accumulative)</li><li>18 mm Â± 0.08 mm
(0.125 in. Â± 0.003 in.)</li><li>18 mm Â± 0.08 mm
(0.125 in. Â± 0.003 in.)
I End Slot to End Slot 155.575 mm Â± 0.076 mm
(6.125 in. Â± 0.003 in.)</li><li>575 mm Â± 0.076 mm
(6.125 in. Â± 0.003 in.)</li></ol><p>SEMI E2.2-93 Â© SEMI 1988, 2003 2
NOTICE: These  standards  do  not  purport  to  address  safety  issues,  if  any,  associated  with  their  use.  It  is  the
responsibility  of  the  user  of  these  standards  to  establish  appropriate  safety  and  health  practices  and  determine  the
applicability of regulatory limitations prior to use. SEMI makes no warranties or representations as to the suitability
of the standards set forth herein for any particular application. The determination of the suitability of the standard is
solely  the  responsibility  of  the  user.  Users  are  cautioned  to  refer  to  manufacturer&#x27;s  instructions,  product  labels,
product  data  sheets,  and  other  relevant  literature  respecting  any  materials  mentioned  herein.  These  standards  are
subject to change without notice.
The  user&#x27;s  attention  is  called  to  the  possibility  that  compliance  with  this  standard  may  require  use  of  copyrighted
material  or  of  an  invention  covered  by  patent  rights.  By  publication  of  this  standard,  SEMI  takes  no  position
respecting  the  validity  of  any  patent  rights  or  copyrights  asserted  in  connection  with  any  item  mentioned  in  this
standard. Users of this standard are expressly advised that determination of any such patent rights or copyrights, and
the risk of infringement of such rights, are entirely their own responsibility.</p><p>Copyright   by   SEMIÂ®   (Semiconductor   Equipment   and   Materials
International),3081 Zanker Road, San Jose, CA 95134. Reproduction o
f
the  contents  in  whole  or  in  part  is  forbidden  without  express  written
consent of SEMI.</p><p>SEMI E2.3-93 Â© SEMI 1993, 2003 1
SEMI E2.3-93 (Withdrawn 1103)
STANDARD FOR 100 mm QUARTZ AND HIGH TEMPERATURE
WAFER CARRIERS
This standard was technically reapproved by the Physical Interfaces &amp; Carriers Committee and is the direct
responsibility of the North American Physical Interfaces &amp; Carriers Committee. Current edition approved by
the  North  American  Regional  Standards  Committee  in  October  1998.  Initially  available  at  <a href="http://www.semi.org" target="_blank" rel="noopener noreferrer">www.semi.org</a>
February 1999; to be published February 1999. Originally published in 1993; previous published revision in
1996.
NOTICE: This document was balloted and approved for withdrawal in 2003.
NOTE: Terms and Dimensions used in this specification are defined in SEMI E2.
Description Style 1 â€”  Non-Contiguous  (Figure 1) Style 2 â€”  Contiguous  (Figure 2)
Symbol
A Wafer Height 57.0 mm Â± 0.5 mm (2.25 in. Â± 0.020 in.)    57.0 mm Â± 0.5 mm (2.25 in. Â± 0.020 in.)
B                          Base                          Width                          39.1 mm Â± 0.25 mm
(1.54 in. Â± 0.010 in.)
39. 1 mm Â± 0.25 mm
(1.54 in. Â± 00.010 in.)
D Lift Access Height 17.8 mm (0.70 in.) min. 17.8 mm (0.70 in.) min.
E Lift Access Spacing 134.5 Â± 0.50 mm (5.296 in. Â± 0.02 in.) 109.2 mm Â± 0.5 mm (4.30 in. Â± 0.02 in.)
F Lift Access Opening 8 mm I.D. (3.15 in. I.D.) min. 8 mm I.D. (3.15 in. I.D.) min.
J Pocket Size (DIA) 101.6 mm Â± 0.5 mm (4.00 in. Â± 0.020 in.)  101.6 mm Â± 0.5 mm (4.00 in. Â± 0.020 in.)
K Base Side to Wafer Centerline 1/2 B Â± 0.25 mm (0.01 in.) 1/2 B Â± 0.25 mm (0.01 in.)
L                       Carrier                       Region
150Â° max. 125Â° max.
P Separation Ã³ Wafer to Wafer â‰¥ 10% H â‰¥ 10% H
25 Capacity
C                         Base                         Length                         145.7 mm Â± 0.076 mm
(5.736 in. Â± 0.003 in.)
119. 00 Â± 0.076 mm
(4.688 in. Â± 0.003 in.)
G Base End to 1st Slot 15.7 mm Â± 0.076 mm
(0.618 in. Â± 0.003 in.)
2. 390 mm Â± 0.076 mm
(0.094 in. Â± 0.003 in.)
H                         Slot                         Spacing
(non-accumulative)
4. 76 mm Â± 0.051 mm
(0.1875 in. Â± 0.002 in.)
4. 76 mm Â± 0.051 mm
(0.1875 in. Â± 0.002 in.)
I End Slot to End Slot 114.3 mm Â± 0.076 mm
(4.500 in. Â± 0.003 in.)
114. 3 mm Â± 0.076 mm
(4.500 in. Â± 0.003 in.)
50 Capacity
C                         Base                         Length                         145.7 mm Â± 0.076 mm
(5.736 in. Â± 0.003 in.)
121. 46 mm Â± 0.076 mm
(4.782 in. Â± 0.003 in.)
G Base End to 1st Slot 14.50 mm Â± 0.076 mm
(0.571 in. Â± 0.003 in.)
2. 390 mm Â± 0.076 mm
(0.094 in. Â± 0.003 in.)
H                         Slot                         Spacing
(non-accumulative)
2. 381 mm Â± 0.051 mm
(0.09375 in. Â± 0.002 in.)
2. 381 mm Â± 0.051 mm
(0.09375 in. Â± 0.002 in.)
I End Slot to End Slot 116.69 Â± 0.076 mm
(4.594 in. Â± 0.003 in.)
116. 69 mm Â± 0.076 mm
(4.594 in. Â± 0.003 in.)
NOTE 1: 25 capacity slot spacing is derived from SEMI E1.2.
NOTE  2:  50  capacity  slot  spacing  is  SEMI  E1.2  divided  by  2;  to  insure  compatibility  for  wafer  transfer  between  Plastic  &amp;  High  Temperature
Carriers, the U.S. customary dimension is carried out to 5 decimals to eliminate accumulation in rounding error when multiplying times 49 spaces
to achieve I.</p><p>SEMI E2.3-93 Â© SEMI 1993, 2003 2
NOTICE: These  standards  do  not  purport  to  address  safety  issues,  if  any,  associated  with  their  use.  It  is  the
responsibility  of  the  user  of  these  standards  to  establish  appropriate  safety  and  health  practices  and  determine  the
applicability of regulatory limitations prior to use. SEMI makes no warranties or representations as to the suitability
of the standards set forth herein for any particular application. The determination of the suitability of the standard is
solely  the  responsibility  of  the  user.  Users  are  cautioned  to  refer  to  manufacturer&#x27;s  instructions,  product  labels,
product  data  sheets,  and  other  relevant  literature  respecting  any  materials  mentioned  herein.  These  standards  are
subject to change without notice.
The  user&#x27;s  attention  is  called  to  the  possibility  that  compliance  with  this  standard  may  require  use  of  copyrighted
material  or  of  an  invention  covered  by  patent  rights.  By  publication  of  this  standard,  SEMI  takes  no  position
respecting  the  validity  of  any  patent  rights  or  copyrights  asserted  in  connection  with  any  item  mentioned  in  this
standard. Users of this standard are expressly advised that determination of any such patent rights or copyrights, and
the risk of infringement of such rights, are entirely their own responsibility.</p><p>Copyright   by   SEMIÂ®   (Semiconductor   Equipment   and   Materials
International), 3081 Zanker Road, San Jose, CA 95134. Reproduction o
f
the  contents  in  whole  or  in  part  is  forbidden  without  express  written
consent of SEMI.</p></div><footer class="theme-doc-footer docusaurus-mt-lg"><div class="theme-doc-footer-tags-row row margin-bottom--sm"><div class="col"><b>æ ‡ç­¾ï¼š</b><ul class="tags_jXut padding--none margin-left--sm"><li class="tag_QGVx"><a class="tag_zVej tagRegular_sFm0" href="/semiconductor-docs/docs/tags/semi">SEMI</a></li><li class="tag_QGVx"><a class="tag_zVej tagRegular_sFm0" href="/semiconductor-docs/docs/tags/standard">Standard</a></li><li class="tag_QGVx"><a class="tag_zVej tagRegular_sFm0" href="/semiconductor-docs/docs/tags/chapter-1">Chapter 1</a></li></ul></div></div><div class="theme-doc-footer-edit-meta-row row"><div class="col"><a href="https://github.com/your-org/semiconductor-docs/tree/main/docs/standards/semi/semi-chapter-001.md" target="_blank" rel="noreferrer noopener" class="theme-edit-this-page"><svg fill="currentColor" height="20" width="20" viewBox="0 0 40 40" class="iconEdit_Z9Sw" aria-hidden="true"><g><path d="m34.5 11.7l-3 3.1-6.3-6.3 3.1-3q0.5-0.5 1.2-0.5t1.1 0.5l3.9 3.9q0.5 0.4 0.5 1.1t-0.5 1.2z m-29.5 17.1l18.4-18.5 6.3 6.3-18.4 18.4h-6.3v-6.2z"></path></g></svg>ç¼–è¾‘æ­¤é¡µ</a></div><div class="col lastUpdated_vwxv"></div></div></footer></article><nav class="pagination-nav docusaurus-mt-lg" aria-label="æ–‡ä»¶é€‰é¡¹å¡"><a class="pagination-nav__link pagination-nav__link--prev" href="/semiconductor-docs/docs/standards/secs-e5"><div class="pagination-nav__sublabel">ä¸Šä¸€é¡µ</div><div class="pagination-nav__label">SECS-II æ ‡å‡†</div></a><a class="pagination-nav__link pagination-nav__link--next" href="/semiconductor-docs/docs/standards/semi/semi-chapter-002"><div class="pagination-nav__sublabel">ä¸‹ä¸€é¡µ</div><div class="pagination-nav__label">Chapter 2</div></a></nav></div></div></div></div></main></div></div><footer class="footer footer--dark"><div class="container container-fluid"><div class="row footer__links"><div class="col footer__col"><div class="footer__title">æ–‡æ¡£</div><ul class="footer__items clean-list"><li class="footer__item"><a class="footer__link-item" href="/semiconductor-docs/docs/ic-design/intro">èŠ¯ç‰‡è®¾è®¡</a></li><li class="footer__item"><a class="footer__link-item" href="/semiconductor-docs/docs/process/intro">å·¥è‰ºåˆ¶é€ </a></li><li class="footer__item"><a class="footer__link-item" href="/semiconductor-docs/docs/eda-tools/intro">EDAå·¥å…·</a></li><li class="footer__item"><a class="footer__link-item" href="/semiconductor-docs/docs/standards/intro">åè®®æ ‡å‡†</a></li></ul></div><div class="col footer__col"><div class="footer__title">ç¤¾åŒº</div><ul class="footer__items clean-list"><li class="footer__item"><a href="https://github.com/your-org/semiconductor-docs" target="_blank" rel="noopener noreferrer" class="footer__link-item">GitHub<svg width="13.5" height="13.5" aria-hidden="true" viewBox="0 0 24 24" class="iconExternalLink_nPIU"><path fill="currentColor" d="M21 13v10h-21v-19h12v2h-10v15h17v-8h2zm3-12h-10.988l4.035 4-6.977 7.07 2.828 2.828 6.977-7.07 4.125 4.172v-11z"></path></svg></a></li><li class="footer__item"><a class="footer__link-item" href="/semiconductor-docs/blog">æŠ€æœ¯åšå®¢</a></li></ul></div><div class="col footer__col"><div class="footer__title">æ›´å¤š</div><ul class="footer__items clean-list"><li class="footer__item"><a class="footer__link-item" href="/semiconductor-docs/blog">æ›´æ–°æ—¥å¿—</a></li><li class="footer__item">
                  <a href="#" target="_blank" rel="noreferrer noopener">
                    <span style="margin-right: 8px;">AI é›†æˆ</span>
                    <span style="background: linear-gradient(135deg, #00d4ff, #a855f7); -webkit-background-clip: text; -webkit-text-fill-color: transparent; font-weight: bold;">NEW</span>
                  </a>
                </li></ul></div></div><div class="footer__bottom text--center"><div class="footer__copyright">
          <div style="text-align: center;">
            <p style="margin: 0; opacity: 0.8;">Copyright Â© 2025 åŠå¯¼ä½“çŸ¥è¯†æ–‡æ¡£åº“</p>
            <p style="margin: 8px 0 0 0; opacity: 0.6; font-size: 0.9em;">
              Built with <span style="color: #00d4ff;">â¤</span> using Docusaurus â€¢
              <span style="background: linear-gradient(135deg, #00d4ff, #a855f7); -webkit-background-clip: text; -webkit-text-fill-color: transparent; font-weight: bold;">AI-Powered</span>
            </p>
          </div>
        </div></div></div></footer></div>
<script src="/semiconductor-docs/assets/js/runtime~main.d8edb667.js"></script>
<script src="/semiconductor-docs/assets/js/main.3df90eb6.js"></script>
</body>
</html>