INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Github_Repo/Logic_Design_final_project/final_project.srcs/sources_1/imports/src/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'clk_div' is not allowed [C:/Github_Repo/Logic_Design_final_project/final_project.srcs/sources_1/imports/src/clk_div.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Github_Repo/Logic_Design_final_project/final_project.srcs/sources_1/imports/src/shifter_groupnum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Github_Repo/Logic_Design_final_project/final_project.srcs/sources_1/imports/src/led_shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_shift
WARNING: [VRFC 10-8956] extra semicolon is not allowed here in this dialect; use SystemVerilog mode instead [C:/Github_Repo/Logic_Design_final_project/final_project.srcs/sources_1/imports/src/led_shift.v:7]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Github_Repo/Logic_Design_final_project/final_project.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
