set_property MARK_DEBUG true [get_nets {design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0[15]}]
set_property MARK_DEBUG true [get_nets {design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0[16]}]
set_property MARK_DEBUG true [get_nets {design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0[10]}]
set_property MARK_DEBUG true [get_nets {design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0[31]}]
set_property MARK_DEBUG true [get_nets {design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0[8]}]
set_property MARK_DEBUG true [get_nets {design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0[24]}]
set_property MARK_DEBUG true [get_nets {design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0[17]}]
set_property MARK_DEBUG true [get_nets {design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0[25]}]
set_property MARK_DEBUG true [get_nets {design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0[30]}]
set_property MARK_DEBUG true [get_nets {design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0[26]}]
set_property MARK_DEBUG true [get_nets {design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0[18]}]
set_property MARK_DEBUG true [get_nets {design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0[9]}]
set_property MARK_DEBUG true [get_nets {design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0[19]}]
set_property MARK_DEBUG true [get_nets {design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0[21]}]
set_property MARK_DEBUG true [get_nets {design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0[27]}]
set_property MARK_DEBUG true [get_nets {design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0[23]}]
set_property MARK_DEBUG true [get_nets {design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0[13]}]
set_property MARK_DEBUG true [get_nets {design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0[12]}]
set_property MARK_DEBUG true [get_nets {design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0[11]}]
set_property MARK_DEBUG true [get_nets {design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0[28]}]
set_property MARK_DEBUG true [get_nets {design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0[22]}]
set_property MARK_DEBUG true [get_nets {design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0[20]}]
set_property MARK_DEBUG true [get_nets {design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0[7]}]
set_property MARK_DEBUG true [get_nets {design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0[14]}]
set_property MARK_DEBUG true [get_nets {design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0[29]}]
set_property MARK_DEBUG true [get_nets {design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/bram_state[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/bram_state[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/myip_0/m00_bram_rddata[16]}]
set_property MARK_DEBUG true [get_nets {design_1_i/myip_0/m00_bram_rddata[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/myip_0/m00_bram_rddata[8]}]
set_property MARK_DEBUG true [get_nets {design_1_i/myip_0/m00_bram_rddata[21]}]
set_property MARK_DEBUG true [get_nets {design_1_i/myip_0/m00_bram_rddata[15]}]
set_property MARK_DEBUG true [get_nets {design_1_i/myip_0/m00_bram_rddata[14]}]
set_property MARK_DEBUG true [get_nets {design_1_i/myip_0/m00_bram_rddata[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/myip_0/m00_bram_rddata[20]}]
set_property MARK_DEBUG true [get_nets {design_1_i/myip_0/m00_bram_rddata[28]}]
set_property MARK_DEBUG true [get_nets {design_1_i/myip_0/m00_bram_rddata[26]}]
set_property MARK_DEBUG true [get_nets {design_1_i/myip_0/m00_bram_rddata[29]}]
set_property MARK_DEBUG true [get_nets {design_1_i/myip_0/m00_bram_rddata[17]}]
set_property MARK_DEBUG true [get_nets {design_1_i/myip_0/m00_bram_rddata[27]}]
set_property MARK_DEBUG true [get_nets {design_1_i/myip_0/m00_bram_rddata[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/myip_0/m00_bram_rddata[23]}]
set_property MARK_DEBUG true [get_nets {design_1_i/myip_0/m00_bram_rddata[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/myip_0/m00_bram_rddata[22]}]
set_property MARK_DEBUG true [get_nets {design_1_i/myip_0/m00_bram_rddata[12]}]
set_property MARK_DEBUG true [get_nets {design_1_i/myip_0/m00_bram_rddata[7]}]
set_property MARK_DEBUG true [get_nets {design_1_i/myip_0/m00_bram_rddata[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/myip_0/m00_bram_rddata[30]}]
set_property MARK_DEBUG true [get_nets {design_1_i/myip_0/m00_bram_rddata[9]}]
set_property MARK_DEBUG true [get_nets {design_1_i/myip_0/m00_bram_rddata[25]}]
set_property MARK_DEBUG true [get_nets {design_1_i/myip_0/m00_bram_rddata[11]}]
set_property MARK_DEBUG true [get_nets {design_1_i/myip_0/m00_bram_rddata[19]}]
set_property MARK_DEBUG true [get_nets {design_1_i/myip_0/m00_bram_rddata[18]}]
set_property MARK_DEBUG true [get_nets {design_1_i/myip_0/m00_bram_rddata[10]}]
set_property MARK_DEBUG true [get_nets {design_1_i/myip_0/m00_bram_rddata[24]}]
set_property MARK_DEBUG true [get_nets {design_1_i/myip_0/m00_bram_rddata[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/myip_0/m00_bram_rddata[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/myip_0/m00_bram_rddata[13]}]
create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list design_1_i/processing_system7_0/inst/FCLK_CLK0]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0[0]} {design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0[1]} {design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0[2]} {design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0[3]} {design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0[4]} {design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0[5]} {design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0[6]} {design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0[7]} {design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0[8]} {design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0[9]} {design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0[10]} {design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0[11]} {design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0[12]} {design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0[13]} {design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0[14]} {design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0[15]} {design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0[16]} {design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0[17]} {design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0[18]} {design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0[19]} {design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0[20]} {design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0[21]} {design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0[22]} {design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0[23]} {design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0[24]} {design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0[25]} {design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0[26]} {design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0[27]} {design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0[28]} {design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0[29]} {design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0[30]} {design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 31 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {design_1_i/myip_0/m00_bram_rddata[0]} {design_1_i/myip_0/m00_bram_rddata[1]} {design_1_i/myip_0/m00_bram_rddata[2]} {design_1_i/myip_0/m00_bram_rddata[3]} {design_1_i/myip_0/m00_bram_rddata[4]} {design_1_i/myip_0/m00_bram_rddata[5]} {design_1_i/myip_0/m00_bram_rddata[6]} {design_1_i/myip_0/m00_bram_rddata[7]} {design_1_i/myip_0/m00_bram_rddata[8]} {design_1_i/myip_0/m00_bram_rddata[9]} {design_1_i/myip_0/m00_bram_rddata[10]} {design_1_i/myip_0/m00_bram_rddata[11]} {design_1_i/myip_0/m00_bram_rddata[12]} {design_1_i/myip_0/m00_bram_rddata[13]} {design_1_i/myip_0/m00_bram_rddata[14]} {design_1_i/myip_0/m00_bram_rddata[15]} {design_1_i/myip_0/m00_bram_rddata[16]} {design_1_i/myip_0/m00_bram_rddata[17]} {design_1_i/myip_0/m00_bram_rddata[18]} {design_1_i/myip_0/m00_bram_rddata[19]} {design_1_i/myip_0/m00_bram_rddata[20]} {design_1_i/myip_0/m00_bram_rddata[21]} {design_1_i/myip_0/m00_bram_rddata[22]} {design_1_i/myip_0/m00_bram_rddata[23]} {design_1_i/myip_0/m00_bram_rddata[24]} {design_1_i/myip_0/m00_bram_rddata[25]} {design_1_i/myip_0/m00_bram_rddata[26]} {design_1_i/myip_0/m00_bram_rddata[27]} {design_1_i/myip_0/m00_bram_rddata[28]} {design_1_i/myip_0/m00_bram_rddata[29]} {design_1_i/myip_0/m00_bram_rddata[30]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property port_width 2 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/bram_state[0]} {design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/bram_state[1]}]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets u_ila_0_FCLK_CLK0]
