# RISC-V-Architecture
Single cycle RISC V processor architecture with I, S, R, BEQ type instructions modeled in verilog and simulated on Vivado
