
AVRASM ver. 2.2.8  C:\Users\ferch\OneDrive\Documentos\GitHub\Laboratorio\Proyecto1\Proyecto1\main.asm Thu Mar 14 23:41:18 2024

[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m328Pdef.inc'
C:\Users\ferch\OneDrive\Documentos\GitHub\Laboratorio\Proyecto1\Proyecto1\main.asm(11): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\M328PDEF.inc'
[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m328Pdef.inc'
C:\Users\ferch\OneDrive\Documentos\GitHub\Laboratorio\Proyecto1\Proyecto1\main.asm(11): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\M328PDEF.inc'
                                 
                                 //********************************************
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega328P.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m328Pdef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega328P
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega328P
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M328PDEF_INC_
                                 #define _M328PDEF_INC_
                                 
                                 
                                 #pragma partinc 0
                                 
                                 ; ***** SPECIFY DEVICE ***************************************************
                                 .device ATmega328P
                                 #pragma AVRPART ADMIN PART_NAME ATmega328P
                                 .equ	SIGNATURE_000	= 0x1e
                                 .equ	SIGNATURE_001	= 0x95
                                 .equ	SIGNATURE_002	= 0x0f
                                 
                                 #pragma AVRPART CORE CORE_VERSION V2E
                                 
                                 
                                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                                 ; NOTE:
                                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                                 ; and cannot be used with IN/OUT instructions
                                 .equ	UDR0	= 0xc6	; MEMORY MAPPED
                                 .equ	UBRR0L	= 0xc4	; MEMORY MAPPED
                                 .equ	UBRR0H	= 0xc5	; MEMORY MAPPED
                                 .equ	UCSR0C	= 0xc2	; MEMORY MAPPED
                                 .equ	UCSR0B	= 0xc1	; MEMORY MAPPED
                                 .equ	UCSR0A	= 0xc0	; MEMORY MAPPED
                                 .equ	TWAMR	= 0xbd	; MEMORY MAPPED
                                 .equ	TWCR	= 0xbc	; MEMORY MAPPED
                                 .equ	TWDR	= 0xbb	; MEMORY MAPPED
                                 .equ	TWAR	= 0xba	; MEMORY MAPPED
                                 .equ	TWSR	= 0xb9	; MEMORY MAPPED
                                 .equ	TWBR	= 0xb8	; MEMORY MAPPED
                                 .equ	ASSR	= 0xb6	; MEMORY MAPPED
                                 .equ	OCR2B	= 0xb4	; MEMORY MAPPED
                                 .equ	OCR2A	= 0xb3	; MEMORY MAPPED
                                 .equ	TCNT2	= 0xb2	; MEMORY MAPPED
                                 .equ	TCCR2B	= 0xb1	; MEMORY MAPPED
                                 .equ	TCCR2A	= 0xb0	; MEMORY MAPPED
                                 .equ	OCR1BL	= 0x8a	; MEMORY MAPPED
                                 .equ	OCR1BH	= 0x8b	; MEMORY MAPPED
                                 .equ	OCR1AL	= 0x88	; MEMORY MAPPED
                                 .equ	OCR1AH	= 0x89	; MEMORY MAPPED
                                 .equ	ICR1L	= 0x86	; MEMORY MAPPED
                                 .equ	ICR1H	= 0x87	; MEMORY MAPPED
                                 .equ	TCNT1L	= 0x84	; MEMORY MAPPED
                                 .equ	TCNT1H	= 0x85	; MEMORY MAPPED
                                 .equ	TCCR1C	= 0x82	; MEMORY MAPPED
                                 .equ	TCCR1B	= 0x81	; MEMORY MAPPED
                                 .equ	TCCR1A	= 0x80	; MEMORY MAPPED
                                 .equ	DIDR1	= 0x7f	; MEMORY MAPPED
                                 .equ	DIDR0	= 0x7e	; MEMORY MAPPED
                                 .equ	ADMUX	= 0x7c	; MEMORY MAPPED
                                 .equ	ADCSRB	= 0x7b	; MEMORY MAPPED
                                 .equ	ADCSRA	= 0x7a	; MEMORY MAPPED
                                 .equ	ADCH	= 0x79	; MEMORY MAPPED
                                 .equ	ADCL	= 0x78	; MEMORY MAPPED
                                 .equ	TIMSK2	= 0x70	; MEMORY MAPPED
                                 .equ	TIMSK1	= 0x6f	; MEMORY MAPPED
                                 .equ	TIMSK0	= 0x6e	; MEMORY MAPPED
                                 .equ	PCMSK1	= 0x6c	; MEMORY MAPPED
                                 .equ	PCMSK2	= 0x6d	; MEMORY MAPPED
                                 .equ	PCMSK0	= 0x6b	; MEMORY MAPPED
                                 .equ	EICRA	= 0x69	; MEMORY MAPPED
                                 .equ	PCICR	= 0x68	; MEMORY MAPPED
                                 .equ	OSCCAL	= 0x66	; MEMORY MAPPED
                                 .equ	PRR	= 0x64	; MEMORY MAPPED
                                 .equ	CLKPR	= 0x61	; MEMORY MAPPED
                                 .equ	WDTCSR	= 0x60	; MEMORY MAPPED
                                 .equ	SREG	= 0x3f
                                 .equ	SPL	= 0x3d
                                 .equ	SPH	= 0x3e
                                 .equ	SPMCSR	= 0x37
                                 .equ	MCUCR	= 0x35
                                 .equ	MCUSR	= 0x34
                                 .equ	SMCR	= 0x33
                                 .equ	ACSR	= 0x30
                                 .equ	SPDR	= 0x2e
                                 .equ	SPSR	= 0x2d
                                 .equ	SPCR	= 0x2c
                                 .equ	GPIOR2	= 0x2b
                                 .equ	GPIOR1	= 0x2a
                                 .equ	OCR0B	= 0x28
                                 .equ	OCR0A	= 0x27
                                 .equ	TCNT0	= 0x26
                                 .equ	TCCR0B	= 0x25
                                 .equ	TCCR0A	= 0x24
                                 .equ	GTCCR	= 0x23
                                 .equ	EEARH	= 0x22
                                 .equ	EEARL	= 0x21
                                 .equ	EEDR	= 0x20
                                 .equ	EECR	= 0x1f
                                 .equ	GPIOR0	= 0x1e
                                 .equ	EIMSK	= 0x1d
                                 .equ	EIFR	= 0x1c
                                 .equ	PCIFR	= 0x1b
                                 .equ	TIFR2	= 0x17
                                 .equ	TIFR1	= 0x16
                                 .equ	TIFR0	= 0x15
                                 .equ	PORTD	= 0x0b
                                 .equ	DDRD	= 0x0a
                                 .equ	PIND	= 0x09
                                 .equ	PORTC	= 0x08
                                 .equ	DDRC	= 0x07
                                 .equ	PINC	= 0x06
                                 .equ	PORTB	= 0x05
                                 .equ	DDRB	= 0x04
                                 .equ	PINB	= 0x03
                                 
                                 
                                 ; ***** BIT DEFINITIONS **************************************************
                                 
                                 ; ***** USART0 ***********************
                                 ; UDR0 - USART I/O Data Register
                                 .equ	UDR0_0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR0_1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR0_2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR0_3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR0_4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR0_5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR0_6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR0_7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR0A - USART Control and Status Register A
                                 .equ	MPCM0	= 0	; Multi-processor Communication Mode
                                 .equ	U2X0	= 1	; Double the USART transmission speed
                                 .equ	UPE0	= 2	; Parity Error
                                 .equ	DOR0	= 3	; Data overRun
                                 .equ	FE0	= 4	; Framing Error
                                 .equ	UDRE0	= 5	; USART Data Register Empty
                                 .equ	TXC0	= 6	; USART Transmitt Complete
                                 .equ	RXC0	= 7	; USART Receive Complete
                                 
                                 ; UCSR0B - USART Control and Status Register B
                                 .equ	TXB80	= 0	; Transmit Data Bit 8
                                 .equ	RXB80	= 1	; Receive Data Bit 8
                                 .equ	UCSZ02	= 2	; Character Size
                                 .equ	TXEN0	= 3	; Transmitter Enable
                                 .equ	RXEN0	= 4	; Receiver Enable
                                 .equ	UDRIE0	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE0	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE0	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR0C - USART Control and Status Register C
                                 .equ	UCPOL0	= 0	; Clock Polarity
                                 .equ	UCSZ00	= 1	; Character Size
                                 .equ	UCPHA0	= UCSZ00	; For compatibility
                                 .equ	UCSZ01	= 2	; Character Size
                                 .equ	UDORD0	= UCSZ01	; For compatibility
                                 .equ	USBS0	= 3	; Stop Bit Select
                                 .equ	UPM00	= 4	; Parity Mode Bit 0
                                 .equ	UPM01	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL00	= 6	; USART Mode Select
                                 .equ	UMSEL0	= UMSEL00	; For compatibility
                                 .equ	UMSEL01	= 7	; USART Mode Select
                                 .equ	UMSEL1	= UMSEL01	; For compatibility
                                 
                                 ; UBRR0H - USART Baud Rate Register High Byte
                                 .equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                                 .equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                                 .equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                                 .equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR0L - USART Baud Rate Register Low Byte
                                 .equ	_UBRR0	= 0	; USART Baud Rate Register bit 0
                                 .equ	_UBRR1	= 1	; USART Baud Rate Register bit 1
                                 .equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                                 .equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                                 .equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                                 .equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                                 .equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                                 .equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 ; ***** TWI **************************
                                 ; TWAMR - TWI (Slave) Address Mask Register
                                 .equ	TWAM0	= 1	; 
                                 .equ	TWAMR0	= TWAM0	; For compatibility
                                 .equ	TWAM1	= 2	; 
                                 .equ	TWAMR1	= TWAM1	; For compatibility
                                 .equ	TWAM2	= 3	; 
                                 .equ	TWAMR2	= TWAM2	; For compatibility
                                 .equ	TWAM3	= 4	; 
                                 .equ	TWAMR3	= TWAM3	; For compatibility
                                 .equ	TWAM4	= 5	; 
                                 .equ	TWAMR4	= TWAM4	; For compatibility
                                 .equ	TWAM5	= 6	; 
                                 .equ	TWAMR5	= TWAM5	; For compatibility
                                 .equ	TWAM6	= 7	; 
                                 .equ	TWAMR6	= TWAM6	; For compatibility
                                 
                                 ; TWBR - TWI Bit Rate register
                                 .equ	TWBR0	= 0	; 
                                 .equ	TWBR1	= 1	; 
                                 .equ	TWBR2	= 2	; 
                                 .equ	TWBR3	= 3	; 
                                 .equ	TWBR4	= 4	; 
                                 .equ	TWBR5	= 5	; 
                                 .equ	TWBR6	= 6	; 
                                 .equ	TWBR7	= 7	; 
                                 
                                 ; TWCR - TWI Control Register
                                 .equ	TWIE	= 0	; TWI Interrupt Enable
                                 .equ	TWEN	= 2	; TWI Enable Bit
                                 .equ	TWWC	= 3	; TWI Write Collition Flag
                                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                                 .equ	TWINT	= 7	; TWI Interrupt Flag
                                 
                                 ; TWSR - TWI Status Register
                                 .equ	TWPS0	= 0	; TWI Prescaler
                                 .equ	TWPS1	= 1	; TWI Prescaler
                                 .equ	TWS3	= 3	; TWI Status
                                 .equ	TWS4	= 4	; TWI Status
                                 .equ	TWS5	= 5	; TWI Status
                                 .equ	TWS6	= 6	; TWI Status
                                 .equ	TWS7	= 7	; TWI Status
                                 
                                 ; TWDR - TWI Data register
                                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                                 
                                 ; TWAR - TWI (Slave) Address register
                                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                                 
                                 
                                 ; ***** TIMER_COUNTER_1 **************
                                 ; TIMSK1 - Timer/Counter Interrupt Mask Register
                                 .equ	TOIE1	= 0	; Timer/Counter1 Overflow Interrupt Enable
                                 .equ	OCIE1A	= 1	; Timer/Counter1 Output CompareA Match Interrupt Enable
                                 .equ	OCIE1B	= 2	; Timer/Counter1 Output CompareB Match Interrupt Enable
                                 .equ	ICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                                 
                                 ; TIFR1 - Timer/Counter Interrupt Flag register
                                 .equ	TOV1	= 0	; Timer/Counter1 Overflow Flag
                                 .equ	OCF1A	= 1	; Output Compare Flag 1A
                                 .equ	OCF1B	= 2	; Output Compare Flag 1B
                                 .equ	ICF1	= 5	; Input Capture Flag 1
                                 
                                 ; TCCR1A - Timer/Counter1 Control Register A
                                 .equ	WGM10	= 0	; Waveform Generation Mode
                                 .equ	WGM11	= 1	; Waveform Generation Mode
                                 .equ	COM1B0	= 4	; Compare Output Mode 1B, bit 0
                                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                                 .equ	COM1A0	= 6	; Comparet Ouput Mode 1A, bit 0
                                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR1B - Timer/Counter1 Control Register B
                                 .equ	CS10	= 0	; Prescaler source of Timer/Counter 1
                                 .equ	CS11	= 1	; Prescaler source of Timer/Counter 1
                                 .equ	CS12	= 2	; Prescaler source of Timer/Counter 1
                                 .equ	WGM12	= 3	; Waveform Generation Mode
                                 .equ	WGM13	= 4	; Waveform Generation Mode
                                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                                 
                                 ; TCCR1C - Timer/Counter1 Control Register C
                                 .equ	FOC1B	= 6	; 
                                 .equ	FOC1A	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 .equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** TIMER_COUNTER_2 **************
                                 ; TIMSK2 - Timer/Counter Interrupt Mask register
                                 .equ	TOIE2	= 0	; Timer/Counter2 Overflow Interrupt Enable
                                 .equ	TOIE2A	= TOIE2	; For compatibility
                                 .equ	OCIE2A	= 1	; Timer/Counter2 Output Compare Match A Interrupt Enable
                                 .equ	OCIE2B	= 2	; Timer/Counter2 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR2 - Timer/Counter Interrupt Flag Register
                                 .equ	TOV2	= 0	; Timer/Counter2 Overflow Flag
                                 .equ	OCF2A	= 1	; Output Compare Flag 2A
                                 .equ	OCF2B	= 2	; Output Compare Flag 2B
                                 
                                 ; TCCR2A - Timer/Counter2 Control Register A
                                 .equ	WGM20	= 0	; Waveform Genration Mode
                                 .equ	WGM21	= 1	; Waveform Genration Mode
                                 .equ	COM2B0	= 4	; Compare Output Mode bit 0
                                 .equ	COM2B1	= 5	; Compare Output Mode bit 1
                                 .equ	COM2A0	= 6	; Compare Output Mode bit 1
                                 .equ	COM2A1	= 7	; Compare Output Mode bit 1
                                 
                                 ; TCCR2B - Timer/Counter2 Control Register B
                                 .equ	CS20	= 0	; Clock Select bit 0
                                 .equ	CS21	= 1	; Clock Select bit 1
                                 .equ	CS22	= 2	; Clock Select bit 2
                                 .equ	WGM22	= 3	; Waveform Generation Mode
                                 .equ	FOC2B	= 6	; Force Output Compare B
                                 .equ	FOC2A	= 7	; Force Output Compare A
                                 
                                 ; TCNT2 - Timer/Counter2
                                 .equ	TCNT2_0	= 0	; Timer/Counter 2 bit 0
                                 .equ	TCNT2_1	= 1	; Timer/Counter 2 bit 1
                                 .equ	TCNT2_2	= 2	; Timer/Counter 2 bit 2
                                 .equ	TCNT2_3	= 3	; Timer/Counter 2 bit 3
                                 .equ	TCNT2_4	= 4	; Timer/Counter 2 bit 4
                                 .equ	TCNT2_5	= 5	; Timer/Counter 2 bit 5
                                 .equ	TCNT2_6	= 6	; Timer/Counter 2 bit 6
                                 .equ	TCNT2_7	= 7	; Timer/Counter 2 bit 7
                                 
                                 ; OCR2A - Timer/Counter2 Output Compare Register A
                                 .equ	OCR2A_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2A_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2A_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2A_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2A_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2A_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2A_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2A_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; OCR2B - Timer/Counter2 Output Compare Register B
                                 .equ	OCR2B_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2B_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2B_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2B_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2B_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2B_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2B_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2B_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; ASSR - Asynchronous Status Register
                                 .equ	TCR2BUB	= 0	; Timer/Counter Control Register2 Update Busy
                                 .equ	TCR2AUB	= 1	; Timer/Counter Control Register2 Update Busy
                                 .equ	OCR2BUB	= 2	; Output Compare Register 2 Update Busy
                                 .equ	OCR2AUB	= 3	; Output Compare Register2 Update Busy
                                 .equ	TCN2UB	= 4	; Timer/Counter2 Update Busy
                                 .equ	AS2	= 5	; Asynchronous Timer/Counter2
                                 .equ	EXCLK	= 6	; Enable External Clock Input
                                 
                                 ; GTCCR - General Timer Counter Control register
                                 .equ	PSRASY	= 1	; Prescaler Reset Timer/Counter2
                                 .equ	PSR2	= PSRASY	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** AD_CONVERTER *****************
                                 ; ADMUX - The ADC multiplexer Selection Register
                                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                                 .equ	ADLAR	= 5	; Left Adjust Result
                                 .equ	REFS0	= 6	; Reference Selection Bit 0
                                 .equ	REFS1	= 7	; Reference Selection Bit 1
                                 
                                 ; ADCSRA - The ADC Control and Status register A
                                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                                 .equ	ADIE	= 3	; ADC Interrupt Enable
                                 .equ	ADIF	= 4	; ADC Interrupt Flag
                                 .equ	ADATE	= 5	; ADC  Auto Trigger Enable
                                 .equ	ADSC	= 6	; ADC Start Conversion
                                 .equ	ADEN	= 7	; ADC Enable
                                 
                                 ; ADCSRB - The ADC Control and Status register B
                                 .equ	ADTS0	= 0	; ADC Auto Trigger Source bit 0
                                 .equ	ADTS1	= 1	; ADC Auto Trigger Source bit 1
                                 .equ	ADTS2	= 2	; ADC Auto Trigger Source bit 2
                                 .equ	ACME	= 6	; 
                                 
                                 ; ADCH - ADC Data Register High Byte
                                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                                 
                                 ; ADCL - ADC Data Register Low Byte
                                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                                 
                                 ; DIDR0 - Digital Input Disable Register
                                 .equ	ADC0D	= 0	; 
                                 .equ	ADC1D	= 1	; 
                                 .equ	ADC2D	= 2	; 
                                 .equ	ADC3D	= 3	; 
                                 .equ	ADC4D	= 4	; 
                                 .equ	ADC5D	= 5	; 
                                 
                                 
                                 ; ***** ANALOG_COMPARATOR ************
                                 ; ACSR - Analog Comparator Control And Status Register
                                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                                 .equ	ACO	= 5	; Analog Compare Output
                                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                                 .equ	ACD	= 7	; Analog Comparator Disable
                                 
                                 ; DIDR1 - Digital Input Disable Register 1
                                 .equ	AIN0D	= 0	; AIN0 Digital Input Disable
                                 .equ	AIN1D	= 1	; AIN1 Digital Input Disable
                                 
                                 
                                 ; ***** PORTB ************************
                                 ; PORTB - Port B Data Register
                                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                                 .equ	PB0	= 0	; For compatibility
                                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                                 .equ	PB1	= 1	; For compatibility
                                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                                 .equ	PB2	= 2	; For compatibility
                                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                                 .equ	PB3	= 3	; For compatibility
                                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                                 .equ	PB4	= 4	; For compatibility
                                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                                 .equ	PB5	= 5	; For compatibility
                                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                                 .equ	PB6	= 6	; For compatibility
                                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                                 .equ	PB7	= 7	; For compatibility
                                 
                                 ; DDRB - Port B Data Direction Register
                                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                                 
                                 ; PINB - Port B Input Pins
                                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                                 
                                 
                                 ; ***** PORTC ************************
                                 ; PORTC - Port C Data Register
                                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                                 .equ	PC0	= 0	; For compatibility
                                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                                 .equ	PC1	= 1	; For compatibility
                                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                                 .equ	PC2	= 2	; For compatibility
                                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                                 .equ	PC3	= 3	; For compatibility
                                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                                 .equ	PC4	= 4	; For compatibility
                                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                                 .equ	PC5	= 5	; For compatibility
                                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                                 .equ	PC6	= 6	; For compatibility
                                 
                                 ; DDRC - Port C Data Direction Register
                                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                                 
                                 ; PINC - Port C Input Pins
                                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                                 
                                 
                                 ; ***** PORTD ************************
                                 ; PORTD - Port D Data Register
                                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                                 .equ	PD0	= 0	; For compatibility
                                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                                 .equ	PD1	= 1	; For compatibility
                                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                                 .equ	PD2	= 2	; For compatibility
                                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                                 .equ	PD3	= 3	; For compatibility
                                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                                 .equ	PD4	= 4	; For compatibility
                                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                                 .equ	PD5	= 5	; For compatibility
                                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                                 .equ	PD6	= 6	; For compatibility
                                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                                 .equ	PD7	= 7	; For compatibility
                                 
                                 ; DDRD - Port D Data Direction Register
                                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                                 
                                 ; PIND - Port D Input Pins
                                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                                 
                                 
                                 ; ***** TIMER_COUNTER_0 **************
                                 ; TIMSK0 - Timer/Counter0 Interrupt Mask Register
                                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                                 .equ	OCIE0A	= 1	; Timer/Counter0 Output Compare Match A Interrupt Enable
                                 .equ	OCIE0B	= 2	; Timer/Counter0 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR0 - Timer/Counter0 Interrupt Flag register
                                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                                 .equ	OCF0A	= 1	; Timer/Counter0 Output Compare Flag 0A
                                 .equ	OCF0B	= 2	; Timer/Counter0 Output Compare Flag 0B
                                 
                                 ; TCCR0A - Timer/Counter  Control Register A
                                 .equ	WGM00	= 0	; Waveform Generation Mode
                                 .equ	WGM01	= 1	; Waveform Generation Mode
                                 .equ	COM0B0	= 4	; Compare Output Mode, Fast PWm
                                 .equ	COM0B1	= 5	; Compare Output Mode, Fast PWm
                                 .equ	COM0A0	= 6	; Compare Output Mode, Phase Correct PWM Mode
                                 .equ	COM0A1	= 7	; Compare Output Mode, Phase Correct PWM Mode
                                 
                                 ; TCCR0B - Timer/Counter Control Register B
                                 .equ	CS00	= 0	; Clock Select
                                 .equ	CS01	= 1	; Clock Select
                                 .equ	CS02	= 2	; Clock Select
                                 .equ	WGM02	= 3	; 
                                 .equ	FOC0B	= 6	; Force Output Compare B
                                 .equ	FOC0A	= 7	; Force Output Compare A
                                 
                                 ; TCNT0 - Timer/Counter0
                                 .equ	TCNT0_0	= 0	; 
                                 .equ	TCNT0_1	= 1	; 
                                 .equ	TCNT0_2	= 2	; 
                                 .equ	TCNT0_3	= 3	; 
                                 .equ	TCNT0_4	= 4	; 
                                 .equ	TCNT0_5	= 5	; 
                                 .equ	TCNT0_6	= 6	; 
                                 .equ	TCNT0_7	= 7	; 
                                 
                                 ; OCR0A - Timer/Counter0 Output Compare Register
                                 .equ	OCR0A_0	= 0	; 
                                 .equ	OCR0A_1	= 1	; 
                                 .equ	OCR0A_2	= 2	; 
                                 .equ	OCR0A_3	= 3	; 
                                 .equ	OCR0A_4	= 4	; 
                                 .equ	OCR0A_5	= 5	; 
                                 .equ	OCR0A_6	= 6	; 
                                 .equ	OCR0A_7	= 7	; 
                                 
                                 ; OCR0B - Timer/Counter0 Output Compare Register
                                 .equ	OCR0B_0	= 0	; 
                                 .equ	OCR0B_1	= 1	; 
                                 .equ	OCR0B_2	= 2	; 
                                 .equ	OCR0B_3	= 3	; 
                                 .equ	OCR0B_4	= 4	; 
                                 .equ	OCR0B_5	= 5	; 
                                 .equ	OCR0B_6	= 6	; 
                                 .equ	OCR0B_7	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 ;.equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	PSR10	= PSRSYNC	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** EXTERNAL_INTERRUPT ***********
                                 ; EICRA - External Interrupt Control Register
                                 .equ	ISC00	= 0	; External Interrupt Sense Control 0 Bit 0
                                 .equ	ISC01	= 1	; External Interrupt Sense Control 0 Bit 1
                                 .equ	ISC10	= 2	; External Interrupt Sense Control 1 Bit 0
                                 .equ	ISC11	= 3	; External Interrupt Sense Control 1 Bit 1
                                 
                                 ; EIMSK - External Interrupt Mask Register
                                 .equ	INT0	= 0	; External Interrupt Request 0 Enable
                                 .equ	INT1	= 1	; External Interrupt Request 1 Enable
                                 
                                 ; EIFR - External Interrupt Flag Register
                                 .equ	INTF0	= 0	; External Interrupt Flag 0
                                 .equ	INTF1	= 1	; External Interrupt Flag 1
                                 
                                 ; PCICR - Pin Change Interrupt Control Register
                                 .equ	PCIE0	= 0	; Pin Change Interrupt Enable 0
                                 .equ	PCIE1	= 1	; Pin Change Interrupt Enable 1
                                 .equ	PCIE2	= 2	; Pin Change Interrupt Enable 2
                                 
                                 ; PCMSK2 - Pin Change Mask Register 2
                                 .equ	PCINT16	= 0	; Pin Change Enable Mask 16
                                 .equ	PCINT17	= 1	; Pin Change Enable Mask 17
                                 .equ	PCINT18	= 2	; Pin Change Enable Mask 18
                                 .equ	PCINT19	= 3	; Pin Change Enable Mask 19
                                 .equ	PCINT20	= 4	; Pin Change Enable Mask 20
                                 .equ	PCINT21	= 5	; Pin Change Enable Mask 21
                                 .equ	PCINT22	= 6	; Pin Change Enable Mask 22
                                 .equ	PCINT23	= 7	; Pin Change Enable Mask 23
                                 
                                 ; PCMSK1 - Pin Change Mask Register 1
                                 .equ	PCINT8	= 0	; Pin Change Enable Mask 8
                                 .equ	PCINT9	= 1	; Pin Change Enable Mask 9
                                 .equ	PCINT10	= 2	; Pin Change Enable Mask 10
                                 .equ	PCINT11	= 3	; Pin Change Enable Mask 11
                                 .equ	PCINT12	= 4	; Pin Change Enable Mask 12
                                 .equ	PCINT13	= 5	; Pin Change Enable Mask 13
                                 .equ	PCINT14	= 6	; Pin Change Enable Mask 14
                                 
                                 ; PCMSK0 - Pin Change Mask Register 0
                                 .equ	PCINT0	= 0	; Pin Change Enable Mask 0
                                 .equ	PCINT1	= 1	; Pin Change Enable Mask 1
                                 .equ	PCINT2	= 2	; Pin Change Enable Mask 2
                                 .equ	PCINT3	= 3	; Pin Change Enable Mask 3
                                 .equ	PCINT4	= 4	; Pin Change Enable Mask 4
                                 .equ	PCINT5	= 5	; Pin Change Enable Mask 5
                                 .equ	PCINT6	= 6	; Pin Change Enable Mask 6
                                 .equ	PCINT7	= 7	; Pin Change Enable Mask 7
                                 
                                 ; PCIFR - Pin Change Interrupt Flag Register
                                 .equ	PCIF0	= 0	; Pin Change Interrupt Flag 0
                                 .equ	PCIF1	= 1	; Pin Change Interrupt Flag 1
                                 .equ	PCIF2	= 2	; Pin Change Interrupt Flag 2
                                 
                                 
                                 ; ***** SPI **************************
                                 ; SPDR - SPI Data Register
                                 .equ	SPDR0	= 0	; SPI Data Register bit 0
                                 .equ	SPDR1	= 1	; SPI Data Register bit 1
                                 .equ	SPDR2	= 2	; SPI Data Register bit 2
                                 .equ	SPDR3	= 3	; SPI Data Register bit 3
                                 .equ	SPDR4	= 4	; SPI Data Register bit 4
                                 .equ	SPDR5	= 5	; SPI Data Register bit 5
                                 .equ	SPDR6	= 6	; SPI Data Register bit 6
                                 .equ	SPDR7	= 7	; SPI Data Register bit 7
                                 
                                 ; SPSR - SPI Status Register
                                 .equ	SPI2X	= 0	; Double SPI Speed Bit
                                 .equ	WCOL	= 6	; Write Collision Flag
                                 .equ	SPIF	= 7	; SPI Interrupt Flag
                                 
                                 ; SPCR - SPI Control Register
                                 .equ	SPR0	= 0	; SPI Clock Rate Select 0
                                 .equ	SPR1	= 1	; SPI Clock Rate Select 1
                                 .equ	CPHA	= 2	; Clock Phase
                                 .equ	CPOL	= 3	; Clock polarity
                                 .equ	MSTR	= 4	; Master/Slave Select
                                 .equ	DORD	= 5	; Data Order
                                 .equ	SPE	= 6	; SPI Enable
                                 .equ	SPIE	= 7	; SPI Interrupt Enable
                                 
                                 
                                 ; ***** WATCHDOG *********************
                                 ; WDTCSR - Watchdog Timer Control Register
                                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                                 .equ	WDE	= 3	; Watch Dog Enable
                                 .equ	WDCE	= 4	; Watchdog Change Enable
                                 .equ	WDP3	= 5	; Watchdog Timer Prescaler Bit 3
                                 .equ	WDIE	= 6	; Watchdog Timeout Interrupt Enable
                                 .equ	WDIF	= 7	; Watchdog Timeout Interrupt Flag
                                 
                                 
                                 ; ***** CPU **************************
                                 ; SREG - Status Register
                                 .equ	SREG_C	= 0	; Carry Flag
                                 .equ	SREG_Z	= 1	; Zero Flag
                                 .equ	SREG_N	= 2	; Negative Flag
                                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                                 .equ	SREG_S	= 4	; Sign Bit
                                 .equ	SREG_H	= 5	; Half Carry Flag
                                 .equ	SREG_T	= 6	; Bit Copy Storage
                                 .equ	SREG_I	= 7	; Global Interrupt Enable
                                 
                                 ; OSCCAL - Oscillator Calibration Value
                                 .equ	CAL0	= 0	; Oscillator Calibration Value Bit0
                                 .equ	CAL1	= 1	; Oscillator Calibration Value Bit1
                                 .equ	CAL2	= 2	; Oscillator Calibration Value Bit2
                                 .equ	CAL3	= 3	; Oscillator Calibration Value Bit3
                                 .equ	CAL4	= 4	; Oscillator Calibration Value Bit4
                                 .equ	CAL5	= 5	; Oscillator Calibration Value Bit5
                                 .equ	CAL6	= 6	; Oscillator Calibration Value Bit6
                                 .equ	CAL7	= 7	; Oscillator Calibration Value Bit7
                                 
                                 ; CLKPR - Clock Prescale Register
                                 .equ	CLKPS0	= 0	; Clock Prescaler Select Bit 0
                                 .equ	CLKPS1	= 1	; Clock Prescaler Select Bit 1
                                 .equ	CLKPS2	= 2	; Clock Prescaler Select Bit 2
                                 .equ	CLKPS3	= 3	; Clock Prescaler Select Bit 3
                                 .equ	CLKPCE	= 7	; Clock Prescaler Change Enable
                                 
                                 ; SPMCSR - Store Program Memory Control and Status Register
                                 .equ    SELFPRGEN = 0; Added for backwards compatibility
                                 .equ	SPMEN	= 0	; Store Program Memory
                                 .equ	PGERS	= 1	; Page Erase
                                 .equ	PGWRT	= 2	; Page Write
                                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                                 .equ	RWWSRE	= 4	; Read-While-Write section read enable
                                 .equ    SIGRD   = 5 ; Signature Row Read
                                 .equ	RWWSB	= 6	; Read-While-Write Section Busy
                                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                                 
                                 ; MCUCR - MCU Control Register
                                 .equ	IVCE	= 0	; 
                                 .equ	IVSEL	= 1	; 
                                 .equ	PUD	= 4	; 
                                 .equ	BODSE	= 5	; BOD Sleep Enable
                                 .equ	BODS	= 6	; BOD Sleep
                                 
                                 ; MCUSR - MCU Status Register
                                 .equ	PORF	= 0	; Power-on reset flag
                                 .equ	EXTRF	= 1	; External Reset Flag
                                 .equ	EXTREF	= EXTRF	; For compatibility
                                 .equ	BORF	= 2	; Brown-out Reset Flag
                                 .equ	WDRF	= 3	; Watchdog Reset Flag
                                 
                                 ; SMCR - Sleep Mode Control Register
                                 .equ	SE	= 0	; Sleep Enable
                                 .equ	SM0	= 1	; Sleep Mode Select Bit 0
                                 .equ	SM1	= 2	; Sleep Mode Select Bit 1
                                 .equ	SM2	= 3	; Sleep Mode Select Bit 2
                                 
                                 ; GPIOR2 - General Purpose I/O Register 2
                                 .equ	GPIOR20	= 0	; 
                                 .equ	GPIOR21	= 1	; 
                                 .equ	GPIOR22	= 2	; 
                                 .equ	GPIOR23	= 3	; 
                                 .equ	GPIOR24	= 4	; 
                                 .equ	GPIOR25	= 5	; 
                                 .equ	GPIOR26	= 6	; 
                                 .equ	GPIOR27	= 7	; 
                                 
                                 ; GPIOR1 - General Purpose I/O Register 1
                                 .equ	GPIOR10	= 0	; 
                                 .equ	GPIOR11	= 1	; 
                                 .equ	GPIOR12	= 2	; 
                                 .equ	GPIOR13	= 3	; 
                                 .equ	GPIOR14	= 4	; 
                                 .equ	GPIOR15	= 5	; 
                                 .equ	GPIOR16	= 6	; 
                                 .equ	GPIOR17	= 7	; 
                                 
                                 ; GPIOR0 - General Purpose I/O Register 0
                                 .equ	GPIOR00	= 0	; 
                                 .equ	GPIOR01	= 1	; 
                                 .equ	GPIOR02	= 2	; 
                                 .equ	GPIOR03	= 3	; 
                                 .equ	GPIOR04	= 4	; 
                                 .equ	GPIOR05	= 5	; 
                                 .equ	GPIOR06	= 6	; 
                                 .equ	GPIOR07	= 7	; 
                                 
                                 ; PRR - Power Reduction Register
                                 .equ	PRADC	= 0	; Power Reduction ADC
                                 .equ	PRUSART0	= 1	; Power Reduction USART
                                 .equ	PRSPI	= 2	; Power Reduction Serial Peripheral Interface
                                 .equ	PRTIM1	= 3	; Power Reduction Timer/Counter1
                                 .equ	PRTIM0	= 5	; Power Reduction Timer/Counter0
                                 .equ	PRTIM2	= 6	; Power Reduction Timer/Counter2
                                 .equ	PRTWI	= 7	; Power Reduction TWI
                                 
                                 
                                 ; ***** EEPROM ***********************
                                 ; EEARL - EEPROM Address Register Low Byte
                                 .equ	EEAR0	= 0	; EEPROM Read/Write Access Bit 0
                                 .equ	EEAR1	= 1	; EEPROM Read/Write Access Bit 1
                                 .equ	EEAR2	= 2	; EEPROM Read/Write Access Bit 2
                                 .equ	EEAR3	= 3	; EEPROM Read/Write Access Bit 3
                                 .equ	EEAR4	= 4	; EEPROM Read/Write Access Bit 4
                                 .equ	EEAR5	= 5	; EEPROM Read/Write Access Bit 5
                                 .equ	EEAR6	= 6	; EEPROM Read/Write Access Bit 6
                                 .equ	EEAR7	= 7	; EEPROM Read/Write Access Bit 7
                                 
                                 ; EEARH - EEPROM Address Register High Byte
                                 .equ	EEAR8	= 0	; EEPROM Read/Write Access Bit 8
                                 .equ	EEAR9	= 1	; EEPROM Read/Write Access Bit 9
                                 
                                 ; EEDR - EEPROM Data Register
                                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                                 
                                 ; EECR - EEPROM Control Register
                                 .equ	EERE	= 0	; EEPROM Read Enable
                                 .equ	EEPE	= 1	; EEPROM Write Enable
                                 .equ	EEMPE	= 2	; EEPROM Master Write Enable
                                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                                 .equ	EEPM0	= 4	; EEPROM Programming Mode Bit 0
                                 .equ	EEPM1	= 5	; EEPROM Programming Mode Bit 1
                                 
                                 
                                 
                                 ; ***** LOCKSBITS ********************************************************
                                 .equ	LB1	= 0	; Lock bit
                                 .equ	LB2	= 1	; Lock bit
                                 .equ	BLB01	= 2	; Boot Lock bit
                                 .equ	BLB02	= 3	; Boot Lock bit
                                 .equ	BLB11	= 4	; Boot lock bit
                                 .equ	BLB12	= 5	; Boot lock bit
                                 
                                 
                                 ; ***** FUSES ************************************************************
                                 ; LOW fuse bits
                                 .equ	CKSEL0	= 0	; Select Clock Source
                                 .equ	CKSEL1	= 1	; Select Clock Source
                                 .equ	CKSEL2	= 2	; Select Clock Source
                                 .equ	CKSEL3	= 3	; Select Clock Source
                                 .equ	SUT0	= 4	; Select start-up time
                                 .equ	SUT1	= 5	; Select start-up time
                                 .equ	CKOUT	= 6	; Clock output
                                 .equ	CKDIV8	= 7	; Divide clock by 8
                                 
                                 ; HIGH fuse bits
                                 .equ	BOOTRST	= 0	; Select reset vector
                                 .equ	BOOTSZ0	= 1	; Select boot size
                                 .equ	BOOTSZ1	= 2	; Select boot size
                                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                                 .equ	WDTON	= 4	; Watchdog Timer Always On
                                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                                 .equ	DWEN	= 6	; debugWIRE Enable
                                 .equ	RSTDISBL	= 7	; External reset disable
                                 
                                 ; EXTENDED fuse bits
                                 .equ	BODLEVEL0	= 0	; Brown-out Detector trigger level
                                 .equ	BODLEVEL1	= 1	; Brown-out Detector trigger level
                                 .equ	BODLEVEL2	= 2	; Brown-out Detector trigger level
                                 
                                 
                                 
                                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                                 .def	XH	= r27
                                 .def	XL	= r26
                                 .def	YH	= r29
                                 .def	YL	= r28
                                 .def	ZH	= r31
                                 .def	ZL	= r30
                                 
                                 
                                 
                                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                                 .equ	FLASHEND	= 0x3fff	; Note: Word address
                                 .equ	IOEND	= 0x00ff
                                 .equ	SRAM_START	= 0x0100
                                 .equ	SRAM_SIZE	= 2048
                                 .equ	RAMEND	= 0x08ff
                                 .equ	XRAMEND	= 0x0000
                                 .equ	E2END	= 0x03ff
                                 .equ	EEPROMEND	= 0x03ff
                                 .equ	EEADRBITS	= 10
                                 #pragma AVRPART MEMORY PROG_FLASH 32768
                                 #pragma AVRPART MEMORY EEPROM 1024
                                 #pragma AVRPART MEMORY INT_SRAM SIZE 2048
                                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
                                 
                                 
                                 
                                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                                 .equ	NRWW_START_ADDR	= 0x3800
                                 .equ	NRWW_STOP_ADDR	= 0x3fff
                                 .equ	RWW_START_ADDR	= 0x0
                                 .equ	RWW_STOP_ADDR	= 0x37ff
                                 .equ	PAGESIZE	= 64
                                 .equ	FIRSTBOOTSTART	= 0x3f00
                                 .equ	SECONDBOOTSTART	= 0x3e00
                                 .equ	THIRDBOOTSTART	= 0x3c00
                                 .equ	FOURTHBOOTSTART	= 0x3800
                                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                                 
                                 
                                 
                                 ; ***** INTERRUPT VECTORS ************************************************
                                 .equ	INT0addr	= 0x0002	; External Interrupt Request 0
                                 .equ	INT1addr	= 0x0004	; External Interrupt Request 1
                                 .equ	PCI0addr	= 0x0006	; Pin Change Interrupt Request 0
                                 .equ	PCI1addr	= 0x0008	; Pin Change Interrupt Request 0
                                 .equ	PCI2addr	= 0x000a	; Pin Change Interrupt Request 1
                                 .equ	WDTaddr	= 0x000c	; Watchdog Time-out Interrupt
                                 .equ	OC2Aaddr	= 0x000e	; Timer/Counter2 Compare Match A
                                 .equ	OC2Baddr	= 0x0010	; Timer/Counter2 Compare Match A
                                 .equ	OVF2addr	= 0x0012	; Timer/Counter2 Overflow
                                 .equ	ICP1addr	= 0x0014	; Timer/Counter1 Capture Event
                                 .equ	OC1Aaddr	= 0x0016	; Timer/Counter1 Compare Match A
                                 .equ	OC1Baddr	= 0x0018	; Timer/Counter1 Compare Match B
                                 .equ	OVF1addr	= 0x001a	; Timer/Counter1 Overflow
                                 .equ	OC0Aaddr	= 0x001c	; TimerCounter0 Compare Match A
                                 .equ	OC0Baddr	= 0x001e	; TimerCounter0 Compare Match B
                                 .equ	OVF0addr	= 0x0020	; Timer/Couner0 Overflow
                                 .equ	SPIaddr	= 0x0022	; SPI Serial Transfer Complete
                                 .equ	URXCaddr	= 0x0024	; USART Rx Complete
                                 .equ	UDREaddr	= 0x0026	; USART, Data Register Empty
                                 .equ	UTXCaddr	= 0x0028	; USART Tx Complete
                                 .equ	ADCCaddr	= 0x002a	; ADC Conversion Complete
                                 .equ	ERDYaddr	= 0x002c	; EEPROM Ready
                                 .equ	ACIaddr	= 0x002e	; Analog Comparator
                                 .equ	TWIaddr	= 0x0030	; Two-wire Serial Interface
                                 .equ	SPMRaddr	= 0x0032	; Store Program Memory Read
                                 
                                 .equ	INT_VECTORS_SIZE	= 52	; size in words
                                 
                                 #endif  /* _M328PDEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                 // Universidad del Valle de Guatemala
                                 // IE2023: Programacin de microcontroladores
                                 // Autor: Mara Andrade
                                 // Proyecto: Reloj
                                 // Archivo: Proyecto1.asm
                                 // Hardware: ATMEGA328P
                                 // Created: 21/02/2024 8:06:46
                                 //********************************************
                                 // Encabezado -------------------------------------------------------
                                 .include "M328PDEF.inc"
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega328P.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m328Pdef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega328P
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega328P
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M328PDEF_INC_
                                 #endif  /* _M328PDEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 .cseg 
                                 // Interrupt Vectors ------------------------------------------------
                                 .org 0x00						;Reset
000000 940c 001e                 	JMP START
                                 .org 0x0006						;Pin Change Interrupt Request 0
000006 940c 027b                 	JMP PCINT0_INT
                                 .org 0x0016						;Compare Match A Timer1
000016 940c 0318                 	JMP TIMER1_COMPA
                                 .org 0x001C						;Compare Match A Timer0
00001c 940c 02ff                 	JMP TIMER0_COMPA
                                 // Reset --------------------------------------------------------- //
                                 START:
                                 // Stack Pointer ----------------------------------------------------
00001e ef0f                      LDI R16, LOW(RAMEND)
00001f bf0d                      OUT SPL, R16
000020 e018                      LDI R17, HIGH(RAMEND)
000021 bf1e                      OUT SPH, R17
                                 //Functional Registers ----------------------------------------------
                                 .def timeal	= R0
                                 .def ahours	= R1
                                 .def amins	= R2
                                 .def asecs	= R3
                                 .def aday	= R4
                                 .def amonth	= R5
                                 .def ayear	= R6
                                 .def shours	= R7
                                 .def smins	= R8
                                 .def ssecs	= R9
                                 .def sdays	= R10
                                 .def smonth	= R11
                                 .def syear	= R12
                                 .def btndel = R13
                                 .def display= R14
                                 .def movdsl = R15
                                 .def hours	= R18
                                 .def minutes= R19
                                 .def seconds= R20
                                 .def day	= R21
                                 .def month	= R22
                                 .def year	= R23
                                 .def mode	= R24
                                 .def dissel = R25
                                 //General Settings --------------------------------------------------
                                 Setup:
                                 	//PinChange
000022 e001                      	LDI R16, (1<<PCIE0)
000023 9300 0068                 	STS PCICR, R16				;Enable Pin Change Interrupt for PORTB
000025 e10c                      	LDI R16, (1<<PCINT4)|(1<<PCINT3)|(1<<PCINT2)
000026 9300 006b                 	STS PCMSK0, R16				;Enable Pin Change on PB4, PB3 and PB2
                                 	//Timer0
000028 e002                      	LDI R16, (1<<OCIE0A)	
000029 9300 006e                 	STS TIMSK0, R16				;Enable Interrupt Mask for Compare Match A Timer0
00002b bd04                      	OUT TCCR0A, R16				;Timer0 mode >> CTC Mode
00002c e207                      	LDI R16, 0x27
00002d bd07                      	OUT OCR0A, R16				;Max for CTC Mode Timer0 >> Generates interrrupt0
00002e e005                      	LDI R16, (1<<CS02)|(1<<CS00)
00002f bd05                      	OUT TCCR0B, R16				;Timer0 clock selected >> Prescaler at 1024
                                 	//Timer1
000030 e002                      	LDI R16, (1<<OCIE1A)	
000031 9300 006f                 	STS TIMSK1, R16				;Enable Interrupt Mask for Compare Match A Timer1
000033 e10e                      	LDI R16, 0x1E
000034 9300 0089                 	STS OCR1AH, R16				;Max for CTC Mode Low Timer1 >> Generates interrrupt1
000036 e805                      	LDI R16, 0x85 
000037 9300 0088                 	STS OCR1AL, R16				;Max for CTC Mode High Timer1 >> Generates interrrupt1
000039 2700                      	CLR R16
00003a 9300 0080                 	STS TCCR1A, R16				;Timer1 mode >> CTC Mode
00003c e00d                      	LDI R16, (1<<WGM12)|(1<<CS12)|(1<<CS10)
00003d 9300 0081                 	STS TCCR1B, R16				;Timer1 Prescaler at 1024 and CTC Settings
00003f 9478                      	SEI							;Enable all interruptions
                                 	//Inputs and outputs
000040 2700                      	CLR R16
000041 9300 00c1                 	STS	UCSR0B, R16				;Unable RX y TX for communication
000043 e30f                      	LDI R16, 0x3F
000044 b907                      	OUT DDRC, R16				;Set all available PortC as output
000045 ef0f                      	LDI R16, 0xFF
000046 b90a                      	OUT DDRD, R16				;Set all PortD as output
000047 e203                      	LDI R16, 0x23
000048 b904                      	OUT DDRB, R16				;Set as outputs PB0&PB1&PB5 for led mode
000049 e10c                      	LDI R16, 0x1C					
00004a b905                      	OUT PORTB, R16				;Buttons pull-ups			
                                 	//Setting initial values
00004b e540                      	LDI seconds, 0x50
00004c e539                      	LDI minutes, 0x59
00004d e223                      	LDI hours, 0x23
00004e e258                      	LDI day, 0x28
00004f e062                      	LDI month, 2
000050 e274                      	LDI year, 0x24
000051 e098                      	LDI dissel, 0x08
000052 2700                      	CLR R16
000053 2e10                      	MOV ahours, R16
000054 2e20                      	MOV amins, R16
000055 2e30                      	MOV asecs, R16
000056 e209                      	LDI R16, 0x29
000057 2e40                      	MOV aday, R16
000058 e005                      	LDI R16, 5
000059 2e50                      	MOV amonth, R16
00005a e108                      	LDI R16, 24
00005b 2e60                      	MOV ayear, R16
00005c e001                      	LDI R16, 1
00005d 24ff                      	CLR movdsl
00005e 24dd                      	CLR btndel
                                 //Main loop ---------------------------------------------------------
                                 Loop:
                                 //Settings of Mode
00005f ff93                      	SBRS dissel, 3				;Check change of display
000060 940c 005f                 	JMP Loop
000062 7097                      	CBR dissel, 0xF8			;Display selector
000063 e0fc                      	LDI ZH, HIGH(modejumps<<1)	;Redirect to mode jump's table
000064 e0ee                      	LDI ZL, LOW(modejumps<<1)
000065 0fe8                      	ADD ZL, mode
000066 91e4                      	LPM R30, Z
000067 3084                      	CPI mode, 4					;Table with 2bytes directions of 2 bytes
000068 f414                      	BRGE doublebyte
000069 27ff                      	CLR R31
00006a 9409                      	IJMP
                                 doublebyte:
00006b e0f1                      	LDI R31, 1
00006c 9409                      	IJMP
                                 //Enable buttons
                                 enablebtns:
00006d b103                      	IN R16, PINB							;Checks if buttons stabilized after 15ms
00006e 710c                      	CBR R16, 0xE3
00006f 310c                      	CPI R16, 0x1C
000070 f439                      	BRNE continuedisplayset					;If the stabilized it lets buttons react
000071 e10c                      	LDI R16, (1<<PCINT4)|(1<<PCINT3)|(1<<PCINT2)
000072 9300 006b                 	STS PCMSK0, R16
000074 940c 0078                 	JMP continuedisplayset
                                 //Display assign of selector and value
                                 display_settings:
000076 3095                      	CPI dissel, 5
000077 f3a9                      	BREQ enablebtns							;Debouncing
                                 continuedisplayset:
000078 e0fc                      	LDI ZH, HIGH(selector<<1)				;Redirect to selector's values table
000079 e1e6                      	LDI ZL, LOW(selector<<1)
00007a 0fe9                      	ADD ZL, dissel
00007b 9104                      	LPM R16, Z
00007c b908                      	OUT PORTC, R16							;Select display
00007d 3090                      	CPI dissel, 0
00007e f041                      	BREQ noblink							;Checks if the point must be on
00007f 3095                      	CPI dissel, 5
000080 f031                      	BREQ noblink							;Checks if the point must be on
000081 2d0d                      	MOV R16, btndel
000082 7001                      	CBR R16, 0xFE
000083 0ee0                      	ADD display, R16						;Adds the point to the value of the port
000084 b8eb                      	OUT PORTD, display						;Show on displays
000085 940c 008a                 	JMP completedisplay
                                 noblink:
000087 b8eb                      	OUT PORTD, display						;Show on displays without the point
000088 940c 008a                 	JMP completedisplay
                                 completedisplay:
00008a 3095                      	CPI dissel, 5
00008b f019                      	BREQ reset								;Increment of selector (0>>5)
00008c 9593                      	INC dissel
00008d 940c 005f                 	JMP Loop
                                 reset:
00008f 2799                      	CLR dissel								;Loop of selector (5>>0)
000090 940c 005f                 	JMP Loop
                                 //Mode >> Show Time ----------------------------------------------------
                                 MST:							
000092 9a28                      	SBI PORTB, PB0							;Identifier (Blue)
000093 3092                      	CPI dissel, 2
000094 f068                      	BRLO hours_settings						;Checks the value that must show
000095 f089                      	BREQ minutes1							
000096 3093                      	CPI dissel, 3						
000097 f0a1                      	BREQ minutes0
000098 2f04                      	MOV R16, seconds
000099 fd90                      	SBRC dissel, 0							;5Seconds' decades
00009a 940c 00b1                 	JMP seconds0
                                 	//seconds1
00009c 9502                      	SWAP R16
00009d 700f                      	CBR R16, 0xF0
00009e 940e 025e                 	CALL D4_D5
0000a0 940c 0076                 	JMP display_settings
                                 	hours_settings:							;0>Hours'decades 1>Hours' units
0000a2 2f02                      		MOV R16, hours
0000a3 940e 0249                 		CALL D0_D1							;Returns the value that will be shown on the display
0000a5 940c 0076                 		JMP display_settings
                                 	minutes1:								;2>Minutes'decades 3>Minutes' units
0000a7 2f03                      		MOV R16, minutes
0000a8 940e 0251                 		CALL D2								;Returns the value that will be shown on the display
0000aa 940c 0076                 		JMP display_settings
                                 	minutes0:								;2>Minutes'decades 3>Minutes' units
0000ac 2f03                      		MOV R16, minutes
0000ad 940e 0258                 		CALL D3								;Returns the value that will be shown on the display
0000af 940c 0076                 		JMP display_settings	
                                 	seconds0:								;4Seconds' units
0000b1 700f                      		CBR R16, 0xF0
0000b2 940e 025e                 		CALL D4_D5							;Returns the value that will be shown on the display
0000b4 940c 0076                 		JMP display_settings
                                 //Mode >> Show Date --------------------------------------------------
                                 SDM:						
0000b6 9a29                      	SBI PORTB, PB1							;Show mode indicator (Green)
0000b7 3092                      	CPI dissel, 2
0000b8 f068                      	BRLO days_settings						;Display selector start comparation
0000b9 f089                      	BREQ month1
0000ba 3093                      	CPI dissel, 3
0000bb f0a1                      	BREQ month0
0000bc 2f07                      	MOV R16, year							
0000bd fd90                      	SBRC dissel, 0
0000be 940c 00d5                 	JMP year0
                                 	//year1									;Year msnibble shown
0000c0 9502                      	SWAP R16
0000c1 700f                      	CBR R16, 0xF0
0000c2 940e 025e                 	CALL D4_D5
0000c4 940c 0076                 	JMP display_settings
                                 	days_settings:							;Show day units
0000c6 2f05                      		MOV R16, day
0000c7 940e 0249                 		CALL D0_D1
0000c9 940c 0076                 		JMP display_settings
                                 	month1:									;Show month decades
0000cb 2f06                      		MOV R16, month
0000cc 940e 0251                 		CALL D2
0000ce 940c 0076                 		JMP display_settings
                                 	month0:									;Show month units
0000d0 2f06                      		MOV R16, month
0000d1 940e 0258                 		CALL D3
0000d3 940c 0076                 		JMP display_settings	
                                 	year0:									;Show years units
0000d5 700f                      		CBR R16, 0xF0
0000d6 940e 025e                 		CALL D4_D5
0000d8 940c 0076                 		JMP display_settings
                                 //Mode >> Show Alarm Time  -------------------------------------------
                                 ATM:
0000da 9a28                      	SBI PORTB, PB0							;Show identifier >> Purple
0000db 9a29                      	SBI PORTB, PB1
0000dc 3092                      	CPI dissel, 2							;Select display to send info
0000dd f068                      	BRLO ahours_settings
0000de f089                      	BREQ amins1
0000df 3093                      	CPI dissel, 3
0000e0 f0a1                      	BREQ amins0
0000e1 2d03                      	MOV R16, asecs
0000e2 fd90                      	SBRC dissel, 0
0000e3 940c 00fa                 	JMP aseconds0
                                 	//seconds1								;Set alarm seconds decades
0000e5 9502                      	SWAP R16	
0000e6 700f                      	CBR R16, 0xF0
0000e7 940e 025e                 	CALL D4_D5
0000e9 940c 0076                 	JMP display_settings
                                 	ahours_settings:						;Set alarm hours 
0000eb 2d01                      		MOV R16, ahours
0000ec 940e 0249                 		CALL D0_D1
0000ee 940c 0076                 		JMP display_settings
                                 	amins1:									;Set alarm's minutes decades
0000f0 2d02                      		MOV R16, amins
0000f1 940e 0251                 		CALL D2
0000f3 940c 0076                 		JMP display_settings
                                 	amins0:									;Set alarm's minutes units
0000f5 2d02                      		MOV R16, amins
0000f6 940e 0258                 		CALL D3
0000f8 940c 0076                 		JMP display_settings	
                                 	aseconds0:								;Set alarm's seconds units
0000fa 700f                      		CBR R16, 0xF0
0000fb 940e 025e                 		CALL D4_D5
0000fd 940c 0076                 		JMP display_settings
                                 //Mode >> Show Alarm Date ------------------------------------------ 
                                 //(ADDED Function >> not implemented)
                                 ADM:							
0000ff 9a28                      	SBI PORTB, PB0							;Show identifier >> Purple
000100 9a29                      	SBI PORTB, PB1
000101 3092                      	CPI dissel, 2
000102 f068                      	BRLO adays_settings						;Display selector and filter to colect info
000103 f089                      	BREQ amonth1
000104 3093                      	CPI dissel, 3
000105 f0a1                      	BREQ amonth0
000106 2d06                      	MOV R16, ayear
000107 fd90                      	SBRC dissel, 0
000108 940c 011f                 	JMP ayear0
                                 	//year1
00010a 9502                      	SWAP R16
00010b 700f                      	CBR R16, 0xF0
00010c 940e 025e                 	CALL D4_D5
00010e 940c 0076                 	JMP display_settings
                                 	adays_settings:							;Select days info
000110 2d04                      		MOV R16, aday
000111 940e 0249                 		CALL D0_D1
000113 940c 0076                 		JMP display_settings
                                 	amonth1:								;Select months' alarm decades info
000115 2d05                      		MOV R16, amonth
000116 940e 0251                 		CALL D2
000118 940c 0076                 		JMP display_settings
                                 	amonth0:								;Select months' alarm units info
00011a 2d05                      		MOV R16, amonth
00011b 940e 0258                 		CALL D3
00011d 940c 0076                 		JMP display_settings	
                                 	ayear0:									;Select alarm's years decades info
00011f 700f                      		CBR R16, 0xF0
000120 940e 025e                 		CALL D4_D5
000122 940c 0076                 		JMP display_settings
                                 //Mode >> Time or Alarm Time Settings -------------------------------------
                                 TA_S:
000124 fed0                      	SBRS btndel, 0							;Blink of identifier of date settings in general >> Blue blink
000125 9828                      	CBI PORTB, PB0
000126 fcd0                      	SBRC btndel, 0
000127 9a28                      	SBI PORTB, PB0
000128 2d1d                      	MOV R17, btndel							;Check changes on btndel, used to save the state of the buttons
000129 fd13                      	SBRC R17, PB3
00012a 940c 017e                 	JMP DEC_LEFTm							;Decrement values, time mode
00012c fd14                      	SBRC R17, PB4
00012d 940c 0152                 	JMP INC_RIGHTm							;Increment values, time mode
                                 showdsptimeset:								;Selection of info for the displays
00012f 3092                      	CPI dissel, 2	
000130 f068                      	BRLO shours_settings					;Show hours
000131 f089                      	BREQ sminutes1							;Show minutes' decades
000132 3093                      	CPI dissel, 3
000133 f0a1                      	BREQ sminutes0							;Show minutes' units
000134 2d09                      	MOV R16, ssecs							
000135 fd90                      	SBRC dissel, 0
000136 940c 014d                 	JMP sseconds0							;Show seconds' units
                                 	//seconds1							
000138 9502                      	SWAP R16								
000139 700f                      	CBR R16, 0xF0
00013a 940e 025e                 	CALL D4_D5								;Show seconds' decades
00013c 940c 0076                 	JMP display_settings					
                                 	shours_settings:						;Show hours
00013e 2d07                      		MOV R16, shours
00013f 940e 0249                 		CALL D0_D1
000141 940c 0076                 		JMP display_settings
                                 	sminutes1:								;Show minutes' decades
000143 2d08                      		MOV R16, smins
000144 940e 0251                 		CALL D2
000146 940c 0076                 		JMP display_settings			
                                 	sminutes0:								;Show minutes' units
000148 2d08                      		MOV R16, smins
000149 940e 0258                 		CALL D3
00014b 940c 0076                 		JMP display_settings	
                                 	sseconds0:								;Show seconds' units
00014d 700f                      		CBR R16, 0xF0
00014e 940e 025e                 		CALL D4_D5
000150 940c 0076                 		JMP display_settings
                                 INC_RIGHTm:									;Incremet values selected
000152 fd12                      	SBRC R17, PB2							;Just if the are no changes on the main button proceed to change shown info
000153 940c 012f                 	JMP showdsptimeset
000155 2d0f                      	MOV R16, movdsl							;movdsl stablished the selection of info that is going to change
000156 3000                      	CPI R16, 0
000157 f059                      	BREQ incrementShours					;increment hours at settings
000158 3001                      	CPI R16, 1
000159 f091                      	BREQ incrementSminutes					;increment hours at minutes
00015a 3002                      	CPI R16, 2
00015b f0c9                      	BREQ incrementSseconds					;increment hours at seconds
00015c 940c 012f                 	JMP showdsptimeset
                                 confirminctm:								;Returns the value of the btndel to default
00015e 2d1d                      	MOV R17, btndel
00015f 7e1f                      	CBR R17, 0x10
000160 2ed1                      	MOV btndel, R17
000161 940c 012f                 	JMP showdsptimeset						;Jumps to the selecter of info
                                 incrementShours:						
000163 2d07                      	MOV R16, shours							;Copy shown hours
000164 940e 0263                 	CALL time_inc							;Inc hours
000166 3204                      	CPI R16, 0x24							;Checks max
000167 f409                      	BRNE offbuttoninch
000168 2700                      	CLR R16									;Reset of values
                                 offbuttoninch:
000169 2e70                      	MOV shours, R16							;Set the settings register of hours
00016a 940c 015e                 	JMP confirminctm
                                 incrementSminutes:
00016c 2d08                      	MOV R16, smins							;Copy shown minutes
00016d 940e 0263                 	CALL time_inc							;Inc minutes
00016f 3600                      	CPI R16, 0x60							;Compare to max
000170 f409                      	BRNE offbuttonincm						
000171 2700                      	CLR R16									;Reset of value
                                 offbuttonincm:
000172 2e80                      	MOV smins, R16							;Set changes executed
000173 940c 015e                 	JMP confirminctm
                                 incrementSseconds:							
000175 2d09                      	MOV R16, ssecs							;Copy of shown seconds
000176 940e 0263                 	CALL time_inc							;Increment of seconds
000178 3600                      	CPI R16, 0x60							;Compare to max
000179 f409                      	BRNE offbuttonincs
00017a 2700                      	CLR R16									;Reset value
                                 offbuttonincs:
00017b 2e90                      	MOV ssecs, R16							;Save change
00017c 940c 015e                 	JMP confirminctm
                                 DEC_LEFTm:									;Decrement of selected info
00017e fd12                      	SBRC R17, PB2							;After the button is disabled
00017f 940c 012f                 	JMP showdsptimeset
000181 2d0f                      	MOV R16, movdsl							;Selection of info that's going to change
000182 3000                      	CPI R16, 0
000183 f059                      	BREQ decrementShours					;Decrement hours
000184 3001                      	CPI R16, 1
000185 f0a1                      	BREQ decrementSminutes					;Decrement minutes
000186 3002                      	CPI R16, 2
000187 f0e9                      	BREQ decrementSseconds					;Decrement seconds
000188 940c 012f                 	JMP showdsptimeset
                                 confirmdectm:		
00018a 2d1d                      	MOV R17, btndel							;Reset value of filter (register)
00018b 7f17                      	CBR R17, 0x08
00018c 2ed1                      	MOV btndel, R17
00018d 940c 012f                 	JMP showdsptimeset						;Select displays info
                                 decrementShours:
00018f 2d07                      	MOV R16, shours							;Copy of hours
000190 3000                      	CPI R16, 0
000191 f021                      	BREQ underflowh							;Compare to min
000192 940e 026e                 	CALL time_dec
000194 940c 0197                 	JMP finaldech							;Jmp to set changes 
                                 underflowh:
000196 e203                      	LDI R16, 0x23							;Mov to max
                                 finaldech:
000197 2e70                      	MOV shours, R16							;Set changes
000198 940c 018a                 	JMP confirmdectm
                                 decrementSminutes:
00019a 2d08                      	MOV R16, smins							;Copy minutes
00019b 3000                      	CPI R16, 0
00019c f021                      	BREQ underflowm							;Compare to min
00019d 940e 026e                 	CALL time_dec
00019f 940c 01a2                 	JMP finaldecm							;Jmp to set changes 
                                 underflowm:
0001a1 e509                      	LDI R16, 0x59							;Mov to max
                                 finaldecm:
0001a2 2e80                      	MOV smins, R16							;Set changes
0001a3 940c 018a                 	JMP confirmdectm
                                 decrementSseconds:
0001a5 2d09                      	MOV R16, ssecs							;Copy seconds
0001a6 3000                      	CPI R16, 0
0001a7 f021                      	BREQ underflows							;Compare to min
0001a8 940e 026e                 	CALL time_dec
0001aa 940c 01ad                 	JMP finaldecs							;Jmp to set changes 
                                 underflows:
0001ac e509                      	LDI R16, 0x59							;Mov to max
                                 finaldecs:
0001ad 2e90                      	MOV ssecs, R16
0001ae 940c 018a                 	JMP confirmdectm						;Set changes
                                 //Mode >> Date or Alarm Date Settings -------------------------------------
                                 DASM:							
0001b0 fed0                      	SBRS btndel, 0					;Blink state >> Green
0001b1 9829                      	CBI PORTB, PB1
0001b2 fcd0                      	SBRC btndel, 0
0001b3 9a29                      	SBI PORTB, PB1
0001b4 2d1d                      	MOV R17, btndel					;Saves info of buttons changes
0001b5 fd13                      	SBRC R17, PB3
0001b6 940c 0213                 	JMP DEC_LEFTd					;Decrement dates
0001b8 fd14                      	SBRC R17, PB4
0001b9 940c 01de                 	JMP INC_RIGHTd					;Increment dates
                                 showdspdateset:
0001bb 3092                      	CPI dissel, 2
0001bc f068                      	BRLO sdays_settings				;Days settings jump
0001bd f089                      	BREQ smonth1					;Month firstbit jump
0001be 3093                      	CPI dissel, 3
0001bf f0a1                      	BREQ smonth0					;Month lsbit jump		
0001c0 2d0c                      	MOV R16, syear
0001c1 fd90                      	SBRC dissel, 0
0001c2 940c 01d9                 	JMP syears0						;Year lsbit jump
                                 	//year1
0001c4 9502                      	SWAP R16
0001c5 700f                      	CBR R16, 0xF0
0001c6 940e 025e                 	CALL D4_D5
0001c8 940c 0076                 	JMP display_settings
                                 	sdays_settings:					;Days settings
0001ca 2d0a                      		MOV R16, sdays
0001cb 940e 0249                 		CALL D0_D1
0001cd 940c 0076                 		JMP display_settings
                                 	smonth1:						;Month firstbit
0001cf 2d0b                      		MOV R16, smonth
0001d0 940e 0251                 		CALL D2
0001d2 940c 0076                 		JMP display_settings
                                 	smonth0:						;Month lsbit
0001d4 2d0b                      		MOV R16, smonth
0001d5 940e 0258                 		CALL D3
0001d7 940c 0076                 		JMP display_settings	
                                 	syears0:						;Year lsbit
0001d9 700f                      		CBR R16, 0xF0
0001da 940e 025e                 		CALL D4_D5
0001dc 940c 0076                 		JMP display_settings		;Show on display
                                 INC_RIGHTd:
0001de fd12                      	SBRC R17, PB2					;Checks that the is no change on mode
0001df 940c 01bb                 	JMP showdspdateset
0001e1 2d0f                      	MOV R16, movdsl					;Selection of info
0001e2 3000                      	CPI R16, 0
0001e3 f059                      	BREQ incrementSyears			;Increment years
0001e4 3001                      	CPI R16, 1
0001e5 f119                      	BREQ incrementSmonths			;Increment months
0001e6 3002                      	CPI R16, 2
0001e7 f091                      	BREQ incrementSdays				;Increment days
0001e8 940c 01bb                 	JMP showdspdateset
                                 confirmincdt:
0001ea 2d1d                      	MOV R17, btndel					;Reset state of buttons lecture
0001eb 7e1f                      	CBR R17, 0x10
0001ec 2ed1                      	MOV btndel, R17
0001ed 940c 01bb                 	JMP showdspdateset
                                 incrementSyears:
0001ef 2d0c                      	MOV R16, syear					;Copy year
0001f0 3909                      	CPI R16, 0x99					
0001f1 f419                      	BRNE incrementyear				;Compare to max
0001f2 2700                      	CLR R16							;Reset
0001f3 940c 01f7                 	JMP setnewyeari
                                 incrementyear:
0001f5 940e 0263                 	CALL time_inc					;Increment year
                                 setnewyeari:						;Set values
0001f7 2ec0                      	MOV syear, R16
0001f8 940c 01ea                 	JMP confirmincdt
                                 incrementSdays:
0001fa 2d0a                      	MOV R16, sdays					;Copy days
0001fb e0fc                      	LDI ZH, HIGH(days_month<<1)		;Redirect to days of month table
0001fc e0e0                      	LDI ZL, LOW(days_month<<1)
0001fd 0deb                      	ADD ZL, smonth					;Correct to the actual month
0001fe 9114                      	LPM R17, Z						;Max day of month
0001ff 1701                      	CP R16, R17						;Compare to max
000200 f419                      	BRNE incrementday				;Normal increment
000201 e001                      	LDI R16, 1						;Reset
000202 940c 0206                 	JMP setnewday					
                                 incrementday:
000204 940e 0263                 	CALL time_inc					;Normal increment
                                 setnewday:
000206 2ea0                      	MOV sdays, R16					;Set changes
000207 940c 01ea                 	JMP confirmincdt
                                 incrementSmonths:
000209 2d0b                      	MOV R16, smonth					;Copy month
00020a 300c                      	CPI R16, 12						
00020b f419                      	BRNE incrementmonth				;Compare to max
00020c e001                      	LDI R16, 1						;Reset
00020d 940c 0210                 	JMP setnewmonth					;Jmp to set values
                                 incrementmonth:
00020f 9503                      	INC R16							;Normal increment
                                 setnewmonth:
000210 2eb0                      	MOV smonth, R16					;Set changes
000211 940c 01ea                 	JMP confirmincdt
                                 DEC_LEFTd:
000213 fd12                      	SBRC R17, PB2					;Checks that the is no change on mode
000214 940c 01bb                 	JMP showdspdateset
000216 2d0f                      	MOV R16, movdsl					;Selection of info
000217 3000                      	CPI R16, 0
000218 f0d1                      	BREQ decrementSyears			;Decrement years
000219 3001                      	CPI R16, 1
00021a f119                      	BREQ decrementSmonths			;Decrement months
00021b 3002                      	CPI R16, 2
00021c f039                      	BREQ decrementSdays				;Decrement days
00021d 940c 01bb                 	JMP showdspdateset
                                 confirmdecdt:
00021f 2d1d                      	MOV R17, btndel					;Reset state of buttons lecture
000220 7f17                      	CBR R17, 0x08
000221 2ed1                      	MOV btndel, R17
000222 940c 01bb                 	JMP showdspdateset
                                 decrementSdays:
000224 2d0a                      	MOV R16, sdays					;Copy days
000225 e0fc                      	LDI ZH, HIGH(days_month<<1)		;Redirect to days of month table
000226 e0e0                      	LDI ZL, LOW(days_month<<1)
000227 0deb                      	ADD ZL, smonth					;Correct to the actual month
000228 9114                      	LPM R17, Z						;Max day of month
000229 3000                      	CPI R16, 0
00022a f419                      	BRNE decrementday				;Normal decrement
00022b 2f01                      	MOV R16, R17					;Max
00022c 940c 0230                 	JMP setnewdayd					;Jmp set value
                                 decrementday:
00022e 940e 026e                 	CALL time_dec					;Decrement
                                 setnewdayd:
000230 2ea0                      	MOV sdays, R16					;Set changes
000231 940c 021f                 	JMP confirmdecdt
                                 decrementSyears:
000233 2d0c                      	MOV R16, syear					;Copy years
000234 3000                      	CPI R16, 0						
000235 f419                      	BRNE decrementyear				;Compare min
000236 e909                      	LDI R16, 0x99					;Change to max
000237 940c 023b                 	JMP setnewyeard					;Jmp set value
                                 decrementyear:
000239 940e 026e                 	CALL time_dec					;Normal decrement
                                 setnewyeard:
00023b 2ec0                      	MOV syear, R16					;Set changes
00023c 940c 021f                 	JMP confirmdecdt
                                 decrementSmonths:
00023e 2d0b                      	MOV R16, smonth					;Copy month
00023f 3000                      	CPI R16, 0
000240 f419                      	BRNE decrementmonth				;Compare to min
000241 e909                      	LDI R16, 0x99					;Change to max
000242 940c 0246                 	JMP setnewmonthd
                                 decrementmonth:
000244 940e 026e                 	CALL time_dec					;Normal decrement
                                 setnewmonthd:
000246 2eb0                      	MOV smonth, R16				;Set changes
000247 940c 021f                 	JMP confirmdecdt
                                 //Subroutines
                                 D0_D1:
000249 ff90                      	SBRS dissel, 0					;Decades or units
00024a 9502                      	SWAP R16
00024b 700f                      	CBR R16, 0xF0
00024c e0fc                      	LDI ZH, HIGH(show2nm<<1)		;Redirect to displayed value
00024d e1ec                      	LDI ZL, LOW(show2nm<<1)
00024e 0fe0                      	ADD ZL, R16
00024f 90e4                      	LPM display, Z					;Register to write portD
000250 9508                      	RET
                                 D2:
000251 9502                      	SWAP R16						;Decades
000252 700f                      	CBR R16, 0xF0
000253 e0fc                      	LDI ZH, HIGH(showupdown<<1)		;Redirect to displayed value
000254 e2e6                      	LDI ZL, LOW(showupdown<<1)
000255 0fe0                      	ADD ZL, R16
000256 90e4                      	LPM display, Z					;Register to write portD
000257 9508                      	RET
                                 D3:
000258 700f                      	CBR R16, 0xF0					;Units
000259 e0fc                      	LDI ZH, HIGH(shownormal<<1)		;Redirect to displayed value
00025a e3e0                      	LDI ZL, LOW(shownormal<<1)
00025b 0fe0                      	ADD ZL, R16
00025c 90e4                      	LPM display, Z					;Register to write portD
00025d 9508                      	RET
                                 D4_D5:
00025e e0fc                      	LDI ZH, HIGH(show2updown<<1)	;Redirect to displayed value
00025f e3ea                      	LDI ZL, LOW(show2updown<<1)
000260 0fe0                      	ADD ZL, R16
000261 90e4                      	LPM display, Z					;Register to write portD
000262 9508                      	RET	
                                 //Time automatic incrementers
                                 time_inc:
000263 2f10                      	MOV R17, R16					;Save value
000264 701f                      	CBR R17, 0xF0					
000265 3019                      	CPI R17, 9						;Overflow
000266 f429                      	BRNE normal_increment			;No overflow detected
000267 9502                      	SWAP R16
000268 700f                      	CBR R16, 0xF0
000269 9503                      	INC R16							;Increment decades
00026a 9502                      	SWAP R16
00026b 9508                      	RET
                                 normal_increment:
00026c 9503                      	INC R16							;Increment units
00026d 9508                      	RET
                                 //Time automatic decrementers
                                 time_dec:
00026e 2f10                      	MOV R17, R16					;Save value
00026f 701f                      	CBR R17, 0xF0
000270 3010                      	CPI R17, 0						;Underflow
000271 f439                      	BRNE normal_decrement			;No underflow detected
000272 9502                      	SWAP R16
000273 700f                      	CBR R16, 0xF0					
000274 950a                      	DEC R16							;Decrement decades
000275 9502                      	SWAP R16
000276 e019                      	LDI R17, 0x09					;Set units at 9
000277 0f01                      	ADD R16, R17
000278 9508                      	RET
                                 normal_decrement:
000279 950a                      	DEC R16							;Decrement units
00027a 9508                      	RET
                                 //BUTTONS PIN CHANGE ---------------------------------------------- //
                                 PCINT0_INT:
00027b 930f                      	PUSH R16						;Save initial conditions
00027c 931f                      	PUSH R17
00027d 9100 003f                 	LDS R16, SREG
00027f 930f                      	PUSH R16
000280 b103                      	IN R16, PINB					;Pin Change detection
000281 710c                      	CBR R16, 0xE3
000282 310c                      	CPI R16, 0x1C
000283 f029                      	BREQ jmpcompletepcint			;No changes, pressing buttons
000284 3084                      	CPI mode, 4
000285 f028                      	BRLO changemodes				
000286 f404                      	BRGE jmpsetnewvalues
                                 jmpsetnewvalues:
000287 940c 02c4                 	JMP setnewvalues
                                 jmpcompletepcint:
000289 940c 02ce                 	JMP completepcint
                                 changemodes:
00028b ff04                      	SBRS R16, PB4					;Don't care
00028c 940c 02ce                 	JMP completepcint
00028e ff03                      	SBRS R16, PB3
00028f 940c 0294                 	JMP changeshownmode				;Change mode (Time>>Date>>AlarmTime>>AlarmDate)
000291 ff02                      	SBRS R16, PB2
000292 940c 02a0                 	JMP intosettings				;Start settings of any mode
                                 changeshownmode:
000294 9828                      	CBI PORTB, PB0					;Clear all leds
000295 9829                      	CBI PORTB, PB1
000296 982d                      	CBI PORTB, PB5
000297 2799                      	CLR dissel
000298 3083                      	CPI mode, 3						;Changes just into the first four modes >> Show
000299 f019                      	BREQ resetmode
00029a 9583                      	INC mode
00029b 940c 02ce                 	JMP completepcint
                                 resetmode:
00029d 2788                      	CLR mode						;Reset
00029e 940c 02ce                 	JMP completepcint
                                 intosettings:
0002a0 9828                      	CBI PORTB, PB0					;Clear all leds
0002a1 9829                      	CBI PORTB, PB1
0002a2 982d                      	CBI PORTB, PB5
0002a3 e014                      	LDI R17, 4						;Get into settings
0002a4 0f81                      	ADD mode, R17
0002a5 708f                      	CBR mode, 0xF0
0002a6 3084                      	CPI mode, 4
0002a7 f041                      	BREQ copytime					;Copy register into settings register
0002a8 3085                      	CPI mode, 5
0002a9 f059                      	BREQ copydate					;Copy register into settings register
0002aa 3086                      	CPI mode, 6
0002ab f071                      	BREQ copyatime					;Copy register into settings register
0002ac 3087                      	CPI mode, 7
0002ad f089                      	BREQ copyadate					;Copy register into settings register
0002ae 940c 02ce                 	JMP completepcint
                                 copytime:
0002b0 2e72                      	MOV shours, hours
0002b1 2e83                      	MOV smins, minutes
0002b2 2e94                      	MOV ssecs, seconds
0002b3 940c 02ce                 	JMP completepcint
                                 copydate:
0002b5 2ea5                      	MOV sdays, day
0002b6 2eb6                      	MOV smonth, month
0002b7 2ec7                      	MOV syear, year
0002b8 940c 02ce                 	JMP completepcint
                                 copyatime:
0002ba 2c71                      	MOV shours, ahours
0002bb 2c82                      	MOV smins, amins
0002bc 2c93                      	MOV ssecs, asecs
0002bd 940c 02ce                 	JMP completepcint
                                 copyadate:
0002bf 2ca4                      	MOV sdays, aday
0002c0 2cb5                      	MOV smonth, amonth
0002c1 2cc6                      	MOV syear, ayear
0002c2 940c 02ce                 	JMP completepcint
                                 setnewvalues:
0002c4 2d1d                      	MOV R17, btndel					;Buttons recognizers
0002c5 7011                      	CBR R17, 0xFE
0002c6 ff04                      	SBRS R16, PB4					;Button press Inc
0002c7 6110                      	SBR R17, 0x10
0002c8 ff03                      	SBRS R16, PB3					;Button press Dec
0002c9 6018                      	SBR R17, 0x08
0002ca 2ed1                      	MOV btndel, R17					;Save buttons changes
0002cb ff02                      	SBRS R16, PB2
0002cc 940c 02d7                 	JMP exitsettings				;Set values changes on settings and change info selected to change
                                 completepcint:
0002ce 2700                      	CLR R16
0002cf 9300 006b                 	STS PCMSK0, R16				;Disable Pin Change on PB4, PB3 and PB2
0002d1 910f                      	POP R16
0002d2 9300 003f                 	STS SREG, R16
0002d4 911f                      	POP R17
0002d5 910f                      	POP R16	
0002d6 9518                      	RETI	
                                 exitsettings:	
0002d7 2d0f                      	MOV R16, movdsl
0002d8 9503                      	INC R16						;Three states of changes
0002d9 2ef0                      	MOV movdsl, R16	
0002da 3003                      	CPI R16, 3
0002db f390                      	BRLO completepcint			;At 3(fourth state) clear all and reset settings
0002dc 24ff                      	CLR movdsl
0002dd 3084                      	CPI mode, 4
0002de f041                      	BREQ scopytime				;Set info changed
0002df 3085                      	CPI mode, 5
0002e0 f061                      	BREQ scopydate				;Set info changed
0002e1 3086                      	CPI mode, 6
0002e2 f081                      	BREQ scopyatime				;Set info changed
0002e3 3087                      	CPI mode, 7
0002e4 f0a1                      	BREQ scopyadate				;Set info changed
0002e5 940c 02ce                 	JMP completepcint
                                 scopytime:
0002e7 2d27                      	MOV hours, shours
0002e8 2d38                      	MOV minutes, smins
0002e9 2d49                      	MOV seconds, ssecs
0002ea 5084                      	SUBI mode, 4
0002eb 940c 02ce                 	JMP completepcint
                                 scopydate:
0002ed 2d5a                      	MOV day, sdays
0002ee 2d6b                      	MOV month, smonth
0002ef 2d7c                      	MOV year, syear
0002f0 5084                      	SUBI mode, 4
0002f1 940c 02ce                 	JMP completepcint
                                 scopyatime:
0002f3 2c17                      	MOV ahours, shours
0002f4 2c28                      	MOV amins, smins
0002f5 2c39                      	MOV asecs, ssecs
0002f6 5084                      	SUBI mode, 4
0002f7 940c 02ce                 	JMP completepcint
                                 scopyadate:
0002f9 2c4a                      	MOV aday, sdays
0002fa 2c5b                      	MOV amonth, smonth
0002fb 2c6c                      	MOV ayear, syear
0002fc 5084                      	SUBI mode, 4
0002fd 940c 02ce                 	JMP completepcint
                                 //CTC TIMER0 ----------------------------------------------------- //
                                 TIMER0_COMPA:
0002ff 6098                      	SBR dissel, 0x08			;2.5ms delay
000300 fcd7                      	SBRC btndel, 7
000301 940c 0304                 	JMP alarm_time
000303 9518                      	RETI
                                 alarm_time:
000304 930f                      	PUSH R16					;Save initial conditions
000305 931f                      	PUSH R17
000306 9100 003f                 	LDS R16, SREG
000308 930f                      	PUSH R16
000309 9403                      	INC timeal
00030a 9a2d                      	SBI PORTB, PB5
00030b 2d00                      	MOV R16, timeal
00030c 3f0e                      	CPI R16, 0xFE
00030d f421                      	BRNE endalint
00030e 982d                      	CBI PORTB,PB5
00030f 2d0d                      	MOV R16, btndel
000310 770f                      	CBR R16, 0x80
000311 2ed0                      	MOV btndel, R16
                                 endalint:
000312 910f                      	POP R16
000313 9300 003f                 	STS SREG, R16
000315 911f                      	POP R17
000316 910f                      	POP R16	
000317 9518                      	RETI
                                 TIMER1_COMPA:
000318 930f                      	PUSH R16					;Save initial conditions
000319 931f                      	PUSH R17
00031a 9100 003f                 	LDS R16, SREG
00031c 930f                      	PUSH R16
00031d 2d0d                      	MOV R16, btndel
00031e 9503                      	INC R16
00031f 7001                      	CBR R16, 0xFE
000320 2ed0                      	MOV btndel, R16
000321 3000                      	CPI R16, 0
000322 f5b1                      	BRNE completetimer1int
000323 2f04                      	MOV R16, seconds
000324 940e 0263                 	CALL time_inc
000326 2f40                      	MOV seconds, R16
000327 3640                      	CPI seconds, 0x60			;Seconds completes 1 min
000328 f581                      	BRNE completetimer1int
000329 2744                      	CLR seconds					;Restart seconds
00032a 2f03                      	MOV R16, minutes
00032b 940e 0263                 	CALL time_inc
00032d 2f30                      	MOV minutes, R16
00032e 3630                      	CPI minutes, 0x60			;Seconds completes 1 hour
00032f f549                      	BRNE completetimer1int
000330 2733                      	CLR minutes					;Restart minutes
000331 2f02                      	MOV R16, hours
000332 940e 0263                 	CALL time_inc
000334 2f20                      	MOV hours, R16
000335 3224                      	CPI hours, 0x24				;Day complete
000336 f511                      	BRNE completetimer1int
000337 2722                      	CLR hours					;Restart hours
000338 e0fc                      	LDI ZH, HIGH(days_month<<1)	;Redirect to days of month table
000339 e0e0                      	LDI ZL, LOW(days_month<<1)
00033a 0fe6                      	ADD ZL, month				;Correct to the actual month
00033b 9104                      	LPM R16, Z					;Max day of month
00033c 3062                      	CPI month, 2
00033d f429                      	BRNE checkmaxofmonth
00033e 2f17                      	MOV R17, year
00033f 7013                      	CBR R17, 0xFC				;Conserve less 2 significant bits
000340 3010                      	CPI R17, 0					;Check if the number is multiple of four
000341 f409                      	BRNE checkmaxofmonth
000342 e209                      	LDI R16, 41					;Max of february/leap_year * 0x29
                                 checkmaxofmonth:
000343 1705                      	CP R16, day					;Compare day to max of each month
000344 f031                      	BREQ aincrementmonth
000345 2f05                      	MOV R16, day
000346 940e 0263                 	CALL time_inc
000348 2f50                      	MOV day, R16				;Day increment
000349 940c 0359                 	JMP completetimer1int
                                 aincrementmonth:
00034b e051                      	LDI day, 1					;Start of month
00034c 306c                      	CPI month, 12
00034d f019                      	BREQ aincrementyear
00034e 9563                      	INC month
00034f 940c 0359                 	JMP completetimer1int
                                 aincrementyear:
000351 e061                      	LDI month, 1				;Start of the year
000352 2f07                      	MOV R16, year
000353 940e 0263                 	CALL time_inc
000355 2f70                      	MOV year, R16
000356 3a70                      	CPI year, 0xA0				;Max of 2 digits years shown
000357 f409                      	BRNE completetimer1int
000358 2777                      	CLR year
                                 completetimer1int:
000359 1612                      	CP ahours, hours
00035a f439                      	BRNE endint
00035b 1623                      	CP amins, minutes
00035c f429                      	BRNE endint
00035d 1634                      	CP asecs, seconds
00035e f419                      	BRNE endint
00035f 2d0d                      	MOV R16, btndel
000360 6800                      	SBR R16, 0x80
000361 2ed0                      	MOV btndel, R16
                                 endint:
000362 910f                      	POP R16
000363 9300 003f                 	STS SREG, R16
000365 911f                      	POP R17
000366 910f                      	POP R16	
000367 9518                      	RETI
                                 // Data Tables --------------------------------------------------- //
                                 .org 0x600
000600 3100
000601 3128
000602 3130
000603 3130
000604 3031
000605 3031
000606 0031                      	days_month:	.DB 0,49,40,49,48,49,48,49,49,48,49,48,49,0
000607 b692
000608 ffda
000609 b024
00060a b024                      	modejumps:	.DB MST,SDM,ATM,ADM,TA_S,DASM,TA_S,DASM
00060b 0201
00060c 0804
00060d 2010                      	selector:	.DB 1,2,4,8,16,32
00060e 88de
00060f ece6
000610 7cb8
000611 c87e
000612 fcfe                      	show2nm:	.DB 222,136,230,236,184,124,126,200,254,252
000613 42fa
000614 d6dc
000615 b666
000616 52be
000617 f6fe                      	showupdown: .DB 250,66,220,214,102,182,190,82,254,246
000618 42de
000619 7a7c
00061a bae2
00061b 52be
00061c fafe                      	shownormal:	.DB 222,66,124,122,226,186,190,82,254,250
00061d 90fc
00061e b63e
00061f e6d2
000620 b0ee


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATmega328P" register use summary:
x  :   0 y  :   0 z  :   9 r0 :   2 r1 :   5 r2 :   6 r3 :   5 r4 :   4 
r5 :   5 r6 :   4 r7 :   9 r8 :  10 r9 :   9 r10:   9 r11:  12 r12:   9 
r13:  25 r14:   7 r15:   8 r16: 242 r17:  52 r18:   9 r19:  10 r20:   9 
r21:   8 r22:  10 r23:   9 r24:  20 r25:  31 r26:   0 r27:   0 r28:   0 
r29:   0 r30:  19 r31:  11 
Registers used: 29 out of 35 (82.9%)

"ATmega328P" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   0 add   :  12 adiw  :   0 and   :   0 
andi  :   0 asr   :   0 bclr  :   0 bld   :   0 brbc  :   0 brbs  :   0 
brcc  :   0 brcs  :   0 break :   0 breq  :  43 brge  :   2 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :   8 brlt  :   0 brmi  :   0 
brne  :  23 brpl  :   0 brsh  :   0 brtc  :   0 brts  :   0 brvc  :   0 
brvs  :   0 bset  :   0 bst   :   0 call  :  46 cbi   :   9 cbr   :  32 
clc   :   0 clh   :   0 cli   :   0 cln   :   0 clr   :  19 cls   :   0 
clt   :   0 clv   :   0 clz   :   0 com   :   0 cp    :   5 cpc   :   0 
cpi   :  64 cpse  :   0 dec   :   2 eor   :   0 fmul  :   0 fmuls :   0 
fmulsu:   0 icall :   0 ijmp  :   2 in    :   2 inc   :   9 jmp   : 104 
ld    :   0 ldd   :   0 ldi   :  58 lds   :   3 lpm   :  18 lsl   :   0 
lsr   :   0 mov   : 118 movw  :   0 mul   :   0 muls  :   0 mulsu :   0 
neg   :   0 nop   :   0 or    :   0 ori   :   0 out   :  12 pop   :   9 
push  :   9 rcall :   0 ret   :   8 reti  :   4 rjmp  :   0 rol   :   0 
ror   :   0 sbc   :   0 sbci  :   0 sbi   :   9 sbic  :   0 sbis  :   0 
sbiw  :   0 sbr   :   4 sbrc  :  17 sbrs  :  10 sec   :   0 seh   :   0 
sei   :   1 sen   :   0 ser   :   0 ses   :   0 set   :   0 sev   :   0 
sez   :   0 sleep :   0 spm   :   0 st    :   0 std   :   0 sts   :  14 
sub   :   0 subi  :   4 swap  :  12 tst   :   0 wdr   :   0 
Instructions used: 33 out of 113 (29.2%)

"ATmega328P" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x000c44   1700     68   1768   32768   5.4%
[.dseg] 0x000100 0x000100      0      0      0    2048   0.0%
[.eseg] 0x000000 0x000000      0      0      0    1024   0.0%

Assembly complete, 0 errors, 0 warnings
