DDR_WINDOW_CPU_BASE	,	V_13
"marvell,mv88f6281gtw-ge"	,	L_7
orion_clkdev_add	,	F_3
CONFIG_KEXEC	,	F_22
CGC_BIT_PEX0	,	V_7
CGC_BIT_GE0	,	V_9
CGC_BIT_GE1	,	V_10
"pcie"	,	L_3
kirkwood_cpuidle_init	,	F_21
"marvell,kirkwood-gating-clock"	,	L_1
clocksource_of_init	,	F_8
"0"	,	L_2
mvebu_mbus_init	,	F_10
kirkwood_enable_pcie	,	V_19
clk	,	V_5
"marvell,kirkwood-mbus"	,	L_5
"Kirkwood: %s, TCLK=%d.\n"	,	L_6
clkspec	,	V_4
"1"	,	L_4
of_default_bus_match_table	,	V_20
args_count	,	V_6
of_machine_is_compatible	,	F_23
kirkwood_setup_wins	,	F_18
np	,	V_2
BUG_ON	,	F_16
of_clk_get_from_provider	,	F_4
of_platform_populate	,	F_25
DDR_WINDOW_CPU_SZ	,	V_14
kirkwood_tclk	,	V_15
device_node	,	V_1
kirkwood_dt_init	,	F_11
kexec_reinit	,	V_18
kirkwood_l2_init	,	F_19
of_find_compatible_node	,	F_2
of_phandle_args	,	V_3
kirkwood_dt_time_init	,	F_6
mv88f6281gtw_ge_init	,	F_24
clk_prepare_enable	,	F_5
kirkwood_cpufreq_init	,	F_20
readl	,	F_15
pr_info	,	F_12
writel	,	F_14
kirkwood_legacy_clk_init	,	F_1
mvebu_mbus_dt_init	,	F_17
BRIDGE_WINS_BASE	,	V_11
kirkwood_id	,	F_13
CGC_BIT_PEX1	,	V_8
kirkwood_dt_init_early	,	F_9
BRIDGE_WINS_SZ	,	V_12
__init	,	T_1
CPU_CONFIG	,	V_16
CPU_CONFIG_ERROR_PROP	,	V_17
of_clk_init	,	F_7
