;redcode
;assert 1
	SPL 0, #-792
	CMP -207, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @121, 103
	SUB @121, 103
	SUB #12, 0
	SPL @30, #792
	SPL @30, #792
	MOV 305, 162
	MOV 305, 162
	MOV 305, 162
	DJN 120, 80
	DJN 120, 80
	MOV -1, <-20
	DAT #0, <-792
	SLT -5, -0
	SUB -100, -100
	JMZ 305, @162
	JMZ 305, @162
	SLT 305, 162
	MOV -1, <-20
	SUB 105, 101
	MOV -1, <-20
	ADD 270, 68
	JMP -65, -1
	SUB 105, 101
	JMN 2, #8
	DAT #127, #106
	DAT #127, #106
	JMN 2, #8
	SPL <0, #0
	SLT 305, 162
	MOV @0, @2
	JMN 12, 8
	MOV @0, @2
	JMN 12, 8
	MOV @0, @2
	SUB 105, 108
	SUB @121, 106
	SPL 105, 101
	SUB @121, 106
	MOV -7, <-20
	SPL 0, #-792
	SPL <127, 106
	MOV -7, <-20
	SUB @121, 106
	MOV -7, <-20
	MOV -1, <-20
	CMP -207, <-126
