Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Dec 19 23:32:18 2019
| Host         : DESKTOP-1OTDMHV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file FIR_Para_timing_summary_routed.rpt -rpx FIR_Para_timing_summary_routed.rpx -warn_on_violation
| Design       : FIR_Para
| Device       : 7vx485t-ffg1761
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.640        0.000                      0                   17        0.170        0.000                      0                   17        4.600        0.000                       0                    21  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 6.640        0.000                      0                   17        0.170        0.000                      0                   17        4.600        0.000                       0                    21  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        6.640ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.640ns  (required time - arrival time)
  Source:                 Xn_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Y_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.194ns  (logic 0.501ns (15.684%)  route 2.693ns (84.316%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.270ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.891     5.270    CLK_IBUF_BUFG
    SLICE_X44Y7          FDRE                                         r  Xn_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y7          FDRE (Prop_fdre_C_Q)         0.223     5.493 r  Xn_reg[4][0]/Q
                         net (fo=7, routed)           0.565     6.057    Xn_reg[4]__0[0]
    SLICE_X44Y7          LUT6 (Prop_lut6_I0_O)        0.043     6.100 r  Y[1]_i_5/O
                         net (fo=6, routed)           1.044     7.144    Y[1]_i_5_n_0
    SLICE_X46Y7          LUT5 (Prop_lut5_I0_O)        0.049     7.193 r  Y[2]_i_14/O
                         net (fo=1, routed)           0.372     7.565    Y[2]_i_14_n_0
    SLICE_X46Y7          LUT6 (Prop_lut6_I0_O)        0.132     7.697 r  Y[2]_i_5/O
                         net (fo=2, routed)           0.431     8.128    Y[2]_i_5_n_0
    SLICE_X47Y8          LUT5 (Prop_lut5_I3_O)        0.054     8.182 r  Y[2]_i_1/O
                         net (fo=1, routed)           0.282     8.464    Y0[2]
    SLICE_X47Y8          FDRE                                         r  Y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AU32                                              0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.535    10.535 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.510    13.045    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.749    14.877    CLK_IBUF_BUFG
    SLICE_X47Y8          FDRE                                         r  Y_reg[2]/C
                         clock pessimism              0.366    15.244    
                         clock uncertainty           -0.035    15.208    
    SLICE_X47Y8          FDRE (Setup_fdre_C_D)       -0.104    15.104    Y_reg[2]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                          -8.464    
  -------------------------------------------------------------------
                         slack                                  6.640    

Slack (MET) :             6.788ns  (required time - arrival time)
  Source:                 Xn_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Y_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.184ns  (logic 0.533ns (16.739%)  route 2.651ns (83.261%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.270ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.891     5.270    CLK_IBUF_BUFG
    SLICE_X44Y7          FDRE                                         r  Xn_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y7          FDRE (Prop_fdre_C_Q)         0.223     5.493 r  Xn_reg[4][0]/Q
                         net (fo=7, routed)           0.565     6.057    Xn_reg[4]__0[0]
    SLICE_X44Y7          LUT6 (Prop_lut6_I0_O)        0.043     6.100 r  Y[1]_i_5/O
                         net (fo=6, routed)           1.044     7.144    Y[1]_i_5_n_0
    SLICE_X46Y7          LUT5 (Prop_lut5_I0_O)        0.049     7.193 r  Y[2]_i_14/O
                         net (fo=1, routed)           0.372     7.565    Y[2]_i_14_n_0
    SLICE_X46Y7          LUT6 (Prop_lut6_I0_O)        0.132     7.697 r  Y[2]_i_5/O
                         net (fo=2, routed)           0.431     8.128    Y[2]_i_5_n_0
    SLICE_X47Y8          LUT5 (Prop_lut5_I4_O)        0.043     8.171 r  Y[4]_i_8/O
                         net (fo=2, routed)           0.240     8.411    Y[4]_i_8_n_0
    SLICE_X47Y8          LUT6 (Prop_lut6_I5_O)        0.043     8.454 r  Y[4]_i_2/O
                         net (fo=1, routed)           0.000     8.454    Y0[4]
    SLICE_X47Y8          FDRE                                         r  Y_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AU32                                              0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.535    10.535 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.510    13.045    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.749    14.877    CLK_IBUF_BUFG
    SLICE_X47Y8          FDRE                                         r  Y_reg[4]/C
                         clock pessimism              0.366    15.244    
                         clock uncertainty           -0.035    15.208    
    SLICE_X47Y8          FDRE (Setup_fdre_C_D)        0.034    15.242    Y_reg[4]
  -------------------------------------------------------------------
                         required time                         15.242    
                         arrival time                          -8.454    
  -------------------------------------------------------------------
                         slack                                  6.788    

Slack (MET) :             6.922ns  (required time - arrival time)
  Source:                 Xn_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Y_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.050ns  (logic 0.533ns (17.474%)  route 2.517ns (82.526%))
  Logic Levels:           5  (LUT5=3 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.270ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.891     5.270    CLK_IBUF_BUFG
    SLICE_X44Y7          FDRE                                         r  Xn_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y7          FDRE (Prop_fdre_C_Q)         0.223     5.493 r  Xn_reg[4][0]/Q
                         net (fo=7, routed)           0.565     6.057    Xn_reg[4]__0[0]
    SLICE_X44Y7          LUT6 (Prop_lut6_I0_O)        0.043     6.100 r  Y[1]_i_5/O
                         net (fo=6, routed)           1.044     7.144    Y[1]_i_5_n_0
    SLICE_X46Y7          LUT5 (Prop_lut5_I0_O)        0.049     7.193 r  Y[2]_i_14/O
                         net (fo=1, routed)           0.372     7.565    Y[2]_i_14_n_0
    SLICE_X46Y7          LUT6 (Prop_lut6_I0_O)        0.132     7.697 r  Y[2]_i_5/O
                         net (fo=2, routed)           0.431     8.128    Y[2]_i_5_n_0
    SLICE_X47Y8          LUT5 (Prop_lut5_I4_O)        0.043     8.171 r  Y[4]_i_8/O
                         net (fo=2, routed)           0.106     8.277    Y[4]_i_8_n_0
    SLICE_X47Y8          LUT5 (Prop_lut5_I0_O)        0.043     8.320 r  Y[3]_i_1/O
                         net (fo=1, routed)           0.000     8.320    Y0[3]
    SLICE_X47Y8          FDRE                                         r  Y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AU32                                              0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.535    10.535 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.510    13.045    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.749    14.877    CLK_IBUF_BUFG
    SLICE_X47Y8          FDRE                                         r  Y_reg[3]/C
                         clock pessimism              0.366    15.244    
                         clock uncertainty           -0.035    15.208    
    SLICE_X47Y8          FDRE (Setup_fdre_C_D)        0.034    15.242    Y_reg[3]
  -------------------------------------------------------------------
                         required time                         15.242    
                         arrival time                          -8.320    
  -------------------------------------------------------------------
                         slack                                  6.922    

Slack (MET) :             7.622ns  (required time - arrival time)
  Source:                 Xn_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Y_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.350ns  (logic 0.602ns (25.614%)  route 1.748ns (74.386%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.270ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.891     5.270    CLK_IBUF_BUFG
    SLICE_X44Y7          FDRE                                         r  Xn_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y7          FDRE (Prop_fdre_C_Q)         0.223     5.493 r  Xn_reg[5][0]/Q
                         net (fo=8, routed)           0.481     5.973    Xn_reg_n_0_[5][0]
    SLICE_X45Y9          LUT4 (Prop_lut4_I3_O)        0.054     6.027 r  Y[2]_i_19/O
                         net (fo=5, routed)           0.614     6.641    Y[2]_i_19_n_0
    SLICE_X45Y7          LUT5 (Prop_lut5_I1_O)        0.146     6.787 r  Y[2]_i_9/O
                         net (fo=6, routed)           0.460     7.247    Y[2]_i_9_n_0
    SLICE_X46Y7          LUT5 (Prop_lut5_I2_O)        0.136     7.383 r  Y[1]_i_2/O
                         net (fo=1, routed)           0.193     7.577    Y[1]_i_2_n_0
    SLICE_X47Y9          LUT6 (Prop_lut6_I0_O)        0.043     7.620 r  Y[1]_i_1/O
                         net (fo=1, routed)           0.000     7.620    Y0[1]
    SLICE_X47Y9          FDRE                                         r  Y_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AU32                                              0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.535    10.535 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.510    13.045    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.749    14.877    CLK_IBUF_BUFG
    SLICE_X47Y9          FDRE                                         r  Y_reg[1]/C
                         clock pessimism              0.366    15.244    
                         clock uncertainty           -0.035    15.208    
    SLICE_X47Y9          FDRE (Setup_fdre_C_D)        0.034    15.242    Y_reg[1]
  -------------------------------------------------------------------
                         required time                         15.242    
                         arrival time                          -7.620    
  -------------------------------------------------------------------
                         slack                                  7.622    

Slack (MET) :             8.341ns  (required time - arrival time)
  Source:                 Xn_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Y_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.631ns  (logic 0.352ns (21.587%)  route 1.279ns (78.413%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.270ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.891     5.270    CLK_IBUF_BUFG
    SLICE_X44Y7          FDRE                                         r  Xn_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y7          FDRE (Prop_fdre_C_Q)         0.223     5.493 r  Xn_reg[4][0]/Q
                         net (fo=7, routed)           0.565     6.057    Xn_reg[4]__0[0]
    SLICE_X44Y7          LUT6 (Prop_lut6_I0_O)        0.043     6.100 r  Y[1]_i_5/O
                         net (fo=6, routed)           0.353     6.453    Y[1]_i_5_n_0
    SLICE_X46Y7          LUT5 (Prop_lut5_I2_O)        0.043     6.496 r  Y[0]_i_2/O
                         net (fo=1, routed)           0.361     6.857    Y[0]_i_2_n_0
    SLICE_X47Y9          LUT3 (Prop_lut3_I0_O)        0.043     6.900 r  Y[0]_i_1/O
                         net (fo=1, routed)           0.000     6.900    Y0[0]
    SLICE_X47Y9          FDRE                                         r  Y_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AU32                                              0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.535    10.535 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.510    13.045    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.749    14.877    CLK_IBUF_BUFG
    SLICE_X47Y9          FDRE                                         r  Y_reg[0]/C
                         clock pessimism              0.366    15.244    
                         clock uncertainty           -0.035    15.208    
    SLICE_X47Y9          FDRE (Setup_fdre_C_D)        0.033    15.241    Y_reg[0]
  -------------------------------------------------------------------
                         required time                         15.241    
                         arrival time                          -6.900    
  -------------------------------------------------------------------
                         slack                                  8.341    

Slack (MET) :             8.865ns  (required time - arrival time)
  Source:                 Xn_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Xn_reg[2][2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.054ns  (logic 0.259ns (24.583%)  route 0.795ns (75.417%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.269ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.890     5.269    CLK_IBUF_BUFG
    SLICE_X46Y9          FDRE                                         r  Xn_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y9          FDRE (Prop_fdre_C_Q)         0.259     5.528 r  Xn_reg[1][2]/Q
                         net (fo=4, routed)           0.795     6.322    Xn_reg[1]__0[2]
    SLICE_X47Y7          FDRE                                         r  Xn_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AU32                                              0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.535    10.535 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.510    13.045    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.750    14.878    CLK_IBUF_BUFG
    SLICE_X47Y7          FDRE                                         r  Xn_reg[2][2]/C
                         clock pessimism              0.366    15.245    
                         clock uncertainty           -0.035    15.209    
    SLICE_X47Y7          FDRE (Setup_fdre_C_D)       -0.022    15.187    Xn_reg[2][2]
  -------------------------------------------------------------------
                         required time                         15.187    
                         arrival time                          -6.322    
  -------------------------------------------------------------------
                         slack                                  8.865    

Slack (MET) :             9.238ns  (required time - arrival time)
  Source:                 Xn_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Xn_reg[4][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.259ns (38.116%)  route 0.421ns (61.884%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.270ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.891     5.270    CLK_IBUF_BUFG
    SLICE_X46Y7          FDRE                                         r  Xn_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y7          FDRE (Prop_fdre_C_Q)         0.259     5.529 r  Xn_reg[3][0]/Q
                         net (fo=11, routed)          0.421     5.949    Xn_reg[3]__0[0]
    SLICE_X44Y7          FDRE                                         r  Xn_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AU32                                              0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.535    10.535 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.510    13.045    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.750    14.878    CLK_IBUF_BUFG
    SLICE_X44Y7          FDRE                                         r  Xn_reg[4][0]/C
                         clock pessimism              0.366    15.245    
                         clock uncertainty           -0.035    15.209    
    SLICE_X44Y7          FDRE (Setup_fdre_C_D)       -0.022    15.187    Xn_reg[4][0]
  -------------------------------------------------------------------
                         required time                         15.187    
                         arrival time                          -5.949    
  -------------------------------------------------------------------
                         slack                                  9.238    

Slack (MET) :             9.250ns  (required time - arrival time)
  Source:                 Xn_reg[3][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Xn_reg[4][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.259ns (38.830%)  route 0.408ns (61.170%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.270ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.891     5.270    CLK_IBUF_BUFG
    SLICE_X46Y7          FDRE                                         r  Xn_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y7          FDRE (Prop_fdre_C_Q)         0.259     5.529 r  Xn_reg[3][1]/Q
                         net (fo=7, routed)           0.408     5.937    Xn_reg[3]__0[1]
    SLICE_X44Y8          FDRE                                         r  Xn_reg[4][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AU32                                              0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.535    10.535 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.510    13.045    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.749    14.877    CLK_IBUF_BUFG
    SLICE_X44Y8          FDRE                                         r  Xn_reg[4][1]/C
                         clock pessimism              0.366    15.244    
                         clock uncertainty           -0.035    15.208    
    SLICE_X44Y8          FDRE (Setup_fdre_C_D)       -0.022    15.186    Xn_reg[4][1]
  -------------------------------------------------------------------
                         required time                         15.186    
                         arrival time                          -5.937    
  -------------------------------------------------------------------
                         slack                                  9.250    

Slack (MET) :             9.281ns  (required time - arrival time)
  Source:                 Xn_reg[4][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Xn_reg[5][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.223ns (35.025%)  route 0.414ns (64.975%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.269ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.890     5.269    CLK_IBUF_BUFG
    SLICE_X44Y8          FDRE                                         r  Xn_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y8          FDRE (Prop_fdre_C_Q)         0.223     5.492 r  Xn_reg[4][1]/Q
                         net (fo=6, routed)           0.414     5.905    Xn_reg[4]__0[1]
    SLICE_X44Y9          FDRE                                         r  Xn_reg[5][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AU32                                              0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.535    10.535 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.510    13.045    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.749    14.877    CLK_IBUF_BUFG
    SLICE_X44Y9          FDRE                                         r  Xn_reg[5][1]/C
                         clock pessimism              0.366    15.244    
                         clock uncertainty           -0.035    15.208    
    SLICE_X44Y9          FDRE (Setup_fdre_C_D)       -0.022    15.186    Xn_reg[5][1]
  -------------------------------------------------------------------
                         required time                         15.186    
                         arrival time                          -5.905    
  -------------------------------------------------------------------
                         slack                                  9.281    

Slack (MET) :             9.328ns  (required time - arrival time)
  Source:                 Xn_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Xn_reg[3][2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.223ns (36.812%)  route 0.383ns (63.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.270ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.891     5.270    CLK_IBUF_BUFG
    SLICE_X47Y7          FDRE                                         r  Xn_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y7          FDRE (Prop_fdre_C_Q)         0.223     5.493 r  Xn_reg[2][2]/Q
                         net (fo=4, routed)           0.383     5.875    Xn_reg[2]__0[2]
    SLICE_X47Y7          FDRE                                         r  Xn_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AU32                                              0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.535    10.535 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.510    13.045    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.750    14.878    CLK_IBUF_BUFG
    SLICE_X47Y7          FDRE                                         r  Xn_reg[3][2]/C
                         clock pessimism              0.391    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X47Y7          FDRE (Setup_fdre_C_D)       -0.031    15.203    Xn_reg[3][2]
  -------------------------------------------------------------------
                         required time                         15.203    
                         arrival time                          -5.875    
  -------------------------------------------------------------------
                         slack                                  9.328    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 Xn_reg[4][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Xn_reg[5][2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.100ns (44.551%)  route 0.124ns (55.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.745ns
    Source Clock Delay      (SCD):    2.240ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.792     2.240    CLK_IBUF_BUFG
    SLICE_X45Y8          FDRE                                         r  Xn_reg[4][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y8          FDRE (Prop_fdre_C_Q)         0.100     2.340 r  Xn_reg[4][2]/Q
                         net (fo=5, routed)           0.124     2.465    Xn_reg[4]__0[2]
    SLICE_X45Y9          FDRE                                         r  Xn_reg[5][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.054     2.745    CLK_IBUF_BUFG
    SLICE_X45Y9          FDRE                                         r  Xn_reg[5][2]/C
                         clock pessimism             -0.490     2.254    
    SLICE_X45Y9          FDRE (Hold_fdre_C_D)         0.040     2.294    Xn_reg[5][2]
  -------------------------------------------------------------------
                         required time                         -2.294    
                         arrival time                           2.465    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 Xn_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Y_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.146ns (58.881%)  route 0.102ns (41.119%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.745ns
    Source Clock Delay      (SCD):    2.240ns
    Clock Pessimism Removal (CPR):    0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.792     2.240    CLK_IBUF_BUFG
    SLICE_X46Y9          FDRE                                         r  Xn_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y9          FDRE (Prop_fdre_C_Q)         0.118     2.358 r  Xn_reg[1][0]/Q
                         net (fo=8, routed)           0.102     2.460    Xn_reg[1]__0[0]
    SLICE_X47Y9          LUT3 (Prop_lut3_I2_O)        0.028     2.488 r  Y[0]_i_1/O
                         net (fo=1, routed)           0.000     2.488    Y0[0]
    SLICE_X47Y9          FDRE                                         r  Y_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.054     2.745    CLK_IBUF_BUFG
    SLICE_X47Y9          FDRE                                         r  Y_reg[0]/C
                         clock pessimism             -0.493     2.251    
    SLICE_X47Y9          FDRE (Hold_fdre_C_D)         0.060     2.311    Y_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.311    
                         arrival time                           2.488    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 Xn_reg[3][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Xn_reg[4][2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.100ns (42.227%)  route 0.137ns (57.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.745ns
    Source Clock Delay      (SCD):    2.240ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.792     2.240    CLK_IBUF_BUFG
    SLICE_X47Y7          FDRE                                         r  Xn_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y7          FDRE (Prop_fdre_C_Q)         0.100     2.340 r  Xn_reg[3][2]/Q
                         net (fo=4, routed)           0.137     2.477    Xn_reg[3]__0[2]
    SLICE_X45Y8          FDRE                                         r  Xn_reg[4][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.054     2.745    CLK_IBUF_BUFG
    SLICE_X45Y8          FDRE                                         r  Xn_reg[4][2]/C
                         clock pessimism             -0.490     2.254    
    SLICE_X45Y8          FDRE (Hold_fdre_C_D)         0.040     2.294    Xn_reg[4][2]
  -------------------------------------------------------------------
                         required time                         -2.294    
                         arrival time                           2.477    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 Xn_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Xn_reg[2][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.118ns (50.912%)  route 0.114ns (49.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.745ns
    Source Clock Delay      (SCD):    2.240ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.792     2.240    CLK_IBUF_BUFG
    SLICE_X46Y9          FDRE                                         r  Xn_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y9          FDRE (Prop_fdre_C_Q)         0.118     2.358 r  Xn_reg[1][1]/Q
                         net (fo=6, routed)           0.114     2.472    Xn_reg[1]__0[1]
    SLICE_X46Y7          FDRE                                         r  Xn_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.054     2.745    CLK_IBUF_BUFG
    SLICE_X46Y7          FDRE                                         r  Xn_reg[2][1]/C
                         clock pessimism             -0.490     2.254    
    SLICE_X46Y7          FDRE (Hold_fdre_C_D)         0.032     2.286    Xn_reg[2][1]
  -------------------------------------------------------------------
                         required time                         -2.286    
                         arrival time                           2.472    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 Xn_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Xn_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.118ns (46.069%)  route 0.138ns (53.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.745ns
    Source Clock Delay      (SCD):    2.240ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.792     2.240    CLK_IBUF_BUFG
    SLICE_X46Y9          FDRE                                         r  Xn_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y9          FDRE (Prop_fdre_C_Q)         0.118     2.358 r  Xn_reg[1][0]/Q
                         net (fo=8, routed)           0.138     2.496    Xn_reg[1]__0[0]
    SLICE_X46Y7          FDRE                                         r  Xn_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.054     2.745    CLK_IBUF_BUFG
    SLICE_X46Y7          FDRE                                         r  Xn_reg[2][0]/C
                         clock pessimism             -0.490     2.254    
    SLICE_X46Y7          FDRE (Hold_fdre_C_D)         0.037     2.291    Xn_reg[2][0]
  -------------------------------------------------------------------
                         required time                         -2.291    
                         arrival time                           2.496    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 Xn_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Y_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.146ns (50.338%)  route 0.144ns (49.662%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.745ns
    Source Clock Delay      (SCD):    2.240ns
    Clock Pessimism Removal (CPR):    0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.792     2.240    CLK_IBUF_BUFG
    SLICE_X46Y9          FDRE                                         r  Xn_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y9          FDRE (Prop_fdre_C_Q)         0.118     2.358 r  Xn_reg[1][0]/Q
                         net (fo=8, routed)           0.144     2.502    Xn_reg[1]__0[0]
    SLICE_X47Y9          LUT6 (Prop_lut6_I5_O)        0.028     2.530 r  Y[1]_i_1/O
                         net (fo=1, routed)           0.000     2.530    Y0[1]
    SLICE_X47Y9          FDRE                                         r  Y_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.054     2.745    CLK_IBUF_BUFG
    SLICE_X47Y9          FDRE                                         r  Y_reg[1]/C
                         clock pessimism             -0.493     2.251    
    SLICE_X47Y9          FDRE (Hold_fdre_C_D)         0.061     2.312    Y_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.312    
                         arrival time                           2.530    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 Xn_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Xn_reg[5][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.100ns (37.338%)  route 0.168ns (62.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.745ns
    Source Clock Delay      (SCD):    2.240ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.792     2.240    CLK_IBUF_BUFG
    SLICE_X44Y7          FDRE                                         r  Xn_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y7          FDRE (Prop_fdre_C_Q)         0.100     2.340 r  Xn_reg[4][0]/Q
                         net (fo=7, routed)           0.168     2.508    Xn_reg[4]__0[0]
    SLICE_X44Y7          FDRE                                         r  Xn_reg[5][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.054     2.745    CLK_IBUF_BUFG
    SLICE_X44Y7          FDRE                                         r  Xn_reg[5][0]/C
                         clock pessimism             -0.504     2.240    
    SLICE_X44Y7          FDRE (Hold_fdre_C_D)         0.038     2.278    Xn_reg[5][0]
  -------------------------------------------------------------------
                         required time                         -2.278    
                         arrival time                           2.508    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 Xn_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Xn_reg[3][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.118ns (42.639%)  route 0.159ns (57.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.745ns
    Source Clock Delay      (SCD):    2.240ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.792     2.240    CLK_IBUF_BUFG
    SLICE_X46Y7          FDRE                                         r  Xn_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y7          FDRE (Prop_fdre_C_Q)         0.118     2.358 r  Xn_reg[2][0]/Q
                         net (fo=8, routed)           0.159     2.517    Xn_reg[2]__0[0]
    SLICE_X46Y7          FDRE                                         r  Xn_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.054     2.745    CLK_IBUF_BUFG
    SLICE_X46Y7          FDRE                                         r  Xn_reg[3][0]/C
                         clock pessimism             -0.504     2.240    
    SLICE_X46Y7          FDRE (Hold_fdre_C_D)         0.040     2.280    Xn_reg[3][0]
  -------------------------------------------------------------------
                         required time                         -2.280    
                         arrival time                           2.517    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 Xn_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Xn_reg[3][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.118ns (41.723%)  route 0.165ns (58.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.745ns
    Source Clock Delay      (SCD):    2.240ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.792     2.240    CLK_IBUF_BUFG
    SLICE_X46Y7          FDRE                                         r  Xn_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y7          FDRE (Prop_fdre_C_Q)         0.118     2.358 r  Xn_reg[2][1]/Q
                         net (fo=5, routed)           0.165     2.523    Xn_reg[2]__0[1]
    SLICE_X46Y7          FDRE                                         r  Xn_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.054     2.745    CLK_IBUF_BUFG
    SLICE_X46Y7          FDRE                                         r  Xn_reg[3][1]/C
                         clock pessimism             -0.504     2.240    
    SLICE_X46Y7          FDRE (Hold_fdre_C_D)         0.040     2.280    Xn_reg[3][1]
  -------------------------------------------------------------------
                         required time                         -2.280    
                         arrival time                           2.523    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 Xn_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Xn_reg[3][2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.100ns (33.923%)  route 0.195ns (66.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.745ns
    Source Clock Delay      (SCD):    2.240ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.792     2.240    CLK_IBUF_BUFG
    SLICE_X47Y7          FDRE                                         r  Xn_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y7          FDRE (Prop_fdre_C_Q)         0.100     2.340 r  Xn_reg[2][2]/Q
                         net (fo=4, routed)           0.195     2.535    Xn_reg[2]__0[2]
    SLICE_X47Y7          FDRE                                         r  Xn_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.054     2.745    CLK_IBUF_BUFG
    SLICE_X47Y7          FDRE                                         r  Xn_reg[3][2]/C
                         clock pessimism             -0.504     2.240    
    SLICE_X47Y7          FDRE (Hold_fdre_C_D)         0.038     2.278    Xn_reg[3][2]
  -------------------------------------------------------------------
                         required time                         -2.278    
                         arrival time                           2.535    
  -------------------------------------------------------------------
                         slack                                  0.257    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.409         10.000      8.592      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X47Y8    Y_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X46Y9    Xn_reg[1][0]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X46Y9    Xn_reg[1][1]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X46Y9    Xn_reg[1][2]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X46Y7    Xn_reg[2][0]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X46Y7    Xn_reg[2][1]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X47Y7    Xn_reg[2][2]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X46Y7    Xn_reg[3][0]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X46Y7    Xn_reg[3][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X47Y8    Y_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X47Y8    Y_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X46Y9    Xn_reg[1][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X46Y9    Xn_reg[1][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X46Y9    Xn_reg[1][2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X44Y8    Xn_reg[4][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X45Y8    Xn_reg[4][2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X44Y9    Xn_reg[5][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X45Y9    Xn_reg[5][2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X47Y9    Y_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X46Y9    Xn_reg[1][0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X46Y9    Xn_reg[1][1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X46Y9    Xn_reg[1][2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X46Y7    Xn_reg[2][0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X46Y7    Xn_reg[2][1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X47Y7    Xn_reg[2][2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X46Y7    Xn_reg[3][0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X46Y7    Xn_reg[3][1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X47Y7    Xn_reg[3][2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X44Y7    Xn_reg[4][0]/C



