Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Tue Mar 15 01:18:29 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc1_50/report/timing-summary-post-place.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.822      -16.260                     30                 3318       -0.033       -0.526                     39                 3318        1.725        0.000                       0                  3319  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)         Period(ns)      Frequency(MHz)
-----          ------------         ----------      --------------
virtual_clock  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
virtual_clock       -0.822      -16.260                     30                 3318       -0.033       -0.526                     39                 3318        1.725        0.000                       0                  3319  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  virtual_clock
  To Clock:  virtual_clock

Setup :           30  Failing Endpoints,  Worst Slack       -0.822ns,  Total Violation      -16.260ns
Hold  :           39  Failing Endpoints,  Worst Slack       -0.033ns,  Total Violation       -0.526ns
PW    :            0  Failing Endpoints,  Worst Slack        1.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.822ns  (required time - arrival time)
  Source:                 genblk1[86].reg_in/reg_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            reg_out/reg_out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (virtual_clock rise@4.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        4.661ns  (logic 2.021ns (43.360%)  route 2.640ns (56.640%))
  Logic Levels:           20  (CARRY8=11 LUT2=8 LUT4=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.213ns = ( 6.213 - 4.000 ) 
    Source Clock Delay      (SCD):    2.720ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.759ns (routing 0.765ns, distribution 0.994ns)
  Clock Net Delay (Destination): 1.543ns (routing 0.698ns, distribution 0.845ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=3318, estimated)     1.759     2.720    genblk1[86].reg_in/CLK
    SLICE_X122Y549       FDRE                                         r  genblk1[86].reg_in/reg_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y549       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     2.799 r  genblk1[86].reg_in/reg_out_reg[2]/Q
                         net (fo=6, estimated)        0.112     2.911    genblk1[86].reg_in/x_reg[86][2]
    SLICE_X122Y548       LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.098     3.009 r  genblk1[86].reg_in/reg_out[7]_i_2159/O
                         net (fo=1, routed)           0.009     3.018    conv/mul41/reg_out[7]_i_1629[1]
    SLICE_X122Y548       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.233     3.251 r  conv/mul41/reg_out_reg[7]_i_1995/O[5]
                         net (fo=1, estimated)        0.380     3.631    conv/add000201/reg_out_reg[23]_i_769_0[5]
    SLICE_X121Y550       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.053     3.684 r  conv/add000201/reg_out[7]_i_1624/O
                         net (fo=1, routed)           0.015     3.699    conv/add000201/reg_out[7]_i_1624_n_0
    SLICE_X121Y550       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     3.816 r  conv/add000201/reg_out_reg[7]_i_1153/CO[7]
                         net (fo=1, estimated)        0.026     3.842    conv/add000201/reg_out_reg[7]_i_1153_n_0
    SLICE_X121Y551       CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     3.918 r  conv/add000201/reg_out_reg[23]_i_769/O[1]
                         net (fo=2, estimated)        0.284     4.202    conv/add000201/reg_out_reg[23]_i_769_n_14
    SLICE_X118Y549       LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.036     4.238 r  conv/add000201/reg_out[23]_i_775/O
                         net (fo=1, routed)           0.009     4.247    conv/add000201/reg_out[23]_i_775_n_0
    SLICE_X118Y549       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.233     4.480 r  conv/add000201/reg_out_reg[23]_i_464/O[5]
                         net (fo=2, estimated)        0.240     4.720    conv/add000201/reg_out_reg[23]_i_464_n_10
    SLICE_X120Y549       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036     4.756 r  conv/add000201/reg_out[15]_i_323/O
                         net (fo=1, routed)           0.010     4.766    conv/add000201/reg_out[15]_i_323_n_0
    SLICE_X120Y549       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     4.881 r  conv/add000201/reg_out_reg[15]_i_204/CO[7]
                         net (fo=1, estimated)        0.026     4.907    conv/add000201/reg_out_reg[15]_i_204_n_0
    SLICE_X120Y550       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     4.983 r  conv/add000201/reg_out_reg[23]_i_260/O[1]
                         net (fo=1, estimated)        0.285     5.268    conv/add000201/reg_out_reg[23]_i_260_n_14
    SLICE_X120Y543       LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036     5.304 r  conv/add000201/reg_out[23]_i_132/O
                         net (fo=1, routed)           0.009     5.313    conv/add000201/reg_out[23]_i_132_n_0
    SLICE_X120Y543       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[2])
                                                      0.114     5.427 r  conv/add000201/reg_out_reg[23]_i_79/O[2]
                         net (fo=2, estimated)        0.439     5.866    conv/add000201/reg_out_reg[23]_i_79_n_13
    SLICE_X122Y537       LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.050     5.916 r  conv/add000201/reg_out[23]_i_81/O
                         net (fo=1, routed)           0.010     5.926    conv/add000201/reg_out[23]_i_81_n_0
    SLICE_X122Y537       CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[4])
                                                      0.172     6.098 r  conv/add000201/reg_out_reg[23]_i_49/CO[4]
                         net (fo=1, estimated)        0.283     6.381    conv/add000201/reg_out_reg[23]_i_49_n_3
    SLICE_X123Y530       LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.037     6.418 r  conv/add000201/reg_out[23]_i_21/O
                         net (fo=1, routed)           0.014     6.432    conv/add000201/reg_out[23]_i_21_n_0
    SLICE_X123Y530       CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[5])
                                                      0.103     6.535 r  conv/add000201/reg_out_reg[23]_i_11/CO[5]
                         net (fo=2, estimated)        0.222     6.757    conv/add000201/reg_out_reg[23]_i_11_n_2
    SLICE_X125Y530       LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051     6.808 r  conv/add000201/reg_out[23]_i_12/O
                         net (fo=1, routed)           0.022     6.830    conv/add000201/reg_out[23]_i_12_n_0
    SLICE_X125Y530       CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[6])
                                                      0.131     6.961 r  conv/add000201/reg_out_reg[23]_i_3/O[6]
                         net (fo=2, estimated)        0.203     7.164    conv/add000201/tmp07[0]_47[22]
    SLICE_X125Y524       LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.090     7.254 r  conv/add000201/reg_out[23]_i_4/O
                         net (fo=1, routed)           0.016     7.270    conv/add000203/reg_out_reg[23][0]
    SLICE_X125Y524       CARRY8 (Prop_CARRY8_SLICEM_S[6]_O[7])
                                                      0.085     7.355 r  conv/add000203/reg_out_reg[23]_i_1/O[7]
                         net (fo=1, routed)           0.026     7.381    reg_out/D[23]
    SLICE_X125Y524       FDRE                                         r  reg_out/reg_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     4.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     4.646    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.670 r  clk_IBUF_BUFG_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=3318, estimated)     1.543     6.213    reg_out/CLK
    SLICE_X125Y524       FDRE                                         r  reg_out/reg_out_reg[23]/C
                         clock pessimism              0.356     6.569    
                         clock uncertainty           -0.035     6.534    
    SLICE_X125Y524       FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     6.559    reg_out/reg_out_reg[23]
  -------------------------------------------------------------------
                         required time                          6.559    
                         arrival time                          -7.381    
  -------------------------------------------------------------------
                         slack                                 -0.822    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.033ns  (arrival time - required time)
  Source:                 demux/genblk1[113].z_reg[113][5]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            genblk1[113].reg_in/reg_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.060ns (27.907%)  route 0.155ns (72.093%))
  Logic Levels:           0  
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.739ns
    Source Clock Delay      (SCD):    2.197ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Net Delay (Source):      1.527ns (routing 0.698ns, distribution 0.829ns)
  Clock Net Delay (Destination): 1.778ns (routing 0.765ns, distribution 1.013ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     0.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     0.646    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.670 r  clk_IBUF_BUFG_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=3318, estimated)     1.527     2.197    demux/clk_IBUF_BUFG
    SLICE_X128Y540       FDRE                                         r  demux/genblk1[113].z_reg[113][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y540       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     2.257 r  demux/genblk1[113].z_reg[113][5]/Q
                         net (fo=1, estimated)        0.155     2.412    genblk1[113].reg_in/D[5]
    SLICE_X124Y539       FDRE                                         r  genblk1[113].reg_in/reg_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=3318, estimated)     1.778     2.739    genblk1[113].reg_in/CLK
    SLICE_X124Y539       FDRE                                         r  genblk1[113].reg_in/reg_out_reg[5]/C
                         clock pessimism             -0.356     2.383    
    SLICE_X124Y539       FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     2.445    genblk1[113].reg_in/reg_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.445    
                         arrival time                           2.412    
  -------------------------------------------------------------------
                         slack                                 -0.033    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         virtual_clock
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.000       2.710      BUFGCE_X1Y212   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X124Y516  genblk1[334].reg_in/reg_out_reg[0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X121Y500  demux/genblk1[378].z_reg[378][7]/C



