M:___drivers_CoreWatchdog_core_watchdog
F:G$WD_init$0$0({2}DF,SV:S),Z,0,0,0,0,0
F:G$WD_enable$0$0({2}DF,SV:S),Z,0,0,0,0,0
F:G$WD_disable$0$0({2}DF,SV:S),Z,0,0,0,0,0
F:G$WD_reload$0$0({2}DF,SV:S),Z,0,0,0,0,0
F:G$WD_current_value$0$0({2}DF,SL:U),Z,0,0,0,0,0
T:F___drivers_CoreWatchdog_core_watchdog$__00010000[({0}S:S$base_address$0$0({2}SI:U),Z,0,0)]
S:LWD_init$sloc0$1$0({4}SL:U),E,0,0
S:F___drivers_CoreWatchdog_core_watchdog$NULL_instance$0$0({3}DG,ST__00010000:S),F,0,0
S:LWD_init$base$1$1({2}SI:U),F,0,0
S:LWD_init$value$1$1({4}SL:U),F,0,0
S:LWD_init$scale$1$1({4}SL:U),F,0,0
S:LWD_init$instance$1$1({3}DG,ST__00010000:S),F,0,0
S:LWD_init$file_name$3$3({40}DA40,SC:U),F,0,0
S:LWD_init$file_name$3$5({40}DA40,SC:U),F,0,0
S:LWD_enable$instance$1$1({3}DG,ST__00010000:S),F,0,0
S:LWD_enable$file_name$3$3({40}DA40,SC:U),F,0,0
S:LWD_disable$instance$1$1({3}DG,ST__00010000:S),F,0,0
S:LWD_disable$file_name$3$3({40}DA40,SC:U),F,0,0
S:LWD_reload$instance$1$1({3}DG,ST__00010000:S),F,0,0
S:LWD_reload$file_name$3$3({40}DA40,SC:U),F,0,0
S:LWD_current_value$instance$1$1({3}DG,ST__00010000:S),F,0,0
S:LWD_current_value$file_name$3$3({40}DA40,SC:U),F,0,0
S:G$HW_set_32bit_reg$0$0({2}DF,SV:S),C,0,0
S:G$HW_get_32bit_reg$0$0({2}DF,SL:U),C,0,0
S:G$HW_set_32bit_reg_field$0$0({2}DF,SV:S),C,0,0
S:G$HW_get_32bit_reg_field$0$0({2}DF,SL:U),C,0,0
S:G$HW_set_16bit_reg$0$0({2}DF,SV:S),C,0,0
S:G$HW_get_16bit_reg$0$0({2}DF,SI:U),C,0,0
S:G$HW_set_16bit_reg_field$0$0({2}DF,SV:S),C,0,0
S:G$HW_get_16bit_reg_field$0$0({2}DF,SI:U),C,0,0
S:G$HW_set_8bit_reg$0$0({2}DF,SV:S),C,0,0
S:G$HW_get_8bit_reg$0$0({2}DF,SC:U),C,0,0
S:G$HW_set_8bit_reg_field$0$0({2}DF,SV:S),C,0,0
S:G$HW_get_8bit_reg_field$0$0({2}DF,SC:U),C,0,0
S:G$HAL_enable_interrupts$0$0({2}DF,SV:S),C,0,0
S:G$HAL_disable_interrupts$0$0({2}DF,SC:U),C,0,0
S:G$HAL_restore_interrupts$0$0({2}DF,SV:S),C,0,0
S:G$HAL_assert_fail$0$0({2}DF,SV:S),C,0,0
