{"Source Block": ["oh/emmu/hdl/emmu.v@109:121@HdlStmProcess", "     if(reset)\n       emmu_access_out <= 1'b0;\n     else\n       emmu_access_out               <= emesh_access_in;\n   \n   always @ (posedge clk)\n     if(emesh_access_in)   \n       emmu_packet_reg[PW-1:0]  <= emesh_packet_in[PW-1:0];\t  \n   \n   assign emmu_dstaddr_out[63:0] = mmu_en ? {emmu_lookup_data[43:0],\n\t\t\t\t\t     emmu_packet_reg[27:8]} :      //20 bits\n\t\t\t\t             {32'b0,emmu_packet_reg[39:8]};//ugly\n      \n"], "Clone Blocks": [["oh/emmu/hdl/emmu.v@113:125", "   \n   always @ (posedge clk)\n     if(emesh_access_in)   \n       emmu_packet_reg[PW-1:0]  <= emesh_packet_in[PW-1:0];\t  \n   \n   assign emmu_dstaddr_out[63:0] = mmu_en ? {emmu_lookup_data[43:0],\n\t\t\t\t\t     emmu_packet_reg[27:8]} :      //20 bits\n\t\t\t\t             {32'b0,emmu_packet_reg[39:8]};//ugly\n      \n\n   //Concatenating output packet\n   assign emmu_packet_out[PW-1:0] = {emmu_packet_reg[PW-1:40],\n                                     emmu_dstaddr_out[31:0],\n"]], "Diff Content": {"Delete": [[115, "     if(emesh_access_in)   \n"], [116, "       emmu_packet_reg[PW-1:0]  <= emesh_packet_in[PW-1:0];\t  \n"]], "Add": [[116, "     if(emesh_access_in & ~emesh_wait_in)   \n"], [116, "       emesh_packet_reg[PW-1:0]  <= emesh_packet_in[PW-1:0];\t  \n"]]}}