INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shivk/processor/processor.srcs/sources_1/new/processor1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor1
WARNING: [VRFC 10-3248] data object 'sign' is already declared [C:/Users/shivk/processor/processor.srcs/sources_1/new/processor1.v:266]
WARNING: [VRFC 10-9364] second declaration of 'sign' is ignored [C:/Users/shivk/processor/processor.srcs/sources_1/new/processor1.v:266]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shivk/processor/processor.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shivk/processor/processor.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
