Warning: Design 'ChipTop' has '14' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Layer 'li1' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'met1' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'met2' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'met3' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'met4' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'met5' is missing the optional 'edge capacitance' attribute. (PSYN-101)
 
****************************************
Report : area
Design : ChipTop
Version: P-2019.03
Date   : Thu May 13 14:07:49 2021
****************************************

Library(s) Used:

    sky130_fd_sc_hd__tt_025C_1v80 (File: /tmp/kylee/EE272B/fullchip/build/4-synopsys-dc-synthesis/inputs/adk/stdcells.db)

Number of ports:                       130068
Number of nets:                        346326
Number of cells:                       237509
Number of combinational cells:         190599
Number of sequential cells:             44005
Number of macros/black boxes:               0
Number of buf/inv:                      41342
Number of references:                      37

Combinational area:            1109087.434898
Buf/Inv area:                   175453.268830
Noncombinational area:          893745.897844
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:               2002833.332742
Total area:                 undefined

Information: This design contains black box (unknown) components. (RPT-8)

Core Area:                   3673929
Aspect Ratio:                 1.0009
Utilization Ratio:            0.5496


The above information was reported from the logical library. The following are from the physical library:

  Total moveable cell area: 2020272.7
  Total fixed cell area: 0.0
  Total physical cell area: 2020272.7
 Core area: 0.000, 0.000, 1915.900, 1917.600

Hierarchical area distribution
------------------------------

                                  Global cell area                Local cell area
                                  ---------------------  --------------------------------- 
Hierarchical cell                 Absolute      Percent  Combi-        Noncombi-    Black-
                                  Total         Total    national      national     boxes   Design
--------------------------------  ------------  -------  ------------  -----------  ------  --------------------------------------------------------------
ChipTop                           2002833.3327    100.0       30.0288      26.2752  0.0000  ChipTop
aggregator                             33.7824      0.0       33.7824       0.0000  0.0000  ChipTop_ClockGroupAggregator_6_0
debug_reset_syncd_debug_reset_sync      86.3328     0.0        3.7536       0.0000  0.0000  ChipTop_AsyncResetSynchronizerShiftReg_w1_d3_i0_0
debug_reset_syncd_debug_reset_sync/output_chain      82.5792     0.0       7.5072     75.0720 0.0000 ChipTop_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_18
dividerOnlyClockGenerator               3.7536      0.0        3.7536       0.0000  0.0000  ChipTop_ClockGroup_6_0
dividerOnlyClockGenerator_1            30.0288      0.0       30.0288       0.0000  0.0000  ChipTop_ClockGroupParameterModifier_0
dividerOnlyClockGenerator_2            33.7824      0.0       33.7824       0.0000  0.0000  ChipTop_ClockGroupParameterModifier_1_0
dividerOnlyClockGenerator_3           694.4160      0.0       16.2656       0.0000  0.0000  ChipTop_ClockGroupResetSynchronizer_0
dividerOnlyClockGenerator_3/bundleOut_0_member_allClocks_implicit_clock_reset_catcher      93.8400     0.0       7.5072      0.0000 0.0000 ChipTop_ResetCatchAndSync_d3_0
dividerOnlyClockGenerator_3/bundleOut_0_member_allClocks_implicit_clock_reset_catcher/io_sync_reset_chain      86.3328     0.0       3.7536      0.0000 0.0000 ChipTop_AsyncResetSynchronizerShiftReg_w1_d3_i0_16
dividerOnlyClockGenerator_3/bundleOut_0_member_allClocks_implicit_clock_reset_catcher/io_sync_reset_chain/output_chain      82.5792     0.0       7.5072     75.0720 0.0000 ChipTop_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_35
dividerOnlyClockGenerator_3/bundleOut_0_member_allClocks_subsystem_cbus_0_reset_catcher      93.8400     0.0       7.5072      0.0000 0.0000 ChipTop_ResetCatchAndSync_d3_1
dividerOnlyClockGenerator_3/bundleOut_0_member_allClocks_subsystem_cbus_0_reset_catcher/io_sync_reset_chain      86.3328     0.0       3.7536      0.0000 0.0000 ChipTop_AsyncResetSynchronizerShiftReg_w1_d3_i0_10
dividerOnlyClockGenerator_3/bundleOut_0_member_allClocks_subsystem_cbus_0_reset_catcher/io_sync_reset_chain/output_chain      82.5792     0.0       7.5072     75.0720 0.0000 ChipTop_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_2
dividerOnlyClockGenerator_3/bundleOut_0_member_allClocks_subsystem_fbus_0_reset_catcher      93.8400     0.0       7.5072      0.0000 0.0000 ChipTop_ResetCatchAndSync_d3_3
dividerOnlyClockGenerator_3/bundleOut_0_member_allClocks_subsystem_fbus_0_reset_catcher/io_sync_reset_chain      86.3328     0.0       3.7536      0.0000 0.0000 ChipTop_AsyncResetSynchronizerShiftReg_w1_d3_i0_12
dividerOnlyClockGenerator_3/bundleOut_0_member_allClocks_subsystem_fbus_0_reset_catcher/io_sync_reset_chain/output_chain      82.5792     0.0       7.5072     75.0720 0.0000 ChipTop_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_17
dividerOnlyClockGenerator_3/bundleOut_0_member_allClocks_subsystem_mbus_0_reset_catcher      93.8400     0.0       7.5072      0.0000 0.0000 ChipTop_ResetCatchAndSync_d3_2
dividerOnlyClockGenerator_3/bundleOut_0_member_allClocks_subsystem_mbus_0_reset_catcher/io_sync_reset_chain      86.3328     0.0       3.7536      0.0000 0.0000 ChipTop_AsyncResetSynchronizerShiftReg_w1_d3_i0_11
dividerOnlyClockGenerator_3/bundleOut_0_member_allClocks_subsystem_mbus_0_reset_catcher/io_sync_reset_chain/output_chain      82.5792     0.0       7.5072     75.0720 0.0000 ChipTop_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_12
dividerOnlyClockGenerator_3/bundleOut_0_member_allClocks_subsystem_pbus_0_reset_catcher      93.8400     0.0       7.5072      0.0000 0.0000 ChipTop_ResetCatchAndSync_d3_4
dividerOnlyClockGenerator_3/bundleOut_0_member_allClocks_subsystem_pbus_0_reset_catcher/io_sync_reset_chain      86.3328     0.0       3.7536      0.0000 0.0000 ChipTop_AsyncResetSynchronizerShiftReg_w1_d3_i0_13
dividerOnlyClockGenerator_3/bundleOut_0_member_allClocks_subsystem_pbus_0_reset_catcher/io_sync_reset_chain/output_chain      82.5792     0.0       7.5072     75.0720 0.0000 ChipTop_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_7
dividerOnlyClockGenerator_3/bundleOut_0_member_allClocks_subsystem_sbus_0_reset_catcher     115.1104     0.0      20.0192      0.0000 0.0000 ChipTop_ResetCatchAndSync_d3_6
dividerOnlyClockGenerator_3/bundleOut_0_member_allClocks_subsystem_sbus_0_reset_catcher/io_sync_reset_chain      95.0912     0.0       3.7536      0.0000 0.0000 ChipTop_AsyncResetSynchronizerShiftReg_w1_d3_i0_15
dividerOnlyClockGenerator_3/bundleOut_0_member_allClocks_subsystem_sbus_0_reset_catcher/io_sync_reset_chain/output_chain      91.3376     0.0      15.0144     76.3232 0.0000 ChipTop_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_29
dividerOnlyClockGenerator_3/bundleOut_0_member_allClocks_subsystem_sbus_1_reset_catcher      93.8400     0.0       7.5072      0.0000 0.0000 ChipTop_ResetCatchAndSync_d3_5
dividerOnlyClockGenerator_3/bundleOut_0_member_allClocks_subsystem_sbus_1_reset_catcher/io_sync_reset_chain      86.3328     0.0       3.7536      0.0000 0.0000 ChipTop_AsyncResetSynchronizerShiftReg_w1_d3_i0_14
dividerOnlyClockGenerator_3/bundleOut_0_member_allClocks_subsystem_sbus_1_reset_catcher/io_sync_reset_chain/output_chain      82.5792     0.0       7.5072     75.0720 0.0000 ChipTop_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_23
dividerOnlyClockGenerator_4            51.2992      0.0       51.2992       0.0000  0.0000  ChipTop_DividerOnlyClockGenerator_0
dividerOnlyClockGenerator_4/bundleOut_0_member_allClocks_implicit_clock_clock_ClockDivideBy1       0.0000     0.0       0.0000      0.0000 0.0000 ChipTop_ClockDividerN_DIV1_0
dmactiveAck_dmactiveAck                78.8256      0.0        0.0000       0.0000  0.0000  ChipTop_ResetSynchronizerShiftReg_w1_d3_i0_0
dmactiveAck_dmactiveAck/output_chain      78.8256     0.0       3.7536     75.0720  0.0000  ChipTop_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_41
gated_clock_debug_clock_gate            0.0000      0.0        0.0000       0.0000  0.0000  ChipTop_EICG_wrapper_0
iocell_clock                            0.0000      0.0        0.0000       0.0000  0.0000  ChipTop_GenericDigitalInIOCell_1
iocell_jtag_TCK                         5.0048      0.0        5.0048       0.0000  0.0000  ChipTop_GenericDigitalInIOCell_10
iocell_jtag_TDI                         3.7536      0.0        3.7536       0.0000  0.0000  ChipTop_GenericDigitalInIOCell_0
iocell_jtag_TDO_data                   12.5120      0.0        7.5072       5.0048  0.0000  ChipTop_GenericDigitalOutIOCell_9
iocell_jtag_TDO_driven                 12.5120      0.0        7.5072       5.0048  0.0000  ChipTop_GenericDigitalOutIOCell_0
iocell_jtag_TMS                         3.7536      0.0        3.7536       0.0000  0.0000  ChipTop_GenericDigitalInIOCell_11
iocell_serial_tl_bits_in_bits          20.0192      0.0       20.0192       0.0000  0.0000  ChipTop_GenericDigitalInIOCell_8
iocell_serial_tl_bits_in_bits_1         3.7536      0.0        3.7536       0.0000  0.0000  ChipTop_GenericDigitalInIOCell_7
iocell_serial_tl_bits_in_bits_2         7.5072      0.0        7.5072       0.0000  0.0000  ChipTop_GenericDigitalInIOCell_6
iocell_serial_tl_bits_in_bits_3         3.7536      0.0        3.7536       0.0000  0.0000  ChipTop_GenericDigitalInIOCell_5
iocell_serial_tl_bits_in_ready         12.5120      0.0        7.5072       5.0048  0.0000  ChipTop_GenericDigitalOutIOCell_3
iocell_serial_tl_bits_in_valid          7.5072      0.0        7.5072       0.0000  0.0000  ChipTop_GenericDigitalInIOCell_4
iocell_serial_tl_bits_out_bits         12.5120      0.0        7.5072       5.0048  0.0000  ChipTop_GenericDigitalOutIOCell_8
iocell_serial_tl_bits_out_bits_1       12.5120      0.0        7.5072       5.0048  0.0000  ChipTop_GenericDigitalOutIOCell_7
iocell_serial_tl_bits_out_bits_2       12.5120      0.0        7.5072       5.0048  0.0000  ChipTop_GenericDigitalOutIOCell_6
iocell_serial_tl_bits_out_bits_3       12.5120      0.0        7.5072       5.0048  0.0000  ChipTop_GenericDigitalOutIOCell_5
iocell_serial_tl_bits_out_ready         7.5072      0.0        7.5072       0.0000  0.0000  ChipTop_GenericDigitalInIOCell_9
iocell_serial_tl_bits_out_valid        12.5120      0.0        7.5072       5.0048  0.0000  ChipTop_GenericDigitalOutIOCell_4
iocell_serial_tl_clock                 16.2656      0.0        7.5072       8.7584  0.0000  ChipTop_GenericDigitalOutIOCell_2
iocell_uart_0_rxd                       3.7536      0.0        3.7536       0.0000  0.0000  ChipTop_GenericDigitalInIOCell_3
iocell_uart_0_txd                      12.5120      0.0        7.5072       5.0048  0.0000  ChipTop_GenericDigitalOutIOCell_1
reset_wire_iocell_reset                 3.7536      0.0        3.7536       0.0000  0.0000  ChipTop_GenericDigitalInIOCell_2
system                            2001565.8672     99.9      206.4480     140.1344  0.0000  ChipTop_DigitalTop_0
system/add_x_1                         71.3184      0.0       71.3184       0.0000  0.0000  ChipTop_DigitalTop_DW01_inc_J31_0_0
system/bootROMDomainWrapper         21175.3083      1.1       82.5792       0.0000  0.0000  ChipTop_ClockSinkDomain_1_0
system/bootROMDomainWrapper/bootrom   21092.7291     1.1   21092.7291       0.0000  0.0000  ChipTop_TLROM_0
system/clint                         8155.3214      0.4     3087.9616    2698.8383  0.0000  ChipTop_CLINT_0
system/clint/add_x_1                 1244.9440      0.1     1244.9440       0.0000  0.0000  ChipTop_CLINT_DW01_inc_0_0
system/clint/clk_gate_time__reg        18.7680      0.0        0.0000      18.7680  0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_CLINT_0
system/clint/clk_gate_timecmp_0_reg      18.7680     0.0       0.0000      18.7680  0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_CLINT_1
system/clint/gte_x_23                1086.0416      0.1     1086.0416       0.0000  0.0000  ChipTop_CLINT_DW_cmp_J29_0_0
system/debug_1                      41537.3368      2.1       71.3184       0.0000  0.0000  ChipTop_TLDebugModule_0
system/debug_1/dmInner              36172.1913      1.8       97.5936       0.0000  0.0000  ChipTop_TLDebugModuleInnerAsync_0
system/debug_1/dmInner/dmInner      32752.6618      1.6    18168.6750   13097.5612  0.0000  ChipTop_TLDebugModuleInner_0
system/debug_1/dmInner/dmInner/clk_gate_ABSTRACTAUTOReg_autoexecprogbuf_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_74
system/debug_1/dmInner/dmInner/clk_gate_COMMANDRdData_cmdtype_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_0
system/debug_1/dmInner/dmInner/clk_gate_abstractDataMem_0_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_73
system/debug_1/dmInner/dmInner/clk_gate_abstractDataMem_1_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_72
system/debug_1/dmInner/dmInner/clk_gate_abstractDataMem_2_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_71
system/debug_1/dmInner/dmInner/clk_gate_abstractDataMem_3_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_70
system/debug_1/dmInner/dmInner/clk_gate_abstractDataMem_4_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_69
system/debug_1/dmInner/dmInner/clk_gate_abstractDataMem_5_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_68
system/debug_1/dmInner/dmInner/clk_gate_abstractDataMem_6_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_67
system/debug_1/dmInner/dmInner/clk_gate_abstractDataMem_7_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_66
system/debug_1/dmInner/dmInner/clk_gate_abstractGeneratedMem_0_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_1
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_0_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_65
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_10_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_55
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_11_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_54
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_12_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_53
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_13_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_52
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_14_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_51
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_15_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_50
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_16_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_49
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_17_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_48
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_18_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_47
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_19_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_46
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_1_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_64
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_20_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_45
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_21_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_44
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_22_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_43
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_23_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_42
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_24_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_41
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_25_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_40
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_26_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_39
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_27_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_38
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_28_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_37
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_29_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_36
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_2_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_63
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_30_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_35
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_31_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_34
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_32_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_33
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_33_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_32
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_34_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_31
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_35_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_30
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_36_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_29
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_37_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_28
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_38_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_27
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_39_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_26
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_3_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_62
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_40_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_25
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_41_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_24
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_42_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_23
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_43_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_22
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_44_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_21
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_45_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_20
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_46_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_19
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_47_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_18
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_48_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_17
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_49_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_16
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_4_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_61
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_50_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_15
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_51_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_14
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_52_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_13
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_53_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_12
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_54_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_11
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_55_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_10
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_56_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_9
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_57_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_8
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_58_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_7
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_59_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_6
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_5_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_60
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_60_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_5
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_61_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_4
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_62_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_3
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_63_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_2
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_6_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_59
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_7_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_58
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_8_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_57
system/debug_1/dmInner/dmInner/clk_gate_programBufferMem_9_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleInner_56
system/debug_1/dmInner/dmInner/hartIsInResetSync_0_debug_hartReset_0      78.8256     0.0       0.0000      0.0000 0.0000 ChipTop_AsyncResetSynchronizerShiftReg_w1_d3_i0_6
system/debug_1/dmInner/dmInner/hartIsInResetSync_0_debug_hartReset_0/output_chain      78.8256     0.0       3.7536     75.0720 0.0000 ChipTop_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_22
system/debug_1/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink     606.8320     0.0      46.2944     50.0480 0.0000 ChipTop_AsyncQueueSink_2_0
system/debug_1/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/io_deq_bits_deq_bits_reg      82.5792     0.0       3.7536     60.0576 0.0000 ChipTop_ClockCrossingReg_w15_0
system/debug_1/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/io_deq_bits_deq_bits_reg/clk_gate_cdc_reg_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ClockCrossingReg_w15_0
system/debug_1/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/sink_valid_0      97.5936     0.0       3.7536      0.0000 0.0000 ChipTop_AsyncValidSync_20
system/debug_1/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/sink_valid_0/io_out_source_valid_0      93.8400     0.0       3.7536      0.0000 0.0000 ChipTop_AsyncResetSynchronizerShiftReg_w1_d3_i0_1_20
system/debug_1/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/sink_valid_0/io_out_source_valid_0/output_chain      90.0864     0.0      15.0144     75.0720 0.0000 ChipTop_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_15
system/debug_1/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/sink_valid_1      86.3328     0.0       0.0000      0.0000 0.0000 ChipTop_AsyncValidSync_19
system/debug_1/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/sink_valid_1/io_out_source_valid_0      86.3328     0.0       0.0000      0.0000 0.0000 ChipTop_AsyncResetSynchronizerShiftReg_w1_d3_i0_1_19
system/debug_1/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/sink_valid_1/io_out_source_valid_0/output_chain      86.3328     0.0      11.2608     75.0720 0.0000 ChipTop_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_10
system/debug_1/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/source_extend      86.3328     0.0       0.0000      0.0000 0.0000 ChipTop_AsyncValidSync_18
system/debug_1/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/source_extend/io_out_source_valid_0      86.3328     0.0       0.0000      0.0000 0.0000 ChipTop_AsyncResetSynchronizerShiftReg_w1_d3_i0_1_18
system/debug_1/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/source_extend/io_out_source_valid_0/output_chain      86.3328     0.0      11.2608     75.0720 0.0000 ChipTop_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_0
system/debug_1/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/source_valid      78.8256     0.0       0.0000      0.0000 0.0000 ChipTop_AsyncValidSync_17
system/debug_1/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/source_valid/io_out_source_valid_0      78.8256     0.0       0.0000      0.0000 0.0000 ChipTop_AsyncResetSynchronizerShiftReg_w1_d3_i0_1_17
system/debug_1/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/source_valid/io_out_source_valid_0/output_chain      78.8256     0.0       3.7536     75.0720 0.0000 ChipTop_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_38
system/debug_1/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/widx_widx_gray      78.8256     0.0       0.0000      0.0000 0.0000 ChipTop_AsyncResetSynchronizerShiftReg_w1_d3_i0_5
system/debug_1/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/widx_widx_gray/output_chain      78.8256     0.0       3.7536     75.0720 0.0000 ChipTop_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_6
system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync      82.5792     0.0       3.7536      0.0000 0.0000 ChipTop_AsyncResetSynchronizerShiftReg_w1_d3_i0_8
system/debug_1/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain      78.8256     0.0       3.7536     75.0720 0.0000 ChipTop_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_34
system/debug_1/dmInner/dmiXing       2632.5248      0.1       82.5792       0.0000  0.0000  ChipTop_TLAsyncCrossingSink_0
system/debug_1/dmInner/dmiXing/bundleIn_0_d_source    1193.6448     0.1      56.3040    690.6624 0.0000 ChipTop_AsyncQueueSource_2_0
system/debug_1/dmInner/dmiXing/bundleIn_0_d_source/clk_gate_mem_0_opcode_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_AsyncQueueSource_2_0
system/debug_1/dmInner/dmiXing/bundleIn_0_d_source/ridx_ridx_gray      78.8256     0.0       0.0000      0.0000 0.0000 ChipTop_AsyncResetSynchronizerShiftReg_w1_d3_i0_1
system/debug_1/dmInner/dmiXing/bundleIn_0_d_source/ridx_ridx_gray/output_chain      78.8256     0.0       3.7536     75.0720 0.0000 ChipTop_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_5
system/debug_1/dmInner/dmiXing/bundleIn_0_d_source/sink_extend      86.3328     0.0       0.0000      0.0000 0.0000 ChipTop_AsyncValidSync_2
system/debug_1/dmInner/dmiXing/bundleIn_0_d_source/sink_extend/io_out_source_valid_0      86.3328     0.0       0.0000      0.0000 0.0000 ChipTop_AsyncResetSynchronizerShiftReg_w1_d3_i0_1_2
system/debug_1/dmInner/dmiXing/bundleIn_0_d_source/sink_extend/io_out_source_valid_0/output_chain      86.3328     0.0      11.2608     75.0720 0.0000 ChipTop_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_30
system/debug_1/dmInner/dmiXing/bundleIn_0_d_source/sink_valid      78.8256     0.0       0.0000      0.0000 0.0000 ChipTop_AsyncValidSync_1
system/debug_1/dmInner/dmiXing/bundleIn_0_d_source/sink_valid/io_out_source_valid_0      78.8256     0.0       0.0000      0.0000 0.0000 ChipTop_AsyncResetSynchronizerShiftReg_w1_d3_i0_1_1
system/debug_1/dmInner/dmiXing/bundleIn_0_d_source/sink_valid/io_out_source_valid_0/output_chain      78.8256     0.0       3.7536     75.0720 0.0000 ChipTop_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_24
system/debug_1/dmInner/dmiXing/bundleIn_0_d_source/source_valid_0      97.5936     0.0       3.7536      0.0000 0.0000 ChipTop_AsyncValidSync_4
system/debug_1/dmInner/dmiXing/bundleIn_0_d_source/source_valid_0/io_out_source_valid_0      93.8400     0.0       3.7536      0.0000 0.0000 ChipTop_AsyncResetSynchronizerShiftReg_w1_d3_i0_1_4
system/debug_1/dmInner/dmiXing/bundleIn_0_d_source/source_valid_0/io_out_source_valid_0/output_chain      90.0864     0.0      15.0144     75.0720 0.0000 ChipTop_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_8
system/debug_1/dmInner/dmiXing/bundleIn_0_d_source/source_valid_1      86.3328     0.0       0.0000      0.0000 0.0000 ChipTop_AsyncValidSync_3
system/debug_1/dmInner/dmiXing/bundleIn_0_d_source/source_valid_1/io_out_source_valid_0      86.3328     0.0       0.0000      0.0000 0.0000 ChipTop_AsyncResetSynchronizerShiftReg_w1_d3_i0_1_3
system/debug_1/dmInner/dmiXing/bundleIn_0_d_source/source_valid_1/io_out_source_valid_0/output_chain      86.3328     0.0      11.2608     75.0720 0.0000 ChipTop_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_36
system/debug_1/dmInner/dmiXing/bundleOut_0_a_sink    1356.3008     0.1      50.0480     50.0480 0.0000 ChipTop_AsyncQueueSink_1_0
system/debug_1/dmInner/dmiXing/bundleOut_0_a_sink/io_deq_bits_deq_bits_reg     828.2944     0.0       3.7536    800.7680 0.0000 ChipTop_ClockCrossingReg_w55_0
system/debug_1/dmInner/dmiXing/bundleOut_0_a_sink/io_deq_bits_deq_bits_reg/clk_gate_cdc_reg_reg      23.7728     0.0       5.0048     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ClockCrossingReg_w55_0
system/debug_1/dmInner/dmiXing/bundleOut_0_a_sink/sink_valid_0      97.5936     0.0       3.7536      0.0000 0.0000 ChipTop_AsyncValidSync_8
system/debug_1/dmInner/dmiXing/bundleOut_0_a_sink/sink_valid_0/io_out_source_valid_0      93.8400     0.0       3.7536      0.0000 0.0000 ChipTop_AsyncResetSynchronizerShiftReg_w1_d3_i0_1_8
system/debug_1/dmInner/dmiXing/bundleOut_0_a_sink/sink_valid_0/io_out_source_valid_0/output_chain      90.0864     0.0      15.0144     75.0720 0.0000 ChipTop_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_25
system/debug_1/dmInner/dmiXing/bundleOut_0_a_sink/sink_valid_1      86.3328     0.0       0.0000      0.0000 0.0000 ChipTop_AsyncValidSync_7
system/debug_1/dmInner/dmiXing/bundleOut_0_a_sink/sink_valid_1/io_out_source_valid_0      86.3328     0.0       0.0000      0.0000 0.0000 ChipTop_AsyncResetSynchronizerShiftReg_w1_d3_i0_1_7
system/debug_1/dmInner/dmiXing/bundleOut_0_a_sink/sink_valid_1/io_out_source_valid_0/output_chain      86.3328     0.0      11.2608     75.0720 0.0000 ChipTop_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_19
system/debug_1/dmInner/dmiXing/bundleOut_0_a_sink/source_extend      86.3328     0.0       0.0000      0.0000 0.0000 ChipTop_AsyncValidSync_6
system/debug_1/dmInner/dmiXing/bundleOut_0_a_sink/source_extend/io_out_source_valid_0      86.3328     0.0       0.0000      0.0000 0.0000 ChipTop_AsyncResetSynchronizerShiftReg_w1_d3_i0_1_6
system/debug_1/dmInner/dmiXing/bundleOut_0_a_sink/source_extend/io_out_source_valid_0/output_chain      86.3328     0.0      11.2608     75.0720 0.0000 ChipTop_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_3
system/debug_1/dmInner/dmiXing/bundleOut_0_a_sink/source_valid      78.8256     0.0       0.0000      0.0000 0.0000 ChipTop_AsyncValidSync_5
system/debug_1/dmInner/dmiXing/bundleOut_0_a_sink/source_valid/io_out_source_valid_0      78.8256     0.0       0.0000      0.0000 0.0000 ChipTop_AsyncResetSynchronizerShiftReg_w1_d3_i0_1_5
system/debug_1/dmInner/dmiXing/bundleOut_0_a_sink/source_valid/io_out_source_valid_0/output_chain      78.8256     0.0       3.7536     75.0720 0.0000 ChipTop_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_13
system/debug_1/dmInner/dmiXing/bundleOut_0_a_sink/widx_widx_gray      78.8256     0.0       0.0000      0.0000 0.0000 ChipTop_AsyncResetSynchronizerShiftReg_w1_d3_i0_2
system/debug_1/dmInner/dmiXing/bundleOut_0_a_sink/widx_widx_gray/output_chain      78.8256     0.0       3.7536     75.0720 0.0000 ChipTop_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_21
system/debug_1/dmOuter               5293.8271      0.3       15.0144       0.0000  0.0000  ChipTop_TLDebugModuleOuterAsync_0
system/debug_1/dmOuter/asource       2567.4624      0.1       22.5216       0.0000  0.0000  ChipTop_TLAsyncCrossingSource_0
system/debug_1/dmOuter/asource/bundleIn_0_d_sink    1191.1424     0.1      50.0480     50.0480 0.0000 ChipTop_AsyncQueueSink_0
system/debug_1/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg     663.1360     0.0       3.7536    640.6144 0.0000 ChipTop_ClockCrossingReg_w43_0
system/debug_1/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/clk_gate_cdc_reg_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ClockCrossingReg_w43_0
system/debug_1/dmOuter/asource/bundleIn_0_d_sink/sink_valid_0      97.5936     0.0       3.7536      0.0000 0.0000 ChipTop_AsyncValidSync_12
system/debug_1/dmOuter/asource/bundleIn_0_d_sink/sink_valid_0/io_out_source_valid_0      93.8400     0.0       3.7536      0.0000 0.0000 ChipTop_AsyncResetSynchronizerShiftReg_w1_d3_i0_1_12
system/debug_1/dmOuter/asource/bundleIn_0_d_sink/sink_valid_0/io_out_source_valid_0/output_chain      90.0864     0.0      15.0144     75.0720 0.0000 ChipTop_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_14
system/debug_1/dmOuter/asource/bundleIn_0_d_sink/sink_valid_1      86.3328     0.0       0.0000      0.0000 0.0000 ChipTop_AsyncValidSync_11
system/debug_1/dmOuter/asource/bundleIn_0_d_sink/sink_valid_1/io_out_source_valid_0      86.3328     0.0       0.0000      0.0000 0.0000 ChipTop_AsyncResetSynchronizerShiftReg_w1_d3_i0_1_11
system/debug_1/dmOuter/asource/bundleIn_0_d_sink/sink_valid_1/io_out_source_valid_0/output_chain      86.3328     0.0      11.2608     75.0720 0.0000 ChipTop_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_9
system/debug_1/dmOuter/asource/bundleIn_0_d_sink/source_extend      86.3328     0.0       0.0000      0.0000 0.0000 ChipTop_AsyncValidSync_10
system/debug_1/dmOuter/asource/bundleIn_0_d_sink/source_extend/io_out_source_valid_0      86.3328     0.0       0.0000      0.0000 0.0000 ChipTop_AsyncResetSynchronizerShiftReg_w1_d3_i0_1_10
system/debug_1/dmOuter/asource/bundleIn_0_d_sink/source_extend/io_out_source_valid_0/output_chain      86.3328     0.0      11.2608     75.0720 0.0000 ChipTop_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_37
system/debug_1/dmOuter/asource/bundleIn_0_d_sink/source_valid      78.8256     0.0       0.0000      0.0000 0.0000 ChipTop_AsyncValidSync_9
system/debug_1/dmOuter/asource/bundleIn_0_d_sink/source_valid/io_out_source_valid_0      78.8256     0.0       0.0000      0.0000 0.0000 ChipTop_AsyncResetSynchronizerShiftReg_w1_d3_i0_1_9
system/debug_1/dmOuter/asource/bundleIn_0_d_sink/source_valid/io_out_source_valid_0/output_chain      78.8256     0.0       3.7536     75.0720 0.0000 ChipTop_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_31
system/debug_1/dmOuter/asource/bundleIn_0_d_sink/widx_widx_gray      78.8256     0.0       0.0000      0.0000 0.0000 ChipTop_AsyncResetSynchronizerShiftReg_w1_d3_i0_3
system/debug_1/dmOuter/asource/bundleIn_0_d_sink/widx_widx_gray/output_chain      78.8256     0.0       3.7536     75.0720 0.0000 ChipTop_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_11
system/debug_1/dmOuter/asource/bundleOut_0_a_source    1353.7984     0.1      56.3040    850.8160 0.0000 ChipTop_AsyncQueueSource_0
system/debug_1/dmOuter/asource/bundleOut_0_a_source/clk_gate_mem_0_opcode_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_AsyncQueueSource_0
system/debug_1/dmOuter/asource/bundleOut_0_a_source/ridx_ridx_gray      78.8256     0.0       0.0000      0.0000 0.0000 ChipTop_AsyncResetSynchronizerShiftReg_w1_d3_i0_4
system/debug_1/dmOuter/asource/bundleOut_0_a_source/ridx_ridx_gray/output_chain      78.8256     0.0       3.7536     75.0720 0.0000 ChipTop_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_16
system/debug_1/dmOuter/asource/bundleOut_0_a_source/sink_extend      86.3328     0.0       0.0000      0.0000 0.0000 ChipTop_AsyncValidSync_14
system/debug_1/dmOuter/asource/bundleOut_0_a_source/sink_extend/io_out_source_valid_0      86.3328     0.0       0.0000      0.0000 0.0000 ChipTop_AsyncResetSynchronizerShiftReg_w1_d3_i0_1_14
system/debug_1/dmOuter/asource/bundleOut_0_a_source/sink_extend/io_out_source_valid_0/output_chain      86.3328     0.0      11.2608     75.0720 0.0000 ChipTop_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_20
system/debug_1/dmOuter/asource/bundleOut_0_a_source/sink_valid      78.8256     0.0       0.0000      0.0000 0.0000 ChipTop_AsyncValidSync_13
system/debug_1/dmOuter/asource/bundleOut_0_a_source/sink_valid/io_out_source_valid_0      78.8256     0.0       0.0000      0.0000 0.0000 ChipTop_AsyncResetSynchronizerShiftReg_w1_d3_i0_1_13
system/debug_1/dmOuter/asource/bundleOut_0_a_source/sink_valid/io_out_source_valid_0/output_chain      78.8256     0.0       3.7536     75.0720 0.0000 ChipTop_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_4
system/debug_1/dmOuter/asource/bundleOut_0_a_source/source_valid_0      97.5936     0.0       3.7536      0.0000 0.0000 ChipTop_AsyncValidSync_16
system/debug_1/dmOuter/asource/bundleOut_0_a_source/source_valid_0/io_out_source_valid_0      93.8400     0.0       3.7536      0.0000 0.0000 ChipTop_AsyncResetSynchronizerShiftReg_w1_d3_i0_1_16
system/debug_1/dmOuter/asource/bundleOut_0_a_source/source_valid_0/io_out_source_valid_0/output_chain      90.0864     0.0      15.0144     75.0720 0.0000 ChipTop_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_32
system/debug_1/dmOuter/asource/bundleOut_0_a_source/source_valid_1      86.3328     0.0       0.0000      0.0000 0.0000 ChipTop_AsyncValidSync_15
system/debug_1/dmOuter/asource/bundleOut_0_a_source/source_valid_1/io_out_source_valid_0      86.3328     0.0       0.0000      0.0000 0.0000 ChipTop_AsyncResetSynchronizerShiftReg_w1_d3_i0_1_15
system/debug_1/dmOuter/asource/bundleOut_0_a_source/source_valid_1/io_out_source_valid_0/output_chain      86.3328     0.0      11.2608     75.0720 0.0000 ChipTop_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_26
system/debug_1/dmOuter/dmOuter        359.0944      0.0      165.1584     175.1680  0.0000  ChipTop_TLDebugModuleOuter_0
system/debug_1/dmOuter/dmOuter/clk_gate_DMCONTROLReg_haltreq_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLDebugModuleOuter_0
system/debug_1/dmOuter/dmactiveAck_dmactiveAckSync      78.8256     0.0       0.0000      0.0000 0.0000 ChipTop_AsyncResetSynchronizerShiftReg_w1_d3_i0_9
system/debug_1/dmOuter/dmactiveAck_dmactiveAckSync/output_chain      78.8256     0.0       3.7536     75.0720 0.0000 ChipTop_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_40
system/debug_1/dmOuter/dmi2tl         405.3888      0.0      405.3888       0.0000  0.0000  ChipTop_DMIToTL_0
system/debug_1/dmOuter/dmiBypass      699.4208      0.0       78.8256       0.0000  0.0000  ChipTop_TLBusBypass_0
system/debug_1/dmOuter/dmiBypass/bar     603.0784     0.0     523.0016     80.0768  0.0000  ChipTop_TLBusBypassBar_0
system/debug_1/dmOuter/dmiBypass/error      17.5168     0.0      17.5168      0.0000 0.0000 ChipTop_TLError_1_0
system/debug_1/dmOuter/dmiXbar        551.7792      0.0      531.7600      20.0192  0.0000  ChipTop_TLXbar_9_0
system/debug_1/dmOuter/intsource        3.7536      0.0        3.7536       0.0000  0.0000  ChipTop_IntSyncCrossingSource_4_0
system/debug_1/dmOuter/io_innerCtrl_source     613.0880     0.0      56.3040    110.1056 0.0000 ChipTop_AsyncQueueSource_1_0
system/debug_1/dmOuter/io_innerCtrl_source/clk_gate_mem_0_resumereq_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_AsyncQueueSource_1_0
system/debug_1/dmOuter/io_innerCtrl_source/ridx_ridx_gray      78.8256     0.0       0.0000      0.0000 0.0000 ChipTop_AsyncResetSynchronizerShiftReg_w1_d3_i0_7
system/debug_1/dmOuter/io_innerCtrl_source/ridx_ridx_gray/output_chain      78.8256     0.0       3.7536     75.0720 0.0000 ChipTop_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_28
system/debug_1/dmOuter/io_innerCtrl_source/sink_extend      86.3328     0.0       0.0000      0.0000 0.0000 ChipTop_AsyncValidSync_22
system/debug_1/dmOuter/io_innerCtrl_source/sink_extend/io_out_source_valid_0      86.3328     0.0       0.0000      0.0000 0.0000 ChipTop_AsyncResetSynchronizerShiftReg_w1_d3_i0_1_22
system/debug_1/dmOuter/io_innerCtrl_source/sink_extend/io_out_source_valid_0/output_chain      86.3328     0.0      11.2608     75.0720 0.0000 ChipTop_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_33
system/debug_1/dmOuter/io_innerCtrl_source/sink_valid      78.8256     0.0       0.0000      0.0000 0.0000 ChipTop_AsyncValidSync_21
system/debug_1/dmOuter/io_innerCtrl_source/sink_valid/io_out_source_valid_0      78.8256     0.0       0.0000      0.0000 0.0000 ChipTop_AsyncResetSynchronizerShiftReg_w1_d3_i0_1_21
system/debug_1/dmOuter/io_innerCtrl_source/sink_valid/io_out_source_valid_0/output_chain      78.8256     0.0       3.7536     75.0720 0.0000 ChipTop_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_27
system/debug_1/dmOuter/io_innerCtrl_source/source_valid_0      97.5936     0.0       3.7536      0.0000 0.0000 ChipTop_AsyncValidSync_0
system/debug_1/dmOuter/io_innerCtrl_source/source_valid_0/io_out_source_valid_0      93.8400     0.0       3.7536      0.0000 0.0000 ChipTop_AsyncResetSynchronizerShiftReg_w1_d3_i0_1_0
system/debug_1/dmOuter/io_innerCtrl_source/source_valid_0/io_out_source_valid_0/output_chain      90.0864     0.0      15.0144     75.0720 0.0000 ChipTop_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_1
system/debug_1/dmOuter/io_innerCtrl_source/source_valid_1      86.3328     0.0       0.0000      0.0000 0.0000 ChipTop_AsyncValidSync_23
system/debug_1/dmOuter/io_innerCtrl_source/source_valid_1/io_out_source_valid_0      86.3328     0.0       0.0000      0.0000 0.0000 ChipTop_AsyncResetSynchronizerShiftReg_w1_d3_i0_1_23
system/debug_1/dmOuter/io_innerCtrl_source/source_valid_1/io_out_source_valid_0/output_chain      86.3328     0.0      11.2608     75.0720 0.0000 ChipTop_AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_39
system/domain                       18911.8876      0.9       93.8400       0.0000  0.0000  ChipTop_ClockSinkDomain_2_0
system/domain/buffer                 9099.9774      0.5       20.0192       0.0000  0.0000  ChipTop_TLBuffer_19_0
system/domain/buffer/bundleIn_0_d_q    4158.9887     0.2     978.4384    3143.0143  0.0000  ChipTop_Queue_41_0
system/domain/buffer/bundleIn_0_d_q/clk_gate_ram_opcode_reg_0_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_41_0
system/domain/buffer/bundleIn_0_d_q/clk_gate_ram_opcode_reg_1_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_41_1
system/domain/buffer/bundleOut_0_a_q    4920.9695     0.2     979.6896   3903.7439  0.0000  ChipTop_Queue_40_0
system/domain/buffer/bundleOut_0_a_q/clk_gate_ram_opcode_reg_0_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_40_0
system/domain/buffer/bundleOut_0_a_q/clk_gate_ram_opcode_reg_1_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_40_1
system/domain/serdesser              9718.0702      0.5      835.8016     300.2880  0.0000  ChipTop_TLSerdesser_0
system/domain/serdesser/clk_gate_merged_bits_last_counter_1_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLSerdesser_0
system/domain/serdesser/clk_gate_merged_bits_last_counter_4_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLSerdesser_1
system/domain/serdesser/inDes        3589.6927      0.2      411.6448    2596.2399  0.0000  ChipTop_GenericDeserializer_0
system/domain/serdesser/inDes/clk_gate_data_0_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_GenericDeserializer_0
system/domain/serdesser/inDes/clk_gate_data_10_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_GenericDeserializer_21
system/domain/serdesser/inDes/clk_gate_data_11_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_GenericDeserializer_20
system/domain/serdesser/inDes/clk_gate_data_12_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_GenericDeserializer_19
system/domain/serdesser/inDes/clk_gate_data_13_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_GenericDeserializer_18
system/domain/serdesser/inDes/clk_gate_data_14_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_GenericDeserializer_17
system/domain/serdesser/inDes/clk_gate_data_15_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_GenericDeserializer_16
system/domain/serdesser/inDes/clk_gate_data_16_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_GenericDeserializer_15
system/domain/serdesser/inDes/clk_gate_data_17_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_GenericDeserializer_14
system/domain/serdesser/inDes/clk_gate_data_18_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_GenericDeserializer_13
system/domain/serdesser/inDes/clk_gate_data_19_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_GenericDeserializer_12
system/domain/serdesser/inDes/clk_gate_data_1_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_GenericDeserializer_30
system/domain/serdesser/inDes/clk_gate_data_20_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_GenericDeserializer_11
system/domain/serdesser/inDes/clk_gate_data_21_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_GenericDeserializer_10
system/domain/serdesser/inDes/clk_gate_data_22_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_GenericDeserializer_9
system/domain/serdesser/inDes/clk_gate_data_23_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_GenericDeserializer_8
system/domain/serdesser/inDes/clk_gate_data_24_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_GenericDeserializer_7
system/domain/serdesser/inDes/clk_gate_data_26_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_GenericDeserializer_6
system/domain/serdesser/inDes/clk_gate_data_27_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_GenericDeserializer_5
system/domain/serdesser/inDes/clk_gate_data_28_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_GenericDeserializer_4
system/domain/serdesser/inDes/clk_gate_data_29_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_GenericDeserializer_3
system/domain/serdesser/inDes/clk_gate_data_2_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_GenericDeserializer_29
system/domain/serdesser/inDes/clk_gate_data_30_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_GenericDeserializer_2
system/domain/serdesser/inDes/clk_gate_data_3_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_GenericDeserializer_28
system/domain/serdesser/inDes/clk_gate_data_4_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_GenericDeserializer_27
system/domain/serdesser/inDes/clk_gate_data_5_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_GenericDeserializer_26
system/domain/serdesser/inDes/clk_gate_data_6_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_GenericDeserializer_25
system/domain/serdesser/inDes/clk_gate_data_7_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_GenericDeserializer_24
system/domain/serdesser/inDes/clk_gate_data_8_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_GenericDeserializer_23
system/domain/serdesser/inDes/clk_gate_data_9_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_GenericDeserializer_22
system/domain/serdesser/inDes/clk_gate_recvCount_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_GenericDeserializer_1
system/domain/serdesser/outArb       1071.0272      0.1     1010.9696      60.0576  0.0000  ChipTop_HellaPeekingArbiter_0
system/domain/serdesser/outSer       3883.7247      0.2     1259.9584    2586.2303  0.0000  ChipTop_GenericSerializer_0
system/domain/serdesser/outSer/clk_gate_data_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_GenericSerializer_0
system/domain/serdesser/outSer/clk_gate_sendCount_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_GenericSerializer_1
system/domain_1                       479.2096      0.0      326.5632       0.0000  0.0000  ChipTop_ClockSinkDomain_4_0
system/domain_1/resetCtrl             152.6464      0.0      111.3568       0.0000  0.0000  ChipTop_TLTileResetCtrl_0
system/domain_1/resetCtrl/r_tile_resets_0      41.2896     0.0      16.2656     25.0240 0.0000 ChipTop_AsyncResetRegVec_w1_i0_3
system/dtm                           5539.0623      0.3      803.2704     945.9072  0.0000  ChipTop_DebugTransportModuleJTAG_0
system/dtm/clk_gate_dmiReqReg_addr_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_DebugTransportModuleJTAG_0
system/dtm/dmiAccessChain            1236.1856      0.1      396.6304     820.7872  0.0000  ChipTop_CaptureUpdateChain_1_0
system/dtm/dmiAccessChain/clk_gate_regs_0_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_CaptureUpdateChain_1_0
system/dtm/dtmInfoChain               887.1008      0.0      227.7184     640.6144  0.0000  ChipTop_CaptureUpdateChain_0
system/dtm/dtmInfoChain/clk_gate_regs_0_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_CaptureUpdateChain_0
system/dtm/tapIO_bypassChain           38.7872      0.0       18.7680      20.0192  0.0000  ChipTop_JtagBypassChain_0
system/dtm/tapIO_controllerInternal     726.9472     0.0     126.3712     176.4192  0.0000  ChipTop_JtagTapController_0
system/dtm/tapIO_controllerInternal/clk_gate_activeInstruction_reg      31.2800     0.0      16.2656     15.0144 0.0000 ChipTop_SNPS_CLOCK_GATE_LOW_JtagTapController_0
system/dtm/tapIO_controllerInternal/irChain     168.9120     0.0      50.0480    100.0960 0.0000 ChipTop_CaptureUpdateChain_2_0
system/dtm/tapIO_controllerInternal/irChain/clk_gate_regs_0_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_CaptureUpdateChain_2_0
system/dtm/tapIO_controllerInternal/stateMachine     223.9648     0.0     108.8544    115.1104 0.0000 ChipTop_JtagStateMachine_0
system/dtm/tapIO_idcodeChain          882.0960      0.0      222.7136     640.6144  0.0000  ChipTop_CaptureChain_0
system/dtm/tapIO_idcodeChain/clk_gate_regs_0_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_CaptureChain_0
system/ibus                             3.7536      0.0        0.0000       0.0000  0.0000  ChipTop_InterruptBusWrapper_0
system/ibus/int_bus                     3.7536      0.0        3.7536       0.0000  0.0000  ChipTop_IntXbar_0
system/intsink_4                        3.7536      0.0        3.7536       0.0000  0.0000  ChipTop_IntSyncSyncCrossingSink_1_2
system/intsource                       61.3088      0.0        3.7536       0.0000  0.0000  ChipTop_IntSyncCrossingSource_5_0
system/intsource/reg_                  57.5552      0.0        7.5072      50.0480  0.0000  ChipTop_AsyncResetRegVec_w2_i0_0
system/intsource_1                     32.5312      0.0        3.7536       0.0000  0.0000  ChipTop_IntSyncCrossingSource_1_0
system/intsource_1/reg_                28.7776      0.0        3.7536      25.0240  0.0000  ChipTop_AsyncResetRegVec_w1_i0_2
system/intsource_2                     32.5312      0.0        3.7536       0.0000  0.0000  ChipTop_IntSyncCrossingSource_1_2
system/intsource_2/reg_                28.7776      0.0        3.7536      25.0240  0.0000  ChipTop_AsyncResetRegVec_w1_i0_0
system/plicDomainWrapper             1754.1824      0.1      277.7664       0.0000  0.0000  ChipTop_ClockSinkDomain_0
system/plicDomainWrapper/plic        1476.4160      0.1      306.5440     237.7280  0.0000  ChipTop_TLPLIC_0
system/plicDomainWrapper/plic/fanin      10.0096     0.0      10.0096       0.0000  0.0000  ChipTop_PLICFanIn_0
system/plicDomainWrapper/plic/fanin_1      10.0096     0.0      10.0096      0.0000 0.0000  ChipTop_PLICFanIn_1
system/plicDomainWrapper/plic/gateways_gateway      46.2944     0.0      26.2752     20.0192 0.0000 ChipTop_LevelGateway_0
system/plicDomainWrapper/plic/out_back     865.8304     0.0      26.2752    820.7872 0.0000 ChipTop_Queue_39_0
system/plicDomainWrapper/plic/out_back/clk_gate_ram_read_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_39_0
system/spad                          2208.3679      0.1      649.3728    1521.4592  0.0000  ChipTop_TLRAM_0
system/spad/clk_gate_r_1_reg           18.7680      0.0        0.0000      18.7680  0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLRAM_1
system/spad/clk_gate_r_size_reg        18.7680      0.0        0.0000      18.7680  0.0000  ChipTop_SNPS_CLOCK_GATE_HIGH_TLRAM_0
system/spad/mem                         0.0000      0.0        0.0000       0.0000  0.0000  ChipTop_mem_0
system/subsystem_cbus               47020.0948      2.3      874.5888       0.0000  0.0000  ChipTop_PeripheryBus_1_0
system/subsystem_cbus/atomics       12888.6109      0.6     6210.9566    4043.8783  0.0000  ChipTop_TLAtomicAutomata_1_0
system/subsystem_cbus/atomics/add_x_69    2577.4719     0.1    2577.4719      0.0000 0.0000 ChipTop_TLAtomicAutomata_1_DW01_add_J94_0_0
system/subsystem_cbus/atomics/clk_gate_cam_a_0_bits_opcode_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLAtomicAutomata_1_0
system/subsystem_cbus/atomics/clk_gate_cam_d_0_data_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLAtomicAutomata_1_2
system/subsystem_cbus/atomics/clk_gate_d_first_counter_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLAtomicAutomata_1_1
system/subsystem_cbus/buffer        10034.6238      0.5       22.5216       0.0000  0.0000  ChipTop_TLBuffer_6_0
system/subsystem_cbus/buffer/bundleIn_0_d_q    3947.5359     0.2     807.0240   3102.9759 0.0000 ChipTop_Queue_11_1
system/subsystem_cbus/buffer/bundleIn_0_d_q/clk_gate_ram_opcode_reg_0_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_11_0_0
system/subsystem_cbus/buffer/bundleIn_0_d_q/clk_gate_ram_opcode_reg_1_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_11_0_3
system/subsystem_cbus/buffer/bundleOut_0_a_q    6064.5663     0.3    1442.6336   4584.3967 0.0000 ChipTop_Queue_10_0
system/subsystem_cbus/buffer/bundleOut_0_a_q/clk_gate_ram_opcode_reg_0_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_10_0
system/subsystem_cbus/buffer/bundleOut_0_a_q/clk_gate_ram_opcode_reg_1_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_10_1
system/subsystem_cbus/buffer_1       1015.9744      0.1     1015.9744       0.0000  0.0000  ChipTop_TLBuffer_9_0
system/subsystem_cbus/clockGroup        3.7536      0.0        3.7536       0.0000  0.0000  ChipTop_ClockGroup_3_0
system/subsystem_cbus/coupler_to_bootrom    1968.1376     0.1     108.8544      0.0000 0.0000 ChipTop_TLInterconnectCoupler_13_0
system/subsystem_cbus/coupler_to_bootrom/fragmenter    1859.2832     0.1     819.5360    180.1728 0.0000 ChipTop_TLFragmenter_6_0
system/subsystem_cbus/coupler_to_bootrom/fragmenter/clk_gate_acknum_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLFragmenter_6_0
system/subsystem_cbus/coupler_to_bootrom/fragmenter/clk_gate_dOrig_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLFragmenter_6_2
system/subsystem_cbus/coupler_to_bootrom/fragmenter/clk_gate_gennum_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLFragmenter_6_1
system/subsystem_cbus/coupler_to_bootrom/fragmenter/repeater     803.2704     0.0     384.1184    400.3840 0.0000 ChipTop_Repeater_6_0
system/subsystem_cbus/coupler_to_bootrom/fragmenter/repeater/clk_gate_saved_opcode_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Repeater_6_0
system/subsystem_cbus/coupler_to_bus_named_subsystem_pbus     654.3776     0.0      82.5792      0.0000 0.0000 ChipTop_TLInterconnectCoupler_8_0
system/subsystem_cbus/coupler_to_bus_named_subsystem_pbus/widget     571.7984     0.0     571.7984      0.0000 0.0000 ChipTop_TLWidthWidget_3_0
system/subsystem_cbus/coupler_to_clint    1928.0992     0.1     101.3472      0.0000 0.0000 ChipTop_TLInterconnectCoupler_10_0
system/subsystem_cbus/coupler_to_clint/fragmenter    1826.7520     0.1     858.3232    180.1728 0.0000 ChipTop_TLFragmenter_4_0
system/subsystem_cbus/coupler_to_clint/fragmenter/clk_gate_acknum_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLFragmenter_4_0
system/subsystem_cbus/coupler_to_clint/fragmenter/clk_gate_dOrig_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLFragmenter_4_2
system/subsystem_cbus/coupler_to_clint/fragmenter/clk_gate_gennum_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLFragmenter_4_1
system/subsystem_cbus/coupler_to_clint/fragmenter/repeater     731.9520     0.0     252.7424    460.4416 0.0000 ChipTop_Repeater_2_0
system/subsystem_cbus/coupler_to_clint/fragmenter/repeater/clk_gate_saved_opcode_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Repeater_2_0_1
system/subsystem_cbus/coupler_to_debug    1799.2256     0.1      72.5696      0.0000 0.0000 ChipTop_TLInterconnectCoupler_11_0
system/subsystem_cbus/coupler_to_debug/fragmenter    1726.6560     0.1     857.0720    180.1728 0.0000 ChipTop_TLFragmenter_5_0
system/subsystem_cbus/coupler_to_debug/fragmenter/clk_gate_acknum_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLFragmenter_5_0
system/subsystem_cbus/coupler_to_debug/fragmenter/clk_gate_dOrig_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLFragmenter_5_2
system/subsystem_cbus/coupler_to_debug/fragmenter/clk_gate_gennum_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLFragmenter_5_1
system/subsystem_cbus/coupler_to_debug/fragmenter/repeater     633.1072     0.0     233.9744    380.3648 0.0000 ChipTop_Repeater_5_0
system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/clk_gate_saved_opcode_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Repeater_5_0
system/subsystem_cbus/coupler_to_l2_ctrl    4016.3519     0.2     221.4624      0.0000 0.0000 ChipTop_TLInterconnectCoupler_7_0
system/subsystem_cbus/coupler_to_l2_ctrl/buffer    2329.7343     0.1      97.5936      0.0000 0.0000 ChipTop_TLBuffer_8_0
system/subsystem_cbus/coupler_to_l2_ctrl/buffer/bundleIn_0_d_q     365.3504     0.0      26.2752    320.3072 0.0000 ChipTop_Queue_16_0
system/subsystem_cbus/coupler_to_l2_ctrl/buffer/bundleIn_0_d_q/clk_gate_ram_opcode_reg_0_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_16_0
system/subsystem_cbus/coupler_to_l2_ctrl/buffer/bundleOut_0_a_q    1866.7903     0.1      26.2752   1821.7471 0.0000 ChipTop_Queue_15_0
system/subsystem_cbus/coupler_to_l2_ctrl/buffer/bundleOut_0_a_q/clk_gate_ram_opcode_reg_0_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_15_0
system/subsystem_cbus/coupler_to_l2_ctrl/fragmenter    1465.1552     0.1     621.8464    180.1728 0.0000 ChipTop_TLFragmenter_2_0
system/subsystem_cbus/coupler_to_l2_ctrl/fragmenter/clk_gate_acknum_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLFragmenter_2_0
system/subsystem_cbus/coupler_to_l2_ctrl/fragmenter/clk_gate_dOrig_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLFragmenter_2_2
system/subsystem_cbus/coupler_to_l2_ctrl/fragmenter/clk_gate_gennum_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLFragmenter_2_1
system/subsystem_cbus/coupler_to_l2_ctrl/fragmenter/repeater     606.8320     0.0     207.6992    380.3648 0.0000 ChipTop_Repeater_2_1
system/subsystem_cbus/coupler_to_l2_ctrl/fragmenter/repeater/clk_gate_saved_opcode_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Repeater_2_0_0
system/subsystem_cbus/coupler_to_plic    1944.3648     0.1     311.5488      0.0000 0.0000  ChipTop_TLInterconnectCoupler_9_0
system/subsystem_cbus/coupler_to_plic/fragmenter    1632.8160     0.1     382.8672    180.1728 0.0000 ChipTop_TLFragmenter_3_0
system/subsystem_cbus/coupler_to_plic/fragmenter/clk_gate_acknum_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLFragmenter_3_0
system/subsystem_cbus/coupler_to_plic/fragmenter/clk_gate_dOrig_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLFragmenter_3_2
system/subsystem_cbus/coupler_to_plic/fragmenter/clk_gate_gennum_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLFragmenter_3_1
system/subsystem_cbus/coupler_to_plic/fragmenter/repeater    1013.4720     0.1     334.0704    660.6336 0.0000 ChipTop_Repeater_3_0
system/subsystem_cbus/coupler_to_plic/fragmenter/repeater/clk_gate_saved_opcode_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Repeater_3_0
system/subsystem_cbus/fixedClockNode      25.0240     0.0      25.0240      0.0000  0.0000  ChipTop_FixedClockBroadcast_3_0
system/subsystem_cbus/fixer           763.2320      0.0      763.2320       0.0000  0.0000  ChipTop_TLFIFOFixer_2_0
system/subsystem_cbus/in_xbar         835.8016      0.0      835.8016       0.0000  0.0000  ChipTop_TLXbar_4_0
system/subsystem_cbus/out_xbar       5288.8223      0.3     4790.8447     460.4416  0.0000  ChipTop_TLXbar_5_0
system/subsystem_cbus/out_xbar/clk_gate_readys_mask_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLXbar_5_0
system/subsystem_cbus/out_xbar/clk_gate_state_0_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLXbar_5_1
system/subsystem_cbus/subsystem_cbus_clock_groups       3.7536     0.0       3.7536      0.0000 0.0000 ChipTop_ClockGroupAggregator_3_0
system/subsystem_cbus/wrapped_error_device    2975.3535     0.1     203.9456      0.0000 0.0000 ChipTop_ErrorDeviceWrapper_0
system/subsystem_cbus/wrapped_error_device/buffer    1513.9520     0.1     108.8544      0.0000 0.0000 ChipTop_TLBuffer_7_0
system/subsystem_cbus/wrapped_error_device/buffer/bundleIn_0_d_q     726.9472     0.0     188.9312    500.4800 0.0000 ChipTop_Queue_11_0
system/subsystem_cbus/wrapped_error_device/buffer/bundleIn_0_d_q/clk_gate_ram_opcode_reg_0_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_11_0_2
system/subsystem_cbus/wrapped_error_device/buffer/bundleIn_0_d_q/clk_gate_ram_opcode_reg_1_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_11_0_1
system/subsystem_cbus/wrapped_error_device/buffer/bundleOut_0_a_q     678.1504     0.0     180.1728    460.4416 0.0000 ChipTop_Queue_13_0
system/subsystem_cbus/wrapped_error_device/buffer/bundleOut_0_a_q/clk_gate_ram_opcode_reg_0_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_13_0
system/subsystem_cbus/wrapped_error_device/buffer/bundleOut_0_a_q/clk_gate_ram_opcode_reg_1_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_13_1
system/subsystem_cbus/wrapped_error_device/error    1257.4560     0.1     594.3200    360.3456 0.0000 ChipTop_TLError_0
system/subsystem_cbus/wrapped_error_device/error/a     265.2544     0.0      26.2752    220.2112 0.0000 ChipTop_Queue_12_0
system/subsystem_cbus/wrapped_error_device/error/a/clk_gate_ram_opcode_reg_0_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_12_0
system/subsystem_cbus/wrapped_error_device/error/clk_gate_a_last_counter_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLError_0
system/subsystem_cbus/wrapped_error_device/error/clk_gate_counter_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLError_1
system/subsystem_fbus               20724.8763      1.0       41.2896       0.0000  0.0000  ChipTop_FrontBus_0
system/subsystem_fbus/buffer        10115.9518      0.5       22.5216       0.0000  0.0000  ChipTop_TLBuffer_4_0
system/subsystem_fbus/buffer/bundleIn_0_d_q    3982.5695     0.2     802.0192   3143.0143 0.0000 ChipTop_Queue_7_0
system/subsystem_fbus/buffer/bundleIn_0_d_q/clk_gate_ram_opcode_reg_0_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_7_1_0
system/subsystem_fbus/buffer/bundleIn_0_d_q/clk_gate_ram_opcode_reg_1_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_7_1_1
system/subsystem_fbus/buffer/bundleOut_0_a_q    6110.8607     0.3    1488.9280   4584.3967 0.0000 ChipTop_Queue_6_0
system/subsystem_fbus/buffer/bundleOut_0_a_q/clk_gate_ram_opcode_reg_0_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_6_0_0
system/subsystem_fbus/buffer/bundleOut_0_a_q/clk_gate_ram_opcode_reg_1_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_6_0_3
system/subsystem_fbus/clockGroup        7.5072      0.0        7.5072       0.0000  0.0000  ChipTop_ClockGroup_2_0
system/subsystem_fbus/coupler_from_port_named_serial_tl_ctrl    9801.9005     0.5      15.0144      0.0000 0.0000 ChipTop_TLInterconnectCoupler_6_0
system/subsystem_fbus/coupler_from_port_named_serial_tl_ctrl/buffer    9786.8861     0.5      23.7728      0.0000 0.0000 ChipTop_TLBuffer_5_0
system/subsystem_fbus/coupler_from_port_named_serial_tl_ctrl/buffer/bundleIn_0_d_q    3997.5839     0.2     817.0336   3143.0143 0.0000 ChipTop_Queue_7_1
system/subsystem_fbus/coupler_from_port_named_serial_tl_ctrl/buffer/bundleIn_0_d_q/clk_gate_ram_opcode_reg_0_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_7_0_0
system/subsystem_fbus/coupler_from_port_named_serial_tl_ctrl/buffer/bundleIn_0_d_q/clk_gate_ram_opcode_reg_1_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_7_0_1
system/subsystem_fbus/coupler_from_port_named_serial_tl_ctrl/buffer/bundleOut_0_a_q    5765.5294     0.3    1143.5968   4584.3967 0.0000 ChipTop_Queue_6_1
system/subsystem_fbus/coupler_from_port_named_serial_tl_ctrl/buffer/bundleOut_0_a_q/clk_gate_ram_opcode_reg_0_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_6_0_2
system/subsystem_fbus/coupler_from_port_named_serial_tl_ctrl/buffer/bundleOut_0_a_q/clk_gate_ram_opcode_reg_1_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_6_0_1
system/subsystem_fbus/fixedClockNode      22.5216     0.0      22.5216      0.0000  0.0000  ChipTop_FixedClockBroadcast_2_0
system/subsystem_fbus/subsystem_fbus_clock_groups       7.5072     0.0       7.5072      0.0000 0.0000 ChipTop_ClockGroupAggregator_2_0
system/subsystem_fbus/subsystem_fbus_xbar     728.1984     0.0     728.1984      0.0000 0.0000 ChipTop_TLXbar_3_0
system/subsystem_l2_wrapper        353858.1187     17.7      510.4896       0.0000  0.0000  ChipTop_CoherenceManagerWrapper_0
system/subsystem_l2_wrapper/InclusiveCache_inner_TLBuffer    7145.6030     0.4     476.7072      0.0000 0.0000 ChipTop_TLBuffer_13_0
system/subsystem_l2_wrapper/InclusiveCache_inner_TLBuffer/bundleIn_0_d_q    2546.1919     0.1     925.8880   1601.5359 0.0000 ChipTop_Queue_27_0
system/subsystem_l2_wrapper/InclusiveCache_inner_TLBuffer/bundleIn_0_d_q/clk_gate_ram_opcode_reg_0_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_27_0
system/subsystem_l2_wrapper/InclusiveCache_inner_TLBuffer/bundleOut_0_a_q    4122.7039     0.2    1941.8624   2162.0735 0.0000 ChipTop_Queue_26_0
system/subsystem_l2_wrapper/InclusiveCache_inner_TLBuffer/bundleOut_0_a_q/clk_gate_ram_opcode_reg_0_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_26_0
system/subsystem_l2_wrapper/InclusiveCache_outer_TLBuffer     839.5552     0.0     839.5552      0.0000 0.0000 ChipTop_TLBuffer_14_0
system/subsystem_l2_wrapper/binder     451.6832     0.0      451.6832       0.0000  0.0000  ChipTop_BankBinder_0
system/subsystem_l2_wrapper/clockGroup       3.7536     0.0       3.7536      0.0000 0.0000 ChipTop_ClockGroup_5_0
system/subsystem_l2_wrapper/coherent_jbar    1168.6208     0.1    1168.6208      0.0000 0.0000 ChipTop_TLJbar_0
system/subsystem_l2_wrapper/cork     3605.9583      0.2     1881.8048     340.3264  0.0000  ChipTop_TLCacheCork_0
system/subsystem_l2_wrapper/cork/clk_gate_bundleIn_0_d_bits_sink_r_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLCacheCork_1
system/subsystem_l2_wrapper/cork/clk_gate_d_first_counter_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLCacheCork_0
system/subsystem_l2_wrapper/cork/clk_gate_state_1_0_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLCacheCork_2
system/subsystem_l2_wrapper/cork/pool     654.3776     0.0     370.3552    246.4864 0.0000  ChipTop_IDPool_0
system/subsystem_l2_wrapper/cork/pool/clk_gate_bitmap_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_IDPool_0
system/subsystem_l2_wrapper/cork/pool/clk_gate_select_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_IDPool_1
system/subsystem_l2_wrapper/cork/q     336.5728     0.0      118.8640     180.1728  0.0000  ChipTop_Queue_23_2
system/subsystem_l2_wrapper/cork/q/clk_gate_ram_opcode_reg_0_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_23_2_0
system/subsystem_l2_wrapper/cork/q/clk_gate_ram_opcode_reg_1_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_23_2_1
system/subsystem_l2_wrapper/cork/q_1     336.5728     0.0     118.8640    180.1728  0.0000  ChipTop_Queue_23_0
system/subsystem_l2_wrapper/cork/q_1/clk_gate_ram_opcode_reg_0_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_23_1_0
system/subsystem_l2_wrapper/cork/q_1/clk_gate_ram_opcode_reg_1_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_23_1_1
system/subsystem_l2_wrapper/coupler_to_bus_named_subsystem_mbus     452.9344     0.0      22.5216      0.0000 0.0000 ChipTop_TLInterconnectCoupler_18_0
system/subsystem_l2_wrapper/coupler_to_bus_named_subsystem_mbus/widget     430.4128     0.0     430.4128      0.0000 0.0000 ChipTop_TLWidthWidget_8_0
system/subsystem_l2_wrapper/filter    1258.7072     0.1     1258.7072       0.0000  0.0000  ChipTop_TLFilter_0
system/subsystem_l2_wrapper/fixedClockNode      11.2608     0.0      11.2608      0.0000 0.0000 ChipTop_FixedClockBroadcast_4_2
system/subsystem_l2_wrapper/l2     338405.7991     16.9      864.5792    1201.1520  0.0000  ChipTop_InclusiveCache_0
system/subsystem_l2_wrapper/l2/clk_gate_flushInAddress_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_InclusiveCache_0
system/subsystem_l2_wrapper/l2/mods_0  335735.7383    16.8   18894.3709    280.2688 0.0000  ChipTop_Scheduler_0
system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_0    4334.1567     0.2    2474.8735   1746.6751 0.0000 ChipTop_MSHR_3
system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_0/clk_gate_meta_tag_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_MSHR_0_41
system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_0/clk_gate_meta_valid_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_MSHR_0_37
system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_0/clk_gate_meta_way_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_MSHR_0_40
system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_0/clk_gate_request_prio_0_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_MSHR_0_0
system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_0/clk_gate_sink_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_MSHR_0_38
system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_0/clk_gate_w_grantfirst_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_MSHR_0_39
system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_1    4335.4079     0.2    2476.1247   1746.6751 0.0000 ChipTop_MSHR_2
system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_1/clk_gate_meta_tag_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_MSHR_0_35
system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_1/clk_gate_meta_valid_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_MSHR_0_31
system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_1/clk_gate_meta_way_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_MSHR_0_34
system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_1/clk_gate_request_prio_0_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_MSHR_0_36
system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_1/clk_gate_sink_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_MSHR_0_32
system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_1/clk_gate_w_grantfirst_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_MSHR_0_33
system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_2    4324.1471     0.2    2464.8639   1746.6751 0.0000 ChipTop_MSHR_6
system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_2/clk_gate_meta_tag_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_MSHR_0_29
system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_2/clk_gate_meta_valid_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_MSHR_0_25
system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_2/clk_gate_meta_way_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_MSHR_0_28
system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_2/clk_gate_request_prio_0_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_MSHR_0_30
system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_2/clk_gate_sink_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_MSHR_0_26
system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_2/clk_gate_w_grantfirst_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_MSHR_0_27
system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_3    4302.8767     0.2    2441.0911   1749.1775 0.0000 ChipTop_MSHR_4
system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_3/clk_gate_meta_tag_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_MSHR_0_23
system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_3/clk_gate_meta_valid_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_MSHR_0_19
system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_3/clk_gate_meta_way_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_MSHR_0_22
system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_3/clk_gate_request_prio_0_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_MSHR_0_24
system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_3/clk_gate_sink_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_MSHR_0_20
system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_3/clk_gate_w_grantfirst_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_MSHR_0_21
system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_4    4324.1471     0.2    2464.8639   1746.6751 0.0000 ChipTop_MSHR_0
system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_4/clk_gate_meta_tag_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_MSHR_0_17
system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_4/clk_gate_meta_valid_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_MSHR_0_13
system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_4/clk_gate_meta_way_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_MSHR_0_16
system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_4/clk_gate_request_prio_0_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_MSHR_0_18
system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_4/clk_gate_sink_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_MSHR_0_14
system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_4/clk_gate_w_grantfirst_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_MSHR_0_15
system/subsystem_l2_wrapper/l2/mods_0/bankedStore   13905.8364     0.7    8305.4654   5525.2990 0.0000 ChipTop_BankedStore_0
system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_0       0.0000     0.0       0.0000      0.0000 0.0000 ChipTop_cc_banks_0_0
system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_1       0.0000     0.0       0.0000      0.0000 0.0000 ChipTop_cc_banks_0_3
system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_2       0.0000     0.0       0.0000      0.0000 0.0000 ChipTop_cc_banks_0_2
system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_3       0.0000     0.0       0.0000      0.0000 0.0000 ChipTop_cc_banks_0_1
system/subsystem_l2_wrapper/l2/mods_0/bankedStore/clk_gate_regout_r_1_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_BankedStore_3
system/subsystem_l2_wrapper/l2/mods_0/bankedStore/clk_gate_regout_r_2_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_BankedStore_2
system/subsystem_l2_wrapper/l2/mods_0/bankedStore/clk_gate_regout_r_3_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_BankedStore_1
system/subsystem_l2_wrapper/l2/mods_0/bankedStore/clk_gate_regout_r_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_BankedStore_0
system/subsystem_l2_wrapper/l2/mods_0/bc_mshr    4381.7023     0.2    2544.9407   1724.1535 0.0000 ChipTop_MSHR_1
system/subsystem_l2_wrapper/l2/mods_0/bc_mshr/clk_gate_meta_tag_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_MSHR_0_11
system/subsystem_l2_wrapper/l2/mods_0/bc_mshr/clk_gate_meta_valid_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_MSHR_0_7
system/subsystem_l2_wrapper/l2/mods_0/bc_mshr/clk_gate_meta_way_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_MSHR_0_10
system/subsystem_l2_wrapper/l2/mods_0/bc_mshr/clk_gate_request_prio_0_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_MSHR_0_12
system/subsystem_l2_wrapper/l2/mods_0/bc_mshr/clk_gate_sink_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_MSHR_0_8
system/subsystem_l2_wrapper/l2/mods_0/bc_mshr/clk_gate_w_grantfirst_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_MSHR_0_9
system/subsystem_l2_wrapper/l2/mods_0/c_mshr    4351.6735     0.2    2512.4095   1726.6559 0.0000 ChipTop_MSHR_5
system/subsystem_l2_wrapper/l2/mods_0/c_mshr/clk_gate_meta_tag_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_MSHR_0_5
system/subsystem_l2_wrapper/l2/mods_0/c_mshr/clk_gate_meta_valid_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_MSHR_0_1
system/subsystem_l2_wrapper/l2/mods_0/c_mshr/clk_gate_meta_way_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_MSHR_0_4
system/subsystem_l2_wrapper/l2/mods_0/c_mshr/clk_gate_request_prio_0_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_MSHR_0_6
system/subsystem_l2_wrapper/l2/mods_0/c_mshr/clk_gate_sink_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_MSHR_0_2
system/subsystem_l2_wrapper/l2/mods_0/c_mshr/clk_gate_w_grantfirst_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_MSHR_0_3
system/subsystem_l2_wrapper/l2/mods_0/clk_gate_robin_filter_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Scheduler_0
system/subsystem_l2_wrapper/l2/mods_0/directory    4143.9743     0.2    2377.2800    580.5568 0.0000 ChipTop_Directory_0
system/subsystem_l2_wrapper/l2/mods_0/directory/add_x_1     125.1200     0.0     125.1200      0.0000 0.0000 ChipTop_Directory_DW01_inc_J30_0_0
system/subsystem_l2_wrapper/l2/mods_0/directory/cc_dir       0.0000     0.0       0.0000      0.0000 0.0000 ChipTop_cc_dir_0
system/subsystem_l2_wrapper/l2/mods_0/directory/clk_gate_tag_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Directory_1
system/subsystem_l2_wrapper/l2/mods_0/directory/clk_gate_wipeCount_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Directory_0
system/subsystem_l2_wrapper/l2/mods_0/directory/victimLFSR_prng     475.4560     0.0     136.3808    320.3072 0.0000 ChipTop_MaxPeriodFibonacciLFSR_0
system/subsystem_l2_wrapper/l2/mods_0/directory/victimLFSR_prng/clk_gate_state_0_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_MaxPeriodFibonacciLFSR_0
system/subsystem_l2_wrapper/l2/mods_0/directory/write     548.0256     0.0      28.7776    500.4800 0.0000 ChipTop_Queue_25_0
system/subsystem_l2_wrapper/l2/mods_0/directory/write/clk_gate_ram_set_reg_0_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_25_0
system/subsystem_l2_wrapper/l2/mods_0/requests   49807.7682     2.5   15210.8381  32551.2182 0.0000 ChipTop_ListBuffer_2_0
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_data_prio_0_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_34
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_data_prio_0_reg_0      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_33
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_data_prio_0_reg_1      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_32
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_data_prio_0_reg_10      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_23
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_data_prio_0_reg_11      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_22
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_data_prio_0_reg_12      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_21
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_data_prio_0_reg_13      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_20
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_data_prio_0_reg_14      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_19
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_data_prio_0_reg_15      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_18
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_data_prio_0_reg_16      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_17
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_data_prio_0_reg_17      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_16
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_data_prio_0_reg_18      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_15
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_data_prio_0_reg_19      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_14
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_data_prio_0_reg_2      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_31
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_data_prio_0_reg_20      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_13
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_data_prio_0_reg_21      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_12
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_data_prio_0_reg_22      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_11
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_data_prio_0_reg_23      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_10
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_data_prio_0_reg_24      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_9
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_data_prio_0_reg_25      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_8
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_data_prio_0_reg_26      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_7
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_data_prio_0_reg_27      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_6
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_data_prio_0_reg_28      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_5
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_data_prio_0_reg_29      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_4
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_data_prio_0_reg_3      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_30
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_data_prio_0_reg_30      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_3
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_data_prio_0_reg_31      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_2
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_data_prio_0_reg_4      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_29
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_data_prio_0_reg_5      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_28
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_data_prio_0_reg_6      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_27
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_data_prio_0_reg_7      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_26
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_data_prio_0_reg_8      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_25
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_data_prio_0_reg_9      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_24
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_head_reg_0_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_0
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_head_reg_10_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_99
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_head_reg_11_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_98
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_head_reg_12_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_97
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_head_reg_13_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_96
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_head_reg_14_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_95
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_head_reg_15_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_94
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_head_reg_16_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_93
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_head_reg_17_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_92
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_head_reg_18_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_91
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_head_reg_19_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_90
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_head_reg_1_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_108
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_head_reg_20_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_89
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_head_reg_2_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_107
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_head_reg_3_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_106
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_head_reg_4_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_105
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_head_reg_5_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_104
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_head_reg_6_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_103
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_head_reg_7_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_102
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_head_reg_8_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_101
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_head_reg_9_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_100
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_next_reg_0_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_67
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_next_reg_10_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_57
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_next_reg_11_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_56
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_next_reg_12_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_55
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_next_reg_13_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_54
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_next_reg_14_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_53
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_next_reg_15_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_52
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_next_reg_16_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_51
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_next_reg_17_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_50
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_next_reg_18_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_49
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_next_reg_19_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_48
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_next_reg_1_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_66
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_next_reg_20_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_47
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_next_reg_21_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_46
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_next_reg_22_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_45
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_next_reg_23_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_44
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_next_reg_24_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_43
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_next_reg_25_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_42
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_next_reg_26_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_41
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_next_reg_27_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_40
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_next_reg_28_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_39
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_next_reg_29_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_38
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_next_reg_2_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_65
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_next_reg_30_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_37
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_next_reg_31_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_36
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_next_reg_32_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_35
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_next_reg_3_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_64
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_next_reg_4_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_63
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_next_reg_5_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_62
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_next_reg_6_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_61
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_next_reg_7_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_60
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_next_reg_8_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_59
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_next_reg_9_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_58
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_tail_reg_0_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_88
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_tail_reg_10_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_78
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_tail_reg_11_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_77
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_tail_reg_12_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_76
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_tail_reg_13_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_75
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_tail_reg_14_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_74
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_tail_reg_15_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_73
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_tail_reg_16_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_72
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_tail_reg_17_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_71
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_tail_reg_18_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_70
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_tail_reg_19_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_69
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_tail_reg_1_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_87
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_tail_reg_20_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_68
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_tail_reg_2_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_86
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_tail_reg_3_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_85
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_tail_reg_4_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_84
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_tail_reg_5_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_83
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_tail_reg_6_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_82
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_tail_reg_7_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_81
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_tail_reg_8_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_80
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_tail_reg_9_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_79
system/subsystem_l2_wrapper/l2/mods_0/requests/clk_gate_valid_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2_1
system/subsystem_l2_wrapper/l2/mods_0/sinkA  107687.0274     5.4    2413.5648    980.9408 0.0000 ChipTop_SinkA_0
system/subsystem_l2_wrapper/l2/mods_0/sinkA/clk_gate_first_counter_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_SinkA_0
system/subsystem_l2_wrapper/l2/mods_0/sinkA/clk_gate_lists_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_SinkA_1
system/subsystem_l2_wrapper/l2/mods_0/sinkA/clk_gate_put_r_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_SinkA_2
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer  104236.2179     5.2   27543.9163  73670.6537 0.0000 ChipTop_ListBuffer_0
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_data_data_reg_0_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_41
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_data_data_reg_10_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_31
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_data_data_reg_11_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_30
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_data_data_reg_12_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_29
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_data_data_reg_13_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_28
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_data_data_reg_14_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_27
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_data_data_reg_15_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_26
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_data_data_reg_16_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_25
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_data_data_reg_17_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_24
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_data_data_reg_18_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_23
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_data_data_reg_19_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_22
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_data_data_reg_1_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_40
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_data_data_reg_20_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_21
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_data_data_reg_21_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_20
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_data_data_reg_22_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_19
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_data_data_reg_23_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_18
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_data_data_reg_24_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_17
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_data_data_reg_25_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_16
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_data_data_reg_26_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_15
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_data_data_reg_27_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_14
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_data_data_reg_28_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_13
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_data_data_reg_29_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_12
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_data_data_reg_2_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_39
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_data_data_reg_30_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_11
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_data_data_reg_31_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_10
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_data_data_reg_32_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_9
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_data_data_reg_33_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_8
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_data_data_reg_34_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_7
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_data_data_reg_35_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_6
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_data_data_reg_36_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_5
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_data_data_reg_37_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_4
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_data_data_reg_38_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_3
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_data_data_reg_39_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_2
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_data_data_reg_3_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_38
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_data_data_reg_4_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_37
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_data_data_reg_5_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_36
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_data_data_reg_6_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_35
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_data_data_reg_7_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_34
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_data_data_reg_8_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_33
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_data_data_reg_9_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_32
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_head_reg_0_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_0
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_head_reg_10_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_151
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_head_reg_11_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_150
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_head_reg_12_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_149
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_head_reg_13_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_148
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_head_reg_14_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_147
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_head_reg_15_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_146
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_head_reg_16_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_145
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_head_reg_17_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_144
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_head_reg_18_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_143
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_head_reg_19_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_142
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_head_reg_1_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_160
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_head_reg_20_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_141
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_head_reg_21_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_140
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_head_reg_22_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_139
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_head_reg_23_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_138
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_head_reg_24_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_137
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_head_reg_25_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_136
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_head_reg_26_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_135
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_head_reg_27_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_134
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_head_reg_28_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_133
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_head_reg_29_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_132
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_head_reg_2_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_159
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_head_reg_30_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_131
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_head_reg_31_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_130
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_head_reg_32_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_129
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_head_reg_33_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_128
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_head_reg_34_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_127
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_head_reg_35_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_126
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_head_reg_36_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_125
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_head_reg_37_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_124
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_head_reg_38_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_123
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_head_reg_39_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_122
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_head_reg_3_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_158
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_head_reg_4_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_157
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_head_reg_5_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_156
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_head_reg_6_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_155
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_head_reg_7_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_154
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_head_reg_8_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_153
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_head_reg_9_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_152
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_next_reg_0_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_81
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_next_reg_10_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_71
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_next_reg_11_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_70
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_next_reg_12_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_69
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_next_reg_13_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_68
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_next_reg_14_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_67
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_next_reg_15_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_66
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_next_reg_16_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_65
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_next_reg_17_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_64
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_next_reg_18_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_63
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_next_reg_19_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_62
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_next_reg_1_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_80
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_next_reg_20_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_61
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_next_reg_21_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_60
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_next_reg_22_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_59
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_next_reg_23_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_58
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_next_reg_24_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_57
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_next_reg_25_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_56
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_next_reg_26_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_55
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_next_reg_27_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_54
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_next_reg_28_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_53
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_next_reg_29_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_52
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_next_reg_2_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_79
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_next_reg_30_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_51
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_next_reg_31_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_50
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_next_reg_32_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_49
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_next_reg_33_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_48
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_next_reg_34_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_47
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_next_reg_35_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_46
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_next_reg_36_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_45
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_next_reg_37_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_44
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_next_reg_38_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_43
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_next_reg_39_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_42
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_next_reg_3_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_78
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_next_reg_4_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_77
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_next_reg_5_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_76
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_next_reg_6_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_75
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_next_reg_7_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_74
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_next_reg_8_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_73
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_next_reg_9_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_72
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_tail_reg_0_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_121
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_tail_reg_10_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_111
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_tail_reg_11_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_110
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_tail_reg_12_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_109
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_tail_reg_13_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_108
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_tail_reg_14_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_107
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_tail_reg_15_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_106
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_tail_reg_16_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_105
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_tail_reg_17_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_104
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_tail_reg_18_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_103
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_tail_reg_19_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_102
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_tail_reg_1_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_120
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_tail_reg_20_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_101
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_tail_reg_21_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_100
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_tail_reg_22_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_99
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_tail_reg_23_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_98
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_tail_reg_24_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_97
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_tail_reg_25_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_96
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_tail_reg_26_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_95
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_tail_reg_27_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_94
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_tail_reg_28_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_93
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_tail_reg_29_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_92
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_tail_reg_2_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_119
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_tail_reg_30_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_91
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_tail_reg_31_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_90
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_tail_reg_32_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_89
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_tail_reg_33_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_88
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_tail_reg_34_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_87
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_tail_reg_35_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_86
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_tail_reg_36_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_85
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_tail_reg_37_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_84
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_tail_reg_38_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_83
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_tail_reg_39_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_82
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_tail_reg_3_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_118
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_tail_reg_4_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_117
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_tail_reg_5_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_116
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_tail_reg_6_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_115
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_tail_reg_7_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_114
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_tail_reg_8_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_113
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_tail_reg_9_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_112
system/subsystem_l2_wrapper/l2/mods_0/sinkA/putbuffer/clk_gate_valid_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_1
system/subsystem_l2_wrapper/l2/mods_0/sinkC   38007.7014     1.9     889.6032   1691.6223 0.0000 ChipTop_SinkC_0
system/subsystem_l2_wrapper/l2/mods_0/sinkC/c    4753.3087     0.2    1132.3360   3583.4367 0.0000 ChipTop_Queue_21_0
system/subsystem_l2_wrapper/l2/mods_0/sinkC/c/clk_gate_ram_opcode_reg_0_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_21_0
system/subsystem_l2_wrapper/l2/mods_0/sinkC/c/clk_gate_ram_opcode_reg_1_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_21_1
system/subsystem_l2_wrapper/l2/mods_0/sinkC/clk_gate_counter_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_SinkC_0
system/subsystem_l2_wrapper/l2/mods_0/sinkC/clk_gate_io_bs_dat_data_r_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_SinkC_1
system/subsystem_l2_wrapper/l2/mods_0/sinkC/clk_gate_resp_r_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_SinkC_2
system/subsystem_l2_wrapper/l2/mods_0/sinkC/io_bs_adr_q     389.1232     0.0      10.0096    360.3456 0.0000 ChipTop_Queue_22_0
system/subsystem_l2_wrapper/l2/mods_0/sinkC/io_bs_adr_q/clk_gate_ram_noop_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_22_0
system/subsystem_l2_wrapper/l2/mods_0/sinkC/putbuffer   30227.7399     1.5    7071.7822  22461.5417 0.0000 ChipTop_ListBuffer_1_0
system/subsystem_l2_wrapper/l2/mods_0/sinkC/putbuffer/clk_gate_data_data_reg_0_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_1_17
system/subsystem_l2_wrapper/l2/mods_0/sinkC/putbuffer/clk_gate_data_data_reg_10_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_1_7
system/subsystem_l2_wrapper/l2/mods_0/sinkC/putbuffer/clk_gate_data_data_reg_11_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_1_6
system/subsystem_l2_wrapper/l2/mods_0/sinkC/putbuffer/clk_gate_data_data_reg_12_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_1_5
system/subsystem_l2_wrapper/l2/mods_0/sinkC/putbuffer/clk_gate_data_data_reg_13_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_1_4
system/subsystem_l2_wrapper/l2/mods_0/sinkC/putbuffer/clk_gate_data_data_reg_14_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_1_3
system/subsystem_l2_wrapper/l2/mods_0/sinkC/putbuffer/clk_gate_data_data_reg_15_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_1_2
system/subsystem_l2_wrapper/l2/mods_0/sinkC/putbuffer/clk_gate_data_data_reg_1_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_1_16
system/subsystem_l2_wrapper/l2/mods_0/sinkC/putbuffer/clk_gate_data_data_reg_2_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_1_15
system/subsystem_l2_wrapper/l2/mods_0/sinkC/putbuffer/clk_gate_data_data_reg_3_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_1_14
system/subsystem_l2_wrapper/l2/mods_0/sinkC/putbuffer/clk_gate_data_data_reg_4_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_1_13
system/subsystem_l2_wrapper/l2/mods_0/sinkC/putbuffer/clk_gate_data_data_reg_5_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_1_12
system/subsystem_l2_wrapper/l2/mods_0/sinkC/putbuffer/clk_gate_data_data_reg_6_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_1_11
system/subsystem_l2_wrapper/l2/mods_0/sinkC/putbuffer/clk_gate_data_data_reg_7_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_1_10
system/subsystem_l2_wrapper/l2/mods_0/sinkC/putbuffer/clk_gate_data_data_reg_8_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_1_9
system/subsystem_l2_wrapper/l2/mods_0/sinkC/putbuffer/clk_gate_data_data_reg_9_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_1_8
system/subsystem_l2_wrapper/l2/mods_0/sinkC/putbuffer/clk_gate_head_reg_0_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_1_0
system/subsystem_l2_wrapper/l2/mods_0/sinkC/putbuffer/clk_gate_head_reg_1_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_1_36
system/subsystem_l2_wrapper/l2/mods_0/sinkC/putbuffer/clk_gate_next_reg_0_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_1_33
system/subsystem_l2_wrapper/l2/mods_0/sinkC/putbuffer/clk_gate_next_reg_10_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_1_23
system/subsystem_l2_wrapper/l2/mods_0/sinkC/putbuffer/clk_gate_next_reg_11_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_1_22
system/subsystem_l2_wrapper/l2/mods_0/sinkC/putbuffer/clk_gate_next_reg_12_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_1_21
system/subsystem_l2_wrapper/l2/mods_0/sinkC/putbuffer/clk_gate_next_reg_13_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_1_20
system/subsystem_l2_wrapper/l2/mods_0/sinkC/putbuffer/clk_gate_next_reg_14_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_1_19
system/subsystem_l2_wrapper/l2/mods_0/sinkC/putbuffer/clk_gate_next_reg_15_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_1_18
system/subsystem_l2_wrapper/l2/mods_0/sinkC/putbuffer/clk_gate_next_reg_1_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_1_32
system/subsystem_l2_wrapper/l2/mods_0/sinkC/putbuffer/clk_gate_next_reg_2_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_1_31
system/subsystem_l2_wrapper/l2/mods_0/sinkC/putbuffer/clk_gate_next_reg_3_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_1_30
system/subsystem_l2_wrapper/l2/mods_0/sinkC/putbuffer/clk_gate_next_reg_4_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_1_29
system/subsystem_l2_wrapper/l2/mods_0/sinkC/putbuffer/clk_gate_next_reg_5_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_1_28
system/subsystem_l2_wrapper/l2/mods_0/sinkC/putbuffer/clk_gate_next_reg_6_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_1_27
system/subsystem_l2_wrapper/l2/mods_0/sinkC/putbuffer/clk_gate_next_reg_7_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_1_26
system/subsystem_l2_wrapper/l2/mods_0/sinkC/putbuffer/clk_gate_next_reg_8_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_1_25
system/subsystem_l2_wrapper/l2/mods_0/sinkC/putbuffer/clk_gate_next_reg_9_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_1_24
system/subsystem_l2_wrapper/l2/mods_0/sinkC/putbuffer/clk_gate_tail_reg_0_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_1_35
system/subsystem_l2_wrapper/l2/mods_0/sinkC/putbuffer/clk_gate_tail_reg_1_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_1_34
system/subsystem_l2_wrapper/l2/mods_0/sinkC/putbuffer/clk_gate_valid_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ListBuffer_1_1
system/subsystem_l2_wrapper/l2/mods_0/sinkD    4930.9791     0.2     417.9008    180.1728 0.0000 ChipTop_SinkD_0
system/subsystem_l2_wrapper/l2/mods_0/sinkD/clk_gate_counter_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_SinkD_0
system/subsystem_l2_wrapper/l2/mods_0/sinkD/clk_gate_io_source_r_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_SinkD_1
system/subsystem_l2_wrapper/l2/mods_0/sinkD/d    4295.3695     0.2    1034.7424   3223.0911 0.0000 ChipTop_Queue_23_1
system/subsystem_l2_wrapper/l2/mods_0/sinkD/d/clk_gate_ram_opcode_reg_0_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_23_0_0
system/subsystem_l2_wrapper/l2/mods_0/sinkD/d/clk_gate_ram_opcode_reg_1_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_23_0_1
system/subsystem_l2_wrapper/l2/mods_0/sinkE      15.0144     0.0      15.0144      0.0000 0.0000 ChipTop_SinkE_0
system/subsystem_l2_wrapper/l2/mods_0/sinkX     464.1952     0.0      56.3040      0.0000 0.0000 ChipTop_SinkX_0
system/subsystem_l2_wrapper/l2/mods_0/sinkX/x     407.8912     0.0      28.7776    360.3456 0.0000 ChipTop_Queue_24_0
system/subsystem_l2_wrapper/l2/mods_0/sinkX/x/clk_gate_ram_address_reg_0_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_24_0
system/subsystem_l2_wrapper/l2/mods_0/sourceA    1393.8368     0.1      15.0144      0.0000 0.0000 ChipTop_SourceA_0
system/subsystem_l2_wrapper/l2/mods_0/sourceA/io_a_q    1378.8224     0.1     360.3456    980.9408 0.0000 ChipTop_Queue_18_0
system/subsystem_l2_wrapper/l2/mods_0/sourceA/io_a_q/clk_gate_ram_opcode_reg_0_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_18_0
system/subsystem_l2_wrapper/l2/mods_0/sourceA/io_a_q/clk_gate_ram_opcode_reg_1_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_18_1
system/subsystem_l2_wrapper/l2/mods_0/sourceB     669.3920     0.0     250.2400    400.3840 0.0000 ChipTop_SourceB_0
system/subsystem_l2_wrapper/l2/mods_0/sourceB/clk_gate_tag_r_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_SourceB_0
system/subsystem_l2_wrapper/l2/mods_0/sourceC   29494.5367     1.5     639.3632   1661.5935 0.0000 ChipTop_SourceC_0
system/subsystem_l2_wrapper/l2/mods_0/sourceC/clk_gate_beat_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_SourceC_4
system/subsystem_l2_wrapper/l2/mods_0/sourceC/clk_gate_fill_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_SourceC_0
system/subsystem_l2_wrapper/l2/mods_0/sourceC/clk_gate_req_r_opcode_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_SourceC_3
system/subsystem_l2_wrapper/l2/mods_0/sourceC/clk_gate_s2_req_opcode_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_SourceC_2
system/subsystem_l2_wrapper/l2/mods_0/sourceC/clk_gate_s3_req_opcode_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_SourceC_1
system/subsystem_l2_wrapper/l2/mods_0/sourceC/queue   27099.7400     1.4    5756.7711  21080.2169 0.0000 ChipTop_QueueCompatibility_0
system/subsystem_l2_wrapper/l2/mods_0/sourceC/queue/clk_gate_deq_ptr_value_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_1
system/subsystem_l2_wrapper/l2/mods_0/sourceC/queue/clk_gate_enq_ptr_value_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_2
system/subsystem_l2_wrapper/l2/mods_0/sourceC/queue/clk_gate_ram_opcode_reg_0_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_0
system/subsystem_l2_wrapper/l2/mods_0/sourceC/queue/clk_gate_ram_opcode_reg_10_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4
system/subsystem_l2_wrapper/l2/mods_0/sourceC/queue/clk_gate_ram_opcode_reg_11_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_3
system/subsystem_l2_wrapper/l2/mods_0/sourceC/queue/clk_gate_ram_opcode_reg_1_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_13
system/subsystem_l2_wrapper/l2/mods_0/sourceC/queue/clk_gate_ram_opcode_reg_2_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_12
system/subsystem_l2_wrapper/l2/mods_0/sourceC/queue/clk_gate_ram_opcode_reg_3_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_11
system/subsystem_l2_wrapper/l2/mods_0/sourceC/queue/clk_gate_ram_opcode_reg_4_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_10
system/subsystem_l2_wrapper/l2/mods_0/sourceC/queue/clk_gate_ram_opcode_reg_5_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_9
system/subsystem_l2_wrapper/l2/mods_0/sourceC/queue/clk_gate_ram_opcode_reg_6_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_8
system/subsystem_l2_wrapper/l2/mods_0/sourceC/queue/clk_gate_ram_opcode_reg_7_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_7
system/subsystem_l2_wrapper/l2/mods_0/sourceC/queue/clk_gate_ram_opcode_reg_8_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_6
system/subsystem_l2_wrapper/l2/mods_0/sourceC/queue/clk_gate_ram_opcode_reg_9_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_5
system/subsystem_l2_wrapper/l2/mods_0/sourceD   35278.8343     1.8    8719.6127  14644.0443 0.0000 ChipTop_SourceD_0
system/subsystem_l2_wrapper/l2/mods_0/sourceD/atomics    6328.5695     0.3    3568.4223      0.0000 0.0000 ChipTop_Atomics_0
system/subsystem_l2_wrapper/l2/mods_0/sourceD/atomics/add_x_2    2760.1471     0.1    2760.1471      0.0000 0.0000 ChipTop_Atomics_DW01_add_J83_0_0
system/subsystem_l2_wrapper/l2/mods_0/sourceD/clk_gate_s1_counter_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_SourceD_0
system/subsystem_l2_wrapper/l2/mods_0/sourceD/clk_gate_s1_req_reg_prio_0_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_SourceD_6
system/subsystem_l2_wrapper/l2/mods_0/sourceD/clk_gate_s2_pdata_r_data_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_SourceD_2
system/subsystem_l2_wrapper/l2/mods_0/sourceD/clk_gate_s2_req_prio_0_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_SourceD_3
system/subsystem_l2_wrapper/l2/mods_0/sourceD/clk_gate_s3_retires_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_SourceD_5
system/subsystem_l2_wrapper/l2/mods_0/sourceD/clk_gate_s4_need_bs_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_SourceD_4
system/subsystem_l2_wrapper/l2/mods_0/sourceD/clk_gate_s5_req_set_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_SourceD_1
system/subsystem_l2_wrapper/l2/mods_0/sourceD/queue    5455.2318     0.3    1455.1456   3943.7823 0.0000 ChipTop_QueueCompatibility_1_0
system/subsystem_l2_wrapper/l2/mods_0/sourceD/queue/clk_gate_ram_data_reg_0_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_1_0
system/subsystem_l2_wrapper/l2/mods_0/sourceD/queue/clk_gate_ram_data_reg_1_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_1_2
system/subsystem_l2_wrapper/l2/mods_0/sourceD/queue/clk_gate_ram_data_reg_2_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_1_1
system/subsystem_l2_wrapper/l2/mods_0/sourceE     345.3312     0.0       0.0000      0.0000 0.0000 ChipTop_SourceE_0
system/subsystem_l2_wrapper/l2/mods_0/sourceE/io_e_q     345.3312     0.0     127.6224    180.1728 0.0000 ChipTop_Queue_19_0
system/subsystem_l2_wrapper/l2/mods_0/sourceE/io_e_q/clk_gate_ram_sink_reg_0_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_19_1_2
system/subsystem_l2_wrapper/l2/mods_0/sourceE/io_e_q/clk_gate_ram_sink_reg_1_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_19_1_1
system/subsystem_l2_wrapper/l2/mods_0/sourceX      43.7920     0.0       0.0000      0.0000 0.0000 ChipTop_SourceX_0
system/subsystem_l2_wrapper/l2/mods_0/sourceX/io_x_q      43.7920     0.0      23.7728     20.0192 0.0000 ChipTop_Queue_20_0
system/subsystem_l2_wrapper/l2/out_back     585.5616     0.0      26.2752    540.5184 0.0000 ChipTop_Queue_17_0
system/subsystem_l2_wrapper/l2/out_back/clk_gate_ram_read_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_17_0
system/subsystem_l2_wrapper/subsystem_l2_clock_groups       3.7536     0.0       3.7536      0.0000 0.0000 ChipTop_ClockGroupAggregator_5_0
system/subsystem_mbus                7509.7022      0.4      236.4768       0.0000  0.0000  ChipTop_MemoryBus_0
system/subsystem_mbus/buffer          445.4272      0.0      445.4272       0.0000  0.0000  ChipTop_TLBuffer_10_0
system/subsystem_mbus/clockGroup        7.5072      0.0        7.5072       0.0000  0.0000  ChipTop_ClockGroup_4_0
system/subsystem_mbus/coupler_to_port_named_serial_tl_mem    1465.1552     0.1      22.5216      0.0000 0.0000 ChipTop_TLInterconnectCoupler_17_0
system/subsystem_mbus/coupler_to_port_named_serial_tl_mem/shrinker     773.2416     0.0     773.2416      0.0000 0.0000 ChipTop_TLSourceShrinker_1_0
system/subsystem_mbus/coupler_to_port_named_serial_tl_mem/widget     669.3920     0.0     669.3920      0.0000 0.0000 ChipTop_TLWidthWidget_7_0
system/subsystem_mbus/coupler_to_slave_named_BackingScratchpad    2144.5567     0.1     155.1488      0.0000 0.0000 ChipTop_TLInterconnectCoupler_16_0
system/subsystem_mbus/coupler_to_slave_named_BackingScratchpad/buffer     402.8864     0.0     402.8864      0.0000 0.0000 ChipTop_TLBuffer_10_1
system/subsystem_mbus/coupler_to_slave_named_BackingScratchpad/fragmenter    1586.5216     0.1     593.0688    180.1728 0.0000 ChipTop_TLFragmenter_7_0
system/subsystem_mbus/coupler_to_slave_named_BackingScratchpad/fragmenter/clk_gate_acknum_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLFragmenter_7_0
system/subsystem_mbus/coupler_to_slave_named_BackingScratchpad/fragmenter/clk_gate_dOrig_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLFragmenter_7_2
system/subsystem_mbus/coupler_to_slave_named_BackingScratchpad/fragmenter/clk_gate_gennum_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLFragmenter_7_1
system/subsystem_mbus/coupler_to_slave_named_BackingScratchpad/fragmenter/repeater     756.9760     0.0     257.7472    480.4608 0.0000 ChipTop_Repeater_7_0
system/subsystem_mbus/coupler_to_slave_named_BackingScratchpad/fragmenter/repeater/clk_gate_saved_opcode_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Repeater_7_0
system/subsystem_mbus/fixedClockNode       8.7584     0.0       8.7584      0.0000  0.0000  ChipTop_FixedClockBroadcast_4_0
system/subsystem_mbus/fixer           491.7216      0.0      491.7216       0.0000  0.0000  ChipTop_TLFIFOFixer_3_0
system/subsystem_mbus/picker         1146.0992      0.1     1146.0992       0.0000  0.0000  ChipTop_ProbePicker_0
system/subsystem_mbus/subsystem_mbus_clock_groups       7.5072     0.0       7.5072      0.0000 0.0000 ChipTop_ClockGroupAggregator_4_0
system/subsystem_mbus/subsystem_mbus_xbar    1556.4928     0.1    1436.3776    120.1152 0.0000 ChipTop_TLXbar_6_0
system/subsystem_pbus               33011.6599      1.6     1443.8848       0.0000  0.0000  ChipTop_PeripheryBus_0
system/subsystem_pbus/atomics        9152.5277      0.5     4130.2111    3042.9183  0.0000  ChipTop_TLAtomicAutomata_0
system/subsystem_pbus/atomics/add_x_68    1923.0944     0.1    1923.0944      0.0000 0.0000 ChipTop_TLAtomicAutomata_DW01_add_J96_0_0
system/subsystem_pbus/atomics/clk_gate_cam_a_0_bits_opcode_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLAtomicAutomata_0
system/subsystem_pbus/atomics/clk_gate_cam_d_0_data_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLAtomicAutomata_2
system/subsystem_pbus/atomics/clk_gate_d_first_counter_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLAtomicAutomata_1
system/subsystem_pbus/buffer         6184.6814      0.3      210.2016       0.0000  0.0000  ChipTop_TLBuffer_0
system/subsystem_pbus/buffer/bundleIn_0_d_q    2705.0943     0.1     565.5424   2102.0159 0.0000 ChipTop_Queue_1_1
system/subsystem_pbus/buffer/bundleIn_0_d_q/clk_gate_ram_opcode_reg_0_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_1_0_0
system/subsystem_pbus/buffer/bundleIn_0_d_q/clk_gate_ram_opcode_reg_1_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_1_0_3
system/subsystem_pbus/buffer/bundleOut_0_a_q    3269.3855     0.2     689.4112   2542.4383 0.0000 ChipTop_Queue_1
system/subsystem_pbus/buffer/bundleOut_0_a_q/clk_gate_ram_opcode_reg_0_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_0_0
system/subsystem_pbus/buffer/bundleOut_0_a_q/clk_gate_ram_opcode_reg_1_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_0_3
system/subsystem_pbus/buffer_1       7773.7054      0.4       82.5792       0.0000  0.0000  ChipTop_TLBuffer_1_0
system/subsystem_pbus/buffer_1/bundleIn_0_d_q    2707.5967     0.1     568.0448   2102.0159 0.0000 ChipTop_Queue_1_0
system/subsystem_pbus/buffer_1/bundleIn_0_d_q/clk_gate_ram_opcode_reg_0_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_1_0_2
system/subsystem_pbus/buffer_1/bundleIn_0_d_q/clk_gate_ram_opcode_reg_1_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_1_0_1
system/subsystem_pbus/buffer_1/bundleOut_0_a_q    4983.5295     0.2    1002.2112   3943.7823 0.0000 ChipTop_Queue_0
system/subsystem_pbus/buffer_1/bundleOut_0_a_q/clk_gate_ram_opcode_reg_0_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_0_2
system/subsystem_pbus/buffer_1/bundleOut_0_a_q/clk_gate_ram_opcode_reg_1_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_0_1
system/subsystem_pbus/clockGroup       11.2608      0.0       11.2608       0.0000  0.0000  ChipTop_ClockGroup_1_0
system/subsystem_pbus/coupler_to_device_named_uart_0    1770.4480     0.1     210.2016      0.0000 0.0000 ChipTop_TLInterconnectCoupler_4_0
system/subsystem_pbus/coupler_to_device_named_uart_0/fragmenter    1560.2464     0.1     711.9328    180.1728 0.0000 ChipTop_TLFragmenter_0
system/subsystem_pbus/coupler_to_device_named_uart_0/fragmenter/clk_gate_acknum_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLFragmenter_0
system/subsystem_pbus/coupler_to_device_named_uart_0/fragmenter/clk_gate_dOrig_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLFragmenter_2
system/subsystem_pbus/coupler_to_device_named_uart_0/fragmenter/clk_gate_gennum_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLFragmenter_1
system/subsystem_pbus/coupler_to_device_named_uart_0/fragmenter/repeater     611.8368     0.0     212.7040    380.3648 0.0000 ChipTop_Repeater_0
system/subsystem_pbus/coupler_to_device_named_uart_0/fragmenter/repeater/clk_gate_saved_opcode_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Repeater_0
system/subsystem_pbus/coupler_to_slave_named_tileresetctrl    4590.6527     0.2     990.9504      0.0000 0.0000 ChipTop_TLInterconnectCoupler_5_0
system/subsystem_pbus/coupler_to_slave_named_tileresetctrl/buffer    2284.6911     0.1     334.0704      0.0000 0.0000 ChipTop_TLBuffer_2_0
system/subsystem_pbus/coupler_to_slave_named_tileresetctrl/buffer/bundleIn_0_d_q     680.6528     0.0     182.6752    460.4416 0.0000 ChipTop_Queue_5_0
system/subsystem_pbus/coupler_to_slave_named_tileresetctrl/buffer/bundleIn_0_d_q/clk_gate_ram_opcode_reg_0_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_5_0
system/subsystem_pbus/coupler_to_slave_named_tileresetctrl/buffer/bundleIn_0_d_q/clk_gate_ram_opcode_reg_1_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_5_1
system/subsystem_pbus/coupler_to_slave_named_tileresetctrl/buffer/bundleOut_0_a_q    1269.9680     0.1     291.5296    940.9024 0.0000 ChipTop_Queue_4_0
system/subsystem_pbus/coupler_to_slave_named_tileresetctrl/buffer/bundleOut_0_a_q/clk_gate_ram_opcode_reg_0_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_4_0
system/subsystem_pbus/coupler_to_slave_named_tileresetctrl/buffer/bundleOut_0_a_q/clk_gate_ram_opcode_reg_1_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_4_1
system/subsystem_pbus/coupler_to_slave_named_tileresetctrl/buffer_1     120.1152     0.0     120.1152      0.0000 0.0000 ChipTop_TLBuffer_3_0
system/subsystem_pbus/coupler_to_slave_named_tileresetctrl/fragmenter    1194.8960     0.1     355.3408    180.1728 0.0000 ChipTop_TLFragmenter_1_0
system/subsystem_pbus/coupler_to_slave_named_tileresetctrl/fragmenter/clk_gate_acknum_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLFragmenter_1_0
system/subsystem_pbus/coupler_to_slave_named_tileresetctrl/fragmenter/clk_gate_dOrig_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLFragmenter_1_2
system/subsystem_pbus/coupler_to_slave_named_tileresetctrl/fragmenter/clk_gate_gennum_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLFragmenter_1_1
system/subsystem_pbus/coupler_to_slave_named_tileresetctrl/fragmenter/repeater     603.0784     0.0     203.9456    380.3648 0.0000 ChipTop_Repeater_1_0
system/subsystem_pbus/coupler_to_slave_named_tileresetctrl/fragmenter/repeater/clk_gate_saved_opcode_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Repeater_1_0
system/subsystem_pbus/fixedClockNode      41.2896     0.0      41.2896      0.0000  0.0000  ChipTop_FixedClockBroadcast_1
system/subsystem_pbus/fixer           444.1760      0.0      444.1760       0.0000  0.0000  ChipTop_TLFIFOFixer_1_0
system/subsystem_pbus/in_xbar         570.5472      0.0      570.5472       0.0000  0.0000  ChipTop_TLXbar_1_0
system/subsystem_pbus/out_xbar       1020.9792      0.1      900.8640     120.1152  0.0000  ChipTop_TLXbar_2_0
system/subsystem_pbus/subsystem_pbus_clock_groups       7.5072     0.0       7.5072      0.0000 0.0000 ChipTop_ClockGroupAggregator_1_0
system/subsystem_sbus               13751.9388      0.7      312.8000       0.0000  0.0000  ChipTop_SystemBus_0
system/subsystem_sbus/clockGroup        0.0000      0.0        0.0000       0.0000  0.0000  ChipTop_ClockGroup_0
system/subsystem_sbus/coupler_from_bus_named_subsystem_fbus     765.7344     0.0      15.0144      0.0000 0.0000 ChipTop_TLInterconnectCoupler_1_0
system/subsystem_sbus/coupler_from_bus_named_subsystem_fbus/widget     750.7200     0.0     750.7200      0.0000 0.0000 ChipTop_TLWidthWidget_1_0
system/subsystem_sbus/coupler_from_tile    1297.4944     0.1    1297.4944      0.0000 0.0000 ChipTop_TLInterconnectCoupler_3_0
system/subsystem_sbus/coupler_to_bus_named_subsystem_cbus     859.5744     0.0      18.7680      0.0000 0.0000 ChipTop_TLInterconnectCoupler_0
system/subsystem_sbus/coupler_to_bus_named_subsystem_cbus/widget     840.8064     0.0     840.8064      0.0000 0.0000 ChipTop_TLWidthWidget_0
system/subsystem_sbus/coupler_to_bus_named_subsystem_l2    1256.2048     0.1      95.0912      0.0000 0.0000 ChipTop_TLInterconnectCoupler_2_0
system/subsystem_sbus/coupler_to_bus_named_subsystem_l2/widget    1161.1136     0.1    1161.1136      0.0000 0.0000 ChipTop_TLWidthWidget_2_0
system/subsystem_sbus/fixedClockNode       8.7584     0.0       8.7584      0.0000  0.0000  ChipTop_FixedClockBroadcast_0
system/subsystem_sbus/fixer          1999.4175      0.1     1999.4175       0.0000  0.0000  ChipTop_TLFIFOFixer_0
system/subsystem_sbus/subsystem_sbus_clock_groups       3.7536     0.0       3.7536      0.0000 0.0000 ChipTop_ClockGroupAggregator_0
system/subsystem_sbus/system_bus_xbar    7248.2015     0.4    6287.2799    960.9216 0.0000  ChipTop_TLXbar_0
system/tile_prci_domain           1298372.7172     64.8      116.3616       0.0000  0.0000  ChipTop_TilePRCIDomain_0
system/tile_prci_domain/buffer       1176.1280      0.1     1176.1280       0.0000  0.0000  ChipTop_TLBuffer_15_0
system/tile_prci_domain/buffer_1    16578.3997      0.8       63.8112       0.0000  0.0000  ChipTop_TLBuffer_16_0
system/tile_prci_domain/buffer_1/bundleIn_0_b_q    1194.8960     0.1     292.7808    864.5792 0.0000 ChipTop_Queue_36_0
system/tile_prci_domain/buffer_1/bundleIn_0_b_q/clk_gate_ram_opcode_reg_0_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_36_0
system/tile_prci_domain/buffer_1/bundleIn_0_b_q/clk_gate_ram_opcode_reg_1_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_36_1
system/tile_prci_domain/buffer_1/bundleIn_0_d_q    4274.0991     0.2    1009.7184   3226.8447 0.0000 ChipTop_Queue_35_0
system/tile_prci_domain/buffer_1/bundleIn_0_d_q/clk_gate_ram_opcode_reg_0_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_35_0
system/tile_prci_domain/buffer_1/bundleIn_0_d_q/clk_gate_ram_opcode_reg_1_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_35_1
system/tile_prci_domain/buffer_1/bundleOut_0_a_q    6167.1647     0.3    1537.7248   4591.9039 0.0000 ChipTop_Queue_34_0
system/tile_prci_domain/buffer_1/bundleOut_0_a_q/clk_gate_ram_opcode_reg_0_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_34_0
system/tile_prci_domain/buffer_1/bundleOut_0_a_q/clk_gate_ram_opcode_reg_1_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_34_1
system/tile_prci_domain/buffer_1/bundleOut_0_c_q    4543.1071     0.2     914.6272   3590.9439 0.0000 ChipTop_Queue_37_0
system/tile_prci_domain/buffer_1/bundleOut_0_c_q/clk_gate_ram_opcode_reg_0_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_37_0
system/tile_prci_domain/buffer_1/bundleOut_0_c_q/clk_gate_ram_opcode_reg_1_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_37_1
system/tile_prci_domain/buffer_1/bundleOut_0_e_q     335.3216     0.0     110.1056    187.6800 0.0000 ChipTop_Queue_19_1
system/tile_prci_domain/buffer_1/bundleOut_0_e_q/clk_gate_ram_sink_reg_0_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_19_1_0
system/tile_prci_domain/buffer_1/bundleOut_0_e_q/clk_gate_ram_sink_reg_1_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_19_1_3
system/tile_prci_domain/clockNode       0.0000      0.0        0.0000       0.0000  0.0000  ChipTop_FixedClockBroadcast_4_1
system/tile_prci_domain/intsink        60.0576      0.0        0.0000       0.0000  0.0000  ChipTop_IntSyncAsyncCrossingSink_0
system/tile_prci_domain/intsink/chain      60.0576     0.0       0.0000      0.0000 0.0000  ChipTop_SynchronizerShiftReg_w1_d3_0
system/tile_prci_domain/intsink/chain/output_chain      60.0576     0.0       0.0000     60.0576 0.0000 ChipTop_NonSyncResetSynchronizerPrimitiveShiftReg_d3_0
system/tile_prci_domain/intsink_1       7.5072      0.0        7.5072       0.0000  0.0000  ChipTop_IntSyncSyncCrossingSink_0
system/tile_prci_domain/intsink_2       3.7536      0.0        3.7536       0.0000  0.0000  ChipTop_IntSyncSyncCrossingSink_1_1
system/tile_prci_domain/intsink_3       3.7536      0.0        3.7536       0.0000  0.0000  ChipTop_IntSyncSyncCrossingSink_1_0
system/tile_prci_domain/tile_reset_domain 1280426.7560    63.9      15.0144      0.0000 0.0000 ChipTop_TileResetDomain_0
system/tile_prci_domain/tile_reset_domain/tile 1280411.7416    63.9     237.7280      0.0000 0.0000 ChipTop_RocketTile_0
system/tile_prci_domain/tile_reset_domain/tile/aes  314735.6016    15.7    4011.3471   9799.3981 0.0000 ChipTop_AESAccel_0
system/tile_prci_domain/tile_reset_domain/tile/aes/add_x_516     636.8608     0.0     636.8608      0.0000 0.0000 ChipTop_AESAccel_DW01_add_J226_0_0
system/tile_prci_domain/tile_reset_domain/tile/aes/add_x_518     636.8608     0.0     636.8608      0.0000 0.0000 ChipTop_AESAccel_DW01_add_J225_0_0
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb  294718.9046    14.7    1320.0160  12922.3932 0.0000 ChipTop_AESTop_0
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst  106682.3150     5.3   11060.6077  10404.9789 0.0000 ChipTop_AESDecrypt_0
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound   52658.0025     2.6     212.7040      0.0000 0.0000 ChipTop_DecryptRound_0
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/AddRoundKey    1222.4224     0.1    1222.4224      0.0000 0.0000 ChipTop_AddRoundKey_2
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns   20877.5230     1.0     227.7184      0.0000 0.0000 ChipTop_InvMixColumns_0
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so0_u    5192.4800     0.3       7.5072      0.0000 0.0000 ChipTop_InvWordMixColumns_1
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so0_u/so0_u    1296.2432     0.1     222.7136      0.0000 0.0000 ChipTop_InvByteMixColumns_0
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so0_u/so0_u/mul9_u     207.6992     0.0      70.0672      0.0000 0.0000 ChipTop_MUL9_0
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so0_u/so0_u/mul9_u/xt_u1      46.2944     0.0      46.2944      0.0000 0.0000 ChipTop_xtimes_183
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so0_u/so0_u/mul9_u/xt_u2      45.0432     0.0      45.0432      0.0000 0.0000 ChipTop_xtimes_182
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so0_u/so0_u/mul9_u/xt_u3      46.2944     0.0      46.2944      0.0000 0.0000 ChipTop_xtimes_181
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so0_u/so0_u/mulb_u     277.7664     0.0     140.1344      0.0000 0.0000 ChipTop_MULB_0
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so0_u/so0_u/mulb_u/xt_u1      46.2944     0.0      46.2944      0.0000 0.0000 ChipTop_xtimes_189
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so0_u/so0_u/mulb_u/xt_u2      45.0432     0.0      45.0432      0.0000 0.0000 ChipTop_xtimes_188
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so0_u/so0_u/mulb_u/xt_u3      46.2944     0.0      46.2944      0.0000 0.0000 ChipTop_xtimes_187
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so0_u/so0_u/muld_u     280.2688     0.0     140.1344      0.0000 0.0000 ChipTop_MULD_0
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so0_u/so0_u/muld_u/xt_u1      45.0432     0.0      45.0432      0.0000 0.0000 ChipTop_xtimes_186
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so0_u/so0_u/muld_u/xt_u2      50.0480     0.0      50.0480      0.0000 0.0000 ChipTop_xtimes_185
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so0_u/so0_u/muld_u/xt_u3      45.0432     0.0      45.0432      0.0000 0.0000 ChipTop_xtimes_184
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so0_u/so0_u/mule_u     307.7952     0.0     147.6416      0.0000 0.0000 ChipTop_MULE_0
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so0_u/so0_u/mule_u/xt_u1      55.0528     0.0      55.0528      0.0000 0.0000 ChipTop_xtimes_0
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so0_u/so0_u/mule_u/xt_u2      60.0576     0.0      60.0576      0.0000 0.0000 ChipTop_xtimes_191
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so0_u/so0_u/mule_u/xt_u3      45.0432     0.0      45.0432      0.0000 0.0000 ChipTop_xtimes_190
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so0_u/so1_u    1313.7600     0.1     226.4672      0.0000 0.0000 ChipTop_InvByteMixColumns_15
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so0_u/so1_u/mul9_u     208.9504     0.0      73.8208      0.0000 0.0000 ChipTop_MUL9_15
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so0_u/so1_u/mul9_u/xt_u1      45.0432     0.0      45.0432      0.0000 0.0000 ChipTop_xtimes_171
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so0_u/so1_u/mul9_u/xt_u2      45.0432     0.0      45.0432      0.0000 0.0000 ChipTop_xtimes_170
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so0_u/so1_u/mul9_u/xt_u3      45.0432     0.0      45.0432      0.0000 0.0000 ChipTop_xtimes_169
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so0_u/so1_u/mulb_u     279.0176     0.0     140.1344      0.0000 0.0000 ChipTop_MULB_15
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so0_u/so1_u/mulb_u/xt_u1      48.7968     0.0      48.7968      0.0000 0.0000 ChipTop_xtimes_177
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so0_u/so1_u/mulb_u/xt_u2      45.0432     0.0      45.0432      0.0000 0.0000 ChipTop_xtimes_176
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so0_u/so1_u/mulb_u/xt_u3      45.0432     0.0      45.0432      0.0000 0.0000 ChipTop_xtimes_175
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so0_u/so1_u/muld_u     286.5248     0.0     143.8880      0.0000 0.0000 ChipTop_MULD_15
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so0_u/so1_u/muld_u/xt_u1      46.2944     0.0      46.2944      0.0000 0.0000 ChipTop_xtimes_174
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so0_u/so1_u/muld_u/xt_u2      51.2992     0.0      51.2992      0.0000 0.0000 ChipTop_xtimes_173
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so0_u/so1_u/muld_u/xt_u3      45.0432     0.0      45.0432      0.0000 0.0000 ChipTop_xtimes_172
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so0_u/so1_u/mule_u     312.8000     0.0     147.6416      0.0000 0.0000 ChipTop_MULE_15
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so0_u/so1_u/mule_u/xt_u1      56.3040     0.0      56.3040      0.0000 0.0000 ChipTop_xtimes_180
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so0_u/so1_u/mule_u/xt_u2      61.3088     0.0      61.3088      0.0000 0.0000 ChipTop_xtimes_179
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so0_u/so1_u/mule_u/xt_u3      47.5456     0.0      47.5456      0.0000 0.0000 ChipTop_xtimes_178
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so0_u/so2_u    1283.7312     0.1     215.2064      0.0000 0.0000 ChipTop_InvByteMixColumns_14
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so0_u/so2_u/mul9_u     208.9504     0.0      70.0672      0.0000 0.0000 ChipTop_MUL9_14
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so0_u/so2_u/mul9_u/xt_u1      46.2944     0.0      46.2944      0.0000 0.0000 ChipTop_xtimes_159
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so0_u/so2_u/mul9_u/xt_u2      46.2944     0.0      46.2944      0.0000 0.0000 ChipTop_xtimes_158
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so0_u/so2_u/mul9_u/xt_u3      46.2944     0.0      46.2944      0.0000 0.0000 ChipTop_xtimes_157
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so0_u/so2_u/mulb_u     285.2736     0.0     140.1344      0.0000 0.0000 ChipTop_MULB_14
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so0_u/so2_u/mulb_u/xt_u1      52.5504     0.0      52.5504      0.0000 0.0000 ChipTop_xtimes_165
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so0_u/so2_u/mulb_u/xt_u2      46.2944     0.0      46.2944      0.0000 0.0000 ChipTop_xtimes_164
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so0_u/so2_u/mulb_u/xt_u3      46.2944     0.0      46.2944      0.0000 0.0000 ChipTop_xtimes_163
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so0_u/so2_u/muld_u     281.5200     0.0     140.1344      0.0000 0.0000 ChipTop_MULD_14
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so0_u/so2_u/muld_u/xt_u1      45.0432     0.0      45.0432      0.0000 0.0000 ChipTop_xtimes_162
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so0_u/so2_u/muld_u/xt_u2      51.2992     0.0      51.2992      0.0000 0.0000 ChipTop_xtimes_161
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so0_u/so2_u/muld_u/xt_u3      45.0432     0.0      45.0432      0.0000 0.0000 ChipTop_xtimes_160
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so0_u/so2_u/mule_u     292.7808     0.0     147.6416      0.0000 0.0000 ChipTop_MULE_14
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so0_u/so2_u/mule_u/xt_u1      47.5456     0.0      47.5456      0.0000 0.0000 ChipTop_xtimes_168
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so0_u/so2_u/mule_u/xt_u2      52.5504     0.0      52.5504      0.0000 0.0000 ChipTop_xtimes_167
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so0_u/so2_u/mule_u/xt_u3      45.0432     0.0      45.0432      0.0000 0.0000 ChipTop_xtimes_166
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so0_u/so3_u    1291.2384     0.1     215.2064      0.0000 0.0000 ChipTop_InvByteMixColumns_13
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so0_u/so3_u/mul9_u     205.1968     0.0      70.0672      0.0000 0.0000 ChipTop_MUL9_13
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so0_u/so3_u/mul9_u/xt_u1      45.0432     0.0      45.0432      0.0000 0.0000 ChipTop_xtimes_147
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so0_u/so3_u/mul9_u/xt_u2      45.0432     0.0      45.0432      0.0000 0.0000 ChipTop_xtimes_146
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so0_u/so3_u/mul9_u/xt_u3      45.0432     0.0      45.0432      0.0000 0.0000 ChipTop_xtimes_145
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so0_u/so3_u/mulb_u     276.5152     0.0     140.1344      0.0000 0.0000 ChipTop_MULB_13
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so0_u/so3_u/mulb_u/xt_u1      46.2944     0.0      46.2944      0.0000 0.0000 ChipTop_xtimes_153
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so0_u/so3_u/mulb_u/xt_u2      45.0432     0.0      45.0432      0.0000 0.0000 ChipTop_xtimes_152
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so0_u/so3_u/mulb_u/xt_u3      45.0432     0.0      45.0432      0.0000 0.0000 ChipTop_xtimes_151
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so0_u/so3_u/muld_u     289.0272     0.0     143.8880      0.0000 0.0000 ChipTop_MULD_13
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so0_u/so3_u/muld_u/xt_u1      46.2944     0.0      46.2944      0.0000 0.0000 ChipTop_xtimes_150
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so0_u/so3_u/muld_u/xt_u2      51.2992     0.0      51.2992      0.0000 0.0000 ChipTop_xtimes_149
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so0_u/so3_u/muld_u/xt_u3      47.5456     0.0      47.5456      0.0000 0.0000 ChipTop_xtimes_148
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so0_u/so3_u/mule_u     305.2928     0.0     147.6416      0.0000 0.0000 ChipTop_MULE_13
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so0_u/so3_u/mule_u/xt_u1      55.0528     0.0      55.0528      0.0000 0.0000 ChipTop_xtimes_156
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so0_u/so3_u/mule_u/xt_u2      55.0528     0.0      55.0528      0.0000 0.0000 ChipTop_xtimes_155
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so0_u/so3_u/mule_u/xt_u3      47.5456     0.0      47.5456      0.0000 0.0000 ChipTop_xtimes_154
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so1_u    5137.4272     0.3       0.0000      0.0000 0.0000 ChipTop_InvWordMixColumns_0
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so1_u/so0_u    1276.2240     0.1     213.9552      0.0000 0.0000 ChipTop_InvByteMixColumns_12
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so1_u/so0_u/mul9_u     205.1968     0.0      70.0672      0.0000 0.0000 ChipTop_MUL9_12
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so1_u/so0_u/mul9_u/xt_u1      45.0432     0.0      45.0432      0.0000 0.0000 ChipTop_xtimes_135
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so1_u/so0_u/mul9_u/xt_u2      45.0432     0.0      45.0432      0.0000 0.0000 ChipTop_xtimes_134
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so1_u/so0_u/mul9_u/xt_u3      45.0432     0.0      45.0432      0.0000 0.0000 ChipTop_xtimes_133
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so1_u/so0_u/mulb_u     280.2688     0.0     140.1344      0.0000 0.0000 ChipTop_MULB_12
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so1_u/so0_u/mulb_u/xt_u1      48.7968     0.0      48.7968      0.0000 0.0000 ChipTop_xtimes_141
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so1_u/so0_u/mulb_u/xt_u2      46.2944     0.0      46.2944      0.0000 0.0000 ChipTop_xtimes_140
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so1_u/so0_u/mulb_u/xt_u3      45.0432     0.0      45.0432      0.0000 0.0000 ChipTop_xtimes_139
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so1_u/so0_u/muld_u     282.7712     0.0     143.8880      0.0000 0.0000 ChipTop_MULD_12
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so1_u/so0_u/muld_u/xt_u1      45.0432     0.0      45.0432      0.0000 0.0000 ChipTop_xtimes_138
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so1_u/so0_u/muld_u/xt_u2      48.7968     0.0      48.7968      0.0000 0.0000 ChipTop_xtimes_137
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so1_u/so0_u/muld_u/xt_u3      45.0432     0.0      45.0432      0.0000 0.0000 ChipTop_xtimes_136
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so1_u/so0_u/mule_u     294.0320     0.0     147.6416      0.0000 0.0000 ChipTop_MULE_12
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so1_u/so0_u/mule_u/xt_u1      47.5456     0.0      47.5456      0.0000 0.0000 ChipTop_xtimes_144
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so1_u/so0_u/mule_u/xt_u2      53.8016     0.0      53.8016      0.0000 0.0000 ChipTop_xtimes_143
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so1_u/so0_u/mule_u/xt_u3      45.0432     0.0      45.0432      0.0000 0.0000 ChipTop_xtimes_142
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so1_u/so1_u    1284.9824     0.1     215.2064      0.0000 0.0000 ChipTop_InvByteMixColumns_11
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so1_u/so1_u/mul9_u     206.4480     0.0      70.0672      0.0000 0.0000 ChipTop_MUL9_11
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so1_u/so1_u/mul9_u/xt_u1      45.0432     0.0      45.0432      0.0000 0.0000 ChipTop_xtimes_123
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so1_u/so1_u/mul9_u/xt_u2      45.0432     0.0      45.0432      0.0000 0.0000 ChipTop_xtimes_122
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so1_u/so1_u/mul9_u/xt_u3      46.2944     0.0      46.2944      0.0000 0.0000 ChipTop_xtimes_121
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so1_u/so1_u/mulb_u     282.7712     0.0     140.1344      0.0000 0.0000 ChipTop_MULB_11
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so1_u/so1_u/mulb_u/xt_u1      52.5504     0.0      52.5504      0.0000 0.0000 ChipTop_xtimes_129
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so1_u/so1_u/mulb_u/xt_u2      45.0432     0.0      45.0432      0.0000 0.0000 ChipTop_xtimes_128
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so1_u/so1_u/mulb_u/xt_u3      45.0432     0.0      45.0432      0.0000 0.0000 ChipTop_xtimes_127
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so1_u/so1_u/muld_u     282.7712     0.0     143.8880      0.0000 0.0000 ChipTop_MULD_11
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so1_u/so1_u/muld_u/xt_u1      45.0432     0.0      45.0432      0.0000 0.0000 ChipTop_xtimes_126
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so1_u/so1_u/muld_u/xt_u2      48.7968     0.0      48.7968      0.0000 0.0000 ChipTop_xtimes_125
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so1_u/so1_u/muld_u/xt_u3      45.0432     0.0      45.0432      0.0000 0.0000 ChipTop_xtimes_124
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so1_u/so1_u/mule_u     297.7856     0.0     147.6416      0.0000 0.0000 ChipTop_MULE_11
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so1_u/so1_u/mule_u/xt_u1      50.0480     0.0      50.0480      0.0000 0.0000 ChipTop_xtimes_132
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so1_u/so1_u/mule_u/xt_u2      55.0528     0.0      55.0528      0.0000 0.0000 ChipTop_xtimes_131
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so1_u/so1_u/mule_u/xt_u3      45.0432     0.0      45.0432      0.0000 0.0000 ChipTop_xtimes_130
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so1_u/so2_u    1298.7456     0.1     215.2064      0.0000 0.0000 ChipTop_InvByteMixColumns_10
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so1_u/so2_u/mul9_u     205.1968     0.0      70.0672      0.0000 0.0000 ChipTop_MUL9_10
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so1_u/so2_u/mul9_u/xt_u1      45.0432     0.0      45.0432      0.0000 0.0000 ChipTop_xtimes_111
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so1_u/so2_u/mul9_u/xt_u2      45.0432     0.0      45.0432      0.0000 0.0000 ChipTop_xtimes_110
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so1_u/so2_u/mul9_u/xt_u3      45.0432     0.0      45.0432      0.0000 0.0000 ChipTop_xtimes_109
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so1_u/so2_u/mulb_u     284.0224     0.0     140.1344      0.0000 0.0000 ChipTop_MULB_10
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so1_u/so2_u/mulb_u/xt_u1      52.5504     0.0      52.5504      0.0000 0.0000 ChipTop_xtimes_117
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so1_u/so2_u/mulb_u/xt_u2      46.2944     0.0      46.2944      0.0000 0.0000 ChipTop_xtimes_116
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so1_u/so2_u/mulb_u/xt_u3      45.0432     0.0      45.0432      0.0000 0.0000 ChipTop_xtimes_115
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so1_u/so2_u/muld_u     285.2736     0.0     143.8880      0.0000 0.0000 ChipTop_MULD_10
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so1_u/so2_u/muld_u/xt_u1      45.0432     0.0      45.0432      0.0000 0.0000 ChipTop_xtimes_114
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so1_u/so2_u/muld_u/xt_u2      51.2992     0.0      51.2992      0.0000 0.0000 ChipTop_xtimes_113
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so1_u/so2_u/muld_u/xt_u3      45.0432     0.0      45.0432      0.0000 0.0000 ChipTop_xtimes_112
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so1_u/so2_u/mule_u     309.0464     0.0     147.6416      0.0000 0.0000 ChipTop_MULE_10
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so1_u/so2_u/mule_u/xt_u1      52.5504     0.0      52.5504      0.0000 0.0000 ChipTop_xtimes_120
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so1_u/so2_u/mule_u/xt_u2      61.3088     0.0      61.3088      0.0000 0.0000 ChipTop_xtimes_119
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so1_u/so2_u/mule_u/xt_u3      47.5456     0.0      47.5456      0.0000 0.0000 ChipTop_xtimes_118
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so1_u/so3_u    1277.4752     0.1     213.9552      0.0000 0.0000 ChipTop_InvByteMixColumns_9
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so1_u/so3_u/mul9_u     205.1968     0.0      70.0672      0.0000 0.0000 ChipTop_MUL9_9
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so1_u/so3_u/mul9_u/xt_u1      45.0432     0.0      45.0432      0.0000 0.0000 ChipTop_xtimes_99
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so1_u/so3_u/mul9_u/xt_u2      45.0432     0.0      45.0432      0.0000 0.0000 ChipTop_xtimes_98
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so1_u/so3_u/mul9_u/xt_u3      45.0432     0.0      45.0432      0.0000 0.0000 ChipTop_xtimes_97
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so1_u/so3_u/mulb_u     282.7712     0.0     140.1344      0.0000 0.0000 ChipTop_MULB_9
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so1_u/so3_u/mulb_u/xt_u1      50.0480     0.0      50.0480      0.0000 0.0000 ChipTop_xtimes_105
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so1_u/so3_u/mulb_u/xt_u2      46.2944     0.0      46.2944      0.0000 0.0000 ChipTop_xtimes_104
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so1_u/so3_u/mulb_u/xt_u3      46.2944     0.0      46.2944      0.0000 0.0000 ChipTop_xtimes_103
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so1_u/so3_u/muld_u     285.2736     0.0     143.8880      0.0000 0.0000 ChipTop_MULD_9
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so1_u/so3_u/muld_u/xt_u1      46.2944     0.0      46.2944      0.0000 0.0000 ChipTop_xtimes_102
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so1_u/so3_u/muld_u/xt_u2      50.0480     0.0      50.0480      0.0000 0.0000 ChipTop_xtimes_101
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so1_u/so3_u/muld_u/xt_u3      45.0432     0.0      45.0432      0.0000 0.0000 ChipTop_xtimes_100
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so1_u/so3_u/mule_u     290.2784     0.0     147.6416      0.0000 0.0000 ChipTop_MULE_9
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so1_u/so3_u/mule_u/xt_u1      47.5456     0.0      47.5456      0.0000 0.0000 ChipTop_xtimes_108
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so1_u/so3_u/mule_u/xt_u2      50.0480     0.0      50.0480      0.0000 0.0000 ChipTop_xtimes_107
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so1_u/so3_u/mule_u/xt_u3      45.0432     0.0      45.0432      0.0000 0.0000 ChipTop_xtimes_106
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so2_u    5177.4656     0.3      15.0144      0.0000 0.0000 ChipTop_InvWordMixColumns_3
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so2_u/so0_u    1288.7360     0.1     215.2064      0.0000 0.0000 ChipTop_InvByteMixColumns_8
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so2_u/so0_u/mul9_u     206.4480     0.0      70.0672      0.0000 0.0000 ChipTop_MUL9_8
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so2_u/so0_u/mul9_u/xt_u1      45.0432     0.0      45.0432      0.0000 0.0000 ChipTop_xtimes_87
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so2_u/so0_u/mul9_u/xt_u2      45.0432     0.0      45.0432      0.0000 0.0000 ChipTop_xtimes_86
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so2_u/so0_u/mul9_u/xt_u3      46.2944     0.0      46.2944      0.0000 0.0000 ChipTop_xtimes_85
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so2_u/so0_u/mulb_u     280.2688     0.0     140.1344      0.0000 0.0000 ChipTop_MULB_8
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so2_u/so0_u/mulb_u/xt_u1      48.7968     0.0      48.7968      0.0000 0.0000 ChipTop_xtimes_93
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so2_u/so0_u/mulb_u/xt_u2      46.2944     0.0      46.2944      0.0000 0.0000 ChipTop_xtimes_92
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so2_u/so0_u/mulb_u/xt_u3      45.0432     0.0      45.0432      0.0000 0.0000 ChipTop_xtimes_91
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so2_u/so0_u/muld_u     284.0224     0.0     143.8880      0.0000 0.0000 ChipTop_MULD_8
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so2_u/so0_u/muld_u/xt_u1      46.2944     0.0      46.2944      0.0000 0.0000 ChipTop_xtimes_90
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so2_u/so0_u/muld_u/xt_u2      48.7968     0.0      48.7968      0.0000 0.0000 ChipTop_xtimes_89
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so2_u/so0_u/muld_u/xt_u3      45.0432     0.0      45.0432      0.0000 0.0000 ChipTop_xtimes_88
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so2_u/so0_u/mule_u     302.7904     0.0     147.6416      0.0000 0.0000 ChipTop_MULE_8
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so2_u/so0_u/mule_u/xt_u1      52.5504     0.0      52.5504      0.0000 0.0000 ChipTop_xtimes_96
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so2_u/so0_u/mule_u/xt_u2      55.0528     0.0      55.0528      0.0000 0.0000 ChipTop_xtimes_95
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so2_u/so0_u/mule_u/xt_u3      47.5456     0.0      47.5456      0.0000 0.0000 ChipTop_xtimes_94
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so2_u/so1_u    1288.7360     0.1     222.7136      0.0000 0.0000 ChipTop_InvByteMixColumns_7
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so2_u/so1_u/mul9_u     206.4480     0.0      70.0672      0.0000 0.0000 ChipTop_MUL9_7
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so2_u/so1_u/mul9_u/xt_u1      46.2944     0.0      46.2944      0.0000 0.0000 ChipTop_xtimes_75
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so2_u/so1_u/mul9_u/xt_u2      45.0432     0.0      45.0432      0.0000 0.0000 ChipTop_xtimes_74
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so2_u/so1_u/mul9_u/xt_u3      45.0432     0.0      45.0432      0.0000 0.0000 ChipTop_xtimes_73
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so2_u/so1_u/mulb_u     281.5200     0.0     140.1344      0.0000 0.0000 ChipTop_MULB_7
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so2_u/so1_u/mulb_u/xt_u1      50.0480     0.0      50.0480      0.0000 0.0000 ChipTop_xtimes_81
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so2_u/so1_u/mulb_u/xt_u2      46.2944     0.0      46.2944      0.0000 0.0000 ChipTop_xtimes_80
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so2_u/so1_u/mulb_u/xt_u3      45.0432     0.0      45.0432      0.0000 0.0000 ChipTop_xtimes_79
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so2_u/so1_u/muld_u     282.7712     0.0     143.8880      0.0000 0.0000 ChipTop_MULD_7
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so2_u/so1_u/muld_u/xt_u1      45.0432     0.0      45.0432      0.0000 0.0000 ChipTop_xtimes_78
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so2_u/so1_u/muld_u/xt_u2      48.7968     0.0      48.7968      0.0000 0.0000 ChipTop_xtimes_77
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so2_u/so1_u/muld_u/xt_u3      45.0432     0.0      45.0432      0.0000 0.0000 ChipTop_xtimes_76
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so2_u/so1_u/mule_u     295.2832     0.0     147.6416      0.0000 0.0000 ChipTop_MULE_7
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so2_u/so1_u/mule_u/xt_u1      52.5504     0.0      52.5504      0.0000 0.0000 ChipTop_xtimes_84
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so2_u/so1_u/mule_u/xt_u2      50.0480     0.0      50.0480      0.0000 0.0000 ChipTop_xtimes_83
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so2_u/so1_u/mule_u/xt_u3      45.0432     0.0      45.0432      0.0000 0.0000 ChipTop_xtimes_82
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so2_u/so2_u    1294.9920     0.1     218.9600      0.0000 0.0000 ChipTop_InvByteMixColumns_6
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so2_u/so2_u/mul9_u     206.4480     0.0      70.0672      0.0000 0.0000 ChipTop_MUL9_6
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so2_u/so2_u/mul9_u/xt_u1      45.0432     0.0      45.0432      0.0000 0.0000 ChipTop_xtimes_63
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so2_u/so2_u/mul9_u/xt_u2      45.0432     0.0      45.0432      0.0000 0.0000 ChipTop_xtimes_62
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so2_u/so2_u/mul9_u/xt_u3      46.2944     0.0      46.2944      0.0000 0.0000 ChipTop_xtimes_61
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so2_u/so2_u/mulb_u     287.7760     0.0     140.1344      0.0000 0.0000 ChipTop_MULB_6
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so2_u/so2_u/mulb_u/xt_u1      56.3040     0.0      56.3040      0.0000 0.0000 ChipTop_xtimes_69
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so2_u/so2_u/mulb_u/xt_u2      46.2944     0.0      46.2944      0.0000 0.0000 ChipTop_xtimes_68
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so2_u/so2_u/mulb_u/xt_u3      45.0432     0.0      45.0432      0.0000 0.0000 ChipTop_xtimes_67
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so2_u/so2_u/muld_u     285.2736     0.0     143.8880      0.0000 0.0000 ChipTop_MULD_6
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so2_u/so2_u/muld_u/xt_u1      45.0432     0.0      45.0432      0.0000 0.0000 ChipTop_xtimes_66
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so2_u/so2_u/muld_u/xt_u2      51.2992     0.0      51.2992      0.0000 0.0000 ChipTop_xtimes_65
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so2_u/so2_u/muld_u/xt_u3      45.0432     0.0      45.0432      0.0000 0.0000 ChipTop_xtimes_64
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so2_u/so2_u/mule_u     296.5344     0.0     147.6416      0.0000 0.0000 ChipTop_MULE_6
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so2_u/so2_u/mule_u/xt_u1      53.8016     0.0      53.8016      0.0000 0.0000 ChipTop_xtimes_72
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so2_u/so2_u/mule_u/xt_u2      50.0480     0.0      50.0480      0.0000 0.0000 ChipTop_xtimes_71
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so2_u/so2_u/mule_u/xt_u3      45.0432     0.0      45.0432      0.0000 0.0000 ChipTop_xtimes_70
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so2_u/so3_u    1289.9872     0.1     215.2064      0.0000 0.0000 ChipTop_InvByteMixColumns_5
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so2_u/so3_u/mul9_u     205.1968     0.0      70.0672      0.0000 0.0000 ChipTop_MUL9_5
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so2_u/so3_u/mul9_u/xt_u1      45.0432     0.0      45.0432      0.0000 0.0000 ChipTop_xtimes_51
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so2_u/so3_u/mul9_u/xt_u2      45.0432     0.0      45.0432      0.0000 0.0000 ChipTop_xtimes_50
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so2_u/so3_u/mul9_u/xt_u3      45.0432     0.0      45.0432      0.0000 0.0000 ChipTop_xtimes_49
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so2_u/so3_u/mulb_u     276.5152     0.0     140.1344      0.0000 0.0000 ChipTop_MULB_5
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so2_u/so3_u/mulb_u/xt_u1      46.2944     0.0      46.2944      0.0000 0.0000 ChipTop_xtimes_57
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so2_u/so3_u/mulb_u/xt_u2      45.0432     0.0      45.0432      0.0000 0.0000 ChipTop_xtimes_56
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so2_u/so3_u/mulb_u/xt_u3      45.0432     0.0      45.0432      0.0000 0.0000 ChipTop_xtimes_55
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so2_u/so3_u/muld_u     286.5248     0.0     143.8880      0.0000 0.0000 ChipTop_MULD_5
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so2_u/so3_u/muld_u/xt_u1      46.2944     0.0      46.2944      0.0000 0.0000 ChipTop_xtimes_54
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so2_u/so3_u/muld_u/xt_u2      50.0480     0.0      50.0480      0.0000 0.0000 ChipTop_xtimes_53
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so2_u/so3_u/muld_u/xt_u3      46.2944     0.0      46.2944      0.0000 0.0000 ChipTop_xtimes_52
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so2_u/so3_u/mule_u     306.5440     0.0     147.6416      0.0000 0.0000 ChipTop_MULE_5
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so2_u/so3_u/mule_u/xt_u1      56.3040     0.0      56.3040      0.0000 0.0000 ChipTop_xtimes_60
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so2_u/so3_u/mule_u/xt_u2      55.0528     0.0      55.0528      0.0000 0.0000 ChipTop_xtimes_59
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so2_u/so3_u/mule_u/xt_u3      47.5456     0.0      47.5456      0.0000 0.0000 ChipTop_xtimes_58
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so3_u    5142.4320     0.3       0.0000      0.0000 0.0000 ChipTop_InvWordMixColumns_2
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so3_u/so0_u    1303.7504     0.1     213.9552      0.0000 0.0000 ChipTop_InvByteMixColumns_4
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so3_u/so0_u/mul9_u     205.1968     0.0      70.0672      0.0000 0.0000 ChipTop_MUL9_4
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so3_u/so0_u/mul9_u/xt_u1      45.0432     0.0      45.0432      0.0000 0.0000 ChipTop_xtimes_39
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so3_u/so0_u/mul9_u/xt_u2      45.0432     0.0      45.0432      0.0000 0.0000 ChipTop_xtimes_38
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so3_u/so0_u/mul9_u/xt_u3      45.0432     0.0      45.0432      0.0000 0.0000 ChipTop_xtimes_37
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so3_u/so0_u/mulb_u     310.2976     0.0     140.1344      0.0000 0.0000 ChipTop_MULB_4
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so3_u/so0_u/mulb_u/xt_u1      71.3184     0.0      71.3184      0.0000 0.0000 ChipTop_xtimes_45
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so3_u/so0_u/mulb_u/xt_u2      53.8016     0.0      53.8016      0.0000 0.0000 ChipTop_xtimes_44
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so3_u/so0_u/mulb_u/xt_u3      45.0432     0.0      45.0432      0.0000 0.0000 ChipTop_xtimes_43
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so3_u/so0_u/muld_u     286.5248     0.0     140.1344      0.0000 0.0000 ChipTop_MULD_4
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so3_u/so0_u/muld_u/xt_u1      46.2944     0.0      46.2944      0.0000 0.0000 ChipTop_xtimes_42
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so3_u/so0_u/muld_u/xt_u2      55.0528     0.0      55.0528      0.0000 0.0000 ChipTop_xtimes_41
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so3_u/so0_u/muld_u/xt_u3      45.0432     0.0      45.0432      0.0000 0.0000 ChipTop_xtimes_40
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so3_u/so0_u/mule_u     287.7760     0.0     147.6416      0.0000 0.0000 ChipTop_MULE_4
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so3_u/so0_u/mule_u/xt_u1      46.2944     0.0      46.2944      0.0000 0.0000 ChipTop_xtimes_48
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so3_u/so0_u/mule_u/xt_u2      48.7968     0.0      48.7968      0.0000 0.0000 ChipTop_xtimes_47
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so3_u/so0_u/mule_u/xt_u3      45.0432     0.0      45.0432      0.0000 0.0000 ChipTop_xtimes_46
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so3_u/so1_u    1269.9680     0.1     213.9552      0.0000 0.0000 ChipTop_InvByteMixColumns_3
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so3_u/so1_u/mul9_u     205.1968     0.0      70.0672      0.0000 0.0000 ChipTop_MUL9_3
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so3_u/so1_u/mul9_u/xt_u1      45.0432     0.0      45.0432      0.0000 0.0000 ChipTop_xtimes_27
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so3_u/so1_u/mul9_u/xt_u2      45.0432     0.0      45.0432      0.0000 0.0000 ChipTop_xtimes_26
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so3_u/so1_u/mul9_u/xt_u3      45.0432     0.0      45.0432      0.0000 0.0000 ChipTop_xtimes_25
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so3_u/so1_u/mulb_u     275.2640     0.0     140.1344      0.0000 0.0000 ChipTop_MULB_3
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so3_u/so1_u/mulb_u/xt_u1      45.0432     0.0      45.0432      0.0000 0.0000 ChipTop_xtimes_33
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so3_u/so1_u/mulb_u/xt_u2      45.0432     0.0      45.0432      0.0000 0.0000 ChipTop_xtimes_32
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so3_u/so1_u/mulb_u/xt_u3      45.0432     0.0      45.0432      0.0000 0.0000 ChipTop_xtimes_31
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so3_u/so1_u/muld_u     280.2688     0.0     140.1344      0.0000 0.0000 ChipTop_MULD_3
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so3_u/so1_u/muld_u/xt_u1      45.0432     0.0      45.0432      0.0000 0.0000 ChipTop_xtimes_30
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so3_u/so1_u/muld_u/xt_u2      50.0480     0.0      50.0480      0.0000 0.0000 ChipTop_xtimes_29
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so3_u/so1_u/muld_u/xt_u3      45.0432     0.0      45.0432      0.0000 0.0000 ChipTop_xtimes_28
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so3_u/so1_u/mule_u     295.2832     0.0     147.6416      0.0000 0.0000 ChipTop_MULE_3
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so3_u/so1_u/mule_u/xt_u1      48.7968     0.0      48.7968      0.0000 0.0000 ChipTop_xtimes_36
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so3_u/so1_u/mule_u/xt_u2      53.8016     0.0      53.8016      0.0000 0.0000 ChipTop_xtimes_35
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so3_u/so1_u/mule_u/xt_u3      45.0432     0.0      45.0432      0.0000 0.0000 ChipTop_xtimes_34
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so3_u/so2_u    1278.7264     0.1     218.9600      0.0000 0.0000 ChipTop_InvByteMixColumns_2
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so3_u/so2_u/mul9_u     207.6992     0.0      70.0672      0.0000 0.0000 ChipTop_MUL9_2
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so3_u/so2_u/mul9_u/xt_u1      46.2944     0.0      46.2944      0.0000 0.0000 ChipTop_xtimes_15
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so3_u/so2_u/mul9_u/xt_u2      46.2944     0.0      46.2944      0.0000 0.0000 ChipTop_xtimes_14
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so3_u/so2_u/mul9_u/xt_u3      45.0432     0.0      45.0432      0.0000 0.0000 ChipTop_xtimes_13
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so3_u/so2_u/mulb_u     276.5152     0.0     140.1344      0.0000 0.0000 ChipTop_MULB_2
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so3_u/so2_u/mulb_u/xt_u1      46.2944     0.0      46.2944      0.0000 0.0000 ChipTop_xtimes_21
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so3_u/so2_u/mulb_u/xt_u2      45.0432     0.0      45.0432      0.0000 0.0000 ChipTop_xtimes_20
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so3_u/so2_u/mulb_u/xt_u3      45.0432     0.0      45.0432      0.0000 0.0000 ChipTop_xtimes_19
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so3_u/so2_u/muld_u     281.5200     0.0     140.1344      0.0000 0.0000 ChipTop_MULD_2
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so3_u/so2_u/muld_u/xt_u1      46.2944     0.0      46.2944      0.0000 0.0000 ChipTop_xtimes_18
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so3_u/so2_u/muld_u/xt_u2      50.0480     0.0      50.0480      0.0000 0.0000 ChipTop_xtimes_17
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so3_u/so2_u/muld_u/xt_u3      45.0432     0.0      45.0432      0.0000 0.0000 ChipTop_xtimes_16
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so3_u/so2_u/mule_u     294.0320     0.0     147.6416      0.0000 0.0000 ChipTop_MULE_2
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so3_u/so2_u/mule_u/xt_u1      47.5456     0.0      47.5456      0.0000 0.0000 ChipTop_xtimes_24
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so3_u/so2_u/mule_u/xt_u2      53.8016     0.0      53.8016      0.0000 0.0000 ChipTop_xtimes_23
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so3_u/so2_u/mule_u/xt_u3      45.0432     0.0      45.0432      0.0000 0.0000 ChipTop_xtimes_22
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so3_u/so3_u    1289.9872     0.1     218.9600      0.0000 0.0000 ChipTop_InvByteMixColumns_1
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so3_u/so3_u/mul9_u     205.1968     0.0      70.0672      0.0000 0.0000 ChipTop_MUL9_1
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so3_u/so3_u/mul9_u/xt_u1      45.0432     0.0      45.0432      0.0000 0.0000 ChipTop_xtimes_3
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so3_u/so3_u/mul9_u/xt_u2      45.0432     0.0      45.0432      0.0000 0.0000 ChipTop_xtimes_2
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so3_u/so3_u/mul9_u/xt_u3      45.0432     0.0      45.0432      0.0000 0.0000 ChipTop_xtimes_1
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so3_u/so3_u/mulb_u     277.7664     0.0     140.1344      0.0000 0.0000 ChipTop_MULB_1
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so3_u/so3_u/mulb_u/xt_u1      47.5456     0.0      47.5456      0.0000 0.0000 ChipTop_xtimes_9
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so3_u/so3_u/mulb_u/xt_u2      45.0432     0.0      45.0432      0.0000 0.0000 ChipTop_xtimes_8
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so3_u/so3_u/mulb_u/xt_u3      45.0432     0.0      45.0432      0.0000 0.0000 ChipTop_xtimes_7
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so3_u/so3_u/muld_u     289.0272     0.0     140.1344      0.0000 0.0000 ChipTop_MULD_1
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so3_u/so3_u/muld_u/xt_u1      46.2944     0.0      46.2944      0.0000 0.0000 ChipTop_xtimes_6
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so3_u/so3_u/muld_u/xt_u2      57.5552     0.0      57.5552      0.0000 0.0000 ChipTop_xtimes_5
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so3_u/so3_u/muld_u/xt_u3      45.0432     0.0      45.0432      0.0000 0.0000 ChipTop_xtimes_4
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so3_u/so3_u/mule_u     299.0368     0.0     147.6416      0.0000 0.0000 ChipTop_MULE_1
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so3_u/so3_u/mule_u/xt_u1      53.8016     0.0      53.8016      0.0000 0.0000 ChipTop_xtimes_12
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so3_u/so3_u/mule_u/xt_u2      52.5504     0.0      52.5504      0.0000 0.0000 ChipTop_xtimes_11
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvMixColumns/so3_u/so3_u/mule_u/xt_u3      45.0432     0.0      45.0432      0.0000 0.0000 ChipTop_xtimes_10
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvShiftRows     623.0976     0.0     623.0976      0.0000 0.0000 ChipTop_InvShiftRows_0
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvSubBytes   29722.2555     1.5       0.0000      0.0000 0.0000 ChipTop_InvSubBytes_0
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvSubBytes/inv_sub_all_bytes_0__InvSBox    1853.0272     0.1    1853.0272      0.0000 0.0000 ChipTop_InvSBox_0
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvSubBytes/inv_sub_all_bytes_104__InvSBox    1866.7904     0.1    1866.7904      0.0000 0.0000 ChipTop_InvSBox_19
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvSubBytes/inv_sub_all_bytes_112__InvSBox    1849.2736     0.1    1849.2736      0.0000 0.0000 ChipTop_InvSBox_18
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvSubBytes/inv_sub_all_bytes_120__InvSBox    1851.7760     0.1    1851.7760      0.0000 0.0000 ChipTop_InvSBox_17
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvSubBytes/inv_sub_all_bytes_16__InvSBox    1849.2736     0.1    1849.2736      0.0000 0.0000 ChipTop_InvSBox_30
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvSubBytes/inv_sub_all_bytes_24__InvSBox    1866.7904     0.1    1866.7904      0.0000 0.0000 ChipTop_InvSBox_29
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvSubBytes/inv_sub_all_bytes_32__InvSBox    1870.5440     0.1    1870.5440      0.0000 0.0000 ChipTop_InvSBox_28
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvSubBytes/inv_sub_all_bytes_40__InvSBox    1849.2736     0.1    1849.2736      0.0000 0.0000 ChipTop_InvSBox_27
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvSubBytes/inv_sub_all_bytes_48__InvSBox    1856.7808     0.1    1856.7808      0.0000 0.0000 ChipTop_InvSBox_26
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvSubBytes/inv_sub_all_bytes_56__InvSBox    1849.2736     0.1    1849.2736      0.0000 0.0000 ChipTop_InvSBox_25
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvSubBytes/inv_sub_all_bytes_64__InvSBox    1885.5584     0.1    1885.5584      0.0000 0.0000 ChipTop_InvSBox_24
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvSubBytes/inv_sub_all_bytes_72__InvSBox    1849.2736     0.1    1849.2736      0.0000 0.0000 ChipTop_InvSBox_23
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvSubBytes/inv_sub_all_bytes_80__InvSBox    1851.7760     0.1    1851.7760      0.0000 0.0000 ChipTop_InvSBox_22
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvSubBytes/inv_sub_all_bytes_88__InvSBox    1861.7856     0.1    1861.7856      0.0000 0.0000 ChipTop_InvSBox_21
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvSubBytes/inv_sub_all_bytes_8__InvSBox    1851.7760     0.1    1851.7760      0.0000 0.0000 ChipTop_InvSBox_31
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/DecryptRound/InvSubBytes/inv_sub_all_bytes_96__InvSBox    1859.2832     0.1    1859.2832      0.0000 0.0000 ChipTop_InvSBox_20
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/Round0    1121.0752     0.1       0.0000      0.0000 0.0000 ChipTop_DecryptInitRound_0
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/Round0/AddRoundKey    1121.0752     0.1    1121.0752      0.0000 0.0000 ChipTop_AddRoundKey_3
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/Round14   31362.5787     1.6       0.0000      0.0000 0.0000 ChipTop_DecryptLastRound_0
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/Round14/AddRoundKey    1121.0752     0.1    1121.0752      0.0000 0.0000 ChipTop_AddRoundKey_1
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/Round14/InvShiftRows     487.9680     0.0     487.9680      0.0000 0.0000 ChipTop_InvShiftRows_1
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/Round14/InvSubBytes   29753.5355     1.5       0.0000      0.0000 0.0000 ChipTop_InvSubBytes_1
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/Round14/InvSubBytes/inv_sub_all_bytes_0__InvSBox    1854.2784     0.1    1854.2784      0.0000 0.0000 ChipTop_InvSBox_16
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/Round14/InvSubBytes/inv_sub_all_bytes_104__InvSBox    1871.7952     0.1    1871.7952      0.0000 0.0000 ChipTop_InvSBox_3
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/Round14/InvSubBytes/inv_sub_all_bytes_112__InvSBox    1865.5392     0.1    1865.5392      0.0000 0.0000 ChipTop_InvSBox_2
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/Round14/InvSubBytes/inv_sub_all_bytes_120__InvSBox    1870.5440     0.1    1870.5440      0.0000 0.0000 ChipTop_InvSBox_1
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/Round14/InvSubBytes/inv_sub_all_bytes_16__InvSBox    1849.2736     0.1    1849.2736      0.0000 0.0000 ChipTop_InvSBox_14
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/Round14/InvSubBytes/inv_sub_all_bytes_24__InvSBox    1849.2736     0.1    1849.2736      0.0000 0.0000 ChipTop_InvSBox_13
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/Round14/InvSubBytes/inv_sub_all_bytes_32__InvSBox    1858.0320     0.1    1858.0320      0.0000 0.0000 ChipTop_InvSBox_12
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/Round14/InvSubBytes/inv_sub_all_bytes_40__InvSBox    1870.5440     0.1    1870.5440      0.0000 0.0000 ChipTop_InvSBox_11
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/Round14/InvSubBytes/inv_sub_all_bytes_48__InvSBox    1851.7760     0.1    1851.7760      0.0000 0.0000 ChipTop_InvSBox_10
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/Round14/InvSubBytes/inv_sub_all_bytes_56__InvSBox    1863.0368     0.1    1863.0368      0.0000 0.0000 ChipTop_InvSBox_9
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/Round14/InvSubBytes/inv_sub_all_bytes_64__InvSBox    1868.0416     0.1    1868.0416      0.0000 0.0000 ChipTop_InvSBox_8
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/Round14/InvSubBytes/inv_sub_all_bytes_72__InvSBox    1849.2736     0.1    1849.2736      0.0000 0.0000 ChipTop_InvSBox_7
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/Round14/InvSubBytes/inv_sub_all_bytes_80__InvSBox    1854.2784     0.1    1854.2784      0.0000 0.0000 ChipTop_InvSBox_6
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/Round14/InvSubBytes/inv_sub_all_bytes_88__InvSBox    1861.7856     0.1    1861.7856      0.0000 0.0000 ChipTop_InvSBox_5
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/Round14/InvSubBytes/inv_sub_all_bytes_8__InvSBox    1859.2832     0.1    1859.2832      0.0000 0.0000 ChipTop_InvSBox_15
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/Round14/InvSubBytes/inv_sub_all_bytes_96__InvSBox    1856.7808     0.1    1856.7808      0.0000 0.0000 ChipTop_InvSBox_4
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/clk_gate_counter_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_AESDecrypt_0
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/clk_gate_temp_data_reg_0_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_AESDecrypt_1
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/clk_gate_temp_data_reg_4_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_AESDecrypt_2
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESDecrypt_inst/clk_gate_temp_key_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_AESDecrypt_3
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESEncrypt_inst   88618.7409     4.4   10785.3438  10404.9789 0.0000 ChipTop_AESEncrypt_0
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESEncrypt_inst/EncryptRound   35153.7147     1.8       0.0000      0.0000 0.0000 ChipTop_EncryptRound_0
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESEncrypt_inst/EncryptRound/AddRoundKey    1121.0752     0.1    1121.0752      0.0000 0.0000 ChipTop_AddRoundKey_5
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESEncrypt_inst/EncryptRound/MixColumns    3861.2032     0.2    3861.2032      0.0000 0.0000 ChipTop_MixColumns_0
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESEncrypt_inst/EncryptRound/ShiftRows     626.8512     0.0     626.8512      0.0000 0.0000 ChipTop_ShiftRows_0
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESEncrypt_inst/EncryptRound/SubBytes   29544.5852     1.5       0.0000      0.0000 0.0000 ChipTop_SubBytes_0
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESEncrypt_inst/EncryptRound/SubBytes/sub_all_bytes_0__SBox    1846.7712     0.1    1846.7712      0.0000 0.0000 ChipTop_SBox_0
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESEncrypt_inst/EncryptRound/SubBytes/sub_all_bytes_104__SBox    1846.7712     0.1    1846.7712      0.0000 0.0000 ChipTop_SBox_27
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESEncrypt_inst/EncryptRound/SubBytes/sub_all_bytes_112__SBox    1848.0224     0.1    1848.0224      0.0000 0.0000 ChipTop_SBox_26
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESEncrypt_inst/EncryptRound/SubBytes/sub_all_bytes_120__SBox    1841.7664     0.1    1841.7664      0.0000 0.0000 ChipTop_SBox_25
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESEncrypt_inst/EncryptRound/SubBytes/sub_all_bytes_16__SBox    1844.2688     0.1    1844.2688      0.0000 0.0000 ChipTop_SBox_38
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESEncrypt_inst/EncryptRound/SubBytes/sub_all_bytes_24__SBox    1850.5248     0.1    1850.5248      0.0000 0.0000 ChipTop_SBox_37
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESEncrypt_inst/EncryptRound/SubBytes/sub_all_bytes_32__SBox    1841.7664     0.1    1841.7664      0.0000 0.0000 ChipTop_SBox_36
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESEncrypt_inst/EncryptRound/SubBytes/sub_all_bytes_40__SBox    1855.5296     0.1    1855.5296      0.0000 0.0000 ChipTop_SBox_35
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESEncrypt_inst/EncryptRound/SubBytes/sub_all_bytes_48__SBox    1846.7712     0.1    1846.7712      0.0000 0.0000 ChipTop_SBox_34
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESEncrypt_inst/EncryptRound/SubBytes/sub_all_bytes_56__SBox    1844.2688     0.1    1844.2688      0.0000 0.0000 ChipTop_SBox_33
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESEncrypt_inst/EncryptRound/SubBytes/sub_all_bytes_64__SBox    1844.2688     0.1    1844.2688      0.0000 0.0000 ChipTop_SBox_32
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESEncrypt_inst/EncryptRound/SubBytes/sub_all_bytes_72__SBox    1854.2784     0.1    1854.2784      0.0000 0.0000 ChipTop_SBox_31
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESEncrypt_inst/EncryptRound/SubBytes/sub_all_bytes_80__SBox    1846.7712     0.1    1846.7712      0.0000 0.0000 ChipTop_SBox_30
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESEncrypt_inst/EncryptRound/SubBytes/sub_all_bytes_88__SBox    1844.2688     0.1    1844.2688      0.0000 0.0000 ChipTop_SBox_29
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESEncrypt_inst/EncryptRound/SubBytes/sub_all_bytes_8__SBox    1844.2688     0.1    1844.2688      0.0000 0.0000 ChipTop_SBox_39
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESEncrypt_inst/EncryptRound/SubBytes/sub_all_bytes_96__SBox    1844.2688     0.1    1844.2688      0.0000 0.0000 ChipTop_SBox_28
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESEncrypt_inst/Round0    1121.0752     0.1       0.0000      0.0000 0.0000 ChipTop_EncryptInitRound_0
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESEncrypt_inst/Round0/AddRoundKey    1121.0752     0.1    1121.0752      0.0000 0.0000 ChipTop_AddRoundKey_0
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESEncrypt_inst/Round14   31078.5564     1.6       0.0000      0.0000 0.0000 ChipTop_EncryptLastRound_0
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESEncrypt_inst/Round14/AddRoundKey    1121.0752     0.1    1121.0752      0.0000 0.0000 ChipTop_AddRoundKey_4
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESEncrypt_inst/Round14/ShiftRows     480.4608     0.0     480.4608      0.0000 0.0000 ChipTop_ShiftRows_1
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESEncrypt_inst/Round14/SubBytes   29477.0204     1.5       0.0000      0.0000 0.0000 ChipTop_SubBytes_1
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESEncrypt_inst/Round14/SubBytes/sub_all_bytes_0__SBox    1841.7664     0.1    1841.7664      0.0000 0.0000 ChipTop_SBox_24
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESEncrypt_inst/Round14/SubBytes/sub_all_bytes_104__SBox    1841.7664     0.1    1841.7664      0.0000 0.0000 ChipTop_SBox_11
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESEncrypt_inst/Round14/SubBytes/sub_all_bytes_112__SBox    1844.2688     0.1    1844.2688      0.0000 0.0000 ChipTop_SBox_10
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESEncrypt_inst/Round14/SubBytes/sub_all_bytes_120__SBox    1845.5200     0.1    1845.5200      0.0000 0.0000 ChipTop_SBox_9
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESEncrypt_inst/Round14/SubBytes/sub_all_bytes_16__SBox    1836.7616     0.1    1836.7616      0.0000 0.0000 ChipTop_SBox_22
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESEncrypt_inst/Round14/SubBytes/sub_all_bytes_24__SBox    1844.2688     0.1    1844.2688      0.0000 0.0000 ChipTop_SBox_21
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESEncrypt_inst/Round14/SubBytes/sub_all_bytes_32__SBox    1836.7616     0.1    1836.7616      0.0000 0.0000 ChipTop_SBox_20
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESEncrypt_inst/Round14/SubBytes/sub_all_bytes_40__SBox    1853.0272     0.1    1853.0272      0.0000 0.0000 ChipTop_SBox_19
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESEncrypt_inst/Round14/SubBytes/sub_all_bytes_48__SBox    1850.5248     0.1    1850.5248      0.0000 0.0000 ChipTop_SBox_18
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESEncrypt_inst/Round14/SubBytes/sub_all_bytes_56__SBox    1836.7616     0.1    1836.7616      0.0000 0.0000 ChipTop_SBox_17
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESEncrypt_inst/Round14/SubBytes/sub_all_bytes_64__SBox    1839.2640     0.1    1839.2640      0.0000 0.0000 ChipTop_SBox_16
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESEncrypt_inst/Round14/SubBytes/sub_all_bytes_72__SBox    1836.7616     0.1    1836.7616      0.0000 0.0000 ChipTop_SBox_15
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESEncrypt_inst/Round14/SubBytes/sub_all_bytes_80__SBox    1841.7664     0.1    1841.7664      0.0000 0.0000 ChipTop_SBox_14
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESEncrypt_inst/Round14/SubBytes/sub_all_bytes_88__SBox    1836.7616     0.1    1836.7616      0.0000 0.0000 ChipTop_SBox_13
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESEncrypt_inst/Round14/SubBytes/sub_all_bytes_8__SBox    1836.7616     0.1    1836.7616      0.0000 0.0000 ChipTop_SBox_23
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESEncrypt_inst/Round14/SubBytes/sub_all_bytes_96__SBox    1854.2784     0.1    1854.2784      0.0000 0.0000 ChipTop_SBox_12
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESEncrypt_inst/clk_gate_counter_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_AESEncrypt_0
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESEncrypt_inst/clk_gate_temp_data_reg_0_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_AESEncrypt_1
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESEncrypt_inst/clk_gate_temp_data_reg_4_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_AESEncrypt_2
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/AESEncrypt_inst/clk_gate_temp_key_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_AESEncrypt_3
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/ExpandKey_inst   85100.3675     4.2    7054.2654  58594.9472 0.0000 ChipTop_ExpandKey_0
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/ExpandKey_inst/clk_gate_counter_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ExpandKey_2
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/ExpandKey_inst/clk_gate_next_key_reg_0_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ExpandKey_18
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/ExpandKey_inst/clk_gate_next_key_reg_2_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ExpandKey_0
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/ExpandKey_inst/clk_gate_temp_out_reg_0_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ExpandKey_3
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/ExpandKey_inst/clk_gate_temp_out_reg_10_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ExpandKey_13
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/ExpandKey_inst/clk_gate_temp_out_reg_11_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ExpandKey_14
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/ExpandKey_inst/clk_gate_temp_out_reg_12_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ExpandKey_15
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/ExpandKey_inst/clk_gate_temp_out_reg_13_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ExpandKey_16
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/ExpandKey_inst/clk_gate_temp_out_reg_14_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ExpandKey_17
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/ExpandKey_inst/clk_gate_temp_out_reg_1_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ExpandKey_4
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/ExpandKey_inst/clk_gate_temp_out_reg_2_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ExpandKey_5
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/ExpandKey_inst/clk_gate_temp_out_reg_3_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ExpandKey_6
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/ExpandKey_inst/clk_gate_temp_out_reg_4_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ExpandKey_7
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/ExpandKey_inst/clk_gate_temp_out_reg_5_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ExpandKey_8
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/ExpandKey_inst/clk_gate_temp_out_reg_6_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ExpandKey_9
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/ExpandKey_inst/clk_gate_temp_out_reg_7_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ExpandKey_10
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/ExpandKey_inst/clk_gate_temp_out_reg_8_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ExpandKey_11
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/ExpandKey_inst/clk_gate_temp_out_reg_9_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ExpandKey_12
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/ExpandKey_inst/clk_gate_temp_rcon_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ExpandKey_1
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/ExpandKey_inst/round2    9562.9215     0.5    2143.3056      0.0000 0.0000 ChipTop_ExpandKeyEvenHelper_0
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/ExpandKey_inst/round2/SubWord    7419.6159     0.4       0.0000      0.0000 0.0000 ChipTop_SubWord_0
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/ExpandKey_inst/round2/SubWord/SBox1    1853.0272     0.1    1853.0272      0.0000 0.0000 ChipTop_SBox_8
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/ExpandKey_inst/round2/SubWord/SBox2    1854.2784     0.1    1854.2784      0.0000 0.0000 ChipTop_SBox_7
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/ExpandKey_inst/round2/SubWord/SBox3    1856.7808     0.1    1856.7808      0.0000 0.0000 ChipTop_SBox_6
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/ExpandKey_inst/round2/SubWord/SBox4    1855.5296     0.1    1855.5296      0.0000 0.0000 ChipTop_SBox_5
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/ExpandKey_inst/round3    9531.6415     0.5    2084.4992      0.0000 0.0000 ChipTop_ExpandKeyOddHelper_0
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/ExpandKey_inst/round3/SubWord    7447.1423     0.4       0.0000      0.0000 0.0000 ChipTop_SubWord_1
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/ExpandKey_inst/round3/SubWord/SBox1    1883.0560     0.1    1883.0560      0.0000 0.0000 ChipTop_SBox_4
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/ExpandKey_inst/round3/SubWord/SBox2    1865.5392     0.1    1865.5392      0.0000 0.0000 ChipTop_SBox_3
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/ExpandKey_inst/round3/SubWord/SBox3    1848.0224     0.1    1848.0224      0.0000 0.0000 ChipTop_SBox_2
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/ExpandKey_inst/round3/SubWord/SBox4    1850.5248     0.1    1850.5248      0.0000 0.0000 ChipTop_SBox_1
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/clk_gate_data_temp_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_AESTop_0
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/clk_gate_decrypt_in_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_AESTop_1
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/clk_gate_encrypt_in_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_AESTop_2
system/tile_prci_domain/tile_reset_domain/tile/aes/aesbb/clk_gate_key_in_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_AESTop_3
system/tile_prci_domain/tile_reset_domain/tile/aes/clk_gate_data_0_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_AESAccel_6
system/tile_prci_domain/tile_reset_domain/tile/aes/clk_gate_data_1_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_AESAccel_5
system/tile_prci_domain/tile_reset_domain/tile/aes/clk_gate_data_2_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_AESAccel_4
system/tile_prci_domain/tile_reset_domain/tile/aes/clk_gate_data_3_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_AESAccel_3
system/tile_prci_domain/tile_reset_domain/tile/aes/clk_gate_index_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_AESAccel_8
system/tile_prci_domain/tile_reset_domain/tile/aes/clk_gate_op_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_AESAccel_1
system/tile_prci_domain/tile_reset_domain/tile/aes/clk_gate_output_0_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_AESAccel_2
system/tile_prci_domain/tile_reset_domain/tile/aes/clk_gate_read_addr_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_AESAccel_0
system/tile_prci_domain/tile_reset_domain/tile/aes/clk_gate_req_counter_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_AESAccel_7
system/tile_prci_domain/tile_reset_domain/tile/aes/clk_gate_write_addr_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_AESAccel_9
system/tile_prci_domain/tile_reset_domain/tile/aes/cmd    4744.5503     0.2     955.9168   3751.0975 0.0000 ChipTop_Queue_30_1
system/tile_prci_domain/tile_reset_domain/tile/aes/cmd/clk_gate_ram_inst_funct_reg_0_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_30_0_0
system/tile_prci_domain/tile_reset_domain/tile/aes/cmd/clk_gate_ram_inst_funct_reg_1_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_30_0_3
system/tile_prci_domain/tile_reset_domain/tile/cmdRouter    5059.8527     0.3      60.0576      0.0000 0.0000 ChipTop_RoccCommandRouter_0
system/tile_prci_domain/tile_reset_domain/tile/cmdRouter/cmd    4999.7951     0.2    1010.9696   3951.2895 0.0000 ChipTop_Queue_30_0
system/tile_prci_domain/tile_reset_domain/tile/cmdRouter/cmd/clk_gate_ram_inst_funct_reg_0_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_30_0_2
system/tile_prci_domain/tile_reset_domain/tile/cmdRouter/cmd/clk_gate_ram_inst_funct_reg_1_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_30_0_1
system/tile_prci_domain/tile_reset_domain/tile/core  208899.0962    10.4   44963.1223  54976.4751 0.0000 ChipTop_Rocket_0
system/tile_prci_domain/tile_reset_domain/tile/core/add_x_102     683.1552     0.0     683.1552      0.0000 0.0000 ChipTop_Rocket_DW01_add_J203_0_0
system/tile_prci_domain/tile_reset_domain/tile/core/add_x_6    1704.1344     0.1    1704.1344      0.0000 0.0000 ChipTop_Rocket_DW01_add_0_0
system/tile_prci_domain/tile_reset_domain/tile/core/alu   10314.8926     0.5    7631.0686      0.0000 0.0000 ChipTop_ALU_0
system/tile_prci_domain/tile_reset_domain/tile/core/alu/DP_OP_31J24_122_1870    2683.8239     0.1    2683.8239      0.0000 0.0000 ChipTop_ALU_DP_OP_31J24_122_1870_J93_0_0
system/tile_prci_domain/tile_reset_domain/tile/core/bpu    2299.7056     0.1     983.4432      0.0000 0.0000 ChipTop_BreakpointUnit_0
system/tile_prci_domain/tile_reset_domain/tile/core/bpu/gte_x_2     661.8848     0.0     661.8848      0.0000 0.0000 ChipTop_BreakpointUnit_DW_cmp_J28_1_0
system/tile_prci_domain/tile_reset_domain/tile/core/bpu/gte_x_5     654.3776     0.0     654.3776      0.0000 0.0000 ChipTop_BreakpointUnit_DW_cmp_J28_0_0
system/tile_prci_domain/tile_reset_domain/tile/core/clk_gate__r_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Rocket_2
system/tile_prci_domain/tile_reset_domain/tile/core/clk_gate_ex_ctrl_fp_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Rocket_10
system/tile_prci_domain/tile_reset_domain/tile/core/clk_gate_ex_reg_btb_resp_entry_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Rocket_7
system/tile_prci_domain/tile_reset_domain/tile/core/clk_gate_ex_reg_rs_msb_0_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Rocket_4
system/tile_prci_domain/tile_reset_domain/tile/core/clk_gate_ex_reg_rs_msb_1_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Rocket_3
system/tile_prci_domain/tile_reset_domain/tile/core/clk_gate_id_stall_fpu__r_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Rocket_1
system/tile_prci_domain/tile_reset_domain/tile/core/clk_gate_mem_ctrl_fp_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Rocket_9
system/tile_prci_domain/tile_reset_domain/tile/core/clk_gate_mem_reg_rs2_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Rocket_6
system/tile_prci_domain/tile_reset_domain/tile/core/clk_gate_rf_reg_0_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Rocket_0
system/tile_prci_domain/tile_reset_domain/tile/core/clk_gate_rf_reg_10_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Rocket_31
system/tile_prci_domain/tile_reset_domain/tile/core/clk_gate_rf_reg_11_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Rocket_30
system/tile_prci_domain/tile_reset_domain/tile/core/clk_gate_rf_reg_12_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Rocket_29
system/tile_prci_domain/tile_reset_domain/tile/core/clk_gate_rf_reg_13_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Rocket_28
system/tile_prci_domain/tile_reset_domain/tile/core/clk_gate_rf_reg_14_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Rocket_27
system/tile_prci_domain/tile_reset_domain/tile/core/clk_gate_rf_reg_15_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Rocket_26
system/tile_prci_domain/tile_reset_domain/tile/core/clk_gate_rf_reg_16_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Rocket_25
system/tile_prci_domain/tile_reset_domain/tile/core/clk_gate_rf_reg_17_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Rocket_24
system/tile_prci_domain/tile_reset_domain/tile/core/clk_gate_rf_reg_18_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Rocket_23
system/tile_prci_domain/tile_reset_domain/tile/core/clk_gate_rf_reg_19_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Rocket_22
system/tile_prci_domain/tile_reset_domain/tile/core/clk_gate_rf_reg_1_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Rocket_40
system/tile_prci_domain/tile_reset_domain/tile/core/clk_gate_rf_reg_20_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Rocket_21
system/tile_prci_domain/tile_reset_domain/tile/core/clk_gate_rf_reg_21_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Rocket_20
system/tile_prci_domain/tile_reset_domain/tile/core/clk_gate_rf_reg_22_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Rocket_19
system/tile_prci_domain/tile_reset_domain/tile/core/clk_gate_rf_reg_23_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Rocket_18
system/tile_prci_domain/tile_reset_domain/tile/core/clk_gate_rf_reg_24_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Rocket_17
system/tile_prci_domain/tile_reset_domain/tile/core/clk_gate_rf_reg_25_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Rocket_16
system/tile_prci_domain/tile_reset_domain/tile/core/clk_gate_rf_reg_26_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Rocket_15
system/tile_prci_domain/tile_reset_domain/tile/core/clk_gate_rf_reg_27_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Rocket_14
system/tile_prci_domain/tile_reset_domain/tile/core/clk_gate_rf_reg_28_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Rocket_13
system/tile_prci_domain/tile_reset_domain/tile/core/clk_gate_rf_reg_29_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Rocket_12
system/tile_prci_domain/tile_reset_domain/tile/core/clk_gate_rf_reg_2_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Rocket_39
system/tile_prci_domain/tile_reset_domain/tile/core/clk_gate_rf_reg_30_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Rocket_11
system/tile_prci_domain/tile_reset_domain/tile/core/clk_gate_rf_reg_3_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Rocket_38
system/tile_prci_domain/tile_reset_domain/tile/core/clk_gate_rf_reg_4_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Rocket_37
system/tile_prci_domain/tile_reset_domain/tile/core/clk_gate_rf_reg_5_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Rocket_36
system/tile_prci_domain/tile_reset_domain/tile/core/clk_gate_rf_reg_6_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Rocket_35
system/tile_prci_domain/tile_reset_domain/tile/core/clk_gate_rf_reg_7_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Rocket_34
system/tile_prci_domain/tile_reset_domain/tile/core/clk_gate_rf_reg_8_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Rocket_33
system/tile_prci_domain/tile_reset_domain/tile/core/clk_gate_rf_reg_9_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Rocket_32
system/tile_prci_domain/tile_reset_domain/tile/core/clk_gate_wb_ctrl_rocc_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Rocket_8
system/tile_prci_domain/tile_reset_domain/tile/core/clk_gate_wb_reg_rs2_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Rocket_5
system/tile_prci_domain/tile_reset_domain/tile/core/csr   49401.1284     2.5   18536.5276  23256.0537 0.0000 ChipTop_CSRFile_0
system/tile_prci_domain/tile_reset_domain/tile/core/csr/add_x_1299    1096.0512     0.1    1096.0512      0.0000 0.0000 ChipTop_CSRFile_DW01_inc_J149_0_0
system/tile_prci_domain/tile_reset_domain/tile/core/csr/add_x_1301    1096.0512     0.1    1096.0512      0.0000 0.0000 ChipTop_CSRFile_DW01_inc_J148_0_0
system/tile_prci_domain/tile_reset_domain/tile/core/csr/add_x_1338     553.0304     0.0     553.0304      0.0000 0.0000 ChipTop_CSRFile_DW01_inc_J215_0_0
system/tile_prci_domain/tile_reset_domain/tile/core/csr/add_x_1339     531.7600     0.0     531.7600      0.0000 0.0000 ChipTop_CSRFile_DW01_inc_J228_0_0
system/tile_prci_domain/tile_reset_domain/tile/core/csr/add_x_1340     564.2912     0.0     564.2912      0.0000 0.0000 ChipTop_CSRFile_DW01_inc_J205_0_0
system/tile_prci_domain/tile_reset_domain/tile/core/csr/add_x_1341     550.5280     0.0     550.5280      0.0000 0.0000 ChipTop_CSRFile_DW01_inc_J204_0_0
system/tile_prci_domain/tile_reset_domain/tile/core/csr/add_x_1342     546.7744     0.0     546.7744      0.0000 0.0000 ChipTop_CSRFile_DW01_inc_J214_0_0
system/tile_prci_domain/tile_reset_domain/tile/core/csr/add_x_1343     594.3200     0.0     594.3200      0.0000 0.0000 ChipTop_CSRFile_DW01_inc_J193_0_0
system/tile_prci_domain/tile_reset_domain/tile/core/csr/add_x_1344     598.0736     0.0     598.0736      0.0000 0.0000 ChipTop_CSRFile_DW01_inc_J192_0_0
system/tile_prci_domain/tile_reset_domain/tile/core/csr/add_x_1345     558.0352     0.0     558.0352      0.0000 0.0000 ChipTop_CSRFile_DW01_inc_J206_0_0
system/tile_prci_domain/tile_reset_domain/tile/core/csr/clk_gate_reg_bp_0_address_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_CSRFile_38
system/tile_prci_domain/tile_reset_domain/tile/core/csr/clk_gate_reg_bp_0_control_dmode_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_CSRFile_40
system/tile_prci_domain/tile_reset_domain/tile/core/csr/clk_gate_reg_bp_0_control_tmatch_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_CSRFile_39
system/tile_prci_domain/tile_reset_domain/tile/core/csr/clk_gate_reg_dcsr_cause_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_CSRFile_43
system/tile_prci_domain/tile_reset_domain/tile/core/csr/clk_gate_reg_dcsr_ebreakm_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_CSRFile_46
system/tile_prci_domain/tile_reset_domain/tile/core/csr/clk_gate_reg_dpc_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_CSRFile_42
system/tile_prci_domain/tile_reset_domain/tile/core/csr/clk_gate_reg_dscratch_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_CSRFile_41
system/tile_prci_domain/tile_reset_domain/tile/core/csr/clk_gate_reg_frm_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_CSRFile_6
system/tile_prci_domain/tile_reset_domain/tile/core/csr/clk_gate_reg_mcause_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_CSRFile_18
system/tile_prci_domain/tile_reset_domain/tile/core/csr/clk_gate_reg_mcounteren_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_CSRFile_14
system/tile_prci_domain/tile_reset_domain/tile/core/csr/clk_gate_reg_medeleg_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_CSRFile_44
system/tile_prci_domain/tile_reset_domain/tile/core/csr/clk_gate_reg_mepc_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_CSRFile_19
system/tile_prci_domain/tile_reset_domain/tile/core/csr/clk_gate_reg_mideleg_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_CSRFile_45
system/tile_prci_domain/tile_reset_domain/tile/core/csr/clk_gate_reg_mie_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_CSRFile_20
system/tile_prci_domain/tile_reset_domain/tile/core/csr/clk_gate_reg_misa_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_CSRFile_3
system/tile_prci_domain/tile_reset_domain/tile/core/csr/clk_gate_reg_mscratch_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_CSRFile_16
system/tile_prci_domain/tile_reset_domain/tile/core/csr/clk_gate_reg_mstatus_mpp_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_CSRFile_47
system/tile_prci_domain/tile_reset_domain/tile/core/csr/clk_gate_reg_mstatus_mxr_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_CSRFile_48
system/tile_prci_domain/tile_reset_domain/tile/core/csr/clk_gate_reg_mstatus_tsr_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_CSRFile_0
system/tile_prci_domain/tile_reset_domain/tile/core/csr/clk_gate_reg_mtval_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_CSRFile_17
system/tile_prci_domain/tile_reset_domain/tile/core/csr/clk_gate_reg_mtvec_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_CSRFile_15
system/tile_prci_domain/tile_reset_domain/tile/core/csr/clk_gate_reg_pmp_0_addr_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_CSRFile_35
system/tile_prci_domain/tile_reset_domain/tile/core/csr/clk_gate_reg_pmp_0_cfg_l_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_CSRFile_37
system/tile_prci_domain/tile_reset_domain/tile/core/csr/clk_gate_reg_pmp_0_cfg_x_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_CSRFile_36
system/tile_prci_domain/tile_reset_domain/tile/core/csr/clk_gate_reg_pmp_1_cfg_l_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_CSRFile_34
system/tile_prci_domain/tile_reset_domain/tile/core/csr/clk_gate_reg_pmp_1_cfg_x_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_CSRFile_33
system/tile_prci_domain/tile_reset_domain/tile/core/csr/clk_gate_reg_pmp_2_cfg_l_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_CSRFile_32
system/tile_prci_domain/tile_reset_domain/tile/core/csr/clk_gate_reg_pmp_2_cfg_x_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_CSRFile_31
system/tile_prci_domain/tile_reset_domain/tile/core/csr/clk_gate_reg_pmp_3_cfg_l_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_CSRFile_30
system/tile_prci_domain/tile_reset_domain/tile/core/csr/clk_gate_reg_pmp_3_cfg_x_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_CSRFile_29
system/tile_prci_domain/tile_reset_domain/tile/core/csr/clk_gate_reg_pmp_4_cfg_l_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_CSRFile_28
system/tile_prci_domain/tile_reset_domain/tile/core/csr/clk_gate_reg_pmp_4_cfg_x_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_CSRFile_27
system/tile_prci_domain/tile_reset_domain/tile/core/csr/clk_gate_reg_pmp_5_cfg_l_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_CSRFile_26
system/tile_prci_domain/tile_reset_domain/tile/core/csr/clk_gate_reg_pmp_5_cfg_x_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_CSRFile_25
system/tile_prci_domain/tile_reset_domain/tile/core/csr/clk_gate_reg_pmp_6_cfg_l_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_CSRFile_24
system/tile_prci_domain/tile_reset_domain/tile/core/csr/clk_gate_reg_pmp_6_cfg_x_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_CSRFile_23
system/tile_prci_domain/tile_reset_domain/tile/core/csr/clk_gate_reg_pmp_7_cfg_l_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_CSRFile_22
system/tile_prci_domain/tile_reset_domain/tile/core/csr/clk_gate_reg_pmp_7_cfg_x_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_CSRFile_21
system/tile_prci_domain/tile_reset_domain/tile/core/csr/clk_gate_reg_satp_mode_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_CSRFile_7
system/tile_prci_domain/tile_reset_domain/tile/core/csr/clk_gate_reg_scause_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_CSRFile_11
system/tile_prci_domain/tile_reset_domain/tile/core/csr/clk_gate_reg_scounteren_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_CSRFile_13
system/tile_prci_domain/tile_reset_domain/tile/core/csr/clk_gate_reg_sepc_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_CSRFile_12
system/tile_prci_domain/tile_reset_domain/tile/core/csr/clk_gate_reg_sscratch_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_CSRFile_9
system/tile_prci_domain/tile_reset_domain/tile/core/csr/clk_gate_reg_stval_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_CSRFile_10
system/tile_prci_domain/tile_reset_domain/tile/core/csr/clk_gate_reg_stvec_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_CSRFile_8
system/tile_prci_domain/tile_reset_domain/tile/core/csr/clk_gate_value_hi_1_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_CSRFile_1
system/tile_prci_domain/tile_reset_domain/tile/core/csr/clk_gate_value_hi_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_CSRFile_4
system/tile_prci_domain/tile_reset_domain/tile/core/csr/clk_gate_value_lo_1_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_CSRFile_2
system/tile_prci_domain/tile_reset_domain/tile/core/csr/clk_gate_value_lo_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_CSRFile_5
system/tile_prci_domain/tile_reset_domain/tile/core/div   38916.0731     1.9   13776.9629   4287.8623 0.0000 ChipTop_MulDiv_0
system/tile_prci_domain/tile_reset_domain/tile/core/div/DP_OP_263J23_122_314   16584.6561     0.8   16584.6561      0.0000 0.0000 ChipTop_MulDiv_DP_OP_263J23_122_314_J82_0_0
system/tile_prci_domain/tile_reset_domain/tile/core/div/add_x_17      71.3184     0.0      71.3184      0.0000 0.0000 ChipTop_MulDiv_DW01_inc_J23_0_0
system/tile_prci_domain/tile_reset_domain/tile/core/div/clk_gate_count_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_MulDiv_3
system/tile_prci_domain/tile_reset_domain/tile/core/div/clk_gate_divisor_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_MulDiv_2
system/tile_prci_domain/tile_reset_domain/tile/core/div/clk_gate_remainder_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_MulDiv_1
system/tile_prci_domain/tile_reset_domain/tile/core/div/clk_gate_req_dw_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_MulDiv_0
system/tile_prci_domain/tile_reset_domain/tile/core/div/sub_x_118     182.6752     0.0     182.6752      0.0000 0.0000 ChipTop_MulDiv_DW01_sub_J23_0_0
system/tile_prci_domain/tile_reset_domain/tile/core/div/sub_x_7    2781.4175     0.1    2781.4175      0.0000 0.0000 ChipTop_MulDiv_DW01_sub_J95_0_0
system/tile_prci_domain/tile_reset_domain/tile/core/div/sub_x_9    1156.1088     0.1    1156.1088      0.0000 0.0000 ChipTop_MulDiv_DW01_sub_0_0
system/tile_prci_domain/tile_reset_domain/tile/core/ibuf    4870.9215     0.2    1587.7728   1441.3824 0.0000 ChipTop_IBuf_0
system/tile_prci_domain/tile_reset_domain/tile/core/ibuf/clk_gate_buf__pc_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_IBuf_0
system/tile_prci_domain/tile_reset_domain/tile/core/ibuf/exp    1822.9984     0.1    1822.9984      0.0000 0.0000 ChipTop_RVCExpander_0
system/tile_prci_domain/tile_reset_domain/tile/dcIF    8835.9743     0.4     380.3648   1321.2672 0.0000 ChipTop_SimpleHellaCacheIF_1
system/tile_prci_domain/tile_reset_domain/tile/dcIF/clk_gate_io_cache_s1_data_data_r_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_SimpleHellaCacheIF_0_0
system/tile_prci_domain/tile_reset_domain/tile/dcIF/replayq    5881.8911     0.3    1346.2912   4264.0895 0.0000 ChipTop_SimpleHellaCacheIFReplayQueue_0
system/tile_prci_domain/tile_reset_domain/tile/dcIF/replayq/clk_gate_reqs_0_addr_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_SimpleHellaCacheIFReplayQueue_0_0
system/tile_prci_domain/tile_reset_domain/tile/dcIF/replayq/clk_gate_reqs_1_addr_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_SimpleHellaCacheIFReplayQueue_0_1
system/tile_prci_domain/tile_reset_domain/tile/dcIF/replayq/nackq     233.9744     0.0     101.3472    132.6272 0.0000 ChipTop_QueueCompatibility_2_0
system/tile_prci_domain/tile_reset_domain/tile/dcIF/req_arb    1233.6832     0.1    1233.6832      0.0000 0.0000 ChipTop_Arbiter_1_0
system/tile_prci_domain/tile_reset_domain/tile/dcIF_1     286.5248     0.0      17.5168     40.0384 0.0000 ChipTop_SimpleHellaCacheIF_0
system/tile_prci_domain/tile_reset_domain/tile/dcIF_1/replayq     220.2112     0.0      61.3088     20.0192 0.0000 ChipTop_SimpleHellaCacheIFReplayQueue_1
system/tile_prci_domain/tile_reset_domain/tile/dcIF_1/replayq/nackq     138.8832     0.0      78.8256     60.0576 0.0000 ChipTop_QueueCompatibility_2_1
system/tile_prci_domain/tile_reset_domain/tile/dcIF_1/req_arb       8.7584     0.0       8.7584      0.0000 0.0000 ChipTop_Arbiter_1_1
system/tile_prci_domain/tile_reset_domain/tile/dcache   91994.4776     4.6   11287.0749  11976.4860 0.0000 ChipTop_DCache_0
system/tile_prci_domain/tile_reset_domain/tile/dcache/add_x_342      91.3376     0.0      91.3376      0.0000 0.0000 ChipTop_DCache_DW01_inc_J13_0_0
system/tile_prci_domain/tile_reset_domain/tile/dcache/amoalu    6261.0047     0.3    2770.1567      0.0000 0.0000 ChipTop_AMOALU_0
system/tile_prci_domain/tile_reset_domain/tile/dcache/amoalu/add_x_1    2436.0863     0.1    2436.0863      0.0000 0.0000 ChipTop_AMOALU_DW01_add_0_0
system/tile_prci_domain/tile_reset_domain/tile/dcache/amoalu/lt_x_2     529.2576     0.0     529.2576      0.0000 0.0000 ChipTop_AMOALU_DW_cmp_J21_1_0
system/tile_prci_domain/tile_reset_domain/tile/dcache/amoalu/lt_x_4     525.5040     0.0     525.5040      0.0000 0.0000 ChipTop_AMOALU_DW_cmp_J21_0_0
system/tile_prci_domain/tile_reset_domain/tile/dcache/clk_gate_counter_1_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_DCache_13
system/tile_prci_domain/tile_reset_domain/tile/dcache/clk_gate_counter_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_DCache_3
system/tile_prci_domain/tile_reset_domain/tile/dcache/clk_gate_flushCounter_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_DCache_7
system/tile_prci_domain/tile_reset_domain/tile/dcache/clk_gate_lrscAddr_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_DCache_1
system/tile_prci_domain/tile_reset_domain/tile/dcache/clk_gate_probe_bits_param_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_DCache_15
system/tile_prci_domain/tile_reset_domain/tile/dcache/clk_gate_pstore1_addr_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_DCache_10
system/tile_prci_domain/tile_reset_domain/tile/dcache/clk_gate_pstore2_addr_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_DCache_9
system/tile_prci_domain/tile_reset_domain/tile/dcache/clk_gate_refill_way_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_DCache_6
system/tile_prci_domain/tile_reset_domain/tile/dcache/clk_gate_release_ack_dirty_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_DCache_0
system/tile_prci_domain/tile_reset_domain/tile/dcache/clk_gate_s1_req_cmd_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_DCache_12
system/tile_prci_domain/tile_reset_domain/tile/dcache/clk_gate_s2_data_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_DCache_2
system/tile_prci_domain/tile_reset_domain/tile/dcache/clk_gate_s2_hit_state_state_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_DCache_8
system/tile_prci_domain/tile_reset_domain/tile/dcache/clk_gate_s2_meta_corrected_r_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_DCache_4
system/tile_prci_domain/tile_reset_domain/tile/dcache/clk_gate_s2_probe_state_state_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_DCache_14
system/tile_prci_domain/tile_reset_domain/tile/dcache/clk_gate_s2_req_cmd_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_DCache_11
system/tile_prci_domain/tile_reset_domain/tile/dcache/clk_gate_uncachedReqs_0_addr_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_DCache_5
system/tile_prci_domain/tile_reset_domain/tile/dcache/data     218.9600     0.0     218.9600      0.0000 0.0000 ChipTop_DCacheDataArray_0
system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0       0.0000     0.0       0.0000      0.0000 0.0000 ChipTop_data_arrays_0_0
system/tile_prci_domain/tile_reset_domain/tile/dcache/dataArb    1664.0960     0.1    1664.0960      0.0000 0.0000 ChipTop_DCacheModuleImpl_Anon_2_0
system/tile_prci_domain/tile_reset_domain/tile/dcache/lfsr_prng     470.4512     0.0     131.3760    320.3072 0.0000 ChipTop_MaxPeriodFibonacciLFSR_1_0
system/tile_prci_domain/tile_reset_domain/tile/dcache/lfsr_prng/clk_gate_state_0_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_MaxPeriodFibonacciLFSR_1_0_0
system/tile_prci_domain/tile_reset_domain/tile/dcache/metaArb    2230.8896     0.1    2230.8896      0.0000 0.0000 ChipTop_DCacheModuleImpl_Anon_1_0
system/tile_prci_domain/tile_reset_domain/tile/dcache/tag_array       0.0000     0.0       0.0000      0.0000 0.0000 ChipTop_tag_array_0
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb   57493.8897     2.9   15283.4077  30669.4134 0.0000 ChipTop_TLB_0
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/clk_gate_r_refill_tag_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_2_2
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/clk_gate_sectored_entries_0_0_data_0_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_2_47
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/clk_gate_sectored_entries_0_0_data_1_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_2_46
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/clk_gate_sectored_entries_0_0_data_2_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_2_45
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/clk_gate_sectored_entries_0_0_data_3_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_2_44
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/clk_gate_sectored_entries_0_0_tag_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_2_0
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/clk_gate_sectored_entries_0_0_valid_0_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_2_43
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/clk_gate_sectored_entries_0_1_data_0_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_2_41
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/clk_gate_sectored_entries_0_1_data_1_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_2_40
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/clk_gate_sectored_entries_0_1_data_2_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_2_39
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/clk_gate_sectored_entries_0_1_data_3_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_2_38
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/clk_gate_sectored_entries_0_1_tag_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_2_42
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/clk_gate_sectored_entries_0_2_data_0_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_2_36
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/clk_gate_sectored_entries_0_2_data_1_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_2_35
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/clk_gate_sectored_entries_0_2_data_2_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_2_34
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/clk_gate_sectored_entries_0_2_data_3_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_2_33
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/clk_gate_sectored_entries_0_2_tag_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_2_37
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/clk_gate_sectored_entries_0_3_data_0_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_2_31
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/clk_gate_sectored_entries_0_3_data_1_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_2_30
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/clk_gate_sectored_entries_0_3_data_2_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_2_29
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/clk_gate_sectored_entries_0_3_data_3_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_2_28
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/clk_gate_sectored_entries_0_3_tag_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_2_32
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/clk_gate_sectored_entries_0_4_data_0_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_2_26
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/clk_gate_sectored_entries_0_4_data_1_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_2_25
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/clk_gate_sectored_entries_0_4_data_2_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_2_24
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/clk_gate_sectored_entries_0_4_data_3_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_2_23
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/clk_gate_sectored_entries_0_4_tag_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_2_27
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/clk_gate_sectored_entries_0_5_data_0_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_2_21
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/clk_gate_sectored_entries_0_5_data_1_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_2_20
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/clk_gate_sectored_entries_0_5_data_2_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_2_19
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/clk_gate_sectored_entries_0_5_data_3_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_2_18
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/clk_gate_sectored_entries_0_5_tag_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_2_22
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/clk_gate_sectored_entries_0_6_data_0_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_2_16
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/clk_gate_sectored_entries_0_6_data_1_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_2_15
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/clk_gate_sectored_entries_0_6_data_2_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_2_14
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/clk_gate_sectored_entries_0_6_data_3_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_2_13
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/clk_gate_sectored_entries_0_6_tag_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_2_17
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/clk_gate_sectored_entries_0_7_data_0_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_2_11
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/clk_gate_sectored_entries_0_7_data_1_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_2_10
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/clk_gate_sectored_entries_0_7_data_2_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_2_9
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/clk_gate_sectored_entries_0_7_data_3_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_2_8
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/clk_gate_sectored_entries_0_7_tag_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_2_12
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/clk_gate_special_entry_level_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_2_3
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/clk_gate_state_vec_0_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_2_1
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/clk_gate_superpage_entries_0_level_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_2_7
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/clk_gate_superpage_entries_1_level_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_2_6
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/clk_gate_superpage_entries_2_level_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_2_5
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/clk_gate_superpage_entries_3_level_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_2_4
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/entries_barrier      18.7680     0.0      18.7680      0.0000 0.0000 ChipTop_OptimizationBarrier_64
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/entries_barrier_1      18.7680     0.0      18.7680      0.0000 0.0000 ChipTop_OptimizationBarrier_63
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/entries_barrier_10      18.7680     0.0      18.7680      0.0000 0.0000 ChipTop_OptimizationBarrier_54
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/entries_barrier_11      18.7680     0.0      18.7680      0.0000 0.0000 ChipTop_OptimizationBarrier_53
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/entries_barrier_12      18.7680     0.0      18.7680      0.0000 0.0000 ChipTop_OptimizationBarrier_52
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/entries_barrier_2      18.7680     0.0      18.7680      0.0000 0.0000 ChipTop_OptimizationBarrier_62
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/entries_barrier_3      18.7680     0.0      18.7680      0.0000 0.0000 ChipTop_OptimizationBarrier_61
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/entries_barrier_4      20.0192     0.0      20.0192      0.0000 0.0000 ChipTop_OptimizationBarrier_60
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/entries_barrier_5      20.0192     0.0      20.0192      0.0000 0.0000 ChipTop_OptimizationBarrier_59
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/entries_barrier_6      18.7680     0.0      18.7680      0.0000 0.0000 ChipTop_OptimizationBarrier_58
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/entries_barrier_7      20.0192     0.0      20.0192      0.0000 0.0000 ChipTop_OptimizationBarrier_57
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/entries_barrier_8      18.7680     0.0      18.7680      0.0000 0.0000 ChipTop_OptimizationBarrier_56
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/entries_barrier_9      18.7680     0.0      18.7680      0.0000 0.0000 ChipTop_OptimizationBarrier_55
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/mpu_ppn_data_barrier      76.3232     0.0      76.3232      0.0000 0.0000 ChipTop_OptimizationBarrier_0
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/normal_entries_barrier      26.2752     0.0      26.2752      0.0000 0.0000 ChipTop_OptimizationBarrier_51
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/normal_entries_barrier_1      26.2752     0.0      26.2752      0.0000 0.0000 ChipTop_OptimizationBarrier_50
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/normal_entries_barrier_10      26.2752     0.0      26.2752      0.0000 0.0000 ChipTop_OptimizationBarrier_41
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/normal_entries_barrier_11      26.2752     0.0      26.2752      0.0000 0.0000 ChipTop_OptimizationBarrier_40
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/normal_entries_barrier_2      26.2752     0.0      26.2752      0.0000 0.0000 ChipTop_OptimizationBarrier_49
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/normal_entries_barrier_3      26.2752     0.0      26.2752      0.0000 0.0000 ChipTop_OptimizationBarrier_48
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/normal_entries_barrier_4      26.2752     0.0      26.2752      0.0000 0.0000 ChipTop_OptimizationBarrier_47
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/normal_entries_barrier_5      26.2752     0.0      26.2752      0.0000 0.0000 ChipTop_OptimizationBarrier_46
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/normal_entries_barrier_6      26.2752     0.0      26.2752      0.0000 0.0000 ChipTop_OptimizationBarrier_45
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/normal_entries_barrier_7      26.2752     0.0      26.2752      0.0000 0.0000 ChipTop_OptimizationBarrier_44
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/normal_entries_barrier_8      26.2752     0.0      26.2752      0.0000 0.0000 ChipTop_OptimizationBarrier_43
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/normal_entries_barrier_9      26.2752     0.0      26.2752      0.0000 0.0000 ChipTop_OptimizationBarrier_42
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/pmp    9024.9054     0.5    5216.2527      0.0000 0.0000 ChipTop_PMPChecker_0
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/pmp/lt_x_12     480.4608     0.0     480.4608      0.0000 0.0000 ChipTop_PMPChecker_0_DW_cmp_J22_5_0
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/pmp/lt_x_20     477.9584     0.0     477.9584      0.0000 0.0000 ChipTop_PMPChecker_0_DW_cmp_J22_4_0
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/pmp/lt_x_28     477.9584     0.0     477.9584      0.0000 0.0000 ChipTop_PMPChecker_0_DW_cmp_J22_3_0
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/pmp/lt_x_3     477.9584     0.0     477.9584      0.0000 0.0000 ChipTop_PMPChecker_0_DW_cmp_J22_7_0
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/pmp/lt_x_36     477.9584     0.0     477.9584      0.0000 0.0000 ChipTop_PMPChecker_0_DW_cmp_J22_2_0
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/pmp/lt_x_44     477.9584     0.0     477.9584      0.0000 0.0000 ChipTop_PMPChecker_0_DW_cmp_J22_1_0
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/pmp/lt_x_5     460.4416     0.0     460.4416      0.0000 0.0000 ChipTop_PMPChecker_0_DW_cmp_J22_6_0
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/pmp/lt_x_52     477.9584     0.0     477.9584      0.0000 0.0000 ChipTop_PMPChecker_0_DW_cmp_J22_0_0
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/ppn_data_barrier      75.0720     0.0      75.0720      0.0000 0.0000 ChipTop_OptimizationBarrier_77
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/ppn_data_barrier_1      75.0720     0.0      75.0720      0.0000 0.0000 ChipTop_OptimizationBarrier_76
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/ppn_data_barrier_10      75.0720     0.0      75.0720      0.0000 0.0000 ChipTop_OptimizationBarrier_67
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/ppn_data_barrier_11      75.0720     0.0      75.0720      0.0000 0.0000 ChipTop_OptimizationBarrier_66
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/ppn_data_barrier_12      75.0720     0.0      75.0720      0.0000 0.0000 ChipTop_OptimizationBarrier_65
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/ppn_data_barrier_2      75.0720     0.0      75.0720      0.0000 0.0000 ChipTop_OptimizationBarrier_75
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/ppn_data_barrier_3      75.0720     0.0      75.0720      0.0000 0.0000 ChipTop_OptimizationBarrier_74
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/ppn_data_barrier_4      75.0720     0.0      75.0720      0.0000 0.0000 ChipTop_OptimizationBarrier_73
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/ppn_data_barrier_5      75.0720     0.0      75.0720      0.0000 0.0000 ChipTop_OptimizationBarrier_72
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/ppn_data_barrier_6      75.0720     0.0      75.0720      0.0000 0.0000 ChipTop_OptimizationBarrier_71
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/ppn_data_barrier_7      75.0720     0.0      75.0720      0.0000 0.0000 ChipTop_OptimizationBarrier_70
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/ppn_data_barrier_8      75.0720     0.0      75.0720      0.0000 0.0000 ChipTop_OptimizationBarrier_69
system/tile_prci_domain/tile_reset_domain/tile/dcache/tlb/ppn_data_barrier_9      75.0720     0.0      75.0720      0.0000 0.0000 ChipTop_OptimizationBarrier_68
system/tile_prci_domain/tile_reset_domain/tile/dcacheArb    2879.0111     0.1    2798.9343     80.0768 0.0000 ChipTop_HellaCacheArbiter_0
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt  347360.6405    17.3   67203.2015  44984.3922 0.0000 ChipTop_FPU_0
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/clk_gate_divSqrt_waddr_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_FPU_4
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/clk_gate_ex_ra_2_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_FPU_7
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/clk_gate_ex_reg_inst_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_FPU_8
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/clk_gate_load_wb_typeTag_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_FPU_6
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/clk_gate_mem_reg_inst_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_FPU_5
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/clk_gate_regfile_reg_0_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_FPU_0
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/clk_gate_regfile_reg_10_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_FPU_30
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/clk_gate_regfile_reg_11_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_FPU_29
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/clk_gate_regfile_reg_12_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_FPU_28
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/clk_gate_regfile_reg_13_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_FPU_27
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/clk_gate_regfile_reg_14_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_FPU_26
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/clk_gate_regfile_reg_15_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_FPU_25
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/clk_gate_regfile_reg_16_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_FPU_24
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/clk_gate_regfile_reg_17_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_FPU_23
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/clk_gate_regfile_reg_18_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_FPU_22
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/clk_gate_regfile_reg_19_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_FPU_21
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/clk_gate_regfile_reg_1_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_FPU_39
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/clk_gate_regfile_reg_20_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_FPU_20
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/clk_gate_regfile_reg_21_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_FPU_19
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/clk_gate_regfile_reg_22_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_FPU_18
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/clk_gate_regfile_reg_23_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_FPU_17
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/clk_gate_regfile_reg_24_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_FPU_16
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/clk_gate_regfile_reg_25_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_FPU_15
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/clk_gate_regfile_reg_26_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_FPU_14
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/clk_gate_regfile_reg_27_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_FPU_13
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/clk_gate_regfile_reg_28_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_FPU_12
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/clk_gate_regfile_reg_29_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_FPU_11
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/clk_gate_regfile_reg_2_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_FPU_38
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/clk_gate_regfile_reg_30_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_FPU_10
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/clk_gate_regfile_reg_31_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_FPU_9
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/clk_gate_regfile_reg_3_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_FPU_37
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/clk_gate_regfile_reg_4_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_FPU_36
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/clk_gate_regfile_reg_5_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_FPU_35
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/clk_gate_regfile_reg_6_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_FPU_34
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/clk_gate_regfile_reg_7_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_FPU_33
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/clk_gate_regfile_reg_8_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_FPU_32
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/clk_gate_regfile_reg_9_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_FPU_31
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/clk_gate_wbInfo_0_rd_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_FPU_3
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/clk_gate_wbInfo_1_rd_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_FPU_2
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/clk_gate_wbInfo_2_rd_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_FPU_1
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/dfma  113152.2717     5.6     874.5888   5405.1838 0.0000 ChipTop_FPUFMAPipe_1_0
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/dfma/clk_gate_in_rm_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_FPUFMAPipe_1_0
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/dfma/clk_gate_io_out_b_data_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_FPUFMAPipe_1_1
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/dfma/fma  106834.9631     5.3     162.6560   5531.5550 0.0000 ChipTop_MulAddRecFNPipe_1_0
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/dfma/fma/DP_OP_3J25_122_1153   64048.9289     3.2   64048.9289      0.0000 0.0000 ChipTop_MulAddRecFNPipe_1_DP_OP_3J25_122_1153_0_0
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/dfma/fma/clk_gate_mulAddRecFNToRaw_postMul_io_fromPreMul_b_isSigNaNAny_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_MulAddRecFNPipe_1_0
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/dfma/fma/clk_gate_roundRawFNToRecFN_io_invalidExc_b_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_MulAddRecFNPipe_1_1
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/dfma/fma/mulAddRecFNToRaw_postMul   20970.1116     1.0   16592.1629      0.0000 0.0000 ChipTop_MulAddRecFNToRaw_postMul_1_0
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/dfma/fma/mulAddRecFNToRaw_postMul/DP_OP_76_151_984     452.9344     0.0     452.9344      0.0000 0.0000 ChipTop_MulAddRecFNToRaw_postMul_1_DP_OP_76_151_984_1_0
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/dfma/fma/mulAddRecFNToRaw_postMul/add_x_1    1066.0224     0.1    1066.0224      0.0000 0.0000 ChipTop_MulAddRecFNToRaw_postMul_1_DW01_inc_0_0
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/dfma/fma/mulAddRecFNToRaw_postMul/add_x_7    2858.9919     0.1    2858.9919      0.0000 0.0000 ChipTop_MulAddRecFNToRaw_postMul_1_DW01_add_J236_0_0
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/dfma/fma/mulAddRecFNToRaw_preMul   10326.1534     0.5    8842.2302      0.0000 0.0000 ChipTop_MulAddRecFNToRaw_preMul_1_0
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/dfma/fma/mulAddRecFNToRaw_preMul/DP_OP_27J16_125_6588    1483.9232     0.1    1483.9232      0.0000 0.0000 ChipTop_MulAddRecFNToRaw_preMul_1_DP_OP_27J16_125_6588_J61_0_0
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/dfma/fma/roundRawFNToRecFN    5758.0223     0.3       3.7536      0.0000 0.0000 ChipTop_RoundRawFNToRecFN_1_0
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/dfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN    5754.2687     0.3    4242.8191      0.0000 0.0000 ChipTop_RoundAnyRawFNToRecFN_4_1
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/dfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/DP_OP_44J23_123_757     367.8528     0.0     367.8528      0.0000 0.0000 ChipTop_RoundAnyRawFNToRecFN_4_0_DP_OP_44J23_123_757_0_0
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/dfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/add_x_12    1143.5968     0.1    1143.5968      0.0000 0.0000 ChipTop_RoundAnyRawFNToRecFN_4_0_DW01_inc_J138_0_0
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/divSqrt   10689.0014     0.5     102.5984      0.0000 0.0000 ChipTop_DivSqrtRecFN_small_0
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/divSqrt/divSqrtRecFNToRaw    7691.1262     0.4      48.7968      0.0000 0.0000 ChipTop_DivSqrtRecFNToRaw_small_0
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/divSqrt/divSqrtRecFNToRaw/divSqrtRawFN_    7642.3294     0.4    2403.5552   2506.1535 0.0000 ChipTop_DivSqrtRawFN_small_0
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/divSqrt/divSqrtRecFNToRaw/divSqrtRawFN_/DP_OP_50J23_124_7214     228.9696     0.0     228.9696      0.0000 0.0000 ChipTop_DivSqrtRawFN_small_DP_OP_50J23_124_7214_J23_0_0
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/divSqrt/divSqrtRecFNToRaw/divSqrtRawFN_/DP_OP_51J23_125_9551    1351.2960     0.1    1351.2960      0.0000 0.0000 ChipTop_DivSqrtRawFN_small_DP_OP_51J23_125_9551_J170_0_0
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/divSqrt/divSqrtRecFNToRaw/divSqrtRawFN_/clk_gate_cycleNum_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_DivSqrtRawFN_small_0
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/divSqrt/divSqrtRecFNToRaw/divSqrtRawFN_/clk_gate_fractB_Z_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_DivSqrtRawFN_small_3
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/divSqrt/divSqrtRecFNToRaw/divSqrtRawFN_/clk_gate_notZeroRem_Z_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_DivSqrtRawFN_small_1
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/divSqrt/divSqrtRecFNToRaw/divSqrtRawFN_/clk_gate_rem_Z_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_DivSqrtRawFN_small_2
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/divSqrt/divSqrtRecFNToRaw/divSqrtRawFN_/clk_gate_sExp_Z_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_DivSqrtRawFN_small_4
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/divSqrt/divSqrtRecFNToRaw/divSqrtRawFN_/clk_gate_sqrtOp_Z_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_DivSqrtRawFN_small_5
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/divSqrt/divSqrtRecFNToRaw/divSqrtRawFN_/sub_x_15    1039.7472     0.1    1039.7472      0.0000 0.0000 ChipTop_DivSqrtRawFN_small_DW01_sub_J171_0_0
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/divSqrt/roundRawFNToRecFN    2895.2767     0.1       0.0000      0.0000 0.0000 ChipTop_RoundRawFNToRecFN_2_0
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/divSqrt/roundRawFNToRecFN/roundAnyRawFNToRecFN    2895.2767     0.1    2140.8032      0.0000 0.0000 ChipTop_RoundAnyRawFNToRecFN_0
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/divSqrt/roundRawFNToRecFN/roundAnyRawFNToRecFN/DP_OP_38J27_122_1856     257.7472     0.0     257.7472      0.0000 0.0000 ChipTop_RoundAnyRawFNToRecFN_5_DP_OP_38J27_122_1856_0_0
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/divSqrt/roundRawFNToRecFN/roundAnyRawFNToRecFN/add_x_6     496.7264     0.0     496.7264      0.0000 0.0000 ChipTop_RoundAnyRawFNToRecFN_5_DW01_inc_J184_0_0
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/divSqrt_1   21853.4587     1.1     211.4528      0.0000 0.0000 ChipTop_DivSqrtRecFN_small_1_0
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/divSqrt_1/divSqrtRecFNToRaw   15758.8636     0.8      53.8016      0.0000 0.0000 ChipTop_DivSqrtRecFNToRaw_small_1_0
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/divSqrt_1/divSqrtRecFNToRaw/divSqrtRawFN_   15705.0620     0.8    4754.5599   4824.6270 0.0000 ChipTop_DivSqrtRawFN_small_1_0
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/divSqrt_1/divSqrtRecFNToRaw/divSqrtRawFN_/DP_OP_50J32_122_2934     296.5344     0.0     296.5344      0.0000 0.0000 ChipTop_DivSqrtRawFN_small_1_DP_OP_50J32_122_2934_J32_0_0
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/divSqrt_1/divSqrtRecFNToRaw/divSqrtRawFN_/DP_OP_51J32_123_684    3442.0511     0.2    3442.0511      0.0000 0.0000 ChipTop_DivSqrtRawFN_small_1_DP_OP_51J32_123_684_J117_0_0
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/divSqrt_1/divSqrtRecFNToRaw/divSqrtRawFN_/clk_gate_cycleNum_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_DivSqrtRawFN_small_1_0
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/divSqrt_1/divSqrtRecFNToRaw/divSqrtRawFN_/clk_gate_fractB_Z_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_DivSqrtRawFN_small_1_3
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/divSqrt_1/divSqrtRecFNToRaw/divSqrtRawFN_/clk_gate_notZeroRem_Z_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_DivSqrtRawFN_small_1_1
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/divSqrt_1/divSqrtRecFNToRaw/divSqrtRawFN_/clk_gate_rem_Z_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_DivSqrtRawFN_small_1_2
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/divSqrt_1/divSqrtRecFNToRaw/divSqrtRawFN_/clk_gate_sExp_Z_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_DivSqrtRawFN_small_1_4
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/divSqrt_1/divSqrtRecFNToRaw/divSqrtRawFN_/clk_gate_sqrtOp_Z_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_DivSqrtRawFN_small_1_5
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/divSqrt_1/divSqrtRecFNToRaw/divSqrtRawFN_/sub_x_15    2274.6815     0.1    2274.6815      0.0000 0.0000 ChipTop_DivSqrtRawFN_small_1_DW01_sub_0_0
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/divSqrt_1/roundRawFNToRecFN    5883.1423     0.3       0.0000      0.0000 0.0000 ChipTop_RoundRawFNToRecFN_3_0
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/divSqrt_1/roundRawFNToRecFN/roundAnyRawFNToRecFN    5883.1423     0.3    4327.9007      0.0000 0.0000 ChipTop_RoundAnyRawFNToRecFN_4_0
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/divSqrt_1/roundRawFNToRecFN/roundAnyRawFNToRecFN/DP_OP_44J23_123_757     404.1376     0.0     404.1376      0.0000 0.0000 ChipTop_RoundAnyRawFNToRecFN_4_1_DP_OP_44J23_123_757_J280_0_0
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/divSqrt_1/roundRawFNToRecFN/roundAnyRawFNToRecFN/add_x_12    1151.1040     0.1    1151.1040      0.0000 0.0000 ChipTop_RoundAnyRawFNToRecFN_4_1_DW01_inc_J127_0_0
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/fp_decoder     185.1776     0.0     185.1776      0.0000 0.0000 ChipTop_FPUDecoder_0
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/fpiu   18724.2076     0.9    6268.5119   2783.9199 0.0000 ChipTop_FPToInt_0
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/fpiu/clk_gate_in_ren2_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_FPToInt_0
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/fpiu/conv    6931.6478     0.3    5611.6319      0.0000 0.0000 ChipTop_RecFNToIN_0
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/fpiu/conv/add_x_5    1320.0160     0.1    1320.0160      0.0000 0.0000 ChipTop_RecFNToIN_DW01_inc_0_0
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/fpiu/dcmp    1910.5824     0.1    1012.2208      0.0000 0.0000 ChipTop_CompareRecFN_0
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/fpiu/dcmp/lt_x_3     898.3616     0.0     898.3616      0.0000 0.0000 ChipTop_CompareRecFN_DW_cmp_J16_0_0
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/fpiu/narrow     810.7776     0.0     810.7776      0.0000 0.0000 ChipTop_RecFNToIN_1_0
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/fpmu    8172.8382     0.4    1241.1904   4123.9551 0.0000 ChipTop_FPToFP_0
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/fpmu/clk_gate_inPipe_bits_ren2_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_FPToFP_0
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/fpmu/clk_gate_io_out_b_data_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_FPToFP_1
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/fpmu/narrower    2770.1567     0.1      43.7920      0.0000 0.0000 ChipTop_RecFNToRecFN_0
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/fpmu/narrower/roundAnyRawFNToRecFN    2726.3647     0.1    1925.5968      0.0000 0.0000 ChipTop_RoundAnyRawFNToRecFN_3_0
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/fpmu/narrower/roundAnyRawFNToRecFN/DP_OP_30J25_123_8423     326.5632     0.0     326.5632      0.0000 0.0000 ChipTop_RoundAnyRawFNToRecFN_3_DP_OP_30J25_123_8423_1_0
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/fpmu/narrower/roundAnyRawFNToRecFN/add_x_6     474.2048     0.0     474.2048      0.0000 0.0000 ChipTop_RoundAnyRawFNToRecFN_3_DW01_inc_J160_0_0
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/ifpu   25640.8410     1.3    6608.8383   2762.6495 0.0000 ChipTop_IntToFP_0
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/ifpu/clk_gate_inPipe_bits_typeTagIn_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_IntToFP_0
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/ifpu/clk_gate_io_out_b_data_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_IntToFP_1
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/ifpu/i2f    7708.6430     0.4    5242.5279      0.0000 0.0000 ChipTop_INToRecFN_0
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/ifpu/i2f/roundAnyRawFNToRecFN    1136.0896     0.1     636.8608      0.0000 0.0000 ChipTop_RoundAnyRawFNToRecFN_1_0
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/ifpu/i2f/roundAnyRawFNToRecFN/add_x_1     499.2288     0.0     499.2288      0.0000 0.0000 ChipTop_RoundAnyRawFNToRecFN_1_DW01_inc_J270_0_0
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/ifpu/i2f/sub_x_1    1330.0256     0.1    1330.0256      0.0000 0.0000 ChipTop_INToRecFN_DW01_sub_J116_0_0
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/ifpu/i2f_1    8523.1742     0.4    5082.3743      0.0000 0.0000 ChipTop_INToRecFN_1_0
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/ifpu/i2f_1/roundAnyRawFNToRecFN    2113.2767     0.1     879.5936      0.0000 0.0000 ChipTop_RoundAnyRawFNToRecFN_2_0
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/ifpu/i2f_1/roundAnyRawFNToRecFN/add_x_1    1233.6832     0.1    1233.6832      0.0000 0.0000 ChipTop_RoundAnyRawFNToRecFN_2_DW01_inc_J208_0_0
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/ifpu/i2f_1/sub_x_1    1327.5232     0.1    1327.5232      0.0000 0.0000 ChipTop_INToRecFN_1_DW01_sub_J73_0_0
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/sfma   36004.5307     1.8     455.4368   2102.0159 0.0000 ChipTop_FPUFMAPipe_0
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/sfma/clk_gate_in_rm_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_FPUFMAPipe_0
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/sfma/fma   33428.3099     1.7      15.0144   3042.9183 0.0000 ChipTop_MulAddRecFNPipe_0
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/sfma/fma/DP_OP_3J22_122_7998   13885.8176     0.7   13885.8176      0.0000 0.0000 ChipTop_MulAddRecFNPipe_DP_OP_3J22_122_7998_J269_0_0
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/sfma/fma/clk_gate_mulAddRecFNToRaw_postMul_io_fromPreMul_b_isSigNaNAny_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_MulAddRecFNPipe_0
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/sfma/fma/clk_gate_roundRawFNToRecFN_io_invalidExc_b_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_MulAddRecFNPipe_1
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul    8451.8558     0.4    6620.0991      0.0000 0.0000 ChipTop_MulAddRecFNToRaw_postMul_0
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul/DP_OP_47_154_1476     277.7664     0.0     277.7664      0.0000 0.0000 ChipTop_MulAddRecFNToRaw_postMul_DP_OP_47_154_1476_2_0
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul/add_x_1     309.0464     0.0     309.0464      0.0000 0.0000 ChipTop_MulAddRecFNToRaw_postMul_DW01_inc_J16_0_0
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul/add_x_7    1244.9440     0.1    1244.9440      0.0000 0.0000 ChipTop_MulAddRecFNToRaw_postMul_DW01_add_0_0
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul    5122.4127     0.3    4076.4095      0.0000 0.0000 ChipTop_MulAddRecFNToRaw_preMul_0
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/DP_OP_27J21_122_3806    1046.0032     0.1    1046.0032      0.0000 0.0000 ChipTop_MulAddRecFNToRaw_preMul_DP_OP_27J21_122_3806_J105_0_0
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/sfma/fma/roundRawFNToRecFN    2872.7551     0.1       3.7536      0.0000 0.0000 ChipTop_RoundRawFNToRecFN_0
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN    2869.0015     0.1    2104.5184      0.0000 0.0000 ChipTop_RoundAnyRawFNToRecFN_1
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/DP_OP_38J27_122_1856     267.7568     0.0     267.7568      0.0000 0.0000 ChipTop_RoundAnyRawFNToRecFN_0_DP_OP_38J27_122_1856_0_0
system/tile_prci_domain/tile_reset_domain/tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/add_x_6     496.7264     0.0     496.7264      0.0000 0.0000 ChipTop_RoundAnyRawFNToRecFN_0_DW01_inc_J182_0_0
system/tile_prci_domain/tile_reset_domain/tile/frontend  168701.7945     8.4    4420.4895   2568.7136 0.0000 ChipTop_Frontend_0
system/tile_prci_domain/tile_reset_domain/tile/frontend/DP_OP_160_152_6898    3388.2496     0.2    3388.2496      0.0000 0.0000 ChipTop_Frontend_DP_OP_160_152_6898_1_0
system/tile_prci_domain/tile_reset_domain/tile/frontend/DP_OP_161_153_3381     359.0944     0.0     359.0944      0.0000 0.0000 ChipTop_Frontend_DP_OP_161_153_3381_2_0
system/tile_prci_domain/tile_reset_domain/tile/frontend/add_x_18     678.1504     0.0     678.1504      0.0000 0.0000 ChipTop_Frontend_DW01_add_0_0
system/tile_prci_domain/tile_reset_domain/tile/frontend/btb   73883.3582     3.7   32272.2011  40503.8452 0.0000 ChipTop_BTB_0
system/tile_prci_domain/tile_reset_domain/tile/frontend/btb/add_x_2752     112.6080     0.0     112.6080      0.0000 0.0000 ChipTop_BTB_DW01_inc_J7_0_0
system/tile_prci_domain/tile_reset_domain/tile/frontend/btb/clk_gate_count_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_BTB_9
system/tile_prci_domain/tile_reset_domain/tile/frontend/btb/clk_gate_history_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_BTB_11
system/tile_prci_domain/tile_reset_domain/tile/frontend/btb/clk_gate_isValid_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_BTB_0
system/tile_prci_domain/tile_reset_domain/tile/frontend/btb/clk_gate_nextPageRepl_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_BTB_16
system/tile_prci_domain/tile_reset_domain/tile/frontend/btb/clk_gate_pageValid_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_BTB_18
system/tile_prci_domain/tile_reset_domain/tile/frontend/btb/clk_gate_pages_0_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_BTB_24
system/tile_prci_domain/tile_reset_domain/tile/frontend/btb/clk_gate_pages_1_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_BTB_23
system/tile_prci_domain/tile_reset_domain/tile/frontend/btb/clk_gate_pages_2_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_BTB_22
system/tile_prci_domain/tile_reset_domain/tile/frontend/btb/clk_gate_pages_3_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_BTB_21
system/tile_prci_domain/tile_reset_domain/tile/frontend/btb/clk_gate_pages_4_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_BTB_20
system/tile_prci_domain/tile_reset_domain/tile/frontend/btb/clk_gate_pages_5_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_BTB_19
system/tile_prci_domain/tile_reset_domain/tile/frontend/btb/clk_gate_pos_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_BTB_8
system/tile_prci_domain/tile_reset_domain/tile/frontend/btb/clk_gate_r_btb_updatePipe_bits_prediction_entry_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_BTB_17
system/tile_prci_domain/tile_reset_domain/tile/frontend/btb/clk_gate_r_respPipe_bits_taken_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_BTB_12
system/tile_prci_domain/tile_reset_domain/tile/frontend/btb/clk_gate_reset_waddr_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_BTB_10
system/tile_prci_domain/tile_reset_domain/tile/frontend/btb/clk_gate_stack_0_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_BTB_7
system/tile_prci_domain/tile_reset_domain/tile/frontend/btb/clk_gate_stack_1_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_BTB_6
system/tile_prci_domain/tile_reset_domain/tile/frontend/btb/clk_gate_stack_2_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_BTB_5
system/tile_prci_domain/tile_reset_domain/tile/frontend/btb/clk_gate_stack_3_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_BTB_4
system/tile_prci_domain/tile_reset_domain/tile/frontend/btb/clk_gate_stack_4_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_BTB_3
system/tile_prci_domain/tile_reset_domain/tile/frontend/btb/clk_gate_stack_5_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_BTB_2
system/tile_prci_domain/tile_reset_domain/tile/frontend/btb/clk_gate_state_reg_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_BTB_15
system/tile_prci_domain/tile_reset_domain/tile/frontend/btb/clk_gate_state_reg_reg_0      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_BTB_14
system/tile_prci_domain/tile_reset_domain/tile/frontend/btb/clk_gate_state_reg_reg_1      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_BTB_13
system/tile_prci_domain/tile_reset_domain/tile/frontend/btb/clk_gate_table__reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_BTB_1
system/tile_prci_domain/tile_reset_domain/tile/frontend/btb/clk_gate_tgts_0_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_BTB_52
system/tile_prci_domain/tile_reset_domain/tile/frontend/btb/clk_gate_tgts_10_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_BTB_42
system/tile_prci_domain/tile_reset_domain/tile/frontend/btb/clk_gate_tgts_11_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_BTB_41
system/tile_prci_domain/tile_reset_domain/tile/frontend/btb/clk_gate_tgts_12_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_BTB_40
system/tile_prci_domain/tile_reset_domain/tile/frontend/btb/clk_gate_tgts_13_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_BTB_39
system/tile_prci_domain/tile_reset_domain/tile/frontend/btb/clk_gate_tgts_14_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_BTB_38
system/tile_prci_domain/tile_reset_domain/tile/frontend/btb/clk_gate_tgts_15_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_BTB_37
system/tile_prci_domain/tile_reset_domain/tile/frontend/btb/clk_gate_tgts_16_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_BTB_36
system/tile_prci_domain/tile_reset_domain/tile/frontend/btb/clk_gate_tgts_17_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_BTB_35
system/tile_prci_domain/tile_reset_domain/tile/frontend/btb/clk_gate_tgts_18_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_BTB_34
system/tile_prci_domain/tile_reset_domain/tile/frontend/btb/clk_gate_tgts_19_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_BTB_33
system/tile_prci_domain/tile_reset_domain/tile/frontend/btb/clk_gate_tgts_1_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_BTB_51
system/tile_prci_domain/tile_reset_domain/tile/frontend/btb/clk_gate_tgts_20_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_BTB_32
system/tile_prci_domain/tile_reset_domain/tile/frontend/btb/clk_gate_tgts_21_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_BTB_31
system/tile_prci_domain/tile_reset_domain/tile/frontend/btb/clk_gate_tgts_22_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_BTB_30
system/tile_prci_domain/tile_reset_domain/tile/frontend/btb/clk_gate_tgts_23_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_BTB_29
system/tile_prci_domain/tile_reset_domain/tile/frontend/btb/clk_gate_tgts_24_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_BTB_28
system/tile_prci_domain/tile_reset_domain/tile/frontend/btb/clk_gate_tgts_25_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_BTB_27
system/tile_prci_domain/tile_reset_domain/tile/frontend/btb/clk_gate_tgts_26_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_BTB_26
system/tile_prci_domain/tile_reset_domain/tile/frontend/btb/clk_gate_tgts_27_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_BTB_25
system/tile_prci_domain/tile_reset_domain/tile/frontend/btb/clk_gate_tgts_2_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_BTB_50
system/tile_prci_domain/tile_reset_domain/tile/frontend/btb/clk_gate_tgts_3_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_BTB_49
system/tile_prci_domain/tile_reset_domain/tile/frontend/btb/clk_gate_tgts_4_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_BTB_48
system/tile_prci_domain/tile_reset_domain/tile/frontend/btb/clk_gate_tgts_5_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_BTB_47
system/tile_prci_domain/tile_reset_domain/tile/frontend/btb/clk_gate_tgts_6_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_BTB_46
system/tile_prci_domain/tile_reset_domain/tile/frontend/btb/clk_gate_tgts_7_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_BTB_45
system/tile_prci_domain/tile_reset_domain/tile/frontend/btb/clk_gate_tgts_8_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_BTB_44
system/tile_prci_domain/tile_reset_domain/tile/frontend/btb/clk_gate_tgts_9_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_BTB_43
system/tile_prci_domain/tile_reset_domain/tile/frontend/clk_gate_s2_btb_resp_valid_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Frontend_2
system/tile_prci_domain/tile_reset_domain/tile/frontend/clk_gate_s2_partial_insn_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Frontend_1
system/tile_prci_domain/tile_reset_domain/tile/frontend/clk_gate_s2_pc_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Frontend_0
system/tile_prci_domain/tile_reset_domain/tile/frontend/fq   13958.3869     0.7    4855.9072   9008.6397 0.0000 ChipTop_ShiftQueue_0
system/tile_prci_domain/tile_reset_domain/tile/frontend/fq/clk_gate_elts_0_btb_taken_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ShiftQueue_0
system/tile_prci_domain/tile_reset_domain/tile/frontend/fq/clk_gate_elts_1_btb_taken_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ShiftQueue_4
system/tile_prci_domain/tile_reset_domain/tile/frontend/fq/clk_gate_elts_2_btb_taken_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ShiftQueue_3
system/tile_prci_domain/tile_reset_domain/tile/frontend/fq/clk_gate_elts_3_btb_taken_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ShiftQueue_2
system/tile_prci_domain/tile_reset_domain/tile/frontend/fq/clk_gate_elts_4_btb_taken_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ShiftQueue_1
system/tile_prci_domain/tile_reset_domain/tile/frontend/icache   19386.0924     1.0   10201.0335   8635.7821 0.0000 ChipTop_ICache_0
system/tile_prci_domain/tile_reset_domain/tile/frontend/icache/clk_gate_counter_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ICache_2
system/tile_prci_domain/tile_reset_domain/tile/frontend/icache/clk_gate_refill_paddr_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ICache_3
system/tile_prci_domain/tile_reset_domain/tile/frontend/icache/clk_gate_s2_tag_hit_0_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ICache_1
system/tile_prci_domain/tile_reset_domain/tile/frontend/icache/clk_gate_vb_array_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_ICache_0
system/tile_prci_domain/tile_reset_domain/tile/frontend/icache/data_arrays_0       0.0000     0.0       0.0000      0.0000 0.0000 ChipTop_data_arrays_0_0_0
system/tile_prci_domain/tile_reset_domain/tile/frontend/icache/data_arrays_1       0.0000     0.0       0.0000      0.0000 0.0000 ChipTop_data_arrays_0_0_1
system/tile_prci_domain/tile_reset_domain/tile/frontend/icache/repl_way_v0_prng     474.2048     0.0     131.3760    324.0608 0.0000 ChipTop_MaxPeriodFibonacciLFSR_1_1
system/tile_prci_domain/tile_reset_domain/tile/frontend/icache/repl_way_v0_prng/clk_gate_state_0_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_MaxPeriodFibonacciLFSR_1_0_1
system/tile_prci_domain/tile_reset_domain/tile/frontend/icache/tag_array       0.0000     0.0       0.0000      0.0000 0.0000 ChipTop_tag_array_0_0
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb   50002.9555     2.5   12992.4605  27029.6728 0.0000 ChipTop_TLB_1_0
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/clk_gate_r_refill_tag_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_1_2
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/clk_gate_sectored_entries_0_0_data_0_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_1_47
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/clk_gate_sectored_entries_0_0_data_1_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_1_46
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/clk_gate_sectored_entries_0_0_data_2_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_1_45
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/clk_gate_sectored_entries_0_0_data_3_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_1_44
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/clk_gate_sectored_entries_0_0_tag_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_1_0
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/clk_gate_sectored_entries_0_0_valid_0_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_1_43
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/clk_gate_sectored_entries_0_1_data_0_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_1_41
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/clk_gate_sectored_entries_0_1_data_1_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_1_40
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/clk_gate_sectored_entries_0_1_data_2_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_1_39
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/clk_gate_sectored_entries_0_1_data_3_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_1_38
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/clk_gate_sectored_entries_0_1_tag_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_1_42
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/clk_gate_sectored_entries_0_2_data_0_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_1_36
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/clk_gate_sectored_entries_0_2_data_1_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_1_35
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/clk_gate_sectored_entries_0_2_data_2_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_1_34
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/clk_gate_sectored_entries_0_2_data_3_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_1_33
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/clk_gate_sectored_entries_0_2_tag_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_1_37
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/clk_gate_sectored_entries_0_3_data_0_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_1_31
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/clk_gate_sectored_entries_0_3_data_1_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_1_30
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/clk_gate_sectored_entries_0_3_data_2_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_1_29
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/clk_gate_sectored_entries_0_3_data_3_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_1_28
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/clk_gate_sectored_entries_0_3_tag_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_1_32
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/clk_gate_sectored_entries_0_4_data_0_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_1_26
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/clk_gate_sectored_entries_0_4_data_1_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_1_25
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/clk_gate_sectored_entries_0_4_data_2_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_1_24
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/clk_gate_sectored_entries_0_4_data_3_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_1_23
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/clk_gate_sectored_entries_0_4_tag_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_1_27
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/clk_gate_sectored_entries_0_5_data_0_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_1_21
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/clk_gate_sectored_entries_0_5_data_1_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_1_20
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/clk_gate_sectored_entries_0_5_data_2_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_1_19
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/clk_gate_sectored_entries_0_5_data_3_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_1_18
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/clk_gate_sectored_entries_0_5_tag_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_1_22
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/clk_gate_sectored_entries_0_6_data_0_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_1_16
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/clk_gate_sectored_entries_0_6_data_1_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_1_15
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/clk_gate_sectored_entries_0_6_data_2_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_1_14
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/clk_gate_sectored_entries_0_6_data_3_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_1_13
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/clk_gate_sectored_entries_0_6_tag_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_1_17
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/clk_gate_sectored_entries_0_7_data_0_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_1_11
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/clk_gate_sectored_entries_0_7_data_1_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_1_10
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/clk_gate_sectored_entries_0_7_data_2_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_1_9
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/clk_gate_sectored_entries_0_7_data_3_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_1_8
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/clk_gate_sectored_entries_0_7_tag_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_1_12
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/clk_gate_special_entry_level_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_1_3
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/clk_gate_state_vec_0_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_1_1
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/clk_gate_superpage_entries_0_level_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_1_7
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/clk_gate_superpage_entries_1_level_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_1_6
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/clk_gate_superpage_entries_2_level_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_1_5
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/clk_gate_superpage_entries_3_level_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLB_1_4
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/entries_barrier      12.5120     0.0      12.5120      0.0000 0.0000 ChipTop_OptimizationBarrier_25
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/entries_barrier_1      13.7632     0.0      13.7632      0.0000 0.0000 ChipTop_OptimizationBarrier_24
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/entries_barrier_10      11.2608     0.0      11.2608      0.0000 0.0000 ChipTop_OptimizationBarrier_15
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/entries_barrier_11      11.2608     0.0      11.2608      0.0000 0.0000 ChipTop_OptimizationBarrier_14
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/entries_barrier_12      11.2608     0.0      11.2608      0.0000 0.0000 ChipTop_OptimizationBarrier_13
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/entries_barrier_2      12.5120     0.0      12.5120      0.0000 0.0000 ChipTop_OptimizationBarrier_23
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/entries_barrier_3      11.2608     0.0      11.2608      0.0000 0.0000 ChipTop_OptimizationBarrier_22
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/entries_barrier_4      13.7632     0.0      13.7632      0.0000 0.0000 ChipTop_OptimizationBarrier_21
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/entries_barrier_5      13.7632     0.0      13.7632      0.0000 0.0000 ChipTop_OptimizationBarrier_20
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/entries_barrier_6      12.5120     0.0      12.5120      0.0000 0.0000 ChipTop_OptimizationBarrier_19
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/entries_barrier_7      15.0144     0.0      15.0144      0.0000 0.0000 ChipTop_OptimizationBarrier_18
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/entries_barrier_8      11.2608     0.0      11.2608      0.0000 0.0000 ChipTop_OptimizationBarrier_17
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/entries_barrier_9      11.2608     0.0      11.2608      0.0000 0.0000 ChipTop_OptimizationBarrier_16
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/mpu_ppn_data_barrier      76.3232     0.0      76.3232      0.0000 0.0000 ChipTop_OptimizationBarrier_39
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/normal_entries_barrier       7.5072     0.0       7.5072      0.0000 0.0000 ChipTop_OptimizationBarrier_12
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/normal_entries_barrier_1       8.7584     0.0       8.7584      0.0000 0.0000 ChipTop_OptimizationBarrier_11
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/normal_entries_barrier_10       7.5072     0.0       7.5072      0.0000 0.0000 ChipTop_OptimizationBarrier_2
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/normal_entries_barrier_11       7.5072     0.0       7.5072      0.0000 0.0000 ChipTop_OptimizationBarrier_1
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/normal_entries_barrier_2       7.5072     0.0       7.5072      0.0000 0.0000 ChipTop_OptimizationBarrier_10
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/normal_entries_barrier_3       7.5072     0.0       7.5072      0.0000 0.0000 ChipTop_OptimizationBarrier_9
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/normal_entries_barrier_4       8.7584     0.0       8.7584      0.0000 0.0000 ChipTop_OptimizationBarrier_8
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/normal_entries_barrier_5       7.5072     0.0       7.5072      0.0000 0.0000 ChipTop_OptimizationBarrier_7
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/normal_entries_barrier_6       8.7584     0.0       8.7584      0.0000 0.0000 ChipTop_OptimizationBarrier_6
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/normal_entries_barrier_7       8.7584     0.0       8.7584      0.0000 0.0000 ChipTop_OptimizationBarrier_5
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/normal_entries_barrier_8       7.5072     0.0       7.5072      0.0000 0.0000 ChipTop_OptimizationBarrier_4
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/normal_entries_barrier_9       7.5072     0.0       7.5072      0.0000 0.0000 ChipTop_OptimizationBarrier_3
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/pmp    7736.1695     0.4    3844.9376      0.0000 0.0000 ChipTop_PMPChecker_2_0
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/pmp/lt_x_13     482.9632     0.0     482.9632      0.0000 0.0000 ChipTop_PMPChecker_2_DW_cmp_J22_4_0
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/pmp/lt_x_18     494.2240     0.0     494.2240      0.0000 0.0000 ChipTop_PMPChecker_2_DW_cmp_J22_3_0
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/pmp/lt_x_2     482.9632     0.0     482.9632      0.0000 0.0000 ChipTop_PMPChecker_2_DW_cmp_J22_7_0
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/pmp/lt_x_23     482.9632     0.0     482.9632      0.0000 0.0000 ChipTop_PMPChecker_2_DW_cmp_J22_2_0
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/pmp/lt_x_28     494.2240     0.0     494.2240      0.0000 0.0000 ChipTop_PMPChecker_2_DW_cmp_J22_1_0
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/pmp/lt_x_3     482.9632     0.0     482.9632      0.0000 0.0000 ChipTop_PMPChecker_2_DW_cmp_J22_6_0
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/pmp/lt_x_33     485.4656     0.0     485.4656      0.0000 0.0000 ChipTop_PMPChecker_2_DW_cmp_J22_0_0
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/pmp/lt_x_8     485.4656     0.0     485.4656      0.0000 0.0000 ChipTop_PMPChecker_2_DW_cmp_J22_5_0
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/ppn_data_barrier      75.0720     0.0      75.0720      0.0000 0.0000 ChipTop_OptimizationBarrier_38
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/ppn_data_barrier_1      81.3280     0.0      81.3280      0.0000 0.0000 ChipTop_OptimizationBarrier_37
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/ppn_data_barrier_10      75.0720     0.0      75.0720      0.0000 0.0000 ChipTop_OptimizationBarrier_28
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/ppn_data_barrier_11      75.0720     0.0      75.0720      0.0000 0.0000 ChipTop_OptimizationBarrier_27
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/ppn_data_barrier_12      75.0720     0.0      75.0720      0.0000 0.0000 ChipTop_OptimizationBarrier_26
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/ppn_data_barrier_2      75.0720     0.0      75.0720      0.0000 0.0000 ChipTop_OptimizationBarrier_36
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/ppn_data_barrier_3      75.0720     0.0      75.0720      0.0000 0.0000 ChipTop_OptimizationBarrier_35
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/ppn_data_barrier_4      82.5792     0.0      82.5792      0.0000 0.0000 ChipTop_OptimizationBarrier_34
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/ppn_data_barrier_5      82.5792     0.0      82.5792      0.0000 0.0000 ChipTop_OptimizationBarrier_33
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/ppn_data_barrier_6      83.8304     0.0      83.8304      0.0000 0.0000 ChipTop_OptimizationBarrier_32
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/ppn_data_barrier_7      80.0768     0.0      80.0768      0.0000 0.0000 ChipTop_OptimizationBarrier_31
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/ppn_data_barrier_8      75.0720     0.0      75.0720      0.0000 0.0000 ChipTop_OptimizationBarrier_30
system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/ppn_data_barrier_9      75.0720     0.0      75.0720      0.0000 0.0000 ChipTop_OptimizationBarrier_29
system/tile_prci_domain/tile_reset_domain/tile/intXbar      25.0240     0.0      25.0240      0.0000 0.0000 ChipTop_IntXbar_1_0
system/tile_prci_domain/tile_reset_domain/tile/ptw  124066.4868     6.2   68194.1525  52753.0928 0.0000 ChipTop_PTW_0
system/tile_prci_domain/tile_reset_domain/tile/ptw/arb     280.2688     0.0     280.2688      0.0000 0.0000 ChipTop_Arbiter_0
system/tile_prci_domain/tile_reset_domain/tile/ptw/clk_gate_g_0_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_PTW_3
system/tile_prci_domain/tile_reset_domain/tile/ptw/clk_gate_r_1_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_PTW_1
system/tile_prci_domain/tile_reset_domain/tile/ptw/clk_gate_r_pte_d_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_PTW_2_3_0
system/tile_prci_domain/tile_reset_domain/tile/ptw/clk_gate_r_pte_ppn_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_PTW_14
system/tile_prci_domain/tile_reset_domain/tile/ptw/clk_gate_r_pte_ppn_reg_0      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_PTW_0_1_0
system/tile_prci_domain/tile_reset_domain/tile/ptw/clk_gate_r_pte_ppn_reg_1      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_PTW_1_2_0
system/tile_prci_domain/tile_reset_domain/tile/ptw/clk_gate_r_req_addr_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_PTW_0
system/tile_prci_domain/tile_reset_domain/tile/ptw/clk_gate_state_reg_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_PTW_13
system/tile_prci_domain/tile_reset_domain/tile/ptw/clk_gate_tags_0_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_PTW_11
system/tile_prci_domain/tile_reset_domain/tile/ptw/clk_gate_tags_1_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_PTW_10
system/tile_prci_domain/tile_reset_domain/tile/ptw/clk_gate_tags_2_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_PTW_9
system/tile_prci_domain/tile_reset_domain/tile/ptw/clk_gate_tags_3_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_PTW_8
system/tile_prci_domain/tile_reset_domain/tile/ptw/clk_gate_tags_4_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_PTW_7
system/tile_prci_domain/tile_reset_domain/tile/ptw/clk_gate_tags_5_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_PTW_6
system/tile_prci_domain/tile_reset_domain/tile/ptw/clk_gate_tags_6_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_PTW_5
system/tile_prci_domain/tile_reset_domain/tile/ptw/clk_gate_tags_7_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_PTW_4
system/tile_prci_domain/tile_reset_domain/tile/ptw/clk_gate_valid_1_0_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_PTW_2
system/tile_prci_domain/tile_reset_domain/tile/ptw/clk_gate_valid_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_PTW_12
system/tile_prci_domain/tile_reset_domain/tile/ptw/l2_tlb_ram       0.0000     0.0       0.0000      0.0000 0.0000 ChipTop_l2_tlb_ram_0
system/tile_prci_domain/tile_reset_domain/tile/ptw/lt_x_101     306.5440     0.0     306.5440      0.0000 0.0000 ChipTop_PTW_DW_cmp_J2_12_0
system/tile_prci_domain/tile_reset_domain/tile/ptw/lt_x_110     306.5440     0.0     306.5440      0.0000 0.0000 ChipTop_PTW_DW_cmp_J2_10_0
system/tile_prci_domain/tile_reset_domain/tile/ptw/lt_x_119     306.5440     0.0     306.5440      0.0000 0.0000 ChipTop_PTW_DW_cmp_J2_8_0
system/tile_prci_domain/tile_reset_domain/tile/ptw/lt_x_128     306.5440     0.0     306.5440      0.0000 0.0000 ChipTop_PTW_DW_cmp_J2_6_0
system/tile_prci_domain/tile_reset_domain/tile/ptw/lt_x_137     306.5440     0.0     306.5440      0.0000 0.0000 ChipTop_PTW_DW_cmp_J2_4_0
system/tile_prci_domain/tile_reset_domain/tile/ptw/lt_x_146     306.5440     0.0     306.5440      0.0000 0.0000 ChipTop_PTW_DW_cmp_J2_2_0
system/tile_prci_domain/tile_reset_domain/tile/ptw/lt_x_155     306.5440     0.0     306.5440      0.0000 0.0000 ChipTop_PTW_DW_cmp_J2_0_0
system/tile_prci_domain/tile_reset_domain/tile/ptw/lt_x_92     306.5440     0.0     306.5440      0.0000 0.0000 ChipTop_PTW_DW_cmp_J2_14_0
system/tile_prci_domain/tile_reset_domain/tile/ptw/r_pte_barrier      37.5360     0.0      37.5360      0.0000 0.0000 ChipTop_OptimizationBarrier_118_0
system/tile_prci_domain/tile_reset_domain/tile/ptw/state_barrier      11.2608     0.0      11.2608      0.0000 0.0000 ChipTop_OptimizationBarrier_117_0
system/tile_prci_domain/tile_reset_domain/tile/respArb     523.0016     0.0     502.9824     20.0192 0.0000 ChipTop_RRArbiter_0
system/tile_prci_domain/tile_reset_domain/tile/respArb_io_in_0_q     441.6736     0.0     136.3808    267.7568 0.0000 ChipTop_Queue_32_1
system/tile_prci_domain/tile_reset_domain/tile/respArb_io_in_0_q/clk_gate_ram_rd_reg_0_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_32_0_0
system/tile_prci_domain/tile_reset_domain/tile/respArb_io_in_0_q/clk_gate_ram_rd_reg_1_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_32_0_3
system/tile_prci_domain/tile_reset_domain/tile/respArb_io_in_1_q    3592.1951     0.2     731.9520   2822.7071 0.0000 ChipTop_Queue_32_0
system/tile_prci_domain/tile_reset_domain/tile/respArb_io_in_1_q/clk_gate_ram_rd_reg_0_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_32_0_2
system/tile_prci_domain/tile_reset_domain/tile/respArb_io_in_1_q/clk_gate_ram_rd_reg_1_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_Queue_32_0_1
system/tile_prci_domain/tile_reset_domain/tile/rng     364.0992     0.0     243.9840    120.1152 0.0000 ChipTop_RNGAccel_0
system/tile_prci_domain/tile_reset_domain/tile/tlMasterXbar    2408.5600     0.1    2188.3488    220.2112 0.0000 ChipTop_TLXbar_7_0
system/uartClockDomainWrapper      127004.3036      6.3      206.4480       0.0000  0.0000  ChipTop_ClockSinkDomain_3_0
system/uartClockDomainWrapper/uart_0  126797.8556     6.3    1281.2288    780.7488  0.0000  ChipTop_TLUART_0
system/uartClockDomainWrapper/uart_0/buffer     484.2144     0.0     484.2144      0.0000 0.0000 ChipTop_TLBuffer_20_0
system/uartClockDomainWrapper/uart_0/clk_gate_div_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLUART_0
system/uartClockDomainWrapper/uart_0/clk_gate_rxwm_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLUART_1
system/uartClockDomainWrapper/uart_0/clk_gate_txwm_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_TLUART_2
system/uartClockDomainWrapper/uart_0/intsource      32.5312     0.0       3.7536      0.0000 0.0000 ChipTop_IntSyncCrossingSource_1_1
system/uartClockDomainWrapper/uart_0/intsource/reg_      28.7776     0.0       3.7536     25.0240 0.0000 ChipTop_AsyncResetRegVec_w1_i0_1
system/uartClockDomainWrapper/uart_0/rxm    1410.1024     0.1     431.6640    720.6912 0.0000 ChipTop_UARTRx_0
system/uartClockDomainWrapper/uart_0/rxm/clk_gate_data_count_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_UARTRx_3
system/uartClockDomainWrapper/uart_0/rxm/clk_gate_prescaler_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_UARTRx_0
system/uartClockDomainWrapper/uart_0/rxm/clk_gate_sample_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_UARTRx_2
system/uartClockDomainWrapper/uart_0/rxm/clk_gate_shifter_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_UARTRx_1
system/uartClockDomainWrapper/uart_0/rxm/sub_x_4     182.6752     0.0     182.6752      0.0000 0.0000 ChipTop_UARTRx_DW01_sub_J29_0_0
system/uartClockDomainWrapper/uart_0/rxq   59738.5423     3.0   13122.5853  41340.8979 0.0000 ChipTop_QueueCompatibility_4_0
system/uartClockDomainWrapper/uart_0/rxq/add_x_2      87.5840     0.0      87.5840      0.0000 0.0000 ChipTop_QueueCompatibility_4_0_DW01_inc_J19_1_1
system/uartClockDomainWrapper/uart_0/rxq/add_x_3      87.5840     0.0      87.5840      0.0000 0.0000 ChipTop_QueueCompatibility_4_0_DW01_inc_J19_0_1
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_deq_ptr_value_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_1
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_enq_ptr_value_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_2
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_0_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_258
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_100_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_158
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_101_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_157
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_102_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_156
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_103_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_155
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_104_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_154
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_105_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_153
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_106_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_152
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_107_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_151
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_108_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_150
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_109_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_149
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_10_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_248
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_110_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_148
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_111_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_147
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_112_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_146
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_113_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_145
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_114_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_144
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_115_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_143
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_116_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_142
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_117_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_141
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_118_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_140
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_119_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_139
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_11_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_247
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_120_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_138
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_121_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_137
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_122_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_136
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_123_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_135
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_124_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_134
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_125_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_133
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_126_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_132
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_127_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_131
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_128_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_130
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_129_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_129
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_12_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_246
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_130_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_128
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_131_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_127
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_132_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_126
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_133_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_125
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_134_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_124
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_135_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_123
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_136_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_122
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_137_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_121
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_138_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_120
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_139_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_119
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_13_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_245
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_140_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_118
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_141_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_117
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_142_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_116
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_143_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_115
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_144_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_114
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_145_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_113
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_146_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_112
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_147_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_111
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_148_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_110
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_149_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_109
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_14_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_244
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_150_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_108
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_151_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_107
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_152_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_106
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_153_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_105
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_154_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_104
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_155_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_103
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_156_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_102
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_157_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_101
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_158_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_100
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_159_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_99
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_15_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_243
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_160_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_98
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_161_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_97
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_162_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_96
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_163_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_95
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_164_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_94
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_165_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_93
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_166_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_92
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_167_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_91
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_168_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_90
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_169_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_89
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_16_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_242
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_170_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_88
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_171_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_87
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_172_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_86
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_173_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_85
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_174_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_84
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_175_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_83
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_176_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_82
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_177_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_81
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_178_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_80
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_179_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_79
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_17_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_241
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_180_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_78
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_181_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_77
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_182_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_76
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_183_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_75
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_184_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_74
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_185_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_73
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_186_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_72
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_187_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_71
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_188_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_70
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_189_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_69
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_18_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_240
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_190_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_68
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_191_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_67
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_192_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_66
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_193_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_65
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_194_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_64
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_195_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_63
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_196_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_62
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_197_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_61
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_198_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_60
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_199_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_59
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_19_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_239
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_1_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_257
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_200_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_58
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_201_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_57
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_202_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_56
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_203_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_55
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_204_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_54
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_205_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_53
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_206_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_52
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_207_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_51
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_208_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_50
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_209_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_49
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_20_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_238
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_210_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_48
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_211_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_47
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_212_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_46
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_213_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_45
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_214_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_44
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_215_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_43
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_216_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_42
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_217_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_41
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_218_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_40
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_219_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_39
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_21_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_237
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_220_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_38
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_221_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_37
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_222_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_36
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_223_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_35
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_224_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_34
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_225_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_33
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_226_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_32
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_227_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_31
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_228_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_30
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_229_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_29
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_22_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_236
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_230_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_28
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_231_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_27
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_232_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_26
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_233_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_25
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_234_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_24
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_235_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_23
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_236_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_22
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_237_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_21
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_238_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_20
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_239_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_19
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_23_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_235
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_240_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_18
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_241_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_17
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_242_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_16
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_243_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_15
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_244_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_14
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_245_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_13
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_246_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_12
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_247_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_11
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_248_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_10
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_249_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_9
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_24_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_234
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_250_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_8
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_251_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_7
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_252_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_6
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_253_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_5
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_254_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_4
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_255_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_3
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_25_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_233
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_26_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_232
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_27_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_231
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_28_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_230
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_29_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_229
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_2_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_256
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_30_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_228
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_31_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_227
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_32_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_226
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_33_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_225
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_34_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_224
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_35_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_223
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_36_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_222
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_37_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_221
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_38_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_220
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_39_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_219
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_3_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_255
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_40_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_218
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_41_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_217
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_42_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_216
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_43_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_215
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_44_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_214
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_45_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_213
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_46_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_212
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_47_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_211
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_48_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_210
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_49_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_209
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_4_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_254
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_50_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_208
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_51_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_207
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_52_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_206
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_53_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_205
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_54_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_204
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_55_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_203
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_56_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_202
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_57_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_201
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_58_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_200
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_59_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_199
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_5_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_253
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_60_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_198
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_61_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_197
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_62_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_196
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_63_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_195
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_64_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_194
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_65_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_193
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_66_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_192
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_67_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_191
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_68_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_190
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_69_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_189
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_6_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_252
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_70_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_188
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_71_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_187
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_72_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_186
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_73_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_185
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_74_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_184
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_75_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_183
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_76_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_182
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_77_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_181
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_78_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_180
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_79_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_179
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_7_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_251
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_80_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_178
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_81_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_177
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_82_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_176
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_83_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_175
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_84_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_174
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_85_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_173
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_86_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_172
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_87_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_171
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_88_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_170
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_89_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_169
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_8_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_250
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_90_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_168
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_91_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_167
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_92_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_166
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_93_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_165
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_94_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_164
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_95_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_163
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_96_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_162
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_97_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_161
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_98_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_160
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_99_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_159
system/uartClockDomainWrapper/uart_0/rxq/clk_gate_ram_reg_9_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_249
system/uartClockDomainWrapper/uart_0/rxq/sub_x_4     257.7472     0.0     257.7472      0.0000 0.0000 ChipTop_QueueCompatibility_4_0_DW01_sub_J19_0_1
system/uartClockDomainWrapper/uart_0/txm    1397.5904     0.1     533.0112    600.5760 0.0000 ChipTop_UARTTx_0
system/uartClockDomainWrapper/uart_0/txm/clk_gate_counter_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_UARTTx_2
system/uartClockDomainWrapper/uart_0/txm/clk_gate_prescaler_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_UARTTx_0
system/uartClockDomainWrapper/uart_0/txm/clk_gate_shifter_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_UARTTx_1
system/uartClockDomainWrapper/uart_0/txm/sub_x_1     207.6992     0.0     207.6992      0.0000 0.0000 ChipTop_UARTTx_DW01_dec_J16_0_0
system/uartClockDomainWrapper/uart_0/txq   61616.5934     3.1   14963.1004  41339.6467 0.0000 ChipTop_QueueCompatibility_4_1
system/uartClockDomainWrapper/uart_0/txq/add_x_2      87.5840     0.0      87.5840      0.0000 0.0000 ChipTop_QueueCompatibility_4_0_DW01_inc_J19_1_0
system/uartClockDomainWrapper/uart_0/txq/add_x_3      87.5840     0.0      87.5840      0.0000 0.0000 ChipTop_QueueCompatibility_4_0_DW01_inc_J19_0_0
system/uartClockDomainWrapper/uart_0/txq/clk_gate_deq_ptr_value_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_259
system/uartClockDomainWrapper/uart_0/txq/clk_gate_enq_ptr_value_reg      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_260
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_0_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_0
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_100_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_416
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_101_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_415
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_102_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_414
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_103_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_413
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_104_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_412
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_105_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_411
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_106_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_410
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_107_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_409
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_108_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_408
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_109_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_407
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_10_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_506
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_110_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_406
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_111_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_405
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_112_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_404
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_113_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_403
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_114_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_402
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_115_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_401
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_116_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_400
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_117_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_399
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_118_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_398
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_119_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_397
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_11_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_505
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_120_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_396
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_121_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_395
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_122_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_394
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_123_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_393
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_124_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_392
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_125_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_391
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_126_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_390
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_127_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_389
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_128_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_388
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_129_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_387
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_12_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_504
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_130_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_386
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_131_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_385
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_132_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_384
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_133_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_383
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_134_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_382
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_135_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_381
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_136_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_380
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_137_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_379
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_138_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_378
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_139_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_377
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_13_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_503
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_140_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_376
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_141_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_375
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_142_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_374
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_143_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_373
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_144_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_372
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_145_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_371
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_146_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_370
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_147_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_369
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_148_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_368
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_149_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_367
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_14_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_502
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_150_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_366
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_151_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_365
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_152_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_364
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_153_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_363
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_154_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_362
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_155_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_361
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_156_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_360
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_157_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_359
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_158_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_358
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_159_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_357
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_15_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_501
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_160_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_356
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_161_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_355
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_162_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_354
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_163_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_353
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_164_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_352
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_165_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_351
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_166_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_350
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_167_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_349
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_168_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_348
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_169_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_347
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_16_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_500
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_170_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_346
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_171_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_345
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_172_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_344
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_173_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_343
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_174_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_342
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_175_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_341
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_176_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_340
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_177_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_339
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_178_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_338
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_179_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_337
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_17_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_499
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_180_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_336
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_181_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_335
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_182_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_334
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_183_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_333
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_184_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_332
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_185_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_331
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_186_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_330
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_187_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_329
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_188_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_328
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_189_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_327
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_18_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_498
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_190_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_326
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_191_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_325
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_192_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_324
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_193_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_323
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_194_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_322
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_195_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_321
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_196_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_320
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_197_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_319
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_198_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_318
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_199_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_317
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_19_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_497
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_1_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_515
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_200_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_316
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_201_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_315
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_202_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_314
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_203_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_313
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_204_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_312
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_205_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_311
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_206_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_310
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_207_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_309
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_208_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_308
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_209_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_307
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_20_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_496
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_210_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_306
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_211_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_305
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_212_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_304
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_213_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_303
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_214_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_302
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_215_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_301
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_216_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_300
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_217_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_299
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_218_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_298
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_219_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_297
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_21_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_495
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_220_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_296
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_221_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_295
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_222_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_294
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_223_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_293
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_224_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_292
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_225_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_291
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_226_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_290
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_227_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_289
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_228_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_288
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_229_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_287
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_22_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_494
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_230_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_286
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_231_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_285
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_232_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_284
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_233_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_283
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_234_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_282
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_235_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_281
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_236_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_280
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_237_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_279
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_238_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_278
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_239_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_277
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_23_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_493
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_240_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_276
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_241_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_275
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_242_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_274
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_243_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_273
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_244_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_272
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_245_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_271
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_246_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_270
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_247_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_269
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_248_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_268
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_249_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_267
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_24_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_492
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_250_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_266
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_251_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_265
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_252_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_264
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_253_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_263
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_254_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_262
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_255_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_261
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_25_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_491
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_26_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_490
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_27_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_489
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_28_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_488
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_29_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_487
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_2_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_514
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_30_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_486
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_31_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_485
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_32_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_484
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_33_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_483
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_34_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_482
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_35_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_481
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_36_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_480
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_37_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_479
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_38_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_478
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_39_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_477
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_3_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_513
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_40_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_476
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_41_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_475
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_42_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_474
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_43_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_473
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_44_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_472
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_45_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_471
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_46_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_470
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_47_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_469
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_48_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_468
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_49_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_467
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_4_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_512
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_50_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_466
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_51_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_465
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_52_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_464
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_53_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_463
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_54_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_462
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_55_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_461
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_56_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_460
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_57_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_459
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_58_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_458
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_59_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_457
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_5_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_511
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_60_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_456
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_61_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_455
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_62_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_454
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_63_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_453
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_64_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_452
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_65_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_451
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_66_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_450
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_67_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_449
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_68_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_448
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_69_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_447
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_6_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_510
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_70_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_446
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_71_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_445
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_72_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_444
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_73_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_443
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_74_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_442
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_75_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_441
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_76_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_440
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_77_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_439
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_78_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_438
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_79_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_437
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_7_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_509
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_80_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_436
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_81_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_435
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_82_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_434
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_83_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_433
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_84_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_432
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_85_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_431
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_86_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_430
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_87_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_429
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_88_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_428
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_89_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_427
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_8_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_508
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_90_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_426
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_91_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_425
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_92_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_424
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_93_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_423
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_94_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_422
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_95_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_421
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_96_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_420
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_97_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_419
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_98_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_418
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_99_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_417
system/uartClockDomainWrapper/uart_0/txq/clk_gate_ram_reg_9_      18.7680     0.0       0.0000     18.7680 0.0000 ChipTop_SNPS_CLOCK_GATE_HIGH_QueueCompatibility_4_0_507
system/uartClockDomainWrapper/uart_0/txq/sub_x_4     296.5344     0.0     296.5344      0.0000 0.0000 ChipTop_QueueCompatibility_4_0_DW01_sub_J19_0_0
--------------------------------  ------------  -------  ------------  -----------  ------  --------------------------------------------------------------
Total                                                    1109087.4349  893745.8978  0.0000

1
