INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_timescale.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/new/disp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module disp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_acc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oc8051_acc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oc8051_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_alu_src_sel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oc8051_alu_src_sel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_b_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oc8051_b_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_comp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oc8051_comp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_cy_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oc8051_cy_select
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oc8051_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_divide.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oc8051_divide
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_dptr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oc8051_dptr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/new/oc8051_fpga_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oc8051_fpga_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_indi_addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oc8051_indi_addr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oc8051_int
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_memory_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oc8051_memory_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oc8051_multiply
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_ports.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oc8051_ports
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_psw.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oc8051_psw
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_ram_256x8_two_bist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oc8051_ram_256x8_two_bist
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_ram_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oc8051_ram_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oc8051_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_sfr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oc8051_sfr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_sp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oc8051_sp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_tc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oc8051_tc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_tc2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oc8051_tc2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oc8051_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oc8051_uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/new/oc8051_xrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oc8051_xrom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sim_1/imports/new/oc8051_fpga_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oc8051_fpga_top_tb
