
adc_pwm_dma.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003450  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000001c  08003510  08003510  00013510  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800352c  0800352c  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  0800352c  0800352c  0001352c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003534  08003534  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003534  08003534  00013534  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003538  08003538  00013538  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  0800353c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000154  2000000c  08003548  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000160  08003548  00020160  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008d3f  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000186b  00000000  00000000  00028d73  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000978  00000000  00000000  0002a5e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000008b0  00000000  00000000  0002af58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00013184  00000000  00000000  0002b808  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000a2f8  00000000  00000000  0003e98c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000786cf  00000000  00000000  00048c84  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000c1353  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000021cc  00000000  00000000  000c13a4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080034f8 	.word	0x080034f8

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	080034f8 	.word	0x080034f8

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <__aeabi_uldivmod>:
 8000220:	2b00      	cmp	r3, #0
 8000222:	d111      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000224:	2a00      	cmp	r2, #0
 8000226:	d10f      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000228:	2900      	cmp	r1, #0
 800022a:	d100      	bne.n	800022e <__aeabi_uldivmod+0xe>
 800022c:	2800      	cmp	r0, #0
 800022e:	d002      	beq.n	8000236 <__aeabi_uldivmod+0x16>
 8000230:	2100      	movs	r1, #0
 8000232:	43c9      	mvns	r1, r1
 8000234:	0008      	movs	r0, r1
 8000236:	b407      	push	{r0, r1, r2}
 8000238:	4802      	ldr	r0, [pc, #8]	; (8000244 <__aeabi_uldivmod+0x24>)
 800023a:	a102      	add	r1, pc, #8	; (adr r1, 8000244 <__aeabi_uldivmod+0x24>)
 800023c:	1840      	adds	r0, r0, r1
 800023e:	9002      	str	r0, [sp, #8]
 8000240:	bd03      	pop	{r0, r1, pc}
 8000242:	46c0      	nop			; (mov r8, r8)
 8000244:	ffffffd9 	.word	0xffffffd9
 8000248:	b403      	push	{r0, r1}
 800024a:	4668      	mov	r0, sp
 800024c:	b501      	push	{r0, lr}
 800024e:	9802      	ldr	r0, [sp, #8]
 8000250:	f000 f834 	bl	80002bc <__udivmoddi4>
 8000254:	9b01      	ldr	r3, [sp, #4]
 8000256:	469e      	mov	lr, r3
 8000258:	b002      	add	sp, #8
 800025a:	bc0c      	pop	{r2, r3}
 800025c:	4770      	bx	lr
 800025e:	46c0      	nop			; (mov r8, r8)

08000260 <__aeabi_lmul>:
 8000260:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000262:	46ce      	mov	lr, r9
 8000264:	4647      	mov	r7, r8
 8000266:	b580      	push	{r7, lr}
 8000268:	0007      	movs	r7, r0
 800026a:	4699      	mov	r9, r3
 800026c:	0c3b      	lsrs	r3, r7, #16
 800026e:	469c      	mov	ip, r3
 8000270:	0413      	lsls	r3, r2, #16
 8000272:	0c1b      	lsrs	r3, r3, #16
 8000274:	001d      	movs	r5, r3
 8000276:	000e      	movs	r6, r1
 8000278:	4661      	mov	r1, ip
 800027a:	0400      	lsls	r0, r0, #16
 800027c:	0c14      	lsrs	r4, r2, #16
 800027e:	0c00      	lsrs	r0, r0, #16
 8000280:	4345      	muls	r5, r0
 8000282:	434b      	muls	r3, r1
 8000284:	4360      	muls	r0, r4
 8000286:	4361      	muls	r1, r4
 8000288:	18c0      	adds	r0, r0, r3
 800028a:	0c2c      	lsrs	r4, r5, #16
 800028c:	1820      	adds	r0, r4, r0
 800028e:	468c      	mov	ip, r1
 8000290:	4283      	cmp	r3, r0
 8000292:	d903      	bls.n	800029c <__aeabi_lmul+0x3c>
 8000294:	2380      	movs	r3, #128	; 0x80
 8000296:	025b      	lsls	r3, r3, #9
 8000298:	4698      	mov	r8, r3
 800029a:	44c4      	add	ip, r8
 800029c:	4649      	mov	r1, r9
 800029e:	4379      	muls	r1, r7
 80002a0:	4372      	muls	r2, r6
 80002a2:	0c03      	lsrs	r3, r0, #16
 80002a4:	4463      	add	r3, ip
 80002a6:	042d      	lsls	r5, r5, #16
 80002a8:	0c2d      	lsrs	r5, r5, #16
 80002aa:	18c9      	adds	r1, r1, r3
 80002ac:	0400      	lsls	r0, r0, #16
 80002ae:	1940      	adds	r0, r0, r5
 80002b0:	1889      	adds	r1, r1, r2
 80002b2:	bcc0      	pop	{r6, r7}
 80002b4:	46b9      	mov	r9, r7
 80002b6:	46b0      	mov	r8, r6
 80002b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80002ba:	46c0      	nop			; (mov r8, r8)

080002bc <__udivmoddi4>:
 80002bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002be:	4657      	mov	r7, sl
 80002c0:	464e      	mov	r6, r9
 80002c2:	4645      	mov	r5, r8
 80002c4:	46de      	mov	lr, fp
 80002c6:	b5e0      	push	{r5, r6, r7, lr}
 80002c8:	0004      	movs	r4, r0
 80002ca:	000d      	movs	r5, r1
 80002cc:	4692      	mov	sl, r2
 80002ce:	4699      	mov	r9, r3
 80002d0:	b083      	sub	sp, #12
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d830      	bhi.n	8000338 <__udivmoddi4+0x7c>
 80002d6:	d02d      	beq.n	8000334 <__udivmoddi4+0x78>
 80002d8:	4649      	mov	r1, r9
 80002da:	4650      	mov	r0, sl
 80002dc:	f000 f8ba 	bl	8000454 <__clzdi2>
 80002e0:	0029      	movs	r1, r5
 80002e2:	0006      	movs	r6, r0
 80002e4:	0020      	movs	r0, r4
 80002e6:	f000 f8b5 	bl	8000454 <__clzdi2>
 80002ea:	1a33      	subs	r3, r6, r0
 80002ec:	4698      	mov	r8, r3
 80002ee:	3b20      	subs	r3, #32
 80002f0:	469b      	mov	fp, r3
 80002f2:	d433      	bmi.n	800035c <__udivmoddi4+0xa0>
 80002f4:	465a      	mov	r2, fp
 80002f6:	4653      	mov	r3, sl
 80002f8:	4093      	lsls	r3, r2
 80002fa:	4642      	mov	r2, r8
 80002fc:	001f      	movs	r7, r3
 80002fe:	4653      	mov	r3, sl
 8000300:	4093      	lsls	r3, r2
 8000302:	001e      	movs	r6, r3
 8000304:	42af      	cmp	r7, r5
 8000306:	d83a      	bhi.n	800037e <__udivmoddi4+0xc2>
 8000308:	42af      	cmp	r7, r5
 800030a:	d100      	bne.n	800030e <__udivmoddi4+0x52>
 800030c:	e078      	b.n	8000400 <__udivmoddi4+0x144>
 800030e:	465b      	mov	r3, fp
 8000310:	1ba4      	subs	r4, r4, r6
 8000312:	41bd      	sbcs	r5, r7
 8000314:	2b00      	cmp	r3, #0
 8000316:	da00      	bge.n	800031a <__udivmoddi4+0x5e>
 8000318:	e075      	b.n	8000406 <__udivmoddi4+0x14a>
 800031a:	2200      	movs	r2, #0
 800031c:	2300      	movs	r3, #0
 800031e:	9200      	str	r2, [sp, #0]
 8000320:	9301      	str	r3, [sp, #4]
 8000322:	2301      	movs	r3, #1
 8000324:	465a      	mov	r2, fp
 8000326:	4093      	lsls	r3, r2
 8000328:	9301      	str	r3, [sp, #4]
 800032a:	2301      	movs	r3, #1
 800032c:	4642      	mov	r2, r8
 800032e:	4093      	lsls	r3, r2
 8000330:	9300      	str	r3, [sp, #0]
 8000332:	e028      	b.n	8000386 <__udivmoddi4+0xca>
 8000334:	4282      	cmp	r2, r0
 8000336:	d9cf      	bls.n	80002d8 <__udivmoddi4+0x1c>
 8000338:	2200      	movs	r2, #0
 800033a:	2300      	movs	r3, #0
 800033c:	9200      	str	r2, [sp, #0]
 800033e:	9301      	str	r3, [sp, #4]
 8000340:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8000342:	2b00      	cmp	r3, #0
 8000344:	d001      	beq.n	800034a <__udivmoddi4+0x8e>
 8000346:	601c      	str	r4, [r3, #0]
 8000348:	605d      	str	r5, [r3, #4]
 800034a:	9800      	ldr	r0, [sp, #0]
 800034c:	9901      	ldr	r1, [sp, #4]
 800034e:	b003      	add	sp, #12
 8000350:	bcf0      	pop	{r4, r5, r6, r7}
 8000352:	46bb      	mov	fp, r7
 8000354:	46b2      	mov	sl, r6
 8000356:	46a9      	mov	r9, r5
 8000358:	46a0      	mov	r8, r4
 800035a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800035c:	4642      	mov	r2, r8
 800035e:	2320      	movs	r3, #32
 8000360:	1a9b      	subs	r3, r3, r2
 8000362:	4652      	mov	r2, sl
 8000364:	40da      	lsrs	r2, r3
 8000366:	4641      	mov	r1, r8
 8000368:	0013      	movs	r3, r2
 800036a:	464a      	mov	r2, r9
 800036c:	408a      	lsls	r2, r1
 800036e:	0017      	movs	r7, r2
 8000370:	4642      	mov	r2, r8
 8000372:	431f      	orrs	r7, r3
 8000374:	4653      	mov	r3, sl
 8000376:	4093      	lsls	r3, r2
 8000378:	001e      	movs	r6, r3
 800037a:	42af      	cmp	r7, r5
 800037c:	d9c4      	bls.n	8000308 <__udivmoddi4+0x4c>
 800037e:	2200      	movs	r2, #0
 8000380:	2300      	movs	r3, #0
 8000382:	9200      	str	r2, [sp, #0]
 8000384:	9301      	str	r3, [sp, #4]
 8000386:	4643      	mov	r3, r8
 8000388:	2b00      	cmp	r3, #0
 800038a:	d0d9      	beq.n	8000340 <__udivmoddi4+0x84>
 800038c:	07fb      	lsls	r3, r7, #31
 800038e:	0872      	lsrs	r2, r6, #1
 8000390:	431a      	orrs	r2, r3
 8000392:	4646      	mov	r6, r8
 8000394:	087b      	lsrs	r3, r7, #1
 8000396:	e00e      	b.n	80003b6 <__udivmoddi4+0xfa>
 8000398:	42ab      	cmp	r3, r5
 800039a:	d101      	bne.n	80003a0 <__udivmoddi4+0xe4>
 800039c:	42a2      	cmp	r2, r4
 800039e:	d80c      	bhi.n	80003ba <__udivmoddi4+0xfe>
 80003a0:	1aa4      	subs	r4, r4, r2
 80003a2:	419d      	sbcs	r5, r3
 80003a4:	2001      	movs	r0, #1
 80003a6:	1924      	adds	r4, r4, r4
 80003a8:	416d      	adcs	r5, r5
 80003aa:	2100      	movs	r1, #0
 80003ac:	3e01      	subs	r6, #1
 80003ae:	1824      	adds	r4, r4, r0
 80003b0:	414d      	adcs	r5, r1
 80003b2:	2e00      	cmp	r6, #0
 80003b4:	d006      	beq.n	80003c4 <__udivmoddi4+0x108>
 80003b6:	42ab      	cmp	r3, r5
 80003b8:	d9ee      	bls.n	8000398 <__udivmoddi4+0xdc>
 80003ba:	3e01      	subs	r6, #1
 80003bc:	1924      	adds	r4, r4, r4
 80003be:	416d      	adcs	r5, r5
 80003c0:	2e00      	cmp	r6, #0
 80003c2:	d1f8      	bne.n	80003b6 <__udivmoddi4+0xfa>
 80003c4:	9800      	ldr	r0, [sp, #0]
 80003c6:	9901      	ldr	r1, [sp, #4]
 80003c8:	465b      	mov	r3, fp
 80003ca:	1900      	adds	r0, r0, r4
 80003cc:	4169      	adcs	r1, r5
 80003ce:	2b00      	cmp	r3, #0
 80003d0:	db24      	blt.n	800041c <__udivmoddi4+0x160>
 80003d2:	002b      	movs	r3, r5
 80003d4:	465a      	mov	r2, fp
 80003d6:	4644      	mov	r4, r8
 80003d8:	40d3      	lsrs	r3, r2
 80003da:	002a      	movs	r2, r5
 80003dc:	40e2      	lsrs	r2, r4
 80003de:	001c      	movs	r4, r3
 80003e0:	465b      	mov	r3, fp
 80003e2:	0015      	movs	r5, r2
 80003e4:	2b00      	cmp	r3, #0
 80003e6:	db2a      	blt.n	800043e <__udivmoddi4+0x182>
 80003e8:	0026      	movs	r6, r4
 80003ea:	409e      	lsls	r6, r3
 80003ec:	0033      	movs	r3, r6
 80003ee:	0026      	movs	r6, r4
 80003f0:	4647      	mov	r7, r8
 80003f2:	40be      	lsls	r6, r7
 80003f4:	0032      	movs	r2, r6
 80003f6:	1a80      	subs	r0, r0, r2
 80003f8:	4199      	sbcs	r1, r3
 80003fa:	9000      	str	r0, [sp, #0]
 80003fc:	9101      	str	r1, [sp, #4]
 80003fe:	e79f      	b.n	8000340 <__udivmoddi4+0x84>
 8000400:	42a3      	cmp	r3, r4
 8000402:	d8bc      	bhi.n	800037e <__udivmoddi4+0xc2>
 8000404:	e783      	b.n	800030e <__udivmoddi4+0x52>
 8000406:	4642      	mov	r2, r8
 8000408:	2320      	movs	r3, #32
 800040a:	2100      	movs	r1, #0
 800040c:	1a9b      	subs	r3, r3, r2
 800040e:	2200      	movs	r2, #0
 8000410:	9100      	str	r1, [sp, #0]
 8000412:	9201      	str	r2, [sp, #4]
 8000414:	2201      	movs	r2, #1
 8000416:	40da      	lsrs	r2, r3
 8000418:	9201      	str	r2, [sp, #4]
 800041a:	e786      	b.n	800032a <__udivmoddi4+0x6e>
 800041c:	4642      	mov	r2, r8
 800041e:	2320      	movs	r3, #32
 8000420:	1a9b      	subs	r3, r3, r2
 8000422:	002a      	movs	r2, r5
 8000424:	4646      	mov	r6, r8
 8000426:	409a      	lsls	r2, r3
 8000428:	0023      	movs	r3, r4
 800042a:	40f3      	lsrs	r3, r6
 800042c:	4644      	mov	r4, r8
 800042e:	4313      	orrs	r3, r2
 8000430:	002a      	movs	r2, r5
 8000432:	40e2      	lsrs	r2, r4
 8000434:	001c      	movs	r4, r3
 8000436:	465b      	mov	r3, fp
 8000438:	0015      	movs	r5, r2
 800043a:	2b00      	cmp	r3, #0
 800043c:	dad4      	bge.n	80003e8 <__udivmoddi4+0x12c>
 800043e:	4642      	mov	r2, r8
 8000440:	002f      	movs	r7, r5
 8000442:	2320      	movs	r3, #32
 8000444:	0026      	movs	r6, r4
 8000446:	4097      	lsls	r7, r2
 8000448:	1a9b      	subs	r3, r3, r2
 800044a:	40de      	lsrs	r6, r3
 800044c:	003b      	movs	r3, r7
 800044e:	4333      	orrs	r3, r6
 8000450:	e7cd      	b.n	80003ee <__udivmoddi4+0x132>
 8000452:	46c0      	nop			; (mov r8, r8)

08000454 <__clzdi2>:
 8000454:	b510      	push	{r4, lr}
 8000456:	2900      	cmp	r1, #0
 8000458:	d103      	bne.n	8000462 <__clzdi2+0xe>
 800045a:	f000 f807 	bl	800046c <__clzsi2>
 800045e:	3020      	adds	r0, #32
 8000460:	e002      	b.n	8000468 <__clzdi2+0x14>
 8000462:	0008      	movs	r0, r1
 8000464:	f000 f802 	bl	800046c <__clzsi2>
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			; (mov r8, r8)

0800046c <__clzsi2>:
 800046c:	211c      	movs	r1, #28
 800046e:	2301      	movs	r3, #1
 8000470:	041b      	lsls	r3, r3, #16
 8000472:	4298      	cmp	r0, r3
 8000474:	d301      	bcc.n	800047a <__clzsi2+0xe>
 8000476:	0c00      	lsrs	r0, r0, #16
 8000478:	3910      	subs	r1, #16
 800047a:	0a1b      	lsrs	r3, r3, #8
 800047c:	4298      	cmp	r0, r3
 800047e:	d301      	bcc.n	8000484 <__clzsi2+0x18>
 8000480:	0a00      	lsrs	r0, r0, #8
 8000482:	3908      	subs	r1, #8
 8000484:	091b      	lsrs	r3, r3, #4
 8000486:	4298      	cmp	r0, r3
 8000488:	d301      	bcc.n	800048e <__clzsi2+0x22>
 800048a:	0900      	lsrs	r0, r0, #4
 800048c:	3904      	subs	r1, #4
 800048e:	a202      	add	r2, pc, #8	; (adr r2, 8000498 <__clzsi2+0x2c>)
 8000490:	5c10      	ldrb	r0, [r2, r0]
 8000492:	1840      	adds	r0, r0, r1
 8000494:	4770      	bx	lr
 8000496:	46c0      	nop			; (mov r8, r8)
 8000498:	02020304 	.word	0x02020304
 800049c:	01010101 	.word	0x01010101
	...

080004a8 <HAL_IncTick>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_IncTick(void)
{
 80004a8:	b580      	push	{r7, lr}
 80004aa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80004ac:	4b0a      	ldr	r3, [pc, #40]	; (80004d8 <HAL_IncTick+0x30>)
 80004ae:	781b      	ldrb	r3, [r3, #0]
 80004b0:	001a      	movs	r2, r3
 80004b2:	4b0a      	ldr	r3, [pc, #40]	; (80004dc <HAL_IncTick+0x34>)
 80004b4:	681b      	ldr	r3, [r3, #0]
 80004b6:	18d2      	adds	r2, r2, r3
 80004b8:	4b08      	ldr	r3, [pc, #32]	; (80004dc <HAL_IncTick+0x34>)
 80004ba:	601a      	str	r2, [r3, #0]
  if(uwTick % 200 == 0){
 80004bc:	4b07      	ldr	r3, [pc, #28]	; (80004dc <HAL_IncTick+0x34>)
 80004be:	681b      	ldr	r3, [r3, #0]
 80004c0:	21c8      	movs	r1, #200	; 0xc8
 80004c2:	0018      	movs	r0, r3
 80004c4:	f7ff fea6 	bl	8000214 <__aeabi_uidivmod>
 80004c8:	1e0b      	subs	r3, r1, #0
 80004ca:	d102      	bne.n	80004d2 <HAL_IncTick+0x2a>
  		scan = SET;
 80004cc:	4b04      	ldr	r3, [pc, #16]	; (80004e0 <HAL_IncTick+0x38>)
 80004ce:	2201      	movs	r2, #1
 80004d0:	701a      	strb	r2, [r3, #0]
  }
}
 80004d2:	46c0      	nop			; (mov r8, r8)
 80004d4:	46bd      	mov	sp, r7
 80004d6:	bd80      	pop	{r7, pc}
 80004d8:	20000008 	.word	0x20000008
 80004dc:	2000015c 	.word	0x2000015c
 80004e0:	20000158 	.word	0x20000158

080004e4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004e4:	b580      	push	{r7, lr}
 80004e6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004e8:	f000 fb16 	bl	8000b18 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004ec:	f000 f83a 	bl	8000564 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004f0:	f000 f994 	bl	800081c <MX_GPIO_Init>
  MX_DMA_Init();
 80004f4:	f000 f96c 	bl	80007d0 <MX_DMA_Init>
  MX_ADC_Init();
 80004f8:	f000 f884 	bl	8000604 <MX_ADC_Init>
  MX_TIM2_Init();
 80004fc:	f000 f8e8 	bl	80006d0 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_ADC_Start_DMA(&hadc, (uint32_t *)&vr_val, 1);
 8000500:	4913      	ldr	r1, [pc, #76]	; (8000550 <main+0x6c>)
 8000502:	4b14      	ldr	r3, [pc, #80]	; (8000554 <main+0x70>)
 8000504:	2201      	movs	r2, #1
 8000506:	0018      	movs	r0, r3
 8000508:	f000 fcd8 	bl	8000ebc <HAL_ADC_Start_DMA>
  HAL_TIM_PWM_Start_DMA(&htim2, TIM_CHANNEL_1, (uint32_t *)&pwm_val, 1);
 800050c:	4a12      	ldr	r2, [pc, #72]	; (8000558 <main+0x74>)
 800050e:	4813      	ldr	r0, [pc, #76]	; (800055c <main+0x78>)
 8000510:	2301      	movs	r3, #1
 8000512:	2100      	movs	r1, #0
 8000514:	f002 f946 	bl	80027a4 <HAL_TIM_PWM_Start_DMA>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  		if(scan == SET){
 8000518:	4b11      	ldr	r3, [pc, #68]	; (8000560 <main+0x7c>)
 800051a:	781b      	ldrb	r3, [r3, #0]
 800051c:	2b01      	cmp	r3, #1
 800051e:	d114      	bne.n	800054a <main+0x66>
  				scan = RESET;
 8000520:	4b0f      	ldr	r3, [pc, #60]	; (8000560 <main+0x7c>)
 8000522:	2200      	movs	r2, #0
 8000524:	701a      	strb	r2, [r3, #0]
  				HAL_ADC_Start_DMA(&hadc, (uint32_t *)&vr_val, 1);
 8000526:	490a      	ldr	r1, [pc, #40]	; (8000550 <main+0x6c>)
 8000528:	4b0a      	ldr	r3, [pc, #40]	; (8000554 <main+0x70>)
 800052a:	2201      	movs	r2, #1
 800052c:	0018      	movs	r0, r3
 800052e:	f000 fcc5 	bl	8000ebc <HAL_ADC_Start_DMA>
  				pwm_val = vr_val << 4;
 8000532:	4b07      	ldr	r3, [pc, #28]	; (8000550 <main+0x6c>)
 8000534:	881b      	ldrh	r3, [r3, #0]
 8000536:	011b      	lsls	r3, r3, #4
 8000538:	b29a      	uxth	r2, r3
 800053a:	4b07      	ldr	r3, [pc, #28]	; (8000558 <main+0x74>)
 800053c:	801a      	strh	r2, [r3, #0]
  				HAL_TIM_PWM_Start_DMA(&htim2, TIM_CHANNEL_1, (uint32_t *)&pwm_val, 1);
 800053e:	4a06      	ldr	r2, [pc, #24]	; (8000558 <main+0x74>)
 8000540:	4806      	ldr	r0, [pc, #24]	; (800055c <main+0x78>)
 8000542:	2301      	movs	r3, #1
 8000544:	2100      	movs	r1, #0
 8000546:	f002 f92d 	bl	80027a4 <HAL_TIM_PWM_Start_DMA>
  		}
  		__NOP();
 800054a:	46c0      	nop			; (mov r8, r8)
  		if(scan == SET){
 800054c:	e7e4      	b.n	8000518 <main+0x34>
 800054e:	46c0      	nop			; (mov r8, r8)
 8000550:	20000154 	.word	0x20000154
 8000554:	20000028 	.word	0x20000028
 8000558:	20000156 	.word	0x20000156
 800055c:	200000cc 	.word	0x200000cc
 8000560:	20000158 	.word	0x20000158

08000564 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000564:	b590      	push	{r4, r7, lr}
 8000566:	b095      	sub	sp, #84	; 0x54
 8000568:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800056a:	2418      	movs	r4, #24
 800056c:	193b      	adds	r3, r7, r4
 800056e:	0018      	movs	r0, r3
 8000570:	2338      	movs	r3, #56	; 0x38
 8000572:	001a      	movs	r2, r3
 8000574:	2100      	movs	r1, #0
 8000576:	f002 ffb7 	bl	80034e8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800057a:	1d3b      	adds	r3, r7, #4
 800057c:	0018      	movs	r0, r3
 800057e:	2314      	movs	r3, #20
 8000580:	001a      	movs	r2, r3
 8000582:	2100      	movs	r1, #0
 8000584:	f002 ffb0 	bl	80034e8 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000588:	4b1c      	ldr	r3, [pc, #112]	; (80005fc <SystemClock_Config+0x98>)
 800058a:	681b      	ldr	r3, [r3, #0]
 800058c:	4a1c      	ldr	r2, [pc, #112]	; (8000600 <SystemClock_Config+0x9c>)
 800058e:	401a      	ands	r2, r3
 8000590:	4b1a      	ldr	r3, [pc, #104]	; (80005fc <SystemClock_Config+0x98>)
 8000592:	2180      	movs	r1, #128	; 0x80
 8000594:	0109      	lsls	r1, r1, #4
 8000596:	430a      	orrs	r2, r1
 8000598:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800059a:	0021      	movs	r1, r4
 800059c:	187b      	adds	r3, r7, r1
 800059e:	2202      	movs	r2, #2
 80005a0:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80005a2:	187b      	adds	r3, r7, r1
 80005a4:	2201      	movs	r2, #1
 80005a6:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80005a8:	187b      	adds	r3, r7, r1
 80005aa:	2210      	movs	r2, #16
 80005ac:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80005ae:	187b      	adds	r3, r7, r1
 80005b0:	2200      	movs	r2, #0
 80005b2:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005b4:	187b      	adds	r3, r7, r1
 80005b6:	0018      	movs	r0, r3
 80005b8:	f001 faba 	bl	8001b30 <HAL_RCC_OscConfig>
 80005bc:	1e03      	subs	r3, r0, #0
 80005be:	d001      	beq.n	80005c4 <SystemClock_Config+0x60>
  {
    Error_Handler();
 80005c0:	f000 f942 	bl	8000848 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005c4:	1d3b      	adds	r3, r7, #4
 80005c6:	220f      	movs	r2, #15
 80005c8:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80005ca:	1d3b      	adds	r3, r7, #4
 80005cc:	2201      	movs	r2, #1
 80005ce:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005d0:	1d3b      	adds	r3, r7, #4
 80005d2:	2200      	movs	r2, #0
 80005d4:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80005d6:	1d3b      	adds	r3, r7, #4
 80005d8:	2200      	movs	r2, #0
 80005da:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80005dc:	1d3b      	adds	r3, r7, #4
 80005de:	2200      	movs	r2, #0
 80005e0:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80005e2:	1d3b      	adds	r3, r7, #4
 80005e4:	2100      	movs	r1, #0
 80005e6:	0018      	movs	r0, r3
 80005e8:	f001 fe66 	bl	80022b8 <HAL_RCC_ClockConfig>
 80005ec:	1e03      	subs	r3, r0, #0
 80005ee:	d001      	beq.n	80005f4 <SystemClock_Config+0x90>
  {
    Error_Handler();
 80005f0:	f000 f92a 	bl	8000848 <Error_Handler>
  }
}
 80005f4:	46c0      	nop			; (mov r8, r8)
 80005f6:	46bd      	mov	sp, r7
 80005f8:	b015      	add	sp, #84	; 0x54
 80005fa:	bd90      	pop	{r4, r7, pc}
 80005fc:	40007000 	.word	0x40007000
 8000600:	ffffe7ff 	.word	0xffffe7ff

08000604 <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 8000604:	b580      	push	{r7, lr}
 8000606:	b082      	sub	sp, #8
 8000608:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800060a:	003b      	movs	r3, r7
 800060c:	0018      	movs	r0, r3
 800060e:	2308      	movs	r3, #8
 8000610:	001a      	movs	r2, r3
 8000612:	2100      	movs	r1, #0
 8000614:	f002 ff68 	bl	80034e8 <memset>

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 8000618:	4b2a      	ldr	r3, [pc, #168]	; (80006c4 <MX_ADC_Init+0xc0>)
 800061a:	4a2b      	ldr	r2, [pc, #172]	; (80006c8 <MX_ADC_Init+0xc4>)
 800061c:	601a      	str	r2, [r3, #0]
  hadc.Init.OversamplingMode = DISABLE;
 800061e:	4b29      	ldr	r3, [pc, #164]	; (80006c4 <MX_ADC_Init+0xc0>)
 8000620:	2200      	movs	r2, #0
 8000622:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 8000624:	4b27      	ldr	r3, [pc, #156]	; (80006c4 <MX_ADC_Init+0xc0>)
 8000626:	22c0      	movs	r2, #192	; 0xc0
 8000628:	0612      	lsls	r2, r2, #24
 800062a:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 800062c:	4b25      	ldr	r3, [pc, #148]	; (80006c4 <MX_ADC_Init+0xc0>)
 800062e:	2200      	movs	r2, #0
 8000630:	609a      	str	r2, [r3, #8]
  hadc.Init.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000632:	4b24      	ldr	r3, [pc, #144]	; (80006c4 <MX_ADC_Init+0xc0>)
 8000634:	2200      	movs	r2, #0
 8000636:	639a      	str	r2, [r3, #56]	; 0x38
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8000638:	4b22      	ldr	r3, [pc, #136]	; (80006c4 <MX_ADC_Init+0xc0>)
 800063a:	2201      	movs	r2, #1
 800063c:	611a      	str	r2, [r3, #16]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800063e:	4b21      	ldr	r3, [pc, #132]	; (80006c4 <MX_ADC_Init+0xc0>)
 8000640:	2200      	movs	r2, #0
 8000642:	60da      	str	r2, [r3, #12]
  hadc.Init.ContinuousConvMode = ENABLE;
 8000644:	4b1f      	ldr	r3, [pc, #124]	; (80006c4 <MX_ADC_Init+0xc0>)
 8000646:	2220      	movs	r2, #32
 8000648:	2101      	movs	r1, #1
 800064a:	5499      	strb	r1, [r3, r2]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 800064c:	4b1d      	ldr	r3, [pc, #116]	; (80006c4 <MX_ADC_Init+0xc0>)
 800064e:	2221      	movs	r2, #33	; 0x21
 8000650:	2100      	movs	r1, #0
 8000652:	5499      	strb	r1, [r3, r2]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000654:	4b1b      	ldr	r3, [pc, #108]	; (80006c4 <MX_ADC_Init+0xc0>)
 8000656:	2200      	movs	r2, #0
 8000658:	629a      	str	r2, [r3, #40]	; 0x28
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800065a:	4b1a      	ldr	r3, [pc, #104]	; (80006c4 <MX_ADC_Init+0xc0>)
 800065c:	22c2      	movs	r2, #194	; 0xc2
 800065e:	32ff      	adds	r2, #255	; 0xff
 8000660:	625a      	str	r2, [r3, #36]	; 0x24
  hadc.Init.DMAContinuousRequests = DISABLE;
 8000662:	4b18      	ldr	r3, [pc, #96]	; (80006c4 <MX_ADC_Init+0xc0>)
 8000664:	222c      	movs	r2, #44	; 0x2c
 8000666:	2100      	movs	r1, #0
 8000668:	5499      	strb	r1, [r3, r2]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800066a:	4b16      	ldr	r3, [pc, #88]	; (80006c4 <MX_ADC_Init+0xc0>)
 800066c:	2204      	movs	r2, #4
 800066e:	615a      	str	r2, [r3, #20]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000670:	4b14      	ldr	r3, [pc, #80]	; (80006c4 <MX_ADC_Init+0xc0>)
 8000672:	2200      	movs	r2, #0
 8000674:	631a      	str	r2, [r3, #48]	; 0x30
  hadc.Init.LowPowerAutoWait = DISABLE;
 8000676:	4b13      	ldr	r3, [pc, #76]	; (80006c4 <MX_ADC_Init+0xc0>)
 8000678:	2200      	movs	r2, #0
 800067a:	619a      	str	r2, [r3, #24]
  hadc.Init.LowPowerFrequencyMode = DISABLE;
 800067c:	4b11      	ldr	r3, [pc, #68]	; (80006c4 <MX_ADC_Init+0xc0>)
 800067e:	2200      	movs	r2, #0
 8000680:	635a      	str	r2, [r3, #52]	; 0x34
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8000682:	4b10      	ldr	r3, [pc, #64]	; (80006c4 <MX_ADC_Init+0xc0>)
 8000684:	2200      	movs	r2, #0
 8000686:	61da      	str	r2, [r3, #28]
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8000688:	4b0e      	ldr	r3, [pc, #56]	; (80006c4 <MX_ADC_Init+0xc0>)
 800068a:	0018      	movs	r0, r3
 800068c:	f000 faa2 	bl	8000bd4 <HAL_ADC_Init>
 8000690:	1e03      	subs	r3, r0, #0
 8000692:	d001      	beq.n	8000698 <MX_ADC_Init+0x94>
  {
    Error_Handler();
 8000694:	f000 f8d8 	bl	8000848 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000698:	003b      	movs	r3, r7
 800069a:	4a0c      	ldr	r2, [pc, #48]	; (80006cc <MX_ADC_Init+0xc8>)
 800069c:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 800069e:	003b      	movs	r3, r7
 80006a0:	2280      	movs	r2, #128	; 0x80
 80006a2:	0152      	lsls	r2, r2, #5
 80006a4:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80006a6:	003a      	movs	r2, r7
 80006a8:	4b06      	ldr	r3, [pc, #24]	; (80006c4 <MX_ADC_Init+0xc0>)
 80006aa:	0011      	movs	r1, r2
 80006ac:	0018      	movs	r0, r3
 80006ae:	f000 fc9f 	bl	8000ff0 <HAL_ADC_ConfigChannel>
 80006b2:	1e03      	subs	r3, r0, #0
 80006b4:	d001      	beq.n	80006ba <MX_ADC_Init+0xb6>
  {
    Error_Handler();
 80006b6:	f000 f8c7 	bl	8000848 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 80006ba:	46c0      	nop			; (mov r8, r8)
 80006bc:	46bd      	mov	sp, r7
 80006be:	b002      	add	sp, #8
 80006c0:	bd80      	pop	{r7, pc}
 80006c2:	46c0      	nop			; (mov r8, r8)
 80006c4:	20000028 	.word	0x20000028
 80006c8:	40012400 	.word	0x40012400
 80006cc:	04000002 	.word	0x04000002

080006d0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80006d0:	b580      	push	{r7, lr}
 80006d2:	b08a      	sub	sp, #40	; 0x28
 80006d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80006d6:	2318      	movs	r3, #24
 80006d8:	18fb      	adds	r3, r7, r3
 80006da:	0018      	movs	r0, r3
 80006dc:	2310      	movs	r3, #16
 80006de:	001a      	movs	r2, r3
 80006e0:	2100      	movs	r1, #0
 80006e2:	f002 ff01 	bl	80034e8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80006e6:	2310      	movs	r3, #16
 80006e8:	18fb      	adds	r3, r7, r3
 80006ea:	0018      	movs	r0, r3
 80006ec:	2308      	movs	r3, #8
 80006ee:	001a      	movs	r2, r3
 80006f0:	2100      	movs	r1, #0
 80006f2:	f002 fef9 	bl	80034e8 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 80006f6:	003b      	movs	r3, r7
 80006f8:	0018      	movs	r0, r3
 80006fa:	2310      	movs	r3, #16
 80006fc:	001a      	movs	r2, r3
 80006fe:	2100      	movs	r1, #0
 8000700:	f002 fef2 	bl	80034e8 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000704:	4b30      	ldr	r3, [pc, #192]	; (80007c8 <MX_TIM2_Init+0xf8>)
 8000706:	2280      	movs	r2, #128	; 0x80
 8000708:	05d2      	lsls	r2, r2, #23
 800070a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800070c:	4b2e      	ldr	r3, [pc, #184]	; (80007c8 <MX_TIM2_Init+0xf8>)
 800070e:	2200      	movs	r2, #0
 8000710:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000712:	4b2d      	ldr	r3, [pc, #180]	; (80007c8 <MX_TIM2_Init+0xf8>)
 8000714:	2200      	movs	r2, #0
 8000716:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8000718:	4b2b      	ldr	r3, [pc, #172]	; (80007c8 <MX_TIM2_Init+0xf8>)
 800071a:	4a2c      	ldr	r2, [pc, #176]	; (80007cc <MX_TIM2_Init+0xfc>)
 800071c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800071e:	4b2a      	ldr	r3, [pc, #168]	; (80007c8 <MX_TIM2_Init+0xf8>)
 8000720:	2200      	movs	r2, #0
 8000722:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000724:	4b28      	ldr	r3, [pc, #160]	; (80007c8 <MX_TIM2_Init+0xf8>)
 8000726:	2280      	movs	r2, #128	; 0x80
 8000728:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800072a:	4b27      	ldr	r3, [pc, #156]	; (80007c8 <MX_TIM2_Init+0xf8>)
 800072c:	0018      	movs	r0, r3
 800072e:	f001 ffb1 	bl	8002694 <HAL_TIM_Base_Init>
 8000732:	1e03      	subs	r3, r0, #0
 8000734:	d001      	beq.n	800073a <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8000736:	f000 f887 	bl	8000848 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800073a:	2118      	movs	r1, #24
 800073c:	187b      	adds	r3, r7, r1
 800073e:	2280      	movs	r2, #128	; 0x80
 8000740:	0152      	lsls	r2, r2, #5
 8000742:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000744:	187a      	adds	r2, r7, r1
 8000746:	4b20      	ldr	r3, [pc, #128]	; (80007c8 <MX_TIM2_Init+0xf8>)
 8000748:	0011      	movs	r1, r2
 800074a:	0018      	movs	r0, r3
 800074c:	f002 fa7a 	bl	8002c44 <HAL_TIM_ConfigClockSource>
 8000750:	1e03      	subs	r3, r0, #0
 8000752:	d001      	beq.n	8000758 <MX_TIM2_Init+0x88>
  {
    Error_Handler();
 8000754:	f000 f878 	bl	8000848 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000758:	4b1b      	ldr	r3, [pc, #108]	; (80007c8 <MX_TIM2_Init+0xf8>)
 800075a:	0018      	movs	r0, r3
 800075c:	f001 ffda 	bl	8002714 <HAL_TIM_PWM_Init>
 8000760:	1e03      	subs	r3, r0, #0
 8000762:	d001      	beq.n	8000768 <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 8000764:	f000 f870 	bl	8000848 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000768:	2110      	movs	r1, #16
 800076a:	187b      	adds	r3, r7, r1
 800076c:	2200      	movs	r2, #0
 800076e:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000770:	187b      	adds	r3, r7, r1
 8000772:	2200      	movs	r2, #0
 8000774:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000776:	187a      	adds	r2, r7, r1
 8000778:	4b13      	ldr	r3, [pc, #76]	; (80007c8 <MX_TIM2_Init+0xf8>)
 800077a:	0011      	movs	r1, r2
 800077c:	0018      	movs	r0, r3
 800077e:	f002 fe37 	bl	80033f0 <HAL_TIMEx_MasterConfigSynchronization>
 8000782:	1e03      	subs	r3, r0, #0
 8000784:	d001      	beq.n	800078a <MX_TIM2_Init+0xba>
  {
    Error_Handler();
 8000786:	f000 f85f 	bl	8000848 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800078a:	003b      	movs	r3, r7
 800078c:	2260      	movs	r2, #96	; 0x60
 800078e:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8000790:	003b      	movs	r3, r7
 8000792:	2200      	movs	r2, #0
 8000794:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000796:	003b      	movs	r3, r7
 8000798:	2200      	movs	r2, #0
 800079a:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800079c:	003b      	movs	r3, r7
 800079e:	2200      	movs	r2, #0
 80007a0:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80007a2:	0039      	movs	r1, r7
 80007a4:	4b08      	ldr	r3, [pc, #32]	; (80007c8 <MX_TIM2_Init+0xf8>)
 80007a6:	2200      	movs	r2, #0
 80007a8:	0018      	movs	r0, r3
 80007aa:	f002 f985 	bl	8002ab8 <HAL_TIM_PWM_ConfigChannel>
 80007ae:	1e03      	subs	r3, r0, #0
 80007b0:	d001      	beq.n	80007b6 <MX_TIM2_Init+0xe6>
  {
    Error_Handler();
 80007b2:	f000 f849 	bl	8000848 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80007b6:	4b04      	ldr	r3, [pc, #16]	; (80007c8 <MX_TIM2_Init+0xf8>)
 80007b8:	0018      	movs	r0, r3
 80007ba:	f000 f911 	bl	80009e0 <HAL_TIM_MspPostInit>

}
 80007be:	46c0      	nop			; (mov r8, r8)
 80007c0:	46bd      	mov	sp, r7
 80007c2:	b00a      	add	sp, #40	; 0x28
 80007c4:	bd80      	pop	{r7, pc}
 80007c6:	46c0      	nop			; (mov r8, r8)
 80007c8:	200000cc 	.word	0x200000cc
 80007cc:	0000ffff 	.word	0x0000ffff

080007d0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80007d0:	b580      	push	{r7, lr}
 80007d2:	b082      	sub	sp, #8
 80007d4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80007d6:	4b10      	ldr	r3, [pc, #64]	; (8000818 <MX_DMA_Init+0x48>)
 80007d8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80007da:	4b0f      	ldr	r3, [pc, #60]	; (8000818 <MX_DMA_Init+0x48>)
 80007dc:	2101      	movs	r1, #1
 80007de:	430a      	orrs	r2, r1
 80007e0:	631a      	str	r2, [r3, #48]	; 0x30
 80007e2:	4b0d      	ldr	r3, [pc, #52]	; (8000818 <MX_DMA_Init+0x48>)
 80007e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007e6:	2201      	movs	r2, #1
 80007e8:	4013      	ands	r3, r2
 80007ea:	607b      	str	r3, [r7, #4]
 80007ec:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80007ee:	2200      	movs	r2, #0
 80007f0:	2100      	movs	r1, #0
 80007f2:	2009      	movs	r0, #9
 80007f4:	f000 fe3a 	bl	800146c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80007f8:	2009      	movs	r0, #9
 80007fa:	f000 fe4c 	bl	8001496 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_5_6_7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_5_6_7_IRQn, 0, 0);
 80007fe:	2200      	movs	r2, #0
 8000800:	2100      	movs	r1, #0
 8000802:	200b      	movs	r0, #11
 8000804:	f000 fe32 	bl	800146c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_5_6_7_IRQn);
 8000808:	200b      	movs	r0, #11
 800080a:	f000 fe44 	bl	8001496 <HAL_NVIC_EnableIRQ>

}
 800080e:	46c0      	nop			; (mov r8, r8)
 8000810:	46bd      	mov	sp, r7
 8000812:	b002      	add	sp, #8
 8000814:	bd80      	pop	{r7, pc}
 8000816:	46c0      	nop			; (mov r8, r8)
 8000818:	40021000 	.word	0x40021000

0800081c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800081c:	b580      	push	{r7, lr}
 800081e:	b082      	sub	sp, #8
 8000820:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000822:	4b08      	ldr	r3, [pc, #32]	; (8000844 <MX_GPIO_Init+0x28>)
 8000824:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000826:	4b07      	ldr	r3, [pc, #28]	; (8000844 <MX_GPIO_Init+0x28>)
 8000828:	2101      	movs	r1, #1
 800082a:	430a      	orrs	r2, r1
 800082c:	62da      	str	r2, [r3, #44]	; 0x2c
 800082e:	4b05      	ldr	r3, [pc, #20]	; (8000844 <MX_GPIO_Init+0x28>)
 8000830:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000832:	2201      	movs	r2, #1
 8000834:	4013      	ands	r3, r2
 8000836:	607b      	str	r3, [r7, #4]
 8000838:	687b      	ldr	r3, [r7, #4]

}
 800083a:	46c0      	nop			; (mov r8, r8)
 800083c:	46bd      	mov	sp, r7
 800083e:	b002      	add	sp, #8
 8000840:	bd80      	pop	{r7, pc}
 8000842:	46c0      	nop			; (mov r8, r8)
 8000844:	40021000 	.word	0x40021000

08000848 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000848:	b580      	push	{r7, lr}
 800084a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800084c:	b672      	cpsid	i
}
 800084e:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000850:	e7fe      	b.n	8000850 <Error_Handler+0x8>
	...

08000854 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000854:	b580      	push	{r7, lr}
 8000856:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000858:	4b07      	ldr	r3, [pc, #28]	; (8000878 <HAL_MspInit+0x24>)
 800085a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800085c:	4b06      	ldr	r3, [pc, #24]	; (8000878 <HAL_MspInit+0x24>)
 800085e:	2101      	movs	r1, #1
 8000860:	430a      	orrs	r2, r1
 8000862:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8000864:	4b04      	ldr	r3, [pc, #16]	; (8000878 <HAL_MspInit+0x24>)
 8000866:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000868:	4b03      	ldr	r3, [pc, #12]	; (8000878 <HAL_MspInit+0x24>)
 800086a:	2180      	movs	r1, #128	; 0x80
 800086c:	0549      	lsls	r1, r1, #21
 800086e:	430a      	orrs	r2, r1
 8000870:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000872:	46c0      	nop			; (mov r8, r8)
 8000874:	46bd      	mov	sp, r7
 8000876:	bd80      	pop	{r7, pc}
 8000878:	40021000 	.word	0x40021000

0800087c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800087c:	b590      	push	{r4, r7, lr}
 800087e:	b089      	sub	sp, #36	; 0x24
 8000880:	af00      	add	r7, sp, #0
 8000882:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000884:	240c      	movs	r4, #12
 8000886:	193b      	adds	r3, r7, r4
 8000888:	0018      	movs	r0, r3
 800088a:	2314      	movs	r3, #20
 800088c:	001a      	movs	r2, r3
 800088e:	2100      	movs	r1, #0
 8000890:	f002 fe2a 	bl	80034e8 <memset>
  if(hadc->Instance==ADC1)
 8000894:	687b      	ldr	r3, [r7, #4]
 8000896:	681b      	ldr	r3, [r3, #0]
 8000898:	4a2a      	ldr	r2, [pc, #168]	; (8000944 <HAL_ADC_MspInit+0xc8>)
 800089a:	4293      	cmp	r3, r2
 800089c:	d14d      	bne.n	800093a <HAL_ADC_MspInit+0xbe>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800089e:	4b2a      	ldr	r3, [pc, #168]	; (8000948 <HAL_ADC_MspInit+0xcc>)
 80008a0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80008a2:	4b29      	ldr	r3, [pc, #164]	; (8000948 <HAL_ADC_MspInit+0xcc>)
 80008a4:	2180      	movs	r1, #128	; 0x80
 80008a6:	0089      	lsls	r1, r1, #2
 80008a8:	430a      	orrs	r2, r1
 80008aa:	635a      	str	r2, [r3, #52]	; 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80008ac:	4b26      	ldr	r3, [pc, #152]	; (8000948 <HAL_ADC_MspInit+0xcc>)
 80008ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80008b0:	4b25      	ldr	r3, [pc, #148]	; (8000948 <HAL_ADC_MspInit+0xcc>)
 80008b2:	2101      	movs	r1, #1
 80008b4:	430a      	orrs	r2, r1
 80008b6:	62da      	str	r2, [r3, #44]	; 0x2c
 80008b8:	4b23      	ldr	r3, [pc, #140]	; (8000948 <HAL_ADC_MspInit+0xcc>)
 80008ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80008bc:	2201      	movs	r2, #1
 80008be:	4013      	ands	r3, r2
 80008c0:	60bb      	str	r3, [r7, #8]
 80008c2:	68bb      	ldr	r3, [r7, #8]
    /**ADC GPIO Configuration
    PA1     ------> ADC_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80008c4:	193b      	adds	r3, r7, r4
 80008c6:	2202      	movs	r2, #2
 80008c8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80008ca:	193b      	adds	r3, r7, r4
 80008cc:	2203      	movs	r2, #3
 80008ce:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008d0:	193b      	adds	r3, r7, r4
 80008d2:	2200      	movs	r2, #0
 80008d4:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008d6:	193a      	adds	r2, r7, r4
 80008d8:	23a0      	movs	r3, #160	; 0xa0
 80008da:	05db      	lsls	r3, r3, #23
 80008dc:	0011      	movs	r1, r2
 80008de:	0018      	movs	r0, r3
 80008e0:	f000 ffb0 	bl	8001844 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC Init */
    hdma_adc.Instance = DMA1_Channel1;
 80008e4:	4b19      	ldr	r3, [pc, #100]	; (800094c <HAL_ADC_MspInit+0xd0>)
 80008e6:	4a1a      	ldr	r2, [pc, #104]	; (8000950 <HAL_ADC_MspInit+0xd4>)
 80008e8:	601a      	str	r2, [r3, #0]
    hdma_adc.Init.Request = DMA_REQUEST_0;
 80008ea:	4b18      	ldr	r3, [pc, #96]	; (800094c <HAL_ADC_MspInit+0xd0>)
 80008ec:	2200      	movs	r2, #0
 80008ee:	605a      	str	r2, [r3, #4]
    hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80008f0:	4b16      	ldr	r3, [pc, #88]	; (800094c <HAL_ADC_MspInit+0xd0>)
 80008f2:	2200      	movs	r2, #0
 80008f4:	609a      	str	r2, [r3, #8]
    hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
 80008f6:	4b15      	ldr	r3, [pc, #84]	; (800094c <HAL_ADC_MspInit+0xd0>)
 80008f8:	2200      	movs	r2, #0
 80008fa:	60da      	str	r2, [r3, #12]
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 80008fc:	4b13      	ldr	r3, [pc, #76]	; (800094c <HAL_ADC_MspInit+0xd0>)
 80008fe:	2280      	movs	r2, #128	; 0x80
 8000900:	611a      	str	r2, [r3, #16]
    hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000902:	4b12      	ldr	r3, [pc, #72]	; (800094c <HAL_ADC_MspInit+0xd0>)
 8000904:	2280      	movs	r2, #128	; 0x80
 8000906:	0052      	lsls	r2, r2, #1
 8000908:	615a      	str	r2, [r3, #20]
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800090a:	4b10      	ldr	r3, [pc, #64]	; (800094c <HAL_ADC_MspInit+0xd0>)
 800090c:	2280      	movs	r2, #128	; 0x80
 800090e:	00d2      	lsls	r2, r2, #3
 8000910:	619a      	str	r2, [r3, #24]
    hdma_adc.Init.Mode = DMA_CIRCULAR;
 8000912:	4b0e      	ldr	r3, [pc, #56]	; (800094c <HAL_ADC_MspInit+0xd0>)
 8000914:	2220      	movs	r2, #32
 8000916:	61da      	str	r2, [r3, #28]
    hdma_adc.Init.Priority = DMA_PRIORITY_LOW;
 8000918:	4b0c      	ldr	r3, [pc, #48]	; (800094c <HAL_ADC_MspInit+0xd0>)
 800091a:	2200      	movs	r2, #0
 800091c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 800091e:	4b0b      	ldr	r3, [pc, #44]	; (800094c <HAL_ADC_MspInit+0xd0>)
 8000920:	0018      	movs	r0, r3
 8000922:	f000 fdd5 	bl	80014d0 <HAL_DMA_Init>
 8000926:	1e03      	subs	r3, r0, #0
 8000928:	d001      	beq.n	800092e <HAL_ADC_MspInit+0xb2>
    {
      Error_Handler();
 800092a:	f7ff ff8d 	bl	8000848 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc);
 800092e:	687b      	ldr	r3, [r7, #4]
 8000930:	4a06      	ldr	r2, [pc, #24]	; (800094c <HAL_ADC_MspInit+0xd0>)
 8000932:	64da      	str	r2, [r3, #76]	; 0x4c
 8000934:	4b05      	ldr	r3, [pc, #20]	; (800094c <HAL_ADC_MspInit+0xd0>)
 8000936:	687a      	ldr	r2, [r7, #4]
 8000938:	629a      	str	r2, [r3, #40]	; 0x28
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800093a:	46c0      	nop			; (mov r8, r8)
 800093c:	46bd      	mov	sp, r7
 800093e:	b009      	add	sp, #36	; 0x24
 8000940:	bd90      	pop	{r4, r7, pc}
 8000942:	46c0      	nop			; (mov r8, r8)
 8000944:	40012400 	.word	0x40012400
 8000948:	40021000 	.word	0x40021000
 800094c:	20000084 	.word	0x20000084
 8000950:	40020008 	.word	0x40020008

08000954 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000954:	b580      	push	{r7, lr}
 8000956:	b082      	sub	sp, #8
 8000958:	af00      	add	r7, sp, #0
 800095a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800095c:	687b      	ldr	r3, [r7, #4]
 800095e:	681a      	ldr	r2, [r3, #0]
 8000960:	2380      	movs	r3, #128	; 0x80
 8000962:	05db      	lsls	r3, r3, #23
 8000964:	429a      	cmp	r2, r3
 8000966:	d130      	bne.n	80009ca <HAL_TIM_Base_MspInit+0x76>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000968:	4b1a      	ldr	r3, [pc, #104]	; (80009d4 <HAL_TIM_Base_MspInit+0x80>)
 800096a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800096c:	4b19      	ldr	r3, [pc, #100]	; (80009d4 <HAL_TIM_Base_MspInit+0x80>)
 800096e:	2101      	movs	r1, #1
 8000970:	430a      	orrs	r2, r1
 8000972:	639a      	str	r2, [r3, #56]	; 0x38

    /* TIM2 DMA Init */
    /* TIM2_CH1 Init */
    hdma_tim2_ch1.Instance = DMA1_Channel5;
 8000974:	4b18      	ldr	r3, [pc, #96]	; (80009d8 <HAL_TIM_Base_MspInit+0x84>)
 8000976:	4a19      	ldr	r2, [pc, #100]	; (80009dc <HAL_TIM_Base_MspInit+0x88>)
 8000978:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch1.Init.Request = DMA_REQUEST_8;
 800097a:	4b17      	ldr	r3, [pc, #92]	; (80009d8 <HAL_TIM_Base_MspInit+0x84>)
 800097c:	2208      	movs	r2, #8
 800097e:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000980:	4b15      	ldr	r3, [pc, #84]	; (80009d8 <HAL_TIM_Base_MspInit+0x84>)
 8000982:	2200      	movs	r2, #0
 8000984:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000986:	4b14      	ldr	r3, [pc, #80]	; (80009d8 <HAL_TIM_Base_MspInit+0x84>)
 8000988:	2200      	movs	r2, #0
 800098a:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 800098c:	4b12      	ldr	r3, [pc, #72]	; (80009d8 <HAL_TIM_Base_MspInit+0x84>)
 800098e:	2280      	movs	r2, #128	; 0x80
 8000990:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000992:	4b11      	ldr	r3, [pc, #68]	; (80009d8 <HAL_TIM_Base_MspInit+0x84>)
 8000994:	2280      	movs	r2, #128	; 0x80
 8000996:	0052      	lsls	r2, r2, #1
 8000998:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800099a:	4b0f      	ldr	r3, [pc, #60]	; (80009d8 <HAL_TIM_Base_MspInit+0x84>)
 800099c:	2280      	movs	r2, #128	; 0x80
 800099e:	00d2      	lsls	r2, r2, #3
 80009a0:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch1.Init.Mode = DMA_CIRCULAR;
 80009a2:	4b0d      	ldr	r3, [pc, #52]	; (80009d8 <HAL_TIM_Base_MspInit+0x84>)
 80009a4:	2220      	movs	r2, #32
 80009a6:	61da      	str	r2, [r3, #28]
    hdma_tim2_ch1.Init.Priority = DMA_PRIORITY_LOW;
 80009a8:	4b0b      	ldr	r3, [pc, #44]	; (80009d8 <HAL_TIM_Base_MspInit+0x84>)
 80009aa:	2200      	movs	r2, #0
 80009ac:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim2_ch1) != HAL_OK)
 80009ae:	4b0a      	ldr	r3, [pc, #40]	; (80009d8 <HAL_TIM_Base_MspInit+0x84>)
 80009b0:	0018      	movs	r0, r3
 80009b2:	f000 fd8d 	bl	80014d0 <HAL_DMA_Init>
 80009b6:	1e03      	subs	r3, r0, #0
 80009b8:	d001      	beq.n	80009be <HAL_TIM_Base_MspInit+0x6a>
    {
      Error_Handler();
 80009ba:	f7ff ff45 	bl	8000848 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim2_ch1);
 80009be:	687b      	ldr	r3, [r7, #4]
 80009c0:	4a05      	ldr	r2, [pc, #20]	; (80009d8 <HAL_TIM_Base_MspInit+0x84>)
 80009c2:	621a      	str	r2, [r3, #32]
 80009c4:	4b04      	ldr	r3, [pc, #16]	; (80009d8 <HAL_TIM_Base_MspInit+0x84>)
 80009c6:	687a      	ldr	r2, [r7, #4]
 80009c8:	629a      	str	r2, [r3, #40]	; 0x28
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80009ca:	46c0      	nop			; (mov r8, r8)
 80009cc:	46bd      	mov	sp, r7
 80009ce:	b002      	add	sp, #8
 80009d0:	bd80      	pop	{r7, pc}
 80009d2:	46c0      	nop			; (mov r8, r8)
 80009d4:	40021000 	.word	0x40021000
 80009d8:	2000010c 	.word	0x2000010c
 80009dc:	40020058 	.word	0x40020058

080009e0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80009e0:	b590      	push	{r4, r7, lr}
 80009e2:	b089      	sub	sp, #36	; 0x24
 80009e4:	af00      	add	r7, sp, #0
 80009e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009e8:	240c      	movs	r4, #12
 80009ea:	193b      	adds	r3, r7, r4
 80009ec:	0018      	movs	r0, r3
 80009ee:	2314      	movs	r3, #20
 80009f0:	001a      	movs	r2, r3
 80009f2:	2100      	movs	r1, #0
 80009f4:	f002 fd78 	bl	80034e8 <memset>
  if(htim->Instance==TIM2)
 80009f8:	687b      	ldr	r3, [r7, #4]
 80009fa:	681a      	ldr	r2, [r3, #0]
 80009fc:	2380      	movs	r3, #128	; 0x80
 80009fe:	05db      	lsls	r3, r3, #23
 8000a00:	429a      	cmp	r2, r3
 8000a02:	d122      	bne.n	8000a4a <HAL_TIM_MspPostInit+0x6a>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a04:	4b13      	ldr	r3, [pc, #76]	; (8000a54 <HAL_TIM_MspPostInit+0x74>)
 8000a06:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000a08:	4b12      	ldr	r3, [pc, #72]	; (8000a54 <HAL_TIM_MspPostInit+0x74>)
 8000a0a:	2101      	movs	r1, #1
 8000a0c:	430a      	orrs	r2, r1
 8000a0e:	62da      	str	r2, [r3, #44]	; 0x2c
 8000a10:	4b10      	ldr	r3, [pc, #64]	; (8000a54 <HAL_TIM_MspPostInit+0x74>)
 8000a12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000a14:	2201      	movs	r2, #1
 8000a16:	4013      	ands	r3, r2
 8000a18:	60bb      	str	r3, [r7, #8]
 8000a1a:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000a1c:	0021      	movs	r1, r4
 8000a1e:	187b      	adds	r3, r7, r1
 8000a20:	2220      	movs	r2, #32
 8000a22:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a24:	187b      	adds	r3, r7, r1
 8000a26:	2202      	movs	r2, #2
 8000a28:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a2a:	187b      	adds	r3, r7, r1
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a30:	187b      	adds	r3, r7, r1
 8000a32:	2200      	movs	r2, #0
 8000a34:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF5_TIM2;
 8000a36:	187b      	adds	r3, r7, r1
 8000a38:	2205      	movs	r2, #5
 8000a3a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a3c:	187a      	adds	r2, r7, r1
 8000a3e:	23a0      	movs	r3, #160	; 0xa0
 8000a40:	05db      	lsls	r3, r3, #23
 8000a42:	0011      	movs	r1, r2
 8000a44:	0018      	movs	r0, r3
 8000a46:	f000 fefd 	bl	8001844 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8000a4a:	46c0      	nop			; (mov r8, r8)
 8000a4c:	46bd      	mov	sp, r7
 8000a4e:	b009      	add	sp, #36	; 0x24
 8000a50:	bd90      	pop	{r4, r7, pc}
 8000a52:	46c0      	nop			; (mov r8, r8)
 8000a54:	40021000 	.word	0x40021000

08000a58 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a58:	b580      	push	{r7, lr}
 8000a5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000a5c:	e7fe      	b.n	8000a5c <NMI_Handler+0x4>

08000a5e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a5e:	b580      	push	{r7, lr}
 8000a60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a62:	e7fe      	b.n	8000a62 <HardFault_Handler+0x4>

08000a64 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000a64:	b580      	push	{r7, lr}
 8000a66:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000a68:	46c0      	nop			; (mov r8, r8)
 8000a6a:	46bd      	mov	sp, r7
 8000a6c:	bd80      	pop	{r7, pc}

08000a6e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000a6e:	b580      	push	{r7, lr}
 8000a70:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000a72:	46c0      	nop			; (mov r8, r8)
 8000a74:	46bd      	mov	sp, r7
 8000a76:	bd80      	pop	{r7, pc}

08000a78 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000a7c:	f7ff fd14 	bl	80004a8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000a80:	46c0      	nop			; (mov r8, r8)
 8000a82:	46bd      	mov	sp, r7
 8000a84:	bd80      	pop	{r7, pc}
	...

08000a88 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc);
 8000a8c:	4b03      	ldr	r3, [pc, #12]	; (8000a9c <DMA1_Channel1_IRQHandler+0x14>)
 8000a8e:	0018      	movs	r0, r3
 8000a90:	f000 fdfc 	bl	800168c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000a94:	46c0      	nop			; (mov r8, r8)
 8000a96:	46bd      	mov	sp, r7
 8000a98:	bd80      	pop	{r7, pc}
 8000a9a:	46c0      	nop			; (mov r8, r8)
 8000a9c:	20000084 	.word	0x20000084

08000aa0 <DMA1_Channel4_5_6_7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 4, channel 5, channel 6 and channel 7 interrupts.
  */
void DMA1_Channel4_5_6_7_IRQHandler(void)
{
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_5_6_7_IRQn 0 */

  /* USER CODE END DMA1_Channel4_5_6_7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch1);
 8000aa4:	4b03      	ldr	r3, [pc, #12]	; (8000ab4 <DMA1_Channel4_5_6_7_IRQHandler+0x14>)
 8000aa6:	0018      	movs	r0, r3
 8000aa8:	f000 fdf0 	bl	800168c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_5_6_7_IRQn 1 */

  /* USER CODE END DMA1_Channel4_5_6_7_IRQn 1 */
}
 8000aac:	46c0      	nop			; (mov r8, r8)
 8000aae:	46bd      	mov	sp, r7
 8000ab0:	bd80      	pop	{r7, pc}
 8000ab2:	46c0      	nop			; (mov r8, r8)
 8000ab4:	2000010c 	.word	0x2000010c

08000ab8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000abc:	46c0      	nop			; (mov r8, r8)
 8000abe:	46bd      	mov	sp, r7
 8000ac0:	bd80      	pop	{r7, pc}
	...

08000ac4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8000ac4:	480d      	ldr	r0, [pc, #52]	; (8000afc <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8000ac6:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000ac8:	480d      	ldr	r0, [pc, #52]	; (8000b00 <LoopForever+0x6>)
  ldr r1, =_edata
 8000aca:	490e      	ldr	r1, [pc, #56]	; (8000b04 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000acc:	4a0e      	ldr	r2, [pc, #56]	; (8000b08 <LoopForever+0xe>)
  movs r3, #0
 8000ace:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ad0:	e002      	b.n	8000ad8 <LoopCopyDataInit>

08000ad2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ad2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ad4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ad6:	3304      	adds	r3, #4

08000ad8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ad8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ada:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000adc:	d3f9      	bcc.n	8000ad2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000ade:	4a0b      	ldr	r2, [pc, #44]	; (8000b0c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000ae0:	4c0b      	ldr	r4, [pc, #44]	; (8000b10 <LoopForever+0x16>)
  movs r3, #0
 8000ae2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ae4:	e001      	b.n	8000aea <LoopFillZerobss>

08000ae6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000ae6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ae8:	3204      	adds	r2, #4

08000aea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000aea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000aec:	d3fb      	bcc.n	8000ae6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000aee:	f7ff ffe3 	bl	8000ab8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000af2:	f002 fcd5 	bl	80034a0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000af6:	f7ff fcf5 	bl	80004e4 <main>

08000afa <LoopForever>:

LoopForever:
    b LoopForever
 8000afa:	e7fe      	b.n	8000afa <LoopForever>
   ldr   r0, =_estack
 8000afc:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8000b00:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b04:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000b08:	0800353c 	.word	0x0800353c
  ldr r2, =_sbss
 8000b0c:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000b10:	20000160 	.word	0x20000160

08000b14 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000b14:	e7fe      	b.n	8000b14 <ADC1_COMP_IRQHandler>
	...

08000b18 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	b082      	sub	sp, #8
 8000b1c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000b1e:	1dfb      	adds	r3, r7, #7
 8000b20:	2200      	movs	r2, #0
 8000b22:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8000b24:	4b0b      	ldr	r3, [pc, #44]	; (8000b54 <HAL_Init+0x3c>)
 8000b26:	681a      	ldr	r2, [r3, #0]
 8000b28:	4b0a      	ldr	r3, [pc, #40]	; (8000b54 <HAL_Init+0x3c>)
 8000b2a:	2140      	movs	r1, #64	; 0x40
 8000b2c:	430a      	orrs	r2, r1
 8000b2e:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000b30:	2003      	movs	r0, #3
 8000b32:	f000 f811 	bl	8000b58 <HAL_InitTick>
 8000b36:	1e03      	subs	r3, r0, #0
 8000b38:	d003      	beq.n	8000b42 <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8000b3a:	1dfb      	adds	r3, r7, #7
 8000b3c:	2201      	movs	r2, #1
 8000b3e:	701a      	strb	r2, [r3, #0]
 8000b40:	e001      	b.n	8000b46 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000b42:	f7ff fe87 	bl	8000854 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000b46:	1dfb      	adds	r3, r7, #7
 8000b48:	781b      	ldrb	r3, [r3, #0]
}
 8000b4a:	0018      	movs	r0, r3
 8000b4c:	46bd      	mov	sp, r7
 8000b4e:	b002      	add	sp, #8
 8000b50:	bd80      	pop	{r7, pc}
 8000b52:	46c0      	nop			; (mov r8, r8)
 8000b54:	40022000 	.word	0x40022000

08000b58 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b58:	b590      	push	{r4, r7, lr}
 8000b5a:	b083      	sub	sp, #12
 8000b5c:	af00      	add	r7, sp, #0
 8000b5e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000b60:	4b14      	ldr	r3, [pc, #80]	; (8000bb4 <HAL_InitTick+0x5c>)
 8000b62:	681c      	ldr	r4, [r3, #0]
 8000b64:	4b14      	ldr	r3, [pc, #80]	; (8000bb8 <HAL_InitTick+0x60>)
 8000b66:	781b      	ldrb	r3, [r3, #0]
 8000b68:	0019      	movs	r1, r3
 8000b6a:	23fa      	movs	r3, #250	; 0xfa
 8000b6c:	0098      	lsls	r0, r3, #2
 8000b6e:	f7ff facb 	bl	8000108 <__udivsi3>
 8000b72:	0003      	movs	r3, r0
 8000b74:	0019      	movs	r1, r3
 8000b76:	0020      	movs	r0, r4
 8000b78:	f7ff fac6 	bl	8000108 <__udivsi3>
 8000b7c:	0003      	movs	r3, r0
 8000b7e:	0018      	movs	r0, r3
 8000b80:	f000 fc99 	bl	80014b6 <HAL_SYSTICK_Config>
 8000b84:	1e03      	subs	r3, r0, #0
 8000b86:	d001      	beq.n	8000b8c <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000b88:	2301      	movs	r3, #1
 8000b8a:	e00f      	b.n	8000bac <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	2b03      	cmp	r3, #3
 8000b90:	d80b      	bhi.n	8000baa <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000b92:	6879      	ldr	r1, [r7, #4]
 8000b94:	2301      	movs	r3, #1
 8000b96:	425b      	negs	r3, r3
 8000b98:	2200      	movs	r2, #0
 8000b9a:	0018      	movs	r0, r3
 8000b9c:	f000 fc66 	bl	800146c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000ba0:	4b06      	ldr	r3, [pc, #24]	; (8000bbc <HAL_InitTick+0x64>)
 8000ba2:	687a      	ldr	r2, [r7, #4]
 8000ba4:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000ba6:	2300      	movs	r3, #0
 8000ba8:	e000      	b.n	8000bac <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000baa:	2301      	movs	r3, #1
}
 8000bac:	0018      	movs	r0, r3
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	b003      	add	sp, #12
 8000bb2:	bd90      	pop	{r4, r7, pc}
 8000bb4:	20000000 	.word	0x20000000
 8000bb8:	20000008 	.word	0x20000008
 8000bbc:	20000004 	.word	0x20000004

08000bc0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000bc0:	b580      	push	{r7, lr}
 8000bc2:	af00      	add	r7, sp, #0
  return uwTick;
 8000bc4:	4b02      	ldr	r3, [pc, #8]	; (8000bd0 <HAL_GetTick+0x10>)
 8000bc6:	681b      	ldr	r3, [r3, #0]
}
 8000bc8:	0018      	movs	r0, r3
 8000bca:	46bd      	mov	sp, r7
 8000bcc:	bd80      	pop	{r7, pc}
 8000bce:	46c0      	nop			; (mov r8, r8)
 8000bd0:	2000015c 	.word	0x2000015c

08000bd4 <HAL_ADC_Init>:
  *         function "HAL_ADCEx_EnableVREFINTTempSensor()" must be called similarilly.  
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	b082      	sub	sp, #8
 8000bd8:	af00      	add	r7, sp, #0
 8000bda:	6078      	str	r0, [r7, #4]
 
  /* Check ADC handle */
  if(hadc == NULL)
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	2b00      	cmp	r3, #0
 8000be0:	d101      	bne.n	8000be6 <HAL_ADC_Init+0x12>
  {
    return HAL_ERROR;
 8000be2:	2301      	movs	r3, #1
 8000be4:	e159      	b.n	8000e9a <HAL_ADC_Init+0x2c6>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if(hadc->State == HAL_ADC_STATE_RESET)
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000bea:	2b00      	cmp	r3, #0
 8000bec:	d10a      	bne.n	8000c04 <HAL_ADC_Init+0x30>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	659a      	str	r2, [r3, #88]	; 0x58
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	2250      	movs	r2, #80	; 0x50
 8000bf8:	2100      	movs	r1, #0
 8000bfa:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	0018      	movs	r0, r3
 8000c00:	f7ff fe3c 	bl	800087c <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000c08:	2210      	movs	r2, #16
 8000c0a:	4013      	ands	r3, r2
 8000c0c:	2b10      	cmp	r3, #16
 8000c0e:	d005      	beq.n	8000c1c <HAL_ADC_Init+0x48>
     (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)  )
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	681b      	ldr	r3, [r3, #0]
 8000c14:	689b      	ldr	r3, [r3, #8]
 8000c16:	2204      	movs	r2, #4
 8000c18:	4013      	ands	r3, r2
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8000c1a:	d00b      	beq.n	8000c34 <HAL_ADC_Init+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000c20:	2210      	movs	r2, #16
 8000c22:	431a      	orrs	r2, r3
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	655a      	str	r2, [r3, #84]	; 0x54
        
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	2250      	movs	r2, #80	; 0x50
 8000c2c:	2100      	movs	r1, #0
 8000c2e:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8000c30:	2301      	movs	r3, #1
 8000c32:	e132      	b.n	8000e9a <HAL_ADC_Init+0x2c6>
  }

  /* Set ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000c38:	4a9a      	ldr	r2, [pc, #616]	; (8000ea4 <HAL_ADC_Init+0x2d0>)
 8000c3a:	4013      	ands	r3, r2
 8000c3c:	2202      	movs	r2, #2
 8000c3e:	431a      	orrs	r2, r3
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	655a      	str	r2, [r3, #84]	; 0x54
  /* Parameters update conditioned to ADC state:                            */
  /* Parameters that can be updated only when ADC is disabled:              */
  /*  - ADC clock mode                                                      */
  /*  - ADC clock prescaler                                                 */
  /*  - ADC Resolution                                                      */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	681b      	ldr	r3, [r3, #0]
 8000c48:	689b      	ldr	r3, [r3, #8]
 8000c4a:	2203      	movs	r2, #3
 8000c4c:	4013      	ands	r3, r2
 8000c4e:	2b01      	cmp	r3, #1
 8000c50:	d108      	bne.n	8000c64 <HAL_ADC_Init+0x90>
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	681b      	ldr	r3, [r3, #0]
 8000c56:	681b      	ldr	r3, [r3, #0]
 8000c58:	2201      	movs	r2, #1
 8000c5a:	4013      	ands	r3, r2
 8000c5c:	2b01      	cmp	r3, #1
 8000c5e:	d101      	bne.n	8000c64 <HAL_ADC_Init+0x90>
 8000c60:	2301      	movs	r3, #1
 8000c62:	e000      	b.n	8000c66 <HAL_ADC_Init+0x92>
 8000c64:	2300      	movs	r3, #0
 8000c66:	2b00      	cmp	r3, #0
 8000c68:	d149      	bne.n	8000cfe <HAL_ADC_Init+0x12a>
    /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
    /*     (set into HAL_ADC_ConfigChannel() )                              */
   
    /* Configuration of ADC clock: clock source PCLK or asynchronous with 
    selectable prescaler */
    __HAL_ADC_CLOCK_PRESCALER(hadc);
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	685a      	ldr	r2, [r3, #4]
 8000c6e:	23c0      	movs	r3, #192	; 0xc0
 8000c70:	061b      	lsls	r3, r3, #24
 8000c72:	429a      	cmp	r2, r3
 8000c74:	d00b      	beq.n	8000c8e <HAL_ADC_Init+0xba>
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	685a      	ldr	r2, [r3, #4]
 8000c7a:	2380      	movs	r3, #128	; 0x80
 8000c7c:	05db      	lsls	r3, r3, #23
 8000c7e:	429a      	cmp	r2, r3
 8000c80:	d005      	beq.n	8000c8e <HAL_ADC_Init+0xba>
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	685a      	ldr	r2, [r3, #4]
 8000c86:	2380      	movs	r3, #128	; 0x80
 8000c88:	061b      	lsls	r3, r3, #24
 8000c8a:	429a      	cmp	r2, r3
 8000c8c:	d111      	bne.n	8000cb2 <HAL_ADC_Init+0xde>
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	681b      	ldr	r3, [r3, #0]
 8000c92:	691a      	ldr	r2, [r3, #16]
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	681b      	ldr	r3, [r3, #0]
 8000c98:	0092      	lsls	r2, r2, #2
 8000c9a:	0892      	lsrs	r2, r2, #2
 8000c9c:	611a      	str	r2, [r3, #16]
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	681b      	ldr	r3, [r3, #0]
 8000ca2:	6919      	ldr	r1, [r3, #16]
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	685a      	ldr	r2, [r3, #4]
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	681b      	ldr	r3, [r3, #0]
 8000cac:	430a      	orrs	r2, r1
 8000cae:	611a      	str	r2, [r3, #16]
 8000cb0:	e014      	b.n	8000cdc <HAL_ADC_Init+0x108>
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	681b      	ldr	r3, [r3, #0]
 8000cb6:	691a      	ldr	r2, [r3, #16]
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	681b      	ldr	r3, [r3, #0]
 8000cbc:	0092      	lsls	r2, r2, #2
 8000cbe:	0892      	lsrs	r2, r2, #2
 8000cc0:	611a      	str	r2, [r3, #16]
 8000cc2:	4b79      	ldr	r3, [pc, #484]	; (8000ea8 <HAL_ADC_Init+0x2d4>)
 8000cc4:	681a      	ldr	r2, [r3, #0]
 8000cc6:	4b78      	ldr	r3, [pc, #480]	; (8000ea8 <HAL_ADC_Init+0x2d4>)
 8000cc8:	4978      	ldr	r1, [pc, #480]	; (8000eac <HAL_ADC_Init+0x2d8>)
 8000cca:	400a      	ands	r2, r1
 8000ccc:	601a      	str	r2, [r3, #0]
 8000cce:	4b76      	ldr	r3, [pc, #472]	; (8000ea8 <HAL_ADC_Init+0x2d4>)
 8000cd0:	6819      	ldr	r1, [r3, #0]
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	685a      	ldr	r2, [r3, #4]
 8000cd6:	4b74      	ldr	r3, [pc, #464]	; (8000ea8 <HAL_ADC_Init+0x2d4>)
 8000cd8:	430a      	orrs	r2, r1
 8000cda:	601a      	str	r2, [r3, #0]
    
    /* Configuration of ADC:                                                */
    /*  - Resolution                                                        */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_RES);
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	681b      	ldr	r3, [r3, #0]
 8000ce0:	68da      	ldr	r2, [r3, #12]
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	681b      	ldr	r3, [r3, #0]
 8000ce6:	2118      	movs	r1, #24
 8000ce8:	438a      	bics	r2, r1
 8000cea:	60da      	str	r2, [r3, #12]
    hadc->Instance->CFGR1 |= hadc->Init.Resolution;    
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	681b      	ldr	r3, [r3, #0]
 8000cf0:	68d9      	ldr	r1, [r3, #12]
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	689a      	ldr	r2, [r3, #8]
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	681b      	ldr	r3, [r3, #0]
 8000cfa:	430a      	orrs	r2, r1
 8000cfc:	60da      	str	r2, [r3, #12]
  }
  
  /* Set the Low Frequency mode */
  ADC->CCR &= (uint32_t)~ADC_CCR_LFMEN;
 8000cfe:	4b6a      	ldr	r3, [pc, #424]	; (8000ea8 <HAL_ADC_Init+0x2d4>)
 8000d00:	681a      	ldr	r2, [r3, #0]
 8000d02:	4b69      	ldr	r3, [pc, #420]	; (8000ea8 <HAL_ADC_Init+0x2d4>)
 8000d04:	496a      	ldr	r1, [pc, #424]	; (8000eb0 <HAL_ADC_Init+0x2dc>)
 8000d06:	400a      	ands	r2, r1
 8000d08:	601a      	str	r2, [r3, #0]
  ADC->CCR |=__HAL_ADC_CCR_LOWFREQUENCY(hadc->Init.LowPowerFrequencyMode);  
 8000d0a:	4b67      	ldr	r3, [pc, #412]	; (8000ea8 <HAL_ADC_Init+0x2d4>)
 8000d0c:	6819      	ldr	r1, [r3, #0]
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000d12:	065a      	lsls	r2, r3, #25
 8000d14:	4b64      	ldr	r3, [pc, #400]	; (8000ea8 <HAL_ADC_Init+0x2d4>)
 8000d16:	430a      	orrs	r2, r1
 8000d18:	601a      	str	r2, [r3, #0]
   
  /* Enable voltage regulator (if disabled at this step) */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN))
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	681b      	ldr	r3, [r3, #0]
 8000d1e:	689a      	ldr	r2, [r3, #8]
 8000d20:	2380      	movs	r3, #128	; 0x80
 8000d22:	055b      	lsls	r3, r3, #21
 8000d24:	4013      	ands	r3, r2
 8000d26:	d108      	bne.n	8000d3a <HAL_ADC_Init+0x166>
  {
    /* Set ADVREGEN bit */
    hadc->Instance->CR |= ADC_CR_ADVREGEN;
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	681b      	ldr	r3, [r3, #0]
 8000d2c:	689a      	ldr	r2, [r3, #8]
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	681b      	ldr	r3, [r3, #0]
 8000d32:	2180      	movs	r1, #128	; 0x80
 8000d34:	0549      	lsls	r1, r1, #21
 8000d36:	430a      	orrs	r2, r1
 8000d38:	609a      	str	r2, [r3, #8]
  /*  - Continuous conversion mode                                            */
  /*  - DMA continuous request                                                */
  /*  - Overrun                                                               */
  /*  - AutoDelay feature                                                     */
  /*  - Discontinuous mode                                                    */
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_ALIGN   |
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	681b      	ldr	r3, [r3, #0]
 8000d3e:	68da      	ldr	r2, [r3, #12]
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	681b      	ldr	r3, [r3, #0]
 8000d44:	495b      	ldr	r1, [pc, #364]	; (8000eb4 <HAL_ADC_Init+0x2e0>)
 8000d46:	400a      	ands	r2, r1
 8000d48:	60da      	str	r2, [r3, #12]
                             ADC_CFGR1_OVRMOD  |
                             ADC_CFGR1_AUTDLY  |
                             ADC_CFGR1_AUTOFF  |
                             ADC_CFGR1_DISCEN   );
  
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	681b      	ldr	r3, [r3, #0]
 8000d4e:	68d9      	ldr	r1, [r3, #12]
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	68da      	ldr	r2, [r3, #12]
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	691b      	ldr	r3, [r3, #16]
 8000d58:	2b02      	cmp	r3, #2
 8000d5a:	d101      	bne.n	8000d60 <HAL_ADC_Init+0x18c>
 8000d5c:	2304      	movs	r3, #4
 8000d5e:	e000      	b.n	8000d62 <HAL_ADC_Init+0x18e>
 8000d60:	2300      	movs	r3, #0
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8000d62:	431a      	orrs	r2, r3
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	2020      	movs	r0, #32
 8000d68:	5c1b      	ldrb	r3, [r3, r0]
 8000d6a:	035b      	lsls	r3, r3, #13
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 8000d6c:	431a      	orrs	r2, r3
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	202c      	movs	r0, #44	; 0x2c
 8000d72:	5c1b      	ldrb	r3, [r3, r0]
 8000d74:	005b      	lsls	r3, r3, #1
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8000d76:	431a      	orrs	r2, r3
                            hadc->Init.Overrun                               |
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8000d7c:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	699b      	ldr	r3, [r3, #24]
 8000d82:	039b      	lsls	r3, r3, #14
                            hadc->Init.Overrun                               |
 8000d84:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AUTOFF(hadc->Init.LowPowerAutoPowerOff));
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	69db      	ldr	r3, [r3, #28]
 8000d8a:	03db      	lsls	r3, r3, #15
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 8000d8c:	431a      	orrs	r2, r3
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	681b      	ldr	r3, [r3, #0]
 8000d92:	430a      	orrs	r2, r1
 8000d94:	60da      	str	r2, [r3, #12]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000d9a:	23c2      	movs	r3, #194	; 0xc2
 8000d9c:	33ff      	adds	r3, #255	; 0xff
 8000d9e:	429a      	cmp	r2, r3
 8000da0:	d00b      	beq.n	8000dba <HAL_ADC_Init+0x1e6>
  {
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	681b      	ldr	r3, [r3, #0]
 8000da6:	68d9      	ldr	r1, [r3, #12]
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
                             hadc->Init.ExternalTrigConvEdge;
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 8000db0:	431a      	orrs	r2, r3
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	681b      	ldr	r3, [r3, #0]
 8000db6:	430a      	orrs	r2, r1
 8000db8:	60da      	str	r2, [r3, #12]
  }
  
  /* Enable discontinuous mode only if continuous mode is disabled */
  if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	2221      	movs	r2, #33	; 0x21
 8000dbe:	5c9b      	ldrb	r3, [r3, r2]
 8000dc0:	2b01      	cmp	r3, #1
 8000dc2:	d11a      	bne.n	8000dfa <HAL_ADC_Init+0x226>
  {
    if (hadc->Init.ContinuousConvMode == DISABLE)
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	2220      	movs	r2, #32
 8000dc8:	5c9b      	ldrb	r3, [r3, r2]
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	d109      	bne.n	8000de2 <HAL_ADC_Init+0x20e>
    {
      /* Enable the selected ADC group regular discontinuous mode */
      hadc->Instance->CFGR1 |= (ADC_CFGR1_DISCEN);
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	681b      	ldr	r3, [r3, #0]
 8000dd2:	68da      	ldr	r2, [r3, #12]
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	681b      	ldr	r3, [r3, #0]
 8000dd8:	2180      	movs	r1, #128	; 0x80
 8000dda:	0249      	lsls	r1, r1, #9
 8000ddc:	430a      	orrs	r2, r1
 8000dde:	60da      	str	r2, [r3, #12]
 8000de0:	e00b      	b.n	8000dfa <HAL_ADC_Init+0x226>
      /* ADC regular group discontinuous was intended to be enabled,        */
      /* but ADC regular group modes continuous and sequencer discontinuous */
      /* cannot be enabled simultaneously.                                  */
      
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000de6:	2220      	movs	r2, #32
 8000de8:	431a      	orrs	r2, r3
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000df2:	2201      	movs	r2, #1
 8000df4:	431a      	orrs	r2, r3
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	659a      	str	r2, [r3, #88]	; 0x58
    }
  }
  
  if (hadc->Init.OversamplingMode == ENABLE)
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000dfe:	2b01      	cmp	r3, #1
 8000e00:	d11f      	bne.n	8000e42 <HAL_ADC_Init+0x26e>
    /* Configuration of Oversampler:                                          */
    /*  - Oversampling Ratio                                                  */
    /*  - Right bit shift                                                     */
    /*  - Triggered mode                                                      */
    
    hadc->Instance->CFGR2 &= ~( ADC_CFGR2_OVSR |
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	681b      	ldr	r3, [r3, #0]
 8000e06:	691a      	ldr	r2, [r3, #16]
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	681b      	ldr	r3, [r3, #0]
 8000e0c:	492a      	ldr	r1, [pc, #168]	; (8000eb8 <HAL_ADC_Init+0x2e4>)
 8000e0e:	400a      	ands	r2, r1
 8000e10:	611a      	str	r2, [r3, #16]
                                ADC_CFGR2_OVSS |
                                ADC_CFGR2_TOVS );
    
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	681b      	ldr	r3, [r3, #0]
 8000e16:	6919      	ldr	r1, [r3, #16]
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
                               hadc->Init.Oversample.RightBitShift             |
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 8000e20:	431a      	orrs	r2, r3
                               hadc->Init.Oversample.TriggeredMode );
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                               hadc->Init.Oversample.RightBitShift             |
 8000e26:	431a      	orrs	r2, r3
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	430a      	orrs	r2, r1
 8000e2e:	611a      	str	r2, [r3, #16]
    
    /* Enable OverSampling mode */
     hadc->Instance->CFGR2 |= ADC_CFGR2_OVSE;
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	691a      	ldr	r2, [r3, #16]
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	2101      	movs	r1, #1
 8000e3c:	430a      	orrs	r2, r1
 8000e3e:	611a      	str	r2, [r3, #16]
 8000e40:	e00e      	b.n	8000e60 <HAL_ADC_Init+0x28c>
  }
  else
  {
    if(HAL_IS_BIT_SET(hadc->Instance->CFGR2, ADC_CFGR2_OVSE))
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	681b      	ldr	r3, [r3, #0]
 8000e46:	691b      	ldr	r3, [r3, #16]
 8000e48:	2201      	movs	r2, #1
 8000e4a:	4013      	ands	r3, r2
 8000e4c:	2b01      	cmp	r3, #1
 8000e4e:	d107      	bne.n	8000e60 <HAL_ADC_Init+0x28c>
    {
      /* Disable OverSampling mode if needed */
      hadc->Instance->CFGR2 &= ~ADC_CFGR2_OVSE;
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	691a      	ldr	r2, [r3, #16]
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	681b      	ldr	r3, [r3, #0]
 8000e5a:	2101      	movs	r1, #1
 8000e5c:	438a      	bics	r2, r1
 8000e5e:	611a      	str	r2, [r3, #16]
    }
  }    
  
  /* Clear the old sampling time */
  hadc->Instance->SMPR &= (uint32_t)(~ADC_SMPR_SMPR);
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	681b      	ldr	r3, [r3, #0]
 8000e64:	695a      	ldr	r2, [r3, #20]
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	681b      	ldr	r3, [r3, #0]
 8000e6a:	2107      	movs	r1, #7
 8000e6c:	438a      	bics	r2, r1
 8000e6e:	615a      	str	r2, [r3, #20]
  
  /* Set the new sample time */
  hadc->Instance->SMPR |= hadc->Init.SamplingTime;
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	681b      	ldr	r3, [r3, #0]
 8000e74:	6959      	ldr	r1, [r3, #20]
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	681b      	ldr	r3, [r3, #0]
 8000e7e:	430a      	orrs	r2, r1
 8000e80:	615a      	str	r2, [r3, #20]
  
  /* Clear ADC error code */
  ADC_CLEAR_ERRORCODE(hadc);
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	2200      	movs	r2, #0
 8000e86:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set the ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000e8c:	2203      	movs	r2, #3
 8000e8e:	4393      	bics	r3, r2
 8000e90:	2201      	movs	r2, #1
 8000e92:	431a      	orrs	r2, r3
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	655a      	str	r2, [r3, #84]	; 0x54
                    HAL_ADC_STATE_BUSY_INTERNAL,
                    HAL_ADC_STATE_READY);


  /* Return function status */
  return HAL_OK;
 8000e98:	2300      	movs	r3, #0
}
 8000e9a:	0018      	movs	r0, r3
 8000e9c:	46bd      	mov	sp, r7
 8000e9e:	b002      	add	sp, #8
 8000ea0:	bd80      	pop	{r7, pc}
 8000ea2:	46c0      	nop			; (mov r8, r8)
 8000ea4:	fffffefd 	.word	0xfffffefd
 8000ea8:	40012708 	.word	0x40012708
 8000eac:	ffc3ffff 	.word	0xffc3ffff
 8000eb0:	fdffffff 	.word	0xfdffffff
 8000eb4:	fffe0219 	.word	0xfffe0219
 8000eb8:	fffffc03 	.word	0xfffffc03

08000ebc <HAL_ADC_Start_DMA>:
  * @param  pData Destination Buffer address.
  * @param  Length Length of data to be transferred from ADC peripheral to memory (in bytes)
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8000ebc:	b590      	push	{r4, r7, lr}
 8000ebe:	b087      	sub	sp, #28
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	60f8      	str	r0, [r7, #12]
 8000ec4:	60b9      	str	r1, [r7, #8]
 8000ec6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000ec8:	2317      	movs	r3, #23
 8000eca:	18fb      	adds	r3, r7, r3
 8000ecc:	2200      	movs	r2, #0
 8000ece:	701a      	strb	r2, [r3, #0]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8000ed0:	68fb      	ldr	r3, [r7, #12]
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	689b      	ldr	r3, [r3, #8]
 8000ed6:	2204      	movs	r2, #4
 8000ed8:	4013      	ands	r3, r2
 8000eda:	d15e      	bne.n	8000f9a <HAL_ADC_Start_DMA+0xde>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8000edc:	68fb      	ldr	r3, [r7, #12]
 8000ede:	2250      	movs	r2, #80	; 0x50
 8000ee0:	5c9b      	ldrb	r3, [r3, r2]
 8000ee2:	2b01      	cmp	r3, #1
 8000ee4:	d101      	bne.n	8000eea <HAL_ADC_Start_DMA+0x2e>
 8000ee6:	2302      	movs	r3, #2
 8000ee8:	e05e      	b.n	8000fa8 <HAL_ADC_Start_DMA+0xec>
 8000eea:	68fb      	ldr	r3, [r7, #12]
 8000eec:	2250      	movs	r2, #80	; 0x50
 8000eee:	2101      	movs	r1, #1
 8000ef0:	5499      	strb	r1, [r3, r2]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 8000ef2:	68fb      	ldr	r3, [r7, #12]
 8000ef4:	681b      	ldr	r3, [r3, #0]
 8000ef6:	68da      	ldr	r2, [r3, #12]
 8000ef8:	68fb      	ldr	r3, [r7, #12]
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	2101      	movs	r1, #1
 8000efe:	430a      	orrs	r2, r1
 8000f00:	60da      	str	r2, [r3, #12]

    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are       */
    /* performed automatically by hardware.                                     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8000f02:	68fb      	ldr	r3, [r7, #12]
 8000f04:	69db      	ldr	r3, [r3, #28]
 8000f06:	2b01      	cmp	r3, #1
 8000f08:	d007      	beq.n	8000f1a <HAL_ADC_Start_DMA+0x5e>
    {
      tmp_hal_status = ADC_Enable(hadc);
 8000f0a:	2317      	movs	r3, #23
 8000f0c:	18fc      	adds	r4, r7, r3
 8000f0e:	68fb      	ldr	r3, [r7, #12]
 8000f10:	0018      	movs	r0, r3
 8000f12:	f000 f8f3 	bl	80010fc <ADC_Enable>
 8000f16:	0003      	movs	r3, r0
 8000f18:	7023      	strb	r3, [r4, #0]
    }
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8000f1a:	2317      	movs	r3, #23
 8000f1c:	18fb      	adds	r3, r7, r3
 8000f1e:	781b      	ldrb	r3, [r3, #0]
 8000f20:	2b00      	cmp	r3, #0
 8000f22:	d13e      	bne.n	8000fa2 <HAL_ADC_Start_DMA+0xe6>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8000f24:	68fb      	ldr	r3, [r7, #12]
 8000f26:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000f28:	4a21      	ldr	r2, [pc, #132]	; (8000fb0 <HAL_ADC_Start_DMA+0xf4>)
 8000f2a:	4013      	ands	r3, r2
 8000f2c:	2280      	movs	r2, #128	; 0x80
 8000f2e:	0052      	lsls	r2, r2, #1
 8000f30:	431a      	orrs	r2, r3
 8000f32:	68fb      	ldr	r3, [r7, #12]
 8000f34:	655a      	str	r2, [r3, #84]	; 0x54
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8000f36:	68fb      	ldr	r3, [r7, #12]
 8000f38:	2200      	movs	r2, #0
 8000f3a:	659a      	str	r2, [r3, #88]	; 0x58
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8000f3c:	68fb      	ldr	r3, [r7, #12]
 8000f3e:	2250      	movs	r2, #80	; 0x50
 8000f40:	2100      	movs	r1, #0
 8000f42:	5499      	strb	r1, [r3, r2]

      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8000f44:	68fb      	ldr	r3, [r7, #12]
 8000f46:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f48:	4a1a      	ldr	r2, [pc, #104]	; (8000fb4 <HAL_ADC_Start_DMA+0xf8>)
 8000f4a:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8000f4c:	68fb      	ldr	r3, [r7, #12]
 8000f4e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f50:	4a19      	ldr	r2, [pc, #100]	; (8000fb8 <HAL_ADC_Start_DMA+0xfc>)
 8000f52:	631a      	str	r2, [r3, #48]	; 0x30
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8000f54:	68fb      	ldr	r3, [r7, #12]
 8000f56:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f58:	4a18      	ldr	r2, [pc, #96]	; (8000fbc <HAL_ADC_Start_DMA+0x100>)
 8000f5a:	635a      	str	r2, [r3, #52]	; 0x34
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8000f5c:	68fb      	ldr	r3, [r7, #12]
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	221c      	movs	r2, #28
 8000f62:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC overrun interrupt */
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8000f64:	68fb      	ldr	r3, [r7, #12]
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	685a      	ldr	r2, [r3, #4]
 8000f6a:	68fb      	ldr	r3, [r7, #12]
 8000f6c:	681b      	ldr	r3, [r3, #0]
 8000f6e:	2110      	movs	r1, #16
 8000f70:	430a      	orrs	r2, r1
 8000f72:	605a      	str	r2, [r3, #4]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8000f74:	68fb      	ldr	r3, [r7, #12]
 8000f76:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8000f78:	68fb      	ldr	r3, [r7, #12]
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	3340      	adds	r3, #64	; 0x40
 8000f7e:	0019      	movs	r1, r3
 8000f80:	68ba      	ldr	r2, [r7, #8]
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	f000 fb1c 	bl	80015c0 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 8000f88:	68fb      	ldr	r3, [r7, #12]
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	689a      	ldr	r2, [r3, #8]
 8000f8e:	68fb      	ldr	r3, [r7, #12]
 8000f90:	681b      	ldr	r3, [r3, #0]
 8000f92:	2104      	movs	r1, #4
 8000f94:	430a      	orrs	r2, r1
 8000f96:	609a      	str	r2, [r3, #8]
 8000f98:	e003      	b.n	8000fa2 <HAL_ADC_Start_DMA+0xe6>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8000f9a:	2317      	movs	r3, #23
 8000f9c:	18fb      	adds	r3, r7, r3
 8000f9e:	2202      	movs	r2, #2
 8000fa0:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8000fa2:	2317      	movs	r3, #23
 8000fa4:	18fb      	adds	r3, r7, r3
 8000fa6:	781b      	ldrb	r3, [r3, #0]
}
 8000fa8:	0018      	movs	r0, r3
 8000faa:	46bd      	mov	sp, r7
 8000fac:	b007      	add	sp, #28
 8000fae:	bd90      	pop	{r4, r7, pc}
 8000fb0:	fffff0fe 	.word	0xfffff0fe
 8000fb4:	080011cd 	.word	0x080011cd
 8000fb8:	08001281 	.word	0x08001281
 8000fbc:	0800129f 	.word	0x0800129f

08000fc0 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b082      	sub	sp, #8
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8000fc8:	46c0      	nop			; (mov r8, r8)
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	b002      	add	sp, #8
 8000fce:	bd80      	pop	{r7, pc}

08000fd0 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	b082      	sub	sp, #8
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8000fd8:	46c0      	nop			; (mov r8, r8)
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	b002      	add	sp, #8
 8000fde:	bd80      	pop	{r7, pc}

08000fe0 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	b082      	sub	sp, #8
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8000fe8:	46c0      	nop			; (mov r8, r8)
 8000fea:	46bd      	mov	sp, r7
 8000fec:	b002      	add	sp, #8
 8000fee:	bd80      	pop	{r7, pc}

08000ff0 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b082      	sub	sp, #8
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	6078      	str	r0, [r7, #4]
 8000ff8:	6039      	str	r1, [r7, #0]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	2250      	movs	r2, #80	; 0x50
 8000ffe:	5c9b      	ldrb	r3, [r3, r2]
 8001000:	2b01      	cmp	r3, #1
 8001002:	d101      	bne.n	8001008 <HAL_ADC_ConfigChannel+0x18>
 8001004:	2302      	movs	r3, #2
 8001006:	e06c      	b.n	80010e2 <HAL_ADC_ConfigChannel+0xf2>
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	2250      	movs	r2, #80	; 0x50
 800100c:	2101      	movs	r1, #1
 800100e:	5499      	strb	r1, [r3, r2]
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Management of internal measurement channels: Vbat/VrefInt/TempSensor  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	689b      	ldr	r3, [r3, #8]
 8001016:	2204      	movs	r2, #4
 8001018:	4013      	ands	r3, r2
 800101a:	d00b      	beq.n	8001034 <HAL_ADC_ConfigChannel+0x44>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001020:	2220      	movs	r2, #32
 8001022:	431a      	orrs	r2, r3
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	655a      	str	r2, [r3, #84]	; 0x54
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	2250      	movs	r2, #80	; 0x50
 800102c:	2100      	movs	r1, #0
 800102e:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8001030:	2301      	movs	r3, #1
 8001032:	e056      	b.n	80010e2 <HAL_ADC_ConfigChannel+0xf2>
  }
  
  if (sConfig->Rank != ADC_RANK_NONE)
 8001034:	683b      	ldr	r3, [r7, #0]
 8001036:	685b      	ldr	r3, [r3, #4]
 8001038:	4a2c      	ldr	r2, [pc, #176]	; (80010ec <HAL_ADC_ConfigChannel+0xfc>)
 800103a:	4293      	cmp	r3, r2
 800103c:	d028      	beq.n	8001090 <HAL_ADC_ConfigChannel+0xa0>
  {
    /* Enable selected channels */
    hadc->Instance->CHSELR |= (uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK);
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	681b      	ldr	r3, [r3, #0]
 8001042:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8001044:	683b      	ldr	r3, [r7, #0]
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	035b      	lsls	r3, r3, #13
 800104a:	0b5a      	lsrs	r2, r3, #13
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	430a      	orrs	r2, r1
 8001052:	629a      	str	r2, [r3, #40]	; 0x28
    /* dedicated internal buffers and path.                                     */
    
    #if defined(ADC_CCR_TSEN)
    /* If Temperature sensor channel is selected, then enable the internal      */
    /* buffers and path  */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR ) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 8001054:	683b      	ldr	r3, [r7, #0]
 8001056:	681a      	ldr	r2, [r3, #0]
 8001058:	2380      	movs	r3, #128	; 0x80
 800105a:	02db      	lsls	r3, r3, #11
 800105c:	4013      	ands	r3, r2
 800105e:	d009      	beq.n	8001074 <HAL_ADC_ConfigChannel+0x84>
    {
      ADC->CCR |= ADC_CCR_TSEN;   
 8001060:	4b23      	ldr	r3, [pc, #140]	; (80010f0 <HAL_ADC_ConfigChannel+0x100>)
 8001062:	681a      	ldr	r2, [r3, #0]
 8001064:	4b22      	ldr	r3, [pc, #136]	; (80010f0 <HAL_ADC_ConfigChannel+0x100>)
 8001066:	2180      	movs	r1, #128	; 0x80
 8001068:	0409      	lsls	r1, r1, #16
 800106a:	430a      	orrs	r2, r1
 800106c:	601a      	str	r2, [r3, #0]
      
      /* Delay for temperature sensor stabilization time */
      ADC_DelayMicroSecond(ADC_TEMPSENSOR_DELAY_US);
 800106e:	200a      	movs	r0, #10
 8001070:	f000 f930 	bl	80012d4 <ADC_DelayMicroSecond>
    }
    #endif
    
    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 8001074:	683b      	ldr	r3, [r7, #0]
 8001076:	681a      	ldr	r2, [r3, #0]
 8001078:	2380      	movs	r3, #128	; 0x80
 800107a:	029b      	lsls	r3, r3, #10
 800107c:	4013      	ands	r3, r2
 800107e:	d02b      	beq.n	80010d8 <HAL_ADC_ConfigChannel+0xe8>
    {
      ADC->CCR |= ADC_CCR_VREFEN;   
 8001080:	4b1b      	ldr	r3, [pc, #108]	; (80010f0 <HAL_ADC_ConfigChannel+0x100>)
 8001082:	681a      	ldr	r2, [r3, #0]
 8001084:	4b1a      	ldr	r3, [pc, #104]	; (80010f0 <HAL_ADC_ConfigChannel+0x100>)
 8001086:	2180      	movs	r1, #128	; 0x80
 8001088:	03c9      	lsls	r1, r1, #15
 800108a:	430a      	orrs	r2, r1
 800108c:	601a      	str	r2, [r3, #0]
 800108e:	e023      	b.n	80010d8 <HAL_ADC_ConfigChannel+0xe8>
  }
  else
  {
    /* Regular sequence configuration */
    /* Reset the channel selection register from the selected channel */
    hadc->Instance->CHSELR &= ~((uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK));
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001096:	683b      	ldr	r3, [r7, #0]
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	035b      	lsls	r3, r3, #13
 800109c:	0b5b      	lsrs	r3, r3, #13
 800109e:	43d9      	mvns	r1, r3
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	400a      	ands	r2, r1
 80010a6:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
    /* internal measurement paths disable: If internal channel selected,    */
    /* disable dedicated internal buffers and path.                         */
    #if defined(ADC_CCR_TSEN)
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR ) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 80010a8:	683b      	ldr	r3, [r7, #0]
 80010aa:	681a      	ldr	r2, [r3, #0]
 80010ac:	2380      	movs	r3, #128	; 0x80
 80010ae:	02db      	lsls	r3, r3, #11
 80010b0:	4013      	ands	r3, r2
 80010b2:	d005      	beq.n	80010c0 <HAL_ADC_ConfigChannel+0xd0>
    {
      ADC->CCR &= ~ADC_CCR_TSEN;   
 80010b4:	4b0e      	ldr	r3, [pc, #56]	; (80010f0 <HAL_ADC_ConfigChannel+0x100>)
 80010b6:	681a      	ldr	r2, [r3, #0]
 80010b8:	4b0d      	ldr	r3, [pc, #52]	; (80010f0 <HAL_ADC_ConfigChannel+0x100>)
 80010ba:	490e      	ldr	r1, [pc, #56]	; (80010f4 <HAL_ADC_ConfigChannel+0x104>)
 80010bc:	400a      	ands	r2, r1
 80010be:	601a      	str	r2, [r3, #0]
    }
    #endif
    
    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 80010c0:	683b      	ldr	r3, [r7, #0]
 80010c2:	681a      	ldr	r2, [r3, #0]
 80010c4:	2380      	movs	r3, #128	; 0x80
 80010c6:	029b      	lsls	r3, r3, #10
 80010c8:	4013      	ands	r3, r2
 80010ca:	d005      	beq.n	80010d8 <HAL_ADC_ConfigChannel+0xe8>
    {
      ADC->CCR &= ~ADC_CCR_VREFEN;   
 80010cc:	4b08      	ldr	r3, [pc, #32]	; (80010f0 <HAL_ADC_ConfigChannel+0x100>)
 80010ce:	681a      	ldr	r2, [r3, #0]
 80010d0:	4b07      	ldr	r3, [pc, #28]	; (80010f0 <HAL_ADC_ConfigChannel+0x100>)
 80010d2:	4909      	ldr	r1, [pc, #36]	; (80010f8 <HAL_ADC_ConfigChannel+0x108>)
 80010d4:	400a      	ands	r2, r1
 80010d6:	601a      	str	r2, [r3, #0]
    }
#endif
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	2250      	movs	r2, #80	; 0x50
 80010dc:	2100      	movs	r1, #0
 80010de:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return HAL_OK;
 80010e0:	2300      	movs	r3, #0
}
 80010e2:	0018      	movs	r0, r3
 80010e4:	46bd      	mov	sp, r7
 80010e6:	b002      	add	sp, #8
 80010e8:	bd80      	pop	{r7, pc}
 80010ea:	46c0      	nop			; (mov r8, r8)
 80010ec:	00001001 	.word	0x00001001
 80010f0:	40012708 	.word	0x40012708
 80010f4:	ff7fffff 	.word	0xff7fffff
 80010f8:	ffbfffff 	.word	0xffbfffff

080010fc <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	b084      	sub	sp, #16
 8001100:	af00      	add	r7, sp, #0
 8001102:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001104:	2300      	movs	r3, #0
 8001106:	60fb      	str	r3, [r7, #12]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	689b      	ldr	r3, [r3, #8]
 800110e:	2203      	movs	r2, #3
 8001110:	4013      	ands	r3, r2
 8001112:	2b01      	cmp	r3, #1
 8001114:	d108      	bne.n	8001128 <ADC_Enable+0x2c>
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	2201      	movs	r2, #1
 800111e:	4013      	ands	r3, r2
 8001120:	2b01      	cmp	r3, #1
 8001122:	d101      	bne.n	8001128 <ADC_Enable+0x2c>
 8001124:	2301      	movs	r3, #1
 8001126:	e000      	b.n	800112a <ADC_Enable+0x2e>
 8001128:	2300      	movs	r3, #0
 800112a:	2b00      	cmp	r3, #0
 800112c:	d146      	bne.n	80011bc <ADC_Enable+0xc0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	689b      	ldr	r3, [r3, #8]
 8001134:	4a24      	ldr	r2, [pc, #144]	; (80011c8 <ADC_Enable+0xcc>)
 8001136:	4013      	ands	r3, r2
 8001138:	d00d      	beq.n	8001156 <ADC_Enable+0x5a>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800113e:	2210      	movs	r2, #16
 8001140:	431a      	orrs	r2, r3
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800114a:	2201      	movs	r2, #1
 800114c:	431a      	orrs	r2, r3
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	659a      	str	r2, [r3, #88]	; 0x58
      
      return HAL_ERROR;
 8001152:	2301      	movs	r3, #1
 8001154:	e033      	b.n	80011be <ADC_Enable+0xc2>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	689a      	ldr	r2, [r3, #8]
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	2101      	movs	r1, #1
 8001162:	430a      	orrs	r2, r1
 8001164:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time. */
    ADC_DelayMicroSecond(ADC_STAB_DELAY_US);
 8001166:	2001      	movs	r0, #1
 8001168:	f000 f8b4 	bl	80012d4 <ADC_DelayMicroSecond>

    /* Get tick count */
    tickstart = HAL_GetTick();
 800116c:	f7ff fd28 	bl	8000bc0 <HAL_GetTick>
 8001170:	0003      	movs	r3, r0
 8001172:	60fb      	str	r3, [r7, #12]
    
    /* Wait for ADC effectively enabled */
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001174:	e01b      	b.n	80011ae <ADC_Enable+0xb2>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001176:	f7ff fd23 	bl	8000bc0 <HAL_GetTick>
 800117a:	0002      	movs	r2, r0
 800117c:	68fb      	ldr	r3, [r7, #12]
 800117e:	1ad3      	subs	r3, r2, r3
 8001180:	2b0a      	cmp	r3, #10
 8001182:	d914      	bls.n	80011ae <ADC_Enable+0xb2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	2201      	movs	r2, #1
 800118c:	4013      	ands	r3, r2
 800118e:	2b01      	cmp	r3, #1
 8001190:	d00d      	beq.n	80011ae <ADC_Enable+0xb2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001196:	2210      	movs	r2, #16
 8001198:	431a      	orrs	r2, r3
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80011a2:	2201      	movs	r2, #1
 80011a4:	431a      	orrs	r2, r3
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 80011aa:	2301      	movs	r3, #1
 80011ac:	e007      	b.n	80011be <ADC_Enable+0xc2>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	2201      	movs	r2, #1
 80011b6:	4013      	ands	r3, r2
 80011b8:	2b01      	cmp	r3, #1
 80011ba:	d1dc      	bne.n	8001176 <ADC_Enable+0x7a>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80011bc:	2300      	movs	r3, #0
}
 80011be:	0018      	movs	r0, r3
 80011c0:	46bd      	mov	sp, r7
 80011c2:	b004      	add	sp, #16
 80011c4:	bd80      	pop	{r7, pc}
 80011c6:	46c0      	nop			; (mov r8, r8)
 80011c8:	80000017 	.word	0x80000017

080011cc <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b084      	sub	sp, #16
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80011d8:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80011da:	68fb      	ldr	r3, [r7, #12]
 80011dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80011de:	2250      	movs	r2, #80	; 0x50
 80011e0:	4013      	ands	r3, r2
 80011e2:	d141      	bne.n	8001268 <ADC_DMAConvCplt+0x9c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80011e4:	68fb      	ldr	r3, [r7, #12]
 80011e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80011e8:	2280      	movs	r2, #128	; 0x80
 80011ea:	0092      	lsls	r2, r2, #2
 80011ec:	431a      	orrs	r2, r3
 80011ee:	68fb      	ldr	r3, [r7, #12]
 80011f0:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80011f2:	68fb      	ldr	r3, [r7, #12]
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	68da      	ldr	r2, [r3, #12]
 80011f8:	23c0      	movs	r3, #192	; 0xc0
 80011fa:	011b      	lsls	r3, r3, #4
 80011fc:	4013      	ands	r3, r2
 80011fe:	d12e      	bne.n	800125e <ADC_DMAConvCplt+0x92>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8001200:	68fb      	ldr	r3, [r7, #12]
 8001202:	2220      	movs	r2, #32
 8001204:	5c9b      	ldrb	r3, [r3, r2]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001206:	2b00      	cmp	r3, #0
 8001208:	d129      	bne.n	800125e <ADC_DMAConvCplt+0x92>
    {
      /* If End of Sequence is reached, disable interrupts */
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 800120a:	68fb      	ldr	r3, [r7, #12]
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	2208      	movs	r2, #8
 8001212:	4013      	ands	r3, r2
 8001214:	2b08      	cmp	r3, #8
 8001216:	d122      	bne.n	800125e <ADC_DMAConvCplt+0x92>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001218:	68fb      	ldr	r3, [r7, #12]
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	689b      	ldr	r3, [r3, #8]
 800121e:	2204      	movs	r2, #4
 8001220:	4013      	ands	r3, r2
 8001222:	d110      	bne.n	8001246 <ADC_DMAConvCplt+0x7a>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8001224:	68fb      	ldr	r3, [r7, #12]
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	685a      	ldr	r2, [r3, #4]
 800122a:	68fb      	ldr	r3, [r7, #12]
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	210c      	movs	r1, #12
 8001230:	438a      	bics	r2, r1
 8001232:	605a      	str	r2, [r3, #4]
          
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8001234:	68fb      	ldr	r3, [r7, #12]
 8001236:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001238:	4a10      	ldr	r2, [pc, #64]	; (800127c <ADC_DMAConvCplt+0xb0>)
 800123a:	4013      	ands	r3, r2
 800123c:	2201      	movs	r2, #1
 800123e:	431a      	orrs	r2, r3
 8001240:	68fb      	ldr	r3, [r7, #12]
 8001242:	655a      	str	r2, [r3, #84]	; 0x54
 8001244:	e00b      	b.n	800125e <ADC_DMAConvCplt+0x92>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001246:	68fb      	ldr	r3, [r7, #12]
 8001248:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800124a:	2220      	movs	r2, #32
 800124c:	431a      	orrs	r2, r3
 800124e:	68fb      	ldr	r3, [r7, #12]
 8001250:	655a      	str	r2, [r3, #84]	; 0x54
          
          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001252:	68fb      	ldr	r3, [r7, #12]
 8001254:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001256:	2201      	movs	r2, #1
 8001258:	431a      	orrs	r2, r3
 800125a:	68fb      	ldr	r3, [r7, #12]
 800125c:	659a      	str	r2, [r3, #88]	; 0x58

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800125e:	68fb      	ldr	r3, [r7, #12]
 8001260:	0018      	movs	r0, r3
 8001262:	f7ff fead 	bl	8000fc0 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8001266:	e005      	b.n	8001274 <ADC_DMAConvCplt+0xa8>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8001268:	68fb      	ldr	r3, [r7, #12]
 800126a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800126c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800126e:	687a      	ldr	r2, [r7, #4]
 8001270:	0010      	movs	r0, r2
 8001272:	4798      	blx	r3
}
 8001274:	46c0      	nop			; (mov r8, r8)
 8001276:	46bd      	mov	sp, r7
 8001278:	b004      	add	sp, #16
 800127a:	bd80      	pop	{r7, pc}
 800127c:	fffffefe 	.word	0xfffffefe

08001280 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8001280:	b580      	push	{r7, lr}
 8001282:	b084      	sub	sp, #16
 8001284:	af00      	add	r7, sp, #0
 8001286:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800128c:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 800128e:	68fb      	ldr	r3, [r7, #12]
 8001290:	0018      	movs	r0, r3
 8001292:	f7ff fe9d 	bl	8000fd0 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001296:	46c0      	nop			; (mov r8, r8)
 8001298:	46bd      	mov	sp, r7
 800129a:	b004      	add	sp, #16
 800129c:	bd80      	pop	{r7, pc}

0800129e <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800129e:	b580      	push	{r7, lr}
 80012a0:	b084      	sub	sp, #16
 80012a2:	af00      	add	r7, sp, #0
 80012a4:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80012aa:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80012ac:	68fb      	ldr	r3, [r7, #12]
 80012ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80012b0:	2240      	movs	r2, #64	; 0x40
 80012b2:	431a      	orrs	r2, r3
 80012b4:	68fb      	ldr	r3, [r7, #12]
 80012b6:	655a      	str	r2, [r3, #84]	; 0x54
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80012b8:	68fb      	ldr	r3, [r7, #12]
 80012ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80012bc:	2204      	movs	r2, #4
 80012be:	431a      	orrs	r2, r3
 80012c0:	68fb      	ldr	r3, [r7, #12]
 80012c2:	659a      	str	r2, [r3, #88]	; 0x58
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc); 
 80012c4:	68fb      	ldr	r3, [r7, #12]
 80012c6:	0018      	movs	r0, r3
 80012c8:	f7ff fe8a 	bl	8000fe0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80012cc:	46c0      	nop			; (mov r8, r8)
 80012ce:	46bd      	mov	sp, r7
 80012d0:	b004      	add	sp, #16
 80012d2:	bd80      	pop	{r7, pc}

080012d4 <ADC_DelayMicroSecond>:
  * @brief  Delay micro seconds 
  * @param  microSecond  delay
  * @retval None
  */
static void ADC_DelayMicroSecond(uint32_t microSecond)
{
 80012d4:	b580      	push	{r7, lr}
 80012d6:	b084      	sub	sp, #16
 80012d8:	af00      	add	r7, sp, #0
 80012da:	6078      	str	r0, [r7, #4]
  /* Compute number of CPU cycles to wait for */
  __IO uint32_t waitLoopIndex = (microSecond * (SystemCoreClock / 1000000U));
 80012dc:	4b0b      	ldr	r3, [pc, #44]	; (800130c <ADC_DelayMicroSecond+0x38>)
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	490b      	ldr	r1, [pc, #44]	; (8001310 <ADC_DelayMicroSecond+0x3c>)
 80012e2:	0018      	movs	r0, r3
 80012e4:	f7fe ff10 	bl	8000108 <__udivsi3>
 80012e8:	0003      	movs	r3, r0
 80012ea:	001a      	movs	r2, r3
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	4353      	muls	r3, r2
 80012f0:	60fb      	str	r3, [r7, #12]

  while(waitLoopIndex != 0U)
 80012f2:	e002      	b.n	80012fa <ADC_DelayMicroSecond+0x26>
  {
    waitLoopIndex--;
 80012f4:	68fb      	ldr	r3, [r7, #12]
 80012f6:	3b01      	subs	r3, #1
 80012f8:	60fb      	str	r3, [r7, #12]
  while(waitLoopIndex != 0U)
 80012fa:	68fb      	ldr	r3, [r7, #12]
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d1f9      	bne.n	80012f4 <ADC_DelayMicroSecond+0x20>
  } 
}
 8001300:	46c0      	nop			; (mov r8, r8)
 8001302:	46c0      	nop			; (mov r8, r8)
 8001304:	46bd      	mov	sp, r7
 8001306:	b004      	add	sp, #16
 8001308:	bd80      	pop	{r7, pc}
 800130a:	46c0      	nop			; (mov r8, r8)
 800130c:	20000000 	.word	0x20000000
 8001310:	000f4240 	.word	0x000f4240

08001314 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001314:	b580      	push	{r7, lr}
 8001316:	b082      	sub	sp, #8
 8001318:	af00      	add	r7, sp, #0
 800131a:	0002      	movs	r2, r0
 800131c:	1dfb      	adds	r3, r7, #7
 800131e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001320:	1dfb      	adds	r3, r7, #7
 8001322:	781b      	ldrb	r3, [r3, #0]
 8001324:	2b7f      	cmp	r3, #127	; 0x7f
 8001326:	d809      	bhi.n	800133c <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001328:	1dfb      	adds	r3, r7, #7
 800132a:	781b      	ldrb	r3, [r3, #0]
 800132c:	001a      	movs	r2, r3
 800132e:	231f      	movs	r3, #31
 8001330:	401a      	ands	r2, r3
 8001332:	4b04      	ldr	r3, [pc, #16]	; (8001344 <__NVIC_EnableIRQ+0x30>)
 8001334:	2101      	movs	r1, #1
 8001336:	4091      	lsls	r1, r2
 8001338:	000a      	movs	r2, r1
 800133a:	601a      	str	r2, [r3, #0]
  }
}
 800133c:	46c0      	nop			; (mov r8, r8)
 800133e:	46bd      	mov	sp, r7
 8001340:	b002      	add	sp, #8
 8001342:	bd80      	pop	{r7, pc}
 8001344:	e000e100 	.word	0xe000e100

08001348 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001348:	b590      	push	{r4, r7, lr}
 800134a:	b083      	sub	sp, #12
 800134c:	af00      	add	r7, sp, #0
 800134e:	0002      	movs	r2, r0
 8001350:	6039      	str	r1, [r7, #0]
 8001352:	1dfb      	adds	r3, r7, #7
 8001354:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001356:	1dfb      	adds	r3, r7, #7
 8001358:	781b      	ldrb	r3, [r3, #0]
 800135a:	2b7f      	cmp	r3, #127	; 0x7f
 800135c:	d828      	bhi.n	80013b0 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800135e:	4a2f      	ldr	r2, [pc, #188]	; (800141c <__NVIC_SetPriority+0xd4>)
 8001360:	1dfb      	adds	r3, r7, #7
 8001362:	781b      	ldrb	r3, [r3, #0]
 8001364:	b25b      	sxtb	r3, r3
 8001366:	089b      	lsrs	r3, r3, #2
 8001368:	33c0      	adds	r3, #192	; 0xc0
 800136a:	009b      	lsls	r3, r3, #2
 800136c:	589b      	ldr	r3, [r3, r2]
 800136e:	1dfa      	adds	r2, r7, #7
 8001370:	7812      	ldrb	r2, [r2, #0]
 8001372:	0011      	movs	r1, r2
 8001374:	2203      	movs	r2, #3
 8001376:	400a      	ands	r2, r1
 8001378:	00d2      	lsls	r2, r2, #3
 800137a:	21ff      	movs	r1, #255	; 0xff
 800137c:	4091      	lsls	r1, r2
 800137e:	000a      	movs	r2, r1
 8001380:	43d2      	mvns	r2, r2
 8001382:	401a      	ands	r2, r3
 8001384:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001386:	683b      	ldr	r3, [r7, #0]
 8001388:	019b      	lsls	r3, r3, #6
 800138a:	22ff      	movs	r2, #255	; 0xff
 800138c:	401a      	ands	r2, r3
 800138e:	1dfb      	adds	r3, r7, #7
 8001390:	781b      	ldrb	r3, [r3, #0]
 8001392:	0018      	movs	r0, r3
 8001394:	2303      	movs	r3, #3
 8001396:	4003      	ands	r3, r0
 8001398:	00db      	lsls	r3, r3, #3
 800139a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800139c:	481f      	ldr	r0, [pc, #124]	; (800141c <__NVIC_SetPriority+0xd4>)
 800139e:	1dfb      	adds	r3, r7, #7
 80013a0:	781b      	ldrb	r3, [r3, #0]
 80013a2:	b25b      	sxtb	r3, r3
 80013a4:	089b      	lsrs	r3, r3, #2
 80013a6:	430a      	orrs	r2, r1
 80013a8:	33c0      	adds	r3, #192	; 0xc0
 80013aa:	009b      	lsls	r3, r3, #2
 80013ac:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80013ae:	e031      	b.n	8001414 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80013b0:	4a1b      	ldr	r2, [pc, #108]	; (8001420 <__NVIC_SetPriority+0xd8>)
 80013b2:	1dfb      	adds	r3, r7, #7
 80013b4:	781b      	ldrb	r3, [r3, #0]
 80013b6:	0019      	movs	r1, r3
 80013b8:	230f      	movs	r3, #15
 80013ba:	400b      	ands	r3, r1
 80013bc:	3b08      	subs	r3, #8
 80013be:	089b      	lsrs	r3, r3, #2
 80013c0:	3306      	adds	r3, #6
 80013c2:	009b      	lsls	r3, r3, #2
 80013c4:	18d3      	adds	r3, r2, r3
 80013c6:	3304      	adds	r3, #4
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	1dfa      	adds	r2, r7, #7
 80013cc:	7812      	ldrb	r2, [r2, #0]
 80013ce:	0011      	movs	r1, r2
 80013d0:	2203      	movs	r2, #3
 80013d2:	400a      	ands	r2, r1
 80013d4:	00d2      	lsls	r2, r2, #3
 80013d6:	21ff      	movs	r1, #255	; 0xff
 80013d8:	4091      	lsls	r1, r2
 80013da:	000a      	movs	r2, r1
 80013dc:	43d2      	mvns	r2, r2
 80013de:	401a      	ands	r2, r3
 80013e0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80013e2:	683b      	ldr	r3, [r7, #0]
 80013e4:	019b      	lsls	r3, r3, #6
 80013e6:	22ff      	movs	r2, #255	; 0xff
 80013e8:	401a      	ands	r2, r3
 80013ea:	1dfb      	adds	r3, r7, #7
 80013ec:	781b      	ldrb	r3, [r3, #0]
 80013ee:	0018      	movs	r0, r3
 80013f0:	2303      	movs	r3, #3
 80013f2:	4003      	ands	r3, r0
 80013f4:	00db      	lsls	r3, r3, #3
 80013f6:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80013f8:	4809      	ldr	r0, [pc, #36]	; (8001420 <__NVIC_SetPriority+0xd8>)
 80013fa:	1dfb      	adds	r3, r7, #7
 80013fc:	781b      	ldrb	r3, [r3, #0]
 80013fe:	001c      	movs	r4, r3
 8001400:	230f      	movs	r3, #15
 8001402:	4023      	ands	r3, r4
 8001404:	3b08      	subs	r3, #8
 8001406:	089b      	lsrs	r3, r3, #2
 8001408:	430a      	orrs	r2, r1
 800140a:	3306      	adds	r3, #6
 800140c:	009b      	lsls	r3, r3, #2
 800140e:	18c3      	adds	r3, r0, r3
 8001410:	3304      	adds	r3, #4
 8001412:	601a      	str	r2, [r3, #0]
}
 8001414:	46c0      	nop			; (mov r8, r8)
 8001416:	46bd      	mov	sp, r7
 8001418:	b003      	add	sp, #12
 800141a:	bd90      	pop	{r4, r7, pc}
 800141c:	e000e100 	.word	0xe000e100
 8001420:	e000ed00 	.word	0xe000ed00

08001424 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001424:	b580      	push	{r7, lr}
 8001426:	b082      	sub	sp, #8
 8001428:	af00      	add	r7, sp, #0
 800142a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	1e5a      	subs	r2, r3, #1
 8001430:	2380      	movs	r3, #128	; 0x80
 8001432:	045b      	lsls	r3, r3, #17
 8001434:	429a      	cmp	r2, r3
 8001436:	d301      	bcc.n	800143c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001438:	2301      	movs	r3, #1
 800143a:	e010      	b.n	800145e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800143c:	4b0a      	ldr	r3, [pc, #40]	; (8001468 <SysTick_Config+0x44>)
 800143e:	687a      	ldr	r2, [r7, #4]
 8001440:	3a01      	subs	r2, #1
 8001442:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001444:	2301      	movs	r3, #1
 8001446:	425b      	negs	r3, r3
 8001448:	2103      	movs	r1, #3
 800144a:	0018      	movs	r0, r3
 800144c:	f7ff ff7c 	bl	8001348 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001450:	4b05      	ldr	r3, [pc, #20]	; (8001468 <SysTick_Config+0x44>)
 8001452:	2200      	movs	r2, #0
 8001454:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001456:	4b04      	ldr	r3, [pc, #16]	; (8001468 <SysTick_Config+0x44>)
 8001458:	2207      	movs	r2, #7
 800145a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800145c:	2300      	movs	r3, #0
}
 800145e:	0018      	movs	r0, r3
 8001460:	46bd      	mov	sp, r7
 8001462:	b002      	add	sp, #8
 8001464:	bd80      	pop	{r7, pc}
 8001466:	46c0      	nop			; (mov r8, r8)
 8001468:	e000e010 	.word	0xe000e010

0800146c <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800146c:	b580      	push	{r7, lr}
 800146e:	b084      	sub	sp, #16
 8001470:	af00      	add	r7, sp, #0
 8001472:	60b9      	str	r1, [r7, #8]
 8001474:	607a      	str	r2, [r7, #4]
 8001476:	210f      	movs	r1, #15
 8001478:	187b      	adds	r3, r7, r1
 800147a:	1c02      	adds	r2, r0, #0
 800147c:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800147e:	68ba      	ldr	r2, [r7, #8]
 8001480:	187b      	adds	r3, r7, r1
 8001482:	781b      	ldrb	r3, [r3, #0]
 8001484:	b25b      	sxtb	r3, r3
 8001486:	0011      	movs	r1, r2
 8001488:	0018      	movs	r0, r3
 800148a:	f7ff ff5d 	bl	8001348 <__NVIC_SetPriority>
}
 800148e:	46c0      	nop			; (mov r8, r8)
 8001490:	46bd      	mov	sp, r7
 8001492:	b004      	add	sp, #16
 8001494:	bd80      	pop	{r7, pc}

08001496 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001496:	b580      	push	{r7, lr}
 8001498:	b082      	sub	sp, #8
 800149a:	af00      	add	r7, sp, #0
 800149c:	0002      	movs	r2, r0
 800149e:	1dfb      	adds	r3, r7, #7
 80014a0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80014a2:	1dfb      	adds	r3, r7, #7
 80014a4:	781b      	ldrb	r3, [r3, #0]
 80014a6:	b25b      	sxtb	r3, r3
 80014a8:	0018      	movs	r0, r3
 80014aa:	f7ff ff33 	bl	8001314 <__NVIC_EnableIRQ>
}
 80014ae:	46c0      	nop			; (mov r8, r8)
 80014b0:	46bd      	mov	sp, r7
 80014b2:	b002      	add	sp, #8
 80014b4:	bd80      	pop	{r7, pc}

080014b6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80014b6:	b580      	push	{r7, lr}
 80014b8:	b082      	sub	sp, #8
 80014ba:	af00      	add	r7, sp, #0
 80014bc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	0018      	movs	r0, r3
 80014c2:	f7ff ffaf 	bl	8001424 <SysTick_Config>
 80014c6:	0003      	movs	r3, r0
}
 80014c8:	0018      	movs	r0, r3
 80014ca:	46bd      	mov	sp, r7
 80014cc:	b002      	add	sp, #8
 80014ce:	bd80      	pop	{r7, pc}

080014d0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80014d0:	b580      	push	{r7, lr}
 80014d2:	b084      	sub	sp, #16
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d101      	bne.n	80014e2 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80014de:	2301      	movs	r3, #1
 80014e0:	e061      	b.n	80015a6 <HAL_DMA_Init+0xd6>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Compute the channel index */
  /* Only one DMA: DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	4a32      	ldr	r2, [pc, #200]	; (80015b0 <HAL_DMA_Init+0xe0>)
 80014e8:	4694      	mov	ip, r2
 80014ea:	4463      	add	r3, ip
 80014ec:	2114      	movs	r1, #20
 80014ee:	0018      	movs	r0, r3
 80014f0:	f7fe fe0a 	bl	8000108 <__udivsi3>
 80014f4:	0003      	movs	r3, r0
 80014f6:	009a      	lsls	r2, r3, #2
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->DmaBaseAddress = DMA1;
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	4a2d      	ldr	r2, [pc, #180]	; (80015b4 <HAL_DMA_Init+0xe4>)
 8001500:	641a      	str	r2, [r3, #64]	; 0x40

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	2225      	movs	r2, #37	; 0x25
 8001506:	2102      	movs	r1, #2
 8001508:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8001512:	68fb      	ldr	r3, [r7, #12]
 8001514:	4a28      	ldr	r2, [pc, #160]	; (80015b8 <HAL_DMA_Init+0xe8>)
 8001516:	4013      	ands	r3, r2
 8001518:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8001522:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	691b      	ldr	r3, [r3, #16]
 8001528:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800152e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	699b      	ldr	r3, [r3, #24]
 8001534:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800153a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	6a1b      	ldr	r3, [r3, #32]
 8001540:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001542:	68fa      	ldr	r2, [r7, #12]
 8001544:	4313      	orrs	r3, r2
 8001546:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	68fa      	ldr	r2, [r7, #12]
 800154e:	601a      	str	r2, [r3, #0]

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	689a      	ldr	r2, [r3, #8]
 8001554:	2380      	movs	r3, #128	; 0x80
 8001556:	01db      	lsls	r3, r3, #7
 8001558:	429a      	cmp	r2, r3
 800155a:	d018      	beq.n	800158e <HAL_DMA_Init+0xbe>
  {
    /* Write to DMA channel selection register */
    /* Reset request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800155c:	4b17      	ldr	r3, [pc, #92]	; (80015bc <HAL_DMA_Init+0xec>)
 800155e:	681a      	ldr	r2, [r3, #0]
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001564:	211c      	movs	r1, #28
 8001566:	400b      	ands	r3, r1
 8001568:	210f      	movs	r1, #15
 800156a:	4099      	lsls	r1, r3
 800156c:	000b      	movs	r3, r1
 800156e:	43d9      	mvns	r1, r3
 8001570:	4b12      	ldr	r3, [pc, #72]	; (80015bc <HAL_DMA_Init+0xec>)
 8001572:	400a      	ands	r2, r1
 8001574:	601a      	str	r2, [r3, #0]

    /* Configure request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8001576:	4b11      	ldr	r3, [pc, #68]	; (80015bc <HAL_DMA_Init+0xec>)
 8001578:	6819      	ldr	r1, [r3, #0]
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	685a      	ldr	r2, [r3, #4]
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001582:	201c      	movs	r0, #28
 8001584:	4003      	ands	r3, r0
 8001586:	409a      	lsls	r2, r3
 8001588:	4b0c      	ldr	r3, [pc, #48]	; (80015bc <HAL_DMA_Init+0xec>)
 800158a:	430a      	orrs	r2, r1
 800158c:	601a      	str	r2, [r3, #0]
  }

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	2200      	movs	r2, #0
 8001592:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	2225      	movs	r2, #37	; 0x25
 8001598:	2101      	movs	r1, #1
 800159a:	5499      	strb	r1, [r3, r2]

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	2224      	movs	r2, #36	; 0x24
 80015a0:	2100      	movs	r1, #0
 80015a2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80015a4:	2300      	movs	r3, #0
}
 80015a6:	0018      	movs	r0, r3
 80015a8:	46bd      	mov	sp, r7
 80015aa:	b004      	add	sp, #16
 80015ac:	bd80      	pop	{r7, pc}
 80015ae:	46c0      	nop			; (mov r8, r8)
 80015b0:	bffdfff8 	.word	0xbffdfff8
 80015b4:	40020000 	.word	0x40020000
 80015b8:	ffff800f 	.word	0xffff800f
 80015bc:	400200a8 	.word	0x400200a8

080015c0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b086      	sub	sp, #24
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	60f8      	str	r0, [r7, #12]
 80015c8:	60b9      	str	r1, [r7, #8]
 80015ca:	607a      	str	r2, [r7, #4]
 80015cc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80015ce:	2317      	movs	r3, #23
 80015d0:	18fb      	adds	r3, r7, r3
 80015d2:	2200      	movs	r2, #0
 80015d4:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80015d6:	68fb      	ldr	r3, [r7, #12]
 80015d8:	2224      	movs	r2, #36	; 0x24
 80015da:	5c9b      	ldrb	r3, [r3, r2]
 80015dc:	2b01      	cmp	r3, #1
 80015de:	d101      	bne.n	80015e4 <HAL_DMA_Start_IT+0x24>
 80015e0:	2302      	movs	r3, #2
 80015e2:	e04f      	b.n	8001684 <HAL_DMA_Start_IT+0xc4>
 80015e4:	68fb      	ldr	r3, [r7, #12]
 80015e6:	2224      	movs	r2, #36	; 0x24
 80015e8:	2101      	movs	r1, #1
 80015ea:	5499      	strb	r1, [r3, r2]

  if(HAL_DMA_STATE_READY == hdma->State)
 80015ec:	68fb      	ldr	r3, [r7, #12]
 80015ee:	2225      	movs	r2, #37	; 0x25
 80015f0:	5c9b      	ldrb	r3, [r3, r2]
 80015f2:	b2db      	uxtb	r3, r3
 80015f4:	2b01      	cmp	r3, #1
 80015f6:	d13a      	bne.n	800166e <HAL_DMA_Start_IT+0xae>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80015f8:	68fb      	ldr	r3, [r7, #12]
 80015fa:	2225      	movs	r2, #37	; 0x25
 80015fc:	2102      	movs	r1, #2
 80015fe:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001600:	68fb      	ldr	r3, [r7, #12]
 8001602:	2200      	movs	r2, #0
 8001604:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001606:	68fb      	ldr	r3, [r7, #12]
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	681a      	ldr	r2, [r3, #0]
 800160c:	68fb      	ldr	r3, [r7, #12]
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	2101      	movs	r1, #1
 8001612:	438a      	bics	r2, r1
 8001614:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001616:	683b      	ldr	r3, [r7, #0]
 8001618:	687a      	ldr	r2, [r7, #4]
 800161a:	68b9      	ldr	r1, [r7, #8]
 800161c:	68f8      	ldr	r0, [r7, #12]
 800161e:	f000 f8e3 	bl	80017e8 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8001622:	68fb      	ldr	r3, [r7, #12]
 8001624:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001626:	2b00      	cmp	r3, #0
 8001628:	d008      	beq.n	800163c <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800162a:	68fb      	ldr	r3, [r7, #12]
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	681a      	ldr	r2, [r3, #0]
 8001630:	68fb      	ldr	r3, [r7, #12]
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	210e      	movs	r1, #14
 8001636:	430a      	orrs	r2, r1
 8001638:	601a      	str	r2, [r3, #0]
 800163a:	e00f      	b.n	800165c <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800163c:	68fb      	ldr	r3, [r7, #12]
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	681a      	ldr	r2, [r3, #0]
 8001642:	68fb      	ldr	r3, [r7, #12]
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	2104      	movs	r1, #4
 8001648:	438a      	bics	r2, r1
 800164a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800164c:	68fb      	ldr	r3, [r7, #12]
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	681a      	ldr	r2, [r3, #0]
 8001652:	68fb      	ldr	r3, [r7, #12]
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	210a      	movs	r1, #10
 8001658:	430a      	orrs	r2, r1
 800165a:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800165c:	68fb      	ldr	r3, [r7, #12]
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	681a      	ldr	r2, [r3, #0]
 8001662:	68fb      	ldr	r3, [r7, #12]
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	2101      	movs	r1, #1
 8001668:	430a      	orrs	r2, r1
 800166a:	601a      	str	r2, [r3, #0]
 800166c:	e007      	b.n	800167e <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800166e:	68fb      	ldr	r3, [r7, #12]
 8001670:	2224      	movs	r2, #36	; 0x24
 8001672:	2100      	movs	r1, #0
 8001674:	5499      	strb	r1, [r3, r2]

    /* Remain BUSY */
    status = HAL_BUSY;
 8001676:	2317      	movs	r3, #23
 8001678:	18fb      	adds	r3, r7, r3
 800167a:	2202      	movs	r2, #2
 800167c:	701a      	strb	r2, [r3, #0]
  }
  return status;
 800167e:	2317      	movs	r3, #23
 8001680:	18fb      	adds	r3, r7, r3
 8001682:	781b      	ldrb	r3, [r3, #0]
}
 8001684:	0018      	movs	r0, r3
 8001686:	46bd      	mov	sp, r7
 8001688:	b006      	add	sp, #24
 800168a:	bd80      	pop	{r7, pc}

0800168c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800168c:	b580      	push	{r7, lr}
 800168e:	b084      	sub	sp, #16
 8001690:	af00      	add	r7, sp, #0
 8001692:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016a8:	221c      	movs	r2, #28
 80016aa:	4013      	ands	r3, r2
 80016ac:	2204      	movs	r2, #4
 80016ae:	409a      	lsls	r2, r3
 80016b0:	0013      	movs	r3, r2
 80016b2:	68fa      	ldr	r2, [r7, #12]
 80016b4:	4013      	ands	r3, r2
 80016b6:	d026      	beq.n	8001706 <HAL_DMA_IRQHandler+0x7a>
 80016b8:	68bb      	ldr	r3, [r7, #8]
 80016ba:	2204      	movs	r2, #4
 80016bc:	4013      	ands	r3, r2
 80016be:	d022      	beq.n	8001706 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	2220      	movs	r2, #32
 80016c8:	4013      	ands	r3, r2
 80016ca:	d107      	bne.n	80016dc <HAL_DMA_IRQHandler+0x50>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	681a      	ldr	r2, [r3, #0]
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	2104      	movs	r1, #4
 80016d8:	438a      	bics	r2, r1
 80016da:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1cU);
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016e0:	221c      	movs	r2, #28
 80016e2:	401a      	ands	r2, r3
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016e8:	2104      	movs	r1, #4
 80016ea:	4091      	lsls	r1, r2
 80016ec:	000a      	movs	r2, r1
 80016ee:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

     if(hdma->XferHalfCpltCallback != NULL)
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d100      	bne.n	80016fa <HAL_DMA_IRQHandler+0x6e>
 80016f8:	e071      	b.n	80017de <HAL_DMA_IRQHandler+0x152>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016fe:	687a      	ldr	r2, [r7, #4]
 8001700:	0010      	movs	r0, r2
 8001702:	4798      	blx	r3
     if(hdma->XferHalfCpltCallback != NULL)
 8001704:	e06b      	b.n	80017de <HAL_DMA_IRQHandler+0x152>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TC)))
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800170a:	221c      	movs	r2, #28
 800170c:	4013      	ands	r3, r2
 800170e:	2202      	movs	r2, #2
 8001710:	409a      	lsls	r2, r3
 8001712:	0013      	movs	r3, r2
 8001714:	68fa      	ldr	r2, [r7, #12]
 8001716:	4013      	ands	r3, r2
 8001718:	d02d      	beq.n	8001776 <HAL_DMA_IRQHandler+0xea>
 800171a:	68bb      	ldr	r3, [r7, #8]
 800171c:	2202      	movs	r2, #2
 800171e:	4013      	ands	r3, r2
 8001720:	d029      	beq.n	8001776 <HAL_DMA_IRQHandler+0xea>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	2220      	movs	r2, #32
 800172a:	4013      	ands	r3, r2
 800172c:	d10b      	bne.n	8001746 <HAL_DMA_IRQHandler+0xba>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	681a      	ldr	r2, [r3, #0]
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	210a      	movs	r1, #10
 800173a:	438a      	bics	r2, r1
 800173c:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	2225      	movs	r2, #37	; 0x25
 8001742:	2101      	movs	r1, #1
 8001744:	5499      	strb	r1, [r3, r2]
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800174a:	221c      	movs	r2, #28
 800174c:	401a      	ands	r2, r3
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001752:	2102      	movs	r1, #2
 8001754:	4091      	lsls	r1, r2
 8001756:	000a      	movs	r2, r1
 8001758:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	2224      	movs	r2, #36	; 0x24
 800175e:	2100      	movs	r1, #0
 8001760:	5499      	strb	r1, [r3, r2]

    if(hdma->XferCpltCallback != NULL)
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001766:	2b00      	cmp	r3, #0
 8001768:	d039      	beq.n	80017de <HAL_DMA_IRQHandler+0x152>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800176e:	687a      	ldr	r2, [r7, #4]
 8001770:	0010      	movs	r0, r2
 8001772:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8001774:	e033      	b.n	80017de <HAL_DMA_IRQHandler+0x152>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TE)))
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800177a:	221c      	movs	r2, #28
 800177c:	4013      	ands	r3, r2
 800177e:	2208      	movs	r2, #8
 8001780:	409a      	lsls	r2, r3
 8001782:	0013      	movs	r3, r2
 8001784:	68fa      	ldr	r2, [r7, #12]
 8001786:	4013      	ands	r3, r2
 8001788:	d02a      	beq.n	80017e0 <HAL_DMA_IRQHandler+0x154>
 800178a:	68bb      	ldr	r3, [r7, #8]
 800178c:	2208      	movs	r2, #8
 800178e:	4013      	ands	r3, r2
 8001790:	d026      	beq.n	80017e0 <HAL_DMA_IRQHandler+0x154>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	681a      	ldr	r2, [r3, #0]
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	210e      	movs	r1, #14
 800179e:	438a      	bics	r2, r1
 80017a0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017a6:	221c      	movs	r2, #28
 80017a8:	401a      	ands	r2, r3
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017ae:	2101      	movs	r1, #1
 80017b0:	4091      	lsls	r1, r2
 80017b2:	000a      	movs	r2, r1
 80017b4:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	2201      	movs	r2, #1
 80017ba:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	2225      	movs	r2, #37	; 0x25
 80017c0:	2101      	movs	r1, #1
 80017c2:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	2224      	movs	r2, #36	; 0x24
 80017c8:	2100      	movs	r1, #0
 80017ca:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d005      	beq.n	80017e0 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80017d8:	687a      	ldr	r2, [r7, #4]
 80017da:	0010      	movs	r0, r2
 80017dc:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80017de:	46c0      	nop			; (mov r8, r8)
 80017e0:	46c0      	nop			; (mov r8, r8)
}
 80017e2:	46bd      	mov	sp, r7
 80017e4:	b004      	add	sp, #16
 80017e6:	bd80      	pop	{r7, pc}

080017e8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b084      	sub	sp, #16
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	60f8      	str	r0, [r7, #12]
 80017f0:	60b9      	str	r1, [r7, #8]
 80017f2:	607a      	str	r2, [r7, #4]
 80017f4:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80017f6:	68fb      	ldr	r3, [r7, #12]
 80017f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017fa:	221c      	movs	r2, #28
 80017fc:	401a      	ands	r2, r3
 80017fe:	68fb      	ldr	r3, [r7, #12]
 8001800:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001802:	2101      	movs	r1, #1
 8001804:	4091      	lsls	r1, r2
 8001806:	000a      	movs	r2, r1
 8001808:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800180a:	68fb      	ldr	r3, [r7, #12]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	683a      	ldr	r2, [r7, #0]
 8001810:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001812:	68fb      	ldr	r3, [r7, #12]
 8001814:	689b      	ldr	r3, [r3, #8]
 8001816:	2b10      	cmp	r3, #16
 8001818:	d108      	bne.n	800182c <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800181a:	68fb      	ldr	r3, [r7, #12]
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	687a      	ldr	r2, [r7, #4]
 8001820:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001822:	68fb      	ldr	r3, [r7, #12]
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	68ba      	ldr	r2, [r7, #8]
 8001828:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800182a:	e007      	b.n	800183c <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 800182c:	68fb      	ldr	r3, [r7, #12]
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	68ba      	ldr	r2, [r7, #8]
 8001832:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001834:	68fb      	ldr	r3, [r7, #12]
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	687a      	ldr	r2, [r7, #4]
 800183a:	60da      	str	r2, [r3, #12]
}
 800183c:	46c0      	nop			; (mov r8, r8)
 800183e:	46bd      	mov	sp, r7
 8001840:	b004      	add	sp, #16
 8001842:	bd80      	pop	{r7, pc}

08001844 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	b086      	sub	sp, #24
 8001848:	af00      	add	r7, sp, #0
 800184a:	6078      	str	r0, [r7, #4]
 800184c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800184e:	2300      	movs	r3, #0
 8001850:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001852:	2300      	movs	r3, #0
 8001854:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8001856:	2300      	movs	r3, #0
 8001858:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 800185a:	e14f      	b.n	8001afc <HAL_GPIO_Init+0x2b8>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 800185c:	683b      	ldr	r3, [r7, #0]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	2101      	movs	r1, #1
 8001862:	697a      	ldr	r2, [r7, #20]
 8001864:	4091      	lsls	r1, r2
 8001866:	000a      	movs	r2, r1
 8001868:	4013      	ands	r3, r2
 800186a:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 800186c:	68fb      	ldr	r3, [r7, #12]
 800186e:	2b00      	cmp	r3, #0
 8001870:	d100      	bne.n	8001874 <HAL_GPIO_Init+0x30>
 8001872:	e140      	b.n	8001af6 <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001874:	683b      	ldr	r3, [r7, #0]
 8001876:	685b      	ldr	r3, [r3, #4]
 8001878:	2203      	movs	r2, #3
 800187a:	4013      	ands	r3, r2
 800187c:	2b01      	cmp	r3, #1
 800187e:	d005      	beq.n	800188c <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001880:	683b      	ldr	r3, [r7, #0]
 8001882:	685b      	ldr	r3, [r3, #4]
 8001884:	2203      	movs	r2, #3
 8001886:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001888:	2b02      	cmp	r3, #2
 800188a:	d130      	bne.n	80018ee <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	689b      	ldr	r3, [r3, #8]
 8001890:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8001892:	697b      	ldr	r3, [r7, #20]
 8001894:	005b      	lsls	r3, r3, #1
 8001896:	2203      	movs	r2, #3
 8001898:	409a      	lsls	r2, r3
 800189a:	0013      	movs	r3, r2
 800189c:	43da      	mvns	r2, r3
 800189e:	693b      	ldr	r3, [r7, #16]
 80018a0:	4013      	ands	r3, r2
 80018a2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80018a4:	683b      	ldr	r3, [r7, #0]
 80018a6:	68da      	ldr	r2, [r3, #12]
 80018a8:	697b      	ldr	r3, [r7, #20]
 80018aa:	005b      	lsls	r3, r3, #1
 80018ac:	409a      	lsls	r2, r3
 80018ae:	0013      	movs	r3, r2
 80018b0:	693a      	ldr	r2, [r7, #16]
 80018b2:	4313      	orrs	r3, r2
 80018b4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	693a      	ldr	r2, [r7, #16]
 80018ba:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	685b      	ldr	r3, [r3, #4]
 80018c0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80018c2:	2201      	movs	r2, #1
 80018c4:	697b      	ldr	r3, [r7, #20]
 80018c6:	409a      	lsls	r2, r3
 80018c8:	0013      	movs	r3, r2
 80018ca:	43da      	mvns	r2, r3
 80018cc:	693b      	ldr	r3, [r7, #16]
 80018ce:	4013      	ands	r3, r2
 80018d0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80018d2:	683b      	ldr	r3, [r7, #0]
 80018d4:	685b      	ldr	r3, [r3, #4]
 80018d6:	091b      	lsrs	r3, r3, #4
 80018d8:	2201      	movs	r2, #1
 80018da:	401a      	ands	r2, r3
 80018dc:	697b      	ldr	r3, [r7, #20]
 80018de:	409a      	lsls	r2, r3
 80018e0:	0013      	movs	r3, r2
 80018e2:	693a      	ldr	r2, [r7, #16]
 80018e4:	4313      	orrs	r3, r2
 80018e6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	693a      	ldr	r2, [r7, #16]
 80018ec:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80018ee:	683b      	ldr	r3, [r7, #0]
 80018f0:	685b      	ldr	r3, [r3, #4]
 80018f2:	2203      	movs	r2, #3
 80018f4:	4013      	ands	r3, r2
 80018f6:	2b03      	cmp	r3, #3
 80018f8:	d017      	beq.n	800192a <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	68db      	ldr	r3, [r3, #12]
 80018fe:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001900:	697b      	ldr	r3, [r7, #20]
 8001902:	005b      	lsls	r3, r3, #1
 8001904:	2203      	movs	r2, #3
 8001906:	409a      	lsls	r2, r3
 8001908:	0013      	movs	r3, r2
 800190a:	43da      	mvns	r2, r3
 800190c:	693b      	ldr	r3, [r7, #16]
 800190e:	4013      	ands	r3, r2
 8001910:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001912:	683b      	ldr	r3, [r7, #0]
 8001914:	689a      	ldr	r2, [r3, #8]
 8001916:	697b      	ldr	r3, [r7, #20]
 8001918:	005b      	lsls	r3, r3, #1
 800191a:	409a      	lsls	r2, r3
 800191c:	0013      	movs	r3, r2
 800191e:	693a      	ldr	r2, [r7, #16]
 8001920:	4313      	orrs	r3, r2
 8001922:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	693a      	ldr	r2, [r7, #16]
 8001928:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800192a:	683b      	ldr	r3, [r7, #0]
 800192c:	685b      	ldr	r3, [r3, #4]
 800192e:	2203      	movs	r2, #3
 8001930:	4013      	ands	r3, r2
 8001932:	2b02      	cmp	r3, #2
 8001934:	d123      	bne.n	800197e <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001936:	697b      	ldr	r3, [r7, #20]
 8001938:	08da      	lsrs	r2, r3, #3
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	3208      	adds	r2, #8
 800193e:	0092      	lsls	r2, r2, #2
 8001940:	58d3      	ldr	r3, [r2, r3]
 8001942:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8001944:	697b      	ldr	r3, [r7, #20]
 8001946:	2207      	movs	r2, #7
 8001948:	4013      	ands	r3, r2
 800194a:	009b      	lsls	r3, r3, #2
 800194c:	220f      	movs	r2, #15
 800194e:	409a      	lsls	r2, r3
 8001950:	0013      	movs	r3, r2
 8001952:	43da      	mvns	r2, r3
 8001954:	693b      	ldr	r3, [r7, #16]
 8001956:	4013      	ands	r3, r2
 8001958:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 800195a:	683b      	ldr	r3, [r7, #0]
 800195c:	691a      	ldr	r2, [r3, #16]
 800195e:	697b      	ldr	r3, [r7, #20]
 8001960:	2107      	movs	r1, #7
 8001962:	400b      	ands	r3, r1
 8001964:	009b      	lsls	r3, r3, #2
 8001966:	409a      	lsls	r2, r3
 8001968:	0013      	movs	r3, r2
 800196a:	693a      	ldr	r2, [r7, #16]
 800196c:	4313      	orrs	r3, r2
 800196e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001970:	697b      	ldr	r3, [r7, #20]
 8001972:	08da      	lsrs	r2, r3, #3
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	3208      	adds	r2, #8
 8001978:	0092      	lsls	r2, r2, #2
 800197a:	6939      	ldr	r1, [r7, #16]
 800197c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001984:	697b      	ldr	r3, [r7, #20]
 8001986:	005b      	lsls	r3, r3, #1
 8001988:	2203      	movs	r2, #3
 800198a:	409a      	lsls	r2, r3
 800198c:	0013      	movs	r3, r2
 800198e:	43da      	mvns	r2, r3
 8001990:	693b      	ldr	r3, [r7, #16]
 8001992:	4013      	ands	r3, r2
 8001994:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001996:	683b      	ldr	r3, [r7, #0]
 8001998:	685b      	ldr	r3, [r3, #4]
 800199a:	2203      	movs	r2, #3
 800199c:	401a      	ands	r2, r3
 800199e:	697b      	ldr	r3, [r7, #20]
 80019a0:	005b      	lsls	r3, r3, #1
 80019a2:	409a      	lsls	r2, r3
 80019a4:	0013      	movs	r3, r2
 80019a6:	693a      	ldr	r2, [r7, #16]
 80019a8:	4313      	orrs	r3, r2
 80019aa:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	693a      	ldr	r2, [r7, #16]
 80019b0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80019b2:	683b      	ldr	r3, [r7, #0]
 80019b4:	685a      	ldr	r2, [r3, #4]
 80019b6:	23c0      	movs	r3, #192	; 0xc0
 80019b8:	029b      	lsls	r3, r3, #10
 80019ba:	4013      	ands	r3, r2
 80019bc:	d100      	bne.n	80019c0 <HAL_GPIO_Init+0x17c>
 80019be:	e09a      	b.n	8001af6 <HAL_GPIO_Init+0x2b2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019c0:	4b54      	ldr	r3, [pc, #336]	; (8001b14 <HAL_GPIO_Init+0x2d0>)
 80019c2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80019c4:	4b53      	ldr	r3, [pc, #332]	; (8001b14 <HAL_GPIO_Init+0x2d0>)
 80019c6:	2101      	movs	r1, #1
 80019c8:	430a      	orrs	r2, r1
 80019ca:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 80019cc:	4a52      	ldr	r2, [pc, #328]	; (8001b18 <HAL_GPIO_Init+0x2d4>)
 80019ce:	697b      	ldr	r3, [r7, #20]
 80019d0:	089b      	lsrs	r3, r3, #2
 80019d2:	3302      	adds	r3, #2
 80019d4:	009b      	lsls	r3, r3, #2
 80019d6:	589b      	ldr	r3, [r3, r2]
 80019d8:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 80019da:	697b      	ldr	r3, [r7, #20]
 80019dc:	2203      	movs	r2, #3
 80019de:	4013      	ands	r3, r2
 80019e0:	009b      	lsls	r3, r3, #2
 80019e2:	220f      	movs	r2, #15
 80019e4:	409a      	lsls	r2, r3
 80019e6:	0013      	movs	r3, r2
 80019e8:	43da      	mvns	r2, r3
 80019ea:	693b      	ldr	r3, [r7, #16]
 80019ec:	4013      	ands	r3, r2
 80019ee:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 80019f0:	687a      	ldr	r2, [r7, #4]
 80019f2:	23a0      	movs	r3, #160	; 0xa0
 80019f4:	05db      	lsls	r3, r3, #23
 80019f6:	429a      	cmp	r2, r3
 80019f8:	d019      	beq.n	8001a2e <HAL_GPIO_Init+0x1ea>
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	4a47      	ldr	r2, [pc, #284]	; (8001b1c <HAL_GPIO_Init+0x2d8>)
 80019fe:	4293      	cmp	r3, r2
 8001a00:	d013      	beq.n	8001a2a <HAL_GPIO_Init+0x1e6>
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	4a46      	ldr	r2, [pc, #280]	; (8001b20 <HAL_GPIO_Init+0x2dc>)
 8001a06:	4293      	cmp	r3, r2
 8001a08:	d00d      	beq.n	8001a26 <HAL_GPIO_Init+0x1e2>
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	4a45      	ldr	r2, [pc, #276]	; (8001b24 <HAL_GPIO_Init+0x2e0>)
 8001a0e:	4293      	cmp	r3, r2
 8001a10:	d007      	beq.n	8001a22 <HAL_GPIO_Init+0x1de>
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	4a44      	ldr	r2, [pc, #272]	; (8001b28 <HAL_GPIO_Init+0x2e4>)
 8001a16:	4293      	cmp	r3, r2
 8001a18:	d101      	bne.n	8001a1e <HAL_GPIO_Init+0x1da>
 8001a1a:	2305      	movs	r3, #5
 8001a1c:	e008      	b.n	8001a30 <HAL_GPIO_Init+0x1ec>
 8001a1e:	2306      	movs	r3, #6
 8001a20:	e006      	b.n	8001a30 <HAL_GPIO_Init+0x1ec>
 8001a22:	2303      	movs	r3, #3
 8001a24:	e004      	b.n	8001a30 <HAL_GPIO_Init+0x1ec>
 8001a26:	2302      	movs	r3, #2
 8001a28:	e002      	b.n	8001a30 <HAL_GPIO_Init+0x1ec>
 8001a2a:	2301      	movs	r3, #1
 8001a2c:	e000      	b.n	8001a30 <HAL_GPIO_Init+0x1ec>
 8001a2e:	2300      	movs	r3, #0
 8001a30:	697a      	ldr	r2, [r7, #20]
 8001a32:	2103      	movs	r1, #3
 8001a34:	400a      	ands	r2, r1
 8001a36:	0092      	lsls	r2, r2, #2
 8001a38:	4093      	lsls	r3, r2
 8001a3a:	693a      	ldr	r2, [r7, #16]
 8001a3c:	4313      	orrs	r3, r2
 8001a3e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001a40:	4935      	ldr	r1, [pc, #212]	; (8001b18 <HAL_GPIO_Init+0x2d4>)
 8001a42:	697b      	ldr	r3, [r7, #20]
 8001a44:	089b      	lsrs	r3, r3, #2
 8001a46:	3302      	adds	r3, #2
 8001a48:	009b      	lsls	r3, r3, #2
 8001a4a:	693a      	ldr	r2, [r7, #16]
 8001a4c:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001a4e:	4b37      	ldr	r3, [pc, #220]	; (8001b2c <HAL_GPIO_Init+0x2e8>)
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001a54:	68fb      	ldr	r3, [r7, #12]
 8001a56:	43da      	mvns	r2, r3
 8001a58:	693b      	ldr	r3, [r7, #16]
 8001a5a:	4013      	ands	r3, r2
 8001a5c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001a5e:	683b      	ldr	r3, [r7, #0]
 8001a60:	685a      	ldr	r2, [r3, #4]
 8001a62:	2380      	movs	r3, #128	; 0x80
 8001a64:	025b      	lsls	r3, r3, #9
 8001a66:	4013      	ands	r3, r2
 8001a68:	d003      	beq.n	8001a72 <HAL_GPIO_Init+0x22e>
        {
          temp |= iocurrent;
 8001a6a:	693a      	ldr	r2, [r7, #16]
 8001a6c:	68fb      	ldr	r3, [r7, #12]
 8001a6e:	4313      	orrs	r3, r2
 8001a70:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001a72:	4b2e      	ldr	r3, [pc, #184]	; (8001b2c <HAL_GPIO_Init+0x2e8>)
 8001a74:	693a      	ldr	r2, [r7, #16]
 8001a76:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8001a78:	4b2c      	ldr	r3, [pc, #176]	; (8001b2c <HAL_GPIO_Init+0x2e8>)
 8001a7a:	685b      	ldr	r3, [r3, #4]
 8001a7c:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001a7e:	68fb      	ldr	r3, [r7, #12]
 8001a80:	43da      	mvns	r2, r3
 8001a82:	693b      	ldr	r3, [r7, #16]
 8001a84:	4013      	ands	r3, r2
 8001a86:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001a88:	683b      	ldr	r3, [r7, #0]
 8001a8a:	685a      	ldr	r2, [r3, #4]
 8001a8c:	2380      	movs	r3, #128	; 0x80
 8001a8e:	029b      	lsls	r3, r3, #10
 8001a90:	4013      	ands	r3, r2
 8001a92:	d003      	beq.n	8001a9c <HAL_GPIO_Init+0x258>
        {
          temp |= iocurrent;
 8001a94:	693a      	ldr	r2, [r7, #16]
 8001a96:	68fb      	ldr	r3, [r7, #12]
 8001a98:	4313      	orrs	r3, r2
 8001a9a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001a9c:	4b23      	ldr	r3, [pc, #140]	; (8001b2c <HAL_GPIO_Init+0x2e8>)
 8001a9e:	693a      	ldr	r2, [r7, #16]
 8001aa0:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001aa2:	4b22      	ldr	r3, [pc, #136]	; (8001b2c <HAL_GPIO_Init+0x2e8>)
 8001aa4:	689b      	ldr	r3, [r3, #8]
 8001aa6:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	43da      	mvns	r2, r3
 8001aac:	693b      	ldr	r3, [r7, #16]
 8001aae:	4013      	ands	r3, r2
 8001ab0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001ab2:	683b      	ldr	r3, [r7, #0]
 8001ab4:	685a      	ldr	r2, [r3, #4]
 8001ab6:	2380      	movs	r3, #128	; 0x80
 8001ab8:	035b      	lsls	r3, r3, #13
 8001aba:	4013      	ands	r3, r2
 8001abc:	d003      	beq.n	8001ac6 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8001abe:	693a      	ldr	r2, [r7, #16]
 8001ac0:	68fb      	ldr	r3, [r7, #12]
 8001ac2:	4313      	orrs	r3, r2
 8001ac4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001ac6:	4b19      	ldr	r3, [pc, #100]	; (8001b2c <HAL_GPIO_Init+0x2e8>)
 8001ac8:	693a      	ldr	r2, [r7, #16]
 8001aca:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001acc:	4b17      	ldr	r3, [pc, #92]	; (8001b2c <HAL_GPIO_Init+0x2e8>)
 8001ace:	68db      	ldr	r3, [r3, #12]
 8001ad0:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001ad2:	68fb      	ldr	r3, [r7, #12]
 8001ad4:	43da      	mvns	r2, r3
 8001ad6:	693b      	ldr	r3, [r7, #16]
 8001ad8:	4013      	ands	r3, r2
 8001ada:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001adc:	683b      	ldr	r3, [r7, #0]
 8001ade:	685a      	ldr	r2, [r3, #4]
 8001ae0:	2380      	movs	r3, #128	; 0x80
 8001ae2:	039b      	lsls	r3, r3, #14
 8001ae4:	4013      	ands	r3, r2
 8001ae6:	d003      	beq.n	8001af0 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001ae8:	693a      	ldr	r2, [r7, #16]
 8001aea:	68fb      	ldr	r3, [r7, #12]
 8001aec:	4313      	orrs	r3, r2
 8001aee:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001af0:	4b0e      	ldr	r3, [pc, #56]	; (8001b2c <HAL_GPIO_Init+0x2e8>)
 8001af2:	693a      	ldr	r2, [r7, #16]
 8001af4:	60da      	str	r2, [r3, #12]
      }
    }
    position++;
 8001af6:	697b      	ldr	r3, [r7, #20]
 8001af8:	3301      	adds	r3, #1
 8001afa:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8001afc:	683b      	ldr	r3, [r7, #0]
 8001afe:	681a      	ldr	r2, [r3, #0]
 8001b00:	697b      	ldr	r3, [r7, #20]
 8001b02:	40da      	lsrs	r2, r3
 8001b04:	1e13      	subs	r3, r2, #0
 8001b06:	d000      	beq.n	8001b0a <HAL_GPIO_Init+0x2c6>
 8001b08:	e6a8      	b.n	800185c <HAL_GPIO_Init+0x18>
  }
}
 8001b0a:	46c0      	nop			; (mov r8, r8)
 8001b0c:	46c0      	nop			; (mov r8, r8)
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	b006      	add	sp, #24
 8001b12:	bd80      	pop	{r7, pc}
 8001b14:	40021000 	.word	0x40021000
 8001b18:	40010000 	.word	0x40010000
 8001b1c:	50000400 	.word	0x50000400
 8001b20:	50000800 	.word	0x50000800
 8001b24:	50000c00 	.word	0x50000c00
 8001b28:	50001c00 	.word	0x50001c00
 8001b2c:	40010400 	.word	0x40010400

08001b30 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001b30:	b5b0      	push	{r4, r5, r7, lr}
 8001b32:	b08a      	sub	sp, #40	; 0x28
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d102      	bne.n	8001b44 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001b3e:	2301      	movs	r3, #1
 8001b40:	f000 fbaf 	bl	80022a2 <HAL_RCC_OscConfig+0x772>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001b44:	4bcf      	ldr	r3, [pc, #828]	; (8001e84 <HAL_RCC_OscConfig+0x354>)
 8001b46:	68db      	ldr	r3, [r3, #12]
 8001b48:	220c      	movs	r2, #12
 8001b4a:	4013      	ands	r3, r2
 8001b4c:	623b      	str	r3, [r7, #32]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001b4e:	4bcd      	ldr	r3, [pc, #820]	; (8001e84 <HAL_RCC_OscConfig+0x354>)
 8001b50:	68da      	ldr	r2, [r3, #12]
 8001b52:	2380      	movs	r3, #128	; 0x80
 8001b54:	025b      	lsls	r3, r3, #9
 8001b56:	4013      	ands	r3, r2
 8001b58:	61fb      	str	r3, [r7, #28]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	2201      	movs	r2, #1
 8001b60:	4013      	ands	r3, r2
 8001b62:	d100      	bne.n	8001b66 <HAL_RCC_OscConfig+0x36>
 8001b64:	e07e      	b.n	8001c64 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001b66:	6a3b      	ldr	r3, [r7, #32]
 8001b68:	2b08      	cmp	r3, #8
 8001b6a:	d007      	beq.n	8001b7c <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001b6c:	6a3b      	ldr	r3, [r7, #32]
 8001b6e:	2b0c      	cmp	r3, #12
 8001b70:	d112      	bne.n	8001b98 <HAL_RCC_OscConfig+0x68>
 8001b72:	69fa      	ldr	r2, [r7, #28]
 8001b74:	2380      	movs	r3, #128	; 0x80
 8001b76:	025b      	lsls	r3, r3, #9
 8001b78:	429a      	cmp	r2, r3
 8001b7a:	d10d      	bne.n	8001b98 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b7c:	4bc1      	ldr	r3, [pc, #772]	; (8001e84 <HAL_RCC_OscConfig+0x354>)
 8001b7e:	681a      	ldr	r2, [r3, #0]
 8001b80:	2380      	movs	r3, #128	; 0x80
 8001b82:	029b      	lsls	r3, r3, #10
 8001b84:	4013      	ands	r3, r2
 8001b86:	d100      	bne.n	8001b8a <HAL_RCC_OscConfig+0x5a>
 8001b88:	e06b      	b.n	8001c62 <HAL_RCC_OscConfig+0x132>
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	685b      	ldr	r3, [r3, #4]
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d167      	bne.n	8001c62 <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 8001b92:	2301      	movs	r3, #1
 8001b94:	f000 fb85 	bl	80022a2 <HAL_RCC_OscConfig+0x772>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	685a      	ldr	r2, [r3, #4]
 8001b9c:	2380      	movs	r3, #128	; 0x80
 8001b9e:	025b      	lsls	r3, r3, #9
 8001ba0:	429a      	cmp	r2, r3
 8001ba2:	d107      	bne.n	8001bb4 <HAL_RCC_OscConfig+0x84>
 8001ba4:	4bb7      	ldr	r3, [pc, #732]	; (8001e84 <HAL_RCC_OscConfig+0x354>)
 8001ba6:	681a      	ldr	r2, [r3, #0]
 8001ba8:	4bb6      	ldr	r3, [pc, #728]	; (8001e84 <HAL_RCC_OscConfig+0x354>)
 8001baa:	2180      	movs	r1, #128	; 0x80
 8001bac:	0249      	lsls	r1, r1, #9
 8001bae:	430a      	orrs	r2, r1
 8001bb0:	601a      	str	r2, [r3, #0]
 8001bb2:	e027      	b.n	8001c04 <HAL_RCC_OscConfig+0xd4>
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	685a      	ldr	r2, [r3, #4]
 8001bb8:	23a0      	movs	r3, #160	; 0xa0
 8001bba:	02db      	lsls	r3, r3, #11
 8001bbc:	429a      	cmp	r2, r3
 8001bbe:	d10e      	bne.n	8001bde <HAL_RCC_OscConfig+0xae>
 8001bc0:	4bb0      	ldr	r3, [pc, #704]	; (8001e84 <HAL_RCC_OscConfig+0x354>)
 8001bc2:	681a      	ldr	r2, [r3, #0]
 8001bc4:	4baf      	ldr	r3, [pc, #700]	; (8001e84 <HAL_RCC_OscConfig+0x354>)
 8001bc6:	2180      	movs	r1, #128	; 0x80
 8001bc8:	02c9      	lsls	r1, r1, #11
 8001bca:	430a      	orrs	r2, r1
 8001bcc:	601a      	str	r2, [r3, #0]
 8001bce:	4bad      	ldr	r3, [pc, #692]	; (8001e84 <HAL_RCC_OscConfig+0x354>)
 8001bd0:	681a      	ldr	r2, [r3, #0]
 8001bd2:	4bac      	ldr	r3, [pc, #688]	; (8001e84 <HAL_RCC_OscConfig+0x354>)
 8001bd4:	2180      	movs	r1, #128	; 0x80
 8001bd6:	0249      	lsls	r1, r1, #9
 8001bd8:	430a      	orrs	r2, r1
 8001bda:	601a      	str	r2, [r3, #0]
 8001bdc:	e012      	b.n	8001c04 <HAL_RCC_OscConfig+0xd4>
 8001bde:	4ba9      	ldr	r3, [pc, #676]	; (8001e84 <HAL_RCC_OscConfig+0x354>)
 8001be0:	681a      	ldr	r2, [r3, #0]
 8001be2:	4ba8      	ldr	r3, [pc, #672]	; (8001e84 <HAL_RCC_OscConfig+0x354>)
 8001be4:	49a8      	ldr	r1, [pc, #672]	; (8001e88 <HAL_RCC_OscConfig+0x358>)
 8001be6:	400a      	ands	r2, r1
 8001be8:	601a      	str	r2, [r3, #0]
 8001bea:	4ba6      	ldr	r3, [pc, #664]	; (8001e84 <HAL_RCC_OscConfig+0x354>)
 8001bec:	681a      	ldr	r2, [r3, #0]
 8001bee:	2380      	movs	r3, #128	; 0x80
 8001bf0:	025b      	lsls	r3, r3, #9
 8001bf2:	4013      	ands	r3, r2
 8001bf4:	60fb      	str	r3, [r7, #12]
 8001bf6:	68fb      	ldr	r3, [r7, #12]
 8001bf8:	4ba2      	ldr	r3, [pc, #648]	; (8001e84 <HAL_RCC_OscConfig+0x354>)
 8001bfa:	681a      	ldr	r2, [r3, #0]
 8001bfc:	4ba1      	ldr	r3, [pc, #644]	; (8001e84 <HAL_RCC_OscConfig+0x354>)
 8001bfe:	49a3      	ldr	r1, [pc, #652]	; (8001e8c <HAL_RCC_OscConfig+0x35c>)
 8001c00:	400a      	ands	r2, r1
 8001c02:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	685b      	ldr	r3, [r3, #4]
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d015      	beq.n	8001c38 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c0c:	f7fe ffd8 	bl	8000bc0 <HAL_GetTick>
 8001c10:	0003      	movs	r3, r0
 8001c12:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001c14:	e009      	b.n	8001c2a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001c16:	f7fe ffd3 	bl	8000bc0 <HAL_GetTick>
 8001c1a:	0002      	movs	r2, r0
 8001c1c:	69bb      	ldr	r3, [r7, #24]
 8001c1e:	1ad3      	subs	r3, r2, r3
 8001c20:	2b64      	cmp	r3, #100	; 0x64
 8001c22:	d902      	bls.n	8001c2a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001c24:	2303      	movs	r3, #3
 8001c26:	f000 fb3c 	bl	80022a2 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001c2a:	4b96      	ldr	r3, [pc, #600]	; (8001e84 <HAL_RCC_OscConfig+0x354>)
 8001c2c:	681a      	ldr	r2, [r3, #0]
 8001c2e:	2380      	movs	r3, #128	; 0x80
 8001c30:	029b      	lsls	r3, r3, #10
 8001c32:	4013      	ands	r3, r2
 8001c34:	d0ef      	beq.n	8001c16 <HAL_RCC_OscConfig+0xe6>
 8001c36:	e015      	b.n	8001c64 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c38:	f7fe ffc2 	bl	8000bc0 <HAL_GetTick>
 8001c3c:	0003      	movs	r3, r0
 8001c3e:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001c40:	e008      	b.n	8001c54 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001c42:	f7fe ffbd 	bl	8000bc0 <HAL_GetTick>
 8001c46:	0002      	movs	r2, r0
 8001c48:	69bb      	ldr	r3, [r7, #24]
 8001c4a:	1ad3      	subs	r3, r2, r3
 8001c4c:	2b64      	cmp	r3, #100	; 0x64
 8001c4e:	d901      	bls.n	8001c54 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 8001c50:	2303      	movs	r3, #3
 8001c52:	e326      	b.n	80022a2 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001c54:	4b8b      	ldr	r3, [pc, #556]	; (8001e84 <HAL_RCC_OscConfig+0x354>)
 8001c56:	681a      	ldr	r2, [r3, #0]
 8001c58:	2380      	movs	r3, #128	; 0x80
 8001c5a:	029b      	lsls	r3, r3, #10
 8001c5c:	4013      	ands	r3, r2
 8001c5e:	d1f0      	bne.n	8001c42 <HAL_RCC_OscConfig+0x112>
 8001c60:	e000      	b.n	8001c64 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c62:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	2202      	movs	r2, #2
 8001c6a:	4013      	ands	r3, r2
 8001c6c:	d100      	bne.n	8001c70 <HAL_RCC_OscConfig+0x140>
 8001c6e:	e08b      	b.n	8001d88 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	68db      	ldr	r3, [r3, #12]
 8001c74:	617b      	str	r3, [r7, #20]
      hsi_state &= ~RCC_CR_HSIOUTEN;
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001c76:	6a3b      	ldr	r3, [r7, #32]
 8001c78:	2b04      	cmp	r3, #4
 8001c7a:	d005      	beq.n	8001c88 <HAL_RCC_OscConfig+0x158>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001c7c:	6a3b      	ldr	r3, [r7, #32]
 8001c7e:	2b0c      	cmp	r3, #12
 8001c80:	d13e      	bne.n	8001d00 <HAL_RCC_OscConfig+0x1d0>
 8001c82:	69fb      	ldr	r3, [r7, #28]
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d13b      	bne.n	8001d00 <HAL_RCC_OscConfig+0x1d0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8001c88:	4b7e      	ldr	r3, [pc, #504]	; (8001e84 <HAL_RCC_OscConfig+0x354>)
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	2204      	movs	r2, #4
 8001c8e:	4013      	ands	r3, r2
 8001c90:	d004      	beq.n	8001c9c <HAL_RCC_OscConfig+0x16c>
 8001c92:	697b      	ldr	r3, [r7, #20]
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d101      	bne.n	8001c9c <HAL_RCC_OscConfig+0x16c>
      {
        return HAL_ERROR;
 8001c98:	2301      	movs	r3, #1
 8001c9a:	e302      	b.n	80022a2 <HAL_RCC_OscConfig+0x772>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c9c:	4b79      	ldr	r3, [pc, #484]	; (8001e84 <HAL_RCC_OscConfig+0x354>)
 8001c9e:	685b      	ldr	r3, [r3, #4]
 8001ca0:	4a7b      	ldr	r2, [pc, #492]	; (8001e90 <HAL_RCC_OscConfig+0x360>)
 8001ca2:	4013      	ands	r3, r2
 8001ca4:	0019      	movs	r1, r3
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	691b      	ldr	r3, [r3, #16]
 8001caa:	021a      	lsls	r2, r3, #8
 8001cac:	4b75      	ldr	r3, [pc, #468]	; (8001e84 <HAL_RCC_OscConfig+0x354>)
 8001cae:	430a      	orrs	r2, r1
 8001cb0:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8001cb2:	4b74      	ldr	r3, [pc, #464]	; (8001e84 <HAL_RCC_OscConfig+0x354>)
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	2209      	movs	r2, #9
 8001cb8:	4393      	bics	r3, r2
 8001cba:	0019      	movs	r1, r3
 8001cbc:	4b71      	ldr	r3, [pc, #452]	; (8001e84 <HAL_RCC_OscConfig+0x354>)
 8001cbe:	697a      	ldr	r2, [r7, #20]
 8001cc0:	430a      	orrs	r2, r1
 8001cc2:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001cc4:	f000 fc40 	bl	8002548 <HAL_RCC_GetSysClockFreq>
 8001cc8:	0001      	movs	r1, r0
 8001cca:	4b6e      	ldr	r3, [pc, #440]	; (8001e84 <HAL_RCC_OscConfig+0x354>)
 8001ccc:	68db      	ldr	r3, [r3, #12]
 8001cce:	091b      	lsrs	r3, r3, #4
 8001cd0:	220f      	movs	r2, #15
 8001cd2:	4013      	ands	r3, r2
 8001cd4:	4a6f      	ldr	r2, [pc, #444]	; (8001e94 <HAL_RCC_OscConfig+0x364>)
 8001cd6:	5cd3      	ldrb	r3, [r2, r3]
 8001cd8:	000a      	movs	r2, r1
 8001cda:	40da      	lsrs	r2, r3
 8001cdc:	4b6e      	ldr	r3, [pc, #440]	; (8001e98 <HAL_RCC_OscConfig+0x368>)
 8001cde:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8001ce0:	4b6e      	ldr	r3, [pc, #440]	; (8001e9c <HAL_RCC_OscConfig+0x36c>)
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	2513      	movs	r5, #19
 8001ce6:	197c      	adds	r4, r7, r5
 8001ce8:	0018      	movs	r0, r3
 8001cea:	f7fe ff35 	bl	8000b58 <HAL_InitTick>
 8001cee:	0003      	movs	r3, r0
 8001cf0:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8001cf2:	197b      	adds	r3, r7, r5
 8001cf4:	781b      	ldrb	r3, [r3, #0]
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d046      	beq.n	8001d88 <HAL_RCC_OscConfig+0x258>
      {
        return status;
 8001cfa:	197b      	adds	r3, r7, r5
 8001cfc:	781b      	ldrb	r3, [r3, #0]
 8001cfe:	e2d0      	b.n	80022a2 <HAL_RCC_OscConfig+0x772>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8001d00:	697b      	ldr	r3, [r7, #20]
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d027      	beq.n	8001d56 <HAL_RCC_OscConfig+0x226>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8001d06:	4b5f      	ldr	r3, [pc, #380]	; (8001e84 <HAL_RCC_OscConfig+0x354>)
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	2209      	movs	r2, #9
 8001d0c:	4393      	bics	r3, r2
 8001d0e:	0019      	movs	r1, r3
 8001d10:	4b5c      	ldr	r3, [pc, #368]	; (8001e84 <HAL_RCC_OscConfig+0x354>)
 8001d12:	697a      	ldr	r2, [r7, #20]
 8001d14:	430a      	orrs	r2, r1
 8001d16:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d18:	f7fe ff52 	bl	8000bc0 <HAL_GetTick>
 8001d1c:	0003      	movs	r3, r0
 8001d1e:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001d20:	e008      	b.n	8001d34 <HAL_RCC_OscConfig+0x204>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001d22:	f7fe ff4d 	bl	8000bc0 <HAL_GetTick>
 8001d26:	0002      	movs	r2, r0
 8001d28:	69bb      	ldr	r3, [r7, #24]
 8001d2a:	1ad3      	subs	r3, r2, r3
 8001d2c:	2b02      	cmp	r3, #2
 8001d2e:	d901      	bls.n	8001d34 <HAL_RCC_OscConfig+0x204>
          {
            return HAL_TIMEOUT;
 8001d30:	2303      	movs	r3, #3
 8001d32:	e2b6      	b.n	80022a2 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001d34:	4b53      	ldr	r3, [pc, #332]	; (8001e84 <HAL_RCC_OscConfig+0x354>)
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	2204      	movs	r2, #4
 8001d3a:	4013      	ands	r3, r2
 8001d3c:	d0f1      	beq.n	8001d22 <HAL_RCC_OscConfig+0x1f2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d3e:	4b51      	ldr	r3, [pc, #324]	; (8001e84 <HAL_RCC_OscConfig+0x354>)
 8001d40:	685b      	ldr	r3, [r3, #4]
 8001d42:	4a53      	ldr	r2, [pc, #332]	; (8001e90 <HAL_RCC_OscConfig+0x360>)
 8001d44:	4013      	ands	r3, r2
 8001d46:	0019      	movs	r1, r3
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	691b      	ldr	r3, [r3, #16]
 8001d4c:	021a      	lsls	r2, r3, #8
 8001d4e:	4b4d      	ldr	r3, [pc, #308]	; (8001e84 <HAL_RCC_OscConfig+0x354>)
 8001d50:	430a      	orrs	r2, r1
 8001d52:	605a      	str	r2, [r3, #4]
 8001d54:	e018      	b.n	8001d88 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001d56:	4b4b      	ldr	r3, [pc, #300]	; (8001e84 <HAL_RCC_OscConfig+0x354>)
 8001d58:	681a      	ldr	r2, [r3, #0]
 8001d5a:	4b4a      	ldr	r3, [pc, #296]	; (8001e84 <HAL_RCC_OscConfig+0x354>)
 8001d5c:	2101      	movs	r1, #1
 8001d5e:	438a      	bics	r2, r1
 8001d60:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d62:	f7fe ff2d 	bl	8000bc0 <HAL_GetTick>
 8001d66:	0003      	movs	r3, r0
 8001d68:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001d6a:	e008      	b.n	8001d7e <HAL_RCC_OscConfig+0x24e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001d6c:	f7fe ff28 	bl	8000bc0 <HAL_GetTick>
 8001d70:	0002      	movs	r2, r0
 8001d72:	69bb      	ldr	r3, [r7, #24]
 8001d74:	1ad3      	subs	r3, r2, r3
 8001d76:	2b02      	cmp	r3, #2
 8001d78:	d901      	bls.n	8001d7e <HAL_RCC_OscConfig+0x24e>
          {
            return HAL_TIMEOUT;
 8001d7a:	2303      	movs	r3, #3
 8001d7c:	e291      	b.n	80022a2 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001d7e:	4b41      	ldr	r3, [pc, #260]	; (8001e84 <HAL_RCC_OscConfig+0x354>)
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	2204      	movs	r2, #4
 8001d84:	4013      	ands	r3, r2
 8001d86:	d1f1      	bne.n	8001d6c <HAL_RCC_OscConfig+0x23c>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	2210      	movs	r2, #16
 8001d8e:	4013      	ands	r3, r2
 8001d90:	d100      	bne.n	8001d94 <HAL_RCC_OscConfig+0x264>
 8001d92:	e0a1      	b.n	8001ed8 <HAL_RCC_OscConfig+0x3a8>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001d94:	6a3b      	ldr	r3, [r7, #32]
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d140      	bne.n	8001e1c <HAL_RCC_OscConfig+0x2ec>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001d9a:	4b3a      	ldr	r3, [pc, #232]	; (8001e84 <HAL_RCC_OscConfig+0x354>)
 8001d9c:	681a      	ldr	r2, [r3, #0]
 8001d9e:	2380      	movs	r3, #128	; 0x80
 8001da0:	009b      	lsls	r3, r3, #2
 8001da2:	4013      	ands	r3, r2
 8001da4:	d005      	beq.n	8001db2 <HAL_RCC_OscConfig+0x282>
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	69db      	ldr	r3, [r3, #28]
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d101      	bne.n	8001db2 <HAL_RCC_OscConfig+0x282>
      {
        return HAL_ERROR;
 8001dae:	2301      	movs	r3, #1
 8001db0:	e277      	b.n	80022a2 <HAL_RCC_OscConfig+0x772>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001db2:	4b34      	ldr	r3, [pc, #208]	; (8001e84 <HAL_RCC_OscConfig+0x354>)
 8001db4:	685b      	ldr	r3, [r3, #4]
 8001db6:	4a3a      	ldr	r2, [pc, #232]	; (8001ea0 <HAL_RCC_OscConfig+0x370>)
 8001db8:	4013      	ands	r3, r2
 8001dba:	0019      	movs	r1, r3
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001dc0:	4b30      	ldr	r3, [pc, #192]	; (8001e84 <HAL_RCC_OscConfig+0x354>)
 8001dc2:	430a      	orrs	r2, r1
 8001dc4:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001dc6:	4b2f      	ldr	r3, [pc, #188]	; (8001e84 <HAL_RCC_OscConfig+0x354>)
 8001dc8:	685b      	ldr	r3, [r3, #4]
 8001dca:	021b      	lsls	r3, r3, #8
 8001dcc:	0a19      	lsrs	r1, r3, #8
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	6a1b      	ldr	r3, [r3, #32]
 8001dd2:	061a      	lsls	r2, r3, #24
 8001dd4:	4b2b      	ldr	r3, [pc, #172]	; (8001e84 <HAL_RCC_OscConfig+0x354>)
 8001dd6:	430a      	orrs	r2, r1
 8001dd8:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001dde:	0b5b      	lsrs	r3, r3, #13
 8001de0:	3301      	adds	r3, #1
 8001de2:	2280      	movs	r2, #128	; 0x80
 8001de4:	0212      	lsls	r2, r2, #8
 8001de6:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8001de8:	4b26      	ldr	r3, [pc, #152]	; (8001e84 <HAL_RCC_OscConfig+0x354>)
 8001dea:	68db      	ldr	r3, [r3, #12]
 8001dec:	091b      	lsrs	r3, r3, #4
 8001dee:	210f      	movs	r1, #15
 8001df0:	400b      	ands	r3, r1
 8001df2:	4928      	ldr	r1, [pc, #160]	; (8001e94 <HAL_RCC_OscConfig+0x364>)
 8001df4:	5ccb      	ldrb	r3, [r1, r3]
 8001df6:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001df8:	4b27      	ldr	r3, [pc, #156]	; (8001e98 <HAL_RCC_OscConfig+0x368>)
 8001dfa:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8001dfc:	4b27      	ldr	r3, [pc, #156]	; (8001e9c <HAL_RCC_OscConfig+0x36c>)
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	2513      	movs	r5, #19
 8001e02:	197c      	adds	r4, r7, r5
 8001e04:	0018      	movs	r0, r3
 8001e06:	f7fe fea7 	bl	8000b58 <HAL_InitTick>
 8001e0a:	0003      	movs	r3, r0
 8001e0c:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8001e0e:	197b      	adds	r3, r7, r5
 8001e10:	781b      	ldrb	r3, [r3, #0]
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d060      	beq.n	8001ed8 <HAL_RCC_OscConfig+0x3a8>
        {
          return status;
 8001e16:	197b      	adds	r3, r7, r5
 8001e18:	781b      	ldrb	r3, [r3, #0]
 8001e1a:	e242      	b.n	80022a2 <HAL_RCC_OscConfig+0x772>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	69db      	ldr	r3, [r3, #28]
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d03f      	beq.n	8001ea4 <HAL_RCC_OscConfig+0x374>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001e24:	4b17      	ldr	r3, [pc, #92]	; (8001e84 <HAL_RCC_OscConfig+0x354>)
 8001e26:	681a      	ldr	r2, [r3, #0]
 8001e28:	4b16      	ldr	r3, [pc, #88]	; (8001e84 <HAL_RCC_OscConfig+0x354>)
 8001e2a:	2180      	movs	r1, #128	; 0x80
 8001e2c:	0049      	lsls	r1, r1, #1
 8001e2e:	430a      	orrs	r2, r1
 8001e30:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e32:	f7fe fec5 	bl	8000bc0 <HAL_GetTick>
 8001e36:	0003      	movs	r3, r0
 8001e38:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001e3a:	e008      	b.n	8001e4e <HAL_RCC_OscConfig+0x31e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001e3c:	f7fe fec0 	bl	8000bc0 <HAL_GetTick>
 8001e40:	0002      	movs	r2, r0
 8001e42:	69bb      	ldr	r3, [r7, #24]
 8001e44:	1ad3      	subs	r3, r2, r3
 8001e46:	2b02      	cmp	r3, #2
 8001e48:	d901      	bls.n	8001e4e <HAL_RCC_OscConfig+0x31e>
          {
            return HAL_TIMEOUT;
 8001e4a:	2303      	movs	r3, #3
 8001e4c:	e229      	b.n	80022a2 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001e4e:	4b0d      	ldr	r3, [pc, #52]	; (8001e84 <HAL_RCC_OscConfig+0x354>)
 8001e50:	681a      	ldr	r2, [r3, #0]
 8001e52:	2380      	movs	r3, #128	; 0x80
 8001e54:	009b      	lsls	r3, r3, #2
 8001e56:	4013      	ands	r3, r2
 8001e58:	d0f0      	beq.n	8001e3c <HAL_RCC_OscConfig+0x30c>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001e5a:	4b0a      	ldr	r3, [pc, #40]	; (8001e84 <HAL_RCC_OscConfig+0x354>)
 8001e5c:	685b      	ldr	r3, [r3, #4]
 8001e5e:	4a10      	ldr	r2, [pc, #64]	; (8001ea0 <HAL_RCC_OscConfig+0x370>)
 8001e60:	4013      	ands	r3, r2
 8001e62:	0019      	movs	r1, r3
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001e68:	4b06      	ldr	r3, [pc, #24]	; (8001e84 <HAL_RCC_OscConfig+0x354>)
 8001e6a:	430a      	orrs	r2, r1
 8001e6c:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001e6e:	4b05      	ldr	r3, [pc, #20]	; (8001e84 <HAL_RCC_OscConfig+0x354>)
 8001e70:	685b      	ldr	r3, [r3, #4]
 8001e72:	021b      	lsls	r3, r3, #8
 8001e74:	0a19      	lsrs	r1, r3, #8
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	6a1b      	ldr	r3, [r3, #32]
 8001e7a:	061a      	lsls	r2, r3, #24
 8001e7c:	4b01      	ldr	r3, [pc, #4]	; (8001e84 <HAL_RCC_OscConfig+0x354>)
 8001e7e:	430a      	orrs	r2, r1
 8001e80:	605a      	str	r2, [r3, #4]
 8001e82:	e029      	b.n	8001ed8 <HAL_RCC_OscConfig+0x3a8>
 8001e84:	40021000 	.word	0x40021000
 8001e88:	fffeffff 	.word	0xfffeffff
 8001e8c:	fffbffff 	.word	0xfffbffff
 8001e90:	ffffe0ff 	.word	0xffffe0ff
 8001e94:	08003510 	.word	0x08003510
 8001e98:	20000000 	.word	0x20000000
 8001e9c:	20000004 	.word	0x20000004
 8001ea0:	ffff1fff 	.word	0xffff1fff
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001ea4:	4bbd      	ldr	r3, [pc, #756]	; (800219c <HAL_RCC_OscConfig+0x66c>)
 8001ea6:	681a      	ldr	r2, [r3, #0]
 8001ea8:	4bbc      	ldr	r3, [pc, #752]	; (800219c <HAL_RCC_OscConfig+0x66c>)
 8001eaa:	49bd      	ldr	r1, [pc, #756]	; (80021a0 <HAL_RCC_OscConfig+0x670>)
 8001eac:	400a      	ands	r2, r1
 8001eae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001eb0:	f7fe fe86 	bl	8000bc0 <HAL_GetTick>
 8001eb4:	0003      	movs	r3, r0
 8001eb6:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8001eb8:	e008      	b.n	8001ecc <HAL_RCC_OscConfig+0x39c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001eba:	f7fe fe81 	bl	8000bc0 <HAL_GetTick>
 8001ebe:	0002      	movs	r2, r0
 8001ec0:	69bb      	ldr	r3, [r7, #24]
 8001ec2:	1ad3      	subs	r3, r2, r3
 8001ec4:	2b02      	cmp	r3, #2
 8001ec6:	d901      	bls.n	8001ecc <HAL_RCC_OscConfig+0x39c>
          {
            return HAL_TIMEOUT;
 8001ec8:	2303      	movs	r3, #3
 8001eca:	e1ea      	b.n	80022a2 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8001ecc:	4bb3      	ldr	r3, [pc, #716]	; (800219c <HAL_RCC_OscConfig+0x66c>)
 8001ece:	681a      	ldr	r2, [r3, #0]
 8001ed0:	2380      	movs	r3, #128	; 0x80
 8001ed2:	009b      	lsls	r3, r3, #2
 8001ed4:	4013      	ands	r3, r2
 8001ed6:	d1f0      	bne.n	8001eba <HAL_RCC_OscConfig+0x38a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	2208      	movs	r2, #8
 8001ede:	4013      	ands	r3, r2
 8001ee0:	d036      	beq.n	8001f50 <HAL_RCC_OscConfig+0x420>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	695b      	ldr	r3, [r3, #20]
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d019      	beq.n	8001f1e <HAL_RCC_OscConfig+0x3ee>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001eea:	4bac      	ldr	r3, [pc, #688]	; (800219c <HAL_RCC_OscConfig+0x66c>)
 8001eec:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001eee:	4bab      	ldr	r3, [pc, #684]	; (800219c <HAL_RCC_OscConfig+0x66c>)
 8001ef0:	2101      	movs	r1, #1
 8001ef2:	430a      	orrs	r2, r1
 8001ef4:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ef6:	f7fe fe63 	bl	8000bc0 <HAL_GetTick>
 8001efa:	0003      	movs	r3, r0
 8001efc:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001efe:	e008      	b.n	8001f12 <HAL_RCC_OscConfig+0x3e2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001f00:	f7fe fe5e 	bl	8000bc0 <HAL_GetTick>
 8001f04:	0002      	movs	r2, r0
 8001f06:	69bb      	ldr	r3, [r7, #24]
 8001f08:	1ad3      	subs	r3, r2, r3
 8001f0a:	2b02      	cmp	r3, #2
 8001f0c:	d901      	bls.n	8001f12 <HAL_RCC_OscConfig+0x3e2>
        {
          return HAL_TIMEOUT;
 8001f0e:	2303      	movs	r3, #3
 8001f10:	e1c7      	b.n	80022a2 <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001f12:	4ba2      	ldr	r3, [pc, #648]	; (800219c <HAL_RCC_OscConfig+0x66c>)
 8001f14:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001f16:	2202      	movs	r2, #2
 8001f18:	4013      	ands	r3, r2
 8001f1a:	d0f1      	beq.n	8001f00 <HAL_RCC_OscConfig+0x3d0>
 8001f1c:	e018      	b.n	8001f50 <HAL_RCC_OscConfig+0x420>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001f1e:	4b9f      	ldr	r3, [pc, #636]	; (800219c <HAL_RCC_OscConfig+0x66c>)
 8001f20:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001f22:	4b9e      	ldr	r3, [pc, #632]	; (800219c <HAL_RCC_OscConfig+0x66c>)
 8001f24:	2101      	movs	r1, #1
 8001f26:	438a      	bics	r2, r1
 8001f28:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f2a:	f7fe fe49 	bl	8000bc0 <HAL_GetTick>
 8001f2e:	0003      	movs	r3, r0
 8001f30:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001f32:	e008      	b.n	8001f46 <HAL_RCC_OscConfig+0x416>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001f34:	f7fe fe44 	bl	8000bc0 <HAL_GetTick>
 8001f38:	0002      	movs	r2, r0
 8001f3a:	69bb      	ldr	r3, [r7, #24]
 8001f3c:	1ad3      	subs	r3, r2, r3
 8001f3e:	2b02      	cmp	r3, #2
 8001f40:	d901      	bls.n	8001f46 <HAL_RCC_OscConfig+0x416>
        {
          return HAL_TIMEOUT;
 8001f42:	2303      	movs	r3, #3
 8001f44:	e1ad      	b.n	80022a2 <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001f46:	4b95      	ldr	r3, [pc, #596]	; (800219c <HAL_RCC_OscConfig+0x66c>)
 8001f48:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001f4a:	2202      	movs	r2, #2
 8001f4c:	4013      	ands	r3, r2
 8001f4e:	d1f1      	bne.n	8001f34 <HAL_RCC_OscConfig+0x404>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	2204      	movs	r2, #4
 8001f56:	4013      	ands	r3, r2
 8001f58:	d100      	bne.n	8001f5c <HAL_RCC_OscConfig+0x42c>
 8001f5a:	e0ae      	b.n	80020ba <HAL_RCC_OscConfig+0x58a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001f5c:	2027      	movs	r0, #39	; 0x27
 8001f5e:	183b      	adds	r3, r7, r0
 8001f60:	2200      	movs	r2, #0
 8001f62:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001f64:	4b8d      	ldr	r3, [pc, #564]	; (800219c <HAL_RCC_OscConfig+0x66c>)
 8001f66:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001f68:	2380      	movs	r3, #128	; 0x80
 8001f6a:	055b      	lsls	r3, r3, #21
 8001f6c:	4013      	ands	r3, r2
 8001f6e:	d109      	bne.n	8001f84 <HAL_RCC_OscConfig+0x454>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001f70:	4b8a      	ldr	r3, [pc, #552]	; (800219c <HAL_RCC_OscConfig+0x66c>)
 8001f72:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001f74:	4b89      	ldr	r3, [pc, #548]	; (800219c <HAL_RCC_OscConfig+0x66c>)
 8001f76:	2180      	movs	r1, #128	; 0x80
 8001f78:	0549      	lsls	r1, r1, #21
 8001f7a:	430a      	orrs	r2, r1
 8001f7c:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8001f7e:	183b      	adds	r3, r7, r0
 8001f80:	2201      	movs	r2, #1
 8001f82:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f84:	4b87      	ldr	r3, [pc, #540]	; (80021a4 <HAL_RCC_OscConfig+0x674>)
 8001f86:	681a      	ldr	r2, [r3, #0]
 8001f88:	2380      	movs	r3, #128	; 0x80
 8001f8a:	005b      	lsls	r3, r3, #1
 8001f8c:	4013      	ands	r3, r2
 8001f8e:	d11a      	bne.n	8001fc6 <HAL_RCC_OscConfig+0x496>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001f90:	4b84      	ldr	r3, [pc, #528]	; (80021a4 <HAL_RCC_OscConfig+0x674>)
 8001f92:	681a      	ldr	r2, [r3, #0]
 8001f94:	4b83      	ldr	r3, [pc, #524]	; (80021a4 <HAL_RCC_OscConfig+0x674>)
 8001f96:	2180      	movs	r1, #128	; 0x80
 8001f98:	0049      	lsls	r1, r1, #1
 8001f9a:	430a      	orrs	r2, r1
 8001f9c:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001f9e:	f7fe fe0f 	bl	8000bc0 <HAL_GetTick>
 8001fa2:	0003      	movs	r3, r0
 8001fa4:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001fa6:	e008      	b.n	8001fba <HAL_RCC_OscConfig+0x48a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001fa8:	f7fe fe0a 	bl	8000bc0 <HAL_GetTick>
 8001fac:	0002      	movs	r2, r0
 8001fae:	69bb      	ldr	r3, [r7, #24]
 8001fb0:	1ad3      	subs	r3, r2, r3
 8001fb2:	2b64      	cmp	r3, #100	; 0x64
 8001fb4:	d901      	bls.n	8001fba <HAL_RCC_OscConfig+0x48a>
        {
          return HAL_TIMEOUT;
 8001fb6:	2303      	movs	r3, #3
 8001fb8:	e173      	b.n	80022a2 <HAL_RCC_OscConfig+0x772>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001fba:	4b7a      	ldr	r3, [pc, #488]	; (80021a4 <HAL_RCC_OscConfig+0x674>)
 8001fbc:	681a      	ldr	r2, [r3, #0]
 8001fbe:	2380      	movs	r3, #128	; 0x80
 8001fc0:	005b      	lsls	r3, r3, #1
 8001fc2:	4013      	ands	r3, r2
 8001fc4:	d0f0      	beq.n	8001fa8 <HAL_RCC_OscConfig+0x478>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	689a      	ldr	r2, [r3, #8]
 8001fca:	2380      	movs	r3, #128	; 0x80
 8001fcc:	005b      	lsls	r3, r3, #1
 8001fce:	429a      	cmp	r2, r3
 8001fd0:	d107      	bne.n	8001fe2 <HAL_RCC_OscConfig+0x4b2>
 8001fd2:	4b72      	ldr	r3, [pc, #456]	; (800219c <HAL_RCC_OscConfig+0x66c>)
 8001fd4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001fd6:	4b71      	ldr	r3, [pc, #452]	; (800219c <HAL_RCC_OscConfig+0x66c>)
 8001fd8:	2180      	movs	r1, #128	; 0x80
 8001fda:	0049      	lsls	r1, r1, #1
 8001fdc:	430a      	orrs	r2, r1
 8001fde:	651a      	str	r2, [r3, #80]	; 0x50
 8001fe0:	e031      	b.n	8002046 <HAL_RCC_OscConfig+0x516>
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	689b      	ldr	r3, [r3, #8]
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d10c      	bne.n	8002004 <HAL_RCC_OscConfig+0x4d4>
 8001fea:	4b6c      	ldr	r3, [pc, #432]	; (800219c <HAL_RCC_OscConfig+0x66c>)
 8001fec:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001fee:	4b6b      	ldr	r3, [pc, #428]	; (800219c <HAL_RCC_OscConfig+0x66c>)
 8001ff0:	496b      	ldr	r1, [pc, #428]	; (80021a0 <HAL_RCC_OscConfig+0x670>)
 8001ff2:	400a      	ands	r2, r1
 8001ff4:	651a      	str	r2, [r3, #80]	; 0x50
 8001ff6:	4b69      	ldr	r3, [pc, #420]	; (800219c <HAL_RCC_OscConfig+0x66c>)
 8001ff8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001ffa:	4b68      	ldr	r3, [pc, #416]	; (800219c <HAL_RCC_OscConfig+0x66c>)
 8001ffc:	496a      	ldr	r1, [pc, #424]	; (80021a8 <HAL_RCC_OscConfig+0x678>)
 8001ffe:	400a      	ands	r2, r1
 8002000:	651a      	str	r2, [r3, #80]	; 0x50
 8002002:	e020      	b.n	8002046 <HAL_RCC_OscConfig+0x516>
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	689a      	ldr	r2, [r3, #8]
 8002008:	23a0      	movs	r3, #160	; 0xa0
 800200a:	00db      	lsls	r3, r3, #3
 800200c:	429a      	cmp	r2, r3
 800200e:	d10e      	bne.n	800202e <HAL_RCC_OscConfig+0x4fe>
 8002010:	4b62      	ldr	r3, [pc, #392]	; (800219c <HAL_RCC_OscConfig+0x66c>)
 8002012:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002014:	4b61      	ldr	r3, [pc, #388]	; (800219c <HAL_RCC_OscConfig+0x66c>)
 8002016:	2180      	movs	r1, #128	; 0x80
 8002018:	00c9      	lsls	r1, r1, #3
 800201a:	430a      	orrs	r2, r1
 800201c:	651a      	str	r2, [r3, #80]	; 0x50
 800201e:	4b5f      	ldr	r3, [pc, #380]	; (800219c <HAL_RCC_OscConfig+0x66c>)
 8002020:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002022:	4b5e      	ldr	r3, [pc, #376]	; (800219c <HAL_RCC_OscConfig+0x66c>)
 8002024:	2180      	movs	r1, #128	; 0x80
 8002026:	0049      	lsls	r1, r1, #1
 8002028:	430a      	orrs	r2, r1
 800202a:	651a      	str	r2, [r3, #80]	; 0x50
 800202c:	e00b      	b.n	8002046 <HAL_RCC_OscConfig+0x516>
 800202e:	4b5b      	ldr	r3, [pc, #364]	; (800219c <HAL_RCC_OscConfig+0x66c>)
 8002030:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002032:	4b5a      	ldr	r3, [pc, #360]	; (800219c <HAL_RCC_OscConfig+0x66c>)
 8002034:	495a      	ldr	r1, [pc, #360]	; (80021a0 <HAL_RCC_OscConfig+0x670>)
 8002036:	400a      	ands	r2, r1
 8002038:	651a      	str	r2, [r3, #80]	; 0x50
 800203a:	4b58      	ldr	r3, [pc, #352]	; (800219c <HAL_RCC_OscConfig+0x66c>)
 800203c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800203e:	4b57      	ldr	r3, [pc, #348]	; (800219c <HAL_RCC_OscConfig+0x66c>)
 8002040:	4959      	ldr	r1, [pc, #356]	; (80021a8 <HAL_RCC_OscConfig+0x678>)
 8002042:	400a      	ands	r2, r1
 8002044:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	689b      	ldr	r3, [r3, #8]
 800204a:	2b00      	cmp	r3, #0
 800204c:	d015      	beq.n	800207a <HAL_RCC_OscConfig+0x54a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800204e:	f7fe fdb7 	bl	8000bc0 <HAL_GetTick>
 8002052:	0003      	movs	r3, r0
 8002054:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002056:	e009      	b.n	800206c <HAL_RCC_OscConfig+0x53c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002058:	f7fe fdb2 	bl	8000bc0 <HAL_GetTick>
 800205c:	0002      	movs	r2, r0
 800205e:	69bb      	ldr	r3, [r7, #24]
 8002060:	1ad3      	subs	r3, r2, r3
 8002062:	4a52      	ldr	r2, [pc, #328]	; (80021ac <HAL_RCC_OscConfig+0x67c>)
 8002064:	4293      	cmp	r3, r2
 8002066:	d901      	bls.n	800206c <HAL_RCC_OscConfig+0x53c>
        {
          return HAL_TIMEOUT;
 8002068:	2303      	movs	r3, #3
 800206a:	e11a      	b.n	80022a2 <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800206c:	4b4b      	ldr	r3, [pc, #300]	; (800219c <HAL_RCC_OscConfig+0x66c>)
 800206e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002070:	2380      	movs	r3, #128	; 0x80
 8002072:	009b      	lsls	r3, r3, #2
 8002074:	4013      	ands	r3, r2
 8002076:	d0ef      	beq.n	8002058 <HAL_RCC_OscConfig+0x528>
 8002078:	e014      	b.n	80020a4 <HAL_RCC_OscConfig+0x574>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800207a:	f7fe fda1 	bl	8000bc0 <HAL_GetTick>
 800207e:	0003      	movs	r3, r0
 8002080:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002082:	e009      	b.n	8002098 <HAL_RCC_OscConfig+0x568>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002084:	f7fe fd9c 	bl	8000bc0 <HAL_GetTick>
 8002088:	0002      	movs	r2, r0
 800208a:	69bb      	ldr	r3, [r7, #24]
 800208c:	1ad3      	subs	r3, r2, r3
 800208e:	4a47      	ldr	r2, [pc, #284]	; (80021ac <HAL_RCC_OscConfig+0x67c>)
 8002090:	4293      	cmp	r3, r2
 8002092:	d901      	bls.n	8002098 <HAL_RCC_OscConfig+0x568>
        {
          return HAL_TIMEOUT;
 8002094:	2303      	movs	r3, #3
 8002096:	e104      	b.n	80022a2 <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002098:	4b40      	ldr	r3, [pc, #256]	; (800219c <HAL_RCC_OscConfig+0x66c>)
 800209a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800209c:	2380      	movs	r3, #128	; 0x80
 800209e:	009b      	lsls	r3, r3, #2
 80020a0:	4013      	ands	r3, r2
 80020a2:	d1ef      	bne.n	8002084 <HAL_RCC_OscConfig+0x554>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80020a4:	2327      	movs	r3, #39	; 0x27
 80020a6:	18fb      	adds	r3, r7, r3
 80020a8:	781b      	ldrb	r3, [r3, #0]
 80020aa:	2b01      	cmp	r3, #1
 80020ac:	d105      	bne.n	80020ba <HAL_RCC_OscConfig+0x58a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80020ae:	4b3b      	ldr	r3, [pc, #236]	; (800219c <HAL_RCC_OscConfig+0x66c>)
 80020b0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80020b2:	4b3a      	ldr	r3, [pc, #232]	; (800219c <HAL_RCC_OscConfig+0x66c>)
 80020b4:	493e      	ldr	r1, [pc, #248]	; (80021b0 <HAL_RCC_OscConfig+0x680>)
 80020b6:	400a      	ands	r2, r1
 80020b8:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	2220      	movs	r2, #32
 80020c0:	4013      	ands	r3, r2
 80020c2:	d049      	beq.n	8002158 <HAL_RCC_OscConfig+0x628>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	699b      	ldr	r3, [r3, #24]
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d026      	beq.n	800211a <HAL_RCC_OscConfig+0x5ea>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 80020cc:	4b33      	ldr	r3, [pc, #204]	; (800219c <HAL_RCC_OscConfig+0x66c>)
 80020ce:	689a      	ldr	r2, [r3, #8]
 80020d0:	4b32      	ldr	r3, [pc, #200]	; (800219c <HAL_RCC_OscConfig+0x66c>)
 80020d2:	2101      	movs	r1, #1
 80020d4:	430a      	orrs	r2, r1
 80020d6:	609a      	str	r2, [r3, #8]
 80020d8:	4b30      	ldr	r3, [pc, #192]	; (800219c <HAL_RCC_OscConfig+0x66c>)
 80020da:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80020dc:	4b2f      	ldr	r3, [pc, #188]	; (800219c <HAL_RCC_OscConfig+0x66c>)
 80020de:	2101      	movs	r1, #1
 80020e0:	430a      	orrs	r2, r1
 80020e2:	635a      	str	r2, [r3, #52]	; 0x34
 80020e4:	4b33      	ldr	r3, [pc, #204]	; (80021b4 <HAL_RCC_OscConfig+0x684>)
 80020e6:	6a1a      	ldr	r2, [r3, #32]
 80020e8:	4b32      	ldr	r3, [pc, #200]	; (80021b4 <HAL_RCC_OscConfig+0x684>)
 80020ea:	2180      	movs	r1, #128	; 0x80
 80020ec:	0189      	lsls	r1, r1, #6
 80020ee:	430a      	orrs	r2, r1
 80020f0:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020f2:	f7fe fd65 	bl	8000bc0 <HAL_GetTick>
 80020f6:	0003      	movs	r3, r0
 80020f8:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80020fa:	e008      	b.n	800210e <HAL_RCC_OscConfig+0x5de>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80020fc:	f7fe fd60 	bl	8000bc0 <HAL_GetTick>
 8002100:	0002      	movs	r2, r0
 8002102:	69bb      	ldr	r3, [r7, #24]
 8002104:	1ad3      	subs	r3, r2, r3
 8002106:	2b02      	cmp	r3, #2
 8002108:	d901      	bls.n	800210e <HAL_RCC_OscConfig+0x5de>
          {
            return HAL_TIMEOUT;
 800210a:	2303      	movs	r3, #3
 800210c:	e0c9      	b.n	80022a2 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800210e:	4b23      	ldr	r3, [pc, #140]	; (800219c <HAL_RCC_OscConfig+0x66c>)
 8002110:	689b      	ldr	r3, [r3, #8]
 8002112:	2202      	movs	r2, #2
 8002114:	4013      	ands	r3, r2
 8002116:	d0f1      	beq.n	80020fc <HAL_RCC_OscConfig+0x5cc>
 8002118:	e01e      	b.n	8002158 <HAL_RCC_OscConfig+0x628>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 800211a:	4b20      	ldr	r3, [pc, #128]	; (800219c <HAL_RCC_OscConfig+0x66c>)
 800211c:	689a      	ldr	r2, [r3, #8]
 800211e:	4b1f      	ldr	r3, [pc, #124]	; (800219c <HAL_RCC_OscConfig+0x66c>)
 8002120:	2101      	movs	r1, #1
 8002122:	438a      	bics	r2, r1
 8002124:	609a      	str	r2, [r3, #8]
 8002126:	4b23      	ldr	r3, [pc, #140]	; (80021b4 <HAL_RCC_OscConfig+0x684>)
 8002128:	6a1a      	ldr	r2, [r3, #32]
 800212a:	4b22      	ldr	r3, [pc, #136]	; (80021b4 <HAL_RCC_OscConfig+0x684>)
 800212c:	4922      	ldr	r1, [pc, #136]	; (80021b8 <HAL_RCC_OscConfig+0x688>)
 800212e:	400a      	ands	r2, r1
 8002130:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002132:	f7fe fd45 	bl	8000bc0 <HAL_GetTick>
 8002136:	0003      	movs	r3, r0
 8002138:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800213a:	e008      	b.n	800214e <HAL_RCC_OscConfig+0x61e>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800213c:	f7fe fd40 	bl	8000bc0 <HAL_GetTick>
 8002140:	0002      	movs	r2, r0
 8002142:	69bb      	ldr	r3, [r7, #24]
 8002144:	1ad3      	subs	r3, r2, r3
 8002146:	2b02      	cmp	r3, #2
 8002148:	d901      	bls.n	800214e <HAL_RCC_OscConfig+0x61e>
          {
            return HAL_TIMEOUT;
 800214a:	2303      	movs	r3, #3
 800214c:	e0a9      	b.n	80022a2 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800214e:	4b13      	ldr	r3, [pc, #76]	; (800219c <HAL_RCC_OscConfig+0x66c>)
 8002150:	689b      	ldr	r3, [r3, #8]
 8002152:	2202      	movs	r2, #2
 8002154:	4013      	ands	r3, r2
 8002156:	d1f1      	bne.n	800213c <HAL_RCC_OscConfig+0x60c>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800215c:	2b00      	cmp	r3, #0
 800215e:	d100      	bne.n	8002162 <HAL_RCC_OscConfig+0x632>
 8002160:	e09e      	b.n	80022a0 <HAL_RCC_OscConfig+0x770>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002162:	6a3b      	ldr	r3, [r7, #32]
 8002164:	2b0c      	cmp	r3, #12
 8002166:	d100      	bne.n	800216a <HAL_RCC_OscConfig+0x63a>
 8002168:	e077      	b.n	800225a <HAL_RCC_OscConfig+0x72a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800216e:	2b02      	cmp	r3, #2
 8002170:	d158      	bne.n	8002224 <HAL_RCC_OscConfig+0x6f4>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002172:	4b0a      	ldr	r3, [pc, #40]	; (800219c <HAL_RCC_OscConfig+0x66c>)
 8002174:	681a      	ldr	r2, [r3, #0]
 8002176:	4b09      	ldr	r3, [pc, #36]	; (800219c <HAL_RCC_OscConfig+0x66c>)
 8002178:	4910      	ldr	r1, [pc, #64]	; (80021bc <HAL_RCC_OscConfig+0x68c>)
 800217a:	400a      	ands	r2, r1
 800217c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800217e:	f7fe fd1f 	bl	8000bc0 <HAL_GetTick>
 8002182:	0003      	movs	r3, r0
 8002184:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002186:	e01b      	b.n	80021c0 <HAL_RCC_OscConfig+0x690>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002188:	f7fe fd1a 	bl	8000bc0 <HAL_GetTick>
 800218c:	0002      	movs	r2, r0
 800218e:	69bb      	ldr	r3, [r7, #24]
 8002190:	1ad3      	subs	r3, r2, r3
 8002192:	2b02      	cmp	r3, #2
 8002194:	d914      	bls.n	80021c0 <HAL_RCC_OscConfig+0x690>
          {
            return HAL_TIMEOUT;
 8002196:	2303      	movs	r3, #3
 8002198:	e083      	b.n	80022a2 <HAL_RCC_OscConfig+0x772>
 800219a:	46c0      	nop			; (mov r8, r8)
 800219c:	40021000 	.word	0x40021000
 80021a0:	fffffeff 	.word	0xfffffeff
 80021a4:	40007000 	.word	0x40007000
 80021a8:	fffffbff 	.word	0xfffffbff
 80021ac:	00001388 	.word	0x00001388
 80021b0:	efffffff 	.word	0xefffffff
 80021b4:	40010000 	.word	0x40010000
 80021b8:	ffffdfff 	.word	0xffffdfff
 80021bc:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80021c0:	4b3a      	ldr	r3, [pc, #232]	; (80022ac <HAL_RCC_OscConfig+0x77c>)
 80021c2:	681a      	ldr	r2, [r3, #0]
 80021c4:	2380      	movs	r3, #128	; 0x80
 80021c6:	049b      	lsls	r3, r3, #18
 80021c8:	4013      	ands	r3, r2
 80021ca:	d1dd      	bne.n	8002188 <HAL_RCC_OscConfig+0x658>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80021cc:	4b37      	ldr	r3, [pc, #220]	; (80022ac <HAL_RCC_OscConfig+0x77c>)
 80021ce:	68db      	ldr	r3, [r3, #12]
 80021d0:	4a37      	ldr	r2, [pc, #220]	; (80022b0 <HAL_RCC_OscConfig+0x780>)
 80021d2:	4013      	ands	r3, r2
 80021d4:	0019      	movs	r1, r3
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021de:	431a      	orrs	r2, r3
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80021e4:	431a      	orrs	r2, r3
 80021e6:	4b31      	ldr	r3, [pc, #196]	; (80022ac <HAL_RCC_OscConfig+0x77c>)
 80021e8:	430a      	orrs	r2, r1
 80021ea:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80021ec:	4b2f      	ldr	r3, [pc, #188]	; (80022ac <HAL_RCC_OscConfig+0x77c>)
 80021ee:	681a      	ldr	r2, [r3, #0]
 80021f0:	4b2e      	ldr	r3, [pc, #184]	; (80022ac <HAL_RCC_OscConfig+0x77c>)
 80021f2:	2180      	movs	r1, #128	; 0x80
 80021f4:	0449      	lsls	r1, r1, #17
 80021f6:	430a      	orrs	r2, r1
 80021f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021fa:	f7fe fce1 	bl	8000bc0 <HAL_GetTick>
 80021fe:	0003      	movs	r3, r0
 8002200:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8002202:	e008      	b.n	8002216 <HAL_RCC_OscConfig+0x6e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002204:	f7fe fcdc 	bl	8000bc0 <HAL_GetTick>
 8002208:	0002      	movs	r2, r0
 800220a:	69bb      	ldr	r3, [r7, #24]
 800220c:	1ad3      	subs	r3, r2, r3
 800220e:	2b02      	cmp	r3, #2
 8002210:	d901      	bls.n	8002216 <HAL_RCC_OscConfig+0x6e6>
          {
            return HAL_TIMEOUT;
 8002212:	2303      	movs	r3, #3
 8002214:	e045      	b.n	80022a2 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8002216:	4b25      	ldr	r3, [pc, #148]	; (80022ac <HAL_RCC_OscConfig+0x77c>)
 8002218:	681a      	ldr	r2, [r3, #0]
 800221a:	2380      	movs	r3, #128	; 0x80
 800221c:	049b      	lsls	r3, r3, #18
 800221e:	4013      	ands	r3, r2
 8002220:	d0f0      	beq.n	8002204 <HAL_RCC_OscConfig+0x6d4>
 8002222:	e03d      	b.n	80022a0 <HAL_RCC_OscConfig+0x770>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002224:	4b21      	ldr	r3, [pc, #132]	; (80022ac <HAL_RCC_OscConfig+0x77c>)
 8002226:	681a      	ldr	r2, [r3, #0]
 8002228:	4b20      	ldr	r3, [pc, #128]	; (80022ac <HAL_RCC_OscConfig+0x77c>)
 800222a:	4922      	ldr	r1, [pc, #136]	; (80022b4 <HAL_RCC_OscConfig+0x784>)
 800222c:	400a      	ands	r2, r1
 800222e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002230:	f7fe fcc6 	bl	8000bc0 <HAL_GetTick>
 8002234:	0003      	movs	r3, r0
 8002236:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002238:	e008      	b.n	800224c <HAL_RCC_OscConfig+0x71c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800223a:	f7fe fcc1 	bl	8000bc0 <HAL_GetTick>
 800223e:	0002      	movs	r2, r0
 8002240:	69bb      	ldr	r3, [r7, #24]
 8002242:	1ad3      	subs	r3, r2, r3
 8002244:	2b02      	cmp	r3, #2
 8002246:	d901      	bls.n	800224c <HAL_RCC_OscConfig+0x71c>
          {
            return HAL_TIMEOUT;
 8002248:	2303      	movs	r3, #3
 800224a:	e02a      	b.n	80022a2 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800224c:	4b17      	ldr	r3, [pc, #92]	; (80022ac <HAL_RCC_OscConfig+0x77c>)
 800224e:	681a      	ldr	r2, [r3, #0]
 8002250:	2380      	movs	r3, #128	; 0x80
 8002252:	049b      	lsls	r3, r3, #18
 8002254:	4013      	ands	r3, r2
 8002256:	d1f0      	bne.n	800223a <HAL_RCC_OscConfig+0x70a>
 8002258:	e022      	b.n	80022a0 <HAL_RCC_OscConfig+0x770>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800225e:	2b01      	cmp	r3, #1
 8002260:	d101      	bne.n	8002266 <HAL_RCC_OscConfig+0x736>
      {
        return HAL_ERROR;
 8002262:	2301      	movs	r3, #1
 8002264:	e01d      	b.n	80022a2 <HAL_RCC_OscConfig+0x772>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002266:	4b11      	ldr	r3, [pc, #68]	; (80022ac <HAL_RCC_OscConfig+0x77c>)
 8002268:	68db      	ldr	r3, [r3, #12]
 800226a:	61fb      	str	r3, [r7, #28]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800226c:	69fa      	ldr	r2, [r7, #28]
 800226e:	2380      	movs	r3, #128	; 0x80
 8002270:	025b      	lsls	r3, r3, #9
 8002272:	401a      	ands	r2, r3
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002278:	429a      	cmp	r2, r3
 800227a:	d10f      	bne.n	800229c <HAL_RCC_OscConfig+0x76c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 800227c:	69fa      	ldr	r2, [r7, #28]
 800227e:	23f0      	movs	r3, #240	; 0xf0
 8002280:	039b      	lsls	r3, r3, #14
 8002282:	401a      	ands	r2, r3
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002288:	429a      	cmp	r2, r3
 800228a:	d107      	bne.n	800229c <HAL_RCC_OscConfig+0x76c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 800228c:	69fa      	ldr	r2, [r7, #28]
 800228e:	23c0      	movs	r3, #192	; 0xc0
 8002290:	041b      	lsls	r3, r3, #16
 8002292:	401a      	ands	r2, r3
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	6b5b      	ldr	r3, [r3, #52]	; 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8002298:	429a      	cmp	r2, r3
 800229a:	d001      	beq.n	80022a0 <HAL_RCC_OscConfig+0x770>
        {
          return HAL_ERROR;
 800229c:	2301      	movs	r3, #1
 800229e:	e000      	b.n	80022a2 <HAL_RCC_OscConfig+0x772>
        }
      }
    }
  }
  return HAL_OK;
 80022a0:	2300      	movs	r3, #0
}
 80022a2:	0018      	movs	r0, r3
 80022a4:	46bd      	mov	sp, r7
 80022a6:	b00a      	add	sp, #40	; 0x28
 80022a8:	bdb0      	pop	{r4, r5, r7, pc}
 80022aa:	46c0      	nop			; (mov r8, r8)
 80022ac:	40021000 	.word	0x40021000
 80022b0:	ff02ffff 	.word	0xff02ffff
 80022b4:	feffffff 	.word	0xfeffffff

080022b8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80022b8:	b5b0      	push	{r4, r5, r7, lr}
 80022ba:	b084      	sub	sp, #16
 80022bc:	af00      	add	r7, sp, #0
 80022be:	6078      	str	r0, [r7, #4]
 80022c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d101      	bne.n	80022cc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80022c8:	2301      	movs	r3, #1
 80022ca:	e128      	b.n	800251e <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80022cc:	4b96      	ldr	r3, [pc, #600]	; (8002528 <HAL_RCC_ClockConfig+0x270>)
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	2201      	movs	r2, #1
 80022d2:	4013      	ands	r3, r2
 80022d4:	683a      	ldr	r2, [r7, #0]
 80022d6:	429a      	cmp	r2, r3
 80022d8:	d91e      	bls.n	8002318 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80022da:	4b93      	ldr	r3, [pc, #588]	; (8002528 <HAL_RCC_ClockConfig+0x270>)
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	2201      	movs	r2, #1
 80022e0:	4393      	bics	r3, r2
 80022e2:	0019      	movs	r1, r3
 80022e4:	4b90      	ldr	r3, [pc, #576]	; (8002528 <HAL_RCC_ClockConfig+0x270>)
 80022e6:	683a      	ldr	r2, [r7, #0]
 80022e8:	430a      	orrs	r2, r1
 80022ea:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80022ec:	f7fe fc68 	bl	8000bc0 <HAL_GetTick>
 80022f0:	0003      	movs	r3, r0
 80022f2:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80022f4:	e009      	b.n	800230a <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80022f6:	f7fe fc63 	bl	8000bc0 <HAL_GetTick>
 80022fa:	0002      	movs	r2, r0
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	1ad3      	subs	r3, r2, r3
 8002300:	4a8a      	ldr	r2, [pc, #552]	; (800252c <HAL_RCC_ClockConfig+0x274>)
 8002302:	4293      	cmp	r3, r2
 8002304:	d901      	bls.n	800230a <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8002306:	2303      	movs	r3, #3
 8002308:	e109      	b.n	800251e <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800230a:	4b87      	ldr	r3, [pc, #540]	; (8002528 <HAL_RCC_ClockConfig+0x270>)
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	2201      	movs	r2, #1
 8002310:	4013      	ands	r3, r2
 8002312:	683a      	ldr	r2, [r7, #0]
 8002314:	429a      	cmp	r2, r3
 8002316:	d1ee      	bne.n	80022f6 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	2202      	movs	r2, #2
 800231e:	4013      	ands	r3, r2
 8002320:	d009      	beq.n	8002336 <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002322:	4b83      	ldr	r3, [pc, #524]	; (8002530 <HAL_RCC_ClockConfig+0x278>)
 8002324:	68db      	ldr	r3, [r3, #12]
 8002326:	22f0      	movs	r2, #240	; 0xf0
 8002328:	4393      	bics	r3, r2
 800232a:	0019      	movs	r1, r3
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	689a      	ldr	r2, [r3, #8]
 8002330:	4b7f      	ldr	r3, [pc, #508]	; (8002530 <HAL_RCC_ClockConfig+0x278>)
 8002332:	430a      	orrs	r2, r1
 8002334:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	2201      	movs	r2, #1
 800233c:	4013      	ands	r3, r2
 800233e:	d100      	bne.n	8002342 <HAL_RCC_ClockConfig+0x8a>
 8002340:	e089      	b.n	8002456 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	685b      	ldr	r3, [r3, #4]
 8002346:	2b02      	cmp	r3, #2
 8002348:	d107      	bne.n	800235a <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800234a:	4b79      	ldr	r3, [pc, #484]	; (8002530 <HAL_RCC_ClockConfig+0x278>)
 800234c:	681a      	ldr	r2, [r3, #0]
 800234e:	2380      	movs	r3, #128	; 0x80
 8002350:	029b      	lsls	r3, r3, #10
 8002352:	4013      	ands	r3, r2
 8002354:	d120      	bne.n	8002398 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002356:	2301      	movs	r3, #1
 8002358:	e0e1      	b.n	800251e <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	685b      	ldr	r3, [r3, #4]
 800235e:	2b03      	cmp	r3, #3
 8002360:	d107      	bne.n	8002372 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002362:	4b73      	ldr	r3, [pc, #460]	; (8002530 <HAL_RCC_ClockConfig+0x278>)
 8002364:	681a      	ldr	r2, [r3, #0]
 8002366:	2380      	movs	r3, #128	; 0x80
 8002368:	049b      	lsls	r3, r3, #18
 800236a:	4013      	ands	r3, r2
 800236c:	d114      	bne.n	8002398 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 800236e:	2301      	movs	r3, #1
 8002370:	e0d5      	b.n	800251e <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	685b      	ldr	r3, [r3, #4]
 8002376:	2b01      	cmp	r3, #1
 8002378:	d106      	bne.n	8002388 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800237a:	4b6d      	ldr	r3, [pc, #436]	; (8002530 <HAL_RCC_ClockConfig+0x278>)
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	2204      	movs	r2, #4
 8002380:	4013      	ands	r3, r2
 8002382:	d109      	bne.n	8002398 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002384:	2301      	movs	r3, #1
 8002386:	e0ca      	b.n	800251e <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002388:	4b69      	ldr	r3, [pc, #420]	; (8002530 <HAL_RCC_ClockConfig+0x278>)
 800238a:	681a      	ldr	r2, [r3, #0]
 800238c:	2380      	movs	r3, #128	; 0x80
 800238e:	009b      	lsls	r3, r3, #2
 8002390:	4013      	ands	r3, r2
 8002392:	d101      	bne.n	8002398 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002394:	2301      	movs	r3, #1
 8002396:	e0c2      	b.n	800251e <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002398:	4b65      	ldr	r3, [pc, #404]	; (8002530 <HAL_RCC_ClockConfig+0x278>)
 800239a:	68db      	ldr	r3, [r3, #12]
 800239c:	2203      	movs	r2, #3
 800239e:	4393      	bics	r3, r2
 80023a0:	0019      	movs	r1, r3
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	685a      	ldr	r2, [r3, #4]
 80023a6:	4b62      	ldr	r3, [pc, #392]	; (8002530 <HAL_RCC_ClockConfig+0x278>)
 80023a8:	430a      	orrs	r2, r1
 80023aa:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80023ac:	f7fe fc08 	bl	8000bc0 <HAL_GetTick>
 80023b0:	0003      	movs	r3, r0
 80023b2:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	685b      	ldr	r3, [r3, #4]
 80023b8:	2b02      	cmp	r3, #2
 80023ba:	d111      	bne.n	80023e0 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80023bc:	e009      	b.n	80023d2 <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80023be:	f7fe fbff 	bl	8000bc0 <HAL_GetTick>
 80023c2:	0002      	movs	r2, r0
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	1ad3      	subs	r3, r2, r3
 80023c8:	4a58      	ldr	r2, [pc, #352]	; (800252c <HAL_RCC_ClockConfig+0x274>)
 80023ca:	4293      	cmp	r3, r2
 80023cc:	d901      	bls.n	80023d2 <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 80023ce:	2303      	movs	r3, #3
 80023d0:	e0a5      	b.n	800251e <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80023d2:	4b57      	ldr	r3, [pc, #348]	; (8002530 <HAL_RCC_ClockConfig+0x278>)
 80023d4:	68db      	ldr	r3, [r3, #12]
 80023d6:	220c      	movs	r2, #12
 80023d8:	4013      	ands	r3, r2
 80023da:	2b08      	cmp	r3, #8
 80023dc:	d1ef      	bne.n	80023be <HAL_RCC_ClockConfig+0x106>
 80023de:	e03a      	b.n	8002456 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	685b      	ldr	r3, [r3, #4]
 80023e4:	2b03      	cmp	r3, #3
 80023e6:	d111      	bne.n	800240c <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80023e8:	e009      	b.n	80023fe <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80023ea:	f7fe fbe9 	bl	8000bc0 <HAL_GetTick>
 80023ee:	0002      	movs	r2, r0
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	1ad3      	subs	r3, r2, r3
 80023f4:	4a4d      	ldr	r2, [pc, #308]	; (800252c <HAL_RCC_ClockConfig+0x274>)
 80023f6:	4293      	cmp	r3, r2
 80023f8:	d901      	bls.n	80023fe <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 80023fa:	2303      	movs	r3, #3
 80023fc:	e08f      	b.n	800251e <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80023fe:	4b4c      	ldr	r3, [pc, #304]	; (8002530 <HAL_RCC_ClockConfig+0x278>)
 8002400:	68db      	ldr	r3, [r3, #12]
 8002402:	220c      	movs	r2, #12
 8002404:	4013      	ands	r3, r2
 8002406:	2b0c      	cmp	r3, #12
 8002408:	d1ef      	bne.n	80023ea <HAL_RCC_ClockConfig+0x132>
 800240a:	e024      	b.n	8002456 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	685b      	ldr	r3, [r3, #4]
 8002410:	2b01      	cmp	r3, #1
 8002412:	d11b      	bne.n	800244c <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002414:	e009      	b.n	800242a <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002416:	f7fe fbd3 	bl	8000bc0 <HAL_GetTick>
 800241a:	0002      	movs	r2, r0
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	1ad3      	subs	r3, r2, r3
 8002420:	4a42      	ldr	r2, [pc, #264]	; (800252c <HAL_RCC_ClockConfig+0x274>)
 8002422:	4293      	cmp	r3, r2
 8002424:	d901      	bls.n	800242a <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8002426:	2303      	movs	r3, #3
 8002428:	e079      	b.n	800251e <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800242a:	4b41      	ldr	r3, [pc, #260]	; (8002530 <HAL_RCC_ClockConfig+0x278>)
 800242c:	68db      	ldr	r3, [r3, #12]
 800242e:	220c      	movs	r2, #12
 8002430:	4013      	ands	r3, r2
 8002432:	2b04      	cmp	r3, #4
 8002434:	d1ef      	bne.n	8002416 <HAL_RCC_ClockConfig+0x15e>
 8002436:	e00e      	b.n	8002456 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002438:	f7fe fbc2 	bl	8000bc0 <HAL_GetTick>
 800243c:	0002      	movs	r2, r0
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	1ad3      	subs	r3, r2, r3
 8002442:	4a3a      	ldr	r2, [pc, #232]	; (800252c <HAL_RCC_ClockConfig+0x274>)
 8002444:	4293      	cmp	r3, r2
 8002446:	d901      	bls.n	800244c <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8002448:	2303      	movs	r3, #3
 800244a:	e068      	b.n	800251e <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 800244c:	4b38      	ldr	r3, [pc, #224]	; (8002530 <HAL_RCC_ClockConfig+0x278>)
 800244e:	68db      	ldr	r3, [r3, #12]
 8002450:	220c      	movs	r2, #12
 8002452:	4013      	ands	r3, r2
 8002454:	d1f0      	bne.n	8002438 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002456:	4b34      	ldr	r3, [pc, #208]	; (8002528 <HAL_RCC_ClockConfig+0x270>)
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	2201      	movs	r2, #1
 800245c:	4013      	ands	r3, r2
 800245e:	683a      	ldr	r2, [r7, #0]
 8002460:	429a      	cmp	r2, r3
 8002462:	d21e      	bcs.n	80024a2 <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002464:	4b30      	ldr	r3, [pc, #192]	; (8002528 <HAL_RCC_ClockConfig+0x270>)
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	2201      	movs	r2, #1
 800246a:	4393      	bics	r3, r2
 800246c:	0019      	movs	r1, r3
 800246e:	4b2e      	ldr	r3, [pc, #184]	; (8002528 <HAL_RCC_ClockConfig+0x270>)
 8002470:	683a      	ldr	r2, [r7, #0]
 8002472:	430a      	orrs	r2, r1
 8002474:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002476:	f7fe fba3 	bl	8000bc0 <HAL_GetTick>
 800247a:	0003      	movs	r3, r0
 800247c:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800247e:	e009      	b.n	8002494 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002480:	f7fe fb9e 	bl	8000bc0 <HAL_GetTick>
 8002484:	0002      	movs	r2, r0
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	1ad3      	subs	r3, r2, r3
 800248a:	4a28      	ldr	r2, [pc, #160]	; (800252c <HAL_RCC_ClockConfig+0x274>)
 800248c:	4293      	cmp	r3, r2
 800248e:	d901      	bls.n	8002494 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8002490:	2303      	movs	r3, #3
 8002492:	e044      	b.n	800251e <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002494:	4b24      	ldr	r3, [pc, #144]	; (8002528 <HAL_RCC_ClockConfig+0x270>)
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	2201      	movs	r2, #1
 800249a:	4013      	ands	r3, r2
 800249c:	683a      	ldr	r2, [r7, #0]
 800249e:	429a      	cmp	r2, r3
 80024a0:	d1ee      	bne.n	8002480 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	2204      	movs	r2, #4
 80024a8:	4013      	ands	r3, r2
 80024aa:	d009      	beq.n	80024c0 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80024ac:	4b20      	ldr	r3, [pc, #128]	; (8002530 <HAL_RCC_ClockConfig+0x278>)
 80024ae:	68db      	ldr	r3, [r3, #12]
 80024b0:	4a20      	ldr	r2, [pc, #128]	; (8002534 <HAL_RCC_ClockConfig+0x27c>)
 80024b2:	4013      	ands	r3, r2
 80024b4:	0019      	movs	r1, r3
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	68da      	ldr	r2, [r3, #12]
 80024ba:	4b1d      	ldr	r3, [pc, #116]	; (8002530 <HAL_RCC_ClockConfig+0x278>)
 80024bc:	430a      	orrs	r2, r1
 80024be:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	2208      	movs	r2, #8
 80024c6:	4013      	ands	r3, r2
 80024c8:	d00a      	beq.n	80024e0 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80024ca:	4b19      	ldr	r3, [pc, #100]	; (8002530 <HAL_RCC_ClockConfig+0x278>)
 80024cc:	68db      	ldr	r3, [r3, #12]
 80024ce:	4a1a      	ldr	r2, [pc, #104]	; (8002538 <HAL_RCC_ClockConfig+0x280>)
 80024d0:	4013      	ands	r3, r2
 80024d2:	0019      	movs	r1, r3
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	691b      	ldr	r3, [r3, #16]
 80024d8:	00da      	lsls	r2, r3, #3
 80024da:	4b15      	ldr	r3, [pc, #84]	; (8002530 <HAL_RCC_ClockConfig+0x278>)
 80024dc:	430a      	orrs	r2, r1
 80024de:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80024e0:	f000 f832 	bl	8002548 <HAL_RCC_GetSysClockFreq>
 80024e4:	0001      	movs	r1, r0
 80024e6:	4b12      	ldr	r3, [pc, #72]	; (8002530 <HAL_RCC_ClockConfig+0x278>)
 80024e8:	68db      	ldr	r3, [r3, #12]
 80024ea:	091b      	lsrs	r3, r3, #4
 80024ec:	220f      	movs	r2, #15
 80024ee:	4013      	ands	r3, r2
 80024f0:	4a12      	ldr	r2, [pc, #72]	; (800253c <HAL_RCC_ClockConfig+0x284>)
 80024f2:	5cd3      	ldrb	r3, [r2, r3]
 80024f4:	000a      	movs	r2, r1
 80024f6:	40da      	lsrs	r2, r3
 80024f8:	4b11      	ldr	r3, [pc, #68]	; (8002540 <HAL_RCC_ClockConfig+0x288>)
 80024fa:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80024fc:	4b11      	ldr	r3, [pc, #68]	; (8002544 <HAL_RCC_ClockConfig+0x28c>)
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	250b      	movs	r5, #11
 8002502:	197c      	adds	r4, r7, r5
 8002504:	0018      	movs	r0, r3
 8002506:	f7fe fb27 	bl	8000b58 <HAL_InitTick>
 800250a:	0003      	movs	r3, r0
 800250c:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 800250e:	197b      	adds	r3, r7, r5
 8002510:	781b      	ldrb	r3, [r3, #0]
 8002512:	2b00      	cmp	r3, #0
 8002514:	d002      	beq.n	800251c <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8002516:	197b      	adds	r3, r7, r5
 8002518:	781b      	ldrb	r3, [r3, #0]
 800251a:	e000      	b.n	800251e <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 800251c:	2300      	movs	r3, #0
}
 800251e:	0018      	movs	r0, r3
 8002520:	46bd      	mov	sp, r7
 8002522:	b004      	add	sp, #16
 8002524:	bdb0      	pop	{r4, r5, r7, pc}
 8002526:	46c0      	nop			; (mov r8, r8)
 8002528:	40022000 	.word	0x40022000
 800252c:	00001388 	.word	0x00001388
 8002530:	40021000 	.word	0x40021000
 8002534:	fffff8ff 	.word	0xfffff8ff
 8002538:	ffffc7ff 	.word	0xffffc7ff
 800253c:	08003510 	.word	0x08003510
 8002540:	20000000 	.word	0x20000000
 8002544:	20000004 	.word	0x20000004

08002548 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002548:	b5b0      	push	{r4, r5, r7, lr}
 800254a:	b08e      	sub	sp, #56	; 0x38
 800254c:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 800254e:	4b4c      	ldr	r3, [pc, #304]	; (8002680 <HAL_RCC_GetSysClockFreq+0x138>)
 8002550:	68db      	ldr	r3, [r3, #12]
 8002552:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002554:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002556:	230c      	movs	r3, #12
 8002558:	4013      	ands	r3, r2
 800255a:	2b0c      	cmp	r3, #12
 800255c:	d014      	beq.n	8002588 <HAL_RCC_GetSysClockFreq+0x40>
 800255e:	d900      	bls.n	8002562 <HAL_RCC_GetSysClockFreq+0x1a>
 8002560:	e07b      	b.n	800265a <HAL_RCC_GetSysClockFreq+0x112>
 8002562:	2b04      	cmp	r3, #4
 8002564:	d002      	beq.n	800256c <HAL_RCC_GetSysClockFreq+0x24>
 8002566:	2b08      	cmp	r3, #8
 8002568:	d00b      	beq.n	8002582 <HAL_RCC_GetSysClockFreq+0x3a>
 800256a:	e076      	b.n	800265a <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 800256c:	4b44      	ldr	r3, [pc, #272]	; (8002680 <HAL_RCC_GetSysClockFreq+0x138>)
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	2210      	movs	r2, #16
 8002572:	4013      	ands	r3, r2
 8002574:	d002      	beq.n	800257c <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8002576:	4b43      	ldr	r3, [pc, #268]	; (8002684 <HAL_RCC_GetSysClockFreq+0x13c>)
 8002578:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 800257a:	e07c      	b.n	8002676 <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 800257c:	4b42      	ldr	r3, [pc, #264]	; (8002688 <HAL_RCC_GetSysClockFreq+0x140>)
 800257e:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002580:	e079      	b.n	8002676 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002582:	4b42      	ldr	r3, [pc, #264]	; (800268c <HAL_RCC_GetSysClockFreq+0x144>)
 8002584:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002586:	e076      	b.n	8002676 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8002588:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800258a:	0c9a      	lsrs	r2, r3, #18
 800258c:	230f      	movs	r3, #15
 800258e:	401a      	ands	r2, r3
 8002590:	4b3f      	ldr	r3, [pc, #252]	; (8002690 <HAL_RCC_GetSysClockFreq+0x148>)
 8002592:	5c9b      	ldrb	r3, [r3, r2]
 8002594:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8002596:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002598:	0d9a      	lsrs	r2, r3, #22
 800259a:	2303      	movs	r3, #3
 800259c:	4013      	ands	r3, r2
 800259e:	3301      	adds	r3, #1
 80025a0:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80025a2:	4b37      	ldr	r3, [pc, #220]	; (8002680 <HAL_RCC_GetSysClockFreq+0x138>)
 80025a4:	68da      	ldr	r2, [r3, #12]
 80025a6:	2380      	movs	r3, #128	; 0x80
 80025a8:	025b      	lsls	r3, r3, #9
 80025aa:	4013      	ands	r3, r2
 80025ac:	d01a      	beq.n	80025e4 <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 80025ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80025b0:	61bb      	str	r3, [r7, #24]
 80025b2:	2300      	movs	r3, #0
 80025b4:	61fb      	str	r3, [r7, #28]
 80025b6:	4a35      	ldr	r2, [pc, #212]	; (800268c <HAL_RCC_GetSysClockFreq+0x144>)
 80025b8:	2300      	movs	r3, #0
 80025ba:	69b8      	ldr	r0, [r7, #24]
 80025bc:	69f9      	ldr	r1, [r7, #28]
 80025be:	f7fd fe4f 	bl	8000260 <__aeabi_lmul>
 80025c2:	0002      	movs	r2, r0
 80025c4:	000b      	movs	r3, r1
 80025c6:	0010      	movs	r0, r2
 80025c8:	0019      	movs	r1, r3
 80025ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025cc:	613b      	str	r3, [r7, #16]
 80025ce:	2300      	movs	r3, #0
 80025d0:	617b      	str	r3, [r7, #20]
 80025d2:	693a      	ldr	r2, [r7, #16]
 80025d4:	697b      	ldr	r3, [r7, #20]
 80025d6:	f7fd fe23 	bl	8000220 <__aeabi_uldivmod>
 80025da:	0002      	movs	r2, r0
 80025dc:	000b      	movs	r3, r1
 80025de:	0013      	movs	r3, r2
 80025e0:	637b      	str	r3, [r7, #52]	; 0x34
 80025e2:	e037      	b.n	8002654 <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80025e4:	4b26      	ldr	r3, [pc, #152]	; (8002680 <HAL_RCC_GetSysClockFreq+0x138>)
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	2210      	movs	r2, #16
 80025ea:	4013      	ands	r3, r2
 80025ec:	d01a      	beq.n	8002624 <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 80025ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80025f0:	60bb      	str	r3, [r7, #8]
 80025f2:	2300      	movs	r3, #0
 80025f4:	60fb      	str	r3, [r7, #12]
 80025f6:	4a23      	ldr	r2, [pc, #140]	; (8002684 <HAL_RCC_GetSysClockFreq+0x13c>)
 80025f8:	2300      	movs	r3, #0
 80025fa:	68b8      	ldr	r0, [r7, #8]
 80025fc:	68f9      	ldr	r1, [r7, #12]
 80025fe:	f7fd fe2f 	bl	8000260 <__aeabi_lmul>
 8002602:	0002      	movs	r2, r0
 8002604:	000b      	movs	r3, r1
 8002606:	0010      	movs	r0, r2
 8002608:	0019      	movs	r1, r3
 800260a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800260c:	603b      	str	r3, [r7, #0]
 800260e:	2300      	movs	r3, #0
 8002610:	607b      	str	r3, [r7, #4]
 8002612:	683a      	ldr	r2, [r7, #0]
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	f7fd fe03 	bl	8000220 <__aeabi_uldivmod>
 800261a:	0002      	movs	r2, r0
 800261c:	000b      	movs	r3, r1
 800261e:	0013      	movs	r3, r2
 8002620:	637b      	str	r3, [r7, #52]	; 0x34
 8002622:	e017      	b.n	8002654 <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8002624:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002626:	0018      	movs	r0, r3
 8002628:	2300      	movs	r3, #0
 800262a:	0019      	movs	r1, r3
 800262c:	4a16      	ldr	r2, [pc, #88]	; (8002688 <HAL_RCC_GetSysClockFreq+0x140>)
 800262e:	2300      	movs	r3, #0
 8002630:	f7fd fe16 	bl	8000260 <__aeabi_lmul>
 8002634:	0002      	movs	r2, r0
 8002636:	000b      	movs	r3, r1
 8002638:	0010      	movs	r0, r2
 800263a:	0019      	movs	r1, r3
 800263c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800263e:	001c      	movs	r4, r3
 8002640:	2300      	movs	r3, #0
 8002642:	001d      	movs	r5, r3
 8002644:	0022      	movs	r2, r4
 8002646:	002b      	movs	r3, r5
 8002648:	f7fd fdea 	bl	8000220 <__aeabi_uldivmod>
 800264c:	0002      	movs	r2, r0
 800264e:	000b      	movs	r3, r1
 8002650:	0013      	movs	r3, r2
 8002652:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 8002654:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002656:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002658:	e00d      	b.n	8002676 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 800265a:	4b09      	ldr	r3, [pc, #36]	; (8002680 <HAL_RCC_GetSysClockFreq+0x138>)
 800265c:	685b      	ldr	r3, [r3, #4]
 800265e:	0b5b      	lsrs	r3, r3, #13
 8002660:	2207      	movs	r2, #7
 8002662:	4013      	ands	r3, r2
 8002664:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8002666:	6a3b      	ldr	r3, [r7, #32]
 8002668:	3301      	adds	r3, #1
 800266a:	2280      	movs	r2, #128	; 0x80
 800266c:	0212      	lsls	r2, r2, #8
 800266e:	409a      	lsls	r2, r3
 8002670:	0013      	movs	r3, r2
 8002672:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002674:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8002676:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8002678:	0018      	movs	r0, r3
 800267a:	46bd      	mov	sp, r7
 800267c:	b00e      	add	sp, #56	; 0x38
 800267e:	bdb0      	pop	{r4, r5, r7, pc}
 8002680:	40021000 	.word	0x40021000
 8002684:	003d0900 	.word	0x003d0900
 8002688:	00f42400 	.word	0x00f42400
 800268c:	007a1200 	.word	0x007a1200
 8002690:	08003520 	.word	0x08003520

08002694 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002694:	b580      	push	{r7, lr}
 8002696:	b082      	sub	sp, #8
 8002698:	af00      	add	r7, sp, #0
 800269a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d101      	bne.n	80026a6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80026a2:	2301      	movs	r3, #1
 80026a4:	e032      	b.n	800270c <HAL_TIM_Base_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	2239      	movs	r2, #57	; 0x39
 80026aa:	5c9b      	ldrb	r3, [r3, r2]
 80026ac:	b2db      	uxtb	r3, r3
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d107      	bne.n	80026c2 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	2238      	movs	r2, #56	; 0x38
 80026b6:	2100      	movs	r1, #0
 80026b8:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	0018      	movs	r0, r3
 80026be:	f7fe f949 	bl	8000954 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	2239      	movs	r2, #57	; 0x39
 80026c6:	2102      	movs	r1, #2
 80026c8:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681a      	ldr	r2, [r3, #0]
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	3304      	adds	r3, #4
 80026d2:	0019      	movs	r1, r3
 80026d4:	0010      	movs	r0, r2
 80026d6:	f000 fc75 	bl	8002fc4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	223e      	movs	r2, #62	; 0x3e
 80026de:	2101      	movs	r1, #1
 80026e0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	223a      	movs	r2, #58	; 0x3a
 80026e6:	2101      	movs	r1, #1
 80026e8:	5499      	strb	r1, [r3, r2]
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	223b      	movs	r2, #59	; 0x3b
 80026ee:	2101      	movs	r1, #1
 80026f0:	5499      	strb	r1, [r3, r2]
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	223c      	movs	r2, #60	; 0x3c
 80026f6:	2101      	movs	r1, #1
 80026f8:	5499      	strb	r1, [r3, r2]
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	223d      	movs	r2, #61	; 0x3d
 80026fe:	2101      	movs	r1, #1
 8002700:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	2239      	movs	r2, #57	; 0x39
 8002706:	2101      	movs	r1, #1
 8002708:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800270a:	2300      	movs	r3, #0
}
 800270c:	0018      	movs	r0, r3
 800270e:	46bd      	mov	sp, r7
 8002710:	b002      	add	sp, #8
 8002712:	bd80      	pop	{r7, pc}

08002714 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002714:	b580      	push	{r7, lr}
 8002716:	b082      	sub	sp, #8
 8002718:	af00      	add	r7, sp, #0
 800271a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	2b00      	cmp	r3, #0
 8002720:	d101      	bne.n	8002726 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002722:	2301      	movs	r3, #1
 8002724:	e032      	b.n	800278c <HAL_TIM_PWM_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	2239      	movs	r2, #57	; 0x39
 800272a:	5c9b      	ldrb	r3, [r3, r2]
 800272c:	b2db      	uxtb	r3, r3
 800272e:	2b00      	cmp	r3, #0
 8002730:	d107      	bne.n	8002742 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	2238      	movs	r2, #56	; 0x38
 8002736:	2100      	movs	r1, #0
 8002738:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	0018      	movs	r0, r3
 800273e:	f000 f829 	bl	8002794 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	2239      	movs	r2, #57	; 0x39
 8002746:	2102      	movs	r1, #2
 8002748:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681a      	ldr	r2, [r3, #0]
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	3304      	adds	r3, #4
 8002752:	0019      	movs	r1, r3
 8002754:	0010      	movs	r0, r2
 8002756:	f000 fc35 	bl	8002fc4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	223e      	movs	r2, #62	; 0x3e
 800275e:	2101      	movs	r1, #1
 8002760:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	223a      	movs	r2, #58	; 0x3a
 8002766:	2101      	movs	r1, #1
 8002768:	5499      	strb	r1, [r3, r2]
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	223b      	movs	r2, #59	; 0x3b
 800276e:	2101      	movs	r1, #1
 8002770:	5499      	strb	r1, [r3, r2]
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	223c      	movs	r2, #60	; 0x3c
 8002776:	2101      	movs	r1, #1
 8002778:	5499      	strb	r1, [r3, r2]
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	223d      	movs	r2, #61	; 0x3d
 800277e:	2101      	movs	r1, #1
 8002780:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	2239      	movs	r2, #57	; 0x39
 8002786:	2101      	movs	r1, #1
 8002788:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800278a:	2300      	movs	r3, #0
}
 800278c:	0018      	movs	r0, r3
 800278e:	46bd      	mov	sp, r7
 8002790:	b002      	add	sp, #8
 8002792:	bd80      	pop	{r7, pc}

08002794 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002794:	b580      	push	{r7, lr}
 8002796:	b082      	sub	sp, #8
 8002798:	af00      	add	r7, sp, #0
 800279a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800279c:	46c0      	nop			; (mov r8, r8)
 800279e:	46bd      	mov	sp, r7
 80027a0:	b002      	add	sp, #8
 80027a2:	bd80      	pop	{r7, pc}

080027a4 <HAL_TIM_PWM_Start_DMA>:
  * @param  pData The source Buffer address.
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)
{
 80027a4:	b580      	push	{r7, lr}
 80027a6:	b086      	sub	sp, #24
 80027a8:	af00      	add	r7, sp, #0
 80027aa:	60f8      	str	r0, [r7, #12]
 80027ac:	60b9      	str	r1, [r7, #8]
 80027ae:	607a      	str	r2, [r7, #4]
 80027b0:	001a      	movs	r2, r3
 80027b2:	1cbb      	adds	r3, r7, #2
 80027b4:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80027b6:	2317      	movs	r3, #23
 80027b8:	18fb      	adds	r3, r7, r3
 80027ba:	2200      	movs	r2, #0
 80027bc:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 80027be:	68bb      	ldr	r3, [r7, #8]
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d108      	bne.n	80027d6 <HAL_TIM_PWM_Start_DMA+0x32>
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	223a      	movs	r2, #58	; 0x3a
 80027c8:	5c9b      	ldrb	r3, [r3, r2]
 80027ca:	b2db      	uxtb	r3, r3
 80027cc:	3b02      	subs	r3, #2
 80027ce:	425a      	negs	r2, r3
 80027d0:	4153      	adcs	r3, r2
 80027d2:	b2db      	uxtb	r3, r3
 80027d4:	e01f      	b.n	8002816 <HAL_TIM_PWM_Start_DMA+0x72>
 80027d6:	68bb      	ldr	r3, [r7, #8]
 80027d8:	2b04      	cmp	r3, #4
 80027da:	d108      	bne.n	80027ee <HAL_TIM_PWM_Start_DMA+0x4a>
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	223b      	movs	r2, #59	; 0x3b
 80027e0:	5c9b      	ldrb	r3, [r3, r2]
 80027e2:	b2db      	uxtb	r3, r3
 80027e4:	3b02      	subs	r3, #2
 80027e6:	425a      	negs	r2, r3
 80027e8:	4153      	adcs	r3, r2
 80027ea:	b2db      	uxtb	r3, r3
 80027ec:	e013      	b.n	8002816 <HAL_TIM_PWM_Start_DMA+0x72>
 80027ee:	68bb      	ldr	r3, [r7, #8]
 80027f0:	2b08      	cmp	r3, #8
 80027f2:	d108      	bne.n	8002806 <HAL_TIM_PWM_Start_DMA+0x62>
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	223c      	movs	r2, #60	; 0x3c
 80027f8:	5c9b      	ldrb	r3, [r3, r2]
 80027fa:	b2db      	uxtb	r3, r3
 80027fc:	3b02      	subs	r3, #2
 80027fe:	425a      	negs	r2, r3
 8002800:	4153      	adcs	r3, r2
 8002802:	b2db      	uxtb	r3, r3
 8002804:	e007      	b.n	8002816 <HAL_TIM_PWM_Start_DMA+0x72>
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	223d      	movs	r2, #61	; 0x3d
 800280a:	5c9b      	ldrb	r3, [r3, r2]
 800280c:	b2db      	uxtb	r3, r3
 800280e:	3b02      	subs	r3, #2
 8002810:	425a      	negs	r2, r3
 8002812:	4153      	adcs	r3, r2
 8002814:	b2db      	uxtb	r3, r3
 8002816:	2b00      	cmp	r3, #0
 8002818:	d001      	beq.n	800281e <HAL_TIM_PWM_Start_DMA+0x7a>
  {
    return HAL_BUSY;
 800281a:	2302      	movs	r3, #2
 800281c:	e13d      	b.n	8002a9a <HAL_TIM_PWM_Start_DMA+0x2f6>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 800281e:	68bb      	ldr	r3, [r7, #8]
 8002820:	2b00      	cmp	r3, #0
 8002822:	d108      	bne.n	8002836 <HAL_TIM_PWM_Start_DMA+0x92>
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	223a      	movs	r2, #58	; 0x3a
 8002828:	5c9b      	ldrb	r3, [r3, r2]
 800282a:	b2db      	uxtb	r3, r3
 800282c:	3b01      	subs	r3, #1
 800282e:	425a      	negs	r2, r3
 8002830:	4153      	adcs	r3, r2
 8002832:	b2db      	uxtb	r3, r3
 8002834:	e01f      	b.n	8002876 <HAL_TIM_PWM_Start_DMA+0xd2>
 8002836:	68bb      	ldr	r3, [r7, #8]
 8002838:	2b04      	cmp	r3, #4
 800283a:	d108      	bne.n	800284e <HAL_TIM_PWM_Start_DMA+0xaa>
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	223b      	movs	r2, #59	; 0x3b
 8002840:	5c9b      	ldrb	r3, [r3, r2]
 8002842:	b2db      	uxtb	r3, r3
 8002844:	3b01      	subs	r3, #1
 8002846:	425a      	negs	r2, r3
 8002848:	4153      	adcs	r3, r2
 800284a:	b2db      	uxtb	r3, r3
 800284c:	e013      	b.n	8002876 <HAL_TIM_PWM_Start_DMA+0xd2>
 800284e:	68bb      	ldr	r3, [r7, #8]
 8002850:	2b08      	cmp	r3, #8
 8002852:	d108      	bne.n	8002866 <HAL_TIM_PWM_Start_DMA+0xc2>
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	223c      	movs	r2, #60	; 0x3c
 8002858:	5c9b      	ldrb	r3, [r3, r2]
 800285a:	b2db      	uxtb	r3, r3
 800285c:	3b01      	subs	r3, #1
 800285e:	425a      	negs	r2, r3
 8002860:	4153      	adcs	r3, r2
 8002862:	b2db      	uxtb	r3, r3
 8002864:	e007      	b.n	8002876 <HAL_TIM_PWM_Start_DMA+0xd2>
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	223d      	movs	r2, #61	; 0x3d
 800286a:	5c9b      	ldrb	r3, [r3, r2]
 800286c:	b2db      	uxtb	r3, r3
 800286e:	3b01      	subs	r3, #1
 8002870:	425a      	negs	r2, r3
 8002872:	4153      	adcs	r3, r2
 8002874:	b2db      	uxtb	r3, r3
 8002876:	2b00      	cmp	r3, #0
 8002878:	d025      	beq.n	80028c6 <HAL_TIM_PWM_Start_DMA+0x122>
  {
    if ((pData == NULL) && (Length > 0U))
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	2b00      	cmp	r3, #0
 800287e:	d105      	bne.n	800288c <HAL_TIM_PWM_Start_DMA+0xe8>
 8002880:	1cbb      	adds	r3, r7, #2
 8002882:	881b      	ldrh	r3, [r3, #0]
 8002884:	2b00      	cmp	r3, #0
 8002886:	d001      	beq.n	800288c <HAL_TIM_PWM_Start_DMA+0xe8>
    {
      return HAL_ERROR;
 8002888:	2301      	movs	r3, #1
 800288a:	e106      	b.n	8002a9a <HAL_TIM_PWM_Start_DMA+0x2f6>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800288c:	68bb      	ldr	r3, [r7, #8]
 800288e:	2b00      	cmp	r3, #0
 8002890:	d104      	bne.n	800289c <HAL_TIM_PWM_Start_DMA+0xf8>
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	223a      	movs	r2, #58	; 0x3a
 8002896:	2102      	movs	r1, #2
 8002898:	5499      	strb	r1, [r3, r2]
 800289a:	e016      	b.n	80028ca <HAL_TIM_PWM_Start_DMA+0x126>
 800289c:	68bb      	ldr	r3, [r7, #8]
 800289e:	2b04      	cmp	r3, #4
 80028a0:	d104      	bne.n	80028ac <HAL_TIM_PWM_Start_DMA+0x108>
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	223b      	movs	r2, #59	; 0x3b
 80028a6:	2102      	movs	r1, #2
 80028a8:	5499      	strb	r1, [r3, r2]
 80028aa:	e00e      	b.n	80028ca <HAL_TIM_PWM_Start_DMA+0x126>
 80028ac:	68bb      	ldr	r3, [r7, #8]
 80028ae:	2b08      	cmp	r3, #8
 80028b0:	d104      	bne.n	80028bc <HAL_TIM_PWM_Start_DMA+0x118>
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	223c      	movs	r2, #60	; 0x3c
 80028b6:	2102      	movs	r1, #2
 80028b8:	5499      	strb	r1, [r3, r2]
 80028ba:	e006      	b.n	80028ca <HAL_TIM_PWM_Start_DMA+0x126>
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	223d      	movs	r2, #61	; 0x3d
 80028c0:	2102      	movs	r1, #2
 80028c2:	5499      	strb	r1, [r3, r2]
 80028c4:	e001      	b.n	80028ca <HAL_TIM_PWM_Start_DMA+0x126>
    }
  }
  else
  {
    return HAL_ERROR;
 80028c6:	2301      	movs	r3, #1
 80028c8:	e0e7      	b.n	8002a9a <HAL_TIM_PWM_Start_DMA+0x2f6>
  }

  switch (Channel)
 80028ca:	68bb      	ldr	r3, [r7, #8]
 80028cc:	2b0c      	cmp	r3, #12
 80028ce:	d100      	bne.n	80028d2 <HAL_TIM_PWM_Start_DMA+0x12e>
 80028d0:	e080      	b.n	80029d4 <HAL_TIM_PWM_Start_DMA+0x230>
 80028d2:	68bb      	ldr	r3, [r7, #8]
 80028d4:	2b0c      	cmp	r3, #12
 80028d6:	d900      	bls.n	80028da <HAL_TIM_PWM_Start_DMA+0x136>
 80028d8:	e0a1      	b.n	8002a1e <HAL_TIM_PWM_Start_DMA+0x27a>
 80028da:	68bb      	ldr	r3, [r7, #8]
 80028dc:	2b08      	cmp	r3, #8
 80028de:	d054      	beq.n	800298a <HAL_TIM_PWM_Start_DMA+0x1e6>
 80028e0:	68bb      	ldr	r3, [r7, #8]
 80028e2:	2b08      	cmp	r3, #8
 80028e4:	d900      	bls.n	80028e8 <HAL_TIM_PWM_Start_DMA+0x144>
 80028e6:	e09a      	b.n	8002a1e <HAL_TIM_PWM_Start_DMA+0x27a>
 80028e8:	68bb      	ldr	r3, [r7, #8]
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d003      	beq.n	80028f6 <HAL_TIM_PWM_Start_DMA+0x152>
 80028ee:	68bb      	ldr	r3, [r7, #8]
 80028f0:	2b04      	cmp	r3, #4
 80028f2:	d025      	beq.n	8002940 <HAL_TIM_PWM_Start_DMA+0x19c>
 80028f4:	e093      	b.n	8002a1e <HAL_TIM_PWM_Start_DMA+0x27a>
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	6a1b      	ldr	r3, [r3, #32]
 80028fa:	4a6a      	ldr	r2, [pc, #424]	; (8002aa4 <HAL_TIM_PWM_Start_DMA+0x300>)
 80028fc:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	6a1b      	ldr	r3, [r3, #32]
 8002902:	4a69      	ldr	r2, [pc, #420]	; (8002aa8 <HAL_TIM_PWM_Start_DMA+0x304>)
 8002904:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	6a1b      	ldr	r3, [r3, #32]
 800290a:	4a68      	ldr	r2, [pc, #416]	; (8002aac <HAL_TIM_PWM_Start_DMA+0x308>)
 800290c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	6a18      	ldr	r0, [r3, #32]
 8002912:	6879      	ldr	r1, [r7, #4]
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	3334      	adds	r3, #52	; 0x34
 800291a:	001a      	movs	r2, r3
 800291c:	1cbb      	adds	r3, r7, #2
 800291e:	881b      	ldrh	r3, [r3, #0]
 8002920:	f7fe fe4e 	bl	80015c0 <HAL_DMA_Start_IT>
 8002924:	1e03      	subs	r3, r0, #0
 8002926:	d001      	beq.n	800292c <HAL_TIM_PWM_Start_DMA+0x188>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8002928:	2301      	movs	r3, #1
 800292a:	e0b6      	b.n	8002a9a <HAL_TIM_PWM_Start_DMA+0x2f6>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	68da      	ldr	r2, [r3, #12]
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	2180      	movs	r1, #128	; 0x80
 8002938:	0089      	lsls	r1, r1, #2
 800293a:	430a      	orrs	r2, r1
 800293c:	60da      	str	r2, [r3, #12]
      break;
 800293e:	e073      	b.n	8002a28 <HAL_TIM_PWM_Start_DMA+0x284>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002944:	4a57      	ldr	r2, [pc, #348]	; (8002aa4 <HAL_TIM_PWM_Start_DMA+0x300>)
 8002946:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800294c:	4a56      	ldr	r2, [pc, #344]	; (8002aa8 <HAL_TIM_PWM_Start_DMA+0x304>)
 800294e:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002954:	4a55      	ldr	r2, [pc, #340]	; (8002aac <HAL_TIM_PWM_Start_DMA+0x308>)
 8002956:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	6a58      	ldr	r0, [r3, #36]	; 0x24
 800295c:	6879      	ldr	r1, [r7, #4]
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	3338      	adds	r3, #56	; 0x38
 8002964:	001a      	movs	r2, r3
 8002966:	1cbb      	adds	r3, r7, #2
 8002968:	881b      	ldrh	r3, [r3, #0]
 800296a:	f7fe fe29 	bl	80015c0 <HAL_DMA_Start_IT>
 800296e:	1e03      	subs	r3, r0, #0
 8002970:	d001      	beq.n	8002976 <HAL_TIM_PWM_Start_DMA+0x1d2>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8002972:	2301      	movs	r3, #1
 8002974:	e091      	b.n	8002a9a <HAL_TIM_PWM_Start_DMA+0x2f6>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	68da      	ldr	r2, [r3, #12]
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	2180      	movs	r1, #128	; 0x80
 8002982:	00c9      	lsls	r1, r1, #3
 8002984:	430a      	orrs	r2, r1
 8002986:	60da      	str	r2, [r3, #12]
      break;
 8002988:	e04e      	b.n	8002a28 <HAL_TIM_PWM_Start_DMA+0x284>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800298e:	4a45      	ldr	r2, [pc, #276]	; (8002aa4 <HAL_TIM_PWM_Start_DMA+0x300>)
 8002990:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002996:	4a44      	ldr	r2, [pc, #272]	; (8002aa8 <HAL_TIM_PWM_Start_DMA+0x304>)
 8002998:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800299e:	4a43      	ldr	r2, [pc, #268]	; (8002aac <HAL_TIM_PWM_Start_DMA+0x308>)
 80029a0:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	6a98      	ldr	r0, [r3, #40]	; 0x28
 80029a6:	6879      	ldr	r1, [r7, #4]
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	333c      	adds	r3, #60	; 0x3c
 80029ae:	001a      	movs	r2, r3
 80029b0:	1cbb      	adds	r3, r7, #2
 80029b2:	881b      	ldrh	r3, [r3, #0]
 80029b4:	f7fe fe04 	bl	80015c0 <HAL_DMA_Start_IT>
 80029b8:	1e03      	subs	r3, r0, #0
 80029ba:	d001      	beq.n	80029c0 <HAL_TIM_PWM_Start_DMA+0x21c>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80029bc:	2301      	movs	r3, #1
 80029be:	e06c      	b.n	8002a9a <HAL_TIM_PWM_Start_DMA+0x2f6>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	68da      	ldr	r2, [r3, #12]
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	2180      	movs	r1, #128	; 0x80
 80029cc:	0109      	lsls	r1, r1, #4
 80029ce:	430a      	orrs	r2, r1
 80029d0:	60da      	str	r2, [r3, #12]
      break;
 80029d2:	e029      	b.n	8002a28 <HAL_TIM_PWM_Start_DMA+0x284>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029d8:	4a32      	ldr	r2, [pc, #200]	; (8002aa4 <HAL_TIM_PWM_Start_DMA+0x300>)
 80029da:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029e0:	4a31      	ldr	r2, [pc, #196]	; (8002aa8 <HAL_TIM_PWM_Start_DMA+0x304>)
 80029e2:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029e8:	4a30      	ldr	r2, [pc, #192]	; (8002aac <HAL_TIM_PWM_Start_DMA+0x308>)
 80029ea:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 80029f0:	6879      	ldr	r1, [r7, #4]
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	3340      	adds	r3, #64	; 0x40
 80029f8:	001a      	movs	r2, r3
 80029fa:	1cbb      	adds	r3, r7, #2
 80029fc:	881b      	ldrh	r3, [r3, #0]
 80029fe:	f7fe fddf 	bl	80015c0 <HAL_DMA_Start_IT>
 8002a02:	1e03      	subs	r3, r0, #0
 8002a04:	d001      	beq.n	8002a0a <HAL_TIM_PWM_Start_DMA+0x266>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8002a06:	2301      	movs	r3, #1
 8002a08:	e047      	b.n	8002a9a <HAL_TIM_PWM_Start_DMA+0x2f6>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	68da      	ldr	r2, [r3, #12]
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	2180      	movs	r1, #128	; 0x80
 8002a16:	0149      	lsls	r1, r1, #5
 8002a18:	430a      	orrs	r2, r1
 8002a1a:	60da      	str	r2, [r3, #12]
      break;
 8002a1c:	e004      	b.n	8002a28 <HAL_TIM_PWM_Start_DMA+0x284>
    }

    default:
      status = HAL_ERROR;
 8002a1e:	2317      	movs	r3, #23
 8002a20:	18fb      	adds	r3, r7, r3
 8002a22:	2201      	movs	r2, #1
 8002a24:	701a      	strb	r2, [r3, #0]
      break;
 8002a26:	46c0      	nop			; (mov r8, r8)
  }

  if (status == HAL_OK)
 8002a28:	2317      	movs	r3, #23
 8002a2a:	18fb      	adds	r3, r7, r3
 8002a2c:	781b      	ldrb	r3, [r3, #0]
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d130      	bne.n	8002a94 <HAL_TIM_PWM_Start_DMA+0x2f0>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	68b9      	ldr	r1, [r7, #8]
 8002a38:	2201      	movs	r2, #1
 8002a3a:	0018      	movs	r0, r3
 8002a3c:	f000 fcb4 	bl	80033a8 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	681a      	ldr	r2, [r3, #0]
 8002a44:	2380      	movs	r3, #128	; 0x80
 8002a46:	05db      	lsls	r3, r3, #23
 8002a48:	429a      	cmp	r2, r3
 8002a4a:	d009      	beq.n	8002a60 <HAL_TIM_PWM_Start_DMA+0x2bc>
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	4a17      	ldr	r2, [pc, #92]	; (8002ab0 <HAL_TIM_PWM_Start_DMA+0x30c>)
 8002a52:	4293      	cmp	r3, r2
 8002a54:	d004      	beq.n	8002a60 <HAL_TIM_PWM_Start_DMA+0x2bc>
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	4a16      	ldr	r2, [pc, #88]	; (8002ab4 <HAL_TIM_PWM_Start_DMA+0x310>)
 8002a5c:	4293      	cmp	r3, r2
 8002a5e:	d111      	bne.n	8002a84 <HAL_TIM_PWM_Start_DMA+0x2e0>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	689b      	ldr	r3, [r3, #8]
 8002a66:	2207      	movs	r2, #7
 8002a68:	4013      	ands	r3, r2
 8002a6a:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002a6c:	693b      	ldr	r3, [r7, #16]
 8002a6e:	2b06      	cmp	r3, #6
 8002a70:	d010      	beq.n	8002a94 <HAL_TIM_PWM_Start_DMA+0x2f0>
      {
        __HAL_TIM_ENABLE(htim);
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	681a      	ldr	r2, [r3, #0]
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	2101      	movs	r1, #1
 8002a7e:	430a      	orrs	r2, r1
 8002a80:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002a82:	e007      	b.n	8002a94 <HAL_TIM_PWM_Start_DMA+0x2f0>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	681a      	ldr	r2, [r3, #0]
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	2101      	movs	r1, #1
 8002a90:	430a      	orrs	r2, r1
 8002a92:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8002a94:	2317      	movs	r3, #23
 8002a96:	18fb      	adds	r3, r7, r3
 8002a98:	781b      	ldrb	r3, [r3, #0]
}
 8002a9a:	0018      	movs	r0, r3
 8002a9c:	46bd      	mov	sp, r7
 8002a9e:	b006      	add	sp, #24
 8002aa0:	bd80      	pop	{r7, pc}
 8002aa2:	46c0      	nop			; (mov r8, r8)
 8002aa4:	08002eb1 	.word	0x08002eb1
 8002aa8:	08002f5b 	.word	0x08002f5b
 8002aac:	08002e1d 	.word	0x08002e1d
 8002ab0:	40010800 	.word	0x40010800
 8002ab4:	40011400 	.word	0x40011400

08002ab8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002ab8:	b580      	push	{r7, lr}
 8002aba:	b086      	sub	sp, #24
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	60f8      	str	r0, [r7, #12]
 8002ac0:	60b9      	str	r1, [r7, #8]
 8002ac2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002ac4:	2317      	movs	r3, #23
 8002ac6:	18fb      	adds	r3, r7, r3
 8002ac8:	2200      	movs	r2, #0
 8002aca:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	2238      	movs	r2, #56	; 0x38
 8002ad0:	5c9b      	ldrb	r3, [r3, r2]
 8002ad2:	2b01      	cmp	r3, #1
 8002ad4:	d101      	bne.n	8002ada <HAL_TIM_PWM_ConfigChannel+0x22>
 8002ad6:	2302      	movs	r3, #2
 8002ad8:	e0ad      	b.n	8002c36 <HAL_TIM_PWM_ConfigChannel+0x17e>
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	2238      	movs	r2, #56	; 0x38
 8002ade:	2101      	movs	r1, #1
 8002ae0:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	2b0c      	cmp	r3, #12
 8002ae6:	d100      	bne.n	8002aea <HAL_TIM_PWM_ConfigChannel+0x32>
 8002ae8:	e076      	b.n	8002bd8 <HAL_TIM_PWM_ConfigChannel+0x120>
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	2b0c      	cmp	r3, #12
 8002aee:	d900      	bls.n	8002af2 <HAL_TIM_PWM_ConfigChannel+0x3a>
 8002af0:	e095      	b.n	8002c1e <HAL_TIM_PWM_ConfigChannel+0x166>
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	2b08      	cmp	r3, #8
 8002af6:	d04e      	beq.n	8002b96 <HAL_TIM_PWM_ConfigChannel+0xde>
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	2b08      	cmp	r3, #8
 8002afc:	d900      	bls.n	8002b00 <HAL_TIM_PWM_ConfigChannel+0x48>
 8002afe:	e08e      	b.n	8002c1e <HAL_TIM_PWM_ConfigChannel+0x166>
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d003      	beq.n	8002b0e <HAL_TIM_PWM_ConfigChannel+0x56>
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	2b04      	cmp	r3, #4
 8002b0a:	d021      	beq.n	8002b50 <HAL_TIM_PWM_ConfigChannel+0x98>
 8002b0c:	e087      	b.n	8002c1e <HAL_TIM_PWM_ConfigChannel+0x166>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	68ba      	ldr	r2, [r7, #8]
 8002b14:	0011      	movs	r1, r2
 8002b16:	0018      	movs	r0, r3
 8002b18:	f000 faa8 	bl	800306c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	699a      	ldr	r2, [r3, #24]
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	2108      	movs	r1, #8
 8002b28:	430a      	orrs	r2, r1
 8002b2a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	699a      	ldr	r2, [r3, #24]
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	2104      	movs	r1, #4
 8002b38:	438a      	bics	r2, r1
 8002b3a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	6999      	ldr	r1, [r3, #24]
 8002b42:	68bb      	ldr	r3, [r7, #8]
 8002b44:	68da      	ldr	r2, [r3, #12]
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	430a      	orrs	r2, r1
 8002b4c:	619a      	str	r2, [r3, #24]
      break;
 8002b4e:	e06b      	b.n	8002c28 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	68ba      	ldr	r2, [r7, #8]
 8002b56:	0011      	movs	r1, r2
 8002b58:	0018      	movs	r0, r3
 8002b5a:	f000 fac3 	bl	80030e4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	699a      	ldr	r2, [r3, #24]
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	2180      	movs	r1, #128	; 0x80
 8002b6a:	0109      	lsls	r1, r1, #4
 8002b6c:	430a      	orrs	r2, r1
 8002b6e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	699a      	ldr	r2, [r3, #24]
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	4931      	ldr	r1, [pc, #196]	; (8002c40 <HAL_TIM_PWM_ConfigChannel+0x188>)
 8002b7c:	400a      	ands	r2, r1
 8002b7e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	6999      	ldr	r1, [r3, #24]
 8002b86:	68bb      	ldr	r3, [r7, #8]
 8002b88:	68db      	ldr	r3, [r3, #12]
 8002b8a:	021a      	lsls	r2, r3, #8
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	430a      	orrs	r2, r1
 8002b92:	619a      	str	r2, [r3, #24]
      break;
 8002b94:	e048      	b.n	8002c28 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	68ba      	ldr	r2, [r7, #8]
 8002b9c:	0011      	movs	r1, r2
 8002b9e:	0018      	movs	r0, r3
 8002ba0:	f000 fae2 	bl	8003168 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	69da      	ldr	r2, [r3, #28]
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	2108      	movs	r1, #8
 8002bb0:	430a      	orrs	r2, r1
 8002bb2:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	69da      	ldr	r2, [r3, #28]
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	2104      	movs	r1, #4
 8002bc0:	438a      	bics	r2, r1
 8002bc2:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	69d9      	ldr	r1, [r3, #28]
 8002bca:	68bb      	ldr	r3, [r7, #8]
 8002bcc:	68da      	ldr	r2, [r3, #12]
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	430a      	orrs	r2, r1
 8002bd4:	61da      	str	r2, [r3, #28]
      break;
 8002bd6:	e027      	b.n	8002c28 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	68ba      	ldr	r2, [r7, #8]
 8002bde:	0011      	movs	r1, r2
 8002be0:	0018      	movs	r0, r3
 8002be2:	f000 fb01 	bl	80031e8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	69da      	ldr	r2, [r3, #28]
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	2180      	movs	r1, #128	; 0x80
 8002bf2:	0109      	lsls	r1, r1, #4
 8002bf4:	430a      	orrs	r2, r1
 8002bf6:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	69da      	ldr	r2, [r3, #28]
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	490f      	ldr	r1, [pc, #60]	; (8002c40 <HAL_TIM_PWM_ConfigChannel+0x188>)
 8002c04:	400a      	ands	r2, r1
 8002c06:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	69d9      	ldr	r1, [r3, #28]
 8002c0e:	68bb      	ldr	r3, [r7, #8]
 8002c10:	68db      	ldr	r3, [r3, #12]
 8002c12:	021a      	lsls	r2, r3, #8
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	430a      	orrs	r2, r1
 8002c1a:	61da      	str	r2, [r3, #28]
      break;
 8002c1c:	e004      	b.n	8002c28 <HAL_TIM_PWM_ConfigChannel+0x170>
    }

    default:
      status = HAL_ERROR;
 8002c1e:	2317      	movs	r3, #23
 8002c20:	18fb      	adds	r3, r7, r3
 8002c22:	2201      	movs	r2, #1
 8002c24:	701a      	strb	r2, [r3, #0]
      break;
 8002c26:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	2238      	movs	r2, #56	; 0x38
 8002c2c:	2100      	movs	r1, #0
 8002c2e:	5499      	strb	r1, [r3, r2]

  return status;
 8002c30:	2317      	movs	r3, #23
 8002c32:	18fb      	adds	r3, r7, r3
 8002c34:	781b      	ldrb	r3, [r3, #0]
}
 8002c36:	0018      	movs	r0, r3
 8002c38:	46bd      	mov	sp, r7
 8002c3a:	b006      	add	sp, #24
 8002c3c:	bd80      	pop	{r7, pc}
 8002c3e:	46c0      	nop			; (mov r8, r8)
 8002c40:	fffffbff 	.word	0xfffffbff

08002c44 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002c44:	b580      	push	{r7, lr}
 8002c46:	b084      	sub	sp, #16
 8002c48:	af00      	add	r7, sp, #0
 8002c4a:	6078      	str	r0, [r7, #4]
 8002c4c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002c4e:	230f      	movs	r3, #15
 8002c50:	18fb      	adds	r3, r7, r3
 8002c52:	2200      	movs	r2, #0
 8002c54:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	2238      	movs	r2, #56	; 0x38
 8002c5a:	5c9b      	ldrb	r3, [r3, r2]
 8002c5c:	2b01      	cmp	r3, #1
 8002c5e:	d101      	bne.n	8002c64 <HAL_TIM_ConfigClockSource+0x20>
 8002c60:	2302      	movs	r3, #2
 8002c62:	e0bc      	b.n	8002dde <HAL_TIM_ConfigClockSource+0x19a>
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	2238      	movs	r2, #56	; 0x38
 8002c68:	2101      	movs	r1, #1
 8002c6a:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	2239      	movs	r2, #57	; 0x39
 8002c70:	2102      	movs	r1, #2
 8002c72:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	689b      	ldr	r3, [r3, #8]
 8002c7a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002c7c:	68bb      	ldr	r3, [r7, #8]
 8002c7e:	2277      	movs	r2, #119	; 0x77
 8002c80:	4393      	bics	r3, r2
 8002c82:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002c84:	68bb      	ldr	r3, [r7, #8]
 8002c86:	4a58      	ldr	r2, [pc, #352]	; (8002de8 <HAL_TIM_ConfigClockSource+0x1a4>)
 8002c88:	4013      	ands	r3, r2
 8002c8a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	68ba      	ldr	r2, [r7, #8]
 8002c92:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002c94:	683b      	ldr	r3, [r7, #0]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	2280      	movs	r2, #128	; 0x80
 8002c9a:	0192      	lsls	r2, r2, #6
 8002c9c:	4293      	cmp	r3, r2
 8002c9e:	d040      	beq.n	8002d22 <HAL_TIM_ConfigClockSource+0xde>
 8002ca0:	2280      	movs	r2, #128	; 0x80
 8002ca2:	0192      	lsls	r2, r2, #6
 8002ca4:	4293      	cmp	r3, r2
 8002ca6:	d900      	bls.n	8002caa <HAL_TIM_ConfigClockSource+0x66>
 8002ca8:	e088      	b.n	8002dbc <HAL_TIM_ConfigClockSource+0x178>
 8002caa:	2280      	movs	r2, #128	; 0x80
 8002cac:	0152      	lsls	r2, r2, #5
 8002cae:	4293      	cmp	r3, r2
 8002cb0:	d100      	bne.n	8002cb4 <HAL_TIM_ConfigClockSource+0x70>
 8002cb2:	e088      	b.n	8002dc6 <HAL_TIM_ConfigClockSource+0x182>
 8002cb4:	2280      	movs	r2, #128	; 0x80
 8002cb6:	0152      	lsls	r2, r2, #5
 8002cb8:	4293      	cmp	r3, r2
 8002cba:	d900      	bls.n	8002cbe <HAL_TIM_ConfigClockSource+0x7a>
 8002cbc:	e07e      	b.n	8002dbc <HAL_TIM_ConfigClockSource+0x178>
 8002cbe:	2b70      	cmp	r3, #112	; 0x70
 8002cc0:	d018      	beq.n	8002cf4 <HAL_TIM_ConfigClockSource+0xb0>
 8002cc2:	d900      	bls.n	8002cc6 <HAL_TIM_ConfigClockSource+0x82>
 8002cc4:	e07a      	b.n	8002dbc <HAL_TIM_ConfigClockSource+0x178>
 8002cc6:	2b60      	cmp	r3, #96	; 0x60
 8002cc8:	d04f      	beq.n	8002d6a <HAL_TIM_ConfigClockSource+0x126>
 8002cca:	d900      	bls.n	8002cce <HAL_TIM_ConfigClockSource+0x8a>
 8002ccc:	e076      	b.n	8002dbc <HAL_TIM_ConfigClockSource+0x178>
 8002cce:	2b50      	cmp	r3, #80	; 0x50
 8002cd0:	d03b      	beq.n	8002d4a <HAL_TIM_ConfigClockSource+0x106>
 8002cd2:	d900      	bls.n	8002cd6 <HAL_TIM_ConfigClockSource+0x92>
 8002cd4:	e072      	b.n	8002dbc <HAL_TIM_ConfigClockSource+0x178>
 8002cd6:	2b40      	cmp	r3, #64	; 0x40
 8002cd8:	d057      	beq.n	8002d8a <HAL_TIM_ConfigClockSource+0x146>
 8002cda:	d900      	bls.n	8002cde <HAL_TIM_ConfigClockSource+0x9a>
 8002cdc:	e06e      	b.n	8002dbc <HAL_TIM_ConfigClockSource+0x178>
 8002cde:	2b30      	cmp	r3, #48	; 0x30
 8002ce0:	d063      	beq.n	8002daa <HAL_TIM_ConfigClockSource+0x166>
 8002ce2:	d86b      	bhi.n	8002dbc <HAL_TIM_ConfigClockSource+0x178>
 8002ce4:	2b20      	cmp	r3, #32
 8002ce6:	d060      	beq.n	8002daa <HAL_TIM_ConfigClockSource+0x166>
 8002ce8:	d868      	bhi.n	8002dbc <HAL_TIM_ConfigClockSource+0x178>
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d05d      	beq.n	8002daa <HAL_TIM_ConfigClockSource+0x166>
 8002cee:	2b10      	cmp	r3, #16
 8002cf0:	d05b      	beq.n	8002daa <HAL_TIM_ConfigClockSource+0x166>
 8002cf2:	e063      	b.n	8002dbc <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	6818      	ldr	r0, [r3, #0]
 8002cf8:	683b      	ldr	r3, [r7, #0]
 8002cfa:	6899      	ldr	r1, [r3, #8]
 8002cfc:	683b      	ldr	r3, [r7, #0]
 8002cfe:	685a      	ldr	r2, [r3, #4]
 8002d00:	683b      	ldr	r3, [r7, #0]
 8002d02:	68db      	ldr	r3, [r3, #12]
 8002d04:	f000 fb30 	bl	8003368 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	689b      	ldr	r3, [r3, #8]
 8002d0e:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002d10:	68bb      	ldr	r3, [r7, #8]
 8002d12:	2277      	movs	r2, #119	; 0x77
 8002d14:	4313      	orrs	r3, r2
 8002d16:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	68ba      	ldr	r2, [r7, #8]
 8002d1e:	609a      	str	r2, [r3, #8]
      break;
 8002d20:	e052      	b.n	8002dc8 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	6818      	ldr	r0, [r3, #0]
 8002d26:	683b      	ldr	r3, [r7, #0]
 8002d28:	6899      	ldr	r1, [r3, #8]
 8002d2a:	683b      	ldr	r3, [r7, #0]
 8002d2c:	685a      	ldr	r2, [r3, #4]
 8002d2e:	683b      	ldr	r3, [r7, #0]
 8002d30:	68db      	ldr	r3, [r3, #12]
 8002d32:	f000 fb19 	bl	8003368 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	689a      	ldr	r2, [r3, #8]
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	2180      	movs	r1, #128	; 0x80
 8002d42:	01c9      	lsls	r1, r1, #7
 8002d44:	430a      	orrs	r2, r1
 8002d46:	609a      	str	r2, [r3, #8]
      break;
 8002d48:	e03e      	b.n	8002dc8 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	6818      	ldr	r0, [r3, #0]
 8002d4e:	683b      	ldr	r3, [r7, #0]
 8002d50:	6859      	ldr	r1, [r3, #4]
 8002d52:	683b      	ldr	r3, [r7, #0]
 8002d54:	68db      	ldr	r3, [r3, #12]
 8002d56:	001a      	movs	r2, r3
 8002d58:	f000 fa8c 	bl	8003274 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	2150      	movs	r1, #80	; 0x50
 8002d62:	0018      	movs	r0, r3
 8002d64:	f000 fae6 	bl	8003334 <TIM_ITRx_SetConfig>
      break;
 8002d68:	e02e      	b.n	8002dc8 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	6818      	ldr	r0, [r3, #0]
 8002d6e:	683b      	ldr	r3, [r7, #0]
 8002d70:	6859      	ldr	r1, [r3, #4]
 8002d72:	683b      	ldr	r3, [r7, #0]
 8002d74:	68db      	ldr	r3, [r3, #12]
 8002d76:	001a      	movs	r2, r3
 8002d78:	f000 faaa 	bl	80032d0 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	2160      	movs	r1, #96	; 0x60
 8002d82:	0018      	movs	r0, r3
 8002d84:	f000 fad6 	bl	8003334 <TIM_ITRx_SetConfig>
      break;
 8002d88:	e01e      	b.n	8002dc8 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	6818      	ldr	r0, [r3, #0]
 8002d8e:	683b      	ldr	r3, [r7, #0]
 8002d90:	6859      	ldr	r1, [r3, #4]
 8002d92:	683b      	ldr	r3, [r7, #0]
 8002d94:	68db      	ldr	r3, [r3, #12]
 8002d96:	001a      	movs	r2, r3
 8002d98:	f000 fa6c 	bl	8003274 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	2140      	movs	r1, #64	; 0x40
 8002da2:	0018      	movs	r0, r3
 8002da4:	f000 fac6 	bl	8003334 <TIM_ITRx_SetConfig>
      break;
 8002da8:	e00e      	b.n	8002dc8 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681a      	ldr	r2, [r3, #0]
 8002dae:	683b      	ldr	r3, [r7, #0]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	0019      	movs	r1, r3
 8002db4:	0010      	movs	r0, r2
 8002db6:	f000 fabd 	bl	8003334 <TIM_ITRx_SetConfig>
      break;
 8002dba:	e005      	b.n	8002dc8 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8002dbc:	230f      	movs	r3, #15
 8002dbe:	18fb      	adds	r3, r7, r3
 8002dc0:	2201      	movs	r2, #1
 8002dc2:	701a      	strb	r2, [r3, #0]
      break;
 8002dc4:	e000      	b.n	8002dc8 <HAL_TIM_ConfigClockSource+0x184>
      break;
 8002dc6:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	2239      	movs	r2, #57	; 0x39
 8002dcc:	2101      	movs	r1, #1
 8002dce:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	2238      	movs	r2, #56	; 0x38
 8002dd4:	2100      	movs	r1, #0
 8002dd6:	5499      	strb	r1, [r3, r2]

  return status;
 8002dd8:	230f      	movs	r3, #15
 8002dda:	18fb      	adds	r3, r7, r3
 8002ddc:	781b      	ldrb	r3, [r3, #0]
}
 8002dde:	0018      	movs	r0, r3
 8002de0:	46bd      	mov	sp, r7
 8002de2:	b004      	add	sp, #16
 8002de4:	bd80      	pop	{r7, pc}
 8002de6:	46c0      	nop			; (mov r8, r8)
 8002de8:	ffff00ff 	.word	0xffff00ff

08002dec <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002dec:	b580      	push	{r7, lr}
 8002dee:	b082      	sub	sp, #8
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002df4:	46c0      	nop			; (mov r8, r8)
 8002df6:	46bd      	mov	sp, r7
 8002df8:	b002      	add	sp, #8
 8002dfa:	bd80      	pop	{r7, pc}

08002dfc <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8002dfc:	b580      	push	{r7, lr}
 8002dfe:	b082      	sub	sp, #8
 8002e00:	af00      	add	r7, sp, #0
 8002e02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 8002e04:	46c0      	nop			; (mov r8, r8)
 8002e06:	46bd      	mov	sp, r7
 8002e08:	b002      	add	sp, #8
 8002e0a:	bd80      	pop	{r7, pc}

08002e0c <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8002e0c:	b580      	push	{r7, lr}
 8002e0e:	b082      	sub	sp, #8
 8002e10:	af00      	add	r7, sp, #0
 8002e12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8002e14:	46c0      	nop			; (mov r8, r8)
 8002e16:	46bd      	mov	sp, r7
 8002e18:	b002      	add	sp, #8
 8002e1a:	bd80      	pop	{r7, pc}

08002e1c <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 8002e1c:	b580      	push	{r7, lr}
 8002e1e:	b084      	sub	sp, #16
 8002e20:	af00      	add	r7, sp, #0
 8002e22:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e28:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	6a1b      	ldr	r3, [r3, #32]
 8002e2e:	687a      	ldr	r2, [r7, #4]
 8002e30:	429a      	cmp	r2, r3
 8002e32:	d107      	bne.n	8002e44 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	2201      	movs	r2, #1
 8002e38:	761a      	strb	r2, [r3, #24]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	223a      	movs	r2, #58	; 0x3a
 8002e3e:	2101      	movs	r1, #1
 8002e40:	5499      	strb	r1, [r3, r2]
 8002e42:	e02a      	b.n	8002e9a <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e48:	687a      	ldr	r2, [r7, #4]
 8002e4a:	429a      	cmp	r2, r3
 8002e4c:	d107      	bne.n	8002e5e <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	2202      	movs	r2, #2
 8002e52:	761a      	strb	r2, [r3, #24]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	223b      	movs	r2, #59	; 0x3b
 8002e58:	2101      	movs	r1, #1
 8002e5a:	5499      	strb	r1, [r3, r2]
 8002e5c:	e01d      	b.n	8002e9a <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e62:	687a      	ldr	r2, [r7, #4]
 8002e64:	429a      	cmp	r2, r3
 8002e66:	d107      	bne.n	8002e78 <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	2204      	movs	r2, #4
 8002e6c:	761a      	strb	r2, [r3, #24]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	223c      	movs	r2, #60	; 0x3c
 8002e72:	2101      	movs	r1, #1
 8002e74:	5499      	strb	r1, [r3, r2]
 8002e76:	e010      	b.n	8002e9a <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e7c:	687a      	ldr	r2, [r7, #4]
 8002e7e:	429a      	cmp	r2, r3
 8002e80:	d107      	bne.n	8002e92 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	2208      	movs	r2, #8
 8002e86:	761a      	strb	r2, [r3, #24]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	223d      	movs	r2, #61	; 0x3d
 8002e8c:	2101      	movs	r1, #1
 8002e8e:	5499      	strb	r1, [r3, r2]
 8002e90:	e003      	b.n	8002e9a <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	2239      	movs	r2, #57	; 0x39
 8002e96:	2101      	movs	r1, #1
 8002e98:	5499      	strb	r1, [r3, r2]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	0018      	movs	r0, r3
 8002e9e:	f7ff ffb5 	bl	8002e0c <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	2200      	movs	r2, #0
 8002ea6:	761a      	strb	r2, [r3, #24]
}
 8002ea8:	46c0      	nop			; (mov r8, r8)
 8002eaa:	46bd      	mov	sp, r7
 8002eac:	b004      	add	sp, #16
 8002eae:	bd80      	pop	{r7, pc}

08002eb0 <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 8002eb0:	b580      	push	{r7, lr}
 8002eb2:	b084      	sub	sp, #16
 8002eb4:	af00      	add	r7, sp, #0
 8002eb6:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ebc:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	6a1b      	ldr	r3, [r3, #32]
 8002ec2:	687a      	ldr	r2, [r7, #4]
 8002ec4:	429a      	cmp	r2, r3
 8002ec6:	d10b      	bne.n	8002ee0 <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	2201      	movs	r2, #1
 8002ecc:	761a      	strb	r2, [r3, #24]

    if (hdma->Init.Mode == DMA_NORMAL)
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	69db      	ldr	r3, [r3, #28]
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d136      	bne.n	8002f44 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	223a      	movs	r2, #58	; 0x3a
 8002eda:	2101      	movs	r1, #1
 8002edc:	5499      	strb	r1, [r3, r2]
 8002ede:	e031      	b.n	8002f44 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ee4:	687a      	ldr	r2, [r7, #4]
 8002ee6:	429a      	cmp	r2, r3
 8002ee8:	d10b      	bne.n	8002f02 <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	2202      	movs	r2, #2
 8002eee:	761a      	strb	r2, [r3, #24]

    if (hdma->Init.Mode == DMA_NORMAL)
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	69db      	ldr	r3, [r3, #28]
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d125      	bne.n	8002f44 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	223b      	movs	r2, #59	; 0x3b
 8002efc:	2101      	movs	r1, #1
 8002efe:	5499      	strb	r1, [r3, r2]
 8002f00:	e020      	b.n	8002f44 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f06:	687a      	ldr	r2, [r7, #4]
 8002f08:	429a      	cmp	r2, r3
 8002f0a:	d10b      	bne.n	8002f24 <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	2204      	movs	r2, #4
 8002f10:	761a      	strb	r2, [r3, #24]

    if (hdma->Init.Mode == DMA_NORMAL)
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	69db      	ldr	r3, [r3, #28]
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d114      	bne.n	8002f44 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	223c      	movs	r2, #60	; 0x3c
 8002f1e:	2101      	movs	r1, #1
 8002f20:	5499      	strb	r1, [r3, r2]
 8002f22:	e00f      	b.n	8002f44 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f28:	687a      	ldr	r2, [r7, #4]
 8002f2a:	429a      	cmp	r2, r3
 8002f2c:	d10a      	bne.n	8002f44 <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	2208      	movs	r2, #8
 8002f32:	761a      	strb	r2, [r3, #24]

    if (hdma->Init.Mode == DMA_NORMAL)
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	69db      	ldr	r3, [r3, #28]
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d103      	bne.n	8002f44 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	223d      	movs	r2, #61	; 0x3d
 8002f40:	2101      	movs	r1, #1
 8002f42:	5499      	strb	r1, [r3, r2]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	0018      	movs	r0, r3
 8002f48:	f7ff ff50 	bl	8002dec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	2200      	movs	r2, #0
 8002f50:	761a      	strb	r2, [r3, #24]
}
 8002f52:	46c0      	nop			; (mov r8, r8)
 8002f54:	46bd      	mov	sp, r7
 8002f56:	b004      	add	sp, #16
 8002f58:	bd80      	pop	{r7, pc}

08002f5a <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 8002f5a:	b580      	push	{r7, lr}
 8002f5c:	b084      	sub	sp, #16
 8002f5e:	af00      	add	r7, sp, #0
 8002f60:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f66:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	6a1b      	ldr	r3, [r3, #32]
 8002f6c:	687a      	ldr	r2, [r7, #4]
 8002f6e:	429a      	cmp	r2, r3
 8002f70:	d103      	bne.n	8002f7a <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	2201      	movs	r2, #1
 8002f76:	761a      	strb	r2, [r3, #24]
 8002f78:	e019      	b.n	8002fae <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f7e:	687a      	ldr	r2, [r7, #4]
 8002f80:	429a      	cmp	r2, r3
 8002f82:	d103      	bne.n	8002f8c <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	2202      	movs	r2, #2
 8002f88:	761a      	strb	r2, [r3, #24]
 8002f8a:	e010      	b.n	8002fae <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f90:	687a      	ldr	r2, [r7, #4]
 8002f92:	429a      	cmp	r2, r3
 8002f94:	d103      	bne.n	8002f9e <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	2204      	movs	r2, #4
 8002f9a:	761a      	strb	r2, [r3, #24]
 8002f9c:	e007      	b.n	8002fae <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fa2:	687a      	ldr	r2, [r7, #4]
 8002fa4:	429a      	cmp	r2, r3
 8002fa6:	d102      	bne.n	8002fae <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	2208      	movs	r2, #8
 8002fac:	761a      	strb	r2, [r3, #24]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	0018      	movs	r0, r3
 8002fb2:	f7ff ff23 	bl	8002dfc <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	2200      	movs	r2, #0
 8002fba:	761a      	strb	r2, [r3, #24]
}
 8002fbc:	46c0      	nop			; (mov r8, r8)
 8002fbe:	46bd      	mov	sp, r7
 8002fc0:	b004      	add	sp, #16
 8002fc2:	bd80      	pop	{r7, pc}

08002fc4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002fc4:	b580      	push	{r7, lr}
 8002fc6:	b084      	sub	sp, #16
 8002fc8:	af00      	add	r7, sp, #0
 8002fca:	6078      	str	r0, [r7, #4]
 8002fcc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002fd4:	687a      	ldr	r2, [r7, #4]
 8002fd6:	2380      	movs	r3, #128	; 0x80
 8002fd8:	05db      	lsls	r3, r3, #23
 8002fda:	429a      	cmp	r2, r3
 8002fdc:	d007      	beq.n	8002fee <TIM_Base_SetConfig+0x2a>
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	4a1f      	ldr	r2, [pc, #124]	; (8003060 <TIM_Base_SetConfig+0x9c>)
 8002fe2:	4293      	cmp	r3, r2
 8002fe4:	d003      	beq.n	8002fee <TIM_Base_SetConfig+0x2a>
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	4a1e      	ldr	r2, [pc, #120]	; (8003064 <TIM_Base_SetConfig+0xa0>)
 8002fea:	4293      	cmp	r3, r2
 8002fec:	d108      	bne.n	8003000 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	2270      	movs	r2, #112	; 0x70
 8002ff2:	4393      	bics	r3, r2
 8002ff4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002ff6:	683b      	ldr	r3, [r7, #0]
 8002ff8:	685b      	ldr	r3, [r3, #4]
 8002ffa:	68fa      	ldr	r2, [r7, #12]
 8002ffc:	4313      	orrs	r3, r2
 8002ffe:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003000:	687a      	ldr	r2, [r7, #4]
 8003002:	2380      	movs	r3, #128	; 0x80
 8003004:	05db      	lsls	r3, r3, #23
 8003006:	429a      	cmp	r2, r3
 8003008:	d007      	beq.n	800301a <TIM_Base_SetConfig+0x56>
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	4a14      	ldr	r2, [pc, #80]	; (8003060 <TIM_Base_SetConfig+0x9c>)
 800300e:	4293      	cmp	r3, r2
 8003010:	d003      	beq.n	800301a <TIM_Base_SetConfig+0x56>
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	4a13      	ldr	r2, [pc, #76]	; (8003064 <TIM_Base_SetConfig+0xa0>)
 8003016:	4293      	cmp	r3, r2
 8003018:	d108      	bne.n	800302c <TIM_Base_SetConfig+0x68>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	4a12      	ldr	r2, [pc, #72]	; (8003068 <TIM_Base_SetConfig+0xa4>)
 800301e:	4013      	ands	r3, r2
 8003020:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003022:	683b      	ldr	r3, [r7, #0]
 8003024:	68db      	ldr	r3, [r3, #12]
 8003026:	68fa      	ldr	r2, [r7, #12]
 8003028:	4313      	orrs	r3, r2
 800302a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	2280      	movs	r2, #128	; 0x80
 8003030:	4393      	bics	r3, r2
 8003032:	001a      	movs	r2, r3
 8003034:	683b      	ldr	r3, [r7, #0]
 8003036:	691b      	ldr	r3, [r3, #16]
 8003038:	4313      	orrs	r3, r2
 800303a:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	68fa      	ldr	r2, [r7, #12]
 8003040:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003042:	683b      	ldr	r3, [r7, #0]
 8003044:	689a      	ldr	r2, [r3, #8]
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800304a:	683b      	ldr	r3, [r7, #0]
 800304c:	681a      	ldr	r2, [r3, #0]
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	629a      	str	r2, [r3, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	2201      	movs	r2, #1
 8003056:	615a      	str	r2, [r3, #20]
}
 8003058:	46c0      	nop			; (mov r8, r8)
 800305a:	46bd      	mov	sp, r7
 800305c:	b004      	add	sp, #16
 800305e:	bd80      	pop	{r7, pc}
 8003060:	40010800 	.word	0x40010800
 8003064:	40011400 	.word	0x40011400
 8003068:	fffffcff 	.word	0xfffffcff

0800306c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800306c:	b580      	push	{r7, lr}
 800306e:	b086      	sub	sp, #24
 8003070:	af00      	add	r7, sp, #0
 8003072:	6078      	str	r0, [r7, #4]
 8003074:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	6a1b      	ldr	r3, [r3, #32]
 800307a:	2201      	movs	r2, #1
 800307c:	4393      	bics	r3, r2
 800307e:	001a      	movs	r2, r3
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	6a1b      	ldr	r3, [r3, #32]
 8003088:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	685b      	ldr	r3, [r3, #4]
 800308e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	699b      	ldr	r3, [r3, #24]
 8003094:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	2270      	movs	r2, #112	; 0x70
 800309a:	4393      	bics	r3, r2
 800309c:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	2203      	movs	r2, #3
 80030a2:	4393      	bics	r3, r2
 80030a4:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80030a6:	683b      	ldr	r3, [r7, #0]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	68fa      	ldr	r2, [r7, #12]
 80030ac:	4313      	orrs	r3, r2
 80030ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80030b0:	697b      	ldr	r3, [r7, #20]
 80030b2:	2202      	movs	r2, #2
 80030b4:	4393      	bics	r3, r2
 80030b6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80030b8:	683b      	ldr	r3, [r7, #0]
 80030ba:	689b      	ldr	r3, [r3, #8]
 80030bc:	697a      	ldr	r2, [r7, #20]
 80030be:	4313      	orrs	r3, r2
 80030c0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	693a      	ldr	r2, [r7, #16]
 80030c6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	68fa      	ldr	r2, [r7, #12]
 80030cc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80030ce:	683b      	ldr	r3, [r7, #0]
 80030d0:	685a      	ldr	r2, [r3, #4]
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	697a      	ldr	r2, [r7, #20]
 80030da:	621a      	str	r2, [r3, #32]
}
 80030dc:	46c0      	nop			; (mov r8, r8)
 80030de:	46bd      	mov	sp, r7
 80030e0:	b006      	add	sp, #24
 80030e2:	bd80      	pop	{r7, pc}

080030e4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80030e4:	b580      	push	{r7, lr}
 80030e6:	b086      	sub	sp, #24
 80030e8:	af00      	add	r7, sp, #0
 80030ea:	6078      	str	r0, [r7, #4]
 80030ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	6a1b      	ldr	r3, [r3, #32]
 80030f2:	2210      	movs	r2, #16
 80030f4:	4393      	bics	r3, r2
 80030f6:	001a      	movs	r2, r3
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	6a1b      	ldr	r3, [r3, #32]
 8003100:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	685b      	ldr	r3, [r3, #4]
 8003106:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	699b      	ldr	r3, [r3, #24]
 800310c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	4a13      	ldr	r2, [pc, #76]	; (8003160 <TIM_OC2_SetConfig+0x7c>)
 8003112:	4013      	ands	r3, r2
 8003114:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	4a12      	ldr	r2, [pc, #72]	; (8003164 <TIM_OC2_SetConfig+0x80>)
 800311a:	4013      	ands	r3, r2
 800311c:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800311e:	683b      	ldr	r3, [r7, #0]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	021b      	lsls	r3, r3, #8
 8003124:	68fa      	ldr	r2, [r7, #12]
 8003126:	4313      	orrs	r3, r2
 8003128:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800312a:	697b      	ldr	r3, [r7, #20]
 800312c:	2220      	movs	r2, #32
 800312e:	4393      	bics	r3, r2
 8003130:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003132:	683b      	ldr	r3, [r7, #0]
 8003134:	689b      	ldr	r3, [r3, #8]
 8003136:	011b      	lsls	r3, r3, #4
 8003138:	697a      	ldr	r2, [r7, #20]
 800313a:	4313      	orrs	r3, r2
 800313c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	693a      	ldr	r2, [r7, #16]
 8003142:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	68fa      	ldr	r2, [r7, #12]
 8003148:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800314a:	683b      	ldr	r3, [r7, #0]
 800314c:	685a      	ldr	r2, [r3, #4]
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	697a      	ldr	r2, [r7, #20]
 8003156:	621a      	str	r2, [r3, #32]
}
 8003158:	46c0      	nop			; (mov r8, r8)
 800315a:	46bd      	mov	sp, r7
 800315c:	b006      	add	sp, #24
 800315e:	bd80      	pop	{r7, pc}
 8003160:	ffff8fff 	.word	0xffff8fff
 8003164:	fffffcff 	.word	0xfffffcff

08003168 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003168:	b580      	push	{r7, lr}
 800316a:	b086      	sub	sp, #24
 800316c:	af00      	add	r7, sp, #0
 800316e:	6078      	str	r0, [r7, #4]
 8003170:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	6a1b      	ldr	r3, [r3, #32]
 8003176:	4a1a      	ldr	r2, [pc, #104]	; (80031e0 <TIM_OC3_SetConfig+0x78>)
 8003178:	401a      	ands	r2, r3
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	6a1b      	ldr	r3, [r3, #32]
 8003182:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	685b      	ldr	r3, [r3, #4]
 8003188:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	69db      	ldr	r3, [r3, #28]
 800318e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	2270      	movs	r2, #112	; 0x70
 8003194:	4393      	bics	r3, r2
 8003196:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	2203      	movs	r2, #3
 800319c:	4393      	bics	r3, r2
 800319e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80031a0:	683b      	ldr	r3, [r7, #0]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	68fa      	ldr	r2, [r7, #12]
 80031a6:	4313      	orrs	r3, r2
 80031a8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80031aa:	697b      	ldr	r3, [r7, #20]
 80031ac:	4a0d      	ldr	r2, [pc, #52]	; (80031e4 <TIM_OC3_SetConfig+0x7c>)
 80031ae:	4013      	ands	r3, r2
 80031b0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80031b2:	683b      	ldr	r3, [r7, #0]
 80031b4:	689b      	ldr	r3, [r3, #8]
 80031b6:	021b      	lsls	r3, r3, #8
 80031b8:	697a      	ldr	r2, [r7, #20]
 80031ba:	4313      	orrs	r3, r2
 80031bc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	693a      	ldr	r2, [r7, #16]
 80031c2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	68fa      	ldr	r2, [r7, #12]
 80031c8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80031ca:	683b      	ldr	r3, [r7, #0]
 80031cc:	685a      	ldr	r2, [r3, #4]
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	697a      	ldr	r2, [r7, #20]
 80031d6:	621a      	str	r2, [r3, #32]
}
 80031d8:	46c0      	nop			; (mov r8, r8)
 80031da:	46bd      	mov	sp, r7
 80031dc:	b006      	add	sp, #24
 80031de:	bd80      	pop	{r7, pc}
 80031e0:	fffffeff 	.word	0xfffffeff
 80031e4:	fffffdff 	.word	0xfffffdff

080031e8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80031e8:	b580      	push	{r7, lr}
 80031ea:	b086      	sub	sp, #24
 80031ec:	af00      	add	r7, sp, #0
 80031ee:	6078      	str	r0, [r7, #4]
 80031f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	6a1b      	ldr	r3, [r3, #32]
 80031f6:	4a1b      	ldr	r2, [pc, #108]	; (8003264 <TIM_OC4_SetConfig+0x7c>)
 80031f8:	401a      	ands	r2, r3
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	6a1b      	ldr	r3, [r3, #32]
 8003202:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	685b      	ldr	r3, [r3, #4]
 8003208:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	69db      	ldr	r3, [r3, #28]
 800320e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	4a15      	ldr	r2, [pc, #84]	; (8003268 <TIM_OC4_SetConfig+0x80>)
 8003214:	4013      	ands	r3, r2
 8003216:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	4a14      	ldr	r2, [pc, #80]	; (800326c <TIM_OC4_SetConfig+0x84>)
 800321c:	4013      	ands	r3, r2
 800321e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003220:	683b      	ldr	r3, [r7, #0]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	021b      	lsls	r3, r3, #8
 8003226:	68fa      	ldr	r2, [r7, #12]
 8003228:	4313      	orrs	r3, r2
 800322a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800322c:	697b      	ldr	r3, [r7, #20]
 800322e:	4a10      	ldr	r2, [pc, #64]	; (8003270 <TIM_OC4_SetConfig+0x88>)
 8003230:	4013      	ands	r3, r2
 8003232:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003234:	683b      	ldr	r3, [r7, #0]
 8003236:	689b      	ldr	r3, [r3, #8]
 8003238:	031b      	lsls	r3, r3, #12
 800323a:	697a      	ldr	r2, [r7, #20]
 800323c:	4313      	orrs	r3, r2
 800323e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	693a      	ldr	r2, [r7, #16]
 8003244:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	68fa      	ldr	r2, [r7, #12]
 800324a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800324c:	683b      	ldr	r3, [r7, #0]
 800324e:	685a      	ldr	r2, [r3, #4]
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	697a      	ldr	r2, [r7, #20]
 8003258:	621a      	str	r2, [r3, #32]
}
 800325a:	46c0      	nop			; (mov r8, r8)
 800325c:	46bd      	mov	sp, r7
 800325e:	b006      	add	sp, #24
 8003260:	bd80      	pop	{r7, pc}
 8003262:	46c0      	nop			; (mov r8, r8)
 8003264:	ffffefff 	.word	0xffffefff
 8003268:	ffff8fff 	.word	0xffff8fff
 800326c:	fffffcff 	.word	0xfffffcff
 8003270:	ffffdfff 	.word	0xffffdfff

08003274 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003274:	b580      	push	{r7, lr}
 8003276:	b086      	sub	sp, #24
 8003278:	af00      	add	r7, sp, #0
 800327a:	60f8      	str	r0, [r7, #12]
 800327c:	60b9      	str	r1, [r7, #8]
 800327e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	6a1b      	ldr	r3, [r3, #32]
 8003284:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	6a1b      	ldr	r3, [r3, #32]
 800328a:	2201      	movs	r2, #1
 800328c:	4393      	bics	r3, r2
 800328e:	001a      	movs	r2, r3
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	699b      	ldr	r3, [r3, #24]
 8003298:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800329a:	693b      	ldr	r3, [r7, #16]
 800329c:	22f0      	movs	r2, #240	; 0xf0
 800329e:	4393      	bics	r3, r2
 80032a0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	011b      	lsls	r3, r3, #4
 80032a6:	693a      	ldr	r2, [r7, #16]
 80032a8:	4313      	orrs	r3, r2
 80032aa:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80032ac:	697b      	ldr	r3, [r7, #20]
 80032ae:	220a      	movs	r2, #10
 80032b0:	4393      	bics	r3, r2
 80032b2:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80032b4:	697a      	ldr	r2, [r7, #20]
 80032b6:	68bb      	ldr	r3, [r7, #8]
 80032b8:	4313      	orrs	r3, r2
 80032ba:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	693a      	ldr	r2, [r7, #16]
 80032c0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	697a      	ldr	r2, [r7, #20]
 80032c6:	621a      	str	r2, [r3, #32]
}
 80032c8:	46c0      	nop			; (mov r8, r8)
 80032ca:	46bd      	mov	sp, r7
 80032cc:	b006      	add	sp, #24
 80032ce:	bd80      	pop	{r7, pc}

080032d0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80032d0:	b580      	push	{r7, lr}
 80032d2:	b086      	sub	sp, #24
 80032d4:	af00      	add	r7, sp, #0
 80032d6:	60f8      	str	r0, [r7, #12]
 80032d8:	60b9      	str	r1, [r7, #8]
 80032da:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	6a1b      	ldr	r3, [r3, #32]
 80032e0:	2210      	movs	r2, #16
 80032e2:	4393      	bics	r3, r2
 80032e4:	001a      	movs	r2, r3
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	699b      	ldr	r3, [r3, #24]
 80032ee:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	6a1b      	ldr	r3, [r3, #32]
 80032f4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80032f6:	697b      	ldr	r3, [r7, #20]
 80032f8:	4a0d      	ldr	r2, [pc, #52]	; (8003330 <TIM_TI2_ConfigInputStage+0x60>)
 80032fa:	4013      	ands	r3, r2
 80032fc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	031b      	lsls	r3, r3, #12
 8003302:	697a      	ldr	r2, [r7, #20]
 8003304:	4313      	orrs	r3, r2
 8003306:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003308:	693b      	ldr	r3, [r7, #16]
 800330a:	22a0      	movs	r2, #160	; 0xa0
 800330c:	4393      	bics	r3, r2
 800330e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003310:	68bb      	ldr	r3, [r7, #8]
 8003312:	011b      	lsls	r3, r3, #4
 8003314:	693a      	ldr	r2, [r7, #16]
 8003316:	4313      	orrs	r3, r2
 8003318:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	697a      	ldr	r2, [r7, #20]
 800331e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	693a      	ldr	r2, [r7, #16]
 8003324:	621a      	str	r2, [r3, #32]
}
 8003326:	46c0      	nop			; (mov r8, r8)
 8003328:	46bd      	mov	sp, r7
 800332a:	b006      	add	sp, #24
 800332c:	bd80      	pop	{r7, pc}
 800332e:	46c0      	nop			; (mov r8, r8)
 8003330:	ffff0fff 	.word	0xffff0fff

08003334 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003334:	b580      	push	{r7, lr}
 8003336:	b084      	sub	sp, #16
 8003338:	af00      	add	r7, sp, #0
 800333a:	6078      	str	r0, [r7, #4]
 800333c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	689b      	ldr	r3, [r3, #8]
 8003342:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	2270      	movs	r2, #112	; 0x70
 8003348:	4393      	bics	r3, r2
 800334a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800334c:	683a      	ldr	r2, [r7, #0]
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	4313      	orrs	r3, r2
 8003352:	2207      	movs	r2, #7
 8003354:	4313      	orrs	r3, r2
 8003356:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	68fa      	ldr	r2, [r7, #12]
 800335c:	609a      	str	r2, [r3, #8]
}
 800335e:	46c0      	nop			; (mov r8, r8)
 8003360:	46bd      	mov	sp, r7
 8003362:	b004      	add	sp, #16
 8003364:	bd80      	pop	{r7, pc}
	...

08003368 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                              uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003368:	b580      	push	{r7, lr}
 800336a:	b086      	sub	sp, #24
 800336c:	af00      	add	r7, sp, #0
 800336e:	60f8      	str	r0, [r7, #12]
 8003370:	60b9      	str	r1, [r7, #8]
 8003372:	607a      	str	r2, [r7, #4]
 8003374:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	689b      	ldr	r3, [r3, #8]
 800337a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800337c:	697b      	ldr	r3, [r7, #20]
 800337e:	4a09      	ldr	r2, [pc, #36]	; (80033a4 <TIM_ETR_SetConfig+0x3c>)
 8003380:	4013      	ands	r3, r2
 8003382:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003384:	683b      	ldr	r3, [r7, #0]
 8003386:	021a      	lsls	r2, r3, #8
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	431a      	orrs	r2, r3
 800338c:	68bb      	ldr	r3, [r7, #8]
 800338e:	4313      	orrs	r3, r2
 8003390:	697a      	ldr	r2, [r7, #20]
 8003392:	4313      	orrs	r3, r2
 8003394:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	697a      	ldr	r2, [r7, #20]
 800339a:	609a      	str	r2, [r3, #8]
}
 800339c:	46c0      	nop			; (mov r8, r8)
 800339e:	46bd      	mov	sp, r7
 80033a0:	b006      	add	sp, #24
 80033a2:	bd80      	pop	{r7, pc}
 80033a4:	ffff00ff 	.word	0xffff00ff

080033a8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
static void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80033a8:	b580      	push	{r7, lr}
 80033aa:	b086      	sub	sp, #24
 80033ac:	af00      	add	r7, sp, #0
 80033ae:	60f8      	str	r0, [r7, #12]
 80033b0:	60b9      	str	r1, [r7, #8]
 80033b2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80033b4:	68bb      	ldr	r3, [r7, #8]
 80033b6:	221f      	movs	r2, #31
 80033b8:	4013      	ands	r3, r2
 80033ba:	2201      	movs	r2, #1
 80033bc:	409a      	lsls	r2, r3
 80033be:	0013      	movs	r3, r2
 80033c0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	6a1b      	ldr	r3, [r3, #32]
 80033c6:	697a      	ldr	r2, [r7, #20]
 80033c8:	43d2      	mvns	r2, r2
 80033ca:	401a      	ands	r2, r3
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	6a1a      	ldr	r2, [r3, #32]
 80033d4:	68bb      	ldr	r3, [r7, #8]
 80033d6:	211f      	movs	r1, #31
 80033d8:	400b      	ands	r3, r1
 80033da:	6879      	ldr	r1, [r7, #4]
 80033dc:	4099      	lsls	r1, r3
 80033de:	000b      	movs	r3, r1
 80033e0:	431a      	orrs	r2, r3
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	621a      	str	r2, [r3, #32]
}
 80033e6:	46c0      	nop			; (mov r8, r8)
 80033e8:	46bd      	mov	sp, r7
 80033ea:	b006      	add	sp, #24
 80033ec:	bd80      	pop	{r7, pc}
	...

080033f0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80033f0:	b580      	push	{r7, lr}
 80033f2:	b084      	sub	sp, #16
 80033f4:	af00      	add	r7, sp, #0
 80033f6:	6078      	str	r0, [r7, #4]
 80033f8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	2238      	movs	r2, #56	; 0x38
 80033fe:	5c9b      	ldrb	r3, [r3, r2]
 8003400:	2b01      	cmp	r3, #1
 8003402:	d101      	bne.n	8003408 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003404:	2302      	movs	r3, #2
 8003406:	e042      	b.n	800348e <HAL_TIMEx_MasterConfigSynchronization+0x9e>
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	2238      	movs	r2, #56	; 0x38
 800340c:	2101      	movs	r1, #1
 800340e:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	2239      	movs	r2, #57	; 0x39
 8003414:	2102      	movs	r1, #2
 8003416:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	685b      	ldr	r3, [r3, #4]
 800341e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	689b      	ldr	r3, [r3, #8]
 8003426:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	2270      	movs	r2, #112	; 0x70
 800342c:	4393      	bics	r3, r2
 800342e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003430:	683b      	ldr	r3, [r7, #0]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	68fa      	ldr	r2, [r7, #12]
 8003436:	4313      	orrs	r3, r2
 8003438:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	68fa      	ldr	r2, [r7, #12]
 8003440:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681a      	ldr	r2, [r3, #0]
 8003446:	2380      	movs	r3, #128	; 0x80
 8003448:	05db      	lsls	r3, r3, #23
 800344a:	429a      	cmp	r2, r3
 800344c:	d009      	beq.n	8003462 <HAL_TIMEx_MasterConfigSynchronization+0x72>
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	4a11      	ldr	r2, [pc, #68]	; (8003498 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8003454:	4293      	cmp	r3, r2
 8003456:	d004      	beq.n	8003462 <HAL_TIMEx_MasterConfigSynchronization+0x72>
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	4a0f      	ldr	r2, [pc, #60]	; (800349c <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 800345e:	4293      	cmp	r3, r2
 8003460:	d10c      	bne.n	800347c <HAL_TIMEx_MasterConfigSynchronization+0x8c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003462:	68bb      	ldr	r3, [r7, #8]
 8003464:	2280      	movs	r2, #128	; 0x80
 8003466:	4393      	bics	r3, r2
 8003468:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800346a:	683b      	ldr	r3, [r7, #0]
 800346c:	685b      	ldr	r3, [r3, #4]
 800346e:	68ba      	ldr	r2, [r7, #8]
 8003470:	4313      	orrs	r3, r2
 8003472:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	68ba      	ldr	r2, [r7, #8]
 800347a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	2239      	movs	r2, #57	; 0x39
 8003480:	2101      	movs	r1, #1
 8003482:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	2238      	movs	r2, #56	; 0x38
 8003488:	2100      	movs	r1, #0
 800348a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800348c:	2300      	movs	r3, #0
}
 800348e:	0018      	movs	r0, r3
 8003490:	46bd      	mov	sp, r7
 8003492:	b004      	add	sp, #16
 8003494:	bd80      	pop	{r7, pc}
 8003496:	46c0      	nop			; (mov r8, r8)
 8003498:	40010800 	.word	0x40010800
 800349c:	40011400 	.word	0x40011400

080034a0 <__libc_init_array>:
 80034a0:	b570      	push	{r4, r5, r6, lr}
 80034a2:	2600      	movs	r6, #0
 80034a4:	4d0c      	ldr	r5, [pc, #48]	; (80034d8 <__libc_init_array+0x38>)
 80034a6:	4c0d      	ldr	r4, [pc, #52]	; (80034dc <__libc_init_array+0x3c>)
 80034a8:	1b64      	subs	r4, r4, r5
 80034aa:	10a4      	asrs	r4, r4, #2
 80034ac:	42a6      	cmp	r6, r4
 80034ae:	d109      	bne.n	80034c4 <__libc_init_array+0x24>
 80034b0:	2600      	movs	r6, #0
 80034b2:	f000 f821 	bl	80034f8 <_init>
 80034b6:	4d0a      	ldr	r5, [pc, #40]	; (80034e0 <__libc_init_array+0x40>)
 80034b8:	4c0a      	ldr	r4, [pc, #40]	; (80034e4 <__libc_init_array+0x44>)
 80034ba:	1b64      	subs	r4, r4, r5
 80034bc:	10a4      	asrs	r4, r4, #2
 80034be:	42a6      	cmp	r6, r4
 80034c0:	d105      	bne.n	80034ce <__libc_init_array+0x2e>
 80034c2:	bd70      	pop	{r4, r5, r6, pc}
 80034c4:	00b3      	lsls	r3, r6, #2
 80034c6:	58eb      	ldr	r3, [r5, r3]
 80034c8:	4798      	blx	r3
 80034ca:	3601      	adds	r6, #1
 80034cc:	e7ee      	b.n	80034ac <__libc_init_array+0xc>
 80034ce:	00b3      	lsls	r3, r6, #2
 80034d0:	58eb      	ldr	r3, [r5, r3]
 80034d2:	4798      	blx	r3
 80034d4:	3601      	adds	r6, #1
 80034d6:	e7f2      	b.n	80034be <__libc_init_array+0x1e>
 80034d8:	08003534 	.word	0x08003534
 80034dc:	08003534 	.word	0x08003534
 80034e0:	08003534 	.word	0x08003534
 80034e4:	08003538 	.word	0x08003538

080034e8 <memset>:
 80034e8:	0003      	movs	r3, r0
 80034ea:	1882      	adds	r2, r0, r2
 80034ec:	4293      	cmp	r3, r2
 80034ee:	d100      	bne.n	80034f2 <memset+0xa>
 80034f0:	4770      	bx	lr
 80034f2:	7019      	strb	r1, [r3, #0]
 80034f4:	3301      	adds	r3, #1
 80034f6:	e7f9      	b.n	80034ec <memset+0x4>

080034f8 <_init>:
 80034f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80034fa:	46c0      	nop			; (mov r8, r8)
 80034fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80034fe:	bc08      	pop	{r3}
 8003500:	469e      	mov	lr, r3
 8003502:	4770      	bx	lr

08003504 <_fini>:
 8003504:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003506:	46c0      	nop			; (mov r8, r8)
 8003508:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800350a:	bc08      	pop	{r3}
 800350c:	469e      	mov	lr, r3
 800350e:	4770      	bx	lr
