<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.43.0 (0)
 -->
<!-- Title: G Pages: 1 -->
<svg width="1523pt" height="684pt"
 viewBox="0.00 0.00 1522.99 684.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 680)">
<title>G</title>
<polygon fill="white" stroke="transparent" points="-4,4 -4,-680 1518.99,-680 1518.99,4 -4,4"/>
<g id="clust1" class="cluster">
<title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index=0&#10;full_system=false&#10;sim_quantum=0&#10;time_sync_enable=false&#10;time_sync_period=100000000000&#10;time_sync_spin_threshold=100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 1483,-8 1483,-8 1489,-8 1495,-14 1495,-20 1495,-20 1495,-656 1495,-656 1495,-662 1489,-668 1483,-668 1483,-668 20,-668 20,-668 14,-668 8,-662 8,-656 8,-656 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="751.5" y="-652.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="751.5" y="-637.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster">
<title>cluster_system</title>
<g id="a_clust2"><a xlink:title="auto_unlink_shared_backstore=false&#10;cache_line_size=64&#10;eventq_index=0&#10;exit_on_work_items=false&#10;init_param=0&#10;m5ops_base=0&#10;mem_mode=timing&#10;mem_ranges=0:536870912&#10;memories=system.mem_ctrls.dram&#10;mmap_using_noreserve=false&#10;multi_thread=false&#10;&#10;um_work_ids=16&#10;&#13;eadfile=&#10;&#13;edirect_paths=system.redirect_paths0 system.redirect_paths1 system.redirect_paths2&#10;shadow_rom_ranges=&#10;shared_backstore=&#10;symbolfile=&#10;thermal_components=&#10;thermal_model=Null&#10;work_begin_ckpt_count=0&#10;work_begin_cpu_id_exit=&#45;1&#10;work_begin_exit_count=0&#10;work_cpus_ckpt_count=0&#10;work_end_ckpt_count=0&#10;work_end_exit_count=0&#10;work_item_id=&#45;1&#10;workload=system.workload">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 1475,-16 1475,-16 1481,-16 1487,-22 1487,-28 1487,-28 1487,-610 1487,-610 1487,-616 1481,-622 1475,-622 1475,-622 28,-622 28,-622 22,-622 16,-616 16,-610 16,-610 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="751.5" y="-606.8" font-family="Arial" font-size="14.00" fill="#000000">system </text>
<text text-anchor="middle" x="751.5" y="-591.8" font-family="Arial" font-size="14.00" fill="#000000">: System</text>
</a>
</g>
</g>
<g id="clust4" class="cluster">
<title>cluster_system_cpu</title>
<g id="a_clust4"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=0&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu.interrupts&#10;isa=system.cpu.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu.workload">
<path fill="#bbc6d9" stroke="#000000" d="M128,-24C128,-24 1261,-24 1261,-24 1267,-24 1273,-30 1273,-36 1273,-36 1273,-380 1273,-380 1273,-386 1267,-392 1261,-392 1261,-392 128,-392 128,-392 122,-392 116,-386 116,-380 116,-380 116,-36 116,-36 116,-30 122,-24 128,-24"/>
<text text-anchor="middle" x="694.5" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu </text>
<text text-anchor="middle" x="694.5" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust5" class="cluster">
<title>cluster_system_cpu_mmu</title>
<g id="a_clust5"><a xlink:title="dtb=system.cpu.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M919,-147C919,-147 1253,-147 1253,-147 1259,-147 1265,-153 1265,-159 1265,-159 1265,-334 1265,-334 1265,-340 1259,-346 1253,-346 1253,-346 919,-346 919,-346 913,-346 907,-340 907,-334 907,-334 907,-159 907,-159 907,-153 913,-147 919,-147"/>
<text text-anchor="middle" x="1086" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="1086" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust6" class="cluster">
<title>cluster_system_cpu_mmu_itb</title>
<g id="a_clust6"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M927,-155C927,-155 1070,-155 1070,-155 1076,-155 1082,-161 1082,-167 1082,-167 1082,-288 1082,-288 1082,-294 1076,-300 1070,-300 1070,-300 927,-300 927,-300 921,-300 915,-294 915,-288 915,-288 915,-167 915,-167 915,-161 921,-155 927,-155"/>
<text text-anchor="middle" x="998.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="998.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust7" class="cluster">
<title>cluster_system_cpu_mmu_itb_walker</title>
<g id="a_clust7"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M935,-163C935,-163 1062,-163 1062,-163 1068,-163 1074,-169 1074,-175 1074,-175 1074,-242 1074,-242 1074,-248 1068,-254 1062,-254 1062,-254 935,-254 935,-254 929,-254 923,-248 923,-242 923,-242 923,-175 923,-175 923,-169 929,-163 935,-163"/>
<text text-anchor="middle" x="998.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="998.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust9" class="cluster">
<title>cluster_system_cpu_mmu_dtb</title>
<g id="a_clust9"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M1102,-155C1102,-155 1245,-155 1245,-155 1251,-155 1257,-161 1257,-167 1257,-167 1257,-288 1257,-288 1257,-294 1251,-300 1245,-300 1245,-300 1102,-300 1102,-300 1096,-300 1090,-294 1090,-288 1090,-288 1090,-167 1090,-167 1090,-161 1096,-155 1102,-155"/>
<text text-anchor="middle" x="1173.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="1173.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust10" class="cluster">
<title>cluster_system_cpu_mmu_dtb_walker</title>
<g id="a_clust10"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M1110,-163C1110,-163 1237,-163 1237,-163 1243,-163 1249,-169 1249,-175 1249,-175 1249,-242 1249,-242 1249,-248 1243,-254 1237,-254 1237,-254 1110,-254 1110,-254 1104,-254 1098,-248 1098,-242 1098,-242 1098,-175 1098,-175 1098,-169 1104,-163 1110,-163"/>
<text text-anchor="middle" x="1173.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1173.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust77" class="cluster">
<title>cluster_system_cpu_icache</title>
<g id="a_clust77"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M407,-32C407,-32 569,-32 569,-32 575,-32 581,-38 581,-44 581,-44 581,-111 581,-111 581,-117 575,-123 569,-123 569,-123 407,-123 407,-123 401,-123 395,-117 395,-111 395,-111 395,-44 395,-44 395,-38 401,-32 407,-32"/>
<text text-anchor="middle" x="488" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="488" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust83" class="cluster">
<title>cluster_system_cpu_dcache</title>
<g id="a_clust83"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M175,-32C175,-32 337,-32 337,-32 343,-32 349,-38 349,-44 349,-44 349,-111 349,-111 349,-117 343,-123 337,-123 337,-123 175,-123 175,-123 169,-123 163,-117 163,-111 163,-111 163,-44 163,-44 163,-38 169,-32 175,-32"/>
<text text-anchor="middle" x="256" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="256" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust89" class="cluster">
<title>cluster_system_cpu_itb_walker_cache</title>
<g id="a_clust89"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M670,-32C670,-32 832,-32 832,-32 838,-32 844,-38 844,-44 844,-44 844,-111 844,-111 844,-117 838,-123 832,-123 832,-123 670,-123 670,-123 664,-123 658,-117 658,-111 658,-111 658,-44 658,-44 658,-38 664,-32 670,-32"/>
<text text-anchor="middle" x="751" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="751" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust95" class="cluster">
<title>cluster_system_cpu_dtb_walker_cache</title>
<g id="a_clust95"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M883,-32C883,-32 1045,-32 1045,-32 1051,-32 1057,-38 1057,-44 1057,-44 1057,-111 1057,-111 1057,-117 1051,-123 1045,-123 1045,-123 883,-123 883,-123 877,-123 871,-117 871,-111 871,-111 871,-44 871,-44 871,-38 877,-32 883,-32"/>
<text text-anchor="middle" x="964" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="964" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust101" class="cluster">
<title>cluster_system_cpu_toL2Bus</title>
<g id="a_clust101"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.cpu.toL2Bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=system.cpu.toL2Bus.snoop_filter&#10;snoop_response_latency=1&#10;system=system&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M651,-163C651,-163 887,-163 887,-163 893,-163 899,-169 899,-175 899,-175 899,-242 899,-242 899,-248 893,-254 887,-254 887,-254 651,-254 651,-254 645,-254 639,-248 639,-242 639,-242 639,-175 639,-175 639,-169 645,-163 651,-163"/>
<text text-anchor="middle" x="769" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">toL2Bus </text>
<text text-anchor="middle" x="769" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust104" class="cluster">
<title>cluster_system_cpu_l2cache</title>
<g id="a_clust104"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=16&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=20&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;power_model=&#10;power_state=system.cpu.l2cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu.l2cache.replacement_policy&#10;&#13;esponse_latency=20&#10;sequential_access=false&#10;size=2097152&#10;system=system&#10;tag_latency=20&#10;tags=system.cpu.l2cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1086,-32C1086,-32 1248,-32 1248,-32 1254,-32 1260,-38 1260,-44 1260,-44 1260,-111 1260,-111 1260,-117 1254,-123 1248,-123 1248,-123 1086,-123 1086,-123 1080,-123 1074,-117 1074,-111 1074,-111 1074,-44 1074,-44 1074,-38 1080,-32 1086,-32"/>
<text text-anchor="middle" x="1167" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">l2cache </text>
<text text-anchor="middle" x="1167" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust110" class="cluster">
<title>cluster_system_cpu_interrupts</title>
<g id="a_clust110"><a xlink:title="clk_domain=system.cpu.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M342,-163C342,-163 619,-163 619,-163 625,-163 631,-169 631,-175 631,-175 631,-242 631,-242 631,-248 625,-254 619,-254 619,-254 342,-254 342,-254 336,-254 330,-248 330,-242 330,-242 330,-175 330,-175 330,-169 336,-163 342,-163"/>
<text text-anchor="middle" x="480.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="480.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust116" class="cluster">
<title>cluster_system_membus</title>
<g id="a_clust116"><a xlink:title="clk_domain=system.clk_domain&#10;eventq_index=0&#10;forward_latency=4&#10;frontend_latency=3&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=true&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.membus.power_state&#10;&#13;esponse_latency=2&#10;snoop_filter=system.membus.snoop_filter&#10;snoop_response_latency=4&#10;system=system&#10;use_default_range=false&#10;width=16">
<path fill="#6f798c" stroke="#000000" d="M389,-400C389,-400 625,-400 625,-400 631,-400 637,-406 637,-412 637,-412 637,-479 637,-479 637,-485 631,-491 625,-491 625,-491 389,-491 389,-491 383,-491 377,-485 377,-479 377,-479 377,-412 377,-412 377,-406 383,-400 389,-400"/>
<text text-anchor="middle" x="507" y="-475.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="507" y="-460.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust119" class="cluster">
<title>cluster_system_l3</title>
<g id="a_clust119"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=24&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=system.l3.compressor&#10;data_latency=20&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=512&#10;power_model=&#10;power_state=system.l3.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.l3.replacement_policy&#10;&#13;esponse_latency=20&#10;sequential_access=false&#10;size=6291456&#10;system=system&#10;tag_latency=20&#10;tags=system.l3.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=256&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1293,-163C1293,-163 1455,-163 1455,-163 1461,-163 1467,-169 1467,-175 1467,-175 1467,-242 1467,-242 1467,-248 1461,-254 1455,-254 1455,-254 1293,-254 1293,-254 1287,-254 1281,-248 1281,-242 1281,-242 1281,-175 1281,-175 1281,-169 1287,-163 1293,-163"/>
<text text-anchor="middle" x="1374" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">l3 </text>
<text text-anchor="middle" x="1374" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: L3Cache</text>
</a>
</g>
</g>
<g id="clust128" class="cluster">
<title>cluster_system_tol3bus</title>
<g id="a_clust128"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.tol3bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=system.tol3bus.snoop_filter&#10;snoop_response_latency=1&#10;system=system&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M1231,-400C1231,-400 1467,-400 1467,-400 1473,-400 1479,-406 1479,-412 1479,-412 1479,-479 1479,-479 1479,-485 1473,-491 1467,-491 1467,-491 1231,-491 1231,-491 1225,-491 1219,-485 1219,-479 1219,-479 1219,-412 1219,-412 1219,-406 1225,-400 1231,-400"/>
<text text-anchor="middle" x="1349" y="-475.8" font-family="Arial" font-size="14.00" fill="#000000">tol3bus </text>
<text text-anchor="middle" x="1349" y="-460.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust131" class="cluster">
<title>cluster_system_mem_ctrls</title>
<g id="a_clust131"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M36,-163C36,-163 96,-163 96,-163 102,-163 108,-169 108,-175 108,-175 108,-242 108,-242 108,-248 102,-254 96,-254 96,-254 36,-254 36,-254 30,-254 24,-248 24,-242 24,-242 24,-175 24,-175 24,-169 30,-163 36,-163"/>
<text text-anchor="middle" x="66" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls </text>
<text text-anchor="middle" x="66" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<!-- system_system_port -->
<g id="node1" class="node">
<title>system_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M541.5,-539.5C541.5,-539.5 608.5,-539.5 608.5,-539.5 614.5,-539.5 620.5,-545.5 620.5,-551.5 620.5,-551.5 620.5,-563.5 620.5,-563.5 620.5,-569.5 614.5,-575.5 608.5,-575.5 608.5,-575.5 541.5,-575.5 541.5,-575.5 535.5,-575.5 529.5,-569.5 529.5,-563.5 529.5,-563.5 529.5,-551.5 529.5,-551.5 529.5,-545.5 535.5,-539.5 541.5,-539.5"/>
<text text-anchor="middle" x="575" y="-553.8" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- system_membus_cpu_side_ports -->
<g id="node21" class="node">
<title>system_membus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M533,-408.5C533,-408.5 617,-408.5 617,-408.5 623,-408.5 629,-414.5 629,-420.5 629,-420.5 629,-432.5 629,-432.5 629,-438.5 623,-444.5 617,-444.5 617,-444.5 533,-444.5 533,-444.5 527,-444.5 521,-438.5 521,-432.5 521,-432.5 521,-420.5 521,-420.5 521,-414.5 527,-408.5 533,-408.5"/>
<text text-anchor="middle" x="575" y="-422.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_system_port&#45;&gt;system_membus_cpu_side_ports -->
<g id="edge1" class="edge">
<title>system_system_port&#45;&gt;system_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M575,-539.37C575,-517.78 575,-480.41 575,-454.85"/>
<polygon fill="black" stroke="black" points="578.5,-454.7 575,-444.7 571.5,-454.7 578.5,-454.7"/>
</g>
<!-- system_cpu_icache_port -->
<g id="node2" class="node">
<title>system_cpu_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M246,-171.5C246,-171.5 308,-171.5 308,-171.5 314,-171.5 320,-177.5 320,-183.5 320,-183.5 320,-195.5 320,-195.5 320,-201.5 314,-207.5 308,-207.5 308,-207.5 246,-207.5 246,-207.5 240,-207.5 234,-201.5 234,-195.5 234,-195.5 234,-183.5 234,-183.5 234,-177.5 240,-171.5 246,-171.5"/>
<text text-anchor="middle" x="277" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu_icache_cpu_side -->
<g id="node6" class="node">
<title>system_cpu_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M415.5,-40.5C415.5,-40.5 462.5,-40.5 462.5,-40.5 468.5,-40.5 474.5,-46.5 474.5,-52.5 474.5,-52.5 474.5,-64.5 474.5,-64.5 474.5,-70.5 468.5,-76.5 462.5,-76.5 462.5,-76.5 415.5,-76.5 415.5,-76.5 409.5,-76.5 403.5,-70.5 403.5,-64.5 403.5,-64.5 403.5,-52.5 403.5,-52.5 403.5,-46.5 409.5,-40.5 415.5,-40.5"/>
<text text-anchor="middle" x="439" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_icache_port&#45;&gt;system_cpu_icache_cpu_side -->
<g id="edge2" class="edge">
<title>system_cpu_icache_port&#45;&gt;system_cpu_icache_cpu_side</title>
<path fill="none" stroke="black" d="M296.86,-171.34C305.71,-163.78 316.3,-154.86 326,-147 353.47,-124.75 385.38,-100.15 408.26,-82.72"/>
<polygon fill="black" stroke="black" points="410.42,-85.48 416.26,-76.64 406.18,-79.91 410.42,-85.48"/>
</g>
<!-- system_cpu_dcache_port -->
<g id="node3" class="node">
<title>system_cpu_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M136.5,-171.5C136.5,-171.5 203.5,-171.5 203.5,-171.5 209.5,-171.5 215.5,-177.5 215.5,-183.5 215.5,-183.5 215.5,-195.5 215.5,-195.5 215.5,-201.5 209.5,-207.5 203.5,-207.5 203.5,-207.5 136.5,-207.5 136.5,-207.5 130.5,-207.5 124.5,-201.5 124.5,-195.5 124.5,-195.5 124.5,-183.5 124.5,-183.5 124.5,-177.5 130.5,-171.5 136.5,-171.5"/>
<text text-anchor="middle" x="170" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu_dcache_cpu_side -->
<g id="node8" class="node">
<title>system_cpu_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M183.5,-40.5C183.5,-40.5 230.5,-40.5 230.5,-40.5 236.5,-40.5 242.5,-46.5 242.5,-52.5 242.5,-52.5 242.5,-64.5 242.5,-64.5 242.5,-70.5 236.5,-76.5 230.5,-76.5 230.5,-76.5 183.5,-76.5 183.5,-76.5 177.5,-76.5 171.5,-70.5 171.5,-64.5 171.5,-64.5 171.5,-52.5 171.5,-52.5 171.5,-46.5 177.5,-40.5 183.5,-40.5"/>
<text text-anchor="middle" x="207" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_dcache_port&#45;&gt;system_cpu_dcache_cpu_side -->
<g id="edge3" class="edge">
<title>system_cpu_dcache_port&#45;&gt;system_cpu_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M174.91,-171.37C181.13,-149.68 191.92,-112.08 199.25,-86.51"/>
<polygon fill="black" stroke="black" points="202.67,-87.28 202.07,-76.7 195.94,-85.35 202.67,-87.28"/>
</g>
<!-- system_cpu_mmu_itb_walker_port -->
<g id="node4" class="node">
<title>system_cpu_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M943,-171.5C943,-171.5 973,-171.5 973,-171.5 979,-171.5 985,-177.5 985,-183.5 985,-183.5 985,-195.5 985,-195.5 985,-201.5 979,-207.5 973,-207.5 973,-207.5 943,-207.5 943,-207.5 937,-207.5 931,-201.5 931,-195.5 931,-195.5 931,-183.5 931,-183.5 931,-177.5 937,-171.5 943,-171.5"/>
<text text-anchor="middle" x="958" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu_itb_walker_cache_cpu_side -->
<g id="node10" class="node">
<title>system_cpu_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M776.5,-40.5C776.5,-40.5 823.5,-40.5 823.5,-40.5 829.5,-40.5 835.5,-46.5 835.5,-52.5 835.5,-52.5 835.5,-64.5 835.5,-64.5 835.5,-70.5 829.5,-76.5 823.5,-76.5 823.5,-76.5 776.5,-76.5 776.5,-76.5 770.5,-76.5 764.5,-70.5 764.5,-64.5 764.5,-64.5 764.5,-52.5 764.5,-52.5 764.5,-46.5 770.5,-40.5 776.5,-40.5"/>
<text text-anchor="middle" x="800" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_mmu_itb_walker_port&#45;&gt;system_cpu_itb_walker_cache_cpu_side -->
<g id="edge4" class="edge">
<title>system_cpu_mmu_itb_walker_port&#45;&gt;system_cpu_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M936.01,-171.44C926.03,-163.83 914.02,-154.82 903,-147 887.32,-135.87 882.03,-134.99 867,-123 851.85,-110.92 836.07,-96.08 823.63,-83.79"/>
<polygon fill="black" stroke="black" points="825.89,-81.11 816.35,-76.52 820.95,-86.06 825.89,-81.11"/>
</g>
<!-- system_cpu_mmu_dtb_walker_port -->
<g id="node5" class="node">
<title>system_cpu_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M1118,-171.5C1118,-171.5 1148,-171.5 1148,-171.5 1154,-171.5 1160,-177.5 1160,-183.5 1160,-183.5 1160,-195.5 1160,-195.5 1160,-201.5 1154,-207.5 1148,-207.5 1148,-207.5 1118,-207.5 1118,-207.5 1112,-207.5 1106,-201.5 1106,-195.5 1106,-195.5 1106,-183.5 1106,-183.5 1106,-177.5 1112,-171.5 1118,-171.5"/>
<text text-anchor="middle" x="1133" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu_dtb_walker_cache_cpu_side -->
<g id="node12" class="node">
<title>system_cpu_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M989.5,-40.5C989.5,-40.5 1036.5,-40.5 1036.5,-40.5 1042.5,-40.5 1048.5,-46.5 1048.5,-52.5 1048.5,-52.5 1048.5,-64.5 1048.5,-64.5 1048.5,-70.5 1042.5,-76.5 1036.5,-76.5 1036.5,-76.5 989.5,-76.5 989.5,-76.5 983.5,-76.5 977.5,-70.5 977.5,-64.5 977.5,-64.5 977.5,-52.5 977.5,-52.5 977.5,-46.5 983.5,-40.5 989.5,-40.5"/>
<text text-anchor="middle" x="1013" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_mmu_dtb_walker_port&#45;&gt;system_cpu_dtb_walker_cache_cpu_side -->
<g id="edge5" class="edge">
<title>system_cpu_mmu_dtb_walker_port&#45;&gt;system_cpu_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M1116.26,-171.42C1103.47,-158.29 1085.47,-139.64 1070,-123 1058.28,-110.39 1045.46,-96.15 1034.95,-84.35"/>
<polygon fill="black" stroke="black" points="1037.34,-81.77 1028.08,-76.62 1032.11,-86.42 1037.34,-81.77"/>
</g>
<!-- system_cpu_icache_mem_side -->
<g id="node7" class="node">
<title>system_cpu_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M505,-40.5C505,-40.5 561,-40.5 561,-40.5 567,-40.5 573,-46.5 573,-52.5 573,-52.5 573,-64.5 573,-64.5 573,-70.5 567,-76.5 561,-76.5 561,-76.5 505,-76.5 505,-76.5 499,-76.5 493,-70.5 493,-64.5 493,-64.5 493,-52.5 493,-52.5 493,-46.5 499,-40.5 505,-40.5"/>
<text text-anchor="middle" x="533" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_dcache_mem_side -->
<g id="node9" class="node">
<title>system_cpu_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M273,-40.5C273,-40.5 329,-40.5 329,-40.5 335,-40.5 341,-46.5 341,-52.5 341,-52.5 341,-64.5 341,-64.5 341,-70.5 335,-76.5 329,-76.5 329,-76.5 273,-76.5 273,-76.5 267,-76.5 261,-70.5 261,-64.5 261,-64.5 261,-52.5 261,-52.5 261,-46.5 267,-40.5 273,-40.5"/>
<text text-anchor="middle" x="301" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_itb_walker_cache_mem_side -->
<g id="node11" class="node">
<title>system_cpu_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M678,-40.5C678,-40.5 734,-40.5 734,-40.5 740,-40.5 746,-46.5 746,-52.5 746,-52.5 746,-64.5 746,-64.5 746,-70.5 740,-76.5 734,-76.5 734,-76.5 678,-76.5 678,-76.5 672,-76.5 666,-70.5 666,-64.5 666,-64.5 666,-52.5 666,-52.5 666,-46.5 672,-40.5 678,-40.5"/>
<text text-anchor="middle" x="706" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_dtb_walker_cache_mem_side -->
<g id="node13" class="node">
<title>system_cpu_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M891,-40.5C891,-40.5 947,-40.5 947,-40.5 953,-40.5 959,-46.5 959,-52.5 959,-52.5 959,-64.5 959,-64.5 959,-70.5 953,-76.5 947,-76.5 947,-76.5 891,-76.5 891,-76.5 885,-76.5 879,-70.5 879,-64.5 879,-64.5 879,-52.5 879,-52.5 879,-46.5 885,-40.5 891,-40.5"/>
<text text-anchor="middle" x="919" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_toL2Bus_cpu_side_ports -->
<g id="node14" class="node">
<title>system_cpu_toL2Bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M659,-171.5C659,-171.5 743,-171.5 743,-171.5 749,-171.5 755,-177.5 755,-183.5 755,-183.5 755,-195.5 755,-195.5 755,-201.5 749,-207.5 743,-207.5 743,-207.5 659,-207.5 659,-207.5 653,-207.5 647,-201.5 647,-195.5 647,-195.5 647,-183.5 647,-183.5 647,-177.5 653,-171.5 659,-171.5"/>
<text text-anchor="middle" x="701" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_cpu_toL2Bus_cpu_side_ports&#45;&gt;system_cpu_icache_mem_side -->
<g id="edge6" class="edge">
<title>system_cpu_toL2Bus_cpu_side_ports&#45;&gt;system_cpu_icache_mem_side</title>
<path fill="none" stroke="black" d="M670.69,-165.23C637.51,-139.75 585.07,-99.48 555.4,-76.7"/>
<polygon fill="black" stroke="black" points="668.63,-168.06 678.69,-171.37 672.89,-162.5 668.63,-168.06"/>
</g>
<!-- system_cpu_toL2Bus_cpu_side_ports&#45;&gt;system_cpu_dcache_mem_side -->
<g id="edge7" class="edge">
<title>system_cpu_toL2Bus_cpu_side_ports&#45;&gt;system_cpu_dcache_mem_side</title>
<path fill="none" stroke="black" d="M671.16,-165.63C660.33,-158.47 647.63,-151.32 635,-147 531.9,-111.72 493.13,-161 391,-123 363.22,-112.66 336.09,-91.56 319,-76.53"/>
<polygon fill="black" stroke="black" points="669.2,-168.53 679.42,-171.32 673.17,-162.77 669.2,-168.53"/>
</g>
<!-- system_cpu_toL2Bus_cpu_side_ports&#45;&gt;system_cpu_itb_walker_cache_mem_side -->
<g id="edge8" class="edge">
<title>system_cpu_toL2Bus_cpu_side_ports&#45;&gt;system_cpu_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M702.06,-161.23C703.05,-135.7 704.5,-98.32 705.33,-76.7"/>
<polygon fill="black" stroke="black" points="698.55,-161.24 701.66,-171.37 705.55,-161.51 698.55,-161.24"/>
</g>
<!-- system_cpu_toL2Bus_cpu_side_ports&#45;&gt;system_cpu_dtb_walker_cache_mem_side -->
<g id="edge9" class="edge">
<title>system_cpu_toL2Bus_cpu_side_ports&#45;&gt;system_cpu_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M731.69,-165.59C741.63,-158.92 752.95,-152.07 764,-147 799.29,-130.8 814,-141.75 848,-123 869.87,-110.94 890.64,-91.02 904,-76.7"/>
<polygon fill="black" stroke="black" points="729.59,-162.79 723.36,-171.36 733.57,-168.55 729.59,-162.79"/>
</g>
<!-- system_cpu_toL2Bus_mem_side_ports -->
<g id="node15" class="node">
<title>system_cpu_toL2Bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M785,-171.5C785,-171.5 879,-171.5 879,-171.5 885,-171.5 891,-177.5 891,-183.5 891,-183.5 891,-195.5 891,-195.5 891,-201.5 885,-207.5 879,-207.5 879,-207.5 785,-207.5 785,-207.5 779,-207.5 773,-201.5 773,-195.5 773,-195.5 773,-183.5 773,-183.5 773,-177.5 779,-171.5 785,-171.5"/>
<text text-anchor="middle" x="832" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_cpu_l2cache_cpu_side -->
<g id="node16" class="node">
<title>system_cpu_l2cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1094.5,-40.5C1094.5,-40.5 1141.5,-40.5 1141.5,-40.5 1147.5,-40.5 1153.5,-46.5 1153.5,-52.5 1153.5,-52.5 1153.5,-64.5 1153.5,-64.5 1153.5,-70.5 1147.5,-76.5 1141.5,-76.5 1141.5,-76.5 1094.5,-76.5 1094.5,-76.5 1088.5,-76.5 1082.5,-70.5 1082.5,-64.5 1082.5,-64.5 1082.5,-52.5 1082.5,-52.5 1082.5,-46.5 1088.5,-40.5 1094.5,-40.5"/>
<text text-anchor="middle" x="1118" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_toL2Bus_mem_side_ports&#45;&gt;system_cpu_l2cache_cpu_side -->
<g id="edge10" class="edge">
<title>system_cpu_toL2Bus_mem_side_ports&#45;&gt;system_cpu_l2cache_cpu_side</title>
<path fill="none" stroke="black" d="M862.56,-171.35C878.86,-162.87 899.53,-153.16 919,-147 980.03,-127.7 1004.93,-153.87 1061,-123 1077.29,-114.03 1091.3,-98.59 1101.36,-85.19"/>
<polygon fill="black" stroke="black" points="1104.42,-86.93 1107.39,-76.76 1098.72,-82.86 1104.42,-86.93"/>
</g>
<!-- system_cpu_l2cache_mem_side -->
<g id="node17" class="node">
<title>system_cpu_l2cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1184,-40.5C1184,-40.5 1240,-40.5 1240,-40.5 1246,-40.5 1252,-46.5 1252,-52.5 1252,-52.5 1252,-64.5 1252,-64.5 1252,-70.5 1246,-76.5 1240,-76.5 1240,-76.5 1184,-76.5 1184,-76.5 1178,-76.5 1172,-70.5 1172,-64.5 1172,-64.5 1172,-52.5 1172,-52.5 1172,-46.5 1178,-40.5 1184,-40.5"/>
<text text-anchor="middle" x="1212" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_interrupts_int_requestor -->
<g id="node18" class="node">
<title>system_cpu_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M539.5,-171.5C539.5,-171.5 610.5,-171.5 610.5,-171.5 616.5,-171.5 622.5,-177.5 622.5,-183.5 622.5,-183.5 622.5,-195.5 622.5,-195.5 622.5,-201.5 616.5,-207.5 610.5,-207.5 610.5,-207.5 539.5,-207.5 539.5,-207.5 533.5,-207.5 527.5,-201.5 527.5,-195.5 527.5,-195.5 527.5,-183.5 527.5,-183.5 527.5,-177.5 533.5,-171.5 539.5,-171.5"/>
<text text-anchor="middle" x="575" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu_interrupts_int_responder -->
<g id="node19" class="node">
<title>system_cpu_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M422.5,-171.5C422.5,-171.5 497.5,-171.5 497.5,-171.5 503.5,-171.5 509.5,-177.5 509.5,-183.5 509.5,-183.5 509.5,-195.5 509.5,-195.5 509.5,-201.5 503.5,-207.5 497.5,-207.5 497.5,-207.5 422.5,-207.5 422.5,-207.5 416.5,-207.5 410.5,-201.5 410.5,-195.5 410.5,-195.5 410.5,-183.5 410.5,-183.5 410.5,-177.5 416.5,-171.5 422.5,-171.5"/>
<text text-anchor="middle" x="460" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu_interrupts_pio -->
<g id="node20" class="node">
<title>system_cpu_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M350,-171.5C350,-171.5 380,-171.5 380,-171.5 386,-171.5 392,-177.5 392,-183.5 392,-183.5 392,-195.5 392,-195.5 392,-201.5 386,-207.5 380,-207.5 380,-207.5 350,-207.5 350,-207.5 344,-207.5 338,-201.5 338,-195.5 338,-195.5 338,-183.5 338,-183.5 338,-177.5 344,-171.5 350,-171.5"/>
<text text-anchor="middle" x="365" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu_interrupts_int_requestor -->
<g id="edge12" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M575,-398.06C575,-349.15 575,-248.23 575,-207.81"/>
<polygon fill="black" stroke="black" points="571.5,-398.22 575,-408.22 578.5,-398.22 571.5,-398.22"/>
</g>
<!-- system_l3_mem_side -->
<g id="node24" class="node">
<title>system_l3_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1301,-171.5C1301,-171.5 1357,-171.5 1357,-171.5 1363,-171.5 1369,-177.5 1369,-183.5 1369,-183.5 1369,-195.5 1369,-195.5 1369,-201.5 1363,-207.5 1357,-207.5 1357,-207.5 1301,-207.5 1301,-207.5 1295,-207.5 1289,-201.5 1289,-195.5 1289,-195.5 1289,-183.5 1289,-183.5 1289,-177.5 1295,-171.5 1301,-171.5"/>
<text text-anchor="middle" x="1329" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_l3_mem_side -->
<g id="edge11" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_l3_mem_side</title>
<path fill="none" stroke="black" d="M639.74,-424.21C804.49,-420.67 1228.48,-409.87 1253,-392 1314.04,-347.52 1326.07,-247.78 1328.43,-207.68"/>
<polygon fill="black" stroke="black" points="639.19,-420.72 629.26,-424.43 639.34,-427.72 639.19,-420.72"/>
</g>
<!-- system_membus_mem_side_ports -->
<g id="node22" class="node">
<title>system_membus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M397,-408.5C397,-408.5 491,-408.5 491,-408.5 497,-408.5 503,-414.5 503,-420.5 503,-420.5 503,-432.5 503,-432.5 503,-438.5 497,-444.5 491,-444.5 491,-444.5 397,-444.5 397,-444.5 391,-444.5 385,-438.5 385,-432.5 385,-432.5 385,-420.5 385,-420.5 385,-414.5 391,-408.5 397,-408.5"/>
<text text-anchor="middle" x="444" y="-422.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu_interrupts_int_responder -->
<g id="edge14" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M445.18,-408.22C447.93,-367.82 454.8,-266.9 458.13,-217.97"/>
<polygon fill="black" stroke="black" points="461.63,-218.02 458.82,-207.81 454.65,-217.54 461.63,-218.02"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu_interrupts_pio -->
<g id="edge13" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu_interrupts_pio</title>
<path fill="none" stroke="black" d="M416.74,-408.49C411.1,-403.79 405.74,-398.24 402,-392 368.86,-336.66 364.11,-258.59 364.15,-217.78"/>
<polygon fill="black" stroke="black" points="367.65,-217.58 364.27,-207.54 360.65,-217.5 367.65,-217.58"/>
</g>
<!-- system_mem_ctrls_port -->
<g id="node27" class="node">
<title>system_mem_ctrls_port</title>
<path fill="#94918b" stroke="#000000" d="M58,-171.5C58,-171.5 88,-171.5 88,-171.5 94,-171.5 100,-177.5 100,-183.5 100,-183.5 100,-195.5 100,-195.5 100,-201.5 94,-207.5 88,-207.5 88,-207.5 58,-207.5 58,-207.5 52,-207.5 46,-201.5 46,-195.5 46,-195.5 46,-183.5 46,-183.5 46,-177.5 52,-171.5 58,-171.5"/>
<text text-anchor="middle" x="73" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls_port -->
<g id="edge15" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls_port</title>
<path fill="none" stroke="black" d="M384.66,-423.31C294.58,-419.41 131.68,-409.97 112,-392 63.14,-347.38 64.64,-261.48 69.15,-217.65"/>
<polygon fill="black" stroke="black" points="72.63,-218.05 70.3,-207.72 65.68,-217.25 72.63,-218.05"/>
</g>
<!-- system_l3_cpu_side -->
<g id="node23" class="node">
<title>system_l3_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1399.5,-171.5C1399.5,-171.5 1446.5,-171.5 1446.5,-171.5 1452.5,-171.5 1458.5,-177.5 1458.5,-183.5 1458.5,-183.5 1458.5,-195.5 1458.5,-195.5 1458.5,-201.5 1452.5,-207.5 1446.5,-207.5 1446.5,-207.5 1399.5,-207.5 1399.5,-207.5 1393.5,-207.5 1387.5,-201.5 1387.5,-195.5 1387.5,-195.5 1387.5,-183.5 1387.5,-183.5 1387.5,-177.5 1393.5,-171.5 1399.5,-171.5"/>
<text text-anchor="middle" x="1423" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_tol3bus_cpu_side_ports -->
<g id="node25" class="node">
<title>system_tol3bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M1375,-408.5C1375,-408.5 1459,-408.5 1459,-408.5 1465,-408.5 1471,-414.5 1471,-420.5 1471,-420.5 1471,-432.5 1471,-432.5 1471,-438.5 1465,-444.5 1459,-444.5 1459,-444.5 1375,-444.5 1375,-444.5 1369,-444.5 1363,-438.5 1363,-432.5 1363,-432.5 1363,-420.5 1363,-420.5 1363,-414.5 1369,-408.5 1375,-408.5"/>
<text text-anchor="middle" x="1417" y="-422.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_tol3bus_cpu_side_ports&#45;&gt;system_cpu_l2cache_mem_side -->
<g id="edge16" class="edge">
<title>system_tol3bus_cpu_side_ports&#45;&gt;system_cpu_l2cache_mem_side</title>
<path fill="none" stroke="black" d="M1463.54,-401.77C1466.45,-398.84 1469.01,-395.59 1471,-392 1523.94,-296.85 1534.49,-235.46 1471,-147 1420.77,-77.01 1311.58,-62.28 1252.28,-59.64"/>
<polygon fill="black" stroke="black" points="1461.05,-399.3 1455.69,-408.44 1465.58,-404.63 1461.05,-399.3"/>
</g>
<!-- system_tol3bus_mem_side_ports -->
<g id="node26" class="node">
<title>system_tol3bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M1239,-408.5C1239,-408.5 1333,-408.5 1333,-408.5 1339,-408.5 1345,-414.5 1345,-420.5 1345,-420.5 1345,-432.5 1345,-432.5 1345,-438.5 1339,-444.5 1333,-444.5 1333,-444.5 1239,-444.5 1239,-444.5 1233,-444.5 1227,-438.5 1227,-432.5 1227,-432.5 1227,-420.5 1227,-420.5 1227,-414.5 1233,-408.5 1239,-408.5"/>
<text text-anchor="middle" x="1286" y="-422.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_tol3bus_mem_side_ports&#45;&gt;system_l3_cpu_side -->
<g id="edge17" class="edge">
<title>system_tol3bus_mem_side_ports&#45;&gt;system_l3_cpu_side</title>
<path fill="none" stroke="black" d="M1330.9,-408.39C1338.59,-405.54 1346.51,-402.65 1354,-400 1364.6,-396.25 1370.47,-400.35 1378,-392 1422.19,-343.05 1426.11,-260.38 1424.81,-217.75"/>
<polygon fill="black" stroke="black" points="1428.3,-217.41 1424.38,-207.57 1421.31,-217.71 1428.3,-217.41"/>
</g>
</g>
</svg>
