Command: /home/ICer/homework/Verilog/ch4-5/Prj_2.4/sim/script/./bsh_32 -l ../rpt/run.log
Chronologic VCS simulator copyright 1991-2018
Contains Synopsys proprietary information.
Compiler version O-2018.09-1_Full64; Runtime version O-2018.09-1_Full64;  Dec  9 23:30 2023
VCD+ Writer O-2018.09-1_Full64 Copyright (c) 1991-2018 by Synopsys Inc.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 20 ns
CPU Time:      0.780 seconds;       Data structure size:   0.0Mb
Sat Dec  9 23:30:46 2023
