m255
K3
13
cModel Technology
Z0 dC:\Users\pcons\Desktop\SOL1_MiniComputer\verilog
valu
Z1 DXx6 sv_std 3 std 0 22 F[19LRNL:5;XmIFh[XOPn1
Z2 !s100 O<?EZQ5?42O;6^]Z`LYjb2
Z3 IYW>DJLRA6J[HmWhQ[K3he0
Z4 VlUgJaHE>Tmi6iLF>OG5GE3
Z5 !s105 alu_sv_unit
S1
Z6 dC:\Users\pcons\Desktop\SOL1_MiniComputer\modelsim
Z7 w1671230350
Z8 8C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/alu.sv
Z9 FC:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/alu.sv
L0 1
Z10 OV;L;10.1b;51
r1
31
Z11 !s90 -reportprogress|300|-work|work|-sv|C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/alu.sv|
Z12 o-work work -sv -O0
Z13 !s108 1671307130.558000
Z14 !s107 C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/alu.sv|
!i10b 1
!s85 0
!s101 -O0
vclock
R1
Z15 !s100 G9XMeP62]Cd;A8060ToeK0
Z16 Ic;1aEEK`V`<zHENo[A@Jl2
Z17 VaE]<7Odcjd4@m:=2>P=K61
Z18 !s105 clock_sv_unit
S1
R6
Z19 w1670968375
Z20 8C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/clock.sv
Z21 FC:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/clock.sv
L0 1
R10
r1
31
Z22 !s90 -reportprogress|300|-work|work|-sv|C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/clock.sv|
R12
Z23 !s108 1671307130.657000
Z24 !s107 C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/clock.sv|
!i10b 1
!s85 0
!s101 -O0
vcpu_top
R1
Z25 DXx4 work 12 pa_microcode 0 22 ZFVDSdZ?VANmnMS^PR57F3
Z26 DXx4 work 15 cpu_top_sv_unit 0 22 AjJJkX5;l`]jCXC_mB6520
Z27 VMjm1O`a`]NznV9eS1I1QM3
r1
31
Z28 I`>g9Eb<Bn5[SDXO3]@dH:0
Z29 !s105 cpu_top_sv_unit
S1
R6
Z30 w1671307046
Z31 8C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/cpu_top.sv
Z32 FC:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/cpu_top.sv
L0 3
R10
Z33 !s108 1671307130.756000
Z34 !s107 C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/cpu_top.sv|
Z35 !s90 -reportprogress|300|-work|work|-sv|C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/cpu_top.sv|
R12
Z36 !s100 z;dSa?SR:1`XOQHmo:XYa3
!s85 0
!i10b 1
!s101 -O0
Xcpu_top_sv_unit
R1
R25
Z37 VAjJJkX5;l`]jCXC_mB6520
r1
31
Z38 !s100 UmXJXYK@hI=S0V]^@To=l1
Z39 IAjJJkX5;l`]jCXC_mB6520
S1
R6
R30
R31
R32
L0 1
R10
R33
R34
R35
R12
!s85 0
!i10b 1
!i103 1
!s101 -O0
vmicrocode_sequencer
R1
R25
Z40 DXx4 work 27 microcode_sequencer_sv_unit 0 22 C;m=OHAk>]mF_egknCaUS2
Z41 VV^LFo3@f=2UZ@BT<EA:_g1
r1
31
Z42 I`Mj^V:Lf?b33K<Z>359g<1
Z43 !s105 microcode_sequencer_sv_unit
S1
R6
Z44 w1671306728
Z45 8C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/microcode_sequencer.sv
Z46 FC:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/microcode_sequencer.sv
L0 3
R10
Z47 !s108 1671307130.958000
Z48 !s107 C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/microcode_sequencer.sv|
Z49 !s90 -reportprogress|300|-work|work|-sv|C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/microcode_sequencer.sv|
R12
Z50 !s100 _4LXNNAl?BIQ9lcAf0oIB3
!s85 0
!i10b 1
!s101 -O0
Xmicrocode_sequencer_sv_unit
R1
R25
Z51 VC;m=OHAk>]mF_egknCaUS2
r1
31
Z52 !s100 dU5OAR[USO9KOfh5fWeRg1
Z53 IC;m=OHAk>]mF_egknCaUS2
S1
R6
R44
R45
R46
L0 1
R10
R47
R48
R49
R12
!s85 0
!i10b 1
!i103 1
!s101 -O0
Xpa_microcode
R1
Z54 !s100 A3B419jd[gY;QPRk9U1kg2
Z55 IZFVDSdZ?VANmnMS^PR57F3
Z56 VZFVDSdZ?VANmnMS^PR57F3
S1
R6
Z57 w1671304656
Z58 8C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/pa_microcode.sv
Z59 FC:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/pa_microcode.sv
L0 1
R10
r1
31
Z60 !s90 -reportprogress|300|-work|work|-sv|C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/pa_microcode.sv|
R12
!i10b 1
!s85 0
Z61 !s108 1671307131.076000
Z62 !s107 C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/pa_microcode.sv|
!s101 -O0
vtestbench
R1
R25
!i10b 1
Z63 !s100 @<MC5a_3jjcM?43nPP5;H3
Z64 IWl^1Y4]RZf?PFC;hBl29;3
Z65 VhGfW:390DM[oDMzegDH9`2
Z66 !s105 testbench_sv_unit
S1
R6
Z67 w1671302350
Z68 8C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/testbench.sv
Z69 FC:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/testbench.sv
L0 1
R10
r1
!s85 0
31
!s108 1671307131.278000
!s107 C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/testbench.sv|
Z70 !s90 -reportprogress|300|-work|work|-sv|C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/testbench.sv|
!s101 -O0
R12
