// Seed: 3750305183
module module_0;
  wor id_1, id_2;
  wire id_3;
  id_4 :
  assert property (@(posedge id_4) 1) if (id_1) id_4 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_8;
  module_0(); id_9(
      id_5
  );
  wire id_10;
  assign id_10 = id_4 == 1 + id_1;
endmodule
