# 4-Bit Synchronous Up Counter

SystemVerilog implementation with testbench using EDAplayground.

## Features
- 4-bit synchronous counter (0-15)
- Active-low synchronous reset
- Enable-gated increment  
- 100MHz clock

## Verification Results
![Waveform](ss3.jpg)
