ARM GAS  C:\msys64\tmp\cchtDhTg.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 6
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"system_stm32f4xx.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "system_stm32f4xx.c"
  20              		.global	SystemCoreClock
  21              		.section	.data.SystemCoreClock,"aw"
  22              		.align	2
  25              	SystemCoreClock:
  26 0000 0024F400 		.word	16000000
  27              		.global	AHBPrescTable
  28              		.section	.rodata.AHBPrescTable,"a"
  29              		.align	2
  32              	AHBPrescTable:
  33 0000 00000000 		.ascii	"\000\000\000\000\000\000\000\000\001\002\003\004\006"
  33      00000000 
  33      01020304 
  33      06
  34 000d 070809   		.ascii	"\007\010\011"
  35              		.global	APBPrescTable
  36              		.section	.rodata.APBPrescTable,"a"
  37              		.align	2
  40              	APBPrescTable:
  41 0000 00000000 		.ascii	"\000\000\000\000\001\002\003\004"
  41      01020304 
  42              		.section	.text.SystemInit,"ax",%progbits
  43              		.align	1
  44              		.global	SystemInit
  45              		.syntax unified
  46              		.thumb
  47              		.thumb_func
  49              	SystemInit:
  50              	.LFB0:
   1:system_stm32f4xx.c **** /**
   2:system_stm32f4xx.c ****   ******************************************************************************
   3:system_stm32f4xx.c ****   * @file    system_stm32f4xx.c
   4:system_stm32f4xx.c ****   * @author  MCD Application Team
   5:system_stm32f4xx.c ****   * @brief   CMSIS Cortex-M4 Device Peripheral Access Layer System Source File.
   6:system_stm32f4xx.c ****   *
   7:system_stm32f4xx.c ****   *   This file provides two functions and one global variable to be called from 
   8:system_stm32f4xx.c ****   *   user application:
   9:system_stm32f4xx.c ****   *      - SystemInit(): This function is called at startup just after reset and 
  10:system_stm32f4xx.c ****   *                      before branch to main program. This call is made inside
ARM GAS  C:\msys64\tmp\cchtDhTg.s 			page 2


  11:system_stm32f4xx.c ****   *                      the "startup_stm32f4xx.s" file.
  12:system_stm32f4xx.c ****   *
  13:system_stm32f4xx.c ****   *      - SystemCoreClock variable: Contains the core clock (HCLK), it can be used
  14:system_stm32f4xx.c ****   *                                  by the user application to setup the SysTick 
  15:system_stm32f4xx.c ****   *                                  timer or configure other parameters.
  16:system_stm32f4xx.c ****   *                                     
  17:system_stm32f4xx.c ****   *      - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must
  18:system_stm32f4xx.c ****   *                                 be called whenever the core clock is changed
  19:system_stm32f4xx.c ****   *                                 during program execution.
  20:system_stm32f4xx.c ****   *
  21:system_stm32f4xx.c ****   *
  22:system_stm32f4xx.c ****   ******************************************************************************
  23:system_stm32f4xx.c ****   * @attention
  24:system_stm32f4xx.c ****   *
  25:system_stm32f4xx.c ****   * Copyright (c) 2017 STMicroelectronics.
  26:system_stm32f4xx.c ****   * All rights reserved.
  27:system_stm32f4xx.c ****   *
  28:system_stm32f4xx.c ****   * This software is licensed under terms that can be found in the LICENSE file
  29:system_stm32f4xx.c ****   * in the root directory of this software component.
  30:system_stm32f4xx.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  31:system_stm32f4xx.c ****   *
  32:system_stm32f4xx.c ****   ******************************************************************************
  33:system_stm32f4xx.c ****   */
  34:system_stm32f4xx.c **** 
  35:system_stm32f4xx.c **** /** @addtogroup CMSIS
  36:system_stm32f4xx.c ****   * @{
  37:system_stm32f4xx.c ****   */
  38:system_stm32f4xx.c **** 
  39:system_stm32f4xx.c **** /** @addtogroup stm32f4xx_system
  40:system_stm32f4xx.c ****   * @{
  41:system_stm32f4xx.c ****   */  
  42:system_stm32f4xx.c ****   
  43:system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_Includes
  44:system_stm32f4xx.c ****   * @{
  45:system_stm32f4xx.c ****   */
  46:system_stm32f4xx.c **** 
  47:system_stm32f4xx.c **** 
  48:system_stm32f4xx.c **** #include "include/stm32f4xx.h"
  49:system_stm32f4xx.c **** 
  50:system_stm32f4xx.c **** #if !defined  (HSE_VALUE) 
  51:system_stm32f4xx.c ****   #define HSE_VALUE    ((uint32_t)25000000) /*!< Default value of the External oscillator in Hz */
  52:system_stm32f4xx.c **** #endif /* HSE_VALUE */
  53:system_stm32f4xx.c **** 
  54:system_stm32f4xx.c **** #if !defined  (HSI_VALUE)
  55:system_stm32f4xx.c ****   #define HSI_VALUE    ((uint32_t)16000000) /*!< Value of the Internal oscillator in Hz*/
  56:system_stm32f4xx.c **** #endif /* HSI_VALUE */
  57:system_stm32f4xx.c **** 
  58:system_stm32f4xx.c **** /**
  59:system_stm32f4xx.c ****   * @}
  60:system_stm32f4xx.c ****   */
  61:system_stm32f4xx.c **** 
  62:system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_TypesDefinitions
  63:system_stm32f4xx.c ****   * @{
  64:system_stm32f4xx.c ****   */
  65:system_stm32f4xx.c **** 
  66:system_stm32f4xx.c **** /**
  67:system_stm32f4xx.c ****   * @}
ARM GAS  C:\msys64\tmp\cchtDhTg.s 			page 3


  68:system_stm32f4xx.c ****   */
  69:system_stm32f4xx.c **** 
  70:system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_Defines
  71:system_stm32f4xx.c ****   * @{
  72:system_stm32f4xx.c ****   */
  73:system_stm32f4xx.c **** 
  74:system_stm32f4xx.c **** /************************* Miscellaneous Configuration ************************/
  75:system_stm32f4xx.c **** /*!< Uncomment the following line if you need to use external SRAM or SDRAM as data memory  */
  76:system_stm32f4xx.c **** #if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)\
  77:system_stm32f4xx.c ****  || defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx)\
  78:system_stm32f4xx.c ****  || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx)
  79:system_stm32f4xx.c **** /* #define DATA_IN_ExtSRAM */
  80:system_stm32f4xx.c **** #endif /* STM32F40xxx || STM32F41xxx || STM32F42xxx || STM32F43xxx || STM32F469xx || STM32F479xx ||
  81:system_stm32f4xx.c ****           STM32F412Zx || STM32F412Vx */
  82:system_stm32f4xx.c ****  
  83:system_stm32f4xx.c **** #if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx)\
  84:system_stm32f4xx.c ****  || defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)
  85:system_stm32f4xx.c **** /* #define DATA_IN_ExtSDRAM */
  86:system_stm32f4xx.c **** #endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F446xx || STM32F469xx ||
  87:system_stm32f4xx.c ****           STM32F479xx */
  88:system_stm32f4xx.c **** 
  89:system_stm32f4xx.c **** /* Note: Following vector table addresses must be defined in line with linker
  90:system_stm32f4xx.c ****          configuration. */
  91:system_stm32f4xx.c **** /*!< Uncomment the following line if you need to relocate the vector table
  92:system_stm32f4xx.c ****      anywhere in Flash or Sram, else the vector table is kept at the automatic
  93:system_stm32f4xx.c ****      remap of boot address selected */
  94:system_stm32f4xx.c **** /* #define USER_VECT_TAB_ADDRESS */
  95:system_stm32f4xx.c **** 
  96:system_stm32f4xx.c **** #if defined(USER_VECT_TAB_ADDRESS)
  97:system_stm32f4xx.c **** /*!< Uncomment the following line if you need to relocate your vector Table
  98:system_stm32f4xx.c ****      in Sram else user remap will be done in Flash. */
  99:system_stm32f4xx.c **** /* #define VECT_TAB_SRAM */
 100:system_stm32f4xx.c **** #if defined(VECT_TAB_SRAM)
 101:system_stm32f4xx.c **** #define VECT_TAB_BASE_ADDRESS   SRAM_BASE       /*!< Vector Table base address field.
 102:system_stm32f4xx.c ****                                                      This value must be a multiple of 0x200. */
 103:system_stm32f4xx.c **** #else
 104:system_stm32f4xx.c **** #define VECT_TAB_BASE_ADDRESS   FLASH_BASE      /*!< Vector Table base address field.
 105:system_stm32f4xx.c ****                                                      This value must be a multiple of 0x200. */
 106:system_stm32f4xx.c **** #endif /* VECT_TAB_SRAM */
 107:system_stm32f4xx.c **** #if !defined(VECT_TAB_OFFSET)
 108:system_stm32f4xx.c **** #define VECT_TAB_OFFSET         0x00000000U     /*!< Vector Table offset field.
 109:system_stm32f4xx.c ****                                                      This value must be a multiple of 0x200. */
 110:system_stm32f4xx.c **** #endif /* VECT_TAB_OFFSET */
 111:system_stm32f4xx.c **** #endif /* USER_VECT_TAB_ADDRESS */
 112:system_stm32f4xx.c **** /******************************************************************************/
 113:system_stm32f4xx.c **** 
 114:system_stm32f4xx.c **** /**
 115:system_stm32f4xx.c ****   * @}
 116:system_stm32f4xx.c ****   */
 117:system_stm32f4xx.c **** 
 118:system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_Macros
 119:system_stm32f4xx.c ****   * @{
 120:system_stm32f4xx.c ****   */
 121:system_stm32f4xx.c **** 
 122:system_stm32f4xx.c **** /**
 123:system_stm32f4xx.c ****   * @}
 124:system_stm32f4xx.c ****   */
ARM GAS  C:\msys64\tmp\cchtDhTg.s 			page 4


 125:system_stm32f4xx.c **** 
 126:system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_Variables
 127:system_stm32f4xx.c ****   * @{
 128:system_stm32f4xx.c ****   */
 129:system_stm32f4xx.c ****   /* This variable is updated in three ways:
 130:system_stm32f4xx.c ****       1) by calling CMSIS function SystemCoreClockUpdate()
 131:system_stm32f4xx.c ****       2) by calling HAL API function HAL_RCC_GetHCLKFreq()
 132:system_stm32f4xx.c ****       3) each time HAL_RCC_ClockConfig() is called to configure the system clock frequency 
 133:system_stm32f4xx.c ****          Note: If you use this function to configure the system clock; then there
 134:system_stm32f4xx.c ****                is no need to call the 2 first functions listed above, since SystemCoreClock
 135:system_stm32f4xx.c ****                variable is updated automatically.
 136:system_stm32f4xx.c ****   */
 137:system_stm32f4xx.c **** uint32_t SystemCoreClock = 16000000;
 138:system_stm32f4xx.c **** const uint8_t AHBPrescTable[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};
 139:system_stm32f4xx.c **** const uint8_t APBPrescTable[8]  = {0, 0, 0, 0, 1, 2, 3, 4};
 140:system_stm32f4xx.c **** /**
 141:system_stm32f4xx.c ****   * @}
 142:system_stm32f4xx.c ****   */
 143:system_stm32f4xx.c **** 
 144:system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_FunctionPrototypes
 145:system_stm32f4xx.c ****   * @{
 146:system_stm32f4xx.c ****   */
 147:system_stm32f4xx.c **** 
 148:system_stm32f4xx.c **** #if defined (DATA_IN_ExtSRAM) || defined (DATA_IN_ExtSDRAM)
 149:system_stm32f4xx.c ****   static void SystemInit_ExtMemCtl(void); 
 150:system_stm32f4xx.c **** #endif /* DATA_IN_ExtSRAM || DATA_IN_ExtSDRAM */
 151:system_stm32f4xx.c **** 
 152:system_stm32f4xx.c **** /**
 153:system_stm32f4xx.c ****   * @}
 154:system_stm32f4xx.c ****   */
 155:system_stm32f4xx.c **** 
 156:system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_Functions
 157:system_stm32f4xx.c ****   * @{
 158:system_stm32f4xx.c ****   */
 159:system_stm32f4xx.c **** 
 160:system_stm32f4xx.c **** /**
 161:system_stm32f4xx.c ****   * @brief  Setup the microcontroller system
 162:system_stm32f4xx.c ****   *         Initialize the FPU setting, vector table location and External memory 
 163:system_stm32f4xx.c ****   *         configuration.
 164:system_stm32f4xx.c ****   * @param  None
 165:system_stm32f4xx.c ****   * @retval None
 166:system_stm32f4xx.c ****   */
 167:system_stm32f4xx.c **** void SystemInit(void)
 168:system_stm32f4xx.c **** {
  51              		.loc 1 168 1
  52              		.cfi_startproc
  53              		@ args = 0, pretend = 0, frame = 0
  54              		@ frame_needed = 1, uses_anonymous_args = 0
  55              		@ link register save eliminated.
  56 0000 80B4     		push	{r7}
  57              	.LCFI0:
  58              		.cfi_def_cfa_offset 4
  59              		.cfi_offset 7, -4
  60 0002 00AF     		add	r7, sp, #0
  61              	.LCFI1:
  62              		.cfi_def_cfa_register 7
 169:system_stm32f4xx.c ****   /* FPU settings ------------------------------------------------------------*/
ARM GAS  C:\msys64\tmp\cchtDhTg.s 			page 5


 170:system_stm32f4xx.c ****   #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
 171:system_stm32f4xx.c ****     SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 172:system_stm32f4xx.c ****   #endif
 173:system_stm32f4xx.c **** 
 174:system_stm32f4xx.c **** #if defined (DATA_IN_ExtSRAM) || defined (DATA_IN_ExtSDRAM)
 175:system_stm32f4xx.c ****   SystemInit_ExtMemCtl(); 
 176:system_stm32f4xx.c **** #endif /* DATA_IN_ExtSRAM || DATA_IN_ExtSDRAM */
 177:system_stm32f4xx.c **** 
 178:system_stm32f4xx.c ****   /* Configure the Vector Table location -------------------------------------*/
 179:system_stm32f4xx.c **** #if defined(USER_VECT_TAB_ADDRESS)
 180:system_stm32f4xx.c ****   SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM 
 181:system_stm32f4xx.c **** #endif /* USER_VECT_TAB_ADDRESS */
 182:system_stm32f4xx.c **** }
  63              		.loc 1 182 1
  64 0004 00BF     		nop
  65 0006 BD46     		mov	sp, r7
  66              	.LCFI2:
  67              		.cfi_def_cfa_register 13
  68              		@ sp needed
  69 0008 5DF8047B 		ldr	r7, [sp], #4
  70              	.LCFI3:
  71              		.cfi_restore 7
  72              		.cfi_def_cfa_offset 0
  73 000c 7047     		bx	lr
  74              		.cfi_endproc
  75              	.LFE0:
  77              		.section	.text.SystemCoreClockUpdate,"ax",%progbits
  78              		.align	1
  79              		.global	SystemCoreClockUpdate
  80              		.syntax unified
  81              		.thumb
  82              		.thumb_func
  84              	SystemCoreClockUpdate:
  85              	.LFB1:
 183:system_stm32f4xx.c **** 
 184:system_stm32f4xx.c **** /**
 185:system_stm32f4xx.c ****    * @brief  Update SystemCoreClock variable according to Clock Register Values.
 186:system_stm32f4xx.c ****   *         The SystemCoreClock variable contains the core clock (HCLK), it can
 187:system_stm32f4xx.c ****   *         be used by the user application to setup the SysTick timer or configure
 188:system_stm32f4xx.c ****   *         other parameters.
 189:system_stm32f4xx.c ****   *           
 190:system_stm32f4xx.c ****   * @note   Each time the core clock (HCLK) changes, this function must be called
 191:system_stm32f4xx.c ****   *         to update SystemCoreClock variable value. Otherwise, any configuration
 192:system_stm32f4xx.c ****   *         based on this variable will be incorrect.         
 193:system_stm32f4xx.c ****   *     
 194:system_stm32f4xx.c ****   * @note   - The system frequency computed by this function is not the real 
 195:system_stm32f4xx.c ****   *           frequency in the chip. It is calculated based on the predefined 
 196:system_stm32f4xx.c ****   *           constant and the selected clock source:
 197:system_stm32f4xx.c ****   *             
 198:system_stm32f4xx.c ****   *           - If SYSCLK source is HSI, SystemCoreClock will contain the HSI_VALUE(*)
 199:system_stm32f4xx.c ****   *                                              
 200:system_stm32f4xx.c ****   *           - If SYSCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(**)
 201:system_stm32f4xx.c ****   *                          
 202:system_stm32f4xx.c ****   *           - If SYSCLK source is PLL, SystemCoreClock will contain the HSE_VALUE(**) 
 203:system_stm32f4xx.c ****   *             or HSI_VALUE(*) multiplied/divided by the PLL factors.
 204:system_stm32f4xx.c ****   *         
 205:system_stm32f4xx.c ****   *         (*) HSI_VALUE is a constant defined in stm32f4xx_hal_conf.h file (default value
ARM GAS  C:\msys64\tmp\cchtDhTg.s 			page 6


 206:system_stm32f4xx.c ****   *             16 MHz) but the real value may vary depending on the variations
 207:system_stm32f4xx.c ****   *             in voltage and temperature.   
 208:system_stm32f4xx.c ****   *    
 209:system_stm32f4xx.c ****   *         (**) HSE_VALUE is a constant defined in stm32f4xx_hal_conf.h file (its value
 210:system_stm32f4xx.c ****   *              depends on the application requirements), user has to ensure that HSE_VALUE
 211:system_stm32f4xx.c ****   *              is same as the real frequency of the crystal used. Otherwise, this function
 212:system_stm32f4xx.c ****   *              may have wrong result.
 213:system_stm32f4xx.c ****   *                
 214:system_stm32f4xx.c ****   *         - The result of this function could be not correct when using fractional
 215:system_stm32f4xx.c ****   *           value for HSE crystal.
 216:system_stm32f4xx.c ****   *     
 217:system_stm32f4xx.c ****   * @param  None
 218:system_stm32f4xx.c ****   * @retval None
 219:system_stm32f4xx.c ****   */
 220:system_stm32f4xx.c **** void SystemCoreClockUpdate(void)
 221:system_stm32f4xx.c **** {
  86              		.loc 1 221 1
  87              		.cfi_startproc
  88              		@ args = 0, pretend = 0, frame = 24
  89              		@ frame_needed = 1, uses_anonymous_args = 0
  90              		@ link register save eliminated.
  91 0000 80B4     		push	{r7}
  92              	.LCFI4:
  93              		.cfi_def_cfa_offset 4
  94              		.cfi_offset 7, -4
  95 0002 87B0     		sub	sp, sp, #28
  96              	.LCFI5:
  97              		.cfi_def_cfa_offset 32
  98 0004 00AF     		add	r7, sp, #0
  99              	.LCFI6:
 100              		.cfi_def_cfa_register 7
 222:system_stm32f4xx.c ****   uint32_t tmp, pllvco, pllp, pllsource, pllm;
 223:system_stm32f4xx.c ****   
 224:system_stm32f4xx.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 225:system_stm32f4xx.c ****   tmp = RCC->CFGR & RCC_CFGR_SWS;
 101              		.loc 1 225 12
 102 0006 344B     		ldr	r3, .L10
 103 0008 9B68     		ldr	r3, [r3, #8]
 104              		.loc 1 225 7
 105 000a 03F00C03 		and	r3, r3, #12
 106 000e 3B61     		str	r3, [r7, #16]
 226:system_stm32f4xx.c **** 
 227:system_stm32f4xx.c ****   switch (tmp)
 107              		.loc 1 227 3
 108 0010 3B69     		ldr	r3, [r7, #16]
 109 0012 082B     		cmp	r3, #8
 110 0014 11D0     		beq	.L3
 111 0016 3B69     		ldr	r3, [r7, #16]
 112 0018 082B     		cmp	r3, #8
 113 001a 44D8     		bhi	.L4
 114 001c 3B69     		ldr	r3, [r7, #16]
 115 001e 002B     		cmp	r3, #0
 116 0020 03D0     		beq	.L5
 117 0022 3B69     		ldr	r3, [r7, #16]
 118 0024 042B     		cmp	r3, #4
 119 0026 04D0     		beq	.L6
 120 0028 3DE0     		b	.L4
ARM GAS  C:\msys64\tmp\cchtDhTg.s 			page 7


 121              	.L5:
 228:system_stm32f4xx.c ****   {
 229:system_stm32f4xx.c ****     case 0x00:  /* HSI used as system clock source */
 230:system_stm32f4xx.c ****       SystemCoreClock = HSI_VALUE;
 122              		.loc 1 230 23
 123 002a 2C4B     		ldr	r3, .L10+4
 124 002c 2C4A     		ldr	r2, .L10+8
 125 002e 1A60     		str	r2, [r3]
 231:system_stm32f4xx.c ****       break;
 126              		.loc 1 231 7
 127 0030 3DE0     		b	.L7
 128              	.L6:
 232:system_stm32f4xx.c ****     case 0x04:  /* HSE used as system clock source */
 233:system_stm32f4xx.c ****       SystemCoreClock = HSE_VALUE;
 129              		.loc 1 233 23
 130 0032 2A4B     		ldr	r3, .L10+4
 131 0034 2B4A     		ldr	r2, .L10+12
 132 0036 1A60     		str	r2, [r3]
 234:system_stm32f4xx.c ****       break;
 133              		.loc 1 234 7
 134 0038 39E0     		b	.L7
 135              	.L3:
 235:system_stm32f4xx.c ****     case 0x08:  /* PLL used as system clock source */
 236:system_stm32f4xx.c **** 
 237:system_stm32f4xx.c ****       /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
 238:system_stm32f4xx.c ****          SYSCLK = PLL_VCO / PLL_P
 239:system_stm32f4xx.c ****          */    
 240:system_stm32f4xx.c ****       pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 136              		.loc 1 240 23
 137 003a 274B     		ldr	r3, .L10
 138 003c 5B68     		ldr	r3, [r3, #4]
 139              		.loc 1 240 55
 140 003e 9B0D     		lsrs	r3, r3, #22
 141              		.loc 1 240 17
 142 0040 03F00103 		and	r3, r3, #1
 143 0044 FB60     		str	r3, [r7, #12]
 241:system_stm32f4xx.c ****       pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 144              		.loc 1 241 17
 145 0046 244B     		ldr	r3, .L10
 146 0048 5B68     		ldr	r3, [r3, #4]
 147              		.loc 1 241 12
 148 004a 03F03F03 		and	r3, r3, #63
 149 004e BB60     		str	r3, [r7, #8]
 242:system_stm32f4xx.c ****       
 243:system_stm32f4xx.c ****       if (pllsource != 0)
 150              		.loc 1 243 10
 151 0050 FB68     		ldr	r3, [r7, #12]
 152 0052 002B     		cmp	r3, #0
 153 0054 0CD0     		beq	.L8
 244:system_stm32f4xx.c ****       {
 245:system_stm32f4xx.c ****         /* HSE used as PLL clock source */
 246:system_stm32f4xx.c ****         pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 154              		.loc 1 246 29
 155 0056 234A     		ldr	r2, .L10+12
 156 0058 BB68     		ldr	r3, [r7, #8]
 157 005a B2FBF3F3 		udiv	r3, r2, r3
 158              		.loc 1 246 44
ARM GAS  C:\msys64\tmp\cchtDhTg.s 			page 8


 159 005e 1E4A     		ldr	r2, .L10
 160 0060 5268     		ldr	r2, [r2, #4]
 161              		.loc 1 246 74
 162 0062 9209     		lsrs	r2, r2, #6
 163 0064 C2F30802 		ubfx	r2, r2, #0, #9
 164              		.loc 1 246 16
 165 0068 02FB03F3 		mul	r3, r2, r3
 166 006c 7B61     		str	r3, [r7, #20]
 167 006e 0BE0     		b	.L9
 168              	.L8:
 247:system_stm32f4xx.c ****       }
 248:system_stm32f4xx.c ****       else
 249:system_stm32f4xx.c ****       {
 250:system_stm32f4xx.c ****         /* HSI used as PLL clock source */
 251:system_stm32f4xx.c ****         pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 169              		.loc 1 251 29
 170 0070 1B4A     		ldr	r2, .L10+8
 171 0072 BB68     		ldr	r3, [r7, #8]
 172 0074 B2FBF3F3 		udiv	r3, r2, r3
 173              		.loc 1 251 44
 174 0078 174A     		ldr	r2, .L10
 175 007a 5268     		ldr	r2, [r2, #4]
 176              		.loc 1 251 74
 177 007c 9209     		lsrs	r2, r2, #6
 178 007e C2F30802 		ubfx	r2, r2, #0, #9
 179              		.loc 1 251 16
 180 0082 02FB03F3 		mul	r3, r2, r3
 181 0086 7B61     		str	r3, [r7, #20]
 182              	.L9:
 252:system_stm32f4xx.c ****       }
 253:system_stm32f4xx.c **** 
 254:system_stm32f4xx.c ****       pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 183              		.loc 1 254 20
 184 0088 134B     		ldr	r3, .L10
 185 008a 5B68     		ldr	r3, [r3, #4]
 186              		.loc 1 254 50
 187 008c 1B0C     		lsrs	r3, r3, #16
 188 008e 03F00303 		and	r3, r3, #3
 189              		.loc 1 254 56
 190 0092 0133     		adds	r3, r3, #1
 191              		.loc 1 254 12
 192 0094 5B00     		lsls	r3, r3, #1
 193 0096 7B60     		str	r3, [r7, #4]
 255:system_stm32f4xx.c ****       SystemCoreClock = pllvco/pllp;
 194              		.loc 1 255 31
 195 0098 7A69     		ldr	r2, [r7, #20]
 196 009a 7B68     		ldr	r3, [r7, #4]
 197 009c B2FBF3F3 		udiv	r3, r2, r3
 198              		.loc 1 255 23
 199 00a0 0E4A     		ldr	r2, .L10+4
 200 00a2 1360     		str	r3, [r2]
 256:system_stm32f4xx.c ****       break;
 201              		.loc 1 256 7
 202 00a4 03E0     		b	.L7
 203              	.L4:
 257:system_stm32f4xx.c ****     default:
 258:system_stm32f4xx.c ****       SystemCoreClock = HSI_VALUE;
ARM GAS  C:\msys64\tmp\cchtDhTg.s 			page 9


 204              		.loc 1 258 23
 205 00a6 0D4B     		ldr	r3, .L10+4
 206 00a8 0D4A     		ldr	r2, .L10+8
 207 00aa 1A60     		str	r2, [r3]
 259:system_stm32f4xx.c ****       break;
 208              		.loc 1 259 7
 209 00ac 00BF     		nop
 210              	.L7:
 260:system_stm32f4xx.c ****   }
 261:system_stm32f4xx.c ****   /* Compute HCLK frequency --------------------------------------------------*/
 262:system_stm32f4xx.c ****   /* Get HCLK prescaler */
 263:system_stm32f4xx.c ****   tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 211              		.loc 1 263 28
 212 00ae 0A4B     		ldr	r3, .L10
 213 00b0 9B68     		ldr	r3, [r3, #8]
 214              		.loc 1 263 52
 215 00b2 1B09     		lsrs	r3, r3, #4
 216 00b4 03F00F03 		and	r3, r3, #15
 217              		.loc 1 263 22
 218 00b8 0B4A     		ldr	r2, .L10+16
 219 00ba D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 220              		.loc 1 263 7
 221 00bc 3B61     		str	r3, [r7, #16]
 264:system_stm32f4xx.c ****   /* HCLK frequency */
 265:system_stm32f4xx.c ****   SystemCoreClock >>= tmp;
 222              		.loc 1 265 19
 223 00be 074B     		ldr	r3, .L10+4
 224 00c0 1A68     		ldr	r2, [r3]
 225 00c2 3B69     		ldr	r3, [r7, #16]
 226 00c4 22FA03F3 		lsr	r3, r2, r3
 227 00c8 044A     		ldr	r2, .L10+4
 228 00ca 1360     		str	r3, [r2]
 266:system_stm32f4xx.c **** }
 229              		.loc 1 266 1
 230 00cc 00BF     		nop
 231 00ce 1C37     		adds	r7, r7, #28
 232              	.LCFI7:
 233              		.cfi_def_cfa_offset 4
 234 00d0 BD46     		mov	sp, r7
 235              	.LCFI8:
 236              		.cfi_def_cfa_register 13
 237              		@ sp needed
 238 00d2 5DF8047B 		ldr	r7, [sp], #4
 239              	.LCFI9:
 240              		.cfi_restore 7
 241              		.cfi_def_cfa_offset 0
 242 00d6 7047     		bx	lr
 243              	.L11:
 244              		.align	2
 245              	.L10:
 246 00d8 00380240 		.word	1073887232
 247 00dc 00000000 		.word	SystemCoreClock
 248 00e0 0024F400 		.word	16000000
 249 00e4 40787D01 		.word	25000000
 250 00e8 00000000 		.word	AHBPrescTable
 251              		.cfi_endproc
 252              	.LFE1:
ARM GAS  C:\msys64\tmp\cchtDhTg.s 			page 10


 254              		.text
 255              	.Letext0:
 256              		.file 2 "C:/stm32_stuff/arm-gnu-toolchain-14.3.rel1-mingw-w64-i686-arm-none-eabi/arm-none-eabi/inc
 257              		.file 3 "C:/stm32_stuff/arm-gnu-toolchain-14.3.rel1-mingw-w64-i686-arm-none-eabi/arm-none-eabi/inc
 258              		.file 4 "include/stm32f411xe.h"
ARM GAS  C:\msys64\tmp\cchtDhTg.s 			page 11


DEFINED SYMBOLS
                            *ABS*:00000000 system_stm32f4xx.c
C:\msys64\tmp\cchtDhTg.s:25     .data.SystemCoreClock:00000000 SystemCoreClock
C:\msys64\tmp\cchtDhTg.s:22     .data.SystemCoreClock:00000000 $d
C:\msys64\tmp\cchtDhTg.s:32     .rodata.AHBPrescTable:00000000 AHBPrescTable
C:\msys64\tmp\cchtDhTg.s:29     .rodata.AHBPrescTable:00000000 $d
C:\msys64\tmp\cchtDhTg.s:40     .rodata.APBPrescTable:00000000 APBPrescTable
C:\msys64\tmp\cchtDhTg.s:37     .rodata.APBPrescTable:00000000 $d
C:\msys64\tmp\cchtDhTg.s:43     .text.SystemInit:00000000 $t
C:\msys64\tmp\cchtDhTg.s:49     .text.SystemInit:00000000 SystemInit
C:\msys64\tmp\cchtDhTg.s:78     .text.SystemCoreClockUpdate:00000000 $t
C:\msys64\tmp\cchtDhTg.s:84     .text.SystemCoreClockUpdate:00000000 SystemCoreClockUpdate
C:\msys64\tmp\cchtDhTg.s:246    .text.SystemCoreClockUpdate:000000d8 $d

NO UNDEFINED SYMBOLS
