
../repos/coreutils/src/ptx:     file format elf32-littlearm


Disassembly of section .init:

000114cc <.init>:
   114cc:	push	{r3, lr}
   114d0:	bl	11930 <ftello64@plt+0x48>
   114d4:	pop	{r3, pc}

Disassembly of section .plt:

000114d8 <pthread_mutex_unlock@plt-0x14>:
   114d8:	push	{lr}		; (str lr, [sp, #-4]!)
   114dc:	ldr	lr, [pc, #4]	; 114e8 <pthread_mutex_unlock@plt-0x4>
   114e0:	add	lr, pc, lr
   114e4:	ldr	pc, [lr, #8]!
   114e8:	andeq	r7, r2, r8, lsl fp

000114ec <pthread_mutex_unlock@plt>:
   114ec:	add	ip, pc, #0, 12
   114f0:	add	ip, ip, #159744	; 0x27000
   114f4:	ldr	pc, [ip, #2840]!	; 0xb18

000114f8 <calloc@plt>:
   114f8:	add	ip, pc, #0, 12
   114fc:	add	ip, ip, #159744	; 0x27000
   11500:	ldr	pc, [ip, #2832]!	; 0xb10

00011504 <fputs_unlocked@plt>:
   11504:	add	ip, pc, #0, 12
   11508:	add	ip, ip, #159744	; 0x27000
   1150c:	ldr	pc, [ip, #2824]!	; 0xb08

00011510 <wctype@plt>:
   11510:	add	ip, pc, #0, 12
   11514:	add	ip, ip, #159744	; 0x27000
   11518:	ldr	pc, [ip, #2816]!	; 0xb00

0001151c <raise@plt>:
   1151c:	add	ip, pc, #0, 12
   11520:	add	ip, ip, #159744	; 0x27000
   11524:	ldr	pc, [ip, #2808]!	; 0xaf8

00011528 <wcrtomb@plt>:
   11528:	add	ip, pc, #0, 12
   1152c:	add	ip, ip, #159744	; 0x27000
   11530:	ldr	pc, [ip, #2800]!	; 0xaf0

00011534 <iconv_close@plt>:
   11534:	add	ip, pc, #0, 12
   11538:	add	ip, ip, #159744	; 0x27000
   1153c:	ldr	pc, [ip, #2792]!	; 0xae8

00011540 <iswctype@plt>:
   11540:	add	ip, pc, #0, 12
   11544:	add	ip, ip, #159744	; 0x27000
   11548:	ldr	pc, [ip, #2784]!	; 0xae0

0001154c <iconv@plt>:
   1154c:	add	ip, pc, #0, 12
   11550:	add	ip, ip, #159744	; 0x27000
   11554:	ldr	pc, [ip, #2776]!	; 0xad8

00011558 <strcmp@plt>:
   11558:	add	ip, pc, #0, 12
   1155c:	add	ip, ip, #159744	; 0x27000
   11560:	ldr	pc, [ip, #2768]!	; 0xad0

00011564 <pthread_mutex_destroy@plt>:
   11564:	add	ip, pc, #0, 12
   11568:	add	ip, ip, #159744	; 0x27000
   1156c:	ldr	pc, [ip, #2760]!	; 0xac8

00011570 <fflush@plt>:
   11570:	add	ip, pc, #0, 12
   11574:	add	ip, ip, #159744	; 0x27000
   11578:	ldr	pc, [ip, #2752]!	; 0xac0

0001157c <wcwidth@plt>:
   1157c:	add	ip, pc, #0, 12
   11580:	add	ip, ip, #159744	; 0x27000
   11584:	ldr	pc, [ip, #2744]!	; 0xab8

00011588 <memmove@plt>:
   11588:	add	ip, pc, #0, 12
   1158c:	add	ip, ip, #159744	; 0x27000
   11590:	ldr	pc, [ip, #2736]!	; 0xab0

00011594 <free@plt>:
   11594:	add	ip, pc, #0, 12
   11598:	add	ip, ip, #159744	; 0x27000
   1159c:	ldr	pc, [ip, #2728]!	; 0xaa8

000115a0 <pthread_mutex_lock@plt>:
   115a0:	add	ip, pc, #0, 12
   115a4:	add	ip, ip, #159744	; 0x27000
   115a8:	ldr	pc, [ip, #2720]!	; 0xaa0

000115ac <ferror@plt>:
   115ac:	add	ip, pc, #0, 12
   115b0:	add	ip, ip, #159744	; 0x27000
   115b4:	ldr	pc, [ip, #2712]!	; 0xa98

000115b8 <_exit@plt>:
   115b8:	add	ip, pc, #0, 12
   115bc:	add	ip, ip, #159744	; 0x27000
   115c0:	ldr	pc, [ip, #2704]!	; 0xa90

000115c4 <memcpy@plt>:
   115c4:	add	ip, pc, #0, 12
   115c8:	add	ip, ip, #159744	; 0x27000
   115cc:	ldr	pc, [ip, #2696]!	; 0xa88

000115d0 <tolower@plt>:
   115d0:	add	ip, pc, #0, 12
   115d4:	add	ip, ip, #159744	; 0x27000
   115d8:	ldr	pc, [ip, #2688]!	; 0xa80

000115dc <pthread_mutex_init@plt>:
   115dc:	add	ip, pc, #0, 12
   115e0:	add	ip, ip, #159744	; 0x27000
   115e4:	ldr	pc, [ip, #2680]!	; 0xa78

000115e8 <towlower@plt>:
   115e8:	add	ip, pc, #0, 12
   115ec:	add	ip, ip, #159744	; 0x27000
   115f0:	ldr	pc, [ip, #2672]!	; 0xa70

000115f4 <mbsinit@plt>:
   115f4:	add	ip, pc, #0, 12
   115f8:	add	ip, ip, #159744	; 0x27000
   115fc:	ldr	pc, [ip, #2664]!	; 0xa68

00011600 <memcmp@plt>:
   11600:	add	ip, pc, #0, 12
   11604:	add	ip, ip, #159744	; 0x27000
   11608:	ldr	pc, [ip, #2656]!	; 0xa60

0001160c <stpcpy@plt>:
   1160c:	add	ip, pc, #0, 12
   11610:	add	ip, ip, #159744	; 0x27000
   11614:	ldr	pc, [ip, #2648]!	; 0xa58

00011618 <dcgettext@plt>:
   11618:	add	ip, pc, #0, 12
   1161c:	add	ip, ip, #159744	; 0x27000
   11620:	ldr	pc, [ip, #2640]!	; 0xa50

00011624 <strdup@plt>:
   11624:	add	ip, pc, #0, 12
   11628:	add	ip, ip, #159744	; 0x27000
   1162c:	ldr	pc, [ip, #2632]!	; 0xa48

00011630 <dup2@plt>:
   11630:	add	ip, pc, #0, 12
   11634:	add	ip, ip, #159744	; 0x27000
   11638:	ldr	pc, [ip, #2624]!	; 0xa40

0001163c <realloc@plt>:
   1163c:	add	ip, pc, #0, 12
   11640:	add	ip, ip, #159744	; 0x27000
   11644:	ldr	pc, [ip, #2616]!	; 0xa38

00011648 <textdomain@plt>:
   11648:	add	ip, pc, #0, 12
   1164c:	add	ip, ip, #159744	; 0x27000
   11650:	ldr	pc, [ip, #2608]!	; 0xa30

00011654 <iswcntrl@plt>:
   11654:	add	ip, pc, #0, 12
   11658:	add	ip, ip, #159744	; 0x27000
   1165c:	ldr	pc, [ip, #2600]!	; 0xa28

00011660 <iswprint@plt>:
   11660:	add	ip, pc, #0, 12
   11664:	add	ip, ip, #159744	; 0x27000
   11668:	ldr	pc, [ip, #2592]!	; 0xa20

0001166c <__fxstat64@plt>:
   1166c:	add	ip, pc, #0, 12
   11670:	add	ip, ip, #159744	; 0x27000
   11674:	ldr	pc, [ip, #2584]!	; 0xa18

00011678 <fwrite@plt>:
   11678:	add	ip, pc, #0, 12
   1167c:	add	ip, ip, #159744	; 0x27000
   11680:	ldr	pc, [ip, #2576]!	; 0xa10

00011684 <lseek64@plt>:
   11684:	add	ip, pc, #0, 12
   11688:	add	ip, ip, #159744	; 0x27000
   1168c:	ldr	pc, [ip, #2568]!	; 0xa08

00011690 <__ctype_get_mb_cur_max@plt>:
   11690:	add	ip, pc, #0, 12
   11694:	add	ip, ip, #159744	; 0x27000
   11698:	ldr	pc, [ip, #2560]!	; 0xa00

0001169c <fread@plt>:
   1169c:	add	ip, pc, #0, 12
   116a0:	add	ip, ip, #159744	; 0x27000
   116a4:	ldr	pc, [ip, #2552]!	; 0x9f8

000116a8 <__fpending@plt>:
   116a8:	add	ip, pc, #0, 12
   116ac:	add	ip, ip, #159744	; 0x27000
   116b0:	ldr	pc, [ip, #2544]!	; 0x9f0

000116b4 <ferror_unlocked@plt>:
   116b4:	add	ip, pc, #0, 12
   116b8:	add	ip, ip, #159744	; 0x27000
   116bc:	ldr	pc, [ip, #2536]!	; 0x9e8

000116c0 <mbrtowc@plt>:
   116c0:	add	ip, pc, #0, 12
   116c4:	add	ip, ip, #159744	; 0x27000
   116c8:	ldr	pc, [ip, #2528]!	; 0x9e0

000116cc <error@plt>:
   116cc:	add	ip, pc, #0, 12
   116d0:	add	ip, ip, #159744	; 0x27000
   116d4:	ldr	pc, [ip, #2520]!	; 0x9d8

000116d8 <open64@plt>:
   116d8:	add	ip, pc, #0, 12
   116dc:	add	ip, ip, #159744	; 0x27000
   116e0:	ldr	pc, [ip, #2512]!	; 0x9d0

000116e4 <malloc@plt>:
   116e4:	add	ip, pc, #0, 12
   116e8:	add	ip, ip, #159744	; 0x27000
   116ec:	ldr	pc, [ip, #2504]!	; 0x9c8

000116f0 <iconv_open@plt>:
   116f0:	add	ip, pc, #0, 12
   116f4:	add	ip, ip, #159744	; 0x27000
   116f8:	ldr	pc, [ip, #2496]!	; 0x9c0

000116fc <__libc_start_main@plt>:
   116fc:	add	ip, pc, #0, 12
   11700:	add	ip, ip, #159744	; 0x27000
   11704:	ldr	pc, [ip, #2488]!	; 0x9b8

00011708 <__freading@plt>:
   11708:	add	ip, pc, #0, 12
   1170c:	add	ip, ip, #159744	; 0x27000
   11710:	ldr	pc, [ip, #2480]!	; 0x9b0

00011714 <__gmon_start__@plt>:
   11714:	add	ip, pc, #0, 12
   11718:	add	ip, ip, #159744	; 0x27000
   1171c:	ldr	pc, [ip, #2472]!	; 0x9a8

00011720 <freopen64@plt>:
   11720:	add	ip, pc, #0, 12
   11724:	add	ip, ip, #159744	; 0x27000
   11728:	ldr	pc, [ip, #2464]!	; 0x9a0

0001172c <getopt_long@plt>:
   1172c:	add	ip, pc, #0, 12
   11730:	add	ip, ip, #159744	; 0x27000
   11734:	ldr	pc, [ip, #2456]!	; 0x998

00011738 <__ctype_b_loc@plt>:
   11738:	add	ip, pc, #0, 12
   1173c:	add	ip, ip, #159744	; 0x27000
   11740:	ldr	pc, [ip, #2448]!	; 0x990

00011744 <exit@plt>:
   11744:	add	ip, pc, #0, 12
   11748:	add	ip, ip, #159744	; 0x27000
   1174c:	ldr	pc, [ip, #2440]!	; 0x988

00011750 <iswspace@plt>:
   11750:	add	ip, pc, #0, 12
   11754:	add	ip, ip, #159744	; 0x27000
   11758:	ldr	pc, [ip, #2432]!	; 0x980

0001175c <strlen@plt>:
   1175c:	add	ip, pc, #0, 12
   11760:	add	ip, ip, #159744	; 0x27000
   11764:	ldr	pc, [ip, #2424]!	; 0x978

00011768 <strchr@plt>:
   11768:	add	ip, pc, #0, 12
   1176c:	add	ip, ip, #159744	; 0x27000
   11770:	ldr	pc, [ip, #2416]!	; 0x970

00011774 <__errno_location@plt>:
   11774:	add	ip, pc, #0, 12
   11778:	add	ip, ip, #159744	; 0x27000
   1177c:	ldr	pc, [ip, #2408]!	; 0x968

00011780 <iswalnum@plt>:
   11780:	add	ip, pc, #0, 12
   11784:	add	ip, ip, #159744	; 0x27000
   11788:	ldr	pc, [ip, #2400]!	; 0x960

0001178c <__sprintf_chk@plt>:
   1178c:	add	ip, pc, #0, 12
   11790:	add	ip, ip, #159744	; 0x27000
   11794:	ldr	pc, [ip, #2392]!	; 0x958

00011798 <__cxa_atexit@plt>:
   11798:	add	ip, pc, #0, 12
   1179c:	add	ip, ip, #159744	; 0x27000
   117a0:	ldr	pc, [ip, #2384]!	; 0x950

000117a4 <setvbuf@plt>:
   117a4:	add	ip, pc, #0, 12
   117a8:	add	ip, ip, #159744	; 0x27000
   117ac:	ldr	pc, [ip, #2376]!	; 0x948

000117b0 <memset@plt>:
   117b0:	add	ip, pc, #0, 12
   117b4:	add	ip, ip, #159744	; 0x27000
   117b8:	ldr	pc, [ip, #2368]!	; 0x940

000117bc <btowc@plt>:
   117bc:	add	ip, pc, #0, 12
   117c0:	add	ip, ip, #159744	; 0x27000
   117c4:	ldr	pc, [ip, #2360]!	; 0x938

000117c8 <__printf_chk@plt>:
   117c8:	add	ip, pc, #0, 12
   117cc:	add	ip, ip, #159744	; 0x27000
   117d0:	ldr	pc, [ip, #2352]!	; 0x930

000117d4 <fileno@plt>:
   117d4:	add	ip, pc, #0, 12
   117d8:	add	ip, ip, #159744	; 0x27000
   117dc:	ldr	pc, [ip, #2344]!	; 0x928

000117e0 <__fprintf_chk@plt>:
   117e0:	add	ip, pc, #0, 12
   117e4:	add	ip, ip, #159744	; 0x27000
   117e8:	ldr	pc, [ip, #2336]!	; 0x920

000117ec <memchr@plt>:
   117ec:	add	ip, pc, #0, 12
   117f0:	add	ip, ip, #159744	; 0x27000
   117f4:	ldr	pc, [ip, #2328]!	; 0x918

000117f8 <strtoimax@plt>:
   117f8:	add	ip, pc, #0, 12
   117fc:	add	ip, ip, #159744	; 0x27000
   11800:	ldr	pc, [ip, #2320]!	; 0x910

00011804 <fclose@plt>:
   11804:	add	ip, pc, #0, 12
   11808:	add	ip, ip, #159744	; 0x27000
   1180c:	ldr	pc, [ip, #2312]!	; 0x908

00011810 <strnlen@plt>:
   11810:	add	ip, pc, #0, 12
   11814:	add	ip, ip, #159744	; 0x27000
   11818:	ldr	pc, [ip, #2304]!	; 0x900

0001181c <fseeko64@plt>:
   1181c:	add	ip, pc, #0, 12
   11820:	add	ip, ip, #159744	; 0x27000
   11824:	ldr	pc, [ip, #2296]!	; 0x8f8

00011828 <setlocale@plt>:
   11828:	add	ip, pc, #0, 12
   1182c:	add	ip, ip, #159744	; 0x27000
   11830:	ldr	pc, [ip, #2288]!	; 0x8f0

00011834 <toupper@plt>:
   11834:	add	ip, pc, #0, 12
   11838:	add	ip, ip, #159744	; 0x27000
   1183c:	ldr	pc, [ip, #2280]!	; 0x8e8

00011840 <__explicit_bzero_chk@plt>:
   11840:	add	ip, pc, #0, 12
   11844:	add	ip, ip, #159744	; 0x27000
   11848:	ldr	pc, [ip, #2272]!	; 0x8e0

0001184c <strrchr@plt>:
   1184c:	add	ip, pc, #0, 12
   11850:	add	ip, ip, #159744	; 0x27000
   11854:	ldr	pc, [ip, #2264]!	; 0x8d8

00011858 <nl_langinfo@plt>:
   11858:	add	ip, pc, #0, 12
   1185c:	add	ip, ip, #159744	; 0x27000
   11860:	ldr	pc, [ip, #2256]!	; 0x8d0

00011864 <clearerr_unlocked@plt>:
   11864:	add	ip, pc, #0, 12
   11868:	add	ip, ip, #159744	; 0x27000
   1186c:	ldr	pc, [ip, #2248]!	; 0x8c8

00011870 <fopen64@plt>:
   11870:	add	ip, pc, #0, 12
   11874:	add	ip, ip, #159744	; 0x27000
   11878:	ldr	pc, [ip, #2240]!	; 0x8c0

0001187c <qsort@plt>:
   1187c:	add	ip, pc, #0, 12
   11880:	add	ip, ip, #159744	; 0x27000
   11884:	ldr	pc, [ip, #2232]!	; 0x8b8

00011888 <bindtextdomain@plt>:
   11888:	add	ip, pc, #0, 12
   1188c:	add	ip, ip, #159744	; 0x27000
   11890:	ldr	pc, [ip, #2224]!	; 0x8b0

00011894 <towupper@plt>:
   11894:	add	ip, pc, #0, 12
   11898:	add	ip, ip, #159744	; 0x27000
   1189c:	ldr	pc, [ip, #2216]!	; 0x8a8

000118a0 <strncmp@plt>:
   118a0:	add	ip, pc, #0, 12
   118a4:	add	ip, ip, #159744	; 0x27000
   118a8:	ldr	pc, [ip, #2208]!	; 0x8a0

000118ac <abort@plt>:
   118ac:	add	ip, pc, #0, 12
   118b0:	add	ip, ip, #159744	; 0x27000
   118b4:	ldr	pc, [ip, #2200]!	; 0x898

000118b8 <close@plt>:
   118b8:	add	ip, pc, #0, 12
   118bc:	add	ip, ip, #159744	; 0x27000
   118c0:	ldr	pc, [ip, #2192]!	; 0x890

000118c4 <putchar_unlocked@plt>:
   118c4:	add	ip, pc, #0, 12
   118c8:	add	ip, ip, #159744	; 0x27000
   118cc:	ldr	pc, [ip, #2184]!	; 0x888

000118d0 <__assert_fail@plt>:
   118d0:	add	ip, pc, #0, 12
   118d4:	add	ip, ip, #159744	; 0x27000
   118d8:	ldr	pc, [ip, #2176]!	; 0x880

000118dc <putc_unlocked@plt>:
   118dc:	add	ip, pc, #0, 12
   118e0:	add	ip, ip, #159744	; 0x27000
   118e4:	ldr	pc, [ip, #2168]!	; 0x878

000118e8 <ftello64@plt>:
   118e8:	add	ip, pc, #0, 12
   118ec:	add	ip, ip, #159744	; 0x27000
   118f0:	ldr	pc, [ip, #2160]!	; 0x870

Disassembly of section .text:

000118f4 <.text>:
   118f4:	mov	fp, #0
   118f8:	mov	lr, #0
   118fc:	pop	{r1}		; (ldr r1, [sp], #4)
   11900:	mov	r2, sp
   11904:	push	{r2}		; (str r2, [sp, #-4]!)
   11908:	push	{r0}		; (str r0, [sp, #-4]!)
   1190c:	ldr	ip, [pc, #16]	; 11924 <ftello64@plt+0x3c>
   11910:	push	{ip}		; (str ip, [sp, #-4]!)
   11914:	ldr	r0, [pc, #12]	; 11928 <ftello64@plt+0x40>
   11918:	ldr	r3, [pc, #12]	; 1192c <ftello64@plt+0x44>
   1191c:	bl	116fc <__libc_start_main@plt>
   11920:	bl	118ac <abort@plt>
   11924:	andeq	r7, r2, r4, asr #19
   11928:	andeq	r1, r1, ip, asr #26
   1192c:	andeq	r7, r2, r4, ror #18
   11930:	ldr	r3, [pc, #20]	; 1194c <ftello64@plt+0x64>
   11934:	ldr	r2, [pc, #20]	; 11950 <ftello64@plt+0x68>
   11938:	add	r3, pc, r3
   1193c:	ldr	r2, [r3, r2]
   11940:	cmp	r2, #0
   11944:	bxeq	lr
   11948:	b	11714 <__gmon_start__@plt>
   1194c:	andeq	r7, r2, r0, asr #13
   11950:	andeq	r0, r0, r4, ror #2
   11954:	ldr	r0, [pc, #24]	; 11974 <ftello64@plt+0x8c>
   11958:	ldr	r3, [pc, #24]	; 11978 <ftello64@plt+0x90>
   1195c:	cmp	r3, r0
   11960:	bxeq	lr
   11964:	ldr	r3, [pc, #16]	; 1197c <ftello64@plt+0x94>
   11968:	cmp	r3, #0
   1196c:	bxeq	lr
   11970:	bx	r3
   11974:	ldrdeq	r9, [r3], -r0
   11978:	ldrdeq	r9, [r3], -r0
   1197c:	andeq	r0, r0, r0
   11980:	ldr	r0, [pc, #36]	; 119ac <ftello64@plt+0xc4>
   11984:	ldr	r1, [pc, #36]	; 119b0 <ftello64@plt+0xc8>
   11988:	sub	r1, r1, r0
   1198c:	asr	r1, r1, #2
   11990:	add	r1, r1, r1, lsr #31
   11994:	asrs	r1, r1, #1
   11998:	bxeq	lr
   1199c:	ldr	r3, [pc, #16]	; 119b4 <ftello64@plt+0xcc>
   119a0:	cmp	r3, #0
   119a4:	bxeq	lr
   119a8:	bx	r3
   119ac:	ldrdeq	r9, [r3], -r0
   119b0:	ldrdeq	r9, [r3], -r0
   119b4:	andeq	r0, r0, r0
   119b8:	push	{r4, lr}
   119bc:	ldr	r4, [pc, #24]	; 119dc <ftello64@plt+0xf4>
   119c0:	ldrb	r3, [r4]
   119c4:	cmp	r3, #0
   119c8:	popne	{r4, pc}
   119cc:	bl	11954 <ftello64@plt+0x6c>
   119d0:	mov	r3, #1
   119d4:	strb	r3, [r4]
   119d8:	pop	{r4, pc}
   119dc:	strdeq	r9, [r3], -r4
   119e0:	b	11980 <ftello64@plt+0x98>
   119e4:	push	{fp, lr}
   119e8:	mov	fp, sp
   119ec:	mov	r4, r0
   119f0:	cmp	r0, #0
   119f4:	bne	11b24 <ftello64@plt+0x23c>
   119f8:	movw	r1, #31267	; 0x7a23
   119fc:	movt	r1, #2
   11a00:	mov	r0, #0
   11a04:	mov	r2, #5
   11a08:	bl	11618 <dcgettext@plt>
   11a0c:	mov	r1, r0
   11a10:	movw	r0, #38924	; 0x980c
   11a14:	movt	r0, #3
   11a18:	ldr	r2, [r0]
   11a1c:	mov	r0, #1
   11a20:	mov	r3, r2
   11a24:	bl	117c8 <__printf_chk@plt>
   11a28:	movw	r1, #31358	; 0x7a7e
   11a2c:	movt	r1, #2
   11a30:	mov	r0, #0
   11a34:	mov	r2, #5
   11a38:	bl	11618 <dcgettext@plt>
   11a3c:	movw	r5, #37356	; 0x91ec
   11a40:	movt	r5, #3
   11a44:	ldr	r1, [r5]
   11a48:	bl	11504 <fputs_unlocked@plt>
   11a4c:	bl	11b68 <ftello64@plt+0x280>
   11a50:	bl	11b98 <ftello64@plt+0x2b0>
   11a54:	movw	r1, #31436	; 0x7acc
   11a58:	movt	r1, #2
   11a5c:	mov	r0, #0
   11a60:	mov	r2, #5
   11a64:	bl	11618 <dcgettext@plt>
   11a68:	ldr	r1, [r5]
   11a6c:	bl	11504 <fputs_unlocked@plt>
   11a70:	movw	r1, #31577	; 0x7b59
   11a74:	movt	r1, #2
   11a78:	mov	r0, #0
   11a7c:	mov	r2, #5
   11a80:	bl	11618 <dcgettext@plt>
   11a84:	ldr	r1, [r5]
   11a88:	bl	11504 <fputs_unlocked@plt>
   11a8c:	movw	r1, #31705	; 0x7bd9
   11a90:	movt	r1, #2
   11a94:	mov	r0, #0
   11a98:	mov	r2, #5
   11a9c:	bl	11618 <dcgettext@plt>
   11aa0:	ldr	r1, [r5]
   11aa4:	bl	11504 <fputs_unlocked@plt>
   11aa8:	movw	r1, #32054	; 0x7d36
   11aac:	movt	r1, #2
   11ab0:	mov	r0, #0
   11ab4:	mov	r2, #5
   11ab8:	bl	11618 <dcgettext@plt>
   11abc:	ldr	r1, [r5]
   11ac0:	bl	11504 <fputs_unlocked@plt>
   11ac4:	movw	r1, #32472	; 0x7ed8
   11ac8:	movt	r1, #2
   11acc:	mov	r0, #0
   11ad0:	mov	r2, #5
   11ad4:	bl	11618 <dcgettext@plt>
   11ad8:	ldr	r1, [r5]
   11adc:	bl	11504 <fputs_unlocked@plt>
   11ae0:	movw	r1, #32678	; 0x7fa6
   11ae4:	movt	r1, #2
   11ae8:	mov	r0, #0
   11aec:	mov	r2, #5
   11af0:	bl	11618 <dcgettext@plt>
   11af4:	ldr	r1, [r5]
   11af8:	bl	11504 <fputs_unlocked@plt>
   11afc:	movw	r1, #32723	; 0x7fd3
   11b00:	movt	r1, #2
   11b04:	mov	r0, #0
   11b08:	mov	r2, #5
   11b0c:	bl	11618 <dcgettext@plt>
   11b10:	ldr	r1, [r5]
   11b14:	bl	11504 <fputs_unlocked@plt>
   11b18:	bl	11bc8 <ftello64@plt+0x2e0>
   11b1c:	mov	r0, r4
   11b20:	bl	11744 <exit@plt>
   11b24:	movw	r0, #37344	; 0x91e0
   11b28:	movt	r0, #3
   11b2c:	ldr	r5, [r0]
   11b30:	movw	r1, #31228	; 0x79fc
   11b34:	movt	r1, #2
   11b38:	mov	r0, #0
   11b3c:	mov	r2, #5
   11b40:	bl	11618 <dcgettext@plt>
   11b44:	mov	r2, r0
   11b48:	movw	r0, #38924	; 0x980c
   11b4c:	movt	r0, #3
   11b50:	ldr	r3, [r0]
   11b54:	mov	r0, r5
   11b58:	mov	r1, #1
   11b5c:	bl	117e0 <__fprintf_chk@plt>
   11b60:	mov	r0, r4
   11b64:	bl	11744 <exit@plt>
   11b68:	push	{fp, lr}
   11b6c:	mov	fp, sp
   11b70:	movw	r1, #32946	; 0x80b2
   11b74:	movt	r1, #2
   11b78:	mov	r0, #0
   11b7c:	mov	r2, #5
   11b80:	bl	11618 <dcgettext@plt>
   11b84:	movw	r1, #37356	; 0x91ec
   11b88:	movt	r1, #3
   11b8c:	ldr	r1, [r1]
   11b90:	pop	{fp, lr}
   11b94:	b	11504 <fputs_unlocked@plt>
   11b98:	push	{fp, lr}
   11b9c:	mov	fp, sp
   11ba0:	movw	r1, #33002	; 0x80ea
   11ba4:	movt	r1, #2
   11ba8:	mov	r0, #0
   11bac:	mov	r2, #5
   11bb0:	bl	11618 <dcgettext@plt>
   11bb4:	movw	r1, #37356	; 0x91ec
   11bb8:	movt	r1, #3
   11bbc:	ldr	r1, [r1]
   11bc0:	pop	{fp, lr}
   11bc4:	b	11504 <fputs_unlocked@plt>
   11bc8:	push	{r4, r5, fp, lr}
   11bcc:	add	fp, sp, #8
   11bd0:	sub	sp, sp, #56	; 0x38
   11bd4:	movw	r0, #34120	; 0x8548
   11bd8:	movt	r0, #2
   11bdc:	add	r1, r0, #32
   11be0:	mov	r5, sp
   11be4:	mov	r2, #48	; 0x30
   11be8:	vld1.64	{d16-d17}, [r1]
   11bec:	add	r1, r5, #32
   11bf0:	add	r3, r0, #16
   11bf4:	vld1.64	{d18-d19}, [r0], r2
   11bf8:	vld1.64	{d20-d21}, [r3]
   11bfc:	vldr	d22, [r0]
   11c00:	vst1.64	{d16-d17}, [r1]
   11c04:	add	r0, r5, #16
   11c08:	vst1.64	{d20-d21}, [r0]
   11c0c:	mov	r0, r5
   11c10:	vst1.64	{d18-d19}, [r0], r2
   11c14:	vstr	d22, [r0]
   11c18:	ldr	r1, [sp]
   11c1c:	cmp	r1, #0
   11c20:	beq	11c48 <ftello64@plt+0x360>
   11c24:	mov	r5, sp
   11c28:	movw	r4, #32777	; 0x8009
   11c2c:	movt	r4, #2
   11c30:	mov	r0, r4
   11c34:	bl	11558 <strcmp@plt>
   11c38:	cmp	r0, #0
   11c3c:	ldrne	r1, [r5, #8]!
   11c40:	cmpne	r1, #0
   11c44:	bne	11c30 <ftello64@plt+0x348>
   11c48:	ldr	r4, [r5, #4]
   11c4c:	movw	r1, #33172	; 0x8194
   11c50:	movt	r1, #2
   11c54:	mov	r0, #0
   11c58:	mov	r2, #5
   11c5c:	bl	11618 <dcgettext@plt>
   11c60:	mov	r1, r0
   11c64:	movw	r2, #32886	; 0x8076
   11c68:	movt	r2, #2
   11c6c:	movw	r3, #33195	; 0x81ab
   11c70:	movt	r3, #2
   11c74:	mov	r0, #1
   11c78:	bl	117c8 <__printf_chk@plt>
   11c7c:	movw	r5, #32777	; 0x8009
   11c80:	movt	r5, #2
   11c84:	cmp	r4, #0
   11c88:	moveq	r4, r5
   11c8c:	mov	r0, #5
   11c90:	mov	r1, #0
   11c94:	bl	11828 <setlocale@plt>
   11c98:	cmp	r0, #0
   11c9c:	beq	11cdc <ftello64@plt+0x3f4>
   11ca0:	movw	r1, #33235	; 0x81d3
   11ca4:	movt	r1, #2
   11ca8:	mov	r2, #3
   11cac:	bl	118a0 <strncmp@plt>
   11cb0:	cmp	r0, #0
   11cb4:	beq	11cdc <ftello64@plt+0x3f4>
   11cb8:	movw	r1, #33239	; 0x81d7
   11cbc:	movt	r1, #2
   11cc0:	mov	r0, #0
   11cc4:	mov	r2, #5
   11cc8:	bl	11618 <dcgettext@plt>
   11ccc:	movw	r1, #37356	; 0x91ec
   11cd0:	movt	r1, #3
   11cd4:	ldr	r1, [r1]
   11cd8:	bl	11504 <fputs_unlocked@plt>
   11cdc:	movw	r1, #33310	; 0x821e
   11ce0:	movt	r1, #2
   11ce4:	mov	r0, #0
   11ce8:	mov	r2, #5
   11cec:	bl	11618 <dcgettext@plt>
   11cf0:	mov	r1, r0
   11cf4:	movw	r2, #33195	; 0x81ab
   11cf8:	movt	r2, #2
   11cfc:	mov	r0, #1
   11d00:	mov	r3, r5
   11d04:	bl	117c8 <__printf_chk@plt>
   11d08:	movw	r1, #33337	; 0x8239
   11d0c:	movt	r1, #2
   11d10:	mov	r0, #0
   11d14:	mov	r2, #5
   11d18:	bl	11618 <dcgettext@plt>
   11d1c:	mov	r1, r0
   11d20:	movw	r0, #33105	; 0x8151
   11d24:	movt	r0, #2
   11d28:	movw	r3, #31704	; 0x7bd8
   11d2c:	movt	r3, #2
   11d30:	cmp	r4, r5
   11d34:	moveq	r3, r0
   11d38:	mov	r0, #1
   11d3c:	mov	r2, r4
   11d40:	bl	117c8 <__printf_chk@plt>
   11d44:	sub	sp, fp, #8
   11d48:	pop	{r4, r5, fp, pc}
   11d4c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11d50:	add	fp, sp, #28
   11d54:	sub	sp, sp, #28
   11d58:	mov	sl, r1
   11d5c:	mov	r9, r0
   11d60:	ldr	r0, [r1]
   11d64:	bl	154fc <ftello64@plt+0x3c14>
   11d68:	movw	r1, #31704	; 0x7bd8
   11d6c:	movt	r1, #2
   11d70:	mov	r0, #6
   11d74:	bl	11828 <setlocale@plt>
   11d78:	movw	r6, #32890	; 0x807a
   11d7c:	movt	r6, #2
   11d80:	movw	r1, #32781	; 0x800d
   11d84:	movt	r1, #2
   11d88:	mov	r0, r6
   11d8c:	bl	11888 <bindtextdomain@plt>
   11d90:	mov	r0, r6
   11d94:	bl	11648 <textdomain@plt>
   11d98:	movw	r0, #21012	; 0x5214
   11d9c:	movt	r0, #1
   11da0:	bl	279c8 <ftello64@plt+0x160e0>
   11da4:	mov	r5, #0
   11da8:	movw	r6, #32805	; 0x8025
   11dac:	movt	r6, #2
   11db0:	movw	r4, #33792	; 0x8400
   11db4:	movt	r4, #2
   11db8:	movw	r7, #37360	; 0x91f0
   11dbc:	movt	r7, #3
   11dc0:	mov	r8, #1
   11dc4:	b	11dd0 <ftello64@plt+0x4e8>
   11dc8:	str	r0, [r1]
   11dcc:	bl	126d8 <ftello64@plt+0xdf0>
   11dd0:	str	r5, [sp]
   11dd4:	mov	r0, r9
   11dd8:	mov	r1, sl
   11ddc:	mov	r2, r6
   11de0:	mov	r3, r4
   11de4:	bl	1172c <getopt_long@plt>
   11de8:	add	r0, r0, #3
   11dec:	cmp	r0, #122	; 0x7a
   11df0:	bhi	125bc <ftello64@plt+0xcd4>
   11df4:	add	r1, pc, #0
   11df8:	ldr	pc, [r1, r0, lsl #2]
   11dfc:	andeq	r2, r1, r4, asr #11
   11e00:	andeq	r2, r1, ip, lsl r6
   11e04:	andeq	r2, r1, r8, lsl #4
   11e08:			; <UNDEFINED> instruction: 0x000125bc
   11e0c:			; <UNDEFINED> instruction: 0x000125bc
   11e10:			; <UNDEFINED> instruction: 0x000125bc
   11e14:			; <UNDEFINED> instruction: 0x000125bc
   11e18:			; <UNDEFINED> instruction: 0x000125bc
   11e1c:			; <UNDEFINED> instruction: 0x000125bc
   11e20:			; <UNDEFINED> instruction: 0x000125bc
   11e24:			; <UNDEFINED> instruction: 0x000125bc
   11e28:			; <UNDEFINED> instruction: 0x000125bc
   11e2c:			; <UNDEFINED> instruction: 0x000125bc
   11e30:	andeq	r1, r1, r8, ror #31
   11e34:			; <UNDEFINED> instruction: 0x000125bc
   11e38:			; <UNDEFINED> instruction: 0x000125bc
   11e3c:			; <UNDEFINED> instruction: 0x000125bc
   11e40:			; <UNDEFINED> instruction: 0x000125bc
   11e44:			; <UNDEFINED> instruction: 0x000125bc
   11e48:			; <UNDEFINED> instruction: 0x000125bc
   11e4c:			; <UNDEFINED> instruction: 0x000125bc
   11e50:			; <UNDEFINED> instruction: 0x000125bc
   11e54:			; <UNDEFINED> instruction: 0x000125bc
   11e58:			; <UNDEFINED> instruction: 0x000125bc
   11e5c:			; <UNDEFINED> instruction: 0x000125bc
   11e60:			; <UNDEFINED> instruction: 0x000125bc
   11e64:			; <UNDEFINED> instruction: 0x000125bc
   11e68:			; <UNDEFINED> instruction: 0x000125bc
   11e6c:			; <UNDEFINED> instruction: 0x000125bc
   11e70:			; <UNDEFINED> instruction: 0x000125bc
   11e74:			; <UNDEFINED> instruction: 0x000125bc
   11e78:			; <UNDEFINED> instruction: 0x000125bc
   11e7c:			; <UNDEFINED> instruction: 0x000125bc
   11e80:			; <UNDEFINED> instruction: 0x000125bc
   11e84:			; <UNDEFINED> instruction: 0x000125bc
   11e88:			; <UNDEFINED> instruction: 0x000125bc
   11e8c:			; <UNDEFINED> instruction: 0x000125bc
   11e90:			; <UNDEFINED> instruction: 0x000125bc
   11e94:			; <UNDEFINED> instruction: 0x000125bc
   11e98:			; <UNDEFINED> instruction: 0x000125bc
   11e9c:			; <UNDEFINED> instruction: 0x000125bc
   11ea0:			; <UNDEFINED> instruction: 0x000125bc
   11ea4:			; <UNDEFINED> instruction: 0x000125bc
   11ea8:			; <UNDEFINED> instruction: 0x000125bc
   11eac:			; <UNDEFINED> instruction: 0x000125bc
   11eb0:			; <UNDEFINED> instruction: 0x000125bc
   11eb4:			; <UNDEFINED> instruction: 0x000125bc
   11eb8:			; <UNDEFINED> instruction: 0x000125bc
   11ebc:			; <UNDEFINED> instruction: 0x000125bc
   11ec0:			; <UNDEFINED> instruction: 0x000125bc
   11ec4:			; <UNDEFINED> instruction: 0x000125bc
   11ec8:			; <UNDEFINED> instruction: 0x000125bc
   11ecc:			; <UNDEFINED> instruction: 0x000125bc
   11ed0:			; <UNDEFINED> instruction: 0x000125bc
   11ed4:			; <UNDEFINED> instruction: 0x000125bc
   11ed8:			; <UNDEFINED> instruction: 0x000125bc
   11edc:			; <UNDEFINED> instruction: 0x000125bc
   11ee0:			; <UNDEFINED> instruction: 0x000125bc
   11ee4:			; <UNDEFINED> instruction: 0x000125bc
   11ee8:			; <UNDEFINED> instruction: 0x000125bc
   11eec:			; <UNDEFINED> instruction: 0x000125bc
   11ef0:			; <UNDEFINED> instruction: 0x000125bc
   11ef4:			; <UNDEFINED> instruction: 0x000125bc
   11ef8:			; <UNDEFINED> instruction: 0x000125bc
   11efc:			; <UNDEFINED> instruction: 0x000125bc
   11f00:			; <UNDEFINED> instruction: 0x000125bc
   11f04:			; <UNDEFINED> instruction: 0x000125bc
   11f08:			; <UNDEFINED> instruction: 0x000125bc
   11f0c:	andeq	r2, r1, r8, ror #2
   11f10:			; <UNDEFINED> instruction: 0x000125bc
   11f14:			; <UNDEFINED> instruction: 0x000125bc
   11f18:			; <UNDEFINED> instruction: 0x000125bc
   11f1c:			; <UNDEFINED> instruction: 0x000125bc
   11f20:	muleq	r1, ip, r1
   11f24:	andeq	r2, r1, ip, lsr #3
   11f28:			; <UNDEFINED> instruction: 0x000125bc
   11f2c:			; <UNDEFINED> instruction: 0x000125bc
   11f30:			; <UNDEFINED> instruction: 0x000125bc
   11f34:			; <UNDEFINED> instruction: 0x000125bc
   11f38:			; <UNDEFINED> instruction: 0x000125bc
   11f3c:	andeq	r2, r1, r4, asr r1
   11f40:			; <UNDEFINED> instruction: 0x000125bc
   11f44:	andeq	r2, r1, r8, ror r1
   11f48:			; <UNDEFINED> instruction: 0x000125bc
   11f4c:			; <UNDEFINED> instruction: 0x000125bc
   11f50:	andeq	r2, r1, ip, lsl #3
   11f54:	andeq	r2, r1, ip, asr #32
   11f58:			; <UNDEFINED> instruction: 0x000121bc
   11f5c:			; <UNDEFINED> instruction: 0x000125bc
   11f60:			; <UNDEFINED> instruction: 0x000125bc
   11f64:	andeq	r2, r1, r0, ror r0
   11f68:			; <UNDEFINED> instruction: 0x000125bc
   11f6c:			; <UNDEFINED> instruction: 0x000125bc
   11f70:			; <UNDEFINED> instruction: 0x000125bc
   11f74:			; <UNDEFINED> instruction: 0x000125bc
   11f78:			; <UNDEFINED> instruction: 0x000125bc
   11f7c:			; <UNDEFINED> instruction: 0x000125bc
   11f80:			; <UNDEFINED> instruction: 0x000125bc
   11f84:			; <UNDEFINED> instruction: 0x000125bc
   11f88:			; <UNDEFINED> instruction: 0x000125bc
   11f8c:			; <UNDEFINED> instruction: 0x000125bc
   11f90:	ldrdeq	r2, [r1], -r0
   11f94:			; <UNDEFINED> instruction: 0x000125bc
   11f98:			; <UNDEFINED> instruction: 0x000125bc
   11f9c:			; <UNDEFINED> instruction: 0x000125bc
   11fa0:	andeq	r2, r1, ip, lsr r0
   11fa4:	andeq	r2, r1, r4, lsr #1
   11fa8:			; <UNDEFINED> instruction: 0x000125bc
   11fac:	andeq	r2, r1, r4, ror #3
   11fb0:			; <UNDEFINED> instruction: 0x000125bc
   11fb4:			; <UNDEFINED> instruction: 0x000125bc
   11fb8:			; <UNDEFINED> instruction: 0x000125bc
   11fbc:			; <UNDEFINED> instruction: 0x000125bc
   11fc0:			; <UNDEFINED> instruction: 0x000125bc
   11fc4:	andeq	r2, r1, ip, asr r0
   11fc8:			; <UNDEFINED> instruction: 0x000125bc
   11fcc:			; <UNDEFINED> instruction: 0x000125bc
   11fd0:	strdeq	r2, [r1], -r8
   11fd4:			; <UNDEFINED> instruction: 0x000125bc
   11fd8:	ldrdeq	r1, [r1], -r0
   11fdc:			; <UNDEFINED> instruction: 0x000125bc
   11fe0:			; <UNDEFINED> instruction: 0x000125bc
   11fe4:	strdeq	r2, [r1], -ip
   11fe8:	ldr	r1, [r7]
   11fec:	movw	r0, #37252	; 0x9184
   11ff0:	movt	r0, #3
   11ff4:	ldr	r0, [r0]
   11ff8:	mov	r2, #4
   11ffc:	str	r2, [sp]
   12000:	stmib	sp, {r0, r8}
   12004:	movw	r0, #32877	; 0x806d
   12008:	movt	r0, #2
   1200c:	movw	r2, #34104	; 0x8538
   12010:	movt	r2, #2
   12014:	movw	r8, #34096	; 0x8530
   12018:	movt	r8, #2
   1201c:	mov	r3, r8
   12020:	bl	150e4 <ftello64@plt+0x37fc>
   12024:	ldr	r0, [r8, r0, lsl #2]
   12028:	mov	r8, #1
   1202c:	movw	r1, #37392	; 0x9210
   12030:	movt	r1, #3
   12034:	str	r0, [r1]
   12038:	b	11dd0 <ftello64@plt+0x4e8>
   1203c:	movw	r0, #37376	; 0x9200
   12040:	movt	r0, #3
   12044:	strb	r8, [r0]
   12048:	b	11dd0 <ftello64@plt+0x4e8>
   1204c:	ldr	r0, [r7]
   12050:	movw	r1, #37400	; 0x9218
   12054:	movt	r1, #3
   12058:	b	11dc8 <ftello64@plt+0x4e0>
   1205c:	ldr	r0, [r7]
   12060:	movw	r1, #37384	; 0x9208
   12064:	movt	r1, #3
   12068:	str	r0, [r1]
   1206c:	b	11dd0 <ftello64@plt+0x4e8>
   12070:	ldr	r0, [r7]
   12074:	movw	r5, #37692	; 0x933c
   12078:	movt	r5, #3
   1207c:	str	r0, [r5]
   12080:	bl	126d8 <ftello64@plt+0xdf0>
   12084:	ldr	r0, [r5]
   12088:	mov	r5, #0
   1208c:	ldrb	r0, [r0]
   12090:	cmp	r0, #0
   12094:	movweq	r0, #37692	; 0x933c
   12098:	movteq	r0, #3
   1209c:	streq	r5, [r0]
   120a0:	b	11dd0 <ftello64@plt+0x4e8>
   120a4:	ldr	r0, [r7]
   120a8:	movw	r1, #31704	; 0x7bd8
   120ac:	movt	r1, #2
   120b0:	str	r1, [sp]
   120b4:	mov	r1, #0
   120b8:	mov	r2, #0
   120bc:	add	r3, sp, #16
   120c0:	bl	252a4 <ftello64@plt+0x139bc>
   120c4:	ldr	r1, [sp, #16]
   120c8:	ldr	r3, [sp, #20]
   120cc:	subs	r2, r1, #1
   120d0:	sbc	r3, r3, #0
   120d4:	cmp	r0, #0
   120d8:	bne	12624 <ftello64@plt+0xd3c>
   120dc:	mvn	r0, #-2147483648	; 0x80000000
   120e0:	subs	r0, r2, r0
   120e4:	sbcs	r0, r3, #0
   120e8:	bcs	12624 <ftello64@plt+0xd3c>
   120ec:	movw	r0, #37232	; 0x9170
   120f0:	movt	r0, #3
   120f4:	str	r1, [r0]
   120f8:	b	11dd0 <ftello64@plt+0x4e8>
   120fc:	ldr	r0, [r7]
   12100:	movw	r1, #31704	; 0x7bd8
   12104:	movt	r1, #2
   12108:	str	r1, [sp]
   1210c:	mov	r1, #0
   12110:	mov	r2, #0
   12114:	add	r3, sp, #16
   12118:	bl	252a4 <ftello64@plt+0x139bc>
   1211c:	ldr	r1, [sp, #16]
   12120:	ldr	r3, [sp, #20]
   12124:	subs	r2, r1, #1
   12128:	sbc	r3, r3, #0
   1212c:	cmp	r0, #0
   12130:	bne	12630 <ftello64@plt+0xd48>
   12134:	mvn	r0, #-2147483648	; 0x80000000
   12138:	subs	r0, r2, r0
   1213c:	sbcs	r0, r3, #0
   12140:	bcs	12630 <ftello64@plt+0xd48>
   12144:	movw	r0, #37236	; 0x9174
   12148:	movt	r0, #3
   1214c:	str	r1, [r0]
   12150:	b	11dd0 <ftello64@plt+0x4e8>
   12154:	ldr	r0, [r7]
   12158:	movw	r1, #37244	; 0x917c
   1215c:	movt	r1, #3
   12160:	str	r0, [r1]
   12164:	b	11dd0 <ftello64@plt+0x4e8>
   12168:	movw	r0, #37389	; 0x920d
   1216c:	movt	r0, #3
   12170:	strb	r8, [r0]
   12174:	b	11dd0 <ftello64@plt+0x4e8>
   12178:	movw	r0, #37392	; 0x9210
   1217c:	movt	r0, #3
   12180:	mov	r1, #2
   12184:	str	r1, [r0]
   12188:	b	11dd0 <ftello64@plt+0x4e8>
   1218c:	movw	r0, #37396	; 0x9214
   12190:	movt	r0, #3
   12194:	strb	r8, [r0]
   12198:	b	11dd0 <ftello64@plt+0x4e8>
   1219c:	ldr	r0, [r7]
   121a0:	movw	r1, #37240	; 0x9178
   121a4:	movt	r1, #3
   121a8:	b	11dc8 <ftello64@plt+0x4e0>
   121ac:	movw	r0, #37368	; 0x91f8
   121b0:	movt	r0, #3
   121b4:	strb	r8, [r0]
   121b8:	b	11dd0 <ftello64@plt+0x4e8>
   121bc:	movw	r0, #37392	; 0x9210
   121c0:	movt	r0, #3
   121c4:	mov	r1, #3
   121c8:	str	r1, [r0]
   121cc:	b	11dd0 <ftello64@plt+0x4e8>
   121d0:	ldr	r0, [r7]
   121d4:	movw	r1, #37372	; 0x91fc
   121d8:	movt	r1, #3
   121dc:	str	r0, [r1]
   121e0:	b	11dd0 <ftello64@plt+0x4e8>
   121e4:	ldr	r0, [r7]
   121e8:	movw	r1, #37380	; 0x9204
   121ec:	movt	r1, #3
   121f0:	str	r0, [r1]
   121f4:	b	11dd0 <ftello64@plt+0x4e8>
   121f8:	movw	r0, #37388	; 0x920c
   121fc:	movt	r0, #3
   12200:	strb	r8, [r0]
   12204:	b	11dd0 <ftello64@plt+0x4e8>
   12208:	movw	r0, #37336	; 0x91d8
   1220c:	movt	r0, #3
   12210:	mov	r8, r0
   12214:	ldr	r0, [r0]
   12218:	cmp	r0, r9
   1221c:	bne	1227c <ftello64@plt+0x994>
   12220:	mov	r0, #4
   12224:	bl	24e04 <ftello64@plt+0x1351c>
   12228:	movw	r4, #37984	; 0x9460
   1222c:	movt	r4, #3
   12230:	str	r0, [r4]
   12234:	mov	r0, #8
   12238:	bl	24e04 <ftello64@plt+0x1351c>
   1223c:	movw	r1, #37988	; 0x9464
   12240:	movt	r1, #3
   12244:	str	r0, [r1]
   12248:	mov	r0, #8
   1224c:	bl	24e04 <ftello64@plt+0x1351c>
   12250:	movw	r1, #37996	; 0x946c
   12254:	movt	r1, #3
   12258:	mov	r2, #1
   1225c:	str	r2, [r1]
   12260:	movw	r1, #37992	; 0x9468
   12264:	movt	r1, #3
   12268:	str	r0, [r1]
   1226c:	ldr	r0, [r4]
   12270:	mov	r1, #0
   12274:	str	r1, [r0]
   12278:	b	12428 <ftello64@plt+0xb40>
   1227c:	movw	r1, #37368	; 0x91f8
   12280:	movt	r1, #3
   12284:	ldrb	r1, [r1]
   12288:	cmp	r1, #0
   1228c:	beq	1230c <ftello64@plt+0xa24>
   12290:	movw	r0, #37996	; 0x946c
   12294:	movt	r0, #3
   12298:	mov	r1, #1
   1229c:	str	r1, [r0]
   122a0:	mov	r0, #4
   122a4:	bl	24e04 <ftello64@plt+0x1351c>
   122a8:	movw	r4, #37984	; 0x9460
   122ac:	movt	r4, #3
   122b0:	str	r0, [r4]
   122b4:	mov	r0, #8
   122b8:	bl	24e04 <ftello64@plt+0x1351c>
   122bc:	movw	r1, #37988	; 0x9464
   122c0:	movt	r1, #3
   122c4:	str	r0, [r1]
   122c8:	mov	r0, #8
   122cc:	bl	24e04 <ftello64@plt+0x1351c>
   122d0:	movw	r1, #37992	; 0x9468
   122d4:	movt	r1, #3
   122d8:	str	r0, [r1]
   122dc:	ldr	r7, [r8]
   122e0:	ldr	r6, [sl, r7, lsl #2]
   122e4:	ldrb	r0, [r6]
   122e8:	cmp	r0, #0
   122ec:	beq	123c8 <ftello64@plt+0xae0>
   122f0:	movw	r1, #34376	; 0x8648
   122f4:	movt	r1, #2
   122f8:	mov	r0, r6
   122fc:	bl	11558 <strcmp@plt>
   12300:	cmp	r0, #0
   12304:	movne	r0, r6
   12308:	b	123cc <ftello64@plt+0xae4>
   1230c:	sub	r0, r9, r0
   12310:	movw	r5, #37996	; 0x946c
   12314:	movt	r5, #3
   12318:	str	r0, [r5]
   1231c:	mov	r1, #4
   12320:	bl	24ea0 <ftello64@plt+0x135b8>
   12324:	movw	r9, #37984	; 0x9460
   12328:	movt	r9, #3
   1232c:	str	r0, [r9]
   12330:	ldr	r0, [r5]
   12334:	mov	r1, #8
   12338:	bl	24ea0 <ftello64@plt+0x135b8>
   1233c:	movw	r1, #37988	; 0x9464
   12340:	movt	r1, #3
   12344:	str	r0, [r1]
   12348:	ldr	r0, [r5]
   1234c:	mov	r1, #8
   12350:	bl	24ea0 <ftello64@plt+0x135b8>
   12354:	movw	r1, #37992	; 0x9468
   12358:	movt	r1, #3
   1235c:	str	r0, [r1]
   12360:	ldr	r0, [r5]
   12364:	cmp	r0, #1
   12368:	blt	12428 <ftello64@plt+0xb40>
   1236c:	mov	r4, r8
   12370:	mov	r7, #0
   12374:	ldr	r8, [r4]
   12378:	ldr	r6, [sl, r8, lsl #2]
   1237c:	ldrb	r0, [r6]
   12380:	cmp	r0, #0
   12384:	mov	r0, #0
   12388:	beq	123a4 <ftello64@plt+0xabc>
   1238c:	mov	r0, r6
   12390:	movw	r1, #34376	; 0x8648
   12394:	movt	r1, #2
   12398:	bl	11558 <strcmp@plt>
   1239c:	cmp	r0, #0
   123a0:	movne	r0, r6
   123a4:	ldr	r1, [r9]
   123a8:	str	r0, [r1, r7, lsl #2]
   123ac:	add	r0, r8, #1
   123b0:	str	r0, [r4]
   123b4:	add	r7, r7, #1
   123b8:	ldr	r0, [r5]
   123bc:	cmp	r7, r0
   123c0:	blt	12374 <ftello64@plt+0xa8c>
   123c4:	b	12428 <ftello64@plt+0xb40>
   123c8:	mov	r0, #0
   123cc:	ldr	r1, [r4]
   123d0:	str	r0, [r1]
   123d4:	add	r0, r7, #1
   123d8:	mov	r4, r8
   123dc:	str	r0, [r8]
   123e0:	cmp	r0, r9
   123e4:	bge	1241c <ftello64@plt+0xb34>
   123e8:	ldr	r0, [sl, r0, lsl #2]
   123ec:	movw	r1, #37356	; 0x91ec
   123f0:	movt	r1, #3
   123f4:	ldr	r2, [r1]
   123f8:	movw	r1, #32927	; 0x809f
   123fc:	movt	r1, #2
   12400:	bl	15324 <ftello64@plt+0x3a3c>
   12404:	cmp	r0, #0
   12408:	beq	126a4 <ftello64@plt+0xdbc>
   1240c:	mov	r4, r8
   12410:	ldr	r0, [r8]
   12414:	add	r0, r0, #1
   12418:	str	r0, [r8]
   1241c:	ldr	r0, [r4]
   12420:	cmp	r0, r9
   12424:	blt	12664 <ftello64@plt+0xd7c>
   12428:	movw	r2, #37392	; 0x9210
   1242c:	movt	r2, #3
   12430:	ldr	r0, [r2]
   12434:	cmp	r0, #0
   12438:	bne	12458 <ftello64@plt+0xb70>
   1243c:	movw	r0, #37368	; 0x91f8
   12440:	movt	r0, #3
   12444:	ldrb	r0, [r0]
   12448:	mov	r1, #1
   1244c:	cmp	r0, #0
   12450:	movwne	r1, #2
   12454:	str	r1, [r2]
   12458:	bl	129b4 <ftello64@plt+0x10cc>
   1245c:	movw	r0, #37372	; 0x91fc
   12460:	movt	r0, #3
   12464:	ldr	r0, [r0]
   12468:	cmp	r0, #0
   1246c:	blne	12b14 <ftello64@plt+0x122c>
   12470:	movw	r0, #37380	; 0x9204
   12474:	movt	r0, #3
   12478:	ldr	r0, [r0]
   1247c:	cmp	r0, #0
   12480:	beq	124b0 <ftello64@plt+0xbc8>
   12484:	movw	r4, #38000	; 0x9470
   12488:	movt	r4, #3
   1248c:	mov	r1, r4
   12490:	bl	12b9c <ftello64@plt+0x12b4>
   12494:	ldr	r0, [r4, #8]
   12498:	cmp	r0, #0
   1249c:	bne	124b0 <ftello64@plt+0xbc8>
   124a0:	mov	r0, #0
   124a4:	movw	r1, #37380	; 0x9204
   124a8:	movt	r1, #3
   124ac:	str	r0, [r1]
   124b0:	movw	r0, #37384	; 0x9208
   124b4:	movt	r0, #3
   124b8:	ldr	r0, [r0]
   124bc:	cmp	r0, #0
   124c0:	beq	124f0 <ftello64@plt+0xc08>
   124c4:	movw	r4, #38012	; 0x947c
   124c8:	movt	r4, #3
   124cc:	mov	r1, r4
   124d0:	bl	12b9c <ftello64@plt+0x12b4>
   124d4:	ldr	r0, [r4, #8]
   124d8:	cmp	r0, #0
   124dc:	bne	124f0 <ftello64@plt+0xc08>
   124e0:	mov	r0, #0
   124e4:	movw	r1, #37384	; 0x9208
   124e8:	movt	r1, #3
   124ec:	str	r0, [r1]
   124f0:	movw	r5, #38024	; 0x9488
   124f4:	movt	r5, #3
   124f8:	mov	r6, #0
   124fc:	str	r6, [r5]
   12500:	str	r6, [r5, #4]
   12504:	movw	r0, #38908	; 0x97fc
   12508:	movt	r0, #3
   1250c:	str	r6, [r0]
   12510:	movw	r0, #38032	; 0x9490
   12514:	movt	r0, #3
   12518:	str	r6, [r0]
   1251c:	movw	r0, #38036	; 0x9494
   12520:	movt	r0, #3
   12524:	str	r6, [r0]
   12528:	movw	r8, #37996	; 0x946c
   1252c:	movt	r8, #3
   12530:	ldr	r0, [r8]
   12534:	cmp	r0, #1
   12538:	blt	125a4 <ftello64@plt+0xcbc>
   1253c:	movw	r9, #37984	; 0x9460
   12540:	movt	r9, #3
   12544:	movw	sl, #37992	; 0x9468
   12548:	movt	sl, #3
   1254c:	movw	r7, #37988	; 0x9464
   12550:	movt	r7, #3
   12554:	mov	r4, #0
   12558:	ldr	r0, [r9]
   1255c:	ldr	r0, [r0, r4, lsl #2]
   12560:	ldr	r1, [sl]
   12564:	add	r1, r1, r6
   12568:	bl	12c8c <ftello64@plt+0x13a4>
   1256c:	mov	r0, r4
   12570:	bl	12d78 <ftello64@plt+0x1490>
   12574:	ldrd	r0, [r5]
   12578:	adds	r0, r0, #1
   1257c:	adc	r1, r1, #0
   12580:	strd	r0, [r5]
   12584:	ldr	r2, [r7]
   12588:	str	r0, [r2, r6]!
   1258c:	str	r1, [r2, #4]
   12590:	add	r6, r6, #8
   12594:	add	r4, r4, #1
   12598:	ldr	r0, [r8]
   1259c:	cmp	r4, r0
   125a0:	blt	12558 <ftello64@plt+0xc70>
   125a4:	bl	13424 <ftello64@plt+0x1b3c>
   125a8:	bl	13454 <ftello64@plt+0x1b6c>
   125ac:	bl	1374c <ftello64@plt+0x1e64>
   125b0:	mov	r0, #0
   125b4:	sub	sp, fp, #28
   125b8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   125bc:	mov	r0, #1
   125c0:	bl	119e4 <ftello64@plt+0xfc>
   125c4:	movw	r0, #37248	; 0x9180
   125c8:	movt	r0, #3
   125cc:	ldr	r4, [r0]
   125d0:	movw	r0, #37356	; 0x91ec
   125d4:	movt	r0, #3
   125d8:	ldr	r5, [r0]
   125dc:	movw	r0, #32900	; 0x8084
   125e0:	movt	r0, #2
   125e4:	movw	r1, #32910	; 0x808e
   125e8:	movt	r1, #2
   125ec:	bl	15914 <ftello64@plt+0x402c>
   125f0:	mov	r1, #0
   125f4:	stm	sp, {r0, r1}
   125f8:	movw	r1, #32777	; 0x8009
   125fc:	movt	r1, #2
   12600:	movw	r2, #32886	; 0x8076
   12604:	movt	r2, #2
   12608:	mov	r0, r5
   1260c:	mov	r3, r4
   12610:	bl	24cfc <ftello64@plt+0x13414>
   12614:	mov	r0, #0
   12618:	bl	11744 <exit@plt>
   1261c:	mov	r0, #0
   12620:	bl	119e4 <ftello64@plt+0xfc>
   12624:	movw	r1, #32832	; 0x8040
   12628:	movt	r1, #2
   1262c:	b	12638 <ftello64@plt+0xd50>
   12630:	movw	r1, #32854	; 0x8056
   12634:	movt	r1, #2
   12638:	mov	r0, #0
   1263c:	mov	r2, #5
   12640:	bl	11618 <dcgettext@plt>
   12644:	mov	r4, r0
   12648:	ldr	r0, [r7]
   1264c:	bl	172d4 <ftello64@plt+0x59ec>
   12650:	mov	r3, r0
   12654:	mov	r0, #1
   12658:	mov	r1, #0
   1265c:	mov	r2, r4
   12660:	bl	116cc <error@plt>
   12664:	movw	r1, #32929	; 0x80a1
   12668:	movt	r1, #2
   1266c:	mov	r0, #0
   12670:	mov	r2, #5
   12674:	bl	11618 <dcgettext@plt>
   12678:	mov	r5, r0
   1267c:	ldr	r0, [r4]
   12680:	ldr	r0, [sl, r0, lsl #2]
   12684:	bl	172d4 <ftello64@plt+0x59ec>
   12688:	mov	r3, r0
   1268c:	mov	r0, #0
   12690:	mov	r1, #0
   12694:	mov	r2, r5
   12698:	bl	116cc <error@plt>
   1269c:	mov	r0, #1
   126a0:	bl	119e4 <ftello64@plt+0xfc>
   126a4:	bl	11774 <__errno_location@plt>
   126a8:	ldr	r1, [r8]
   126ac:	ldr	r2, [sl, r1, lsl #2]
   126b0:	ldr	r4, [r0]
   126b4:	mov	r0, #0
   126b8:	mov	r1, #3
   126bc:	bl	17194 <ftello64@plt+0x58ac>
   126c0:	mov	r3, r0
   126c4:	movw	r2, #34278	; 0x85e6
   126c8:	movt	r2, #2
   126cc:	mov	r0, #1
   126d0:	mov	r1, r4
   126d4:	bl	116cc <error@plt>
   126d8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   126dc:	add	fp, sp, #28
   126e0:	sub	sp, sp, #4
   126e4:	mov	r4, r0
   126e8:	ldrb	r1, [r0]
   126ec:	cmp	r1, #0
   126f0:	beq	12990 <ftello64@plt+0x10a8>
   126f4:	mov	r5, #92	; 0x5c
   126f8:	mov	r9, #11
   126fc:	mov	r0, r4
   12700:	b	127bc <ftello64@plt+0xed4>
   12704:	strb	r9, [r4], #1
   12708:	b	12980 <ftello64@plt+0x1098>
   1270c:	add	sl, r0, #2
   12710:	bl	11738 <__ctype_b_loc@plt>
   12714:	ldr	r6, [r0]
   12718:	mov	r7, #0
   1271c:	mov	r8, #0
   12720:	ldrb	r0, [sl, r7]
   12724:	bl	13804 <ftello64@plt+0x1f1c>
   12728:	add	r1, r6, r0, lsl #1
   1272c:	ldrb	r1, [r1, #1]
   12730:	tst	r1, #16
   12734:	beq	1279c <ftello64@plt+0xeb4>
   12738:	lsl	r1, r8, #4
   1273c:	sub	r2, r0, #97	; 0x61
   12740:	uxtb	r3, r2
   12744:	mvn	r2, #86	; 0x56
   12748:	cmp	r3, #6
   1274c:	bcc	12764 <ftello64@plt+0xe7c>
   12750:	sub	r2, r0, #65	; 0x41
   12754:	uxtb	r2, r2
   12758:	cmp	r2, #6
   1275c:	mvn	r2, #47	; 0x2f
   12760:	mvncc	r2, #54	; 0x36
   12764:	add	r0, r2, r0
   12768:	add	r8, r0, r1
   1276c:	add	r7, r7, #1
   12770:	cmp	r7, #3
   12774:	bcc	12720 <ftello64@plt+0xe38>
   12778:	add	r0, sl, r7
   1277c:	b	127a8 <ftello64@plt+0xec0>
   12780:	cmp	r2, #0
   12784:	beq	12990 <ftello64@plt+0x10a8>
   12788:	strb	r5, [r4]
   1278c:	ldrb	r1, [r0, #1]
   12790:	strb	r1, [r4, #1]
   12794:	add	r4, r4, #2
   12798:	b	12980 <ftello64@plt+0x1098>
   1279c:	add	r0, sl, r7
   127a0:	cmp	r7, #0
   127a4:	beq	127b0 <ftello64@plt+0xec8>
   127a8:	strb	r8, [r4], #1
   127ac:	b	12984 <ftello64@plt+0x109c>
   127b0:	movw	r1, #30812	; 0x785c
   127b4:	strh	r1, [r4], #2
   127b8:	b	12984 <ftello64@plt+0x109c>
   127bc:	add	r2, r0, #1
   127c0:	uxtb	r3, r1
   127c4:	cmp	r3, #92	; 0x5c
   127c8:	bne	12944 <ftello64@plt+0x105c>
   127cc:	ldrb	r2, [r2]
   127d0:	sub	r1, r2, #48	; 0x30
   127d4:	cmp	r1, #72	; 0x48
   127d8:	bhi	12780 <ftello64@plt+0xe98>
   127dc:	add	r2, pc, #0
   127e0:	ldr	pc, [r2, r1, lsl #2]
   127e4:	andeq	r2, r1, r8, lsl #18
   127e8:	andeq	r2, r1, r8, lsl #15
   127ec:	andeq	r2, r1, r8, lsl #15
   127f0:	andeq	r2, r1, r8, lsl #15
   127f4:	andeq	r2, r1, r8, lsl #15
   127f8:	andeq	r2, r1, r8, lsl #15
   127fc:	andeq	r2, r1, r8, lsl #15
   12800:	andeq	r2, r1, r8, lsl #15
   12804:	andeq	r2, r1, r8, lsl #15
   12808:	andeq	r2, r1, r8, lsl #15
   1280c:	andeq	r2, r1, r8, lsl #15
   12810:	andeq	r2, r1, r8, lsl #15
   12814:	andeq	r2, r1, r8, lsl #15
   12818:	andeq	r2, r1, r8, lsl #15
   1281c:	andeq	r2, r1, r8, lsl #15
   12820:	andeq	r2, r1, r8, lsl #15
   12824:	andeq	r2, r1, r8, lsl #15
   12828:	andeq	r2, r1, r8, lsl #15
   1282c:	andeq	r2, r1, r8, lsl #15
   12830:	andeq	r2, r1, r8, lsl #15
   12834:	andeq	r2, r1, r8, lsl #15
   12838:	andeq	r2, r1, r8, lsl #15
   1283c:	andeq	r2, r1, r8, lsl #15
   12840:	andeq	r2, r1, r8, lsl #15
   12844:	andeq	r2, r1, r8, lsl #15
   12848:	andeq	r2, r1, r8, lsl #15
   1284c:	andeq	r2, r1, r8, lsl #15
   12850:	andeq	r2, r1, r8, lsl #15
   12854:	andeq	r2, r1, r8, lsl #15
   12858:	andeq	r2, r1, r8, lsl #15
   1285c:	andeq	r2, r1, r8, lsl #15
   12860:	andeq	r2, r1, r8, lsl #15
   12864:	andeq	r2, r1, r8, lsl #15
   12868:	andeq	r2, r1, r8, lsl #15
   1286c:	andeq	r2, r1, r8, lsl #15
   12870:	andeq	r2, r1, r8, lsl #15
   12874:	andeq	r2, r1, r8, lsl #15
   12878:	andeq	r2, r1, r8, lsl #15
   1287c:	andeq	r2, r1, r8, lsl #15
   12880:	andeq	r2, r1, r8, lsl #15
   12884:	andeq	r2, r1, r8, lsl #15
   12888:	andeq	r2, r1, r8, lsl #15
   1288c:	andeq	r2, r1, r8, lsl #15
   12890:	andeq	r2, r1, r8, lsl #15
   12894:	andeq	r2, r1, r8, lsl #15
   12898:	andeq	r2, r1, r8, lsl #15
   1289c:	andeq	r2, r1, r8, lsl #15
   128a0:	andeq	r2, r1, r8, lsl #15
   128a4:	andeq	r2, r1, r8, lsl #15
   128a8:	andeq	r2, r1, r0, asr r9
   128ac:	andeq	r2, r1, r8, asr r9
   128b0:	andeq	r2, r1, r0, lsr #19
   128b4:	andeq	r2, r1, r8, lsl #15
   128b8:	andeq	r2, r1, r8, lsl #15
   128bc:	andeq	r2, r1, r0, ror #18
   128c0:	andeq	r2, r1, r8, lsl #15
   128c4:	andeq	r2, r1, r8, lsl #15
   128c8:	andeq	r2, r1, r8, lsl #15
   128cc:	andeq	r2, r1, r8, lsl #15
   128d0:	andeq	r2, r1, r8, lsl #15
   128d4:	andeq	r2, r1, r8, lsl #15
   128d8:	andeq	r2, r1, r8, lsl #15
   128dc:	andeq	r2, r1, r8, ror #18
   128e0:	andeq	r2, r1, r8, lsl #15
   128e4:	andeq	r2, r1, r8, lsl #15
   128e8:	andeq	r2, r1, r8, lsl #15
   128ec:	andeq	r2, r1, r0, ror r9
   128f0:	andeq	r2, r1, r8, lsl #15
   128f4:	andeq	r2, r1, r8, ror r9
   128f8:	andeq	r2, r1, r8, lsl #15
   128fc:	andeq	r2, r1, r4, lsl #14
   12900:	andeq	r2, r1, r8, lsl #15
   12904:	andeq	r2, r1, ip, lsl #14
   12908:	add	r0, r0, #2
   1290c:	mov	r2, #0
   12910:	mov	r1, #0
   12914:	ldrb	r3, [r0, r2]
   12918:	and	r7, r3, #248	; 0xf8
   1291c:	cmp	r7, #48	; 0x30
   12920:	bne	12938 <ftello64@plt+0x1050>
   12924:	add	r1, r3, r1, lsl #3
   12928:	sub	r1, r1, #48	; 0x30
   1292c:	add	r2, r2, #1
   12930:	cmp	r2, #3
   12934:	bcc	12914 <ftello64@plt+0x102c>
   12938:	add	r0, r0, r2
   1293c:	strb	r1, [r4], #1
   12940:	b	12984 <ftello64@plt+0x109c>
   12944:	strb	r1, [r4], #1
   12948:	mov	r0, r2
   1294c:	b	12984 <ftello64@plt+0x109c>
   12950:	mov	r1, #7
   12954:	b	1297c <ftello64@plt+0x1094>
   12958:	mov	r1, #8
   1295c:	b	1297c <ftello64@plt+0x1094>
   12960:	mov	r1, #12
   12964:	b	1297c <ftello64@plt+0x1094>
   12968:	mov	r1, #10
   1296c:	b	1297c <ftello64@plt+0x1094>
   12970:	mov	r1, #13
   12974:	b	1297c <ftello64@plt+0x1094>
   12978:	mov	r1, #9
   1297c:	strb	r1, [r4], #1
   12980:	add	r0, r0, #2
   12984:	ldrb	r1, [r0]
   12988:	cmp	r1, #0
   1298c:	bne	127bc <ftello64@plt+0xed4>
   12990:	mov	r0, #0
   12994:	strb	r0, [r4]
   12998:	sub	sp, fp, #28
   1299c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   129a0:	add	r0, r0, #2
   129a4:	ldrb	r1, [r0], #1
   129a8:	cmp	r1, #0
   129ac:	bne	129a4 <ftello64@plt+0x10bc>
   129b0:	b	12990 <ftello64@plt+0x10a8>
   129b4:	push	{r4, r5, fp, lr}
   129b8:	add	fp, sp, #8
   129bc:	movw	r0, #37376	; 0x9200
   129c0:	movt	r0, #3
   129c4:	ldrb	r0, [r0]
   129c8:	cmp	r0, #1
   129cc:	bne	129f4 <ftello64@plt+0x110c>
   129d0:	mov	r4, #0
   129d4:	movw	r5, #38040	; 0x9498
   129d8:	movt	r5, #3
   129dc:	mov	r0, r4
   129e0:	bl	11834 <toupper@plt>
   129e4:	strb	r0, [r5, r4]
   129e8:	add	r4, r4, #1
   129ec:	cmp	r4, #256	; 0x100
   129f0:	bne	129dc <ftello64@plt+0x10f4>
   129f4:	movw	r0, #37400	; 0x9218
   129f8:	movt	r0, #3
   129fc:	ldr	r1, [r0]
   12a00:	cmp	r1, #0
   12a04:	beq	12a20 <ftello64@plt+0x1138>
   12a08:	ldrb	r1, [r1]
   12a0c:	cmp	r1, #0
   12a10:	bne	12a60 <ftello64@plt+0x1178>
   12a14:	mov	r1, #0
   12a18:	str	r1, [r0]
   12a1c:	b	12a6c <ftello64@plt+0x1184>
   12a20:	movw	r1, #37368	; 0x91f8
   12a24:	movt	r1, #3
   12a28:	ldrb	r1, [r1]
   12a2c:	cmp	r1, #0
   12a30:	bne	12a48 <ftello64@plt+0x1160>
   12a34:	movw	r1, #37388	; 0x920c
   12a38:	movt	r1, #3
   12a3c:	ldrb	r1, [r1]
   12a40:	cmp	r1, #1
   12a44:	bne	12a54 <ftello64@plt+0x116c>
   12a48:	movw	r1, #31703	; 0x7bd7
   12a4c:	movt	r1, #2
   12a50:	b	12a5c <ftello64@plt+0x1174>
   12a54:	movw	r1, #33595	; 0x833b
   12a58:	movt	r1, #2
   12a5c:	str	r1, [r0]
   12a60:	movw	r0, #37400	; 0x9218
   12a64:	movt	r0, #3
   12a68:	bl	13808 <ftello64@plt+0x1f20>
   12a6c:	movw	r0, #37692	; 0x933c
   12a70:	movt	r0, #3
   12a74:	ldr	r0, [r0]
   12a78:	cmp	r0, #0
   12a7c:	beq	12a90 <ftello64@plt+0x11a8>
   12a80:	movw	r0, #37692	; 0x933c
   12a84:	movt	r0, #3
   12a88:	pop	{r4, r5, fp, lr}
   12a8c:	b	13808 <ftello64@plt+0x1f20>
   12a90:	movw	r0, #37372	; 0x91fc
   12a94:	movt	r0, #3
   12a98:	ldr	r0, [r0]
   12a9c:	cmp	r0, #0
   12aa0:	popne	{r4, r5, fp, pc}
   12aa4:	movw	r0, #37368	; 0x91f8
   12aa8:	movt	r0, #3
   12aac:	ldrb	r0, [r0]
   12ab0:	cmp	r0, #0
   12ab4:	beq	12ae0 <ftello64@plt+0x11f8>
   12ab8:	movw	r4, #38296	; 0x9598
   12abc:	movt	r4, #3
   12ac0:	mov	r0, r4
   12ac4:	mov	r1, #1
   12ac8:	mov	r2, #256	; 0x100
   12acc:	bl	117b0 <memset@plt>
   12ad0:	mov	r0, #0
   12ad4:	strb	r0, [r4, #32]
   12ad8:	strh	r0, [r4, #9]
   12adc:	pop	{r4, r5, fp, pc}
   12ae0:	mov	r4, #0
   12ae4:	movw	r5, #38296	; 0x9598
   12ae8:	movt	r5, #3
   12aec:	bl	11738 <__ctype_b_loc@plt>
   12af0:	ldr	r1, [r0]
   12af4:	add	r1, r1, r4
   12af8:	ldrh	r1, [r1]
   12afc:	ubfx	r1, r1, #10, #1
   12b00:	strb	r1, [r5], #1
   12b04:	add	r4, r4, #2
   12b08:	cmp	r4, #512	; 0x200
   12b0c:	bne	12af0 <ftello64@plt+0x1208>
   12b10:	pop	{r4, r5, fp, pc}
   12b14:	push	{r4, r5, r6, r7, fp, lr}
   12b18:	add	fp, sp, #16
   12b1c:	sub	sp, sp, #8
   12b20:	mov	r1, sp
   12b24:	bl	12c8c <ftello64@plt+0x13a4>
   12b28:	movw	r4, #38296	; 0x9598
   12b2c:	movt	r4, #3
   12b30:	mov	r0, r4
   12b34:	mov	r1, #1
   12b38:	mov	r2, #256	; 0x100
   12b3c:	bl	117b0 <memset@plt>
   12b40:	ldr	r5, [sp]
   12b44:	ldr	r0, [sp, #4]
   12b48:	cmp	r5, r0
   12b4c:	bcs	12b70 <ftello64@plt+0x1288>
   12b50:	mov	r6, #0
   12b54:	mov	r7, r5
   12b58:	ldrb	r0, [r7], #1
   12b5c:	bl	13804 <ftello64@plt+0x1f1c>
   12b60:	strb	r6, [r4, r0]
   12b64:	ldr	r0, [sp, #4]
   12b68:	cmp	r7, r0
   12b6c:	bcc	12b58 <ftello64@plt+0x1270>
   12b70:	movw	r0, #37368	; 0x91f8
   12b74:	movt	r0, #3
   12b78:	ldrb	r0, [r0]
   12b7c:	cmp	r0, #1
   12b80:	moveq	r0, #0
   12b84:	strbeq	r0, [r4, #32]
   12b88:	strheq	r0, [r4, #9]
   12b8c:	mov	r0, r5
   12b90:	bl	152fc <ftello64@plt+0x3a14>
   12b94:	sub	sp, fp, #16
   12b98:	pop	{r4, r5, r6, r7, fp, pc}
   12b9c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   12ba0:	add	fp, sp, #24
   12ba4:	sub	sp, sp, #8
   12ba8:	mov	r4, r1
   12bac:	mov	r1, sp
   12bb0:	bl	12c8c <ftello64@plt+0x13a4>
   12bb4:	mov	r0, #0
   12bb8:	str	r0, [r4]
   12bbc:	str	r0, [r4, #8]
   12bc0:	mov	r8, r4
   12bc4:	str	r0, [r8, #4]!
   12bc8:	ldr	r6, [sp]
   12bcc:	b	12bd8 <ftello64@plt+0x12f0>
   12bd0:	cmp	r5, #0
   12bd4:	addne	r6, r6, #1
   12bd8:	ldr	r0, [sp, #4]
   12bdc:	cmp	r6, r0
   12be0:	bcs	12c6c <ftello64@plt+0x1384>
   12be4:	mov	r5, #0
   12be8:	cmp	r6, r0
   12bec:	bcs	12bd0 <ftello64@plt+0x12e8>
   12bf0:	mov	r7, r6
   12bf4:	ldrb	r1, [r7]
   12bf8:	cmp	r1, #10
   12bfc:	beq	12c1c <ftello64@plt+0x1334>
   12c00:	add	r7, r7, #1
   12c04:	cmp	r7, r0
   12c08:	bcc	12bf4 <ftello64@plt+0x130c>
   12c0c:	mov	r5, #0
   12c10:	cmp	r7, r6
   12c14:	bhi	12c28 <ftello64@plt+0x1340>
   12c18:	b	12c64 <ftello64@plt+0x137c>
   12c1c:	mov	r5, #1
   12c20:	cmp	r7, r6
   12c24:	bls	12c64 <ftello64@plt+0x137c>
   12c28:	ldmib	r4, {r0, r1}
   12c2c:	cmp	r1, r0
   12c30:	bne	12c48 <ftello64@plt+0x1360>
   12c34:	ldr	r0, [r4]
   12c38:	mov	r1, r8
   12c3c:	mov	r2, #8
   12c40:	bl	24ed4 <ftello64@plt+0x135ec>
   12c44:	str	r0, [r4]
   12c48:	sub	r0, r7, r6
   12c4c:	ldr	r1, [r4]
   12c50:	ldr	r2, [r4, #8]
   12c54:	str	r6, [r1, r2, lsl #3]!
   12c58:	str	r0, [r1, #4]
   12c5c:	add	r0, r2, #1
   12c60:	str	r0, [r4, #8]
   12c64:	mov	r6, r7
   12c68:	b	12bd0 <ftello64@plt+0x12e8>
   12c6c:	ldr	r0, [r4]
   12c70:	ldr	r1, [r4, #8]
   12c74:	movw	r3, #14524	; 0x38bc
   12c78:	movt	r3, #1
   12c7c:	mov	r2, #8
   12c80:	bl	1187c <qsort@plt>
   12c84:	sub	sp, fp, #24
   12c88:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   12c8c:	push	{r4, r5, r6, sl, fp, lr}
   12c90:	add	fp, sp, #16
   12c94:	sub	sp, sp, #8
   12c98:	mov	r4, r1
   12c9c:	mov	r5, r0
   12ca0:	cmp	r0, #0
   12ca4:	ldrbne	r0, [r5]
   12ca8:	cmpne	r0, #0
   12cac:	bne	12d08 <ftello64@plt+0x1420>
   12cb0:	movw	r0, #37352	; 0x91e8
   12cb4:	movt	r0, #3
   12cb8:	ldr	r0, [r0]
   12cbc:	add	r2, sp, #4
   12cc0:	mov	r1, #0
   12cc4:	bl	176e8 <ftello64@plt+0x5e00>
   12cc8:	mov	r6, #1
   12ccc:	str	r0, [r4]
   12cd0:	cmp	r0, #0
   12cd4:	beq	12d38 <ftello64@plt+0x1450>
   12cd8:	cmp	r6, #0
   12cdc:	beq	12cf0 <ftello64@plt+0x1408>
   12ce0:	movw	r0, #37352	; 0x91e8
   12ce4:	movt	r0, #3
   12ce8:	ldr	r0, [r0]
   12cec:	bl	11864 <clearerr_unlocked@plt>
   12cf0:	ldr	r0, [r4]
   12cf4:	ldr	r1, [sp, #4]
   12cf8:	add	r0, r0, r1
   12cfc:	str	r0, [r4, #4]
   12d00:	sub	sp, fp, #16
   12d04:	pop	{r4, r5, r6, sl, fp, pc}
   12d08:	movw	r1, #34376	; 0x8648
   12d0c:	movt	r1, #2
   12d10:	mov	r0, r5
   12d14:	bl	11558 <strcmp@plt>
   12d18:	cmp	r0, #0
   12d1c:	beq	12cb0 <ftello64@plt+0x13c8>
   12d20:	mov	r6, #0
   12d24:	add	r2, sp, #4
   12d28:	mov	r0, r5
   12d2c:	mov	r1, #0
   12d30:	bl	1797c <ftello64@plt+0x6094>
   12d34:	b	12ccc <ftello64@plt+0x13e4>
   12d38:	movw	r0, #34376	; 0x8648
   12d3c:	movt	r0, #2
   12d40:	cmp	r6, #0
   12d44:	movne	r5, r0
   12d48:	bl	11774 <__errno_location@plt>
   12d4c:	ldr	r4, [r0]
   12d50:	mov	r0, #0
   12d54:	mov	r1, #3
   12d58:	mov	r2, r5
   12d5c:	bl	17194 <ftello64@plt+0x58ac>
   12d60:	mov	r3, r0
   12d64:	movw	r2, #34278	; 0x85e6
   12d68:	movt	r2, #2
   12d6c:	mov	r0, #1
   12d70:	mov	r1, r4
   12d74:	bl	116cc <error@plt>
   12d78:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12d7c:	add	fp, sp, #28
   12d80:	sub	sp, sp, #52	; 0x34
   12d84:	mov	r4, r0
   12d88:	movw	r0, #37992	; 0x9468
   12d8c:	movt	r0, #3
   12d90:	ldr	r8, [r0]
   12d94:	ldr	sl, [r8, r4, lsl #3]
   12d98:	movw	r0, #37388	; 0x920c
   12d9c:	movt	r0, #3
   12da0:	ldrb	r0, [r0]
   12da4:	mov	r7, #0
   12da8:	cmp	r0, #1
   12dac:	mov	r9, sl
   12db0:	str	r4, [sp, #20]
   12db4:	bne	12e68 <ftello64@plt+0x1580>
   12db8:	add	r6, r8, r4, lsl #3
   12dbc:	ldr	r5, [r6, #4]!
   12dc0:	cmp	sl, r5
   12dc4:	bcs	12e20 <ftello64@plt+0x1538>
   12dc8:	bl	11738 <__ctype_b_loc@plt>
   12dcc:	ldr	r7, [r0]
   12dd0:	ldrb	r0, [sl]
   12dd4:	bl	13804 <ftello64@plt+0x1f1c>
   12dd8:	add	r0, r7, r0, lsl #1
   12ddc:	ldrb	r0, [r0, #1]
   12de0:	tst	r0, #32
   12de4:	mov	r9, sl
   12de8:	bne	12e24 <ftello64@plt+0x153c>
   12dec:	add	r4, sl, #1
   12df0:	mov	r9, r4
   12df4:	ldr	r5, [r6]
   12df8:	cmp	r4, r5
   12dfc:	bcs	12e24 <ftello64@plt+0x153c>
   12e00:	mov	r4, r9
   12e04:	ldrb	r0, [r4], #1
   12e08:	bl	13804 <ftello64@plt+0x1f1c>
   12e0c:	add	r0, r7, r0, lsl #1
   12e10:	ldrb	r0, [r0, #1]
   12e14:	tst	r0, #32
   12e18:	beq	12df0 <ftello64@plt+0x1508>
   12e1c:	b	12e24 <ftello64@plt+0x153c>
   12e20:	mov	r9, sl
   12e24:	sub	r7, r9, sl
   12e28:	cmp	r9, r5
   12e2c:	bcs	12e64 <ftello64@plt+0x157c>
   12e30:	bl	11738 <__ctype_b_loc@plt>
   12e34:	ldr	r6, [r0]
   12e38:	ldr	r4, [sp, #20]
   12e3c:	ldrb	r0, [r9]
   12e40:	bl	13804 <ftello64@plt+0x1f1c>
   12e44:	add	r0, r6, r0, lsl #1
   12e48:	ldrb	r0, [r0, #1]
   12e4c:	tst	r0, #32
   12e50:	beq	12e68 <ftello64@plt+0x1580>
   12e54:	add	r9, r9, #1
   12e58:	cmp	r9, r5
   12e5c:	bcc	12e3c <ftello64@plt+0x1554>
   12e60:	b	12e68 <ftello64@plt+0x1580>
   12e64:	ldr	r4, [sp, #20]
   12e68:	str	r7, [sp, #24]
   12e6c:	add	r0, r8, r4, lsl #3
   12e70:	ldr	r4, [r0, #4]!
   12e74:	str	r0, [sp, #36]	; 0x24
   12e78:	cmp	sl, r4
   12e7c:	bcs	133e4 <ftello64@plt+0x1afc>
   12e80:	movw	r8, #37400	; 0x9218
   12e84:	movt	r8, #3
   12e88:	movw	r7, #38296	; 0x9598
   12e8c:	movt	r7, #3
   12e90:	str	sl, [sp, #28]
   12e94:	ldr	r0, [r8]
   12e98:	cmp	r0, #0
   12e9c:	beq	12ef0 <ftello64@plt+0x1608>
   12ea0:	sub	r2, r4, sl
   12ea4:	str	r2, [sp]
   12ea8:	movw	r0, #38552	; 0x9698
   12eac:	movt	r0, #3
   12eb0:	str	r0, [sp, #4]
   12eb4:	add	r0, r8, #4
   12eb8:	mov	r1, sl
   12ebc:	mov	r3, #0
   12ec0:	bl	18f00 <ftello64@plt+0x7618>
   12ec4:	cmn	r0, #1
   12ec8:	beq	12ef0 <ftello64@plt+0x1608>
   12ecc:	cmp	r0, #0
   12ed0:	beq	133f0 <ftello64@plt+0x1b08>
   12ed4:	cmn	r0, #2
   12ed8:	beq	133ec <ftello64@plt+0x1b04>
   12edc:	movw	r0, #38552	; 0x9698
   12ee0:	movt	r0, #3
   12ee4:	ldr	r0, [r0, #8]
   12ee8:	ldr	r0, [r0]
   12eec:	add	r4, sl, r0
   12ef0:	str	r4, [sp, #32]
   12ef4:	mov	r5, r4
   12ef8:	mov	r4, r5
   12efc:	cmp	r5, sl
   12f00:	bls	12f28 <ftello64@plt+0x1640>
   12f04:	bl	11738 <__ctype_b_loc@plt>
   12f08:	ldr	r6, [r0]
   12f0c:	mov	r5, r4
   12f10:	ldrb	r0, [r5, #-1]!
   12f14:	bl	13804 <ftello64@plt+0x1f1c>
   12f18:	add	r0, r6, r0, lsl #1
   12f1c:	ldrb	r0, [r0, #1]
   12f20:	tst	r0, #32
   12f24:	bne	12ef8 <ftello64@plt+0x1610>
   12f28:	mov	r5, sl
   12f2c:	b	12f68 <ftello64@plt+0x1680>
   12f30:	ldr	r0, [sp, #40]	; 0x28
   12f34:	ldr	r1, [sp, #44]	; 0x2c
   12f38:	ldr	r2, [sp, #40]	; 0x28
   12f3c:	ldr	r3, [sp, #20]
   12f40:	ldr	r6, [sp, #16]
   12f44:	str	r3, [r6, #24]
   12f48:	sub	r3, r4, r2
   12f4c:	sub	r2, sl, r2
   12f50:	stm	r6, {r0, r1, r2, r3}
   12f54:	ldr	r0, [sp, #12]
   12f58:	add	r0, r0, #1
   12f5c:	movw	r1, #38908	; 0x97fc
   12f60:	movt	r1, #3
   12f64:	str	r0, [r1]
   12f68:	mov	r6, r5
   12f6c:	movw	r5, #37692	; 0x933c
   12f70:	movt	r5, #3
   12f74:	b	12f7c <ftello64@plt+0x1694>
   12f78:	add	r6, r6, #1
   12f7c:	ldr	r0, [r5]
   12f80:	cmp	r0, #0
   12f84:	beq	12ff0 <ftello64@plt+0x1708>
   12f88:	sub	r2, r4, r6
   12f8c:	str	r2, [sp]
   12f90:	movw	r0, #38564	; 0x96a4
   12f94:	movt	r0, #3
   12f98:	str	r0, [sp, #4]
   12f9c:	add	r0, r5, #4
   12fa0:	mov	r1, r6
   12fa4:	mov	r3, #0
   12fa8:	bl	18f00 <ftello64@plt+0x7618>
   12fac:	cmn	r0, #1
   12fb0:	beq	133d0 <ftello64@plt+0x1ae8>
   12fb4:	cmn	r0, #2
   12fb8:	beq	133ec <ftello64@plt+0x1b04>
   12fbc:	movw	r0, #38564	; 0x96a4
   12fc0:	movt	r0, #3
   12fc4:	mov	r1, r0
   12fc8:	ldr	r0, [r0, #4]
   12fcc:	ldr	r1, [r1, #8]
   12fd0:	ldr	r1, [r1]
   12fd4:	add	r5, r6, r1
   12fd8:	ldr	r0, [r0]
   12fdc:	add	r6, r6, r0
   12fe0:	cmp	r5, r6
   12fe4:	beq	13044 <ftello64@plt+0x175c>
   12fe8:	b	13050 <ftello64@plt+0x1768>
   12fec:	add	r6, r6, #1
   12ff0:	cmp	r6, r4
   12ff4:	bcs	1300c <ftello64@plt+0x1724>
   12ff8:	ldrb	r0, [r6]
   12ffc:	bl	13804 <ftello64@plt+0x1f1c>
   13000:	ldrb	r0, [r7, r0]
   13004:	cmp	r0, #0
   13008:	beq	12fec <ftello64@plt+0x1704>
   1300c:	cmp	r6, r4
   13010:	beq	133d0 <ftello64@plt+0x1ae8>
   13014:	bcs	12f78 <ftello64@plt+0x1690>
   13018:	mov	r5, r6
   1301c:	ldrb	r0, [r5]
   13020:	bl	13804 <ftello64@plt+0x1f1c>
   13024:	ldrb	r0, [r7, r0]
   13028:	cmp	r0, #0
   1302c:	beq	1303c <ftello64@plt+0x1754>
   13030:	add	r5, r5, #1
   13034:	cmp	r5, r4
   13038:	bcc	1301c <ftello64@plt+0x1734>
   1303c:	cmp	r5, r6
   13040:	bne	13050 <ftello64@plt+0x1768>
   13044:	movw	r5, #37692	; 0x933c
   13048:	movt	r5, #3
   1304c:	b	12f78 <ftello64@plt+0x1690>
   13050:	str	r6, [sp, #40]	; 0x28
   13054:	sub	r0, r5, r6
   13058:	str	r0, [sp, #44]	; 0x2c
   1305c:	movw	r1, #38032	; 0x9490
   13060:	movt	r1, #3
   13064:	ldr	r1, [r1]
   13068:	cmp	r0, r1
   1306c:	movwgt	r1, #38032	; 0x9490
   13070:	movtgt	r1, #3
   13074:	strgt	r0, [r1]
   13078:	movw	r0, #37388	; 0x920c
   1307c:	movt	r0, #3
   13080:	ldrb	r0, [r0]
   13084:	cmp	r0, #1
   13088:	bne	13150 <ftello64@plt+0x1868>
   1308c:	cmp	r9, r6
   13090:	bcs	13140 <ftello64@plt+0x1858>
   13094:	ldr	r1, [sp, #28]
   13098:	ldrb	r0, [r9]
   1309c:	cmp	r0, #10
   130a0:	bne	13130 <ftello64@plt+0x1848>
   130a4:	movw	r0, #38024	; 0x9488
   130a8:	movt	r0, #3
   130ac:	mov	r2, r0
   130b0:	ldrd	r0, [r0]
   130b4:	adds	r0, r0, #1
   130b8:	adc	r1, r1, #0
   130bc:	strd	r0, [r2]
   130c0:	add	r9, r9, #1
   130c4:	ldr	r0, [sp, #36]	; 0x24
   130c8:	ldr	r0, [r0]
   130cc:	cmp	r9, r0
   130d0:	str	r9, [sp, #28]
   130d4:	bcs	13110 <ftello64@plt+0x1828>
   130d8:	bl	11738 <__ctype_b_loc@plt>
   130dc:	ldr	r8, [r0]
   130e0:	ldr	r9, [sp, #28]
   130e4:	ldrb	r0, [r9]
   130e8:	bl	13804 <ftello64@plt+0x1f1c>
   130ec:	add	r0, r8, r0, lsl #1
   130f0:	ldrb	r0, [r0, #1]
   130f4:	tst	r0, #32
   130f8:	bne	13110 <ftello64@plt+0x1828>
   130fc:	ldr	r0, [sp, #36]	; 0x24
   13100:	ldr	r0, [r0]
   13104:	add	r9, r9, #1
   13108:	cmp	r9, r0
   1310c:	bcc	130e4 <ftello64@plt+0x17fc>
   13110:	ldr	r1, [sp, #28]
   13114:	sub	r0, r9, r1
   13118:	str	r0, [sp, #24]
   1311c:	movw	r8, #37400	; 0x9218
   13120:	movt	r8, #3
   13124:	cmp	r9, r6
   13128:	bcc	13098 <ftello64@plt+0x17b0>
   1312c:	b	13144 <ftello64@plt+0x185c>
   13130:	add	r9, r9, #1
   13134:	cmp	r9, r6
   13138:	bcc	13098 <ftello64@plt+0x17b0>
   1313c:	b	13144 <ftello64@plt+0x185c>
   13140:	ldr	r1, [sp, #28]
   13144:	str	r1, [sp, #28]
   13148:	cmp	r9, r6
   1314c:	bhi	12f68 <ftello64@plt+0x1680>
   13150:	movw	r0, #37380	; 0x9204
   13154:	movt	r0, #3
   13158:	ldr	r0, [r0]
   1315c:	cmp	r0, #0
   13160:	beq	1317c <ftello64@plt+0x1894>
   13164:	add	r0, sp, #40	; 0x28
   13168:	movw	r1, #38000	; 0x9470
   1316c:	movt	r1, #3
   13170:	bl	139cc <ftello64@plt+0x20e4>
   13174:	cmp	r0, #0
   13178:	bne	12f68 <ftello64@plt+0x1680>
   1317c:	movw	r0, #37384	; 0x9208
   13180:	movt	r0, #3
   13184:	ldr	r0, [r0]
   13188:	cmp	r0, #0
   1318c:	beq	131a8 <ftello64@plt+0x18c0>
   13190:	add	r0, sp, #40	; 0x28
   13194:	movw	r1, #38012	; 0x947c
   13198:	movt	r1, #3
   1319c:	bl	139cc <ftello64@plt+0x20e4>
   131a0:	cmp	r0, #0
   131a4:	beq	12f68 <ftello64@plt+0x1680>
   131a8:	movw	r0, #38576	; 0x96b0
   131ac:	movt	r0, #3
   131b0:	ldr	r0, [r0]
   131b4:	movw	r1, #38908	; 0x97fc
   131b8:	movt	r1, #3
   131bc:	ldr	r1, [r1]
   131c0:	cmp	r1, r0
   131c4:	bne	131f0 <ftello64@plt+0x1908>
   131c8:	movw	r0, #38912	; 0x9800
   131cc:	movt	r0, #3
   131d0:	ldr	r0, [r0]
   131d4:	movw	r1, #38576	; 0x96b0
   131d8:	movt	r1, #3
   131dc:	mov	r2, #32
   131e0:	bl	24ed4 <ftello64@plt+0x135ec>
   131e4:	movw	r1, #38912	; 0x9800
   131e8:	movt	r1, #3
   131ec:	str	r0, [r1]
   131f0:	movw	r0, #38908	; 0x97fc
   131f4:	movt	r0, #3
   131f8:	ldr	r1, [r0]
   131fc:	movw	r0, #38912	; 0x9800
   13200:	movt	r0, #3
   13204:	ldr	r0, [r0]
   13208:	str	r1, [sp, #12]
   1320c:	add	r0, r0, r1, lsl #5
   13210:	str	r0, [sp, #16]
   13214:	movw	r0, #37389	; 0x920d
   13218:	movt	r0, #3
   1321c:	ldrb	r0, [r0]
   13220:	cmp	r0, #1
   13224:	bne	13300 <ftello64@plt+0x1a18>
   13228:	cmp	r9, r6
   1322c:	ldr	r1, [sp, #28]
   13230:	bcs	132e0 <ftello64@plt+0x19f8>
   13234:	ldrb	r0, [r9]
   13238:	cmp	r0, #10
   1323c:	bne	132c4 <ftello64@plt+0x19dc>
   13240:	movw	r0, #38024	; 0x9488
   13244:	movt	r0, #3
   13248:	mov	r2, r0
   1324c:	ldrd	r0, [r0]
   13250:	adds	r0, r0, #1
   13254:	adc	r1, r1, #0
   13258:	strd	r0, [r2]
   1325c:	add	r1, r9, #1
   13260:	ldr	r0, [sp, #36]	; 0x24
   13264:	ldr	r0, [r0]
   13268:	cmp	r1, r0
   1326c:	bcs	132d4 <ftello64@plt+0x19ec>
   13270:	mov	r9, r1
   13274:	bl	11738 <__ctype_b_loc@plt>
   13278:	ldr	r8, [r0]
   1327c:	str	r9, [sp, #28]
   13280:	ldrb	r0, [r9]
   13284:	bl	13804 <ftello64@plt+0x1f1c>
   13288:	add	r0, r8, r0, lsl #1
   1328c:	ldrb	r0, [r0, #1]
   13290:	tst	r0, #32
   13294:	bne	132ac <ftello64@plt+0x19c4>
   13298:	ldr	r0, [sp, #36]	; 0x24
   1329c:	ldr	r0, [r0]
   132a0:	add	r9, r9, #1
   132a4:	cmp	r9, r0
   132a8:	bcc	13280 <ftello64@plt+0x1998>
   132ac:	movw	r8, #37400	; 0x9218
   132b0:	movt	r8, #3
   132b4:	ldr	r1, [sp, #28]
   132b8:	cmp	r9, r6
   132bc:	bcc	13234 <ftello64@plt+0x194c>
   132c0:	b	132e0 <ftello64@plt+0x19f8>
   132c4:	add	r9, r9, #1
   132c8:	cmp	r9, r6
   132cc:	bcc	13234 <ftello64@plt+0x194c>
   132d0:	b	132e0 <ftello64@plt+0x19f8>
   132d4:	mov	r9, r1
   132d8:	cmp	r9, r6
   132dc:	bcc	13234 <ftello64@plt+0x194c>
   132e0:	movw	r0, #38024	; 0x9488
   132e4:	movt	r0, #3
   132e8:	mov	r2, r1
   132ec:	ldrd	r0, [r0]
   132f0:	ldr	r3, [sp, #16]
   132f4:	strd	r0, [r3, #16]
   132f8:	mov	r1, r2
   132fc:	b	13348 <ftello64@plt+0x1a60>
   13300:	movw	r0, #37388	; 0x920c
   13304:	movt	r0, #3
   13308:	ldrb	r0, [r0]
   1330c:	cmp	r0, #1
   13310:	ldr	r1, [sp, #28]
   13314:	bne	13348 <ftello64@plt+0x1a60>
   13318:	ldr	r0, [sp, #40]	; 0x28
   1331c:	sub	r0, r1, r0
   13320:	asr	r1, r0, #31
   13324:	ldr	r2, [sp, #16]
   13328:	strd	r0, [r2, #16]
   1332c:	movw	r2, #38036	; 0x9494
   13330:	movt	r2, #3
   13334:	ldr	r0, [r2]
   13338:	ldr	r1, [sp, #24]
   1333c:	cmp	r1, r0
   13340:	strgt	r1, [r2]
   13344:	ldr	r1, [sp, #28]
   13348:	movw	r0, #37388	; 0x920c
   1334c:	movt	r0, #3
   13350:	ldrb	r0, [r0]
   13354:	cmp	r0, #1
   13358:	str	r1, [sp, #28]
   1335c:	cmpeq	r1, sl
   13360:	bne	12f30 <ftello64@plt+0x1648>
   13364:	cmp	sl, r4
   13368:	bcs	13398 <ftello64@plt+0x1ab0>
   1336c:	bl	11738 <__ctype_b_loc@plt>
   13370:	ldr	r6, [r0]
   13374:	ldrb	r0, [sl]
   13378:	bl	13804 <ftello64@plt+0x1f1c>
   1337c:	add	r0, r6, r0, lsl #1
   13380:	ldrb	r0, [r0, #1]
   13384:	tst	r0, #32
   13388:	bne	13398 <ftello64@plt+0x1ab0>
   1338c:	add	sl, sl, #1
   13390:	cmp	sl, r4
   13394:	bcc	13374 <ftello64@plt+0x1a8c>
   13398:	cmp	sl, r4
   1339c:	bcs	12f30 <ftello64@plt+0x1648>
   133a0:	bl	11738 <__ctype_b_loc@plt>
   133a4:	ldr	r6, [r0]
   133a8:	ldrb	r0, [sl]
   133ac:	bl	13804 <ftello64@plt+0x1f1c>
   133b0:	add	r0, r6, r0, lsl #1
   133b4:	ldrb	r0, [r0, #1]
   133b8:	tst	r0, #32
   133bc:	beq	12f30 <ftello64@plt+0x1648>
   133c0:	add	sl, sl, #1
   133c4:	cmp	sl, r4
   133c8:	bcc	133a8 <ftello64@plt+0x1ac0>
   133cc:	b	12f30 <ftello64@plt+0x1648>
   133d0:	ldr	r0, [sp, #36]	; 0x24
   133d4:	ldr	r4, [r0]
   133d8:	ldr	sl, [sp, #32]
   133dc:	cmp	sl, r4
   133e0:	bcc	12e94 <ftello64@plt+0x15ac>
   133e4:	sub	sp, fp, #28
   133e8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   133ec:	bl	13998 <ftello64@plt+0x20b0>
   133f0:	movw	r1, #33646	; 0x836e
   133f4:	movt	r1, #2
   133f8:	mov	r0, #0
   133fc:	mov	r2, #5
   13400:	bl	11618 <dcgettext@plt>
   13404:	mov	r4, r0
   13408:	ldr	r0, [r8]
   1340c:	bl	172d4 <ftello64@plt+0x59ec>
   13410:	mov	r3, r0
   13414:	mov	r0, #1
   13418:	mov	r1, #0
   1341c:	mov	r2, r4
   13420:	bl	116cc <error@plt>
   13424:	movw	r0, #38908	; 0x97fc
   13428:	movt	r0, #3
   1342c:	ldr	r1, [r0]
   13430:	cmp	r1, #0
   13434:	bxeq	lr
   13438:	movw	r0, #38912	; 0x9800
   1343c:	movt	r0, #3
   13440:	ldr	r0, [r0]
   13444:	movw	r3, #14912	; 0x3a40
   13448:	movt	r3, #1
   1344c:	mov	r2, #32
   13450:	b	1187c <qsort@plt>
   13454:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13458:	add	fp, sp, #28
   1345c:	sub	sp, sp, #36	; 0x24
   13460:	movw	r0, #37389	; 0x920d
   13464:	movt	r0, #3
   13468:	ldrb	r0, [r0]
   1346c:	cmp	r0, #1
   13470:	bne	13578 <ftello64@plt+0x1c90>
   13474:	movw	r7, #38036	; 0x9494
   13478:	movt	r7, #3
   1347c:	mov	r4, #0
   13480:	str	r4, [r7]
   13484:	movw	r0, #37996	; 0x946c
   13488:	movt	r0, #3
   1348c:	ldr	r0, [r0]
   13490:	cmp	r0, #0
   13494:	beq	13544 <ftello64@plt+0x1c5c>
   13498:	add	r9, sp, #15
   1349c:	movw	r5, #33749	; 0x83d5
   134a0:	movt	r5, #2
   134a4:	movw	r8, #37984	; 0x9460
   134a8:	movt	r8, #3
   134ac:	mov	sl, #0
   134b0:	movw	r0, #37988	; 0x9464
   134b4:	movt	r0, #3
   134b8:	ldr	r2, [r0]
   134bc:	mov	r0, r2
   134c0:	ldr	r1, [r0, r4]!
   134c4:	ldr	r3, [r0, #4]
   134c8:	adds	r0, r1, #1
   134cc:	adc	r1, r3, #0
   134d0:	cmp	sl, #0
   134d4:	beq	134e8 <ftello64@plt+0x1c00>
   134d8:	add	r2, r2, r4
   134dc:	ldrd	r2, [r2, #-8]
   134e0:	subs	r0, r0, r2
   134e4:	sbc	r1, r1, r3
   134e8:	stm	sp, {r0, r1}
   134ec:	mov	r0, r9
   134f0:	mov	r1, #1
   134f4:	mov	r2, #21
   134f8:	mov	r3, r5
   134fc:	bl	1178c <__sprintf_chk@plt>
   13500:	mov	r6, r0
   13504:	ldr	r0, [r8]
   13508:	ldr	r0, [r0, sl, lsl #2]
   1350c:	cmp	r0, #0
   13510:	beq	1351c <ftello64@plt+0x1c34>
   13514:	bl	1175c <strlen@plt>
   13518:	add	r6, r0, r6
   1351c:	ldr	r0, [r7]
   13520:	cmp	r6, r0
   13524:	strgt	r6, [r7]
   13528:	add	r4, r4, #8
   1352c:	add	sl, sl, #1
   13530:	movw	r0, #37996	; 0x946c
   13534:	movt	r0, #3
   13538:	ldr	r0, [r0]
   1353c:	cmp	sl, r0
   13540:	bcc	134b0 <ftello64@plt+0x1bc8>
   13544:	ldr	r0, [r7]
   13548:	add	r1, r0, #1
   1354c:	str	r1, [r7]
   13550:	add	r0, r0, #2
   13554:	bl	24e04 <ftello64@plt+0x1351c>
   13558:	movw	r1, #38580	; 0x96b4
   1355c:	movt	r1, #3
   13560:	str	r0, [r1]
   13564:	movw	r0, #37389	; 0x920d
   13568:	movt	r0, #3
   1356c:	ldrb	r0, [r0]
   13570:	cmp	r0, #0
   13574:	bne	1358c <ftello64@plt+0x1ca4>
   13578:	movw	r0, #37388	; 0x920c
   1357c:	movt	r0, #3
   13580:	ldrb	r0, [r0]
   13584:	cmp	r0, #1
   13588:	bne	135a0 <ftello64@plt+0x1cb8>
   1358c:	movw	r0, #37396	; 0x9214
   13590:	movt	r0, #3
   13594:	ldrb	r0, [r0]
   13598:	cmp	r0, #0
   1359c:	beq	13630 <ftello64@plt+0x1d48>
   135a0:	movw	r0, #37236	; 0x9174
   135a4:	movt	r0, #3
   135a8:	ldr	r0, [r0]
   135ac:	cmn	r0, #1
   135b0:	bgt	135c4 <ftello64@plt+0x1cdc>
   135b4:	movw	r0, #37236	; 0x9174
   135b8:	movt	r0, #3
   135bc:	mov	r1, #0
   135c0:	str	r1, [r0]
   135c4:	movw	r0, #37236	; 0x9174
   135c8:	movt	r0, #3
   135cc:	ldr	r0, [r0]
   135d0:	add	r0, r0, r0, lsr #31
   135d4:	asr	r4, r0, #1
   135d8:	movw	r1, #38588	; 0x96bc
   135dc:	movt	r1, #3
   135e0:	str	r4, [r1]
   135e4:	movw	r1, #37232	; 0x9170
   135e8:	movt	r1, #3
   135ec:	ldr	r1, [r1]
   135f0:	rsb	r7, r1, r0, asr #1
   135f4:	movw	r6, #38592	; 0x96c0
   135f8:	movt	r6, #3
   135fc:	str	r7, [r6]
   13600:	movw	r5, #38596	; 0x96c4
   13604:	movt	r5, #3
   13608:	str	r4, [r5]
   1360c:	movw	r1, #37240	; 0x9178
   13610:	movt	r1, #3
   13614:	ldr	r0, [r1]
   13618:	cmp	r0, #0
   1361c:	ldrbne	r2, [r0]
   13620:	cmpne	r2, #0
   13624:	bne	1366c <ftello64@plt+0x1d84>
   13628:	mov	r0, #0
   1362c:	b	13678 <ftello64@plt+0x1d90>
   13630:	movw	r0, #38036	; 0x9494
   13634:	movt	r0, #3
   13638:	ldr	r0, [r0]
   1363c:	movw	r1, #37232	; 0x9170
   13640:	movt	r1, #3
   13644:	ldr	r1, [r1]
   13648:	add	r0, r1, r0
   1364c:	movw	r1, #37236	; 0x9174
   13650:	movt	r1, #3
   13654:	ldr	r2, [r1]
   13658:	sub	r0, r2, r0
   1365c:	str	r0, [r1]
   13660:	cmn	r0, #1
   13664:	bgt	135c4 <ftello64@plt+0x1cdc>
   13668:	b	135b4 <ftello64@plt+0x1ccc>
   1366c:	bl	1175c <strlen@plt>
   13670:	movw	r1, #38600	; 0x96c8
   13674:	movt	r1, #3
   13678:	str	r0, [r1]
   1367c:	movw	r0, #37368	; 0x91f8
   13680:	movt	r0, #3
   13684:	ldrb	r1, [r0]
   13688:	movw	r0, #38600	; 0x96c8
   1368c:	movt	r0, #3
   13690:	ldr	r0, [r0]
   13694:	lsl	r0, r0, #1
   13698:	cmp	r1, #0
   1369c:	beq	136a8 <ftello64@plt+0x1dc0>
   136a0:	orr	r0, r0, #1
   136a4:	b	136b4 <ftello64@plt+0x1dcc>
   136a8:	sub	r1, r7, r0
   136ac:	bic	r1, r1, r1, asr #31
   136b0:	str	r1, [r6]
   136b4:	sub	r0, r4, r0
   136b8:	str	r0, [r5]
   136bc:	bl	11738 <__ctype_b_loc@plt>
   136c0:	ldr	r1, [r0]
   136c4:	mov	r2, #0
   136c8:	movw	r0, #38604	; 0x96cc
   136cc:	movt	r0, #3
   136d0:	ldrh	r3, [r1], #2
   136d4:	ubfx	r3, r3, #13, #1
   136d8:	strb	r3, [r0, r2]
   136dc:	add	r2, r2, #1
   136e0:	cmp	r2, #256	; 0x100
   136e4:	bne	136d0 <ftello64@plt+0x1de8>
   136e8:	mov	r1, #1
   136ec:	strb	r1, [r0, #12]
   136f0:	movw	r2, #37392	; 0x9210
   136f4:	movt	r2, #3
   136f8:	ldr	r2, [r2]
   136fc:	cmp	r2, #2
   13700:	strbeq	r1, [r0, #34]	; 0x22
   13704:	subeq	sp, fp, #28
   13708:	popeq	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1370c:	cmp	r2, #3
   13710:	bne	13744 <ftello64@plt+0x1e5c>
   13714:	mov	r7, #36	; 0x24
   13718:	mov	r1, #0
   1371c:	mov	r2, #1
   13720:	movw	r3, #33739	; 0x83cb
   13724:	movt	r3, #2
   13728:	uxtb	r7, r7
   1372c:	strb	r2, [r0, r7]
   13730:	add	r7, r3, r1
   13734:	ldrb	r7, [r7, #1]
   13738:	add	r1, r1, #1
   1373c:	cmp	r1, #8
   13740:	bne	13728 <ftello64@plt+0x1e40>
   13744:	sub	sp, fp, #28
   13748:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1374c:	push	{r4, r5, r6, r7, fp, lr}
   13750:	add	fp, sp, #16
   13754:	movw	r0, #38860	; 0x97cc
   13758:	movt	r0, #3
   1375c:	mov	r5, #0
   13760:	str	r5, [r0]
   13764:	str	r5, [r0, #4]
   13768:	movw	r0, #38868	; 0x97d4
   1376c:	movt	r0, #3
   13770:	strb	r5, [r0]
   13774:	movw	r0, #38872	; 0x97d8
   13778:	movt	r0, #3
   1377c:	str	r5, [r0]
   13780:	str	r5, [r0, #4]
   13784:	movw	r0, #38880	; 0x97e0
   13788:	movt	r0, #3
   1378c:	strb	r5, [r0]
   13790:	movw	r6, #38908	; 0x97fc
   13794:	movt	r6, #3
   13798:	ldr	r0, [r6]
   1379c:	cmp	r0, #1
   137a0:	poplt	{r4, r5, r6, r7, fp, pc}
   137a4:	movw	r0, #38912	; 0x9800
   137a8:	movt	r0, #3
   137ac:	ldr	r4, [r0]
   137b0:	movw	r7, #37392	; 0x9210
   137b4:	movt	r7, #3
   137b8:	mov	r0, r4
   137bc:	bl	13a80 <ftello64@plt+0x2198>
   137c0:	ldr	r0, [r7]
   137c4:	cmp	r0, #2
   137c8:	bcc	137e0 <ftello64@plt+0x1ef8>
   137cc:	beq	137e8 <ftello64@plt+0x1f00>
   137d0:	cmp	r0, #3
   137d4:	bne	137ec <ftello64@plt+0x1f04>
   137d8:	bl	14a58 <ftello64@plt+0x3170>
   137dc:	b	137ec <ftello64@plt+0x1f04>
   137e0:	bl	1450c <ftello64@plt+0x2c24>
   137e4:	b	137ec <ftello64@plt+0x1f04>
   137e8:	bl	14898 <ftello64@plt+0x2fb0>
   137ec:	add	r5, r5, #1
   137f0:	add	r4, r4, #32
   137f4:	ldr	r0, [r6]
   137f8:	cmp	r5, r0
   137fc:	blt	137b8 <ftello64@plt+0x1ed0>
   13800:	pop	{r4, r5, r6, r7, fp, pc}
   13804:	bx	lr
   13808:	push	{r4, r5, r6, sl, fp, lr}
   1380c:	add	fp, sp, #16
   13810:	sub	sp, sp, #8
   13814:	mov	r1, #0
   13818:	str	r1, [r0, #8]
   1381c:	add	r2, r0, #36	; 0x24
   13820:	mov	r6, r0
   13824:	str	r1, [r6, #4]!
   13828:	movw	r1, #37376	; 0x9200
   1382c:	movt	r1, #3
   13830:	ldrb	r1, [r1]
   13834:	movw	r3, #38040	; 0x9498
   13838:	movt	r3, #3
   1383c:	cmp	r1, #0
   13840:	moveq	r3, r1
   13844:	str	r2, [r0, #20]
   13848:	str	r3, [r0, #24]
   1384c:	ldr	r4, [r0]
   13850:	mov	r0, r4
   13854:	bl	1175c <strlen@plt>
   13858:	mov	r1, r0
   1385c:	mov	r0, r4
   13860:	mov	r2, r6
   13864:	bl	17a2c <ftello64@plt+0x6144>
   13868:	cmp	r0, #0
   1386c:	bne	13880 <ftello64@plt+0x1f98>
   13870:	mov	r0, r6
   13874:	sub	sp, fp, #16
   13878:	pop	{r4, r5, r6, sl, fp, lr}
   1387c:	b	17ca8 <ftello64@plt+0x63c0>
   13880:	mov	r5, r0
   13884:	movw	r1, #33627	; 0x835b
   13888:	movt	r1, #2
   1388c:	mov	r0, #0
   13890:	mov	r2, #5
   13894:	bl	11618 <dcgettext@plt>
   13898:	mov	r6, r0
   1389c:	mov	r0, r4
   138a0:	bl	172d4 <ftello64@plt+0x59ec>
   138a4:	str	r0, [sp]
   138a8:	mov	r0, #1
   138ac:	mov	r1, #0
   138b0:	mov	r2, r6
   138b4:	mov	r3, r5
   138b8:	bl	116cc <error@plt>
   138bc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   138c0:	add	fp, sp, #28
   138c4:	sub	sp, sp, #4
   138c8:	ldr	r3, [r0, #4]
   138cc:	ldr	r9, [r1, #4]
   138d0:	cmp	r3, r9
   138d4:	mov	r7, r9
   138d8:	movlt	r7, r3
   138dc:	movw	r2, #37376	; 0x9200
   138e0:	movt	r2, #3
   138e4:	ldrb	r2, [r2]
   138e8:	cmp	r2, #0
   138ec:	str	r3, [sp]
   138f0:	beq	13940 <ftello64@plt+0x2058>
   138f4:	cmp	r7, #1
   138f8:	blt	1397c <ftello64@plt+0x2094>
   138fc:	ldr	sl, [r1]
   13900:	ldr	r5, [r0]
   13904:	mov	r6, #0
   13908:	movw	r4, #38040	; 0x9498
   1390c:	movt	r4, #3
   13910:	ldrb	r0, [r5, r6]
   13914:	bl	13804 <ftello64@plt+0x1f1c>
   13918:	ldrb	r8, [r4, r0]
   1391c:	ldrb	r0, [sl, r6]
   13920:	bl	13804 <ftello64@plt+0x1f1c>
   13924:	ldrb	r0, [r4, r0]
   13928:	subs	r0, r8, r0
   1392c:	bne	13990 <ftello64@plt+0x20a8>
   13930:	add	r6, r6, #1
   13934:	cmp	r6, r7
   13938:	blt	13910 <ftello64@plt+0x2028>
   1393c:	b	1397c <ftello64@plt+0x2094>
   13940:	cmp	r7, #1
   13944:	blt	1397c <ftello64@plt+0x2094>
   13948:	ldr	sl, [r1]
   1394c:	ldr	r6, [r0]
   13950:	mov	r5, #0
   13954:	ldrb	r4, [r6, r5]
   13958:	mov	r0, r4
   1395c:	bl	13804 <ftello64@plt+0x1f1c>
   13960:	ldrb	r0, [sl, r5]
   13964:	bl	13804 <ftello64@plt+0x1f1c>
   13968:	subs	r0, r4, r0
   1396c:	bne	13990 <ftello64@plt+0x20a8>
   13970:	add	r5, r5, #1
   13974:	cmp	r5, r7
   13978:	blt	13954 <ftello64@plt+0x206c>
   1397c:	mov	r0, #0
   13980:	ldr	r1, [sp]
   13984:	cmp	r1, r9
   13988:	movwgt	r0, #1
   1398c:	mvnlt	r0, #0
   13990:	sub	sp, fp, #28
   13994:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13998:	push	{fp, lr}
   1399c:	mov	fp, sp
   139a0:	bl	11774 <__errno_location@plt>
   139a4:	ldr	r4, [r0]
   139a8:	movw	r1, #33703	; 0x83a7
   139ac:	movt	r1, #2
   139b0:	mov	r0, #0
   139b4:	mov	r2, #5
   139b8:	bl	11618 <dcgettext@plt>
   139bc:	mov	r2, r0
   139c0:	mov	r0, #1
   139c4:	mov	r1, r4
   139c8:	bl	116cc <error@plt>
   139cc:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   139d0:	add	fp, sp, #24
   139d4:	mov	r8, r0
   139d8:	ldr	r0, [r1, #8]
   139dc:	cmp	r0, #1
   139e0:	blt	13a38 <ftello64@plt+0x2150>
   139e4:	sub	r6, r0, #1
   139e8:	ldr	r5, [r1]
   139ec:	mov	r7, #0
   139f0:	add	r0, r7, r6
   139f4:	add	r0, r0, r0, lsr #31
   139f8:	asr	r4, r0, #1
   139fc:	add	r1, r5, r4, lsl #3
   13a00:	mov	r0, r8
   13a04:	bl	138bc <ftello64@plt+0x1fd4>
   13a08:	cmn	r0, #1
   13a0c:	ble	13a2c <ftello64@plt+0x2144>
   13a10:	cmp	r0, #0
   13a14:	moveq	r0, #1
   13a18:	popeq	{r4, r5, r6, r7, r8, sl, fp, pc}
   13a1c:	add	r7, r4, #1
   13a20:	cmp	r7, r6
   13a24:	ble	139f0 <ftello64@plt+0x2108>
   13a28:	b	13a38 <ftello64@plt+0x2150>
   13a2c:	sub	r6, r4, #1
   13a30:	cmp	r7, r6
   13a34:	ble	139f0 <ftello64@plt+0x2108>
   13a38:	mov	r0, #0
   13a3c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   13a40:	push	{r4, r5, fp, lr}
   13a44:	add	fp, sp, #8
   13a48:	mov	r5, r1
   13a4c:	mov	r4, r0
   13a50:	bl	138bc <ftello64@plt+0x1fd4>
   13a54:	cmp	r0, #0
   13a58:	beq	13a60 <ftello64@plt+0x2178>
   13a5c:	pop	{r4, r5, fp, pc}
   13a60:	ldr	r1, [r5]
   13a64:	ldr	r2, [r4]
   13a68:	mvn	r0, #0
   13a6c:	cmp	r2, r1
   13a70:	popcc	{r4, r5, fp, pc}
   13a74:	mov	r0, #0
   13a78:	movwhi	r0, #1
   13a7c:	pop	{r4, r5, fp, pc}
   13a80:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13a84:	add	fp, sp, #28
   13a88:	sub	sp, sp, #36	; 0x24
   13a8c:	mov	sl, r0
   13a90:	ldr	r3, [r0]
   13a94:	movw	r1, #38884	; 0x97e4
   13a98:	movt	r1, #3
   13a9c:	str	r3, [r1]
   13aa0:	ldr	r0, [r0, #4]
   13aa4:	add	r5, r3, r0
   13aa8:	str	r5, [r1, #4]
   13aac:	ldr	r1, [sl, #8]
   13ab0:	str	r1, [sp, #12]
   13ab4:	ldr	r1, [sl, #12]
   13ab8:	ldr	r2, [sl, #24]
   13abc:	str	r3, [sp, #16]
   13ac0:	add	r7, r3, r1
   13ac4:	movw	r3, #37992	; 0x9468
   13ac8:	movt	r3, #3
   13acc:	ldr	r3, [r3]
   13ad0:	ldr	r2, [r3, r2, lsl #3]!
   13ad4:	str	r2, [sp, #24]
   13ad8:	ldr	r2, [r3, #4]
   13adc:	str	r2, [sp, #32]
   13ae0:	cmp	r0, r1
   13ae4:	bge	13bb4 <ftello64@plt+0x22cc>
   13ae8:	movw	r9, #38596	; 0x96c4
   13aec:	movt	r9, #3
   13af0:	movw	r6, #37692	; 0x933c
   13af4:	movt	r6, #3
   13af8:	movw	r4, #38296	; 0x9598
   13afc:	movt	r4, #3
   13b00:	mov	r8, #0
   13b04:	ldr	r0, [r9]
   13b08:	movw	r2, #38884	; 0x97e4
   13b0c:	movt	r2, #3
   13b10:	ldr	r1, [r2]
   13b14:	add	r0, r1, r0
   13b18:	cmp	r5, r0
   13b1c:	bhi	13bb4 <ftello64@plt+0x22cc>
   13b20:	str	r5, [r2, #4]
   13b24:	ldr	r0, [r6]
   13b28:	cmp	r0, #0
   13b2c:	beq	13b68 <ftello64@plt+0x2280>
   13b30:	str	r8, [sp]
   13b34:	sub	r2, r7, r5
   13b38:	add	r0, r6, #4
   13b3c:	mov	r1, r5
   13b40:	mov	r3, #0
   13b44:	bl	18cec <ftello64@plt+0x7404>
   13b48:	cmn	r0, #2
   13b4c:	beq	14508 <ftello64@plt+0x2c20>
   13b50:	cmn	r0, #1
   13b54:	movweq	r0, #1
   13b58:	add	r5, r5, r0
   13b5c:	cmp	r5, r7
   13b60:	bcc	13b04 <ftello64@plt+0x221c>
   13b64:	b	13bb4 <ftello64@plt+0x22cc>
   13b68:	ldrb	r0, [r5]
   13b6c:	bl	13804 <ftello64@plt+0x1f1c>
   13b70:	ldrb	r0, [r4, r0]
   13b74:	cmp	r0, #0
   13b78:	bne	13b90 <ftello64@plt+0x22a8>
   13b7c:	add	r5, r5, #1
   13b80:	cmp	r5, r7
   13b84:	bcc	13b04 <ftello64@plt+0x221c>
   13b88:	b	13bb4 <ftello64@plt+0x22cc>
   13b8c:	add	r5, r5, #1
   13b90:	cmp	r5, r7
   13b94:	bcs	13bac <ftello64@plt+0x22c4>
   13b98:	ldrb	r0, [r5]
   13b9c:	bl	13804 <ftello64@plt+0x1f1c>
   13ba0:	ldrb	r0, [r4, r0]
   13ba4:	cmp	r0, #0
   13ba8:	bne	13b8c <ftello64@plt+0x22a4>
   13bac:	cmp	r5, r7
   13bb0:	bcc	13b04 <ftello64@plt+0x221c>
   13bb4:	movw	r0, #38596	; 0x96c4
   13bb8:	movt	r0, #3
   13bbc:	ldr	r0, [r0]
   13bc0:	movw	r8, #38884	; 0x97e4
   13bc4:	movt	r8, #3
   13bc8:	ldr	r4, [r8]
   13bcc:	add	r0, r4, r0
   13bd0:	cmp	r5, r0
   13bd4:	strls	r5, [r8, #4]
   13bd8:	ldr	r0, [r8, #4]
   13bdc:	mov	r1, #0
   13be0:	cmp	r0, r7
   13be4:	movwcc	r1, #1
   13be8:	movw	r2, #37240	; 0x9178
   13bec:	movt	r2, #3
   13bf0:	ldr	r2, [r2]
   13bf4:	cmp	r2, #0
   13bf8:	movwne	r2, #1
   13bfc:	and	r1, r2, r1
   13c00:	movw	r2, #38892	; 0x97ec
   13c04:	movt	r2, #3
   13c08:	strb	r1, [r2]
   13c0c:	cmp	r0, r4
   13c10:	bls	13c4c <ftello64@plt+0x2364>
   13c14:	sub	r5, r0, #1
   13c18:	bl	11738 <__ctype_b_loc@plt>
   13c1c:	ldr	r6, [r0]
   13c20:	ldrb	r0, [r5]
   13c24:	bl	13804 <ftello64@plt+0x1f1c>
   13c28:	add	r0, r6, r0, lsl #1
   13c2c:	ldrb	r0, [r0, #1]
   13c30:	tst	r0, #32
   13c34:	beq	13c4c <ftello64@plt+0x2364>
   13c38:	str	r5, [r8, #4]
   13c3c:	sub	r0, r5, #1
   13c40:	cmp	r5, r4
   13c44:	mov	r5, r0
   13c48:	bhi	13c20 <ftello64@plt+0x2338>
   13c4c:	movw	r0, #38588	; 0x96bc
   13c50:	movt	r0, #3
   13c54:	ldr	r0, [r0]
   13c58:	movw	r1, #38032	; 0x9490
   13c5c:	movt	r1, #3
   13c60:	ldr	r1, [r1]
   13c64:	add	r6, r1, r0
   13c68:	ldr	r0, [sl, #8]
   13c6c:	rsb	r1, r0, #0
   13c70:	cmp	r6, r1
   13c74:	bge	13cc4 <ftello64@plt+0x23dc>
   13c78:	sub	r9, r4, r6
   13c7c:	movw	r0, #37692	; 0x933c
   13c80:	movt	r0, #3
   13c84:	ldr	r1, [r0]
   13c88:	cmp	r1, #0
   13c8c:	beq	144b4 <ftello64@plt+0x2bcc>
   13c90:	mov	r1, #0
   13c94:	str	r1, [sp]
   13c98:	add	r0, r0, #4
   13c9c:	mov	r1, r9
   13ca0:	mov	r2, r6
   13ca4:	mov	r3, #0
   13ca8:	bl	18cec <ftello64@plt+0x7404>
   13cac:	cmn	r0, #2
   13cb0:	beq	14508 <ftello64@plt+0x2c20>
   13cb4:	cmn	r0, #1
   13cb8:	movweq	r0, #1
   13cbc:	add	r9, r9, r0
   13cc0:	b	13cc8 <ftello64@plt+0x23e0>
   13cc4:	add	r9, r4, r0
   13cc8:	str	sl, [sp, #20]
   13ccc:	str	r7, [sp, #28]
   13cd0:	movw	r5, #38896	; 0x97f0
   13cd4:	movt	r5, #3
   13cd8:	ldr	r0, [r8]
   13cdc:	str	r9, [r5]
   13ce0:	str	r0, [r5, #4]
   13ce4:	cmp	r9, r0
   13ce8:	bcs	13d24 <ftello64@plt+0x243c>
   13cec:	sub	r4, r0, #1
   13cf0:	bl	11738 <__ctype_b_loc@plt>
   13cf4:	ldr	r6, [r0]
   13cf8:	ldrb	r0, [r4]
   13cfc:	bl	13804 <ftello64@plt+0x1f1c>
   13d00:	add	r0, r6, r0, lsl #1
   13d04:	ldrb	r0, [r0, #1]
   13d08:	tst	r0, #32
   13d0c:	beq	13d24 <ftello64@plt+0x243c>
   13d10:	str	r4, [r5, #4]
   13d14:	sub	r0, r4, #1
   13d18:	cmp	r4, r9
   13d1c:	mov	r4, r0
   13d20:	bhi	13cf8 <ftello64@plt+0x2410>
   13d24:	movw	r0, #38592	; 0x96c0
   13d28:	movt	r0, #3
   13d2c:	ldr	r4, [r0]
   13d30:	ldm	r5, {r7, sl}
   13d34:	add	r0, r7, r4
   13d38:	cmp	r0, sl
   13d3c:	ldr	r5, [sp, #32]
   13d40:	bcs	13e38 <ftello64@plt+0x2550>
   13d44:	movw	r0, #37692	; 0x933c
   13d48:	movt	r0, #3
   13d4c:	movw	r8, #38296	; 0x9598
   13d50:	movt	r8, #3
   13d54:	add	r6, r0, #4
   13d58:	b	13dc0 <ftello64@plt+0x24d8>
   13d5c:	ldrb	r0, [r7]
   13d60:	bl	13804 <ftello64@plt+0x1f1c>
   13d64:	ldrb	r0, [r8, r0]
   13d68:	cmp	r0, #0
   13d6c:	beq	13db0 <ftello64@plt+0x24c8>
   13d70:	movw	r7, #38896	; 0x97f0
   13d74:	movt	r7, #3
   13d78:	ldr	r4, [r7]
   13d7c:	cmp	r4, sl
   13d80:	bcc	13d98 <ftello64@plt+0x24b0>
   13d84:	b	13e14 <ftello64@plt+0x252c>
   13d88:	add	r4, r4, #1
   13d8c:	str	r4, [r7]
   13d90:	cmp	r4, sl
   13d94:	bcs	13e14 <ftello64@plt+0x252c>
   13d98:	ldrb	r0, [r4]
   13d9c:	bl	13804 <ftello64@plt+0x1f1c>
   13da0:	ldrb	r0, [r8, r0]
   13da4:	cmp	r0, #0
   13da8:	bne	13d88 <ftello64@plt+0x24a0>
   13dac:	b	13e14 <ftello64@plt+0x252c>
   13db0:	add	r0, r7, #1
   13db4:	movw	r7, #38896	; 0x97f0
   13db8:	movt	r7, #3
   13dbc:	b	13e10 <ftello64@plt+0x2528>
   13dc0:	movw	r0, #37692	; 0x933c
   13dc4:	movt	r0, #3
   13dc8:	ldr	r0, [r0]
   13dcc:	cmp	r0, #0
   13dd0:	beq	13d5c <ftello64@plt+0x2474>
   13dd4:	mov	r0, #0
   13dd8:	str	r0, [sp]
   13ddc:	sub	r2, sl, r7
   13de0:	mov	r0, r6
   13de4:	mov	r1, r7
   13de8:	mov	r3, #0
   13dec:	bl	18cec <ftello64@plt+0x7404>
   13df0:	cmn	r0, #2
   13df4:	beq	14508 <ftello64@plt+0x2c20>
   13df8:	movw	r7, #38896	; 0x97f0
   13dfc:	movt	r7, #3
   13e00:	ldr	r1, [r7]
   13e04:	cmn	r0, #1
   13e08:	movweq	r0, #1
   13e0c:	add	r0, r1, r0
   13e10:	str	r0, [r7]
   13e14:	movw	r0, #38592	; 0x96c0
   13e18:	movt	r0, #3
   13e1c:	ldr	r4, [r0]
   13e20:	mov	r0, r7
   13e24:	ldr	r7, [r7]
   13e28:	ldr	sl, [r0, #4]
   13e2c:	add	r0, r7, r4
   13e30:	cmp	r0, sl
   13e34:	bcc	13dc0 <ftello64@plt+0x24d8>
   13e38:	ldr	r0, [sp, #16]
   13e3c:	ldr	r1, [sp, #12]
   13e40:	add	r0, r0, r1
   13e44:	str	r0, [sp, #16]
   13e48:	movw	r0, #37240	; 0x9178
   13e4c:	movt	r0, #3
   13e50:	ldr	r0, [r0]
   13e54:	cmp	r0, #0
   13e58:	beq	13eac <ftello64@plt+0x25c4>
   13e5c:	ldr	sl, [sp, #28]
   13e60:	ldr	r8, [sp, #24]
   13e64:	mov	r6, r7
   13e68:	cmp	r7, r8
   13e6c:	bls	13e94 <ftello64@plt+0x25ac>
   13e70:	bl	11738 <__ctype_b_loc@plt>
   13e74:	ldr	r5, [r0]
   13e78:	mov	r7, r6
   13e7c:	ldrb	r0, [r7, #-1]!
   13e80:	bl	13804 <ftello64@plt+0x1f1c>
   13e84:	add	r0, r5, r0, lsl #1
   13e88:	ldrb	r0, [r0, #1]
   13e8c:	tst	r0, #32
   13e90:	bne	13e64 <ftello64@plt+0x257c>
   13e94:	mov	r0, #0
   13e98:	ldr	r1, [sp, #16]
   13e9c:	cmp	r6, r1
   13ea0:	movwhi	r0, #1
   13ea4:	ldr	r5, [sp, #32]
   13ea8:	b	13eb4 <ftello64@plt+0x25cc>
   13eac:	mov	r0, #0
   13eb0:	ldr	sl, [sp, #28]
   13eb4:	movw	r1, #38904	; 0x97f8
   13eb8:	movt	r1, #3
   13ebc:	strb	r0, [r1]
   13ec0:	movw	r0, #38896	; 0x97f0
   13ec4:	movt	r0, #3
   13ec8:	ldr	r6, [r0]
   13ecc:	cmp	r6, r5
   13ed0:	bcs	13f0c <ftello64@plt+0x2624>
   13ed4:	bl	11738 <__ctype_b_loc@plt>
   13ed8:	ldr	r7, [r0]
   13edc:	ldrb	r0, [r6]
   13ee0:	bl	13804 <ftello64@plt+0x1f1c>
   13ee4:	add	r0, r7, r0, lsl #1
   13ee8:	ldrb	r0, [r0, #1]
   13eec:	tst	r0, #32
   13ef0:	beq	13f0c <ftello64@plt+0x2624>
   13ef4:	add	r6, r6, #1
   13ef8:	movw	r0, #38896	; 0x97f0
   13efc:	movt	r0, #3
   13f00:	str	r6, [r0]
   13f04:	cmp	r6, r5
   13f08:	bcc	13edc <ftello64@plt+0x25f4>
   13f0c:	movw	r0, #38896	; 0x97f0
   13f10:	movt	r0, #3
   13f14:	mov	r1, r0
   13f18:	ldr	r0, [r0]
   13f1c:	ldr	r1, [r1, #4]
   13f20:	sub	r1, r4, r1
   13f24:	add	r0, r1, r0
   13f28:	movw	r1, #37232	; 0x9170
   13f2c:	movt	r1, #3
   13f30:	ldr	r1, [r1]
   13f34:	sub	r8, r0, r1
   13f38:	cmp	r8, #1
   13f3c:	blt	14140 <ftello64@plt+0x2858>
   13f40:	movw	r0, #38884	; 0x97e4
   13f44:	movt	r0, #3
   13f48:	ldr	r6, [r0, #4]
   13f4c:	movw	r0, #38860	; 0x97cc
   13f50:	movt	r0, #3
   13f54:	str	r6, [r0]
   13f58:	cmp	r5, r6
   13f5c:	bls	13f98 <ftello64@plt+0x26b0>
   13f60:	bl	11738 <__ctype_b_loc@plt>
   13f64:	ldr	r4, [r0]
   13f68:	ldrb	r0, [r6]
   13f6c:	bl	13804 <ftello64@plt+0x1f1c>
   13f70:	add	r0, r4, r0, lsl #1
   13f74:	ldrb	r0, [r0, #1]
   13f78:	tst	r0, #32
   13f7c:	beq	13f98 <ftello64@plt+0x26b0>
   13f80:	add	r6, r6, #1
   13f84:	movw	r0, #38860	; 0x97cc
   13f88:	movt	r0, #3
   13f8c:	str	r6, [r0]
   13f90:	cmp	r6, r5
   13f94:	bcc	13f68 <ftello64@plt+0x2680>
   13f98:	movw	r5, #38860	; 0x97cc
   13f9c:	movt	r5, #3
   13fa0:	str	r6, [r5, #4]
   13fa4:	ldr	r7, [r5]
   13fa8:	add	r1, r7, r8
   13fac:	mov	r0, #0
   13fb0:	cmp	r6, r1
   13fb4:	movwcc	r0, #1
   13fb8:	cmp	r6, sl
   13fbc:	cmpcc	r6, r1
   13fc0:	bcs	14084 <ftello64@plt+0x279c>
   13fc4:	movw	r0, #37692	; 0x933c
   13fc8:	movt	r0, #3
   13fcc:	movw	r4, #38296	; 0x9598
   13fd0:	movt	r4, #3
   13fd4:	add	r0, r0, #4
   13fd8:	str	r0, [sp, #32]
   13fdc:	str	r6, [r5, #4]
   13fe0:	movw	r0, #37692	; 0x933c
   13fe4:	movt	r0, #3
   13fe8:	ldr	r0, [r0]
   13fec:	cmp	r0, #0
   13ff0:	beq	14028 <ftello64@plt+0x2740>
   13ff4:	mov	r0, #0
   13ff8:	str	r0, [sp]
   13ffc:	sub	r2, sl, r6
   14000:	ldr	r0, [sp, #32]
   14004:	mov	r1, r6
   14008:	mov	r3, #0
   1400c:	bl	18cec <ftello64@plt+0x7404>
   14010:	cmn	r0, #2
   14014:	beq	14508 <ftello64@plt+0x2c20>
   14018:	cmn	r0, #1
   1401c:	movweq	r0, #1
   14020:	add	r6, r6, r0
   14024:	b	14064 <ftello64@plt+0x277c>
   14028:	ldrb	r0, [r6]
   1402c:	bl	13804 <ftello64@plt+0x1f1c>
   14030:	ldrb	r0, [r4, r0]
   14034:	cmp	r0, #0
   14038:	bne	14048 <ftello64@plt+0x2760>
   1403c:	add	r6, r6, #1
   14040:	b	14064 <ftello64@plt+0x277c>
   14044:	add	r6, r6, #1
   14048:	cmp	r6, sl
   1404c:	bcs	14064 <ftello64@plt+0x277c>
   14050:	ldrb	r0, [r6]
   14054:	bl	13804 <ftello64@plt+0x1f1c>
   14058:	ldrb	r0, [r4, r0]
   1405c:	cmp	r0, #0
   14060:	bne	14044 <ftello64@plt+0x275c>
   14064:	ldr	r7, [r5]
   14068:	add	r1, r7, r8
   1406c:	cmp	r6, r1
   14070:	mov	r0, #0
   14074:	movwcc	r0, #1
   14078:	cmp	r6, sl
   1407c:	cmpcc	r6, r1
   14080:	bcc	13fdc <ftello64@plt+0x26f4>
   14084:	cmp	r0, #0
   14088:	strne	r6, [r5, #4]
   1408c:	ldr	r1, [r5, #4]
   14090:	mov	r0, #0
   14094:	cmp	r1, r7
   14098:	movw	r5, #38884	; 0x97e4
   1409c:	movt	r5, #3
   140a0:	mov	r8, r5
   140a4:	ldr	r5, [sp, #24]
   140a8:	bls	140dc <ftello64@plt+0x27f4>
   140ac:	mov	r0, #0
   140b0:	movw	r2, #38892	; 0x97ec
   140b4:	movt	r2, #3
   140b8:	strb	r0, [r2]
   140bc:	cmp	r1, sl
   140c0:	movwcc	r0, #1
   140c4:	movw	r1, #37240	; 0x9178
   140c8:	movt	r1, #3
   140cc:	ldr	r1, [r1]
   140d0:	cmp	r1, #0
   140d4:	movwne	r1, #1
   140d8:	and	r0, r0, r1
   140dc:	movw	r1, #38868	; 0x97d4
   140e0:	movt	r1, #3
   140e4:	strb	r0, [r1]
   140e8:	movw	r0, #38860	; 0x97cc
   140ec:	movt	r0, #3
   140f0:	ldr	r0, [r0, #4]
   140f4:	cmp	r0, r7
   140f8:	bls	14170 <ftello64@plt+0x2888>
   140fc:	sub	r4, r0, #1
   14100:	bl	11738 <__ctype_b_loc@plt>
   14104:	ldr	r6, [r0]
   14108:	ldrb	r0, [r4]
   1410c:	bl	13804 <ftello64@plt+0x1f1c>
   14110:	add	r0, r6, r0, lsl #1
   14114:	ldrb	r0, [r0, #1]
   14118:	tst	r0, #32
   1411c:	beq	14170 <ftello64@plt+0x2888>
   14120:	movw	r0, #38860	; 0x97cc
   14124:	movt	r0, #3
   14128:	str	r4, [r0, #4]
   1412c:	sub	r0, r4, #1
   14130:	cmp	r4, r7
   14134:	mov	r4, r0
   14138:	bhi	14108 <ftello64@plt+0x2820>
   1413c:	b	14170 <ftello64@plt+0x2888>
   14140:	movw	r0, #38860	; 0x97cc
   14144:	movt	r0, #3
   14148:	mov	r1, #0
   1414c:	str	r1, [r0]
   14150:	str	r1, [r0, #4]
   14154:	movw	r0, #38868	; 0x97d4
   14158:	movt	r0, #3
   1415c:	strb	r1, [r0]
   14160:	movw	r5, #38884	; 0x97e4
   14164:	movt	r5, #3
   14168:	mov	r8, r5
   1416c:	ldr	r5, [sp, #24]
   14170:	ldm	r8, {r0, r1}
   14174:	movw	r2, #38596	; 0x96c4
   14178:	movt	r2, #3
   1417c:	ldr	r2, [r2]
   14180:	sub	r1, r2, r1
   14184:	add	r0, r1, r0
   14188:	movw	r1, #37232	; 0x9170
   1418c:	movt	r1, #3
   14190:	ldr	r1, [r1]
   14194:	sub	sl, r0, r1
   14198:	cmp	sl, #1
   1419c:	blt	1436c <ftello64@plt+0x2a84>
   141a0:	movw	r0, #38896	; 0x97f0
   141a4:	movt	r0, #3
   141a8:	ldr	r0, [r0]
   141ac:	movw	r7, #38872	; 0x97d8
   141b0:	movt	r7, #3
   141b4:	str	r0, [r7, #4]
   141b8:	cmp	r5, r0
   141bc:	bcs	141f8 <ftello64@plt+0x2910>
   141c0:	sub	r4, r0, #1
   141c4:	bl	11738 <__ctype_b_loc@plt>
   141c8:	ldr	r6, [r0]
   141cc:	ldrb	r0, [r4]
   141d0:	bl	13804 <ftello64@plt+0x1f1c>
   141d4:	add	r0, r6, r0, lsl #1
   141d8:	ldrb	r0, [r0, #1]
   141dc:	tst	r0, #32
   141e0:	beq	141f8 <ftello64@plt+0x2910>
   141e4:	str	r4, [r7, #4]
   141e8:	sub	r0, r4, #1
   141ec:	cmp	r4, r5
   141f0:	mov	r4, r0
   141f4:	bhi	141cc <ftello64@plt+0x28e4>
   141f8:	str	r9, [r7]
   141fc:	add	r0, r9, sl
   14200:	ldr	r4, [r7, #4]
   14204:	cmp	r0, r4
   14208:	bcs	142d8 <ftello64@plt+0x29f0>
   1420c:	movw	r0, #37692	; 0x933c
   14210:	movt	r0, #3
   14214:	movw	r6, #38296	; 0x9598
   14218:	movt	r6, #3
   1421c:	add	r8, r0, #4
   14220:	b	14278 <ftello64@plt+0x2990>
   14224:	ldrb	r0, [r9]
   14228:	bl	13804 <ftello64@plt+0x1f1c>
   1422c:	ldrb	r0, [r6, r0]
   14230:	cmp	r0, #0
   14234:	beq	14270 <ftello64@plt+0x2988>
   14238:	ldr	r5, [r7]
   1423c:	cmp	r5, r4
   14240:	bcc	14258 <ftello64@plt+0x2970>
   14244:	b	142c4 <ftello64@plt+0x29dc>
   14248:	add	r5, r5, #1
   1424c:	str	r5, [r7]
   14250:	cmp	r5, r4
   14254:	bcs	142c4 <ftello64@plt+0x29dc>
   14258:	ldrb	r0, [r5]
   1425c:	bl	13804 <ftello64@plt+0x1f1c>
   14260:	ldrb	r0, [r6, r0]
   14264:	cmp	r0, #0
   14268:	bne	14248 <ftello64@plt+0x2960>
   1426c:	b	142c4 <ftello64@plt+0x29dc>
   14270:	add	r0, r9, #1
   14274:	b	142c0 <ftello64@plt+0x29d8>
   14278:	movw	r0, #37692	; 0x933c
   1427c:	movt	r0, #3
   14280:	ldr	r0, [r0]
   14284:	cmp	r0, #0
   14288:	beq	14224 <ftello64@plt+0x293c>
   1428c:	mov	r0, #0
   14290:	str	r0, [sp]
   14294:	sub	r2, r4, r9
   14298:	mov	r0, r8
   1429c:	mov	r1, r9
   142a0:	mov	r3, #0
   142a4:	bl	18cec <ftello64@plt+0x7404>
   142a8:	cmn	r0, #2
   142ac:	beq	14508 <ftello64@plt+0x2c20>
   142b0:	ldr	r1, [r7]
   142b4:	cmn	r0, #1
   142b8:	movweq	r0, #1
   142bc:	add	r0, r1, r0
   142c0:	str	r0, [r7]
   142c4:	ldr	r9, [r7]
   142c8:	ldr	r4, [r7, #4]
   142cc:	add	r0, r9, sl
   142d0:	cmp	r0, r4
   142d4:	bcc	14278 <ftello64@plt+0x2990>
   142d8:	mov	r0, #0
   142dc:	cmp	r4, r9
   142e0:	bls	14318 <ftello64@plt+0x2a30>
   142e4:	mov	r0, #0
   142e8:	movw	r1, #38904	; 0x97f8
   142ec:	movt	r1, #3
   142f0:	strb	r0, [r1]
   142f4:	ldr	r1, [sp, #16]
   142f8:	cmp	r9, r1
   142fc:	movwhi	r0, #1
   14300:	movw	r1, #37240	; 0x9178
   14304:	movt	r1, #3
   14308:	ldr	r1, [r1]
   1430c:	cmp	r1, #0
   14310:	movwne	r1, #1
   14314:	and	r0, r0, r1
   14318:	movw	r1, #38880	; 0x97e0
   1431c:	movt	r1, #3
   14320:	strb	r0, [r1]
   14324:	ldr	r5, [r7]
   14328:	cmp	r5, r4
   1432c:	ldr	r8, [sp, #28]
   14330:	ldr	r9, [sp, #20]
   14334:	bcs	14394 <ftello64@plt+0x2aac>
   14338:	bl	11738 <__ctype_b_loc@plt>
   1433c:	ldr	r6, [r0]
   14340:	ldrb	r0, [r5]
   14344:	bl	13804 <ftello64@plt+0x1f1c>
   14348:	add	r0, r6, r0, lsl #1
   1434c:	ldrb	r0, [r0, #1]
   14350:	tst	r0, #32
   14354:	beq	14394 <ftello64@plt+0x2aac>
   14358:	add	r5, r5, #1
   1435c:	str	r5, [r7]
   14360:	cmp	r5, r4
   14364:	bcc	14340 <ftello64@plt+0x2a58>
   14368:	b	14394 <ftello64@plt+0x2aac>
   1436c:	movw	r0, #38872	; 0x97d8
   14370:	movt	r0, #3
   14374:	mov	r1, #0
   14378:	str	r1, [r0]
   1437c:	str	r1, [r0, #4]
   14380:	movw	r0, #38880	; 0x97e0
   14384:	movt	r0, #3
   14388:	strb	r1, [r0]
   1438c:	ldr	r8, [sp, #28]
   14390:	ldr	r9, [sp, #20]
   14394:	movw	r0, #37389	; 0x920d
   14398:	movt	r0, #3
   1439c:	ldrb	r0, [r0]
   143a0:	cmp	r0, #1
   143a4:	bne	14440 <ftello64@plt+0x2b58>
   143a8:	ldr	r1, [r9, #16]
   143ac:	ldr	r2, [r9, #20]
   143b0:	ldr	r0, [r9, #24]
   143b4:	adds	r5, r1, #1
   143b8:	adc	r6, r2, #0
   143bc:	movw	r1, #37984	; 0x9460
   143c0:	movt	r1, #3
   143c4:	ldr	r1, [r1]
   143c8:	ldr	r2, [r1, r0, lsl #2]
   143cc:	movw	r1, #31704	; 0x7bd8
   143d0:	movt	r1, #2
   143d4:	cmp	r2, #0
   143d8:	movne	r1, r2
   143dc:	cmp	r0, #1
   143e0:	blt	14404 <ftello64@plt+0x2b1c>
   143e4:	movw	r2, #37988	; 0x9464
   143e8:	movt	r2, #3
   143ec:	ldr	r2, [r2]
   143f0:	add	r0, r2, r0, lsl #3
   143f4:	ldr	r3, [r0, #-4]
   143f8:	ldr	r0, [r0, #-8]
   143fc:	subs	r5, r5, r0
   14400:	sbc	r6, r6, r3
   14404:	movw	r7, #38580	; 0x96b4
   14408:	movt	r7, #3
   1440c:	ldr	r0, [r7]
   14410:	bl	1160c <stpcpy@plt>
   14414:	mov	r4, r0
   14418:	stm	sp, {r5, r6}
   1441c:	movw	r3, #33748	; 0x83d4
   14420:	movt	r3, #2
   14424:	mov	r1, #1
   14428:	mvn	r2, #0
   1442c:	bl	1178c <__sprintf_chk@plt>
   14430:	add	r0, r4, r0
   14434:	str	r0, [r7, #4]
   14438:	sub	sp, fp, #28
   1443c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14440:	movw	r0, #37388	; 0x920c
   14444:	movt	r0, #3
   14448:	ldrb	r0, [r0]
   1444c:	cmp	r0, #1
   14450:	bne	144ac <ftello64@plt+0x2bc4>
   14454:	ldr	r0, [r9, #16]
   14458:	movw	r1, #38884	; 0x97e4
   1445c:	movt	r1, #3
   14460:	ldr	r1, [r1]
   14464:	add	r4, r1, r0
   14468:	movw	r5, #38580	; 0x96b4
   1446c:	movt	r5, #3
   14470:	str	r4, [r5]
   14474:	str	r4, [r5, #4]
   14478:	cmp	r4, r8
   1447c:	bcs	144ac <ftello64@plt+0x2bc4>
   14480:	bl	11738 <__ctype_b_loc@plt>
   14484:	ldr	r6, [r0]
   14488:	ldrb	r0, [r4], #1
   1448c:	bl	13804 <ftello64@plt+0x1f1c>
   14490:	add	r0, r6, r0, lsl #1
   14494:	ldrb	r0, [r0, #1]
   14498:	tst	r0, #32
   1449c:	bne	144ac <ftello64@plt+0x2bc4>
   144a0:	str	r4, [r5, #4]
   144a4:	cmp	r4, r8
   144a8:	bcc	14488 <ftello64@plt+0x2ba0>
   144ac:	sub	sp, fp, #28
   144b0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   144b4:	ldrb	r0, [r9]
   144b8:	bl	13804 <ftello64@plt+0x1f1c>
   144bc:	movw	r5, #38296	; 0x9598
   144c0:	movt	r5, #3
   144c4:	ldrb	r0, [r5, r0]
   144c8:	cmp	r0, #0
   144cc:	beq	14500 <ftello64@plt+0x2c18>
   144d0:	rsb	r0, r6, #0
   144d4:	cmn	r0, #1
   144d8:	bgt	13cc8 <ftello64@plt+0x23e0>
   144dc:	ldrb	r0, [r9]
   144e0:	bl	13804 <ftello64@plt+0x1f1c>
   144e4:	ldrb	r0, [r5, r0]
   144e8:	cmp	r0, #0
   144ec:	beq	13cc8 <ftello64@plt+0x23e0>
   144f0:	add	r9, r9, #1
   144f4:	cmp	r9, r4
   144f8:	bcc	144dc <ftello64@plt+0x2bf4>
   144fc:	b	13cc8 <ftello64@plt+0x23e0>
   14500:	add	r9, r9, #1
   14504:	b	13cc8 <ftello64@plt+0x23e0>
   14508:	bl	13998 <ftello64@plt+0x20b0>
   1450c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   14510:	add	fp, sp, #24
   14514:	movw	r8, #37396	; 0x9214
   14518:	movt	r8, #3
   1451c:	ldrb	r0, [r8]
   14520:	cmp	r0, #0
   14524:	bne	145a4 <ftello64@plt+0x2cbc>
   14528:	movw	r0, #37389	; 0x920d
   1452c:	movt	r0, #3
   14530:	ldrb	r5, [r0]
   14534:	movw	r4, #38580	; 0x96b4
   14538:	movt	r4, #3
   1453c:	ldm	r4, {r0, r1}
   14540:	bl	14c2c <ftello64@plt+0x3344>
   14544:	cmp	r5, #1
   14548:	bne	14578 <ftello64@plt+0x2c90>
   1454c:	mov	r0, #58	; 0x3a
   14550:	bl	118c4 <putchar_unlocked@plt>
   14554:	movw	r0, #37232	; 0x9170
   14558:	movt	r0, #3
   1455c:	ldr	r0, [r0]
   14560:	movw	r1, #38036	; 0x9494
   14564:	movt	r1, #3
   14568:	ldr	r1, [r1]
   1456c:	add	r0, r1, r0
   14570:	sub	r0, r0, #1
   14574:	b	14594 <ftello64@plt+0x2cac>
   14578:	movw	r0, #38036	; 0x9494
   1457c:	movt	r0, #3
   14580:	ldr	r0, [r0]
   14584:	movw	r1, #37232	; 0x9170
   14588:	movt	r1, #3
   1458c:	ldr	r1, [r1]
   14590:	add	r0, r1, r0
   14594:	ldm	r4, {r1, r2}
   14598:	sub	r0, r0, r2
   1459c:	add	r0, r0, r1
   145a0:	bl	14df4 <ftello64@plt+0x350c>
   145a4:	movw	r5, #38860	; 0x97cc
   145a8:	movt	r5, #3
   145ac:	ldm	r5, {r0, r1}
   145b0:	cmp	r0, r1
   145b4:	bcs	14658 <ftello64@plt+0x2d70>
   145b8:	ldm	r5, {r0, r1}
   145bc:	bl	14c2c <ftello64@plt+0x3344>
   145c0:	movw	r4, #38868	; 0x97d4
   145c4:	movt	r4, #3
   145c8:	ldrb	r0, [r4]
   145cc:	cmp	r0, #0
   145d0:	beq	145f0 <ftello64@plt+0x2d08>
   145d4:	movw	r0, #37356	; 0x91ec
   145d8:	movt	r0, #3
   145dc:	ldr	r1, [r0]
   145e0:	movw	r0, #37240	; 0x9178
   145e4:	movt	r0, #3
   145e8:	ldr	r0, [r0]
   145ec:	bl	11504 <fputs_unlocked@plt>
   145f0:	movw	r0, #37232	; 0x9170
   145f4:	movt	r0, #3
   145f8:	ldr	r0, [r0]
   145fc:	movw	r1, #38588	; 0x96bc
   14600:	movt	r1, #3
   14604:	ldr	r1, [r1]
   14608:	sub	r0, r1, r0
   1460c:	movw	r1, #38896	; 0x97f0
   14610:	movt	r1, #3
   14614:	ldr	r2, [r1]
   14618:	ldr	r1, [r1, #4]
   1461c:	sub	r0, r0, r1
   14620:	add	r0, r0, r2
   14624:	movw	r1, #38600	; 0x96c8
   14628:	movt	r1, #3
   1462c:	ldr	r1, [r1]
   14630:	movw	r2, #38904	; 0x97f8
   14634:	movt	r2, #3
   14638:	ldrb	r2, [r2]
   1463c:	cmp	r2, #0
   14640:	subne	r0, r0, r1
   14644:	ldm	r5, {r2, r3}
   14648:	sub	r0, r0, r3
   1464c:	add	r0, r0, r2
   14650:	ldrb	r2, [r4]
   14654:	b	146a4 <ftello64@plt+0x2dbc>
   14658:	movw	r0, #37232	; 0x9170
   1465c:	movt	r0, #3
   14660:	ldr	r0, [r0]
   14664:	movw	r1, #38588	; 0x96bc
   14668:	movt	r1, #3
   1466c:	ldr	r1, [r1]
   14670:	sub	r0, r1, r0
   14674:	movw	r1, #38896	; 0x97f0
   14678:	movt	r1, #3
   1467c:	ldr	r2, [r1]
   14680:	ldr	r1, [r1, #4]
   14684:	sub	r0, r0, r1
   14688:	add	r0, r0, r2
   1468c:	movw	r1, #38600	; 0x96c8
   14690:	movt	r1, #3
   14694:	ldr	r1, [r1]
   14698:	movw	r2, #38904	; 0x97f8
   1469c:	movt	r2, #3
   146a0:	ldrb	r2, [r2]
   146a4:	cmp	r2, #0
   146a8:	subne	r0, r0, r1
   146ac:	bl	14df4 <ftello64@plt+0x350c>
   146b0:	movw	r0, #38904	; 0x97f8
   146b4:	movt	r0, #3
   146b8:	ldrb	r0, [r0]
   146bc:	cmp	r0, #0
   146c0:	beq	146e0 <ftello64@plt+0x2df8>
   146c4:	movw	r0, #37356	; 0x91ec
   146c8:	movt	r0, #3
   146cc:	ldr	r1, [r0]
   146d0:	movw	r0, #37240	; 0x9178
   146d4:	movt	r0, #3
   146d8:	ldr	r0, [r0]
   146dc:	bl	11504 <fputs_unlocked@plt>
   146e0:	movw	r1, #38896	; 0x97f0
   146e4:	movt	r1, #3
   146e8:	ldm	r1, {r0, r1}
   146ec:	bl	14c2c <ftello64@plt+0x3344>
   146f0:	movw	r5, #37232	; 0x9170
   146f4:	movt	r5, #3
   146f8:	ldr	r0, [r5]
   146fc:	bl	14df4 <ftello64@plt+0x350c>
   14700:	movw	r7, #38884	; 0x97e4
   14704:	movt	r7, #3
   14708:	ldm	r7, {r0, r1}
   1470c:	bl	14c2c <ftello64@plt+0x3344>
   14710:	movw	r6, #38892	; 0x97ec
   14714:	movt	r6, #3
   14718:	ldrb	r0, [r6]
   1471c:	cmp	r0, #0
   14720:	beq	14740 <ftello64@plt+0x2e58>
   14724:	movw	r0, #37356	; 0x91ec
   14728:	movt	r0, #3
   1472c:	ldr	r1, [r0]
   14730:	movw	r0, #37240	; 0x9178
   14734:	movt	r0, #3
   14738:	ldr	r0, [r0]
   1473c:	bl	11504 <fputs_unlocked@plt>
   14740:	movw	r4, #38872	; 0x97d8
   14744:	movt	r4, #3
   14748:	ldm	r4, {r0, r1}
   1474c:	cmp	r0, r1
   14750:	bcs	147d8 <ftello64@plt+0x2ef0>
   14754:	sub	r0, r0, r1
   14758:	movw	r1, #38588	; 0x96bc
   1475c:	movt	r1, #3
   14760:	ldr	r1, [r1]
   14764:	add	r0, r0, r1
   14768:	ldm	r7, {r1, r2}
   1476c:	sub	r0, r0, r2
   14770:	add	r0, r0, r1
   14774:	movw	r1, #38600	; 0x96c8
   14778:	movt	r1, #3
   1477c:	ldr	r1, [r1]
   14780:	ldrb	r2, [r6]
   14784:	cmp	r2, #0
   14788:	subne	r0, r0, r1
   1478c:	movw	r6, #38880	; 0x97e0
   14790:	movt	r6, #3
   14794:	ldrb	r2, [r6]
   14798:	cmp	r2, #0
   1479c:	subne	r0, r0, r1
   147a0:	bl	14df4 <ftello64@plt+0x350c>
   147a4:	ldrb	r0, [r6]
   147a8:	cmp	r0, #0
   147ac:	beq	147cc <ftello64@plt+0x2ee4>
   147b0:	movw	r0, #37356	; 0x91ec
   147b4:	movt	r0, #3
   147b8:	ldr	r1, [r0]
   147bc:	movw	r0, #37240	; 0x9178
   147c0:	movt	r0, #3
   147c4:	ldr	r0, [r0]
   147c8:	bl	11504 <fputs_unlocked@plt>
   147cc:	ldm	r4, {r0, r1}
   147d0:	bl	14c2c <ftello64@plt+0x3344>
   147d4:	b	14840 <ftello64@plt+0x2f58>
   147d8:	movw	r0, #37389	; 0x920d
   147dc:	movt	r0, #3
   147e0:	ldrb	r0, [r0]
   147e4:	cmp	r0, #0
   147e8:	bne	14800 <ftello64@plt+0x2f18>
   147ec:	movw	r0, #37388	; 0x920c
   147f0:	movt	r0, #3
   147f4:	ldrb	r0, [r0]
   147f8:	cmp	r0, #1
   147fc:	bne	1488c <ftello64@plt+0x2fa4>
   14800:	ldrb	r0, [r8]
   14804:	cmp	r0, #1
   14808:	bne	14840 <ftello64@plt+0x2f58>
   1480c:	ldm	r7, {r0, r1}
   14810:	movw	r2, #38588	; 0x96bc
   14814:	movt	r2, #3
   14818:	ldr	r2, [r2]
   1481c:	sub	r1, r2, r1
   14820:	add	r0, r1, r0
   14824:	movw	r1, #38600	; 0x96c8
   14828:	movt	r1, #3
   1482c:	ldr	r1, [r1]
   14830:	ldrb	r2, [r6]
   14834:	cmp	r2, #0
   14838:	subne	r0, r0, r1
   1483c:	bl	14df4 <ftello64@plt+0x350c>
   14840:	movw	r0, #37389	; 0x920d
   14844:	movt	r0, #3
   14848:	ldrb	r0, [r0]
   1484c:	cmp	r0, #0
   14850:	bne	14868 <ftello64@plt+0x2f80>
   14854:	movw	r0, #37388	; 0x920c
   14858:	movt	r0, #3
   1485c:	ldrb	r0, [r0]
   14860:	cmp	r0, #1
   14864:	bne	1488c <ftello64@plt+0x2fa4>
   14868:	ldrb	r0, [r8]
   1486c:	cmp	r0, #1
   14870:	bne	1488c <ftello64@plt+0x2fa4>
   14874:	ldr	r0, [r5]
   14878:	bl	14df4 <ftello64@plt+0x350c>
   1487c:	movw	r1, #38580	; 0x96b4
   14880:	movt	r1, #3
   14884:	ldm	r1, {r0, r1}
   14888:	bl	14c2c <ftello64@plt+0x3344>
   1488c:	mov	r0, #10
   14890:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   14894:	b	118c4 <putchar_unlocked@plt>
   14898:	push	{r4, sl, fp, lr}
   1489c:	add	fp, sp, #8
   148a0:	movw	r0, #37244	; 0x917c
   148a4:	movt	r0, #3
   148a8:	ldr	r2, [r0]
   148ac:	movw	r1, #33773	; 0x83ed
   148b0:	movt	r1, #2
   148b4:	mov	r0, #1
   148b8:	bl	117c8 <__printf_chk@plt>
   148bc:	movw	r1, #38860	; 0x97cc
   148c0:	movt	r1, #3
   148c4:	ldm	r1, {r0, r1}
   148c8:	bl	14c2c <ftello64@plt+0x3344>
   148cc:	movw	r0, #38868	; 0x97d4
   148d0:	movt	r0, #3
   148d4:	ldrb	r0, [r0]
   148d8:	cmp	r0, #0
   148dc:	beq	148fc <ftello64@plt+0x3014>
   148e0:	movw	r0, #37356	; 0x91ec
   148e4:	movt	r0, #3
   148e8:	ldr	r1, [r0]
   148ec:	movw	r0, #37240	; 0x9178
   148f0:	movt	r0, #3
   148f4:	ldr	r0, [r0]
   148f8:	bl	11504 <fputs_unlocked@plt>
   148fc:	mov	r0, #34	; 0x22
   14900:	bl	118c4 <putchar_unlocked@plt>
   14904:	movw	r4, #37356	; 0x91ec
   14908:	movt	r4, #3
   1490c:	ldr	r1, [r4]
   14910:	movw	r0, #33776	; 0x83f0
   14914:	movt	r0, #2
   14918:	bl	11504 <fputs_unlocked@plt>
   1491c:	movw	r0, #38904	; 0x97f8
   14920:	movt	r0, #3
   14924:	ldrb	r0, [r0]
   14928:	cmp	r0, #0
   1492c:	beq	14944 <ftello64@plt+0x305c>
   14930:	ldr	r1, [r4]
   14934:	movw	r0, #37240	; 0x9178
   14938:	movt	r0, #3
   1493c:	ldr	r0, [r0]
   14940:	bl	11504 <fputs_unlocked@plt>
   14944:	movw	r1, #38896	; 0x97f0
   14948:	movt	r1, #3
   1494c:	ldm	r1, {r0, r1}
   14950:	bl	14c2c <ftello64@plt+0x3344>
   14954:	mov	r0, #34	; 0x22
   14958:	bl	118c4 <putchar_unlocked@plt>
   1495c:	ldr	r1, [r4]
   14960:	movw	r0, #33776	; 0x83f0
   14964:	movt	r0, #2
   14968:	bl	11504 <fputs_unlocked@plt>
   1496c:	movw	r1, #38884	; 0x97e4
   14970:	movt	r1, #3
   14974:	ldm	r1, {r0, r1}
   14978:	bl	14c2c <ftello64@plt+0x3344>
   1497c:	movw	r0, #38892	; 0x97ec
   14980:	movt	r0, #3
   14984:	ldrb	r0, [r0]
   14988:	cmp	r0, #0
   1498c:	beq	149a4 <ftello64@plt+0x30bc>
   14990:	ldr	r1, [r4]
   14994:	movw	r0, #37240	; 0x9178
   14998:	movt	r0, #3
   1499c:	ldr	r0, [r0]
   149a0:	bl	11504 <fputs_unlocked@plt>
   149a4:	mov	r0, #34	; 0x22
   149a8:	bl	118c4 <putchar_unlocked@plt>
   149ac:	ldr	r1, [r4]
   149b0:	movw	r0, #33776	; 0x83f0
   149b4:	movt	r0, #2
   149b8:	bl	11504 <fputs_unlocked@plt>
   149bc:	movw	r0, #38880	; 0x97e0
   149c0:	movt	r0, #3
   149c4:	ldrb	r0, [r0]
   149c8:	cmp	r0, #0
   149cc:	beq	149e4 <ftello64@plt+0x30fc>
   149d0:	ldr	r1, [r4]
   149d4:	movw	r0, #37240	; 0x9178
   149d8:	movt	r0, #3
   149dc:	ldr	r0, [r0]
   149e0:	bl	11504 <fputs_unlocked@plt>
   149e4:	movw	r1, #38872	; 0x97d8
   149e8:	movt	r1, #3
   149ec:	ldm	r1, {r0, r1}
   149f0:	bl	14c2c <ftello64@plt+0x3344>
   149f4:	mov	r0, #34	; 0x22
   149f8:	bl	118c4 <putchar_unlocked@plt>
   149fc:	movw	r0, #37389	; 0x920d
   14a00:	movt	r0, #3
   14a04:	ldrb	r0, [r0]
   14a08:	cmp	r0, #0
   14a0c:	bne	14a24 <ftello64@plt+0x313c>
   14a10:	movw	r0, #37388	; 0x920c
   14a14:	movt	r0, #3
   14a18:	ldrb	r0, [r0]
   14a1c:	cmp	r0, #1
   14a20:	bne	14a4c <ftello64@plt+0x3164>
   14a24:	ldr	r1, [r4]
   14a28:	movw	r0, #33776	; 0x83f0
   14a2c:	movt	r0, #2
   14a30:	bl	11504 <fputs_unlocked@plt>
   14a34:	movw	r1, #38580	; 0x96b4
   14a38:	movt	r1, #3
   14a3c:	ldm	r1, {r0, r1}
   14a40:	bl	14c2c <ftello64@plt+0x3344>
   14a44:	mov	r0, #34	; 0x22
   14a48:	bl	118c4 <putchar_unlocked@plt>
   14a4c:	mov	r0, #10
   14a50:	pop	{r4, sl, fp, lr}
   14a54:	b	118c4 <putchar_unlocked@plt>
   14a58:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   14a5c:	add	fp, sp, #24
   14a60:	sub	sp, sp, #8
   14a64:	movw	r0, #37244	; 0x917c
   14a68:	movt	r0, #3
   14a6c:	ldr	r2, [r0]
   14a70:	movw	r1, #33779	; 0x83f3
   14a74:	movt	r1, #2
   14a78:	mov	r0, #1
   14a7c:	bl	117c8 <__printf_chk@plt>
   14a80:	mov	r0, #123	; 0x7b
   14a84:	bl	118c4 <putchar_unlocked@plt>
   14a88:	movw	r1, #38860	; 0x97cc
   14a8c:	movt	r1, #3
   14a90:	ldm	r1, {r0, r1}
   14a94:	bl	14c2c <ftello64@plt+0x3344>
   14a98:	movw	r8, #37356	; 0x91ec
   14a9c:	movt	r8, #3
   14aa0:	ldr	r1, [r8]
   14aa4:	movw	r4, #33784	; 0x83f8
   14aa8:	movt	r4, #2
   14aac:	mov	r0, r4
   14ab0:	bl	11504 <fputs_unlocked@plt>
   14ab4:	movw	r1, #38896	; 0x97f0
   14ab8:	movt	r1, #3
   14abc:	ldm	r1, {r0, r1}
   14ac0:	bl	14c2c <ftello64@plt+0x3344>
   14ac4:	ldr	r1, [r8]
   14ac8:	mov	r0, r4
   14acc:	bl	11504 <fputs_unlocked@plt>
   14ad0:	movw	r4, #38884	; 0x97e4
   14ad4:	movt	r4, #3
   14ad8:	ldm	r4, {r5, r9}
   14adc:	movw	r0, #37692	; 0x933c
   14ae0:	movt	r0, #3
   14ae4:	ldr	r1, [r0]
   14ae8:	cmp	r1, #0
   14aec:	beq	14bc8 <ftello64@plt+0x32e0>
   14af0:	mov	r1, #0
   14af4:	str	r1, [sp]
   14af8:	sub	r2, r9, r5
   14afc:	add	r0, r0, #4
   14b00:	mov	r1, r5
   14b04:	mov	r3, #0
   14b08:	bl	18cec <ftello64@plt+0x7404>
   14b0c:	cmn	r0, #2
   14b10:	beq	14c28 <ftello64@plt+0x3340>
   14b14:	cmn	r0, #1
   14b18:	movweq	r0, #1
   14b1c:	add	r6, r5, r0
   14b20:	mov	r0, r5
   14b24:	mov	r1, r6
   14b28:	bl	14c2c <ftello64@plt+0x3344>
   14b2c:	ldr	r1, [r8]
   14b30:	movw	r5, #33784	; 0x83f8
   14b34:	movt	r5, #2
   14b38:	mov	r0, r5
   14b3c:	bl	11504 <fputs_unlocked@plt>
   14b40:	mov	r0, r6
   14b44:	mov	r1, r9
   14b48:	bl	14c2c <ftello64@plt+0x3344>
   14b4c:	ldr	r1, [r8]
   14b50:	mov	r0, r5
   14b54:	bl	11504 <fputs_unlocked@plt>
   14b58:	movw	r1, #38872	; 0x97d8
   14b5c:	movt	r1, #3
   14b60:	ldm	r1, {r0, r1}
   14b64:	bl	14c2c <ftello64@plt+0x3344>
   14b68:	mov	r0, #125	; 0x7d
   14b6c:	bl	118c4 <putchar_unlocked@plt>
   14b70:	movw	r0, #37389	; 0x920d
   14b74:	movt	r0, #3
   14b78:	ldrb	r0, [r0]
   14b7c:	cmp	r0, #0
   14b80:	bne	14b98 <ftello64@plt+0x32b0>
   14b84:	movw	r0, #37388	; 0x920c
   14b88:	movt	r0, #3
   14b8c:	ldrb	r0, [r0]
   14b90:	cmp	r0, #1
   14b94:	bne	14bb8 <ftello64@plt+0x32d0>
   14b98:	mov	r0, #123	; 0x7b
   14b9c:	bl	118c4 <putchar_unlocked@plt>
   14ba0:	movw	r1, #38580	; 0x96b4
   14ba4:	movt	r1, #3
   14ba8:	ldm	r1, {r0, r1}
   14bac:	bl	14c2c <ftello64@plt+0x3344>
   14bb0:	mov	r0, #125	; 0x7d
   14bb4:	bl	118c4 <putchar_unlocked@plt>
   14bb8:	mov	r0, #10
   14bbc:	sub	sp, fp, #24
   14bc0:	pop	{r4, r5, r6, r7, r8, r9, fp, lr}
   14bc4:	b	118c4 <putchar_unlocked@plt>
   14bc8:	ldrb	r0, [r5]
   14bcc:	bl	13804 <ftello64@plt+0x1f1c>
   14bd0:	movw	r7, #38296	; 0x9598
   14bd4:	movt	r7, #3
   14bd8:	ldrb	r0, [r7, r0]
   14bdc:	cmp	r0, #0
   14be0:	beq	14c20 <ftello64@plt+0x3338>
   14be4:	ldr	r0, [r4, #4]
   14be8:	cmp	r5, r0
   14bec:	mov	r6, r5
   14bf0:	bcs	14b20 <ftello64@plt+0x3238>
   14bf4:	ldr	r4, [r4, #4]
   14bf8:	mov	r6, r5
   14bfc:	ldrb	r0, [r6]
   14c00:	bl	13804 <ftello64@plt+0x1f1c>
   14c04:	ldrb	r0, [r7, r0]
   14c08:	cmp	r0, #0
   14c0c:	beq	14b20 <ftello64@plt+0x3238>
   14c10:	add	r6, r6, #1
   14c14:	cmp	r6, r4
   14c18:	bcc	14bfc <ftello64@plt+0x3314>
   14c1c:	b	14b20 <ftello64@plt+0x3238>
   14c20:	add	r6, r5, #1
   14c24:	b	14b20 <ftello64@plt+0x3238>
   14c28:	bl	13998 <ftello64@plt+0x20b0>
   14c2c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14c30:	add	fp, sp, #28
   14c34:	sub	sp, sp, #4
   14c38:	cmp	r0, r1
   14c3c:	bcs	14dec <ftello64@plt+0x3504>
   14c40:	mov	r4, r1
   14c44:	mov	r5, r0
   14c48:	movw	r6, #38604	; 0x96cc
   14c4c:	movt	r6, #3
   14c50:	movw	r9, #33754	; 0x83da
   14c54:	movt	r9, #2
   14c58:	movw	sl, #37356	; 0x91ec
   14c5c:	movt	sl, #3
   14c60:	movw	r8, #33760	; 0x83e0
   14c64:	movt	r8, #2
   14c68:	b	14cb4 <ftello64@plt+0x33cc>
   14c6c:	cmp	r7, #123	; 0x7b
   14c70:	cmpne	r7, #125	; 0x7d
   14c74:	bne	14c8c <ftello64@plt+0x33a4>
   14c78:	mov	r0, #1
   14c7c:	mov	r1, r9
   14c80:	mov	r2, r7
   14c84:	bl	117c8 <__printf_chk@plt>
   14c88:	b	14de0 <ftello64@plt+0x34f8>
   14c8c:	mov	r0, #32
   14c90:	b	14ddc <ftello64@plt+0x34f4>
   14c94:	mov	r0, #34	; 0x22
   14c98:	bl	118c4 <putchar_unlocked@plt>
   14c9c:	mov	r0, #34	; 0x22
   14ca0:	b	14ddc <ftello64@plt+0x34f4>
   14ca4:	ldr	r1, [sl]
   14ca8:	mov	r0, r8
   14cac:	bl	11504 <fputs_unlocked@plt>
   14cb0:	b	14de0 <ftello64@plt+0x34f8>
   14cb4:	ldrb	r7, [r5]
   14cb8:	ldrb	r0, [r6, r7]
   14cbc:	cmp	r0, #0
   14cc0:	beq	14dd8 <ftello64@plt+0x34f0>
   14cc4:	sub	r0, r7, #34	; 0x22
   14cc8:	cmp	r0, #61	; 0x3d
   14ccc:	bhi	14c6c <ftello64@plt+0x3384>
   14cd0:	add	r1, pc, #0
   14cd4:	ldr	pc, [r1, r0, lsl #2]
   14cd8:	muleq	r1, r4, ip
   14cdc:	ldrdeq	r4, [r1], -r0
   14ce0:	ldrdeq	r4, [r1], -r0
   14ce4:	ldrdeq	r4, [r1], -r0
   14ce8:	ldrdeq	r4, [r1], -r0
   14cec:	andeq	r4, r1, ip, lsl #25
   14cf0:	andeq	r4, r1, ip, lsl #25
   14cf4:	andeq	r4, r1, ip, lsl #25
   14cf8:	andeq	r4, r1, ip, lsl #25
   14cfc:	andeq	r4, r1, ip, lsl #25
   14d00:	andeq	r4, r1, ip, lsl #25
   14d04:	andeq	r4, r1, ip, lsl #25
   14d08:	andeq	r4, r1, ip, lsl #25
   14d0c:	andeq	r4, r1, ip, lsl #25
   14d10:	andeq	r4, r1, ip, lsl #25
   14d14:	andeq	r4, r1, ip, lsl #25
   14d18:	andeq	r4, r1, ip, lsl #25
   14d1c:	andeq	r4, r1, ip, lsl #25
   14d20:	andeq	r4, r1, ip, lsl #25
   14d24:	andeq	r4, r1, ip, lsl #25
   14d28:	andeq	r4, r1, ip, lsl #25
   14d2c:	andeq	r4, r1, ip, lsl #25
   14d30:	andeq	r4, r1, ip, lsl #25
   14d34:	andeq	r4, r1, ip, lsl #25
   14d38:	andeq	r4, r1, ip, lsl #25
   14d3c:	andeq	r4, r1, ip, lsl #25
   14d40:	andeq	r4, r1, ip, lsl #25
   14d44:	andeq	r4, r1, ip, lsl #25
   14d48:	andeq	r4, r1, ip, lsl #25
   14d4c:	andeq	r4, r1, ip, lsl #25
   14d50:	andeq	r4, r1, ip, lsl #25
   14d54:	andeq	r4, r1, ip, lsl #25
   14d58:	andeq	r4, r1, ip, lsl #25
   14d5c:	andeq	r4, r1, ip, lsl #25
   14d60:	andeq	r4, r1, ip, lsl #25
   14d64:	andeq	r4, r1, ip, lsl #25
   14d68:	andeq	r4, r1, ip, lsl #25
   14d6c:	andeq	r4, r1, ip, lsl #25
   14d70:	andeq	r4, r1, ip, lsl #25
   14d74:	andeq	r4, r1, ip, lsl #25
   14d78:	andeq	r4, r1, ip, lsl #25
   14d7c:	andeq	r4, r1, ip, lsl #25
   14d80:	andeq	r4, r1, ip, lsl #25
   14d84:	andeq	r4, r1, ip, lsl #25
   14d88:	andeq	r4, r1, ip, lsl #25
   14d8c:	andeq	r4, r1, ip, lsl #25
   14d90:	andeq	r4, r1, ip, lsl #25
   14d94:	andeq	r4, r1, ip, lsl #25
   14d98:	andeq	r4, r1, ip, lsl #25
   14d9c:	andeq	r4, r1, ip, lsl #25
   14da0:	andeq	r4, r1, ip, lsl #25
   14da4:	andeq	r4, r1, ip, lsl #25
   14da8:	andeq	r4, r1, ip, lsl #25
   14dac:	andeq	r4, r1, ip, lsl #25
   14db0:	andeq	r4, r1, ip, lsl #25
   14db4:	andeq	r4, r1, ip, lsl #25
   14db8:	andeq	r4, r1, ip, lsl #25
   14dbc:	andeq	r4, r1, ip, lsl #25
   14dc0:	andeq	r4, r1, r4, lsr #25
   14dc4:	andeq	r4, r1, ip, lsl #25
   14dc8:	andeq	r4, r1, ip, lsl #25
   14dcc:	ldrdeq	r4, [r1], -r0
   14dd0:	mov	r0, #92	; 0x5c
   14dd4:	bl	118c4 <putchar_unlocked@plt>
   14dd8:	mov	r0, r7
   14ddc:	bl	118c4 <putchar_unlocked@plt>
   14de0:	add	r5, r5, #1
   14de4:	cmp	r4, r5
   14de8:	bne	14cb4 <ftello64@plt+0x33cc>
   14dec:	sub	sp, fp, #28
   14df0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14df4:	push	{r4, sl, fp, lr}
   14df8:	add	fp, sp, #8
   14dfc:	cmp	r0, #1
   14e00:	poplt	{r4, sl, fp, pc}
   14e04:	add	r4, r0, #1
   14e08:	mov	r0, #32
   14e0c:	bl	118c4 <putchar_unlocked@plt>
   14e10:	sub	r4, r4, #1
   14e14:	cmp	r4, #1
   14e18:	bgt	14e08 <ftello64@plt+0x3520>
   14e1c:	pop	{r4, sl, fp, pc}
   14e20:	mov	r0, #1
   14e24:	b	119e4 <ftello64@plt+0xfc>
   14e28:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14e2c:	add	fp, sp, #28
   14e30:	sub	sp, sp, #12
   14e34:	mov	r4, r3
   14e38:	mov	r6, r2
   14e3c:	mov	r5, r1
   14e40:	mov	sl, r0
   14e44:	bl	1175c <strlen@plt>
   14e48:	ldr	r8, [r5]
   14e4c:	cmp	r8, #0
   14e50:	beq	14f0c <ftello64@plt+0x3624>
   14e54:	mov	r7, r0
   14e58:	add	r9, r5, #4
   14e5c:	mov	r0, #0
   14e60:	str	r0, [sp]
   14e64:	mvn	r0, #0
   14e68:	str	r0, [sp, #8]
   14e6c:	str	r6, [sp, #4]
   14e70:	mov	r5, #0
   14e74:	mov	r0, r8
   14e78:	mov	r1, sl
   14e7c:	mov	r2, r7
   14e80:	bl	118a0 <strncmp@plt>
   14e84:	cmp	r0, #0
   14e88:	bne	14ee0 <ftello64@plt+0x35f8>
   14e8c:	mov	r0, r8
   14e90:	bl	1175c <strlen@plt>
   14e94:	cmp	r0, r7
   14e98:	beq	14f10 <ftello64@plt+0x3628>
   14e9c:	ldr	r0, [sp, #8]
   14ea0:	cmn	r0, #1
   14ea4:	beq	14edc <ftello64@plt+0x35f4>
   14ea8:	ldr	r0, [sp, #4]
   14eac:	cmp	r0, #0
   14eb0:	beq	14ed0 <ftello64@plt+0x35e8>
   14eb4:	ldr	r1, [sp, #8]
   14eb8:	mla	r0, r1, r4, r0
   14ebc:	mov	r1, r6
   14ec0:	mov	r2, r4
   14ec4:	bl	11600 <memcmp@plt>
   14ec8:	cmp	r0, #0
   14ecc:	beq	14ee0 <ftello64@plt+0x35f8>
   14ed0:	mov	r0, #1
   14ed4:	str	r0, [sp]
   14ed8:	b	14ee0 <ftello64@plt+0x35f8>
   14edc:	str	r5, [sp, #8]
   14ee0:	add	r6, r6, r4
   14ee4:	ldr	r8, [r9, r5, lsl #2]
   14ee8:	add	r5, r5, #1
   14eec:	cmp	r8, #0
   14ef0:	bne	14e74 <ftello64@plt+0x358c>
   14ef4:	ldr	r0, [sp]
   14ef8:	tst	r0, #1
   14efc:	ldr	r0, [sp, #8]
   14f00:	mvnne	r0, #1
   14f04:	sub	sp, fp, #28
   14f08:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14f0c:	mvn	r5, #0
   14f10:	mov	r0, r5
   14f14:	sub	sp, fp, #28
   14f18:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14f1c:	push	{r4, r5, r6, r7, fp, lr}
   14f20:	add	fp, sp, #16
   14f24:	mov	r5, r0
   14f28:	ldr	r0, [r1]
   14f2c:	mvn	r4, #0
   14f30:	cmp	r0, #0
   14f34:	beq	14f64 <ftello64@plt+0x367c>
   14f38:	add	r7, r1, #4
   14f3c:	mov	r6, #0
   14f40:	mov	r1, r5
   14f44:	bl	11558 <strcmp@plt>
   14f48:	cmp	r0, #0
   14f4c:	moveq	r0, r6
   14f50:	popeq	{r4, r5, r6, r7, fp, pc}
   14f54:	ldr	r0, [r7, r6, lsl #2]
   14f58:	add	r6, r6, #1
   14f5c:	cmp	r0, #0
   14f60:	bne	14f40 <ftello64@plt+0x3658>
   14f64:	mov	r0, r4
   14f68:	pop	{r4, r5, r6, r7, fp, pc}
   14f6c:	push	{r4, r5, r6, sl, fp, lr}
   14f70:	add	fp, sp, #16
   14f74:	sub	sp, sp, #8
   14f78:	mov	r4, r1
   14f7c:	mov	r5, r0
   14f80:	movw	r0, #34191	; 0x858f
   14f84:	movt	r0, #2
   14f88:	movw	r1, #34218	; 0x85aa
   14f8c:	movt	r1, #2
   14f90:	cmn	r2, #1
   14f94:	moveq	r1, r0
   14f98:	mov	r0, #0
   14f9c:	mov	r2, #5
   14fa0:	bl	11618 <dcgettext@plt>
   14fa4:	mov	r6, r0
   14fa8:	mov	r0, #0
   14fac:	mov	r1, #8
   14fb0:	mov	r2, r4
   14fb4:	bl	17030 <ftello64@plt+0x5748>
   14fb8:	mov	r4, r0
   14fbc:	mov	r0, #1
   14fc0:	mov	r1, r5
   14fc4:	bl	172cc <ftello64@plt+0x59e4>
   14fc8:	str	r0, [sp]
   14fcc:	mov	r0, #0
   14fd0:	mov	r1, #0
   14fd4:	mov	r2, r6
   14fd8:	mov	r3, r4
   14fdc:	bl	116cc <error@plt>
   14fe0:	sub	sp, fp, #16
   14fe4:	pop	{r4, r5, r6, sl, fp, pc}
   14fe8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14fec:	add	fp, sp, #28
   14ff0:	sub	sp, sp, #4
   14ff4:	mov	sl, r2
   14ff8:	mov	r5, r1
   14ffc:	mov	r7, r0
   15000:	mov	r8, #0
   15004:	movw	r1, #34247	; 0x85c7
   15008:	movt	r1, #2
   1500c:	mov	r0, #0
   15010:	mov	r2, #5
   15014:	bl	11618 <dcgettext@plt>
   15018:	movw	r4, #37344	; 0x91e0
   1501c:	movt	r4, #3
   15020:	ldr	r1, [r4]
   15024:	bl	11504 <fputs_unlocked@plt>
   15028:	ldr	r6, [r7]
   1502c:	cmp	r6, #0
   15030:	beq	150d0 <ftello64@plt+0x37e8>
   15034:	add	r9, r7, #4
   15038:	mov	r7, #0
   1503c:	str	sl, [sp]
   15040:	cmp	r8, #0
   15044:	beq	15060 <ftello64@plt+0x3778>
   15048:	mov	r0, r7
   1504c:	mov	r1, r5
   15050:	mov	r2, sl
   15054:	bl	11600 <memcmp@plt>
   15058:	cmp	r0, #0
   1505c:	beq	1508c <ftello64@plt+0x37a4>
   15060:	ldr	r7, [r4]
   15064:	mov	r0, r6
   15068:	bl	172d4 <ftello64@plt+0x59ec>
   1506c:	mov	r3, r0
   15070:	mov	r0, r7
   15074:	mov	r1, #1
   15078:	movw	r2, #34268	; 0x85dc
   1507c:	movt	r2, #2
   15080:	bl	117e0 <__fprintf_chk@plt>
   15084:	mov	r7, r5
   15088:	b	150bc <ftello64@plt+0x37d4>
   1508c:	mov	sl, r9
   15090:	ldr	r9, [r4]
   15094:	mov	r0, r6
   15098:	bl	172d4 <ftello64@plt+0x59ec>
   1509c:	mov	r3, r0
   150a0:	mov	r0, r9
   150a4:	mov	r9, sl
   150a8:	ldr	sl, [sp]
   150ac:	mov	r1, #1
   150b0:	movw	r2, #34276	; 0x85e4
   150b4:	movt	r2, #2
   150b8:	bl	117e0 <__fprintf_chk@plt>
   150bc:	add	r5, r5, sl
   150c0:	ldr	r6, [r9, -r8, lsl #2]
   150c4:	sub	r8, r8, #1
   150c8:	cmp	r6, #0
   150cc:	bne	15040 <ftello64@plt+0x3758>
   150d0:	ldr	r1, [r4]
   150d4:	mov	r0, #10
   150d8:	sub	sp, fp, #28
   150dc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   150e0:	b	118dc <putc_unlocked@plt>
   150e4:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   150e8:	add	fp, sp, #24
   150ec:	mov	r4, r3
   150f0:	mov	r5, r2
   150f4:	mov	r7, r1
   150f8:	mov	r6, r0
   150fc:	ldr	r8, [fp, #8]
   15100:	ldr	r0, [fp, #16]
   15104:	cmp	r0, #0
   15108:	beq	15124 <ftello64@plt+0x383c>
   1510c:	mov	r0, r7
   15110:	mov	r1, r5
   15114:	mov	r2, r4
   15118:	mov	r3, r8
   1511c:	bl	14e28 <ftello64@plt+0x3540>
   15120:	b	15130 <ftello64@plt+0x3848>
   15124:	mov	r0, r7
   15128:	mov	r1, r5
   1512c:	bl	14f1c <ftello64@plt+0x3634>
   15130:	mov	r2, r0
   15134:	cmn	r0, #1
   15138:	ble	15144 <ftello64@plt+0x385c>
   1513c:	mov	r0, r2
   15140:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   15144:	ldr	r9, [fp, #12]
   15148:	mov	r0, r6
   1514c:	mov	r1, r7
   15150:	bl	14f6c <ftello64@plt+0x3684>
   15154:	mov	r0, r5
   15158:	mov	r1, r4
   1515c:	mov	r2, r8
   15160:	bl	14fe8 <ftello64@plt+0x3700>
   15164:	blx	r9
   15168:	mvn	r2, #0
   1516c:	mov	r0, r2
   15170:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   15174:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   15178:	add	fp, sp, #24
   1517c:	ldr	r6, [r1]
   15180:	cmp	r6, #0
   15184:	beq	151e8 <ftello64@plt+0x3900>
   15188:	mov	r4, r3
   1518c:	mov	r7, r2
   15190:	mov	r8, r1
   15194:	mov	r9, r0
   15198:	mov	r1, r2
   1519c:	mov	r2, r3
   151a0:	bl	11600 <memcmp@plt>
   151a4:	cmp	r0, #0
   151a8:	beq	151e0 <ftello64@plt+0x38f8>
   151ac:	add	r7, r7, r4
   151b0:	add	r5, r8, #4
   151b4:	ldr	r6, [r5]
   151b8:	cmp	r6, #0
   151bc:	beq	151e8 <ftello64@plt+0x3900>
   151c0:	mov	r0, r9
   151c4:	mov	r1, r7
   151c8:	mov	r2, r4
   151cc:	bl	11600 <memcmp@plt>
   151d0:	add	r7, r7, r4
   151d4:	add	r5, r5, #4
   151d8:	cmp	r0, #0
   151dc:	bne	151b4 <ftello64@plt+0x38cc>
   151e0:	mov	r0, r6
   151e4:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   151e8:	mov	r6, #0
   151ec:	mov	r0, r6
   151f0:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   151f4:	movw	r1, #38916	; 0x9804
   151f8:	movt	r1, #3
   151fc:	str	r0, [r1]
   15200:	bx	lr
   15204:	movw	r1, #38920	; 0x9808
   15208:	movt	r1, #3
   1520c:	strb	r0, [r1]
   15210:	bx	lr
   15214:	push	{r4, r5, r6, sl, fp, lr}
   15218:	add	fp, sp, #16
   1521c:	sub	sp, sp, #8
   15220:	movw	r0, #37356	; 0x91ec
   15224:	movt	r0, #3
   15228:	ldr	r0, [r0]
   1522c:	bl	25c8c <ftello64@plt+0x143a4>
   15230:	cmp	r0, #0
   15234:	beq	1525c <ftello64@plt+0x3974>
   15238:	movw	r0, #38920	; 0x9808
   1523c:	movt	r0, #3
   15240:	ldrb	r0, [r0]
   15244:	cmp	r0, #0
   15248:	beq	1527c <ftello64@plt+0x3994>
   1524c:	bl	11774 <__errno_location@plt>
   15250:	ldr	r0, [r0]
   15254:	cmp	r0, #32
   15258:	bne	1527c <ftello64@plt+0x3994>
   1525c:	movw	r0, #37344	; 0x91e0
   15260:	movt	r0, #3
   15264:	ldr	r0, [r0]
   15268:	bl	25c8c <ftello64@plt+0x143a4>
   1526c:	cmp	r0, #0
   15270:	subeq	sp, fp, #16
   15274:	popeq	{r4, r5, r6, sl, fp, pc}
   15278:	b	152ec <ftello64@plt+0x3a04>
   1527c:	movw	r1, #34281	; 0x85e9
   15280:	movt	r1, #2
   15284:	mov	r0, #0
   15288:	mov	r2, #5
   1528c:	bl	11618 <dcgettext@plt>
   15290:	mov	r4, r0
   15294:	movw	r0, #38916	; 0x9804
   15298:	movt	r0, #3
   1529c:	ldr	r6, [r0]
   152a0:	bl	11774 <__errno_location@plt>
   152a4:	ldr	r5, [r0]
   152a8:	cmp	r6, #0
   152ac:	bne	152c8 <ftello64@plt+0x39e0>
   152b0:	movw	r2, #34278	; 0x85e6
   152b4:	movt	r2, #2
   152b8:	mov	r0, #0
   152bc:	mov	r1, r5
   152c0:	mov	r3, r4
   152c4:	b	152e8 <ftello64@plt+0x3a00>
   152c8:	mov	r0, r6
   152cc:	bl	17184 <ftello64@plt+0x589c>
   152d0:	mov	r3, r0
   152d4:	str	r4, [sp]
   152d8:	movw	r2, #34293	; 0x85f5
   152dc:	movt	r2, #2
   152e0:	mov	r0, #0
   152e4:	mov	r1, r5
   152e8:	bl	116cc <error@plt>
   152ec:	movw	r0, #37256	; 0x9188
   152f0:	movt	r0, #3
   152f4:	ldr	r0, [r0]
   152f8:	bl	115b8 <_exit@plt>
   152fc:	push	{r4, r5, r6, sl, fp, lr}
   15300:	add	fp, sp, #16
   15304:	mov	r4, r0
   15308:	bl	11774 <__errno_location@plt>
   1530c:	mov	r5, r0
   15310:	ldr	r6, [r0]
   15314:	mov	r0, r4
   15318:	bl	11594 <free@plt>
   1531c:	str	r6, [r5]
   15320:	pop	{r4, r5, r6, sl, fp, pc}
   15324:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15328:	add	fp, sp, #28
   1532c:	sub	sp, sp, #4
   15330:	mov	r4, r2
   15334:	mov	r8, r1
   15338:	mov	r5, r0
   1533c:	mov	r0, r2
   15340:	bl	117d4 <fileno@plt>
   15344:	mov	r6, #0
   15348:	cmp	r0, #0
   1534c:	beq	1538c <ftello64@plt+0x3aa4>
   15350:	cmp	r0, #1
   15354:	beq	15398 <ftello64@plt+0x3ab0>
   15358:	cmp	r0, #2
   1535c:	beq	15374 <ftello64@plt+0x3a8c>
   15360:	mov	r0, #2
   15364:	mov	r1, #2
   15368:	bl	11630 <dup2@plt>
   1536c:	subs	r6, r0, #2
   15370:	movwne	r6, #1
   15374:	mov	r0, #1
   15378:	mov	r1, #1
   1537c:	bl	11630 <dup2@plt>
   15380:	subs	r7, r0, #1
   15384:	movwne	r7, #1
   15388:	b	1539c <ftello64@plt+0x3ab4>
   1538c:	mov	r7, #0
   15390:	mov	r9, #0
   15394:	b	1544c <ftello64@plt+0x3b64>
   15398:	mov	r7, #0
   1539c:	mov	sl, #0
   153a0:	mov	r0, #0
   153a4:	mov	r1, #0
   153a8:	bl	11630 <dup2@plt>
   153ac:	cmp	r0, #0
   153b0:	mov	r9, #0
   153b4:	beq	153cc <ftello64@plt+0x3ae4>
   153b8:	mov	r0, #0
   153bc:	bl	154b0 <ftello64@plt+0x3bc8>
   153c0:	mov	r9, #1
   153c4:	cmp	r0, #0
   153c8:	beq	15428 <ftello64@plt+0x3b40>
   153cc:	cmp	r7, #0
   153d0:	beq	153e8 <ftello64@plt+0x3b00>
   153d4:	mov	sl, #1
   153d8:	mov	r0, #1
   153dc:	bl	154b0 <ftello64@plt+0x3bc8>
   153e0:	cmp	r0, #0
   153e4:	beq	15428 <ftello64@plt+0x3b40>
   153e8:	cmp	r6, #0
   153ec:	beq	15444 <ftello64@plt+0x3b5c>
   153f0:	mov	r0, #2
   153f4:	bl	154b0 <ftello64@plt+0x3bc8>
   153f8:	mov	r6, #1
   153fc:	cmp	r0, #0
   15400:	bne	15448 <ftello64@plt+0x3b60>
   15404:	bl	11774 <__errno_location@plt>
   15408:	mov	r4, r0
   1540c:	ldr	r8, [r0]
   15410:	mov	r0, #2
   15414:	bl	118b8 <close@plt>
   15418:	mov	r5, #0
   1541c:	cmp	sl, #0
   15420:	bne	15484 <ftello64@plt+0x3b9c>
   15424:	b	1548c <ftello64@plt+0x3ba4>
   15428:	bl	11774 <__errno_location@plt>
   1542c:	mov	r4, r0
   15430:	ldr	r8, [r0]
   15434:	mov	r5, #0
   15438:	cmp	r6, #0
   1543c:	bne	15474 <ftello64@plt+0x3b8c>
   15440:	b	1547c <ftello64@plt+0x3b94>
   15444:	mov	r6, #0
   15448:	mov	r7, sl
   1544c:	mov	r0, r5
   15450:	mov	r1, r8
   15454:	mov	r2, r4
   15458:	bl	11720 <freopen64@plt>
   1545c:	mov	r5, r0
   15460:	bl	11774 <__errno_location@plt>
   15464:	mov	r4, r0
   15468:	ldr	r8, [r0]
   1546c:	cmp	r6, #0
   15470:	beq	1547c <ftello64@plt+0x3b94>
   15474:	mov	r0, #2
   15478:	bl	118b8 <close@plt>
   1547c:	cmp	r7, #0
   15480:	beq	1548c <ftello64@plt+0x3ba4>
   15484:	mov	r0, #1
   15488:	bl	118b8 <close@plt>
   1548c:	cmp	r9, #0
   15490:	beq	1549c <ftello64@plt+0x3bb4>
   15494:	mov	r0, #0
   15498:	bl	118b8 <close@plt>
   1549c:	cmp	r5, #0
   154a0:	streq	r8, [r4]
   154a4:	mov	r0, r5
   154a8:	sub	sp, fp, #28
   154ac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   154b0:	push	{r4, sl, fp, lr}
   154b4:	add	fp, sp, #8
   154b8:	mov	r4, r0
   154bc:	movw	r0, #34300	; 0x85fc
   154c0:	movt	r0, #2
   154c4:	mov	r1, #0
   154c8:	bl	116d8 <open64@plt>
   154cc:	mov	r1, #1
   154d0:	cmp	r0, r4
   154d4:	beq	154f4 <ftello64@plt+0x3c0c>
   154d8:	cmp	r0, #0
   154dc:	blt	154f0 <ftello64@plt+0x3c08>
   154e0:	bl	118b8 <close@plt>
   154e4:	bl	11774 <__errno_location@plt>
   154e8:	mov	r1, #9
   154ec:	str	r1, [r0]
   154f0:	mov	r1, #0
   154f4:	mov	r0, r1
   154f8:	pop	{r4, sl, fp, pc}
   154fc:	push	{r4, r5, fp, lr}
   15500:	add	fp, sp, #8
   15504:	cmp	r0, #0
   15508:	beq	1559c <ftello64@plt+0x3cb4>
   1550c:	mov	r4, r0
   15510:	mov	r1, #47	; 0x2f
   15514:	bl	1184c <strrchr@plt>
   15518:	cmp	r0, #0
   1551c:	mov	r5, r4
   15520:	addne	r5, r0, #1
   15524:	sub	r0, r5, r4
   15528:	cmp	r0, #7
   1552c:	blt	15580 <ftello64@plt+0x3c98>
   15530:	sub	r0, r5, #7
   15534:	movw	r1, #34366	; 0x863e
   15538:	movt	r1, #2
   1553c:	mov	r2, #7
   15540:	bl	118a0 <strncmp@plt>
   15544:	cmp	r0, #0
   15548:	bne	15580 <ftello64@plt+0x3c98>
   1554c:	movw	r1, #34374	; 0x8646
   15550:	movt	r1, #2
   15554:	mov	r0, r5
   15558:	mov	r2, #3
   1555c:	bl	118a0 <strncmp@plt>
   15560:	cmp	r0, #0
   15564:	beq	15570 <ftello64@plt+0x3c88>
   15568:	mov	r4, r5
   1556c:	b	15580 <ftello64@plt+0x3c98>
   15570:	add	r4, r5, #3
   15574:	movw	r0, #37328	; 0x91d0
   15578:	movt	r0, #3
   1557c:	str	r4, [r0]
   15580:	movw	r0, #37332	; 0x91d4
   15584:	movt	r0, #3
   15588:	str	r4, [r0]
   1558c:	movw	r0, #38924	; 0x980c
   15590:	movt	r0, #3
   15594:	str	r4, [r0]
   15598:	pop	{r4, r5, fp, pc}
   1559c:	movw	r0, #37344	; 0x91e0
   155a0:	movt	r0, #3
   155a4:	ldr	r3, [r0]
   155a8:	movw	r0, #34310	; 0x8606
   155ac:	movt	r0, #2
   155b0:	mov	r1, #55	; 0x37
   155b4:	mov	r2, #1
   155b8:	bl	11678 <fwrite@plt>
   155bc:	bl	118ac <abort@plt>
   155c0:	push	{r4, r5, r6, sl, fp, lr}
   155c4:	add	fp, sp, #16
   155c8:	sub	sp, sp, #8
   155cc:	mov	r4, r0
   155d0:	mov	r0, #0
   155d4:	mov	r1, r4
   155d8:	mov	r2, #5
   155dc:	bl	11618 <dcgettext@plt>
   155e0:	cmp	r0, r4
   155e4:	beq	15604 <ftello64@plt+0x3d1c>
   155e8:	mov	r5, r0
   155ec:	mov	r1, r4
   155f0:	bl	15658 <ftello64@plt+0x3d70>
   155f4:	cmp	r0, #0
   155f8:	beq	1560c <ftello64@plt+0x3d24>
   155fc:	mov	r6, r5
   15600:	b	1564c <ftello64@plt+0x3d64>
   15604:	mov	r6, r4
   15608:	b	1564c <ftello64@plt+0x3d64>
   1560c:	mov	r0, r5
   15610:	bl	1175c <strlen@plt>
   15614:	mov	r6, r0
   15618:	mov	r0, r4
   1561c:	bl	1175c <strlen@plt>
   15620:	add	r0, r6, r0
   15624:	add	r0, r0, #4
   15628:	bl	24e04 <ftello64@plt+0x1351c>
   1562c:	mov	r6, r0
   15630:	str	r5, [sp]
   15634:	str	r4, [sp, #4]
   15638:	movw	r3, #34378	; 0x864a
   1563c:	movt	r3, #2
   15640:	mov	r1, #1
   15644:	mvn	r2, #0
   15648:	bl	1178c <__sprintf_chk@plt>
   1564c:	mov	r0, r6
   15650:	sub	sp, fp, #16
   15654:	pop	{r4, r5, r6, sl, fp, pc}
   15658:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1565c:	add	fp, sp, #28
   15660:	sub	sp, sp, #124	; 0x7c
   15664:	mov	r4, r0
   15668:	mov	r0, r1
   1566c:	mov	r1, #2
   15670:	bl	2467c <ftello64@plt+0x12d94>
   15674:	mov	sl, r0
   15678:	ldrb	r0, [r4]
   1567c:	cmp	r0, #0
   15680:	beq	158ec <ftello64@plt+0x4004>
   15684:	add	r5, sp, #12
   15688:	add	r0, r5, #4
   1568c:	str	r0, [sp, #4]
   15690:	add	r6, sp, #68	; 0x44
   15694:	add	r8, r6, #4
   15698:	mov	r9, #0
   1569c:	str	r8, [sp]
   156a0:	mov	r0, r4
   156a4:	mov	r1, sl
   156a8:	bl	26250 <ftello64@plt+0x14968>
   156ac:	cmp	r0, #0
   156b0:	beq	158ec <ftello64@plt+0x4004>
   156b4:	mov	r7, r0
   156b8:	bl	11690 <__ctype_get_mb_cur_max@plt>
   156bc:	cmp	r0, #2
   156c0:	bcc	157d8 <ftello64@plt+0x3ef0>
   156c4:	strb	r9, [sp, #68]	; 0x44
   156c8:	str	r4, [sp, #84]	; 0x54
   156cc:	str	r9, [r8]
   156d0:	str	r9, [r8, #4]
   156d4:	strb	r9, [sp, #80]	; 0x50
   156d8:	mov	r0, #1
   156dc:	str	r0, [sp, #8]
   156e0:	cmp	r4, r7
   156e4:	bcs	1573c <ftello64@plt+0x3e54>
   156e8:	mov	r0, r6
   156ec:	bl	26c5c <ftello64@plt+0x15374>
   156f0:	ldr	r0, [sp, #96]	; 0x60
   156f4:	ldrb	r1, [sp, #92]	; 0x5c
   156f8:	cmp	r1, #0
   156fc:	beq	15708 <ftello64@plt+0x3e20>
   15700:	cmp	r0, #0
   15704:	beq	15910 <ftello64@plt+0x4028>
   15708:	strb	r9, [sp, #80]	; 0x50
   1570c:	ldr	r2, [sp, #84]	; 0x54
   15710:	ldr	r3, [sp, #88]	; 0x58
   15714:	add	r2, r2, r3
   15718:	str	r2, [sp, #84]	; 0x54
   1571c:	cmp	r2, r7
   15720:	bcc	156e8 <ftello64@plt+0x3e00>
   15724:	cmp	r1, #0
   15728:	beq	1573c <ftello64@plt+0x3e54>
   1572c:	bl	11780 <iswalnum@plt>
   15730:	clz	r0, r0
   15734:	lsr	r0, r0, #5
   15738:	str	r0, [sp, #8]
   1573c:	strb	r9, [sp, #68]	; 0x44
   15740:	str	r7, [sp, #84]	; 0x54
   15744:	str	r9, [r8]
   15748:	str	r9, [r8, #4]
   1574c:	strb	r9, [sp, #80]	; 0x50
   15750:	strb	r9, [sp, #12]
   15754:	str	sl, [sp, #28]
   15758:	ldr	r0, [sp, #4]
   1575c:	str	r9, [r0]
   15760:	str	r9, [r0, #4]
   15764:	strb	r9, [sp, #24]
   15768:	b	15794 <ftello64@plt+0x3eac>
   1576c:	strb	r9, [sp, #80]	; 0x50
   15770:	strb	r9, [sp, #24]
   15774:	ldr	r0, [sp, #84]	; 0x54
   15778:	ldr	r1, [sp, #88]	; 0x58
   1577c:	add	r0, r0, r1
   15780:	str	r0, [sp, #84]	; 0x54
   15784:	ldr	r0, [sp, #28]
   15788:	ldr	r1, [sp, #32]
   1578c:	add	r0, r0, r1
   15790:	str	r0, [sp, #28]
   15794:	mov	r0, r5
   15798:	bl	26c5c <ftello64@plt+0x15374>
   1579c:	ldrb	r0, [sp, #36]	; 0x24
   157a0:	cmp	r0, #0
   157a4:	beq	157b4 <ftello64@plt+0x3ecc>
   157a8:	ldr	r0, [sp, #40]	; 0x28
   157ac:	cmp	r0, #0
   157b0:	beq	1585c <ftello64@plt+0x3f74>
   157b4:	mov	r0, r6
   157b8:	bl	26c5c <ftello64@plt+0x15374>
   157bc:	ldrb	r0, [sp, #92]	; 0x5c
   157c0:	cmp	r0, #0
   157c4:	beq	1576c <ftello64@plt+0x3e84>
   157c8:	ldr	r0, [sp, #96]	; 0x60
   157cc:	cmp	r0, #0
   157d0:	bne	1576c <ftello64@plt+0x3e84>
   157d4:	b	15910 <ftello64@plt+0x4028>
   157d8:	mov	r8, #1
   157dc:	cmp	r4, r7
   157e0:	mov	r4, #1
   157e4:	bcs	15804 <ftello64@plt+0x3f1c>
   157e8:	bl	11738 <__ctype_b_loc@plt>
   157ec:	ldrb	r1, [r7, #-1]
   157f0:	ldr	r0, [r0]
   157f4:	ldrb	r0, [r0, r1, lsl #1]
   157f8:	and	r0, r0, #8
   157fc:	mov	r1, #1
   15800:	eor	r4, r1, r0, lsr #3
   15804:	mov	r5, sl
   15808:	mov	r0, sl
   1580c:	bl	1175c <strlen@plt>
   15810:	ldrb	sl, [r7, r0]
   15814:	cmp	sl, #0
   15818:	beq	15834 <ftello64@plt+0x3f4c>
   1581c:	bl	11738 <__ctype_b_loc@plt>
   15820:	ldr	r0, [r0]
   15824:	ldrb	r0, [r0, sl, lsl #1]
   15828:	and	r0, r0, #8
   1582c:	mov	r1, #1
   15830:	eor	r8, r1, r0, lsr #3
   15834:	tst	r4, r8
   15838:	bne	15904 <ftello64@plt+0x401c>
   1583c:	ldrb	r0, [r7], #1
   15840:	cmp	r0, #0
   15844:	mov	r4, r7
   15848:	mov	sl, r5
   1584c:	add	r5, sp, #12
   15850:	ldr	r8, [sp]
   15854:	bne	158e0 <ftello64@plt+0x3ff8>
   15858:	b	158ec <ftello64@plt+0x4004>
   1585c:	mov	r0, r6
   15860:	bl	26c5c <ftello64@plt+0x15374>
   15864:	mov	r4, #1
   15868:	ldrb	r0, [sp, #92]	; 0x5c
   1586c:	cmp	r0, #0
   15870:	mov	r1, #1
   15874:	beq	15894 <ftello64@plt+0x3fac>
   15878:	ldr	r0, [sp, #96]	; 0x60
   1587c:	cmp	r0, #0
   15880:	mov	r1, #1
   15884:	beq	15894 <ftello64@plt+0x3fac>
   15888:	bl	11780 <iswalnum@plt>
   1588c:	clz	r0, r0
   15890:	lsr	r1, r0, #5
   15894:	ldr	r0, [sp, #8]
   15898:	tst	r0, r1
   1589c:	bne	158f0 <ftello64@plt+0x4008>
   158a0:	mov	r4, #0
   158a4:	strb	r4, [sp, #68]	; 0x44
   158a8:	str	r7, [sp, #84]	; 0x54
   158ac:	str	r4, [r8]
   158b0:	str	r4, [r8, #4]
   158b4:	strb	r4, [sp, #80]	; 0x50
   158b8:	mov	r0, r6
   158bc:	bl	26c5c <ftello64@plt+0x15374>
   158c0:	ldrb	r0, [sp, #92]	; 0x5c
   158c4:	cmp	r0, #0
   158c8:	beq	158d8 <ftello64@plt+0x3ff0>
   158cc:	ldr	r0, [sp, #96]	; 0x60
   158d0:	cmp	r0, #0
   158d4:	beq	158f0 <ftello64@plt+0x4008>
   158d8:	ldr	r0, [sp, #88]	; 0x58
   158dc:	add	r4, r7, r0
   158e0:	ldrb	r0, [r4]
   158e4:	cmp	r0, #0
   158e8:	bne	156a0 <ftello64@plt+0x3db8>
   158ec:	mov	r4, #0
   158f0:	mov	r0, sl
   158f4:	bl	152fc <ftello64@plt+0x3a14>
   158f8:	mov	r0, r4
   158fc:	sub	sp, fp, #28
   15900:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15904:	mov	r4, #1
   15908:	mov	sl, r5
   1590c:	b	158f0 <ftello64@plt+0x4008>
   15910:	bl	118ac <abort@plt>
   15914:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15918:	add	fp, sp, #28
   1591c:	sub	sp, sp, #12
   15920:	mov	r5, r1
   15924:	mov	r8, r0
   15928:	mov	sl, #0
   1592c:	mov	r0, #0
   15930:	mov	r1, r8
   15934:	mov	r2, #5
   15938:	bl	11618 <dcgettext@plt>
   1593c:	mov	r6, r0
   15940:	bl	25fd0 <ftello64@plt+0x146e8>
   15944:	mov	r4, r0
   15948:	movw	r1, #34386	; 0x8652
   1594c:	movt	r1, #2
   15950:	bl	25c30 <ftello64@plt+0x14348>
   15954:	cmp	r0, #0
   15958:	beq	15a0c <ftello64@plt+0x4124>
   1595c:	str	r6, [sp, #8]
   15960:	movw	sl, #34386	; 0x8652
   15964:	movt	sl, #2
   15968:	mov	r0, r5
   1596c:	mov	r1, sl
   15970:	mov	r2, r4
   15974:	bl	25270 <ftello64@plt+0x13988>
   15978:	mov	r7, r0
   1597c:	mov	r0, r4
   15980:	bl	1175c <strlen@plt>
   15984:	mov	r6, r0
   15988:	add	r0, r0, #11
   1598c:	bl	24e04 <ftello64@plt+0x1351c>
   15990:	mov	r9, r0
   15994:	mov	r1, r4
   15998:	mov	r2, r6
   1599c:	bl	115c4 <memcpy@plt>
   159a0:	add	r0, r9, r6
   159a4:	mov	r4, #0
   159a8:	movw	r1, #34520	; 0x86d8
   159ac:	movt	r1, #2
   159b0:	vldr	d16, [r1]
   159b4:	strb	r4, [r0, #10]
   159b8:	movw	r1, #21577	; 0x5449
   159bc:	strh	r1, [r0, #8]
   159c0:	vst1.8	{d16}, [r0]
   159c4:	mov	r0, r5
   159c8:	mov	r1, sl
   159cc:	mov	r2, r9
   159d0:	bl	25270 <ftello64@plt+0x13988>
   159d4:	mov	sl, r0
   159d8:	mov	r0, r9
   159dc:	bl	152fc <ftello64@plt+0x3a14>
   159e0:	cmp	sl, #0
   159e4:	beq	15a04 <ftello64@plt+0x411c>
   159e8:	mov	r0, sl
   159ec:	mov	r1, #63	; 0x3f
   159f0:	bl	11768 <strchr@plt>
   159f4:	cmp	r0, #0
   159f8:	beq	15a1c <ftello64@plt+0x4134>
   159fc:	mov	r0, sl
   15a00:	bl	152fc <ftello64@plt+0x3a14>
   15a04:	mov	sl, #0
   15a08:	b	15a20 <ftello64@plt+0x4138>
   15a0c:	mov	r4, r5
   15a10:	mov	r7, r5
   15a14:	mov	r9, #0
   15a18:	b	15a28 <ftello64@plt+0x4140>
   15a1c:	mov	r4, sl
   15a20:	mov	r9, r7
   15a24:	ldr	r6, [sp, #8]
   15a28:	cmp	r4, #0
   15a2c:	mov	r5, r4
   15a30:	moveq	r5, r8
   15a34:	cmp	r7, #0
   15a38:	movne	r5, r7
   15a3c:	mov	r0, r6
   15a40:	mov	r1, r8
   15a44:	bl	11558 <strcmp@plt>
   15a48:	cmp	r0, #0
   15a4c:	beq	15ac0 <ftello64@plt+0x41d8>
   15a50:	mov	r0, r6
   15a54:	mov	r1, r8
   15a58:	bl	15658 <ftello64@plt+0x3d70>
   15a5c:	cmp	r0, #0
   15a60:	bne	15a9c <ftello64@plt+0x41b4>
   15a64:	cmp	r7, #0
   15a68:	beq	15a80 <ftello64@plt+0x4198>
   15a6c:	mov	r0, r6
   15a70:	mov	r1, r7
   15a74:	bl	15658 <ftello64@plt+0x3d70>
   15a78:	cmp	r0, #0
   15a7c:	bne	15a9c <ftello64@plt+0x41b4>
   15a80:	cmp	r4, #0
   15a84:	beq	15af0 <ftello64@plt+0x4208>
   15a88:	mov	r0, r6
   15a8c:	mov	r1, r4
   15a90:	bl	15658 <ftello64@plt+0x3d70>
   15a94:	cmp	r0, #0
   15a98:	beq	15af0 <ftello64@plt+0x4208>
   15a9c:	cmp	r9, #0
   15aa0:	beq	15aac <ftello64@plt+0x41c4>
   15aa4:	mov	r0, r9
   15aa8:	bl	152fc <ftello64@plt+0x3a14>
   15aac:	cmp	sl, #0
   15ab0:	beq	15b54 <ftello64@plt+0x426c>
   15ab4:	mov	r0, sl
   15ab8:	bl	152fc <ftello64@plt+0x3a14>
   15abc:	b	15b54 <ftello64@plt+0x426c>
   15ac0:	cmp	r9, #0
   15ac4:	cmpne	r9, r5
   15ac8:	beq	15ad4 <ftello64@plt+0x41ec>
   15acc:	mov	r0, r9
   15ad0:	bl	152fc <ftello64@plt+0x3a14>
   15ad4:	cmp	sl, #0
   15ad8:	cmpne	sl, r5
   15adc:	beq	15ae8 <ftello64@plt+0x4200>
   15ae0:	mov	r0, sl
   15ae4:	bl	152fc <ftello64@plt+0x3a14>
   15ae8:	mov	r6, r5
   15aec:	b	15b54 <ftello64@plt+0x426c>
   15af0:	mov	r0, r6
   15af4:	bl	1175c <strlen@plt>
   15af8:	mov	r4, r0
   15afc:	mov	r0, r5
   15b00:	bl	1175c <strlen@plt>
   15b04:	add	r0, r4, r0
   15b08:	add	r0, r0, #4
   15b0c:	bl	24e04 <ftello64@plt+0x1351c>
   15b10:	mov	r4, r0
   15b14:	str	r6, [sp]
   15b18:	str	r5, [sp, #4]
   15b1c:	movw	r3, #34378	; 0x864a
   15b20:	movt	r3, #2
   15b24:	mov	r1, #1
   15b28:	mvn	r2, #0
   15b2c:	bl	1178c <__sprintf_chk@plt>
   15b30:	cmp	r9, #0
   15b34:	beq	15b40 <ftello64@plt+0x4258>
   15b38:	mov	r0, r9
   15b3c:	bl	152fc <ftello64@plt+0x3a14>
   15b40:	cmp	sl, #0
   15b44:	beq	15b50 <ftello64@plt+0x4268>
   15b48:	mov	r0, sl
   15b4c:	bl	152fc <ftello64@plt+0x3a14>
   15b50:	mov	r6, r4
   15b54:	mov	r0, r6
   15b58:	sub	sp, fp, #28
   15b5c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15b60:	push	{r4, r5, r6, sl, fp, lr}
   15b64:	add	fp, sp, #16
   15b68:	mov	r4, r0
   15b6c:	movw	r0, #38928	; 0x9810
   15b70:	movt	r0, #3
   15b74:	cmp	r4, #0
   15b78:	moveq	r4, r0
   15b7c:	bl	11774 <__errno_location@plt>
   15b80:	mov	r5, r0
   15b84:	ldr	r6, [r0]
   15b88:	mov	r0, r4
   15b8c:	mov	r1, #48	; 0x30
   15b90:	bl	250f8 <ftello64@plt+0x13810>
   15b94:	str	r6, [r5]
   15b98:	pop	{r4, r5, r6, sl, fp, pc}
   15b9c:	movw	r1, #38928	; 0x9810
   15ba0:	movt	r1, #3
   15ba4:	cmp	r0, #0
   15ba8:	movne	r1, r0
   15bac:	ldr	r0, [r1]
   15bb0:	bx	lr
   15bb4:	movw	r2, #38928	; 0x9810
   15bb8:	movt	r2, #3
   15bbc:	cmp	r0, #0
   15bc0:	movne	r2, r0
   15bc4:	str	r1, [r2]
   15bc8:	bx	lr
   15bcc:	movw	r3, #38928	; 0x9810
   15bd0:	movt	r3, #3
   15bd4:	cmp	r0, #0
   15bd8:	movne	r3, r0
   15bdc:	ubfx	r0, r1, #5, #3
   15be0:	add	r0, r3, r0, lsl #2
   15be4:	ldr	r3, [r0, #8]
   15be8:	and	r1, r1, #31
   15bec:	eor	r2, r2, r3, lsr r1
   15bf0:	and	r2, r2, #1
   15bf4:	eor	r2, r3, r2, lsl r1
   15bf8:	str	r2, [r0, #8]
   15bfc:	mov	r0, #1
   15c00:	and	r0, r0, r3, lsr r1
   15c04:	bx	lr
   15c08:	movw	r2, #38928	; 0x9810
   15c0c:	movt	r2, #3
   15c10:	cmp	r0, #0
   15c14:	movne	r2, r0
   15c18:	ldr	r0, [r2, #4]
   15c1c:	str	r1, [r2, #4]
   15c20:	bx	lr
   15c24:	movw	r3, #38928	; 0x9810
   15c28:	movt	r3, #3
   15c2c:	cmp	r0, #0
   15c30:	movne	r3, r0
   15c34:	mov	r0, #10
   15c38:	str	r0, [r3]
   15c3c:	cmp	r1, #0
   15c40:	cmpne	r2, #0
   15c44:	bne	15c54 <ftello64@plt+0x436c>
   15c48:	push	{fp, lr}
   15c4c:	mov	fp, sp
   15c50:	bl	118ac <abort@plt>
   15c54:	str	r1, [r3, #40]	; 0x28
   15c58:	str	r2, [r3, #44]	; 0x2c
   15c5c:	bx	lr
   15c60:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15c64:	add	fp, sp, #28
   15c68:	sub	sp, sp, #20
   15c6c:	mov	r8, r3
   15c70:	mov	r9, r2
   15c74:	mov	sl, r1
   15c78:	mov	r7, r0
   15c7c:	ldr	r0, [fp, #8]
   15c80:	movw	r5, #38928	; 0x9810
   15c84:	movt	r5, #3
   15c88:	cmp	r0, #0
   15c8c:	movne	r5, r0
   15c90:	bl	11774 <__errno_location@plt>
   15c94:	mov	r4, r0
   15c98:	ldm	r5, {r0, r1}
   15c9c:	ldr	r2, [r5, #40]	; 0x28
   15ca0:	ldr	r3, [r5, #44]	; 0x2c
   15ca4:	ldr	r6, [r4]
   15ca8:	add	r5, r5, #8
   15cac:	stm	sp, {r0, r1, r5}
   15cb0:	str	r2, [sp, #12]
   15cb4:	str	r3, [sp, #16]
   15cb8:	mov	r0, r7
   15cbc:	mov	r1, sl
   15cc0:	mov	r2, r9
   15cc4:	mov	r3, r8
   15cc8:	bl	15cd8 <ftello64@plt+0x43f0>
   15ccc:	str	r6, [r4]
   15cd0:	sub	sp, fp, #28
   15cd4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15cd8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15cdc:	add	fp, sp, #28
   15ce0:	sub	sp, sp, #156	; 0x9c
   15ce4:	mov	r9, r3
   15ce8:	str	r2, [fp, #-84]	; 0xffffffac
   15cec:	mov	r6, r1
   15cf0:	mov	r7, r0
   15cf4:	ldr	r0, [fp, #12]
   15cf8:	and	r1, r0, #4
   15cfc:	str	r1, [sp, #32]
   15d00:	and	r1, r0, #1
   15d04:	str	r1, [sp, #36]	; 0x24
   15d08:	ubfx	sl, r0, #1, #1
   15d0c:	bl	11690 <__ctype_get_mb_cur_max@plt>
   15d10:	str	r0, [sp, #40]	; 0x28
   15d14:	ldr	r0, [fp, #24]
   15d18:	str	r0, [sp, #76]	; 0x4c
   15d1c:	ldr	r0, [fp, #20]
   15d20:	str	r0, [sp, #68]	; 0x44
   15d24:	ldr	r0, [fp, #8]
   15d28:	str	r0, [fp, #-60]	; 0xffffffc4
   15d2c:	mov	r0, #0
   15d30:	str	r0, [sp, #72]	; 0x48
   15d34:	mov	r0, #0
   15d38:	str	r0, [sp, #92]	; 0x5c
   15d3c:	mov	r0, #0
   15d40:	str	r0, [fp, #-72]	; 0xffffffb8
   15d44:	mov	r0, #0
   15d48:	mov	r1, #0
   15d4c:	str	r1, [fp, #-56]	; 0xffffffc8
   15d50:	mov	r1, #0
   15d54:	str	r1, [sp, #56]	; 0x38
   15d58:	mov	r5, #1
   15d5c:	str	r7, [sp, #80]	; 0x50
   15d60:	mov	r4, r6
   15d64:	ldr	r6, [fp, #-60]	; 0xffffffc4
   15d68:	cmp	r6, #10
   15d6c:	bhi	16cd4 <ftello64@plt+0x53ec>
   15d70:	add	r1, pc, #20
   15d74:	mov	r8, #0
   15d78:	mov	r2, #1
   15d7c:	mov	r3, #0
   15d80:	ldr	ip, [fp, #-84]	; 0xffffffac
   15d84:	mov	lr, r9
   15d88:	ldr	pc, [r1, r6, lsl #2]
   15d8c:	andeq	r5, r1, r4, ror #28
   15d90:	muleq	r1, r4, lr
   15d94:	andeq	r5, r1, r4, asr lr
   15d98:	andeq	r5, r1, ip, asr #28
   15d9c:	andeq	r5, r1, r8, lsl #29
   15da0:	andeq	r5, r1, r8, ror #29
   15da4:	andeq	r5, r1, r4, ror lr
   15da8:	andeq	r5, r1, r4, asr #30
   15dac:			; <UNDEFINED> instruction: 0x00015db8
   15db0:			; <UNDEFINED> instruction: 0x00015db8
   15db4:	andeq	r5, r1, r0, ror #27
   15db8:	movw	r0, #34612	; 0x8734
   15dbc:	movt	r0, #2
   15dc0:	mov	r1, r6
   15dc4:	bl	172e0 <ftello64@plt+0x59f8>
   15dc8:	str	r0, [sp, #68]	; 0x44
   15dcc:	movw	r0, #34500	; 0x86c4
   15dd0:	movt	r0, #2
   15dd4:	mov	r1, r6
   15dd8:	bl	172e0 <ftello64@plt+0x59f8>
   15ddc:	str	r0, [sp, #76]	; 0x4c
   15de0:	mov	r8, #0
   15de4:	tst	sl, #1
   15de8:	bne	15e20 <ftello64@plt+0x4538>
   15dec:	ldr	r0, [sp, #68]	; 0x44
   15df0:	ldrb	r0, [r0]
   15df4:	cmp	r0, #0
   15df8:	beq	15e20 <ftello64@plt+0x4538>
   15dfc:	ldr	r1, [sp, #68]	; 0x44
   15e00:	add	r1, r1, #1
   15e04:	mov	r8, #0
   15e08:	cmp	r8, r4
   15e0c:	strbcc	r0, [r7, r8]
   15e10:	ldrb	r0, [r1, r8]
   15e14:	add	r8, r8, #1
   15e18:	cmp	r0, #0
   15e1c:	bne	15e08 <ftello64@plt+0x4520>
   15e20:	ldr	r6, [sp, #76]	; 0x4c
   15e24:	mov	r0, r6
   15e28:	bl	1175c <strlen@plt>
   15e2c:	str	r0, [fp, #-72]	; 0xffffffb8
   15e30:	str	r6, [sp, #92]	; 0x5c
   15e34:	mov	r2, #1
   15e38:	mov	r3, sl
   15e3c:	ldr	ip, [fp, #-84]	; 0xffffffac
   15e40:	mov	lr, r9
   15e44:	ldr	r6, [fp, #-60]	; 0xffffffc4
   15e48:	b	15f44 <ftello64@plt+0x465c>
   15e4c:	mov	r0, #1
   15e50:	b	15e94 <ftello64@plt+0x45ac>
   15e54:	tst	sl, #1
   15e58:	bne	15e94 <ftello64@plt+0x45ac>
   15e5c:	mov	r2, r0
   15e60:	b	15ebc <ftello64@plt+0x45d4>
   15e64:	mov	r6, #0
   15e68:	mov	r8, #0
   15e6c:	mov	r2, r0
   15e70:	b	15f40 <ftello64@plt+0x4658>
   15e74:	mov	r0, #1
   15e78:	str	r0, [fp, #-72]	; 0xffffffb8
   15e7c:	mov	r8, #0
   15e80:	mov	r6, #5
   15e84:	b	15f00 <ftello64@plt+0x4618>
   15e88:	mov	r2, #1
   15e8c:	tst	sl, #1
   15e90:	beq	15ebc <ftello64@plt+0x45d4>
   15e94:	mov	r1, #1
   15e98:	str	r1, [fp, #-72]	; 0xffffffb8
   15e9c:	mov	r8, #0
   15ea0:	mov	r6, #2
   15ea4:	movw	r1, #34500	; 0x86c4
   15ea8:	movt	r1, #2
   15eac:	str	r1, [sp, #92]	; 0x5c
   15eb0:	mov	r2, r0
   15eb4:	mov	r3, #1
   15eb8:	b	15f44 <ftello64@plt+0x465c>
   15ebc:	mov	r8, #1
   15ec0:	mov	r6, #2
   15ec4:	cmp	r4, #0
   15ec8:	movne	r0, #39	; 0x27
   15ecc:	strbne	r0, [r7]
   15ed0:	movw	r0, #34500	; 0x86c4
   15ed4:	movt	r0, #2
   15ed8:	str	r0, [sp, #92]	; 0x5c
   15edc:	mov	r0, #1
   15ee0:	str	r0, [fp, #-72]	; 0xffffffb8
   15ee4:	b	15f40 <ftello64@plt+0x4658>
   15ee8:	mov	r6, #5
   15eec:	tst	sl, #1
   15ef0:	beq	15f18 <ftello64@plt+0x4630>
   15ef4:	mov	r0, #1
   15ef8:	str	r0, [fp, #-72]	; 0xffffffb8
   15efc:	mov	r8, #0
   15f00:	movw	r0, #33777	; 0x83f1
   15f04:	movt	r0, #2
   15f08:	str	r0, [sp, #92]	; 0x5c
   15f0c:	mov	r2, #1
   15f10:	mov	r3, #1
   15f14:	b	15f44 <ftello64@plt+0x465c>
   15f18:	cmp	r4, #0
   15f1c:	movne	r0, #34	; 0x22
   15f20:	strbne	r0, [r7]
   15f24:	mov	r8, #1
   15f28:	movw	r0, #33777	; 0x83f1
   15f2c:	movt	r0, #2
   15f30:	str	r0, [sp, #92]	; 0x5c
   15f34:	mov	r0, #1
   15f38:	str	r0, [fp, #-72]	; 0xffffffb8
   15f3c:	mov	r2, #1
   15f40:	mov	r3, #0
   15f44:	ldr	r0, [fp, #16]
   15f48:	cmp	r0, #0
   15f4c:	movwne	r0, #1
   15f50:	and	r0, r0, r3
   15f54:	str	r0, [fp, #-88]	; 0xffffffa8
   15f58:	ldr	r0, [fp, #-72]	; 0xffffffb8
   15f5c:	cmp	r0, #0
   15f60:	movwne	r0, #1
   15f64:	and	r1, r0, r3
   15f68:	and	r1, r2, r1
   15f6c:	str	r1, [sp, #48]	; 0x30
   15f70:	str	r6, [fp, #-60]	; 0xffffffc4
   15f74:	subs	r6, r6, #2
   15f78:	clz	r1, r6
   15f7c:	lsr	r1, r1, #5
   15f80:	and	r1, r1, r3
   15f84:	str	r1, [sp, #60]	; 0x3c
   15f88:	str	r6, [fp, #-80]	; 0xffffffb0
   15f8c:	mov	r1, r6
   15f90:	movwne	r1, #1
   15f94:	str	r3, [fp, #-76]	; 0xffffffb4
   15f98:	eor	r3, r3, #1
   15f9c:	str	r3, [sp, #88]	; 0x58
   15fa0:	orr	r3, r1, r3
   15fa4:	str	r3, [sp, #64]	; 0x40
   15fa8:	and	r1, r1, r2
   15fac:	str	r1, [fp, #-68]	; 0xffffffbc
   15fb0:	and	r0, r0, r1
   15fb4:	str	r0, [fp, #-64]	; 0xffffffc0
   15fb8:	str	r2, [sp, #84]	; 0x54
   15fbc:	eor	r0, r2, #1
   15fc0:	str	r0, [sp, #52]	; 0x34
   15fc4:	mov	r6, #0
   15fc8:	cmn	lr, #1
   15fcc:	beq	15fdc <ftello64@plt+0x46f4>
   15fd0:	cmp	r6, lr
   15fd4:	bne	15fe8 <ftello64@plt+0x4700>
   15fd8:	b	16b54 <ftello64@plt+0x526c>
   15fdc:	ldrb	r0, [ip, r6]
   15fe0:	cmp	r0, #0
   15fe4:	beq	16b54 <ftello64@plt+0x526c>
   15fe8:	str	r5, [fp, #-48]	; 0xffffffd0
   15fec:	mov	sl, #0
   15ff0:	ldr	r0, [fp, #-64]	; 0xffffffc0
   15ff4:	cmp	r0, #0
   15ff8:	beq	1602c <ftello64@plt+0x4744>
   15ffc:	ldr	r0, [fp, #-72]	; 0xffffffb8
   16000:	add	r5, r6, r0
   16004:	cmp	r0, #2
   16008:	bcc	16024 <ftello64@plt+0x473c>
   1600c:	cmn	lr, #1
   16010:	bne	16024 <ftello64@plt+0x473c>
   16014:	mov	r0, ip
   16018:	bl	1175c <strlen@plt>
   1601c:	ldr	ip, [fp, #-84]	; 0xffffffac
   16020:	mov	lr, r0
   16024:	cmp	r5, lr
   16028:	bls	16038 <ftello64@plt+0x4750>
   1602c:	mov	r0, #0
   16030:	str	r0, [fp, #-52]	; 0xffffffcc
   16034:	b	16084 <ftello64@plt+0x479c>
   16038:	mov	r5, r4
   1603c:	mov	r4, lr
   16040:	add	r0, ip, r6
   16044:	ldr	r1, [sp, #92]	; 0x5c
   16048:	ldr	r2, [fp, #-72]	; 0xffffffb8
   1604c:	bl	11600 <memcmp@plt>
   16050:	cmp	r0, #0
   16054:	mov	r1, r0
   16058:	movwne	r1, #1
   1605c:	ldr	r2, [sp, #88]	; 0x58
   16060:	orr	r1, r1, r2
   16064:	tst	r1, #1
   16068:	beq	16c18 <ftello64@plt+0x5330>
   1606c:	clz	r0, r0
   16070:	lsr	r0, r0, #5
   16074:	str	r0, [fp, #-52]	; 0xffffffcc
   16078:	ldr	ip, [fp, #-84]	; 0xffffffac
   1607c:	mov	lr, r4
   16080:	mov	r4, r5
   16084:	ldrb	r5, [ip, r6]
   16088:	cmp	r5, #126	; 0x7e
   1608c:	bhi	16448 <ftello64@plt+0x4b60>
   16090:	mov	r9, #1
   16094:	mov	r2, #110	; 0x6e
   16098:	mov	r0, #97	; 0x61
   1609c:	add	r3, pc, #4
   160a0:	mov	r1, #0
   160a4:	ldr	pc, [r3, r5, lsl #2]
   160a8:	andeq	r6, r1, r0, asr #6
   160ac:	andeq	r6, r1, r8, asr #8
   160b0:	andeq	r6, r1, r8, asr #8
   160b4:	andeq	r6, r1, r8, asr #8
   160b8:	andeq	r6, r1, r8, asr #8
   160bc:	andeq	r6, r1, r8, asr #8
   160c0:	andeq	r6, r1, r8, asr #8
   160c4:	andeq	r6, r1, ip, lsl #10
   160c8:	andeq	r6, r1, r0, lsr #6
   160cc:	andeq	r6, r1, r8, lsl r3
   160d0:	andeq	r6, r1, ip, lsr #6
   160d4:			; <UNDEFINED> instruction: 0x000163b0
   160d8:	andeq	r6, r1, r0, lsl r3
   160dc:	andeq	r6, r1, r8, lsr #6
   160e0:	andeq	r6, r1, r8, asr #8
   160e4:	andeq	r6, r1, r8, asr #8
   160e8:	andeq	r6, r1, r8, asr #8
   160ec:	andeq	r6, r1, r8, asr #8
   160f0:	andeq	r6, r1, r8, asr #8
   160f4:	andeq	r6, r1, r8, asr #8
   160f8:	andeq	r6, r1, r8, asr #8
   160fc:	andeq	r6, r1, r8, asr #8
   16100:	andeq	r6, r1, r8, asr #8
   16104:	andeq	r6, r1, r8, asr #8
   16108:	andeq	r6, r1, r8, asr #8
   1610c:	andeq	r6, r1, r8, asr #8
   16110:	andeq	r6, r1, r8, asr #8
   16114:	andeq	r6, r1, r8, asr #8
   16118:	andeq	r6, r1, r8, asr #8
   1611c:	andeq	r6, r1, r8, asr #8
   16120:	andeq	r6, r1, r8, asr #8
   16124:	andeq	r6, r1, r8, asr #8
   16128:			; <UNDEFINED> instruction: 0x000164bc
   1612c:	andeq	r6, r1, r0, asr #9
   16130:	andeq	r6, r1, r0, asr #9
   16134:			; <UNDEFINED> instruction: 0x000162b8
   16138:	andeq	r6, r1, r0, asr #9
   1613c:	andeq	r6, r1, r4, lsr #5
   16140:	andeq	r6, r1, r0, asr #9
   16144:			; <UNDEFINED> instruction: 0x000163b8
   16148:	andeq	r6, r1, r0, asr #9
   1614c:	andeq	r6, r1, r0, asr #9
   16150:	andeq	r6, r1, r0, asr #9
   16154:	andeq	r6, r1, r4, lsr #5
   16158:	andeq	r6, r1, r4, lsr #5
   1615c:	andeq	r6, r1, r4, lsr #5
   16160:	andeq	r6, r1, r4, lsr #5
   16164:	andeq	r6, r1, r4, lsr #5
   16168:	andeq	r6, r1, r4, lsr #5
   1616c:	andeq	r6, r1, r4, lsr #5
   16170:	andeq	r6, r1, r4, lsr #5
   16174:	andeq	r6, r1, r4, lsr #5
   16178:	andeq	r6, r1, r4, lsr #5
   1617c:	andeq	r6, r1, r4, lsr #5
   16180:	andeq	r6, r1, r4, lsr #5
   16184:	andeq	r6, r1, r4, lsr #5
   16188:	andeq	r6, r1, r4, lsr #5
   1618c:	andeq	r6, r1, r4, lsr #5
   16190:	andeq	r6, r1, r4, lsr #5
   16194:	andeq	r6, r1, r0, asr #9
   16198:	andeq	r6, r1, r0, asr #9
   1619c:	andeq	r6, r1, r0, asr #9
   161a0:	andeq	r6, r1, r0, asr #9
   161a4:	andeq	r6, r1, r0, lsl #7
   161a8:	andeq	r6, r1, r8, asr #8
   161ac:	andeq	r6, r1, r4, lsr #5
   161b0:	andeq	r6, r1, r4, lsr #5
   161b4:	andeq	r6, r1, r4, lsr #5
   161b8:	andeq	r6, r1, r4, lsr #5
   161bc:	andeq	r6, r1, r4, lsr #5
   161c0:	andeq	r6, r1, r4, lsr #5
   161c4:	andeq	r6, r1, r4, lsr #5
   161c8:	andeq	r6, r1, r4, lsr #5
   161cc:	andeq	r6, r1, r4, lsr #5
   161d0:	andeq	r6, r1, r4, lsr #5
   161d4:	andeq	r6, r1, r4, lsr #5
   161d8:	andeq	r6, r1, r4, lsr #5
   161dc:	andeq	r6, r1, r4, lsr #5
   161e0:	andeq	r6, r1, r4, lsr #5
   161e4:	andeq	r6, r1, r4, lsr #5
   161e8:	andeq	r6, r1, r4, lsr #5
   161ec:	andeq	r6, r1, r4, lsr #5
   161f0:	andeq	r6, r1, r4, lsr #5
   161f4:	andeq	r6, r1, r4, lsr #5
   161f8:	andeq	r6, r1, r4, lsr #5
   161fc:	andeq	r6, r1, r4, lsr #5
   16200:	andeq	r6, r1, r4, lsr #5
   16204:	andeq	r6, r1, r4, lsr #5
   16208:	andeq	r6, r1, r4, lsr #5
   1620c:	andeq	r6, r1, r4, lsr #5
   16210:	andeq	r6, r1, r4, lsr #5
   16214:	andeq	r6, r1, r0, asr #9
   16218:	andeq	r6, r1, ip, ror #5
   1621c:	andeq	r6, r1, r4, lsr #5
   16220:	andeq	r6, r1, r0, asr #9
   16224:	andeq	r6, r1, r4, lsr #5
   16228:	andeq	r6, r1, r0, asr #9
   1622c:	andeq	r6, r1, r4, lsr #5
   16230:	andeq	r6, r1, r4, lsr #5
   16234:	andeq	r6, r1, r4, lsr #5
   16238:	andeq	r6, r1, r4, lsr #5
   1623c:	andeq	r6, r1, r4, lsr #5
   16240:	andeq	r6, r1, r4, lsr #5
   16244:	andeq	r6, r1, r4, lsr #5
   16248:	andeq	r6, r1, r4, lsr #5
   1624c:	andeq	r6, r1, r4, lsr #5
   16250:	andeq	r6, r1, r4, lsr #5
   16254:	andeq	r6, r1, r4, lsr #5
   16258:	andeq	r6, r1, r4, lsr #5
   1625c:	andeq	r6, r1, r4, lsr #5
   16260:	andeq	r6, r1, r4, lsr #5
   16264:	andeq	r6, r1, r4, lsr #5
   16268:	andeq	r6, r1, r4, lsr #5
   1626c:	andeq	r6, r1, r4, lsr #5
   16270:	andeq	r6, r1, r4, lsr #5
   16274:	andeq	r6, r1, r4, lsr #5
   16278:	andeq	r6, r1, r4, lsr #5
   1627c:	andeq	r6, r1, r4, lsr #5
   16280:	andeq	r6, r1, r4, lsr #5
   16284:	andeq	r6, r1, r4, lsr #5
   16288:	andeq	r6, r1, r4, lsr #5
   1628c:	andeq	r6, r1, r4, lsr #5
   16290:	andeq	r6, r1, r4, lsr #5
   16294:	andeq	r6, r1, ip, asr #5
   16298:	andeq	r6, r1, r0, asr #9
   1629c:	andeq	r6, r1, ip, asr #5
   162a0:			; <UNDEFINED> instruction: 0x000162b8
   162a4:	ldr	r0, [fp, #-68]	; 0xffffffbc
   162a8:	cmp	r0, #0
   162ac:	beq	16520 <ftello64@plt+0x4c38>
   162b0:	ldr	r0, [fp, #16]
   162b4:	b	16524 <ftello64@plt+0x4c3c>
   162b8:	mov	r9, #0
   162bc:	cmp	r6, #0
   162c0:	beq	164bc <ftello64@plt+0x4bd4>
   162c4:	mov	sl, #0
   162c8:	b	162a4 <ftello64@plt+0x49bc>
   162cc:	mov	r9, #0
   162d0:	cmn	lr, #1
   162d4:	beq	164a0 <ftello64@plt+0x4bb8>
   162d8:	cmp	r6, #0
   162dc:	bne	162c4 <ftello64@plt+0x49dc>
   162e0:	cmp	lr, #1
   162e4:	beq	164bc <ftello64@plt+0x4bd4>
   162e8:	b	162c4 <ftello64@plt+0x49dc>
   162ec:	ldr	r0, [fp, #-60]	; 0xffffffc4
   162f0:	cmp	r0, #2
   162f4:	bne	164e8 <ftello64@plt+0x4c00>
   162f8:	ldr	r0, [fp, #-76]	; 0xffffffb4
   162fc:	tst	r0, #1
   16300:	bne	16c30 <ftello64@plt+0x5348>
   16304:	mov	sl, #0
   16308:	mov	r0, #92	; 0x5c
   1630c:	b	164fc <ftello64@plt+0x4c14>
   16310:	mov	r0, #102	; 0x66
   16314:	b	1650c <ftello64@plt+0x4c24>
   16318:	mov	r2, #116	; 0x74
   1631c:	b	1632c <ftello64@plt+0x4a44>
   16320:	mov	r0, #98	; 0x62
   16324:	b	1650c <ftello64@plt+0x4c24>
   16328:	mov	r2, #114	; 0x72
   1632c:	ldr	r0, [sp, #64]	; 0x40
   16330:	tst	r0, #1
   16334:	mov	r0, r2
   16338:	bne	1650c <ftello64@plt+0x4c24>
   1633c:	b	16c30 <ftello64@plt+0x5348>
   16340:	ldr	r0, [sp, #84]	; 0x54
   16344:	tst	r0, #1
   16348:	beq	165fc <ftello64@plt+0x4d14>
   1634c:	ldr	r0, [fp, #-76]	; 0xffffffb4
   16350:	tst	r0, #1
   16354:	bne	16c30 <ftello64@plt+0x5348>
   16358:	ldr	r0, [fp, #-60]	; 0xffffffc4
   1635c:	cmp	r0, #2
   16360:	ldr	r0, [fp, #-80]	; 0xffffffb0
   16364:	movwne	r0, #1
   16368:	ldr	r2, [fp, #-56]	; 0xffffffc8
   1636c:	orr	r0, r0, r2
   16370:	tst	r0, #1
   16374:	beq	169f0 <ftello64@plt+0x5108>
   16378:	mov	r0, r8
   1637c:	b	16a24 <ftello64@plt+0x513c>
   16380:	mov	sl, #0
   16384:	mov	r5, #63	; 0x3f
   16388:	ldr	r0, [fp, #-60]	; 0xffffffc4
   1638c:	cmp	r0, #5
   16390:	beq	167b0 <ftello64@plt+0x4ec8>
   16394:	cmp	r0, #2
   16398:	bne	16850 <ftello64@plt+0x4f68>
   1639c:	ldr	r0, [fp, #-76]	; 0xffffffb4
   163a0:	tst	r0, #1
   163a4:	mov	r9, #0
   163a8:	beq	162a4 <ftello64@plt+0x49bc>
   163ac:	b	16c30 <ftello64@plt+0x5348>
   163b0:	mov	r0, #118	; 0x76
   163b4:	b	1650c <ftello64@plt+0x4c24>
   163b8:	mov	r5, #39	; 0x27
   163bc:	mov	r0, #1
   163c0:	str	r0, [sp, #56]	; 0x38
   163c4:	ldr	r0, [fp, #-60]	; 0xffffffc4
   163c8:	cmp	r0, #2
   163cc:	bne	1661c <ftello64@plt+0x4d34>
   163d0:	ldr	r0, [fp, #-76]	; 0xffffffb4
   163d4:	tst	r0, #1
   163d8:	bne	16c30 <ftello64@plt+0x5348>
   163dc:	ldr	r2, [sp, #72]	; 0x48
   163e0:	cmp	r2, #0
   163e4:	mov	r0, r2
   163e8:	movwne	r0, #1
   163ec:	clz	r1, r4
   163f0:	lsr	r1, r1, #5
   163f4:	orrs	r0, r0, r1
   163f8:	moveq	r2, r4
   163fc:	str	r2, [sp, #72]	; 0x48
   16400:	moveq	r4, r0
   16404:	cmp	r8, r4
   16408:	movcc	r0, #39	; 0x27
   1640c:	strbcc	r0, [r7, r8]
   16410:	add	r0, r8, #1
   16414:	cmp	r0, r4
   16418:	movcc	r1, #92	; 0x5c
   1641c:	strbcc	r1, [r7, r0]
   16420:	add	r0, r8, #2
   16424:	cmp	r0, r4
   16428:	movcc	r1, #39	; 0x27
   1642c:	strbcc	r1, [r7, r0]
   16430:	add	r8, r8, #3
   16434:	mov	r0, #0
   16438:	str	r0, [fp, #-56]	; 0xffffffc8
   1643c:	mov	sl, #0
   16440:	mov	r9, #1
   16444:	b	162a4 <ftello64@plt+0x49bc>
   16448:	str	r4, [sp, #24]
   1644c:	ldr	r0, [sp, #40]	; 0x28
   16450:	cmp	r0, #1
   16454:	bne	16624 <ftello64@plt+0x4d3c>
   16458:	str	lr, [sp, #28]
   1645c:	bl	11738 <__ctype_b_loc@plt>
   16460:	ldr	ip, [fp, #-84]	; 0xffffffac
   16464:	ldr	r0, [r0]
   16468:	add	r0, r0, r5, lsl #1
   1646c:	ldrb	r0, [r0, #1]
   16470:	ubfx	r9, r0, #6, #1
   16474:	mov	r1, #1
   16478:	ldr	r4, [sp, #24]
   1647c:	ldr	r0, [sp, #52]	; 0x34
   16480:	orr	r0, r9, r0
   16484:	mov	r2, r1
   16488:	cmp	r1, #1
   1648c:	bhi	16858 <ftello64@plt+0x4f70>
   16490:	tst	r0, #1
   16494:	beq	16858 <ftello64@plt+0x4f70>
   16498:	ldr	lr, [sp, #28]
   1649c:	b	162a4 <ftello64@plt+0x49bc>
   164a0:	cmp	r6, #0
   164a4:	ldrbeq	r0, [ip, #1]
   164a8:	cmpeq	r0, #0
   164ac:	beq	164bc <ftello64@plt+0x4bd4>
   164b0:	mvn	lr, #0
   164b4:	mov	sl, #0
   164b8:	b	162a4 <ftello64@plt+0x49bc>
   164bc:	mov	r1, #1
   164c0:	ldr	r0, [fp, #-60]	; 0xffffffc4
   164c4:	cmp	r0, #2
   164c8:	bne	164e0 <ftello64@plt+0x4bf8>
   164cc:	ldr	r0, [fp, #-76]	; 0xffffffb4
   164d0:	tst	r0, #1
   164d4:	mov	r9, r1
   164d8:	beq	162a4 <ftello64@plt+0x49bc>
   164dc:	b	16c30 <ftello64@plt+0x5348>
   164e0:	mov	r9, r1
   164e4:	b	162a4 <ftello64@plt+0x49bc>
   164e8:	mov	sl, #0
   164ec:	mov	r0, #92	; 0x5c
   164f0:	ldr	r1, [sp, #48]	; 0x30
   164f4:	cmp	r1, #0
   164f8:	beq	1650c <ftello64@plt+0x4c24>
   164fc:	mov	r9, #0
   16500:	cmp	sl, #0
   16504:	beq	16abc <ftello64@plt+0x51d4>
   16508:	b	16af8 <ftello64@plt+0x5210>
   1650c:	mov	r9, #0
   16510:	ldr	r1, [sp, #84]	; 0x54
   16514:	tst	r1, #1
   16518:	mov	sl, #0
   1651c:	bne	1655c <ftello64@plt+0x4c74>
   16520:	ldr	r0, [fp, #-88]	; 0xffffffa8
   16524:	cmp	r0, #0
   16528:	mov	r0, r5
   1652c:	beq	16550 <ftello64@plt+0x4c68>
   16530:	ubfx	r0, r5, #5, #3
   16534:	ldr	r1, [fp, #16]
   16538:	ldr	r0, [r1, r0, lsl #2]
   1653c:	and	r1, r5, #31
   16540:	mov	r2, #1
   16544:	tst	r0, r2, lsl r1
   16548:	mov	r0, r5
   1654c:	bne	1655c <ftello64@plt+0x4c74>
   16550:	ldr	r1, [fp, #-52]	; 0xffffffcc
   16554:	cmp	r1, #0
   16558:	beq	16ab4 <ftello64@plt+0x51cc>
   1655c:	ldr	r1, [fp, #-76]	; 0xffffffb4
   16560:	tst	r1, #1
   16564:	bne	16c30 <ftello64@plt+0x5348>
   16568:	ldr	r1, [fp, #-60]	; 0xffffffc4
   1656c:	cmp	r1, #2
   16570:	ldr	r1, [fp, #-80]	; 0xffffffb0
   16574:	movwne	r1, #1
   16578:	ldr	r2, [fp, #-56]	; 0xffffffc8
   1657c:	orr	r1, r1, r2
   16580:	tst	r1, #1
   16584:	beq	16590 <ftello64@plt+0x4ca8>
   16588:	ldr	r5, [fp, #-48]	; 0xffffffd0
   1658c:	b	165cc <ftello64@plt+0x4ce4>
   16590:	cmp	r8, r4
   16594:	movcc	r1, #39	; 0x27
   16598:	strbcc	r1, [r7, r8]
   1659c:	add	r1, r8, #1
   165a0:	cmp	r1, r4
   165a4:	ldr	r5, [fp, #-48]	; 0xffffffd0
   165a8:	movcc	r2, #36	; 0x24
   165ac:	strbcc	r2, [r7, r1]
   165b0:	add	r1, r8, #2
   165b4:	cmp	r1, r4
   165b8:	movcc	r2, #39	; 0x27
   165bc:	strbcc	r2, [r7, r1]
   165c0:	add	r8, r8, #3
   165c4:	mov	r1, #1
   165c8:	str	r1, [fp, #-56]	; 0xffffffc8
   165cc:	cmp	r8, r4
   165d0:	movcc	r1, #92	; 0x5c
   165d4:	strbcc	r1, [r7, r8]
   165d8:	add	r8, r8, #1
   165dc:	cmp	r8, r4
   165e0:	strbcc	r0, [r7, r8]
   165e4:	and	r5, r5, r9
   165e8:	add	r8, r8, #1
   165ec:	add	r6, r6, #1
   165f0:	cmn	lr, #1
   165f4:	bne	15fd0 <ftello64@plt+0x46e8>
   165f8:	b	15fdc <ftello64@plt+0x46f4>
   165fc:	mov	r9, #0
   16600:	ldr	r0, [sp, #36]	; 0x24
   16604:	cmp	r0, #0
   16608:	mov	sl, #0
   1660c:	mov	r5, #0
   16610:	beq	16520 <ftello64@plt+0x4c38>
   16614:	ldr	r5, [fp, #-48]	; 0xffffffd0
   16618:	b	165ec <ftello64@plt+0x4d04>
   1661c:	mov	r9, #1
   16620:	b	162a4 <ftello64@plt+0x49bc>
   16624:	mov	r0, #0
   16628:	str	r0, [fp, #-36]	; 0xffffffdc
   1662c:	str	r0, [fp, #-40]	; 0xffffffd8
   16630:	cmn	lr, #1
   16634:	bne	16648 <ftello64@plt+0x4d60>
   16638:	mov	r0, ip
   1663c:	bl	1175c <strlen@plt>
   16640:	ldr	ip, [fp, #-84]	; 0xffffffac
   16644:	mov	lr, r0
   16648:	add	r0, ip, r6
   1664c:	str	r0, [sp, #20]
   16650:	mov	r9, #1
   16654:	mov	r7, #0
   16658:	sub	r4, fp, #40	; 0x28
   1665c:	str	lr, [sp, #28]
   16660:	str	r7, [sp, #44]	; 0x2c
   16664:	add	r7, r7, r6
   16668:	add	r1, ip, r7
   1666c:	sub	r2, lr, r7
   16670:	sub	r0, fp, #44	; 0x2c
   16674:	mov	r3, r4
   16678:	bl	261f0 <ftello64@plt+0x14908>
   1667c:	cmp	r0, #0
   16680:	beq	16b40 <ftello64@plt+0x5258>
   16684:	cmn	r0, #1
   16688:	beq	16b00 <ftello64@plt+0x5218>
   1668c:	cmn	r0, #2
   16690:	ldr	lr, [sp, #28]
   16694:	beq	16b08 <ftello64@plt+0x5220>
   16698:	cmp	r0, #2
   1669c:	mov	r1, #0
   166a0:	movwcc	r1, #1
   166a4:	ldr	r2, [sp, #60]	; 0x3c
   166a8:	eor	r2, r2, #1
   166ac:	orrs	r1, r2, r1
   166b0:	ldr	r4, [sp, #24]
   166b4:	bne	16774 <ftello64@plt+0x4e8c>
   166b8:	ldr	r1, [sp, #44]	; 0x2c
   166bc:	ldr	r2, [sp, #20]
   166c0:	add	r1, r2, r1
   166c4:	mov	r2, #1
   166c8:	ldrb	r3, [r1, r2]
   166cc:	sub	r3, r3, #91	; 0x5b
   166d0:	cmp	r3, #33	; 0x21
   166d4:	bhi	16768 <ftello64@plt+0x4e80>
   166d8:	add	r7, pc, #0
   166dc:	ldr	pc, [r7, r3, lsl #2]
   166e0:	andeq	r6, r1, r8, lsr #24
   166e4:	andeq	r6, r1, r8, lsr #24
   166e8:	andeq	r6, r1, r8, ror #14
   166ec:	andeq	r6, r1, r8, lsr #24
   166f0:	andeq	r6, r1, r8, ror #14
   166f4:	andeq	r6, r1, r8, lsr #24
   166f8:	andeq	r6, r1, r8, ror #14
   166fc:	andeq	r6, r1, r8, ror #14
   16700:	andeq	r6, r1, r8, ror #14
   16704:	andeq	r6, r1, r8, ror #14
   16708:	andeq	r6, r1, r8, ror #14
   1670c:	andeq	r6, r1, r8, ror #14
   16710:	andeq	r6, r1, r8, ror #14
   16714:	andeq	r6, r1, r8, ror #14
   16718:	andeq	r6, r1, r8, ror #14
   1671c:	andeq	r6, r1, r8, ror #14
   16720:	andeq	r6, r1, r8, ror #14
   16724:	andeq	r6, r1, r8, ror #14
   16728:	andeq	r6, r1, r8, ror #14
   1672c:	andeq	r6, r1, r8, ror #14
   16730:	andeq	r6, r1, r8, ror #14
   16734:	andeq	r6, r1, r8, ror #14
   16738:	andeq	r6, r1, r8, ror #14
   1673c:	andeq	r6, r1, r8, ror #14
   16740:	andeq	r6, r1, r8, ror #14
   16744:	andeq	r6, r1, r8, ror #14
   16748:	andeq	r6, r1, r8, ror #14
   1674c:	andeq	r6, r1, r8, ror #14
   16750:	andeq	r6, r1, r8, ror #14
   16754:	andeq	r6, r1, r8, ror #14
   16758:	andeq	r6, r1, r8, ror #14
   1675c:	andeq	r6, r1, r8, ror #14
   16760:	andeq	r6, r1, r8, ror #14
   16764:	andeq	r6, r1, r8, lsr #24
   16768:	add	r2, r2, #1
   1676c:	cmp	r2, r0
   16770:	bcc	166c8 <ftello64@plt+0x4de0>
   16774:	ldr	r7, [sp, #44]	; 0x2c
   16778:	add	r7, r0, r7
   1677c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   16780:	bl	11660 <iswprint@plt>
   16784:	cmp	r0, #0
   16788:	movwne	r0, #1
   1678c:	and	r9, r9, r0
   16790:	sub	r4, fp, #40	; 0x28
   16794:	mov	r0, r4
   16798:	bl	115f4 <mbsinit@plt>
   1679c:	ldr	lr, [sp, #28]
   167a0:	cmp	r0, #0
   167a4:	ldr	ip, [fp, #-84]	; 0xffffffac
   167a8:	beq	16660 <ftello64@plt+0x4d78>
   167ac:	b	16b48 <ftello64@plt+0x5260>
   167b0:	ldr	r0, [sp, #32]
   167b4:	cmp	r0, #0
   167b8:	beq	16850 <ftello64@plt+0x4f68>
   167bc:	add	r0, r6, #2
   167c0:	cmp	r0, lr
   167c4:	bcs	16850 <ftello64@plt+0x4f68>
   167c8:	add	r1, ip, r6
   167cc:	ldrb	r1, [r1, #1]
   167d0:	cmp	r1, #63	; 0x3f
   167d4:	bne	16850 <ftello64@plt+0x4f68>
   167d8:	ldrb	r9, [ip, r0]
   167dc:	sub	r2, r9, #33	; 0x21
   167e0:	cmp	r2, #29
   167e4:	bhi	16850 <ftello64@plt+0x4f68>
   167e8:	mov	r3, #1
   167ec:	movw	r1, #20929	; 0x51c1
   167f0:	movt	r1, #14336	; 0x3800
   167f4:	tst	r1, r3, lsl r2
   167f8:	beq	16850 <ftello64@plt+0x4f68>
   167fc:	ldr	r1, [fp, #-76]	; 0xffffffb4
   16800:	tst	r1, #1
   16804:	bne	16c30 <ftello64@plt+0x5348>
   16808:	cmp	r8, r4
   1680c:	movcc	r1, #63	; 0x3f
   16810:	strbcc	r1, [r7, r8]
   16814:	add	r2, r8, #1
   16818:	cmp	r2, r4
   1681c:	movcc	r1, #34	; 0x22
   16820:	strbcc	r1, [r7, r2]
   16824:	add	r2, r8, #2
   16828:	cmp	r2, r4
   1682c:	movcc	r1, #34	; 0x22
   16830:	strbcc	r1, [r7, r2]
   16834:	add	r2, r8, #3
   16838:	cmp	r2, r4
   1683c:	movcc	r1, #63	; 0x3f
   16840:	strbcc	r1, [r7, r2]
   16844:	add	r8, r8, #4
   16848:	mov	r6, r0
   1684c:	mov	r5, r9
   16850:	mov	r9, #0
   16854:	b	162a4 <ftello64@plt+0x49bc>
   16858:	add	r1, r2, r6
   1685c:	str	r1, [sp, #44]	; 0x2c
   16860:	add	r1, r6, #1
   16864:	mov	r3, #0
   16868:	ldr	lr, [sp, #28]
   1686c:	ldr	r6, [fp, #-60]	; 0xffffffc4
   16870:	tst	r0, #1
   16874:	bne	16968 <ftello64@plt+0x5080>
   16878:	ldr	r2, [fp, #-76]	; 0xffffffb4
   1687c:	tst	r2, #1
   16880:	bne	16c30 <ftello64@plt+0x5348>
   16884:	cmp	r6, #2
   16888:	ldr	r3, [fp, #-80]	; 0xffffffb0
   1688c:	movwne	r3, #1
   16890:	ldr	r2, [fp, #-56]	; 0xffffffc8
   16894:	orr	r3, r3, r2
   16898:	tst	r3, #1
   1689c:	bne	168d8 <ftello64@plt+0x4ff0>
   168a0:	cmp	r8, r4
   168a4:	movcc	r2, #39	; 0x27
   168a8:	strbcc	r2, [r7, r8]
   168ac:	add	r3, r8, #1
   168b0:	cmp	r3, r4
   168b4:	movcc	r2, #36	; 0x24
   168b8:	strbcc	r2, [r7, r3]
   168bc:	add	r3, r8, #2
   168c0:	cmp	r3, r4
   168c4:	movcc	r2, #39	; 0x27
   168c8:	strbcc	r2, [r7, r3]
   168cc:	add	r8, r8, #3
   168d0:	mov	r2, #1
   168d4:	str	r2, [fp, #-56]	; 0xffffffc8
   168d8:	cmp	r8, r4
   168dc:	movcc	r2, #92	; 0x5c
   168e0:	strbcc	r2, [r7, r8]
   168e4:	add	r3, r8, #1
   168e8:	cmp	r3, r4
   168ec:	bcs	1690c <ftello64@plt+0x5024>
   168f0:	and	r7, r5, #192	; 0xc0
   168f4:	mov	r2, #48	; 0x30
   168f8:	orr	r7, r2, r7, lsr #6
   168fc:	ldr	r6, [sp, #80]	; 0x50
   16900:	strb	r7, [r6, r3]
   16904:	ldr	r6, [fp, #-60]	; 0xffffffc4
   16908:	ldr	r7, [sp, #80]	; 0x50
   1690c:	add	r3, r8, #2
   16910:	cmp	r3, r4
   16914:	bcs	16934 <ftello64@plt+0x504c>
   16918:	lsr	r7, r5, #3
   1691c:	mov	r2, #6
   16920:	bfi	r7, r2, #3, #29
   16924:	ldr	r6, [sp, #80]	; 0x50
   16928:	strb	r7, [r6, r3]
   1692c:	ldr	r6, [fp, #-60]	; 0xffffffc4
   16930:	ldr	r7, [sp, #80]	; 0x50
   16934:	mov	r2, #6
   16938:	bfi	r5, r2, #3, #29
   1693c:	add	r8, r8, #3
   16940:	mov	r3, #1
   16944:	b	1698c <ftello64@plt+0x50a4>
   16948:	ldr	r7, [sp, #80]	; 0x50
   1694c:	cmp	r8, r4
   16950:	strbcc	r5, [r7, r8]
   16954:	ldrb	r5, [ip, r1]
   16958:	add	r1, r1, #1
   1695c:	add	r8, r8, #1
   16960:	tst	r0, #1
   16964:	beq	16878 <ftello64@plt+0x4f90>
   16968:	ldr	r2, [fp, #-52]	; 0xffffffcc
   1696c:	tst	r2, #1
   16970:	beq	16984 <ftello64@plt+0x509c>
   16974:	cmp	r8, r4
   16978:	movcc	r2, #92	; 0x5c
   1697c:	strbcc	r2, [r7, r8]
   16980:	add	r8, r8, #1
   16984:	mov	r2, #0
   16988:	str	r2, [fp, #-52]	; 0xffffffcc
   1698c:	and	sl, r3, #1
   16990:	ldr	r2, [sp, #44]	; 0x2c
   16994:	cmp	r2, r1
   16998:	bls	16aa4 <ftello64@plt+0x51bc>
   1699c:	cmp	sl, #0
   169a0:	movwne	sl, #1
   169a4:	ldr	r2, [fp, #-56]	; 0xffffffc8
   169a8:	mvn	r7, r2
   169ac:	orr	r7, r7, sl
   169b0:	tst	r7, #1
   169b4:	bne	16948 <ftello64@plt+0x5060>
   169b8:	cmp	r8, r4
   169bc:	ldrcc	r7, [sp, #80]	; 0x50
   169c0:	movcc	r2, #39	; 0x27
   169c4:	strbcc	r2, [r7, r8]
   169c8:	add	r7, r8, #1
   169cc:	cmp	r7, r4
   169d0:	ldrcc	r6, [sp, #80]	; 0x50
   169d4:	movcc	r2, #39	; 0x27
   169d8:	strbcc	r2, [r6, r7]
   169dc:	ldrcc	r6, [fp, #-60]	; 0xffffffc4
   169e0:	add	r8, r8, #2
   169e4:	mov	r2, #0
   169e8:	str	r2, [fp, #-56]	; 0xffffffc8
   169ec:	b	16948 <ftello64@plt+0x5060>
   169f0:	cmp	r8, r4
   169f4:	movcc	r0, #39	; 0x27
   169f8:	strbcc	r0, [r7, r8]
   169fc:	add	r0, r8, #1
   16a00:	cmp	r0, r4
   16a04:	movcc	r1, #36	; 0x24
   16a08:	strbcc	r1, [r7, r0]
   16a0c:	add	r0, r8, #2
   16a10:	cmp	r0, r4
   16a14:	movcc	r1, #39	; 0x27
   16a18:	strbcc	r1, [r7, r0]
   16a1c:	add	r0, r8, #3
   16a20:	mov	r2, #1
   16a24:	cmp	r0, r4
   16a28:	movcc	r1, #92	; 0x5c
   16a2c:	strbcc	r1, [r7, r0]
   16a30:	str	r2, [fp, #-56]	; 0xffffffc8
   16a34:	add	r8, r0, #1
   16a38:	ldr	r1, [fp, #-60]	; 0xffffffc4
   16a3c:	cmp	r1, #2
   16a40:	beq	16a94 <ftello64@plt+0x51ac>
   16a44:	add	r1, r6, #1
   16a48:	mov	r9, #0
   16a4c:	mov	sl, #1
   16a50:	mov	r5, #48	; 0x30
   16a54:	cmp	r1, lr
   16a58:	bcs	162a4 <ftello64@plt+0x49bc>
   16a5c:	ldrb	r1, [ip, r1]
   16a60:	sub	r1, r1, #48	; 0x30
   16a64:	uxtb	r1, r1
   16a68:	cmp	r1, #9
   16a6c:	bhi	162a4 <ftello64@plt+0x49bc>
   16a70:	cmp	r8, r4
   16a74:	movcc	r1, #48	; 0x30
   16a78:	strbcc	r1, [r7, r8]
   16a7c:	add	r1, r0, #2
   16a80:	cmp	r1, r4
   16a84:	movcc	r2, #48	; 0x30
   16a88:	strbcc	r2, [r7, r1]
   16a8c:	add	r8, r0, #3
   16a90:	b	162a4 <ftello64@plt+0x49bc>
   16a94:	mov	r0, #48	; 0x30
   16a98:	mov	sl, #1
   16a9c:	mov	r9, #0
   16aa0:	b	16550 <ftello64@plt+0x4c68>
   16aa4:	sub	r6, r1, #1
   16aa8:	cmp	sl, #0
   16aac:	movwne	sl, #1
   16ab0:	mov	r0, r5
   16ab4:	cmp	sl, #0
   16ab8:	bne	16af8 <ftello64@plt+0x5210>
   16abc:	ldr	r1, [fp, #-56]	; 0xffffffc8
   16ac0:	tst	r1, #1
   16ac4:	beq	16af8 <ftello64@plt+0x5210>
   16ac8:	cmp	r8, r4
   16acc:	ldr	r5, [fp, #-48]	; 0xffffffd0
   16ad0:	movcc	r1, #39	; 0x27
   16ad4:	strbcc	r1, [r7, r8]
   16ad8:	add	r1, r8, #1
   16adc:	cmp	r1, r4
   16ae0:	movcc	r2, #39	; 0x27
   16ae4:	strbcc	r2, [r7, r1]
   16ae8:	add	r8, r8, #2
   16aec:	mov	r1, #0
   16af0:	str	r1, [fp, #-56]	; 0xffffffc8
   16af4:	b	165dc <ftello64@plt+0x4cf4>
   16af8:	ldr	r5, [fp, #-48]	; 0xffffffd0
   16afc:	b	165dc <ftello64@plt+0x4cf4>
   16b00:	mov	r9, #0
   16b04:	b	16b40 <ftello64@plt+0x5258>
   16b08:	mov	r9, #0
   16b0c:	cmp	r7, lr
   16b10:	bcs	16b40 <ftello64@plt+0x5258>
   16b14:	ldr	ip, [fp, #-84]	; 0xffffffac
   16b18:	ldr	r7, [sp, #44]	; 0x2c
   16b1c:	ldr	r0, [sp, #20]
   16b20:	ldrb	r0, [r0, r7]
   16b24:	cmp	r0, #0
   16b28:	beq	16b48 <ftello64@plt+0x5260>
   16b2c:	add	r7, r7, #1
   16b30:	add	r0, r6, r7
   16b34:	cmp	r0, lr
   16b38:	bcc	16b1c <ftello64@plt+0x5234>
   16b3c:	b	16b48 <ftello64@plt+0x5260>
   16b40:	ldr	ip, [fp, #-84]	; 0xffffffac
   16b44:	ldr	r7, [sp, #44]	; 0x2c
   16b48:	mov	r1, r7
   16b4c:	ldr	r7, [sp, #80]	; 0x50
   16b50:	b	16478 <ftello64@plt+0x4b90>
   16b54:	ldr	r1, [fp, #-60]	; 0xffffffc4
   16b58:	eor	r0, r1, #2
   16b5c:	orr	r0, r0, r8
   16b60:	clz	r0, r0
   16b64:	lsr	r0, r0, #5
   16b68:	ldr	r2, [fp, #-76]	; 0xffffffb4
   16b6c:	tst	r2, r0
   16b70:	bne	16c30 <ftello64@plt+0x5348>
   16b74:	cmp	r1, #2
   16b78:	ldr	r0, [fp, #-80]	; 0xffffffb0
   16b7c:	movwne	r0, #1
   16b80:	orr	r0, r2, r0
   16b84:	tst	r0, #1
   16b88:	ldreq	r0, [sp, #56]	; 0x38
   16b8c:	eoreq	r0, r0, #1
   16b90:	tsteq	r0, #1
   16b94:	bne	16bc8 <ftello64@plt+0x52e0>
   16b98:	mov	r9, lr
   16b9c:	tst	r5, #1
   16ba0:	bne	16c98 <ftello64@plt+0x53b0>
   16ba4:	ldr	r0, [sp, #72]	; 0x48
   16ba8:	cmp	r0, #0
   16bac:	beq	16bc8 <ftello64@plt+0x52e0>
   16bb0:	mov	r5, #0
   16bb4:	cmp	r4, #0
   16bb8:	ldr	r0, [sp, #84]	; 0x54
   16bbc:	mov	sl, r2
   16bc0:	ldr	r6, [sp, #72]	; 0x48
   16bc4:	beq	15d60 <ftello64@plt+0x4478>
   16bc8:	ldr	r1, [sp, #92]	; 0x5c
   16bcc:	clz	r0, r1
   16bd0:	lsr	r0, r0, #5
   16bd4:	orr	r0, r0, r2
   16bd8:	tst	r0, #1
   16bdc:	bne	16c08 <ftello64@plt+0x5320>
   16be0:	ldrb	r0, [r1]
   16be4:	cmp	r0, #0
   16be8:	beq	16c08 <ftello64@plt+0x5320>
   16bec:	add	r1, r1, #1
   16bf0:	cmp	r8, r4
   16bf4:	strbcc	r0, [r7, r8]
   16bf8:	add	r8, r8, #1
   16bfc:	ldrb	r0, [r1], #1
   16c00:	cmp	r0, #0
   16c04:	bne	16bf0 <ftello64@plt+0x5308>
   16c08:	cmp	r8, r4
   16c0c:	movcc	r0, #0
   16c10:	strbcc	r0, [r7, r8]
   16c14:	b	16c8c <ftello64@plt+0x53a4>
   16c18:	ldr	ip, [fp, #-84]	; 0xffffffac
   16c1c:	mov	lr, r4
   16c20:	mov	r4, r5
   16c24:	b	16c30 <ftello64@plt+0x5348>
   16c28:	ldr	r7, [sp, #80]	; 0x50
   16c2c:	ldr	ip, [fp, #-84]	; 0xffffffac
   16c30:	mov	r0, #0
   16c34:	ldr	r1, [fp, #12]
   16c38:	bic	r1, r1, #2
   16c3c:	ldr	r2, [sp, #84]	; 0x54
   16c40:	tst	r2, #1
   16c44:	ldr	r3, [fp, #-60]	; 0xffffffc4
   16c48:	mov	r2, r3
   16c4c:	movwne	r2, #4
   16c50:	cmp	r3, #2
   16c54:	movne	r2, r3
   16c58:	str	r2, [sp]
   16c5c:	str	r1, [sp, #4]
   16c60:	str	r0, [sp, #8]
   16c64:	ldr	r0, [sp, #68]	; 0x44
   16c68:	str	r0, [sp, #12]
   16c6c:	ldr	r0, [sp, #76]	; 0x4c
   16c70:	str	r0, [sp, #16]
   16c74:	mov	r0, r7
   16c78:	mov	r1, r4
   16c7c:	mov	r2, ip
   16c80:	mov	r3, lr
   16c84:	bl	15cd8 <ftello64@plt+0x43f0>
   16c88:	mov	r8, r0
   16c8c:	mov	r0, r8
   16c90:	sub	sp, fp, #28
   16c94:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16c98:	mov	r0, #5
   16c9c:	str	r0, [sp]
   16ca0:	ldr	r0, [fp, #12]
   16ca4:	str	r0, [sp, #4]
   16ca8:	ldr	r0, [fp, #16]
   16cac:	str	r0, [sp, #8]
   16cb0:	ldr	r0, [sp, #68]	; 0x44
   16cb4:	str	r0, [sp, #12]
   16cb8:	ldr	r0, [sp, #76]	; 0x4c
   16cbc:	str	r0, [sp, #16]
   16cc0:	mov	r0, r7
   16cc4:	ldr	r1, [sp, #72]	; 0x48
   16cc8:	ldr	r2, [fp, #-84]	; 0xffffffac
   16ccc:	mov	r3, r9
   16cd0:	b	16c84 <ftello64@plt+0x539c>
   16cd4:	bl	118ac <abort@plt>
   16cd8:	mov	r3, r2
   16cdc:	mov	r2, #0
   16ce0:	b	16ce4 <ftello64@plt+0x53fc>
   16ce4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16ce8:	add	fp, sp, #28
   16cec:	sub	sp, sp, #36	; 0x24
   16cf0:	mov	r4, r2
   16cf4:	str	r2, [sp, #24]
   16cf8:	mov	r5, r1
   16cfc:	mov	r6, r0
   16d00:	str	r0, [sp, #20]
   16d04:	movw	r8, #38928	; 0x9810
   16d08:	movt	r8, #3
   16d0c:	cmp	r3, #0
   16d10:	movne	r8, r3
   16d14:	bl	11774 <__errno_location@plt>
   16d18:	str	r0, [sp, #28]
   16d1c:	ldm	r8, {r3, r9}
   16d20:	ldr	r1, [r8, #40]	; 0x28
   16d24:	ldr	r2, [r8, #44]	; 0x2c
   16d28:	ldr	r7, [r0]
   16d2c:	str	r7, [sp, #32]
   16d30:	add	sl, r8, #8
   16d34:	cmp	r4, #0
   16d38:	orreq	r9, r9, #1
   16d3c:	stm	sp, {r3, r9, sl}
   16d40:	str	r1, [sp, #12]
   16d44:	str	r2, [sp, #16]
   16d48:	mov	r0, #0
   16d4c:	mov	r1, #0
   16d50:	mov	r2, r6
   16d54:	mov	r3, r5
   16d58:	mov	r7, r5
   16d5c:	bl	15cd8 <ftello64@plt+0x43f0>
   16d60:	mov	r5, r0
   16d64:	add	r4, r0, #1
   16d68:	mov	r0, r4
   16d6c:	bl	24e40 <ftello64@plt+0x13558>
   16d70:	mov	r6, r0
   16d74:	ldr	r0, [r8]
   16d78:	ldr	r1, [r8, #40]	; 0x28
   16d7c:	ldr	r2, [r8, #44]	; 0x2c
   16d80:	stm	sp, {r0, r9, sl}
   16d84:	str	r1, [sp, #12]
   16d88:	str	r2, [sp, #16]
   16d8c:	mov	r0, r6
   16d90:	mov	r1, r4
   16d94:	ldr	r2, [sp, #20]
   16d98:	mov	r3, r7
   16d9c:	bl	15cd8 <ftello64@plt+0x43f0>
   16da0:	ldr	r0, [sp, #24]
   16da4:	ldr	r1, [sp, #32]
   16da8:	ldr	r2, [sp, #28]
   16dac:	str	r1, [r2]
   16db0:	cmp	r0, #0
   16db4:	strne	r5, [r0]
   16db8:	mov	r0, r6
   16dbc:	sub	sp, fp, #28
   16dc0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16dc4:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   16dc8:	add	fp, sp, #24
   16dcc:	movw	r8, #37264	; 0x9190
   16dd0:	movt	r8, #3
   16dd4:	ldr	r4, [r8]
   16dd8:	movw	r5, #37268	; 0x9194
   16ddc:	movt	r5, #3
   16de0:	ldr	r0, [r5]
   16de4:	cmp	r0, #2
   16de8:	blt	16e14 <ftello64@plt+0x552c>
   16dec:	add	r7, r4, #12
   16df0:	mov	r6, #0
   16df4:	ldr	r0, [r7, r6, lsl #3]
   16df8:	bl	152fc <ftello64@plt+0x3a14>
   16dfc:	add	r0, r6, #1
   16e00:	ldr	r1, [r5]
   16e04:	add	r2, r6, #2
   16e08:	cmp	r2, r1
   16e0c:	mov	r6, r0
   16e10:	blt	16df4 <ftello64@plt+0x550c>
   16e14:	ldr	r0, [r4, #4]
   16e18:	movw	r7, #38976	; 0x9840
   16e1c:	movt	r7, #3
   16e20:	cmp	r0, r7
   16e24:	beq	16e3c <ftello64@plt+0x5554>
   16e28:	bl	152fc <ftello64@plt+0x3a14>
   16e2c:	movw	r0, #37272	; 0x9198
   16e30:	movt	r0, #3
   16e34:	mov	r6, #256	; 0x100
   16e38:	strd	r6, [r0]
   16e3c:	movw	r6, #37272	; 0x9198
   16e40:	movt	r6, #3
   16e44:	cmp	r4, r6
   16e48:	beq	16e58 <ftello64@plt+0x5570>
   16e4c:	mov	r0, r4
   16e50:	bl	152fc <ftello64@plt+0x3a14>
   16e54:	str	r6, [r8]
   16e58:	mov	r0, #1
   16e5c:	str	r0, [r5]
   16e60:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   16e64:	movw	r3, #38928	; 0x9810
   16e68:	movt	r3, #3
   16e6c:	mvn	r2, #0
   16e70:	b	16e74 <ftello64@plt+0x558c>
   16e74:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16e78:	add	fp, sp, #28
   16e7c:	sub	sp, sp, #44	; 0x2c
   16e80:	mov	r7, r3
   16e84:	str	r2, [sp, #36]	; 0x24
   16e88:	str	r1, [sp, #32]
   16e8c:	mov	r5, r0
   16e90:	bl	11774 <__errno_location@plt>
   16e94:	cmp	r5, #0
   16e98:	blt	17004 <ftello64@plt+0x571c>
   16e9c:	cmn	r5, #-2147483647	; 0x80000001
   16ea0:	beq	17004 <ftello64@plt+0x571c>
   16ea4:	movw	r4, #37264	; 0x9190
   16ea8:	movt	r4, #3
   16eac:	ldr	r6, [r4]
   16eb0:	str	r0, [sp, #28]
   16eb4:	ldr	r0, [r0]
   16eb8:	str	r0, [sp, #24]
   16ebc:	movw	r8, #37268	; 0x9194
   16ec0:	movt	r8, #3
   16ec4:	ldr	r1, [r8]
   16ec8:	cmp	r1, r5
   16ecc:	ble	16ed8 <ftello64@plt+0x55f0>
   16ed0:	mov	sl, r6
   16ed4:	b	16f40 <ftello64@plt+0x5658>
   16ed8:	str	r1, [fp, #-32]	; 0xffffffe0
   16edc:	mov	r0, #8
   16ee0:	str	r0, [sp]
   16ee4:	movw	r9, #37272	; 0x9198
   16ee8:	movt	r9, #3
   16eec:	subs	r0, r6, r9
   16ef0:	movne	r0, r6
   16ef4:	add	r2, r5, #1
   16ef8:	sub	r2, r2, r1
   16efc:	sub	r1, fp, #32
   16f00:	mvn	r3, #-2147483648	; 0x80000000
   16f04:	bl	24f28 <ftello64@plt+0x13640>
   16f08:	mov	sl, r0
   16f0c:	str	r0, [r4]
   16f10:	cmp	r6, r9
   16f14:	ldrdeq	r0, [r9]
   16f18:	stmeq	sl, {r0, r1}
   16f1c:	ldr	r1, [r8]
   16f20:	add	r0, sl, r1, lsl #3
   16f24:	ldr	r2, [fp, #-32]	; 0xffffffe0
   16f28:	sub	r1, r2, r1
   16f2c:	lsl	r2, r1, #3
   16f30:	mov	r1, #0
   16f34:	bl	117b0 <memset@plt>
   16f38:	ldr	r0, [fp, #-32]	; 0xffffffe0
   16f3c:	str	r0, [r8]
   16f40:	mov	r9, sl
   16f44:	ldr	r6, [r9, r5, lsl #3]!
   16f48:	ldr	r4, [r9, #4]!
   16f4c:	ldm	r7, {r0, r1}
   16f50:	ldr	r2, [r7, #40]	; 0x28
   16f54:	ldr	r3, [r7, #44]	; 0x2c
   16f58:	orr	r8, r1, #1
   16f5c:	add	r1, r7, #8
   16f60:	stm	sp, {r0, r8}
   16f64:	str	r1, [sp, #20]
   16f68:	add	r0, sp, #8
   16f6c:	stm	r0, {r1, r2, r3}
   16f70:	mov	r0, r4
   16f74:	mov	r1, r6
   16f78:	ldr	r2, [sp, #32]
   16f7c:	ldr	r3, [sp, #36]	; 0x24
   16f80:	bl	15cd8 <ftello64@plt+0x43f0>
   16f84:	cmp	r6, r0
   16f88:	bhi	16fec <ftello64@plt+0x5704>
   16f8c:	add	r6, r0, #1
   16f90:	str	r6, [sl, r5, lsl #3]
   16f94:	movw	r0, #38976	; 0x9840
   16f98:	movt	r0, #3
   16f9c:	cmp	r4, r0
   16fa0:	beq	16fac <ftello64@plt+0x56c4>
   16fa4:	mov	r0, r4
   16fa8:	bl	152fc <ftello64@plt+0x3a14>
   16fac:	mov	r0, r6
   16fb0:	bl	24e40 <ftello64@plt+0x13558>
   16fb4:	mov	r4, r0
   16fb8:	str	r0, [r9]
   16fbc:	ldr	r0, [r7]
   16fc0:	ldr	r1, [r7, #40]	; 0x28
   16fc4:	ldr	r2, [r7, #44]	; 0x2c
   16fc8:	stm	sp, {r0, r8}
   16fcc:	ldr	r0, [sp, #20]
   16fd0:	add	r3, sp, #8
   16fd4:	stm	r3, {r0, r1, r2}
   16fd8:	mov	r0, r4
   16fdc:	mov	r1, r6
   16fe0:	ldr	r2, [sp, #32]
   16fe4:	ldr	r3, [sp, #36]	; 0x24
   16fe8:	bl	15cd8 <ftello64@plt+0x43f0>
   16fec:	ldr	r0, [sp, #28]
   16ff0:	ldr	r1, [sp, #24]
   16ff4:	str	r1, [r0]
   16ff8:	mov	r0, r4
   16ffc:	sub	sp, fp, #28
   17000:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17004:	bl	118ac <abort@plt>
   17008:	movw	r3, #38928	; 0x9810
   1700c:	movt	r3, #3
   17010:	b	16e74 <ftello64@plt+0x558c>
   17014:	mov	r1, r0
   17018:	mov	r0, #0
   1701c:	b	16e64 <ftello64@plt+0x557c>
   17020:	mov	r2, r1
   17024:	mov	r1, r0
   17028:	mov	r0, #0
   1702c:	b	17008 <ftello64@plt+0x5720>
   17030:	push	{r4, r5, r6, sl, fp, lr}
   17034:	add	fp, sp, #16
   17038:	sub	sp, sp, #48	; 0x30
   1703c:	mov	r4, r2
   17040:	mov	r5, r0
   17044:	mov	r6, sp
   17048:	mov	r0, r6
   1704c:	bl	1706c <ftello64@plt+0x5784>
   17050:	mov	r0, r5
   17054:	mov	r1, r4
   17058:	mvn	r2, #0
   1705c:	mov	r3, r6
   17060:	bl	16e74 <ftello64@plt+0x558c>
   17064:	sub	sp, fp, #16
   17068:	pop	{r4, r5, r6, sl, fp, pc}
   1706c:	vmov.i32	q8, #0	; 0x00000000
   17070:	mov	r2, #32
   17074:	mov	r3, r0
   17078:	vst1.32	{d16-d17}, [r3], r2
   1707c:	vst1.32	{d16-d17}, [r3]
   17080:	add	r2, r0, #16
   17084:	vst1.32	{d16-d17}, [r2]
   17088:	cmp	r1, #10
   1708c:	strne	r1, [r0]
   17090:	bxne	lr
   17094:	push	{fp, lr}
   17098:	mov	fp, sp
   1709c:	bl	118ac <abort@plt>
   170a0:	push	{r4, r5, r6, r7, fp, lr}
   170a4:	add	fp, sp, #16
   170a8:	sub	sp, sp, #48	; 0x30
   170ac:	mov	r4, r3
   170b0:	mov	r5, r2
   170b4:	mov	r6, r0
   170b8:	mov	r7, sp
   170bc:	mov	r0, r7
   170c0:	bl	1706c <ftello64@plt+0x5784>
   170c4:	mov	r0, r6
   170c8:	mov	r1, r5
   170cc:	mov	r2, r4
   170d0:	mov	r3, r7
   170d4:	bl	16e74 <ftello64@plt+0x558c>
   170d8:	sub	sp, fp, #16
   170dc:	pop	{r4, r5, r6, r7, fp, pc}
   170e0:	mov	r2, r1
   170e4:	mov	r1, r0
   170e8:	mov	r0, #0
   170ec:	b	17030 <ftello64@plt+0x5748>
   170f0:	mov	r3, r2
   170f4:	mov	r2, r1
   170f8:	mov	r1, r0
   170fc:	mov	r0, #0
   17100:	b	170a0 <ftello64@plt+0x57b8>
   17104:	push	{r4, r5, r6, sl, fp, lr}
   17108:	add	fp, sp, #16
   1710c:	sub	sp, sp, #48	; 0x30
   17110:	mov	r4, r1
   17114:	mov	r5, r0
   17118:	mov	r0, #32
   1711c:	movw	r1, #38928	; 0x9810
   17120:	movt	r1, #3
   17124:	add	r3, r1, #16
   17128:	vld1.64	{d16-d17}, [r1], r0
   1712c:	mov	r6, sp
   17130:	vld1.64	{d18-d19}, [r3]
   17134:	add	r3, r6, #16
   17138:	vld1.64	{d20-d21}, [r1]
   1713c:	vst1.64	{d18-d19}, [r3]
   17140:	mov	r1, r6
   17144:	vst1.64	{d16-d17}, [r1], r0
   17148:	vst1.64	{d20-d21}, [r1]
   1714c:	mov	r0, r6
   17150:	mov	r1, r2
   17154:	mov	r2, #1
   17158:	bl	15bcc <ftello64@plt+0x42e4>
   1715c:	mov	r0, #0
   17160:	mov	r1, r5
   17164:	mov	r2, r4
   17168:	mov	r3, r6
   1716c:	bl	16e74 <ftello64@plt+0x558c>
   17170:	sub	sp, fp, #16
   17174:	pop	{r4, r5, r6, sl, fp, pc}
   17178:	mov	r2, r1
   1717c:	mvn	r1, #0
   17180:	b	17104 <ftello64@plt+0x581c>
   17184:	mov	r1, #58	; 0x3a
   17188:	b	17178 <ftello64@plt+0x5890>
   1718c:	mov	r2, #58	; 0x3a
   17190:	b	17104 <ftello64@plt+0x581c>
   17194:	push	{r4, r5, r6, sl, fp, lr}
   17198:	add	fp, sp, #16
   1719c:	sub	sp, sp, #48	; 0x30
   171a0:	mov	r4, r2
   171a4:	mov	r5, r0
   171a8:	mov	r6, sp
   171ac:	mov	r0, r6
   171b0:	bl	1706c <ftello64@plt+0x5784>
   171b4:	mov	r0, r6
   171b8:	mov	r1, #58	; 0x3a
   171bc:	mov	r2, #1
   171c0:	bl	15bcc <ftello64@plt+0x42e4>
   171c4:	mov	r0, r5
   171c8:	mov	r1, r4
   171cc:	mvn	r2, #0
   171d0:	mov	r3, r6
   171d4:	bl	16e74 <ftello64@plt+0x558c>
   171d8:	sub	sp, fp, #16
   171dc:	pop	{r4, r5, r6, sl, fp, pc}
   171e0:	push	{fp, lr}
   171e4:	mov	fp, sp
   171e8:	sub	sp, sp, #8
   171ec:	mvn	ip, #0
   171f0:	str	ip, [sp]
   171f4:	bl	17200 <ftello64@plt+0x5918>
   171f8:	mov	sp, fp
   171fc:	pop	{fp, pc}
   17200:	push	{r4, r5, r6, r7, fp, lr}
   17204:	add	fp, sp, #16
   17208:	sub	sp, sp, #48	; 0x30
   1720c:	mov	r7, r3
   17210:	mov	r5, r0
   17214:	mov	r0, #32
   17218:	movw	r3, #38928	; 0x9810
   1721c:	movt	r3, #3
   17220:	add	r4, r3, #16
   17224:	vld1.64	{d16-d17}, [r3], r0
   17228:	mov	r6, sp
   1722c:	vld1.64	{d18-d19}, [r4]
   17230:	add	r4, r6, #16
   17234:	vld1.64	{d20-d21}, [r3]
   17238:	vst1.64	{d18-d19}, [r4]
   1723c:	mov	r3, r6
   17240:	vst1.64	{d16-d17}, [r3], r0
   17244:	vst1.64	{d20-d21}, [r3]
   17248:	mov	r0, r6
   1724c:	bl	15c24 <ftello64@plt+0x433c>
   17250:	ldr	r2, [fp, #8]
   17254:	mov	r0, r5
   17258:	mov	r1, r7
   1725c:	mov	r3, r6
   17260:	bl	16e74 <ftello64@plt+0x558c>
   17264:	sub	sp, fp, #16
   17268:	pop	{r4, r5, r6, r7, fp, pc}
   1726c:	mov	r3, r2
   17270:	mov	r2, r1
   17274:	mov	r1, r0
   17278:	mov	r0, #0
   1727c:	b	171e0 <ftello64@plt+0x58f8>
   17280:	push	{fp, lr}
   17284:	mov	fp, sp
   17288:	sub	sp, sp, #8
   1728c:	mov	ip, r2
   17290:	mov	r2, r1
   17294:	mov	r1, r0
   17298:	str	r3, [sp]
   1729c:	mov	r0, #0
   172a0:	mov	r3, ip
   172a4:	bl	17200 <ftello64@plt+0x5918>
   172a8:	mov	sp, fp
   172ac:	pop	{fp, pc}
   172b0:	movw	r3, #37280	; 0x91a0
   172b4:	movt	r3, #3
   172b8:	b	16e74 <ftello64@plt+0x558c>
   172bc:	mov	r2, r1
   172c0:	mov	r1, r0
   172c4:	mov	r0, #0
   172c8:	b	172b0 <ftello64@plt+0x59c8>
   172cc:	mvn	r2, #0
   172d0:	b	172b0 <ftello64@plt+0x59c8>
   172d4:	mov	r1, r0
   172d8:	mov	r0, #0
   172dc:	b	172cc <ftello64@plt+0x59e4>
   172e0:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   172e4:	add	fp, sp, #24
   172e8:	sub	sp, sp, #16
   172ec:	mov	r4, r1
   172f0:	mov	r5, r0
   172f4:	mov	r7, #0
   172f8:	mov	r0, #0
   172fc:	mov	r1, r5
   17300:	mov	r2, #5
   17304:	bl	11618 <dcgettext@plt>
   17308:	cmp	r0, r5
   1730c:	beq	17318 <ftello64@plt+0x5a30>
   17310:	sub	sp, fp, #24
   17314:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   17318:	bl	25fd0 <ftello64@plt+0x146e8>
   1731c:	mov	r6, r0
   17320:	mov	r8, #56	; 0x38
   17324:	mov	r0, #45	; 0x2d
   17328:	stm	sp, {r0, r8}
   1732c:	str	r7, [sp, #8]
   17330:	str	r7, [sp, #12]
   17334:	mov	r0, r6
   17338:	mov	r1, #85	; 0x55
   1733c:	mov	r2, #84	; 0x54
   17340:	mov	r3, #70	; 0x46
   17344:	bl	173dc <ftello64@plt+0x5af4>
   17348:	cmp	r0, #0
   1734c:	beq	17368 <ftello64@plt+0x5a80>
   17350:	ldrb	r1, [r5]
   17354:	movw	r2, #34614	; 0x8736
   17358:	movt	r2, #2
   1735c:	movw	r0, #34618	; 0x873a
   17360:	movt	r0, #2
   17364:	b	173ac <ftello64@plt+0x5ac4>
   17368:	mov	r0, #48	; 0x30
   1736c:	mov	r1, #51	; 0x33
   17370:	str	r8, [sp]
   17374:	stmib	sp, {r0, r1}
   17378:	str	r0, [sp, #12]
   1737c:	mov	r0, r6
   17380:	mov	r1, #71	; 0x47
   17384:	mov	r2, #66	; 0x42
   17388:	mov	r3, #49	; 0x31
   1738c:	bl	173dc <ftello64@plt+0x5af4>
   17390:	cmp	r0, #0
   17394:	beq	173bc <ftello64@plt+0x5ad4>
   17398:	ldrb	r1, [r5]
   1739c:	movw	r2, #34622	; 0x873e
   173a0:	movt	r2, #2
   173a4:	movw	r0, #34626	; 0x8742
   173a8:	movt	r0, #2
   173ac:	cmp	r1, #96	; 0x60
   173b0:	moveq	r0, r2
   173b4:	sub	sp, fp, #24
   173b8:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   173bc:	movw	r1, #33777	; 0x83f1
   173c0:	movt	r1, #2
   173c4:	movw	r0, #34500	; 0x86c4
   173c8:	movt	r0, #2
   173cc:	cmp	r4, #9
   173d0:	moveq	r0, r1
   173d4:	sub	sp, fp, #24
   173d8:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   173dc:	push	{r4, r5, r6, r7, fp, lr}
   173e0:	add	fp, sp, #16
   173e4:	sub	sp, sp, #16
   173e8:	mov	r4, r3
   173ec:	mov	r5, r2
   173f0:	mov	r7, r1
   173f4:	mov	r6, r0
   173f8:	mov	r0, r1
   173fc:	bl	25bc0 <ftello64@plt+0x142d8>
   17400:	ldrb	r1, [r6]
   17404:	cmp	r0, #0
   17408:	andne	r1, r1, #223	; 0xdf
   1740c:	mov	r0, #0
   17410:	cmp	r1, r7
   17414:	bne	17454 <ftello64@plt+0x5b6c>
   17418:	cmp	r7, #0
   1741c:	moveq	r0, #1
   17420:	subeq	sp, fp, #16
   17424:	popeq	{r4, r5, r6, r7, fp, pc}
   17428:	ldr	r0, [fp, #20]
   1742c:	ldr	r1, [fp, #16]
   17430:	ldr	r2, [fp, #12]
   17434:	ldr	r3, [fp, #8]
   17438:	str	r2, [sp]
   1743c:	str	r1, [sp, #4]
   17440:	str	r0, [sp, #8]
   17444:	mov	r0, r6
   17448:	mov	r1, r5
   1744c:	mov	r2, r4
   17450:	bl	1745c <ftello64@plt+0x5b74>
   17454:	sub	sp, fp, #16
   17458:	pop	{r4, r5, r6, r7, fp, pc}
   1745c:	push	{r4, r5, r6, r7, fp, lr}
   17460:	add	fp, sp, #16
   17464:	sub	sp, sp, #8
   17468:	mov	r4, r3
   1746c:	mov	r5, r2
   17470:	mov	r7, r1
   17474:	mov	r6, r0
   17478:	mov	r0, r1
   1747c:	bl	25bc0 <ftello64@plt+0x142d8>
   17480:	ldrb	r1, [r6, #1]
   17484:	cmp	r0, #0
   17488:	andne	r1, r1, #223	; 0xdf
   1748c:	mov	r0, #0
   17490:	cmp	r1, r7
   17494:	bne	174cc <ftello64@plt+0x5be4>
   17498:	cmp	r7, #0
   1749c:	moveq	r0, #1
   174a0:	subeq	sp, fp, #16
   174a4:	popeq	{r4, r5, r6, r7, fp, pc}
   174a8:	ldr	r0, [fp, #16]
   174ac:	ldr	r1, [fp, #12]
   174b0:	ldr	r3, [fp, #8]
   174b4:	str	r1, [sp]
   174b8:	str	r0, [sp, #4]
   174bc:	mov	r0, r6
   174c0:	mov	r1, r5
   174c4:	mov	r2, r4
   174c8:	bl	174d4 <ftello64@plt+0x5bec>
   174cc:	sub	sp, fp, #16
   174d0:	pop	{r4, r5, r6, r7, fp, pc}
   174d4:	push	{r4, r5, r6, r7, fp, lr}
   174d8:	add	fp, sp, #16
   174dc:	sub	sp, sp, #8
   174e0:	mov	r4, r3
   174e4:	mov	r5, r2
   174e8:	mov	r7, r1
   174ec:	mov	r6, r0
   174f0:	mov	r0, r1
   174f4:	bl	25bc0 <ftello64@plt+0x142d8>
   174f8:	ldrb	r1, [r6, #2]
   174fc:	cmp	r0, #0
   17500:	andne	r1, r1, #223	; 0xdf
   17504:	mov	r0, #0
   17508:	cmp	r1, r7
   1750c:	bne	1753c <ftello64@plt+0x5c54>
   17510:	cmp	r7, #0
   17514:	moveq	r0, #1
   17518:	subeq	sp, fp, #16
   1751c:	popeq	{r4, r5, r6, r7, fp, pc}
   17520:	ldr	r0, [fp, #12]
   17524:	ldr	r3, [fp, #8]
   17528:	str	r0, [sp]
   1752c:	mov	r0, r6
   17530:	mov	r1, r5
   17534:	mov	r2, r4
   17538:	bl	17544 <ftello64@plt+0x5c5c>
   1753c:	sub	sp, fp, #16
   17540:	pop	{r4, r5, r6, r7, fp, pc}
   17544:	push	{r4, r5, r6, r7, fp, lr}
   17548:	add	fp, sp, #16
   1754c:	mov	r4, r3
   17550:	mov	r5, r2
   17554:	mov	r7, r1
   17558:	mov	r6, r0
   1755c:	mov	r0, r1
   17560:	bl	25bc0 <ftello64@plt+0x142d8>
   17564:	ldrb	r1, [r6, #3]
   17568:	ldr	r3, [fp, #8]
   1756c:	cmp	r0, #0
   17570:	andne	r1, r1, #223	; 0xdf
   17574:	mov	r0, #0
   17578:	cmp	r1, r7
   1757c:	popne	{r4, r5, r6, r7, fp, pc}
   17580:	cmp	r7, #0
   17584:	beq	1759c <ftello64@plt+0x5cb4>
   17588:	mov	r0, r6
   1758c:	mov	r1, r5
   17590:	mov	r2, r4
   17594:	pop	{r4, r5, r6, r7, fp, lr}
   17598:	b	175a4 <ftello64@plt+0x5cbc>
   1759c:	mov	r0, #1
   175a0:	pop	{r4, r5, r6, r7, fp, pc}
   175a4:	push	{r4, r5, r6, r7, fp, lr}
   175a8:	add	fp, sp, #16
   175ac:	mov	r4, r3
   175b0:	mov	r5, r2
   175b4:	mov	r7, r1
   175b8:	mov	r6, r0
   175bc:	mov	r0, r1
   175c0:	bl	25bc0 <ftello64@plt+0x142d8>
   175c4:	ldrb	r1, [r6, #4]
   175c8:	cmp	r0, #0
   175cc:	andne	r1, r1, #223	; 0xdf
   175d0:	mov	r0, #0
   175d4:	cmp	r1, r7
   175d8:	popne	{r4, r5, r6, r7, fp, pc}
   175dc:	cmp	r7, #0
   175e0:	beq	175f8 <ftello64@plt+0x5d10>
   175e4:	mov	r0, r6
   175e8:	mov	r1, r5
   175ec:	mov	r2, r4
   175f0:	pop	{r4, r5, r6, r7, fp, lr}
   175f4:	b	17600 <ftello64@plt+0x5d18>
   175f8:	mov	r0, #1
   175fc:	pop	{r4, r5, r6, r7, fp, pc}
   17600:	push	{r4, r5, r6, sl, fp, lr}
   17604:	add	fp, sp, #16
   17608:	mov	r4, r2
   1760c:	mov	r6, r1
   17610:	mov	r5, r0
   17614:	mov	r0, r1
   17618:	bl	25bc0 <ftello64@plt+0x142d8>
   1761c:	ldrb	r1, [r5, #5]
   17620:	cmp	r0, #0
   17624:	andne	r1, r1, #223	; 0xdf
   17628:	mov	r0, #0
   1762c:	cmp	r1, r6
   17630:	popne	{r4, r5, r6, sl, fp, pc}
   17634:	cmp	r6, #0
   17638:	beq	1764c <ftello64@plt+0x5d64>
   1763c:	mov	r0, r5
   17640:	mov	r1, r4
   17644:	pop	{r4, r5, r6, sl, fp, lr}
   17648:	b	17654 <ftello64@plt+0x5d6c>
   1764c:	mov	r0, #1
   17650:	pop	{r4, r5, r6, sl, fp, pc}
   17654:	push	{r4, r5, fp, lr}
   17658:	add	fp, sp, #8
   1765c:	mov	r5, r1
   17660:	mov	r4, r0
   17664:	mov	r0, r1
   17668:	bl	25bc0 <ftello64@plt+0x142d8>
   1766c:	ldrb	r1, [r4, #6]
   17670:	cmp	r0, #0
   17674:	andne	r1, r1, #223	; 0xdf
   17678:	mov	r0, #0
   1767c:	cmp	r1, r5
   17680:	popne	{r4, r5, fp, pc}
   17684:	cmp	r5, #0
   17688:	beq	17698 <ftello64@plt+0x5db0>
   1768c:	mov	r0, r4
   17690:	pop	{r4, r5, fp, lr}
   17694:	b	176a0 <ftello64@plt+0x5db8>
   17698:	mov	r0, #1
   1769c:	pop	{r4, r5, fp, pc}
   176a0:	push	{r4, sl, fp, lr}
   176a4:	add	fp, sp, #8
   176a8:	mov	r4, r0
   176ac:	mov	r0, #0
   176b0:	bl	25bc0 <ftello64@plt+0x142d8>
   176b4:	ldrb	r1, [r4, #7]
   176b8:	cmp	r0, #0
   176bc:	beq	176d4 <ftello64@plt+0x5dec>
   176c0:	tst	r1, #223	; 0xdf
   176c4:	moveq	r0, #1
   176c8:	popeq	{r4, sl, fp, pc}
   176cc:	mov	r0, #0
   176d0:	pop	{r4, sl, fp, pc}
   176d4:	cmp	r1, #0
   176d8:	moveq	r0, #1
   176dc:	popeq	{r4, sl, fp, pc}
   176e0:	mov	r0, #0
   176e4:	pop	{r4, sl, fp, pc}
   176e8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   176ec:	add	fp, sp, #28
   176f0:	sub	sp, sp, #124	; 0x7c
   176f4:	mov	r4, r2
   176f8:	mov	r9, r1
   176fc:	mov	r7, r0
   17700:	bl	117d4 <fileno@plt>
   17704:	add	r1, sp, #16
   17708:	bl	279e0 <ftello64@plt+0x160f8>
   1770c:	mov	r5, #8192	; 0x2000
   17710:	cmp	r0, #0
   17714:	blt	1777c <ftello64@plt+0x5e94>
   17718:	ldr	r0, [sp, #32]
   1771c:	and	r0, r0, #61440	; 0xf000
   17720:	cmp	r0, #32768	; 0x8000
   17724:	bne	1777c <ftello64@plt+0x5e94>
   17728:	mov	r0, r7
   1772c:	bl	118e8 <ftello64@plt>
   17730:	cmp	r1, #0
   17734:	blt	1777c <ftello64@plt+0x5e94>
   17738:	ldr	r2, [sp, #64]	; 0x40
   1773c:	ldr	r3, [sp, #68]	; 0x44
   17740:	subs	r6, r0, r2
   17744:	sbcs	r6, r1, r3
   17748:	bge	1777c <ftello64@plt+0x5e94>
   1774c:	subs	r0, r2, r0
   17750:	sbc	r1, r3, r1
   17754:	mvn	r2, #-2147483647	; 0x80000001
   17758:	subs	r2, r2, r0
   1775c:	rscs	r1, r1, #0
   17760:	bge	17778 <ftello64@plt+0x5e90>
   17764:	bl	11774 <__errno_location@plt>
   17768:	mov	r1, #12
   1776c:	str	r1, [r0]
   17770:	mov	sl, #0
   17774:	b	17970 <ftello64@plt+0x6088>
   17778:	add	r5, r0, #1
   1777c:	mov	r0, r5
   17780:	bl	25888 <ftello64@plt+0x13fa0>
   17784:	mov	sl, #0
   17788:	cmp	r0, #0
   1778c:	beq	17970 <ftello64@plt+0x6088>
   17790:	mov	r8, r0
   17794:	str	r4, [sp, #4]
   17798:	mov	r1, #1
   1779c:	mov	r2, r5
   177a0:	mov	r3, r7
   177a4:	bl	1169c <fread@plt>
   177a8:	mov	r4, r0
   177ac:	cmp	r0, r5
   177b0:	str	r9, [sp, #12]
   177b4:	bne	1786c <ftello64@plt+0x5f84>
   177b8:	and	sl, r9, #2
   177bc:	mvn	r0, #-2147483648	; 0x80000000
   177c0:	str	r0, [sp, #8]
   177c4:	cmn	r5, #-2147483647	; 0x80000001
   177c8:	beq	178c8 <ftello64@plt+0x5fe0>
   177cc:	mvn	r0, #-2147483648	; 0x80000000
   177d0:	eor	r0, r0, r5, lsr #1
   177d4:	cmp	r5, r0
   177d8:	mvn	r9, #-2147483648	; 0x80000000
   177dc:	addcc	r9, r5, r5, lsr #1
   177e0:	cmp	sl, #0
   177e4:	bne	17804 <ftello64@plt+0x5f1c>
   177e8:	mov	r0, r8
   177ec:	mov	r1, r9
   177f0:	bl	258b8 <ftello64@plt+0x13fd0>
   177f4:	mov	r6, r0
   177f8:	cmp	r0, #0
   177fc:	bne	1783c <ftello64@plt+0x5f54>
   17800:	b	178d0 <ftello64@plt+0x5fe8>
   17804:	mov	r0, r9
   17808:	bl	25888 <ftello64@plt+0x13fa0>
   1780c:	cmp	r0, #0
   17810:	beq	178d0 <ftello64@plt+0x5fe8>
   17814:	mov	r6, r0
   17818:	mov	r1, r8
   1781c:	mov	r2, r5
   17820:	bl	115c4 <memcpy@plt>
   17824:	mov	r0, r8
   17828:	mov	r1, r5
   1782c:	mvn	r2, #0
   17830:	bl	11840 <__explicit_bzero_chk@plt>
   17834:	mov	r0, r8
   17838:	bl	152fc <ftello64@plt+0x3a14>
   1783c:	add	r0, r6, r4
   17840:	sub	r5, r9, r4
   17844:	mov	r1, #1
   17848:	mov	r2, r5
   1784c:	mov	r3, r7
   17850:	bl	1169c <fread@plt>
   17854:	add	r4, r0, r4
   17858:	cmp	r0, r5
   1785c:	mov	r8, r6
   17860:	mov	r5, r9
   17864:	beq	177c4 <ftello64@plt+0x5edc>
   17868:	b	17874 <ftello64@plt+0x5f8c>
   1786c:	mov	r9, r5
   17870:	mov	r6, r8
   17874:	bl	11774 <__errno_location@plt>
   17878:	ldr	r5, [r0]
   1787c:	mov	r0, r7
   17880:	bl	115ac <ferror@plt>
   17884:	cmp	r0, #0
   17888:	beq	17894 <ftello64@plt+0x5fac>
   1788c:	mov	r8, r6
   17890:	b	178d8 <ftello64@plt+0x5ff0>
   17894:	sub	r0, r9, #1
   17898:	cmp	r4, r0
   1789c:	bcs	1795c <ftello64@plt+0x6074>
   178a0:	add	r1, r4, #1
   178a4:	ldr	r0, [sp, #12]
   178a8:	tst	r0, #2
   178ac:	bne	17910 <ftello64@plt+0x6028>
   178b0:	mov	r0, r6
   178b4:	bl	258b8 <ftello64@plt+0x13fd0>
   178b8:	mov	sl, r0
   178bc:	cmp	r0, #0
   178c0:	moveq	sl, r6
   178c4:	b	17960 <ftello64@plt+0x6078>
   178c8:	mov	r5, #12
   178cc:	b	178dc <ftello64@plt+0x5ff4>
   178d0:	bl	11774 <__errno_location@plt>
   178d4:	ldr	r5, [r0]
   178d8:	str	r9, [sp, #8]
   178dc:	ldr	r0, [sp, #12]
   178e0:	mov	sl, #0
   178e4:	tst	r0, #2
   178e8:	beq	178fc <ftello64@plt+0x6014>
   178ec:	mov	r0, r8
   178f0:	ldr	r1, [sp, #8]
   178f4:	mvn	r2, #0
   178f8:	bl	11840 <__explicit_bzero_chk@plt>
   178fc:	mov	r0, r8
   17900:	bl	152fc <ftello64@plt+0x3a14>
   17904:	bl	11774 <__errno_location@plt>
   17908:	str	r5, [r0]
   1790c:	b	17970 <ftello64@plt+0x6088>
   17910:	mov	r0, r1
   17914:	bl	25888 <ftello64@plt+0x13fa0>
   17918:	cmp	r0, #0
   1791c:	beq	1794c <ftello64@plt+0x6064>
   17920:	mov	sl, r0
   17924:	mov	r1, r6
   17928:	mov	r2, r4
   1792c:	bl	115c4 <memcpy@plt>
   17930:	mov	r0, r6
   17934:	mov	r1, r9
   17938:	mvn	r2, #0
   1793c:	bl	11840 <__explicit_bzero_chk@plt>
   17940:	mov	r0, r6
   17944:	bl	152fc <ftello64@plt+0x3a14>
   17948:	b	17960 <ftello64@plt+0x6078>
   1794c:	add	r0, r6, r4
   17950:	sub	r1, r9, r4
   17954:	mvn	r2, #0
   17958:	bl	11840 <__explicit_bzero_chk@plt>
   1795c:	mov	sl, r6
   17960:	ldr	r1, [sp, #4]
   17964:	mov	r0, #0
   17968:	strb	r0, [sl, r4]
   1796c:	str	r4, [r1]
   17970:	mov	r0, sl
   17974:	sub	sp, fp, #28
   17978:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1797c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   17980:	add	fp, sp, #24
   17984:	mov	r5, r2
   17988:	mov	r6, r1
   1798c:	movw	r2, #34720	; 0x87a0
   17990:	movt	r2, #2
   17994:	movw	r1, #34716	; 0x879c
   17998:	movt	r1, #2
   1799c:	tst	r6, #1
   179a0:	moveq	r1, r2
   179a4:	bl	11870 <fopen64@plt>
   179a8:	mov	r4, #0
   179ac:	cmp	r0, #0
   179b0:	beq	17a24 <ftello64@plt+0x613c>
   179b4:	mov	r7, r0
   179b8:	ands	r8, r6, #2
   179bc:	beq	179d4 <ftello64@plt+0x60ec>
   179c0:	mov	r0, r7
   179c4:	mov	r1, #0
   179c8:	mov	r2, #2
   179cc:	mov	r3, #0
   179d0:	bl	117a4 <setvbuf@plt>
   179d4:	mov	r0, r7
   179d8:	mov	r1, r6
   179dc:	mov	r2, r5
   179e0:	bl	176e8 <ftello64@plt+0x5e00>
   179e4:	mov	r6, r0
   179e8:	mov	r0, r7
   179ec:	bl	25dd4 <ftello64@plt+0x144ec>
   179f0:	cmp	r0, #0
   179f4:	moveq	r0, r6
   179f8:	popeq	{r4, r5, r6, r7, r8, sl, fp, pc}
   179fc:	cmp	r6, #0
   17a00:	beq	17a24 <ftello64@plt+0x613c>
   17a04:	cmp	r8, #0
   17a08:	beq	17a1c <ftello64@plt+0x6134>
   17a0c:	ldr	r1, [r5]
   17a10:	mov	r0, r6
   17a14:	mvn	r2, #0
   17a18:	bl	11840 <__explicit_bzero_chk@plt>
   17a1c:	mov	r0, r6
   17a20:	bl	152fc <ftello64@plt+0x3a14>
   17a24:	mov	r0, r4
   17a28:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   17a2c:	push	{fp, lr}
   17a30:	mov	fp, sp
   17a34:	mov	ip, r1
   17a38:	mov	lr, r0
   17a3c:	movw	r0, #39232	; 0x9940
   17a40:	movt	r0, #3
   17a44:	ldr	r3, [r0]
   17a48:	mov	r0, #16
   17a4c:	and	r0, r0, r3, lsr #21
   17a50:	ldrb	r1, [r2, #28]
   17a54:	and	r1, r1, #111	; 0x6f
   17a58:	orr	r0, r1, r0
   17a5c:	orr	r0, r0, #128	; 0x80
   17a60:	strb	r0, [r2, #28]
   17a64:	mov	r0, r2
   17a68:	mov	r1, lr
   17a6c:	mov	r2, ip
   17a70:	bl	17aa8 <ftello64@plt+0x61c0>
   17a74:	cmp	r0, #0
   17a78:	moveq	r0, #0
   17a7c:	popeq	{fp, pc}
   17a80:	movw	r1, #35112	; 0x8928
   17a84:	movt	r1, #2
   17a88:	ldr	r0, [r1, r0, lsl #2]
   17a8c:	movw	r1, #34728	; 0x87a8
   17a90:	movt	r1, #2
   17a94:	add	r1, r1, r0
   17a98:	mov	r0, #0
   17a9c:	mov	r2, #5
   17aa0:	pop	{fp, lr}
   17aa4:	b	11618 <dcgettext@plt>
   17aa8:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   17aac:	add	fp, sp, #24
   17ab0:	sub	sp, sp, #96	; 0x60
   17ab4:	mov	r6, r3
   17ab8:	mov	r7, r2
   17abc:	mov	r8, r1
   17ac0:	mov	r4, r0
   17ac4:	mov	r0, #0
   17ac8:	str	r0, [fp, #-28]	; 0xffffffe4
   17acc:	str	r0, [r4, #8]
   17ad0:	str	r3, [r4, #12]
   17ad4:	str	r0, [r4, #24]
   17ad8:	ldrb	r0, [r4, #28]
   17adc:	and	r0, r0, #144	; 0x90
   17ae0:	strb	r0, [r4, #28]
   17ae4:	ldr	r5, [r4]
   17ae8:	ldr	r0, [r4, #4]
   17aec:	cmp	r0, #159	; 0x9f
   17af0:	bls	17c44 <ftello64@plt+0x635c>
   17af4:	mov	r0, #160	; 0xa0
   17af8:	str	r0, [r4, #8]
   17afc:	mov	r0, r5
   17b00:	mov	r1, r7
   17b04:	bl	191bc <ftello64@plt+0x78d4>
   17b08:	str	r0, [fp, #-28]	; 0xffffffe4
   17b0c:	cmp	r0, #0
   17b10:	bne	17b44 <ftello64@plt+0x625c>
   17b14:	movw	r1, #0
   17b18:	movt	r1, #0
   17b1c:	movw	r2, #0
   17b20:	movt	r2, #0
   17b24:	orrs	r1, r2, r1
   17b28:	beq	17b44 <ftello64@plt+0x625c>
   17b2c:	add	r0, r5, #136	; 0x88
   17b30:	mov	r1, #0
   17b34:	bl	115dc <pthread_mutex_init@plt>
   17b38:	cmp	r0, #0
   17b3c:	bne	17c70 <ftello64@plt+0x6388>
   17b40:	ldr	r0, [fp, #-28]	; 0xffffffe4
   17b44:	cmp	r0, #0
   17b48:	bne	17c78 <ftello64@plt+0x6390>
   17b4c:	ldr	r3, [r4, #20]
   17b50:	str	r5, [sp, #4]
   17b54:	ubfx	r0, r6, #22, #1
   17b58:	str	r0, [sp]
   17b5c:	add	r0, sp, #8
   17b60:	mov	r1, r8
   17b64:	mov	r2, r7
   17b68:	bl	19368 <ftello64@plt+0x7a80>
   17b6c:	str	r0, [fp, #-28]	; 0xffffffe4
   17b70:	cmp	r0, #0
   17b74:	bne	17c10 <ftello64@plt+0x6328>
   17b78:	mov	r0, #0
   17b7c:	str	r0, [r4, #24]
   17b80:	add	r0, sp, #8
   17b84:	sub	r3, fp, #28
   17b88:	mov	r1, r4
   17b8c:	mov	r2, r6
   17b90:	bl	1953c <ftello64@plt+0x7c54>
   17b94:	str	r0, [r5, #52]	; 0x34
   17b98:	cmp	r0, #0
   17b9c:	beq	17c10 <ftello64@plt+0x6328>
   17ba0:	mov	r0, r4
   17ba4:	bl	19610 <ftello64@plt+0x7d28>
   17ba8:	str	r0, [fp, #-28]	; 0xffffffe4
   17bac:	cmp	r0, #0
   17bb0:	bne	17c10 <ftello64@plt+0x6328>
   17bb4:	ands	r0, r6, #4194304	; 0x400000
   17bb8:	bne	17bdc <ftello64@plt+0x62f4>
   17bbc:	ldrb	r0, [r5, #88]	; 0x58
   17bc0:	ands	r0, r0, #4
   17bc4:	beq	17bdc <ftello64@plt+0x62f4>
   17bc8:	ldr	r0, [r4, #20]
   17bcc:	cmp	r0, #0
   17bd0:	bne	17bdc <ftello64@plt+0x62f4>
   17bd4:	mov	r0, r5
   17bd8:	bl	1982c <ftello64@plt+0x7f44>
   17bdc:	mov	r0, r5
   17be0:	bl	199c8 <ftello64@plt+0x80e0>
   17be4:	str	r0, [fp, #-28]	; 0xffffffe4
   17be8:	mov	r0, r4
   17bec:	bl	194b8 <ftello64@plt+0x7bd0>
   17bf0:	add	r0, sp, #8
   17bf4:	bl	19508 <ftello64@plt+0x7c20>
   17bf8:	ldr	r0, [fp, #-28]	; 0xffffffe4
   17bfc:	cmp	r0, #0
   17c00:	bne	17c20 <ftello64@plt+0x6338>
   17c04:	ldr	r0, [fp, #-28]	; 0xffffffe4
   17c08:	sub	sp, fp, #24
   17c0c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   17c10:	mov	r0, r4
   17c14:	bl	194b8 <ftello64@plt+0x7bd0>
   17c18:	add	r0, sp, #8
   17c1c:	bl	19508 <ftello64@plt+0x7c20>
   17c20:	movw	r0, #0
   17c24:	movt	r0, #0
   17c28:	movw	r1, #0
   17c2c:	movt	r1, #0
   17c30:	orrs	r0, r1, r0
   17c34:	beq	17c78 <ftello64@plt+0x6390>
   17c38:	add	r0, r5, #136	; 0x88
   17c3c:	bl	11564 <pthread_mutex_destroy@plt>
   17c40:	b	17c78 <ftello64@plt+0x6390>
   17c44:	mov	r9, #160	; 0xa0
   17c48:	mov	r0, r5
   17c4c:	mov	r1, #160	; 0xa0
   17c50:	bl	258b8 <ftello64@plt+0x13fd0>
   17c54:	cmp	r0, #0
   17c58:	moveq	r0, #12
   17c5c:	subeq	sp, fp, #24
   17c60:	popeq	{r4, r5, r6, r7, r8, r9, fp, pc}
   17c64:	mov	r5, r0
   17c68:	stm	r4, {r0, r9}
   17c6c:	b	17af4 <ftello64@plt+0x620c>
   17c70:	mov	r0, #12
   17c74:	str	r0, [fp, #-28]	; 0xffffffe4
   17c78:	mov	r0, r5
   17c7c:	bl	182dc <ftello64@plt+0x69f4>
   17c80:	mov	r0, #0
   17c84:	str	r0, [r4]
   17c88:	str	r0, [r4, #4]
   17c8c:	b	17c04 <ftello64@plt+0x631c>
   17c90:	movw	r2, #39232	; 0x9940
   17c94:	movt	r2, #3
   17c98:	ldr	r1, [r2]
   17c9c:	str	r0, [r2]
   17ca0:	mov	r0, r1
   17ca4:	bx	lr
   17ca8:	push	{r4, r5, r6, sl, fp, lr}
   17cac:	add	fp, sp, #16
   17cb0:	mov	r4, r0
   17cb4:	ldr	r6, [r0]
   17cb8:	ldr	r5, [r0, #16]
   17cbc:	mov	r0, r5
   17cc0:	mov	r1, #0
   17cc4:	mov	r2, #256	; 0x100
   17cc8:	bl	117b0 <memset@plt>
   17ccc:	ldr	r1, [r6, #36]	; 0x24
   17cd0:	mov	r0, r4
   17cd4:	mov	r2, r5
   17cd8:	bl	17d44 <ftello64@plt+0x645c>
   17cdc:	ldr	r0, [r6, #36]	; 0x24
   17ce0:	ldr	r1, [r6, #40]	; 0x28
   17ce4:	cmp	r0, r1
   17ce8:	beq	17cf8 <ftello64@plt+0x6410>
   17cec:	mov	r0, r4
   17cf0:	mov	r2, r5
   17cf4:	bl	17d44 <ftello64@plt+0x645c>
   17cf8:	ldr	r0, [r6, #36]	; 0x24
   17cfc:	ldr	r1, [r6, #44]	; 0x2c
   17d00:	cmp	r0, r1
   17d04:	beq	17d14 <ftello64@plt+0x642c>
   17d08:	mov	r0, r4
   17d0c:	mov	r2, r5
   17d10:	bl	17d44 <ftello64@plt+0x645c>
   17d14:	ldr	r0, [r6, #36]	; 0x24
   17d18:	ldr	r1, [r6, #48]	; 0x30
   17d1c:	cmp	r0, r1
   17d20:	beq	17d30 <ftello64@plt+0x6448>
   17d24:	mov	r0, r4
   17d28:	mov	r2, r5
   17d2c:	bl	17d44 <ftello64@plt+0x645c>
   17d30:	ldrb	r0, [r4, #28]
   17d34:	orr	r0, r0, #8
   17d38:	strb	r0, [r4, #28]
   17d3c:	mov	r0, #0
   17d40:	pop	{r4, r5, r6, sl, fp, pc}
   17d44:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17d48:	add	fp, sp, #28
   17d4c:	sub	sp, sp, #308	; 0x134
   17d50:	str	r2, [sp, #28]
   17d54:	str	r0, [sp, #16]
   17d58:	ldr	r8, [r0]
   17d5c:	ldr	r0, [r8, #92]	; 0x5c
   17d60:	mov	sl, #0
   17d64:	cmp	r0, #1
   17d68:	ldreq	r0, [sp, #16]
   17d6c:	ldrbeq	r0, [r0, #14]
   17d70:	ubfxeq	sl, r0, #6, #1
   17d74:	ldr	r0, [r1, #8]
   17d78:	cmp	r0, #1
   17d7c:	blt	180b8 <ftello64@plt+0x67d0>
   17d80:	add	r0, sp, #32
   17d84:	add	r0, r0, #1
   17d88:	str	r0, [sp]
   17d8c:	mov	r4, #1
   17d90:	movw	r0, #1
   17d94:	movt	r0, #32
   17d98:	add	r0, r0, #254	; 0xfe
   17d9c:	str	r0, [sp, #4]
   17da0:	mov	r2, #0
   17da4:	str	r1, [sp, #8]
   17da8:	str	r8, [sp, #20]
   17dac:	ldr	r0, [r1, #12]
   17db0:	str	r2, [sp, #12]
   17db4:	ldr	r9, [r0, r2, lsl #2]
   17db8:	ldr	r0, [r8]
   17dbc:	add	r1, r0, r9, lsl #3
   17dc0:	ldrb	r5, [r1, #4]
   17dc4:	cmp	r5, #1
   17dc8:	beq	17e50 <ftello64@plt+0x6568>
   17dcc:	cmp	r5, #6
   17dd0:	beq	17f50 <ftello64@plt+0x6668>
   17dd4:	cmp	r5, #3
   17dd8:	bne	17fd4 <ftello64@plt+0x66ec>
   17ddc:	mov	r7, #0
   17de0:	ldr	r5, [sp, #28]
   17de4:	mov	r6, #0
   17de8:	str	r9, [sp, #24]
   17dec:	ldr	r0, [r8]
   17df0:	ldr	r0, [r0, r9, lsl #3]
   17df4:	ldr	r9, [r0, r6, lsl #2]
   17df8:	mov	r8, #0
   17dfc:	b	17e14 <ftello64@plt+0x652c>
   17e00:	add	r0, r7, r8
   17e04:	bl	115d0 <tolower@plt>
   17e08:	ldr	r1, [sp, #28]
   17e0c:	strb	r4, [r1, r0]
   17e10:	b	17e24 <ftello64@plt+0x653c>
   17e14:	tst	r9, r4, lsl r8
   17e18:	strbne	r4, [r5, r8]
   17e1c:	cmpne	sl, #0
   17e20:	bne	17e00 <ftello64@plt+0x6518>
   17e24:	add	r8, r8, #1
   17e28:	cmp	r8, #32
   17e2c:	bne	17e14 <ftello64@plt+0x652c>
   17e30:	add	r5, r5, #32
   17e34:	add	r6, r6, #1
   17e38:	add	r7, r7, #32
   17e3c:	cmp	r6, #8
   17e40:	ldr	r8, [sp, #20]
   17e44:	ldr	r9, [sp, #24]
   17e48:	bne	17dec <ftello64@plt+0x6504>
   17e4c:	b	180a0 <ftello64@plt+0x67b8>
   17e50:	ldrb	r0, [r0, r9, lsl #3]
   17e54:	ldr	r1, [sp, #28]
   17e58:	strb	r4, [r1, r0]
   17e5c:	cmp	sl, #0
   17e60:	beq	17e70 <ftello64@plt+0x6588>
   17e64:	bl	115d0 <tolower@plt>
   17e68:	ldr	r1, [sp, #28]
   17e6c:	strb	r4, [r1, r0]
   17e70:	ldr	r0, [sp, #16]
   17e74:	ldrb	r0, [r0, #14]
   17e78:	tst	r0, #64	; 0x40
   17e7c:	beq	180a0 <ftello64@plt+0x67b8>
   17e80:	ldr	r0, [r8, #92]	; 0x5c
   17e84:	cmp	r0, #2
   17e88:	blt	180a0 <ftello64@plt+0x67b8>
   17e8c:	ldr	r0, [r8]
   17e90:	ldrb	r0, [r0, r9, lsl #3]
   17e94:	strb	r0, [sp, #32]
   17e98:	ldr	r0, [r8, #8]
   17e9c:	add	r1, r9, #1
   17ea0:	cmp	r1, r0
   17ea4:	ldr	r0, [sp]
   17ea8:	add	r5, sp, #32
   17eac:	bcs	17ef8 <ftello64@plt+0x6610>
   17eb0:	ldr	r0, [sp]
   17eb4:	ldr	r1, [r8]
   17eb8:	add	r1, r1, r9, lsl #3
   17ebc:	ldr	r2, [r1, #12]
   17ec0:	ldr	r3, [sp, #4]
   17ec4:	and	r2, r2, r3
   17ec8:	movw	r3, #1
   17ecc:	movt	r3, #32
   17ed0:	cmp	r2, r3
   17ed4:	bne	17ef8 <ftello64@plt+0x6610>
   17ed8:	ldrb	r1, [r1, #8]
   17edc:	strb	r1, [r0], #1
   17ee0:	add	r1, r9, #1
   17ee4:	ldr	r2, [r8, #8]
   17ee8:	add	r3, r9, #2
   17eec:	cmp	r3, r2
   17ef0:	mov	r9, r1
   17ef4:	bcc	17eb4 <ftello64@plt+0x65cc>
   17ef8:	mov	r1, #0
   17efc:	str	r1, [fp, #-44]	; 0xffffffd4
   17f00:	str	r1, [fp, #-48]	; 0xffffffd0
   17f04:	sub	r6, r0, r5
   17f08:	sub	r0, fp, #36	; 0x24
   17f0c:	mov	r1, r5
   17f10:	mov	r2, r6
   17f14:	sub	r3, fp, #48	; 0x30
   17f18:	bl	261f0 <ftello64@plt+0x14908>
   17f1c:	cmp	r0, r6
   17f20:	bne	180a0 <ftello64@plt+0x67b8>
   17f24:	ldr	r0, [fp, #-36]	; 0xffffffdc
   17f28:	bl	115e8 <towlower@plt>
   17f2c:	mov	r1, r0
   17f30:	mov	r0, r5
   17f34:	sub	r2, fp, #48	; 0x30
   17f38:	bl	11528 <wcrtomb@plt>
   17f3c:	cmn	r0, #1
   17f40:	ldrbne	r0, [sp, #32]
   17f44:	ldrne	r1, [sp, #28]
   17f48:	strbne	r4, [r1, r0]
   17f4c:	b	180a0 <ftello64@plt+0x67b8>
   17f50:	ldr	r6, [r0, r9, lsl #3]
   17f54:	ldr	r0, [r8, #92]	; 0x5c
   17f58:	cmp	r0, #2
   17f5c:	blt	17fec <ftello64@plt+0x6704>
   17f60:	ldr	r0, [r6, #36]	; 0x24
   17f64:	cmp	r0, #0
   17f68:	bne	17f80 <ftello64@plt+0x6698>
   17f6c:	ldrb	r0, [r6, #16]
   17f70:	tst	r0, #1
   17f74:	ldreq	r0, [r6, #32]
   17f78:	cmpeq	r0, #0
   17f7c:	beq	17fec <ftello64@plt+0x6704>
   17f80:	mov	r0, #0
   17f84:	strb	r0, [fp, #-48]	; 0xffffffd0
   17f88:	add	r5, sp, #32
   17f8c:	mov	r0, #0
   17f90:	str	r0, [sp, #36]	; 0x24
   17f94:	str	r0, [sp, #32]
   17f98:	mov	r0, #0
   17f9c:	sub	r1, fp, #48	; 0x30
   17fa0:	mov	r2, #1
   17fa4:	mov	r3, r5
   17fa8:	bl	261f0 <ftello64@plt+0x14908>
   17fac:	cmn	r0, #2
   17fb0:	ldrbeq	r0, [fp, #-48]	; 0xffffffd0
   17fb4:	ldreq	r1, [sp, #28]
   17fb8:	strbeq	r4, [r1, r0]
   17fbc:	ldrb	r0, [fp, #-48]	; 0xffffffd0
   17fc0:	add	r0, r0, #1
   17fc4:	strb	r0, [fp, #-48]	; 0xffffffd0
   17fc8:	tst	r0, #255	; 0xff
   17fcc:	bne	17f8c <ftello64@plt+0x66a4>
   17fd0:	b	180a0 <ftello64@plt+0x67b8>
   17fd4:	cmp	r5, #7
   17fd8:	bhi	180a0 <ftello64@plt+0x67b8>
   17fdc:	mov	r0, #164	; 0xa4
   17fe0:	tst	r0, r4, lsl r5
   17fe4:	beq	180a0 <ftello64@plt+0x67b8>
   17fe8:	b	180c0 <ftello64@plt+0x67d8>
   17fec:	ldr	r0, [r6, #20]
   17ff0:	cmp	r0, #1
   17ff4:	blt	180a0 <ftello64@plt+0x67b8>
   17ff8:	mov	r9, #0
   17ffc:	mov	r0, #0
   18000:	str	r0, [fp, #-44]	; 0xffffffd4
   18004:	str	r0, [fp, #-48]	; 0xffffffd0
   18008:	ldr	r0, [r6]
   1800c:	ldr	r1, [r0, r9, lsl #2]
   18010:	add	r5, sp, #32
   18014:	mov	r0, r5
   18018:	sub	r2, fp, #48	; 0x30
   1801c:	bl	11528 <wcrtomb@plt>
   18020:	cmn	r0, #1
   18024:	beq	18048 <ftello64@plt+0x6760>
   18028:	ldrb	r0, [sp, #32]
   1802c:	ldr	r1, [sp, #28]
   18030:	strb	r4, [r1, r0]
   18034:	cmp	sl, #0
   18038:	beq	18048 <ftello64@plt+0x6760>
   1803c:	bl	115d0 <tolower@plt>
   18040:	ldr	r1, [sp, #28]
   18044:	strb	r4, [r1, r0]
   18048:	ldr	r0, [sp, #16]
   1804c:	ldrb	r0, [r0, #14]
   18050:	tst	r0, #64	; 0x40
   18054:	beq	18090 <ftello64@plt+0x67a8>
   18058:	ldr	r0, [r8, #92]	; 0x5c
   1805c:	cmp	r0, #2
   18060:	blt	18090 <ftello64@plt+0x67a8>
   18064:	ldr	r0, [r6]
   18068:	ldr	r0, [r0, r9, lsl #2]
   1806c:	bl	115e8 <towlower@plt>
   18070:	mov	r1, r0
   18074:	mov	r0, r5
   18078:	sub	r2, fp, #48	; 0x30
   1807c:	bl	11528 <wcrtomb@plt>
   18080:	cmn	r0, #1
   18084:	ldrbne	r0, [sp, #32]
   18088:	ldrne	r1, [sp, #28]
   1808c:	strbne	r4, [r1, r0]
   18090:	add	r9, r9, #1
   18094:	ldr	r0, [r6, #20]
   18098:	cmp	r9, r0
   1809c:	blt	17ffc <ftello64@plt+0x6714>
   180a0:	ldr	r1, [sp, #8]
   180a4:	ldr	r0, [r1, #8]
   180a8:	ldr	r2, [sp, #12]
   180ac:	add	r2, r2, #1
   180b0:	cmp	r2, r0
   180b4:	blt	17dac <ftello64@plt+0x64c4>
   180b8:	sub	sp, fp, #28
   180bc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   180c0:	ldr	r0, [sp, #28]
   180c4:	mov	r1, #1
   180c8:	mov	r2, #256	; 0x100
   180cc:	bl	117b0 <memset@plt>
   180d0:	cmp	r5, #2
   180d4:	ldreq	r1, [sp, #16]
   180d8:	ldrbeq	r0, [r1, #28]
   180dc:	orreq	r0, r0, #1
   180e0:	strbeq	r0, [r1, #28]
   180e4:	sub	sp, fp, #28
   180e8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   180ec:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   180f0:	add	fp, sp, #24
   180f4:	mov	r7, r2
   180f8:	mov	r8, r1
   180fc:	mov	r4, r0
   18100:	mov	r0, #0
   18104:	str	r0, [r4]
   18108:	str	r0, [r4, #4]
   1810c:	str	r0, [r4, #8]
   18110:	mov	r0, #256	; 0x100
   18114:	bl	25888 <ftello64@plt+0x13fa0>
   18118:	str	r0, [r4, #16]
   1811c:	cmp	r0, #0
   18120:	beq	181d0 <ftello64@plt+0x68e8>
   18124:	movw	r0, #45820	; 0xb2fc
   18128:	movt	r0, #3
   1812c:	tst	r7, #1
   18130:	movweq	r0, #710	; 0x2c6
   18134:	movteq	r0, #257	; 0x101
   18138:	and	r1, r7, #2
   1813c:	orr	r5, r0, r1, lsl #21
   18140:	tst	r7, #4
   18144:	bne	18158 <ftello64@plt+0x6870>
   18148:	ldrb	r0, [r4, #28]
   1814c:	and	r0, r0, #127	; 0x7f
   18150:	strb	r0, [r4, #28]
   18154:	b	18174 <ftello64@plt+0x688c>
   18158:	ldrb	r0, [r4, #28]
   1815c:	orr	r0, r0, #128	; 0x80
   18160:	strb	r0, [r4, #28]
   18164:	movw	r0, #45758	; 0xb2be
   18168:	movt	r0, #323	; 0x143
   1816c:	and	r0, r5, r0
   18170:	orr	r5, r0, #256	; 0x100
   18174:	mov	r6, #0
   18178:	str	r6, [r4, #20]
   1817c:	and	r0, r7, #8
   18180:	ldrb	r1, [r4, #28]
   18184:	and	r1, r1, #239	; 0xef
   18188:	orr	r0, r1, r0, lsl #1
   1818c:	strb	r0, [r4, #28]
   18190:	mov	r0, r8
   18194:	bl	1175c <strlen@plt>
   18198:	mov	r2, r0
   1819c:	mov	r0, r4
   181a0:	mov	r1, r8
   181a4:	mov	r3, r5
   181a8:	bl	17aa8 <ftello64@plt+0x61c0>
   181ac:	mov	r5, r0
   181b0:	cmp	r0, #16
   181b4:	movweq	r5, #8
   181b8:	cmp	r5, #0
   181bc:	bne	181dc <ftello64@plt+0x68f4>
   181c0:	mov	r0, r4
   181c4:	bl	17ca8 <ftello64@plt+0x63c0>
   181c8:	mov	r0, r6
   181cc:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   181d0:	mov	r6, #12
   181d4:	mov	r0, r6
   181d8:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   181dc:	ldr	r0, [r4, #16]
   181e0:	bl	152fc <ftello64@plt+0x3a14>
   181e4:	str	r6, [r4, #16]
   181e8:	mov	r0, r5
   181ec:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   181f0:	push	{r4, r5, r6, r7, fp, lr}
   181f4:	add	fp, sp, #16
   181f8:	cmp	r0, #17
   181fc:	bcs	18270 <ftello64@plt+0x6988>
   18200:	mov	r5, r3
   18204:	mov	r4, r2
   18208:	movw	r1, #35112	; 0x8928
   1820c:	movt	r1, #2
   18210:	ldr	r0, [r1, r0, lsl #2]
   18214:	movw	r1, #34728	; 0x87a8
   18218:	movt	r1, #2
   1821c:	add	r1, r1, r0
   18220:	mov	r0, #0
   18224:	mov	r2, #5
   18228:	bl	11618 <dcgettext@plt>
   1822c:	mov	r6, r0
   18230:	bl	1175c <strlen@plt>
   18234:	add	r7, r0, #1
   18238:	cmp	r5, #0
   1823c:	beq	18258 <ftello64@plt+0x6970>
   18240:	cmp	r7, r5
   18244:	mov	r2, r7
   18248:	bhi	18260 <ftello64@plt+0x6978>
   1824c:	mov	r0, r4
   18250:	mov	r1, r6
   18254:	bl	115c4 <memcpy@plt>
   18258:	mov	r0, r7
   1825c:	pop	{r4, r5, r6, r7, fp, pc}
   18260:	sub	r2, r5, #1
   18264:	mov	r0, #0
   18268:	strb	r0, [r4, r2]
   1826c:	b	1824c <ftello64@plt+0x6964>
   18270:	bl	118ac <abort@plt>
   18274:	push	{r4, r5, fp, lr}
   18278:	add	fp, sp, #8
   1827c:	mov	r4, r0
   18280:	ldr	r5, [r0]
   18284:	cmp	r5, #0
   18288:	beq	182b4 <ftello64@plt+0x69cc>
   1828c:	movw	r0, #0
   18290:	movt	r0, #0
   18294:	movw	r1, #0
   18298:	movt	r1, #0
   1829c:	orrs	r0, r1, r0
   182a0:	beq	182ac <ftello64@plt+0x69c4>
   182a4:	add	r0, r5, #136	; 0x88
   182a8:	bl	11564 <pthread_mutex_destroy@plt>
   182ac:	mov	r0, r5
   182b0:	bl	182dc <ftello64@plt+0x69f4>
   182b4:	mov	r5, #0
   182b8:	str	r5, [r4]
   182bc:	str	r5, [r4, #4]
   182c0:	ldr	r0, [r4, #16]
   182c4:	bl	152fc <ftello64@plt+0x3a14>
   182c8:	str	r5, [r4, #16]
   182cc:	ldr	r0, [r4, #20]
   182d0:	bl	152fc <ftello64@plt+0x3a14>
   182d4:	str	r5, [r4, #20]
   182d8:	pop	{r4, r5, fp, pc}
   182dc:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   182e0:	add	fp, sp, #24
   182e4:	mov	r8, r0
   182e8:	ldr	r0, [r0]
   182ec:	cmp	r0, #0
   182f0:	ldrne	r0, [r8, #8]
   182f4:	cmpne	r0, #0
   182f8:	beq	18324 <ftello64@plt+0x6a3c>
   182fc:	mov	r5, #0
   18300:	mov	r6, #0
   18304:	ldr	r0, [r8]
   18308:	add	r0, r0, r5
   1830c:	bl	190f4 <ftello64@plt+0x780c>
   18310:	add	r5, r5, #8
   18314:	add	r6, r6, #1
   18318:	ldr	r0, [r8, #8]
   1831c:	cmp	r6, r0
   18320:	bcc	18304 <ftello64@plt+0x6a1c>
   18324:	ldr	r0, [r8, #12]
   18328:	bl	152fc <ftello64@plt+0x3a14>
   1832c:	ldr	r0, [r8, #8]
   18330:	cmp	r0, #0
   18334:	beq	18390 <ftello64@plt+0x6aa8>
   18338:	mov	r5, #0
   1833c:	mov	r6, #8
   18340:	ldr	r0, [r8, #24]
   18344:	cmp	r0, #0
   18348:	beq	18354 <ftello64@plt+0x6a6c>
   1834c:	ldr	r0, [r0, r6]
   18350:	bl	152fc <ftello64@plt+0x3a14>
   18354:	ldr	r0, [r8, #28]
   18358:	cmp	r0, #0
   1835c:	beq	18368 <ftello64@plt+0x6a80>
   18360:	ldr	r0, [r0, r6]
   18364:	bl	152fc <ftello64@plt+0x3a14>
   18368:	ldr	r0, [r8, #20]
   1836c:	cmp	r0, #0
   18370:	beq	1837c <ftello64@plt+0x6a94>
   18374:	ldr	r0, [r0, r6]
   18378:	bl	152fc <ftello64@plt+0x3a14>
   1837c:	add	r6, r6, #12
   18380:	add	r5, r5, #1
   18384:	ldr	r0, [r8, #8]
   18388:	cmp	r5, r0
   1838c:	bcc	18340 <ftello64@plt+0x6a58>
   18390:	ldr	r0, [r8, #20]
   18394:	bl	152fc <ftello64@plt+0x3a14>
   18398:	ldr	r0, [r8, #24]
   1839c:	bl	152fc <ftello64@plt+0x3a14>
   183a0:	ldr	r0, [r8, #28]
   183a4:	bl	152fc <ftello64@plt+0x3a14>
   183a8:	ldr	r0, [r8]
   183ac:	bl	152fc <ftello64@plt+0x3a14>
   183b0:	ldr	r0, [r8, #32]
   183b4:	cmp	r0, #0
   183b8:	beq	18414 <ftello64@plt+0x6b2c>
   183bc:	mov	r5, #0
   183c0:	ldr	r6, [r8, #32]
   183c4:	add	r0, r5, r5, lsl #1
   183c8:	ldr	r0, [r6, r0, lsl #2]!
   183cc:	add	r7, r6, #8
   183d0:	cmp	r0, #1
   183d4:	blt	183f8 <ftello64@plt+0x6b10>
   183d8:	mov	r4, #0
   183dc:	ldr	r0, [r7]
   183e0:	ldr	r0, [r0, r4, lsl #2]
   183e4:	bl	19124 <ftello64@plt+0x783c>
   183e8:	add	r4, r4, #1
   183ec:	ldr	r0, [r6]
   183f0:	cmp	r4, r0
   183f4:	blt	183dc <ftello64@plt+0x6af4>
   183f8:	ldr	r0, [r7]
   183fc:	bl	152fc <ftello64@plt+0x3a14>
   18400:	add	r0, r5, #1
   18404:	ldr	r1, [r8, #68]	; 0x44
   18408:	cmp	r5, r1
   1840c:	mov	r5, r0
   18410:	bcc	183c0 <ftello64@plt+0x6ad8>
   18414:	ldr	r0, [r8, #32]
   18418:	bl	152fc <ftello64@plt+0x3a14>
   1841c:	ldr	r0, [r8, #60]	; 0x3c
   18420:	movw	r1, #35180	; 0x896c
   18424:	movt	r1, #2
   18428:	cmp	r0, r1
   1842c:	beq	18434 <ftello64@plt+0x6b4c>
   18430:	bl	152fc <ftello64@plt+0x3a14>
   18434:	ldr	r0, [r8, #132]	; 0x84
   18438:	bl	152fc <ftello64@plt+0x3a14>
   1843c:	mov	r0, r8
   18440:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   18444:	b	152fc <ftello64@plt+0x3a14>
   18448:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1844c:	add	fp, sp, #28
   18450:	sub	sp, sp, #28
   18454:	mov	r7, #2
   18458:	ldr	sl, [fp, #8]
   1845c:	cmp	sl, #7
   18460:	bhi	18534 <ftello64@plt+0x6c4c>
   18464:	mov	r6, r3
   18468:	mov	r9, r2
   1846c:	mov	r4, r1
   18470:	mov	r5, r0
   18474:	ldr	r0, [r0]
   18478:	str	r0, [sp, #24]
   1847c:	tst	sl, #4
   18480:	bne	18498 <ftello64@plt+0x6bb0>
   18484:	mov	r0, r4
   18488:	bl	1175c <strlen@plt>
   1848c:	mov	r7, r0
   18490:	mov	r8, #0
   18494:	b	184a0 <ftello64@plt+0x6bb8>
   18498:	ldr	r8, [r6]
   1849c:	ldr	r7, [r6, #4]
   184a0:	movw	r0, #0
   184a4:	movt	r0, #0
   184a8:	movw	r1, #0
   184ac:	movt	r1, #0
   184b0:	orrs	r0, r1, r0
   184b4:	str	r0, [sp, #20]
   184b8:	beq	184c8 <ftello64@plt+0x6be0>
   184bc:	ldr	r0, [sp, #24]
   184c0:	add	r0, r0, #136	; 0x88
   184c4:	bl	115a0 <pthread_mutex_lock@plt>
   184c8:	ldrb	r0, [r5, #28]
   184cc:	tst	r0, #16
   184d0:	bne	184e4 <ftello64@plt+0x6bfc>
   184d4:	str	r7, [sp]
   184d8:	stmib	sp, {r7, r9}
   184dc:	str	r6, [sp, #12]
   184e0:	b	184f8 <ftello64@plt+0x6c10>
   184e4:	mov	r0, #0
   184e8:	str	r7, [sp]
   184ec:	str	r7, [sp, #4]
   184f0:	str	r0, [sp, #8]
   184f4:	str	r0, [sp, #12]
   184f8:	str	sl, [sp, #16]
   184fc:	mov	r0, r5
   18500:	mov	r1, r4
   18504:	mov	r2, r7
   18508:	mov	r3, r8
   1850c:	bl	18540 <ftello64@plt+0x6c58>
   18510:	mov	r7, r0
   18514:	ldr	r0, [sp, #20]
   18518:	cmp	r0, #0
   1851c:	beq	1852c <ftello64@plt+0x6c44>
   18520:	ldr	r0, [sp, #24]
   18524:	add	r0, r0, #136	; 0x88
   18528:	bl	114ec <pthread_mutex_unlock@plt>
   1852c:	cmp	r7, #0
   18530:	movwne	r7, #1
   18534:	mov	r0, r7
   18538:	sub	sp, fp, #28
   1853c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18540:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18544:	add	fp, sp, #28
   18548:	sub	sp, sp, #212	; 0xd4
   1854c:	mov	r6, r3
   18550:	str	r2, [sp, #60]	; 0x3c
   18554:	str	r1, [sp, #36]	; 0x24
   18558:	mov	sl, r0
   1855c:	ldr	r8, [r0]
   18560:	add	r0, sp, #64	; 0x40
   18564:	mov	r7, #0
   18568:	mov	r1, #0
   1856c:	mov	r2, #136	; 0x88
   18570:	bl	117b0 <memset@plt>
   18574:	str	r8, [sp, #148]	; 0x94
   18578:	ldr	r1, [sl, #16]
   1857c:	ldr	r0, [fp, #16]
   18580:	ldr	ip, [fp, #8]
   18584:	cmp	r1, #0
   18588:	mov	r5, #0
   1858c:	beq	185a8 <ftello64@plt+0x6cc0>
   18590:	ldrb	r2, [sl, #28]
   18594:	and	r2, r2, #9
   18598:	cmp	r2, #8
   1859c:	movne	r1, #0
   185a0:	subs	r5, r6, ip
   185a4:	movne	r5, r1
   185a8:	str	r6, [sp, #44]	; 0x2c
   185ac:	ldr	r1, [sl, #8]
   185b0:	ldr	r2, [sl, #24]
   185b4:	mvn	r3, r2
   185b8:	cmp	r2, r0
   185bc:	addcc	r7, r3, r0
   185c0:	mov	r9, #1
   185c4:	cmp	r1, #0
   185c8:	beq	18ac4 <ftello64@plt+0x71dc>
   185cc:	ldr	r1, [r8, #36]	; 0x24
   185d0:	cmp	r1, #0
   185d4:	ldrne	r2, [r8, #40]	; 0x28
   185d8:	cmpne	r2, #0
   185dc:	beq	18ac4 <ftello64@plt+0x71dc>
   185e0:	ldr	r3, [r8, #44]	; 0x2c
   185e4:	cmp	r3, #0
   185e8:	ldrne	r6, [r8, #48]	; 0x30
   185ec:	cmpne	r6, #0
   185f0:	beq	18ac4 <ftello64@plt+0x71dc>
   185f4:	ldr	lr, [sl, #20]
   185f8:	ldr	r1, [r1, #8]
   185fc:	cmp	r1, #0
   18600:	bne	18610 <ftello64@plt+0x6d28>
   18604:	ldr	r1, [r2, #8]
   18608:	cmp	r1, #0
   1860c:	beq	18b90 <ftello64@plt+0x72a8>
   18610:	mov	r6, ip
   18614:	ldr	r0, [fp, #16]
   18618:	mov	r4, r7
   1861c:	subs	r0, r0, r7
   18620:	str	r0, [sp, #48]	; 0x30
   18624:	mov	r0, #1
   18628:	str	r0, [sp, #40]	; 0x28
   1862c:	bne	18640 <ftello64@plt+0x6d58>
   18630:	ldr	r0, [r8, #76]	; 0x4c
   18634:	cmp	r0, #0
   18638:	movwne	r0, #1
   1863c:	str	r0, [sp, #40]	; 0x28
   18640:	ldr	r0, [r8, #8]
   18644:	ldr	r1, [sl, #12]
   18648:	str	r8, [sp, #8]
   1864c:	str	lr, [sp, #56]	; 0x38
   18650:	str	lr, [sp]
   18654:	ubfx	r1, r1, #22, #1
   18658:	str	r1, [sp, #4]
   1865c:	add	r3, r0, #1
   18660:	add	r0, sp, #64	; 0x40
   18664:	ldr	r7, [sp, #36]	; 0x24
   18668:	mov	r1, r7
   1866c:	ldr	r2, [sp, #60]	; 0x3c
   18670:	bl	1ee28 <ftello64@plt+0xd540>
   18674:	cmp	r0, #0
   18678:	bne	18cd4 <ftello64@plt+0x73ec>
   1867c:	ldr	r1, [fp, #24]
   18680:	ldr	r0, [fp, #12]
   18684:	str	r0, [sp, #116]	; 0x74
   18688:	str	r0, [sp, #120]	; 0x78
   1868c:	str	sl, [sp, #32]
   18690:	ldrb	r0, [sl, #28]
   18694:	lsr	r0, r0, #7
   18698:	strb	r0, [sp, #141]	; 0x8d
   1869c:	ldr	r0, [r8, #76]	; 0x4c
   186a0:	lsl	r2, r0, #1
   186a4:	add	r0, sp, #64	; 0x40
   186a8:	bl	1eed8 <ftello64@plt+0xd5f0>
   186ac:	cmp	r0, #0
   186b0:	bne	18cd4 <ftello64@plt+0x73ec>
   186b4:	ldr	r0, [sp, #48]	; 0x30
   186b8:	cmp	r0, #1
   186bc:	bhi	186cc <ftello64@plt+0x6de4>
   186c0:	ldrb	r0, [r8, #88]	; 0x58
   186c4:	tst	r0, #2
   186c8:	beq	186f4 <ftello64@plt+0x6e0c>
   186cc:	mov	r9, #12
   186d0:	ldr	r0, [sp, #100]	; 0x64
   186d4:	cmn	r0, #-1073741822	; 0xc0000002
   186d8:	bhi	18aa4 <ftello64@plt+0x71bc>
   186dc:	mov	r1, #4
   186e0:	add	r0, r1, r0, lsl #2
   186e4:	bl	25888 <ftello64@plt+0x13fa0>
   186e8:	str	r0, [sp, #164]	; 0xa4
   186ec:	cmp	r0, #0
   186f0:	beq	18aa4 <ftello64@plt+0x71bc>
   186f4:	str	r4, [sp, #16]
   186f8:	ldr	r4, [sp, #44]	; 0x2c
   186fc:	str	r4, [fp, #-36]	; 0xffffffdc
   18700:	mov	r0, #4
   18704:	ldr	r1, [fp, #24]
   18708:	tst	r1, #1
   1870c:	mov	r1, #4
   18710:	movweq	r1, #6
   18714:	str	r1, [sp, #124]	; 0x7c
   18718:	cmp	r6, r4
   1871c:	mov	lr, #1
   18720:	mvnlt	lr, #0
   18724:	mov	r1, r8
   18728:	mov	r8, r6
   1872c:	movlt	r8, r4
   18730:	mov	sl, r4
   18734:	movlt	sl, r6
   18738:	str	r1, [sp, #52]	; 0x34
   1873c:	ldr	ip, [r1, #92]	; 0x5c
   18740:	cmp	r5, #0
   18744:	beq	18790 <ftello64@plt+0x6ea8>
   18748:	cmp	ip, #1
   1874c:	ldr	r2, [sp, #60]	; 0x3c
   18750:	ldr	r3, [sp, #56]	; 0x38
   18754:	beq	18774 <ftello64@plt+0x6e8c>
   18758:	ldr	r0, [sp, #32]
   1875c:	ldr	r0, [r0, #12]
   18760:	and	r0, r0, #4194304	; 0x400000
   18764:	orr	r0, r3, r0
   18768:	clz	r0, r0
   1876c:	lsr	r0, r0, #5
   18770:	lsl	r0, r0, #2
   18774:	cmp	r3, #0
   18778:	mov	r1, r3
   1877c:	movwne	r1, #1
   18780:	cmp	r6, r4
   18784:	orrge	r1, r1, #2
   18788:	orr	r0, r1, r0
   1878c:	b	1879c <ftello64@plt+0x6eb4>
   18790:	mov	r0, #8
   18794:	ldr	r2, [sp, #60]	; 0x3c
   18798:	ldr	r3, [sp, #56]	; 0x38
   1879c:	ldr	r1, [fp, #-36]	; 0xffffffdc
   187a0:	cmp	r1, sl
   187a4:	cmpge	r8, r1
   187a8:	blt	18a9c <ftello64@plt+0x71b4>
   187ac:	sub	r1, fp, #36	; 0x24
   187b0:	cmp	r6, r4
   187b4:	movwlt	r1, #0
   187b8:	str	r1, [sp, #28]
   187bc:	sub	r4, r0, #4
   187c0:	add	r9, sp, #64	; 0x40
   187c4:	str	ip, [sp, #44]	; 0x2c
   187c8:	str	lr, [sp, #24]
   187cc:	str	r4, [sp, #20]
   187d0:	cmp	r4, #4
   187d4:	bhi	18838 <ftello64@plt+0x6f50>
   187d8:	add	r0, pc, #0
   187dc:	ldr	pc, [r0, r4, lsl #2]
   187e0:	strdeq	r8, [r1], -r4
   187e4:	strdeq	r8, [r1], -r4
   187e8:			; <UNDEFINED> instruction: 0x000188bc
   187ec:	andeq	r8, r1, ip, ror #17
   187f0:	andeq	r8, r1, r8, lsr #18
   187f4:	ldr	r0, [fp, #-36]	; 0xffffffdc
   187f8:	cmp	r0, sl
   187fc:	blt	18a9c <ftello64@plt+0x71b4>
   18800:	mov	r1, #0
   18804:	cmp	r0, r2
   18808:	ldrblt	r1, [r7, r0]
   1880c:	cmp	r3, #0
   18810:	ldrbne	r1, [r3, r1]
   18814:	ldrb	r1, [r5, r1]
   18818:	cmp	r1, #0
   1881c:	bne	18928 <ftello64@plt+0x7040>
   18820:	sub	r1, r0, #1
   18824:	str	r1, [fp, #-36]	; 0xffffffdc
   18828:	cmp	r0, sl
   1882c:	mov	r0, r1
   18830:	bgt	18800 <ftello64@plt+0x6f18>
   18834:	b	18a9c <ftello64@plt+0x71b4>
   18838:	ldr	r0, [sp, #88]	; 0x58
   1883c:	ldr	r2, [sp, #96]	; 0x60
   18840:	ldr	r1, [fp, #-36]	; 0xffffffdc
   18844:	sub	r0, r1, r0
   18848:	cmp	r0, r2
   1884c:	bcs	18890 <ftello64@plt+0x6fa8>
   18850:	mov	r1, #0
   18854:	ldr	r2, [sp, #92]	; 0x5c
   18858:	cmp	r0, r2
   1885c:	ldrcc	r1, [sp, #68]	; 0x44
   18860:	ldrbcc	r1, [r1, r0]
   18864:	ldrb	r0, [r5, r1]
   18868:	cmp	r0, #0
   1886c:	bne	18928 <ftello64@plt+0x7040>
   18870:	ldr	r0, [fp, #-36]	; 0xffffffdc
   18874:	add	r0, r0, lr
   18878:	str	r0, [fp, #-36]	; 0xffffffdc
   1887c:	cmp	r0, sl
   18880:	blt	18a9c <ftello64@plt+0x71b4>
   18884:	cmp	r0, r8
   18888:	ble	18838 <ftello64@plt+0x6f50>
   1888c:	b	18a9c <ftello64@plt+0x71b4>
   18890:	mov	r0, r9
   18894:	ldr	r2, [fp, #24]
   18898:	bl	1ef60 <ftello64@plt+0xd678>
   1889c:	cmp	r0, #0
   188a0:	bne	18cdc <ftello64@plt+0x73f4>
   188a4:	ldr	r0, [sp, #88]	; 0x58
   188a8:	ldr	r1, [fp, #-36]	; 0xffffffdc
   188ac:	sub	r0, r1, r0
   188b0:	add	r9, sp, #64	; 0x40
   188b4:	ldr	lr, [sp, #24]
   188b8:	b	18850 <ftello64@plt+0x6f68>
   188bc:	ldr	r0, [fp, #-36]	; 0xffffffdc
   188c0:	cmp	r0, r8
   188c4:	bge	1891c <ftello64@plt+0x7034>
   188c8:	ldrb	r1, [r7, r0]
   188cc:	ldrb	r1, [r5, r1]
   188d0:	cmp	r1, #0
   188d4:	bne	1891c <ftello64@plt+0x7034>
   188d8:	add	r0, r0, #1
   188dc:	str	r0, [fp, #-36]	; 0xffffffdc
   188e0:	cmp	r0, r8
   188e4:	blt	188c8 <ftello64@plt+0x6fe0>
   188e8:	b	1891c <ftello64@plt+0x7034>
   188ec:	ldr	r0, [fp, #-36]	; 0xffffffdc
   188f0:	cmp	r0, r8
   188f4:	bge	1891c <ftello64@plt+0x7034>
   188f8:	ldrb	r1, [r7, r0]
   188fc:	ldrb	r1, [r3, r1]
   18900:	ldrb	r1, [r5, r1]
   18904:	cmp	r1, #0
   18908:	bne	1891c <ftello64@plt+0x7034>
   1890c:	add	r0, r0, #1
   18910:	str	r0, [fp, #-36]	; 0xffffffdc
   18914:	cmp	r0, r8
   18918:	blt	188f8 <ftello64@plt+0x7010>
   1891c:	ldr	r1, [fp, #-36]	; 0xffffffdc
   18920:	cmp	r1, r8
   18924:	beq	18a7c <ftello64@plt+0x7194>
   18928:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1892c:	mov	r0, r9
   18930:	ldr	r2, [fp, #24]
   18934:	bl	1ef60 <ftello64@plt+0xd678>
   18938:	cmp	r0, #0
   1893c:	bne	18cdc <ftello64@plt+0x73f4>
   18940:	ldr	r0, [sp, #44]	; 0x2c
   18944:	cmp	r0, #1
   18948:	add	r9, sp, #64	; 0x40
   1894c:	ldrne	r0, [sp, #92]	; 0x5c
   18950:	cmpne	r0, #0
   18954:	bne	189d8 <ftello64@plt+0x70f0>
   18958:	mov	r0, #0
   1895c:	str	r0, [sp, #172]	; 0xac
   18960:	str	r0, [sp, #184]	; 0xb8
   18964:	str	r0, [sp, #168]	; 0xa8
   18968:	mov	r0, r9
   1896c:	ldr	r1, [sp, #40]	; 0x28
   18970:	ldr	r2, [sp, #28]
   18974:	bl	1f58c <ftello64@plt+0xdca4>
   18978:	cmn	r0, #1
   1897c:	mov	r4, r9
   18980:	beq	18a40 <ftello64@plt+0x7158>
   18984:	mov	r2, r0
   18988:	cmn	r0, #2
   1898c:	beq	18ce4 <ftello64@plt+0x73fc>
   18990:	str	r2, [sp, #156]	; 0x9c
   18994:	ldr	r0, [sp, #48]	; 0x30
   18998:	cmp	r0, #2
   1899c:	bcc	189ec <ftello64@plt+0x7104>
   189a0:	ldr	r0, [sp, #32]
   189a4:	ldrb	r0, [r0, #28]
   189a8:	ands	r0, r0, #16
   189ac:	bne	189ec <ftello64@plt+0x7104>
   189b0:	ldr	r0, [sp, #164]	; 0xa4
   189b4:	ldr	r1, [r0, r2, lsl #2]
   189b8:	add	r0, sp, #64	; 0x40
   189bc:	bl	1f900 <ftello64@plt+0xe018>
   189c0:	str	r0, [sp, #160]	; 0xa0
   189c4:	ldr	r0, [sp, #52]	; 0x34
   189c8:	ldrb	r0, [r0, #88]	; 0x58
   189cc:	tst	r0, #1
   189d0:	beq	18a10 <ftello64@plt+0x7128>
   189d4:	b	18a20 <ftello64@plt+0x7138>
   189d8:	ldr	r0, [sp, #72]	; 0x48
   189dc:	ldr	r0, [r0]
   189e0:	cmn	r0, #1
   189e4:	bne	18958 <ftello64@plt+0x7070>
   189e8:	b	18a4c <ftello64@plt+0x7164>
   189ec:	ldr	r0, [sp, #52]	; 0x34
   189f0:	ldr	r0, [r0, #76]	; 0x4c
   189f4:	cmp	r0, #0
   189f8:	beq	18ad0 <ftello64@plt+0x71e8>
   189fc:	ldr	r0, [sp, #164]	; 0xa4
   18a00:	ldr	r1, [r0, r2, lsl #2]
   18a04:	add	r0, sp, #64	; 0x40
   18a08:	bl	1f900 <ftello64@plt+0xe018>
   18a0c:	str	r0, [sp, #160]	; 0xa0
   18a10:	ldr	r0, [sp, #52]	; 0x34
   18a14:	ldr	r0, [r0, #76]	; 0x4c
   18a18:	cmp	r0, #0
   18a1c:	beq	18ad0 <ftello64@plt+0x71e8>
   18a20:	add	r0, sp, #64	; 0x40
   18a24:	bl	1f978 <ftello64@plt+0xe090>
   18a28:	cmp	r0, #0
   18a2c:	beq	18ad0 <ftello64@plt+0x71e8>
   18a30:	mov	r9, r0
   18a34:	cmp	r0, #1
   18a38:	add	r4, sp, #64	; 0x40
   18a3c:	bne	18aa0 <ftello64@plt+0x71b8>
   18a40:	mov	r0, r4
   18a44:	bl	1fb98 <ftello64@plt+0xe2b0>
   18a48:	mov	r9, r4
   18a4c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   18a50:	ldr	lr, [sp, #24]
   18a54:	add	r0, r0, lr
   18a58:	str	r0, [fp, #-36]	; 0xffffffdc
   18a5c:	cmp	r0, sl
   18a60:	blt	18a9c <ftello64@plt+0x71b4>
   18a64:	cmp	r8, r0
   18a68:	ldr	r2, [sp, #60]	; 0x3c
   18a6c:	ldr	r4, [sp, #20]
   18a70:	ldr	r3, [sp, #56]	; 0x38
   18a74:	bge	187d0 <ftello64@plt+0x6ee8>
   18a78:	b	18a9c <ftello64@plt+0x71b4>
   18a7c:	mov	r0, #0
   18a80:	cmp	r1, r2
   18a84:	ldrblt	r0, [r7, r1]
   18a88:	cmp	r3, #0
   18a8c:	ldrbne	r0, [r3, r0]
   18a90:	ldrb	r0, [r5, r0]
   18a94:	cmp	r0, #0
   18a98:	bne	18928 <ftello64@plt+0x7040>
   18a9c:	mov	r9, #1
   18aa0:	ldr	r8, [sp, #52]	; 0x34
   18aa4:	ldr	r0, [sp, #164]	; 0xa4
   18aa8:	bl	152fc <ftello64@plt+0x3a14>
   18aac:	ldr	r0, [r8, #76]	; 0x4c
   18ab0:	cmp	r0, #0
   18ab4:	addne	r0, sp, #64	; 0x40
   18ab8:	blne	1fec0 <ftello64@plt+0xe5d8>
   18abc:	add	r0, sp, #64	; 0x40
   18ac0:	bl	19508 <ftello64@plt+0x7c20>
   18ac4:	mov	r0, r9
   18ac8:	sub	sp, fp, #28
   18acc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18ad0:	ldr	sl, [sp, #48]	; 0x30
   18ad4:	cmp	sl, #0
   18ad8:	beq	18bcc <ftello64@plt+0x72e4>
   18adc:	cmp	sl, #1
   18ae0:	ldr	r8, [sp, #52]	; 0x34
   18ae4:	ldr	r6, [sp, #16]
   18ae8:	ldr	r4, [fp, #16]
   18aec:	beq	18b0c <ftello64@plt+0x7224>
   18af0:	mvn	r0, r6
   18af4:	add	r0, r0, r4
   18af8:	lsl	r2, r0, #3
   18afc:	ldr	r0, [fp, #20]
   18b00:	add	r0, r0, #8
   18b04:	mov	r1, #255	; 0xff
   18b08:	bl	117b0 <memset@plt>
   18b0c:	mov	r0, #0
   18b10:	ldr	r1, [sp, #156]	; 0x9c
   18b14:	ldr	r2, [fp, #20]
   18b18:	stm	r2, {r0, r1}
   18b1c:	cmp	sl, #2
   18b20:	bcc	18b74 <ftello64@plt+0x728c>
   18b24:	ldr	r0, [sp, #32]
   18b28:	ldrb	r0, [r0, #28]
   18b2c:	ands	r0, r0, #16
   18b30:	bne	18b74 <ftello64@plt+0x728c>
   18b34:	ldrb	r1, [r8, #88]	; 0x58
   18b38:	mov	r0, #0
   18b3c:	tst	r1, #1
   18b40:	beq	18b54 <ftello64@plt+0x726c>
   18b44:	ldr	r1, [r8, #76]	; 0x4c
   18b48:	mov	r0, #0
   18b4c:	cmp	r1, #0
   18b50:	movwgt	r0, #1
   18b54:	str	r0, [sp]
   18b58:	add	r1, sp, #64	; 0x40
   18b5c:	ldr	r0, [sp, #32]
   18b60:	mov	r2, sl
   18b64:	ldr	r3, [fp, #20]
   18b68:	bl	1fc40 <ftello64@plt+0xe358>
   18b6c:	cmp	r0, #0
   18b70:	bne	18cd4 <ftello64@plt+0x73ec>
   18b74:	ldr	r0, [fp, #20]
   18b78:	add	r0, r0, #4
   18b7c:	add	r1, sp, #64	; 0x40
   18b80:	add	lr, r1, #32
   18b84:	ldrb	r2, [sp, #140]	; 0x8c
   18b88:	mov	r3, r4
   18b8c:	b	18c18 <ftello64@plt+0x7330>
   18b90:	ldr	r1, [r3, #8]
   18b94:	cmp	r1, #0
   18b98:	beq	18ba8 <ftello64@plt+0x72c0>
   18b9c:	ldrsb	r1, [sl, #28]
   18ba0:	cmp	r1, #0
   18ba4:	blt	18610 <ftello64@plt+0x6d28>
   18ba8:	mov	r6, #0
   18bac:	ldr	r0, [sp, #44]	; 0x2c
   18bb0:	cmp	r0, #0
   18bb4:	beq	18bd4 <ftello64@plt+0x72ec>
   18bb8:	cmp	ip, #0
   18bbc:	mov	r0, #0
   18bc0:	str	r0, [sp, #44]	; 0x2c
   18bc4:	bne	18ac4 <ftello64@plt+0x71dc>
   18bc8:	b	18614 <ftello64@plt+0x6d2c>
   18bcc:	mov	r9, #0
   18bd0:	b	18aa0 <ftello64@plt+0x71b8>
   18bd4:	mov	r0, #0
   18bd8:	str	r0, [sp, #44]	; 0x2c
   18bdc:	b	18614 <ftello64@plt+0x6d2c>
   18be0:	ldr	ip, [sp, #76]	; 0x4c
   18be4:	ldr	r5, [sp, #92]	; 0x5c
   18be8:	cmp	r7, r5
   18bec:	mov	r1, lr
   18bf0:	addne	r1, ip, r7, lsl #2
   18bf4:	ldr	r1, [r1]
   18bf8:	str	r1, [r0, #-4]
   18bfc:	ldr	r1, [r0]
   18c00:	cmp	r1, r5
   18c04:	mov	r4, lr
   18c08:	addne	r4, ip, r1, lsl #2
   18c0c:	ldr	r1, [r4]
   18c10:	str	r1, [r0]
   18c14:	b	18c2c <ftello64@plt+0x7344>
   18c18:	ldr	r7, [r0, #-4]
   18c1c:	cmn	r7, #1
   18c20:	beq	18c40 <ftello64@plt+0x7358>
   18c24:	cmp	r2, #0
   18c28:	bne	18be0 <ftello64@plt+0x72f8>
   18c2c:	ldmda	r0, {r1, r7}
   18c30:	ldr	r5, [fp, #-36]	; 0xffffffdc
   18c34:	add	r1, r1, r5
   18c38:	add	r7, r7, r5
   18c3c:	stmda	r0, {r1, r7}
   18c40:	add	r0, r0, #8
   18c44:	sub	r3, r3, #1
   18c48:	cmp	r6, r3
   18c4c:	bne	18c18 <ftello64@plt+0x7330>
   18c50:	cmp	r6, #0
   18c54:	ldr	r4, [fp, #20]
   18c58:	ble	18c6c <ftello64@plt+0x7384>
   18c5c:	add	r0, r4, sl, lsl #3
   18c60:	lsl	r2, r6, #3
   18c64:	mov	r1, #255	; 0xff
   18c68:	bl	117b0 <memset@plt>
   18c6c:	ldr	r0, [r8, #132]	; 0x84
   18c70:	mov	r9, #0
   18c74:	cmp	r0, #0
   18c78:	beq	18aa4 <ftello64@plt+0x71bc>
   18c7c:	cmp	sl, #2
   18c80:	bcc	18aa4 <ftello64@plt+0x71bc>
   18c84:	ldr	r1, [fp, #16]
   18c88:	sub	r1, r1, #1
   18c8c:	sub	r1, r1, r6
   18c90:	mov	r2, #0
   18c94:	ldr	r3, [r0, r2, lsl #2]
   18c98:	cmp	r2, r3
   18c9c:	beq	18cc0 <ftello64@plt+0x73d8>
   18ca0:	add	r7, r4, r2, lsl #3
   18ca4:	add	r3, r4, r3, lsl #3
   18ca8:	ldr	r3, [r3, #8]
   18cac:	str	r3, [r7, #8]
   18cb0:	ldr	r3, [r0, r2, lsl #2]
   18cb4:	add	r3, r4, r3, lsl #3
   18cb8:	ldr	r3, [r3, #12]
   18cbc:	str	r3, [r7, #12]
   18cc0:	add	r2, r2, #1
   18cc4:	cmp	r1, r2
   18cc8:	bne	18c94 <ftello64@plt+0x73ac>
   18ccc:	mov	r9, #0
   18cd0:	b	18aa4 <ftello64@plt+0x71bc>
   18cd4:	mov	r9, r0
   18cd8:	b	18aa4 <ftello64@plt+0x71bc>
   18cdc:	mov	r9, r0
   18ce0:	b	18aa0 <ftello64@plt+0x71b8>
   18ce4:	mov	r9, #12
   18ce8:	b	18aa0 <ftello64@plt+0x71b8>
   18cec:	push	{fp, lr}
   18cf0:	mov	fp, sp
   18cf4:	sub	sp, sp, #16
   18cf8:	mov	ip, #1
   18cfc:	str	ip, [sp, #12]
   18d00:	str	r2, [sp, #4]
   18d04:	mov	ip, #0
   18d08:	str	ip, [sp]
   18d0c:	ldr	ip, [fp, #8]
   18d10:	str	ip, [sp, #8]
   18d14:	bl	18d20 <ftello64@plt+0x7438>
   18d18:	mov	sp, fp
   18d1c:	pop	{fp, pc}
   18d20:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18d24:	add	fp, sp, #28
   18d28:	sub	sp, sp, #36	; 0x24
   18d2c:	mvn	r7, #0
   18d30:	cmp	r3, #0
   18d34:	blt	18ed0 <ftello64@plt+0x75e8>
   18d38:	mov	r9, r3
   18d3c:	mov	r8, r2
   18d40:	cmp	r3, r2
   18d44:	bgt	18ed0 <ftello64@plt+0x75e8>
   18d48:	mov	r5, r0
   18d4c:	str	r1, [sp, #28]
   18d50:	ldr	r0, [fp, #8]
   18d54:	add	r0, r0, r9
   18d58:	ldr	r4, [r5]
   18d5c:	cmp	r0, r8
   18d60:	mov	r6, r8
   18d64:	bicle	r6, r0, r0, asr #31
   18d68:	movw	r0, #0
   18d6c:	movt	r0, #0
   18d70:	movw	r1, #0
   18d74:	movt	r1, #0
   18d78:	orrs	r0, r1, r0
   18d7c:	str	r0, [sp, #32]
   18d80:	beq	18d8c <ftello64@plt+0x74a4>
   18d84:	add	r0, r4, #136	; 0x88
   18d88:	bl	115a0 <pthread_mutex_lock@plt>
   18d8c:	str	r4, [sp, #20]
   18d90:	ldr	r4, [fp, #16]
   18d94:	ldrb	r0, [r5, #28]
   18d98:	ubfx	r1, r0, #5, #2
   18d9c:	str	r1, [sp, #24]
   18da0:	cmp	r6, r9
   18da4:	ble	18dc0 <ftello64@plt+0x74d8>
   18da8:	tst	r0, #8
   18dac:	bne	18dc0 <ftello64@plt+0x74d8>
   18db0:	ldr	r0, [r5, #16]
   18db4:	cmp	r0, #0
   18db8:	movne	r0, r5
   18dbc:	blne	17ca8 <ftello64@plt+0x63c0>
   18dc0:	mov	r7, #1
   18dc4:	mov	sl, #0
   18dc8:	cmp	r4, #0
   18dcc:	beq	18e04 <ftello64@plt+0x751c>
   18dd0:	ldrb	r0, [r5, #28]
   18dd4:	ands	r1, r0, #16
   18dd8:	bne	18e04 <ftello64@plt+0x751c>
   18ddc:	and	r0, r0, #6
   18de0:	cmp	r0, #4
   18de4:	bne	18df8 <ftello64@plt+0x7510>
   18de8:	ldr	r7, [r4]
   18dec:	ldr	r0, [r5, #24]
   18df0:	cmp	r7, r0
   18df4:	bls	18ef0 <ftello64@plt+0x7608>
   18df8:	ldr	r0, [r5, #24]
   18dfc:	add	r7, r0, #1
   18e00:	mov	sl, r4
   18e04:	lsl	r0, r7, #3
   18e08:	bl	25888 <ftello64@plt+0x13fa0>
   18e0c:	cmp	r0, #0
   18e10:	beq	18edc <ftello64@plt+0x75f4>
   18e14:	mov	r4, r0
   18e18:	ldr	r0, [fp, #12]
   18e1c:	str	r6, [sp]
   18e20:	stmib	sp, {r0, r7}
   18e24:	str	r4, [sp, #12]
   18e28:	ldr	r0, [sp, #24]
   18e2c:	str	r0, [sp, #16]
   18e30:	mov	r0, r5
   18e34:	ldr	r1, [sp, #28]
   18e38:	mov	r2, r8
   18e3c:	mov	r3, r9
   18e40:	bl	18540 <ftello64@plt+0x6c58>
   18e44:	cmp	r0, #0
   18e48:	beq	18e5c <ftello64@plt+0x7574>
   18e4c:	mvn	r7, #1
   18e50:	cmp	r0, #1
   18e54:	mvneq	r7, #0
   18e58:	b	18eb0 <ftello64@plt+0x75c8>
   18e5c:	cmp	sl, #0
   18e60:	beq	18e94 <ftello64@plt+0x75ac>
   18e64:	ldrb	r0, [r5, #28]
   18e68:	ubfx	r3, r0, #1, #2
   18e6c:	mov	r0, sl
   18e70:	mov	r1, r4
   18e74:	mov	r2, r7
   18e78:	bl	1ecd0 <ftello64@plt+0xd3e8>
   18e7c:	ldrb	r1, [r5, #28]
   18e80:	and	r1, r1, #249	; 0xf9
   18e84:	bfi	r1, r0, #1, #2
   18e88:	strb	r1, [r5, #28]
   18e8c:	tst	r0, #3
   18e90:	beq	18eac <ftello64@plt+0x75c4>
   18e94:	ldr	r0, [fp, #20]
   18e98:	cmp	r0, #0
   18e9c:	ldreq	r7, [r4]
   18ea0:	ldrne	r0, [r4, #4]
   18ea4:	subne	r7, r0, r9
   18ea8:	b	18eb0 <ftello64@plt+0x75c8>
   18eac:	mvn	r7, #1
   18eb0:	ldr	r5, [sp, #32]
   18eb4:	mov	r0, r4
   18eb8:	bl	152fc <ftello64@plt+0x3a14>
   18ebc:	cmp	r5, #0
   18ec0:	beq	18ed0 <ftello64@plt+0x75e8>
   18ec4:	ldr	r0, [sp, #20]
   18ec8:	add	r0, r0, #136	; 0x88
   18ecc:	bl	114ec <pthread_mutex_unlock@plt>
   18ed0:	mov	r0, r7
   18ed4:	sub	sp, fp, #28
   18ed8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18edc:	mvn	r7, #1
   18ee0:	ldr	r5, [sp, #32]
   18ee4:	cmp	r5, #0
   18ee8:	bne	18ec4 <ftello64@plt+0x75dc>
   18eec:	b	18ed0 <ftello64@plt+0x75e8>
   18ef0:	cmp	r7, #1
   18ef4:	movwlt	r4, #0
   18ef8:	movwlt	r7, #1
   18efc:	b	18e00 <ftello64@plt+0x7518>
   18f00:	push	{fp, lr}
   18f04:	mov	fp, sp
   18f08:	sub	sp, sp, #16
   18f0c:	mov	ip, #0
   18f10:	str	ip, [sp, #12]
   18f14:	str	r2, [sp, #4]
   18f18:	ldr	ip, [fp, #12]
   18f1c:	str	ip, [sp, #8]
   18f20:	ldr	ip, [fp, #8]
   18f24:	str	ip, [sp]
   18f28:	bl	18d20 <ftello64@plt+0x7438>
   18f2c:	mov	sp, fp
   18f30:	pop	{fp, pc}
   18f34:	push	{fp, lr}
   18f38:	mov	fp, sp
   18f3c:	sub	sp, sp, #24
   18f40:	mov	ip, #1
   18f44:	str	ip, [sp, #20]
   18f48:	mov	ip, #0
   18f4c:	str	ip, [sp, #8]
   18f50:	ldr	ip, [fp, #20]
   18f54:	str	ip, [sp, #16]
   18f58:	ldr	ip, [fp, #16]
   18f5c:	str	ip, [sp, #12]
   18f60:	ldr	ip, [fp, #12]
   18f64:	str	ip, [sp, #4]
   18f68:	ldr	ip, [fp, #8]
   18f6c:	str	ip, [sp]
   18f70:	bl	18f7c <ftello64@plt+0x7694>
   18f74:	mov	sp, fp
   18f78:	pop	{fp, pc}
   18f7c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18f80:	add	fp, sp, #28
   18f84:	sub	sp, sp, #20
   18f88:	mov	r6, r2
   18f8c:	mov	r8, r1
   18f90:	mov	r1, r0
   18f94:	ldr	r4, [fp, #8]
   18f98:	orr	r0, r4, r2
   18f9c:	ldr	r2, [fp, #24]
   18fa0:	orr	r0, r0, r2
   18fa4:	cmp	r0, #0
   18fa8:	blt	1905c <ftello64@plt+0x7774>
   18fac:	adds	sl, r6, r4
   18fb0:	bvs	1905c <ftello64@plt+0x7774>
   18fb4:	mov	r5, #0
   18fb8:	cmp	r4, #1
   18fbc:	blt	19010 <ftello64@plt+0x7728>
   18fc0:	mov	r9, r3
   18fc4:	cmp	r6, #1
   18fc8:	blt	19018 <ftello64@plt+0x7730>
   18fcc:	mov	r0, sl
   18fd0:	mov	r5, r1
   18fd4:	bl	25888 <ftello64@plt+0x13fa0>
   18fd8:	cmp	r0, #0
   18fdc:	beq	1905c <ftello64@plt+0x7774>
   18fe0:	mov	r7, r0
   18fe4:	mov	r1, r8
   18fe8:	mov	r2, r6
   18fec:	bl	115c4 <memcpy@plt>
   18ff0:	add	r0, r7, r6
   18ff4:	mov	r1, r9
   18ff8:	mov	r2, r4
   18ffc:	bl	115c4 <memcpy@plt>
   19000:	ldr	r2, [fp, #24]
   19004:	mov	r1, r5
   19008:	mov	r5, r7
   1900c:	b	1901c <ftello64@plt+0x7734>
   19010:	mov	r7, r8
   19014:	b	1901c <ftello64@plt+0x7734>
   19018:	mov	r7, r9
   1901c:	ldr	r0, [fp, #28]
   19020:	add	r6, fp, #12
   19024:	ldm	r6, {r3, r4, r6}
   19028:	str	r4, [sp]
   1902c:	stmib	sp, {r2, r6}
   19030:	str	r0, [sp, #12]
   19034:	mov	r0, r1
   19038:	mov	r1, r7
   1903c:	mov	r2, sl
   19040:	bl	18d20 <ftello64@plt+0x7438>
   19044:	mov	r4, r0
   19048:	mov	r0, r5
   1904c:	bl	152fc <ftello64@plt+0x3a14>
   19050:	mov	r0, r4
   19054:	sub	sp, fp, #28
   19058:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1905c:	mvn	r0, #1
   19060:	sub	sp, fp, #28
   19064:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19068:	push	{fp, lr}
   1906c:	mov	fp, sp
   19070:	sub	sp, sp, #24
   19074:	mov	ip, #0
   19078:	str	ip, [sp, #20]
   1907c:	ldr	ip, [fp, #24]
   19080:	str	ip, [sp, #16]
   19084:	ldr	ip, [fp, #20]
   19088:	str	ip, [sp, #12]
   1908c:	ldr	ip, [fp, #16]
   19090:	str	ip, [sp, #8]
   19094:	ldr	ip, [fp, #12]
   19098:	str	ip, [sp, #4]
   1909c:	ldr	ip, [fp, #8]
   190a0:	str	ip, [sp]
   190a4:	bl	18f7c <ftello64@plt+0x7694>
   190a8:	mov	sp, fp
   190ac:	pop	{fp, pc}
   190b0:	ldrb	ip, [r0, #28]
   190b4:	bic	ip, ip, #6
   190b8:	cmp	r2, #0
   190bc:	beq	190dc <ftello64@plt+0x77f4>
   190c0:	push	{fp, lr}
   190c4:	mov	fp, sp
   190c8:	ldr	lr, [fp, #8]
   190cc:	orr	ip, ip, #2
   190d0:	strb	ip, [r0, #28]
   190d4:	stm	r1, {r2, r3, lr}
   190d8:	pop	{fp, pc}
   190dc:	strb	ip, [r0, #28]
   190e0:	mov	r0, #0
   190e4:	str	r0, [r1]
   190e8:	str	r0, [r1, #4]
   190ec:	str	r0, [r1, #8]
   190f0:	bx	lr
   190f4:	ldr	r1, [r0, #4]
   190f8:	movw	r2, #255	; 0xff
   190fc:	movt	r2, #4
   19100:	and	r1, r1, r2
   19104:	cmp	r1, #6
   19108:	bne	19114 <ftello64@plt+0x782c>
   1910c:	ldr	r0, [r0]
   19110:	b	19184 <ftello64@plt+0x789c>
   19114:	cmp	r1, #3
   19118:	bxne	lr
   1911c:	ldr	r0, [r0]
   19120:	b	152fc <ftello64@plt+0x3a14>
   19124:	push	{r4, sl, fp, lr}
   19128:	add	fp, sp, #8
   1912c:	mov	r4, r0
   19130:	ldr	r0, [r0, #24]
   19134:	bl	152fc <ftello64@plt+0x3a14>
   19138:	ldr	r0, [r4, #36]	; 0x24
   1913c:	bl	152fc <ftello64@plt+0x3a14>
   19140:	ldr	r0, [r4, #40]	; 0x28
   19144:	add	r1, r4, #4
   19148:	cmp	r0, r1
   1914c:	beq	19160 <ftello64@plt+0x7878>
   19150:	ldr	r0, [r0, #8]
   19154:	bl	152fc <ftello64@plt+0x3a14>
   19158:	ldr	r0, [r4, #40]	; 0x28
   1915c:	bl	152fc <ftello64@plt+0x3a14>
   19160:	ldr	r0, [r4, #12]
   19164:	bl	152fc <ftello64@plt+0x3a14>
   19168:	ldr	r0, [r4, #48]	; 0x30
   1916c:	bl	152fc <ftello64@plt+0x3a14>
   19170:	ldr	r0, [r4, #44]	; 0x2c
   19174:	bl	152fc <ftello64@plt+0x3a14>
   19178:	mov	r0, r4
   1917c:	pop	{r4, sl, fp, lr}
   19180:	b	152fc <ftello64@plt+0x3a14>
   19184:	push	{r4, sl, fp, lr}
   19188:	add	fp, sp, #8
   1918c:	mov	r4, r0
   19190:	ldr	r0, [r0]
   19194:	bl	152fc <ftello64@plt+0x3a14>
   19198:	ldr	r0, [r4, #4]
   1919c:	bl	152fc <ftello64@plt+0x3a14>
   191a0:	ldr	r0, [r4, #8]
   191a4:	bl	152fc <ftello64@plt+0x3a14>
   191a8:	ldr	r0, [r4, #12]
   191ac:	bl	152fc <ftello64@plt+0x3a14>
   191b0:	mov	r0, r4
   191b4:	pop	{r4, sl, fp, lr}
   191b8:	b	152fc <ftello64@plt+0x3a14>
   191bc:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   191c0:	add	fp, sp, #24
   191c4:	mov	r5, r1
   191c8:	mov	r9, r0
   191cc:	mov	r1, #0
   191d0:	mov	r2, #160	; 0xa0
   191d4:	bl	117b0 <memset@plt>
   191d8:	mov	r0, #31
   191dc:	str	r0, [r9, #64]	; 0x40
   191e0:	movw	r0, #43689	; 0xaaa9
   191e4:	movt	r0, #2730	; 0xaaa
   191e8:	cmp	r5, r0
   191ec:	bhi	19360 <ftello64@plt+0x7a78>
   191f0:	add	r0, r5, #1
   191f4:	str	r0, [r9, #4]
   191f8:	lsl	r0, r0, #3
   191fc:	bl	25888 <ftello64@plt+0x13fa0>
   19200:	str	r0, [r9]
   19204:	mov	r0, #1
   19208:	mov	r6, r0
   1920c:	lsl	r0, r0, #1
   19210:	cmp	r6, r5
   19214:	bls	19208 <ftello64@plt+0x7920>
   19218:	mov	r0, #12
   1921c:	mov	r1, r6
   19220:	bl	25834 <ftello64@plt+0x13f4c>
   19224:	str	r0, [r9, #32]
   19228:	sub	r0, r6, #1
   1922c:	str	r0, [r9, #68]	; 0x44
   19230:	bl	11690 <__ctype_get_mb_cur_max@plt>
   19234:	str	r0, [r9, #92]	; 0x5c
   19238:	mov	r0, #14
   1923c:	bl	11858 <nl_langinfo@plt>
   19240:	ldrb	r1, [r0]
   19244:	orr	r1, r1, #32
   19248:	cmp	r1, #117	; 0x75
   1924c:	bne	19298 <ftello64@plt+0x79b0>
   19250:	ldrb	r1, [r0, #1]
   19254:	orr	r1, r1, #32
   19258:	cmp	r1, #116	; 0x74
   1925c:	bne	19298 <ftello64@plt+0x79b0>
   19260:	ldrb	r1, [r0, #2]
   19264:	orr	r1, r1, #32
   19268:	cmp	r1, #102	; 0x66
   1926c:	bne	19298 <ftello64@plt+0x79b0>
   19270:	ldrb	r1, [r0, #3]!
   19274:	cmp	r1, #45	; 0x2d
   19278:	addeq	r0, r0, #1
   1927c:	movw	r1, #34390	; 0x8656
   19280:	movt	r1, #2
   19284:	bl	11558 <strcmp@plt>
   19288:	cmp	r0, #0
   1928c:	ldrbeq	r0, [r9, #88]	; 0x58
   19290:	orreq	r0, r0, #4
   19294:	strbeq	r0, [r9, #88]	; 0x58
   19298:	ldrb	r0, [r9, #88]	; 0x58
   1929c:	and	r1, r0, #247	; 0xf7
   192a0:	strb	r1, [r9, #88]	; 0x58
   192a4:	ldr	r1, [r9, #92]	; 0x5c
   192a8:	cmp	r1, #2
   192ac:	blt	19344 <ftello64@plt+0x7a5c>
   192b0:	tst	r0, #4
   192b4:	bne	19338 <ftello64@plt+0x7a50>
   192b8:	mov	r8, #1
   192bc:	mov	r0, #32
   192c0:	mov	r1, #1
   192c4:	bl	25834 <ftello64@plt+0x13f4c>
   192c8:	str	r0, [r9, #60]	; 0x3c
   192cc:	cmp	r0, #0
   192d0:	beq	19360 <ftello64@plt+0x7a78>
   192d4:	mov	r7, #0
   192d8:	mov	r6, #0
   192dc:	mov	r4, #0
   192e0:	add	r5, r7, r4
   192e4:	mov	r0, r5
   192e8:	bl	117bc <btowc@plt>
   192ec:	cmn	r0, #1
   192f0:	ldrne	r1, [r9, #60]	; 0x3c
   192f4:	ldrne	r2, [r1, r6, lsl #2]
   192f8:	orrne	r2, r2, r8, lsl r4
   192fc:	strne	r2, [r1, r6, lsl #2]
   19300:	cmp	r5, #127	; 0x7f
   19304:	bhi	19318 <ftello64@plt+0x7a30>
   19308:	cmp	r5, r0
   1930c:	ldrbne	r0, [r9, #88]	; 0x58
   19310:	orrne	r0, r0, #8
   19314:	strbne	r0, [r9, #88]	; 0x58
   19318:	add	r4, r4, #1
   1931c:	cmp	r4, #32
   19320:	bne	192e0 <ftello64@plt+0x79f8>
   19324:	add	r6, r6, #1
   19328:	add	r7, r7, #32
   1932c:	cmp	r6, #8
   19330:	bne	192dc <ftello64@plt+0x79f4>
   19334:	b	19344 <ftello64@plt+0x7a5c>
   19338:	movw	r0, #35180	; 0x896c
   1933c:	movt	r0, #2
   19340:	str	r0, [r9, #60]	; 0x3c
   19344:	ldr	r0, [r9]
   19348:	cmp	r0, #0
   1934c:	ldrne	r1, [r9, #32]
   19350:	movne	r0, #0
   19354:	cmpne	r1, #0
   19358:	moveq	r0, #12
   1935c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   19360:	mov	r0, #12
   19364:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   19368:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1936c:	add	fp, sp, #24
   19370:	sub	sp, sp, #8
   19374:	mov	r8, r3
   19378:	mov	r5, r2
   1937c:	mov	r7, r1
   19380:	mov	r4, r0
   19384:	vmov.i32	q8, #0	; 0x00000000
   19388:	mov	r0, #80	; 0x50
   1938c:	mov	r1, r4
   19390:	vst1.32	{d16-d17}, [r1], r0
   19394:	mov	r0, #0
   19398:	str	r0, [r1]
   1939c:	add	r0, r4, #64	; 0x40
   193a0:	vst1.32	{d16-d17}, [r0]
   193a4:	add	r0, r4, #48	; 0x30
   193a8:	vst1.32	{d16-d17}, [r0]
   193ac:	add	r0, r4, #32
   193b0:	vst1.32	{d16-d17}, [r0]
   193b4:	add	r0, r4, #16
   193b8:	vst1.32	{d16-d17}, [r0]
   193bc:	ldr	r6, [fp, #12]
   193c0:	str	r6, [sp, #4]
   193c4:	ldr	r9, [fp, #8]
   193c8:	str	r9, [sp]
   193cc:	mov	r0, r7
   193d0:	mov	r1, r2
   193d4:	mov	r2, r4
   193d8:	bl	19bac <ftello64@plt+0x82c4>
   193dc:	cmp	r5, #1
   193e0:	blt	193f8 <ftello64@plt+0x7b10>
   193e4:	add	r1, r5, #1
   193e8:	mov	r0, r4
   193ec:	bl	19c04 <ftello64@plt+0x831c>
   193f0:	cmp	r0, #0
   193f4:	bne	194b0 <ftello64@plt+0x7bc8>
   193f8:	ldrb	r0, [r4, #75]	; 0x4b
   193fc:	cmp	r0, #0
   19400:	ldrne	r7, [r4, #4]
   19404:	str	r7, [r4, #4]
   19408:	ldr	r0, [r6, #92]	; 0x5c
   1940c:	cmp	r9, #0
   19410:	beq	1946c <ftello64@plt+0x7b84>
   19414:	cmp	r0, #2
   19418:	blt	19480 <ftello64@plt+0x7b98>
   1941c:	mov	r0, r4
   19420:	bl	19ca8 <ftello64@plt+0x83c0>
   19424:	cmp	r0, #0
   19428:	bne	194b0 <ftello64@plt+0x7bc8>
   1942c:	ldr	r1, [r4, #32]
   19430:	mov	r0, #0
   19434:	cmp	r1, r5
   19438:	bge	194b0 <ftello64@plt+0x7bc8>
   1943c:	ldr	r2, [r4, #28]
   19440:	ldr	r1, [r4, #36]	; 0x24
   19444:	ldr	r3, [r6, #92]	; 0x5c
   19448:	add	r2, r3, r2
   1944c:	cmp	r1, r2
   19450:	bgt	194b0 <ftello64@plt+0x7bc8>
   19454:	lsl	r1, r1, #1
   19458:	mov	r0, r4
   1945c:	bl	19c04 <ftello64@plt+0x831c>
   19460:	cmp	r0, #0
   19464:	beq	1941c <ftello64@plt+0x7b34>
   19468:	b	194b0 <ftello64@plt+0x7bc8>
   1946c:	cmp	r0, #2
   19470:	blt	1948c <ftello64@plt+0x7ba4>
   19474:	mov	r0, r4
   19478:	bl	1a2dc <ftello64@plt+0x89f4>
   1947c:	b	194ac <ftello64@plt+0x7bc4>
   19480:	mov	r0, r4
   19484:	bl	1a270 <ftello64@plt+0x8988>
   19488:	b	194ac <ftello64@plt+0x7bc4>
   1948c:	cmp	r8, #0
   19490:	beq	194a0 <ftello64@plt+0x7bb8>
   19494:	mov	r0, r4
   19498:	bl	1a46c <ftello64@plt+0x8b84>
   1949c:	b	194ac <ftello64@plt+0x7bc4>
   194a0:	ldr	r0, [r4, #36]	; 0x24
   194a4:	str	r0, [r4, #28]
   194a8:	str	r0, [r4, #32]
   194ac:	mov	r0, #0
   194b0:	sub	sp, fp, #24
   194b4:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   194b8:	push	{r4, r5, fp, lr}
   194bc:	add	fp, sp, #8
   194c0:	ldr	r4, [r0]
   194c4:	ldr	r0, [r4, #56]	; 0x38
   194c8:	cmp	r0, #0
   194cc:	beq	194e4 <ftello64@plt+0x7bfc>
   194d0:	ldr	r5, [r0]
   194d4:	bl	152fc <ftello64@plt+0x3a14>
   194d8:	cmp	r5, #0
   194dc:	mov	r0, r5
   194e0:	bne	194d0 <ftello64@plt+0x7be8>
   194e4:	mov	r0, #31
   194e8:	str	r0, [r4, #64]	; 0x40
   194ec:	mov	r5, #0
   194f0:	str	r5, [r4, #52]	; 0x34
   194f4:	str	r5, [r4, #56]	; 0x38
   194f8:	ldr	r0, [r4, #16]
   194fc:	bl	152fc <ftello64@plt+0x3a14>
   19500:	str	r5, [r4, #16]
   19504:	pop	{r4, r5, fp, pc}
   19508:	push	{r4, sl, fp, lr}
   1950c:	add	fp, sp, #8
   19510:	mov	r4, r0
   19514:	ldr	r0, [r0, #8]
   19518:	bl	152fc <ftello64@plt+0x3a14>
   1951c:	ldr	r0, [r4, #12]
   19520:	bl	152fc <ftello64@plt+0x3a14>
   19524:	ldrb	r0, [r4, #75]	; 0x4b
   19528:	cmp	r0, #0
   1952c:	popeq	{r4, sl, fp, pc}
   19530:	ldr	r0, [r4, #4]
   19534:	pop	{r4, sl, fp, lr}
   19538:	b	152fc <ftello64@plt+0x3a14>
   1953c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19540:	add	fp, sp, #28
   19544:	sub	sp, sp, #20
   19548:	mov	r8, r3
   1954c:	mov	r4, r2
   19550:	mov	r7, r1
   19554:	mov	r5, r0
   19558:	ldr	r9, [r1]
   1955c:	str	r2, [r9, #128]	; 0x80
   19560:	orr	r2, r2, #8388608	; 0x800000
   19564:	add	sl, sp, #12
   19568:	mov	r0, sl
   1956c:	mov	r1, r5
   19570:	bl	1a4cc <ftello64@plt+0x8be4>
   19574:	mov	r6, #0
   19578:	stm	sp, {r6, r8}
   1957c:	mov	r0, r5
   19580:	mov	r1, r7
   19584:	mov	r2, sl
   19588:	mov	r3, r4
   1958c:	bl	1a4ec <ftello64@plt+0x8c04>
   19590:	mov	r7, r0
   19594:	cmp	r0, #0
   19598:	bne	195a8 <ftello64@plt+0x7cc0>
   1959c:	ldr	r0, [r8]
   195a0:	cmp	r0, #0
   195a4:	bne	195f4 <ftello64@plt+0x7d0c>
   195a8:	mov	r0, r9
   195ac:	mov	r1, #0
   195b0:	mov	r2, #0
   195b4:	mov	r3, #2
   195b8:	bl	1a658 <ftello64@plt+0x8d70>
   195bc:	mov	r4, r0
   195c0:	cmp	r7, #0
   195c4:	beq	195e4 <ftello64@plt+0x7cfc>
   195c8:	mov	r0, r9
   195cc:	mov	r1, r7
   195d0:	mov	r2, r4
   195d4:	mov	r3, #16
   195d8:	bl	1a658 <ftello64@plt+0x8d70>
   195dc:	mov	r6, r0
   195e0:	b	195e8 <ftello64@plt+0x7d00>
   195e4:	mov	r6, r4
   195e8:	cmp	r4, #0
   195ec:	cmpne	r6, #0
   195f0:	beq	19600 <ftello64@plt+0x7d18>
   195f4:	mov	r0, r6
   195f8:	sub	sp, fp, #28
   195fc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19600:	mov	r0, #12
   19604:	str	r0, [r8]
   19608:	mov	r6, #0
   1960c:	b	195f4 <ftello64@plt+0x7d0c>
   19610:	push	{r4, r5, r6, r7, fp, lr}
   19614:	add	fp, sp, #16
   19618:	mov	r6, r0
   1961c:	ldr	r4, [r0]
   19620:	ldr	r0, [r4, #4]
   19624:	lsl	r0, r0, #2
   19628:	bl	25888 <ftello64@plt+0x13fa0>
   1962c:	str	r0, [r4, #12]
   19630:	ldr	r0, [r4, #4]
   19634:	lsl	r0, r0, #2
   19638:	bl	25888 <ftello64@plt+0x13fa0>
   1963c:	str	r0, [r4, #16]
   19640:	ldr	r0, [r4, #4]
   19644:	add	r0, r0, r0, lsl #1
   19648:	lsl	r0, r0, #2
   1964c:	bl	25888 <ftello64@plt+0x13fa0>
   19650:	str	r0, [r4, #20]
   19654:	ldr	r0, [r4, #4]
   19658:	add	r0, r0, r0, lsl #1
   1965c:	lsl	r0, r0, #2
   19660:	bl	25888 <ftello64@plt+0x13fa0>
   19664:	str	r0, [r4, #24]
   19668:	ldr	r1, [r4, #12]
   1966c:	mov	r7, #12
   19670:	cmp	r1, #0
   19674:	ldrne	r1, [r4, #16]
   19678:	cmpne	r1, #0
   1967c:	beq	19690 <ftello64@plt+0x7da8>
   19680:	cmp	r0, #0
   19684:	ldrne	r0, [r4, #20]
   19688:	cmpne	r0, #0
   1968c:	bne	19698 <ftello64@plt+0x7db0>
   19690:	mov	r0, r7
   19694:	pop	{r4, r5, r6, r7, fp, pc}
   19698:	ldr	r0, [r6, #24]
   1969c:	lsl	r0, r0, #2
   196a0:	bl	25888 <ftello64@plt+0x13fa0>
   196a4:	str	r0, [r4, #132]	; 0x84
   196a8:	cmp	r0, #0
   196ac:	beq	19750 <ftello64@plt+0x7e68>
   196b0:	ldr	r0, [r6, #24]
   196b4:	cmp	r0, #0
   196b8:	beq	196d8 <ftello64@plt+0x7df0>
   196bc:	ldr	r0, [r4, #132]	; 0x84
   196c0:	mov	r1, #0
   196c4:	str	r1, [r0, r1, lsl #2]
   196c8:	add	r1, r1, #1
   196cc:	ldr	r2, [r6, #24]
   196d0:	cmp	r1, r2
   196d4:	bcc	196c4 <ftello64@plt+0x7ddc>
   196d8:	ldr	r0, [r4, #52]	; 0x34
   196dc:	movw	r1, #54760	; 0xd5e8
   196e0:	movt	r1, #1
   196e4:	mov	r2, r4
   196e8:	bl	1d568 <ftello64@plt+0xbc80>
   196ec:	ldr	r1, [r6, #24]
   196f0:	mov	r0, #0
   196f4:	cmp	r1, #0
   196f8:	beq	19734 <ftello64@plt+0x7e4c>
   196fc:	ldr	r2, [r4, #132]	; 0x84
   19700:	ldr	r3, [r2]
   19704:	cmp	r3, #0
   19708:	bne	19738 <ftello64@plt+0x7e50>
   1970c:	mov	r3, #1
   19710:	mov	r0, r3
   19714:	ldr	r1, [r6, #24]
   19718:	cmp	r3, r1
   1971c:	bcs	19738 <ftello64@plt+0x7e50>
   19720:	ldr	r5, [r2, r0, lsl #2]
   19724:	add	r3, r0, #1
   19728:	cmp	r0, r5
   1972c:	beq	19710 <ftello64@plt+0x7e28>
   19730:	b	19738 <ftello64@plt+0x7e50>
   19734:	mov	r1, #0
   19738:	cmp	r0, r1
   1973c:	bne	19750 <ftello64@plt+0x7e68>
   19740:	ldr	r0, [r4, #132]	; 0x84
   19744:	bl	152fc <ftello64@plt+0x3a14>
   19748:	mov	r0, #0
   1974c:	str	r0, [r4, #132]	; 0x84
   19750:	ldr	r0, [r4, #52]	; 0x34
   19754:	movw	r1, #54912	; 0xd680
   19758:	movt	r1, #1
   1975c:	mov	r2, r6
   19760:	bl	1b090 <ftello64@plt+0x97a8>
   19764:	cmp	r0, #0
   19768:	bne	19828 <ftello64@plt+0x7f40>
   1976c:	ldr	r0, [r4, #52]	; 0x34
   19770:	movw	r1, #55048	; 0xd708
   19774:	movt	r1, #1
   19778:	mov	r2, r4
   1977c:	bl	1b090 <ftello64@plt+0x97a8>
   19780:	cmp	r0, #0
   19784:	bne	19828 <ftello64@plt+0x7f40>
   19788:	ldr	r0, [r4, #52]	; 0x34
   1978c:	movw	r1, #55188	; 0xd794
   19790:	movt	r1, #1
   19794:	mov	r2, r4
   19798:	bl	1d568 <ftello64@plt+0xbc80>
   1979c:	ldr	r0, [r4, #52]	; 0x34
   197a0:	movw	r1, #55288	; 0xd7f8
   197a4:	movt	r1, #1
   197a8:	mov	r2, r4
   197ac:	bl	1d568 <ftello64@plt+0xbc80>
   197b0:	cmp	r0, #0
   197b4:	bne	19828 <ftello64@plt+0x7f40>
   197b8:	mov	r0, r4
   197bc:	bl	1d90c <ftello64@plt+0xc024>
   197c0:	cmp	r0, #0
   197c4:	popne	{r4, r5, r6, r7, fp, pc}
   197c8:	ldrb	r0, [r6, #28]
   197cc:	tst	r0, #16
   197d0:	bne	197e8 <ftello64@plt+0x7f00>
   197d4:	ldr	r0, [r6, #24]
   197d8:	cmp	r0, #0
   197dc:	ldrbne	r0, [r4, #88]	; 0x58
   197e0:	tstne	r0, #1
   197e4:	bne	197f4 <ftello64@plt+0x7f0c>
   197e8:	ldr	r0, [r4, #76]	; 0x4c
   197ec:	cmp	r0, #0
   197f0:	beq	1981c <ftello64@plt+0x7f34>
   197f4:	ldr	r0, [r4, #8]
   197f8:	add	r0, r0, r0, lsl #1
   197fc:	lsl	r0, r0, #2
   19800:	bl	25888 <ftello64@plt+0x13fa0>
   19804:	str	r0, [r4, #28]
   19808:	cmp	r0, #0
   1980c:	beq	19690 <ftello64@plt+0x7da8>
   19810:	mov	r0, r4
   19814:	pop	{r4, r5, r6, r7, fp, lr}
   19818:	b	1d9c8 <ftello64@plt+0xc0e0>
   1981c:	mov	r7, #0
   19820:	mov	r0, r7
   19824:	pop	{r4, r5, r6, r7, fp, pc}
   19828:	pop	{r4, r5, r6, r7, fp, pc}
   1982c:	push	{r4, r5, r6, r7, fp, lr}
   19830:	add	fp, sp, #16
   19834:	ldr	r1, [r0, #8]
   19838:	cmp	r1, #0
   1983c:	beq	1991c <ftello64@plt+0x8034>
   19840:	ldr	r3, [r0]
   19844:	mov	r5, #0
   19848:	mov	ip, #1
   1984c:	mov	lr, #139	; 0x8b
   19850:	mov	r2, #0
   19854:	mov	r4, #0
   19858:	add	r1, r3, r4, lsl #3
   1985c:	ldrb	r6, [r1, #4]
   19860:	sub	r6, r6, #1
   19864:	cmp	r6, #11
   19868:	bhi	199c4 <ftello64@plt+0x80dc>
   1986c:	add	r7, pc, #0
   19870:	ldr	pc, [r7, r6, lsl #2]
   19874:	strdeq	r9, [r1], -ip
   19878:	andeq	r9, r1, r4, lsr #17
   1987c:			; <UNDEFINED> instruction: 0x000198b8
   19880:	andeq	r9, r1, r4, lsr #17
   19884:	andeq	r9, r1, r4, lsl r9
   19888:	andeq	r9, r1, r0, asr #19
   1988c:	andeq	r9, r1, r4, asr #19
   19890:	andeq	r9, r1, r4, lsr #17
   19894:	andeq	r9, r1, r4, lsr #17
   19898:	andeq	r9, r1, r4, lsr #17
   1989c:	andeq	r9, r1, r4, lsr #17
   198a0:	ldrdeq	r9, [r1], -ip
   198a4:	ldr	r1, [r0, #8]
   198a8:	add	r4, r4, #1
   198ac:	cmp	r4, r1
   198b0:	bcc	19858 <ftello64@plt+0x7f70>
   198b4:	b	19924 <ftello64@plt+0x803c>
   198b8:	ldr	r1, [r3, r4, lsl #3]
   198bc:	mov	r6, #4
   198c0:	ldr	r7, [r1, r6, lsl #2]
   198c4:	cmp	r7, #0
   198c8:	popne	{r4, r5, r6, r7, fp, pc}
   198cc:	add	r6, r6, #1
   198d0:	cmp	r6, #7
   198d4:	bls	198c0 <ftello64@plt+0x7fd8>
   198d8:	b	198a4 <ftello64@plt+0x7fbc>
   198dc:	ldr	r1, [r3, r4, lsl #3]
   198e0:	sub	r1, r1, #16
   198e4:	ror	r1, r1, #4
   198e8:	cmp	r1, #7
   198ec:	bhi	199c0 <ftello64@plt+0x80d8>
   198f0:	tst	lr, ip, lsl r1
   198f4:	bne	198a4 <ftello64@plt+0x7fbc>
   198f8:	b	199c0 <ftello64@plt+0x80d8>
   198fc:	ldrsb	r1, [r1]
   19900:	cmp	r1, #0
   19904:	mov	r1, #0
   19908:	movwlt	r1, #1
   1990c:	orr	r2, r2, r1
   19910:	b	198a4 <ftello64@plt+0x7fbc>
   19914:	mov	r5, #1
   19918:	b	198a4 <ftello64@plt+0x7fbc>
   1991c:	mov	r2, #0
   19920:	mov	r5, #0
   19924:	tst	r2, #1
   19928:	tsteq	r5, #1
   1992c:	beq	19990 <ftello64@plt+0x80a8>
   19930:	ldr	r1, [r0, #8]
   19934:	cmp	r1, #0
   19938:	beq	19990 <ftello64@plt+0x80a8>
   1993c:	mov	r2, #0
   19940:	mov	r3, #7
   19944:	ldr	r1, [r0]
   19948:	add	r4, r1, r2, lsl #3
   1994c:	ldr	r1, [r4, #4]
   19950:	uxtb	r6, r1
   19954:	cmp	r6, #5
   19958:	beq	19978 <ftello64@plt+0x8090>
   1995c:	cmp	r6, #1
   19960:	bne	19980 <ftello64@plt+0x8098>
   19964:	ldrsb	r7, [r4]
   19968:	cmn	r7, #1
   1996c:	bgt	19980 <ftello64@plt+0x8098>
   19970:	bic	r1, r1, #2097152	; 0x200000
   19974:	b	1997c <ftello64@plt+0x8094>
   19978:	bfi	r1, r3, #0, #8
   1997c:	str	r1, [r4, #4]
   19980:	ldr	r1, [r0, #8]
   19984:	add	r2, r2, #1
   19988:	cmp	r2, r1
   1998c:	bcc	19944 <ftello64@plt+0x805c>
   19990:	mov	r1, #1
   19994:	str	r1, [r0, #92]	; 0x5c
   19998:	ldr	r1, [r0, #76]	; 0x4c
   1999c:	mov	r2, #0
   199a0:	cmp	r1, #0
   199a4:	movwgt	r2, #1
   199a8:	orr	r1, r5, r2
   199ac:	and	r1, r1, #1
   199b0:	ldrb	r2, [r0, #88]	; 0x58
   199b4:	and	r2, r2, #249	; 0xf9
   199b8:	orr	r1, r2, r1, lsl #1
   199bc:	strb	r1, [r0, #88]	; 0x58
   199c0:	pop	{r4, r5, r6, r7, fp, pc}
   199c4:	bl	118ac <abort@plt>
   199c8:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   199cc:	add	fp, sp, #24
   199d0:	sub	sp, sp, #16
   199d4:	mov	r9, r0
   199d8:	ldr	r0, [r0, #24]
   199dc:	ldr	r1, [r9, #52]	; 0x34
   199e0:	ldr	r1, [r1, #12]
   199e4:	ldr	r1, [r1, #28]
   199e8:	str	r1, [r9, #72]	; 0x48
   199ec:	add	r1, r1, r1, lsl #1
   199f0:	add	r1, r0, r1, lsl #2
   199f4:	mov	r0, sp
   199f8:	bl	1e70c <ftello64@plt+0xce24>
   199fc:	str	r0, [sp, #12]
   19a00:	cmp	r0, #0
   19a04:	bne	19ba4 <ftello64@plt+0x82bc>
   19a08:	ldr	r0, [r9, #76]	; 0x4c
   19a0c:	cmp	r0, #1
   19a10:	ldrge	r0, [sp, #4]
   19a14:	cmpge	r0, #1
   19a18:	blt	19ae4 <ftello64@plt+0x81fc>
   19a1c:	mov	r7, #0
   19a20:	mov	r8, sp
   19a24:	ldr	r3, [sp, #8]
   19a28:	ldr	r1, [r3, r7, lsl #2]
   19a2c:	ldr	r6, [r9]
   19a30:	add	r2, r6, r1, lsl #3
   19a34:	ldrb	ip, [r2, #4]
   19a38:	cmp	ip, #4
   19a3c:	bne	19ad4 <ftello64@plt+0x81ec>
   19a40:	mov	r5, #0
   19a44:	cmp	r0, #1
   19a48:	blt	19a7c <ftello64@plt+0x8194>
   19a4c:	ldr	r4, [r3, r5, lsl #2]
   19a50:	add	r2, r6, r4, lsl #3
   19a54:	ldrb	r2, [r2, #4]
   19a58:	cmp	r2, #9
   19a5c:	bne	19a70 <ftello64@plt+0x8188>
   19a60:	ldr	r2, [r6, r1, lsl #3]
   19a64:	ldr	r4, [r6, r4, lsl #3]
   19a68:	cmp	r4, r2
   19a6c:	beq	19a7c <ftello64@plt+0x8194>
   19a70:	add	r5, r5, #1
   19a74:	cmp	r5, r0
   19a78:	blt	19a4c <ftello64@plt+0x8164>
   19a7c:	cmp	r5, r0
   19a80:	beq	19ad4 <ftello64@plt+0x81ec>
   19a84:	cmp	ip, #4
   19a88:	bne	19ad4 <ftello64@plt+0x81ec>
   19a8c:	ldr	r0, [r9, #20]
   19a90:	add	r1, r1, r1, lsl #1
   19a94:	add	r0, r0, r1, lsl #2
   19a98:	ldr	r0, [r0, #8]
   19a9c:	ldr	r6, [r0]
   19aa0:	mov	r0, r8
   19aa4:	mov	r1, r6
   19aa8:	bl	1e788 <ftello64@plt+0xcea0>
   19aac:	cmp	r0, #0
   19ab0:	bne	19ad4 <ftello64@plt+0x81ec>
   19ab4:	ldr	r0, [r9, #24]
   19ab8:	add	r1, r6, r6, lsl #1
   19abc:	add	r1, r0, r1, lsl #2
   19ac0:	mov	r0, r8
   19ac4:	bl	1e308 <ftello64@plt+0xca20>
   19ac8:	mov	r7, #0
   19acc:	cmp	r0, #0
   19ad0:	bne	19ba4 <ftello64@plt+0x82bc>
   19ad4:	add	r7, r7, #1
   19ad8:	ldr	r0, [sp, #4]
   19adc:	cmp	r7, r0
   19ae0:	blt	19a24 <ftello64@plt+0x813c>
   19ae4:	add	r0, sp, #12
   19ae8:	mov	r2, sp
   19aec:	mov	r1, r9
   19af0:	mov	r3, #0
   19af4:	bl	1e7f4 <ftello64@plt+0xcf0c>
   19af8:	str	r0, [r9, #36]	; 0x24
   19afc:	cmp	r0, #0
   19b00:	beq	19b80 <ftello64@plt+0x8298>
   19b04:	ldrsb	r1, [r0, #52]	; 0x34
   19b08:	cmn	r1, #1
   19b0c:	ble	19b20 <ftello64@plt+0x8238>
   19b10:	str	r0, [r9, #40]	; 0x28
   19b14:	str	r0, [r9, #44]	; 0x2c
   19b18:	str	r0, [r9, #48]	; 0x30
   19b1c:	b	19b98 <ftello64@plt+0x82b0>
   19b20:	add	r5, sp, #12
   19b24:	mov	r6, sp
   19b28:	mov	r0, r5
   19b2c:	mov	r1, r9
   19b30:	mov	r2, r6
   19b34:	mov	r3, #1
   19b38:	bl	1e7f4 <ftello64@plt+0xcf0c>
   19b3c:	str	r0, [r9, #40]	; 0x28
   19b40:	mov	r0, r5
   19b44:	mov	r1, r9
   19b48:	mov	r2, r6
   19b4c:	mov	r3, #2
   19b50:	bl	1e7f4 <ftello64@plt+0xcf0c>
   19b54:	str	r0, [r9, #44]	; 0x2c
   19b58:	mov	r0, r5
   19b5c:	mov	r1, r9
   19b60:	mov	r2, r6
   19b64:	mov	r3, #6
   19b68:	bl	1e7f4 <ftello64@plt+0xcf0c>
   19b6c:	str	r0, [r9, #48]	; 0x30
   19b70:	ldr	r1, [r9, #40]	; 0x28
   19b74:	cmp	r1, #0
   19b78:	cmpne	r0, #0
   19b7c:	bne	19b8c <ftello64@plt+0x82a4>
   19b80:	ldr	r0, [sp, #12]
   19b84:	sub	sp, fp, #24
   19b88:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   19b8c:	ldr	r0, [r9, #44]	; 0x2c
   19b90:	cmp	r0, #0
   19b94:	beq	19b80 <ftello64@plt+0x8298>
   19b98:	ldr	r0, [sp, #8]
   19b9c:	bl	152fc <ftello64@plt+0x3a14>
   19ba0:	mov	r0, #0
   19ba4:	sub	sp, fp, #24
   19ba8:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   19bac:	str	r1, [r2, #48]	; 0x30
   19bb0:	str	r0, [r2]
   19bb4:	str	r1, [r2, #44]	; 0x2c
   19bb8:	str	r3, [r2, #64]	; 0x40
   19bbc:	ldr	r0, [sp]
   19bc0:	strb	r0, [r2, #72]	; 0x48
   19bc4:	cmp	r3, #0
   19bc8:	movwne	r3, #1
   19bcc:	orr	r0, r3, r0
   19bd0:	strb	r0, [r2, #75]	; 0x4b
   19bd4:	ldr	r0, [sp, #4]
   19bd8:	ldr	r3, [r0, #92]	; 0x5c
   19bdc:	str	r3, [r2, #80]	; 0x50
   19be0:	ldrb	r3, [r0, #88]	; 0x58
   19be4:	ubfx	r3, r3, #2, #1
   19be8:	strb	r3, [r2, #73]	; 0x49
   19bec:	ldrb	r0, [r0, #88]	; 0x58
   19bf0:	str	r1, [r2, #56]	; 0x38
   19bf4:	str	r1, [r2, #52]	; 0x34
   19bf8:	ubfx	r0, r0, #3, #1
   19bfc:	strb	r0, [r2, #74]	; 0x4a
   19c00:	bx	lr
   19c04:	push	{r4, r5, r6, r7, fp, lr}
   19c08:	add	fp, sp, #16
   19c0c:	mov	r4, r1
   19c10:	mov	r5, r0
   19c14:	ldr	r0, [r0, #80]	; 0x50
   19c18:	cmp	r0, #2
   19c1c:	blt	19c68 <ftello64@plt+0x8380>
   19c20:	mov	r6, #12
   19c24:	cmn	r4, #-1073741823	; 0xc0000001
   19c28:	bhi	19c94 <ftello64@plt+0x83ac>
   19c2c:	ldr	r0, [r5, #8]
   19c30:	lsl	r7, r4, #2
   19c34:	mov	r1, r7
   19c38:	bl	258b8 <ftello64@plt+0x13fd0>
   19c3c:	cmp	r0, #0
   19c40:	beq	19c94 <ftello64@plt+0x83ac>
   19c44:	str	r0, [r5, #8]
   19c48:	ldr	r0, [r5, #12]
   19c4c:	cmp	r0, #0
   19c50:	beq	19c68 <ftello64@plt+0x8380>
   19c54:	mov	r1, r7
   19c58:	bl	258b8 <ftello64@plt+0x13fd0>
   19c5c:	cmp	r0, #0
   19c60:	beq	19c94 <ftello64@plt+0x83ac>
   19c64:	str	r0, [r5, #12]
   19c68:	ldrb	r0, [r5, #75]	; 0x4b
   19c6c:	cmp	r0, #0
   19c70:	beq	19c8c <ftello64@plt+0x83a4>
   19c74:	ldr	r0, [r5, #4]
   19c78:	mov	r1, r4
   19c7c:	bl	258b8 <ftello64@plt+0x13fd0>
   19c80:	cmp	r0, #0
   19c84:	beq	19c9c <ftello64@plt+0x83b4>
   19c88:	str	r0, [r5, #4]
   19c8c:	str	r4, [r5, #36]	; 0x24
   19c90:	mov	r6, #0
   19c94:	mov	r0, r6
   19c98:	pop	{r4, r5, r6, r7, fp, pc}
   19c9c:	mov	r6, #12
   19ca0:	mov	r0, r6
   19ca4:	pop	{r4, r5, r6, r7, fp, pc}
   19ca8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19cac:	add	fp, sp, #28
   19cb0:	sub	sp, sp, #92	; 0x5c
   19cb4:	mov	r6, r0
   19cb8:	ldrb	r0, [r0, #74]	; 0x4a
   19cbc:	ldr	sl, [r6, #28]
   19cc0:	ldr	r5, [r6, #36]	; 0x24
   19cc4:	ldr	r1, [r6, #48]	; 0x30
   19cc8:	cmp	r5, r1
   19ccc:	movgt	r5, r1
   19cd0:	cmp	r0, #0
   19cd4:	str	r6, [sp]
   19cd8:	bne	19cf4 <ftello64@plt+0x840c>
   19cdc:	ldr	r0, [r6, #64]	; 0x40
   19ce0:	cmp	r0, #0
   19ce4:	bne	19cf4 <ftello64@plt+0x840c>
   19ce8:	ldrb	r0, [r6, #76]	; 0x4c
   19cec:	cmp	r0, #0
   19cf0:	beq	19cfc <ftello64@plt+0x8414>
   19cf4:	ldr	ip, [r6, #32]
   19cf8:	b	19f14 <ftello64@plt+0x862c>
   19cfc:	cmp	r5, sl
   19d00:	ble	19d10 <ftello64@plt+0x8428>
   19d04:	add	r8, r6, #16
   19d08:	mov	r9, r5
   19d0c:	b	19d68 <ftello64@plt+0x8480>
   19d10:	mov	ip, sl
   19d14:	b	1a23c <ftello64@plt+0x8954>
   19d18:	add	r0, r4, #1
   19d1c:	cmp	r0, #2
   19d20:	bcc	19d38 <ftello64@plt+0x8450>
   19d24:	ldr	r1, [sp]
   19d28:	ldr	r0, [r1, #36]	; 0x24
   19d2c:	ldr	r1, [r1, #48]	; 0x30
   19d30:	cmp	r0, r1
   19d34:	blt	19ed0 <ftello64@plt+0x85e8>
   19d38:	ldr	r1, [sp]
   19d3c:	ldr	r0, [r1, #4]
   19d40:	strb	r6, [r0, r7]
   19d44:	ldr	r0, [r1, #8]
   19d48:	str	r6, [r0, r7, lsl #2]
   19d4c:	add	sl, r7, #1
   19d50:	cmn	r4, #1
   19d54:	bne	19eac <ftello64@plt+0x85c4>
   19d58:	ldr	r0, [fp, #-40]	; 0xffffffd8
   19d5c:	ldr	r1, [fp, #-36]	; 0xffffffdc
   19d60:	stm	r8, {r0, r1}
   19d64:	b	19eac <ftello64@plt+0x85c4>
   19d68:	ldr	r0, [r6]
   19d6c:	ldr	r1, [r6, #24]
   19d70:	add	r1, r1, sl
   19d74:	ldrb	r6, [r0, r1]
   19d78:	tst	r6, #128	; 0x80
   19d7c:	bne	19dc4 <ftello64@plt+0x84dc>
   19d80:	mov	r0, r8
   19d84:	mov	r4, sl
   19d88:	bl	115f4 <mbsinit@plt>
   19d8c:	cmp	r0, #0
   19d90:	beq	19dc4 <ftello64@plt+0x84dc>
   19d94:	mov	r0, r6
   19d98:	bl	11894 <towupper@plt>
   19d9c:	mov	sl, r4
   19da0:	cmp	r0, #127	; 0x7f
   19da4:	bhi	19dc4 <ftello64@plt+0x84dc>
   19da8:	ldr	r2, [sp]
   19dac:	ldr	r1, [r2, #4]
   19db0:	strb	r0, [r1, sl]
   19db4:	ldr	r1, [r2, #8]
   19db8:	str	r0, [r1, sl, lsl #2]
   19dbc:	add	sl, sl, #1
   19dc0:	b	19eac <ftello64@plt+0x85c4>
   19dc4:	ldm	r8, {r0, r1}
   19dc8:	str	r1, [fp, #-36]	; 0xffffffdc
   19dcc:	str	r0, [fp, #-40]	; 0xffffffd8
   19dd0:	sub	r2, r5, sl
   19dd4:	ldr	r1, [sp]
   19dd8:	ldr	r0, [r1]
   19ddc:	ldr	r1, [r1, #24]
   19de0:	add	r0, r0, r1
   19de4:	mov	r7, sl
   19de8:	add	r1, r0, sl
   19dec:	add	r0, sp, #12
   19df0:	mov	r3, r8
   19df4:	bl	261f0 <ftello64@plt+0x14908>
   19df8:	mov	r4, r0
   19dfc:	sub	r0, r0, #1
   19e00:	cmn	r0, #4
   19e04:	bhi	19d18 <ftello64@plt+0x8430>
   19e08:	ldr	r0, [sp, #12]
   19e0c:	bl	11894 <towupper@plt>
   19e10:	mov	r6, r0
   19e14:	ldr	r0, [sp, #12]
   19e18:	cmp	r6, r0
   19e1c:	add	sl, sp, #16
   19e20:	bne	19e44 <ftello64@plt+0x855c>
   19e24:	ldr	r5, [sp]
   19e28:	ldr	r1, [r5]
   19e2c:	ldr	r0, [r5, #4]
   19e30:	ldr	r2, [r5, #24]
   19e34:	add	r0, r0, r7
   19e38:	add	r1, r1, r2
   19e3c:	add	r1, r1, r7
   19e40:	b	19e6c <ftello64@plt+0x8584>
   19e44:	mov	r0, sl
   19e48:	mov	r1, r6
   19e4c:	sub	r2, fp, #40	; 0x28
   19e50:	bl	11528 <wcrtomb@plt>
   19e54:	cmp	r4, r0
   19e58:	bne	19ec0 <ftello64@plt+0x85d8>
   19e5c:	ldr	r5, [sp]
   19e60:	ldr	r0, [r5, #4]
   19e64:	add	r0, r0, r7
   19e68:	mov	r1, sl
   19e6c:	mov	r2, r4
   19e70:	bl	115c4 <memcpy@plt>
   19e74:	ldr	r0, [r5, #8]
   19e78:	str	r6, [r0, r7, lsl #2]
   19e7c:	add	r6, r4, r7
   19e80:	add	sl, r7, #1
   19e84:	cmp	sl, r6
   19e88:	mov	r5, r9
   19e8c:	bge	19eac <ftello64@plt+0x85c4>
   19e90:	mvn	r1, #3
   19e94:	add	r2, r1, r4, lsl #2
   19e98:	add	r0, r0, r7, lsl #2
   19e9c:	add	r0, r0, #4
   19ea0:	mov	r1, #255	; 0xff
   19ea4:	bl	117b0 <memset@plt>
   19ea8:	mov	sl, r6
   19eac:	cmp	r5, sl
   19eb0:	mov	ip, sl
   19eb4:	ldr	r6, [sp]
   19eb8:	bgt	19d68 <ftello64@plt+0x8480>
   19ebc:	b	1a23c <ftello64@plt+0x8954>
   19ec0:	mov	ip, r7
   19ec4:	mov	sl, r7
   19ec8:	ldr	r6, [sp]
   19ecc:	b	19f1c <ftello64@plt+0x8634>
   19ed0:	ldr	r0, [fp, #-40]	; 0xffffffd8
   19ed4:	ldr	r1, [fp, #-36]	; 0xffffffdc
   19ed8:	stm	r8, {r0, r1}
   19edc:	mov	ip, r7
   19ee0:	mov	sl, r7
   19ee4:	ldr	r6, [sp]
   19ee8:	b	1a23c <ftello64@plt+0x8954>
   19eec:	mvn	r1, #3
   19ef0:	add	r2, r1, r5, lsl #2
   19ef4:	add	r0, r0, sl, lsl #2
   19ef8:	add	r0, r0, #4
   19efc:	mov	r1, #255	; 0xff
   19f00:	mov	r5, ip
   19f04:	bl	117b0 <memset@plt>
   19f08:	mov	ip, r5
   19f0c:	mov	sl, r4
   19f10:	ldr	r5, [sp, #4]
   19f14:	cmp	sl, r5
   19f18:	bge	1a23c <ftello64@plt+0x8954>
   19f1c:	mov	r3, r6
   19f20:	ldr	r0, [r6, #16]!
   19f24:	ldr	r1, [r6, #4]
   19f28:	str	r0, [fp, #-40]	; 0xffffffd8
   19f2c:	str	r1, [fp, #-36]	; 0xffffffdc
   19f30:	str	r5, [sp, #4]
   19f34:	sub	r2, r5, sl
   19f38:	ldr	r0, [r6, #48]	; 0x30
   19f3c:	cmp	r0, #0
   19f40:	bne	1a008 <ftello64@plt+0x8720>
   19f44:	ldr	r0, [r3]
   19f48:	ldr	r1, [r3, #24]
   19f4c:	add	r0, r0, r1
   19f50:	add	r4, r0, ip
   19f54:	mov	r9, ip
   19f58:	add	r0, sp, #8
   19f5c:	mov	r1, r4
   19f60:	mov	r3, r6
   19f64:	bl	261f0 <ftello64@plt+0x14908>
   19f68:	mov	r5, r0
   19f6c:	sub	r8, r0, #1
   19f70:	cmn	r8, #4
   19f74:	bhi	1a064 <ftello64@plt+0x877c>
   19f78:	ldr	r0, [sp, #8]
   19f7c:	bl	11894 <towupper@plt>
   19f80:	mov	r7, r0
   19f84:	ldr	r0, [sp, #8]
   19f88:	cmp	r7, r0
   19f8c:	bne	19fa4 <ftello64@plt+0x86bc>
   19f90:	ldr	r6, [sp]
   19f94:	ldr	r0, [r6, #4]
   19f98:	add	r0, r0, sl
   19f9c:	mov	r1, r4
   19fa0:	b	19fcc <ftello64@plt+0x86e4>
   19fa4:	add	r0, sp, #16
   19fa8:	sub	r2, fp, #40	; 0x28
   19fac:	mov	r1, r7
   19fb0:	bl	11528 <wcrtomb@plt>
   19fb4:	cmp	r0, r5
   19fb8:	bne	1a0e0 <ftello64@plt+0x87f8>
   19fbc:	ldr	r6, [sp]
   19fc0:	ldr	r0, [r6, #4]
   19fc4:	add	r0, r0, sl
   19fc8:	add	r1, sp, #16
   19fcc:	mov	r2, r5
   19fd0:	bl	115c4 <memcpy@plt>
   19fd4:	ldrb	r0, [r6, #76]	; 0x4c
   19fd8:	cmp	r0, #0
   19fdc:	mov	ip, r9
   19fe0:	bne	1a208 <ftello64@plt+0x8920>
   19fe4:	ldr	r0, [r6, #8]
   19fe8:	str	r7, [r0, sl, lsl #2]
   19fec:	add	r4, r5, sl
   19ff0:	add	ip, r5, ip
   19ff4:	add	r1, sl, #1
   19ff8:	cmp	r1, r4
   19ffc:	blt	19eec <ftello64@plt+0x8604>
   1a000:	mov	sl, r1
   1a004:	b	19f10 <ftello64@plt+0x8628>
   1a008:	add	r4, sp, #16
   1a00c:	cmp	r2, #1
   1a010:	ldrge	r1, [sp]
   1a014:	ldrge	r1, [r1, #80]	; 0x50
   1a018:	cmpge	r1, #1
   1a01c:	blt	19f54 <ftello64@plt+0x866c>
   1a020:	mov	r1, #0
   1a024:	add	r4, sp, #16
   1a028:	ldr	r5, [sp]
   1a02c:	ldr	r3, [r5]
   1a030:	ldr	r7, [r5, #24]
   1a034:	add	r3, r3, r7
   1a038:	add	r3, r3, ip
   1a03c:	ldrb	r3, [r3, r1]
   1a040:	ldrb	r3, [r0, r3]
   1a044:	strb	r3, [r4, r1]
   1a048:	add	r1, r1, #1
   1a04c:	cmp	r1, r2
   1a050:	bge	19f54 <ftello64@plt+0x866c>
   1a054:	ldr	r3, [r5, #80]	; 0x50
   1a058:	cmp	r1, r3
   1a05c:	blt	1a02c <ftello64@plt+0x8744>
   1a060:	b	19f54 <ftello64@plt+0x866c>
   1a064:	add	r0, r5, #1
   1a068:	cmp	r0, #2
   1a06c:	mov	ip, r9
   1a070:	ldr	r3, [sp]
   1a074:	bcc	1a088 <ftello64@plt+0x87a0>
   1a078:	ldr	r0, [r3, #36]	; 0x24
   1a07c:	ldr	r1, [r3, #48]	; 0x30
   1a080:	cmp	r0, r1
   1a084:	blt	1a22c <ftello64@plt+0x8944>
   1a088:	ldr	r0, [r3]
   1a08c:	ldr	r2, [r3, #24]
   1a090:	ldr	r1, [r3, #64]	; 0x40
   1a094:	add	r2, r2, ip
   1a098:	ldrb	r0, [r0, r2]
   1a09c:	cmp	r1, #0
   1a0a0:	ldrbne	r0, [r1, r0]
   1a0a4:	ldr	r2, [sp]
   1a0a8:	ldr	r1, [r2, #4]
   1a0ac:	strb	r0, [r1, sl]
   1a0b0:	ldrb	r1, [r2, #76]	; 0x4c
   1a0b4:	cmp	r1, #0
   1a0b8:	ldrne	r1, [r2, #12]
   1a0bc:	strne	ip, [r1, sl, lsl #2]
   1a0c0:	ldr	r1, [r2, #8]
   1a0c4:	str	r0, [r1, sl, lsl #2]
   1a0c8:	add	sl, sl, #1
   1a0cc:	add	ip, ip, #1
   1a0d0:	cmn	r5, #1
   1a0d4:	beq	1a25c <ftello64@plt+0x8974>
   1a0d8:	ldr	r6, [sp]
   1a0dc:	b	19f10 <ftello64@plt+0x8628>
   1a0e0:	mov	r2, r0
   1a0e4:	cmn	r0, #1
   1a0e8:	beq	19f90 <ftello64@plt+0x86a8>
   1a0ec:	mov	ip, r9
   1a0f0:	add	r1, r2, sl
   1a0f4:	ldr	r3, [sp]
   1a0f8:	ldr	r0, [r3, #36]	; 0x24
   1a0fc:	cmp	r1, r0
   1a100:	bhi	1a22c <ftello64@plt+0x8944>
   1a104:	str	r1, [sp, #4]
   1a108:	ldr	r1, [r3, #12]
   1a10c:	cmp	r1, #0
   1a110:	mov	r6, r3
   1a114:	bne	1a134 <ftello64@plt+0x884c>
   1a118:	lsl	r0, r0, #2
   1a11c:	mov	r4, r2
   1a120:	bl	25888 <ftello64@plt+0x13fa0>
   1a124:	mov	r2, r4
   1a128:	str	r0, [r6, #12]
   1a12c:	cmp	r0, #0
   1a130:	beq	1a250 <ftello64@plt+0x8968>
   1a134:	ldrb	r0, [r6, #76]	; 0x4c
   1a138:	cmp	r0, #0
   1a13c:	bne	1a168 <ftello64@plt+0x8880>
   1a140:	cmp	sl, #0
   1a144:	beq	1a160 <ftello64@plt+0x8878>
   1a148:	ldr	r0, [r6, #12]
   1a14c:	mov	r1, #0
   1a150:	str	r1, [r0, r1, lsl #2]
   1a154:	add	r1, r1, #1
   1a158:	cmp	sl, r1
   1a15c:	bne	1a150 <ftello64@plt+0x8868>
   1a160:	mov	r0, #1
   1a164:	strb	r0, [r6, #76]	; 0x4c
   1a168:	ldr	r0, [r6, #4]
   1a16c:	add	r0, r0, sl
   1a170:	add	r1, sp, #16
   1a174:	mov	r4, r2
   1a178:	bl	115c4 <memcpy@plt>
   1a17c:	ldr	r1, [r6, #8]
   1a180:	str	r7, [r1, sl, lsl #2]
   1a184:	ldr	r0, [r6, #12]
   1a188:	mov	ip, r9
   1a18c:	str	r9, [r0, sl, lsl #2]
   1a190:	cmp	r4, #2
   1a194:	bcc	1a1cc <ftello64@plt+0x88e4>
   1a198:	add	r0, r0, sl, lsl #2
   1a19c:	add	r1, r1, sl, lsl #2
   1a1a0:	mov	r2, #1
   1a1a4:	mvn	r3, #0
   1a1a8:	cmp	r2, r5
   1a1ac:	mov	r7, r8
   1a1b0:	movcc	r7, r2
   1a1b4:	add	r7, r7, ip
   1a1b8:	str	r7, [r0, r2, lsl #2]
   1a1bc:	str	r3, [r1, r2, lsl #2]
   1a1c0:	add	r2, r2, #1
   1a1c4:	cmp	r4, r2
   1a1c8:	bne	1a1a8 <ftello64@plt+0x88c0>
   1a1cc:	sub	r1, r4, r5
   1a1d0:	ldr	r0, [r6, #48]	; 0x30
   1a1d4:	ldr	r2, [r6, #52]	; 0x34
   1a1d8:	add	r0, r0, r1
   1a1dc:	str	r0, [r6, #48]	; 0x30
   1a1e0:	cmp	r2, ip
   1a1e4:	ldrgt	r2, [r6, #56]	; 0x38
   1a1e8:	addgt	r1, r2, r1
   1a1ec:	strgt	r1, [r6, #56]	; 0x38
   1a1f0:	add	ip, r5, ip
   1a1f4:	ldr	r5, [r6, #36]	; 0x24
   1a1f8:	cmp	r5, r0
   1a1fc:	movgt	r5, r0
   1a200:	ldr	sl, [sp, #4]
   1a204:	b	19f14 <ftello64@plt+0x862c>
   1a208:	ldr	r0, [r6, #12]
   1a20c:	add	r0, r0, sl, lsl #2
   1a210:	mov	r1, ip
   1a214:	mov	r2, r5
   1a218:	str	r1, [r0], #4
   1a21c:	add	r1, r1, #1
   1a220:	subs	r2, r2, #1
   1a224:	bne	1a218 <ftello64@plt+0x8930>
   1a228:	b	19fe4 <ftello64@plt+0x86fc>
   1a22c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1a230:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1a234:	stm	r6, {r0, r1}
   1a238:	mov	r6, r3
   1a23c:	str	sl, [r6, #28]
   1a240:	str	ip, [r6, #32]
   1a244:	mov	r0, #0
   1a248:	sub	sp, fp, #28
   1a24c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a250:	mov	r0, #12
   1a254:	sub	sp, fp, #28
   1a258:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a25c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1a260:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1a264:	stm	r6, {r0, r1}
   1a268:	ldr	r6, [sp]
   1a26c:	b	19f10 <ftello64@plt+0x8628>
   1a270:	push	{r4, r5, r6, sl, fp, lr}
   1a274:	add	fp, sp, #16
   1a278:	mov	r4, r0
   1a27c:	ldr	r5, [r0, #28]
   1a280:	ldr	r6, [r0, #36]	; 0x24
   1a284:	ldr	r0, [r0, #48]	; 0x30
   1a288:	cmp	r6, r0
   1a28c:	movgt	r6, r0
   1a290:	cmp	r5, r6
   1a294:	bge	1a2d0 <ftello64@plt+0x89e8>
   1a298:	ldr	r0, [r4]
   1a29c:	ldr	r2, [r4, #24]
   1a2a0:	ldr	r1, [r4, #64]	; 0x40
   1a2a4:	add	r0, r0, r2
   1a2a8:	ldrb	r0, [r0, r5]
   1a2ac:	cmp	r1, #0
   1a2b0:	ldrbne	r0, [r1, r0]
   1a2b4:	bl	11834 <toupper@plt>
   1a2b8:	ldr	r1, [r4, #4]
   1a2bc:	strb	r0, [r1, r5]
   1a2c0:	add	r5, r5, #1
   1a2c4:	cmp	r5, r6
   1a2c8:	blt	1a298 <ftello64@plt+0x89b0>
   1a2cc:	mov	r5, r6
   1a2d0:	str	r5, [r4, #28]
   1a2d4:	str	r5, [r4, #32]
   1a2d8:	pop	{r4, r5, r6, sl, fp, pc}
   1a2dc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a2e0:	add	fp, sp, #28
   1a2e4:	sub	sp, sp, #68	; 0x44
   1a2e8:	mov	r4, r0
   1a2ec:	ldr	r6, [r0, #28]
   1a2f0:	ldr	r7, [r0, #36]	; 0x24
   1a2f4:	ldr	r0, [r0, #48]	; 0x30
   1a2f8:	cmp	r7, r0
   1a2fc:	movgt	r7, r0
   1a300:	cmp	r7, r6
   1a304:	ble	1a458 <ftello64@plt+0x8b70>
   1a308:	add	r8, r4, #16
   1a30c:	mov	r5, sp
   1a310:	sub	r2, r7, r6
   1a314:	ldm	r8, {r9, sl}
   1a318:	ldr	r0, [r4, #64]	; 0x40
   1a31c:	cmp	r0, #0
   1a320:	bne	1a3e0 <ftello64@plt+0x8af8>
   1a324:	ldr	r0, [r4]
   1a328:	ldr	r1, [r4, #24]
   1a32c:	add	r0, r0, r1
   1a330:	add	r1, r0, r6
   1a334:	mov	r0, r5
   1a338:	mov	r3, r8
   1a33c:	bl	261f0 <ftello64@plt+0x14908>
   1a340:	add	r1, r0, #1
   1a344:	cmp	r1, #2
   1a348:	bcc	1a364 <ftello64@plt+0x8a7c>
   1a34c:	cmn	r0, #2
   1a350:	bne	1a390 <ftello64@plt+0x8aa8>
   1a354:	ldr	r0, [r4, #36]	; 0x24
   1a358:	ldr	r1, [r4, #48]	; 0x30
   1a35c:	cmp	r0, r1
   1a360:	blt	1a454 <ftello64@plt+0x8b6c>
   1a364:	ldr	r0, [r4]
   1a368:	ldr	r1, [r4, #24]
   1a36c:	add	r1, r1, r6
   1a370:	ldrb	r0, [r0, r1]
   1a374:	str	r0, [sp]
   1a378:	ldr	r1, [r4, #64]	; 0x40
   1a37c:	cmp	r1, #0
   1a380:	ldrbne	r0, [r1, r0]
   1a384:	strne	r0, [sp]
   1a388:	stm	r8, {r9, sl}
   1a38c:	mov	r0, #1
   1a390:	mov	r9, r5
   1a394:	ldr	r3, [r4, #8]
   1a398:	ldr	r1, [sp]
   1a39c:	str	r1, [r3, r6, lsl #2]
   1a3a0:	add	r5, r0, r6
   1a3a4:	add	r1, r6, #1
   1a3a8:	cmp	r1, r5
   1a3ac:	bge	1a3cc <ftello64@plt+0x8ae4>
   1a3b0:	mvn	r1, #3
   1a3b4:	add	r2, r1, r0, lsl #2
   1a3b8:	add	r0, r3, r6, lsl #2
   1a3bc:	add	r0, r0, #4
   1a3c0:	mov	r1, #255	; 0xff
   1a3c4:	bl	117b0 <memset@plt>
   1a3c8:	mov	r1, r5
   1a3cc:	cmp	r7, r1
   1a3d0:	mov	r6, r1
   1a3d4:	mov	r5, r9
   1a3d8:	bgt	1a310 <ftello64@plt+0x8a28>
   1a3dc:	b	1a45c <ftello64@plt+0x8b74>
   1a3e0:	cmp	r2, #1
   1a3e4:	add	r1, sp, #4
   1a3e8:	blt	1a334 <ftello64@plt+0x8a4c>
   1a3ec:	ldr	r0, [r4, #80]	; 0x50
   1a3f0:	cmp	r0, #1
   1a3f4:	add	r1, sp, #4
   1a3f8:	blt	1a334 <ftello64@plt+0x8a4c>
   1a3fc:	mov	lr, r5
   1a400:	mov	r0, #0
   1a404:	ldm	r4, {r1, ip}
   1a408:	ldr	r5, [r4, #24]
   1a40c:	ldr	r3, [r4, #64]	; 0x40
   1a410:	add	r1, r1, r5
   1a414:	add	r1, r1, r6
   1a418:	ldrb	r1, [r1, r0]
   1a41c:	ldrb	r1, [r3, r1]
   1a420:	add	r3, ip, r6
   1a424:	strb	r1, [r3, r0]
   1a428:	add	r3, sp, #4
   1a42c:	strb	r1, [r3, r0]
   1a430:	add	r0, r0, #1
   1a434:	cmp	r0, r2
   1a438:	bge	1a448 <ftello64@plt+0x8b60>
   1a43c:	ldr	r1, [r4, #80]	; 0x50
   1a440:	cmp	r0, r1
   1a444:	blt	1a404 <ftello64@plt+0x8b1c>
   1a448:	add	r1, sp, #4
   1a44c:	mov	r5, lr
   1a450:	b	1a334 <ftello64@plt+0x8a4c>
   1a454:	stm	r8, {r9, sl}
   1a458:	mov	r1, r6
   1a45c:	str	r1, [r4, #28]
   1a460:	str	r1, [r4, #32]
   1a464:	sub	sp, fp, #28
   1a468:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a46c:	ldr	r1, [r0, #28]
   1a470:	ldr	ip, [r0, #36]	; 0x24
   1a474:	ldr	r3, [r0, #48]	; 0x30
   1a478:	cmp	ip, r3
   1a47c:	movgt	ip, r3
   1a480:	cmp	r1, ip
   1a484:	bge	1a4c0 <ftello64@plt+0x8bd8>
   1a488:	push	{r4, sl, fp, lr}
   1a48c:	add	fp, sp, #8
   1a490:	ldm	r0, {r3, lr}
   1a494:	ldr	r2, [r0, #24]
   1a498:	ldr	r4, [r0, #64]	; 0x40
   1a49c:	add	r2, r3, r2
   1a4a0:	ldrb	r2, [r2, r1]
   1a4a4:	ldrb	r2, [r4, r2]
   1a4a8:	strb	r2, [lr, r1]
   1a4ac:	add	r1, r1, #1
   1a4b0:	cmp	r1, ip
   1a4b4:	blt	1a490 <ftello64@plt+0x8ba8>
   1a4b8:	mov	r1, ip
   1a4bc:	pop	{r4, sl, fp, lr}
   1a4c0:	str	r1, [r0, #28]
   1a4c4:	str	r1, [r0, #32]
   1a4c8:	bx	lr
   1a4cc:	push	{r4, sl, fp, lr}
   1a4d0:	add	fp, sp, #8
   1a4d4:	mov	r4, r1
   1a4d8:	bl	1a690 <ftello64@plt+0x8da8>
   1a4dc:	ldr	r1, [r4, #40]	; 0x28
   1a4e0:	add	r0, r1, r0
   1a4e4:	str	r0, [r4, #40]	; 0x28
   1a4e8:	pop	{r4, sl, fp, pc}
   1a4ec:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a4f0:	add	fp, sp, #28
   1a4f4:	sub	sp, sp, #28
   1a4f8:	mov	r5, r2
   1a4fc:	mov	sl, r0
   1a500:	ldr	r4, [r1]
   1a504:	ldr	r0, [r4, #84]	; 0x54
   1a508:	str	r0, [sp, #12]
   1a50c:	ldr	r7, [fp, #12]
   1a510:	str	r7, [sp, #4]
   1a514:	ldr	r8, [fp, #8]
   1a518:	str	r8, [sp]
   1a51c:	mov	r0, sl
   1a520:	str	r1, [sp, #16]
   1a524:	str	r3, [sp, #20]
   1a528:	bl	1af20 <ftello64@plt+0x9638>
   1a52c:	mov	r6, r0
   1a530:	cmp	r0, #0
   1a534:	bne	1a544 <ftello64@plt+0x8c5c>
   1a538:	ldr	r0, [r7]
   1a53c:	cmp	r0, #0
   1a540:	bne	1a62c <ftello64@plt+0x8d44>
   1a544:	ldr	r0, [sp, #20]
   1a548:	orr	r7, r0, #8388608	; 0x800000
   1a54c:	ldrb	r0, [r5, #4]
   1a550:	cmp	r0, #10
   1a554:	bne	1a610 <ftello64@plt+0x8d28>
   1a558:	mov	r0, r5
   1a55c:	mov	r1, sl
   1a560:	mov	r2, r7
   1a564:	bl	1a4cc <ftello64@plt+0x8be4>
   1a568:	ldrb	r0, [r5, #4]
   1a56c:	orr	r1, r0, #8
   1a570:	mov	r2, #0
   1a574:	cmp	r1, #10
   1a578:	bne	1a59c <ftello64@plt+0x8cb4>
   1a57c:	mov	r0, r4
   1a580:	mov	r1, r6
   1a584:	mov	r3, #10
   1a588:	bl	1a658 <ftello64@plt+0x8d70>
   1a58c:	mov	r6, r0
   1a590:	cmp	r0, #0
   1a594:	bne	1a54c <ftello64@plt+0x8c64>
   1a598:	b	1a620 <ftello64@plt+0x8d38>
   1a59c:	cmp	r8, #0
   1a5a0:	beq	1a5ac <ftello64@plt+0x8cc4>
   1a5a4:	cmp	r0, #9
   1a5a8:	beq	1a57c <ftello64@plt+0x8c94>
   1a5ac:	ldr	r0, [r4, #84]	; 0x54
   1a5b0:	str	r0, [sp, #24]
   1a5b4:	ldr	r0, [sp, #12]
   1a5b8:	str	r0, [r4, #84]	; 0x54
   1a5bc:	mov	r9, r8
   1a5c0:	str	r8, [sp]
   1a5c4:	ldr	r8, [fp, #12]
   1a5c8:	str	r8, [sp, #4]
   1a5cc:	mov	r0, sl
   1a5d0:	ldr	r1, [sp, #16]
   1a5d4:	mov	r2, r5
   1a5d8:	ldr	r3, [sp, #20]
   1a5dc:	bl	1af20 <ftello64@plt+0x9638>
   1a5e0:	mov	r2, r0
   1a5e4:	cmp	r0, #0
   1a5e8:	bne	1a5f8 <ftello64@plt+0x8d10>
   1a5ec:	ldr	r0, [r8]
   1a5f0:	cmp	r0, #0
   1a5f4:	bne	1a634 <ftello64@plt+0x8d4c>
   1a5f8:	ldr	r0, [r4, #84]	; 0x54
   1a5fc:	ldr	r1, [sp, #24]
   1a600:	orr	r0, r0, r1
   1a604:	str	r0, [r4, #84]	; 0x54
   1a608:	mov	r8, r9
   1a60c:	b	1a57c <ftello64@plt+0x8c94>
   1a610:	mov	r4, r6
   1a614:	mov	r0, r4
   1a618:	sub	sp, fp, #28
   1a61c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a620:	mov	r0, #12
   1a624:	ldr	r1, [fp, #12]
   1a628:	str	r0, [r1]
   1a62c:	mov	r4, #0
   1a630:	b	1a614 <ftello64@plt+0x8d2c>
   1a634:	cmp	r6, #0
   1a638:	beq	1a62c <ftello64@plt+0x8d44>
   1a63c:	movw	r1, #45320	; 0xb108
   1a640:	movt	r1, #1
   1a644:	mov	r4, #0
   1a648:	mov	r0, r6
   1a64c:	mov	r2, #0
   1a650:	bl	1b090 <ftello64@plt+0x97a8>
   1a654:	b	1a614 <ftello64@plt+0x8d2c>
   1a658:	push	{fp, lr}
   1a65c:	mov	fp, sp
   1a660:	sub	sp, sp, #8
   1a664:	mov	ip, #0
   1a668:	str	ip, [sp]
   1a66c:	uxtb	ip, r3
   1a670:	ldr	r3, [sp, #4]
   1a674:	bfc	r3, #0, #23
   1a678:	orr	r3, r3, ip
   1a67c:	str	r3, [sp, #4]
   1a680:	mov	r3, sp
   1a684:	bl	1b6d0 <ftello64@plt+0x9de8>
   1a688:	mov	sp, fp
   1a68c:	pop	{fp, pc}
   1a690:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a694:	add	fp, sp, #28
   1a698:	sub	sp, sp, #12
   1a69c:	mov	r7, r1
   1a6a0:	mov	sl, r0
   1a6a4:	ldr	r0, [r1, #40]	; 0x28
   1a6a8:	ldr	r1, [r1, #56]	; 0x38
   1a6ac:	cmp	r1, r0
   1a6b0:	ble	1a78c <ftello64@plt+0x8ea4>
   1a6b4:	mov	r9, r2
   1a6b8:	ldr	r1, [r7, #4]
   1a6bc:	ldrb	r6, [r1, r0]
   1a6c0:	mov	r5, sl
   1a6c4:	strb	r6, [r5], #4
   1a6c8:	ldr	r4, [r5]
   1a6cc:	bic	r0, r4, #6291456	; 0x600000
   1a6d0:	str	r0, [r5]
   1a6d4:	ldr	r0, [r7, #80]	; 0x50
   1a6d8:	movw	r8, #65280	; 0xff00
   1a6dc:	movt	r8, #65439	; 0xff9f
   1a6e0:	cmp	r0, #2
   1a6e4:	blt	1a708 <ftello64@plt+0x8e20>
   1a6e8:	ldr	r1, [r7, #28]
   1a6ec:	ldr	r0, [r7, #40]	; 0x28
   1a6f0:	cmp	r0, r1
   1a6f4:	beq	1a708 <ftello64@plt+0x8e20>
   1a6f8:	ldr	r1, [r7, #8]
   1a6fc:	ldr	r0, [r1, r0, lsl #2]
   1a700:	cmn	r0, #1
   1a704:	beq	1abc0 <ftello64@plt+0x92d8>
   1a708:	cmp	r6, #92	; 0x5c
   1a70c:	bne	1a79c <ftello64@plt+0x8eb4>
   1a710:	ldr	r0, [r7, #40]	; 0x28
   1a714:	ldr	r1, [r7, #48]	; 0x30
   1a718:	add	r0, r0, #1
   1a71c:	cmp	r0, r1
   1a720:	bge	1a7f0 <ftello64@plt+0x8f08>
   1a724:	mov	r0, r7
   1a728:	bl	1ae44 <ftello64@plt+0x955c>
   1a72c:	mov	r6, r0
   1a730:	strb	r0, [sl]
   1a734:	and	r0, r4, r8
   1a738:	orr	r4, r0, #1
   1a73c:	str	r4, [sl, #4]
   1a740:	ldr	r0, [r7, #80]	; 0x50
   1a744:	cmp	r0, #2
   1a748:	blt	1aa14 <ftello64@plt+0x912c>
   1a74c:	ldr	r0, [r7, #40]	; 0x28
   1a750:	add	r1, r0, #1
   1a754:	mov	r0, r7
   1a758:	bl	1af04 <ftello64@plt+0x961c>
   1a75c:	mov	r7, r0
   1a760:	bl	11780 <iswalnum@plt>
   1a764:	cmp	r0, #0
   1a768:	movwne	r0, #1
   1a76c:	sub	r1, r7, #95	; 0x5f
   1a770:	clz	r1, r1
   1a774:	lsr	r1, r1, #5
   1a778:	orr	r0, r1, r0
   1a77c:	ldr	r1, [r5]
   1a780:	bic	r1, r1, #4194304	; 0x400000
   1a784:	orr	r0, r1, r0, lsl #22
   1a788:	b	1aa34 <ftello64@plt+0x914c>
   1a78c:	mov	r0, #2
   1a790:	strb	r0, [sl, #4]
   1a794:	mov	r8, #0
   1a798:	b	1ae38 <ftello64@plt+0x9550>
   1a79c:	and	r0, r4, r8
   1a7a0:	orr	r4, r0, #1
   1a7a4:	str	r4, [r5]
   1a7a8:	ldr	r0, [r7, #80]	; 0x50
   1a7ac:	cmp	r0, #2
   1a7b0:	blt	1a7fc <ftello64@plt+0x8f14>
   1a7b4:	ldr	r1, [r7, #40]	; 0x28
   1a7b8:	mov	r0, r7
   1a7bc:	bl	1af04 <ftello64@plt+0x961c>
   1a7c0:	mov	r4, r0
   1a7c4:	bl	11780 <iswalnum@plt>
   1a7c8:	cmp	r0, #0
   1a7cc:	movwne	r0, #1
   1a7d0:	sub	r1, r4, #95	; 0x5f
   1a7d4:	clz	r1, r1
   1a7d8:	lsr	r1, r1, #5
   1a7dc:	orr	r0, r1, r0
   1a7e0:	ldr	r1, [r5]
   1a7e4:	bic	r1, r1, #4194304	; 0x400000
   1a7e8:	orr	r0, r1, r0, lsl #22
   1a7ec:	b	1a81c <ftello64@plt+0x8f34>
   1a7f0:	and	r0, r4, r8
   1a7f4:	orr	r0, r0, #36	; 0x24
   1a7f8:	b	1abcc <ftello64@plt+0x92e4>
   1a7fc:	bl	11738 <__ctype_b_loc@plt>
   1a800:	ldr	r0, [r0]
   1a804:	add	r0, r0, r6, lsl #1
   1a808:	ldrh	r0, [r0]
   1a80c:	ubfx	r0, r0, #3, #1
   1a810:	cmp	r6, #95	; 0x5f
   1a814:	movweq	r0, #1
   1a818:	orr	r0, r4, r0, lsl #22
   1a81c:	str	r0, [r5]
   1a820:	sub	r1, r6, #10
   1a824:	mov	r8, #1
   1a828:	cmp	r1, #115	; 0x73
   1a82c:	bhi	1ae38 <ftello64@plt+0x9550>
   1a830:	add	r2, pc, #0
   1a834:	ldr	pc, [r2, r1, lsl #2]
   1a838:	andeq	sl, r1, r8, lsl #20
   1a83c:	andeq	sl, r1, r8, lsr lr
   1a840:	andeq	sl, r1, r8, lsr lr
   1a844:	andeq	sl, r1, r8, lsr lr
   1a848:	andeq	sl, r1, r8, lsr lr
   1a84c:	andeq	sl, r1, r8, lsr lr
   1a850:	andeq	sl, r1, r8, lsr lr
   1a854:	andeq	sl, r1, r8, lsr lr
   1a858:	andeq	sl, r1, r8, lsr lr
   1a85c:	andeq	sl, r1, r8, lsr lr
   1a860:	andeq	sl, r1, r8, lsr lr
   1a864:	andeq	sl, r1, r8, lsr lr
   1a868:	andeq	sl, r1, r8, lsr lr
   1a86c:	andeq	sl, r1, r8, lsr lr
   1a870:	andeq	sl, r1, r8, lsr lr
   1a874:	andeq	sl, r1, r8, lsr lr
   1a878:	andeq	sl, r1, r8, lsr lr
   1a87c:	andeq	sl, r1, r8, lsr lr
   1a880:	andeq	sl, r1, r8, lsr lr
   1a884:	andeq	sl, r1, r8, lsr lr
   1a888:	andeq	sl, r1, r8, lsr lr
   1a88c:	andeq	sl, r1, r8, lsr lr
   1a890:	andeq	sl, r1, r8, lsr lr
   1a894:	andeq	sl, r1, r8, lsr lr
   1a898:	andeq	sl, r1, r8, lsr lr
   1a89c:	andeq	sl, r1, r8, lsr lr
   1a8a0:	ldrdeq	sl, [r1], -r8
   1a8a4:	andeq	sl, r1, r8, lsr lr
   1a8a8:	andeq	sl, r1, r8, lsr lr
   1a8ac:	andeq	sl, r1, r8, lsr lr
   1a8b0:	andeq	sl, r1, r8, lsr ip
   1a8b4:	andeq	sl, r1, r4, asr #24
   1a8b8:	andeq	sl, r1, r0, asr ip
   1a8bc:	andeq	sl, r1, r8, asr ip
   1a8c0:	andeq	sl, r1, r8, lsr lr
   1a8c4:	andeq	sl, r1, r8, lsr lr
   1a8c8:	andeq	sl, r1, r8, ror #24
   1a8cc:	andeq	sl, r1, r8, lsr lr
   1a8d0:	andeq	sl, r1, r8, lsr lr
   1a8d4:	andeq	sl, r1, r8, lsr lr
   1a8d8:	andeq	sl, r1, r8, lsr lr
   1a8dc:	andeq	sl, r1, r8, lsr lr
   1a8e0:	andeq	sl, r1, r8, lsr lr
   1a8e4:	andeq	sl, r1, r8, lsr lr
   1a8e8:	andeq	sl, r1, r8, lsr lr
   1a8ec:	andeq	sl, r1, r8, lsr lr
   1a8f0:	andeq	sl, r1, r8, lsr lr
   1a8f4:	andeq	sl, r1, r8, lsr lr
   1a8f8:	andeq	sl, r1, r8, lsr lr
   1a8fc:	andeq	sl, r1, r8, lsr lr
   1a900:	andeq	sl, r1, r8, lsr lr
   1a904:	andeq	sl, r1, r8, lsr lr
   1a908:	andeq	sl, r1, r8, lsr lr
   1a90c:	andeq	sl, r1, r0, ror ip
   1a910:	andeq	sl, r1, r8, lsr lr
   1a914:	andeq	sl, r1, r8, lsr lr
   1a918:	andeq	sl, r1, r8, lsr lr
   1a91c:	andeq	sl, r1, r8, lsr lr
   1a920:	andeq	sl, r1, r8, lsr lr
   1a924:	andeq	sl, r1, r8, lsr lr
   1a928:	andeq	sl, r1, r8, lsr lr
   1a92c:	andeq	sl, r1, r8, lsr lr
   1a930:	andeq	sl, r1, r8, lsr lr
   1a934:	andeq	sl, r1, r8, lsr lr
   1a938:	andeq	sl, r1, r8, lsr lr
   1a93c:	andeq	sl, r1, r8, lsr lr
   1a940:	andeq	sl, r1, r8, lsr lr
   1a944:	andeq	sl, r1, r8, lsr lr
   1a948:	andeq	sl, r1, r8, lsr lr
   1a94c:	andeq	sl, r1, r8, lsr lr
   1a950:	andeq	sl, r1, r8, lsr lr
   1a954:	andeq	sl, r1, r8, lsr lr
   1a958:	andeq	sl, r1, r8, lsr lr
   1a95c:	andeq	sl, r1, r8, lsr lr
   1a960:	andeq	sl, r1, r8, lsr lr
   1a964:	andeq	sl, r1, r8, lsr lr
   1a968:	andeq	sl, r1, r8, lsr lr
   1a96c:	andeq	sl, r1, r8, lsr lr
   1a970:	andeq	sl, r1, r8, lsr lr
   1a974:	andeq	sl, r1, r8, lsr lr
   1a978:	andeq	sl, r1, r8, lsr lr
   1a97c:	andeq	sl, r1, r0, lsl #25
   1a980:	andeq	sl, r1, r8, lsr lr
   1a984:	andeq	sl, r1, r8, lsr lr
   1a988:	andeq	sl, r1, r8, lsl #25
   1a98c:	andeq	sl, r1, r8, lsr lr
   1a990:	andeq	sl, r1, r8, lsr lr
   1a994:	andeq	sl, r1, r8, lsr lr
   1a998:	andeq	sl, r1, r8, lsr lr
   1a99c:	andeq	sl, r1, r8, lsr lr
   1a9a0:	andeq	sl, r1, r8, lsr lr
   1a9a4:	andeq	sl, r1, r8, lsr lr
   1a9a8:	andeq	sl, r1, r8, lsr lr
   1a9ac:	andeq	sl, r1, r8, lsr lr
   1a9b0:	andeq	sl, r1, r8, lsr lr
   1a9b4:	andeq	sl, r1, r8, lsr lr
   1a9b8:	andeq	sl, r1, r8, lsr lr
   1a9bc:	andeq	sl, r1, r8, lsr lr
   1a9c0:	andeq	sl, r1, r8, lsr lr
   1a9c4:	andeq	sl, r1, r8, lsr lr
   1a9c8:	andeq	sl, r1, r8, lsr lr
   1a9cc:	andeq	sl, r1, r8, lsr lr
   1a9d0:	andeq	sl, r1, r8, lsr lr
   1a9d4:	andeq	sl, r1, r8, lsr lr
   1a9d8:	andeq	sl, r1, r8, lsr lr
   1a9dc:	andeq	sl, r1, r8, lsr lr
   1a9e0:	andeq	sl, r1, r8, lsr lr
   1a9e4:	andeq	sl, r1, r8, lsr lr
   1a9e8:	andeq	sl, r1, r8, lsr lr
   1a9ec:	andeq	sl, r1, r8, lsr lr
   1a9f0:	andeq	sl, r1, r8, lsr lr
   1a9f4:	andeq	sl, r1, r8, lsr lr
   1a9f8:	andeq	sl, r1, r8, lsr lr
   1a9fc:			; <UNDEFINED> instruction: 0x0001acb0
   1aa00:	andeq	sl, r1, r0, asr #25
   1aa04:	ldrdeq	sl, [r1], -r4
   1aa08:	tst	r9, #2048	; 0x800
   1aa0c:	bne	1accc <ftello64@plt+0x93e4>
   1aa10:	b	1ae38 <ftello64@plt+0x9550>
   1aa14:	bl	11738 <__ctype_b_loc@plt>
   1aa18:	ldr	r0, [r0]
   1aa1c:	add	r0, r0, r6, lsl #1
   1aa20:	ldrh	r0, [r0]
   1aa24:	ubfx	r0, r0, #3, #1
   1aa28:	cmp	r6, #95	; 0x5f
   1aa2c:	movweq	r0, #1
   1aa30:	orr	r0, r4, r0, lsl #22
   1aa34:	str	r0, [r5]
   1aa38:	sub	r1, r6, #39	; 0x27
   1aa3c:	mov	r8, #2
   1aa40:	cmp	r1, #86	; 0x56
   1aa44:	bhi	1ae38 <ftello64@plt+0x9550>
   1aa48:	add	r2, pc, #0
   1aa4c:	ldr	pc, [r2, r1, lsl #2]
   1aa50:	andeq	sl, r1, r0, lsl sp
   1aa54:	andeq	sl, r1, r0, lsr #26
   1aa58:	andeq	sl, r1, r0, lsr sp
   1aa5c:	andeq	sl, r1, r8, lsr lr
   1aa60:	andeq	sl, r1, r0, asr #26
   1aa64:	andeq	sl, r1, r8, lsr lr
   1aa68:	andeq	sl, r1, r8, lsr lr
   1aa6c:	andeq	sl, r1, r8, lsr lr
   1aa70:	andeq	sl, r1, r8, lsr lr
   1aa74:	andeq	sl, r1, r8, lsr lr
   1aa78:	andeq	sl, r1, ip, lsr #23
   1aa7c:	andeq	sl, r1, ip, lsr #23
   1aa80:	andeq	sl, r1, ip, lsr #23
   1aa84:	andeq	sl, r1, ip, lsr #23
   1aa88:	andeq	sl, r1, ip, lsr #23
   1aa8c:	andeq	sl, r1, ip, lsr #23
   1aa90:	andeq	sl, r1, ip, lsr #23
   1aa94:	andeq	sl, r1, ip, lsr #23
   1aa98:	andeq	sl, r1, ip, lsr #23
   1aa9c:	andeq	sl, r1, r8, lsr lr
   1aaa0:	andeq	sl, r1, r8, lsr lr
   1aaa4:	andeq	sl, r1, r8, asr sp
   1aaa8:	andeq	sl, r1, r8, lsr lr
   1aaac:	andeq	sl, r1, r8, ror #26
   1aab0:	andeq	sl, r1, r8, ror sp
   1aab4:	andeq	sl, r1, r8, lsr lr
   1aab8:	andeq	sl, r1, r8, lsr lr
   1aabc:	muleq	r1, r0, sp
   1aac0:	andeq	sl, r1, r8, lsr lr
   1aac4:	andeq	sl, r1, r8, lsr lr
   1aac8:	andeq	sl, r1, r8, lsr lr
   1aacc:	andeq	sl, r1, r8, lsr lr
   1aad0:	andeq	sl, r1, r8, lsr lr
   1aad4:	andeq	sl, r1, r8, lsr lr
   1aad8:	andeq	sl, r1, r8, lsr lr
   1aadc:	andeq	sl, r1, r8, lsr lr
   1aae0:	andeq	sl, r1, r8, lsr lr
   1aae4:	andeq	sl, r1, r8, lsr lr
   1aae8:	andeq	sl, r1, r8, lsr lr
   1aaec:	andeq	sl, r1, r8, lsr lr
   1aaf0:	andeq	sl, r1, r8, lsr lr
   1aaf4:	andeq	sl, r1, r8, lsr lr
   1aaf8:	andeq	sl, r1, r8, lsr lr
   1aafc:	andeq	sl, r1, r8, lsr lr
   1ab00:	andeq	sl, r1, r0, lsr #27
   1ab04:	andeq	sl, r1, r8, lsr lr
   1ab08:	andeq	sl, r1, r8, lsr lr
   1ab0c:	andeq	sl, r1, r8, lsr lr
   1ab10:			; <UNDEFINED> instruction: 0x0001adb0
   1ab14:	andeq	sl, r1, r8, lsr lr
   1ab18:	andeq	sl, r1, r8, lsr lr
   1ab1c:	andeq	sl, r1, r8, lsr lr
   1ab20:	andeq	sl, r1, r8, lsr lr
   1ab24:	andeq	sl, r1, r8, lsr lr
   1ab28:	andeq	sl, r1, r8, lsr lr
   1ab2c:	andeq	sl, r1, r8, lsr lr
   1ab30:	andeq	sl, r1, r8, lsr lr
   1ab34:	andeq	sl, r1, r0, asr #27
   1ab38:	andeq	sl, r1, r8, lsr lr
   1ab3c:	ldrdeq	sl, [r1], -r0
   1ab40:	andeq	sl, r1, r8, lsr lr
   1ab44:	andeq	sl, r1, r8, lsr lr
   1ab48:	andeq	sl, r1, r8, lsr lr
   1ab4c:	andeq	sl, r1, r8, lsr lr
   1ab50:	andeq	sl, r1, r8, lsr lr
   1ab54:	andeq	sl, r1, r8, lsr lr
   1ab58:	andeq	sl, r1, r8, lsr lr
   1ab5c:	andeq	sl, r1, r8, lsr lr
   1ab60:	andeq	sl, r1, r8, lsr lr
   1ab64:	andeq	sl, r1, r8, lsr lr
   1ab68:	andeq	sl, r1, r8, lsr lr
   1ab6c:	andeq	sl, r1, r8, lsr lr
   1ab70:	andeq	sl, r1, r8, lsr lr
   1ab74:	andeq	sl, r1, r8, lsr lr
   1ab78:	andeq	sl, r1, r8, lsr lr
   1ab7c:	andeq	sl, r1, r8, lsr lr
   1ab80:	andeq	sl, r1, r0, ror #27
   1ab84:	andeq	sl, r1, r8, lsr lr
   1ab88:	andeq	sl, r1, r8, lsr lr
   1ab8c:	andeq	sl, r1, r8, lsr lr
   1ab90:	strdeq	sl, [r1], -r0
   1ab94:	andeq	sl, r1, r8, lsr lr
   1ab98:	andeq	sl, r1, r8, lsr lr
   1ab9c:	andeq	sl, r1, r8, lsr lr
   1aba0:	andeq	sl, r1, r0, lsl #28
   1aba4:	andeq	sl, r1, r4, lsl lr
   1aba8:	andeq	sl, r1, r0, lsr #28
   1abac:	tst	r9, #16384	; 0x4000
   1abb0:	bne	1ae38 <ftello64@plt+0x9550>
   1abb4:	sub	r1, r6, #49	; 0x31
   1abb8:	mov	r2, #4
   1abbc:	b	1aca0 <ftello64@plt+0x93b8>
   1abc0:	and	r0, r4, r8
   1abc4:	orr	r0, r0, #1
   1abc8:	orr	r0, r0, #2097152	; 0x200000
   1abcc:	str	r0, [r5]
   1abd0:	mov	r8, #1
   1abd4:	b	1ae38 <ftello64@plt+0x9550>
   1abd8:	tst	r9, #8
   1abdc:	bne	1ac24 <ftello64@plt+0x933c>
   1abe0:	ldr	r0, [r7, #40]	; 0x28
   1abe4:	ldr	r1, [r7, #48]	; 0x30
   1abe8:	add	r0, r0, #1
   1abec:	cmp	r0, r1
   1abf0:	beq	1ac24 <ftello64@plt+0x933c>
   1abf4:	str	r0, [r7, #40]	; 0x28
   1abf8:	add	r0, sp, #4
   1abfc:	mov	r1, r7
   1ac00:	mov	r2, r9
   1ac04:	bl	1a690 <ftello64@plt+0x8da8>
   1ac08:	ldr	r0, [r7, #40]	; 0x28
   1ac0c:	sub	r0, r0, #1
   1ac10:	str	r0, [r7, #40]	; 0x28
   1ac14:	ldrb	r0, [sp, #8]
   1ac18:	sub	r0, r0, #9
   1ac1c:	cmp	r0, #1
   1ac20:	bhi	1ae38 <ftello64@plt+0x9550>
   1ac24:	mov	r0, #32
   1ac28:	str	r0, [sl]
   1ac2c:	mov	r0, #12
   1ac30:	strb	r0, [sl, #4]
   1ac34:	b	1ae38 <ftello64@plt+0x9550>
   1ac38:	tst	r9, #8192	; 0x2000
   1ac3c:	bne	1ad28 <ftello64@plt+0x9440>
   1ac40:	b	1ae38 <ftello64@plt+0x9550>
   1ac44:	tst	r9, #8192	; 0x2000
   1ac48:	bne	1ad38 <ftello64@plt+0x9450>
   1ac4c:	b	1ae38 <ftello64@plt+0x9550>
   1ac50:	mov	r1, #11
   1ac54:	b	1ae30 <ftello64@plt+0x9548>
   1ac58:	movw	r1, #1026	; 0x402
   1ac5c:	tst	r9, r1
   1ac60:	bne	1ae38 <ftello64@plt+0x9550>
   1ac64:	b	1ad50 <ftello64@plt+0x9468>
   1ac68:	mov	r1, #5
   1ac6c:	b	1ae30 <ftello64@plt+0x9548>
   1ac70:	movw	r1, #1026	; 0x402
   1ac74:	tst	r9, r1
   1ac78:	bne	1ae38 <ftello64@plt+0x9550>
   1ac7c:	b	1ad88 <ftello64@plt+0x94a0>
   1ac80:	mov	r1, #20
   1ac84:	b	1ae30 <ftello64@plt+0x9548>
   1ac88:	movw	r1, #8
   1ac8c:	movt	r1, #128	; 0x80
   1ac90:	tst	r9, r1
   1ac94:	beq	1ace4 <ftello64@plt+0x93fc>
   1ac98:	mov	r1, #16
   1ac9c:	mov	r2, #12
   1aca0:	bfi	r0, r2, #0, #8
   1aca4:	str	r1, [sl]
   1aca8:	str	r0, [sl, #4]
   1acac:	b	1ae38 <ftello64@plt+0x9550>
   1acb0:	and	r1, r9, #4608	; 0x1200
   1acb4:	cmp	r1, #4608	; 0x1200
   1acb8:	beq	1ae0c <ftello64@plt+0x9524>
   1acbc:	b	1ae38 <ftello64@plt+0x9550>
   1acc0:	and	r1, r9, #33792	; 0x8400
   1acc4:	cmp	r1, #32768	; 0x8000
   1acc8:	bne	1ae38 <ftello64@plt+0x9550>
   1accc:	mov	r1, #10
   1acd0:	b	1ae30 <ftello64@plt+0x9548>
   1acd4:	and	r1, r9, #4608	; 0x1200
   1acd8:	cmp	r1, #4608	; 0x1200
   1acdc:	beq	1ae2c <ftello64@plt+0x9544>
   1ace0:	b	1ae38 <ftello64@plt+0x9550>
   1ace4:	ldr	r1, [r7, #40]	; 0x28
   1ace8:	cmp	r1, #0
   1acec:	beq	1ac98 <ftello64@plt+0x93b0>
   1acf0:	tst	r9, #2048	; 0x800
   1acf4:	beq	1ae38 <ftello64@plt+0x9550>
   1acf8:	ldr	r2, [r7, #4]
   1acfc:	add	r1, r2, r1
   1ad00:	ldrb	r1, [r1, #-1]
   1ad04:	cmp	r1, #10
   1ad08:	beq	1ac98 <ftello64@plt+0x93b0>
   1ad0c:	b	1ae38 <ftello64@plt+0x9550>
   1ad10:	tst	r9, #524288	; 0x80000
   1ad14:	bne	1ae38 <ftello64@plt+0x9550>
   1ad18:	mov	r1, #128	; 0x80
   1ad1c:	b	1ac9c <ftello64@plt+0x93b4>
   1ad20:	tst	r9, #8192	; 0x2000
   1ad24:	bne	1ae38 <ftello64@plt+0x9550>
   1ad28:	mov	r1, #8
   1ad2c:	b	1ae30 <ftello64@plt+0x9548>
   1ad30:	tst	r9, #8192	; 0x2000
   1ad34:	bne	1ae38 <ftello64@plt+0x9550>
   1ad38:	mov	r1, #9
   1ad3c:	b	1ae30 <ftello64@plt+0x9548>
   1ad40:	movw	r1, #1026	; 0x402
   1ad44:	and	r1, r9, r1
   1ad48:	cmp	r1, #2
   1ad4c:	bne	1ae38 <ftello64@plt+0x9550>
   1ad50:	mov	r1, #18
   1ad54:	b	1ae30 <ftello64@plt+0x9548>
   1ad58:	tst	r9, #524288	; 0x80000
   1ad5c:	bne	1ae38 <ftello64@plt+0x9550>
   1ad60:	mov	r1, #6
   1ad64:	b	1ac9c <ftello64@plt+0x93b4>
   1ad68:	tst	r9, #524288	; 0x80000
   1ad6c:	bne	1ae38 <ftello64@plt+0x9550>
   1ad70:	mov	r1, #9
   1ad74:	b	1ac9c <ftello64@plt+0x93b4>
   1ad78:	movw	r1, #1026	; 0x402
   1ad7c:	and	r1, r9, r1
   1ad80:	cmp	r1, #2
   1ad84:	bne	1ae38 <ftello64@plt+0x9550>
   1ad88:	mov	r1, #19
   1ad8c:	b	1ae30 <ftello64@plt+0x9548>
   1ad90:	tst	r9, #524288	; 0x80000
   1ad94:	bne	1ae38 <ftello64@plt+0x9550>
   1ad98:	mov	r1, #512	; 0x200
   1ad9c:	b	1ac9c <ftello64@plt+0x93b4>
   1ada0:	tst	r9, #524288	; 0x80000
   1ada4:	bne	1ae38 <ftello64@plt+0x9550>
   1ada8:	mov	r1, #35	; 0x23
   1adac:	b	1ae30 <ftello64@plt+0x9548>
   1adb0:	tst	r9, #524288	; 0x80000
   1adb4:	bne	1ae38 <ftello64@plt+0x9550>
   1adb8:	mov	r1, #33	; 0x21
   1adbc:	b	1ae30 <ftello64@plt+0x9548>
   1adc0:	tst	r9, #524288	; 0x80000
   1adc4:	bne	1ae38 <ftello64@plt+0x9550>
   1adc8:	mov	r1, #64	; 0x40
   1adcc:	b	1ac9c <ftello64@plt+0x93b4>
   1add0:	tst	r9, #524288	; 0x80000
   1add4:	bne	1ae38 <ftello64@plt+0x9550>
   1add8:	mov	r1, #256	; 0x100
   1addc:	b	1ac9c <ftello64@plt+0x93b4>
   1ade0:	tst	r9, #524288	; 0x80000
   1ade4:	bne	1ae38 <ftello64@plt+0x9550>
   1ade8:	mov	r1, #34	; 0x22
   1adec:	b	1ae30 <ftello64@plt+0x9548>
   1adf0:	tst	r9, #524288	; 0x80000
   1adf4:	bne	1ae38 <ftello64@plt+0x9550>
   1adf8:	mov	r1, #32
   1adfc:	b	1ae30 <ftello64@plt+0x9548>
   1ae00:	and	r1, r9, #4608	; 0x1200
   1ae04:	cmp	r1, #512	; 0x200
   1ae08:	bne	1ae38 <ftello64@plt+0x9550>
   1ae0c:	mov	r1, #23
   1ae10:	b	1ae30 <ftello64@plt+0x9548>
   1ae14:	tst	r9, #33792	; 0x8400
   1ae18:	bne	1ae38 <ftello64@plt+0x9550>
   1ae1c:	b	1accc <ftello64@plt+0x93e4>
   1ae20:	and	r1, r9, #4608	; 0x1200
   1ae24:	cmp	r1, #512	; 0x200
   1ae28:	bne	1ae38 <ftello64@plt+0x9550>
   1ae2c:	mov	r1, #24
   1ae30:	bfi	r0, r1, #0, #8
   1ae34:	str	r0, [r5]
   1ae38:	mov	r0, r8
   1ae3c:	sub	sp, fp, #28
   1ae40:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1ae44:	ldrb	r1, [r0, #75]	; 0x4b
   1ae48:	cmp	r1, #0
   1ae4c:	bne	1ae6c <ftello64@plt+0x9584>
   1ae50:	ldr	r1, [r0, #4]
   1ae54:	ldr	r0, [r0, #40]	; 0x28
   1ae58:	add	r0, r1, r0
   1ae5c:	add	r0, r0, #1
   1ae60:	ldrb	r3, [r0]
   1ae64:	uxtb	r0, r3
   1ae68:	bx	lr
   1ae6c:	ldr	r1, [r0, #80]	; 0x50
   1ae70:	cmp	r1, #2
   1ae74:	blt	1aeac <ftello64@plt+0x95c4>
   1ae78:	ldr	r2, [r0, #8]
   1ae7c:	ldr	r3, [r0, #40]	; 0x28
   1ae80:	add	ip, r3, #1
   1ae84:	ldr	r1, [r2, ip, lsl #2]
   1ae88:	cmn	r1, #1
   1ae8c:	beq	1aef8 <ftello64@plt+0x9610>
   1ae90:	ldr	r1, [r0, #28]
   1ae94:	add	r3, r3, #2
   1ae98:	cmp	r1, r3
   1ae9c:	beq	1aeac <ftello64@plt+0x95c4>
   1aea0:	ldr	r1, [r2, r3, lsl #2]
   1aea4:	cmn	r1, #1
   1aea8:	beq	1aef8 <ftello64@plt+0x9610>
   1aeac:	push	{fp, lr}
   1aeb0:	mov	fp, sp
   1aeb4:	ldrb	lr, [r0, #76]	; 0x4c
   1aeb8:	ldr	r1, [r0, #40]	; 0x28
   1aebc:	add	ip, r1, #1
   1aec0:	cmp	lr, #0
   1aec4:	mov	r3, ip
   1aec8:	ldrne	r3, [r0, #12]
   1aecc:	ldrne	r3, [r3, ip, lsl #2]
   1aed0:	ldr	r1, [r0]
   1aed4:	ldr	r2, [r0, #24]
   1aed8:	add	r2, r2, r3
   1aedc:	add	r1, r1, r2
   1aee0:	ldrsb	r3, [r1]
   1aee4:	cmp	lr, #0
   1aee8:	pop	{fp, lr}
   1aeec:	beq	1ae64 <ftello64@plt+0x957c>
   1aef0:	cmn	r3, #1
   1aef4:	bgt	1ae64 <ftello64@plt+0x957c>
   1aef8:	ldr	r0, [r0, #4]
   1aefc:	add	r0, r0, ip
   1af00:	b	1ae60 <ftello64@plt+0x9578>
   1af04:	ldr	r2, [r0, #80]	; 0x50
   1af08:	cmp	r2, #1
   1af0c:	ldrne	r0, [r0, #8]
   1af10:	ldrne	r0, [r0, r1, lsl #2]
   1af14:	ldreq	r0, [r0, #4]
   1af18:	ldrbeq	r0, [r0, r1]
   1af1c:	bx	lr
   1af20:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1af24:	add	fp, sp, #28
   1af28:	sub	sp, sp, #20
   1af2c:	mov	r6, r2
   1af30:	mov	r7, r1
   1af34:	mov	r1, r0
   1af38:	ldr	r0, [r7]
   1af3c:	str	r0, [sp, #8]
   1af40:	ldr	r5, [fp, #12]
   1af44:	str	r5, [sp, #4]
   1af48:	ldr	r4, [fp, #8]
   1af4c:	str	r4, [sp]
   1af50:	str	r1, [sp, #12]
   1af54:	mov	r0, r1
   1af58:	mov	r1, r7
   1af5c:	str	r3, [sp, #16]
   1af60:	bl	1b120 <ftello64@plt+0x9838>
   1af64:	cmp	r0, #0
   1af68:	bne	1af90 <ftello64@plt+0x96a8>
   1af6c:	ldr	r1, [r5]
   1af70:	cmp	r1, #0
   1af74:	beq	1af90 <ftello64@plt+0x96a8>
   1af78:	mov	r6, #0
   1af7c:	b	1b05c <ftello64@plt+0x9774>
   1af80:	cmp	r5, #0
   1af84:	movne	r8, r5
   1af88:	mov	r0, r8
   1af8c:	mov	r4, r9
   1af90:	mov	r5, r0
   1af94:	ldrb	r0, [r6, #4]
   1af98:	orr	r1, r0, #8
   1af9c:	cmp	r1, #10
   1afa0:	beq	1b058 <ftello64@plt+0x9770>
   1afa4:	cmp	r4, #0
   1afa8:	beq	1afb4 <ftello64@plt+0x96cc>
   1afac:	cmp	r0, #9
   1afb0:	beq	1b058 <ftello64@plt+0x9770>
   1afb4:	mov	r9, r4
   1afb8:	str	r4, [sp]
   1afbc:	ldr	sl, [fp, #12]
   1afc0:	str	sl, [sp, #4]
   1afc4:	ldr	r0, [sp, #12]
   1afc8:	mov	r1, r7
   1afcc:	mov	r2, r6
   1afd0:	ldr	r3, [sp, #16]
   1afd4:	bl	1b120 <ftello64@plt+0x9838>
   1afd8:	mov	r8, r0
   1afdc:	cmp	r0, #0
   1afe0:	bne	1aff0 <ftello64@plt+0x9708>
   1afe4:	ldr	r0, [sl]
   1afe8:	cmp	r0, #0
   1afec:	bne	1b068 <ftello64@plt+0x9780>
   1aff0:	cmp	r5, #0
   1aff4:	cmpne	r8, #0
   1aff8:	beq	1af80 <ftello64@plt+0x9698>
   1affc:	ldr	r0, [sp, #8]
   1b000:	mov	r1, r5
   1b004:	mov	r2, r8
   1b008:	mov	r3, #16
   1b00c:	bl	1a658 <ftello64@plt+0x8d70>
   1b010:	cmp	r0, #0
   1b014:	mov	r4, r9
   1b018:	bne	1af90 <ftello64@plt+0x96a8>
   1b01c:	movw	r4, #45320	; 0xb108
   1b020:	movt	r4, #1
   1b024:	mov	r6, #0
   1b028:	mov	r0, r8
   1b02c:	mov	r1, r4
   1b030:	mov	r2, #0
   1b034:	bl	1b090 <ftello64@plt+0x97a8>
   1b038:	mov	r0, r5
   1b03c:	mov	r1, r4
   1b040:	mov	r2, #0
   1b044:	bl	1b090 <ftello64@plt+0x97a8>
   1b048:	mov	r0, #12
   1b04c:	ldr	r1, [fp, #12]
   1b050:	str	r0, [r1]
   1b054:	b	1b05c <ftello64@plt+0x9774>
   1b058:	mov	r6, r5
   1b05c:	mov	r0, r6
   1b060:	sub	sp, fp, #28
   1b064:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b068:	cmp	r5, #0
   1b06c:	mov	r6, #0
   1b070:	beq	1b05c <ftello64@plt+0x9774>
   1b074:	movw	r1, #45320	; 0xb108
   1b078:	movt	r1, #1
   1b07c:	mov	r6, #0
   1b080:	mov	r0, r5
   1b084:	mov	r2, #0
   1b088:	bl	1b090 <ftello64@plt+0x97a8>
   1b08c:	b	1b05c <ftello64@plt+0x9774>
   1b090:	push	{r4, r5, r6, sl, fp, lr}
   1b094:	add	fp, sp, #16
   1b098:	mov	r4, r2
   1b09c:	mov	r5, r1
   1b0a0:	b	1b0a8 <ftello64@plt+0x97c0>
   1b0a4:	ldr	r0, [r6, #8]
   1b0a8:	mov	r6, r0
   1b0ac:	ldr	r0, [r0, #4]
   1b0b0:	cmp	r0, #0
   1b0b4:	bne	1b0a8 <ftello64@plt+0x97c0>
   1b0b8:	ldr	r0, [r6, #8]
   1b0bc:	cmp	r0, #0
   1b0c0:	bne	1b0a4 <ftello64@plt+0x97bc>
   1b0c4:	mov	r0, r4
   1b0c8:	mov	r1, r6
   1b0cc:	blx	r5
   1b0d0:	cmp	r0, #0
   1b0d4:	bne	1b104 <ftello64@plt+0x981c>
   1b0d8:	ldr	r1, [r6]
   1b0dc:	cmp	r1, #0
   1b0e0:	popeq	{r4, r5, r6, sl, fp, pc}
   1b0e4:	ldr	r0, [r1, #8]
   1b0e8:	cmp	r0, r6
   1b0ec:	mov	r6, r1
   1b0f0:	beq	1b0c4 <ftello64@plt+0x97dc>
   1b0f4:	cmp	r0, #0
   1b0f8:	mov	r6, r1
   1b0fc:	beq	1b0c4 <ftello64@plt+0x97dc>
   1b100:	b	1b0a8 <ftello64@plt+0x97c0>
   1b104:	pop	{r4, r5, r6, sl, fp, pc}
   1b108:	push	{fp, lr}
   1b10c:	mov	fp, sp
   1b110:	add	r0, r1, #20
   1b114:	bl	190f4 <ftello64@plt+0x780c>
   1b118:	mov	r0, #0
   1b11c:	pop	{fp, pc}
   1b120:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b124:	add	fp, sp, #28
   1b128:	sub	sp, sp, #12
   1b12c:	mov	r9, r3
   1b130:	mov	r5, r2
   1b134:	mov	r6, r1
   1b138:	mov	sl, r0
   1b13c:	and	ip, r3, #16
   1b140:	and	r8, r3, #32
   1b144:	and	r0, r3, #16777216	; 0x1000000
   1b148:	str	r0, [sp, #8]
   1b14c:	ldr	r3, [fp, #12]
   1b150:	ldr	r4, [fp, #8]
   1b154:	mvn	r1, #0
   1b158:	b	1b17c <ftello64@plt+0x9894>
   1b15c:	mov	r0, r5
   1b160:	mov	r1, sl
   1b164:	mov	r2, r9
   1b168:	mov	r7, ip
   1b16c:	bl	1a4cc <ftello64@plt+0x8be4>
   1b170:	mvn	r1, #0
   1b174:	mov	ip, r7
   1b178:	ldr	r3, [fp, #12]
   1b17c:	ldr	r0, [r5, #4]
   1b180:	uxtab	r1, r1, r0
   1b184:	ldr	r7, [r6]
   1b188:	cmp	r1, #35	; 0x23
   1b18c:	bhi	1b234 <ftello64@plt+0x994c>
   1b190:	add	r2, pc, #0
   1b194:	ldr	pc, [r2, r1, lsl #2]
   1b198:	strdeq	fp, [r1], -ip
   1b19c:			; <UNDEFINED> instruction: 0x0001b6b4
   1b1a0:	andeq	fp, r1, r4, lsr r2
   1b1a4:			; <UNDEFINED> instruction: 0x0001b3b8
   1b1a8:	andeq	fp, r1, r4, lsl r4
   1b1ac:	andeq	fp, r1, r4, lsr r2
   1b1b0:	andeq	fp, r1, r4, lsr r2
   1b1b4:	andeq	fp, r1, r8, asr r4
   1b1b8:	andeq	fp, r1, r4, asr #4
   1b1bc:			; <UNDEFINED> instruction: 0x0001b6b4
   1b1c0:	andeq	fp, r1, r4, lsr r2
   1b1c4:	andeq	fp, r1, r0, lsl #9
   1b1c8:	andeq	fp, r1, r4, lsr r2
   1b1cc:	andeq	fp, r1, r4, lsr r2
   1b1d0:	andeq	fp, r1, r4, lsr r2
   1b1d4:	andeq	fp, r1, r4, lsr r2
   1b1d8:	andeq	fp, r1, r4, lsr r2
   1b1dc:	andeq	fp, r1, r4, lsr r2
   1b1e0:	andeq	fp, r1, r4, lsr r2
   1b1e4:	andeq	fp, r1, r0, asr #9
   1b1e8:	andeq	fp, r1, r4, lsr r2
   1b1ec:	andeq	fp, r1, r4, lsr r2
   1b1f0:	andeq	fp, r1, r8, lsr #4
   1b1f4:	andeq	fp, r1, r4, asr r2
   1b1f8:	andeq	fp, r1, r4, lsr r2
   1b1fc:	andeq	fp, r1, r4, lsr r2
   1b200:	andeq	fp, r1, r4, lsr r2
   1b204:	andeq	fp, r1, r4, lsr r2
   1b208:	andeq	fp, r1, r4, lsr r2
   1b20c:	andeq	fp, r1, r4, lsr r2
   1b210:	andeq	fp, r1, r4, lsr r2
   1b214:	andeq	fp, r1, ip, lsl #5
   1b218:	andeq	fp, r1, ip, lsl #5
   1b21c:	andeq	fp, r1, r0, asr #5
   1b220:	andeq	fp, r1, r0, asr #5
   1b224:			; <UNDEFINED> instruction: 0x0001b5b8
   1b228:	ldr	r1, [sp, #8]
   1b22c:	cmp	r1, #0
   1b230:	bne	1b684 <ftello64@plt+0x9d9c>
   1b234:	cmp	r8, #0
   1b238:	bne	1b684 <ftello64@plt+0x9d9c>
   1b23c:	cmp	ip, #0
   1b240:	bne	1b15c <ftello64@plt+0x9874>
   1b244:	tst	r9, #131072	; 0x20000
   1b248:	uxtbeq	r1, r0
   1b24c:	cmpeq	r1, #9
   1b250:	beq	1b5c4 <ftello64@plt+0x9cdc>
   1b254:	mov	r1, #1
   1b258:	bfi	r0, r1, #0, #8
   1b25c:	str	r0, [r5, #4]
   1b260:	mov	r4, #0
   1b264:	mov	r0, r7
   1b268:	mov	r1, #0
   1b26c:	mov	r2, #0
   1b270:	mov	r3, r5
   1b274:	bl	1b6d0 <ftello64@plt+0x9de8>
   1b278:	mov	r6, r0
   1b27c:	cmp	r0, #0
   1b280:	mov	r8, sl
   1b284:	bne	1b4f8 <ftello64@plt+0x9c10>
   1b288:	b	1b638 <ftello64@plt+0x9d50>
   1b28c:	mov	r8, sl
   1b290:	ldr	r1, [sl, #64]	; 0x40
   1b294:	mvn	r2, #32
   1b298:	uxtab	r0, r2, r0
   1b29c:	clz	r0, r0
   1b2a0:	lsr	r0, r0, #5
   1b2a4:	stm	sp, {r0, r3}
   1b2a8:	movw	r2, #35228	; 0x899c
   1b2ac:	movt	r2, #2
   1b2b0:	mov	r4, r3
   1b2b4:	movw	r3, #33237	; 0x81d5
   1b2b8:	movt	r3, #2
   1b2bc:	b	1b2f0 <ftello64@plt+0x9a08>
   1b2c0:	mov	r8, sl
   1b2c4:	ldr	r1, [sl, #64]	; 0x40
   1b2c8:	mvn	r2, #34	; 0x22
   1b2cc:	uxtab	r0, r2, r0
   1b2d0:	clz	r0, r0
   1b2d4:	lsr	r0, r0, #5
   1b2d8:	stm	sp, {r0, r3}
   1b2dc:	movw	r2, #35234	; 0x89a2
   1b2e0:	movt	r2, #2
   1b2e4:	mov	r4, r3
   1b2e8:	movw	r3, #31704	; 0x7bd8
   1b2ec:	movt	r3, #2
   1b2f0:	mov	r0, r7
   1b2f4:	bl	1be8c <ftello64@plt+0xa5a4>
   1b2f8:	b	1b4e0 <ftello64@plt+0x9bf8>
   1b2fc:	mov	r4, #0
   1b300:	mov	r0, r7
   1b304:	mov	r1, #0
   1b308:	mov	r2, #0
   1b30c:	mov	r3, r5
   1b310:	bl	1b6d0 <ftello64@plt+0x9de8>
   1b314:	cmp	r0, #0
   1b318:	beq	1b638 <ftello64@plt+0x9d50>
   1b31c:	mov	r6, r0
   1b320:	ldr	r0, [r7, #92]	; 0x5c
   1b324:	cmp	r0, #2
   1b328:	mov	r8, sl
   1b32c:	blt	1b4f8 <ftello64@plt+0x9c10>
   1b330:	ldr	r0, [r8, #40]	; 0x28
   1b334:	ldr	r1, [r8, #56]	; 0x38
   1b338:	cmp	r1, r0
   1b33c:	ble	1b4f8 <ftello64@plt+0x9c10>
   1b340:	ldr	r1, [r8, #28]
   1b344:	cmp	r0, r1
   1b348:	beq	1b4f8 <ftello64@plt+0x9c10>
   1b34c:	ldr	r1, [r8, #8]
   1b350:	ldr	r0, [r1, r0, lsl #2]
   1b354:	cmn	r0, #1
   1b358:	bne	1b4f8 <ftello64@plt+0x9c10>
   1b35c:	mov	r0, r5
   1b360:	mov	r1, r8
   1b364:	mov	r2, r9
   1b368:	bl	1a4cc <ftello64@plt+0x8be4>
   1b36c:	mov	r0, r7
   1b370:	mov	r1, #0
   1b374:	mov	r2, #0
   1b378:	mov	r3, r5
   1b37c:	bl	1b6d0 <ftello64@plt+0x9de8>
   1b380:	mov	r4, r0
   1b384:	mov	r0, r7
   1b388:	mov	r1, r6
   1b38c:	mov	r2, r4
   1b390:	mov	r3, #16
   1b394:	bl	1a658 <ftello64@plt+0x8d70>
   1b398:	cmp	r4, #0
   1b39c:	ldr	r1, [fp, #12]
   1b3a0:	movne	r6, r0
   1b3a4:	cmpne	r0, #0
   1b3a8:	bne	1b330 <ftello64@plt+0x9a48>
   1b3ac:	mov	r0, #12
   1b3b0:	str	r0, [r1]
   1b3b4:	b	1b6b4 <ftello64@plt+0x9dcc>
   1b3b8:	ldr	r0, [r5]
   1b3bc:	mov	r1, #1
   1b3c0:	ldr	r2, [r7, #84]	; 0x54
   1b3c4:	tst	r2, r1, lsl r0
   1b3c8:	beq	1b6c4 <ftello64@plt+0x9ddc>
   1b3cc:	lsl	r0, r1, r0
   1b3d0:	ldr	r1, [r7, #80]	; 0x50
   1b3d4:	orr	r0, r1, r0
   1b3d8:	str	r0, [r7, #80]	; 0x50
   1b3dc:	mov	r4, #0
   1b3e0:	mov	r0, r7
   1b3e4:	mov	r1, #0
   1b3e8:	mov	r2, #0
   1b3ec:	mov	r3, r5
   1b3f0:	bl	1b6d0 <ftello64@plt+0x9de8>
   1b3f4:	cmp	r0, #0
   1b3f8:	beq	1b638 <ftello64@plt+0x9d50>
   1b3fc:	mov	r6, r0
   1b400:	mov	r8, sl
   1b404:	ldr	r0, [r7, #76]	; 0x4c
   1b408:	add	r0, r0, #1
   1b40c:	str	r0, [r7, #76]	; 0x4c
   1b410:	b	1b448 <ftello64@plt+0x9b60>
   1b414:	mov	r4, #0
   1b418:	mov	r0, r7
   1b41c:	mov	r1, #0
   1b420:	mov	r2, #0
   1b424:	mov	r3, r5
   1b428:	bl	1b6d0 <ftello64@plt+0x9de8>
   1b42c:	cmp	r0, #0
   1b430:	beq	1b638 <ftello64@plt+0x9d50>
   1b434:	mov	r6, r0
   1b438:	ldr	r0, [r7, #92]	; 0x5c
   1b43c:	cmp	r0, #2
   1b440:	mov	r8, sl
   1b444:	blt	1b4f8 <ftello64@plt+0x9c10>
   1b448:	ldrb	r0, [r7, #88]	; 0x58
   1b44c:	orr	r0, r0, #2
   1b450:	strb	r0, [r7, #88]	; 0x58
   1b454:	b	1b4f8 <ftello64@plt+0x9c10>
   1b458:	add	r0, r4, #1
   1b45c:	stm	sp, {r0, r3}
   1b460:	mov	r8, sl
   1b464:	mov	r0, sl
   1b468:	mov	r1, r6
   1b46c:	mov	r2, r5
   1b470:	mov	r4, r3
   1b474:	mov	r3, r9
   1b478:	bl	1b778 <ftello64@plt+0x9e90>
   1b47c:	b	1b4e0 <ftello64@plt+0x9bf8>
   1b480:	ldr	r0, [r5]
   1b484:	movw	r1, #783	; 0x30f
   1b488:	tst	r0, r1
   1b48c:	beq	1b4a4 <ftello64@plt+0x9bbc>
   1b490:	ldrb	r0, [r7, #88]	; 0x58
   1b494:	tst	r0, #16
   1b498:	moveq	r0, r7
   1b49c:	bleq	1bdb0 <ftello64@plt+0xa4c8>
   1b4a0:	ldr	r0, [r5]
   1b4a4:	cmp	r0, #256	; 0x100
   1b4a8:	beq	1b5d0 <ftello64@plt+0x9ce8>
   1b4ac:	cmp	r0, #512	; 0x200
   1b4b0:	bne	1b648 <ftello64@plt+0x9d60>
   1b4b4:	mov	r6, #10
   1b4b8:	mov	r0, #5
   1b4bc:	b	1b5d8 <ftello64@plt+0x9cf0>
   1b4c0:	str	r3, [sp]
   1b4c4:	mov	r8, sl
   1b4c8:	mov	r0, sl
   1b4cc:	mov	r1, r7
   1b4d0:	mov	r2, r5
   1b4d4:	mov	r4, r3
   1b4d8:	mov	r3, r9
   1b4dc:	bl	1b88c <ftello64@plt+0x9fa4>
   1b4e0:	mov	r6, r0
   1b4e4:	cmp	r0, #0
   1b4e8:	bne	1b4f8 <ftello64@plt+0x9c10>
   1b4ec:	ldr	r0, [r4]
   1b4f0:	cmp	r0, #0
   1b4f4:	bne	1b6b4 <ftello64@plt+0x9dcc>
   1b4f8:	mov	r0, r5
   1b4fc:	mov	r1, r8
   1b500:	mov	r2, r9
   1b504:	bl	1a4cc <ftello64@plt+0x8be4>
   1b508:	mov	r4, #1
   1b50c:	movw	r8, #2048	; 0x800
   1b510:	movt	r8, #140	; 0x8c
   1b514:	ldr	r2, [fp, #12]
   1b518:	ldrb	r0, [r5, #4]
   1b51c:	cmp	r0, #23
   1b520:	bhi	1b5b0 <ftello64@plt+0x9cc8>
   1b524:	tst	r8, r4, lsl r0
   1b528:	beq	1b5b0 <ftello64@plt+0x9cc8>
   1b52c:	str	r9, [sp]
   1b530:	str	r2, [sp, #4]
   1b534:	mov	r0, r6
   1b538:	mov	r1, sl
   1b53c:	mov	r2, r7
   1b540:	mov	r3, r5
   1b544:	bl	1c07c <ftello64@plt+0xa794>
   1b548:	ldr	r2, [fp, #12]
   1b54c:	cmp	r0, #0
   1b550:	bne	1b560 <ftello64@plt+0x9c78>
   1b554:	ldr	r1, [r2]
   1b558:	cmp	r1, #0
   1b55c:	bne	1b690 <ftello64@plt+0x9da8>
   1b560:	ldr	r1, [sp, #8]
   1b564:	cmp	r1, #0
   1b568:	mov	r6, r0
   1b56c:	beq	1b518 <ftello64@plt+0x9c30>
   1b570:	ldrb	r1, [r5, #4]
   1b574:	cmp	r1, #23
   1b578:	beq	1b588 <ftello64@plt+0x9ca0>
   1b57c:	cmp	r1, #11
   1b580:	mov	r6, r0
   1b584:	bne	1b518 <ftello64@plt+0x9c30>
   1b588:	cmp	r0, #0
   1b58c:	beq	1b5a4 <ftello64@plt+0x9cbc>
   1b590:	movw	r1, #45320	; 0xb108
   1b594:	movt	r1, #1
   1b598:	mov	r2, #0
   1b59c:	bl	1b090 <ftello64@plt+0x97a8>
   1b5a0:	ldr	r2, [fp, #12]
   1b5a4:	mov	r0, #13
   1b5a8:	str	r0, [r2]
   1b5ac:	b	1b6b4 <ftello64@plt+0x9dcc>
   1b5b0:	mov	r4, r6
   1b5b4:	b	1b6b8 <ftello64@plt+0x9dd0>
   1b5b8:	mov	r0, #5
   1b5bc:	str	r0, [r3]
   1b5c0:	b	1b6b4 <ftello64@plt+0x9dcc>
   1b5c4:	mov	r0, #16
   1b5c8:	str	r0, [r3]
   1b5cc:	b	1b6b4 <ftello64@plt+0x9dcc>
   1b5d0:	mov	r6, #9
   1b5d4:	mov	r0, #6
   1b5d8:	str	r0, [r5]
   1b5dc:	mov	r4, #0
   1b5e0:	mov	r0, r7
   1b5e4:	mov	r1, #0
   1b5e8:	mov	r2, #0
   1b5ec:	mov	r3, r5
   1b5f0:	bl	1b6d0 <ftello64@plt+0x9de8>
   1b5f4:	mov	r8, r0
   1b5f8:	str	r6, [r5]
   1b5fc:	mov	r0, r7
   1b600:	mov	r1, #0
   1b604:	mov	r2, #0
   1b608:	mov	r3, r5
   1b60c:	bl	1b6d0 <ftello64@plt+0x9de8>
   1b610:	mov	r1, r0
   1b614:	mov	r0, r7
   1b618:	mov	r7, r1
   1b61c:	mov	r1, r8
   1b620:	mov	r2, r7
   1b624:	mov	r3, #10
   1b628:	bl	1a658 <ftello64@plt+0x8d70>
   1b62c:	cmp	r8, #0
   1b630:	cmpne	r7, #0
   1b634:	bne	1b660 <ftello64@plt+0x9d78>
   1b638:	mov	r0, #12
   1b63c:	ldr	r1, [fp, #12]
   1b640:	str	r0, [r1]
   1b644:	b	1b6b8 <ftello64@plt+0x9dd0>
   1b648:	mov	r4, #0
   1b64c:	mov	r0, r7
   1b650:	mov	r1, #0
   1b654:	mov	r2, #0
   1b658:	mov	r3, r5
   1b65c:	bl	1b6d0 <ftello64@plt+0x9de8>
   1b660:	mov	r6, r0
   1b664:	cmp	r0, #0
   1b668:	beq	1b638 <ftello64@plt+0x9d50>
   1b66c:	mov	r0, r5
   1b670:	mov	r1, sl
   1b674:	mov	r2, r9
   1b678:	bl	1a4cc <ftello64@plt+0x8be4>
   1b67c:	mov	r4, r6
   1b680:	b	1b6b8 <ftello64@plt+0x9dd0>
   1b684:	mov	r0, #13
   1b688:	str	r0, [r3]
   1b68c:	b	1b6b4 <ftello64@plt+0x9dcc>
   1b690:	cmp	r6, #0
   1b694:	beq	1b6b4 <ftello64@plt+0x9dcc>
   1b698:	movw	r1, #45320	; 0xb108
   1b69c:	movt	r1, #1
   1b6a0:	mov	r4, #0
   1b6a4:	mov	r0, r6
   1b6a8:	mov	r2, #0
   1b6ac:	bl	1b090 <ftello64@plt+0x97a8>
   1b6b0:	b	1b6b8 <ftello64@plt+0x9dd0>
   1b6b4:	mov	r4, #0
   1b6b8:	mov	r0, r4
   1b6bc:	sub	sp, fp, #28
   1b6c0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b6c4:	mov	r0, #6
   1b6c8:	ldr	r1, [fp, #12]
   1b6cc:	b	1b3b0 <ftello64@plt+0x9ac8>
   1b6d0:	push	{r4, r5, r6, r7, fp, lr}
   1b6d4:	add	fp, sp, #16
   1b6d8:	mov	r6, r3
   1b6dc:	mov	r4, r2
   1b6e0:	mov	r5, r1
   1b6e4:	mov	r7, r0
   1b6e8:	ldr	r0, [r0, #64]	; 0x40
   1b6ec:	cmp	r0, #31
   1b6f0:	beq	1b74c <ftello64@plt+0x9e64>
   1b6f4:	ldr	r0, [r7, #56]	; 0x38
   1b6f8:	ldr	r1, [r7, #64]	; 0x40
   1b6fc:	add	r2, r1, #1
   1b700:	str	r2, [r7, #64]	; 0x40
   1b704:	add	r0, r0, r1, lsl #5
   1b708:	mov	r1, #0
   1b70c:	str	r1, [r0, #4]!
   1b710:	str	r5, [r0, #4]
   1b714:	str	r4, [r0, #8]
   1b718:	ldm	r6, {r2, r3}
   1b71c:	str	r1, [r0, #12]
   1b720:	str	r1, [r0, #16]
   1b724:	mvn	r1, #0
   1b728:	str	r1, [r0, #28]
   1b72c:	str	r2, [r0, #20]
   1b730:	bic	r1, r3, #786432	; 0xc0000
   1b734:	str	r1, [r0, #24]
   1b738:	cmp	r5, #0
   1b73c:	strne	r0, [r5]
   1b740:	cmp	r4, #0
   1b744:	strne	r0, [r4]
   1b748:	pop	{r4, r5, r6, r7, fp, pc}
   1b74c:	mov	r0, #996	; 0x3e4
   1b750:	bl	25888 <ftello64@plt+0x13fa0>
   1b754:	cmp	r0, #0
   1b758:	moveq	r0, #0
   1b75c:	popeq	{r4, r5, r6, r7, fp, pc}
   1b760:	ldr	r1, [r7, #56]	; 0x38
   1b764:	str	r1, [r0]
   1b768:	mov	r1, #0
   1b76c:	str	r1, [r7, #64]	; 0x40
   1b770:	str	r0, [r7, #56]	; 0x38
   1b774:	b	1b6f4 <ftello64@plt+0x9e0c>
   1b778:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b77c:	add	fp, sp, #28
   1b780:	sub	sp, sp, #12
   1b784:	mov	r5, r3
   1b788:	mov	r6, r2
   1b78c:	mov	r7, r1
   1b790:	mov	r4, r0
   1b794:	ldr	r8, [r1]
   1b798:	ldr	sl, [r1, #24]
   1b79c:	add	r0, sl, #1
   1b7a0:	str	r0, [r1, #24]
   1b7a4:	orr	r2, r3, #8388608	; 0x800000
   1b7a8:	mov	r0, r6
   1b7ac:	mov	r1, r4
   1b7b0:	bl	1a4cc <ftello64@plt+0x8be4>
   1b7b4:	ldrb	r0, [r6, #4]
   1b7b8:	mov	r1, #0
   1b7bc:	ldr	r9, [fp, #12]
   1b7c0:	cmp	r0, #9
   1b7c4:	beq	1b810 <ftello64@plt+0x9f28>
   1b7c8:	ldr	r0, [fp, #8]
   1b7cc:	stm	sp, {r0, r9}
   1b7d0:	mov	r0, r4
   1b7d4:	mov	r1, r7
   1b7d8:	mov	r2, r6
   1b7dc:	mov	r3, r5
   1b7e0:	bl	1a4ec <ftello64@plt+0x8c04>
   1b7e4:	mov	r1, r0
   1b7e8:	ldr	r0, [r9]
   1b7ec:	mov	r5, #0
   1b7f0:	cmp	r0, #0
   1b7f4:	bne	1b848 <ftello64@plt+0x9f60>
   1b7f8:	ldrb	r0, [r6, #4]
   1b7fc:	cmp	r0, #9
   1b800:	bne	1b860 <ftello64@plt+0x9f78>
   1b804:	ldr	r0, [r9]
   1b808:	cmp	r0, #0
   1b80c:	bne	1b848 <ftello64@plt+0x9f60>
   1b810:	cmp	sl, #8
   1b814:	ldrls	r0, [r8, #84]	; 0x54
   1b818:	movls	r2, #1
   1b81c:	orrls	r0, r0, r2, lsl sl
   1b820:	strls	r0, [r8, #84]	; 0x54
   1b824:	mov	r5, #0
   1b828:	mov	r0, r8
   1b82c:	mov	r2, #0
   1b830:	mov	r3, #17
   1b834:	bl	1a658 <ftello64@plt+0x8d70>
   1b838:	cmp	r0, #0
   1b83c:	beq	1b854 <ftello64@plt+0x9f6c>
   1b840:	str	sl, [r0, #20]
   1b844:	mov	r5, r0
   1b848:	mov	r0, r5
   1b84c:	sub	sp, fp, #28
   1b850:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b854:	mov	r0, #12
   1b858:	str	r0, [r9]
   1b85c:	b	1b848 <ftello64@plt+0x9f60>
   1b860:	cmp	r1, #0
   1b864:	beq	1b880 <ftello64@plt+0x9f98>
   1b868:	movw	r2, #45320	; 0xb108
   1b86c:	movt	r2, #1
   1b870:	mov	r0, r1
   1b874:	mov	r1, r2
   1b878:	mov	r2, #0
   1b87c:	bl	1b090 <ftello64@plt+0x97a8>
   1b880:	mov	r0, #8
   1b884:	str	r0, [r9]
   1b888:	b	1b848 <ftello64@plt+0x9f60>
   1b88c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b890:	add	fp, sp, #28
   1b894:	sub	sp, sp, #124	; 0x7c
   1b898:	mov	r8, r3
   1b89c:	mov	r6, r2
   1b8a0:	mov	r9, r1
   1b8a4:	mov	r7, r0
   1b8a8:	mov	r5, #0
   1b8ac:	str	r5, [fp, #-32]	; 0xffffffe0
   1b8b0:	str	r5, [fp, #-36]	; 0xffffffdc
   1b8b4:	mov	r0, #32
   1b8b8:	mov	r1, #1
   1b8bc:	bl	25834 <ftello64@plt+0x13f4c>
   1b8c0:	mov	r4, r0
   1b8c4:	mov	r0, #40	; 0x28
   1b8c8:	mov	r1, #1
   1b8cc:	bl	25834 <ftello64@plt+0x13f4c>
   1b8d0:	mov	sl, r0
   1b8d4:	cmp	r4, #0
   1b8d8:	cmpne	sl, #0
   1b8dc:	beq	1bd68 <ftello64@plt+0xa480>
   1b8e0:	mov	r0, r6
   1b8e4:	mov	r1, r7
   1b8e8:	mov	r2, r8
   1b8ec:	bl	1c3b0 <ftello64@plt+0xaac8>
   1b8f0:	mov	r5, r0
   1b8f4:	ldrb	r0, [r6, #4]
   1b8f8:	cmp	r0, #25
   1b8fc:	beq	1b910 <ftello64@plt+0xa028>
   1b900:	cmp	r0, #2
   1b904:	beq	1bd60 <ftello64@plt+0xa478>
   1b908:	mov	r0, #0
   1b90c:	b	1b960 <ftello64@plt+0xa078>
   1b910:	ldrb	r0, [sl, #16]
   1b914:	orr	r0, r0, #1
   1b918:	strb	r0, [sl, #16]
   1b91c:	tst	r8, #256	; 0x100
   1b920:	beq	1b930 <ftello64@plt+0xa048>
   1b924:	mov	r0, r4
   1b928:	mov	r1, #10
   1b92c:	bl	1c524 <ftello64@plt+0xac3c>
   1b930:	ldr	r0, [r7, #40]	; 0x28
   1b934:	add	r0, r0, r5
   1b938:	str	r0, [r7, #40]	; 0x28
   1b93c:	mov	r0, r6
   1b940:	mov	r1, r7
   1b944:	mov	r2, r8
   1b948:	bl	1c3b0 <ftello64@plt+0xaac8>
   1b94c:	mov	r5, r0
   1b950:	ldrb	r0, [r6, #4]
   1b954:	cmp	r0, #2
   1b958:	beq	1bd60 <ftello64@plt+0xa478>
   1b95c:	mov	r0, #1
   1b960:	str	r0, [sp, #20]
   1b964:	ldr	r0, [r6, #4]
   1b968:	uxtb	r1, r0
   1b96c:	cmp	r1, #21
   1b970:	moveq	r1, #1
   1b974:	bfieq	r0, r1, #0, #8
   1b978:	streq	r0, [r6, #4]
   1b97c:	str	sl, [sp, #24]
   1b980:	mov	r0, #3
   1b984:	str	r0, [fp, #-44]	; 0xffffffd4
   1b988:	add	r0, sp, #68	; 0x44
   1b98c:	str	r0, [fp, #-40]	; 0xffffffd8
   1b990:	mov	r0, #1
   1b994:	str	r8, [sp]
   1b998:	str	r0, [sp, #4]
   1b99c:	sub	r0, fp, #44	; 0x2c
   1b9a0:	mov	r1, r7
   1b9a4:	mov	r2, r6
   1b9a8:	mov	r3, r5
   1b9ac:	bl	1c548 <ftello64@plt+0xac60>
   1b9b0:	cmp	r0, #0
   1b9b4:	bne	1bd50 <ftello64@plt+0xa468>
   1b9b8:	mov	r0, #0
   1b9bc:	str	r0, [sp, #16]
   1b9c0:	mov	r0, r6
   1b9c4:	mov	r1, r7
   1b9c8:	mov	r2, r8
   1b9cc:	bl	1c3b0 <ftello64@plt+0xaac8>
   1b9d0:	mov	sl, r0
   1b9d4:	ldr	r5, [fp, #-44]	; 0xffffffd4
   1b9d8:	cmp	r5, #2
   1b9dc:	beq	1ba44 <ftello64@plt+0xa15c>
   1b9e0:	cmp	r5, #4
   1b9e4:	bne	1ba08 <ftello64@plt+0xa120>
   1b9e8:	ldr	r0, [r7, #64]	; 0x40
   1b9ec:	ldr	r1, [fp, #-40]	; 0xffffffd8
   1b9f0:	stm	sp, {r1, r8}
   1b9f4:	mov	r1, r4
   1b9f8:	ldr	r2, [sp, #24]
   1b9fc:	sub	r3, fp, #36	; 0x24
   1ba00:	bl	1c8e4 <ftello64@plt+0xaffc>
   1ba04:	b	1ba50 <ftello64@plt+0xa168>
   1ba08:	ldrb	r0, [r6, #4]
   1ba0c:	cmp	r0, #22
   1ba10:	beq	1bab0 <ftello64@plt+0xa1c8>
   1ba14:	cmp	r0, #2
   1ba18:	beq	1bd4c <ftello64@plt+0xa464>
   1ba1c:	cmp	r5, #1
   1ba20:	beq	1bb70 <ftello64@plt+0xa288>
   1ba24:	cmp	r5, #2
   1ba28:	beq	1ba44 <ftello64@plt+0xa15c>
   1ba2c:	cmp	r5, #3
   1ba30:	bne	1bba0 <ftello64@plt+0xa2b8>
   1ba34:	ldr	r1, [fp, #-40]	; 0xffffffd8
   1ba38:	mov	r0, r4
   1ba3c:	bl	1c8ac <ftello64@plt+0xafc4>
   1ba40:	b	1ba50 <ftello64@plt+0xa168>
   1ba44:	ldr	r1, [fp, #-40]	; 0xffffffd8
   1ba48:	mov	r0, r4
   1ba4c:	bl	1c874 <ftello64@plt+0xaf8c>
   1ba50:	ldr	r1, [fp, #8]
   1ba54:	str	r0, [r1]
   1ba58:	cmp	r0, #0
   1ba5c:	bne	1bd58 <ftello64@plt+0xa470>
   1ba60:	ldrb	r0, [r6, #4]
   1ba64:	cmp	r0, #21
   1ba68:	beq	1bbd8 <ftello64@plt+0xa2f0>
   1ba6c:	cmp	r0, #2
   1ba70:	beq	1bd4c <ftello64@plt+0xa464>
   1ba74:	mov	r0, #3
   1ba78:	str	r0, [fp, #-44]	; 0xffffffd4
   1ba7c:	add	r0, sp, #68	; 0x44
   1ba80:	str	r0, [fp, #-40]	; 0xffffffd8
   1ba84:	str	r8, [sp]
   1ba88:	mov	r0, #0
   1ba8c:	str	r0, [sp, #4]
   1ba90:	sub	r0, fp, #44	; 0x2c
   1ba94:	mov	r1, r7
   1ba98:	mov	r2, r6
   1ba9c:	mov	r3, sl
   1baa0:	bl	1c548 <ftello64@plt+0xac60>
   1baa4:	cmp	r0, #0
   1baa8:	beq	1b9c0 <ftello64@plt+0xa0d8>
   1baac:	b	1bd50 <ftello64@plt+0xa468>
   1bab0:	ldr	r0, [r7, #40]	; 0x28
   1bab4:	add	r0, r0, sl
   1bab8:	str	r0, [r7, #40]	; 0x28
   1babc:	add	r0, sp, #28
   1bac0:	mov	r1, r7
   1bac4:	mov	r2, r8
   1bac8:	bl	1c3b0 <ftello64@plt+0xaac8>
   1bacc:	mov	r3, r0
   1bad0:	ldrb	r0, [sp, #32]
   1bad4:	cmp	r0, #21
   1bad8:	beq	1bb54 <ftello64@plt+0xa26c>
   1badc:	cmp	r0, #2
   1bae0:	sub	r1, fp, #52	; 0x34
   1bae4:	beq	1bd4c <ftello64@plt+0xa464>
   1bae8:	mov	r0, #3
   1baec:	str	r0, [fp, #-52]	; 0xffffffcc
   1baf0:	add	r0, sp, #36	; 0x24
   1baf4:	str	r0, [fp, #-48]	; 0xffffffd0
   1baf8:	str	r8, [sp]
   1bafc:	mov	r0, #1
   1bb00:	str	r0, [sp, #4]
   1bb04:	mov	r0, r1
   1bb08:	mov	r5, r1
   1bb0c:	mov	r1, r7
   1bb10:	add	r2, sp, #28
   1bb14:	bl	1c548 <ftello64@plt+0xac60>
   1bb18:	cmp	r0, #0
   1bb1c:	bne	1bd50 <ftello64@plt+0xa468>
   1bb20:	mov	r0, r6
   1bb24:	mov	r1, r7
   1bb28:	mov	r2, r8
   1bb2c:	bl	1c3b0 <ftello64@plt+0xaac8>
   1bb30:	mov	sl, r0
   1bb34:	stm	sp, {r5, r9}
   1bb38:	str	r8, [sp, #8]
   1bb3c:	mov	r0, r4
   1bb40:	ldr	r1, [sp, #24]
   1bb44:	sub	r2, fp, #32
   1bb48:	sub	r3, fp, #44	; 0x2c
   1bb4c:	bl	1c650 <ftello64@plt+0xad68>
   1bb50:	b	1ba50 <ftello64@plt+0xa168>
   1bb54:	ldr	r0, [r7, #40]	; 0x28
   1bb58:	sub	r0, r0, sl
   1bb5c:	str	r0, [r7, #40]	; 0x28
   1bb60:	mov	r0, #1
   1bb64:	strb	r0, [r6, #4]
   1bb68:	cmp	r5, #1
   1bb6c:	bne	1ba24 <ftello64@plt+0xa13c>
   1bb70:	ldr	r5, [sp, #24]
   1bb74:	ldr	r0, [r5, #20]
   1bb78:	ldr	r1, [sp, #16]
   1bb7c:	cmp	r1, r0
   1bb80:	beq	1bbb0 <ftello64@plt+0xa2c8>
   1bb84:	ldr	r0, [r5]
   1bb88:	ldr	r1, [r5, #20]
   1bb8c:	add	r2, r1, #1
   1bb90:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1bb94:	str	r2, [r5, #20]
   1bb98:	str	r3, [r0, r1, lsl #2]
   1bb9c:	b	1ba60 <ftello64@plt+0xa178>
   1bba0:	ldrb	r1, [fp, #-40]	; 0xffffffd8
   1bba4:	mov	r0, r4
   1bba8:	bl	1c524 <ftello64@plt+0xac3c>
   1bbac:	b	1ba60 <ftello64@plt+0xa178>
   1bbb0:	mov	r1, #1
   1bbb4:	orr	r0, r1, r0, lsl #1
   1bbb8:	str	r0, [sp, #16]
   1bbbc:	lsl	r1, r0, #2
   1bbc0:	ldr	r0, [r5]
   1bbc4:	bl	258b8 <ftello64@plt+0x13fd0>
   1bbc8:	cmp	r0, #0
   1bbcc:	beq	1bd88 <ftello64@plt+0xa4a0>
   1bbd0:	str	r0, [r5]
   1bbd4:	b	1bb84 <ftello64@plt+0xa29c>
   1bbd8:	ldr	r0, [r7, #40]	; 0x28
   1bbdc:	add	r0, r0, sl
   1bbe0:	str	r0, [r7, #40]	; 0x28
   1bbe4:	ldr	r0, [sp, #20]
   1bbe8:	cmp	r0, #0
   1bbec:	movne	r0, r4
   1bbf0:	blne	1d14c <ftello64@plt+0xb864>
   1bbf4:	ldr	r0, [r9, #92]	; 0x5c
   1bbf8:	cmp	r0, #2
   1bbfc:	ldr	sl, [sp, #24]
   1bc00:	blt	1bc10 <ftello64@plt+0xa328>
   1bc04:	ldr	r1, [r9, #60]	; 0x3c
   1bc08:	mov	r0, r4
   1bc0c:	bl	1d16c <ftello64@plt+0xb884>
   1bc10:	ldr	r0, [sl, #20]
   1bc14:	cmp	r0, #0
   1bc18:	bne	1bc40 <ftello64@plt+0xa358>
   1bc1c:	ldr	r0, [sl, #24]
   1bc20:	cmp	r0, #0
   1bc24:	bne	1bc40 <ftello64@plt+0xa358>
   1bc28:	ldr	r0, [sl, #28]
   1bc2c:	cmp	r0, #0
   1bc30:	bne	1bc40 <ftello64@plt+0xa358>
   1bc34:	ldr	r0, [sl, #32]
   1bc38:	cmp	r0, #0
   1bc3c:	beq	1bcfc <ftello64@plt+0xa414>
   1bc40:	ldrb	r0, [r9, #88]	; 0x58
   1bc44:	orr	r0, r0, #2
   1bc48:	strb	r0, [r9, #88]	; 0x58
   1bc4c:	str	sl, [sp, #68]	; 0x44
   1bc50:	ldr	r7, [sp, #72]	; 0x48
   1bc54:	mov	r0, #6
   1bc58:	strb	r0, [sp, #72]	; 0x48
   1bc5c:	mov	r6, #0
   1bc60:	add	r3, sp, #68	; 0x44
   1bc64:	mov	r0, r9
   1bc68:	mov	r1, #0
   1bc6c:	mov	r2, #0
   1bc70:	bl	1b6d0 <ftello64@plt+0x9de8>
   1bc74:	cmp	r0, #0
   1bc78:	beq	1bd8c <ftello64@plt+0xa4a4>
   1bc7c:	mov	r5, r0
   1bc80:	bic	r0, r7, #255	; 0xff
   1bc84:	ldr	r1, [r4, r6, lsl #2]
   1bc88:	cmp	r1, #0
   1bc8c:	bne	1bca8 <ftello64@plt+0xa3c0>
   1bc90:	add	r6, r6, #1
   1bc94:	cmp	r6, #7
   1bc98:	bls	1bc84 <ftello64@plt+0xa39c>
   1bc9c:	mov	r0, r4
   1bca0:	bl	152fc <ftello64@plt+0x3a14>
   1bca4:	b	1bcf0 <ftello64@plt+0xa408>
   1bca8:	str	r4, [sp, #68]	; 0x44
   1bcac:	orr	r0, r0, #3
   1bcb0:	str	r0, [sp, #72]	; 0x48
   1bcb4:	add	r3, sp, #68	; 0x44
   1bcb8:	mov	r0, r9
   1bcbc:	mov	r1, #0
   1bcc0:	mov	r2, #0
   1bcc4:	bl	1b6d0 <ftello64@plt+0x9de8>
   1bcc8:	cmp	r0, #0
   1bccc:	beq	1bd8c <ftello64@plt+0xa4a4>
   1bcd0:	mov	r1, r0
   1bcd4:	mov	r0, r9
   1bcd8:	mov	r2, r5
   1bcdc:	mov	r3, #10
   1bce0:	bl	1a658 <ftello64@plt+0x8d70>
   1bce4:	mov	r5, r0
   1bce8:	cmp	r0, #0
   1bcec:	beq	1bd8c <ftello64@plt+0xa4a4>
   1bcf0:	mov	r0, r5
   1bcf4:	sub	sp, fp, #28
   1bcf8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1bcfc:	ldr	r0, [r9, #92]	; 0x5c
   1bd00:	cmp	r0, #2
   1bd04:	blt	1bd20 <ftello64@plt+0xa438>
   1bd08:	ldr	r0, [sl, #36]	; 0x24
   1bd0c:	cmp	r0, #0
   1bd10:	bne	1bc40 <ftello64@plt+0xa358>
   1bd14:	ldrb	r0, [sl, #16]
   1bd18:	tst	r0, #1
   1bd1c:	bne	1bc40 <ftello64@plt+0xa358>
   1bd20:	mov	r0, sl
   1bd24:	bl	19184 <ftello64@plt+0x789c>
   1bd28:	str	r4, [sp, #68]	; 0x44
   1bd2c:	mov	r0, #3
   1bd30:	strb	r0, [sp, #72]	; 0x48
   1bd34:	add	r3, sp, #68	; 0x44
   1bd38:	mov	r0, r9
   1bd3c:	mov	r1, #0
   1bd40:	mov	r2, #0
   1bd44:	bl	1b6d0 <ftello64@plt+0x9de8>
   1bd48:	b	1bce4 <ftello64@plt+0xa3fc>
   1bd4c:	mov	r0, #7
   1bd50:	ldr	r1, [fp, #8]
   1bd54:	str	r0, [r1]
   1bd58:	ldr	sl, [sp, #24]
   1bd5c:	b	1bd98 <ftello64@plt+0xa4b0>
   1bd60:	mov	r0, #2
   1bd64:	b	1bd90 <ftello64@plt+0xa4a8>
   1bd68:	mov	r0, r4
   1bd6c:	bl	152fc <ftello64@plt+0x3a14>
   1bd70:	mov	r0, sl
   1bd74:	bl	152fc <ftello64@plt+0x3a14>
   1bd78:	mov	r0, #12
   1bd7c:	ldr	r1, [fp, #8]
   1bd80:	str	r0, [r1]
   1bd84:	b	1bcf0 <ftello64@plt+0xa408>
   1bd88:	mov	sl, r5
   1bd8c:	mov	r0, #12
   1bd90:	ldr	r1, [fp, #8]
   1bd94:	str	r0, [r1]
   1bd98:	mov	r0, r4
   1bd9c:	bl	152fc <ftello64@plt+0x3a14>
   1bda0:	mov	r0, sl
   1bda4:	bl	19184 <ftello64@plt+0x789c>
   1bda8:	mov	r5, #0
   1bdac:	b	1bcf0 <ftello64@plt+0xa408>
   1bdb0:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   1bdb4:	add	fp, sp, #24
   1bdb8:	mov	r4, r0
   1bdbc:	ldrb	r0, [r0, #88]	; 0x58
   1bdc0:	orr	r1, r0, #16
   1bdc4:	strb	r1, [r4, #88]	; 0x58
   1bdc8:	tst	r0, #8
   1bdcc:	bne	1be08 <ftello64@plt+0xa520>
   1bdd0:	movw	r1, #0
   1bdd4:	movt	r1, #1023	; 0x3ff
   1bdd8:	mov	r2, #0
   1bddc:	mvn	r3, #2013265921	; 0x78000001
   1bde0:	mvn	r7, #-134217727	; 0xf8000001
   1bde4:	str	r2, [r4, #96]	; 0x60
   1bde8:	add	r2, r4, #100	; 0x64
   1bdec:	stm	r2, {r1, r3, r7}
   1bdf0:	tst	r0, #4
   1bdf4:	beq	1be14 <ftello64@plt+0xa52c>
   1bdf8:	vmov.i32	q8, #0	; 0x00000000
   1bdfc:	add	r0, r4, #112	; 0x70
   1be00:	vst1.32	{d16-d17}, [r0]
   1be04:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1be08:	mov	r5, #0
   1be0c:	mov	r8, #0
   1be10:	b	1be1c <ftello64@plt+0xa534>
   1be14:	mov	r8, #4
   1be18:	mov	r5, #128	; 0x80
   1be1c:	bl	11738 <__ctype_b_loc@plt>
   1be20:	ldr	r0, [r0]
   1be24:	add	r6, r0, r5, lsl #1
   1be28:	mov	r1, #1
   1be2c:	b	1be44 <ftello64@plt+0xa55c>
   1be30:	add	r6, r6, #64	; 0x40
   1be34:	add	r8, r8, #1
   1be38:	add	r5, r5, #32
   1be3c:	cmp	r8, #8
   1be40:	popeq	{r4, r5, r6, r7, r8, sl, fp, pc}
   1be44:	add	r0, r4, r8, lsl #2
   1be48:	add	r2, r0, #96	; 0x60
   1be4c:	mov	r3, #0
   1be50:	mov	r0, r6
   1be54:	add	r7, r5, r3
   1be58:	cmp	r7, #95	; 0x5f
   1be5c:	beq	1be6c <ftello64@plt+0xa584>
   1be60:	ldrh	r7, [r0]
   1be64:	ands	r7, r7, #8
   1be68:	beq	1be78 <ftello64@plt+0xa590>
   1be6c:	ldr	r7, [r2]
   1be70:	orr	r7, r7, r1, lsl r3
   1be74:	str	r7, [r2]
   1be78:	add	r0, r0, #2
   1be7c:	add	r3, r3, #1
   1be80:	cmp	r3, #32
   1be84:	bne	1be54 <ftello64@plt+0xa56c>
   1be88:	b	1be30 <ftello64@plt+0xa548>
   1be8c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1be90:	add	fp, sp, #28
   1be94:	sub	sp, sp, #20
   1be98:	mov	r8, r3
   1be9c:	mov	r6, r2
   1bea0:	mov	r4, r1
   1bea4:	mov	r9, r0
   1bea8:	mov	r7, #0
   1beac:	str	r7, [sp, #16]
   1beb0:	mov	r0, #32
   1beb4:	mov	r1, #1
   1beb8:	bl	25834 <ftello64@plt+0x13f4c>
   1bebc:	ldr	r1, [fp, #12]
   1bec0:	cmp	r0, #0
   1bec4:	beq	1c034 <ftello64@plt+0xa74c>
   1bec8:	mov	r5, r0
   1becc:	mov	r0, #40	; 0x28
   1bed0:	mov	r1, #1
   1bed4:	bl	25834 <ftello64@plt+0x13f4c>
   1bed8:	cmp	r0, #0
   1bedc:	beq	1c040 <ftello64@plt+0xa758>
   1bee0:	mov	sl, r0
   1bee4:	ldr	r1, [fp, #8]
   1bee8:	ldrb	r0, [r0, #16]
   1beec:	and	r0, r0, #254	; 0xfe
   1bef0:	orr	r0, r0, r1
   1bef4:	strb	r0, [sl, #16]
   1bef8:	mov	r7, #0
   1befc:	stm	sp, {r6, r7}
   1bf00:	add	r3, sp, #16
   1bf04:	mov	r0, r4
   1bf08:	mov	r1, r5
   1bf0c:	mov	r2, sl
   1bf10:	bl	1c8e4 <ftello64@plt+0xaffc>
   1bf14:	cmp	r0, #0
   1bf18:	bne	1c05c <ftello64@plt+0xa774>
   1bf1c:	ldrb	r0, [r8]
   1bf20:	cmp	r0, #0
   1bf24:	beq	1bf44 <ftello64@plt+0xa65c>
   1bf28:	add	r4, r8, #1
   1bf2c:	uxtb	r1, r0
   1bf30:	mov	r0, r5
   1bf34:	bl	1c524 <ftello64@plt+0xac3c>
   1bf38:	ldrb	r0, [r4], #1
   1bf3c:	cmp	r0, #0
   1bf40:	bne	1bf2c <ftello64@plt+0xa644>
   1bf44:	ldr	r0, [fp, #8]
   1bf48:	cmp	r0, #0
   1bf4c:	movne	r0, r5
   1bf50:	blne	1d14c <ftello64@plt+0xb864>
   1bf54:	ldr	r0, [r9, #92]	; 0x5c
   1bf58:	cmp	r0, #2
   1bf5c:	blt	1bf6c <ftello64@plt+0xa684>
   1bf60:	ldr	r1, [r9, #60]	; 0x3c
   1bf64:	mov	r0, r5
   1bf68:	bl	1d16c <ftello64@plt+0xb884>
   1bf6c:	str	r5, [sp, #8]
   1bf70:	ldr	r4, [sp, #12]
   1bf74:	bfc	r4, #0, #23
   1bf78:	orr	r0, r4, #3
   1bf7c:	str	r0, [sp, #12]
   1bf80:	mov	r7, #0
   1bf84:	add	r3, sp, #8
   1bf88:	mov	r0, r9
   1bf8c:	mov	r1, #0
   1bf90:	mov	r2, #0
   1bf94:	bl	1b6d0 <ftello64@plt+0x9de8>
   1bf98:	cmp	r0, #0
   1bf9c:	beq	1c018 <ftello64@plt+0xa730>
   1bfa0:	mov	r6, r0
   1bfa4:	ldr	r0, [r9, #92]	; 0x5c
   1bfa8:	cmp	r0, #2
   1bfac:	blt	1c000 <ftello64@plt+0xa718>
   1bfb0:	str	sl, [sp, #8]
   1bfb4:	orr	r0, r4, #6
   1bfb8:	str	r0, [sp, #12]
   1bfbc:	ldrb	r0, [r9, #88]	; 0x58
   1bfc0:	orr	r0, r0, #2
   1bfc4:	strb	r0, [r9, #88]	; 0x58
   1bfc8:	add	r3, sp, #8
   1bfcc:	mov	r0, r9
   1bfd0:	mov	r1, #0
   1bfd4:	mov	r2, #0
   1bfd8:	bl	1b6d0 <ftello64@plt+0x9de8>
   1bfdc:	cmp	r0, #0
   1bfe0:	beq	1c018 <ftello64@plt+0xa730>
   1bfe4:	mov	r2, r0
   1bfe8:	mov	r0, r9
   1bfec:	mov	r1, r6
   1bff0:	mov	r3, #10
   1bff4:	bl	1a658 <ftello64@plt+0x8d70>
   1bff8:	mov	r7, r0
   1bffc:	b	1c00c <ftello64@plt+0xa724>
   1c000:	mov	r0, sl
   1c004:	bl	19184 <ftello64@plt+0x789c>
   1c008:	mov	r7, r6
   1c00c:	mov	r0, r7
   1c010:	sub	sp, fp, #28
   1c014:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c018:	mov	r0, r5
   1c01c:	bl	152fc <ftello64@plt+0x3a14>
   1c020:	mov	r0, sl
   1c024:	bl	19184 <ftello64@plt+0x789c>
   1c028:	mov	r0, #12
   1c02c:	ldr	r1, [fp, #12]
   1c030:	b	1c038 <ftello64@plt+0xa750>
   1c034:	mov	r0, #12
   1c038:	str	r0, [r1]
   1c03c:	b	1c00c <ftello64@plt+0xa724>
   1c040:	mov	r0, r5
   1c044:	bl	152fc <ftello64@plt+0x3a14>
   1c048:	mov	r0, #12
   1c04c:	ldr	r1, [fp, #12]
   1c050:	str	r0, [r1]
   1c054:	mov	r7, #0
   1c058:	b	1c00c <ftello64@plt+0xa724>
   1c05c:	mov	r6, r0
   1c060:	mov	r0, r5
   1c064:	bl	152fc <ftello64@plt+0x3a14>
   1c068:	mov	r0, sl
   1c06c:	bl	19184 <ftello64@plt+0x789c>
   1c070:	ldr	r0, [fp, #12]
   1c074:	str	r6, [r0]
   1c078:	b	1c00c <ftello64@plt+0xa724>
   1c07c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c080:	add	fp, sp, #28
   1c084:	sub	sp, sp, #20
   1c088:	mov	r7, r3
   1c08c:	mov	r5, r2
   1c090:	mov	r8, r1
   1c094:	mov	r4, r0
   1c098:	ldrb	r0, [r3, #4]
   1c09c:	ldr	r1, [fp, #12]
   1c0a0:	str	r1, [sp, #16]
   1c0a4:	ldr	sl, [fp, #8]
   1c0a8:	cmp	r0, #23
   1c0ac:	bne	1c104 <ftello64@plt+0xa81c>
   1c0b0:	ldr	r0, [r7]
   1c0b4:	str	r0, [sp, #12]
   1c0b8:	ldr	r0, [r7, #4]
   1c0bc:	str	r0, [sp, #8]
   1c0c0:	ldr	r0, [r8, #40]	; 0x28
   1c0c4:	str	r0, [sp, #4]
   1c0c8:	mov	r0, r8
   1c0cc:	mov	r1, r7
   1c0d0:	mov	r2, sl
   1c0d4:	bl	1d3c0 <ftello64@plt+0xbad8>
   1c0d8:	cmn	r0, #1
   1c0dc:	bne	1c120 <ftello64@plt+0xa838>
   1c0e0:	ldrb	r0, [r7, #4]
   1c0e4:	cmp	r0, #1
   1c0e8:	bne	1c0fc <ftello64@plt+0xa814>
   1c0ec:	ldrb	r0, [r7]
   1c0f0:	mov	r6, #0
   1c0f4:	cmp	r0, #44	; 0x2c
   1c0f8:	beq	1c12c <ftello64@plt+0xa844>
   1c0fc:	mov	r0, #10
   1c100:	b	1c374 <ftello64@plt+0xaa8c>
   1c104:	mvn	r9, #0
   1c108:	cmp	r0, #19
   1c10c:	movweq	r9, #1
   1c110:	sub	r0, r0, #18
   1c114:	clz	r0, r0
   1c118:	lsr	r6, r0, #5
   1c11c:	b	1c1c4 <ftello64@plt+0xa8dc>
   1c120:	mov	r6, r0
   1c124:	cmn	r0, #2
   1c128:	beq	1c14c <ftello64@plt+0xa864>
   1c12c:	ldrb	r0, [r7, #4]
   1c130:	cmp	r0, #24
   1c134:	mov	r9, r6
   1c138:	beq	1c194 <ftello64@plt+0xa8ac>
   1c13c:	cmp	r0, #1
   1c140:	ldrbeq	r0, [r7]
   1c144:	cmpeq	r0, #44	; 0x2c
   1c148:	beq	1c178 <ftello64@plt+0xa890>
   1c14c:	tst	sl, #2097152	; 0x200000
   1c150:	beq	1c38c <ftello64@plt+0xaaa4>
   1c154:	ldr	r0, [sp, #4]
   1c158:	str	r0, [r8, #40]	; 0x28
   1c15c:	ldr	r0, [sp, #12]
   1c160:	str	r0, [r7]
   1c164:	ldr	r0, [sp, #8]
   1c168:	str	r0, [r7, #4]
   1c16c:	mov	r0, #1
   1c170:	strb	r0, [r7, #4]
   1c174:	b	1c380 <ftello64@plt+0xaa98>
   1c178:	mov	r0, r8
   1c17c:	mov	r1, r7
   1c180:	mov	r2, sl
   1c184:	bl	1d3c0 <ftello64@plt+0xbad8>
   1c188:	mov	r9, r0
   1c18c:	cmn	r0, #2
   1c190:	beq	1c14c <ftello64@plt+0xa864>
   1c194:	cmn	r9, #1
   1c198:	beq	1c1a4 <ftello64@plt+0xa8bc>
   1c19c:	cmp	r6, r9
   1c1a0:	bgt	1c0fc <ftello64@plt+0xa814>
   1c1a4:	ldrb	r0, [r7, #4]
   1c1a8:	cmp	r0, #24
   1c1ac:	bne	1c0fc <ftello64@plt+0xa814>
   1c1b0:	cmn	r9, #1
   1c1b4:	mov	r0, r9
   1c1b8:	moveq	r0, r6
   1c1bc:	cmp	r0, #32768	; 0x8000
   1c1c0:	bge	1c3a8 <ftello64@plt+0xaac0>
   1c1c4:	mov	r0, r7
   1c1c8:	mov	r1, r8
   1c1cc:	mov	r2, sl
   1c1d0:	bl	1a4cc <ftello64@plt+0x8be4>
   1c1d4:	cmp	r4, #0
   1c1d8:	beq	1c37c <ftello64@plt+0xaa94>
   1c1dc:	orrs	r0, r9, r6
   1c1e0:	beq	1c2d4 <ftello64@plt+0xa9ec>
   1c1e4:	mov	r8, #0
   1c1e8:	cmp	r6, #1
   1c1ec:	bge	1c2ec <ftello64@plt+0xaa04>
   1c1f0:	ldrb	r0, [r4, #24]
   1c1f4:	cmp	r0, #17
   1c1f8:	bne	1c210 <ftello64@plt+0xa928>
   1c1fc:	ldr	r2, [r4, #20]
   1c200:	movw	r1, #54596	; 0xd544
   1c204:	movt	r1, #1
   1c208:	mov	r0, r4
   1c20c:	bl	1b090 <ftello64@plt+0x97a8>
   1c210:	mov	r3, #10
   1c214:	cmn	r9, #1
   1c218:	movweq	r3, #11
   1c21c:	mov	r0, r5
   1c220:	mov	r1, r4
   1c224:	mov	r2, #0
   1c228:	bl	1a658 <ftello64@plt+0x8d70>
   1c22c:	cmp	r0, #0
   1c230:	beq	1c370 <ftello64@plt+0xaa88>
   1c234:	mov	r7, r0
   1c238:	add	r0, r6, #2
   1c23c:	cmp	r0, r9
   1c240:	ble	1c268 <ftello64@plt+0xa980>
   1c244:	cmp	r8, #0
   1c248:	beq	1c2cc <ftello64@plt+0xa9e4>
   1c24c:	mov	r0, r5
   1c250:	mov	r1, r8
   1c254:	mov	r2, r7
   1c258:	mov	r3, #16
   1c25c:	sub	sp, fp, #28
   1c260:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c264:	b	1a658 <ftello64@plt+0x8d70>
   1c268:	add	r6, r6, #1
   1c26c:	mov	r0, r4
   1c270:	mov	r1, r5
   1c274:	bl	1d468 <ftello64@plt+0xbb80>
   1c278:	mov	r4, r0
   1c27c:	mov	r0, r5
   1c280:	mov	r1, r7
   1c284:	mov	r2, r4
   1c288:	mov	r3, #16
   1c28c:	bl	1a658 <ftello64@plt+0x8d70>
   1c290:	cmp	r4, #0
   1c294:	movne	r1, r0
   1c298:	cmpne	r0, #0
   1c29c:	beq	1c370 <ftello64@plt+0xaa88>
   1c2a0:	mov	r0, r5
   1c2a4:	mov	r2, #0
   1c2a8:	mov	r3, #10
   1c2ac:	bl	1a658 <ftello64@plt+0x8d70>
   1c2b0:	cmp	r0, #0
   1c2b4:	beq	1c370 <ftello64@plt+0xaa88>
   1c2b8:	mov	r7, r0
   1c2bc:	add	r6, r6, #1
   1c2c0:	cmp	r6, r9
   1c2c4:	blt	1c26c <ftello64@plt+0xa984>
   1c2c8:	b	1c244 <ftello64@plt+0xa95c>
   1c2cc:	mov	r4, r7
   1c2d0:	b	1c380 <ftello64@plt+0xaa98>
   1c2d4:	movw	r1, #45320	; 0xb108
   1c2d8:	movt	r1, #1
   1c2dc:	mov	r0, r4
   1c2e0:	mov	r2, #0
   1c2e4:	bl	1b090 <ftello64@plt+0x97a8>
   1c2e8:	b	1c37c <ftello64@plt+0xaa94>
   1c2ec:	bne	1c318 <ftello64@plt+0xaa30>
   1c2f0:	mov	r8, r4
   1c2f4:	cmp	r6, r9
   1c2f8:	beq	1c368 <ftello64@plt+0xaa80>
   1c2fc:	mov	r0, r4
   1c300:	mov	r1, r5
   1c304:	bl	1d468 <ftello64@plt+0xbb80>
   1c308:	mov	r4, r0
   1c30c:	cmp	r0, #0
   1c310:	bne	1c1f0 <ftello64@plt+0xa908>
   1c314:	b	1c370 <ftello64@plt+0xaa88>
   1c318:	mov	r7, #1
   1c31c:	mov	r8, r4
   1c320:	mov	r0, r4
   1c324:	mov	r1, r5
   1c328:	bl	1d468 <ftello64@plt+0xbb80>
   1c32c:	mov	r4, r0
   1c330:	mov	r0, r5
   1c334:	mov	r1, r8
   1c338:	mov	r2, r4
   1c33c:	mov	r3, #16
   1c340:	bl	1a658 <ftello64@plt+0x8d70>
   1c344:	cmp	r4, #0
   1c348:	movne	r8, r0
   1c34c:	cmpne	r0, #0
   1c350:	beq	1c370 <ftello64@plt+0xaa88>
   1c354:	add	r7, r7, #1
   1c358:	cmp	r7, r6
   1c35c:	blt	1c320 <ftello64@plt+0xaa38>
   1c360:	cmp	r6, r9
   1c364:	bne	1c2fc <ftello64@plt+0xaa14>
   1c368:	mov	r4, r8
   1c36c:	b	1c380 <ftello64@plt+0xaa98>
   1c370:	mov	r0, #12
   1c374:	ldr	r1, [sp, #16]
   1c378:	str	r0, [r1]
   1c37c:	mov	r4, #0
   1c380:	mov	r0, r4
   1c384:	sub	sp, fp, #28
   1c388:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c38c:	ldrb	r0, [r7, #4]
   1c390:	mov	r1, #10
   1c394:	cmp	r0, #2
   1c398:	movweq	r1, #9
   1c39c:	ldr	r0, [sp, #16]
   1c3a0:	str	r1, [r0]
   1c3a4:	b	1c37c <ftello64@plt+0xaa94>
   1c3a8:	mov	r0, #15
   1c3ac:	b	1c374 <ftello64@plt+0xaa8c>
   1c3b0:	push	{r4, sl, fp, lr}
   1c3b4:	add	fp, sp, #8
   1c3b8:	ldr	ip, [r1, #40]	; 0x28
   1c3bc:	ldr	r3, [r1, #56]	; 0x38
   1c3c0:	cmp	r3, ip
   1c3c4:	ble	1c444 <ftello64@plt+0xab5c>
   1c3c8:	ldr	r3, [r1, #4]
   1c3cc:	ldrb	ip, [r3, ip]
   1c3d0:	strb	ip, [r0]
   1c3d4:	ldr	r3, [r1, #80]	; 0x50
   1c3d8:	cmp	r3, #2
   1c3dc:	blt	1c400 <ftello64@plt+0xab18>
   1c3e0:	ldr	lr, [r1, #28]
   1c3e4:	ldr	r4, [r1, #40]	; 0x28
   1c3e8:	cmp	r4, lr
   1c3ec:	beq	1c400 <ftello64@plt+0xab18>
   1c3f0:	ldr	r3, [r1, #8]
   1c3f4:	ldr	r3, [r3, r4, lsl #2]
   1c3f8:	cmn	r3, #1
   1c3fc:	beq	1c4f0 <ftello64@plt+0xac08>
   1c400:	tst	r2, #1
   1c404:	beq	1c458 <ftello64@plt+0xab70>
   1c408:	cmp	ip, #92	; 0x5c
   1c40c:	bne	1c458 <ftello64@plt+0xab70>
   1c410:	ldr	r2, [r1, #40]	; 0x28
   1c414:	ldr	r3, [r1, #48]	; 0x30
   1c418:	add	r2, r2, #1
   1c41c:	cmp	r2, r3
   1c420:	bge	1c4f0 <ftello64@plt+0xac08>
   1c424:	str	r2, [r1, #40]	; 0x28
   1c428:	ldr	r1, [r1, #4]
   1c42c:	ldrb	r2, [r1, r2]
   1c430:	mov	r1, #1
   1c434:	strb	r1, [r0, #4]
   1c438:	strb	r2, [r0]
   1c43c:	mov	r0, r1
   1c440:	pop	{r4, sl, fp, pc}
   1c444:	mov	r1, #2
   1c448:	strb	r1, [r0, #4]
   1c44c:	mov	r1, #0
   1c450:	mov	r0, r1
   1c454:	pop	{r4, sl, fp, pc}
   1c458:	cmp	ip, #92	; 0x5c
   1c45c:	bgt	1c4b0 <ftello64@plt+0xabc8>
   1c460:	cmp	ip, #45	; 0x2d
   1c464:	beq	1c4c8 <ftello64@plt+0xabe0>
   1c468:	cmp	ip, #91	; 0x5b
   1c46c:	bne	1c4f0 <ftello64@plt+0xac08>
   1c470:	ldr	r3, [r1, #40]	; 0x28
   1c474:	ldr	r4, [r1, #48]	; 0x30
   1c478:	add	r3, r3, #1
   1c47c:	cmp	r3, r4
   1c480:	bge	1c4e4 <ftello64@plt+0xabfc>
   1c484:	ldr	r1, [r1, #4]
   1c488:	ldrb	r1, [r1, r3]
   1c48c:	strb	r1, [r0]
   1c490:	cmp	r1, #61	; 0x3d
   1c494:	beq	1c500 <ftello64@plt+0xac18>
   1c498:	cmp	r1, #58	; 0x3a
   1c49c:	beq	1c508 <ftello64@plt+0xac20>
   1c4a0:	cmp	r1, #46	; 0x2e
   1c4a4:	bne	1c4ec <ftello64@plt+0xac04>
   1c4a8:	mov	r1, #26
   1c4ac:	b	1c514 <ftello64@plt+0xac2c>
   1c4b0:	cmp	ip, #93	; 0x5d
   1c4b4:	beq	1c4d0 <ftello64@plt+0xabe8>
   1c4b8:	cmp	ip, #94	; 0x5e
   1c4bc:	bne	1c4f0 <ftello64@plt+0xac08>
   1c4c0:	mov	r1, #25
   1c4c4:	b	1c4d4 <ftello64@plt+0xabec>
   1c4c8:	mov	r1, #22
   1c4cc:	b	1c4d4 <ftello64@plt+0xabec>
   1c4d0:	mov	r1, #21
   1c4d4:	strb	r1, [r0, #4]
   1c4d8:	mov	r1, #1
   1c4dc:	mov	r0, r1
   1c4e0:	pop	{r4, sl, fp, pc}
   1c4e4:	mov	r1, #0
   1c4e8:	strb	r1, [r0]
   1c4ec:	strb	ip, [r0]
   1c4f0:	mov	r1, #1
   1c4f4:	strb	r1, [r0, #4]
   1c4f8:	mov	r0, r1
   1c4fc:	pop	{r4, sl, fp, pc}
   1c500:	mov	r1, #28
   1c504:	b	1c514 <ftello64@plt+0xac2c>
   1c508:	tst	r2, #4
   1c50c:	beq	1c4ec <ftello64@plt+0xac04>
   1c510:	mov	r1, #30
   1c514:	strb	r1, [r0, #4]
   1c518:	mov	r1, #2
   1c51c:	mov	r0, r1
   1c520:	pop	{r4, sl, fp, pc}
   1c524:	asr	r2, r1, #31
   1c528:	add	r2, r1, r2, lsr #27
   1c52c:	asr	r2, r2, #5
   1c530:	ldr	ip, [r0, r2, lsl #2]
   1c534:	and	r1, r1, #31
   1c538:	mov	r3, #1
   1c53c:	orr	r1, ip, r3, lsl r1
   1c540:	str	r1, [r0, r2, lsl #2]
   1c544:	bx	lr
   1c548:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1c54c:	add	fp, sp, #24
   1c550:	sub	sp, sp, #8
   1c554:	mov	r5, r3
   1c558:	mov	r8, r2
   1c55c:	mov	r6, r1
   1c560:	mov	r9, r0
   1c564:	ldr	r7, [r1, #40]	; 0x28
   1c568:	mov	r0, r1
   1c56c:	mov	r1, r7
   1c570:	bl	1d190 <ftello64@plt+0xb8a8>
   1c574:	cmp	r0, #2
   1c578:	blt	1c5b0 <ftello64@plt+0xacc8>
   1c57c:	mov	r4, r0
   1c580:	mov	r0, #1
   1c584:	str	r0, [r9]
   1c588:	mov	r0, r6
   1c58c:	mov	r1, r7
   1c590:	bl	1af04 <ftello64@plt+0x961c>
   1c594:	str	r0, [r9, #4]
   1c598:	ldr	r0, [r6, #40]	; 0x28
   1c59c:	add	r0, r0, r4
   1c5a0:	str	r0, [r6, #40]	; 0x28
   1c5a4:	mov	r0, #0
   1c5a8:	sub	sp, fp, #24
   1c5ac:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1c5b0:	ldr	r0, [fp, #12]
   1c5b4:	ldr	r2, [fp, #8]
   1c5b8:	add	r1, r7, r5
   1c5bc:	str	r1, [r6, #40]	; 0x28
   1c5c0:	ldrb	r1, [r8, #4]
   1c5c4:	sub	r1, r1, #22
   1c5c8:	cmp	r1, #8
   1c5cc:	bhi	1c638 <ftello64@plt+0xad50>
   1c5d0:	add	r3, pc, #0
   1c5d4:	ldr	pc, [r3, r1, lsl #2]
   1c5d8:	andeq	ip, r1, r4, lsl r6
   1c5dc:	andeq	ip, r1, r8, lsr r6
   1c5e0:	andeq	ip, r1, r8, lsr r6
   1c5e4:	andeq	ip, r1, r8, lsr r6
   1c5e8:	strdeq	ip, [r1], -ip	; <UNPREDICTABLE>
   1c5ec:	andeq	ip, r1, r8, lsr r6
   1c5f0:	strdeq	ip, [r1], -ip	; <UNPREDICTABLE>
   1c5f4:	andeq	ip, r1, r8, lsr r6
   1c5f8:	strdeq	ip, [r1], -ip	; <UNPREDICTABLE>
   1c5fc:	mov	r0, r9
   1c600:	mov	r1, r6
   1c604:	mov	r2, r8
   1c608:	sub	sp, fp, #24
   1c60c:	pop	{r4, r5, r6, r7, r8, r9, fp, lr}
   1c610:	b	1d1ec <ftello64@plt+0xb904>
   1c614:	cmp	r0, #0
   1c618:	bne	1c638 <ftello64@plt+0xad50>
   1c61c:	mov	r0, sp
   1c620:	mov	r1, r6
   1c624:	bl	1c3b0 <ftello64@plt+0xaac8>
   1c628:	ldrb	r1, [sp, #4]
   1c62c:	mov	r0, #11
   1c630:	cmp	r1, #21
   1c634:	bne	1c648 <ftello64@plt+0xad60>
   1c638:	mov	r0, #0
   1c63c:	str	r0, [r9]
   1c640:	ldrb	r1, [r8]
   1c644:	strb	r1, [r9, #4]
   1c648:	sub	sp, fp, #24
   1c64c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1c650:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c654:	add	fp, sp, #28
   1c658:	sub	sp, sp, #12
   1c65c:	mov	sl, r0
   1c660:	ldr	r7, [r3]
   1c664:	mov	r0, #11
   1c668:	cmp	r7, #2
   1c66c:	cmpne	r7, #4
   1c670:	beq	1c688 <ftello64@plt+0xada0>
   1c674:	ldr	r8, [fp, #8]
   1c678:	ldr	r5, [r8]
   1c67c:	cmp	r5, #2
   1c680:	cmpne	r5, #4
   1c684:	bne	1c690 <ftello64@plt+0xada8>
   1c688:	sub	sp, fp, #28
   1c68c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c690:	mov	r6, r3
   1c694:	mov	r9, r2
   1c698:	mov	r4, r1
   1c69c:	cmp	r7, #3
   1c6a0:	bne	1c6b4 <ftello64@plt+0xadcc>
   1c6a4:	ldr	r0, [r6, #4]
   1c6a8:	bl	1175c <strlen@plt>
   1c6ac:	cmp	r0, #1
   1c6b0:	bhi	1c7fc <ftello64@plt+0xaf14>
   1c6b4:	cmp	r5, #3
   1c6b8:	bne	1c6cc <ftello64@plt+0xade4>
   1c6bc:	ldr	r0, [r8, #4]
   1c6c0:	bl	1175c <strlen@plt>
   1c6c4:	cmp	r0, #1
   1c6c8:	bhi	1c7fc <ftello64@plt+0xaf14>
   1c6cc:	cmp	r7, #3
   1c6d0:	beq	1c6e4 <ftello64@plt+0xadfc>
   1c6d4:	mov	r0, #0
   1c6d8:	cmp	r7, #0
   1c6dc:	ldrbeq	r0, [r6, #4]
   1c6e0:	b	1c6ec <ftello64@plt+0xae04>
   1c6e4:	ldr	r0, [r6, #4]
   1c6e8:	ldrb	r0, [r0]
   1c6ec:	stmib	sp, {r4, r9}
   1c6f0:	cmp	r5, #3
   1c6f4:	beq	1c708 <ftello64@plt+0xae20>
   1c6f8:	mov	r9, #0
   1c6fc:	cmp	r5, #0
   1c700:	ldrbeq	r9, [r8, #4]
   1c704:	b	1c710 <ftello64@plt+0xae28>
   1c708:	ldr	r1, [r8, #4]
   1c70c:	ldrb	r9, [r1]
   1c710:	ldr	r4, [fp, #12]
   1c714:	cmp	r7, #3
   1c718:	cmpne	r7, #0
   1c71c:	bne	1c730 <ftello64@plt+0xae48>
   1c720:	mov	r1, r4
   1c724:	bl	1d3b0 <ftello64@plt+0xbac8>
   1c728:	mov	r7, r0
   1c72c:	b	1c734 <ftello64@plt+0xae4c>
   1c730:	ldr	r7, [r6, #4]
   1c734:	ldr	r0, [r8]
   1c738:	cmp	r0, #3
   1c73c:	cmpne	r0, #0
   1c740:	bne	1c758 <ftello64@plt+0xae70>
   1c744:	mov	r0, r9
   1c748:	mov	r1, r4
   1c74c:	bl	1d3b0 <ftello64@plt+0xbac8>
   1c750:	mov	r6, r0
   1c754:	b	1c75c <ftello64@plt+0xae74>
   1c758:	ldr	r6, [r8, #4]
   1c75c:	ldr	r1, [sp, #8]
   1c760:	ldr	r5, [sp, #4]
   1c764:	mov	r0, #3
   1c768:	cmn	r7, #1
   1c76c:	cmnne	r6, #1
   1c770:	beq	1c688 <ftello64@plt+0xada0>
   1c774:	ldr	r0, [fp, #16]
   1c778:	tst	r0, #65536	; 0x10000
   1c77c:	beq	1c78c <ftello64@plt+0xaea4>
   1c780:	cmp	r7, r6
   1c784:	mov	r0, #11
   1c788:	bhi	1c688 <ftello64@plt+0xada0>
   1c78c:	ldr	r0, [r4, #92]	; 0x5c
   1c790:	cmp	r0, #2
   1c794:	blt	1c7c8 <ftello64@plt+0xaee0>
   1c798:	ldr	r0, [r5, #32]
   1c79c:	ldr	r1, [r1]
   1c7a0:	cmp	r1, r0
   1c7a4:	beq	1c808 <ftello64@plt+0xaf20>
   1c7a8:	ldr	r0, [r5, #4]
   1c7ac:	ldr	r1, [r5, #32]
   1c7b0:	str	r7, [r0, r1, lsl #2]
   1c7b4:	ldr	r0, [r5, #8]
   1c7b8:	ldr	r1, [r5, #32]
   1c7bc:	add	r2, r1, #1
   1c7c0:	str	r2, [r5, #32]
   1c7c4:	str	r6, [r0, r1, lsl #2]
   1c7c8:	mov	r5, #0
   1c7cc:	cmp	r7, r5
   1c7d0:	cmpls	r5, r6
   1c7d4:	bhi	1c7e4 <ftello64@plt+0xaefc>
   1c7d8:	mov	r0, sl
   1c7dc:	mov	r1, r5
   1c7e0:	bl	1c524 <ftello64@plt+0xac3c>
   1c7e4:	add	r5, r5, #1
   1c7e8:	cmp	r5, #256	; 0x100
   1c7ec:	bne	1c7cc <ftello64@plt+0xaee4>
   1c7f0:	mov	r0, #0
   1c7f4:	sub	sp, fp, #28
   1c7f8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c7fc:	mov	r0, #3
   1c800:	sub	sp, fp, #28
   1c804:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c808:	mov	r1, #1
   1c80c:	orr	r8, r1, r0, lsl #1
   1c810:	lsl	r4, r8, #2
   1c814:	ldr	r0, [r5, #4]
   1c818:	mov	r1, r4
   1c81c:	bl	258b8 <ftello64@plt+0x13fd0>
   1c820:	mov	r9, r0
   1c824:	ldr	r0, [r5, #8]
   1c828:	mov	r1, r4
   1c82c:	bl	258b8 <ftello64@plt+0x13fd0>
   1c830:	mov	r4, r0
   1c834:	cmp	r9, #0
   1c838:	cmpne	r4, #0
   1c83c:	bne	1c85c <ftello64@plt+0xaf74>
   1c840:	mov	r0, r9
   1c844:	bl	152fc <ftello64@plt+0x3a14>
   1c848:	mov	r0, r4
   1c84c:	bl	152fc <ftello64@plt+0x3a14>
   1c850:	mov	r0, #12
   1c854:	sub	sp, fp, #28
   1c858:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c85c:	ldr	r5, [sp, #4]
   1c860:	str	r9, [r5, #4]
   1c864:	str	r4, [r5, #8]
   1c868:	ldr	r0, [sp, #8]
   1c86c:	str	r8, [r0]
   1c870:	b	1c7a8 <ftello64@plt+0xaec0>
   1c874:	push	{r4, r5, fp, lr}
   1c878:	add	fp, sp, #8
   1c87c:	mov	r5, r1
   1c880:	mov	r4, r0
   1c884:	mov	r0, r1
   1c888:	bl	1175c <strlen@plt>
   1c88c:	cmp	r0, #1
   1c890:	movne	r0, #3
   1c894:	popne	{r4, r5, fp, pc}
   1c898:	ldrb	r1, [r5]
   1c89c:	mov	r0, r4
   1c8a0:	bl	1c524 <ftello64@plt+0xac3c>
   1c8a4:	mov	r0, #0
   1c8a8:	pop	{r4, r5, fp, pc}
   1c8ac:	push	{r4, r5, fp, lr}
   1c8b0:	add	fp, sp, #8
   1c8b4:	mov	r5, r1
   1c8b8:	mov	r4, r0
   1c8bc:	mov	r0, r1
   1c8c0:	bl	1175c <strlen@plt>
   1c8c4:	cmp	r0, #1
   1c8c8:	movne	r0, #3
   1c8cc:	popne	{r4, r5, fp, pc}
   1c8d0:	ldrb	r1, [r5]
   1c8d4:	mov	r0, r4
   1c8d8:	bl	1c524 <ftello64@plt+0xac3c>
   1c8dc:	mov	r0, #0
   1c8e0:	pop	{r4, r5, fp, pc}
   1c8e4:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1c8e8:	add	fp, sp, #24
   1c8ec:	mov	r5, r3
   1c8f0:	mov	r7, r2
   1c8f4:	mov	r4, r1
   1c8f8:	mov	r8, r0
   1c8fc:	ldr	r6, [fp, #8]
   1c900:	ldrb	r0, [fp, #14]
   1c904:	tst	r0, #64	; 0x40
   1c908:	beq	1c944 <ftello64@plt+0xb05c>
   1c90c:	movw	r1, #35240	; 0x89a8
   1c910:	movt	r1, #2
   1c914:	mov	r0, r6
   1c918:	bl	11558 <strcmp@plt>
   1c91c:	cmp	r0, #0
   1c920:	beq	1c93c <ftello64@plt+0xb054>
   1c924:	movw	r1, #35246	; 0x89ae
   1c928:	movt	r1, #2
   1c92c:	mov	r0, r6
   1c930:	bl	11558 <strcmp@plt>
   1c934:	cmp	r0, #0
   1c938:	bne	1c944 <ftello64@plt+0xb05c>
   1c93c:	movw	r6, #35252	; 0x89b4
   1c940:	movt	r6, #2
   1c944:	ldr	r0, [r7, #36]	; 0x24
   1c948:	ldr	r1, [r5]
   1c94c:	cmp	r1, r0
   1c950:	beq	1ce60 <ftello64@plt+0xb578>
   1c954:	mov	r0, r6
   1c958:	bl	11510 <wctype@plt>
   1c95c:	ldr	r1, [r7, #12]
   1c960:	ldr	r2, [r7, #36]	; 0x24
   1c964:	add	r3, r2, #1
   1c968:	str	r3, [r7, #36]	; 0x24
   1c96c:	str	r0, [r1, r2, lsl #2]
   1c970:	movw	r1, #35228	; 0x899c
   1c974:	movt	r1, #2
   1c978:	mov	r0, r6
   1c97c:	bl	11558 <strcmp@plt>
   1c980:	cmp	r0, #0
   1c984:	beq	1cae8 <ftello64@plt+0xb200>
   1c988:	movw	r1, #35258	; 0x89ba
   1c98c:	movt	r1, #2
   1c990:	mov	r0, r6
   1c994:	bl	11558 <strcmp@plt>
   1c998:	cmp	r0, #0
   1c99c:	beq	1cb38 <ftello64@plt+0xb250>
   1c9a0:	movw	r1, #35246	; 0x89ae
   1c9a4:	movt	r1, #2
   1c9a8:	mov	r0, r6
   1c9ac:	bl	11558 <strcmp@plt>
   1c9b0:	cmp	r0, #0
   1c9b4:	beq	1cb88 <ftello64@plt+0xb2a0>
   1c9b8:	movw	r1, #35234	; 0x89a2
   1c9bc:	movt	r1, #2
   1c9c0:	mov	r0, r6
   1c9c4:	bl	11558 <strcmp@plt>
   1c9c8:	cmp	r0, #0
   1c9cc:	beq	1cbdc <ftello64@plt+0xb2f4>
   1c9d0:	movw	r1, #35252	; 0x89b4
   1c9d4:	movt	r1, #2
   1c9d8:	mov	r0, r6
   1c9dc:	bl	11558 <strcmp@plt>
   1c9e0:	cmp	r0, #0
   1c9e4:	beq	1cc30 <ftello64@plt+0xb348>
   1c9e8:	movw	r1, #35289	; 0x89d9
   1c9ec:	movt	r1, #2
   1c9f0:	mov	r0, r6
   1c9f4:	bl	11558 <strcmp@plt>
   1c9f8:	cmp	r0, #0
   1c9fc:	beq	1cc84 <ftello64@plt+0xb39c>
   1ca00:	movw	r1, #35264	; 0x89c0
   1ca04:	movt	r1, #2
   1ca08:	mov	r0, r6
   1ca0c:	bl	11558 <strcmp@plt>
   1ca10:	cmp	r0, #0
   1ca14:	beq	1ccd8 <ftello64@plt+0xb3f0>
   1ca18:	movw	r1, #35240	; 0x89a8
   1ca1c:	movt	r1, #2
   1ca20:	mov	r0, r6
   1ca24:	bl	11558 <strcmp@plt>
   1ca28:	cmp	r0, #0
   1ca2c:	beq	1cd28 <ftello64@plt+0xb440>
   1ca30:	movw	r1, #35270	; 0x89c6
   1ca34:	movt	r1, #2
   1ca38:	mov	r0, r6
   1ca3c:	bl	11558 <strcmp@plt>
   1ca40:	cmp	r0, #0
   1ca44:	beq	1cd78 <ftello64@plt+0xb490>
   1ca48:	movw	r1, #35276	; 0x89cc
   1ca4c:	movt	r1, #2
   1ca50:	mov	r0, r6
   1ca54:	bl	11558 <strcmp@plt>
   1ca58:	cmp	r0, #0
   1ca5c:	beq	1cdc4 <ftello64@plt+0xb4dc>
   1ca60:	movw	r1, #35282	; 0x89d2
   1ca64:	movt	r1, #2
   1ca68:	mov	r0, r6
   1ca6c:	bl	11558 <strcmp@plt>
   1ca70:	cmp	r0, #0
   1ca74:	beq	1ce14 <ftello64@plt+0xb52c>
   1ca78:	movw	r1, #35288	; 0x89d8
   1ca7c:	movt	r1, #2
   1ca80:	mov	r0, r6
   1ca84:	bl	11558 <strcmp@plt>
   1ca88:	mov	r1, r0
   1ca8c:	mov	r0, #4
   1ca90:	cmp	r1, #0
   1ca94:	popne	{r4, r5, r6, r7, r8, r9, fp, pc}
   1ca98:	bl	11738 <__ctype_b_loc@plt>
   1ca9c:	mov	r6, r0
   1caa0:	cmp	r8, #0
   1caa4:	bne	1d09c <ftello64@plt+0xb7b4>
   1caa8:	mov	r7, #0
   1caac:	mov	r5, #0
   1cab0:	ldr	r0, [r6]
   1cab4:	add	r0, r0, r7
   1cab8:	ldrb	r0, [r0, #1]
   1cabc:	tst	r0, #16
   1cac0:	beq	1cad0 <ftello64@plt+0xb1e8>
   1cac4:	mov	r0, r4
   1cac8:	mov	r1, r5
   1cacc:	bl	1c524 <ftello64@plt+0xac3c>
   1cad0:	add	r7, r7, #2
   1cad4:	add	r5, r5, #1
   1cad8:	mov	r0, #0
   1cadc:	cmp	r5, #256	; 0x100
   1cae0:	bne	1cab0 <ftello64@plt+0xb1c8>
   1cae4:	b	1ce5c <ftello64@plt+0xb574>
   1cae8:	bl	11738 <__ctype_b_loc@plt>
   1caec:	mov	r6, r0
   1caf0:	cmp	r8, #0
   1caf4:	bne	1ce8c <ftello64@plt+0xb5a4>
   1caf8:	mov	r7, #0
   1cafc:	mov	r5, #0
   1cb00:	b	1cb18 <ftello64@plt+0xb230>
   1cb04:	add	r7, r7, #2
   1cb08:	add	r5, r5, #1
   1cb0c:	cmp	r5, #256	; 0x100
   1cb10:	moveq	r0, #0
   1cb14:	popeq	{r4, r5, r6, r7, r8, r9, fp, pc}
   1cb18:	ldr	r0, [r6]
   1cb1c:	ldrb	r0, [r0, r7]
   1cb20:	tst	r0, #8
   1cb24:	beq	1cb04 <ftello64@plt+0xb21c>
   1cb28:	mov	r0, r4
   1cb2c:	mov	r1, r5
   1cb30:	bl	1c524 <ftello64@plt+0xac3c>
   1cb34:	b	1cb04 <ftello64@plt+0xb21c>
   1cb38:	bl	11738 <__ctype_b_loc@plt>
   1cb3c:	mov	r6, r0
   1cb40:	cmp	r8, #0
   1cb44:	bne	1cec4 <ftello64@plt+0xb5dc>
   1cb48:	mov	r7, #0
   1cb4c:	mov	r5, #0
   1cb50:	b	1cb68 <ftello64@plt+0xb280>
   1cb54:	add	r7, r7, #2
   1cb58:	add	r5, r5, #1
   1cb5c:	cmp	r5, #256	; 0x100
   1cb60:	moveq	r0, #0
   1cb64:	popeq	{r4, r5, r6, r7, r8, r9, fp, pc}
   1cb68:	ldr	r0, [r6]
   1cb6c:	ldrb	r0, [r0, r7]
   1cb70:	tst	r0, #2
   1cb74:	beq	1cb54 <ftello64@plt+0xb26c>
   1cb78:	mov	r0, r4
   1cb7c:	mov	r1, r5
   1cb80:	bl	1c524 <ftello64@plt+0xac3c>
   1cb84:	b	1cb54 <ftello64@plt+0xb26c>
   1cb88:	bl	11738 <__ctype_b_loc@plt>
   1cb8c:	mov	r6, r0
   1cb90:	cmp	r8, #0
   1cb94:	bne	1cefc <ftello64@plt+0xb614>
   1cb98:	mov	r7, #0
   1cb9c:	mov	r5, #0
   1cba0:	b	1cbb8 <ftello64@plt+0xb2d0>
   1cba4:	add	r7, r7, #2
   1cba8:	add	r5, r5, #1
   1cbac:	cmp	r5, #256	; 0x100
   1cbb0:	moveq	r0, #0
   1cbb4:	popeq	{r4, r5, r6, r7, r8, r9, fp, pc}
   1cbb8:	ldr	r0, [r6]
   1cbbc:	add	r0, r0, r7
   1cbc0:	ldrb	r0, [r0, #1]
   1cbc4:	tst	r0, #2
   1cbc8:	beq	1cba4 <ftello64@plt+0xb2bc>
   1cbcc:	mov	r0, r4
   1cbd0:	mov	r1, r5
   1cbd4:	bl	1c524 <ftello64@plt+0xac3c>
   1cbd8:	b	1cba4 <ftello64@plt+0xb2bc>
   1cbdc:	bl	11738 <__ctype_b_loc@plt>
   1cbe0:	mov	r6, r0
   1cbe4:	cmp	r8, #0
   1cbe8:	bne	1cf38 <ftello64@plt+0xb650>
   1cbec:	mov	r7, #0
   1cbf0:	mov	r5, #0
   1cbf4:	b	1cc0c <ftello64@plt+0xb324>
   1cbf8:	add	r7, r7, #2
   1cbfc:	add	r5, r5, #1
   1cc00:	cmp	r5, #256	; 0x100
   1cc04:	moveq	r0, #0
   1cc08:	popeq	{r4, r5, r6, r7, r8, r9, fp, pc}
   1cc0c:	ldr	r0, [r6]
   1cc10:	add	r0, r0, r7
   1cc14:	ldrb	r0, [r0, #1]
   1cc18:	tst	r0, #32
   1cc1c:	beq	1cbf8 <ftello64@plt+0xb310>
   1cc20:	mov	r0, r4
   1cc24:	mov	r1, r5
   1cc28:	bl	1c524 <ftello64@plt+0xac3c>
   1cc2c:	b	1cbf8 <ftello64@plt+0xb310>
   1cc30:	bl	11738 <__ctype_b_loc@plt>
   1cc34:	mov	r6, r0
   1cc38:	cmp	r8, #0
   1cc3c:	bne	1cf74 <ftello64@plt+0xb68c>
   1cc40:	mov	r7, #0
   1cc44:	mov	r5, #0
   1cc48:	b	1cc60 <ftello64@plt+0xb378>
   1cc4c:	add	r7, r7, #2
   1cc50:	add	r5, r5, #1
   1cc54:	cmp	r5, #256	; 0x100
   1cc58:	moveq	r0, #0
   1cc5c:	popeq	{r4, r5, r6, r7, r8, r9, fp, pc}
   1cc60:	ldr	r0, [r6]
   1cc64:	add	r0, r0, r7
   1cc68:	ldrb	r0, [r0, #1]
   1cc6c:	tst	r0, #4
   1cc70:	beq	1cc4c <ftello64@plt+0xb364>
   1cc74:	mov	r0, r4
   1cc78:	mov	r1, r5
   1cc7c:	bl	1c524 <ftello64@plt+0xac3c>
   1cc80:	b	1cc4c <ftello64@plt+0xb364>
   1cc84:	bl	11738 <__ctype_b_loc@plt>
   1cc88:	mov	r6, r0
   1cc8c:	cmp	r8, #0
   1cc90:	bne	1cfb0 <ftello64@plt+0xb6c8>
   1cc94:	mov	r7, #0
   1cc98:	mov	r5, #0
   1cc9c:	b	1ccb4 <ftello64@plt+0xb3cc>
   1cca0:	add	r7, r7, #2
   1cca4:	add	r5, r5, #1
   1cca8:	cmp	r5, #256	; 0x100
   1ccac:	moveq	r0, #0
   1ccb0:	popeq	{r4, r5, r6, r7, r8, r9, fp, pc}
   1ccb4:	ldr	r0, [r6]
   1ccb8:	add	r0, r0, r7
   1ccbc:	ldrb	r0, [r0, #1]
   1ccc0:	tst	r0, #8
   1ccc4:	beq	1cca0 <ftello64@plt+0xb3b8>
   1ccc8:	mov	r0, r4
   1cccc:	mov	r1, r5
   1ccd0:	bl	1c524 <ftello64@plt+0xac3c>
   1ccd4:	b	1cca0 <ftello64@plt+0xb3b8>
   1ccd8:	bl	11738 <__ctype_b_loc@plt>
   1ccdc:	mov	r6, r0
   1cce0:	cmp	r8, #0
   1cce4:	bne	1cfec <ftello64@plt+0xb704>
   1cce8:	mov	r7, #0
   1ccec:	mov	r5, #0
   1ccf0:	ldr	r0, [r6]
   1ccf4:	add	r0, r0, r7
   1ccf8:	ldrb	r0, [r0, #1]
   1ccfc:	tst	r0, #64	; 0x40
   1cd00:	beq	1cd10 <ftello64@plt+0xb428>
   1cd04:	mov	r0, r4
   1cd08:	mov	r1, r5
   1cd0c:	bl	1c524 <ftello64@plt+0xac3c>
   1cd10:	add	r7, r7, #2
   1cd14:	add	r5, r5, #1
   1cd18:	mov	r0, #0
   1cd1c:	cmp	r5, #256	; 0x100
   1cd20:	bne	1ccf0 <ftello64@plt+0xb408>
   1cd24:	b	1ce5c <ftello64@plt+0xb574>
   1cd28:	bl	11738 <__ctype_b_loc@plt>
   1cd2c:	mov	r6, r0
   1cd30:	cmp	r8, #0
   1cd34:	bne	1d028 <ftello64@plt+0xb740>
   1cd38:	mov	r7, #0
   1cd3c:	mov	r5, #0
   1cd40:	ldr	r0, [r6]
   1cd44:	add	r0, r0, r7
   1cd48:	ldrb	r0, [r0, #1]
   1cd4c:	tst	r0, #1
   1cd50:	beq	1cd60 <ftello64@plt+0xb478>
   1cd54:	mov	r0, r4
   1cd58:	mov	r1, r5
   1cd5c:	bl	1c524 <ftello64@plt+0xac3c>
   1cd60:	add	r7, r7, #2
   1cd64:	add	r5, r5, #1
   1cd68:	mov	r0, #0
   1cd6c:	cmp	r5, #256	; 0x100
   1cd70:	bne	1cd40 <ftello64@plt+0xb458>
   1cd74:	b	1ce5c <ftello64@plt+0xb574>
   1cd78:	bl	11738 <__ctype_b_loc@plt>
   1cd7c:	mov	r6, r0
   1cd80:	cmp	r8, #0
   1cd84:	bne	1d064 <ftello64@plt+0xb77c>
   1cd88:	mov	r7, #0
   1cd8c:	mov	r5, #0
   1cd90:	ldr	r0, [r6]
   1cd94:	ldrb	r0, [r0, r7]
   1cd98:	tst	r0, #1
   1cd9c:	beq	1cdac <ftello64@plt+0xb4c4>
   1cda0:	mov	r0, r4
   1cda4:	mov	r1, r5
   1cda8:	bl	1c524 <ftello64@plt+0xac3c>
   1cdac:	add	r7, r7, #2
   1cdb0:	add	r5, r5, #1
   1cdb4:	mov	r0, #0
   1cdb8:	cmp	r5, #256	; 0x100
   1cdbc:	bne	1cd90 <ftello64@plt+0xb4a8>
   1cdc0:	b	1ce5c <ftello64@plt+0xb574>
   1cdc4:	bl	11738 <__ctype_b_loc@plt>
   1cdc8:	mov	r6, r0
   1cdcc:	cmp	r8, #0
   1cdd0:	bne	1d0d8 <ftello64@plt+0xb7f0>
   1cdd4:	mov	r7, #0
   1cdd8:	mov	r5, #0
   1cddc:	ldr	r0, [r6]
   1cde0:	add	r0, r0, r7
   1cde4:	ldrsh	r0, [r0]
   1cde8:	cmn	r0, #1
   1cdec:	bgt	1cdfc <ftello64@plt+0xb514>
   1cdf0:	mov	r0, r4
   1cdf4:	mov	r1, r5
   1cdf8:	bl	1c524 <ftello64@plt+0xac3c>
   1cdfc:	add	r7, r7, #2
   1ce00:	add	r5, r5, #1
   1ce04:	mov	r0, #0
   1ce08:	cmp	r5, #256	; 0x100
   1ce0c:	bne	1cddc <ftello64@plt+0xb4f4>
   1ce10:	b	1ce5c <ftello64@plt+0xb574>
   1ce14:	bl	11738 <__ctype_b_loc@plt>
   1ce18:	mov	r6, r0
   1ce1c:	cmp	r8, #0
   1ce20:	bne	1d114 <ftello64@plt+0xb82c>
   1ce24:	mov	r7, #0
   1ce28:	mov	r5, #0
   1ce2c:	ldr	r0, [r6]
   1ce30:	ldrb	r0, [r0, r7]
   1ce34:	tst	r0, #4
   1ce38:	beq	1ce48 <ftello64@plt+0xb560>
   1ce3c:	mov	r0, r4
   1ce40:	mov	r1, r5
   1ce44:	bl	1c524 <ftello64@plt+0xac3c>
   1ce48:	add	r7, r7, #2
   1ce4c:	add	r5, r5, #1
   1ce50:	mov	r0, #0
   1ce54:	cmp	r5, #256	; 0x100
   1ce58:	bne	1ce2c <ftello64@plt+0xb544>
   1ce5c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1ce60:	mov	r1, #1
   1ce64:	orr	r9, r1, r0, lsl #1
   1ce68:	lsl	r1, r9, #2
   1ce6c:	ldr	r0, [r7, #12]
   1ce70:	bl	258b8 <ftello64@plt+0x13fd0>
   1ce74:	cmp	r0, #0
   1ce78:	moveq	r0, #12
   1ce7c:	popeq	{r4, r5, r6, r7, r8, r9, fp, pc}
   1ce80:	str	r0, [r7, #12]
   1ce84:	str	r9, [r5]
   1ce88:	b	1c954 <ftello64@plt+0xb06c>
   1ce8c:	mov	r5, #0
   1ce90:	ldr	r0, [r6]
   1ce94:	ldrb	r0, [r0, r5]
   1ce98:	tst	r0, #8
   1ce9c:	beq	1ceac <ftello64@plt+0xb5c4>
   1cea0:	ldrb	r1, [r8]
   1cea4:	mov	r0, r4
   1cea8:	bl	1c524 <ftello64@plt+0xac3c>
   1ceac:	add	r8, r8, #1
   1ceb0:	add	r5, r5, #2
   1ceb4:	mov	r0, #0
   1ceb8:	cmp	r5, #512	; 0x200
   1cebc:	bne	1ce90 <ftello64@plt+0xb5a8>
   1cec0:	b	1ce5c <ftello64@plt+0xb574>
   1cec4:	mov	r5, #0
   1cec8:	ldr	r0, [r6]
   1cecc:	ldrb	r0, [r0, r5]
   1ced0:	tst	r0, #2
   1ced4:	beq	1cee4 <ftello64@plt+0xb5fc>
   1ced8:	ldrb	r1, [r8]
   1cedc:	mov	r0, r4
   1cee0:	bl	1c524 <ftello64@plt+0xac3c>
   1cee4:	add	r8, r8, #1
   1cee8:	add	r5, r5, #2
   1ceec:	mov	r0, #0
   1cef0:	cmp	r5, #512	; 0x200
   1cef4:	bne	1cec8 <ftello64@plt+0xb5e0>
   1cef8:	b	1ce5c <ftello64@plt+0xb574>
   1cefc:	mov	r5, #0
   1cf00:	ldr	r0, [r6]
   1cf04:	add	r0, r0, r5
   1cf08:	ldrb	r0, [r0, #1]
   1cf0c:	tst	r0, #2
   1cf10:	beq	1cf20 <ftello64@plt+0xb638>
   1cf14:	ldrb	r1, [r8]
   1cf18:	mov	r0, r4
   1cf1c:	bl	1c524 <ftello64@plt+0xac3c>
   1cf20:	add	r8, r8, #1
   1cf24:	add	r5, r5, #2
   1cf28:	mov	r0, #0
   1cf2c:	cmp	r5, #512	; 0x200
   1cf30:	bne	1cf00 <ftello64@plt+0xb618>
   1cf34:	b	1ce5c <ftello64@plt+0xb574>
   1cf38:	mov	r5, #0
   1cf3c:	ldr	r0, [r6]
   1cf40:	add	r0, r0, r5
   1cf44:	ldrb	r0, [r0, #1]
   1cf48:	tst	r0, #32
   1cf4c:	beq	1cf5c <ftello64@plt+0xb674>
   1cf50:	ldrb	r1, [r8]
   1cf54:	mov	r0, r4
   1cf58:	bl	1c524 <ftello64@plt+0xac3c>
   1cf5c:	add	r8, r8, #1
   1cf60:	add	r5, r5, #2
   1cf64:	mov	r0, #0
   1cf68:	cmp	r5, #512	; 0x200
   1cf6c:	bne	1cf3c <ftello64@plt+0xb654>
   1cf70:	b	1ce5c <ftello64@plt+0xb574>
   1cf74:	mov	r5, #0
   1cf78:	ldr	r0, [r6]
   1cf7c:	add	r0, r0, r5
   1cf80:	ldrb	r0, [r0, #1]
   1cf84:	tst	r0, #4
   1cf88:	beq	1cf98 <ftello64@plt+0xb6b0>
   1cf8c:	ldrb	r1, [r8]
   1cf90:	mov	r0, r4
   1cf94:	bl	1c524 <ftello64@plt+0xac3c>
   1cf98:	add	r8, r8, #1
   1cf9c:	add	r5, r5, #2
   1cfa0:	mov	r0, #0
   1cfa4:	cmp	r5, #512	; 0x200
   1cfa8:	bne	1cf78 <ftello64@plt+0xb690>
   1cfac:	b	1ce5c <ftello64@plt+0xb574>
   1cfb0:	mov	r5, #0
   1cfb4:	ldr	r0, [r6]
   1cfb8:	add	r0, r0, r5
   1cfbc:	ldrb	r0, [r0, #1]
   1cfc0:	tst	r0, #8
   1cfc4:	beq	1cfd4 <ftello64@plt+0xb6ec>
   1cfc8:	ldrb	r1, [r8]
   1cfcc:	mov	r0, r4
   1cfd0:	bl	1c524 <ftello64@plt+0xac3c>
   1cfd4:	add	r8, r8, #1
   1cfd8:	add	r5, r5, #2
   1cfdc:	mov	r0, #0
   1cfe0:	cmp	r5, #512	; 0x200
   1cfe4:	bne	1cfb4 <ftello64@plt+0xb6cc>
   1cfe8:	b	1ce5c <ftello64@plt+0xb574>
   1cfec:	mov	r5, #0
   1cff0:	ldr	r0, [r6]
   1cff4:	add	r0, r0, r5
   1cff8:	ldrb	r0, [r0, #1]
   1cffc:	tst	r0, #64	; 0x40
   1d000:	beq	1d010 <ftello64@plt+0xb728>
   1d004:	ldrb	r1, [r8]
   1d008:	mov	r0, r4
   1d00c:	bl	1c524 <ftello64@plt+0xac3c>
   1d010:	add	r8, r8, #1
   1d014:	add	r5, r5, #2
   1d018:	mov	r0, #0
   1d01c:	cmp	r5, #512	; 0x200
   1d020:	bne	1cff0 <ftello64@plt+0xb708>
   1d024:	b	1ce5c <ftello64@plt+0xb574>
   1d028:	mov	r5, #0
   1d02c:	ldr	r0, [r6]
   1d030:	add	r0, r0, r5
   1d034:	ldrb	r0, [r0, #1]
   1d038:	tst	r0, #1
   1d03c:	beq	1d04c <ftello64@plt+0xb764>
   1d040:	ldrb	r1, [r8]
   1d044:	mov	r0, r4
   1d048:	bl	1c524 <ftello64@plt+0xac3c>
   1d04c:	add	r8, r8, #1
   1d050:	add	r5, r5, #2
   1d054:	mov	r0, #0
   1d058:	cmp	r5, #512	; 0x200
   1d05c:	bne	1d02c <ftello64@plt+0xb744>
   1d060:	b	1ce5c <ftello64@plt+0xb574>
   1d064:	mov	r5, #0
   1d068:	ldr	r0, [r6]
   1d06c:	ldrb	r0, [r0, r5]
   1d070:	tst	r0, #1
   1d074:	beq	1d084 <ftello64@plt+0xb79c>
   1d078:	ldrb	r1, [r8]
   1d07c:	mov	r0, r4
   1d080:	bl	1c524 <ftello64@plt+0xac3c>
   1d084:	add	r8, r8, #1
   1d088:	add	r5, r5, #2
   1d08c:	mov	r0, #0
   1d090:	cmp	r5, #512	; 0x200
   1d094:	bne	1d068 <ftello64@plt+0xb780>
   1d098:	b	1ce5c <ftello64@plt+0xb574>
   1d09c:	mov	r5, #0
   1d0a0:	ldr	r0, [r6]
   1d0a4:	add	r0, r0, r5
   1d0a8:	ldrb	r0, [r0, #1]
   1d0ac:	tst	r0, #16
   1d0b0:	beq	1d0c0 <ftello64@plt+0xb7d8>
   1d0b4:	ldrb	r1, [r8]
   1d0b8:	mov	r0, r4
   1d0bc:	bl	1c524 <ftello64@plt+0xac3c>
   1d0c0:	add	r8, r8, #1
   1d0c4:	add	r5, r5, #2
   1d0c8:	mov	r0, #0
   1d0cc:	cmp	r5, #512	; 0x200
   1d0d0:	bne	1d0a0 <ftello64@plt+0xb7b8>
   1d0d4:	b	1ce5c <ftello64@plt+0xb574>
   1d0d8:	mov	r5, #0
   1d0dc:	ldr	r0, [r6]
   1d0e0:	add	r0, r0, r5
   1d0e4:	ldrsh	r0, [r0]
   1d0e8:	cmn	r0, #1
   1d0ec:	bgt	1d0fc <ftello64@plt+0xb814>
   1d0f0:	ldrb	r1, [r8]
   1d0f4:	mov	r0, r4
   1d0f8:	bl	1c524 <ftello64@plt+0xac3c>
   1d0fc:	add	r8, r8, #1
   1d100:	add	r5, r5, #2
   1d104:	mov	r0, #0
   1d108:	cmp	r5, #512	; 0x200
   1d10c:	bne	1d0dc <ftello64@plt+0xb7f4>
   1d110:	b	1ce5c <ftello64@plt+0xb574>
   1d114:	mov	r5, #0
   1d118:	ldr	r0, [r6]
   1d11c:	ldrb	r0, [r0, r5]
   1d120:	tst	r0, #4
   1d124:	beq	1d134 <ftello64@plt+0xb84c>
   1d128:	ldrb	r1, [r8]
   1d12c:	mov	r0, r4
   1d130:	bl	1c524 <ftello64@plt+0xac3c>
   1d134:	add	r8, r8, #1
   1d138:	add	r5, r5, #2
   1d13c:	mov	r0, #0
   1d140:	cmp	r5, #512	; 0x200
   1d144:	bne	1d118 <ftello64@plt+0xb830>
   1d148:	b	1ce5c <ftello64@plt+0xb574>
   1d14c:	mov	r1, #0
   1d150:	ldr	r2, [r0, r1, lsl #2]
   1d154:	mvn	r2, r2
   1d158:	str	r2, [r0, r1, lsl #2]
   1d15c:	add	r1, r1, #1
   1d160:	cmp	r1, #8
   1d164:	bne	1d150 <ftello64@plt+0xb868>
   1d168:	bx	lr
   1d16c:	mov	r2, #0
   1d170:	ldr	ip, [r1, r2, lsl #2]
   1d174:	ldr	r3, [r0, r2, lsl #2]
   1d178:	and	r3, r3, ip
   1d17c:	str	r3, [r0, r2, lsl #2]
   1d180:	add	r2, r2, #1
   1d184:	cmp	r2, #8
   1d188:	bne	1d170 <ftello64@plt+0xb888>
   1d18c:	bx	lr
   1d190:	push	{fp, lr}
   1d194:	mov	fp, sp
   1d198:	mov	lr, r0
   1d19c:	ldr	r3, [r0, #80]	; 0x50
   1d1a0:	mov	r0, #1
   1d1a4:	cmp	r3, #1
   1d1a8:	beq	1d1e8 <ftello64@plt+0xb900>
   1d1ac:	ldr	ip, [lr, #28]
   1d1b0:	add	r3, r1, #1
   1d1b4:	cmp	r3, ip
   1d1b8:	bge	1d1e8 <ftello64@plt+0xb900>
   1d1bc:	ldr	r0, [lr, #8]
   1d1c0:	add	ip, r0, r1, lsl #2
   1d1c4:	mov	r0, #1
   1d1c8:	ldr	r3, [ip, r0, lsl #2]
   1d1cc:	cmn	r3, #1
   1d1d0:	popne	{fp, pc}
   1d1d4:	add	r0, r0, #1
   1d1d8:	add	r3, r1, r0
   1d1dc:	ldr	r2, [lr, #28]
   1d1e0:	cmp	r3, r2
   1d1e4:	blt	1d1c8 <ftello64@plt+0xb8e0>
   1d1e8:	pop	{fp, pc}
   1d1ec:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1d1f0:	add	fp, sp, #24
   1d1f4:	mov	r7, r1
   1d1f8:	mov	r9, r0
   1d1fc:	ldr	r0, [r1, #40]	; 0x28
   1d200:	ldr	r1, [r1, #56]	; 0x38
   1d204:	mov	r8, #7
   1d208:	cmp	r1, r0
   1d20c:	ble	1d2d4 <ftello64@plt+0xb9ec>
   1d210:	mov	r6, r2
   1d214:	ldrb	r5, [r2]
   1d218:	mov	r4, #0
   1d21c:	ldrb	r0, [r6, #4]
   1d220:	cmp	r0, #30
   1d224:	bne	1d234 <ftello64@plt+0xb94c>
   1d228:	mov	r0, r7
   1d22c:	bl	1d2dc <ftello64@plt+0xb9f4>
   1d230:	b	1d248 <ftello64@plt+0xb960>
   1d234:	ldr	r0, [r7, #4]
   1d238:	ldr	r1, [r7, #40]	; 0x28
   1d23c:	add	r2, r1, #1
   1d240:	str	r2, [r7, #40]	; 0x28
   1d244:	ldrb	r0, [r0, r1]
   1d248:	ldr	r1, [r7, #40]	; 0x28
   1d24c:	ldr	r2, [r7, #56]	; 0x38
   1d250:	cmp	r2, r1
   1d254:	ble	1d2d4 <ftello64@plt+0xb9ec>
   1d258:	cmp	r0, r5
   1d25c:	bne	1d270 <ftello64@plt+0xb988>
   1d260:	ldr	r2, [r7, #4]
   1d264:	ldrb	r2, [r2, r1]
   1d268:	cmp	r2, #93	; 0x5d
   1d26c:	beq	1d28c <ftello64@plt+0xb9a4>
   1d270:	ldr	r1, [r9, #4]
   1d274:	strb	r0, [r1, r4]
   1d278:	add	r0, r4, #1
   1d27c:	cmp	r4, #30
   1d280:	mov	r4, r0
   1d284:	bls	1d21c <ftello64@plt+0xb934>
   1d288:	b	1d2d4 <ftello64@plt+0xb9ec>
   1d28c:	add	r0, r1, #1
   1d290:	str	r0, [r7, #40]	; 0x28
   1d294:	ldr	r0, [r9, #4]
   1d298:	mov	r8, #0
   1d29c:	strb	r8, [r0, r4]
   1d2a0:	ldrb	r0, [r6, #4]
   1d2a4:	cmp	r0, #30
   1d2a8:	beq	1d2c4 <ftello64@plt+0xb9dc>
   1d2ac:	cmp	r0, #28
   1d2b0:	beq	1d2cc <ftello64@plt+0xb9e4>
   1d2b4:	cmp	r0, #26
   1d2b8:	bne	1d2d4 <ftello64@plt+0xb9ec>
   1d2bc:	mov	r0, #3
   1d2c0:	b	1d2d0 <ftello64@plt+0xb9e8>
   1d2c4:	mov	r0, #4
   1d2c8:	b	1d2d0 <ftello64@plt+0xb9e8>
   1d2cc:	mov	r0, #2
   1d2d0:	str	r0, [r9]
   1d2d4:	mov	r0, r8
   1d2d8:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1d2dc:	push	{r4, r5, r6, sl, fp, lr}
   1d2e0:	add	fp, sp, #16
   1d2e4:	mov	r4, r0
   1d2e8:	ldrb	r0, [r0, #75]	; 0x4b
   1d2ec:	cmp	r0, #0
   1d2f0:	bne	1d310 <ftello64@plt+0xba28>
   1d2f4:	ldr	r0, [r4, #4]
   1d2f8:	ldr	r1, [r4, #40]	; 0x28
   1d2fc:	add	r2, r1, #1
   1d300:	str	r2, [r4, #40]	; 0x28
   1d304:	ldrb	r6, [r0, r1]
   1d308:	uxtb	r0, r6
   1d30c:	pop	{r4, r5, r6, sl, fp, pc}
   1d310:	ldrb	r0, [r4, #76]	; 0x4c
   1d314:	cmp	r0, #0
   1d318:	beq	1d37c <ftello64@plt+0xba94>
   1d31c:	ldr	r0, [r4, #28]
   1d320:	ldr	r5, [r4, #40]	; 0x28
   1d324:	cmp	r5, r0
   1d328:	beq	1d33c <ftello64@plt+0xba54>
   1d32c:	ldr	r0, [r4, #8]
   1d330:	ldr	r0, [r0, r5, lsl #2]
   1d334:	cmn	r0, #1
   1d338:	beq	1d398 <ftello64@plt+0xbab0>
   1d33c:	ldr	r0, [r4]
   1d340:	ldr	r1, [r4, #12]
   1d344:	ldr	r2, [r4, #24]
   1d348:	ldr	r1, [r1, r5, lsl #2]
   1d34c:	add	r1, r2, r1
   1d350:	add	r0, r0, r1
   1d354:	ldrsb	r6, [r0]
   1d358:	cmn	r6, #1
   1d35c:	ble	1d398 <ftello64@plt+0xbab0>
   1d360:	mov	r0, r4
   1d364:	mov	r1, r5
   1d368:	bl	1d190 <ftello64@plt+0xb8a8>
   1d36c:	add	r0, r0, r5
   1d370:	str	r0, [r4, #40]	; 0x28
   1d374:	uxtb	r0, r6
   1d378:	pop	{r4, r5, r6, sl, fp, pc}
   1d37c:	ldr	r0, [r4]
   1d380:	ldr	r1, [r4, #24]
   1d384:	ldr	r2, [r4, #40]	; 0x28
   1d388:	add	r3, r2, #1
   1d38c:	str	r3, [r4, #40]	; 0x28
   1d390:	add	r1, r2, r1
   1d394:	b	1d304 <ftello64@plt+0xba1c>
   1d398:	add	r0, r5, #1
   1d39c:	str	r0, [r4, #40]	; 0x28
   1d3a0:	ldr	r0, [r4, #4]
   1d3a4:	ldrb	r6, [r0, r5]
   1d3a8:	uxtb	r0, r6
   1d3ac:	pop	{r4, r5, r6, sl, fp, pc}
   1d3b0:	ldr	r1, [r1, #92]	; 0x5c
   1d3b4:	cmp	r1, #2
   1d3b8:	bxlt	lr
   1d3bc:	b	117bc <btowc@plt>
   1d3c0:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   1d3c4:	add	fp, sp, #24
   1d3c8:	mov	r4, r2
   1d3cc:	mov	r5, r1
   1d3d0:	mov	r6, r0
   1d3d4:	mvn	r0, #0
   1d3d8:	movw	r8, #32816	; 0x8030
   1d3dc:	b	1d3f4 <ftello64@plt+0xbb0c>
   1d3e0:	add	r0, r7, r7, lsl #2
   1d3e4:	add	r1, r1, r0, lsl #1
   1d3e8:	sub	r0, r1, #48	; 0x30
   1d3ec:	cmp	r1, r8
   1d3f0:	movwgt	r0, #32768	; 0x8000
   1d3f4:	mov	r7, r0
   1d3f8:	mov	r0, r5
   1d3fc:	mov	r1, r6
   1d400:	mov	r2, r4
   1d404:	bl	1a4cc <ftello64@plt+0x8be4>
   1d408:	ldrb	r2, [r5, #4]
   1d40c:	cmp	r2, #24
   1d410:	beq	1d460 <ftello64@plt+0xbb78>
   1d414:	cmp	r2, #2
   1d418:	beq	1d45c <ftello64@plt+0xbb74>
   1d41c:	ldrb	r1, [r5]
   1d420:	cmp	r1, #44	; 0x2c
   1d424:	beq	1d460 <ftello64@plt+0xbb78>
   1d428:	mvn	r0, #1
   1d42c:	cmp	r1, #48	; 0x30
   1d430:	bcc	1d3f4 <ftello64@plt+0xbb0c>
   1d434:	cmp	r2, #1
   1d438:	bne	1d3f4 <ftello64@plt+0xbb0c>
   1d43c:	cmn	r7, #2
   1d440:	beq	1d3f4 <ftello64@plt+0xbb0c>
   1d444:	cmp	r1, #57	; 0x39
   1d448:	bhi	1d3f4 <ftello64@plt+0xbb0c>
   1d44c:	cmn	r7, #1
   1d450:	bne	1d3e0 <ftello64@plt+0xbaf8>
   1d454:	sub	r0, r1, #48	; 0x30
   1d458:	b	1d3f4 <ftello64@plt+0xbb0c>
   1d45c:	mvn	r7, #1
   1d460:	mov	r0, r7
   1d464:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1d468:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   1d46c:	add	fp, sp, #24
   1d470:	sub	sp, sp, #8
   1d474:	mov	r8, r1
   1d478:	mov	r5, r0
   1d47c:	mov	r3, r0
   1d480:	ldr	r7, [r3], #20
   1d484:	mov	r6, #0
   1d488:	mov	r0, r1
   1d48c:	mov	r1, #0
   1d490:	mov	r2, #0
   1d494:	bl	1b6d0 <ftello64@plt+0x9de8>
   1d498:	str	r0, [sp, #4]
   1d49c:	cmp	r0, #0
   1d4a0:	beq	1d538 <ftello64@plt+0xbc50>
   1d4a4:	add	r4, sp, #4
   1d4a8:	mov	r6, #0
   1d4ac:	str	r7, [r0]
   1d4b0:	ldr	r0, [r4]
   1d4b4:	ldr	r1, [r0, #24]
   1d4b8:	orr	r1, r1, #262144	; 0x40000
   1d4bc:	str	r1, [r0, #24]
   1d4c0:	ldr	r0, [r5, #4]
   1d4c4:	ldr	r7, [r4]
   1d4c8:	cmp	r0, #0
   1d4cc:	beq	1d4dc <ftello64@plt+0xbbf4>
   1d4d0:	add	r4, r7, #4
   1d4d4:	mov	r5, r0
   1d4d8:	b	1d510 <ftello64@plt+0xbc28>
   1d4dc:	mov	r1, #0
   1d4e0:	mov	r0, r5
   1d4e4:	ldr	r5, [r5, #8]
   1d4e8:	cmp	r5, r1
   1d4ec:	cmpne	r5, #0
   1d4f0:	bne	1d50c <ftello64@plt+0xbc24>
   1d4f4:	ldr	r7, [r7]
   1d4f8:	ldr	r5, [r0]
   1d4fc:	cmp	r5, #0
   1d500:	mov	r1, r0
   1d504:	bne	1d4e0 <ftello64@plt+0xbbf8>
   1d508:	b	1d534 <ftello64@plt+0xbc4c>
   1d50c:	add	r4, r7, #8
   1d510:	add	r3, r5, #20
   1d514:	mov	r0, r8
   1d518:	mov	r1, #0
   1d51c:	mov	r2, #0
   1d520:	bl	1b6d0 <ftello64@plt+0x9de8>
   1d524:	str	r0, [r4]
   1d528:	cmp	r0, #0
   1d52c:	bne	1d4ac <ftello64@plt+0xbbc4>
   1d530:	b	1d538 <ftello64@plt+0xbc50>
   1d534:	ldr	r6, [sp, #4]
   1d538:	mov	r0, r6
   1d53c:	sub	sp, fp, #24
   1d540:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1d544:	ldr	r2, [r1, #24]
   1d548:	uxtb	r3, r2
   1d54c:	cmp	r3, #17
   1d550:	ldreq	r3, [r1, #20]
   1d554:	cmpeq	r3, r0
   1d558:	orreq	r0, r2, #524288	; 0x80000
   1d55c:	streq	r0, [r1, #24]
   1d560:	mov	r0, #0
   1d564:	bx	lr
   1d568:	push	{r4, r5, r6, r7, fp, lr}
   1d56c:	add	fp, sp, #16
   1d570:	mov	r4, r2
   1d574:	mov	r5, r1
   1d578:	mov	r6, r0
   1d57c:	mov	r0, r2
   1d580:	mov	r1, r6
   1d584:	blx	r5
   1d588:	cmp	r0, #0
   1d58c:	popne	{r4, r5, r6, r7, fp, pc}
   1d590:	ldr	r7, [r6, #4]
   1d594:	cmp	r7, #0
   1d598:	bne	1d5cc <ftello64@plt+0xbce4>
   1d59c:	mov	r1, #0
   1d5a0:	b	1d5b8 <ftello64@plt+0xbcd0>
   1d5a4:	ldr	r6, [r0]
   1d5a8:	cmp	r6, #0
   1d5ac:	mov	r1, r0
   1d5b0:	moveq	r0, #0
   1d5b4:	popeq	{r4, r5, r6, r7, fp, pc}
   1d5b8:	mov	r0, r6
   1d5bc:	ldr	r7, [r6, #8]
   1d5c0:	cmp	r7, r1
   1d5c4:	cmpne	r7, #0
   1d5c8:	beq	1d5a4 <ftello64@plt+0xbcbc>
   1d5cc:	mov	r0, r4
   1d5d0:	mov	r1, r7
   1d5d4:	blx	r5
   1d5d8:	cmp	r0, #0
   1d5dc:	mov	r6, r7
   1d5e0:	beq	1d590 <ftello64@plt+0xbca8>
   1d5e4:	pop	{r4, r5, r6, r7, fp, pc}
   1d5e8:	ldrb	r2, [r1, #24]
   1d5ec:	cmp	r2, #17
   1d5f0:	beq	1d624 <ftello64@plt+0xbd3c>
   1d5f4:	cmp	r2, #4
   1d5f8:	bne	1d678 <ftello64@plt+0xbd90>
   1d5fc:	ldr	r2, [r0, #132]	; 0x84
   1d600:	cmp	r2, #0
   1d604:	beq	1d678 <ftello64@plt+0xbd90>
   1d608:	ldr	r3, [r1, #20]
   1d60c:	ldr	r2, [r2, r3, lsl #2]
   1d610:	str	r2, [r1, #20]
   1d614:	ldr	r1, [r0, #80]	; 0x50
   1d618:	mov	r3, #1
   1d61c:	orr	r1, r1, r3, lsl r2
   1d620:	b	1d674 <ftello64@plt+0xbd8c>
   1d624:	ldr	r2, [r1, #4]
   1d628:	cmp	r2, #0
   1d62c:	beq	1d678 <ftello64@plt+0xbd90>
   1d630:	ldrb	r3, [r2, #24]
   1d634:	cmp	r3, #17
   1d638:	bne	1d678 <ftello64@plt+0xbd90>
   1d63c:	ldr	r3, [r2, #4]
   1d640:	ldr	r2, [r2, #20]
   1d644:	str	r3, [r1, #4]
   1d648:	cmp	r3, #0
   1d64c:	strne	r1, [r3]
   1d650:	ldr	r1, [r1, #20]
   1d654:	ldr	r3, [r0, #132]	; 0x84
   1d658:	ldr	r1, [r3, r1, lsl #2]
   1d65c:	str	r1, [r3, r2, lsl #2]
   1d660:	cmp	r2, #31
   1d664:	bgt	1d678 <ftello64@plt+0xbd90>
   1d668:	ldr	r1, [r0, #80]	; 0x50
   1d66c:	mov	r3, #1
   1d670:	bic	r1, r1, r3, lsl r2
   1d674:	str	r1, [r0, #80]	; 0x50
   1d678:	mov	r0, #0
   1d67c:	bx	lr
   1d680:	push	{r4, r5, fp, lr}
   1d684:	add	fp, sp, #8
   1d688:	sub	sp, sp, #8
   1d68c:	mov	r4, r1
   1d690:	mov	r5, r0
   1d694:	mov	r0, #0
   1d698:	str	r0, [sp, #4]
   1d69c:	ldr	r2, [r1, #4]
   1d6a0:	cmp	r2, #0
   1d6a4:	beq	1d6cc <ftello64@plt+0xbde4>
   1d6a8:	ldrb	r0, [r2, #24]
   1d6ac:	cmp	r0, #17
   1d6b0:	bne	1d6cc <ftello64@plt+0xbde4>
   1d6b4:	add	r0, sp, #4
   1d6b8:	mov	r1, r5
   1d6bc:	bl	1da90 <ftello64@plt+0xc1a8>
   1d6c0:	str	r0, [r4, #4]
   1d6c4:	cmp	r0, #0
   1d6c8:	strne	r4, [r0]
   1d6cc:	ldr	r2, [r4, #8]
   1d6d0:	cmp	r2, #0
   1d6d4:	beq	1d6fc <ftello64@plt+0xbe14>
   1d6d8:	ldrb	r0, [r2, #24]
   1d6dc:	cmp	r0, #17
   1d6e0:	bne	1d6fc <ftello64@plt+0xbe14>
   1d6e4:	add	r0, sp, #4
   1d6e8:	mov	r1, r5
   1d6ec:	bl	1da90 <ftello64@plt+0xc1a8>
   1d6f0:	str	r0, [r4, #8]
   1d6f4:	cmp	r0, #0
   1d6f8:	strne	r4, [r0]
   1d6fc:	ldr	r0, [sp, #4]
   1d700:	sub	sp, fp, #8
   1d704:	pop	{r4, r5, fp, pc}
   1d708:	push	{r4, r5, fp, lr}
   1d70c:	add	fp, sp, #8
   1d710:	mov	r4, r1
   1d714:	mov	r5, r0
   1d718:	ldr	r2, [r1, #24]
   1d71c:	uxtb	r0, r2
   1d720:	cmp	r0, #16
   1d724:	bne	1d744 <ftello64@plt+0xbe5c>
   1d728:	ldr	r0, [r4, #4]
   1d72c:	ldr	r1, [r0, #12]
   1d730:	str	r1, [r4, #12]
   1d734:	ldr	r0, [r0, #28]
   1d738:	str	r0, [r4, #28]
   1d73c:	mov	r0, #0
   1d740:	pop	{r4, r5, fp, pc}
   1d744:	str	r4, [r4, #12]
   1d748:	ldr	r1, [r4, #20]
   1d74c:	mov	r0, r5
   1d750:	bl	1dbac <ftello64@plt+0xc2c4>
   1d754:	str	r0, [r4, #28]
   1d758:	cmn	r0, #1
   1d75c:	moveq	r0, #12
   1d760:	popeq	{r4, r5, fp, pc}
   1d764:	mov	r1, r0
   1d768:	ldrb	r2, [r4, #24]
   1d76c:	mov	r0, #0
   1d770:	cmp	r2, #12
   1d774:	popne	{r4, r5, fp, pc}
   1d778:	ldr	r2, [r5]
   1d77c:	add	r1, r2, r1, lsl #3
   1d780:	ldr	r2, [r1, #4]
   1d784:	ldr	r3, [r4, #20]
   1d788:	bfi	r2, r3, #8, #10
   1d78c:	str	r2, [r1, #4]
   1d790:	pop	{r4, r5, fp, pc}
   1d794:	ldrb	r0, [r1, #24]
   1d798:	cmp	r0, #16
   1d79c:	beq	1d7b0 <ftello64@plt+0xbec8>
   1d7a0:	cmp	r0, #11
   1d7a4:	bne	1d7cc <ftello64@plt+0xbee4>
   1d7a8:	ldr	r0, [r1, #4]
   1d7ac:	b	1d7ec <ftello64@plt+0xbf04>
   1d7b0:	ldmib	r1, {r0, r2}
   1d7b4:	ldr	r3, [r2, #12]
   1d7b8:	str	r3, [r0, #16]
   1d7bc:	ldr	r0, [r1, #16]
   1d7c0:	str	r0, [r2, #16]
   1d7c4:	mov	r0, #0
   1d7c8:	bx	lr
   1d7cc:	ldr	r0, [r1, #4]
   1d7d0:	cmp	r0, #0
   1d7d4:	ldrne	r2, [r1, #16]
   1d7d8:	strne	r2, [r0, #16]
   1d7dc:	ldr	r0, [r1, #8]
   1d7e0:	cmp	r0, #0
   1d7e4:	beq	1d7f0 <ftello64@plt+0xbf08>
   1d7e8:	ldr	r1, [r1, #16]
   1d7ec:	str	r1, [r0, #16]
   1d7f0:	mov	r0, #0
   1d7f4:	bx	lr
   1d7f8:	ldr	ip, [r1, #28]
   1d7fc:	ldrb	r2, [r1, #24]
   1d800:	sub	r2, r2, #2
   1d804:	cmp	r2, #14
   1d808:	bhi	1d8c0 <ftello64@plt+0xbfd8>
   1d80c:	add	r3, pc, #0
   1d810:	ldr	pc, [r3, r2, lsl #2]
   1d814:	andeq	sp, r1, r4, lsl #18
   1d818:	andeq	sp, r1, r0, asr #17
   1d81c:	ldrdeq	sp, [r1], -r4
   1d820:	andeq	sp, r1, r0, asr #17
   1d824:	andeq	sp, r1, r0, asr #17
   1d828:	andeq	sp, r1, r0, asr #17
   1d82c:	andeq	sp, r1, r0, asr r8
   1d830:	andeq	sp, r1, r0, asr r8
   1d834:	andeq	sp, r1, r8, ror #16
   1d838:	andeq	sp, r1, r8, ror #16
   1d83c:	andeq	sp, r1, r0, asr r8
   1d840:	andeq	sp, r1, r0, asr #17
   1d844:	andeq	sp, r1, r0, asr #17
   1d848:	andeq	sp, r1, r0, asr #17
   1d84c:	andeq	sp, r1, r4, lsl #18
   1d850:	ldr	r0, [r0, #20]
   1d854:	add	r2, ip, ip, lsl #1
   1d858:	add	r0, r0, r2, lsl #2
   1d85c:	ldr	r1, [r1, #16]
   1d860:	ldr	r1, [r1, #28]
   1d864:	b	1ddf4 <ftello64@plt+0xc50c>
   1d868:	push	{fp, lr}
   1d86c:	mov	fp, sp
   1d870:	ldrb	r2, [r0, #88]	; 0x58
   1d874:	orr	r2, r2, #1
   1d878:	strb	r2, [r0, #88]	; 0x58
   1d87c:	add	r3, r1, #16
   1d880:	ldr	lr, [r1, #4]
   1d884:	ldr	r1, [r1, #8]
   1d888:	cmp	r1, #0
   1d88c:	mov	r2, r3
   1d890:	addne	r2, r1, #12
   1d894:	ldr	r1, [r2]
   1d898:	ldr	r2, [r1, #28]
   1d89c:	cmp	lr, #0
   1d8a0:	addne	r3, lr, #12
   1d8a4:	ldr	r1, [r3]
   1d8a8:	ldr	r1, [r1, #28]
   1d8ac:	ldr	r0, [r0, #20]
   1d8b0:	add	r3, ip, ip, lsl #1
   1d8b4:	add	r0, r0, r3, lsl #2
   1d8b8:	pop	{fp, lr}
   1d8bc:	b	1dd7c <ftello64@plt+0xc494>
   1d8c0:	ldr	r0, [r0, #12]
   1d8c4:	ldr	r1, [r1, #16]
   1d8c8:	ldr	r1, [r1, #28]
   1d8cc:	str	r1, [r0, ip, lsl #2]
   1d8d0:	b	1d904 <ftello64@plt+0xc01c>
   1d8d4:	ldr	r3, [r0, #12]
   1d8d8:	ldr	r2, [r1, #16]
   1d8dc:	ldr	r2, [r2, #28]
   1d8e0:	str	r2, [r3, ip, lsl #2]
   1d8e4:	ldrb	r1, [r1, #24]
   1d8e8:	cmp	r1, #4
   1d8ec:	bne	1d904 <ftello64@plt+0xc01c>
   1d8f0:	ldr	r0, [r0, #20]
   1d8f4:	add	r1, ip, ip, lsl #1
   1d8f8:	add	r0, r0, r1, lsl #2
   1d8fc:	mov	r1, r2
   1d900:	b	1ddf4 <ftello64@plt+0xc50c>
   1d904:	mov	r0, #0
   1d908:	bx	lr
   1d90c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   1d910:	add	fp, sp, #24
   1d914:	sub	sp, sp, #16
   1d918:	mov	r4, r0
   1d91c:	ldr	r0, [r0, #8]
   1d920:	cmp	r0, #0
   1d924:	beq	1d9bc <ftello64@plt+0xc0d4>
   1d928:	mov	r7, #0
   1d92c:	add	r8, sp, #4
   1d930:	mov	r6, #0
   1d934:	ldr	r0, [r4, #24]
   1d938:	add	r5, r6, r6, lsl #1
   1d93c:	add	r0, r0, r5, lsl #2
   1d940:	ldr	r0, [r0, #4]
   1d944:	cmp	r0, #0
   1d948:	beq	1d954 <ftello64@plt+0xc06c>
   1d94c:	mov	r0, r7
   1d950:	b	1d994 <ftello64@plt+0xc0ac>
   1d954:	mov	r0, r8
   1d958:	mov	r1, r4
   1d95c:	mov	r2, r6
   1d960:	mov	r3, #1
   1d964:	bl	1de40 <ftello64@plt+0xc558>
   1d968:	cmp	r0, #0
   1d96c:	bne	1d9c0 <ftello64@plt+0xc0d8>
   1d970:	ldr	r0, [r4, #24]
   1d974:	add	r0, r0, r5, lsl #2
   1d978:	ldr	r0, [r0, #4]
   1d97c:	cmp	r0, #0
   1d980:	mov	r0, r7
   1d984:	bne	1d994 <ftello64@plt+0xc0ac>
   1d988:	ldr	r0, [sp, #12]
   1d98c:	bl	152fc <ftello64@plt+0x3a14>
   1d990:	mov	r0, #1
   1d994:	ldr	r1, [r4, #8]
   1d998:	add	r2, r6, #1
   1d99c:	subs	r3, r2, r1
   1d9a0:	mov	r6, r3
   1d9a4:	movne	r6, r2
   1d9a8:	movwne	r3, #1
   1d9ac:	and	r7, r0, r3
   1d9b0:	tst	r0, #1
   1d9b4:	cmpeq	r2, r1
   1d9b8:	bne	1d934 <ftello64@plt+0xc04c>
   1d9bc:	mov	r0, #0
   1d9c0:	sub	sp, fp, #24
   1d9c4:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1d9c8:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   1d9cc:	add	fp, sp, #24
   1d9d0:	mov	r4, r0
   1d9d4:	ldr	r0, [r0, #8]
   1d9d8:	cmp	r0, #0
   1d9dc:	beq	1da88 <ftello64@plt+0xc1a0>
   1d9e0:	mov	r0, #0
   1d9e4:	mov	r1, #0
   1d9e8:	mov	r2, #0
   1d9ec:	ldr	r3, [r4, #28]
   1d9f0:	str	r0, [r3, r1]!
   1d9f4:	str	r0, [r3, #4]
   1d9f8:	str	r0, [r3, #8]
   1d9fc:	add	r1, r1, #12
   1da00:	add	r2, r2, #1
   1da04:	ldr	r3, [r4, #8]
   1da08:	cmp	r2, r3
   1da0c:	bcc	1d9ec <ftello64@plt+0xc104>
   1da10:	cmp	r3, #0
   1da14:	beq	1da88 <ftello64@plt+0xc1a0>
   1da18:	mov	r5, #0
   1da1c:	ldr	r0, [r4, #24]
   1da20:	add	r8, r5, r5, lsl #1
   1da24:	add	r0, r0, r8, lsl #2
   1da28:	ldr	r1, [r0, #4]
   1da2c:	cmp	r1, #1
   1da30:	blt	1da78 <ftello64@plt+0xc190>
   1da34:	ldr	r7, [r0, #8]
   1da38:	mov	r6, #0
   1da3c:	ldr	r0, [r7, r6, lsl #2]
   1da40:	add	r0, r0, r0, lsl #1
   1da44:	ldr	r1, [r4, #28]
   1da48:	add	r0, r1, r0, lsl #2
   1da4c:	mov	r1, r5
   1da50:	bl	1e6ac <ftello64@plt+0xcdc4>
   1da54:	cmp	r0, #0
   1da58:	moveq	r0, #12
   1da5c:	popeq	{r4, r5, r6, r7, r8, sl, fp, pc}
   1da60:	add	r6, r6, #1
   1da64:	ldr	r0, [r4, #24]
   1da68:	add	r0, r0, r8, lsl #2
   1da6c:	ldr	r0, [r0, #4]
   1da70:	cmp	r6, r0
   1da74:	blt	1da3c <ftello64@plt+0xc154>
   1da78:	add	r5, r5, #1
   1da7c:	ldr	r0, [r4, #8]
   1da80:	cmp	r5, r0
   1da84:	bcc	1da1c <ftello64@plt+0xc134>
   1da88:	mov	r0, #0
   1da8c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1da90:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1da94:	add	fp, sp, #28
   1da98:	sub	sp, sp, #4
   1da9c:	mov	r9, r2
   1daa0:	mov	r8, r0
   1daa4:	ldr	r5, [r2, #4]
   1daa8:	ldr	r6, [r1]
   1daac:	cmp	r5, #0
   1dab0:	ldrbne	r0, [r1, #28]
   1dab4:	andsne	r0, r0, #16
   1dab8:	bne	1db84 <ftello64@plt+0xc29c>
   1dabc:	mov	r0, r6
   1dac0:	mov	r1, #0
   1dac4:	mov	r2, #0
   1dac8:	mov	r3, #8
   1dacc:	bl	1a658 <ftello64@plt+0x8d70>
   1dad0:	mov	sl, r0
   1dad4:	mov	r0, r6
   1dad8:	mov	r1, #0
   1dadc:	mov	r2, #0
   1dae0:	mov	r3, #9
   1dae4:	bl	1a658 <ftello64@plt+0x8d70>
   1dae8:	mov	r4, r0
   1daec:	cmp	r5, #0
   1daf0:	mov	r7, r0
   1daf4:	beq	1db10 <ftello64@plt+0xc228>
   1daf8:	mov	r0, r6
   1dafc:	mov	r1, r5
   1db00:	mov	r2, r4
   1db04:	mov	r3, #16
   1db08:	bl	1a658 <ftello64@plt+0x8d70>
   1db0c:	mov	r7, r0
   1db10:	mov	r0, r6
   1db14:	mov	r1, sl
   1db18:	mov	r2, r7
   1db1c:	mov	r3, #16
   1db20:	bl	1a658 <ftello64@plt+0x8d70>
   1db24:	cmp	r4, #0
   1db28:	beq	1db38 <ftello64@plt+0xc250>
   1db2c:	cmp	sl, #0
   1db30:	cmpne	r7, #0
   1db34:	bne	1db48 <ftello64@plt+0xc260>
   1db38:	mov	r0, #12
   1db3c:	str	r0, [r8]
   1db40:	mov	r5, #0
   1db44:	b	1dba0 <ftello64@plt+0xc2b8>
   1db48:	mov	r5, r0
   1db4c:	cmp	r0, #0
   1db50:	beq	1db38 <ftello64@plt+0xc250>
   1db54:	ldr	r0, [r9, #20]
   1db58:	str	r0, [r4, #20]
   1db5c:	str	r0, [sl, #20]
   1db60:	ldr	r0, [r4, #24]
   1db64:	ldr	r1, [r9, #24]
   1db68:	lsr	r1, r1, #19
   1db6c:	bfi	r0, r1, #19, #1
   1db70:	str	r0, [r4, #24]
   1db74:	ldr	r0, [sl, #24]
   1db78:	bfi	r0, r1, #19, #1
   1db7c:	str	r0, [sl, #24]
   1db80:	b	1dba0 <ftello64@plt+0xc2b8>
   1db84:	ldr	r0, [r9, #20]
   1db88:	cmp	r0, #31
   1db8c:	bgt	1dba0 <ftello64@plt+0xc2b8>
   1db90:	ldr	r1, [r6, #80]	; 0x50
   1db94:	mov	r2, #1
   1db98:	tst	r1, r2, lsl r0
   1db9c:	bne	1dabc <ftello64@plt+0xc1d4>
   1dba0:	mov	r0, r5
   1dba4:	sub	sp, fp, #28
   1dba8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1dbac:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1dbb0:	add	fp, sp, #28
   1dbb4:	sub	sp, sp, #12
   1dbb8:	mov	r5, r2
   1dbbc:	mov	r9, r1
   1dbc0:	mov	r4, r0
   1dbc4:	ldr	r7, [r0, #4]
   1dbc8:	ldr	r0, [r0, #8]
   1dbcc:	cmp	r0, r7
   1dbd0:	bcs	1dca0 <ftello64@plt+0xc3b8>
   1dbd4:	ldr	r0, [r4]
   1dbd8:	ldr	r1, [r4, #8]
   1dbdc:	str	r9, [r0, r1, lsl #3]!
   1dbe0:	str	r5, [r0, #4]
   1dbe4:	ldr	r0, [r4]
   1dbe8:	ldr	r1, [r4, #8]
   1dbec:	add	r0, r0, r1, lsl #3
   1dbf0:	ldr	r1, [r0, #4]
   1dbf4:	bfc	r1, #8, #10
   1dbf8:	str	r1, [r0, #4]
   1dbfc:	uxtb	r1, r5
   1dc00:	cmp	r1, #5
   1dc04:	bne	1dc18 <ftello64@plt+0xc330>
   1dc08:	ldr	r2, [r4, #92]	; 0x5c
   1dc0c:	mov	r0, #1048576	; 0x100000
   1dc10:	cmp	r2, #1
   1dc14:	bgt	1dc28 <ftello64@plt+0xc340>
   1dc18:	sub	r0, r1, #6
   1dc1c:	clz	r0, r0
   1dc20:	lsr	r0, r0, #5
   1dc24:	lsl	r0, r0, #20
   1dc28:	ldr	r1, [r4]
   1dc2c:	ldr	r2, [r4, #8]
   1dc30:	add	r1, r1, r2, lsl #3
   1dc34:	ldr	r2, [r1, #4]
   1dc38:	bic	r2, r2, #1048576	; 0x100000
   1dc3c:	orr	r0, r2, r0
   1dc40:	str	r0, [r1, #4]
   1dc44:	ldr	r0, [r4, #8]
   1dc48:	ldr	r1, [r4, #12]
   1dc4c:	mvn	r2, #0
   1dc50:	str	r2, [r1, r0, lsl #2]
   1dc54:	ldr	r0, [r4, #8]
   1dc58:	ldr	r1, [r4, #20]
   1dc5c:	add	r0, r0, r0, lsl #1
   1dc60:	mov	r2, #0
   1dc64:	str	r2, [r1, r0, lsl #2]!
   1dc68:	str	r2, [r1, #4]
   1dc6c:	str	r2, [r1, #8]
   1dc70:	ldr	r0, [r4, #8]
   1dc74:	ldr	r1, [r4, #24]
   1dc78:	add	r0, r0, r0, lsl #1
   1dc7c:	str	r2, [r1, r0, lsl #2]!
   1dc80:	str	r2, [r1, #4]
   1dc84:	str	r2, [r1, #8]
   1dc88:	ldr	r6, [r4, #8]
   1dc8c:	add	r0, r6, #1
   1dc90:	str	r0, [r4, #8]
   1dc94:	mov	r0, r6
   1dc98:	sub	sp, fp, #28
   1dc9c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1dca0:	lsl	r1, r7, #1
   1dca4:	mvn	r6, #0
   1dca8:	movw	r0, #21845	; 0x5555
   1dcac:	movt	r0, #5461	; 0x1555
   1dcb0:	cmp	r1, r0
   1dcb4:	bhi	1dc94 <ftello64@plt+0xc3ac>
   1dcb8:	str	r1, [sp, #8]
   1dcbc:	ldr	r0, [r4]
   1dcc0:	lsl	r1, r7, #4
   1dcc4:	bl	258b8 <ftello64@plt+0x13fd0>
   1dcc8:	cmp	r0, #0
   1dccc:	beq	1dc94 <ftello64@plt+0xc3ac>
   1dcd0:	str	r0, [r4]
   1dcd4:	ldr	r0, [r4, #12]
   1dcd8:	lsl	r8, r7, #3
   1dcdc:	mov	r1, r8
   1dce0:	bl	258b8 <ftello64@plt+0x13fd0>
   1dce4:	str	r0, [sp, #4]
   1dce8:	ldr	r0, [r4, #16]
   1dcec:	mov	r1, r8
   1dcf0:	bl	258b8 <ftello64@plt+0x13fd0>
   1dcf4:	mov	r2, r0
   1dcf8:	ldr	r0, [r4, #20]
   1dcfc:	add	r1, r7, r7, lsl #1
   1dd00:	mov	r7, r2
   1dd04:	lsl	r8, r1, #3
   1dd08:	mov	r1, r8
   1dd0c:	bl	258b8 <ftello64@plt+0x13fd0>
   1dd10:	mov	sl, r0
   1dd14:	ldr	r0, [r4, #24]
   1dd18:	mov	r1, r8
   1dd1c:	bl	258b8 <ftello64@plt+0x13fd0>
   1dd20:	mov	r8, r0
   1dd24:	ldr	r0, [sp, #4]
   1dd28:	cmp	r0, #0
   1dd2c:	beq	1dd3c <ftello64@plt+0xc454>
   1dd30:	cmp	r7, #0
   1dd34:	cmpne	sl, #0
   1dd38:	bne	1dd5c <ftello64@plt+0xc474>
   1dd3c:	bl	152fc <ftello64@plt+0x3a14>
   1dd40:	mov	r0, r7
   1dd44:	bl	152fc <ftello64@plt+0x3a14>
   1dd48:	mov	r0, sl
   1dd4c:	bl	152fc <ftello64@plt+0x3a14>
   1dd50:	mov	r0, r8
   1dd54:	bl	152fc <ftello64@plt+0x3a14>
   1dd58:	b	1dc94 <ftello64@plt+0xc3ac>
   1dd5c:	cmp	r8, #0
   1dd60:	beq	1dd3c <ftello64@plt+0xc454>
   1dd64:	add	r1, r4, #12
   1dd68:	stm	r1, {r0, r7, sl}
   1dd6c:	str	r8, [r4, #24]
   1dd70:	ldr	r0, [sp, #8]
   1dd74:	str	r0, [r4, #4]
   1dd78:	b	1dbd4 <ftello64@plt+0xc2ec>
   1dd7c:	push	{r4, r5, r6, sl, fp, lr}
   1dd80:	add	fp, sp, #16
   1dd84:	mov	r5, r2
   1dd88:	mov	r4, r1
   1dd8c:	mov	r6, r0
   1dd90:	mov	r0, #2
   1dd94:	str	r0, [r6]
   1dd98:	mov	r0, #8
   1dd9c:	bl	25888 <ftello64@plt+0x13fa0>
   1dda0:	str	r0, [r6, #8]
   1dda4:	cmp	r0, #0
   1dda8:	moveq	r0, #12
   1ddac:	popeq	{r4, r5, r6, sl, fp, pc}
   1ddb0:	cmp	r4, r5
   1ddb4:	bne	1ddd0 <ftello64@plt+0xc4e8>
   1ddb8:	mov	r0, #1
   1ddbc:	str	r0, [r6, #4]
   1ddc0:	ldr	r0, [r6, #8]
   1ddc4:	str	r4, [r0]
   1ddc8:	mov	r0, #0
   1ddcc:	pop	{r4, r5, r6, sl, fp, pc}
   1ddd0:	mov	r0, #2
   1ddd4:	str	r0, [r6, #4]
   1ddd8:	ldr	r0, [r6, #8]
   1dddc:	cmp	r4, r5
   1dde0:	stmlt	r0, {r4, r5}
   1dde4:	strge	r5, [r0]
   1dde8:	strge	r4, [r0, #4]
   1ddec:	mov	r0, #0
   1ddf0:	pop	{r4, r5, r6, sl, fp, pc}
   1ddf4:	push	{r4, r5, fp, lr}
   1ddf8:	add	fp, sp, #8
   1ddfc:	mov	r5, r1
   1de00:	mov	r4, r0
   1de04:	mov	r0, #1
   1de08:	str	r0, [r4]
   1de0c:	str	r0, [r4, #4]
   1de10:	mov	r0, #4
   1de14:	bl	25888 <ftello64@plt+0x13fa0>
   1de18:	str	r0, [r4, #8]
   1de1c:	cmp	r0, #0
   1de20:	strne	r5, [r0]
   1de24:	movne	r0, #0
   1de28:	popne	{r4, r5, fp, pc}
   1de2c:	mov	r0, #0
   1de30:	str	r0, [r4]
   1de34:	str	r0, [r4, #4]
   1de38:	mov	r0, #12
   1de3c:	pop	{r4, r5, fp, pc}
   1de40:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1de44:	add	fp, sp, #28
   1de48:	sub	sp, sp, #44	; 0x2c
   1de4c:	mov	r8, r3
   1de50:	mov	r6, r2
   1de54:	mov	r5, r1
   1de58:	mov	r7, r0
   1de5c:	ldr	r0, [r1, #20]
   1de60:	add	r4, r2, r2, lsl #1
   1de64:	add	r0, r0, r4, lsl #2
   1de68:	ldr	r0, [r0, #4]
   1de6c:	add	r1, r0, #1
   1de70:	add	r0, sp, #32
   1de74:	bl	1e04c <ftello64@plt+0xc764>
   1de78:	cmp	r0, #0
   1de7c:	bne	1e044 <ftello64@plt+0xc75c>
   1de80:	ldr	r0, [sp, #36]	; 0x24
   1de84:	ldr	r1, [sp, #40]	; 0x28
   1de88:	add	r2, r0, #1
   1de8c:	str	r2, [sp, #36]	; 0x24
   1de90:	str	r6, [r1, r0, lsl #2]
   1de94:	ldr	r0, [r5, #24]
   1de98:	add	r0, r0, r4, lsl #2
   1de9c:	mvn	r1, #0
   1dea0:	str	r1, [r0, #4]
   1dea4:	ldr	r1, [r5]
   1dea8:	add	r0, r1, r6, lsl #3
   1deac:	ldr	r0, [r0, #4]
   1deb0:	ubfx	r0, r0, #8, #10
   1deb4:	cmp	r0, #0
   1deb8:	beq	1df08 <ftello64@plt+0xc620>
   1debc:	ldr	r2, [r5, #20]
   1dec0:	add	r2, r2, r4, lsl #2
   1dec4:	ldr	r3, [r2, #4]
   1dec8:	cmp	r3, #0
   1decc:	beq	1df08 <ftello64@plt+0xc620>
   1ded0:	ldr	r2, [r2, #8]
   1ded4:	ldr	r2, [r2]
   1ded8:	add	r1, r1, r2, lsl #3
   1dedc:	ldrb	r1, [r1, #6]
   1dee0:	tst	r1, #4
   1dee4:	bne	1df08 <ftello64@plt+0xc620>
   1dee8:	str	r0, [sp]
   1deec:	mov	r0, r5
   1def0:	mov	r1, r6
   1def4:	mov	r2, r6
   1def8:	mov	r3, r6
   1defc:	bl	1e07c <ftello64@plt+0xc794>
   1df00:	cmp	r0, #0
   1df04:	bne	1e044 <ftello64@plt+0xc75c>
   1df08:	ldr	r0, [r5]
   1df0c:	add	r0, r0, r6, lsl #3
   1df10:	ldrb	r0, [r0, #4]
   1df14:	tst	r0, #8
   1df18:	beq	1e018 <ftello64@plt+0xc730>
   1df1c:	ldr	r0, [r5, #20]
   1df20:	add	r1, r0, r4, lsl #2
   1df24:	ldr	r1, [r1, #4]
   1df28:	cmp	r1, #1
   1df2c:	blt	1e018 <ftello64@plt+0xc730>
   1df30:	str	r8, [sp, #8]
   1df34:	str	r7, [sp, #12]
   1df38:	mov	r8, #0
   1df3c:	add	r7, sp, #16
   1df40:	add	sl, sp, #32
   1df44:	mov	r6, #0
   1df48:	add	r0, r0, r4, lsl #2
   1df4c:	ldr	r0, [r0, #8]
   1df50:	ldr	r2, [r0, r6, lsl #2]
   1df54:	add	r9, r2, r2, lsl #1
   1df58:	ldr	r0, [r5, #24]
   1df5c:	add	r0, r0, r9, lsl #2
   1df60:	ldr	r1, [r0, #4]
   1df64:	cmn	r1, #1
   1df68:	beq	1dfd0 <ftello64@plt+0xc6e8>
   1df6c:	cmp	r1, #0
   1df70:	bne	1df90 <ftello64@plt+0xc6a8>
   1df74:	mov	r0, r7
   1df78:	mov	r1, r5
   1df7c:	mov	r3, #0
   1df80:	bl	1de40 <ftello64@plt+0xc558>
   1df84:	cmp	r0, #0
   1df88:	beq	1dfa0 <ftello64@plt+0xc6b8>
   1df8c:	b	1e044 <ftello64@plt+0xc75c>
   1df90:	vldr	d16, [r0]
   1df94:	ldr	r0, [r0, #8]
   1df98:	str	r0, [sp, #24]
   1df9c:	vstr	d16, [sp, #16]
   1dfa0:	mov	r0, sl
   1dfa4:	mov	r1, r7
   1dfa8:	bl	1e308 <ftello64@plt+0xca20>
   1dfac:	cmp	r0, #0
   1dfb0:	bne	1e044 <ftello64@plt+0xc75c>
   1dfb4:	ldr	r0, [r5, #24]
   1dfb8:	add	r0, r0, r9, lsl #2
   1dfbc:	ldr	r0, [r0, #4]
   1dfc0:	cmp	r0, #0
   1dfc4:	bne	1dfd4 <ftello64@plt+0xc6ec>
   1dfc8:	ldr	r0, [sp, #24]
   1dfcc:	bl	152fc <ftello64@plt+0x3a14>
   1dfd0:	mov	r8, #1
   1dfd4:	ldr	r0, [r5, #20]
   1dfd8:	add	r1, r0, r4, lsl #2
   1dfdc:	ldr	r1, [r1, #4]
   1dfe0:	add	r6, r6, #1
   1dfe4:	cmp	r6, r1
   1dfe8:	blt	1df48 <ftello64@plt+0xc660>
   1dfec:	tst	r8, #1
   1dff0:	ldr	r7, [sp, #12]
   1dff4:	ldr	r0, [sp, #8]
   1dff8:	beq	1e018 <ftello64@plt+0xc730>
   1dffc:	cmp	r0, #0
   1e000:	bne	1e018 <ftello64@plt+0xc730>
   1e004:	ldr	r0, [r5, #24]
   1e008:	add	r0, r0, r4, lsl #2
   1e00c:	mov	r1, #0
   1e010:	str	r1, [r0, #4]
   1e014:	b	1e030 <ftello64@plt+0xc748>
   1e018:	ldr	r0, [r5, #24]
   1e01c:	vldr	d16, [sp, #32]
   1e020:	add	r0, r0, r4, lsl #2
   1e024:	ldr	r1, [sp, #40]	; 0x28
   1e028:	str	r1, [r0, #8]
   1e02c:	vstr	d16, [r0]
   1e030:	ldr	r0, [sp, #40]	; 0x28
   1e034:	vldr	d16, [sp, #32]
   1e038:	str	r0, [r7, #8]
   1e03c:	vstr	d16, [r7]
   1e040:	mov	r0, #0
   1e044:	sub	sp, fp, #28
   1e048:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1e04c:	push	{r4, r5, fp, lr}
   1e050:	add	fp, sp, #8
   1e054:	mov	r4, r0
   1e058:	mov	r5, #0
   1e05c:	stm	r0, {r1, r5}
   1e060:	lsl	r0, r1, #2
   1e064:	bl	25888 <ftello64@plt+0x13fa0>
   1e068:	str	r0, [r4, #8]
   1e06c:	cmp	r0, #0
   1e070:	movweq	r5, #12
   1e074:	mov	r0, r5
   1e078:	pop	{r4, r5, fp, pc}
   1e07c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1e080:	add	fp, sp, #28
   1e084:	sub	sp, sp, #20
   1e088:	str	r3, [sp, #8]
   1e08c:	mov	r8, r2
   1e090:	mov	sl, r1
   1e094:	mov	r5, r0
   1e098:	ldr	r0, [fp, #8]
   1e09c:	str	r0, [sp, #16]
   1e0a0:	ldr	r0, [r5]
   1e0a4:	add	r0, r0, sl, lsl #3
   1e0a8:	ldrb	r1, [r0, #4]!
   1e0ac:	cmp	r1, #4
   1e0b0:	bne	1e12c <ftello64@plt+0xc844>
   1e0b4:	ldr	r0, [r5, #12]
   1e0b8:	ldr	r1, [r5, #20]
   1e0bc:	ldr	r4, [r0, sl, lsl #2]
   1e0c0:	add	r6, r8, r8, lsl #1
   1e0c4:	add	r0, r1, r6, lsl #2
   1e0c8:	mov	r1, #0
   1e0cc:	str	r1, [r0, #4]
   1e0d0:	mov	r0, r5
   1e0d4:	mov	r1, r4
   1e0d8:	ldr	r2, [sp, #16]
   1e0dc:	bl	1e49c <ftello64@plt+0xcbb4>
   1e0e0:	mov	r9, #12
   1e0e4:	cmn	r0, #1
   1e0e8:	beq	1e2ec <ftello64@plt+0xca04>
   1e0ec:	mov	r7, r0
   1e0f0:	ldr	r0, [r5, #12]
   1e0f4:	ldr	r1, [r0, sl, lsl #2]
   1e0f8:	str	r1, [r0, r8, lsl #2]
   1e0fc:	ldr	r0, [r5, #20]
   1e100:	add	r0, r0, r6, lsl #2
   1e104:	mov	r1, r7
   1e108:	bl	1e524 <ftello64@plt+0xcc3c>
   1e10c:	mov	r1, #0
   1e110:	cmp	r0, #0
   1e114:	mov	sl, r4
   1e118:	mov	r8, r7
   1e11c:	beq	1e2ec <ftello64@plt+0xca04>
   1e120:	cmp	r1, #0
   1e124:	beq	1e0a0 <ftello64@plt+0xc7b8>
   1e128:	b	1e2cc <ftello64@plt+0xc9e4>
   1e12c:	ldr	r1, [r5, #20]
   1e130:	add	r7, sl, sl, lsl #1
   1e134:	add	r3, r1, r7, lsl #2
   1e138:	ldr	r2, [r3, #4]
   1e13c:	cmp	r2, #0
   1e140:	beq	1e2dc <ftello64@plt+0xc9f4>
   1e144:	ldr	r3, [r3, #8]
   1e148:	ldr	r9, [r3]
   1e14c:	add	r4, r8, r8, lsl #1
   1e150:	add	r6, r1, r4, lsl #2
   1e154:	mov	r1, #0
   1e158:	str	r1, [r6, #4]
   1e15c:	cmp	r2, #1
   1e160:	bne	1e19c <ftello64@plt+0xc8b4>
   1e164:	ldr	r1, [sp, #8]
   1e168:	cmp	sl, r1
   1e16c:	bne	1e1d4 <ftello64@plt+0xc8ec>
   1e170:	cmp	r8, sl
   1e174:	beq	1e1d4 <ftello64@plt+0xc8ec>
   1e178:	mov	r0, r6
   1e17c:	mov	r1, r9
   1e180:	bl	1e524 <ftello64@plt+0xcc3c>
   1e184:	cmp	r0, #0
   1e188:	mov	r1, #1
   1e18c:	movwne	r1, #2
   1e190:	cmp	r1, #0
   1e194:	beq	1e0a0 <ftello64@plt+0xc7b8>
   1e198:	b	1e2cc <ftello64@plt+0xc9e4>
   1e19c:	str	r4, [sp, #12]
   1e1a0:	mov	r0, r5
   1e1a4:	mov	r1, r9
   1e1a8:	ldr	r4, [sp, #16]
   1e1ac:	mov	r2, r4
   1e1b0:	bl	1e62c <ftello64@plt+0xcd44>
   1e1b4:	cmn	r0, #1
   1e1b8:	beq	1e214 <ftello64@plt+0xc92c>
   1e1bc:	mov	r1, r0
   1e1c0:	mov	r0, r6
   1e1c4:	bl	1e524 <ftello64@plt+0xcc3c>
   1e1c8:	cmp	r0, #0
   1e1cc:	bne	1e278 <ftello64@plt+0xc990>
   1e1d0:	b	1e300 <ftello64@plt+0xca18>
   1e1d4:	ldr	r0, [r0]
   1e1d8:	ubfx	r0, r0, #8, #10
   1e1dc:	ldr	r2, [sp, #16]
   1e1e0:	orr	r2, r0, r2
   1e1e4:	mov	r0, r5
   1e1e8:	mov	r1, r9
   1e1ec:	str	r2, [sp, #16]
   1e1f0:	bl	1e49c <ftello64@plt+0xcbb4>
   1e1f4:	mov	sl, r9
   1e1f8:	mov	r9, #12
   1e1fc:	cmn	r0, #1
   1e200:	beq	1e2ec <ftello64@plt+0xca04>
   1e204:	mov	r8, r0
   1e208:	ldr	r0, [r5, #20]
   1e20c:	add	r0, r0, r4, lsl #2
   1e210:	b	1e2b4 <ftello64@plt+0xc9cc>
   1e214:	mov	r0, r5
   1e218:	mov	r8, r9
   1e21c:	mov	r1, r9
   1e220:	mov	r2, r4
   1e224:	bl	1e49c <ftello64@plt+0xcbb4>
   1e228:	mov	r9, #12
   1e22c:	cmn	r0, #1
   1e230:	beq	1e2ec <ftello64@plt+0xca04>
   1e234:	mov	r6, r0
   1e238:	ldr	r0, [r5, #20]
   1e23c:	ldr	r1, [sp, #12]
   1e240:	add	r0, r0, r1, lsl #2
   1e244:	mov	r1, r6
   1e248:	bl	1e524 <ftello64@plt+0xcc3c>
   1e24c:	cmp	r0, #0
   1e250:	beq	1e2ec <ftello64@plt+0xca04>
   1e254:	ldr	r4, [sp, #16]
   1e258:	str	r4, [sp]
   1e25c:	mov	r0, r5
   1e260:	mov	r1, r8
   1e264:	mov	r2, r6
   1e268:	ldr	r3, [sp, #8]
   1e26c:	bl	1e07c <ftello64@plt+0xc794>
   1e270:	cmp	r0, #0
   1e274:	bne	1e2f8 <ftello64@plt+0xca10>
   1e278:	ldr	r0, [r5, #20]
   1e27c:	add	r0, r0, r7, lsl #2
   1e280:	ldr	r0, [r0, #8]
   1e284:	ldr	sl, [r0, #4]
   1e288:	mov	r0, r5
   1e28c:	mov	r1, sl
   1e290:	mov	r2, r4
   1e294:	bl	1e49c <ftello64@plt+0xcbb4>
   1e298:	mov	r9, #12
   1e29c:	cmn	r0, #1
   1e2a0:	beq	1e2ec <ftello64@plt+0xca04>
   1e2a4:	mov	r8, r0
   1e2a8:	ldr	r0, [r5, #20]
   1e2ac:	ldr	r1, [sp, #12]
   1e2b0:	add	r0, r0, r1, lsl #2
   1e2b4:	mov	r1, r8
   1e2b8:	bl	1e524 <ftello64@plt+0xcc3c>
   1e2bc:	mov	r1, #0
   1e2c0:	cmp	r0, #0
   1e2c4:	bne	1e120 <ftello64@plt+0xc838>
   1e2c8:	b	1e2ec <ftello64@plt+0xca04>
   1e2cc:	mov	r9, #12
   1e2d0:	cmp	r1, #2
   1e2d4:	moveq	r9, #0
   1e2d8:	b	1e2ec <ftello64@plt+0xca04>
   1e2dc:	ldr	r0, [r5, #12]
   1e2e0:	ldr	r1, [r0, sl, lsl #2]
   1e2e4:	str	r1, [r0, r8, lsl #2]
   1e2e8:	mov	r9, #0
   1e2ec:	mov	r0, r9
   1e2f0:	sub	sp, fp, #28
   1e2f4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1e2f8:	mov	r9, r0
   1e2fc:	b	1e2ec <ftello64@plt+0xca04>
   1e300:	mov	r9, #12
   1e304:	b	1e2ec <ftello64@plt+0xca04>
   1e308:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1e30c:	add	fp, sp, #24
   1e310:	mov	r8, #0
   1e314:	cmp	r1, #0
   1e318:	beq	1e474 <ftello64@plt+0xcb8c>
   1e31c:	mov	r6, r1
   1e320:	ldr	r1, [r1, #4]
   1e324:	cmp	r1, #0
   1e328:	beq	1e474 <ftello64@plt+0xcb8c>
   1e32c:	mov	r9, r0
   1e330:	ldr	r2, [r0]
   1e334:	ldr	r0, [r0, #4]
   1e338:	add	r3, r0, r1, lsl #1
   1e33c:	cmp	r2, r3
   1e340:	bge	1e36c <ftello64@plt+0xca84>
   1e344:	add	r7, r2, r1
   1e348:	lsl	r1, r7, #3
   1e34c:	ldr	r0, [r9, #8]
   1e350:	bl	258b8 <ftello64@plt+0x13fd0>
   1e354:	cmp	r0, #0
   1e358:	beq	1e490 <ftello64@plt+0xcba8>
   1e35c:	str	r0, [r9, #8]
   1e360:	lsl	r0, r7, #1
   1e364:	str	r0, [r9]
   1e368:	ldr	r0, [r9, #4]
   1e36c:	ldr	r2, [r6, #4]
   1e370:	cmp	r0, #0
   1e374:	beq	1e47c <ftello64@plt+0xcb94>
   1e378:	add	r7, r0, r2, lsl #1
   1e37c:	sub	r1, r0, #1
   1e380:	sub	r0, r2, #1
   1e384:	orr	r2, r0, r1
   1e388:	cmp	r2, #0
   1e38c:	blt	1e3d8 <ftello64@plt+0xcaf0>
   1e390:	ldr	r2, [r6, #8]
   1e394:	ldr	r3, [r9, #8]
   1e398:	ldr	r4, [r2, r0, lsl #2]
   1e39c:	ldr	r5, [r3, r1, lsl #2]
   1e3a0:	cmp	r5, r4
   1e3a4:	bne	1e3b4 <ftello64@plt+0xcacc>
   1e3a8:	sub	r1, r1, #1
   1e3ac:	sub	r0, r0, #1
   1e3b0:	b	1e3cc <ftello64@plt+0xcae4>
   1e3b4:	bge	1e3c8 <ftello64@plt+0xcae0>
   1e3b8:	sub	r7, r7, #1
   1e3bc:	str	r4, [r3, r7, lsl #2]
   1e3c0:	sub	r0, r0, #1
   1e3c4:	b	1e3cc <ftello64@plt+0xcae4>
   1e3c8:	sub	r1, r1, #1
   1e3cc:	orr	r5, r0, r1
   1e3d0:	cmn	r5, #1
   1e3d4:	bgt	1e398 <ftello64@plt+0xcab0>
   1e3d8:	cmp	r0, #0
   1e3dc:	blt	1e3fc <ftello64@plt+0xcb14>
   1e3e0:	add	r2, r0, #1
   1e3e4:	sub	r7, r7, r2
   1e3e8:	ldr	r0, [r9, #8]
   1e3ec:	add	r0, r0, r7, lsl #2
   1e3f0:	ldr	r1, [r6, #8]
   1e3f4:	lsl	r2, r2, #2
   1e3f8:	bl	115c4 <memcpy@plt>
   1e3fc:	ldr	r1, [r6, #4]
   1e400:	ldr	r0, [r9, #4]
   1e404:	add	r1, r0, r1, lsl #1
   1e408:	sub	r1, r1, #1
   1e40c:	sub	r2, r1, r7
   1e410:	adds	r2, r2, #1
   1e414:	beq	1e474 <ftello64@plt+0xcb8c>
   1e418:	add	r3, r2, r0
   1e41c:	str	r3, [r9, #4]
   1e420:	sub	r3, r0, #1
   1e424:	ldr	r0, [r9, #8]
   1e428:	ldr	r6, [r0, r3, lsl #2]
   1e42c:	ldr	r5, [r0, r1, lsl #2]
   1e430:	cmp	r5, r6
   1e434:	ble	1e450 <ftello64@plt+0xcb68>
   1e438:	add	r6, r2, r3
   1e43c:	str	r5, [r0, r6, lsl #2]
   1e440:	subs	r2, r2, #1
   1e444:	sub	r1, r1, #1
   1e448:	bne	1e428 <ftello64@plt+0xcb40>
   1e44c:	b	1e474 <ftello64@plt+0xcb8c>
   1e450:	add	r5, r2, r3
   1e454:	str	r6, [r0, r5, lsl #2]
   1e458:	sub	r6, r3, #1
   1e45c:	cmp	r3, #0
   1e460:	mov	r3, r6
   1e464:	bgt	1e428 <ftello64@plt+0xcb40>
   1e468:	add	r1, r0, r7, lsl #2
   1e46c:	lsl	r2, r2, #2
   1e470:	bl	115c4 <memcpy@plt>
   1e474:	mov	r0, r8
   1e478:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1e47c:	str	r2, [r9, #4]
   1e480:	ldr	r0, [r9, #8]
   1e484:	ldr	r2, [r6, #4]
   1e488:	ldr	r1, [r6, #8]
   1e48c:	b	1e46c <ftello64@plt+0xcb84>
   1e490:	mov	r8, #12
   1e494:	mov	r0, r8
   1e498:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1e49c:	push	{r4, r5, r6, sl, fp, lr}
   1e4a0:	add	fp, sp, #16
   1e4a4:	mov	r6, r2
   1e4a8:	mov	r4, r1
   1e4ac:	mov	r5, r0
   1e4b0:	ldr	r0, [r0]
   1e4b4:	ldr	r1, [r0, r1, lsl #3]!
   1e4b8:	ldr	r2, [r0, #4]
   1e4bc:	mov	r0, r5
   1e4c0:	bl	1dbac <ftello64@plt+0xc2c4>
   1e4c4:	cmn	r0, #1
   1e4c8:	ldrne	r1, [r5]
   1e4cc:	addne	r1, r1, r0, lsl #3
   1e4d0:	ldrne	r2, [r1, #4]
   1e4d4:	bfine	r2, r6, #8, #10
   1e4d8:	strne	r2, [r1, #4]
   1e4dc:	ldrne	r1, [r5]
   1e4e0:	addne	r2, r1, r4, lsl #3
   1e4e4:	ldrne	r2, [r2, #4]
   1e4e8:	movwne	r3, #65280	; 0xff00
   1e4ec:	movtne	r3, #3
   1e4f0:	andne	r2, r2, r3
   1e4f4:	addne	r1, r1, r0, lsl #3
   1e4f8:	ldrne	r3, [r1, #4]
   1e4fc:	orrne	r2, r2, r3
   1e500:	strne	r2, [r1, #4]
   1e504:	ldrne	r1, [r5]
   1e508:	addne	r1, r1, r0, lsl #3
   1e50c:	ldrne	r2, [r1, #4]
   1e510:	orrne	r2, r2, #262144	; 0x40000
   1e514:	strne	r2, [r1, #4]
   1e518:	ldrne	r1, [r5, #16]
   1e51c:	strne	r4, [r1, r0, lsl #2]
   1e520:	pop	{r4, r5, r6, sl, fp, pc}
   1e524:	push	{r4, r5, fp, lr}
   1e528:	add	fp, sp, #8
   1e52c:	mov	r5, r1
   1e530:	mov	r4, r0
   1e534:	ldr	r2, [r0]
   1e538:	cmp	r2, #0
   1e53c:	beq	1e568 <ftello64@plt+0xcc80>
   1e540:	ldr	r1, [r4, #4]
   1e544:	cmp	r1, #0
   1e548:	bne	1e580 <ftello64@plt+0xcc98>
   1e54c:	ldr	r0, [r4, #8]
   1e550:	str	r5, [r0]
   1e554:	ldr	r0, [r4, #4]
   1e558:	add	r0, r0, #1
   1e55c:	str	r0, [r4, #4]
   1e560:	mov	r0, #1
   1e564:	pop	{r4, r5, fp, pc}
   1e568:	mov	r0, r4
   1e56c:	mov	r1, r5
   1e570:	bl	1ddf4 <ftello64@plt+0xc50c>
   1e574:	clz	r0, r0
   1e578:	lsr	r0, r0, #5
   1e57c:	pop	{r4, r5, fp, pc}
   1e580:	cmp	r2, r1
   1e584:	bne	1e5b0 <ftello64@plt+0xccc8>
   1e588:	lsl	r0, r2, #1
   1e58c:	str	r0, [r4]
   1e590:	ldr	r0, [r4, #8]
   1e594:	lsl	r1, r2, #3
   1e598:	bl	258b8 <ftello64@plt+0x13fd0>
   1e59c:	cmp	r0, #0
   1e5a0:	moveq	r0, #0
   1e5a4:	popeq	{r4, r5, fp, pc}
   1e5a8:	str	r0, [r4, #8]
   1e5ac:	ldr	r1, [r4, #4]
   1e5b0:	ldr	ip, [r4, #8]
   1e5b4:	ldr	r2, [ip]
   1e5b8:	cmp	r2, r5
   1e5bc:	ble	1e5f4 <ftello64@plt+0xcd0c>
   1e5c0:	cmp	r1, #1
   1e5c4:	blt	1e624 <ftello64@plt+0xcd3c>
   1e5c8:	add	r2, ip, r1, lsl #2
   1e5cc:	add	r1, r1, #1
   1e5d0:	mov	r3, r2
   1e5d4:	ldr	r0, [r3, #-4]!
   1e5d8:	str	r0, [r2]
   1e5dc:	sub	r1, r1, #1
   1e5e0:	cmp	r1, #1
   1e5e4:	mov	r2, r3
   1e5e8:	bgt	1e5d4 <ftello64@plt+0xccec>
   1e5ec:	sub	r1, r1, #1
   1e5f0:	b	1e624 <ftello64@plt+0xcd3c>
   1e5f4:	add	r2, ip, r1, lsl #2
   1e5f8:	ldr	r3, [r2, #-4]
   1e5fc:	cmp	r3, r5
   1e600:	ble	1e624 <ftello64@plt+0xcd3c>
   1e604:	sub	r1, r1, #2
   1e608:	str	r3, [r2]
   1e60c:	ldr	r3, [r2, #-8]
   1e610:	sub	r2, r2, #4
   1e614:	sub	r1, r1, #1
   1e618:	cmp	r3, r5
   1e61c:	bgt	1e608 <ftello64@plt+0xcd20>
   1e620:	add	r1, r1, #2
   1e624:	str	r5, [ip, r1, lsl #2]
   1e628:	b	1e554 <ftello64@plt+0xcc6c>
   1e62c:	push	{r4, r5, fp, lr}
   1e630:	add	fp, sp, #8
   1e634:	mov	ip, r0
   1e638:	ldr	r3, [r0, #8]
   1e63c:	sub	lr, r3, #1
   1e640:	mvn	r0, #0
   1e644:	cmp	lr, #1
   1e648:	blt	1e6a0 <ftello64@plt+0xcdb8>
   1e64c:	ldr	r4, [ip]
   1e650:	add	r4, r4, lr, lsl #3
   1e654:	ldr	r5, [r4, #4]
   1e658:	ands	r4, r5, #262144	; 0x40000
   1e65c:	beq	1e6a0 <ftello64@plt+0xcdb8>
   1e660:	ldr	r4, [ip, #16]
   1e664:	sub	lr, r4, #4
   1e668:	ldr	r4, [lr, r3, lsl #2]
   1e66c:	cmp	r4, r1
   1e670:	ubfxeq	r4, r5, #8, #10
   1e674:	cmpeq	r4, r2
   1e678:	beq	1e6a4 <ftello64@plt+0xcdbc>
   1e67c:	sub	r4, r3, #2
   1e680:	cmp	r4, #1
   1e684:	poplt	{r4, r5, fp, pc}
   1e688:	ldr	r4, [ip]
   1e68c:	add	r4, r4, r3, lsl #3
   1e690:	ldr	r5, [r4, #-12]
   1e694:	ands	r4, r5, #262144	; 0x40000
   1e698:	sub	r3, r3, #1
   1e69c:	bne	1e668 <ftello64@plt+0xcd80>
   1e6a0:	pop	{r4, r5, fp, pc}
   1e6a4:	sub	r0, r3, #1
   1e6a8:	pop	{r4, r5, fp, pc}
   1e6ac:	push	{r4, r5, fp, lr}
   1e6b0:	add	fp, sp, #8
   1e6b4:	mov	r4, r1
   1e6b8:	mov	r5, r0
   1e6bc:	ldr	r0, [r0]
   1e6c0:	ldr	r1, [r5, #4]
   1e6c4:	cmp	r0, r1
   1e6c8:	bne	1e6f4 <ftello64@plt+0xce0c>
   1e6cc:	mov	r1, #2
   1e6d0:	add	r0, r1, r0, lsl #1
   1e6d4:	str	r0, [r5]
   1e6d8:	lsl	r1, r0, #2
   1e6dc:	ldr	r0, [r5, #8]
   1e6e0:	bl	258b8 <ftello64@plt+0x13fd0>
   1e6e4:	cmp	r0, #0
   1e6e8:	moveq	r0, #0
   1e6ec:	popeq	{r4, r5, fp, pc}
   1e6f0:	str	r0, [r5, #8]
   1e6f4:	ldmib	r5, {r0, r1}
   1e6f8:	add	r2, r0, #1
   1e6fc:	str	r2, [r5, #4]
   1e700:	str	r4, [r1, r0, lsl #2]
   1e704:	mov	r0, #1
   1e708:	pop	{r4, r5, fp, pc}
   1e70c:	push	{r4, r5, fp, lr}
   1e710:	add	fp, sp, #8
   1e714:	mov	r5, r1
   1e718:	mov	r4, r0
   1e71c:	ldr	r0, [r1, #4]
   1e720:	str	r0, [r4, #4]
   1e724:	ldr	r1, [r1, #4]
   1e728:	cmp	r1, #1
   1e72c:	blt	1e760 <ftello64@plt+0xce78>
   1e730:	str	r0, [r4]
   1e734:	lsl	r0, r0, #2
   1e738:	bl	25888 <ftello64@plt+0x13fa0>
   1e73c:	str	r0, [r4, #8]
   1e740:	cmp	r0, #0
   1e744:	beq	1e774 <ftello64@plt+0xce8c>
   1e748:	ldr	r2, [r5, #4]
   1e74c:	ldr	r1, [r5, #8]
   1e750:	lsl	r2, r2, #2
   1e754:	bl	115c4 <memcpy@plt>
   1e758:	mov	r0, #0
   1e75c:	pop	{r4, r5, fp, pc}
   1e760:	mov	r0, #0
   1e764:	str	r0, [r4]
   1e768:	str	r0, [r4, #4]
   1e76c:	str	r0, [r4, #8]
   1e770:	pop	{r4, r5, fp, pc}
   1e774:	mov	r0, #0
   1e778:	str	r0, [r4]
   1e77c:	str	r0, [r4, #4]
   1e780:	mov	r0, #12
   1e784:	pop	{r4, r5, fp, pc}
   1e788:	mov	ip, r0
   1e78c:	ldr	r0, [r0, #4]
   1e790:	cmp	r0, #1
   1e794:	movlt	r0, #0
   1e798:	bxlt	lr
   1e79c:	push	{r4, r5, r6, r7, fp, lr}
   1e7a0:	add	fp, sp, #16
   1e7a4:	subs	r2, r0, #1
   1e7a8:	mov	r0, #0
   1e7ac:	mov	r3, #0
   1e7b0:	beq	1e7e0 <ftello64@plt+0xcef8>
   1e7b4:	ldr	lr, [ip, #8]
   1e7b8:	mov	r3, #0
   1e7bc:	mov	r4, #1
   1e7c0:	add	r5, r2, r3
   1e7c4:	lsr	r6, r5, #1
   1e7c8:	ldr	r7, [lr, r6, lsl #2]
   1e7cc:	cmp	r7, r1
   1e7d0:	movge	r2, r6
   1e7d4:	addlt	r3, r4, r5, lsr #1
   1e7d8:	cmp	r3, r2
   1e7dc:	bcc	1e7c0 <ftello64@plt+0xced8>
   1e7e0:	ldr	r2, [ip, #8]
   1e7e4:	ldr	r2, [r2, r3, lsl #2]
   1e7e8:	cmp	r2, r1
   1e7ec:	addeq	r0, r3, #1
   1e7f0:	pop	{r4, r5, r6, r7, fp, pc}
   1e7f4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1e7f8:	add	fp, sp, #28
   1e7fc:	sub	sp, sp, #12
   1e800:	mov	r6, r1
   1e804:	ldr	r1, [r2, #4]
   1e808:	cmp	r1, #0
   1e80c:	beq	1e8d4 <ftello64@plt+0xcfec>
   1e810:	mov	r5, r3
   1e814:	mov	sl, r2
   1e818:	str	r0, [sp, #4]
   1e81c:	mov	r0, r2
   1e820:	mov	r1, r3
   1e824:	bl	1e8e8 <ftello64@plt+0xd000>
   1e828:	mov	r4, r0
   1e82c:	ldr	r0, [r6, #32]
   1e830:	str	r6, [sp, #8]
   1e834:	ldr	r1, [r6, #68]	; 0x44
   1e838:	and	r1, r1, r4
   1e83c:	add	r1, r1, r1, lsl #1
   1e840:	mov	r6, r0
   1e844:	ldr	r2, [r6, r1, lsl #2]!
   1e848:	cmp	r2, #1
   1e84c:	blt	1e8a0 <ftello64@plt+0xcfb8>
   1e850:	add	r0, r0, r1, lsl #2
   1e854:	ldr	r8, [r0, #8]
   1e858:	mov	r9, #0
   1e85c:	ldr	r7, [r8, r9, lsl #2]
   1e860:	ldr	r0, [r7]
   1e864:	cmp	r0, r4
   1e868:	bne	1e890 <ftello64@plt+0xcfa8>
   1e86c:	ldrb	r0, [r7, #52]	; 0x34
   1e870:	and	r0, r0, #15
   1e874:	cmp	r0, r5
   1e878:	bne	1e890 <ftello64@plt+0xcfa8>
   1e87c:	ldr	r0, [r7, #40]	; 0x28
   1e880:	mov	r1, sl
   1e884:	bl	1e914 <ftello64@plt+0xd02c>
   1e888:	cmp	r0, #0
   1e88c:	bne	1e8dc <ftello64@plt+0xcff4>
   1e890:	ldr	r0, [r6]
   1e894:	add	r9, r9, #1
   1e898:	cmp	r9, r0
   1e89c:	blt	1e85c <ftello64@plt+0xcf74>
   1e8a0:	ldr	r0, [sp, #8]
   1e8a4:	mov	r1, sl
   1e8a8:	mov	r2, r5
   1e8ac:	mov	r3, r4
   1e8b0:	bl	1e974 <ftello64@plt+0xd08c>
   1e8b4:	mov	r7, r0
   1e8b8:	cmp	r0, #0
   1e8bc:	bne	1e8dc <ftello64@plt+0xcff4>
   1e8c0:	mov	r0, #12
   1e8c4:	ldr	r1, [sp, #4]
   1e8c8:	str	r0, [r1]
   1e8cc:	mov	r7, #0
   1e8d0:	b	1e8dc <ftello64@plt+0xcff4>
   1e8d4:	mov	r7, #0
   1e8d8:	str	r7, [r0]
   1e8dc:	mov	r0, r7
   1e8e0:	sub	sp, fp, #28
   1e8e4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1e8e8:	mov	r2, r0
   1e8ec:	ldr	r3, [r0, #4]
   1e8f0:	add	r0, r3, r1
   1e8f4:	cmp	r3, #1
   1e8f8:	bxlt	lr
   1e8fc:	ldr	r1, [r2, #8]
   1e900:	ldr	r2, [r1], #4
   1e904:	add	r0, r2, r0
   1e908:	subs	r3, r3, #1
   1e90c:	bne	1e900 <ftello64@plt+0xd018>
   1e910:	bx	lr
   1e914:	push	{fp, lr}
   1e918:	mov	fp, sp
   1e91c:	mov	lr, r0
   1e920:	mov	r0, #0
   1e924:	cmp	lr, #0
   1e928:	cmpne	r1, #0
   1e92c:	beq	1e970 <ftello64@plt+0xd088>
   1e930:	ldr	ip, [lr, #4]
   1e934:	ldr	r3, [r1, #4]
   1e938:	cmp	ip, r3
   1e93c:	popne	{fp, pc}
   1e940:	sub	r3, ip, #1
   1e944:	add	r2, r3, #1
   1e948:	cmp	r2, #1
   1e94c:	movlt	r0, #1
   1e950:	poplt	{fp, pc}
   1e954:	ldr	r2, [r1, #8]
   1e958:	ldr	ip, [r2, r3, lsl #2]
   1e95c:	ldr	r2, [lr, #8]
   1e960:	ldr	r2, [r2, r3, lsl #2]
   1e964:	sub	r3, r3, #1
   1e968:	cmp	r2, ip
   1e96c:	beq	1e944 <ftello64@plt+0xd05c>
   1e970:	pop	{fp, pc}
   1e974:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1e978:	add	fp, sp, #28
   1e97c:	sub	sp, sp, #20
   1e980:	mov	r8, r3
   1e984:	mov	r9, r2
   1e988:	mov	r7, r1
   1e98c:	mov	r6, r0
   1e990:	mov	r0, #56	; 0x38
   1e994:	mov	r1, #1
   1e998:	bl	25834 <ftello64@plt+0x13f4c>
   1e99c:	cmp	r0, #0
   1e9a0:	beq	1eb6c <ftello64@plt+0xd284>
   1e9a4:	mov	r4, r0
   1e9a8:	add	r5, r0, #4
   1e9ac:	mov	r0, r5
   1e9b0:	mov	r1, r7
   1e9b4:	bl	1e70c <ftello64@plt+0xce24>
   1e9b8:	cmp	r0, #0
   1e9bc:	bne	1eb74 <ftello64@plt+0xd28c>
   1e9c0:	str	r8, [sp, #4]
   1e9c4:	str	r5, [r4, #40]	; 0x28
   1e9c8:	and	r0, r9, #15
   1e9cc:	ldrb	r1, [r4, #52]	; 0x34
   1e9d0:	and	r1, r1, #240	; 0xf0
   1e9d4:	orr	r0, r1, r0
   1e9d8:	strb	r0, [r4, #52]	; 0x34
   1e9dc:	ldr	r0, [r7, #4]
   1e9e0:	cmp	r0, #1
   1e9e4:	blt	1eb40 <ftello64@plt+0xd258>
   1e9e8:	mov	r3, r5
   1e9ec:	and	r0, r9, #4
   1e9f0:	str	r0, [sp]
   1e9f4:	and	r0, r9, #2
   1e9f8:	str	r0, [sp, #8]
   1e9fc:	and	r0, r9, #1
   1ea00:	str	r0, [sp, #16]
   1ea04:	mov	r8, #0
   1ea08:	movw	r0, #65280	; 0xff00
   1ea0c:	movt	r0, #3
   1ea10:	add	sl, r0, #255	; 0xff
   1ea14:	mov	r9, #0
   1ea18:	str	r5, [sp, #12]
   1ea1c:	ldr	r0, [r7, #8]
   1ea20:	ldr	r0, [r0, r8, lsl #2]
   1ea24:	ldr	r1, [r6]
   1ea28:	add	r0, r1, r0, lsl #3
   1ea2c:	ldr	r5, [r0, #4]
   1ea30:	and	r0, r5, sl
   1ea34:	cmp	r0, #1
   1ea38:	beq	1eb30 <ftello64@plt+0xd248>
   1ea3c:	movw	r0, #65280	; 0xff00
   1ea40:	movt	r0, #3
   1ea44:	and	r0, r5, r0
   1ea48:	mov	r1, #32
   1ea4c:	and	r1, r1, r5, lsr #15
   1ea50:	ldrb	r2, [r4, #52]	; 0x34
   1ea54:	orr	r1, r2, r1
   1ea58:	strb	r1, [r4, #52]	; 0x34
   1ea5c:	uxtb	r2, r5
   1ea60:	cmp	r2, #2
   1ea64:	beq	1ea78 <ftello64@plt+0xd190>
   1ea68:	cmp	r2, #4
   1ea6c:	bne	1ea84 <ftello64@plt+0xd19c>
   1ea70:	mov	r2, #64	; 0x40
   1ea74:	b	1ea7c <ftello64@plt+0xd194>
   1ea78:	mov	r2, #16
   1ea7c:	orr	r1, r1, r2
   1ea80:	strb	r1, [r4, #52]	; 0x34
   1ea84:	cmp	r0, #0
   1ea88:	beq	1eb30 <ftello64@plt+0xd248>
   1ea8c:	ldr	r0, [r4, #40]	; 0x28
   1ea90:	cmp	r0, r3
   1ea94:	bne	1ead0 <ftello64@plt+0xd1e8>
   1ea98:	mov	r0, #12
   1ea9c:	bl	25888 <ftello64@plt+0x13fa0>
   1eaa0:	cmp	r0, #0
   1eaa4:	beq	1eb64 <ftello64@plt+0xd27c>
   1eaa8:	str	r0, [r4, #40]	; 0x28
   1eaac:	mov	r1, r7
   1eab0:	bl	1e70c <ftello64@plt+0xce24>
   1eab4:	cmp	r0, #0
   1eab8:	bne	1eb64 <ftello64@plt+0xd27c>
   1eabc:	ldrb	r0, [r4, #52]	; 0x34
   1eac0:	orr	r0, r0, #128	; 0x80
   1eac4:	strb	r0, [r4, #52]	; 0x34
   1eac8:	mov	r9, #0
   1eacc:	ldr	r3, [sp, #12]
   1ead0:	ldr	r0, [sp, #16]
   1ead4:	cmp	r0, #0
   1ead8:	bne	1eae4 <ftello64@plt+0xd1fc>
   1eadc:	ands	r0, r5, #256	; 0x100
   1eae0:	bne	1eb1c <ftello64@plt+0xd234>
   1eae4:	ldr	r0, [sp, #16]
   1eae8:	cmp	r0, #0
   1eaec:	andsne	r0, r5, #512	; 0x200
   1eaf0:	bne	1eb1c <ftello64@plt+0xd234>
   1eaf4:	ldr	r0, [sp, #8]
   1eaf8:	cmp	r0, #0
   1eafc:	bne	1eb08 <ftello64@plt+0xd220>
   1eb00:	ands	r0, r5, #4096	; 0x1000
   1eb04:	bne	1eb1c <ftello64@plt+0xd234>
   1eb08:	ldr	r0, [sp]
   1eb0c:	cmp	r0, #0
   1eb10:	bne	1eb30 <ftello64@plt+0xd248>
   1eb14:	ands	r0, r5, #16384	; 0x4000
   1eb18:	beq	1eb30 <ftello64@plt+0xd248>
   1eb1c:	sub	r1, r8, r9
   1eb20:	mov	r0, r3
   1eb24:	bl	1eb80 <ftello64@plt+0xd298>
   1eb28:	ldr	r3, [sp, #12]
   1eb2c:	add	r9, r9, #1
   1eb30:	ldr	r0, [r7, #4]
   1eb34:	add	r8, r8, #1
   1eb38:	cmp	r8, r0
   1eb3c:	blt	1ea1c <ftello64@plt+0xd134>
   1eb40:	mov	r0, r6
   1eb44:	mov	r1, r4
   1eb48:	ldr	r2, [sp, #4]
   1eb4c:	bl	1ebc8 <ftello64@plt+0xd2e0>
   1eb50:	cmp	r0, #0
   1eb54:	bne	1eb64 <ftello64@plt+0xd27c>
   1eb58:	mov	r0, r4
   1eb5c:	sub	sp, fp, #28
   1eb60:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1eb64:	mov	r0, r4
   1eb68:	bl	19124 <ftello64@plt+0x783c>
   1eb6c:	mov	r4, #0
   1eb70:	b	1eb58 <ftello64@plt+0xd270>
   1eb74:	mov	r0, r4
   1eb78:	bl	152fc <ftello64@plt+0x3a14>
   1eb7c:	b	1eb6c <ftello64@plt+0xd284>
   1eb80:	cmp	r1, #0
   1eb84:	ldrge	r2, [r0, #4]
   1eb88:	cmpge	r2, r1
   1eb8c:	bgt	1eb94 <ftello64@plt+0xd2ac>
   1eb90:	bx	lr
   1eb94:	sub	r2, r2, #1
   1eb98:	str	r2, [r0, #4]
   1eb9c:	cmp	r2, r1
   1eba0:	bxle	lr
   1eba4:	ldr	r2, [r0, #8]
   1eba8:	add	r3, r2, r1, lsl #2
   1ebac:	ldr	r3, [r3, #4]
   1ebb0:	str	r3, [r2, r1, lsl #2]
   1ebb4:	add	r1, r1, #1
   1ebb8:	ldr	r3, [r0, #4]
   1ebbc:	cmp	r1, r3
   1ebc0:	blt	1eba8 <ftello64@plt+0xd2c0>
   1ebc4:	b	1eb90 <ftello64@plt+0xd2a8>
   1ebc8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1ebcc:	add	fp, sp, #28
   1ebd0:	sub	sp, sp, #4
   1ebd4:	mov	r9, r2
   1ebd8:	mov	r4, r1
   1ebdc:	mov	r7, r0
   1ebe0:	str	r2, [r1]
   1ebe4:	ldr	r1, [r1, #8]
   1ebe8:	add	r5, r4, #16
   1ebec:	mov	r0, r5
   1ebf0:	bl	1e04c <ftello64@plt+0xc764>
   1ebf4:	mov	r8, #12
   1ebf8:	cmp	r0, #0
   1ebfc:	bne	1ec90 <ftello64@plt+0xd3a8>
   1ec00:	ldr	r0, [r4, #8]
   1ec04:	cmp	r0, #1
   1ec08:	blt	1ec4c <ftello64@plt+0xd364>
   1ec0c:	mov	r6, #0
   1ec10:	ldr	r0, [r4, #12]
   1ec14:	ldr	r1, [r0, r6, lsl #2]
   1ec18:	ldr	r0, [r7]
   1ec1c:	add	r0, r0, r1, lsl #3
   1ec20:	ldrb	r0, [r0, #4]
   1ec24:	tst	r0, #8
   1ec28:	bne	1ec3c <ftello64@plt+0xd354>
   1ec2c:	mov	r0, r5
   1ec30:	bl	1e6ac <ftello64@plt+0xcdc4>
   1ec34:	cmp	r0, #0
   1ec38:	beq	1ec90 <ftello64@plt+0xd3a8>
   1ec3c:	ldr	r0, [r4, #8]
   1ec40:	add	r6, r6, #1
   1ec44:	cmp	r6, r0
   1ec48:	blt	1ec10 <ftello64@plt+0xd328>
   1ec4c:	ldr	sl, [r7, #32]
   1ec50:	ldr	r0, [r7, #68]	; 0x44
   1ec54:	and	r0, r0, r9
   1ec58:	add	r7, r0, r0, lsl #1
   1ec5c:	mov	r6, sl
   1ec60:	ldr	r1, [r6, r7, lsl #2]!
   1ec64:	mov	r5, r6
   1ec68:	ldr	r0, [r5, #4]!
   1ec6c:	cmp	r0, r1
   1ec70:	ble	1ec9c <ftello64@plt+0xd3b4>
   1ec74:	add	r0, sl, r7, lsl #2
   1ec78:	ldr	r0, [r0, #8]
   1ec7c:	ldr	r1, [r6]
   1ec80:	add	r2, r1, #1
   1ec84:	str	r2, [r6]
   1ec88:	str	r4, [r0, r1, lsl #2]
   1ec8c:	mov	r8, #0
   1ec90:	mov	r0, r8
   1ec94:	sub	sp, fp, #28
   1ec98:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1ec9c:	add	r9, sl, r7, lsl #2
   1eca0:	ldr	r0, [r9, #8]!
   1eca4:	mov	r2, #2
   1eca8:	add	r1, r2, r1, lsl #1
   1ecac:	str	r1, [sp]
   1ecb0:	lsl	r1, r1, #2
   1ecb4:	bl	258b8 <ftello64@plt+0x13fd0>
   1ecb8:	cmp	r0, #0
   1ecbc:	beq	1ec90 <ftello64@plt+0xd3a8>
   1ecc0:	str	r0, [r9]
   1ecc4:	ldr	r0, [sp]
   1ecc8:	str	r0, [r5]
   1eccc:	b	1ec74 <ftello64@plt+0xd38c>
   1ecd0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1ecd4:	add	fp, sp, #28
   1ecd8:	sub	sp, sp, #4
   1ecdc:	mov	r5, r2
   1ece0:	mov	sl, r1
   1ece4:	mov	r4, r0
   1ece8:	add	r8, r2, #1
   1ecec:	cmp	r3, #1
   1ecf0:	beq	1ed44 <ftello64@plt+0xd45c>
   1ecf4:	mov	r6, #2
   1ecf8:	cmp	r3, #0
   1ecfc:	bne	1ed54 <ftello64@plt+0xd46c>
   1ed00:	lsl	r6, r8, #2
   1ed04:	mov	r0, r6
   1ed08:	bl	25888 <ftello64@plt+0x13fa0>
   1ed0c:	str	r0, [r4, #4]
   1ed10:	mov	r7, #0
   1ed14:	cmp	r0, #0
   1ed18:	beq	1ee08 <ftello64@plt+0xd520>
   1ed1c:	mov	r0, r6
   1ed20:	bl	25888 <ftello64@plt+0x13fa0>
   1ed24:	str	r0, [r4, #8]
   1ed28:	cmp	r0, #0
   1ed2c:	beq	1ee14 <ftello64@plt+0xd52c>
   1ed30:	str	r8, [r4]
   1ed34:	mov	r6, #1
   1ed38:	cmp	r5, #1
   1ed3c:	bge	1ed5c <ftello64@plt+0xd474>
   1ed40:	b	1edd4 <ftello64@plt+0xd4ec>
   1ed44:	ldr	r0, [r4]
   1ed48:	mov	r6, #1
   1ed4c:	cmp	r8, r0
   1ed50:	bhi	1ed88 <ftello64@plt+0xd4a0>
   1ed54:	cmp	r5, #1
   1ed58:	blt	1edd4 <ftello64@plt+0xd4ec>
   1ed5c:	add	r0, sl, #4
   1ed60:	ldmib	r4, {r1, r2}
   1ed64:	mov	r3, r5
   1ed68:	ldr	r7, [r0, #-4]
   1ed6c:	str	r7, [r1], #4
   1ed70:	ldr	r7, [r0]
   1ed74:	str	r7, [r2], #4
   1ed78:	add	r0, r0, #8
   1ed7c:	subs	r3, r3, #1
   1ed80:	bne	1ed68 <ftello64@plt+0xd480>
   1ed84:	b	1edd8 <ftello64@plt+0xd4f0>
   1ed88:	ldr	r0, [r4, #4]
   1ed8c:	lsl	r9, r8, #2
   1ed90:	mov	r1, r9
   1ed94:	bl	258b8 <ftello64@plt+0x13fd0>
   1ed98:	mov	r7, #0
   1ed9c:	str	r0, [sp]
   1eda0:	cmp	r0, #0
   1eda4:	beq	1ee08 <ftello64@plt+0xd520>
   1eda8:	ldr	r0, [r4, #8]
   1edac:	mov	r1, r9
   1edb0:	bl	258b8 <ftello64@plt+0x13fd0>
   1edb4:	cmp	r0, #0
   1edb8:	beq	1ee20 <ftello64@plt+0xd538>
   1edbc:	str	r8, [r4]
   1edc0:	ldr	r1, [sp]
   1edc4:	str	r1, [r4, #4]
   1edc8:	str	r0, [r4, #8]
   1edcc:	cmp	r5, #1
   1edd0:	bge	1ed5c <ftello64@plt+0xd474>
   1edd4:	mov	r5, #0
   1edd8:	ldr	r0, [r4]
   1eddc:	cmp	r5, r0
   1ede0:	bcs	1ee04 <ftello64@plt+0xd51c>
   1ede4:	ldmib	r4, {r0, r1}
   1ede8:	mvn	r2, #0
   1edec:	str	r2, [r1, r5, lsl #2]
   1edf0:	str	r2, [r0, r5, lsl #2]
   1edf4:	add	r5, r5, #1
   1edf8:	ldr	r3, [r4]
   1edfc:	cmp	r5, r3
   1ee00:	bcc	1edec <ftello64@plt+0xd504>
   1ee04:	mov	r7, r6
   1ee08:	mov	r0, r7
   1ee0c:	sub	sp, fp, #28
   1ee10:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1ee14:	ldr	r0, [r4, #4]
   1ee18:	bl	152fc <ftello64@plt+0x3a14>
   1ee1c:	b	1ee08 <ftello64@plt+0xd520>
   1ee20:	ldr	r0, [sp]
   1ee24:	b	1ee18 <ftello64@plt+0xd530>
   1ee28:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1ee2c:	add	fp, sp, #24
   1ee30:	sub	sp, sp, #8
   1ee34:	mov	r7, r3
   1ee38:	mov	r4, r2
   1ee3c:	mov	r8, r1
   1ee40:	mov	r5, r0
   1ee44:	ldr	r9, [fp, #16]
   1ee48:	ldr	r6, [r9, #92]	; 0x5c
   1ee4c:	str	r9, [sp, #4]
   1ee50:	ldr	r0, [fp, #12]
   1ee54:	str	r0, [sp]
   1ee58:	ldr	r3, [fp, #8]
   1ee5c:	mov	r0, r1
   1ee60:	mov	r1, r2
   1ee64:	mov	r2, r5
   1ee68:	bl	19bac <ftello64@plt+0x82c4>
   1ee6c:	cmp	r6, r7
   1ee70:	movgt	r7, r6
   1ee74:	add	r1, r4, #1
   1ee78:	cmp	r1, r7
   1ee7c:	movge	r1, r7
   1ee80:	mov	r0, r5
   1ee84:	bl	19c04 <ftello64@plt+0x831c>
   1ee88:	cmp	r0, #0
   1ee8c:	bne	1eed0 <ftello64@plt+0xd5e8>
   1ee90:	add	r1, r9, #96	; 0x60
   1ee94:	str	r1, [r5, #68]	; 0x44
   1ee98:	ldrb	r1, [r9, #88]	; 0x58
   1ee9c:	ubfx	r1, r1, #4, #1
   1eea0:	strb	r1, [r5, #78]	; 0x4e
   1eea4:	ldrb	r1, [r5, #75]	; 0x4b
   1eea8:	cmp	r1, #0
   1eeac:	beq	1eeb8 <ftello64@plt+0xd5d0>
   1eeb0:	mov	r4, #0
   1eeb4:	b	1eec8 <ftello64@plt+0xd5e0>
   1eeb8:	str	r8, [r5, #4]
   1eebc:	ldr	r1, [r9, #92]	; 0x5c
   1eec0:	cmp	r1, #1
   1eec4:	movwgt	r4, #0
   1eec8:	str	r4, [r5, #28]
   1eecc:	str	r4, [r5, #32]
   1eed0:	sub	sp, fp, #24
   1eed4:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1eed8:	push	{r4, r5, r6, sl, fp, lr}
   1eedc:	add	fp, sp, #16
   1eee0:	mov	r4, r2
   1eee4:	mov	r5, r0
   1eee8:	mvn	r0, #0
   1eeec:	str	r1, [r5, #88]	; 0x58
   1eef0:	str	r0, [r5, #92]	; 0x5c
   1eef4:	cmp	r2, #1
   1eef8:	blt	1ef44 <ftello64@plt+0xd65c>
   1eefc:	mov	r6, #12
   1ef00:	movw	r0, #43690	; 0xaaaa
   1ef04:	movt	r0, #2730	; 0xaaa
   1ef08:	cmp	r4, r0
   1ef0c:	bhi	1ef3c <ftello64@plt+0xd654>
   1ef10:	add	r0, r4, r4, lsl #1
   1ef14:	lsl	r0, r0, #3
   1ef18:	bl	25888 <ftello64@plt+0x13fa0>
   1ef1c:	str	r0, [r5, #116]	; 0x74
   1ef20:	lsl	r0, r4, #2
   1ef24:	bl	25888 <ftello64@plt+0x13fa0>
   1ef28:	str	r0, [r5, #132]	; 0x84
   1ef2c:	cmp	r0, #0
   1ef30:	ldrne	r0, [r5, #116]	; 0x74
   1ef34:	cmpne	r0, #0
   1ef38:	bne	1ef44 <ftello64@plt+0xd65c>
   1ef3c:	mov	r0, r6
   1ef40:	pop	{r4, r5, r6, sl, fp, pc}
   1ef44:	mov	r0, #1
   1ef48:	str	r0, [r5, #120]	; 0x78
   1ef4c:	str	r4, [r5, #112]	; 0x70
   1ef50:	str	r4, [r5, #128]	; 0x80
   1ef54:	mov	r6, #0
   1ef58:	mov	r0, r6
   1ef5c:	pop	{r4, r5, r6, sl, fp, pc}
   1ef60:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1ef64:	add	fp, sp, #28
   1ef68:	sub	sp, sp, #28
   1ef6c:	mov	r6, r2
   1ef70:	mov	r7, r1
   1ef74:	mov	r4, r0
   1ef78:	ldr	r0, [r0, #24]
   1ef7c:	cmp	r0, r1
   1ef80:	ble	1f0ec <ftello64@plt+0xd804>
   1ef84:	ldr	r0, [r4, #80]	; 0x50
   1ef88:	cmp	r0, #2
   1ef8c:	movge	r0, #0
   1ef90:	strge	r0, [r4, #16]
   1ef94:	strge	r0, [r4, #20]
   1ef98:	mov	r0, #0
   1ef9c:	str	r0, [r4, #24]
   1efa0:	str	r0, [r4, #28]
   1efa4:	str	r0, [r4, #32]
   1efa8:	strb	r0, [r4, #76]	; 0x4c
   1efac:	mov	r0, #4
   1efb0:	tst	r6, #1
   1efb4:	movweq	r0, #6
   1efb8:	ldr	r1, [r4, #44]	; 0x2c
   1efbc:	ldr	r2, [r4, #52]	; 0x34
   1efc0:	str	r1, [r4, #48]	; 0x30
   1efc4:	str	r2, [r4, #56]	; 0x38
   1efc8:	str	r0, [r4, #60]	; 0x3c
   1efcc:	ldrb	r0, [r4, #75]	; 0x4b
   1efd0:	cmp	r0, #0
   1efd4:	mov	r5, r7
   1efd8:	ldreq	r0, [r4]
   1efdc:	streq	r0, [r4, #4]
   1efe0:	moveq	r5, r7
   1efe4:	cmp	r5, #0
   1efe8:	beq	1f074 <ftello64@plt+0xd78c>
   1efec:	ldr	r0, [r4, #32]
   1eff0:	cmp	r5, r0
   1eff4:	bge	1f0fc <ftello64@plt+0xd814>
   1eff8:	ldrb	r0, [r4, #76]	; 0x4c
   1effc:	cmp	r0, #0
   1f000:	bne	1f230 <ftello64@plt+0xd948>
   1f004:	sub	r1, r5, #1
   1f008:	mov	r0, r4
   1f00c:	mov	r2, r6
   1f010:	bl	1fee4 <ftello64@plt+0xe5fc>
   1f014:	str	r0, [r4, #60]	; 0x3c
   1f018:	ldr	r0, [r4, #80]	; 0x50
   1f01c:	cmp	r0, #2
   1f020:	blt	1f03c <ftello64@plt+0xd754>
   1f024:	ldr	r0, [r4, #8]
   1f028:	ldr	r2, [r4, #28]
   1f02c:	add	r1, r0, r5, lsl #2
   1f030:	sub	r2, r2, r5
   1f034:	lsl	r2, r2, #2
   1f038:	bl	11588 <memmove@plt>
   1f03c:	ldrb	r0, [r4, #75]	; 0x4b
   1f040:	cmp	r0, #0
   1f044:	bne	1f324 <ftello64@plt+0xda3c>
   1f048:	ldr	r0, [r4, #28]
   1f04c:	ldr	r1, [r4, #32]
   1f050:	sub	r0, r0, r5
   1f054:	sub	r1, r1, r5
   1f058:	str	r0, [r4, #28]
   1f05c:	str	r1, [r4, #32]
   1f060:	ldrb	r0, [r4, #75]	; 0x4b
   1f064:	cmp	r0, #0
   1f068:	ldreq	r0, [r4, #4]
   1f06c:	addeq	r0, r0, r5
   1f070:	streq	r0, [r4, #4]
   1f074:	str	r7, [r4, #24]
   1f078:	ldr	r0, [r4, #48]	; 0x30
   1f07c:	ldr	r1, [r4, #56]	; 0x38
   1f080:	ldr	r2, [r4, #80]	; 0x50
   1f084:	sub	r0, r0, r5
   1f088:	str	r0, [r4, #48]	; 0x30
   1f08c:	sub	r1, r1, r5
   1f090:	str	r1, [r4, #56]	; 0x38
   1f094:	cmp	r2, #2
   1f098:	blt	1f0c0 <ftello64@plt+0xd7d8>
   1f09c:	ldrb	r0, [r4, #72]	; 0x48
   1f0a0:	cmp	r0, #0
   1f0a4:	beq	1f0d4 <ftello64@plt+0xd7ec>
   1f0a8:	mov	r0, r4
   1f0ac:	bl	19ca8 <ftello64@plt+0x83c0>
   1f0b0:	cmp	r0, #0
   1f0b4:	beq	1f0dc <ftello64@plt+0xd7f4>
   1f0b8:	sub	sp, fp, #28
   1f0bc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1f0c0:	ldrb	r1, [r4, #75]	; 0x4b
   1f0c4:	cmp	r1, #0
   1f0c8:	bne	1f33c <ftello64@plt+0xda54>
   1f0cc:	str	r0, [r4, #28]
   1f0d0:	b	1f0dc <ftello64@plt+0xd7f4>
   1f0d4:	mov	r0, r4
   1f0d8:	bl	1a2dc <ftello64@plt+0x89f4>
   1f0dc:	mov	r0, #0
   1f0e0:	str	r0, [r4, #40]	; 0x28
   1f0e4:	sub	sp, fp, #28
   1f0e8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1f0ec:	sub	r5, r7, r0
   1f0f0:	cmp	r5, #0
   1f0f4:	bne	1efec <ftello64@plt+0xd704>
   1f0f8:	b	1f074 <ftello64@plt+0xd78c>
   1f0fc:	ldr	r9, [r4, #28]
   1f100:	ldrb	r0, [r4, #76]	; 0x4c
   1f104:	cmp	r0, #0
   1f108:	bne	1f4b4 <ftello64@plt+0xdbcc>
   1f10c:	mov	r0, #0
   1f110:	str	r0, [r4, #28]
   1f114:	ldr	r1, [r4, #80]	; 0x50
   1f118:	cmp	r1, #2
   1f11c:	blt	1f354 <ftello64@plt+0xda6c>
   1f120:	mvn	r0, #0
   1f124:	str	r0, [sp, #24]
   1f128:	ldrb	r0, [r4, #73]	; 0x49
   1f12c:	cmp	r0, #0
   1f130:	beq	1f1e4 <ftello64@plt+0xd8fc>
   1f134:	ldr	r2, [r4]
   1f138:	ldr	r0, [r4, #24]
   1f13c:	add	r0, r2, r0
   1f140:	add	r8, r0, r5
   1f144:	sub	r1, r5, r1
   1f148:	add	r1, r0, r1
   1f14c:	cmp	r1, r2
   1f150:	movcc	r1, r2
   1f154:	mov	sl, r8
   1f158:	sub	sl, sl, #1
   1f15c:	cmp	sl, r1
   1f160:	bcc	1f1d8 <ftello64@plt+0xd8f0>
   1f164:	ldrb	r2, [sl]
   1f168:	and	r2, r2, #192	; 0xc0
   1f16c:	cmp	r2, #128	; 0x80
   1f170:	beq	1f158 <ftello64@plt+0xd870>
   1f174:	ldr	r1, [r4, #48]	; 0x30
   1f178:	add	r3, r0, r1
   1f17c:	sub	r2, r3, sl
   1f180:	ldr	r0, [r4, #64]	; 0x40
   1f184:	cmp	r0, #0
   1f188:	mov	r1, sl
   1f18c:	bne	1f53c <ftello64@plt+0xdc54>
   1f190:	mov	r0, #0
   1f194:	str	r0, [sp, #20]
   1f198:	str	r0, [sp, #16]
   1f19c:	add	r0, sp, #12
   1f1a0:	add	r3, sp, #16
   1f1a4:	bl	261f0 <ftello64@plt+0x14908>
   1f1a8:	sub	r1, r8, sl
   1f1ac:	cmp	r0, r1
   1f1b0:	bcc	1f1d8 <ftello64@plt+0xd8f0>
   1f1b4:	cmn	r0, #3
   1f1b8:	bhi	1f1d8 <ftello64@plt+0xd8f0>
   1f1bc:	mov	r2, #0
   1f1c0:	str	r2, [r4, #16]
   1f1c4:	str	r2, [r4, #20]
   1f1c8:	sub	r0, r0, r1
   1f1cc:	str	r0, [r4, #28]
   1f1d0:	ldr	r0, [sp, #12]
   1f1d4:	str	r0, [sp, #24]
   1f1d8:	ldr	r8, [sp, #24]
   1f1dc:	cmn	r8, #1
   1f1e0:	bne	1f208 <ftello64@plt+0xd920>
   1f1e4:	add	r2, sp, #24
   1f1e8:	mov	r0, r4
   1f1ec:	mov	r1, r7
   1f1f0:	bl	1ffb0 <ftello64@plt+0xe6c8>
   1f1f4:	sub	r0, r0, r7
   1f1f8:	str	r0, [r4, #28]
   1f1fc:	ldr	r8, [sp, #24]
   1f200:	cmn	r8, #1
   1f204:	beq	1f478 <ftello64@plt+0xdb90>
   1f208:	ldrb	r0, [r4, #78]	; 0x4e
   1f20c:	cmp	r0, #0
   1f210:	bne	1f518 <ftello64@plt+0xdc30>
   1f214:	mov	r0, #0
   1f218:	cmp	r8, #10
   1f21c:	bne	1f488 <ftello64@plt+0xdba0>
   1f220:	ldrb	r0, [r4, #77]	; 0x4d
   1f224:	cmp	r0, #0
   1f228:	movwne	r0, #2
   1f22c:	b	1f488 <ftello64@plt+0xdba0>
   1f230:	ldr	r8, [r4, #12]
   1f234:	ldr	r9, [r4, #28]
   1f238:	mov	r0, #0
   1f23c:	mov	r1, r9
   1f240:	add	r2, r0, r1
   1f244:	add	r2, r2, r2, lsr #31
   1f248:	asr	sl, r2, #1
   1f24c:	ldr	r2, [r8, sl, lsl #2]
   1f250:	cmp	r2, r5
   1f254:	mov	r3, sl
   1f258:	bgt	1f268 <ftello64@plt+0xd980>
   1f25c:	bge	1f274 <ftello64@plt+0xd98c>
   1f260:	add	r0, sl, #1
   1f264:	mov	r3, r1
   1f268:	cmp	r0, r3
   1f26c:	mov	r1, r3
   1f270:	blt	1f240 <ftello64@plt+0xd958>
   1f274:	cmp	r2, r5
   1f278:	addlt	sl, sl, #1
   1f27c:	sub	r1, sl, #1
   1f280:	mov	r0, r4
   1f284:	mov	r2, r6
   1f288:	bl	1fee4 <ftello64@plt+0xe5fc>
   1f28c:	str	r0, [r4, #60]	; 0x3c
   1f290:	cmp	r9, r5
   1f294:	ble	1f2a8 <ftello64@plt+0xd9c0>
   1f298:	cmp	sl, r5
   1f29c:	ldreq	r0, [r8, sl, lsl #2]
   1f2a0:	cmpeq	r0, r5
   1f2a4:	beq	1f404 <ftello64@plt+0xdb1c>
   1f2a8:	mov	r0, #0
   1f2ac:	strb	r0, [r4, #76]	; 0x4c
   1f2b0:	sub	r0, r5, r7
   1f2b4:	ldr	r1, [r4, #44]	; 0x2c
   1f2b8:	ldr	r2, [r4, #52]	; 0x34
   1f2bc:	add	r1, r0, r1
   1f2c0:	str	r1, [r4, #48]	; 0x30
   1f2c4:	add	r0, r0, r2
   1f2c8:	str	r0, [r4, #56]	; 0x38
   1f2cc:	sub	r1, r8, #4
   1f2d0:	mov	r0, sl
   1f2d4:	cmp	sl, #1
   1f2d8:	blt	1f2ec <ftello64@plt+0xda04>
   1f2dc:	ldr	r2, [r1, r0, lsl #2]
   1f2e0:	sub	sl, r0, #1
   1f2e4:	cmp	r2, r5
   1f2e8:	beq	1f2d0 <ftello64@plt+0xd9e8>
   1f2ec:	cmp	r0, r9
   1f2f0:	bge	1f310 <ftello64@plt+0xda28>
   1f2f4:	ldr	r1, [r4, #8]
   1f2f8:	ldr	r2, [r1, r0, lsl #2]
   1f2fc:	cmn	r2, #1
   1f300:	bne	1f310 <ftello64@plt+0xda28>
   1f304:	add	r0, r0, #1
   1f308:	cmp	r0, r9
   1f30c:	blt	1f2f8 <ftello64@plt+0xda10>
   1f310:	cmp	r0, r9
   1f314:	bne	1f3a0 <ftello64@plt+0xdab8>
   1f318:	mov	r0, #0
   1f31c:	str	r0, [r4, #28]
   1f320:	b	1f498 <ftello64@plt+0xdbb0>
   1f324:	ldr	r0, [r4, #4]
   1f328:	ldr	r2, [r4, #28]
   1f32c:	add	r1, r0, r5
   1f330:	sub	r2, r2, r5
   1f334:	bl	11588 <memmove@plt>
   1f338:	b	1f048 <ftello64@plt+0xd760>
   1f33c:	ldrb	r0, [r4, #72]	; 0x48
   1f340:	cmp	r0, #0
   1f344:	beq	1f3ec <ftello64@plt+0xdb04>
   1f348:	mov	r0, r4
   1f34c:	bl	1a270 <ftello64@plt+0x8988>
   1f350:	b	1f0dc <ftello64@plt+0xd7f4>
   1f354:	ldr	r2, [r4]
   1f358:	ldr	r3, [r4, #24]
   1f35c:	ldr	r1, [r4, #64]	; 0x40
   1f360:	add	r3, r5, r3
   1f364:	add	r2, r2, r3
   1f368:	ldrb	r6, [r2, #-1]
   1f36c:	str	r0, [r4, #32]
   1f370:	cmp	r1, #0
   1f374:	ldrbne	r6, [r1, r6]
   1f378:	ldr	r0, [r4, #68]	; 0x44
   1f37c:	mov	r1, r6
   1f380:	bl	2005c <ftello64@plt+0xe774>
   1f384:	mov	r1, #1
   1f388:	cmp	r0, #0
   1f38c:	moveq	r1, #0
   1f390:	cmpeq	r6, #10
   1f394:	beq	1f4a4 <ftello64@plt+0xdbbc>
   1f398:	str	r1, [r4, #60]	; 0x3c
   1f39c:	b	1f060 <ftello64@plt+0xd778>
   1f3a0:	ldr	r0, [r8, r0, lsl #2]
   1f3a4:	subs	r0, r0, r5
   1f3a8:	str	r0, [r4, #28]
   1f3ac:	beq	1f498 <ftello64@plt+0xdbb0>
   1f3b0:	ldr	r2, [r4, #28]
   1f3b4:	cmp	r2, #1
   1f3b8:	blt	1f3dc <ftello64@plt+0xdaf4>
   1f3bc:	ldr	r0, [r4, #8]
   1f3c0:	mov	r1, #0
   1f3c4:	mvn	r3, #0
   1f3c8:	str	r3, [r0, r1, lsl #2]
   1f3cc:	add	r1, r1, #1
   1f3d0:	ldr	r2, [r4, #28]
   1f3d4:	cmp	r1, r2
   1f3d8:	blt	1f3c8 <ftello64@plt+0xdae0>
   1f3dc:	ldr	r0, [r4, #4]
   1f3e0:	mov	r1, #255	; 0xff
   1f3e4:	bl	117b0 <memset@plt>
   1f3e8:	b	1f498 <ftello64@plt+0xdbb0>
   1f3ec:	ldr	r0, [r4, #64]	; 0x40
   1f3f0:	cmp	r0, #0
   1f3f4:	beq	1f0dc <ftello64@plt+0xd7f4>
   1f3f8:	mov	r0, r4
   1f3fc:	bl	1a46c <ftello64@plt+0x8b84>
   1f400:	b	1f0dc <ftello64@plt+0xd7f4>
   1f404:	ldr	r0, [r4, #8]
   1f408:	add	r1, r0, r5, lsl #2
   1f40c:	sub	r2, r9, r5
   1f410:	lsl	r2, r2, #2
   1f414:	bl	11588 <memmove@plt>
   1f418:	ldr	r0, [r4, #4]
   1f41c:	ldr	r2, [r4, #28]
   1f420:	add	r1, r0, r5
   1f424:	sub	r2, r2, r5
   1f428:	bl	11588 <memmove@plt>
   1f42c:	ldr	r0, [r4, #28]
   1f430:	ldr	r1, [r4, #32]
   1f434:	sub	r0, r0, r5
   1f438:	sub	r1, r1, r5
   1f43c:	str	r0, [r4, #28]
   1f440:	str	r1, [r4, #32]
   1f444:	cmp	r0, #1
   1f448:	blt	1f060 <ftello64@plt+0xd778>
   1f44c:	ldr	r0, [r4, #12]
   1f450:	add	r1, r0, r5, lsl #2
   1f454:	mov	r2, #0
   1f458:	ldr	r3, [r1, r2, lsl #2]
   1f45c:	sub	r3, r3, r5
   1f460:	str	r3, [r0, r2, lsl #2]
   1f464:	add	r2, r2, #1
   1f468:	ldr	r3, [r4, #28]
   1f46c:	cmp	r2, r3
   1f470:	blt	1f458 <ftello64@plt+0xdb70>
   1f474:	b	1f060 <ftello64@plt+0xd778>
   1f478:	sub	r1, r9, #1
   1f47c:	mov	r0, r4
   1f480:	mov	r2, r6
   1f484:	bl	1fee4 <ftello64@plt+0xe5fc>
   1f488:	str	r0, [r4, #60]	; 0x3c
   1f48c:	ldr	r0, [r4, #28]
   1f490:	cmp	r0, #0
   1f494:	bne	1f4dc <ftello64@plt+0xdbf4>
   1f498:	ldr	r0, [r4, #28]
   1f49c:	str	r0, [r4, #32]
   1f4a0:	b	1f060 <ftello64@plt+0xd778>
   1f4a4:	ldrb	r1, [r4, #77]	; 0x4d
   1f4a8:	cmp	r1, #0
   1f4ac:	movwne	r1, #2
   1f4b0:	b	1f398 <ftello64@plt+0xdab0>
   1f4b4:	mov	r0, #0
   1f4b8:	strb	r0, [r4, #76]	; 0x4c
   1f4bc:	sub	r0, r5, r7
   1f4c0:	ldr	r1, [r4, #44]	; 0x2c
   1f4c4:	ldr	r2, [r4, #52]	; 0x34
   1f4c8:	add	r1, r0, r1
   1f4cc:	str	r1, [r4, #48]	; 0x30
   1f4d0:	add	r0, r0, r2
   1f4d4:	str	r0, [r4, #56]	; 0x38
   1f4d8:	b	1f10c <ftello64@plt+0xd824>
   1f4dc:	ldr	r2, [r4, #28]
   1f4e0:	cmp	r2, #1
   1f4e4:	blt	1f508 <ftello64@plt+0xdc20>
   1f4e8:	ldr	r0, [r4, #8]
   1f4ec:	mov	r1, #0
   1f4f0:	mvn	r3, #0
   1f4f4:	str	r3, [r0, r1, lsl #2]
   1f4f8:	add	r1, r1, #1
   1f4fc:	ldr	r2, [r4, #28]
   1f500:	cmp	r1, r2
   1f504:	blt	1f4f4 <ftello64@plt+0xdc0c>
   1f508:	ldrb	r0, [r4, #75]	; 0x4b
   1f50c:	cmp	r0, #0
   1f510:	bne	1f3dc <ftello64@plt+0xdaf4>
   1f514:	b	1f498 <ftello64@plt+0xdbb0>
   1f518:	mov	r0, r8
   1f51c:	bl	11780 <iswalnum@plt>
   1f520:	mov	r1, r0
   1f524:	mov	r0, #1
   1f528:	cmp	r8, #95	; 0x5f
   1f52c:	beq	1f488 <ftello64@plt+0xdba0>
   1f530:	cmp	r1, #0
   1f534:	beq	1f214 <ftello64@plt+0xd92c>
   1f538:	b	1f488 <ftello64@plt+0xdba0>
   1f53c:	cmp	r2, #1
   1f540:	blt	1f584 <ftello64@plt+0xdc9c>
   1f544:	sub	r1, sl, #1
   1f548:	sub	r1, r1, r3
   1f54c:	cmn	r1, #7
   1f550:	mvnle	r1, #6
   1f554:	mvn	r3, #1
   1f558:	sub	ip, r3, r1
   1f55c:	add	r1, sp, #6
   1f560:	ldrb	r3, [sl, ip]
   1f564:	ldrb	r3, [r0, r3]
   1f568:	strb	r3, [r1, ip]
   1f56c:	sub	lr, ip, #1
   1f570:	add	r3, ip, #1
   1f574:	cmp	r3, #1
   1f578:	mov	ip, lr
   1f57c:	bgt	1f560 <ftello64@plt+0xdc78>
   1f580:	b	1f190 <ftello64@plt+0xd8a8>
   1f584:	add	r1, sp, #6
   1f588:	b	1f190 <ftello64@plt+0xd8a8>
   1f58c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1f590:	add	fp, sp, #28
   1f594:	sub	sp, sp, #20
   1f598:	mov	sl, r2
   1f59c:	str	r1, [sp, #12]
   1f5a0:	mov	r7, r0
   1f5a4:	ldr	r5, [r0, #84]	; 0x54
   1f5a8:	ldr	r8, [r0, #40]	; 0x28
   1f5ac:	mov	r0, #0
   1f5b0:	str	r0, [sp, #16]
   1f5b4:	cmp	r2, #0
   1f5b8:	str	r2, [sp, #4]
   1f5bc:	movwne	sl, #1
   1f5c0:	ldr	r4, [r5, #36]	; 0x24
   1f5c4:	ldrsb	r0, [r4, #52]	; 0x34
   1f5c8:	cmn	r0, #1
   1f5cc:	bgt	1f638 <ftello64@plt+0xdd50>
   1f5d0:	ldr	r2, [r7, #88]	; 0x58
   1f5d4:	sub	r1, r8, #1
   1f5d8:	mov	r0, r7
   1f5dc:	bl	1fee4 <ftello64@plt+0xe5fc>
   1f5e0:	tst	r0, #1
   1f5e4:	bne	1f634 <ftello64@plt+0xdd4c>
   1f5e8:	mov	r3, r0
   1f5ec:	cmp	r0, #0
   1f5f0:	beq	1f638 <ftello64@plt+0xdd50>
   1f5f4:	ands	r1, r3, #2
   1f5f8:	and	r0, r3, #4
   1f5fc:	cmpne	r0, #0
   1f600:	bne	1f690 <ftello64@plt+0xdda8>
   1f604:	cmp	r1, #0
   1f608:	bne	1f6a0 <ftello64@plt+0xddb8>
   1f60c:	cmp	r0, #0
   1f610:	beq	1f638 <ftello64@plt+0xdd50>
   1f614:	ldr	r2, [r4, #40]	; 0x28
   1f618:	add	r0, sp, #16
   1f61c:	mov	r1, r5
   1f620:	bl	1e7f4 <ftello64@plt+0xcf0c>
   1f624:	mov	r4, r0
   1f628:	cmp	r4, #0
   1f62c:	bne	1f640 <ftello64@plt+0xdd58>
   1f630:	b	1f844 <ftello64@plt+0xdf5c>
   1f634:	ldr	r4, [r5, #40]	; 0x28
   1f638:	cmp	r4, #0
   1f63c:	beq	1f844 <ftello64@plt+0xdf5c>
   1f640:	ldr	r0, [r7, #100]	; 0x64
   1f644:	cmp	r0, #0
   1f648:	beq	1f65c <ftello64@plt+0xdd74>
   1f64c:	str	r4, [r0, r8, lsl #2]
   1f650:	ldr	r0, [r5, #76]	; 0x4c
   1f654:	cmp	r0, #0
   1f658:	bne	1f874 <ftello64@plt+0xdf8c>
   1f65c:	ldrb	r0, [r4, #52]	; 0x34
   1f660:	tst	r0, #16
   1f664:	bne	1f84c <ftello64@plt+0xdf64>
   1f668:	mov	r0, #0
   1f66c:	str	r0, [sp, #8]
   1f670:	mvn	r6, #0
   1f674:	str	r8, [sp]
   1f678:	ldr	r0, [r7, #40]	; 0x28
   1f67c:	ldr	r1, [r7, #56]	; 0x38
   1f680:	cmp	r1, r0
   1f684:	ble	1f820 <ftello64@plt+0xdf38>
   1f688:	add	r8, sp, #16
   1f68c:	b	1f70c <ftello64@plt+0xde24>
   1f690:	ldr	r4, [r5, #48]	; 0x30
   1f694:	cmp	r4, #0
   1f698:	bne	1f640 <ftello64@plt+0xdd58>
   1f69c:	b	1f844 <ftello64@plt+0xdf5c>
   1f6a0:	ldr	r4, [r5, #44]	; 0x2c
   1f6a4:	cmp	r4, #0
   1f6a8:	bne	1f640 <ftello64@plt+0xdd58>
   1f6ac:	b	1f844 <ftello64@plt+0xdf5c>
   1f6b0:	ldr	r2, [r7, #48]	; 0x30
   1f6b4:	cmp	r1, r2
   1f6b8:	bge	1f720 <ftello64@plt+0xde38>
   1f6bc:	b	1f6cc <ftello64@plt+0xdde4>
   1f6c0:	ldr	r2, [r7, #48]	; 0x30
   1f6c4:	cmp	r1, r2
   1f6c8:	bge	1f72c <ftello64@plt+0xde44>
   1f6cc:	add	r1, r0, #2
   1f6d0:	mov	r0, r7
   1f6d4:	bl	20408 <ftello64@plt+0xeb20>
   1f6d8:	str	r0, [sp, #16]
   1f6dc:	cmp	r0, #0
   1f6e0:	beq	1f72c <ftello64@plt+0xde44>
   1f6e4:	b	1f844 <ftello64@plt+0xdf5c>
   1f6e8:	cmp	r9, r4
   1f6ec:	ldr	r0, [sp]
   1f6f0:	moveq	r0, r5
   1f6f4:	str	r0, [sp]
   1f6f8:	sub	r0, r9, r4
   1f6fc:	clz	r0, r0
   1f700:	lsr	r0, r0, #5
   1f704:	and	sl, sl, r0
   1f708:	b	1f7c0 <ftello64@plt+0xded8>
   1f70c:	mov	r9, r4
   1f710:	add	r5, r0, #1
   1f714:	ldr	r1, [r7, #36]	; 0x24
   1f718:	cmp	r5, r1
   1f71c:	bge	1f6b0 <ftello64@plt+0xddc8>
   1f720:	ldr	r1, [r7, #28]
   1f724:	cmp	r5, r1
   1f728:	bge	1f6c0 <ftello64@plt+0xddd8>
   1f72c:	mov	r0, r8
   1f730:	mov	r1, r7
   1f734:	mov	r2, r9
   1f738:	bl	204dc <ftello64@plt+0xebf4>
   1f73c:	mov	r4, r0
   1f740:	ldr	r0, [r7, #100]	; 0x64
   1f744:	cmp	r0, #0
   1f748:	beq	1f760 <ftello64@plt+0xde78>
   1f74c:	mov	r0, r8
   1f750:	mov	r1, r7
   1f754:	mov	r2, r4
   1f758:	bl	2058c <ftello64@plt+0xeca4>
   1f75c:	mov	r4, r0
   1f760:	cmp	r4, #0
   1f764:	bne	1f7b4 <ftello64@plt+0xdecc>
   1f768:	ldr	r0, [sp, #16]
   1f76c:	cmp	r0, #0
   1f770:	bne	1f844 <ftello64@plt+0xdf5c>
   1f774:	ldr	r0, [sp, #8]
   1f778:	clz	r0, r0
   1f77c:	lsr	r0, r0, #5
   1f780:	ldr	r1, [sp, #12]
   1f784:	orr	r0, r0, r1
   1f788:	cmp	r0, #1
   1f78c:	bne	1f820 <ftello64@plt+0xdf38>
   1f790:	ldr	r0, [r7, #100]	; 0x64
   1f794:	cmp	r0, #0
   1f798:	beq	1f820 <ftello64@plt+0xdf38>
   1f79c:	mov	r0, r8
   1f7a0:	mov	r1, r7
   1f7a4:	bl	206d8 <ftello64@plt+0xedf0>
   1f7a8:	mov	r4, r0
   1f7ac:	cmp	r0, #0
   1f7b0:	beq	1f820 <ftello64@plt+0xdf38>
   1f7b4:	tst	sl, #1
   1f7b8:	bne	1f6e8 <ftello64@plt+0xde00>
   1f7bc:	mov	sl, #0
   1f7c0:	ldrb	r0, [r4, #52]	; 0x34
   1f7c4:	tst	r0, #16
   1f7c8:	beq	1f810 <ftello64@plt+0xdf28>
   1f7cc:	sxtb	r0, r0
   1f7d0:	cmn	r0, #1
   1f7d4:	bgt	1f7f0 <ftello64@plt+0xdf08>
   1f7d8:	ldr	r2, [r7, #40]	; 0x28
   1f7dc:	mov	r0, r7
   1f7e0:	mov	r1, r4
   1f7e4:	bl	1f900 <ftello64@plt+0xe018>
   1f7e8:	cmp	r0, #0
   1f7ec:	beq	1f810 <ftello64@plt+0xdf28>
   1f7f0:	ldr	r6, [r7, #40]	; 0x28
   1f7f4:	ldr	r0, [sp, #12]
   1f7f8:	cmp	r0, #0
   1f7fc:	beq	1f838 <ftello64@plt+0xdf50>
   1f800:	mov	r0, #0
   1f804:	str	r0, [sp, #4]
   1f808:	mov	r0, #1
   1f80c:	str	r0, [sp, #8]
   1f810:	ldr	r0, [r7, #40]	; 0x28
   1f814:	ldr	r1, [r7, #56]	; 0x38
   1f818:	cmp	r1, r0
   1f81c:	bgt	1f70c <ftello64@plt+0xde24>
   1f820:	ldr	r2, [sp, #4]
   1f824:	cmp	r2, #0
   1f828:	ldrne	r0, [r2]
   1f82c:	ldrne	r1, [sp]
   1f830:	addne	r0, r0, r1
   1f834:	strne	r0, [r2]
   1f838:	mov	r0, r6
   1f83c:	sub	sp, fp, #28
   1f840:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1f844:	mvn	r6, #1
   1f848:	b	1f838 <ftello64@plt+0xdf50>
   1f84c:	sxtb	r0, r0
   1f850:	cmn	r0, #1
   1f854:	ble	1f8c4 <ftello64@plt+0xdfdc>
   1f858:	mov	r0, #1
   1f85c:	str	r0, [sp, #8]
   1f860:	ldr	r0, [sp, #12]
   1f864:	cmp	r0, #0
   1f868:	mov	r6, r8
   1f86c:	bne	1f674 <ftello64@plt+0xdd8c>
   1f870:	b	1f8f8 <ftello64@plt+0xe010>
   1f874:	add	r5, r4, #4
   1f878:	mov	sl, #0
   1f87c:	mov	r0, r7
   1f880:	mov	r1, r5
   1f884:	mov	r2, #0
   1f888:	bl	20084 <ftello64@plt+0xe79c>
   1f88c:	str	r0, [sp, #16]
   1f890:	cmp	r0, #0
   1f894:	bne	1f8bc <ftello64@plt+0xdfd4>
   1f898:	ldrb	r0, [r4, #52]	; 0x34
   1f89c:	tst	r0, #64	; 0x40
   1f8a0:	beq	1f65c <ftello64@plt+0xdd74>
   1f8a4:	mov	r0, r7
   1f8a8:	mov	r1, r5
   1f8ac:	bl	20110 <ftello64@plt+0xe828>
   1f8b0:	str	r0, [sp, #16]
   1f8b4:	cmp	r0, #0
   1f8b8:	beq	1f65c <ftello64@plt+0xdd74>
   1f8bc:	mov	r6, r0
   1f8c0:	b	1f838 <ftello64@plt+0xdf50>
   1f8c4:	mov	r0, r7
   1f8c8:	mov	r1, r4
   1f8cc:	mov	r2, r8
   1f8d0:	bl	1f900 <ftello64@plt+0xe018>
   1f8d4:	cmp	r0, #0
   1f8d8:	mov	r6, r8
   1f8dc:	mvneq	r6, #0
   1f8e0:	movwne	r0, #1
   1f8e4:	str	r0, [sp, #8]
   1f8e8:	beq	1f674 <ftello64@plt+0xdd8c>
   1f8ec:	ldr	r0, [sp, #12]
   1f8f0:	cmp	r0, #0
   1f8f4:	bne	1f674 <ftello64@plt+0xdd8c>
   1f8f8:	mov	r6, r8
   1f8fc:	b	1f838 <ftello64@plt+0xdf50>
   1f900:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1f904:	add	fp, sp, #24
   1f908:	mov	r3, r2
   1f90c:	mov	r8, r1
   1f910:	mov	r6, r0
   1f914:	ldr	r2, [r0, #88]	; 0x58
   1f918:	mov	r1, r3
   1f91c:	bl	1fee4 <ftello64@plt+0xe5fc>
   1f920:	mov	r9, r0
   1f924:	ldr	r0, [r8, #8]
   1f928:	cmp	r0, #1
   1f92c:	blt	1f96c <ftello64@plt+0xe084>
   1f930:	ldr	r4, [r8, #12]
   1f934:	ldr	r6, [r6, #84]	; 0x54
   1f938:	mov	r5, #0
   1f93c:	ldr	r7, [r4, r5, lsl #2]
   1f940:	mov	r0, r6
   1f944:	mov	r1, r7
   1f948:	mov	r2, r9
   1f94c:	bl	22da8 <ftello64@plt+0x114c0>
   1f950:	cmp	r0, #0
   1f954:	movne	r0, r7
   1f958:	popne	{r4, r5, r6, r7, r8, r9, fp, pc}
   1f95c:	add	r5, r5, #1
   1f960:	ldr	r0, [r8, #8]
   1f964:	cmp	r5, r0
   1f968:	blt	1f93c <ftello64@plt+0xe054>
   1f96c:	mov	r7, #0
   1f970:	mov	r0, r7
   1f974:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1f978:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1f97c:	add	fp, sp, #28
   1f980:	sub	sp, sp, #44	; 0x2c
   1f984:	ldr	r7, [r0, #92]	; 0x5c
   1f988:	cmn	r7, #-1073741822	; 0xc0000002
   1f98c:	bhi	1fb88 <ftello64@plt+0xe2a0>
   1f990:	ldr	r5, [r0, #84]	; 0x54
   1f994:	str	r0, [sp, #12]
   1f998:	ldr	sl, [r0, #96]	; 0x60
   1f99c:	mov	r0, #4
   1f9a0:	add	r6, r0, r7, lsl #2
   1f9a4:	mov	r0, r6
   1f9a8:	bl	25888 <ftello64@plt+0x13fa0>
   1f9ac:	mov	r4, #12
   1f9b0:	cmp	r0, #0
   1f9b4:	beq	1fb58 <ftello64@plt+0xe270>
   1f9b8:	mov	r9, r0
   1f9bc:	ldr	r0, [r5, #76]	; 0x4c
   1f9c0:	cmp	r0, #0
   1f9c4:	beq	1f9ec <ftello64@plt+0xe104>
   1f9c8:	mov	r0, r6
   1f9cc:	bl	25888 <ftello64@plt+0x13fa0>
   1f9d0:	cmp	r0, #0
   1f9d4:	beq	1fb5c <ftello64@plt+0xe274>
   1f9d8:	mov	r8, r0
   1f9dc:	str	r5, [sp, #8]
   1f9e0:	add	r4, sp, #16
   1f9e4:	mov	r5, sl
   1f9e8:	b	1fa54 <ftello64@plt+0xe16c>
   1f9ec:	str	r7, [sp]
   1f9f0:	add	r4, sp, #16
   1f9f4:	mov	r8, #0
   1f9f8:	mov	r0, r4
   1f9fc:	mov	r1, r9
   1fa00:	mov	r2, #0
   1fa04:	mov	r3, sl
   1fa08:	bl	22e1c <ftello64@plt+0x11534>
   1fa0c:	ldr	r0, [sp, #12]
   1fa10:	mov	r1, r4
   1fa14:	bl	22e3c <ftello64@plt+0x11554>
   1fa18:	mov	r4, r0
   1fa1c:	ldr	r0, [sp, #40]	; 0x28
   1fa20:	bl	152fc <ftello64@plt+0x3a14>
   1fa24:	cmp	r4, #0
   1fa28:	bne	1fb60 <ftello64@plt+0xe278>
   1fa2c:	ldr	r0, [r9]
   1fa30:	cmp	r0, #0
   1fa34:	bne	1fb3c <ftello64@plt+0xe254>
   1fa38:	mov	r4, #1
   1fa3c:	b	1fb60 <ftello64@plt+0xe278>
   1fa40:	mov	r0, sl
   1fa44:	mov	r2, r7
   1fa48:	bl	1f900 <ftello64@plt+0xe018>
   1fa4c:	mov	r4, r5
   1fa50:	mov	r5, r0
   1fa54:	add	sl, r7, #1
   1fa58:	lsl	r2, sl, #2
   1fa5c:	mov	r0, r8
   1fa60:	mov	r1, #0
   1fa64:	bl	117b0 <memset@plt>
   1fa68:	str	r7, [sp]
   1fa6c:	mov	r0, r4
   1fa70:	mov	r1, r9
   1fa74:	mov	r6, r8
   1fa78:	mov	r2, r8
   1fa7c:	mov	r8, r5
   1fa80:	mov	r3, r5
   1fa84:	bl	22e1c <ftello64@plt+0x11534>
   1fa88:	ldr	r0, [sp, #12]
   1fa8c:	mov	r5, r4
   1fa90:	mov	r1, r4
   1fa94:	bl	22e3c <ftello64@plt+0x11554>
   1fa98:	mov	r4, r0
   1fa9c:	ldr	r0, [sp, #40]	; 0x28
   1faa0:	bl	152fc <ftello64@plt+0x3a14>
   1faa4:	cmp	r4, #0
   1faa8:	bne	1fb90 <ftello64@plt+0xe2a8>
   1faac:	mov	r1, r9
   1fab0:	ldr	r0, [r9]
   1fab4:	cmp	r0, #0
   1fab8:	ldreq	r0, [r6]
   1fabc:	cmpeq	r0, #0
   1fac0:	bne	1fb10 <ftello64@plt+0xe228>
   1fac4:	mov	r4, #1
   1fac8:	cmp	r7, #1
   1facc:	blt	1fb7c <ftello64@plt+0xe294>
   1fad0:	sub	r7, r7, #1
   1fad4:	ldr	sl, [sp, #12]
   1fad8:	ldr	r0, [sl, #100]	; 0x64
   1fadc:	mov	r9, r1
   1fae0:	mov	r8, r6
   1fae4:	ldr	r1, [r0, r7, lsl #2]
   1fae8:	cmp	r1, #0
   1faec:	ldrbne	r2, [r1, #52]	; 0x34
   1faf0:	tstne	r2, #16
   1faf4:	bne	1fa40 <ftello64@plt+0xe158>
   1faf8:	sub	r1, r7, #1
   1fafc:	add	r2, r7, #1
   1fb00:	cmp	r2, #2
   1fb04:	mov	r7, r1
   1fb08:	bge	1fae4 <ftello64@plt+0xe1fc>
   1fb0c:	b	1fb60 <ftello64@plt+0xe278>
   1fb10:	ldr	r0, [sp, #8]
   1fb14:	mov	r9, r1
   1fb18:	mov	r2, r6
   1fb1c:	mov	r3, sl
   1fb20:	bl	22f48 <ftello64@plt+0x11660>
   1fb24:	mov	r4, r0
   1fb28:	mov	r0, r6
   1fb2c:	bl	152fc <ftello64@plt+0x3a14>
   1fb30:	cmp	r4, #0
   1fb34:	mov	sl, r8
   1fb38:	bne	1fb5c <ftello64@plt+0xe274>
   1fb3c:	ldr	r4, [sp, #12]
   1fb40:	ldr	r0, [r4, #100]	; 0x64
   1fb44:	bl	152fc <ftello64@plt+0x3a14>
   1fb48:	str	r7, [r4, #92]	; 0x5c
   1fb4c:	str	sl, [r4, #96]	; 0x60
   1fb50:	str	r9, [r4, #100]	; 0x64
   1fb54:	mov	r4, #0
   1fb58:	mov	r9, #0
   1fb5c:	mov	r8, #0
   1fb60:	mov	r0, r9
   1fb64:	bl	152fc <ftello64@plt+0x3a14>
   1fb68:	mov	r0, r8
   1fb6c:	bl	152fc <ftello64@plt+0x3a14>
   1fb70:	mov	r0, r4
   1fb74:	sub	sp, fp, #28
   1fb78:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1fb7c:	mov	r9, r1
   1fb80:	mov	r8, r6
   1fb84:	b	1fb60 <ftello64@plt+0xe278>
   1fb88:	mov	r4, #12
   1fb8c:	b	1fb70 <ftello64@plt+0xe288>
   1fb90:	mov	r8, r6
   1fb94:	b	1fb60 <ftello64@plt+0xe278>
   1fb98:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   1fb9c:	add	fp, sp, #24
   1fba0:	mov	r8, r0
   1fba4:	ldr	r0, [r0, #124]	; 0x7c
   1fba8:	cmp	r0, #1
   1fbac:	blt	1fc30 <ftello64@plt+0xe348>
   1fbb0:	mov	r7, #0
   1fbb4:	ldr	r0, [r8, #132]	; 0x84
   1fbb8:	ldr	r5, [r0, r7, lsl #2]
   1fbbc:	ldr	r0, [r5, #16]
   1fbc0:	cmp	r0, #1
   1fbc4:	blt	1fbf4 <ftello64@plt+0xe30c>
   1fbc8:	mov	r4, #0
   1fbcc:	ldr	r0, [r5, #20]
   1fbd0:	ldr	r6, [r0, r4, lsl #2]
   1fbd4:	ldr	r0, [r6, #16]
   1fbd8:	bl	152fc <ftello64@plt+0x3a14>
   1fbdc:	mov	r0, r6
   1fbe0:	bl	152fc <ftello64@plt+0x3a14>
   1fbe4:	add	r4, r4, #1
   1fbe8:	ldr	r0, [r5, #16]
   1fbec:	cmp	r4, r0
   1fbf0:	blt	1fbcc <ftello64@plt+0xe2e4>
   1fbf4:	ldr	r0, [r5, #20]
   1fbf8:	bl	152fc <ftello64@plt+0x3a14>
   1fbfc:	ldr	r0, [r5, #8]
   1fc00:	cmp	r0, #0
   1fc04:	beq	1fc18 <ftello64@plt+0xe330>
   1fc08:	ldr	r0, [r0, #8]
   1fc0c:	bl	152fc <ftello64@plt+0x3a14>
   1fc10:	ldr	r0, [r5, #8]
   1fc14:	bl	152fc <ftello64@plt+0x3a14>
   1fc18:	mov	r0, r5
   1fc1c:	bl	152fc <ftello64@plt+0x3a14>
   1fc20:	add	r7, r7, #1
   1fc24:	ldr	r0, [r8, #124]	; 0x7c
   1fc28:	cmp	r7, r0
   1fc2c:	blt	1fbb4 <ftello64@plt+0xe2cc>
   1fc30:	mov	r0, #0
   1fc34:	str	r0, [r8, #108]	; 0x6c
   1fc38:	str	r0, [r8, #124]	; 0x7c
   1fc3c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1fc40:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1fc44:	add	fp, sp, #28
   1fc48:	sub	sp, sp, #204	; 0xcc
   1fc4c:	mov	r5, r3
   1fc50:	mov	r6, r2
   1fc54:	mov	r8, r1
   1fc58:	ldr	r4, [r0]
   1fc5c:	movw	r0, #35216	; 0x8990
   1fc60:	movt	r0, #2
   1fc64:	vldr	d16, [r0]
   1fc68:	ldr	r0, [r0, #8]
   1fc6c:	str	r0, [fp, #-56]	; 0xffffffc8
   1fc70:	vstr	d16, [fp, #-64]	; 0xffffffc0
   1fc74:	add	r0, sp, #28
   1fc78:	bl	23fe4 <ftello64@plt+0x126fc>
   1fc7c:	mov	r7, #0
   1fc80:	ldr	r0, [fp, #8]
   1fc84:	cmp	r0, #0
   1fc88:	mov	r9, #0
   1fc8c:	beq	1fcb0 <ftello64@plt+0xe3c8>
   1fc90:	ldr	r0, [fp, #-60]	; 0xffffffc4
   1fc94:	add	r0, r0, r0, lsl #1
   1fc98:	lsl	r0, r0, #3
   1fc9c:	bl	25888 <ftello64@plt+0x13fa0>
   1fca0:	str	r0, [fp, #-56]	; 0xffffffc8
   1fca4:	cmp	r0, #0
   1fca8:	beq	1feb4 <ftello64@plt+0xe5cc>
   1fcac:	sub	r9, fp, #64	; 0x40
   1fcb0:	ldr	sl, [r4, #72]	; 0x48
   1fcb4:	str	r7, [fp, #-44]	; 0xffffffd4
   1fcb8:	str	r7, [fp, #-48]	; 0xffffffd0
   1fcbc:	str	r7, [fp, #-40]	; 0xffffffd8
   1fcc0:	add	r0, sp, #28
   1fcc4:	mov	r1, r6
   1fcc8:	bl	23ffc <ftello64@plt+0x12714>
   1fccc:	cmp	r0, #0
   1fcd0:	beq	1fea4 <ftello64@plt+0xe5bc>
   1fcd4:	str	r4, [sp, #20]
   1fcd8:	str	r8, [sp, #24]
   1fcdc:	add	r0, sp, #28
   1fce0:	bl	240d4 <ftello64@plt+0x127ec>
   1fce4:	mov	r4, r0
   1fce8:	lsl	r2, r6, #3
   1fcec:	mov	r1, r5
   1fcf0:	bl	115c4 <memcpy@plt>
   1fcf4:	ldr	r8, [r5]
   1fcf8:	ldr	r0, [r5, #4]
   1fcfc:	str	r8, [fp, #-32]	; 0xffffffe0
   1fd00:	cmp	r8, r0
   1fd04:	bgt	1fe78 <ftello64@plt+0xe590>
   1fd08:	clz	r0, r6
   1fd0c:	lsr	r0, r0, #5
   1fd10:	clz	r1, r9
   1fd14:	lsr	r1, r1, #5
   1fd18:	orr	r0, r1, r0
   1fd1c:	str	r0, [sp, #16]
   1fd20:	ldr	r7, [sp, #24]
   1fd24:	str	r8, [sp]
   1fd28:	str	r6, [sp, #4]
   1fd2c:	ldr	r0, [sp, #20]
   1fd30:	mov	r1, r5
   1fd34:	mov	r2, r4
   1fd38:	mov	r3, sl
   1fd3c:	bl	240dc <ftello64@plt+0x127f4>
   1fd40:	ldr	r0, [r5, #4]
   1fd44:	cmp	r8, r0
   1fd48:	ldreq	r0, [r7, #96]	; 0x60
   1fd4c:	cmpeq	sl, r0
   1fd50:	beq	1fd70 <ftello64@plt+0xe488>
   1fd54:	cmp	r9, #0
   1fd58:	beq	1fdd8 <ftello64@plt+0xe4f0>
   1fd5c:	sub	r0, fp, #48	; 0x30
   1fd60:	mov	r1, sl
   1fd64:	bl	1e788 <ftello64@plt+0xcea0>
   1fd68:	cmp	r0, #0
   1fd6c:	beq	1fdd8 <ftello64@plt+0xe4f0>
   1fd70:	ldr	r0, [sp, #16]
   1fd74:	cmp	r0, #0
   1fd78:	bne	1fe78 <ftello64@plt+0xe590>
   1fd7c:	mov	r0, #0
   1fd80:	ldr	r1, [r5, r0, lsl #3]
   1fd84:	cmp	r1, #0
   1fd88:	blt	1fd9c <ftello64@plt+0xe4b4>
   1fd8c:	add	r1, r5, r0, lsl #3
   1fd90:	ldr	r1, [r1, #4]
   1fd94:	cmn	r1, #1
   1fd98:	beq	1fdac <ftello64@plt+0xe4c4>
   1fd9c:	add	r0, r0, #1
   1fda0:	cmp	r0, r6
   1fda4:	bcc	1fd80 <ftello64@plt+0xe498>
   1fda8:	b	1fe78 <ftello64@plt+0xe590>
   1fdac:	str	r4, [sp]
   1fdb0:	sub	r0, fp, #48	; 0x30
   1fdb4:	str	r0, [sp, #4]
   1fdb8:	mov	r0, r9
   1fdbc:	sub	r1, fp, #32
   1fdc0:	mov	r2, r6
   1fdc4:	mov	r3, r5
   1fdc8:	bl	24190 <ftello64@plt+0x128a8>
   1fdcc:	mov	sl, r0
   1fdd0:	cmn	r0, #1
   1fdd4:	ble	1fe78 <ftello64@plt+0xe590>
   1fdd8:	sub	r0, fp, #32
   1fddc:	stm	sp, {r0, sl}
   1fde0:	sub	r0, fp, #48	; 0x30
   1fde4:	str	r0, [sp, #8]
   1fde8:	str	r9, [sp, #12]
   1fdec:	mov	r0, r7
   1fdf0:	mov	r1, r6
   1fdf4:	mov	r2, r5
   1fdf8:	mov	r3, r4
   1fdfc:	bl	24248 <ftello64@plt+0x12960>
   1fe00:	mov	sl, r0
   1fe04:	cmn	r0, #1
   1fe08:	ble	1fe20 <ftello64@plt+0xe538>
   1fe0c:	ldr	r0, [r5, #4]
   1fe10:	ldr	r8, [fp, #-32]	; 0xffffffe0
   1fe14:	cmp	r8, r0
   1fe18:	ble	1fd24 <ftello64@plt+0xe43c>
   1fe1c:	b	1fe78 <ftello64@plt+0xe590>
   1fe20:	cmn	sl, #2
   1fe24:	beq	1fe9c <ftello64@plt+0xe5b4>
   1fe28:	str	r4, [sp]
   1fe2c:	sub	r0, fp, #48	; 0x30
   1fe30:	str	r0, [sp, #4]
   1fe34:	mov	r0, r9
   1fe38:	sub	r1, fp, #32
   1fe3c:	mov	r2, r6
   1fe40:	mov	r3, r5
   1fe44:	bl	24190 <ftello64@plt+0x128a8>
   1fe48:	mov	sl, r0
   1fe4c:	cmn	r0, #1
   1fe50:	bgt	1fe0c <ftello64@plt+0xe524>
   1fe54:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1fe58:	bl	152fc <ftello64@plt+0x3a14>
   1fe5c:	add	r0, sp, #28
   1fe60:	bl	24050 <ftello64@plt+0x12768>
   1fe64:	mov	r0, r9
   1fe68:	bl	2406c <ftello64@plt+0x12784>
   1fe6c:	mov	r0, #1
   1fe70:	sub	sp, fp, #28
   1fe74:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1fe78:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1fe7c:	bl	152fc <ftello64@plt+0x3a14>
   1fe80:	add	r0, sp, #28
   1fe84:	bl	24050 <ftello64@plt+0x12768>
   1fe88:	mov	r0, r9
   1fe8c:	bl	2406c <ftello64@plt+0x12784>
   1fe90:	mov	r0, #0
   1fe94:	sub	sp, fp, #28
   1fe98:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1fe9c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1fea0:	bl	152fc <ftello64@plt+0x3a14>
   1fea4:	add	r0, sp, #28
   1fea8:	bl	24050 <ftello64@plt+0x12768>
   1feac:	mov	r0, r9
   1feb0:	bl	2406c <ftello64@plt+0x12784>
   1feb4:	mov	r0, #12
   1feb8:	sub	sp, fp, #28
   1febc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1fec0:	push	{r4, sl, fp, lr}
   1fec4:	add	fp, sp, #8
   1fec8:	mov	r4, r0
   1fecc:	bl	1fb98 <ftello64@plt+0xe2b0>
   1fed0:	ldr	r0, [r4, #132]	; 0x84
   1fed4:	bl	152fc <ftello64@plt+0x3a14>
   1fed8:	ldr	r0, [r4, #116]	; 0x74
   1fedc:	pop	{r4, sl, fp, lr}
   1fee0:	b	152fc <ftello64@plt+0x3a14>
   1fee4:	push	{r4, r5, fp, lr}
   1fee8:	add	fp, sp, #8
   1feec:	mov	r4, r0
   1fef0:	cmn	r1, #1
   1fef4:	ldrle	r0, [r4, #60]	; 0x3c
   1fef8:	pople	{r4, r5, fp, pc}
   1fefc:	ldr	r0, [r4, #48]	; 0x30
   1ff00:	cmp	r0, r1
   1ff04:	beq	1ffa4 <ftello64@plt+0xe6bc>
   1ff08:	ldr	r0, [r4, #80]	; 0x50
   1ff0c:	cmp	r0, #2
   1ff10:	blt	1ff64 <ftello64@plt+0xe67c>
   1ff14:	ldr	r0, [r4, #8]
   1ff18:	b	1ff30 <ftello64@plt+0xe648>
   1ff1c:	sub	r2, r1, #1
   1ff20:	cmp	r1, #0
   1ff24:	mov	r1, r2
   1ff28:	ldrle	r0, [r4, #60]	; 0x3c
   1ff2c:	pople	{r4, r5, fp, pc}
   1ff30:	ldr	r5, [r0, r1, lsl #2]
   1ff34:	cmn	r5, #1
   1ff38:	beq	1ff1c <ftello64@plt+0xe634>
   1ff3c:	ldrb	r0, [r4, #78]	; 0x4e
   1ff40:	cmp	r0, #0
   1ff44:	beq	1ff88 <ftello64@plt+0xe6a0>
   1ff48:	mov	r0, r5
   1ff4c:	bl	11780 <iswalnum@plt>
   1ff50:	mov	r1, r0
   1ff54:	mov	r0, #1
   1ff58:	cmp	r5, #95	; 0x5f
   1ff5c:	bne	1ff80 <ftello64@plt+0xe698>
   1ff60:	b	1ffa0 <ftello64@plt+0xe6b8>
   1ff64:	ldr	r2, [r4, #4]
   1ff68:	ldr	r0, [r4, #68]	; 0x44
   1ff6c:	ldrb	r5, [r2, r1]
   1ff70:	mov	r1, r5
   1ff74:	bl	2005c <ftello64@plt+0xe774>
   1ff78:	mov	r1, r0
   1ff7c:	mov	r0, #1
   1ff80:	cmp	r1, #0
   1ff84:	bne	1ffa0 <ftello64@plt+0xe6b8>
   1ff88:	mov	r0, #0
   1ff8c:	cmp	r5, #10
   1ff90:	popne	{r4, r5, fp, pc}
   1ff94:	ldrb	r0, [r4, #77]	; 0x4d
   1ff98:	cmp	r0, #0
   1ff9c:	movwne	r0, #2
   1ffa0:	pop	{r4, r5, fp, pc}
   1ffa4:	and	r0, r2, #2
   1ffa8:	eor	r0, r0, #10
   1ffac:	pop	{r4, r5, fp, pc}
   1ffb0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1ffb4:	add	fp, sp, #28
   1ffb8:	sub	sp, sp, #12
   1ffbc:	str	r2, [sp, #4]
   1ffc0:	mov	sl, r1
   1ffc4:	mov	r7, r0
   1ffc8:	ldr	r0, [r0, #24]
   1ffcc:	ldr	r1, [r7, #32]
   1ffd0:	add	r5, r1, r0
   1ffd4:	mvn	r1, #0
   1ffd8:	cmp	r5, sl
   1ffdc:	bge	20048 <ftello64@plt+0xe760>
   1ffe0:	add	r4, r7, #16
   1ffe4:	b	20008 <ftello64@plt+0xe720>
   1ffe8:	mov	r1, #0
   1ffec:	cmp	r6, #0
   1fff0:	cmpne	r0, #0
   1fff4:	ldrne	r0, [r7]
   1fff8:	ldrbne	r1, [r0, r5]
   1fffc:	stm	r4, {r8, r9}
   20000:	mov	r0, #1
   20004:	b	2003c <ftello64@plt+0xe754>
   20008:	ldr	r0, [r7]
   2000c:	ldr	r2, [r7, #44]	; 0x2c
   20010:	add	r1, r0, r5
   20014:	sub	r6, r2, r5
   20018:	ldm	r4, {r8, r9}
   2001c:	add	r0, sp, #8
   20020:	mov	r2, r6
   20024:	mov	r3, r4
   20028:	bl	261f0 <ftello64@plt+0x14908>
   2002c:	sub	r1, r0, #1
   20030:	cmn	r1, #3
   20034:	bcs	1ffe8 <ftello64@plt+0xe700>
   20038:	ldr	r1, [sp, #8]
   2003c:	add	r5, r0, r5
   20040:	cmp	r5, sl
   20044:	blt	20008 <ftello64@plt+0xe720>
   20048:	ldr	r0, [sp, #4]
   2004c:	str	r1, [r0]
   20050:	mov	r0, r5
   20054:	sub	sp, fp, #28
   20058:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2005c:	asr	r2, r1, #31
   20060:	add	r2, r1, r2, lsr #27
   20064:	asr	r2, r2, #5
   20068:	ldr	r0, [r0, r2, lsl #2]
   2006c:	and	r1, r1, #31
   20070:	mov	r2, #1
   20074:	and	r0, r0, r2, lsl r1
   20078:	cmp	r0, #0
   2007c:	movwne	r0, #1
   20080:	bx	lr
   20084:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   20088:	add	fp, sp, #24
   2008c:	mov	r6, r0
   20090:	ldr	r0, [r1, #4]
   20094:	cmp	r0, #1
   20098:	blt	20108 <ftello64@plt+0xe820>
   2009c:	mov	r8, r2
   200a0:	mov	r5, r1
   200a4:	ldr	r7, [r6, #84]	; 0x54
   200a8:	mov	r4, #0
   200ac:	mov	r9, #1
   200b0:	ldr	r0, [r5, #8]
   200b4:	ldr	r1, [r0, r4, lsl #2]
   200b8:	ldr	r0, [r7]
   200bc:	add	r2, r0, r1, lsl #3
   200c0:	ldrb	r2, [r2, #4]
   200c4:	cmp	r2, #8
   200c8:	bne	200f8 <ftello64@plt+0xe810>
   200cc:	ldr	r0, [r0, r1, lsl #3]
   200d0:	cmp	r0, #31
   200d4:	bgt	200f8 <ftello64@plt+0xe810>
   200d8:	ldr	r2, [r7, #80]	; 0x50
   200dc:	tst	r2, r9, lsl r0
   200e0:	beq	200f8 <ftello64@plt+0xe810>
   200e4:	mov	r0, r6
   200e8:	mov	r2, r8
   200ec:	bl	2074c <ftello64@plt+0xee64>
   200f0:	cmp	r0, #0
   200f4:	popne	{r4, r5, r6, r7, r8, r9, fp, pc}
   200f8:	add	r4, r4, #1
   200fc:	ldr	r0, [r5, #4]
   20100:	cmp	r4, r0
   20104:	blt	200b0 <ftello64@plt+0xe7c8>
   20108:	mov	r0, #0
   2010c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   20110:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   20114:	add	fp, sp, #28
   20118:	sub	sp, sp, #52	; 0x34
   2011c:	mov	r5, r0
   20120:	ldr	r0, [r1, #4]
   20124:	cmp	r0, #1
   20128:	blt	203e8 <ftello64@plt+0xeb00>
   2012c:	mov	r8, r1
   20130:	ldr	r9, [r5, #84]	; 0x54
   20134:	ldr	r0, [r5, #40]	; 0x28
   20138:	str	r0, [sp, #32]
   2013c:	mov	sl, #0
   20140:	str	r1, [sp, #4]
   20144:	str	r9, [sp, #16]
   20148:	ldr	r0, [r8, #8]
   2014c:	ldr	r4, [r0, sl, lsl #2]
   20150:	ldr	r0, [r9]
   20154:	add	r0, r0, r4, lsl #3
   20158:	ldr	r6, [r0, #4]
   2015c:	uxtb	r0, r6
   20160:	cmp	r0, #4
   20164:	bne	203d8 <ftello64@plt+0xeaf0>
   20168:	movw	r0, #65280	; 0xff00
   2016c:	movt	r0, #3
   20170:	tst	r6, r0
   20174:	beq	201c8 <ftello64@plt+0xe8e0>
   20178:	ldr	r2, [r5, #88]	; 0x58
   2017c:	mov	r0, r5
   20180:	ldr	r1, [sp, #32]
   20184:	bl	1fee4 <ftello64@plt+0xe5fc>
   20188:	and	r1, r0, #1
   2018c:	tst	r6, #1024	; 0x400
   20190:	beq	2019c <ftello64@plt+0xe8b4>
   20194:	cmp	r1, #0
   20198:	beq	203d8 <ftello64@plt+0xeaf0>
   2019c:	tst	r6, #2048	; 0x800
   201a0:	cmpne	r1, #0
   201a4:	bne	203d8 <ftello64@plt+0xeaf0>
   201a8:	tst	r6, #8192	; 0x2000
   201ac:	beq	201b8 <ftello64@plt+0xe8d0>
   201b0:	ands	r1, r0, #2
   201b4:	beq	203d8 <ftello64@plt+0xeaf0>
   201b8:	tst	r6, #32768	; 0x8000
   201bc:	beq	201c8 <ftello64@plt+0xe8e0>
   201c0:	ands	r0, r0, #8
   201c4:	beq	203d8 <ftello64@plt+0xeaf0>
   201c8:	ldr	r6, [r5, #108]	; 0x6c
   201cc:	mov	r0, r5
   201d0:	mov	r1, r4
   201d4:	ldr	r2, [sp, #32]
   201d8:	bl	207d8 <ftello64@plt+0xeef0>
   201dc:	str	r0, [fp, #-32]	; 0xffffffe0
   201e0:	cmp	r0, #0
   201e4:	bne	203f0 <ftello64@plt+0xeb08>
   201e8:	ldr	r0, [r5, #108]	; 0x6c
   201ec:	cmp	r6, r0
   201f0:	bge	203d8 <ftello64@plt+0xeaf0>
   201f4:	add	r0, r6, r6, lsl #1
   201f8:	lsl	r7, r0, #3
   201fc:	str	r4, [sp, #8]
   20200:	ldr	r0, [r5, #116]	; 0x74
   20204:	ldr	r1, [r0, r7]
   20208:	cmp	r1, r4
   2020c:	bne	203c4 <ftello64@plt+0xeadc>
   20210:	add	r0, r0, r7
   20214:	ldr	r1, [r0, #4]
   20218:	ldr	r2, [sp, #32]
   2021c:	cmp	r1, r2
   20220:	bne	203c4 <ftello64@plt+0xeadc>
   20224:	ldr	r2, [r0, #8]
   20228:	ldr	r3, [r0, #12]
   2022c:	ldr	r0, [r9, #24]
   20230:	str	r0, [sp, #28]
   20234:	cmp	r3, r2
   20238:	bne	20250 <ftello64@plt+0xe968>
   2023c:	ldr	r0, [r9, #20]
   20240:	add	r1, r4, r4, lsl #1
   20244:	add	r0, r0, r1, lsl #2
   20248:	ldr	r0, [r0, #8]
   2024c:	b	20258 <ftello64@plt+0xe970>
   20250:	ldr	r0, [r9, #12]
   20254:	add	r0, r0, r4, lsl #2
   20258:	ldr	r0, [r0]
   2025c:	add	r9, r0, r0, lsl #1
   20260:	ldr	r4, [sp, #32]
   20264:	str	r3, [sp, #20]
   20268:	add	r0, r3, r4
   2026c:	str	r2, [sp, #24]
   20270:	sub	r8, r0, r2
   20274:	sub	r1, r8, #1
   20278:	ldr	r2, [r5, #88]	; 0x58
   2027c:	mov	r0, r5
   20280:	bl	1fee4 <ftello64@plt+0xe5fc>
   20284:	mov	r3, r0
   20288:	ldr	r0, [r5, #100]	; 0x64
   2028c:	ldr	r1, [r0, r4, lsl #2]
   20290:	ldr	r0, [r0, r8, lsl #2]
   20294:	cmp	r1, #0
   20298:	ldrne	r1, [r1, #8]
   2029c:	moveq	r1, #0
   202a0:	str	r1, [sp, #12]
   202a4:	add	r4, sp, #36	; 0x24
   202a8:	ldr	r1, [sp, #28]
   202ac:	add	r2, r1, r9, lsl #2
   202b0:	cmp	r0, #0
   202b4:	str	r2, [sp, #28]
   202b8:	beq	20328 <ftello64@plt+0xea40>
   202bc:	mov	r9, r3
   202c0:	ldr	r1, [r0, #40]	; 0x28
   202c4:	mov	r0, r4
   202c8:	bl	20b88 <ftello64@plt+0xf2a0>
   202cc:	str	r0, [fp, #-32]	; 0xffffffe0
   202d0:	cmp	r0, #0
   202d4:	ldr	r1, [sp, #16]
   202d8:	bne	203fc <ftello64@plt+0xeb14>
   202dc:	sub	r0, fp, #32
   202e0:	mov	r2, r4
   202e4:	mov	r3, r9
   202e8:	bl	1e7f4 <ftello64@plt+0xcf0c>
   202ec:	ldr	r1, [r5, #100]	; 0x64
   202f0:	str	r0, [r1, r8, lsl #2]
   202f4:	ldr	r0, [sp, #44]	; 0x2c
   202f8:	bl	152fc <ftello64@plt+0x3a14>
   202fc:	ldr	r0, [r5, #100]	; 0x64
   20300:	ldr	r0, [r0, r8, lsl #2]
   20304:	cmp	r0, #0
   20308:	bne	20318 <ftello64@plt+0xea30>
   2030c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   20310:	cmp	r0, #0
   20314:	bne	203f0 <ftello64@plt+0xeb08>
   20318:	ldr	r8, [sp, #4]
   2031c:	ldr	r4, [sp, #8]
   20320:	ldr	r9, [sp, #16]
   20324:	b	20364 <ftello64@plt+0xea7c>
   20328:	sub	r0, fp, #32
   2032c:	ldr	r9, [sp, #16]
   20330:	mov	r1, r9
   20334:	bl	1e7f4 <ftello64@plt+0xcf0c>
   20338:	ldr	r1, [r5, #100]	; 0x64
   2033c:	str	r0, [r1, r8, lsl #2]
   20340:	ldr	r0, [r5, #100]	; 0x64
   20344:	ldr	r0, [r0, r8, lsl #2]
   20348:	cmp	r0, #0
   2034c:	ldr	r8, [sp, #4]
   20350:	ldr	r4, [sp, #8]
   20354:	bne	20364 <ftello64@plt+0xea7c>
   20358:	ldr	r0, [fp, #-32]	; 0xffffffe0
   2035c:	cmp	r0, #0
   20360:	bne	203f0 <ftello64@plt+0xeb08>
   20364:	ldr	r0, [sp, #24]
   20368:	ldr	r1, [sp, #20]
   2036c:	cmp	r1, r0
   20370:	bne	203c4 <ftello64@plt+0xeadc>
   20374:	ldr	r0, [r5, #100]	; 0x64
   20378:	ldr	r1, [sp, #32]
   2037c:	ldr	r0, [r0, r1, lsl #2]
   20380:	ldr	r0, [r0, #8]
   20384:	ldr	r1, [sp, #12]
   20388:	cmp	r0, r1
   2038c:	ble	203c4 <ftello64@plt+0xeadc>
   20390:	mov	r0, r5
   20394:	ldr	r1, [sp, #28]
   20398:	ldr	r2, [sp, #32]
   2039c:	bl	20084 <ftello64@plt+0xe79c>
   203a0:	str	r0, [fp, #-32]	; 0xffffffe0
   203a4:	cmp	r0, #0
   203a8:	bne	203f0 <ftello64@plt+0xeb08>
   203ac:	mov	r0, r5
   203b0:	ldr	r1, [sp, #28]
   203b4:	bl	20110 <ftello64@plt+0xe828>
   203b8:	str	r0, [fp, #-32]	; 0xffffffe0
   203bc:	cmp	r0, #0
   203c0:	bne	203f0 <ftello64@plt+0xeb08>
   203c4:	add	r7, r7, #24
   203c8:	add	r6, r6, #1
   203cc:	ldr	r0, [r5, #108]	; 0x6c
   203d0:	cmp	r6, r0
   203d4:	blt	20200 <ftello64@plt+0xe918>
   203d8:	ldr	r0, [r8, #4]
   203dc:	add	sl, sl, #1
   203e0:	cmp	sl, r0
   203e4:	blt	20148 <ftello64@plt+0xe860>
   203e8:	mov	r0, #0
   203ec:	str	r0, [fp, #-32]	; 0xffffffe0
   203f0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   203f4:	sub	sp, fp, #28
   203f8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   203fc:	ldr	r0, [sp, #44]	; 0x2c
   20400:	bl	152fc <ftello64@plt+0x3a14>
   20404:	b	203f0 <ftello64@plt+0xeb08>
   20408:	push	{r4, r5, fp, lr}
   2040c:	add	fp, sp, #8
   20410:	mov	r4, r0
   20414:	ldr	r0, [r0, #36]	; 0x24
   20418:	mov	r5, #12
   2041c:	cmn	r0, #-536870910	; 0xe0000002
   20420:	bhi	204d4 <ftello64@plt+0xebec>
   20424:	ldr	r2, [r4, #48]	; 0x30
   20428:	cmp	r2, r0, lsl #1
   2042c:	lslge	r2, r0, #1
   20430:	cmp	r2, r1
   20434:	movle	r2, r1
   20438:	mov	r0, r4
   2043c:	mov	r1, r2
   20440:	bl	19c04 <ftello64@plt+0x831c>
   20444:	cmp	r0, #0
   20448:	popne	{r4, r5, fp, pc}
   2044c:	ldr	r0, [r4, #100]	; 0x64
   20450:	cmp	r0, #0
   20454:	beq	20474 <ftello64@plt+0xeb8c>
   20458:	ldr	r1, [r4, #36]	; 0x24
   2045c:	mov	r2, #4
   20460:	add	r1, r2, r1, lsl #2
   20464:	bl	258b8 <ftello64@plt+0x13fd0>
   20468:	cmp	r0, #0
   2046c:	beq	204d4 <ftello64@plt+0xebec>
   20470:	str	r0, [r4, #100]	; 0x64
   20474:	ldr	r0, [r4, #80]	; 0x50
   20478:	ldrb	r1, [r4, #72]	; 0x48
   2047c:	cmp	r1, #0
   20480:	beq	204a0 <ftello64@plt+0xebb8>
   20484:	cmp	r0, #2
   20488:	blt	204b4 <ftello64@plt+0xebcc>
   2048c:	mov	r0, r4
   20490:	bl	19ca8 <ftello64@plt+0x83c0>
   20494:	cmp	r0, #0
   20498:	popne	{r4, r5, fp, pc}
   2049c:	b	204d0 <ftello64@plt+0xebe8>
   204a0:	cmp	r0, #2
   204a4:	blt	204c0 <ftello64@plt+0xebd8>
   204a8:	mov	r0, r4
   204ac:	bl	1a2dc <ftello64@plt+0x89f4>
   204b0:	b	204d0 <ftello64@plt+0xebe8>
   204b4:	mov	r0, r4
   204b8:	bl	1a270 <ftello64@plt+0x8988>
   204bc:	b	204d0 <ftello64@plt+0xebe8>
   204c0:	ldr	r0, [r4, #64]	; 0x40
   204c4:	cmp	r0, #0
   204c8:	movne	r0, r4
   204cc:	blne	1a46c <ftello64@plt+0x8b84>
   204d0:	mov	r5, #0
   204d4:	mov	r0, r5
   204d8:	pop	{r4, r5, fp, pc}
   204dc:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   204e0:	add	fp, sp, #24
   204e4:	mov	r6, r2
   204e8:	mov	r4, r1
   204ec:	mov	r5, r0
   204f0:	ldrb	r0, [r2, #52]	; 0x34
   204f4:	tst	r0, #32
   204f8:	bne	20570 <ftello64@plt+0xec88>
   204fc:	ldr	r0, [r4, #4]
   20500:	ldr	r1, [r4, #40]	; 0x28
   20504:	add	r2, r1, #1
   20508:	str	r2, [r4, #40]	; 0x28
   2050c:	ldrb	r7, [r0, r1]
   20510:	ldr	r0, [r6, #44]	; 0x2c
   20514:	cmp	r0, #0
   20518:	ldrne	r0, [r0, r7, lsl #2]
   2051c:	popne	{r4, r5, r6, r7, r8, sl, fp, pc}
   20520:	ldr	r8, [r6, #48]	; 0x30
   20524:	cmp	r8, #0
   20528:	bne	20550 <ftello64@plt+0xec68>
   2052c:	ldr	r0, [r4, #84]	; 0x54
   20530:	mov	r1, r6
   20534:	bl	22334 <ftello64@plt+0x10a4c>
   20538:	cmp	r0, #0
   2053c:	bne	20510 <ftello64@plt+0xec28>
   20540:	mov	r0, #12
   20544:	str	r0, [r5]
   20548:	mov	r0, #0
   2054c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   20550:	ldr	r0, [r4, #40]	; 0x28
   20554:	ldr	r2, [r4, #88]	; 0x58
   20558:	sub	r1, r0, #1
   2055c:	mov	r0, r4
   20560:	bl	1fee4 <ftello64@plt+0xe5fc>
   20564:	bfi	r7, r0, #8, #1
   20568:	ldr	r0, [r8, r7, lsl #2]
   2056c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   20570:	mov	r0, r4
   20574:	mov	r1, r6
   20578:	bl	22170 <ftello64@plt+0x10888>
   2057c:	str	r0, [r5]
   20580:	cmp	r0, #0
   20584:	beq	204fc <ftello64@plt+0xec14>
   20588:	b	20548 <ftello64@plt+0xec60>
   2058c:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   20590:	add	fp, sp, #24
   20594:	sub	sp, sp, #16
   20598:	mov	r7, r2
   2059c:	mov	r4, r1
   205a0:	mov	r8, r0
   205a4:	ldr	r5, [r1, #40]	; 0x28
   205a8:	ldr	r6, [r1, #84]	; 0x54
   205ac:	ldr	r0, [r1, #100]	; 0x64
   205b0:	ldr	r1, [r1, #104]	; 0x68
   205b4:	cmp	r5, r1
   205b8:	ble	205c8 <ftello64@plt+0xece0>
   205bc:	str	r7, [r0, r5, lsl #2]
   205c0:	str	r5, [r4, #104]	; 0x68
   205c4:	b	20664 <ftello64@plt+0xed7c>
   205c8:	ldr	r1, [r0, r5, lsl #2]
   205cc:	cmp	r1, #0
   205d0:	beq	20604 <ftello64@plt+0xed1c>
   205d4:	ldr	r0, [r0, r5, lsl #2]
   205d8:	ldr	r2, [r0, #40]	; 0x28
   205dc:	cmp	r7, #0
   205e0:	beq	2060c <ftello64@plt+0xed24>
   205e4:	ldr	r9, [r7, #40]	; 0x28
   205e8:	mov	r0, sp
   205ec:	mov	r1, r9
   205f0:	bl	20b88 <ftello64@plt+0xf2a0>
   205f4:	str	r0, [r8]
   205f8:	cmp	r0, #0
   205fc:	beq	20620 <ftello64@plt+0xed38>
   20600:	b	206d0 <ftello64@plt+0xede8>
   20604:	str	r7, [r0, r5, lsl #2]
   20608:	b	20664 <ftello64@plt+0xed7c>
   2060c:	vldr	d16, [r2]
   20610:	ldr	r0, [r2, #8]
   20614:	str	r0, [sp, #8]
   20618:	vstr	d16, [sp]
   2061c:	mov	r9, #0
   20620:	ldr	r0, [r4, #40]	; 0x28
   20624:	ldr	r2, [r4, #88]	; 0x58
   20628:	sub	r1, r0, #1
   2062c:	mov	r0, r4
   20630:	bl	1fee4 <ftello64@plt+0xe5fc>
   20634:	mov	r3, r0
   20638:	mov	r2, sp
   2063c:	mov	r0, r8
   20640:	mov	r1, r6
   20644:	bl	1e7f4 <ftello64@plt+0xcf0c>
   20648:	mov	r7, r0
   2064c:	ldr	r0, [r4, #100]	; 0x64
   20650:	str	r7, [r0, r5, lsl #2]
   20654:	cmp	r9, #0
   20658:	beq	20664 <ftello64@plt+0xed7c>
   2065c:	ldr	r0, [sp, #8]
   20660:	bl	152fc <ftello64@plt+0x3a14>
   20664:	cmp	r7, #0
   20668:	ldrne	r0, [r6, #76]	; 0x4c
   2066c:	cmpne	r0, #0
   20670:	bne	20680 <ftello64@plt+0xed98>
   20674:	mov	r0, r7
   20678:	sub	sp, fp, #24
   2067c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   20680:	add	r6, r7, #4
   20684:	mov	r0, r4
   20688:	mov	r1, r6
   2068c:	mov	r2, r5
   20690:	bl	20084 <ftello64@plt+0xe79c>
   20694:	str	r0, [r8]
   20698:	cmp	r0, #0
   2069c:	bne	206d0 <ftello64@plt+0xede8>
   206a0:	ldrb	r0, [r7, #52]	; 0x34
   206a4:	tst	r0, #64	; 0x40
   206a8:	beq	20674 <ftello64@plt+0xed8c>
   206ac:	mov	r0, r4
   206b0:	mov	r1, r6
   206b4:	bl	20110 <ftello64@plt+0xe828>
   206b8:	str	r0, [r8]
   206bc:	cmp	r0, #0
   206c0:	mov	r7, #0
   206c4:	ldreq	r0, [r4, #100]	; 0x64
   206c8:	ldreq	r7, [r0, r5, lsl #2]
   206cc:	b	20674 <ftello64@plt+0xed8c>
   206d0:	mov	r7, #0
   206d4:	b	20674 <ftello64@plt+0xed8c>
   206d8:	push	{r4, r5, r6, sl, fp, lr}
   206dc:	add	fp, sp, #16
   206e0:	mov	r4, r1
   206e4:	mov	r6, r0
   206e8:	b	2070c <ftello64@plt+0xee24>
   206ec:	mov	r0, r6
   206f0:	mov	r1, r4
   206f4:	mov	r2, #0
   206f8:	bl	2058c <ftello64@plt+0xeca4>
   206fc:	cmp	r0, #0
   20700:	ldreq	r1, [r6]
   20704:	cmpeq	r1, #0
   20708:	popne	{r4, r5, r6, sl, fp, pc}
   2070c:	ldr	r1, [r4, #40]	; 0x28
   20710:	ldr	r0, [r4, #104]	; 0x68
   20714:	cmp	r1, r0
   20718:	movge	r0, #0
   2071c:	popge	{r4, r5, r6, sl, fp, pc}
   20720:	add	r2, r1, #1
   20724:	ldr	r3, [r4, #40]	; 0x28
   20728:	ldr	r5, [r4, #100]	; 0x64
   2072c:	add	r3, r3, #1
   20730:	str	r3, [r4, #40]	; 0x28
   20734:	add	r1, r5, r1, lsl #2
   20738:	ldr	r1, [r1, #4]
   2073c:	cmp	r1, #0
   20740:	mov	r1, r2
   20744:	beq	20714 <ftello64@plt+0xee2c>
   20748:	b	206ec <ftello64@plt+0xee04>
   2074c:	push	{r4, r5, r6, r7, fp, lr}
   20750:	add	fp, sp, #16
   20754:	mov	r4, r2
   20758:	mov	r6, r1
   2075c:	mov	r5, r0
   20760:	ldr	r0, [r0, #124]	; 0x7c
   20764:	ldr	r7, [r5, #128]	; 0x80
   20768:	cmp	r0, r7
   2076c:	beq	207b4 <ftello64@plt+0xeecc>
   20770:	mov	r0, #1
   20774:	mov	r1, #24
   20778:	bl	25834 <ftello64@plt+0x13f4c>
   2077c:	ldr	r1, [r5, #124]	; 0x7c
   20780:	ldr	r2, [r5, #132]	; 0x84
   20784:	str	r0, [r2, r1, lsl #2]
   20788:	ldr	r0, [r5, #132]	; 0x84
   2078c:	ldr	r0, [r0, r1, lsl #2]
   20790:	cmp	r0, #0
   20794:	strne	r6, [r0, #4]
   20798:	addne	r1, r1, #1
   2079c:	strne	r1, [r5, #124]	; 0x7c
   207a0:	strne	r4, [r0]
   207a4:	movne	r0, #0
   207a8:	popne	{r4, r5, r6, r7, fp, pc}
   207ac:	mov	r0, #12
   207b0:	pop	{r4, r5, r6, r7, fp, pc}
   207b4:	ldr	r0, [r5, #132]	; 0x84
   207b8:	lsl	r1, r7, #3
   207bc:	bl	258b8 <ftello64@plt+0x13fd0>
   207c0:	cmp	r0, #0
   207c4:	beq	207ac <ftello64@plt+0xeec4>
   207c8:	lsl	r1, r7, #1
   207cc:	str	r1, [r5, #128]	; 0x80
   207d0:	str	r0, [r5, #132]	; 0x84
   207d4:	b	20770 <ftello64@plt+0xee88>
   207d8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   207dc:	add	fp, sp, #28
   207e0:	sub	sp, sp, #52	; 0x34
   207e4:	str	r1, [sp, #36]	; 0x24
   207e8:	mov	r4, r0
   207ec:	ldr	r5, [r0, #4]
   207f0:	ldr	r6, [r0, #84]	; 0x54
   207f4:	str	r2, [fp, #-36]	; 0xffffffdc
   207f8:	mov	r1, r2
   207fc:	bl	20db8 <ftello64@plt+0xf4d0>
   20800:	cmn	r0, #1
   20804:	beq	20834 <ftello64@plt+0xef4c>
   20808:	ldr	r1, [r4, #116]	; 0x74
   2080c:	add	r0, r0, r0, lsl #1
   20810:	add	r0, r1, r0, lsl #3
   20814:	ldr	r2, [sp, #36]	; 0x24
   20818:	ldr	r1, [r0]
   2081c:	cmp	r1, r2
   20820:	beq	20b68 <ftello64@plt+0xf280>
   20824:	ldrb	r1, [r0, #20]
   20828:	add	r0, r0, #24
   2082c:	cmp	r1, #0
   20830:	bne	20818 <ftello64@plt+0xef30>
   20834:	ldr	r0, [r4, #124]	; 0x7c
   20838:	cmp	r0, #1
   2083c:	blt	20b68 <ftello64@plt+0xf280>
   20840:	mov	ip, r6
   20844:	ldr	r0, [r6]
   20848:	ldr	r1, [sp, #36]	; 0x24
   2084c:	ldr	r2, [r0, r1, lsl #3]
   20850:	mov	r6, #0
   20854:	str	r4, [sp, #28]
   20858:	mov	r3, r5
   2085c:	str	ip, [sp, #24]
   20860:	str	r2, [sp, #20]
   20864:	b	20a10 <ftello64@plt+0xf128>
   20868:	ldr	ip, [sp, #24]
   2086c:	ldr	r2, [sp, #20]
   20870:	b	208b0 <ftello64@plt+0xefc8>
   20874:	ldr	r0, [r4, #48]	; 0x30
   20878:	cmp	r6, r0
   2087c:	bge	20b54 <ftello64@plt+0xf26c>
   20880:	mov	r9, r6
   20884:	add	r1, r6, #1
   20888:	mov	r0, r4
   2088c:	bl	20408 <ftello64@plt+0xeb20>
   20890:	cmp	r0, #0
   20894:	bne	20b78 <ftello64@plt+0xf290>
   20898:	ldr	r3, [r4, #4]
   2089c:	ldr	r7, [sp, #32]
   208a0:	mov	r6, r9
   208a4:	ldr	ip, [sp, #24]
   208a8:	ldr	r2, [sp, #20]
   208ac:	b	208c8 <ftello64@plt+0xefe0>
   208b0:	ldr	r0, [r7]
   208b4:	cmp	r5, r0
   208b8:	ble	208e0 <ftello64@plt+0xeff8>
   208bc:	ldr	r0, [r4, #28]
   208c0:	cmp	r6, r0
   208c4:	bge	20874 <ftello64@plt+0xef8c>
   208c8:	ldrb	r0, [r3, r6]
   208cc:	add	r1, r3, r5
   208d0:	ldrb	r1, [r1, #-1]
   208d4:	cmp	r0, r1
   208d8:	bne	20b54 <ftello64@plt+0xf26c>
   208dc:	add	r6, r6, #1
   208e0:	ldr	r0, [r4, #100]	; 0x64
   208e4:	ldr	r0, [r0, r5, lsl #2]
   208e8:	cmp	r0, #0
   208ec:	beq	209f4 <ftello64@plt+0xf10c>
   208f0:	mov	r9, r6
   208f4:	mov	sl, r3
   208f8:	add	r1, r0, #4
   208fc:	mov	r0, ip
   20900:	mov	r3, #9
   20904:	bl	20f70 <ftello64@plt+0xf688>
   20908:	cmn	r0, #1
   2090c:	beq	209e0 <ftello64@plt+0xf0f8>
   20910:	mov	r4, r0
   20914:	ldr	r1, [sp, #32]
   20918:	ldr	r0, [r1, #8]
   2091c:	cmp	r0, #0
   20920:	bne	2094c <ftello64@plt+0xf064>
   20924:	ldr	r0, [r1]
   20928:	sub	r0, r5, r0
   2092c:	add	r1, r0, #1
   20930:	mov	r8, #12
   20934:	mov	r0, #12
   20938:	bl	25834 <ftello64@plt+0x13f4c>
   2093c:	ldr	r1, [sp, #32]
   20940:	str	r0, [r1, #8]
   20944:	cmp	r0, #0
   20948:	beq	20b6c <ftello64@plt+0xf284>
   2094c:	ldr	r3, [r1]
   20950:	ldr	r2, [r1, #4]
   20954:	ldr	r1, [r1, #8]
   20958:	stm	sp, {r4, r5}
   2095c:	mov	r0, #9
   20960:	str	r0, [sp, #8]
   20964:	ldr	r0, [sp, #28]
   20968:	bl	20fc4 <ftello64@plt+0xf6dc>
   2096c:	ldr	r7, [sp, #32]
   20970:	cmp	r0, #1
   20974:	mov	r3, sl
   20978:	mov	r6, r9
   2097c:	ldr	ip, [sp, #24]
   20980:	ldr	r2, [sp, #20]
   20984:	beq	209f4 <ftello64@plt+0xf10c>
   20988:	mov	r8, r0
   2098c:	cmp	r0, #0
   20990:	bne	20b6c <ftello64@plt+0xf284>
   20994:	mov	r0, r7
   20998:	mov	r1, r4
   2099c:	mov	r2, r5
   209a0:	bl	21398 <ftello64@plt+0xfab0>
   209a4:	cmp	r0, #0
   209a8:	beq	20b80 <ftello64@plt+0xf298>
   209ac:	mov	r2, r0
   209b0:	ldr	r0, [fp, #-36]	; 0xffffffdc
   209b4:	str	r0, [sp]
   209b8:	ldr	r4, [sp, #28]
   209bc:	mov	r0, r4
   209c0:	mov	r1, r7
   209c4:	ldr	r3, [sp, #36]	; 0x24
   209c8:	bl	20ed8 <ftello64@plt+0xf5f0>
   209cc:	cmp	r0, #1
   209d0:	bhi	20b78 <ftello64@plt+0xf290>
   209d4:	ldr	r3, [r4, #4]
   209d8:	ldr	r7, [sp, #32]
   209dc:	b	209e8 <ftello64@plt+0xf100>
   209e0:	ldr	r7, [sp, #32]
   209e4:	mov	r3, sl
   209e8:	mov	r6, r9
   209ec:	ldr	ip, [sp, #24]
   209f0:	ldr	r2, [sp, #20]
   209f4:	add	r1, r5, #1
   209f8:	ldr	r0, [fp, #-36]	; 0xffffffdc
   209fc:	cmp	r5, r0
   20a00:	mov	r5, r1
   20a04:	ldr	r4, [sp, #28]
   20a08:	blt	208b0 <ftello64@plt+0xefc8>
   20a0c:	b	20b54 <ftello64@plt+0xf26c>
   20a10:	ldr	r0, [r4, #132]	; 0x84
   20a14:	ldr	r7, [r0, r6, lsl #2]
   20a18:	ldr	r0, [r7, #4]
   20a1c:	ldr	r1, [ip]
   20a20:	ldr	r0, [r1, r0, lsl #3]
   20a24:	cmp	r0, r2
   20a28:	str	r6, [sp, #16]
   20a2c:	bne	20b54 <ftello64@plt+0xf26c>
   20a30:	ldr	r5, [r7]
   20a34:	ldr	r0, [r7, #16]
   20a38:	cmp	r0, #1
   20a3c:	str	r7, [sp, #32]
   20a40:	mov	sl, #0
   20a44:	blt	20a54 <ftello64@plt+0xf16c>
   20a48:	ldr	r6, [fp, #-36]	; 0xffffffdc
   20a4c:	mov	r9, r5
   20a50:	b	20a88 <ftello64@plt+0xf1a0>
   20a54:	ldr	r6, [fp, #-36]	; 0xffffffdc
   20a58:	b	20b2c <ftello64@plt+0xf244>
   20a5c:	ldr	r0, [r4, #48]	; 0x30
   20a60:	cmp	r1, r0
   20a64:	bgt	20b28 <ftello64@plt+0xf240>
   20a68:	mov	r7, r6
   20a6c:	mov	r0, r4
   20a70:	bl	20e44 <ftello64@plt+0xf55c>
   20a74:	cmp	r0, #0
   20a78:	bne	20b78 <ftello64@plt+0xf290>
   20a7c:	ldr	r3, [r4, #4]
   20a80:	mov	r6, r7
   20a84:	b	20ab8 <ftello64@plt+0xf1d0>
   20a88:	ldr	r0, [r7, #20]
   20a8c:	ldr	r2, [r0, sl, lsl #2]
   20a90:	ldr	r0, [r2, #4]
   20a94:	str	r0, [fp, #-32]	; 0xffffffe0
   20a98:	sub	r5, r0, r9
   20a9c:	cmp	r5, #1
   20aa0:	blt	20ae4 <ftello64@plt+0xf1fc>
   20aa4:	add	r1, r5, r6
   20aa8:	ldr	r0, [r4, #28]
   20aac:	cmp	r1, r0
   20ab0:	str	r2, [sp, #40]	; 0x28
   20ab4:	bgt	20a5c <ftello64@plt+0xf174>
   20ab8:	add	r0, r3, r6
   20abc:	add	r1, r3, r9
   20ac0:	mov	r8, r6
   20ac4:	mov	r2, r5
   20ac8:	mov	r7, r3
   20acc:	bl	11600 <memcmp@plt>
   20ad0:	mov	r3, r7
   20ad4:	cmp	r0, #0
   20ad8:	ldr	r7, [sp, #32]
   20adc:	ldr	r2, [sp, #40]	; 0x28
   20ae0:	bne	20b28 <ftello64@plt+0xf240>
   20ae4:	ldr	r0, [fp, #-36]	; 0xffffffdc
   20ae8:	str	r0, [sp]
   20aec:	mov	r0, r4
   20af0:	mov	r1, r7
   20af4:	ldr	r3, [sp, #36]	; 0x24
   20af8:	bl	20ed8 <ftello64@plt+0xf5f0>
   20afc:	cmp	r0, #1
   20b00:	bhi	20b78 <ftello64@plt+0xf290>
   20b04:	add	r6, r5, r6
   20b08:	add	sl, sl, #1
   20b0c:	ldr	r3, [r4, #4]
   20b10:	ldr	r0, [r7, #16]
   20b14:	cmp	sl, r0
   20b18:	ldr	r5, [fp, #-32]	; 0xffffffe0
   20b1c:	mov	r9, r5
   20b20:	blt	20a88 <ftello64@plt+0xf1a0>
   20b24:	b	20b2c <ftello64@plt+0xf244>
   20b28:	mov	r5, r9
   20b2c:	ldr	r0, [r7, #16]
   20b30:	cmp	sl, r0
   20b34:	blt	20b4c <ftello64@plt+0xf264>
   20b38:	cmp	sl, #0
   20b3c:	addne	r5, r5, #1
   20b40:	ldr	r0, [fp, #-36]	; 0xffffffdc
   20b44:	cmp	r5, r0
   20b48:	ble	20868 <ftello64@plt+0xef80>
   20b4c:	ldr	ip, [sp, #24]
   20b50:	ldr	r2, [sp, #20]
   20b54:	ldr	r6, [sp, #16]
   20b58:	add	r6, r6, #1
   20b5c:	ldr	r0, [r4, #124]	; 0x7c
   20b60:	cmp	r6, r0
   20b64:	blt	20a10 <ftello64@plt+0xf128>
   20b68:	mov	r8, #0
   20b6c:	mov	r0, r8
   20b70:	sub	sp, fp, #28
   20b74:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   20b78:	mov	r8, r0
   20b7c:	b	20b6c <ftello64@plt+0xf284>
   20b80:	mov	r8, #12
   20b84:	b	20b6c <ftello64@plt+0xf284>
   20b88:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   20b8c:	add	fp, sp, #28
   20b90:	sub	sp, sp, #4
   20b94:	mov	sl, r2
   20b98:	mov	r8, r0
   20b9c:	cmp	r1, #0
   20ba0:	beq	20bd8 <ftello64@plt+0xf2f0>
   20ba4:	mov	r6, r1
   20ba8:	ldr	r0, [r1, #4]
   20bac:	cmp	sl, #0
   20bb0:	beq	20bc4 <ftello64@plt+0xf2dc>
   20bb4:	cmp	r0, #1
   20bb8:	ldrge	r1, [sl, #4]
   20bbc:	cmpge	r1, #1
   20bc0:	bge	20c18 <ftello64@plt+0xf330>
   20bc4:	cmp	r0, #1
   20bc8:	blt	20bd8 <ftello64@plt+0xf2f0>
   20bcc:	mov	r0, r8
   20bd0:	mov	r1, r6
   20bd4:	b	20bf4 <ftello64@plt+0xf30c>
   20bd8:	cmp	sl, #0
   20bdc:	beq	20c00 <ftello64@plt+0xf318>
   20be0:	ldr	r0, [sl, #4]
   20be4:	cmp	r0, #1
   20be8:	blt	20c00 <ftello64@plt+0xf318>
   20bec:	mov	r0, r8
   20bf0:	mov	r1, sl
   20bf4:	sub	sp, fp, #28
   20bf8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   20bfc:	b	1e70c <ftello64@plt+0xce24>
   20c00:	mov	r0, #0
   20c04:	str	r0, [r8]
   20c08:	str	r0, [r8, #4]
   20c0c:	str	r0, [r8, #8]
   20c10:	sub	sp, fp, #28
   20c14:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   20c18:	add	r0, r1, r0
   20c1c:	str	r0, [r8]
   20c20:	lsl	r0, r0, #2
   20c24:	bl	25888 <ftello64@plt+0x13fa0>
   20c28:	str	r0, [r8, #8]
   20c2c:	cmp	r0, #0
   20c30:	beq	20dac <ftello64@plt+0xf4c4>
   20c34:	ldr	r2, [sl, #4]
   20c38:	mov	r4, #0
   20c3c:	cmp	r2, #0
   20c40:	mov	r0, #0
   20c44:	movwgt	r0, #1
   20c48:	ldr	r3, [r6, #4]
   20c4c:	cmp	r3, #1
   20c50:	blt	20d10 <ftello64@plt+0xf428>
   20c54:	mov	r9, #0
   20c58:	cmp	r2, #1
   20c5c:	blt	20d20 <ftello64@plt+0xf438>
   20c60:	mov	ip, #0
   20c64:	mov	r0, #0
   20c68:	mov	r4, ip
   20c6c:	mov	r7, r0
   20c70:	ldr	r0, [sl, #8]
   20c74:	ldr	r1, [r0, r4, lsl #2]
   20c78:	ldr	r0, [r6, #8]
   20c7c:	ldr	r5, [r0, r9, lsl #2]
   20c80:	cmp	r5, r1
   20c84:	ble	20cc4 <ftello64@plt+0xf3dc>
   20c88:	ldr	r0, [r8, #8]
   20c8c:	str	r1, [r0, r7, lsl #2]
   20c90:	ldr	r2, [sl, #4]
   20c94:	add	r1, r4, #1
   20c98:	cmp	r2, r1
   20c9c:	mov	r0, #0
   20ca0:	movwgt	r0, #1
   20ca4:	ldr	r3, [r6, #4]
   20ca8:	cmp	r3, r9
   20cac:	ble	20d4c <ftello64@plt+0xf464>
   20cb0:	add	r7, r7, #1
   20cb4:	cmp	r2, r1
   20cb8:	mov	r4, r1
   20cbc:	bgt	20c70 <ftello64@plt+0xf388>
   20cc0:	b	20d24 <ftello64@plt+0xf43c>
   20cc4:	ldr	r0, [r8, #8]
   20cc8:	str	r5, [r0, r7, lsl #2]
   20ccc:	add	lr, r4, #1
   20cd0:	cmp	r5, r1
   20cd4:	mov	ip, r4
   20cd8:	moveq	ip, lr
   20cdc:	ldr	r2, [sl, #4]
   20ce0:	cmp	r2, ip
   20ce4:	mov	r0, #0
   20ce8:	movwgt	r0, #1
   20cec:	add	r9, r9, #1
   20cf0:	ldr	r3, [r6, #4]
   20cf4:	cmp	r3, r9
   20cf8:	ble	20d94 <ftello64@plt+0xf4ac>
   20cfc:	add	r0, r7, #1
   20d00:	cmp	r2, ip
   20d04:	bgt	20c68 <ftello64@plt+0xf380>
   20d08:	add	r7, r7, #1
   20d0c:	b	20d24 <ftello64@plt+0xf43c>
   20d10:	mov	r6, #0
   20d14:	cmp	r0, #0
   20d18:	bne	20d5c <ftello64@plt+0xf474>
   20d1c:	b	20d84 <ftello64@plt+0xf49c>
   20d20:	mov	r7, #0
   20d24:	ldr	r0, [r8, #8]
   20d28:	add	r0, r0, r7, lsl #2
   20d2c:	ldr	r1, [r6, #8]
   20d30:	add	r1, r1, r9, lsl #2
   20d34:	sub	r2, r3, r9
   20d38:	lsl	r2, r2, #2
   20d3c:	bl	115c4 <memcpy@plt>
   20d40:	sub	r0, r7, r9
   20d44:	ldr	r1, [r6, #4]
   20d48:	b	20d80 <ftello64@plt+0xf498>
   20d4c:	add	r6, r7, #1
   20d50:	add	r4, r4, #1
   20d54:	cmp	r0, #0
   20d58:	beq	20d84 <ftello64@plt+0xf49c>
   20d5c:	ldr	r0, [r8, #8]
   20d60:	add	r0, r0, r6, lsl #2
   20d64:	ldr	r1, [sl, #8]
   20d68:	add	r1, r1, r4, lsl #2
   20d6c:	sub	r2, r2, r4
   20d70:	lsl	r2, r2, #2
   20d74:	bl	115c4 <memcpy@plt>
   20d78:	sub	r0, r6, r4
   20d7c:	ldr	r1, [sl, #4]
   20d80:	add	r6, r0, r1
   20d84:	str	r6, [r8, #4]
   20d88:	mov	r0, #0
   20d8c:	sub	sp, fp, #28
   20d90:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   20d94:	cmp	r5, r1
   20d98:	moveq	r4, lr
   20d9c:	add	r6, r7, #1
   20da0:	cmp	r0, #0
   20da4:	bne	20d5c <ftello64@plt+0xf474>
   20da8:	b	20d84 <ftello64@plt+0xf49c>
   20dac:	mov	r0, #12
   20db0:	sub	sp, fp, #28
   20db4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   20db8:	push	{r4, r5, r6, r7, fp, lr}
   20dbc:	add	fp, sp, #16
   20dc0:	mov	ip, r0
   20dc4:	ldr	lr, [r0, #108]	; 0x6c
   20dc8:	cmp	lr, #1
   20dcc:	blt	20e30 <ftello64@plt+0xf548>
   20dd0:	ldr	r2, [ip, #116]	; 0x74
   20dd4:	mov	r0, #0
   20dd8:	mov	r3, #1
   20ddc:	mov	r4, lr
   20de0:	add	r5, r0, r4
   20de4:	add	r5, r5, r5, lsr #31
   20de8:	asr	r6, r5, #1
   20dec:	add	r7, r6, r6, lsl #1
   20df0:	add	r7, r2, r7, lsl #3
   20df4:	ldr	r7, [r7, #4]
   20df8:	cmp	r7, r1
   20dfc:	addlt	r0, r3, r5, asr #1
   20e00:	movge	r4, r6
   20e04:	cmp	r0, r4
   20e08:	blt	20de0 <ftello64@plt+0xf4f8>
   20e0c:	cmp	r0, lr
   20e10:	bge	20e3c <ftello64@plt+0xf554>
   20e14:	ldr	r2, [ip, #116]	; 0x74
   20e18:	add	r3, r0, r0, lsl #1
   20e1c:	add	r2, r2, r3, lsl #3
   20e20:	ldr	r2, [r2, #4]
   20e24:	cmp	r2, r1
   20e28:	mvnne	r0, #0
   20e2c:	pop	{r4, r5, r6, r7, fp, pc}
   20e30:	mov	r0, #0
   20e34:	cmp	r0, lr
   20e38:	blt	20e14 <ftello64@plt+0xf52c>
   20e3c:	mvn	r0, #0
   20e40:	pop	{r4, r5, r6, r7, fp, pc}
   20e44:	push	{r4, r5, r6, r7, fp, lr}
   20e48:	add	fp, sp, #16
   20e4c:	mov	r4, r1
   20e50:	mov	r5, r0
   20e54:	ldr	r0, [r0, #36]	; 0x24
   20e58:	ldr	r7, [r5, #104]	; 0x68
   20e5c:	cmp	r0, r1
   20e60:	ldrle	r1, [r5, #48]	; 0x30
   20e64:	cmple	r0, r1
   20e68:	blt	20eb8 <ftello64@plt+0xf5d0>
   20e6c:	ldr	r0, [r5, #28]
   20e70:	cmp	r0, r4
   20e74:	ldrle	r1, [r5, #48]	; 0x30
   20e78:	cmple	r0, r1
   20e7c:	blt	20eb8 <ftello64@plt+0xf5d0>
   20e80:	mov	r6, #0
   20e84:	cmp	r7, r4
   20e88:	bge	20ed0 <ftello64@plt+0xf5e8>
   20e8c:	sub	r0, r4, r7
   20e90:	lsl	r2, r0, #2
   20e94:	ldr	r0, [r5, #100]	; 0x64
   20e98:	add	r0, r0, r7, lsl #2
   20e9c:	add	r0, r0, #4
   20ea0:	mov	r6, #0
   20ea4:	mov	r1, #0
   20ea8:	bl	117b0 <memset@plt>
   20eac:	str	r4, [r5, #104]	; 0x68
   20eb0:	mov	r0, r6
   20eb4:	pop	{r4, r5, r6, r7, fp, pc}
   20eb8:	add	r1, r4, #1
   20ebc:	mov	r0, r5
   20ec0:	bl	20408 <ftello64@plt+0xeb20>
   20ec4:	mov	r6, r0
   20ec8:	cmp	r0, #0
   20ecc:	beq	20e80 <ftello64@plt+0xf598>
   20ed0:	mov	r0, r6
   20ed4:	pop	{r4, r5, r6, r7, fp, pc}
   20ed8:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   20edc:	add	fp, sp, #24
   20ee0:	sub	sp, sp, #16
   20ee4:	mov	r7, r3
   20ee8:	mov	r6, r2
   20eec:	mov	r8, r1
   20ef0:	mov	r4, r0
   20ef4:	ldr	r2, [r2]
   20ef8:	ldr	r3, [r6, #4]
   20efc:	mov	r0, #8
   20f00:	str	r0, [sp, #8]
   20f04:	ldr	r5, [fp, #8]
   20f08:	str	r5, [sp, #4]
   20f0c:	str	r7, [sp]
   20f10:	add	r1, r6, #8
   20f14:	mov	r0, r4
   20f18:	bl	20fc4 <ftello64@plt+0xf6dc>
   20f1c:	cmp	r0, #0
   20f20:	beq	20f2c <ftello64@plt+0xf644>
   20f24:	sub	sp, fp, #24
   20f28:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   20f2c:	ldr	r3, [r8]
   20f30:	ldr	r0, [r6, #4]
   20f34:	str	r0, [sp]
   20f38:	mov	r0, r4
   20f3c:	mov	r1, r7
   20f40:	mov	r2, r5
   20f44:	bl	21418 <ftello64@plt+0xfb30>
   20f48:	cmp	r0, #0
   20f4c:	bne	20f24 <ftello64@plt+0xf63c>
   20f50:	ldr	r0, [r6, #4]
   20f54:	add	r0, r0, r5
   20f58:	ldr	r1, [r8]
   20f5c:	sub	r1, r0, r1
   20f60:	mov	r0, r4
   20f64:	sub	sp, fp, #24
   20f68:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   20f6c:	b	20e44 <ftello64@plt+0xf55c>
   20f70:	push	{r4, r5, fp, lr}
   20f74:	add	fp, sp, #8
   20f78:	ldr	r4, [r1, #4]
   20f7c:	cmp	r4, #1
   20f80:	blt	20fbc <ftello64@plt+0xf6d4>
   20f84:	ldr	ip, [r0]
   20f88:	ldr	lr, [r1, #8]
   20f8c:	mov	r4, #0
   20f90:	ldr	r0, [lr, r4, lsl #2]
   20f94:	add	r5, ip, r0, lsl #3
   20f98:	ldrb	r5, [r5, #4]
   20f9c:	cmp	r5, r3
   20fa0:	ldreq	r5, [ip, r0, lsl #3]
   20fa4:	cmpeq	r5, r2
   20fa8:	popeq	{r4, r5, fp, pc}
   20fac:	add	r4, r4, #1
   20fb0:	ldr	r0, [r1, #4]
   20fb4:	cmp	r4, r0
   20fb8:	blt	20f90 <ftello64@plt+0xf6a8>
   20fbc:	mvn	r0, #0
   20fc0:	pop	{r4, r5, fp, pc}
   20fc4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   20fc8:	add	fp, sp, #28
   20fcc:	sub	sp, sp, #44	; 0x2c
   20fd0:	mov	sl, r3
   20fd4:	mov	r8, r2
   20fd8:	mov	r7, r1
   20fdc:	mov	r4, r0
   20fe0:	ldr	r1, [r0, #84]	; 0x54
   20fe4:	mov	r0, #0
   20fe8:	str	r0, [fp, #-32]	; 0xffffffe0
   20fec:	str	r1, [sp, #20]
   20ff0:	ldr	r0, [r1]
   20ff4:	ldr	r0, [r0, r2, lsl #3]
   20ff8:	str	r0, [sp, #16]
   20ffc:	ldr	r0, [r4, #120]	; 0x78
   21000:	ldr	r1, [fp, #12]
   21004:	add	r0, r0, r1
   21008:	ldr	r5, [r7, #4]
   2100c:	cmp	r5, r0
   21010:	ble	21330 <ftello64@plt+0xfa48>
   21014:	ldr	r0, [r4, #40]	; 0x28
   21018:	str	r0, [sp, #12]
   2101c:	ldr	r2, [r4, #88]	; 0x58
   21020:	ldr	r0, [r4, #100]	; 0x64
   21024:	str	r0, [sp, #8]
   21028:	ldr	r6, [r7]
   2102c:	ldr	r0, [r7, #8]
   21030:	str	r0, [r4, #100]	; 0x64
   21034:	cmp	r6, #0
   21038:	moveq	r6, sl
   2103c:	str	r6, [r4, #40]	; 0x28
   21040:	sub	r1, r6, #1
   21044:	mov	r0, r4
   21048:	bl	1fee4 <ftello64@plt+0xe5fc>
   2104c:	mov	r9, r0
   21050:	cmp	r6, sl
   21054:	mov	r5, r4
   21058:	bne	21098 <ftello64@plt+0xf7b0>
   2105c:	add	r0, sp, #24
   21060:	mov	r1, r8
   21064:	bl	1ddf4 <ftello64@plt+0xc50c>
   21068:	str	r0, [fp, #-32]	; 0xffffffe0
   2106c:	cmp	r0, #0
   21070:	bne	21390 <ftello64@plt+0xfaa8>
   21074:	add	r1, sp, #24
   21078:	ldr	r0, [sp, #20]
   2107c:	ldr	r2, [sp, #16]
   21080:	ldr	r3, [fp, #16]
   21084:	bl	21514 <ftello64@plt+0xfc2c>
   21088:	str	r0, [fp, #-32]	; 0xffffffe0
   2108c:	cmp	r0, #0
   21090:	beq	21100 <ftello64@plt+0xf818>
   21094:	b	21320 <ftello64@plt+0xfa38>
   21098:	ldr	r0, [r5, #100]	; 0x64
   2109c:	ldr	r8, [r0, r6, lsl #2]
   210a0:	cmp	r8, #0
   210a4:	beq	210c8 <ftello64@plt+0xf7e0>
   210a8:	ldrb	r0, [r8, #52]	; 0x34
   210ac:	tst	r0, #64	; 0x40
   210b0:	bne	210dc <ftello64@plt+0xf7f4>
   210b4:	mov	r0, #0
   210b8:	str	r0, [sp, #28]
   210bc:	str	r0, [sp, #24]
   210c0:	str	r0, [sp, #32]
   210c4:	b	210f4 <ftello64@plt+0xf80c>
   210c8:	mov	r8, #0
   210cc:	str	r8, [sp, #28]
   210d0:	str	r8, [sp, #24]
   210d4:	str	r8, [sp, #32]
   210d8:	b	21168 <ftello64@plt+0xf880>
   210dc:	add	r1, r8, #4
   210e0:	add	r0, sp, #24
   210e4:	bl	1e70c <ftello64@plt+0xce24>
   210e8:	str	r0, [fp, #-32]	; 0xffffffe0
   210ec:	cmp	r0, #0
   210f0:	bne	21390 <ftello64@plt+0xfaa8>
   210f4:	ldrb	r0, [r8, #52]	; 0x34
   210f8:	tst	r0, #64	; 0x40
   210fc:	beq	21168 <ftello64@plt+0xf880>
   21100:	ldr	r0, [sp, #28]
   21104:	cmp	r0, #0
   21108:	beq	21134 <ftello64@plt+0xf84c>
   2110c:	ldr	r0, [fp, #16]
   21110:	str	r0, [sp]
   21114:	add	r1, sp, #24
   21118:	mov	r0, r5
   2111c:	mov	r2, r6
   21120:	ldr	r3, [sp, #16]
   21124:	bl	2160c <ftello64@plt+0xfd24>
   21128:	str	r0, [fp, #-32]	; 0xffffffe0
   2112c:	cmp	r0, #0
   21130:	bne	21320 <ftello64@plt+0xfa38>
   21134:	sub	r0, fp, #32
   21138:	add	r2, sp, #24
   2113c:	ldr	r1, [sp, #20]
   21140:	mov	r3, r9
   21144:	bl	1e7f4 <ftello64@plt+0xcf0c>
   21148:	mov	r8, r0
   2114c:	cmp	r0, #0
   21150:	bne	21160 <ftello64@plt+0xf878>
   21154:	ldr	r0, [fp, #-32]	; 0xffffffe0
   21158:	cmp	r0, #0
   2115c:	bne	21320 <ftello64@plt+0xfa38>
   21160:	ldr	r0, [r5, #100]	; 0x64
   21164:	str	r8, [r0, r6, lsl #2]
   21168:	ldr	r0, [fp, #12]
   2116c:	cmp	r6, r0
   21170:	bge	212c4 <ftello64@plt+0xf9dc>
   21174:	str	r7, [sp, #4]
   21178:	add	r7, r6, #1
   2117c:	add	r4, sp, #24
   21180:	mov	sl, #0
   21184:	sub	r6, r7, #1
   21188:	ldr	r0, [r5, #120]	; 0x78
   2118c:	cmp	sl, r0
   21190:	bgt	212c0 <ftello64@plt+0xf9d8>
   21194:	mov	r0, #0
   21198:	str	r0, [sp, #28]
   2119c:	ldr	r0, [r5, #100]	; 0x64
   211a0:	ldr	r0, [r0, r7, lsl #2]
   211a4:	cmp	r0, #0
   211a8:	beq	211c4 <ftello64@plt+0xf8dc>
   211ac:	add	r1, r0, #4
   211b0:	mov	r0, r4
   211b4:	bl	1e308 <ftello64@plt+0xca20>
   211b8:	str	r0, [fp, #-32]	; 0xffffffe0
   211bc:	cmp	r0, #0
   211c0:	bne	21320 <ftello64@plt+0xfa38>
   211c4:	cmp	r8, #0
   211c8:	beq	211ec <ftello64@plt+0xf904>
   211cc:	add	r2, r8, #16
   211d0:	mov	r0, r5
   211d4:	mov	r1, r6
   211d8:	mov	r3, r4
   211dc:	bl	218a0 <ftello64@plt+0xffb8>
   211e0:	str	r0, [fp, #-32]	; 0xffffffe0
   211e4:	cmp	r0, #0
   211e8:	bne	21320 <ftello64@plt+0xfa38>
   211ec:	ldr	r0, [sp, #28]
   211f0:	cmp	r0, #0
   211f4:	beq	21254 <ftello64@plt+0xf96c>
   211f8:	mov	r8, r6
   211fc:	mov	r9, r5
   21200:	ldr	r0, [sp, #20]
   21204:	mov	r1, r4
   21208:	ldr	r6, [sp, #16]
   2120c:	mov	r2, r6
   21210:	ldr	r5, [fp, #16]
   21214:	mov	r3, r5
   21218:	bl	21514 <ftello64@plt+0xfc2c>
   2121c:	str	r0, [fp, #-32]	; 0xffffffe0
   21220:	cmp	r0, #0
   21224:	bne	21320 <ftello64@plt+0xfa38>
   21228:	str	r5, [sp]
   2122c:	mov	r5, r9
   21230:	mov	r0, r9
   21234:	mov	r1, r4
   21238:	mov	r2, r7
   2123c:	mov	r3, r6
   21240:	bl	2160c <ftello64@plt+0xfd24>
   21244:	str	r0, [fp, #-32]	; 0xffffffe0
   21248:	cmp	r0, #0
   2124c:	mov	r6, r8
   21250:	bne	21320 <ftello64@plt+0xfa38>
   21254:	ldr	r2, [r5, #88]	; 0x58
   21258:	mov	r0, r5
   2125c:	mov	r1, r6
   21260:	bl	1fee4 <ftello64@plt+0xe5fc>
   21264:	mov	r3, r0
   21268:	sub	r0, fp, #32
   2126c:	ldr	r1, [sp, #20]
   21270:	mov	r2, r4
   21274:	bl	1e7f4 <ftello64@plt+0xcf0c>
   21278:	mov	r8, r0
   2127c:	cmp	r0, #0
   21280:	bne	21290 <ftello64@plt+0xf9a8>
   21284:	ldr	r0, [fp, #-32]	; 0xffffffe0
   21288:	cmp	r0, #0
   2128c:	bne	21320 <ftello64@plt+0xfa38>
   21290:	ldr	r0, [r5, #100]	; 0x64
   21294:	str	r8, [r0, r7, lsl #2]
   21298:	cmp	r8, #0
   2129c:	mov	r1, #0
   212a0:	addeq	r1, sl, #1
   212a4:	add	r0, r7, #1
   212a8:	ldr	r2, [fp, #12]
   212ac:	cmp	r7, r2
   212b0:	mov	r7, r0
   212b4:	mov	sl, r1
   212b8:	blt	21184 <ftello64@plt+0xf89c>
   212bc:	sub	r6, r0, #1
   212c0:	ldr	r7, [sp, #4]
   212c4:	ldr	r0, [sp, #32]
   212c8:	bl	152fc <ftello64@plt+0x3a14>
   212cc:	ldr	r0, [r5, #100]	; 0x64
   212d0:	ldr	r1, [fp, #12]
   212d4:	ldr	r0, [r0, r1, lsl #2]
   212d8:	str	r6, [r7]
   212dc:	ldr	r1, [sp, #12]
   212e0:	str	r1, [r5, #40]	; 0x28
   212e4:	ldr	r1, [sp, #8]
   212e8:	str	r1, [r5, #100]	; 0x64
   212ec:	cmp	r0, #0
   212f0:	beq	21310 <ftello64@plt+0xfa28>
   212f4:	ldr	r1, [fp, #8]
   212f8:	add	r0, r0, #4
   212fc:	bl	1e788 <ftello64@plt+0xcea0>
   21300:	mov	r4, #0
   21304:	cmp	r0, #0
   21308:	moveq	r4, #1
   2130c:	b	21314 <ftello64@plt+0xfa2c>
   21310:	mov	r4, #1
   21314:	mov	r0, r4
   21318:	sub	sp, fp, #28
   2131c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   21320:	ldr	r0, [sp, #32]
   21324:	bl	152fc <ftello64@plt+0x3a14>
   21328:	ldr	r4, [fp, #-32]	; 0xffffffe0
   2132c:	b	21314 <ftello64@plt+0xfa2c>
   21330:	str	r4, [sp, #12]
   21334:	mvn	r1, #-2147483648	; 0x80000000
   21338:	sub	r1, r1, r5
   2133c:	mov	r4, #12
   21340:	cmp	r1, r0
   21344:	ble	21314 <ftello64@plt+0xfa2c>
   21348:	add	r6, r0, #1
   2134c:	add	r1, r6, r5
   21350:	cmn	r1, #-1073741823	; 0xc0000001
   21354:	bhi	21314 <ftello64@plt+0xfa2c>
   21358:	ldr	r0, [r7, #8]
   2135c:	mov	r9, r1
   21360:	lsl	r1, r1, #2
   21364:	bl	258b8 <ftello64@plt+0x13fd0>
   21368:	cmp	r0, #0
   2136c:	beq	21314 <ftello64@plt+0xfa2c>
   21370:	str	r9, [r7, #4]
   21374:	str	r0, [r7, #8]
   21378:	add	r0, r0, r5, lsl #2
   2137c:	lsl	r2, r6, #2
   21380:	mov	r1, #0
   21384:	bl	117b0 <memset@plt>
   21388:	ldr	r4, [sp, #12]
   2138c:	b	21014 <ftello64@plt+0xf72c>
   21390:	mov	r4, r0
   21394:	b	21314 <ftello64@plt+0xfa2c>
   21398:	push	{r4, r5, r6, r7, fp, lr}
   2139c:	add	fp, sp, #16
   213a0:	mov	r5, r2
   213a4:	mov	r6, r1
   213a8:	mov	r4, r0
   213ac:	ldr	r0, [r0, #12]
   213b0:	ldr	r1, [r4, #16]
   213b4:	cmp	r1, r0
   213b8:	beq	213ec <ftello64@plt+0xfb04>
   213bc:	mov	r0, #1
   213c0:	mov	r1, #20
   213c4:	bl	25834 <ftello64@plt+0x13f4c>
   213c8:	cmp	r0, #0
   213cc:	ldrne	r1, [r4, #16]
   213d0:	ldrne	r2, [r4, #20]
   213d4:	strne	r0, [r2, r1, lsl #2]
   213d8:	strne	r6, [r0]
   213dc:	strne	r5, [r0, #4]
   213e0:	addne	r1, r1, #1
   213e4:	strne	r1, [r4, #16]
   213e8:	pop	{r4, r5, r6, r7, fp, pc}
   213ec:	mov	r1, #1
   213f0:	orr	r7, r1, r0, lsl #1
   213f4:	lsl	r1, r7, #2
   213f8:	ldr	r0, [r4, #20]
   213fc:	bl	258b8 <ftello64@plt+0x13fd0>
   21400:	cmp	r0, #0
   21404:	moveq	r0, #0
   21408:	popeq	{r4, r5, r6, r7, fp, pc}
   2140c:	str	r7, [r4, #12]
   21410:	str	r0, [r4, #20]
   21414:	b	213bc <ftello64@plt+0xfad4>
   21418:	push	{r4, r5, r6, r7, fp, lr}
   2141c:	add	fp, sp, #16
   21420:	mov	r5, r3
   21424:	mov	r6, r2
   21428:	mov	r7, r1
   2142c:	mov	r4, r0
   21430:	ldr	r1, [r0, #108]	; 0x6c
   21434:	ldr	r2, [r0, #112]	; 0x70
   21438:	cmp	r1, r2
   2143c:	blt	2148c <ftello64@plt+0xfba4>
   21440:	ldr	r0, [r4, #116]	; 0x74
   21444:	add	r1, r2, r2, lsl #1
   21448:	lsl	r1, r1, #4
   2144c:	bl	258b8 <ftello64@plt+0x13fd0>
   21450:	cmp	r0, #0
   21454:	beq	21504 <ftello64@plt+0xfc1c>
   21458:	str	r0, [r4, #116]	; 0x74
   2145c:	ldr	r1, [r4, #108]	; 0x6c
   21460:	ldr	r2, [r4, #112]	; 0x70
   21464:	add	r1, r1, r1, lsl #1
   21468:	add	r0, r0, r1, lsl #3
   2146c:	add	r1, r2, r2, lsl #1
   21470:	lsl	r2, r1, #3
   21474:	mov	r1, #0
   21478:	bl	117b0 <memset@plt>
   2147c:	ldr	r1, [r4, #108]	; 0x6c
   21480:	ldr	r0, [r4, #112]	; 0x70
   21484:	lsl	r0, r0, #1
   21488:	str	r0, [r4, #112]	; 0x70
   2148c:	ldr	r2, [fp, #8]
   21490:	cmp	r1, #1
   21494:	blt	214b8 <ftello64@plt+0xfbd0>
   21498:	ldr	r0, [r4, #116]	; 0x74
   2149c:	sub	r3, r1, #1
   214a0:	add	r3, r3, r3, lsl #1
   214a4:	add	r0, r0, r3, lsl #3
   214a8:	ldr	r3, [r0, #4]
   214ac:	cmp	r3, r6
   214b0:	moveq	r3, #1
   214b4:	strbeq	r3, [r0, #20]
   214b8:	ldr	r3, [r4, #116]	; 0x74
   214bc:	add	r0, r1, r1, lsl #1
   214c0:	str	r7, [r3, r0, lsl #3]!
   214c4:	mov	r0, #0
   214c8:	cmp	r2, r5
   214cc:	mov	r7, #0
   214d0:	mvneq	r7, #0
   214d4:	str	r6, [r3, #4]
   214d8:	str	r5, [r3, #8]
   214dc:	str	r2, [r3, #12]
   214e0:	str	r7, [r3, #16]
   214e4:	add	r1, r1, #1
   214e8:	str	r1, [r4, #108]	; 0x6c
   214ec:	strb	r0, [r3, #20]
   214f0:	sub	r1, r2, r5
   214f4:	ldr	r2, [r4, #120]	; 0x78
   214f8:	cmp	r2, r1
   214fc:	strlt	r1, [r4, #120]	; 0x78
   21500:	pop	{r4, r5, r6, r7, fp, pc}
   21504:	ldr	r0, [r4, #116]	; 0x74
   21508:	bl	152fc <ftello64@plt+0x3a14>
   2150c:	mov	r0, #12
   21510:	pop	{r4, r5, r6, r7, fp, pc}
   21514:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   21518:	add	fp, sp, #28
   2151c:	sub	sp, sp, #20
   21520:	mov	r9, r3
   21524:	mov	sl, r2
   21528:	mov	r4, r1
   2152c:	mov	r7, r0
   21530:	ldr	r1, [r1, #4]
   21534:	add	r0, sp, #8
   21538:	bl	1e04c <ftello64@plt+0xc764>
   2153c:	cmp	r0, #0
   21540:	bne	21604 <ftello64@plt+0xfd1c>
   21544:	ldr	r0, [r4, #4]
   21548:	cmp	r0, #1
   2154c:	blt	215cc <ftello64@plt+0xfce4>
   21550:	mov	r8, #0
   21554:	ldr	r0, [r4, #8]
   21558:	ldr	r5, [r0, r8, lsl #2]
   2155c:	add	r0, r5, r5, lsl #1
   21560:	ldr	r1, [r7, #24]
   21564:	add	r6, r1, r0, lsl #2
   21568:	mov	r0, r7
   2156c:	mov	r1, r6
   21570:	mov	r2, sl
   21574:	mov	r3, r9
   21578:	bl	20f70 <ftello64@plt+0xf688>
   2157c:	cmn	r0, #1
   21580:	beq	215a8 <ftello64@plt+0xfcc0>
   21584:	str	r9, [sp]
   21588:	mov	r0, r7
   2158c:	add	r1, sp, #8
   21590:	mov	r2, r5
   21594:	mov	r3, sl
   21598:	bl	21a5c <ftello64@plt+0x10174>
   2159c:	cmp	r0, #0
   215a0:	beq	215bc <ftello64@plt+0xfcd4>
   215a4:	b	215f4 <ftello64@plt+0xfd0c>
   215a8:	add	r0, sp, #8
   215ac:	mov	r1, r6
   215b0:	bl	1e308 <ftello64@plt+0xca20>
   215b4:	cmp	r0, #0
   215b8:	bne	215f4 <ftello64@plt+0xfd0c>
   215bc:	ldr	r0, [r4, #4]
   215c0:	add	r8, r8, #1
   215c4:	cmp	r8, r0
   215c8:	blt	21554 <ftello64@plt+0xfc6c>
   215cc:	ldr	r0, [r4, #8]
   215d0:	bl	152fc <ftello64@plt+0x3a14>
   215d4:	vldr	d16, [sp, #8]
   215d8:	ldr	r0, [sp, #16]
   215dc:	str	r0, [r4, #8]
   215e0:	vstr	d16, [r4]
   215e4:	mov	r5, #0
   215e8:	mov	r0, r5
   215ec:	sub	sp, fp, #28
   215f0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   215f4:	mov	r5, r0
   215f8:	ldr	r0, [sp, #16]
   215fc:	bl	152fc <ftello64@plt+0x3a14>
   21600:	b	215e8 <ftello64@plt+0xfd00>
   21604:	mov	r5, r0
   21608:	b	215e8 <ftello64@plt+0xfd00>
   2160c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   21610:	add	fp, sp, #28
   21614:	sub	sp, sp, #44	; 0x2c
   21618:	str	r3, [sp, #8]
   2161c:	mov	r6, r2
   21620:	mov	r7, r1
   21624:	ldr	r8, [r0, #84]	; 0x54
   21628:	str	r0, [sp, #20]
   2162c:	mov	r1, r2
   21630:	bl	20db8 <ftello64@plt+0xf4d0>
   21634:	mov	r1, #0
   21638:	cmn	r0, #1
   2163c:	beq	21894 <ftello64@plt+0xffac>
   21640:	add	r1, r0, r0, lsl #1
   21644:	add	sl, sp, #28
   21648:	str	r8, [sp, #12]
   2164c:	str	r7, [sp, #24]
   21650:	str	r1, [sp, #4]
   21654:	b	2165c <ftello64@plt+0xfd74>
   21658:	ldr	r1, [sp, #4]
   2165c:	ldr	r0, [sp, #20]
   21660:	ldr	r0, [r0, #116]	; 0x74
   21664:	add	r0, r0, r1, lsl #3
   21668:	add	r0, r0, #12
   2166c:	mov	r9, r0
   21670:	ldr	r1, [r0, #-12]
   21674:	mov	r0, r7
   21678:	bl	1e788 <ftello64@plt+0xcea0>
   2167c:	cmp	r0, #0
   21680:	beq	21844 <ftello64@plt+0xff5c>
   21684:	ldmda	r9, {r0, r1}
   21688:	add	r1, r1, r6
   2168c:	sub	r5, r1, r0
   21690:	cmp	r5, r6
   21694:	bne	21734 <ftello64@plt+0xfe4c>
   21698:	mov	r5, r6
   2169c:	ldr	r0, [r8, #20]
   216a0:	ldr	r1, [r9, #-12]
   216a4:	add	r1, r1, r1, lsl #1
   216a8:	add	r0, r0, r1, lsl #2
   216ac:	ldr	r0, [r0, #8]
   216b0:	ldr	r4, [r0]
   216b4:	mov	r0, r7
   216b8:	mov	r1, r4
   216bc:	bl	1e788 <ftello64@plt+0xcea0>
   216c0:	mov	r1, #4
   216c4:	cmp	r0, #0
   216c8:	bne	21724 <ftello64@plt+0xfe3c>
   216cc:	mov	r6, r8
   216d0:	mov	r0, sl
   216d4:	mov	r1, r4
   216d8:	bl	1ddf4 <ftello64@plt+0xc50c>
   216dc:	mov	r8, r0
   216e0:	str	r0, [fp, #-32]	; 0xffffffe0
   216e4:	mov	r0, r6
   216e8:	mov	r1, sl
   216ec:	ldr	r2, [sp, #8]
   216f0:	ldr	r3, [fp, #8]
   216f4:	bl	21514 <ftello64@plt+0xfc2c>
   216f8:	mov	r6, r0
   216fc:	mov	r0, r7
   21700:	mov	r1, sl
   21704:	bl	1e308 <ftello64@plt+0xca20>
   21708:	mov	r4, r0
   2170c:	ldr	r0, [sp, #36]	; 0x24
   21710:	bl	152fc <ftello64@plt+0x3a14>
   21714:	orr	r0, r6, r8
   21718:	orrs	r0, r0, r4
   2171c:	mov	r1, #2
   21720:	bne	21858 <ftello64@plt+0xff70>
   21724:	ldr	r8, [sp, #12]
   21728:	mov	r6, r5
   2172c:	add	sl, sp, #28
   21730:	b	21834 <ftello64@plt+0xff4c>
   21734:	ldr	r0, [sp, #20]
   21738:	ldr	r0, [r0, #100]	; 0x64
   2173c:	ldr	r0, [r0, r5, lsl #2]
   21740:	ldr	r1, [r9, #-12]
   21744:	ldr	r2, [r8, #12]
   21748:	ldr	r7, [r2, r1, lsl #2]
   2174c:	cmp	r0, #0
   21750:	beq	217c4 <ftello64@plt+0xfedc>
   21754:	add	r4, r0, #4
   21758:	mov	r0, r4
   2175c:	mov	r1, r7
   21760:	bl	1e788 <ftello64@plt+0xcea0>
   21764:	mov	r1, #4
   21768:	add	sl, sp, #28
   2176c:	cmp	r0, #0
   21770:	bne	21834 <ftello64@plt+0xff4c>
   21774:	mov	r0, sl
   21778:	mov	r1, r4
   2177c:	bl	1e70c <ftello64@plt+0xce24>
   21780:	mov	r4, r0
   21784:	str	r0, [fp, #-32]	; 0xffffffe0
   21788:	mov	r0, sl
   2178c:	mov	r1, r7
   21790:	bl	1e524 <ftello64@plt+0xcc3c>
   21794:	cmp	r4, #0
   21798:	bne	217a4 <ftello64@plt+0xfebc>
   2179c:	cmp	r0, #0
   217a0:	bne	217e0 <ftello64@plt+0xfef8>
   217a4:	ldr	r0, [sp, #36]	; 0x24
   217a8:	bl	152fc <ftello64@plt+0x3a14>
   217ac:	cmp	r4, #0
   217b0:	movweq	r4, #12
   217b4:	str	r4, [fp, #-32]	; 0xffffffe0
   217b8:	mov	r1, #1
   217bc:	str	r4, [sp, #16]
   217c0:	b	21834 <ftello64@plt+0xff4c>
   217c4:	add	sl, sp, #28
   217c8:	mov	r0, sl
   217cc:	mov	r1, r7
   217d0:	bl	1ddf4 <ftello64@plt+0xc50c>
   217d4:	str	r0, [fp, #-32]	; 0xffffffe0
   217d8:	cmp	r0, #0
   217dc:	bne	21878 <ftello64@plt+0xff90>
   217e0:	sub	r0, fp, #32
   217e4:	mov	r1, r8
   217e8:	mov	r2, sl
   217ec:	bl	21b64 <ftello64@plt+0x1027c>
   217f0:	ldr	r4, [sp, #20]
   217f4:	ldr	r1, [r4, #100]	; 0x64
   217f8:	str	r0, [r1, r5, lsl #2]
   217fc:	ldr	r0, [sp, #36]	; 0x24
   21800:	bl	152fc <ftello64@plt+0x3a14>
   21804:	ldr	r0, [r4, #100]	; 0x64
   21808:	ldr	r0, [r0, r5, lsl #2]
   2180c:	clz	r0, r0
   21810:	lsr	r0, r0, #5
   21814:	ldr	r2, [fp, #-32]	; 0xffffffe0
   21818:	cmp	r2, #0
   2181c:	mov	r1, r2
   21820:	movwne	r1, #1
   21824:	ands	r1, r0, r1
   21828:	ldr	r0, [sp, #16]
   2182c:	movne	r0, r2
   21830:	str	r0, [sp, #16]
   21834:	ldr	r7, [sp, #24]
   21838:	cmp	r1, #0
   2183c:	cmpne	r1, #4
   21840:	bne	21880 <ftello64@plt+0xff98>
   21844:	add	r0, r9, #24
   21848:	ldrb	r1, [r9, #8]
   2184c:	cmp	r1, #0
   21850:	bne	2166c <ftello64@plt+0xfd84>
   21854:	b	21890 <ftello64@plt+0xffa8>
   21858:	cmp	r6, #0
   2185c:	movne	r4, r6
   21860:	cmp	r8, #0
   21864:	movne	r4, r8
   21868:	str	r4, [fp, #-32]	; 0xffffffe0
   2186c:	mov	r1, #1
   21870:	str	r4, [sp, #16]
   21874:	b	21724 <ftello64@plt+0xfe3c>
   21878:	mov	r1, #1
   2187c:	b	21830 <ftello64@plt+0xff48>
   21880:	cmp	r1, #2
   21884:	beq	21658 <ftello64@plt+0xfd70>
   21888:	ldr	r1, [sp, #16]
   2188c:	b	21894 <ftello64@plt+0xffac>
   21890:	mov	r1, #0
   21894:	mov	r0, r1
   21898:	sub	sp, fp, #28
   2189c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   218a0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   218a4:	add	fp, sp, #28
   218a8:	sub	sp, sp, #36	; 0x24
   218ac:	str	r0, [sp, #12]
   218b0:	ldr	r5, [r0, #84]	; 0x54
   218b4:	mov	r0, #0
   218b8:	str	r0, [sp, #32]
   218bc:	str	r0, [sp, #20]
   218c0:	str	r0, [sp, #16]
   218c4:	str	r0, [sp, #24]
   218c8:	ldr	r0, [r2, #4]
   218cc:	cmp	r0, #1
   218d0:	blt	21a1c <ftello64@plt+0x10134>
   218d4:	mov	sl, r3
   218d8:	mov	r4, r2
   218dc:	mov	r6, r1
   218e0:	mov	r7, #0
   218e4:	str	r1, [sp, #8]
   218e8:	str	r2, [sp, #4]
   218ec:	str	r3, [sp]
   218f0:	ldr	r0, [r4, #8]
   218f4:	ldr	r8, [r0, r7, lsl #2]
   218f8:	ldr	r0, [r5]
   218fc:	add	r0, r0, r8, lsl #3
   21900:	ldrb	r0, [r0, #6]
   21904:	tst	r0, #16
   21908:	bne	2192c <ftello64@plt+0x10044>
   2190c:	ldr	r0, [r5]
   21910:	add	r1, r0, r8, lsl #3
   21914:	ldr	r0, [sp, #12]
   21918:	mov	r2, r6
   2191c:	bl	2203c <ftello64@plt+0x10754>
   21920:	cmp	r0, #0
   21924:	bne	219f4 <ftello64@plt+0x1010c>
   21928:	b	21a0c <ftello64@plt+0x10124>
   2192c:	mov	r0, r5
   21930:	mov	r1, r8
   21934:	ldr	r9, [sp, #12]
   21938:	mov	r2, r9
   2193c:	mov	r3, r6
   21940:	bl	21d68 <ftello64@plt+0x10480>
   21944:	cmp	r0, #2
   21948:	blt	219ec <ftello64@plt+0x10104>
   2194c:	add	r4, r0, r6
   21950:	ldr	r0, [r9, #100]	; 0x64
   21954:	ldr	r0, [r0, r4, lsl #2]
   21958:	ldr	r1, [r5, #12]
   2195c:	ldr	r2, [r1, r8, lsl #2]
   21960:	mov	r1, #0
   21964:	str	r1, [sp, #20]
   21968:	cmp	r0, #0
   2196c:	mov	sl, r9
   21970:	add	r6, sp, #16
   21974:	beq	21998 <ftello64@plt+0x100b0>
   21978:	add	r1, r0, #4
   2197c:	mov	r0, r6
   21980:	mov	r9, r2
   21984:	bl	1e308 <ftello64@plt+0xca20>
   21988:	mov	r2, r9
   2198c:	str	r0, [sp, #32]
   21990:	cmp	r0, #0
   21994:	bne	21a44 <ftello64@plt+0x1015c>
   21998:	mov	r0, r6
   2199c:	mov	r1, r2
   219a0:	bl	1e524 <ftello64@plt+0xcc3c>
   219a4:	cmp	r0, #0
   219a8:	beq	21a30 <ftello64@plt+0x10148>
   219ac:	mov	r2, r6
   219b0:	add	r0, sp, #32
   219b4:	mov	r1, r5
   219b8:	bl	21b64 <ftello64@plt+0x1027c>
   219bc:	ldr	r1, [sl, #100]	; 0x64
   219c0:	str	r0, [r1, r4, lsl #2]
   219c4:	ldr	r0, [sl, #100]	; 0x64
   219c8:	ldr	r0, [r0, r4, lsl #2]
   219cc:	cmp	r0, #0
   219d0:	ldr	sl, [sp]
   219d4:	ldmib	sp, {r4, r6}
   219d8:	bne	219f4 <ftello64@plt+0x1010c>
   219dc:	ldr	r9, [sp, #32]
   219e0:	cmp	r9, #0
   219e4:	beq	219f4 <ftello64@plt+0x1010c>
   219e8:	b	21a48 <ftello64@plt+0x10160>
   219ec:	cmp	r0, #0
   219f0:	beq	2190c <ftello64@plt+0x10024>
   219f4:	ldr	r0, [r5, #12]
   219f8:	ldr	r1, [r0, r8, lsl #2]
   219fc:	mov	r0, sl
   21a00:	bl	1e524 <ftello64@plt+0xcc3c>
   21a04:	cmp	r0, #0
   21a08:	beq	21a30 <ftello64@plt+0x10148>
   21a0c:	ldr	r0, [r4, #4]
   21a10:	add	r7, r7, #1
   21a14:	cmp	r7, r0
   21a18:	blt	218f0 <ftello64@plt+0x10008>
   21a1c:	ldr	r0, [sp, #24]
   21a20:	bl	152fc <ftello64@plt+0x3a14>
   21a24:	mov	r0, #0
   21a28:	sub	sp, fp, #28
   21a2c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   21a30:	ldr	r0, [sp, #24]
   21a34:	bl	152fc <ftello64@plt+0x3a14>
   21a38:	mov	r0, #12
   21a3c:	sub	sp, fp, #28
   21a40:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   21a44:	mov	r9, r0
   21a48:	ldr	r0, [sp, #24]
   21a4c:	bl	152fc <ftello64@plt+0x3a14>
   21a50:	mov	r0, r9
   21a54:	sub	sp, fp, #28
   21a58:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   21a5c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   21a60:	add	fp, sp, #24
   21a64:	sub	sp, sp, #8
   21a68:	mov	r5, r3
   21a6c:	mov	r7, r2
   21a70:	mov	r4, r1
   21a74:	mov	r6, r0
   21a78:	mov	r0, r1
   21a7c:	mov	r1, r2
   21a80:	bl	1e788 <ftello64@plt+0xcea0>
   21a84:	cmp	r0, #0
   21a88:	beq	21a98 <ftello64@plt+0x101b0>
   21a8c:	mov	r0, #0
   21a90:	sub	sp, fp, #24
   21a94:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   21a98:	ldr	r8, [fp, #8]
   21a9c:	ldr	r0, [r6]
   21aa0:	add	r1, r0, r7, lsl #3
   21aa4:	ldrb	r1, [r1, #4]
   21aa8:	cmp	r1, r8
   21aac:	ldreq	r0, [r0, r7, lsl #3]
   21ab0:	cmpeq	r0, r5
   21ab4:	beq	21b3c <ftello64@plt+0x10254>
   21ab8:	mov	r0, r4
   21abc:	mov	r1, r7
   21ac0:	bl	1e524 <ftello64@plt+0xcc3c>
   21ac4:	cmp	r0, #0
   21ac8:	beq	21b58 <ftello64@plt+0x10270>
   21acc:	ldr	r0, [r6, #20]
   21ad0:	add	r7, r7, r7, lsl #1
   21ad4:	add	r0, r0, r7, lsl #2
   21ad8:	ldr	r1, [r0, #4]
   21adc:	cmp	r1, #2
   21ae0:	beq	21af0 <ftello64@plt+0x10208>
   21ae4:	cmp	r1, #0
   21ae8:	bne	21b14 <ftello64@plt+0x1022c>
   21aec:	b	21a8c <ftello64@plt+0x101a4>
   21af0:	ldr	r0, [r0, #8]
   21af4:	ldr	r2, [r0, #4]
   21af8:	str	r8, [sp]
   21afc:	mov	r0, r6
   21b00:	mov	r1, r4
   21b04:	mov	r3, r5
   21b08:	bl	21a5c <ftello64@plt+0x10174>
   21b0c:	cmp	r0, #0
   21b10:	bne	21a90 <ftello64@plt+0x101a8>
   21b14:	ldr	r0, [r6, #20]
   21b18:	add	r0, r0, r7, lsl #2
   21b1c:	ldr	r0, [r0, #8]
   21b20:	ldr	r7, [r0]
   21b24:	mov	r0, r4
   21b28:	mov	r1, r7
   21b2c:	bl	1e788 <ftello64@plt+0xcea0>
   21b30:	cmp	r0, #0
   21b34:	beq	21a9c <ftello64@plt+0x101b4>
   21b38:	b	21a8c <ftello64@plt+0x101a4>
   21b3c:	cmp	r8, #9
   21b40:	bne	21a8c <ftello64@plt+0x101a4>
   21b44:	mov	r0, r4
   21b48:	mov	r1, r7
   21b4c:	bl	1e524 <ftello64@plt+0xcc3c>
   21b50:	cmp	r0, #0
   21b54:	bne	21a8c <ftello64@plt+0x101a4>
   21b58:	mov	r0, #12
   21b5c:	sub	sp, fp, #24
   21b60:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   21b64:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   21b68:	add	fp, sp, #28
   21b6c:	sub	sp, sp, #4
   21b70:	mov	r9, r1
   21b74:	ldr	r1, [r2, #4]
   21b78:	cmp	r1, #0
   21b7c:	beq	21c20 <ftello64@plt+0x10338>
   21b80:	mov	sl, r2
   21b84:	str	r0, [sp]
   21b88:	mov	r6, #0
   21b8c:	mov	r0, r2
   21b90:	mov	r1, #0
   21b94:	bl	1e8e8 <ftello64@plt+0xd000>
   21b98:	mov	r7, r0
   21b9c:	ldr	r0, [r9, #32]
   21ba0:	ldr	r1, [r9, #68]	; 0x44
   21ba4:	and	r1, r1, r7
   21ba8:	add	r1, r1, r1, lsl #1
   21bac:	mov	r5, r0
   21bb0:	ldr	r2, [r5, r1, lsl #2]!
   21bb4:	cmp	r2, #1
   21bb8:	blt	21bf8 <ftello64@plt+0x10310>
   21bbc:	add	r0, r0, r1, lsl #2
   21bc0:	ldr	r8, [r0, #8]
   21bc4:	ldr	r4, [r8, r6, lsl #2]
   21bc8:	ldr	r0, [r4]
   21bcc:	cmp	r7, r0
   21bd0:	bne	21be8 <ftello64@plt+0x10300>
   21bd4:	add	r0, r4, #4
   21bd8:	mov	r1, sl
   21bdc:	bl	1e914 <ftello64@plt+0xd02c>
   21be0:	cmp	r0, #0
   21be4:	bne	21c14 <ftello64@plt+0x1032c>
   21be8:	ldr	r0, [r5]
   21bec:	add	r6, r6, #1
   21bf0:	cmp	r6, r0
   21bf4:	blt	21bc4 <ftello64@plt+0x102dc>
   21bf8:	mov	r0, r9
   21bfc:	mov	r1, sl
   21c00:	mov	r2, r7
   21c04:	bl	21c40 <ftello64@plt+0x10358>
   21c08:	mov	r4, r0
   21c0c:	cmp	r0, #0
   21c10:	beq	21c2c <ftello64@plt+0x10344>
   21c14:	mov	r0, r4
   21c18:	sub	sp, fp, #28
   21c1c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   21c20:	mov	r4, #0
   21c24:	str	r4, [r0]
   21c28:	b	21c14 <ftello64@plt+0x1032c>
   21c2c:	mov	r0, #12
   21c30:	ldr	r1, [sp]
   21c34:	str	r0, [r1]
   21c38:	mov	r4, #0
   21c3c:	b	21c14 <ftello64@plt+0x1032c>
   21c40:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   21c44:	add	fp, sp, #24
   21c48:	mov	r8, r2
   21c4c:	mov	r7, r1
   21c50:	mov	r9, r0
   21c54:	mov	r0, #56	; 0x38
   21c58:	mov	r1, #1
   21c5c:	bl	25834 <ftello64@plt+0x13f4c>
   21c60:	cmp	r0, #0
   21c64:	beq	21d5c <ftello64@plt+0x10474>
   21c68:	mov	r4, r0
   21c6c:	add	r5, r0, #4
   21c70:	mov	r0, r5
   21c74:	mov	r1, r7
   21c78:	bl	1e70c <ftello64@plt+0xce24>
   21c7c:	cmp	r0, #0
   21c80:	bne	21d48 <ftello64@plt+0x10460>
   21c84:	str	r5, [r4, #40]	; 0x28
   21c88:	ldr	r0, [r7, #4]
   21c8c:	cmp	r0, #1
   21c90:	blt	21d28 <ftello64@plt+0x10440>
   21c94:	mov	r0, #0
   21c98:	movw	ip, #65280	; 0xff00
   21c9c:	movt	ip, #3
   21ca0:	add	r2, ip, #255	; 0xff
   21ca4:	mov	lr, #32
   21ca8:	ldr	r1, [r7, #8]
   21cac:	ldr	r1, [r1, r0, lsl #2]
   21cb0:	ldr	r3, [r9]
   21cb4:	add	r5, r3, r1, lsl #3
   21cb8:	ldr	r3, [r5, #4]!
   21cbc:	and	r1, r3, r2
   21cc0:	cmp	r1, #1
   21cc4:	beq	21d18 <ftello64@plt+0x10430>
   21cc8:	and	r1, lr, r3, lsr #15
   21ccc:	ldrb	r6, [r4, #52]	; 0x34
   21cd0:	orr	r1, r6, r1
   21cd4:	strb	r1, [r4, #52]	; 0x34
   21cd8:	uxtb	r3, r3
   21cdc:	cmp	r3, #12
   21ce0:	beq	21d10 <ftello64@plt+0x10428>
   21ce4:	cmp	r3, #4
   21ce8:	beq	21cfc <ftello64@plt+0x10414>
   21cec:	cmp	r3, #2
   21cf0:	bne	21d04 <ftello64@plt+0x1041c>
   21cf4:	orr	r1, r1, #16
   21cf8:	b	21d14 <ftello64@plt+0x1042c>
   21cfc:	orr	r1, r1, #64	; 0x40
   21d00:	b	21d14 <ftello64@plt+0x1042c>
   21d04:	ldr	r3, [r5]
   21d08:	tst	r3, ip
   21d0c:	beq	21d18 <ftello64@plt+0x10430>
   21d10:	orr	r1, r1, #128	; 0x80
   21d14:	strb	r1, [r4, #52]	; 0x34
   21d18:	ldr	r1, [r7, #4]
   21d1c:	add	r0, r0, #1
   21d20:	cmp	r0, r1
   21d24:	blt	21ca8 <ftello64@plt+0x103c0>
   21d28:	mov	r0, r9
   21d2c:	mov	r1, r4
   21d30:	mov	r2, r8
   21d34:	bl	1ebc8 <ftello64@plt+0xd2e0>
   21d38:	cmp	r0, #0
   21d3c:	bne	21d54 <ftello64@plt+0x1046c>
   21d40:	mov	r0, r4
   21d44:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   21d48:	mov	r0, r4
   21d4c:	bl	152fc <ftello64@plt+0x3a14>
   21d50:	b	21d5c <ftello64@plt+0x10474>
   21d54:	mov	r0, r4
   21d58:	bl	19124 <ftello64@plt+0x783c>
   21d5c:	mov	r4, #0
   21d60:	mov	r0, r4
   21d64:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   21d68:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   21d6c:	add	fp, sp, #28
   21d70:	sub	sp, sp, #4
   21d74:	mov	sl, r3
   21d78:	mov	r7, r2
   21d7c:	mov	r5, r0
   21d80:	ldr	r6, [r0]
   21d84:	add	r0, r6, r1, lsl #3
   21d88:	ldrb	r8, [r0, #4]
   21d8c:	cmp	r8, #7
   21d90:	beq	21f30 <ftello64@plt+0x10648>
   21d94:	mov	r4, r1
   21d98:	mov	r0, r7
   21d9c:	mov	r1, sl
   21da0:	bl	1d190 <ftello64@plt+0xb8a8>
   21da4:	mov	r9, r0
   21da8:	mov	r2, #0
   21dac:	cmp	r8, #5
   21db0:	bne	21df4 <ftello64@plt+0x1050c>
   21db4:	cmp	r9, #2
   21db8:	blt	21f1c <ftello64@plt+0x10634>
   21dbc:	ldr	r0, [r5, #128]	; 0x80
   21dc0:	tst	r0, #64	; 0x40
   21dc4:	bne	21dd8 <ftello64@plt+0x104f0>
   21dc8:	ldr	r1, [r7, #4]
   21dcc:	ldrb	r1, [r1, sl]
   21dd0:	cmp	r1, #10
   21dd4:	beq	21f1c <ftello64@plt+0x10634>
   21dd8:	tst	r0, #128	; 0x80
   21ddc:	beq	21f18 <ftello64@plt+0x10630>
   21de0:	ldr	r0, [r7, #4]
   21de4:	ldrb	r0, [r0, sl]
   21de8:	cmp	r0, #0
   21dec:	movne	r2, r9
   21df0:	b	21f1c <ftello64@plt+0x10634>
   21df4:	cmp	r8, #6
   21df8:	bne	21f1c <ftello64@plt+0x10634>
   21dfc:	cmp	r9, #2
   21e00:	blt	21f1c <ftello64@plt+0x10634>
   21e04:	ldr	r4, [r6, r4, lsl #3]
   21e08:	ldr	r0, [r4, #32]
   21e0c:	cmp	r0, #0
   21e10:	bne	21e2c <ftello64@plt+0x10544>
   21e14:	ldr	r0, [r4, #36]	; 0x24
   21e18:	cmp	r0, #0
   21e1c:	bne	21e2c <ftello64@plt+0x10544>
   21e20:	ldr	r0, [r4, #20]
   21e24:	cmp	r0, #0
   21e28:	beq	21f28 <ftello64@plt+0x10640>
   21e2c:	mov	r0, r7
   21e30:	mov	r1, sl
   21e34:	bl	1af04 <ftello64@plt+0x961c>
   21e38:	mov	r6, r0
   21e3c:	ldr	r0, [r4, #20]
   21e40:	cmp	r0, #1
   21e44:	blt	21e6c <ftello64@plt+0x10584>
   21e48:	ldr	r0, [r4]
   21e4c:	mov	r1, #0
   21e50:	ldr	r2, [r0, r1, lsl #2]
   21e54:	cmp	r6, r2
   21e58:	beq	21eec <ftello64@plt+0x10604>
   21e5c:	add	r1, r1, #1
   21e60:	ldr	r2, [r4, #20]
   21e64:	cmp	r1, r2
   21e68:	blt	21e50 <ftello64@plt+0x10568>
   21e6c:	ldr	r0, [r4, #36]	; 0x24
   21e70:	cmp	r0, #1
   21e74:	blt	21ea4 <ftello64@plt+0x105bc>
   21e78:	mov	r5, #0
   21e7c:	ldr	r0, [r4, #12]
   21e80:	ldr	r1, [r0, r5, lsl #2]
   21e84:	mov	r0, r6
   21e88:	bl	11540 <iswctype@plt>
   21e8c:	cmp	r0, #0
   21e90:	bne	21eec <ftello64@plt+0x10604>
   21e94:	add	r5, r5, #1
   21e98:	ldr	r0, [r4, #36]	; 0x24
   21e9c:	cmp	r5, r0
   21ea0:	blt	21e7c <ftello64@plt+0x10594>
   21ea4:	ldr	r0, [r4, #32]
   21ea8:	cmp	r0, #1
   21eac:	blt	21ee4 <ftello64@plt+0x105fc>
   21eb0:	ldr	r0, [r4, #4]
   21eb4:	mov	r1, #0
   21eb8:	ldr	r2, [r0, r1, lsl #2]
   21ebc:	cmp	r2, r6
   21ec0:	bhi	21ed4 <ftello64@plt+0x105ec>
   21ec4:	ldr	r2, [r4, #8]
   21ec8:	ldr	r2, [r2, r1, lsl #2]
   21ecc:	cmp	r6, r2
   21ed0:	bls	21eec <ftello64@plt+0x10604>
   21ed4:	add	r1, r1, #1
   21ed8:	ldr	r2, [r4, #32]
   21edc:	cmp	r1, r2
   21ee0:	blt	21eb8 <ftello64@plt+0x105d0>
   21ee4:	mov	r0, #0
   21ee8:	b	21ef0 <ftello64@plt+0x10608>
   21eec:	mov	r0, r9
   21ef0:	ldrb	r1, [r4, #16]
   21ef4:	tst	r1, #1
   21ef8:	mov	r2, #0
   21efc:	bne	21f08 <ftello64@plt+0x10620>
   21f00:	mov	r2, r0
   21f04:	b	21f1c <ftello64@plt+0x10634>
   21f08:	cmp	r0, #0
   21f0c:	bgt	21f1c <ftello64@plt+0x10634>
   21f10:	cmp	r9, #1
   21f14:	movle	r9, #1
   21f18:	mov	r2, r9
   21f1c:	mov	r0, r2
   21f20:	sub	sp, fp, #28
   21f24:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   21f28:	mov	r6, #0
   21f2c:	b	21e3c <ftello64@plt+0x10554>
   21f30:	ldr	r0, [r7, #4]
   21f34:	ldrb	r5, [r0, sl]
   21f38:	mov	r2, #0
   21f3c:	cmp	r5, #194	; 0xc2
   21f40:	bcc	21f1c <ftello64@plt+0x10634>
   21f44:	ldr	r1, [r7, #48]	; 0x30
   21f48:	add	r2, sl, #2
   21f4c:	cmp	r2, r1
   21f50:	ble	21f5c <ftello64@plt+0x10674>
   21f54:	mov	r2, #0
   21f58:	b	21f1c <ftello64@plt+0x10634>
   21f5c:	add	r0, r0, sl
   21f60:	ldrb	r3, [r0, #1]
   21f64:	cmp	r5, #223	; 0xdf
   21f68:	bhi	21f88 <ftello64@plt+0x106a0>
   21f6c:	mov	r2, #2
   21f70:	cmp	r3, #191	; 0xbf
   21f74:	movwhi	r2, #0
   21f78:	sxtb	r0, r3
   21f7c:	cmn	r0, #1
   21f80:	movwgt	r2, #0
   21f84:	b	21f1c <ftello64@plt+0x10634>
   21f88:	cmp	r5, #239	; 0xef
   21f8c:	bhi	21fa8 <ftello64@plt+0x106c0>
   21f90:	mov	r2, #3
   21f94:	cmp	r5, #224	; 0xe0
   21f98:	bne	22004 <ftello64@plt+0x1071c>
   21f9c:	cmp	r3, #160	; 0xa0
   21fa0:	bcc	21f54 <ftello64@plt+0x1066c>
   21fa4:	b	22004 <ftello64@plt+0x1071c>
   21fa8:	cmp	r5, #247	; 0xf7
   21fac:	bhi	21fc8 <ftello64@plt+0x106e0>
   21fb0:	mov	r2, #4
   21fb4:	cmp	r5, #240	; 0xf0
   21fb8:	bne	22004 <ftello64@plt+0x1071c>
   21fbc:	cmp	r3, #144	; 0x90
   21fc0:	bcc	21f54 <ftello64@plt+0x1066c>
   21fc4:	b	22004 <ftello64@plt+0x1071c>
   21fc8:	cmp	r5, #251	; 0xfb
   21fcc:	bhi	21fe8 <ftello64@plt+0x10700>
   21fd0:	mov	r2, #5
   21fd4:	cmp	r5, #248	; 0xf8
   21fd8:	bne	22004 <ftello64@plt+0x1071c>
   21fdc:	cmp	r3, #136	; 0x88
   21fe0:	bcc	21f54 <ftello64@plt+0x1066c>
   21fe4:	b	22004 <ftello64@plt+0x1071c>
   21fe8:	cmp	r5, #253	; 0xfd
   21fec:	bhi	21f54 <ftello64@plt+0x1066c>
   21ff0:	mov	r2, #6
   21ff4:	cmp	r5, #252	; 0xfc
   21ff8:	bne	22004 <ftello64@plt+0x1071c>
   21ffc:	cmp	r3, #132	; 0x84
   22000:	bcc	21f54 <ftello64@plt+0x1066c>
   22004:	add	r3, r2, sl
   22008:	cmp	r3, r1
   2200c:	bgt	21f54 <ftello64@plt+0x1066c>
   22010:	mov	r1, #1
   22014:	ldrb	r3, [r0, r1]
   22018:	sxtb	r7, r3
   2201c:	cmn	r7, #1
   22020:	bgt	21f54 <ftello64@plt+0x1066c>
   22024:	cmp	r3, #191	; 0xbf
   22028:	bhi	21f54 <ftello64@plt+0x1066c>
   2202c:	add	r1, r1, #1
   22030:	cmp	r1, r2
   22034:	bcc	22014 <ftello64@plt+0x1072c>
   22038:	b	21f1c <ftello64@plt+0x10634>
   2203c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   22040:	add	fp, sp, #24
   22044:	mov	r6, r0
   22048:	ldr	r7, [r1, #4]
   2204c:	mvn	r0, #0
   22050:	uxtab	r0, r0, r7
   22054:	mov	r8, #0
   22058:	cmp	r0, #6
   2205c:	bhi	22168 <ftello64@plt+0x10880>
   22060:	mov	r5, r2
   22064:	ldr	r2, [r6, #4]
   22068:	ldrb	r2, [r2, r5]
   2206c:	sxtb	r3, r2
   22070:	add	r4, pc, #0
   22074:	ldr	pc, [r4, r0, lsl #2]
   22078:	muleq	r2, r4, r0
   2207c:	andeq	r2, r2, r8, ror #2
   22080:	andeq	r2, r2, r8, lsr #1
   22084:	andeq	r2, r2, r8, ror #2
   22088:	andeq	r2, r2, r8, asr #1
   2208c:	andeq	r2, r2, r8, ror #2
   22090:	andeq	r2, r2, r0, asr #1
   22094:	ldrb	r0, [r1]
   22098:	uxtb	r1, r3
   2209c:	cmp	r0, r1
   220a0:	beq	220fc <ftello64@plt+0x10814>
   220a4:	b	22168 <ftello64@plt+0x10880>
   220a8:	ldr	r0, [r1]
   220ac:	mov	r1, r2
   220b0:	bl	2005c <ftello64@plt+0xe774>
   220b4:	cmp	r0, #0
   220b8:	bne	220fc <ftello64@plt+0x10814>
   220bc:	b	22168 <ftello64@plt+0x10880>
   220c0:	cmp	r3, #0
   220c4:	blt	22168 <ftello64@plt+0x10880>
   220c8:	cmp	r2, #0
   220cc:	beq	220ec <ftello64@plt+0x10804>
   220d0:	cmp	r2, #10
   220d4:	bne	220fc <ftello64@plt+0x10814>
   220d8:	ldr	r0, [r6, #84]	; 0x54
   220dc:	ldrb	r0, [r0, #128]	; 0x80
   220e0:	tst	r0, #64	; 0x40
   220e4:	bne	220fc <ftello64@plt+0x10814>
   220e8:	b	22168 <ftello64@plt+0x10880>
   220ec:	ldr	r0, [r6, #84]	; 0x54
   220f0:	ldrb	r0, [r0, #128]	; 0x80
   220f4:	tst	r0, #128	; 0x80
   220f8:	bne	22168 <ftello64@plt+0x10880>
   220fc:	movw	r0, #65280	; 0xff00
   22100:	movt	r0, #3
   22104:	tst	r7, r0
   22108:	beq	22164 <ftello64@plt+0x1087c>
   2210c:	ldr	r2, [r6, #88]	; 0x58
   22110:	mov	r0, r6
   22114:	mov	r1, r5
   22118:	bl	1fee4 <ftello64@plt+0xe5fc>
   2211c:	and	r1, r0, #1
   22120:	tst	r7, #1024	; 0x400
   22124:	beq	22130 <ftello64@plt+0x10848>
   22128:	cmp	r1, #0
   2212c:	beq	22168 <ftello64@plt+0x10880>
   22130:	tst	r7, #2048	; 0x800
   22134:	cmpne	r1, #0
   22138:	bne	22168 <ftello64@plt+0x10880>
   2213c:	tst	r7, #8192	; 0x2000
   22140:	beq	2214c <ftello64@plt+0x10864>
   22144:	ands	r1, r0, #2
   22148:	beq	22168 <ftello64@plt+0x10880>
   2214c:	and	r1, r7, #32768	; 0x8000
   22150:	mov	r2, #1
   22154:	eor	r1, r2, r1, lsr #15
   22158:	and	r0, r0, #8
   2215c:	orr	r0, r1, r0, lsr #3
   22160:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   22164:	mov	r8, #1
   22168:	mov	r0, r8
   2216c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   22170:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   22174:	add	fp, sp, #28
   22178:	sub	sp, sp, #20
   2217c:	mov	r5, r0
   22180:	ldr	r0, [r1, #8]
   22184:	cmp	r0, #1
   22188:	blt	22328 <ftello64@plt+0x10a40>
   2218c:	mov	r4, r1
   22190:	ldr	sl, [r5, #84]	; 0x54
   22194:	mov	r8, #0
   22198:	movw	r9, #65280	; 0xff00
   2219c:	movt	r9, #3
   221a0:	ldr	r0, [r4, #12]
   221a4:	ldr	r7, [r0, r8, lsl #2]
   221a8:	ldr	r0, [sl]
   221ac:	add	r0, r0, r7, lsl #3
   221b0:	ldr	r6, [r0, #4]
   221b4:	tst	r6, #1048576	; 0x100000
   221b8:	beq	22318 <ftello64@plt+0x10a30>
   221bc:	tst	r6, r9
   221c0:	beq	22214 <ftello64@plt+0x1092c>
   221c4:	ldr	r1, [r5, #40]	; 0x28
   221c8:	ldr	r2, [r5, #88]	; 0x58
   221cc:	mov	r0, r5
   221d0:	bl	1fee4 <ftello64@plt+0xe5fc>
   221d4:	and	r1, r0, #1
   221d8:	tst	r6, #1024	; 0x400
   221dc:	beq	221e8 <ftello64@plt+0x10900>
   221e0:	cmp	r1, #0
   221e4:	beq	22318 <ftello64@plt+0x10a30>
   221e8:	tst	r6, #2048	; 0x800
   221ec:	cmpne	r1, #0
   221f0:	bne	22318 <ftello64@plt+0x10a30>
   221f4:	tst	r6, #8192	; 0x2000
   221f8:	beq	22204 <ftello64@plt+0x1091c>
   221fc:	ands	r1, r0, #2
   22200:	beq	22318 <ftello64@plt+0x10a30>
   22204:	tst	r6, #32768	; 0x8000
   22208:	beq	22214 <ftello64@plt+0x1092c>
   2220c:	ands	r0, r0, #8
   22210:	beq	22318 <ftello64@plt+0x10a30>
   22214:	ldr	r3, [r5, #40]	; 0x28
   22218:	mov	r0, sl
   2221c:	mov	r1, r7
   22220:	mov	r2, r5
   22224:	bl	21d68 <ftello64@plt+0x10480>
   22228:	cmp	r0, #0
   2222c:	beq	22318 <ftello64@plt+0x10a30>
   22230:	ldr	r1, [r5, #40]	; 0x28
   22234:	ldr	r2, [r5, #120]	; 0x78
   22238:	cmp	r2, r0
   2223c:	movlt	r2, r0
   22240:	str	r2, [r5, #120]	; 0x78
   22244:	add	r6, r1, r0
   22248:	mov	r0, r5
   2224c:	mov	r1, r6
   22250:	bl	20e44 <ftello64@plt+0xf55c>
   22254:	str	r0, [sp, #16]
   22258:	cmp	r0, #0
   2225c:	bne	2232c <ftello64@plt+0x10a44>
   22260:	ldr	r0, [r5, #100]	; 0x64
   22264:	ldr	r9, [r0, r6, lsl #2]
   22268:	ldr	r0, [sl, #12]
   2226c:	ldr	r1, [sl, #24]
   22270:	ldr	r0, [r0, r7, lsl #2]
   22274:	add	r0, r0, r0, lsl #1
   22278:	add	r2, r1, r0, lsl #2
   2227c:	cmp	r9, #0
   22280:	beq	222a4 <ftello64@plt+0x109bc>
   22284:	ldr	r1, [r9, #40]	; 0x28
   22288:	mov	r7, sp
   2228c:	mov	r0, r7
   22290:	bl	20b88 <ftello64@plt+0xf2a0>
   22294:	str	r0, [sp, #16]
   22298:	cmp	r0, #0
   2229c:	beq	222b8 <ftello64@plt+0x109d0>
   222a0:	b	2232c <ftello64@plt+0x10a44>
   222a4:	vldr	d16, [r2]
   222a8:	ldr	r0, [r2, #8]
   222ac:	str	r0, [sp, #8]
   222b0:	vstr	d16, [sp]
   222b4:	mov	r7, sp
   222b8:	ldr	r2, [r5, #88]	; 0x58
   222bc:	sub	r1, r6, #1
   222c0:	mov	r0, r5
   222c4:	bl	1fee4 <ftello64@plt+0xe5fc>
   222c8:	mov	r3, r0
   222cc:	add	r0, sp, #16
   222d0:	mov	r1, sl
   222d4:	mov	r2, r7
   222d8:	bl	1e7f4 <ftello64@plt+0xcf0c>
   222dc:	ldr	r1, [r5, #100]	; 0x64
   222e0:	str	r0, [r1, r6, lsl #2]
   222e4:	cmp	r9, #0
   222e8:	beq	222f4 <ftello64@plt+0x10a0c>
   222ec:	ldr	r0, [sp, #8]
   222f0:	bl	152fc <ftello64@plt+0x3a14>
   222f4:	ldr	r0, [r5, #100]	; 0x64
   222f8:	ldr	r0, [r0, r6, lsl #2]
   222fc:	cmp	r0, #0
   22300:	movw	r9, #65280	; 0xff00
   22304:	movt	r9, #3
   22308:	bne	22318 <ftello64@plt+0x10a30>
   2230c:	ldr	r0, [sp, #16]
   22310:	cmp	r0, #0
   22314:	bne	2232c <ftello64@plt+0x10a44>
   22318:	add	r8, r8, #1
   2231c:	ldr	r0, [r4, #8]
   22320:	cmp	r8, r0
   22324:	blt	221a0 <ftello64@plt+0x108b8>
   22328:	mov	r0, #0
   2232c:	sub	sp, fp, #28
   22330:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   22334:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   22338:	add	fp, sp, #28
   2233c:	sub	sp, sp, #68	; 0x44
   22340:	sub	sp, sp, #14336	; 0x3800
   22344:	mov	r4, r1
   22348:	mov	r7, r0
   2234c:	mov	r6, #0
   22350:	str	r6, [r1, #44]	; 0x2c
   22354:	str	r6, [r1, #48]	; 0x30
   22358:	sub	lr, fp, #4096	; 0x1000
   2235c:	sub	r2, lr, #2128	; 0x850
   22360:	add	r3, sp, #16
   22364:	bl	227e4 <ftello64@plt+0x10efc>
   22368:	cmp	r0, #0
   2236c:	ble	226fc <ftello64@plt+0x10e14>
   22370:	mov	r5, r0
   22374:	str	r4, [sp, #4]
   22378:	add	r1, r0, #1
   2237c:	sub	r0, fp, #3120	; 0xc30
   22380:	bl	1e04c <ftello64@plt+0xc764>
   22384:	str	r0, [fp, #-36]	; 0xffffffdc
   22388:	cmp	r0, #0
   2238c:	bne	226c8 <ftello64@plt+0x10de0>
   22390:	sub	r0, fp, #3152	; 0xc50
   22394:	bl	22d14 <ftello64@plt+0x1142c>
   22398:	sub	r9, fp, #3120	; 0xc30
   2239c:	sub	lr, fp, #1024	; 0x400
   223a0:	sub	r6, lr, #36	; 0x24
   223a4:	mov	sl, #0
   223a8:	mov	r0, #0
   223ac:	str	r0, [sp, #8]
   223b0:	str	r5, [sp, #12]
   223b4:	mov	r0, #0
   223b8:	str	r0, [fp, #-3116]	; 0xfffff3d4
   223bc:	add	r0, sl, sl, lsl #1
   223c0:	sub	lr, fp, #4096	; 0x1000
   223c4:	sub	r1, lr, #2128	; 0x850
   223c8:	add	r0, r1, r0, lsl #2
   223cc:	mov	r4, r0
   223d0:	ldr	r1, [r4, #4]!
   223d4:	cmp	r1, #1
   223d8:	blt	2243c <ftello64@plt+0x10b54>
   223dc:	ldr	r5, [r0, #8]
   223e0:	mov	r6, #0
   223e4:	ldr	r1, [fp, #-36]	; 0xffffffdc
   223e8:	ldr	r0, [r5, r6, lsl #2]
   223ec:	ldr	r2, [r7, #12]
   223f0:	ldr	r0, [r2, r0, lsl #2]
   223f4:	cmn	r0, #1
   223f8:	beq	2241c <ftello64@plt+0x10b34>
   223fc:	ldr	r1, [r7, #24]
   22400:	add	r0, r0, r0, lsl #1
   22404:	add	r1, r1, r0, lsl #2
   22408:	mov	r0, r9
   2240c:	bl	1e308 <ftello64@plt+0xca20>
   22410:	mov	r1, #0
   22414:	cmp	r0, #0
   22418:	bne	226c0 <ftello64@plt+0x10dd8>
   2241c:	ldr	r0, [r4]
   22420:	add	r6, r6, #1
   22424:	cmp	r6, r0
   22428:	blt	223e8 <ftello64@plt+0x10b00>
   2242c:	str	r1, [fp, #-36]	; 0xffffffdc
   22430:	ldr	r5, [sp, #12]
   22434:	sub	lr, fp, #1024	; 0x400
   22438:	sub	r6, lr, #36	; 0x24
   2243c:	sub	r0, fp, #36	; 0x24
   22440:	mov	r1, r7
   22444:	mov	r2, r9
   22448:	mov	r3, #0
   2244c:	bl	1e7f4 <ftello64@plt+0xcf0c>
   22450:	mov	r8, r0
   22454:	str	r0, [r6, sl, lsl #2]
   22458:	cmp	r0, #0
   2245c:	bne	2246c <ftello64@plt+0x10b84>
   22460:	ldr	r0, [fp, #-36]	; 0xffffffdc
   22464:	cmp	r0, #0
   22468:	bne	226c8 <ftello64@plt+0x10de0>
   2246c:	ldrsb	r0, [r8, #52]	; 0x34
   22470:	cmn	r0, #1
   22474:	ble	22498 <ftello64@plt+0x10bb0>
   22478:	sub	lr, fp, #2048	; 0x800
   2247c:	sub	r0, lr, #36	; 0x24
   22480:	str	r8, [r0, sl, lsl #2]
   22484:	ldr	r0, [r6, sl, lsl #2]
   22488:	sub	lr, fp, #3072	; 0xc00
   2248c:	sub	r1, lr, #36	; 0x24
   22490:	str	r0, [r1, sl, lsl #2]
   22494:	b	22524 <ftello64@plt+0x10c3c>
   22498:	sub	r0, fp, #36	; 0x24
   2249c:	mov	r1, r7
   224a0:	mov	r2, r9
   224a4:	mov	r3, #1
   224a8:	bl	1e7f4 <ftello64@plt+0xcf0c>
   224ac:	sub	lr, fp, #2048	; 0x800
   224b0:	sub	r1, lr, #36	; 0x24
   224b4:	str	r0, [r1, sl, lsl #2]
   224b8:	cmp	r0, #0
   224bc:	bne	224cc <ftello64@plt+0x10be4>
   224c0:	ldr	r1, [fp, #-36]	; 0xffffffdc
   224c4:	cmp	r1, #0
   224c8:	bne	226c8 <ftello64@plt+0x10de0>
   224cc:	cmp	r8, r0
   224d0:	beq	224f0 <ftello64@plt+0x10c08>
   224d4:	ldr	r0, [r7, #92]	; 0x5c
   224d8:	cmp	r0, #1
   224dc:	mov	r0, #0
   224e0:	movwgt	r0, #1
   224e4:	ldr	r1, [sp, #8]
   224e8:	orr	r1, r1, r0
   224ec:	str	r1, [sp, #8]
   224f0:	sub	r0, fp, #36	; 0x24
   224f4:	mov	r1, r7
   224f8:	mov	r2, r9
   224fc:	mov	r3, #2
   22500:	bl	1e7f4 <ftello64@plt+0xcf0c>
   22504:	sub	lr, fp, #3072	; 0xc00
   22508:	sub	r1, lr, #36	; 0x24
   2250c:	str	r0, [r1, sl, lsl #2]
   22510:	cmp	r0, #0
   22514:	bne	22524 <ftello64@plt+0x10c3c>
   22518:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2251c:	cmp	r0, #0
   22520:	bne	226c8 <ftello64@plt+0x10de0>
   22524:	add	r0, sp, #16
   22528:	add	r1, r0, sl, lsl #5
   2252c:	sub	r0, fp, #3152	; 0xc50
   22530:	bl	22d24 <ftello64@plt+0x1143c>
   22534:	add	sl, sl, #1
   22538:	cmp	sl, r5
   2253c:	blt	223b4 <ftello64@plt+0x10acc>
   22540:	ldr	r0, [sp, #8]
   22544:	tst	r0, #1
   22548:	bne	22720 <ftello64@plt+0x10e38>
   2254c:	mov	r0, #4
   22550:	mov	r1, #256	; 0x100
   22554:	bl	25834 <ftello64@plt+0x13f4c>
   22558:	mov	r8, r0
   2255c:	ldr	r0, [sp, #4]
   22560:	str	r8, [r0, #44]	; 0x2c
   22564:	cmp	r8, #0
   22568:	beq	226c8 <ftello64@plt+0x10de0>
   2256c:	mov	r0, #0
   22570:	mov	r1, #0
   22574:	add	r5, sp, #16
   22578:	mov	r9, r5
   2257c:	sub	r2, fp, #3152	; 0xc50
   22580:	ldr	r2, [r2, r1, lsl #2]
   22584:	cmp	r2, #0
   22588:	beq	22600 <ftello64@plt+0x10d18>
   2258c:	add	r3, r7, r1, lsl #2
   22590:	add	ip, r3, #96	; 0x60
   22594:	lsl	r4, r1, #5
   22598:	mov	r6, #1
   2259c:	b	225e0 <ftello64@plt+0x10cf8>
   225a0:	mov	lr, #0
   225a4:	ldr	r3, [r9, lr, lsl #3]
   225a8:	add	lr, lr, #4
   225ac:	tst	r3, r6
   225b0:	beq	225a4 <ftello64@plt+0x10cbc>
   225b4:	ldr	r3, [ip]
   225b8:	tst	r3, r6
   225bc:	sub	r3, fp, #2048	; 0x800
   225c0:	sub	r3, r3, #36	; 0x24
   225c4:	sub	r5, fp, #1024	; 0x400
   225c8:	sub	r5, r5, #36	; 0x24
   225cc:	moveq	r3, r5
   225d0:	add	r3, r3, lr
   225d4:	ldr	r3, [r3, #-4]
   225d8:	str	r3, [r8, r4, lsl #2]
   225dc:	b	225e8 <ftello64@plt+0x10d00>
   225e0:	tst	r2, #1
   225e4:	bne	225a0 <ftello64@plt+0x10cb8>
   225e8:	add	r4, r4, #1
   225ec:	lsr	r3, r2, #1
   225f0:	lsl	r6, r6, #1
   225f4:	cmp	r0, r2, lsr #1
   225f8:	mov	r2, r3
   225fc:	bne	225e0 <ftello64@plt+0x10cf8>
   22600:	add	r9, r9, #4
   22604:	add	r1, r1, #1
   22608:	cmp	r1, #8
   2260c:	bne	2257c <ftello64@plt+0x10c94>
   22610:	sub	r0, fp, #3152	; 0xc50
   22614:	mov	r1, #10
   22618:	bl	2005c <ftello64@plt+0xe774>
   2261c:	cmp	r0, #0
   22620:	beq	22680 <ftello64@plt+0x10d98>
   22624:	ldr	r0, [sp, #12]
   22628:	cmp	r0, #1
   2262c:	blt	22680 <ftello64@plt+0x10d98>
   22630:	mov	r4, #0
   22634:	add	r5, sp, #16
   22638:	mov	r0, r5
   2263c:	mov	r1, #10
   22640:	bl	2005c <ftello64@plt+0xe774>
   22644:	cmp	r0, #0
   22648:	bne	22664 <ftello64@plt+0x10d7c>
   2264c:	add	r5, r5, #32
   22650:	add	r4, r4, #1
   22654:	ldr	r0, [sp, #12]
   22658:	cmp	r4, r0
   2265c:	blt	22638 <ftello64@plt+0x10d50>
   22660:	b	22680 <ftello64@plt+0x10d98>
   22664:	sub	lr, fp, #3072	; 0xc00
   22668:	sub	r0, lr, #36	; 0x24
   2266c:	ldr	r0, [r0, r4, lsl #2]
   22670:	str	r0, [r8, #40]	; 0x28
   22674:	ldr	r1, [sp, #8]
   22678:	tst	r1, #1
   2267c:	strne	r0, [r8, #1064]	; 0x428
   22680:	ldr	r0, [fp, #-3112]	; 0xfffff3d8
   22684:	bl	152fc <ftello64@plt+0x3a14>
   22688:	mov	r6, #1
   2268c:	ldr	r5, [sp, #12]
   22690:	cmp	r5, #1
   22694:	blt	226b4 <ftello64@plt+0x10dcc>
   22698:	sub	lr, fp, #4096	; 0x1000
   2269c:	sub	r0, lr, #2128	; 0x850
   226a0:	add	r4, r0, #8
   226a4:	ldr	r0, [r4], #12
   226a8:	bl	152fc <ftello64@plt+0x3a14>
   226ac:	subs	r5, r5, #1
   226b0:	bne	226a4 <ftello64@plt+0x10dbc>
   226b4:	mov	r0, r6
   226b8:	sub	sp, fp, #28
   226bc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   226c0:	str	r0, [fp, #-36]	; 0xffffffdc
   226c4:	ldr	r5, [sp, #12]
   226c8:	ldr	r0, [fp, #-3112]	; 0xfffff3d8
   226cc:	bl	152fc <ftello64@plt+0x3a14>
   226d0:	mov	r6, #0
   226d4:	cmp	r5, #1
   226d8:	blt	226b4 <ftello64@plt+0x10dcc>
   226dc:	sub	lr, fp, #4096	; 0x1000
   226e0:	sub	r0, lr, #2128	; 0x850
   226e4:	add	r4, r0, #8
   226e8:	ldr	r0, [r4], #12
   226ec:	bl	152fc <ftello64@plt+0x3a14>
   226f0:	subs	r5, r5, #1
   226f4:	bne	226e8 <ftello64@plt+0x10e00>
   226f8:	b	226b4 <ftello64@plt+0x10dcc>
   226fc:	bne	226b4 <ftello64@plt+0x10dcc>
   22700:	mov	r0, #4
   22704:	mov	r1, #256	; 0x100
   22708:	bl	25834 <ftello64@plt+0x13f4c>
   2270c:	mov	r6, r0
   22710:	str	r0, [r4, #44]	; 0x2c
   22714:	cmp	r0, #0
   22718:	movwne	r6, #1
   2271c:	b	226b4 <ftello64@plt+0x10dcc>
   22720:	mov	r0, #4
   22724:	mov	r1, #512	; 0x200
   22728:	bl	25834 <ftello64@plt+0x13f4c>
   2272c:	mov	r8, r0
   22730:	ldr	r0, [sp, #4]
   22734:	str	r8, [r0, #48]	; 0x30
   22738:	cmp	r8, #0
   2273c:	beq	226c8 <ftello64@plt+0x10de0>
   22740:	sub	ip, r6, #4
   22744:	sub	lr, fp, #2048	; 0x800
   22748:	sub	r0, lr, #36	; 0x24
   2274c:	sub	lr, r0, #4
   22750:	mov	r2, #0
   22754:	add	r3, sp, #16
   22758:	mov	r7, #0
   2275c:	sub	r0, fp, #3152	; 0xc50
   22760:	ldr	r5, [r0, r7, lsl #2]
   22764:	cmp	r5, #0
   22768:	beq	227d0 <ftello64@plt+0x10ee8>
   2276c:	lsl	r0, r7, #5
   22770:	mov	r1, #1
   22774:	b	227b0 <ftello64@plt+0x10ec8>
   22778:	mov	r4, r3
   2277c:	mov	sl, ip
   22780:	mov	r9, lr
   22784:	add	sl, sl, #4
   22788:	add	r9, r9, #4
   2278c:	ldr	r6, [r4], #32
   22790:	tst	r6, r1
   22794:	beq	22784 <ftello64@plt+0x10e9c>
   22798:	ldr	r4, [sl]
   2279c:	mov	r6, r8
   227a0:	str	r4, [r6, r0, lsl #2]!
   227a4:	ldr	r4, [r9]
   227a8:	str	r4, [r6, #1024]	; 0x400
   227ac:	b	227b8 <ftello64@plt+0x10ed0>
   227b0:	tst	r5, #1
   227b4:	bne	22778 <ftello64@plt+0x10e90>
   227b8:	add	r0, r0, #1
   227bc:	lsr	r4, r5, #1
   227c0:	lsl	r1, r1, #1
   227c4:	cmp	r2, r5, lsr #1
   227c8:	mov	r5, r4
   227cc:	bne	227b0 <ftello64@plt+0x10ec8>
   227d0:	add	r3, r3, #4
   227d4:	add	r7, r7, #1
   227d8:	cmp	r7, #8
   227dc:	bne	2275c <ftello64@plt+0x10e74>
   227e0:	b	22610 <ftello64@plt+0x10d28>
   227e4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   227e8:	add	fp, sp, #28
   227ec:	sub	sp, sp, #148	; 0x94
   227f0:	str	r3, [sp, #40]	; 0x28
   227f4:	str	r2, [sp, #36]	; 0x24
   227f8:	mov	r8, r1
   227fc:	mov	sl, r0
   22800:	sub	r7, fp, #64	; 0x40
   22804:	mov	r0, r7
   22808:	bl	22d14 <ftello64@plt+0x1142c>
   2280c:	ldr	r0, [r8, #8]
   22810:	cmp	r0, #1
   22814:	blt	22cd0 <ftello64@plt+0x113e8>
   22818:	add	r4, sl, #96	; 0x60
   2281c:	mov	r6, #0
   22820:	add	r5, sp, #80	; 0x50
   22824:	mov	r0, #0
   22828:	str	r0, [sp, #44]	; 0x2c
   2282c:	str	r8, [sp, #16]
   22830:	stm	sp, {r4, sl}
   22834:	ldr	r0, [r8, #12]
   22838:	ldr	r0, [r0, r6, lsl #2]
   2283c:	ldr	r1, [sl]
   22840:	add	r3, r1, r0, lsl #3
   22844:	ldr	r9, [r3, #4]!
   22848:	uxtb	r2, r9
   2284c:	cmp	r2, #1
   22850:	str	r2, [sp, #32]
   22854:	bne	22930 <ftello64@plt+0x11048>
   22858:	str	r3, [sp, #12]
   2285c:	str	r0, [sp, #28]
   22860:	str	r1, [sp, #24]
   22864:	ldrb	r1, [r1, r0, lsl #3]
   22868:	mov	r0, r7
   2286c:	bl	1c524 <ftello64@plt+0xac3c>
   22870:	movw	r0, #65280	; 0xff00
   22874:	movt	r0, #3
   22878:	ands	r0, r9, r0
   2287c:	beq	22acc <ftello64@plt+0x111e4>
   22880:	tst	r9, #8192	; 0x2000
   22884:	beq	228b8 <ftello64@plt+0x10fd0>
   22888:	mov	r0, r7
   2288c:	mov	r1, #10
   22890:	bl	2005c <ftello64@plt+0xe774>
   22894:	str	r0, [sp, #8]
   22898:	mov	r0, r7
   2289c:	bl	22d14 <ftello64@plt+0x1142c>
   228a0:	ldr	r0, [sp, #8]
   228a4:	cmp	r0, #0
   228a8:	beq	22ca8 <ftello64@plt+0x113c0>
   228ac:	mov	r0, r7
   228b0:	mov	r1, #10
   228b4:	bl	1c524 <ftello64@plt+0xac3c>
   228b8:	tst	r9, #32768	; 0x8000
   228bc:	bne	22a8c <ftello64@plt+0x111a4>
   228c0:	tst	r9, #1024	; 0x400
   228c4:	beq	22a20 <ftello64@plt+0x11138>
   228c8:	ldr	r0, [sp, #32]
   228cc:	cmp	r0, #1
   228d0:	bne	228e4 <ftello64@plt+0x10ffc>
   228d4:	ldr	r0, [sp, #12]
   228d8:	ldrb	r0, [r0, #2]
   228dc:	tst	r0, #64	; 0x40
   228e0:	beq	22a8c <ftello64@plt+0x111a4>
   228e4:	mov	ip, r6
   228e8:	ldr	r0, [sl, #92]	; 0x5c
   228ec:	cmp	r0, #1
   228f0:	ble	229ec <ftello64@plt+0x11104>
   228f4:	ldr	r1, [sl, #60]	; 0x3c
   228f8:	mov	r0, #0
   228fc:	mov	r2, #0
   22900:	ldr	r3, [r4, r2, lsl #2]
   22904:	ldr	r6, [r1, r2, lsl #2]
   22908:	mvn	r6, r6
   2290c:	orr	r3, r3, r6
   22910:	ldr	r6, [r7, r2, lsl #2]
   22914:	and	r3, r6, r3
   22918:	str	r3, [r7, r2, lsl #2]
   2291c:	orr	r0, r3, r0
   22920:	add	r2, r2, #1
   22924:	cmp	r2, #8
   22928:	bne	22900 <ftello64@plt+0x11018>
   2292c:	b	22a14 <ftello64@plt+0x1112c>
   22930:	cmp	r2, #7
   22934:	beq	22964 <ftello64@plt+0x1107c>
   22938:	cmp	r2, #5
   2293c:	beq	22988 <ftello64@plt+0x110a0>
   22940:	cmp	r2, #3
   22944:	bne	22ca8 <ftello64@plt+0x113c0>
   22948:	str	r3, [sp, #12]
   2294c:	str	r0, [sp, #28]
   22950:	str	r1, [sp, #24]
   22954:	ldr	r1, [r1, r0, lsl #3]
   22958:	mov	r0, r7
   2295c:	bl	22d24 <ftello64@plt+0x1143c>
   22960:	b	22870 <ftello64@plt+0x10f88>
   22964:	str	r3, [sp, #12]
   22968:	str	r1, [sp, #24]
   2296c:	str	r0, [sp, #28]
   22970:	mvn	r0, #0
   22974:	str	r0, [fp, #-52]	; 0xffffffcc
   22978:	str	r0, [fp, #-56]	; 0xffffffc8
   2297c:	str	r0, [fp, #-60]	; 0xffffffc4
   22980:	str	r0, [fp, #-64]	; 0xffffffc0
   22984:	b	229b8 <ftello64@plt+0x110d0>
   22988:	str	r3, [sp, #12]
   2298c:	str	r1, [sp, #24]
   22990:	str	r0, [sp, #28]
   22994:	ldr	r0, [sl, #92]	; 0x5c
   22998:	cmp	r0, #2
   2299c:	blt	229b0 <ftello64@plt+0x110c8>
   229a0:	ldr	r1, [sl, #60]	; 0x3c
   229a4:	mov	r0, r7
   229a8:	bl	22d24 <ftello64@plt+0x1143c>
   229ac:	b	229b8 <ftello64@plt+0x110d0>
   229b0:	mov	r0, r7
   229b4:	bl	22d48 <ftello64@plt+0x11460>
   229b8:	ldrb	r0, [sl, #128]	; 0x80
   229bc:	tst	r0, #64	; 0x40
   229c0:	bne	229d0 <ftello64@plt+0x110e8>
   229c4:	mov	r0, r7
   229c8:	mov	r1, #10
   229cc:	bl	22d70 <ftello64@plt+0x11488>
   229d0:	ldrb	r0, [sl, #128]	; 0x80
   229d4:	tst	r0, #128	; 0x80
   229d8:	beq	22870 <ftello64@plt+0x10f88>
   229dc:	mov	r0, r7
   229e0:	mov	r1, #0
   229e4:	bl	22d70 <ftello64@plt+0x11488>
   229e8:	b	22870 <ftello64@plt+0x10f88>
   229ec:	mov	r0, #0
   229f0:	mov	r1, #0
   229f4:	ldr	r2, [r4, r1, lsl #2]
   229f8:	ldr	r3, [r7, r1, lsl #2]
   229fc:	and	r2, r3, r2
   22a00:	str	r2, [r7, r1, lsl #2]
   22a04:	orr	r0, r2, r0
   22a08:	add	r1, r1, #1
   22a0c:	cmp	r1, #8
   22a10:	bne	229f4 <ftello64@plt+0x1110c>
   22a14:	cmp	r0, #0
   22a18:	mov	r6, ip
   22a1c:	beq	22ca8 <ftello64@plt+0x113c0>
   22a20:	tst	r9, #2048	; 0x800
   22a24:	beq	22acc <ftello64@plt+0x111e4>
   22a28:	ldr	r0, [sp, #32]
   22a2c:	cmp	r0, #1
   22a30:	bne	22a44 <ftello64@plt+0x1115c>
   22a34:	ldr	r0, [sp, #12]
   22a38:	ldrb	r0, [r0, #2]
   22a3c:	tst	r0, #64	; 0x40
   22a40:	bne	22a8c <ftello64@plt+0x111a4>
   22a44:	ldr	r0, [sl, #92]	; 0x5c
   22a48:	mov	ip, r6
   22a4c:	cmp	r0, #1
   22a50:	ble	22a98 <ftello64@plt+0x111b0>
   22a54:	ldr	r1, [sl, #60]	; 0x3c
   22a58:	mov	r0, #0
   22a5c:	mov	r2, #0
   22a60:	ldr	r3, [r4, r2, lsl #2]
   22a64:	ldr	r6, [r1, r2, lsl #2]
   22a68:	and	r3, r6, r3
   22a6c:	ldr	r6, [r7, r2, lsl #2]
   22a70:	bic	r3, r6, r3
   22a74:	str	r3, [r7, r2, lsl #2]
   22a78:	orr	r0, r3, r0
   22a7c:	add	r2, r2, #1
   22a80:	cmp	r2, #8
   22a84:	bne	22a60 <ftello64@plt+0x11178>
   22a88:	b	22ac0 <ftello64@plt+0x111d8>
   22a8c:	mov	r0, r7
   22a90:	bl	22d14 <ftello64@plt+0x1142c>
   22a94:	b	22ca8 <ftello64@plt+0x113c0>
   22a98:	mov	r0, #0
   22a9c:	mov	r1, #0
   22aa0:	ldr	r2, [r4, r1, lsl #2]
   22aa4:	ldr	r3, [r7, r1, lsl #2]
   22aa8:	bic	r2, r3, r2
   22aac:	str	r2, [r7, r1, lsl #2]
   22ab0:	orr	r0, r2, r0
   22ab4:	add	r1, r1, #1
   22ab8:	cmp	r1, #8
   22abc:	bne	22aa0 <ftello64@plt+0x111b8>
   22ac0:	cmp	r0, #0
   22ac4:	mov	r6, ip
   22ac8:	beq	22ca8 <ftello64@plt+0x113c0>
   22acc:	str	r6, [sp, #20]
   22ad0:	ldr	r9, [sp, #44]	; 0x2c
   22ad4:	mov	r6, #0
   22ad8:	cmp	r9, #1
   22adc:	blt	22c30 <ftello64@plt+0x11348>
   22ae0:	ldr	sl, [sp, #40]	; 0x28
   22ae4:	ldr	r4, [sp, #32]
   22ae8:	cmp	r4, #1
   22aec:	bne	22b10 <ftello64@plt+0x11228>
   22af0:	ldr	r0, [sp, #28]
   22af4:	ldr	r1, [sp, #24]
   22af8:	ldrb	r1, [r1, r0, lsl #3]
   22afc:	ldr	r0, [sp, #40]	; 0x28
   22b00:	add	r0, r0, r6, lsl #5
   22b04:	bl	2005c <ftello64@plt+0xe774>
   22b08:	cmp	r0, #0
   22b0c:	beq	22c20 <ftello64@plt+0x11338>
   22b10:	mov	r0, #0
   22b14:	mov	r1, #0
   22b18:	ldr	r2, [r7, r1, lsl #2]
   22b1c:	ldr	r3, [sl, r1, lsl #2]
   22b20:	and	r2, r3, r2
   22b24:	str	r2, [r5, r1, lsl #2]
   22b28:	orr	r0, r2, r0
   22b2c:	add	r1, r1, #1
   22b30:	cmp	r1, #8
   22b34:	bne	22b18 <ftello64@plt+0x11230>
   22b38:	cmp	r0, #0
   22b3c:	beq	22c20 <ftello64@plt+0x11338>
   22b40:	mov	r8, r9
   22b44:	mov	r9, #0
   22b48:	mov	r0, #0
   22b4c:	mov	r1, #0
   22b50:	add	r5, sp, #48	; 0x30
   22b54:	ldr	r2, [r7, r1, lsl #2]
   22b58:	ldr	r3, [sl, r1, lsl #2]
   22b5c:	bic	r4, r3, r2
   22b60:	str	r4, [r5, r1, lsl #2]
   22b64:	bic	r2, r2, r3
   22b68:	str	r2, [r7, r1, lsl #2]
   22b6c:	orr	r9, r2, r9
   22b70:	orr	r0, r4, r0
   22b74:	add	r1, r1, #1
   22b78:	cmp	r1, #8
   22b7c:	bne	22b54 <ftello64@plt+0x1126c>
   22b80:	cmp	r0, #0
   22b84:	beq	22bd4 <ftello64@plt+0x112ec>
   22b88:	ldr	r4, [sp, #40]	; 0x28
   22b8c:	add	r0, r4, r8, lsl #5
   22b90:	add	r1, sp, #48	; 0x30
   22b94:	bl	22d94 <ftello64@plt+0x114ac>
   22b98:	add	r0, r4, r6, lsl #5
   22b9c:	add	r5, sp, #80	; 0x50
   22ba0:	mov	r1, r5
   22ba4:	bl	22d94 <ftello64@plt+0x114ac>
   22ba8:	add	r0, r8, r8, lsl #1
   22bac:	ldr	r2, [sp, #36]	; 0x24
   22bb0:	add	r0, r2, r0, lsl #2
   22bb4:	add	r1, r6, r6, lsl #1
   22bb8:	add	r1, r2, r1, lsl #2
   22bbc:	bl	1e70c <ftello64@plt+0xce24>
   22bc0:	cmp	r0, #0
   22bc4:	bne	22ce4 <ftello64@plt+0x113fc>
   22bc8:	add	r8, r8, #1
   22bcc:	str	r8, [sp, #44]	; 0x2c
   22bd0:	b	22bdc <ftello64@plt+0x112f4>
   22bd4:	str	r8, [sp, #44]	; 0x2c
   22bd8:	add	r5, sp, #80	; 0x50
   22bdc:	ldr	r8, [sp, #16]
   22be0:	ldr	r0, [r8, #12]
   22be4:	ldr	r1, [sp, #20]
   22be8:	ldr	r1, [r0, r1, lsl #2]
   22bec:	add	r0, r6, r6, lsl #1
   22bf0:	ldr	r2, [sp, #36]	; 0x24
   22bf4:	add	r0, r2, r0, lsl #2
   22bf8:	bl	1e524 <ftello64@plt+0xcc3c>
   22bfc:	cmp	r0, #0
   22c00:	beq	22ce8 <ftello64@plt+0x11400>
   22c04:	cmp	r9, #0
   22c08:	mov	r0, #0
   22c0c:	movweq	r0, #17
   22c10:	cmp	r0, #0
   22c14:	bne	22c88 <ftello64@plt+0x113a0>
   22c18:	ldr	r9, [sp, #44]	; 0x2c
   22c1c:	ldr	r4, [sp, #32]
   22c20:	add	sl, sl, #32
   22c24:	add	r6, r6, #1
   22c28:	cmp	r6, r9
   22c2c:	blt	22ae8 <ftello64@plt+0x11200>
   22c30:	cmp	r6, r9
   22c34:	bne	22c9c <ftello64@plt+0x113b4>
   22c38:	ldr	r0, [sp, #40]	; 0x28
   22c3c:	add	r0, r0, r9, lsl #5
   22c40:	mov	r1, r7
   22c44:	bl	22d94 <ftello64@plt+0x114ac>
   22c48:	ldr	r0, [r8, #12]
   22c4c:	ldr	r6, [sp, #20]
   22c50:	ldr	r1, [r0, r6, lsl #2]
   22c54:	add	r0, r9, r9, lsl #1
   22c58:	ldr	r2, [sp, #36]	; 0x24
   22c5c:	add	r0, r2, r0, lsl #2
   22c60:	bl	1ddf4 <ftello64@plt+0xc50c>
   22c64:	cmp	r0, #0
   22c68:	ldr	sl, [sp, #4]
   22c6c:	bne	22cec <ftello64@plt+0x11404>
   22c70:	mov	r0, r7
   22c74:	bl	22d14 <ftello64@plt+0x1142c>
   22c78:	add	r9, r9, #1
   22c7c:	str	r9, [sp, #44]	; 0x2c
   22c80:	ldr	r4, [sp]
   22c84:	b	22ca8 <ftello64@plt+0x113c0>
   22c88:	cmp	r0, #17
   22c8c:	bne	22cbc <ftello64@plt+0x113d4>
   22c90:	ldr	r9, [sp, #44]	; 0x2c
   22c94:	cmp	r6, r9
   22c98:	beq	22c38 <ftello64@plt+0x11350>
   22c9c:	str	r9, [sp, #44]	; 0x2c
   22ca0:	ldm	sp, {r4, sl}
   22ca4:	ldr	r6, [sp, #20]
   22ca8:	ldr	r0, [r8, #8]
   22cac:	add	r6, r6, #1
   22cb0:	cmp	r6, r0
   22cb4:	blt	22834 <ftello64@plt+0x10f4c>
   22cb8:	b	22cd8 <ftello64@plt+0x113f0>
   22cbc:	cmp	r9, #0
   22cc0:	ldm	sp, {r4, sl}
   22cc4:	ldr	r6, [sp, #20]
   22cc8:	bne	22ca8 <ftello64@plt+0x113c0>
   22ccc:	b	22cd8 <ftello64@plt+0x113f0>
   22cd0:	mov	r0, #0
   22cd4:	str	r0, [sp, #44]	; 0x2c
   22cd8:	ldr	r0, [sp, #44]	; 0x2c
   22cdc:	sub	sp, fp, #28
   22ce0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   22ce4:	str	r8, [sp, #44]	; 0x2c
   22ce8:	ldr	r9, [sp, #44]	; 0x2c
   22cec:	cmp	r9, #1
   22cf0:	blt	22d0c <ftello64@plt+0x11424>
   22cf4:	ldr	r0, [sp, #36]	; 0x24
   22cf8:	add	r5, r0, #8
   22cfc:	ldr	r0, [r5], #12
   22d00:	bl	152fc <ftello64@plt+0x3a14>
   22d04:	subs	r9, r9, #1
   22d08:	bne	22cfc <ftello64@plt+0x11414>
   22d0c:	mvn	r0, #0
   22d10:	b	22cd4 <ftello64@plt+0x113ec>
   22d14:	vmov.i32	q8, #0	; 0x00000000
   22d18:	vst1.32	{d16-d17}, [r0]!
   22d1c:	vst1.32	{d16-d17}, [r0]
   22d20:	bx	lr
   22d24:	mov	r2, #0
   22d28:	ldr	ip, [r1, r2, lsl #2]
   22d2c:	ldr	r3, [r0, r2, lsl #2]
   22d30:	orr	r3, r3, ip
   22d34:	str	r3, [r0, r2, lsl #2]
   22d38:	add	r2, r2, #1
   22d3c:	cmp	r2, #8
   22d40:	bne	22d28 <ftello64@plt+0x11440>
   22d44:	bx	lr
   22d48:	mvn	r1, #0
   22d4c:	str	r1, [r0]
   22d50:	str	r1, [r0, #4]
   22d54:	str	r1, [r0, #8]
   22d58:	str	r1, [r0, #12]
   22d5c:	str	r1, [r0, #16]
   22d60:	str	r1, [r0, #20]
   22d64:	str	r1, [r0, #24]
   22d68:	str	r1, [r0, #28]
   22d6c:	bx	lr
   22d70:	asr	r2, r1, #31
   22d74:	add	r2, r1, r2, lsr #27
   22d78:	asr	r2, r2, #5
   22d7c:	ldr	ip, [r0, r2, lsl #2]
   22d80:	and	r1, r1, #31
   22d84:	mov	r3, #1
   22d88:	bic	r1, ip, r3, lsl r1
   22d8c:	str	r1, [r0, r2, lsl #2]
   22d90:	bx	lr
   22d94:	vld1.32	{d16-d17}, [r1]!
   22d98:	vld1.32	{d18-d19}, [r1]
   22d9c:	vst1.32	{d16-d17}, [r0]!
   22da0:	vst1.32	{d18-d19}, [r0]
   22da4:	bx	lr
   22da8:	ldr	r0, [r0]
   22dac:	add	r0, r0, r1, lsl #3
   22db0:	ldr	r1, [r0, #4]
   22db4:	uxtb	r3, r1
   22db8:	mov	r0, #0
   22dbc:	cmp	r3, #2
   22dc0:	bne	22e18 <ftello64@plt+0x11530>
   22dc4:	movw	r3, #65280	; 0xff00
   22dc8:	movt	r3, #3
   22dcc:	tst	r1, r3
   22dd0:	moveq	r0, #1
   22dd4:	bxeq	lr
   22dd8:	ands	ip, r2, #1
   22ddc:	bne	22de8 <ftello64@plt+0x11500>
   22de0:	ands	r3, r1, #1024	; 0x400
   22de4:	bne	22e18 <ftello64@plt+0x11530>
   22de8:	cmp	ip, #0
   22dec:	andsne	r3, r1, #2048	; 0x800
   22df0:	bne	22e18 <ftello64@plt+0x11530>
   22df4:	tst	r2, #2
   22df8:	bne	22e04 <ftello64@plt+0x1151c>
   22dfc:	ands	r3, r1, #8192	; 0x2000
   22e00:	bxne	lr
   22e04:	and	r0, r1, #32768	; 0x8000
   22e08:	mov	r1, #1
   22e0c:	eor	r0, r1, r0, lsr #15
   22e10:	and	r1, r2, #8
   22e14:	orr	r0, r0, r1, lsr #3
   22e18:	bx	lr
   22e1c:	stm	r0, {r1, r2, r3}
   22e20:	mov	r1, #0
   22e24:	str	r1, [r0, #24]
   22e28:	str	r1, [r0, #20]
   22e2c:	str	r1, [r0, #16]
   22e30:	ldr	r1, [sp]
   22e34:	str	r1, [r0, #12]
   22e38:	bx	lr
   22e3c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   22e40:	add	fp, sp, #28
   22e44:	sub	sp, sp, #12
   22e48:	mov	sl, r1
   22e4c:	mov	r6, r0
   22e50:	ldr	r1, [r1, #8]
   22e54:	ldr	r5, [sl, #12]
   22e58:	mov	r0, sp
   22e5c:	bl	1ddf4 <ftello64@plt+0xc50c>
   22e60:	cmp	r0, #0
   22e64:	bne	22f40 <ftello64@plt+0x11658>
   22e68:	mov	r3, sp
   22e6c:	mov	r0, r6
   22e70:	mov	r1, sl
   22e74:	mov	r2, r5
   22e78:	bl	22ff4 <ftello64@plt+0x1170c>
   22e7c:	cmp	r0, #0
   22e80:	bne	22f0c <ftello64@plt+0x11624>
   22e84:	mov	r9, #0
   22e88:	mov	r8, sp
   22e8c:	mov	r1, #0
   22e90:	cmp	r5, #1
   22e94:	blt	22f14 <ftello64@plt+0x1162c>
   22e98:	ldr	r0, [sl]
   22e9c:	ldr	r2, [r0, r5, lsl #2]
   22ea0:	cmp	r2, #0
   22ea4:	mov	r4, #0
   22ea8:	addeq	r4, r1, #1
   22eac:	ldr	r1, [r6, #120]	; 0x78
   22eb0:	cmp	r4, r1
   22eb4:	bgt	22f1c <ftello64@plt+0x11634>
   22eb8:	str	r9, [sp, #4]
   22ebc:	ldr	r0, [r6, #100]	; 0x64
   22ec0:	sub	r5, r5, #1
   22ec4:	ldr	r0, [r0, r5, lsl #2]
   22ec8:	cmp	r0, #0
   22ecc:	beq	22eec <ftello64@plt+0x11604>
   22ed0:	mov	r0, r6
   22ed4:	mov	r1, sl
   22ed8:	mov	r2, r5
   22edc:	mov	r3, r8
   22ee0:	bl	2311c <ftello64@plt+0x11834>
   22ee4:	cmp	r0, #0
   22ee8:	bne	22f0c <ftello64@plt+0x11624>
   22eec:	mov	r0, r6
   22ef0:	mov	r1, sl
   22ef4:	mov	r2, r5
   22ef8:	mov	r3, r8
   22efc:	bl	22ff4 <ftello64@plt+0x1170c>
   22f00:	cmp	r0, #0
   22f04:	mov	r1, r4
   22f08:	beq	22e90 <ftello64@plt+0x115a8>
   22f0c:	mov	r7, r0
   22f10:	b	22f2c <ftello64@plt+0x11644>
   22f14:	mov	r7, #0
   22f18:	b	22f2c <ftello64@plt+0x11644>
   22f1c:	lsl	r2, r5, #2
   22f20:	mov	r7, #0
   22f24:	mov	r1, #0
   22f28:	bl	117b0 <memset@plt>
   22f2c:	ldr	r0, [sp, #8]
   22f30:	bl	152fc <ftello64@plt+0x3a14>
   22f34:	mov	r0, r7
   22f38:	sub	sp, fp, #28
   22f3c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   22f40:	mov	r7, r0
   22f44:	b	22f34 <ftello64@plt+0x1164c>
   22f48:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   22f4c:	add	fp, sp, #28
   22f50:	sub	sp, sp, #20
   22f54:	cmp	r3, #1
   22f58:	blt	22fe8 <ftello64@plt+0x11700>
   22f5c:	mov	r4, r3
   22f60:	mov	r5, r2
   22f64:	mov	r6, r1
   22f68:	mov	sl, r0
   22f6c:	mov	r7, #0
   22f70:	add	r8, sp, #4
   22f74:	add	r9, sp, #16
   22f78:	ldr	r0, [r5, r7, lsl #2]
   22f7c:	ldr	r1, [r6, r7, lsl #2]
   22f80:	cmp	r1, #0
   22f84:	beq	22fd8 <ftello64@plt+0x116f0>
   22f88:	cmp	r0, #0
   22f8c:	beq	22fdc <ftello64@plt+0x116f4>
   22f90:	add	r1, r1, #4
   22f94:	add	r2, r0, #4
   22f98:	mov	r0, r8
   22f9c:	bl	20b88 <ftello64@plt+0xf2a0>
   22fa0:	str	r0, [sp, #16]
   22fa4:	cmp	r0, #0
   22fa8:	bne	22fec <ftello64@plt+0x11704>
   22fac:	mov	r0, r9
   22fb0:	mov	r1, sl
   22fb4:	mov	r2, r8
   22fb8:	bl	21b64 <ftello64@plt+0x1027c>
   22fbc:	str	r0, [r6, r7, lsl #2]
   22fc0:	ldr	r0, [sp, #12]
   22fc4:	bl	152fc <ftello64@plt+0x3a14>
   22fc8:	ldr	r0, [sp, #16]
   22fcc:	cmp	r0, #0
   22fd0:	beq	22fdc <ftello64@plt+0x116f4>
   22fd4:	b	22fec <ftello64@plt+0x11704>
   22fd8:	str	r0, [r6, r7, lsl #2]
   22fdc:	add	r7, r7, #1
   22fe0:	cmp	r7, r4
   22fe4:	blt	22f78 <ftello64@plt+0x11690>
   22fe8:	mov	r0, #0
   22fec:	sub	sp, fp, #28
   22ff0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   22ff4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   22ff8:	add	fp, sp, #28
   22ffc:	sub	sp, sp, #12
   23000:	mov	sl, r2
   23004:	mov	r8, r1
   23008:	mov	r6, r0
   2300c:	ldr	r9, [r0, #84]	; 0x54
   23010:	mov	r0, #0
   23014:	str	r0, [sp, #8]
   23018:	ldr	r1, [r6, #100]	; 0x64
   2301c:	ldr	r7, [r1, r2, lsl #2]
   23020:	cmp	r7, #0
   23024:	mov	r4, r7
   23028:	addne	r4, r4, #4
   2302c:	ldr	r1, [r3, #4]
   23030:	cmp	r1, #0
   23034:	beq	230c4 <ftello64@plt+0x117dc>
   23038:	mov	r5, r3
   2303c:	cmp	r7, #0
   23040:	beq	23094 <ftello64@plt+0x117ac>
   23044:	mov	r0, r9
   23048:	mov	r1, r5
   2304c:	mov	r2, r4
   23050:	bl	23260 <ftello64@plt+0x11978>
   23054:	str	r0, [sp, #8]
   23058:	cmp	r0, #0
   2305c:	bne	230ec <ftello64@plt+0x11804>
   23060:	ldr	r0, [r8, #20]
   23064:	cmp	r0, #0
   23068:	beq	23094 <ftello64@plt+0x117ac>
   2306c:	ldr	r0, [r6, #116]	; 0x74
   23070:	stm	sp, {r0, sl}
   23074:	add	r3, r8, #16
   23078:	mov	r0, r9
   2307c:	mov	r1, r5
   23080:	mov	r2, r4
   23084:	bl	23338 <ftello64@plt+0x11a50>
   23088:	str	r0, [sp, #8]
   2308c:	cmp	r0, #0
   23090:	bne	230ec <ftello64@plt+0x11804>
   23094:	add	r0, sp, #8
   23098:	mov	r1, r9
   2309c:	mov	r2, r5
   230a0:	bl	21b64 <ftello64@plt+0x1027c>
   230a4:	ldr	r1, [r8]
   230a8:	str	r0, [r1, sl, lsl #2]
   230ac:	ldr	r0, [sp, #8]
   230b0:	cmp	r0, #0
   230b4:	bne	230ec <ftello64@plt+0x11804>
   230b8:	cmp	r7, #0
   230bc:	bne	230d4 <ftello64@plt+0x117ec>
   230c0:	b	230e8 <ftello64@plt+0x11800>
   230c4:	ldr	r1, [r8]
   230c8:	str	r0, [r1, sl, lsl #2]
   230cc:	cmp	r7, #0
   230d0:	beq	230e8 <ftello64@plt+0x11800>
   230d4:	ldr	r0, [r6, #100]	; 0x64
   230d8:	ldr	r0, [r0, sl, lsl #2]
   230dc:	ldrb	r0, [r0, #52]	; 0x34
   230e0:	tst	r0, #64	; 0x40
   230e4:	bne	230f4 <ftello64@plt+0x1180c>
   230e8:	mov	r0, #0
   230ec:	sub	sp, fp, #28
   230f0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   230f4:	mov	r0, r6
   230f8:	mov	r1, r8
   230fc:	mov	r2, sl
   23100:	mov	r3, r4
   23104:	bl	2357c <ftello64@plt+0x11c94>
   23108:	str	r0, [sp, #8]
   2310c:	cmp	r0, #0
   23110:	moveq	r0, #0
   23114:	sub	sp, fp, #28
   23118:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2311c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   23120:	add	fp, sp, #28
   23124:	sub	sp, sp, #20
   23128:	str	r3, [sp, #12]
   2312c:	mov	sl, r0
   23130:	ldr	r0, [r0, #100]	; 0x64
   23134:	ldr	r7, [r0, r2, lsl #2]
   23138:	ldr	r0, [r7, #20]
   2313c:	cmp	r0, #1
   23140:	blt	23248 <ftello64@plt+0x11960>
   23144:	mov	r5, r2
   23148:	mov	r6, r1
   2314c:	ldr	r8, [sl, #84]	; 0x54
   23150:	add	r0, r1, #16
   23154:	str	r0, [sp, #8]
   23158:	add	r0, r2, #1
   2315c:	str	r0, [sp, #16]
   23160:	mov	r9, #0
   23164:	ldr	r0, [r7, #24]
   23168:	ldr	r4, [r0, r9, lsl #2]
   2316c:	ldr	r0, [r8]
   23170:	add	r0, r0, r4, lsl #3
   23174:	ldrb	r0, [r0, #6]
   23178:	tst	r0, #16
   2317c:	beq	231a4 <ftello64@plt+0x118bc>
   23180:	ldr	r0, [r6, #12]
   23184:	str	r0, [sp]
   23188:	mov	r0, sl
   2318c:	mov	r1, r6
   23190:	mov	r2, r4
   23194:	mov	r3, r5
   23198:	bl	23f64 <ftello64@plt+0x1267c>
   2319c:	cmp	r0, #0
   231a0:	bne	231f4 <ftello64@plt+0x1190c>
   231a4:	ldr	r0, [r8]
   231a8:	add	r1, r0, r4, lsl #3
   231ac:	mov	r0, sl
   231b0:	mov	r2, r5
   231b4:	bl	2203c <ftello64@plt+0x10754>
   231b8:	cmp	r0, #0
   231bc:	beq	23238 <ftello64@plt+0x11950>
   231c0:	ldr	r0, [r6]
   231c4:	ldr	r1, [sp, #16]
   231c8:	ldr	r0, [r0, r1, lsl #2]
   231cc:	cmp	r0, #0
   231d0:	beq	23238 <ftello64@plt+0x11950>
   231d4:	ldr	r1, [r8, #12]
   231d8:	ldr	r1, [r1, r4, lsl #2]
   231dc:	add	r0, r0, #4
   231e0:	bl	1e788 <ftello64@plt+0xcea0>
   231e4:	mov	r1, r0
   231e8:	mov	r0, #1
   231ec:	cmp	r1, #0
   231f0:	beq	23238 <ftello64@plt+0x11950>
   231f4:	ldr	r1, [r6, #20]
   231f8:	cmp	r1, #0
   231fc:	beq	23224 <ftello64@plt+0x1193c>
   23200:	ldr	r1, [r8, #12]
   23204:	ldr	r2, [r1, r4, lsl #2]
   23208:	stm	sp, {r4, r5}
   2320c:	add	r3, r0, r5
   23210:	mov	r0, sl
   23214:	ldr	r1, [sp, #8]
   23218:	bl	23bfc <ftello64@plt+0x12314>
   2321c:	cmp	r0, #0
   23220:	bne	23238 <ftello64@plt+0x11950>
   23224:	ldr	r0, [sp, #12]
   23228:	mov	r1, r4
   2322c:	bl	1e524 <ftello64@plt+0xcc3c>
   23230:	cmp	r0, #0
   23234:	beq	23254 <ftello64@plt+0x1196c>
   23238:	add	r9, r9, #1
   2323c:	ldr	r0, [r7, #20]
   23240:	cmp	r9, r0
   23244:	blt	23164 <ftello64@plt+0x1187c>
   23248:	mov	r0, #0
   2324c:	sub	sp, fp, #28
   23250:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   23254:	mov	r0, #12
   23258:	sub	sp, fp, #28
   2325c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   23260:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   23264:	add	fp, sp, #24
   23268:	sub	sp, sp, #8
   2326c:	mov	r8, r2
   23270:	mov	r5, r1
   23274:	mov	r6, r0
   23278:	mov	r0, #0
   2327c:	str	r0, [sp, #4]
   23280:	add	r0, sp, #4
   23284:	mov	r1, r6
   23288:	mov	r2, r5
   2328c:	bl	21b64 <ftello64@plt+0x1027c>
   23290:	ldr	r9, [sp, #4]
   23294:	cmp	r9, #0
   23298:	bne	23324 <ftello64@plt+0x11a3c>
   2329c:	mov	r7, r0
   232a0:	ldr	r0, [r7, #28]!
   232a4:	cmp	r0, #0
   232a8:	bne	23310 <ftello64@plt+0x11a28>
   232ac:	ldr	r1, [r5, #4]
   232b0:	mov	r0, r7
   232b4:	bl	1e04c <ftello64@plt+0xc764>
   232b8:	str	r0, [sp, #4]
   232bc:	mov	r9, #12
   232c0:	cmp	r0, #0
   232c4:	bne	23324 <ftello64@plt+0x11a3c>
   232c8:	ldr	r0, [r5, #4]
   232cc:	cmp	r0, #1
   232d0:	blt	23310 <ftello64@plt+0x11a28>
   232d4:	mov	r4, #0
   232d8:	ldr	r0, [r5, #8]
   232dc:	ldr	r0, [r0, r4, lsl #2]
   232e0:	add	r0, r0, r0, lsl #1
   232e4:	ldr	r1, [r6, #28]
   232e8:	add	r1, r1, r0, lsl #2
   232ec:	mov	r0, r7
   232f0:	bl	1e308 <ftello64@plt+0xca20>
   232f4:	cmp	r0, #0
   232f8:	bne	23330 <ftello64@plt+0x11a48>
   232fc:	add	r4, r4, #1
   23300:	ldr	r1, [r5, #4]
   23304:	cmp	r4, r1
   23308:	blt	232d8 <ftello64@plt+0x119f0>
   2330c:	str	r0, [sp, #4]
   23310:	mov	r0, r5
   23314:	mov	r1, r8
   23318:	mov	r2, r7
   2331c:	bl	23868 <ftello64@plt+0x11f80>
   23320:	mov	r9, r0
   23324:	mov	r0, r9
   23328:	sub	sp, fp, #24
   2332c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   23330:	str	r0, [sp, #4]
   23334:	b	23324 <ftello64@plt+0x11a3c>
   23338:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2333c:	add	fp, sp, #28
   23340:	sub	sp, sp, #12
   23344:	str	r2, [sp, #4]
   23348:	mov	r6, r0
   2334c:	ldr	r0, [r3, #4]
   23350:	cmp	r0, #1
   23354:	blt	23570 <ftello64@plt+0x11c88>
   23358:	mov	r4, r3
   2335c:	mov	r9, r1
   23360:	mov	r8, #0
   23364:	str	r6, [sp]
   23368:	str	r3, [sp, #8]
   2336c:	ldr	r0, [r4, #8]
   23370:	ldr	r0, [r0, r8, lsl #2]
   23374:	add	r0, r0, r0, lsl #1
   23378:	ldr	r1, [fp, #8]
   2337c:	add	r1, r1, r0, lsl #3
   23380:	ldr	r2, [r1, #8]
   23384:	ldr	r3, [fp, #12]
   23388:	cmp	r2, r3
   2338c:	bge	23560 <ftello64@plt+0x11c78>
   23390:	ldr	r1, [r1, #4]
   23394:	ldr	r2, [fp, #12]
   23398:	cmp	r1, r2
   2339c:	blt	23560 <ftello64@plt+0x11c78>
   233a0:	ldr	r1, [fp, #8]
   233a4:	ldr	r2, [r1, r0, lsl #3]!
   233a8:	ldr	r0, [r6]
   233ac:	ldr	sl, [r0, r2, lsl #3]
   233b0:	ldr	r1, [r1, #12]
   233b4:	ldr	r2, [fp, #12]
   233b8:	cmp	r1, r2
   233bc:	bne	234f0 <ftello64@plt+0x11c08>
   233c0:	ldr	r1, [r9, #4]
   233c4:	cmp	r1, #1
   233c8:	blt	23560 <ftello64@plt+0x11c78>
   233cc:	ldmib	r9, {r2, r3}
   233d0:	mvn	ip, #0
   233d4:	mov	r7, #0
   233d8:	mvn	r1, #0
   233dc:	ldr	r5, [r3, r7, lsl #2]
   233e0:	add	r4, r0, r5, lsl #3
   233e4:	ldrb	r4, [r4, #4]
   233e8:	cmp	r4, #9
   233ec:	beq	23408 <ftello64@plt+0x11b20>
   233f0:	cmp	r4, #8
   233f4:	bne	23414 <ftello64@plt+0x11b2c>
   233f8:	ldr	r4, [r0, r5, lsl #3]
   233fc:	cmp	sl, r4
   23400:	moveq	r1, r5
   23404:	b	23414 <ftello64@plt+0x11b2c>
   23408:	ldr	r4, [r0, r5, lsl #3]
   2340c:	cmp	sl, r4
   23410:	moveq	ip, r5
   23414:	add	r7, r7, #1
   23418:	cmp	r7, r2
   2341c:	blt	233dc <ftello64@plt+0x11af4>
   23420:	cmp	r1, #0
   23424:	blt	2344c <ftello64@plt+0x11b64>
   23428:	mov	r0, r6
   2342c:	mov	r2, r9
   23430:	ldr	r3, [sp, #4]
   23434:	mov	r4, ip
   23438:	bl	23a54 <ftello64@plt+0x1216c>
   2343c:	mov	ip, r4
   23440:	ldr	r6, [sp]
   23444:	cmp	r0, #0
   23448:	bne	23574 <ftello64@plt+0x11c8c>
   2344c:	cmp	ip, #0
   23450:	ldr	r4, [sp, #8]
   23454:	ldrge	r0, [r9, #4]
   23458:	cmpge	r0, #1
   2345c:	blt	23560 <ftello64@plt+0x11c78>
   23460:	mov	sl, #0
   23464:	ldr	r0, [r9, #8]
   23468:	ldr	r4, [r0, sl, lsl #2]
   2346c:	add	r5, r4, r4, lsl #1
   23470:	ldr	r0, [r6, #28]
   23474:	add	r0, r0, r5, lsl #2
   23478:	mov	r1, ip
   2347c:	mov	r7, ip
   23480:	bl	1e788 <ftello64@plt+0xcea0>
   23484:	cmp	r0, #0
   23488:	beq	23494 <ftello64@plt+0x11bac>
   2348c:	mov	ip, r7
   23490:	b	234d8 <ftello64@plt+0x11bf0>
   23494:	ldr	r0, [r6, #24]
   23498:	add	r0, r0, r5, lsl #2
   2349c:	mov	r5, r7
   234a0:	mov	r1, r7
   234a4:	bl	1e788 <ftello64@plt+0xcea0>
   234a8:	cmp	r0, #0
   234ac:	bne	234d4 <ftello64@plt+0x11bec>
   234b0:	mov	r0, r6
   234b4:	mov	r1, r4
   234b8:	mov	r2, r9
   234bc:	ldr	r3, [sp, #4]
   234c0:	bl	23a54 <ftello64@plt+0x1216c>
   234c4:	cmp	r0, #0
   234c8:	bne	23574 <ftello64@plt+0x11c8c>
   234cc:	sub	sl, sl, #1
   234d0:	ldr	r6, [sp]
   234d4:	mov	ip, r5
   234d8:	ldr	r0, [r9, #4]
   234dc:	add	sl, sl, #1
   234e0:	cmp	sl, r0
   234e4:	ldr	r4, [sp, #8]
   234e8:	blt	23464 <ftello64@plt+0x11b7c>
   234ec:	b	23560 <ftello64@plt+0x11c78>
   234f0:	ldr	r0, [r9, #4]
   234f4:	cmp	r0, #1
   234f8:	blt	23560 <ftello64@plt+0x11c78>
   234fc:	mov	r5, #0
   23500:	ldr	r0, [r9, #8]
   23504:	ldr	r1, [r0, r5, lsl #2]
   23508:	ldr	r0, [r6]
   2350c:	add	r2, r0, r1, lsl #3
   23510:	ldr	r2, [r2, #4]
   23514:	and	r2, r2, #254	; 0xfe
   23518:	orr	r2, r2, #1
   2351c:	cmp	r2, #9
   23520:	ldreq	r0, [r0, r1, lsl #3]
   23524:	cmpeq	sl, r0
   23528:	beq	23540 <ftello64@plt+0x11c58>
   2352c:	ldr	r0, [r9, #4]
   23530:	add	r5, r5, #1
   23534:	cmp	r5, r0
   23538:	blt	23500 <ftello64@plt+0x11c18>
   2353c:	b	23560 <ftello64@plt+0x11c78>
   23540:	mov	r0, r6
   23544:	mov	r2, r9
   23548:	ldr	r3, [sp, #4]
   2354c:	bl	23a54 <ftello64@plt+0x1216c>
   23550:	ldr	r6, [sp]
   23554:	cmp	r0, #0
   23558:	beq	2352c <ftello64@plt+0x11c44>
   2355c:	b	23574 <ftello64@plt+0x11c8c>
   23560:	add	r8, r8, #1
   23564:	ldr	r0, [r4, #4]
   23568:	cmp	r8, r0
   2356c:	blt	2336c <ftello64@plt+0x11a84>
   23570:	mov	r0, #0
   23574:	sub	sp, fp, #28
   23578:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2357c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   23580:	add	fp, sp, #28
   23584:	sub	sp, sp, #84	; 0x54
   23588:	mov	r4, r3
   2358c:	mov	r7, r2
   23590:	str	r1, [sp, #52]	; 0x34
   23594:	ldr	r1, [r0, #84]	; 0x54
   23598:	str	r1, [sp, #48]	; 0x30
   2359c:	str	r0, [sp, #44]	; 0x2c
   235a0:	mov	r1, r2
   235a4:	bl	20db8 <ftello64@plt+0xf4d0>
   235a8:	str	r0, [sp, #20]
   235ac:	mov	sl, #0
   235b0:	cmn	r0, #1
   235b4:	beq	2384c <ftello64@plt+0x11f64>
   235b8:	str	sl, [sp, #56]	; 0x38
   235bc:	str	r4, [sp, #24]
   235c0:	ldr	r0, [r4, #4]
   235c4:	cmp	r0, #1
   235c8:	blt	2384c <ftello64@plt+0x11f64>
   235cc:	add	r0, r7, #1
   235d0:	str	r0, [sp, #8]
   235d4:	add	r0, sp, #56	; 0x38
   235d8:	add	r0, r0, #16
   235dc:	str	r0, [sp, #28]
   235e0:	ldr	r2, [sp, #52]	; 0x34
   235e4:	add	r0, r2, #16
   235e8:	str	r0, [sp, #32]
   235ec:	ldr	r0, [sp, #20]
   235f0:	add	r0, r0, r0, lsl #1
   235f4:	str	r0, [sp, #16]
   235f8:	lsl	r0, r0, #3
   235fc:	str	r0, [sp, #12]
   23600:	mov	r1, #0
   23604:	ldr	sl, [sp, #24]
   23608:	ldr	r3, [sp, #48]	; 0x30
   2360c:	str	r7, [sp, #40]	; 0x28
   23610:	ldr	r0, [sl, #8]
   23614:	str	r1, [sp, #36]	; 0x24
   23618:	ldr	r9, [r0, r1, lsl #2]
   2361c:	ldr	r0, [r3]
   23620:	add	r0, r0, r9, lsl #3
   23624:	ldrb	r0, [r0, #4]
   23628:	ldr	r1, [r2, #8]
   2362c:	cmp	r9, r1
   23630:	bne	2364c <ftello64@plt+0x11d64>
   23634:	cmp	r0, #4
   23638:	bne	23820 <ftello64@plt+0x11f38>
   2363c:	ldr	r0, [r2, #12]
   23640:	cmp	r0, r7
   23644:	bne	23654 <ftello64@plt+0x11d6c>
   23648:	b	23820 <ftello64@plt+0x11f38>
   2364c:	cmp	r0, #4
   23650:	bne	23820 <ftello64@plt+0x11f38>
   23654:	ldr	r0, [sp, #44]	; 0x2c
   23658:	ldr	r0, [r0, #116]	; 0x74
   2365c:	ldr	r1, [sp, #16]
   23660:	add	r5, r0, r1, lsl #3
   23664:	ldr	r4, [sp, #12]
   23668:	ldr	r8, [sp, #20]
   2366c:	b	23684 <ftello64@plt+0x11d9c>
   23670:	mov	r0, r5
   23674:	ldr	r7, [sp, #40]	; 0x28
   23678:	ldr	r2, [sp, #52]	; 0x34
   2367c:	ldr	r3, [sp, #48]	; 0x30
   23680:	b	23808 <ftello64@plt+0x11f20>
   23684:	ldr	r0, [r5]
   23688:	cmp	r0, r9
   2368c:	bne	23804 <ftello64@plt+0x11f1c>
   23690:	ldr	r0, [r5, #8]
   23694:	ldr	r1, [r5, #12]
   23698:	subs	r0, r1, r0
   2369c:	add	r6, r0, r7
   236a0:	beq	236b0 <ftello64@plt+0x11dc8>
   236a4:	ldr	r0, [r3, #12]
   236a8:	add	r0, r0, r9, lsl #2
   236ac:	b	236c0 <ftello64@plt+0x11dd8>
   236b0:	ldr	r0, [r3, #20]
   236b4:	add	r1, r9, r9, lsl #1
   236b8:	add	r0, r0, r1, lsl #2
   236bc:	ldr	r0, [r0, #8]
   236c0:	ldr	r1, [r2, #12]
   236c4:	cmp	r6, r1
   236c8:	bgt	23804 <ftello64@plt+0x11f1c>
   236cc:	ldr	r1, [r2]
   236d0:	ldr	r1, [r1, r6, lsl #2]
   236d4:	cmp	r1, #0
   236d8:	beq	23804 <ftello64@plt+0x11f1c>
   236dc:	ldr	r7, [r0]
   236e0:	add	r0, r1, #4
   236e4:	mov	r1, r7
   236e8:	bl	1e788 <ftello64@plt+0xcea0>
   236ec:	cmp	r0, #0
   236f0:	beq	23670 <ftello64@plt+0x11d88>
   236f4:	str	r7, [sp]
   236f8:	str	r6, [sp, #4]
   236fc:	ldr	r0, [sp, #44]	; 0x2c
   23700:	ldr	r1, [sp, #32]
   23704:	mov	r2, r9
   23708:	ldr	r7, [sp, #40]	; 0x28
   2370c:	mov	r3, r7
   23710:	bl	23bfc <ftello64@plt+0x12314>
   23714:	cmp	r0, #0
   23718:	mov	r0, r5
   2371c:	ldr	r2, [sp, #52]	; 0x34
   23720:	ldr	r3, [sp, #48]	; 0x30
   23724:	bne	23808 <ftello64@plt+0x11f20>
   23728:	ldr	r0, [sp, #56]	; 0x38
   2372c:	cmp	r0, #0
   23730:	bne	23764 <ftello64@plt+0x11e7c>
   23734:	mov	r0, r2
   23738:	mov	r1, #12
   2373c:	vld1.32	{d16-d17}, [r0], r1
   23740:	vld1.32	{d18-d19}, [r0]
   23744:	add	r0, sp, #56	; 0x38
   23748:	vst1.64	{d16-d17}, [r0], r1
   2374c:	vst1.32	{d18-d19}, [r0]
   23750:	ldr	r0, [sp, #28]
   23754:	ldr	r1, [sp, #32]
   23758:	bl	1e70c <ftello64@plt+0xce24>
   2375c:	cmp	r0, #0
   23760:	bne	23858 <ftello64@plt+0x11f70>
   23764:	str	r7, [sp, #68]	; 0x44
   23768:	str	r9, [sp, #64]	; 0x40
   2376c:	ldr	r0, [sp, #28]
   23770:	mov	r1, r8
   23774:	bl	1e524 <ftello64@plt+0xcc3c>
   23778:	cmp	r0, #0
   2377c:	beq	23860 <ftello64@plt+0x11f78>
   23780:	mov	r0, r7
   23784:	ldr	r7, [sp, #56]	; 0x38
   23788:	ldr	r5, [r7, r0, lsl #2]
   2378c:	ldr	r0, [sp, #44]	; 0x2c
   23790:	add	r1, sp, #56	; 0x38
   23794:	bl	22e3c <ftello64@plt+0x11554>
   23798:	cmp	r0, #0
   2379c:	bne	23858 <ftello64@plt+0x11f70>
   237a0:	ldr	r0, [sp, #52]	; 0x34
   237a4:	ldr	r1, [r0, #4]
   237a8:	cmp	r1, #0
   237ac:	beq	237c8 <ftello64@plt+0x11ee0>
   237b0:	ldr	r0, [sp, #48]	; 0x30
   237b4:	mov	r2, r7
   237b8:	ldr	r3, [sp, #8]
   237bc:	bl	22f48 <ftello64@plt+0x11660>
   237c0:	cmp	r0, #0
   237c4:	bne	23858 <ftello64@plt+0x11f70>
   237c8:	ldr	r0, [sp, #40]	; 0x28
   237cc:	str	r5, [r7, r0, lsl #2]
   237d0:	mov	r7, r0
   237d4:	ldr	r5, [sp, #28]
   237d8:	mov	r0, r5
   237dc:	mov	r1, r8
   237e0:	bl	1e788 <ftello64@plt+0xcea0>
   237e4:	sub	r1, r0, #1
   237e8:	mov	r0, r5
   237ec:	bl	1eb80 <ftello64@plt+0xd298>
   237f0:	ldr	r0, [sp, #44]	; 0x2c
   237f4:	ldr	r0, [r0, #116]	; 0x74
   237f8:	add	r0, r0, r4
   237fc:	ldr	sl, [sp, #24]
   23800:	b	23678 <ftello64@plt+0x11d90>
   23804:	mov	r0, r5
   23808:	add	r4, r4, #24
   2380c:	add	r5, r0, #24
   23810:	add	r8, r8, #1
   23814:	ldrb	r0, [r0, #20]
   23818:	cmp	r0, #0
   2381c:	bne	23684 <ftello64@plt+0x11d9c>
   23820:	ldr	r1, [sp, #36]	; 0x24
   23824:	add	r1, r1, #1
   23828:	ldr	r0, [sl, #4]
   2382c:	cmp	r1, r0
   23830:	blt	23610 <ftello64@plt+0x11d28>
   23834:	mov	sl, #0
   23838:	ldr	r0, [sp, #56]	; 0x38
   2383c:	cmp	r0, #0
   23840:	beq	2384c <ftello64@plt+0x11f64>
   23844:	ldr	r0, [sp, #80]	; 0x50
   23848:	bl	152fc <ftello64@plt+0x3a14>
   2384c:	mov	r0, sl
   23850:	sub	sp, fp, #28
   23854:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   23858:	mov	sl, r0
   2385c:	b	23838 <ftello64@plt+0x11f50>
   23860:	mov	sl, #12
   23864:	b	23838 <ftello64@plt+0x11f50>
   23868:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2386c:	add	fp, sp, #28
   23870:	sub	sp, sp, #4
   23874:	mov	r9, r2
   23878:	mov	r8, r0
   2387c:	ldr	r2, [r1, #4]
   23880:	mov	r0, #0
   23884:	cmp	r2, #0
   23888:	beq	23a40 <ftello64@plt+0x12158>
   2388c:	mov	sl, r1
   23890:	ldr	r1, [r9, #4]
   23894:	cmp	r1, #0
   23898:	beq	23a40 <ftello64@plt+0x12158>
   2389c:	add	r0, r1, r2
   238a0:	ldm	r8, {r1, r2}
   238a4:	add	r2, r2, r0
   238a8:	cmp	r2, r1
   238ac:	ble	238d0 <ftello64@plt+0x11fe8>
   238b0:	add	r4, r1, r0
   238b4:	lsl	r1, r4, #2
   238b8:	ldr	r0, [r8, #8]
   238bc:	bl	258b8 <ftello64@plt+0x13fd0>
   238c0:	cmp	r0, #0
   238c4:	beq	23a48 <ftello64@plt+0x12160>
   238c8:	str	r4, [r8]
   238cc:	str	r0, [r8, #8]
   238d0:	ldr	r1, [r8, #4]
   238d4:	ldr	r6, [sl, #4]
   238d8:	ldr	r0, [sl, #8]
   238dc:	add	r3, r6, r1
   238e0:	ldr	r5, [r9, #4]
   238e4:	ldr	r2, [r9, #8]
   238e8:	add	ip, r3, r5
   238ec:	sub	r7, r1, #1
   238f0:	sub	r3, r5, #1
   238f4:	sub	r4, r6, #1
   238f8:	ldr	r1, [r2, r3, lsl #2]
   238fc:	ldr	r6, [r0, r4, lsl #2]
   23900:	cmp	r6, r1
   23904:	beq	23920 <ftello64@plt+0x12038>
   23908:	blt	23950 <ftello64@plt+0x12068>
   2390c:	sub	r1, r4, #1
   23910:	cmp	r4, #0
   23914:	mov	r4, r1
   23918:	bgt	238f8 <ftello64@plt+0x12010>
   2391c:	b	239a0 <ftello64@plt+0x120b8>
   23920:	cmp	r7, #0
   23924:	blt	23980 <ftello64@plt+0x12098>
   23928:	ldr	r5, [r8, #8]
   2392c:	mov	r1, r7
   23930:	ldr	r7, [r5, r1, lsl #2]
   23934:	cmp	r7, r6
   23938:	ble	2395c <ftello64@plt+0x12074>
   2393c:	sub	r7, r1, #1
   23940:	cmp	r1, #0
   23944:	mov	r1, r7
   23948:	bgt	23930 <ftello64@plt+0x12048>
   2394c:	b	23980 <ftello64@plt+0x12098>
   23950:	subs	r3, r3, #1
   23954:	bge	238f8 <ftello64@plt+0x12010>
   23958:	b	239a0 <ftello64@plt+0x120b8>
   2395c:	ldr	r7, [r8, #8]
   23960:	ldr	r7, [r7, r1, lsl #2]
   23964:	cmp	r7, r6
   23968:	mov	r7, r1
   2396c:	bne	23980 <ftello64@plt+0x12098>
   23970:	mov	r7, r1
   23974:	cmp	r4, #1
   23978:	bge	23994 <ftello64@plt+0x120ac>
   2397c:	b	239a0 <ftello64@plt+0x120b8>
   23980:	ldr	r1, [r8, #8]
   23984:	sub	ip, ip, #1
   23988:	str	r6, [r1, ip, lsl #2]
   2398c:	cmp	r4, #1
   23990:	blt	239a0 <ftello64@plt+0x120b8>
   23994:	subs	r3, r3, #1
   23998:	sub	r4, r4, #1
   2399c:	bge	238f8 <ftello64@plt+0x12010>
   239a0:	ldr	r1, [sl, #4]
   239a4:	ldr	r7, [r8, #4]
   239a8:	add	r0, r7, r1
   239ac:	ldr	r3, [r9, #4]
   239b0:	add	r0, r0, r3
   239b4:	sub	r0, r0, #1
   239b8:	sub	r6, r0, ip
   239bc:	add	r2, r6, #1
   239c0:	add	r5, r2, r7
   239c4:	str	r5, [r8, #4]
   239c8:	cmp	r7, #1
   239cc:	cmpge	r6, #0
   239d0:	blt	23a2c <ftello64@plt+0x12144>
   239d4:	add	r3, r7, r3
   239d8:	add	r1, r3, r1
   239dc:	sub	r3, r1, ip
   239e0:	ldr	r1, [r8, #8]
   239e4:	add	r3, r1, r3, lsl #2
   239e8:	sub	r7, r7, #1
   239ec:	ldr	r6, [r1, r7, lsl #2]
   239f0:	ldr	r5, [r1, r0, lsl #2]
   239f4:	cmp	r5, r6
   239f8:	bgt	23a14 <ftello64@plt+0x1212c>
   239fc:	str	r6, [r3, r7, lsl #2]
   23a00:	sub	r6, r7, #1
   23a04:	cmp	r7, #0
   23a08:	mov	r7, r6
   23a0c:	bgt	239ec <ftello64@plt+0x12104>
   23a10:	b	23a2c <ftello64@plt+0x12144>
   23a14:	str	r5, [r3, r7, lsl #2]
   23a18:	sub	r3, r3, #4
   23a1c:	subs	r2, r2, #1
   23a20:	sub	r0, r0, #1
   23a24:	bne	239ec <ftello64@plt+0x12104>
   23a28:	mov	r2, #0
   23a2c:	ldr	r0, [r8, #8]
   23a30:	add	r1, r0, ip, lsl #2
   23a34:	lsl	r2, r2, #2
   23a38:	bl	115c4 <memcpy@plt>
   23a3c:	mov	r0, #0
   23a40:	sub	sp, fp, #28
   23a44:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   23a48:	mov	r0, #12
   23a4c:	sub	sp, fp, #28
   23a50:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   23a54:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   23a58:	add	fp, sp, #28
   23a5c:	sub	sp, sp, #28
   23a60:	str	r3, [sp]
   23a64:	mov	r7, r1
   23a68:	str	r0, [sp, #12]
   23a6c:	ldr	r0, [r0, #28]
   23a70:	mov	r8, #0
   23a74:	str	r8, [sp, #20]
   23a78:	str	r8, [sp, #16]
   23a7c:	str	r8, [sp, #24]
   23a80:	add	r1, r1, r1, lsl #1
   23a84:	add	r1, r0, r1, lsl #2
   23a88:	mov	r4, r1
   23a8c:	ldr	r0, [r4, #4]!
   23a90:	cmp	r0, #1
   23a94:	blt	23be0 <ftello64@plt+0x122f8>
   23a98:	str	r2, [sp, #4]
   23a9c:	str	r1, [sp, #8]
   23aa0:	add	r9, r1, #8
   23aa4:	mov	r6, #0
   23aa8:	ldr	r0, [r9]
   23aac:	ldr	r0, [r0, r6, lsl #2]
   23ab0:	cmp	r0, r7
   23ab4:	beq	23b74 <ftello64@plt+0x1228c>
   23ab8:	ldr	r1, [sp, #12]
   23abc:	ldr	r1, [r1]
   23ac0:	add	r1, r1, r0, lsl #3
   23ac4:	ldrb	r1, [r1, #4]
   23ac8:	tst	r1, #8
   23acc:	beq	23b74 <ftello64@plt+0x1228c>
   23ad0:	ldr	r1, [sp, #12]
   23ad4:	ldr	r1, [r1, #20]
   23ad8:	add	r5, r0, r0, lsl #1
   23adc:	add	r0, r1, r5, lsl #2
   23ae0:	ldr	r1, [r0, #4]
   23ae4:	ldr	r0, [r0, #8]
   23ae8:	ldr	r8, [r0]
   23aec:	mvn	sl, #0
   23af0:	cmp	r1, #2
   23af4:	ldrge	sl, [r0, #4]
   23af8:	ldr	r0, [sp, #8]
   23afc:	mov	r1, r8
   23b00:	bl	1e788 <ftello64@plt+0xcea0>
   23b04:	cmp	r0, #0
   23b08:	beq	23b40 <ftello64@plt+0x12258>
   23b0c:	cmp	sl, #1
   23b10:	blt	23b74 <ftello64@plt+0x1228c>
   23b14:	ldr	r0, [sp, #8]
   23b18:	mov	r1, sl
   23b1c:	bl	1e788 <ftello64@plt+0xcea0>
   23b20:	cmp	r0, #0
   23b24:	bne	23b74 <ftello64@plt+0x1228c>
   23b28:	ldr	r0, [sp, #4]
   23b2c:	mov	r1, sl
   23b30:	bl	1e788 <ftello64@plt+0xcea0>
   23b34:	cmp	r0, #0
   23b38:	bne	23b54 <ftello64@plt+0x1226c>
   23b3c:	b	23b74 <ftello64@plt+0x1228c>
   23b40:	ldr	r0, [sp, #4]
   23b44:	mov	r1, r8
   23b48:	bl	1e788 <ftello64@plt+0xcea0>
   23b4c:	cmp	r0, #0
   23b50:	beq	23b0c <ftello64@plt+0x12224>
   23b54:	ldr	r0, [sp, #12]
   23b58:	ldr	r0, [r0, #28]
   23b5c:	add	r2, r0, r5, lsl #2
   23b60:	add	r0, sp, #16
   23b64:	ldr	r1, [sp]
   23b68:	bl	23868 <ftello64@plt+0x11f80>
   23b6c:	cmp	r0, #0
   23b70:	bne	23bf4 <ftello64@plt+0x1230c>
   23b74:	add	r6, r6, #1
   23b78:	ldr	r0, [r4]
   23b7c:	cmp	r6, r0
   23b80:	blt	23aa8 <ftello64@plt+0x121c0>
   23b84:	cmp	r0, #1
   23b88:	mov	r8, #0
   23b8c:	ldr	r5, [sp, #4]
   23b90:	blt	23be0 <ftello64@plt+0x122f8>
   23b94:	mov	r7, #0
   23b98:	add	sl, sp, #16
   23b9c:	ldr	r0, [r9]
   23ba0:	ldr	r6, [r0, r7, lsl #2]
   23ba4:	mov	r0, sl
   23ba8:	mov	r1, r6
   23bac:	bl	1e788 <ftello64@plt+0xcea0>
   23bb0:	cmp	r0, #0
   23bb4:	bne	23bd0 <ftello64@plt+0x122e8>
   23bb8:	mov	r0, r5
   23bbc:	mov	r1, r6
   23bc0:	bl	1e788 <ftello64@plt+0xcea0>
   23bc4:	sub	r1, r0, #1
   23bc8:	mov	r0, r5
   23bcc:	bl	1eb80 <ftello64@plt+0xd298>
   23bd0:	ldr	r0, [r4]
   23bd4:	add	r7, r7, #1
   23bd8:	cmp	r7, r0
   23bdc:	blt	23b9c <ftello64@plt+0x122b4>
   23be0:	ldr	r0, [sp, #24]
   23be4:	bl	152fc <ftello64@plt+0x3a14>
   23be8:	mov	r0, r8
   23bec:	sub	sp, fp, #28
   23bf0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   23bf4:	mov	r8, r0
   23bf8:	b	23be0 <ftello64@plt+0x122f8>
   23bfc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   23c00:	add	fp, sp, #28
   23c04:	sub	sp, sp, #20
   23c08:	str	r2, [sp, #12]
   23c0c:	mov	r6, r1
   23c10:	mov	r7, r0
   23c14:	str	r3, [sp, #16]
   23c18:	mov	r1, r3
   23c1c:	bl	20db8 <ftello64@plt+0xf4d0>
   23c20:	str	r0, [sp, #8]
   23c24:	ldr	r1, [fp, #12]
   23c28:	mov	r0, r7
   23c2c:	bl	20db8 <ftello64@plt+0xf4d0>
   23c30:	mov	r4, r0
   23c34:	ldr	r0, [r6, #4]
   23c38:	cmp	r0, #1
   23c3c:	blt	23cc0 <ftello64@plt+0x123d8>
   23c40:	ldr	sl, [r7, #84]	; 0x54
   23c44:	mov	r5, #0
   23c48:	ldr	r0, [r6, #8]
   23c4c:	ldr	r1, [r0, r5, lsl #2]
   23c50:	add	r0, r1, r1, lsl #1
   23c54:	ldr	r2, [r7, #116]	; 0x74
   23c58:	ldr	r0, [r2, r0, lsl #3]
   23c5c:	ldr	r2, [sl]
   23c60:	ldr	r9, [r2, r0, lsl #3]
   23c64:	ldr	r0, [sp, #16]
   23c68:	str	r0, [sp]
   23c6c:	ldr	r0, [sp, #8]
   23c70:	str	r0, [sp, #4]
   23c74:	mov	r0, r7
   23c78:	mov	r2, r9
   23c7c:	ldr	r3, [sp, #12]
   23c80:	bl	23cd8 <ftello64@plt+0x123f0>
   23c84:	mov	r8, r0
   23c88:	ldr	r0, [r6, #8]
   23c8c:	ldr	r1, [r0, r5, lsl #2]
   23c90:	ldr	r0, [fp, #12]
   23c94:	stm	sp, {r0, r4}
   23c98:	mov	r0, r7
   23c9c:	mov	r2, r9
   23ca0:	ldr	r3, [fp, #8]
   23ca4:	bl	23cd8 <ftello64@plt+0x123f0>
   23ca8:	cmp	r0, r8
   23cac:	bne	23ccc <ftello64@plt+0x123e4>
   23cb0:	add	r5, r5, #1
   23cb4:	ldr	r0, [r6, #4]
   23cb8:	cmp	r5, r0
   23cbc:	blt	23c48 <ftello64@plt+0x12360>
   23cc0:	mov	r0, #0
   23cc4:	sub	sp, fp, #28
   23cc8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   23ccc:	mov	r0, #1
   23cd0:	sub	sp, fp, #28
   23cd4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   23cd8:	push	{r4, r5, fp, lr}
   23cdc:	add	fp, sp, #8
   23ce0:	sub	sp, sp, #8
   23ce4:	ldr	r4, [r0, #116]	; 0x74
   23ce8:	add	r1, r1, r1, lsl #1
   23cec:	add	r4, r4, r1, lsl #3
   23cf0:	ldr	ip, [r4, #8]
   23cf4:	mvn	r1, #0
   23cf8:	ldr	lr, [fp, #8]
   23cfc:	cmp	ip, lr
   23d00:	bgt	23d50 <ftello64@plt+0x12468>
   23d04:	ldr	r4, [r4, #12]
   23d08:	mov	r1, #1
   23d0c:	cmp	r4, lr
   23d10:	blt	23d50 <ftello64@plt+0x12468>
   23d14:	sub	r1, r4, lr
   23d18:	clz	r1, r1
   23d1c:	lsr	r4, r1, #5
   23d20:	mov	r5, #1
   23d24:	lsl	r1, r4, #1
   23d28:	cmp	ip, lr
   23d2c:	orreq	r1, r5, r4, lsl #1
   23d30:	cmp	r1, #0
   23d34:	beq	23d4c <ftello64@plt+0x12464>
   23d38:	ldr	r5, [fp, #12]
   23d3c:	str	r5, [sp]
   23d40:	bl	23d5c <ftello64@plt+0x12474>
   23d44:	sub	sp, fp, #8
   23d48:	pop	{r4, r5, fp, pc}
   23d4c:	mov	r1, #0
   23d50:	mov	r0, r1
   23d54:	sub	sp, fp, #8
   23d58:	pop	{r4, r5, fp, pc}
   23d5c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   23d60:	add	fp, sp, #28
   23d64:	sub	sp, sp, #36	; 0x24
   23d68:	mov	r6, r2
   23d6c:	mov	r5, r1
   23d70:	mov	r7, r0
   23d74:	ldr	r4, [r0, #84]	; 0x54
   23d78:	ldr	r0, [r4, #24]
   23d7c:	str	r3, [sp, #32]
   23d80:	add	r1, r3, r3, lsl #1
   23d84:	add	r0, r0, r1, lsl #2
   23d88:	mov	r2, r0
   23d8c:	ldr	r1, [r2, #4]!
   23d90:	str	r2, [sp, #24]
   23d94:	cmp	r1, #1
   23d98:	blt	23f30 <ftello64@plt+0x12648>
   23d9c:	mov	r1, #1
   23da0:	mvn	r2, r1, lsl r6
   23da4:	str	r2, [sp, #16]
   23da8:	lsl	r1, r1, r6
   23dac:	str	r1, [sp, #20]
   23db0:	mov	sl, #0
   23db4:	cmp	r6, #31
   23db8:	mov	r1, #0
   23dbc:	movwgt	r1, #1
   23dc0:	and	r2, r5, #2
   23dc4:	str	r2, [sp, #8]
   23dc8:	orr	r1, r1, r2, lsr #1
   23dcc:	str	r1, [sp, #12]
   23dd0:	add	r0, r0, #8
   23dd4:	str	r0, [sp, #28]
   23dd8:	and	r0, r5, #1
   23ddc:	str	r0, [sp, #4]
   23de0:	ldr	r0, [sp, #28]
   23de4:	ldr	r0, [r0]
   23de8:	ldr	r8, [r0, sl, lsl #2]
   23dec:	ldr	r0, [r4]
   23df0:	add	r1, r0, r8, lsl #3
   23df4:	ldrb	r1, [r1, #4]
   23df8:	cmp	r1, #9
   23dfc:	beq	23ee8 <ftello64@plt+0x12600>
   23e00:	cmp	r1, #8
   23e04:	beq	23f04 <ftello64@plt+0x1261c>
   23e08:	cmp	r1, #4
   23e0c:	bne	23f1c <ftello64@plt+0x12634>
   23e10:	ldr	r0, [fp, #8]
   23e14:	cmn	r0, #1
   23e18:	beq	23f1c <ftello64@plt+0x12634>
   23e1c:	ldr	r0, [r7, #116]	; 0x74
   23e20:	ldr	r1, [fp, #8]
   23e24:	add	r1, r1, r1, lsl #1
   23e28:	add	r0, r0, r1, lsl #3
   23e2c:	add	r9, r0, #16
   23e30:	ldr	r0, [r9, #-16]
   23e34:	cmp	r0, r8
   23e38:	bne	23ed4 <ftello64@plt+0x125ec>
   23e3c:	cmp	r6, #31
   23e40:	bgt	23e54 <ftello64@plt+0x1256c>
   23e44:	ldr	r0, [r9]
   23e48:	ldr	r1, [sp, #20]
   23e4c:	tst	r0, r1
   23e50:	beq	23ed4 <ftello64@plt+0x125ec>
   23e54:	ldr	r0, [r4, #20]
   23e58:	add	r1, r8, r8, lsl #1
   23e5c:	add	r0, r0, r1, lsl #2
   23e60:	ldr	r0, [r0, #8]
   23e64:	ldr	r3, [r0]
   23e68:	ldr	r0, [sp, #32]
   23e6c:	cmp	r3, r0
   23e70:	beq	23f3c <ftello64@plt+0x12654>
   23e74:	ldr	r0, [fp, #8]
   23e78:	str	r0, [sp]
   23e7c:	mov	r0, r7
   23e80:	mov	r1, r5
   23e84:	mov	r2, r6
   23e88:	bl	23d5c <ftello64@plt+0x12474>
   23e8c:	cmp	r0, #0
   23e90:	beq	23ea8 <ftello64@plt+0x125c0>
   23e94:	cmn	r0, #1
   23e98:	beq	23f50 <ftello64@plt+0x12668>
   23e9c:	cmp	r6, #31
   23ea0:	ble	23ec4 <ftello64@plt+0x125dc>
   23ea4:	b	23ed4 <ftello64@plt+0x125ec>
   23ea8:	ldr	r0, [sp, #12]
   23eac:	cmp	r0, #0
   23eb0:	beq	23ec4 <ftello64@plt+0x125dc>
   23eb4:	ldr	r0, [sp, #8]
   23eb8:	cmp	r0, #0
   23ebc:	beq	23ed4 <ftello64@plt+0x125ec>
   23ec0:	b	23f4c <ftello64@plt+0x12664>
   23ec4:	ldr	r0, [r9]
   23ec8:	ldr	r1, [sp, #16]
   23ecc:	and	r0, r0, r1
   23ed0:	str	r0, [r9]
   23ed4:	ldrb	r0, [r9, #4]
   23ed8:	add	r9, r9, #24
   23edc:	cmp	r0, #0
   23ee0:	bne	23e30 <ftello64@plt+0x12548>
   23ee4:	b	23f1c <ftello64@plt+0x12634>
   23ee8:	ldr	r1, [sp, #8]
   23eec:	cmp	r1, #0
   23ef0:	beq	23f1c <ftello64@plt+0x12634>
   23ef4:	ldr	r0, [r0, r8, lsl #3]
   23ef8:	cmp	r0, r6
   23efc:	bne	23f1c <ftello64@plt+0x12634>
   23f00:	b	23f4c <ftello64@plt+0x12664>
   23f04:	ldr	r1, [sp, #4]
   23f08:	cmp	r1, #0
   23f0c:	beq	23f1c <ftello64@plt+0x12634>
   23f10:	ldr	r0, [r0, r8, lsl #3]
   23f14:	cmp	r0, r6
   23f18:	beq	23f58 <ftello64@plt+0x12670>
   23f1c:	ldr	r0, [sp, #24]
   23f20:	ldr	r0, [r0]
   23f24:	add	sl, sl, #1
   23f28:	cmp	sl, r0
   23f2c:	blt	23de0 <ftello64@plt+0x124f8>
   23f30:	ubfx	r0, r5, #1, #1
   23f34:	sub	sp, fp, #28
   23f38:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   23f3c:	ldr	r0, [sp, #4]
   23f40:	rsb	r0, r0, #0
   23f44:	sub	sp, fp, #28
   23f48:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   23f4c:	mov	r0, #0
   23f50:	sub	sp, fp, #28
   23f54:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   23f58:	mvn	r0, #0
   23f5c:	sub	sp, fp, #28
   23f60:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   23f64:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   23f68:	add	fp, sp, #24
   23f6c:	mov	r7, r3
   23f70:	mov	r5, r2
   23f74:	mov	r8, r1
   23f78:	mov	r2, r0
   23f7c:	ldr	r6, [r0, #84]	; 0x54
   23f80:	mov	r0, r6
   23f84:	mov	r1, r5
   23f88:	bl	21d68 <ftello64@plt+0x10480>
   23f8c:	mov	r4, r0
   23f90:	cmp	r0, #1
   23f94:	blt	23fd0 <ftello64@plt+0x126e8>
   23f98:	ldr	r1, [fp, #8]
   23f9c:	add	r0, r4, r7
   23fa0:	cmp	r0, r1
   23fa4:	bgt	23fd0 <ftello64@plt+0x126e8>
   23fa8:	ldr	r1, [r8]
   23fac:	ldr	r0, [r1, r0, lsl #2]
   23fb0:	cmp	r0, #0
   23fb4:	beq	23fd8 <ftello64@plt+0x126f0>
   23fb8:	ldr	r1, [r6, #12]
   23fbc:	ldr	r1, [r1, r5, lsl #2]
   23fc0:	add	r0, r0, #4
   23fc4:	bl	1e788 <ftello64@plt+0xcea0>
   23fc8:	cmp	r0, #0
   23fcc:	moveq	r4, #0
   23fd0:	mov	r0, r4
   23fd4:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   23fd8:	mov	r4, #0
   23fdc:	mov	r0, r4
   23fe0:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   23fe4:	mov	r1, #16
   23fe8:	mov	r2, #0
   23fec:	add	r3, r0, #12
   23ff0:	str	r2, [r0]
   23ff4:	stmib	r0, {r1, r3}
   23ff8:	bx	lr
   23ffc:	push	{r4, sl, fp, lr}
   24000:	add	fp, sp, #8
   24004:	mov	r4, r0
   24008:	ldr	r0, [r0]
   2400c:	cmp	r0, r1
   24010:	bcs	24044 <ftello64@plt+0x1275c>
   24014:	add	r2, r4, #12
   24018:	mov	r0, r4
   2401c:	mov	r3, #8
   24020:	bl	25d14 <ftello64@plt+0x1442c>
   24024:	mov	r1, r0
   24028:	mov	r0, #1
   2402c:	cmp	r1, #0
   24030:	popne	{r4, sl, fp, pc}
   24034:	mov	r0, r4
   24038:	bl	2454c <ftello64@plt+0x12c64>
   2403c:	mov	r0, #0
   24040:	pop	{r4, sl, fp, pc}
   24044:	str	r1, [r4]
   24048:	mov	r0, #1
   2404c:	pop	{r4, sl, fp, pc}
   24050:	push	{r4, sl, fp, lr}
   24054:	add	fp, sp, #8
   24058:	mov	r4, r0
   2405c:	bl	24574 <ftello64@plt+0x12c8c>
   24060:	mov	r0, r4
   24064:	pop	{r4, sl, fp, lr}
   24068:	b	23fe4 <ftello64@plt+0x126fc>
   2406c:	cmp	r0, #0
   24070:	bxeq	lr
   24074:	push	{r4, r5, r6, sl, fp, lr}
   24078:	add	fp, sp, #16
   2407c:	mov	r4, r0
   24080:	ldr	r1, [r0]
   24084:	ldr	r0, [r0, #8]
   24088:	cmp	r1, #1
   2408c:	blt	240cc <ftello64@plt+0x127e4>
   24090:	mov	r5, #0
   24094:	mov	r6, #0
   24098:	add	r0, r0, r5
   2409c:	ldr	r0, [r0, #20]
   240a0:	bl	152fc <ftello64@plt+0x3a14>
   240a4:	ldr	r0, [r4, #8]
   240a8:	add	r0, r0, r5
   240ac:	ldr	r0, [r0, #8]
   240b0:	bl	152fc <ftello64@plt+0x3a14>
   240b4:	add	r5, r5, #24
   240b8:	add	r6, r6, #1
   240bc:	ldr	r1, [r4]
   240c0:	ldr	r0, [r4, #8]
   240c4:	cmp	r6, r1
   240c8:	blt	24098 <ftello64@plt+0x127b0>
   240cc:	pop	{r4, r5, r6, sl, fp, lr}
   240d0:	b	152fc <ftello64@plt+0x3a14>
   240d4:	ldr	r0, [r0, #8]
   240d8:	bx	lr
   240dc:	push	{r4, r5, fp, lr}
   240e0:	add	fp, sp, #8
   240e4:	ldr	r4, [r0]
   240e8:	add	r0, r4, r3, lsl #3
   240ec:	ldr	r0, [r0, #4]
   240f0:	uxtb	r5, r0
   240f4:	ldr	lr, [fp, #12]
   240f8:	ldr	ip, [fp, #8]
   240fc:	cmp	r5, #9
   24100:	beq	2412c <ftello64@plt+0x12844>
   24104:	cmp	r5, #8
   24108:	bne	24128 <ftello64@plt+0x12840>
   2410c:	ldr	r0, [r4, r3, lsl #3]
   24110:	add	r0, r0, #1
   24114:	cmp	r0, lr
   24118:	strlt	ip, [r1, r0, lsl #3]!
   2411c:	mvnlt	r0, #0
   24120:	strlt	r0, [r1, #4]
   24124:	poplt	{r4, r5, fp, pc}
   24128:	pop	{r4, r5, fp, pc}
   2412c:	ldr	r3, [r4, r3, lsl #3]
   24130:	add	r3, r3, #1
   24134:	cmp	r3, lr
   24138:	popge	{r4, r5, fp, pc}
   2413c:	ldr	r4, [r1, r3, lsl #3]
   24140:	cmp	r4, ip
   24144:	bge	24164 <ftello64@plt+0x1287c>
   24148:	add	r0, r1, r3, lsl #3
   2414c:	str	ip, [r0, #4]
   24150:	lsl	r3, lr, #3
   24154:	mov	r0, r2
   24158:	mov	r2, r3
   2415c:	pop	{r4, r5, fp, lr}
   24160:	b	115c4 <memcpy@plt>
   24164:	tst	r0, #524288	; 0x80000
   24168:	ldrne	r0, [r2, r3, lsl #3]
   2416c:	cmnne	r0, #1
   24170:	bne	24180 <ftello64@plt+0x12898>
   24174:	add	r0, r1, r3, lsl #3
   24178:	str	ip, [r0, #4]
   2417c:	pop	{r4, r5, fp, pc}
   24180:	lsl	r3, lr, #3
   24184:	mov	r0, r1
   24188:	mov	r1, r2
   2418c:	b	24158 <ftello64@plt+0x12870>
   24190:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   24194:	add	fp, sp, #24
   24198:	mov	r4, r0
   2419c:	mvn	r0, #0
   241a0:	cmp	r4, #0
   241a4:	beq	24244 <ftello64@plt+0x1295c>
   241a8:	mov	r5, r2
   241ac:	ldr	r2, [r4]
   241b0:	cmp	r2, #0
   241b4:	popeq	{r4, r5, r6, r7, r8, r9, fp, pc}
   241b8:	ldr	r9, [fp, #12]
   241bc:	ldr	r8, [fp, #8]
   241c0:	sub	r0, r2, #1
   241c4:	str	r0, [r4]
   241c8:	ldr	r2, [r4, #8]
   241cc:	add	r6, r0, r0, lsl #1
   241d0:	ldr	r0, [r2, r6, lsl #3]!
   241d4:	str	r0, [r1]
   241d8:	ldr	r1, [r2, #8]
   241dc:	lsl	r7, r5, #3
   241e0:	mov	r0, r3
   241e4:	mov	r2, r7
   241e8:	bl	115c4 <memcpy@plt>
   241ec:	ldr	r0, [r4, #8]
   241f0:	add	r0, r0, r6, lsl #3
   241f4:	ldr	r0, [r0, #8]
   241f8:	add	r1, r0, r5, lsl #3
   241fc:	mov	r0, r8
   24200:	mov	r2, r7
   24204:	bl	115c4 <memcpy@plt>
   24208:	ldr	r0, [r9, #8]
   2420c:	bl	152fc <ftello64@plt+0x3a14>
   24210:	ldr	r0, [r4, #8]
   24214:	add	r0, r0, r6, lsl #3
   24218:	ldr	r0, [r0, #8]
   2421c:	bl	152fc <ftello64@plt+0x3a14>
   24220:	ldr	r0, [r4, #8]
   24224:	add	r0, r0, r6, lsl #3
   24228:	vldr	d16, [r0, #12]
   2422c:	ldr	r0, [r0, #20]
   24230:	str	r0, [r9, #8]
   24234:	vstr	d16, [r9]
   24238:	ldr	r0, [r4, #8]
   2423c:	add	r0, r0, r6, lsl #3
   24240:	ldr	r0, [r0, #4]
   24244:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   24248:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2424c:	add	fp, sp, #28
   24250:	sub	sp, sp, #20
   24254:	mov	r9, r3
   24258:	mov	r5, r0
   2425c:	ldr	r4, [r0, #84]	; 0x54
   24260:	ldr	r3, [r4]
   24264:	ldr	sl, [fp, #12]
   24268:	add	r0, r3, sl, lsl #3
   2426c:	ldr	r7, [r0, #4]
   24270:	ldr	r0, [fp, #16]
   24274:	ldr	r6, [fp, #8]
   24278:	tst	r7, #8
   2427c:	bne	24338 <ftello64@plt+0x12a50>
   24280:	tst	r7, #1048576	; 0x100000
   24284:	bne	243d8 <ftello64@plt+0x12af0>
   24288:	mov	ip, r1
   2428c:	mov	r9, r6
   24290:	uxtb	r1, r7
   24294:	cmp	r1, #4
   24298:	bne	243fc <ftello64@plt+0x12b14>
   2429c:	ldr	r0, [r3, sl, lsl #3]
   242a0:	add	r0, r0, #1
   242a4:	mov	r7, #0
   242a8:	mov	r6, ip
   242ac:	cmp	r0, ip
   242b0:	mov	r3, r2
   242b4:	movlt	r1, r3
   242b8:	ldrlt	r2, [r1, r0, lsl #3]!
   242bc:	ldrlt	r1, [r1, #4]
   242c0:	sublt	r7, r1, r2
   242c4:	ldr	r1, [fp, #20]
   242c8:	cmp	r1, #0
   242cc:	beq	24480 <ftello64@plt+0x12b98>
   242d0:	mvn	r8, #0
   242d4:	cmp	r0, r6
   242d8:	bge	244ec <ftello64@plt+0x12c04>
   242dc:	ldr	r1, [r3, r0, lsl #3]
   242e0:	cmn	r1, #1
   242e4:	beq	244ec <ftello64@plt+0x12c04>
   242e8:	add	r0, r3, r0, lsl #3
   242ec:	ldr	r0, [r0, #4]
   242f0:	cmn	r0, #1
   242f4:	beq	244ec <ftello64@plt+0x12c04>
   242f8:	cmp	r7, #0
   242fc:	beq	244f8 <ftello64@plt+0x12c10>
   24300:	mov	r0, r9
   24304:	ldr	r2, [r9]
   24308:	ldr	r0, [r5, #28]
   2430c:	sub	r0, r0, r2
   24310:	cmp	r0, r7
   24314:	blt	244ec <ftello64@plt+0x12c04>
   24318:	ldr	r3, [r5, #4]
   2431c:	add	r0, r3, r1
   24320:	add	r1, r3, r2
   24324:	mov	r2, r7
   24328:	bl	11600 <memcmp@plt>
   2432c:	cmp	r0, #0
   24330:	bne	244ec <ftello64@plt+0x12c04>
   24334:	b	24488 <ftello64@plt+0x12ba0>
   24338:	str	r1, [sp, #12]
   2433c:	str	r2, [sp, #16]
   24340:	ldr	r2, [r6]
   24344:	ldr	r1, [r5, #100]	; 0x64
   24348:	ldr	r5, [r1, r2, lsl #2]
   2434c:	ldr	r4, [r4, #20]
   24350:	mov	r1, sl
   24354:	bl	1e788 <ftello64@plt+0xcea0>
   24358:	cmp	r0, #0
   2435c:	bne	24378 <ftello64@plt+0x12a90>
   24360:	ldr	r0, [fp, #16]
   24364:	mov	r1, sl
   24368:	bl	1e524 <ftello64@plt+0xcc3c>
   2436c:	mvn	r8, #1
   24370:	cmp	r0, #0
   24374:	beq	244ec <ftello64@plt+0x12c04>
   24378:	add	r0, sl, sl, lsl #1
   2437c:	add	r1, r4, r0, lsl #2
   24380:	mov	r0, r1
   24384:	ldr	r2, [r0, #4]!
   24388:	cmp	r2, #1
   2438c:	blt	24424 <ftello64@plt+0x12b3c>
   24390:	add	sl, r5, #4
   24394:	ldr	r7, [r1, #8]
   24398:	ldr	r6, [r0]
   2439c:	mov	r5, #0
   243a0:	mvn	r8, #0
   243a4:	ldr	r4, [r7, r5, lsl #2]
   243a8:	mov	r0, sl
   243ac:	mov	r1, r4
   243b0:	bl	1e788 <ftello64@plt+0xcea0>
   243b4:	cmp	r0, #0
   243b8:	beq	243c8 <ftello64@plt+0x12ae0>
   243bc:	cmn	r8, #1
   243c0:	bne	2442c <ftello64@plt+0x12b44>
   243c4:	mov	r8, r4
   243c8:	add	r5, r5, #1
   243cc:	cmp	r5, r6
   243d0:	blt	243a4 <ftello64@plt+0x12abc>
   243d4:	b	244ec <ftello64@plt+0x12c04>
   243d8:	mov	r9, r6
   243dc:	ldr	r3, [r6]
   243e0:	mov	r0, r4
   243e4:	mov	r1, sl
   243e8:	mov	r2, r5
   243ec:	bl	21d68 <ftello64@plt+0x10480>
   243f0:	mov	r7, r0
   243f4:	cmp	r0, #0
   243f8:	bne	24488 <ftello64@plt+0x12ba0>
   243fc:	ldr	r0, [r4]
   24400:	add	r1, r0, sl, lsl #3
   24404:	ldr	r2, [r9]
   24408:	mov	r0, r5
   2440c:	bl	2203c <ftello64@plt+0x10754>
   24410:	mvn	r8, #0
   24414:	mov	r7, #1
   24418:	cmp	r0, #0
   2441c:	bne	24488 <ftello64@plt+0x12ba0>
   24420:	b	244ec <ftello64@plt+0x12c04>
   24424:	mvn	r8, #0
   24428:	b	244ec <ftello64@plt+0x12c04>
   2442c:	ldr	r5, [fp, #16]
   24430:	mov	r0, r5
   24434:	mov	r1, r8
   24438:	bl	1e788 <ftello64@plt+0xcea0>
   2443c:	cmp	r0, #0
   24440:	bne	244e8 <ftello64@plt+0x12c00>
   24444:	ldr	r0, [fp, #20]
   24448:	cmp	r0, #0
   2444c:	beq	244ec <ftello64@plt+0x12c04>
   24450:	ldr	r1, [fp, #8]
   24454:	ldr	r1, [r1]
   24458:	ldr	r2, [sp, #16]
   2445c:	stm	sp, {r2, r9}
   24460:	str	r5, [sp, #8]
   24464:	mov	r2, r4
   24468:	ldr	r3, [sp, #12]
   2446c:	bl	2458c <ftello64@plt+0x12ca4>
   24470:	mvn	r4, #1
   24474:	cmp	r0, #0
   24478:	movne	r8, r4
   2447c:	b	244ec <ftello64@plt+0x12c04>
   24480:	cmp	r7, #0
   24484:	beq	244f8 <ftello64@plt+0x12c10>
   24488:	ldr	r0, [r4, #12]
   2448c:	ldr	r4, [r0, sl, lsl #2]
   24490:	ldr	r0, [r9]
   24494:	add	r0, r0, r7
   24498:	str	r0, [r9]
   2449c:	ldr	r1, [fp, #20]
   244a0:	cmp	r1, #0
   244a4:	beq	244dc <ftello64@plt+0x12bf4>
   244a8:	ldr	r1, [r5, #92]	; 0x5c
   244ac:	mvn	r8, #0
   244b0:	cmp	r0, r1
   244b4:	bgt	244ec <ftello64@plt+0x12c04>
   244b8:	ldr	r1, [r5, #100]	; 0x64
   244bc:	ldr	r0, [r1, r0, lsl #2]
   244c0:	cmp	r0, #0
   244c4:	beq	244ec <ftello64@plt+0x12c04>
   244c8:	add	r0, r0, #4
   244cc:	mov	r1, r4
   244d0:	bl	1e788 <ftello64@plt+0xcea0>
   244d4:	cmp	r0, #0
   244d8:	beq	244ec <ftello64@plt+0x12c04>
   244dc:	mov	r0, #0
   244e0:	ldr	r1, [fp, #16]
   244e4:	str	r0, [r1, #4]
   244e8:	mov	r8, r4
   244ec:	mov	r0, r8
   244f0:	sub	sp, fp, #28
   244f4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   244f8:	ldr	r0, [fp, #16]
   244fc:	mov	r1, sl
   24500:	bl	1e524 <ftello64@plt+0xcc3c>
   24504:	cmp	r0, #0
   24508:	beq	24544 <ftello64@plt+0x12c5c>
   2450c:	ldr	r0, [r4, #20]
   24510:	add	r1, sl, sl, lsl #1
   24514:	add	r0, r0, r1, lsl #2
   24518:	ldr	r0, [r0, #8]
   2451c:	ldr	r8, [r0]
   24520:	ldr	r0, [r9]
   24524:	ldr	r1, [r5, #100]	; 0x64
   24528:	ldr	r0, [r1, r0, lsl #2]
   2452c:	add	r0, r0, #4
   24530:	mov	r1, r8
   24534:	bl	1e788 <ftello64@plt+0xcea0>
   24538:	cmp	r0, #0
   2453c:	bne	244ec <ftello64@plt+0x12c04>
   24540:	b	243fc <ftello64@plt+0x12b14>
   24544:	mvn	r8, #1
   24548:	b	244ec <ftello64@plt+0x12c04>
   2454c:	push	{r4, sl, fp, lr}
   24550:	add	fp, sp, #8
   24554:	mov	r4, r0
   24558:	bl	24574 <ftello64@plt+0x12c8c>
   2455c:	mov	r0, #0
   24560:	add	r1, r4, #12
   24564:	mvn	r2, #0
   24568:	stm	r4, {r0, r2}
   2456c:	str	r1, [r4, #8]
   24570:	pop	{r4, sl, fp, pc}
   24574:	mov	r1, r0
   24578:	ldr	r0, [r0, #8]
   2457c:	add	r1, r1, #12
   24580:	cmp	r0, r1
   24584:	bxeq	lr
   24588:	b	152fc <ftello64@plt+0x3a14>
   2458c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   24590:	add	fp, sp, #28
   24594:	sub	sp, sp, #12
   24598:	mov	r6, r3
   2459c:	mov	r9, r2
   245a0:	mov	r5, r1
   245a4:	mov	r4, r0
   245a8:	ldr	r7, [r0]
   245ac:	ldr	r1, [r0, #4]
   245b0:	add	r0, r7, #1
   245b4:	str	r0, [r4]
   245b8:	ldr	r2, [fp, #16]
   245bc:	str	r2, [sp, #8]
   245c0:	ldr	r2, [fp, #12]
   245c4:	str	r2, [sp, #4]
   245c8:	ldr	sl, [fp, #8]
   245cc:	cmp	r0, r1
   245d0:	bne	245fc <ftello64@plt+0x12d14>
   245d4:	ldr	r0, [r4, #8]
   245d8:	add	r1, r1, r1, lsl #1
   245dc:	lsl	r1, r1, #4
   245e0:	bl	258b8 <ftello64@plt+0x13fd0>
   245e4:	cmp	r0, #0
   245e8:	beq	24670 <ftello64@plt+0x12d88>
   245ec:	str	r0, [r4, #8]
   245f0:	ldr	r0, [r4, #4]
   245f4:	lsl	r0, r0, #1
   245f8:	str	r0, [r4, #4]
   245fc:	ldr	r0, [r4, #8]
   24600:	add	r8, r7, r7, lsl #1
   24604:	str	r5, [r0, r8, lsl #3]!
   24608:	str	r9, [r0, #4]
   2460c:	lsl	r0, r6, #4
   24610:	bl	25888 <ftello64@plt+0x13fa0>
   24614:	ldr	r1, [r4, #8]
   24618:	add	r1, r1, r8, lsl #3
   2461c:	str	r0, [r1, #8]
   24620:	cmp	r0, #0
   24624:	beq	24670 <ftello64@plt+0x12d88>
   24628:	lsl	r5, r6, #3
   2462c:	mov	r1, sl
   24630:	mov	r2, r5
   24634:	bl	115c4 <memcpy@plt>
   24638:	ldr	r0, [r4, #8]
   2463c:	add	r0, r0, r8, lsl #3
   24640:	ldr	r0, [r0, #8]
   24644:	add	r0, r0, r6, lsl #3
   24648:	ldr	r1, [sp, #4]
   2464c:	mov	r2, r5
   24650:	bl	115c4 <memcpy@plt>
   24654:	ldr	r0, [r4, #8]
   24658:	add	r0, r0, r8, lsl #3
   2465c:	add	r0, r0, #12
   24660:	ldr	r1, [sp, #8]
   24664:	sub	sp, fp, #28
   24668:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2466c:	b	1e70c <ftello64@plt+0xce24>
   24670:	mov	r0, #12
   24674:	sub	sp, fp, #28
   24678:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2467c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   24680:	add	fp, sp, #24
   24684:	sub	sp, sp, #64	; 0x40
   24688:	mov	r5, r1
   2468c:	bl	11624 <strdup@plt>
   24690:	cmp	r0, #0
   24694:	beq	2493c <ftello64@plt+0x13054>
   24698:	mov	r4, r0
   2469c:	bl	11690 <__ctype_get_mb_cur_max@plt>
   246a0:	cmp	r0, #2
   246a4:	bcc	24790 <ftello64@plt+0x12ea8>
   246a8:	cmp	r5, #0
   246ac:	beq	24750 <ftello64@plt+0x12e68>
   246b0:	str	r4, [sp, #24]
   246b4:	mov	r0, r4
   246b8:	bl	1175c <strlen@plt>
   246bc:	mov	r7, #0
   246c0:	str	r7, [sp, #16]
   246c4:	str	r7, [sp, #12]
   246c8:	strb	r7, [sp, #8]
   246cc:	strb	r7, [sp, #20]
   246d0:	add	r0, r4, r0
   246d4:	str	r0, [sp, #4]
   246d8:	ldr	r1, [sp, #24]
   246dc:	cmp	r1, r0
   246e0:	bcs	2472c <ftello64@plt+0x12e44>
   246e4:	add	r6, sp, #4
   246e8:	mov	r0, r6
   246ec:	bl	26008 <ftello64@plt+0x14720>
   246f0:	ldrb	r0, [sp, #32]
   246f4:	cmp	r0, #0
   246f8:	beq	2472c <ftello64@plt+0x12e44>
   246fc:	ldr	r0, [sp, #36]	; 0x24
   24700:	bl	11750 <iswspace@plt>
   24704:	cmp	r0, #0
   24708:	beq	2472c <ftello64@plt+0x12e44>
   2470c:	strb	r7, [sp, #20]
   24710:	ldr	r0, [sp, #4]
   24714:	ldr	r1, [sp, #24]
   24718:	ldr	r2, [sp, #28]
   2471c:	add	r1, r1, r2
   24720:	str	r1, [sp, #24]
   24724:	cmp	r1, r0
   24728:	bcc	246e8 <ftello64@plt+0x12e00>
   2472c:	ldr	r6, [sp, #24]
   24730:	mov	r0, r6
   24734:	bl	1175c <strlen@plt>
   24738:	add	r2, r0, #1
   2473c:	mov	r0, r4
   24740:	mov	r1, r6
   24744:	bl	11588 <memmove@plt>
   24748:	cmp	r5, #1
   2474c:	beq	24930 <ftello64@plt+0x13048>
   24750:	str	r4, [sp, #24]
   24754:	mov	r0, r4
   24758:	bl	1175c <strlen@plt>
   2475c:	mov	r6, #0
   24760:	str	r6, [sp, #16]
   24764:	str	r6, [sp, #12]
   24768:	strb	r6, [sp, #8]
   2476c:	strb	r6, [sp, #20]
   24770:	add	r0, r4, r0
   24774:	str	r0, [sp, #4]
   24778:	ldr	r1, [sp, #24]
   2477c:	cmp	r1, r0
   24780:	bcs	24930 <ftello64@plt+0x13048>
   24784:	add	r5, sp, #4
   24788:	mov	r7, #0
   2478c:	b	24858 <ftello64@plt+0x12f70>
   24790:	cmp	r5, #0
   24794:	beq	247f0 <ftello64@plt+0x12f08>
   24798:	ldrb	r7, [r4]
   2479c:	cmp	r7, #0
   247a0:	mov	r6, r4
   247a4:	beq	247d0 <ftello64@plt+0x12ee8>
   247a8:	bl	11738 <__ctype_b_loc@plt>
   247ac:	ldr	r0, [r0]
   247b0:	mov	r6, r4
   247b4:	uxtb	r1, r7
   247b8:	add	r1, r0, r1, lsl #1
   247bc:	ldrb	r1, [r1, #1]
   247c0:	tst	r1, #32
   247c4:	ldrbne	r7, [r6, #1]!
   247c8:	cmpne	r7, #0
   247cc:	bne	247b4 <ftello64@plt+0x12ecc>
   247d0:	mov	r0, r6
   247d4:	bl	1175c <strlen@plt>
   247d8:	add	r2, r0, #1
   247dc:	mov	r0, r4
   247e0:	mov	r1, r6
   247e4:	bl	11588 <memmove@plt>
   247e8:	cmp	r5, #1
   247ec:	beq	24930 <ftello64@plt+0x13048>
   247f0:	mov	r0, r4
   247f4:	bl	1175c <strlen@plt>
   247f8:	add	r0, r4, r0
   247fc:	sub	r5, r0, #1
   24800:	cmp	r5, r4
   24804:	bcc	24930 <ftello64@plt+0x13048>
   24808:	bl	11738 <__ctype_b_loc@plt>
   2480c:	mov	r1, #0
   24810:	ldrb	r2, [r5]
   24814:	ldr	r3, [r0]
   24818:	add	r2, r3, r2, lsl #1
   2481c:	ldrb	r2, [r2, #1]
   24820:	tst	r2, #32
   24824:	beq	24930 <ftello64@plt+0x13048>
   24828:	strb	r1, [r5], #-1
   2482c:	cmp	r5, r4
   24830:	bcs	24810 <ftello64@plt+0x12f28>
   24834:	b	24930 <ftello64@plt+0x13048>
   24838:	ldrb	r0, [sp, #32]
   2483c:	cmp	r0, #0
   24840:	beq	24904 <ftello64@plt+0x1301c>
   24844:	ldr	r0, [sp, #36]	; 0x24
   24848:	bl	11750 <iswspace@plt>
   2484c:	cmp	r0, #0
   24850:	movne	r7, #1
   24854:	b	24904 <ftello64@plt+0x1301c>
   24858:	mov	r0, r5
   2485c:	bl	26008 <ftello64@plt+0x14720>
   24860:	cmp	r7, #1
   24864:	beq	24898 <ftello64@plt+0x12fb0>
   24868:	cmp	r7, #0
   2486c:	bne	248e0 <ftello64@plt+0x12ff8>
   24870:	mov	r7, #1
   24874:	ldrb	r0, [sp, #32]
   24878:	cmp	r0, #0
   2487c:	beq	24904 <ftello64@plt+0x1301c>
   24880:	ldr	r0, [sp, #36]	; 0x24
   24884:	bl	11750 <iswspace@plt>
   24888:	cmp	r0, #0
   2488c:	beq	24838 <ftello64@plt+0x12f50>
   24890:	mov	r7, #0
   24894:	b	24904 <ftello64@plt+0x1301c>
   24898:	mov	r7, #1
   2489c:	ldrb	r0, [sp, #32]
   248a0:	cmp	r0, #0
   248a4:	beq	24904 <ftello64@plt+0x1301c>
   248a8:	ldr	r0, [sp, #36]	; 0x24
   248ac:	bl	11750 <iswspace@plt>
   248b0:	cmp	r0, #0
   248b4:	beq	24904 <ftello64@plt+0x1301c>
   248b8:	ldrb	r0, [sp, #32]
   248bc:	cmp	r0, #0
   248c0:	beq	24900 <ftello64@plt+0x13018>
   248c4:	ldr	r0, [sp, #36]	; 0x24
   248c8:	bl	11750 <iswspace@plt>
   248cc:	cmp	r0, #0
   248d0:	beq	24900 <ftello64@plt+0x13018>
   248d4:	mov	r7, #2
   248d8:	ldr	r8, [sp, #24]
   248dc:	b	24904 <ftello64@plt+0x1301c>
   248e0:	ldrb	r0, [sp, #32]
   248e4:	cmp	r0, #0
   248e8:	beq	24900 <ftello64@plt+0x13018>
   248ec:	ldr	r0, [sp, #36]	; 0x24
   248f0:	bl	11750 <iswspace@plt>
   248f4:	mov	r7, #2
   248f8:	cmp	r0, #0
   248fc:	bne	24904 <ftello64@plt+0x1301c>
   24900:	mov	r7, #1
   24904:	strb	r6, [sp, #20]
   24908:	ldr	r0, [sp, #4]
   2490c:	ldr	r1, [sp, #24]
   24910:	ldr	r2, [sp, #28]
   24914:	add	r1, r1, r2
   24918:	str	r1, [sp, #24]
   2491c:	cmp	r1, r0
   24920:	bcc	24858 <ftello64@plt+0x12f70>
   24924:	cmp	r7, #2
   24928:	moveq	r0, #0
   2492c:	strbeq	r0, [r8]
   24930:	mov	r0, r4
   24934:	sub	sp, fp, #24
   24938:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   2493c:	bl	251b4 <ftello64@plt+0x138cc>
   24940:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   24944:	add	fp, sp, #24
   24948:	sub	sp, sp, #32
   2494c:	mov	r4, r2
   24950:	mov	r8, r0
   24954:	ldr	r6, [fp, #12]
   24958:	ldr	r7, [fp, #8]
   2495c:	cmp	r1, #0
   24960:	beq	24988 <ftello64@plt+0x130a0>
   24964:	mov	r5, r1
   24968:	str	r4, [sp]
   2496c:	str	r3, [sp, #4]
   24970:	movw	r2, #35356	; 0x8a1c
   24974:	movt	r2, #2
   24978:	mov	r0, r8
   2497c:	mov	r1, #1
   24980:	mov	r3, r5
   24984:	b	249a0 <ftello64@plt+0x130b8>
   24988:	str	r3, [sp]
   2498c:	movw	r2, #35368	; 0x8a28
   24990:	movt	r2, #2
   24994:	mov	r0, r8
   24998:	mov	r1, #1
   2499c:	mov	r3, r4
   249a0:	bl	117e0 <__fprintf_chk@plt>
   249a4:	movw	r1, #35375	; 0x8a2f
   249a8:	movt	r1, #2
   249ac:	mov	r0, #0
   249b0:	mov	r2, #5
   249b4:	bl	11618 <dcgettext@plt>
   249b8:	mov	r3, r0
   249bc:	movw	r0, #2022	; 0x7e6
   249c0:	str	r0, [sp]
   249c4:	movw	r2, #36093	; 0x8cfd
   249c8:	movt	r2, #2
   249cc:	mov	r0, r8
   249d0:	mov	r1, #1
   249d4:	bl	117e0 <__fprintf_chk@plt>
   249d8:	movw	r4, #31703	; 0x7bd7
   249dc:	movt	r4, #2
   249e0:	mov	r0, r4
   249e4:	mov	r1, r8
   249e8:	bl	11504 <fputs_unlocked@plt>
   249ec:	movw	r1, #35379	; 0x8a33
   249f0:	movt	r1, #2
   249f4:	mov	r0, #0
   249f8:	mov	r2, #5
   249fc:	bl	11618 <dcgettext@plt>
   24a00:	mov	r2, r0
   24a04:	movw	r3, #35550	; 0x8ade
   24a08:	movt	r3, #2
   24a0c:	mov	r0, r8
   24a10:	mov	r1, #1
   24a14:	bl	117e0 <__fprintf_chk@plt>
   24a18:	mov	r0, r4
   24a1c:	mov	r1, r8
   24a20:	bl	11504 <fputs_unlocked@plt>
   24a24:	cmp	r6, #9
   24a28:	bhi	24a64 <ftello64@plt+0x1317c>
   24a2c:	add	r0, pc, #0
   24a30:	ldr	pc, [r0, r6, lsl #2]
   24a34:	andeq	r4, r2, ip, asr sl
   24a38:	andeq	r4, r2, r0, ror sl
   24a3c:	andeq	r4, r2, r0, lsr #21
   24a40:	andeq	r4, r2, r8, asr #21
   24a44:	strdeq	r4, [r2], -r0
   24a48:	andeq	r4, r2, r8, lsl fp
   24a4c:	andeq	r4, r2, r0, asr #22
   24a50:	andeq	r4, r2, r8, ror fp
   24a54:	andeq	r4, r2, r8, lsl ip
   24a58:	andeq	r4, r2, r0, asr #23
   24a5c:	sub	sp, fp, #24
   24a60:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   24a64:	movw	r1, #35903	; 0x8c3f
   24a68:	movt	r1, #2
   24a6c:	b	24bc8 <ftello64@plt+0x132e0>
   24a70:	movw	r1, #35584	; 0x8b00
   24a74:	movt	r1, #2
   24a78:	mov	r0, #0
   24a7c:	mov	r2, #5
   24a80:	bl	11618 <dcgettext@plt>
   24a84:	mov	r2, r0
   24a88:	ldr	r3, [r7]
   24a8c:	mov	r0, r8
   24a90:	mov	r1, #1
   24a94:	sub	sp, fp, #24
   24a98:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   24a9c:	b	117e0 <__fprintf_chk@plt>
   24aa0:	movw	r1, #35600	; 0x8b10
   24aa4:	movt	r1, #2
   24aa8:	mov	r0, #0
   24aac:	mov	r2, #5
   24ab0:	bl	11618 <dcgettext@plt>
   24ab4:	mov	r2, r0
   24ab8:	ldr	r3, [r7]
   24abc:	ldr	r0, [r7, #4]
   24ac0:	str	r0, [sp]
   24ac4:	b	24bb4 <ftello64@plt+0x132cc>
   24ac8:	movw	r1, #35623	; 0x8b27
   24acc:	movt	r1, #2
   24ad0:	mov	r0, #0
   24ad4:	mov	r2, #5
   24ad8:	bl	11618 <dcgettext@plt>
   24adc:	mov	r2, r0
   24ae0:	ldr	r3, [r7]
   24ae4:	ldmib	r7, {r0, r1}
   24ae8:	stm	sp, {r0, r1}
   24aec:	b	24bb4 <ftello64@plt+0x132cc>
   24af0:	movw	r1, #35651	; 0x8b43
   24af4:	movt	r1, #2
   24af8:	mov	r0, #0
   24afc:	mov	r2, #5
   24b00:	bl	11618 <dcgettext@plt>
   24b04:	mov	r2, r0
   24b08:	ldr	r3, [r7]
   24b0c:	ldmib	r7, {r0, r1, r7}
   24b10:	stm	sp, {r0, r1, r7}
   24b14:	b	24bb4 <ftello64@plt+0x132cc>
   24b18:	movw	r1, #35683	; 0x8b63
   24b1c:	movt	r1, #2
   24b20:	mov	r0, #0
   24b24:	mov	r2, #5
   24b28:	bl	11618 <dcgettext@plt>
   24b2c:	mov	r2, r0
   24b30:	ldr	r3, [r7]
   24b34:	ldmib	r7, {r0, r1, r6, r7}
   24b38:	stm	sp, {r0, r1, r6, r7}
   24b3c:	b	24bb4 <ftello64@plt+0x132cc>
   24b40:	movw	r1, #35719	; 0x8b87
   24b44:	movt	r1, #2
   24b48:	mov	r0, #0
   24b4c:	mov	r2, #5
   24b50:	bl	11618 <dcgettext@plt>
   24b54:	mov	r2, r0
   24b58:	ldr	r3, [r7]
   24b5c:	ldmib	r7, {r0, r1, r6}
   24b60:	ldr	r5, [r7, #16]
   24b64:	ldr	r7, [r7, #20]
   24b68:	stm	sp, {r0, r1, r6}
   24b6c:	str	r5, [sp, #12]
   24b70:	str	r7, [sp, #16]
   24b74:	b	24bb4 <ftello64@plt+0x132cc>
   24b78:	movw	r1, #35759	; 0x8baf
   24b7c:	movt	r1, #2
   24b80:	mov	r0, #0
   24b84:	mov	r2, #5
   24b88:	bl	11618 <dcgettext@plt>
   24b8c:	mov	r2, r0
   24b90:	ldr	r3, [r7]
   24b94:	ldmib	r7, {r0, r1, r6}
   24b98:	ldr	r5, [r7, #16]
   24b9c:	ldr	r4, [r7, #20]
   24ba0:	ldr	r7, [r7, #24]
   24ba4:	stm	sp, {r0, r1, r6}
   24ba8:	str	r5, [sp, #12]
   24bac:	str	r4, [sp, #16]
   24bb0:	str	r7, [sp, #20]
   24bb4:	mov	r0, r8
   24bb8:	mov	r1, #1
   24bbc:	b	24c68 <ftello64@plt+0x13380>
   24bc0:	movw	r1, #35851	; 0x8c0b
   24bc4:	movt	r1, #2
   24bc8:	mov	r0, #0
   24bcc:	mov	r2, #5
   24bd0:	bl	11618 <dcgettext@plt>
   24bd4:	mov	ip, r0
   24bd8:	ldr	r3, [r7]
   24bdc:	ldr	r0, [r7, #4]
   24be0:	ldr	r1, [r7, #8]
   24be4:	ldr	r6, [r7, #12]
   24be8:	ldr	r5, [r7, #16]
   24bec:	ldr	r4, [r7, #20]
   24bf0:	ldr	r2, [r7, #24]
   24bf4:	ldr	lr, [r7, #28]
   24bf8:	ldr	r7, [r7, #32]
   24bfc:	stm	sp, {r0, r1, r6}
   24c00:	str	r5, [sp, #12]
   24c04:	str	r4, [sp, #16]
   24c08:	str	r2, [sp, #20]
   24c0c:	str	lr, [sp, #24]
   24c10:	str	r7, [sp, #28]
   24c14:	b	24c5c <ftello64@plt+0x13374>
   24c18:	movw	r1, #35803	; 0x8bdb
   24c1c:	movt	r1, #2
   24c20:	mov	r0, #0
   24c24:	mov	r2, #5
   24c28:	bl	11618 <dcgettext@plt>
   24c2c:	mov	ip, r0
   24c30:	ldr	r3, [r7]
   24c34:	ldmib	r7, {r0, r1, r6}
   24c38:	ldr	r5, [r7, #16]
   24c3c:	ldr	r4, [r7, #20]
   24c40:	ldr	r2, [r7, #24]
   24c44:	ldr	r7, [r7, #28]
   24c48:	stm	sp, {r0, r1, r6}
   24c4c:	str	r5, [sp, #12]
   24c50:	str	r4, [sp, #16]
   24c54:	str	r2, [sp, #20]
   24c58:	str	r7, [sp, #24]
   24c5c:	mov	r0, r8
   24c60:	mov	r1, #1
   24c64:	mov	r2, ip
   24c68:	bl	117e0 <__fprintf_chk@plt>
   24c6c:	sub	sp, fp, #24
   24c70:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   24c74:	push	{r4, sl, fp, lr}
   24c78:	add	fp, sp, #8
   24c7c:	sub	sp, sp, #8
   24c80:	mov	lr, #0
   24c84:	ldr	ip, [fp, #8]
   24c88:	ldr	r4, [ip, lr, lsl #2]
   24c8c:	add	lr, lr, #1
   24c90:	cmp	r4, #0
   24c94:	bne	24c88 <ftello64@plt+0x133a0>
   24c98:	sub	r4, lr, #1
   24c9c:	str	ip, [sp]
   24ca0:	str	r4, [sp, #4]
   24ca4:	bl	24940 <ftello64@plt+0x13058>
   24ca8:	sub	sp, fp, #8
   24cac:	pop	{r4, sl, fp, pc}
   24cb0:	push	{r4, r5, fp, lr}
   24cb4:	add	fp, sp, #8
   24cb8:	sub	sp, sp, #48	; 0x30
   24cbc:	mov	ip, #0
   24cc0:	ldr	r4, [fp, #8]
   24cc4:	add	lr, sp, #8
   24cc8:	ldr	r5, [r4]
   24ccc:	str	r5, [lr, ip, lsl #2]
   24cd0:	cmp	r5, #0
   24cd4:	beq	24ce8 <ftello64@plt+0x13400>
   24cd8:	add	ip, ip, #1
   24cdc:	add	r4, r4, #4
   24ce0:	cmp	ip, #10
   24ce4:	bcc	24cc8 <ftello64@plt+0x133e0>
   24ce8:	str	lr, [sp]
   24cec:	str	ip, [sp, #4]
   24cf0:	bl	24940 <ftello64@plt+0x13058>
   24cf4:	sub	sp, fp, #8
   24cf8:	pop	{r4, r5, fp, pc}
   24cfc:	push	{fp, lr}
   24d00:	mov	fp, sp
   24d04:	sub	sp, sp, #8
   24d08:	add	ip, fp, #8
   24d0c:	str	ip, [sp, #4]
   24d10:	str	ip, [sp]
   24d14:	bl	24cb0 <ftello64@plt+0x133c8>
   24d18:	mov	sp, fp
   24d1c:	pop	{fp, pc}
   24d20:	push	{fp, lr}
   24d24:	mov	fp, sp
   24d28:	movw	r0, #37356	; 0x91ec
   24d2c:	movt	r0, #3
   24d30:	ldr	r1, [r0]
   24d34:	movw	r0, #31703	; 0x7bd7
   24d38:	movt	r0, #2
   24d3c:	bl	11504 <fputs_unlocked@plt>
   24d40:	movw	r1, #35963	; 0x8c7b
   24d44:	movt	r1, #2
   24d48:	mov	r0, #0
   24d4c:	mov	r2, #5
   24d50:	bl	11618 <dcgettext@plt>
   24d54:	mov	r1, r0
   24d58:	movw	r2, #35983	; 0x8c8f
   24d5c:	movt	r2, #2
   24d60:	mov	r0, #1
   24d64:	bl	117c8 <__printf_chk@plt>
   24d68:	movw	r1, #36005	; 0x8ca5
   24d6c:	movt	r1, #2
   24d70:	mov	r0, #0
   24d74:	mov	r2, #5
   24d78:	bl	11618 <dcgettext@plt>
   24d7c:	mov	r1, r0
   24d80:	movw	r2, #32886	; 0x8076
   24d84:	movt	r2, #2
   24d88:	movw	r3, #33195	; 0x81ab
   24d8c:	movt	r3, #2
   24d90:	mov	r0, #1
   24d94:	bl	117c8 <__printf_chk@plt>
   24d98:	movw	r1, #36025	; 0x8cb9
   24d9c:	movt	r1, #2
   24da0:	mov	r0, #0
   24da4:	mov	r2, #5
   24da8:	bl	11618 <dcgettext@plt>
   24dac:	mov	r1, r0
   24db0:	movw	r2, #36064	; 0x8ce0
   24db4:	movt	r2, #2
   24db8:	mov	r0, #1
   24dbc:	pop	{fp, lr}
   24dc0:	b	117c8 <__printf_chk@plt>
   24dc4:	b	24dc8 <ftello64@plt+0x134e0>
   24dc8:	push	{r4, r5, r6, sl, fp, lr}
   24dcc:	add	fp, sp, #16
   24dd0:	mov	r4, r2
   24dd4:	mov	r5, r1
   24dd8:	mov	r6, r0
   24ddc:	bl	26e3c <ftello64@plt+0x15554>
   24de0:	cmp	r0, #0
   24de4:	popne	{r4, r5, r6, sl, fp, pc}
   24de8:	cmp	r6, #0
   24dec:	beq	24e00 <ftello64@plt+0x13518>
   24df0:	cmp	r5, #0
   24df4:	cmpne	r4, #0
   24df8:	bne	24e00 <ftello64@plt+0x13518>
   24dfc:	pop	{r4, r5, r6, sl, fp, pc}
   24e00:	bl	251b4 <ftello64@plt+0x138cc>
   24e04:	push	{fp, lr}
   24e08:	mov	fp, sp
   24e0c:	bl	25888 <ftello64@plt+0x13fa0>
   24e10:	bl	24e18 <ftello64@plt+0x13530>
   24e14:	pop	{fp, pc}
   24e18:	cmp	r0, #0
   24e1c:	bxne	lr
   24e20:	push	{fp, lr}
   24e24:	mov	fp, sp
   24e28:	bl	251b4 <ftello64@plt+0x138cc>
   24e2c:	push	{fp, lr}
   24e30:	mov	fp, sp
   24e34:	bl	25f9c <ftello64@plt+0x146b4>
   24e38:	bl	24e18 <ftello64@plt+0x13530>
   24e3c:	pop	{fp, pc}
   24e40:	b	24e04 <ftello64@plt+0x1351c>
   24e44:	push	{r4, r5, fp, lr}
   24e48:	add	fp, sp, #8
   24e4c:	mov	r4, r1
   24e50:	mov	r5, r0
   24e54:	bl	258b8 <ftello64@plt+0x13fd0>
   24e58:	cmp	r0, #0
   24e5c:	popne	{r4, r5, fp, pc}
   24e60:	cmp	r5, #0
   24e64:	beq	24e74 <ftello64@plt+0x1358c>
   24e68:	cmp	r4, #0
   24e6c:	bne	24e74 <ftello64@plt+0x1358c>
   24e70:	pop	{r4, r5, fp, pc}
   24e74:	bl	251b4 <ftello64@plt+0x138cc>
   24e78:	push	{fp, lr}
   24e7c:	mov	fp, sp
   24e80:	bl	25fa0 <ftello64@plt+0x146b8>
   24e84:	bl	24e18 <ftello64@plt+0x13530>
   24e88:	pop	{fp, pc}
   24e8c:	push	{fp, lr}
   24e90:	mov	fp, sp
   24e94:	bl	25fb0 <ftello64@plt+0x146c8>
   24e98:	bl	24e18 <ftello64@plt+0x13530>
   24e9c:	pop	{fp, pc}
   24ea0:	push	{fp, lr}
   24ea4:	mov	fp, sp
   24ea8:	mov	r2, r1
   24eac:	mov	r1, r0
   24eb0:	mov	r0, #0
   24eb4:	bl	24dc8 <ftello64@plt+0x134e0>
   24eb8:	pop	{fp, pc}
   24ebc:	mov	r2, r1
   24ec0:	mov	r1, r0
   24ec4:	mov	r0, #0
   24ec8:	b	24e8c <ftello64@plt+0x135a4>
   24ecc:	mov	r2, #1
   24ed0:	b	24ed4 <ftello64@plt+0x135ec>
   24ed4:	push	{r4, r5, fp, lr}
   24ed8:	add	fp, sp, #8
   24edc:	mov	r4, r1
   24ee0:	ldr	r5, [r1]
   24ee4:	cmp	r0, #0
   24ee8:	beq	24f00 <ftello64@plt+0x13618>
   24eec:	mov	r1, #1
   24ef0:	add	r1, r1, r5, lsr #1
   24ef4:	adds	r5, r5, r1
   24ef8:	bcc	24f18 <ftello64@plt+0x13630>
   24efc:	bl	251b4 <ftello64@plt+0x138cc>
   24f00:	cmp	r5, #0
   24f04:	bne	24f18 <ftello64@plt+0x13630>
   24f08:	mov	r1, #64	; 0x40
   24f0c:	udiv	r5, r1, r2
   24f10:	cmp	r2, #64	; 0x40
   24f14:	addhi	r5, r5, #1
   24f18:	mov	r1, r5
   24f1c:	bl	24dc8 <ftello64@plt+0x134e0>
   24f20:	str	r5, [r4]
   24f24:	pop	{r4, r5, fp, pc}
   24f28:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   24f2c:	add	fp, sp, #24
   24f30:	mov	r8, r1
   24f34:	ldr	r6, [r1]
   24f38:	add	r1, r6, r6, asr #1
   24f3c:	cmp	r1, r6
   24f40:	mvnvs	r1, #-2147483648	; 0x80000000
   24f44:	cmp	r1, r3
   24f48:	mov	r5, r1
   24f4c:	movgt	r5, r3
   24f50:	cmn	r3, #1
   24f54:	movle	r5, r1
   24f58:	ldr	r4, [fp, #8]
   24f5c:	cmn	r4, #1
   24f60:	ble	24f88 <ftello64@plt+0x136a0>
   24f64:	cmp	r4, #0
   24f68:	beq	24fdc <ftello64@plt+0x136f4>
   24f6c:	cmn	r5, #1
   24f70:	ble	24fb0 <ftello64@plt+0x136c8>
   24f74:	mvn	r7, #-2147483648	; 0x80000000
   24f78:	udiv	r1, r7, r4
   24f7c:	cmp	r1, r5
   24f80:	bge	24fdc <ftello64@plt+0x136f4>
   24f84:	b	24fec <ftello64@plt+0x13704>
   24f88:	cmn	r5, #1
   24f8c:	ble	24fcc <ftello64@plt+0x136e4>
   24f90:	cmn	r4, #1
   24f94:	beq	24fdc <ftello64@plt+0x136f4>
   24f98:	mov	r1, #-2147483648	; 0x80000000
   24f9c:	sdiv	r1, r1, r4
   24fa0:	mvn	r7, #-2147483648	; 0x80000000
   24fa4:	cmp	r1, r5
   24fa8:	bge	24fdc <ftello64@plt+0x136f4>
   24fac:	b	24fec <ftello64@plt+0x13704>
   24fb0:	beq	24fdc <ftello64@plt+0x136f4>
   24fb4:	mov	r1, #-2147483648	; 0x80000000
   24fb8:	sdiv	r1, r1, r5
   24fbc:	mvn	r7, #-2147483648	; 0x80000000
   24fc0:	cmp	r1, r4
   24fc4:	bge	24fdc <ftello64@plt+0x136f4>
   24fc8:	b	24fec <ftello64@plt+0x13704>
   24fcc:	mvn	r7, #-2147483648	; 0x80000000
   24fd0:	sdiv	r1, r7, r4
   24fd4:	cmp	r5, r1
   24fd8:	blt	24fec <ftello64@plt+0x13704>
   24fdc:	mul	r1, r5, r4
   24fe0:	mov	r7, #64	; 0x40
   24fe4:	cmp	r1, #63	; 0x3f
   24fe8:	bgt	24ff4 <ftello64@plt+0x1370c>
   24fec:	sdiv	r5, r7, r4
   24ff0:	mul	r1, r5, r4
   24ff4:	cmp	r0, #0
   24ff8:	moveq	r7, #0
   24ffc:	streq	r7, [r8]
   25000:	sub	r7, r5, r6
   25004:	cmp	r7, r2
   25008:	bge	250b4 <ftello64@plt+0x137cc>
   2500c:	add	r5, r6, r2
   25010:	mov	r1, #0
   25014:	cmp	r5, r3
   25018:	mov	r2, #0
   2501c:	movwgt	r2, #1
   25020:	cmn	r3, #1
   25024:	movwgt	r1, #1
   25028:	cmp	r5, r6
   2502c:	bvs	2509c <ftello64@plt+0x137b4>
   25030:	ands	r1, r1, r2
   25034:	bne	2509c <ftello64@plt+0x137b4>
   25038:	cmn	r4, #1
   2503c:	ble	25064 <ftello64@plt+0x1377c>
   25040:	cmp	r4, #0
   25044:	beq	250b0 <ftello64@plt+0x137c8>
   25048:	cmn	r5, #1
   2504c:	ble	25088 <ftello64@plt+0x137a0>
   25050:	mvn	r1, #-2147483648	; 0x80000000
   25054:	udiv	r1, r1, r4
   25058:	cmp	r1, r5
   2505c:	bge	250b0 <ftello64@plt+0x137c8>
   25060:	b	2509c <ftello64@plt+0x137b4>
   25064:	cmn	r5, #1
   25068:	ble	250a0 <ftello64@plt+0x137b8>
   2506c:	cmn	r4, #1
   25070:	beq	250b0 <ftello64@plt+0x137c8>
   25074:	mov	r1, #-2147483648	; 0x80000000
   25078:	sdiv	r1, r1, r4
   2507c:	cmp	r1, r5
   25080:	bge	250b0 <ftello64@plt+0x137c8>
   25084:	b	2509c <ftello64@plt+0x137b4>
   25088:	beq	250b0 <ftello64@plt+0x137c8>
   2508c:	mov	r1, #-2147483648	; 0x80000000
   25090:	sdiv	r1, r1, r5
   25094:	cmp	r1, r4
   25098:	bge	250b0 <ftello64@plt+0x137c8>
   2509c:	bl	251b4 <ftello64@plt+0x138cc>
   250a0:	mvn	r1, #-2147483648	; 0x80000000
   250a4:	sdiv	r1, r1, r4
   250a8:	cmp	r5, r1
   250ac:	blt	2509c <ftello64@plt+0x137b4>
   250b0:	mul	r1, r5, r4
   250b4:	bl	24e44 <ftello64@plt+0x1355c>
   250b8:	str	r5, [r8]
   250bc:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   250c0:	mov	r1, #1
   250c4:	b	250c8 <ftello64@plt+0x137e0>
   250c8:	push	{fp, lr}
   250cc:	mov	fp, sp
   250d0:	bl	25834 <ftello64@plt+0x13f4c>
   250d4:	bl	24e18 <ftello64@plt+0x13530>
   250d8:	pop	{fp, pc}
   250dc:	mov	r1, #1
   250e0:	b	250e4 <ftello64@plt+0x137fc>
   250e4:	push	{fp, lr}
   250e8:	mov	fp, sp
   250ec:	bl	25fac <ftello64@plt+0x146c4>
   250f0:	bl	24e18 <ftello64@plt+0x13530>
   250f4:	pop	{fp, pc}
   250f8:	push	{r4, r5, r6, sl, fp, lr}
   250fc:	add	fp, sp, #16
   25100:	mov	r4, r1
   25104:	mov	r5, r0
   25108:	mov	r0, r1
   2510c:	bl	24e04 <ftello64@plt+0x1351c>
   25110:	mov	r6, r0
   25114:	mov	r1, r5
   25118:	mov	r2, r4
   2511c:	bl	115c4 <memcpy@plt>
   25120:	mov	r0, r6
   25124:	pop	{r4, r5, r6, sl, fp, pc}
   25128:	push	{r4, r5, r6, sl, fp, lr}
   2512c:	add	fp, sp, #16
   25130:	mov	r4, r1
   25134:	mov	r5, r0
   25138:	mov	r0, r1
   2513c:	bl	24e2c <ftello64@plt+0x13544>
   25140:	mov	r6, r0
   25144:	mov	r1, r5
   25148:	mov	r2, r4
   2514c:	bl	115c4 <memcpy@plt>
   25150:	mov	r0, r6
   25154:	pop	{r4, r5, r6, sl, fp, pc}
   25158:	push	{r4, r5, r6, sl, fp, lr}
   2515c:	add	fp, sp, #16
   25160:	mov	r4, r1
   25164:	mov	r5, r0
   25168:	add	r0, r1, #1
   2516c:	bl	24e2c <ftello64@plt+0x13544>
   25170:	mov	r6, r0
   25174:	mov	r0, #0
   25178:	strb	r0, [r6, r4]
   2517c:	mov	r0, r6
   25180:	mov	r1, r5
   25184:	mov	r2, r4
   25188:	bl	115c4 <memcpy@plt>
   2518c:	mov	r0, r6
   25190:	pop	{r4, r5, r6, sl, fp, pc}
   25194:	push	{r4, sl, fp, lr}
   25198:	add	fp, sp, #8
   2519c:	mov	r4, r0
   251a0:	bl	1175c <strlen@plt>
   251a4:	add	r1, r0, #1
   251a8:	mov	r0, r4
   251ac:	pop	{r4, sl, fp, lr}
   251b0:	b	250f8 <ftello64@plt+0x13810>
   251b4:	push	{fp, lr}
   251b8:	mov	fp, sp
   251bc:	movw	r0, #37256	; 0x9188
   251c0:	movt	r0, #3
   251c4:	ldr	r4, [r0]
   251c8:	movw	r1, #36140	; 0x8d2c
   251cc:	movt	r1, #2
   251d0:	mov	r0, #0
   251d4:	mov	r2, #5
   251d8:	bl	11618 <dcgettext@plt>
   251dc:	mov	r3, r0
   251e0:	movw	r2, #34278	; 0x85e6
   251e4:	movt	r2, #2
   251e8:	mov	r0, r4
   251ec:	mov	r1, #0
   251f0:	bl	116cc <error@plt>
   251f4:	bl	118ac <abort@plt>
   251f8:	push	{r4, sl, fp, lr}
   251fc:	add	fp, sp, #8
   25200:	sub	sp, sp, #8
   25204:	ldr	r4, [fp, #8]
   25208:	str	r4, [sp]
   2520c:	bl	26e78 <ftello64@plt+0x15590>
   25210:	mov	r4, r0
   25214:	cmn	r0, #1
   25218:	bgt	2522c <ftello64@plt+0x13944>
   2521c:	bl	11774 <__errno_location@plt>
   25220:	ldr	r0, [r0]
   25224:	cmp	r0, #12
   25228:	beq	25238 <ftello64@plt+0x13950>
   2522c:	mov	r0, r4
   25230:	sub	sp, fp, #8
   25234:	pop	{r4, sl, fp, pc}
   25238:	bl	251b4 <ftello64@plt+0x138cc>
   2523c:	push	{r4, sl, fp, lr}
   25240:	add	fp, sp, #8
   25244:	bl	27118 <ftello64@plt+0x15830>
   25248:	mov	r4, r0
   2524c:	cmp	r0, #0
   25250:	bne	25264 <ftello64@plt+0x1397c>
   25254:	bl	11774 <__errno_location@plt>
   25258:	ldr	r0, [r0]
   2525c:	cmp	r0, #12
   25260:	beq	2526c <ftello64@plt+0x13984>
   25264:	mov	r0, r4
   25268:	pop	{r4, sl, fp, pc}
   2526c:	bl	251b4 <ftello64@plt+0x138cc>
   25270:	push	{r4, sl, fp, lr}
   25274:	add	fp, sp, #8
   25278:	bl	2734c <ftello64@plt+0x15a64>
   2527c:	mov	r4, r0
   25280:	cmp	r0, #0
   25284:	bne	25298 <ftello64@plt+0x139b0>
   25288:	bl	11774 <__errno_location@plt>
   2528c:	ldr	r0, [r0]
   25290:	cmp	r0, #12
   25294:	beq	252a0 <ftello64@plt+0x139b8>
   25298:	mov	r0, r4
   2529c:	pop	{r4, sl, fp, pc}
   252a0:	bl	251b4 <ftello64@plt+0x138cc>
   252a4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   252a8:	add	fp, sp, #28
   252ac:	sub	sp, sp, #20
   252b0:	cmp	r2, #37	; 0x25
   252b4:	bcs	256c8 <ftello64@plt+0x13de0>
   252b8:	mov	r9, r3
   252bc:	mov	r7, r2
   252c0:	mov	r6, r1
   252c4:	mov	r4, r0
   252c8:	ldr	sl, [fp, #8]
   252cc:	bl	11774 <__errno_location@plt>
   252d0:	mov	r5, r0
   252d4:	mov	r0, #0
   252d8:	str	r0, [r5]
   252dc:	add	r8, sp, #16
   252e0:	cmp	r6, #0
   252e4:	movne	r8, r6
   252e8:	mov	r0, r4
   252ec:	mov	r1, r8
   252f0:	mov	r2, r7
   252f4:	bl	117f8 <strtoimax@plt>
   252f8:	str	r1, [sp, #12]
   252fc:	str	r0, [sp, #8]
   25300:	ldr	r7, [r8]
   25304:	cmp	r7, r4
   25308:	beq	25334 <ftello64@plt+0x13a4c>
   2530c:	ldr	r0, [r5]
   25310:	cmp	r0, #0
   25314:	beq	2536c <ftello64@plt+0x13a84>
   25318:	mov	r5, #4
   2531c:	cmp	r0, #34	; 0x22
   25320:	bne	256bc <ftello64@plt+0x13dd4>
   25324:	mov	r5, #1
   25328:	cmp	sl, #0
   2532c:	bne	25378 <ftello64@plt+0x13a90>
   25330:	b	256b0 <ftello64@plt+0x13dc8>
   25334:	mov	r5, #4
   25338:	cmp	sl, #0
   2533c:	ldrbne	r1, [r7]
   25340:	cmpne	r1, #0
   25344:	beq	256bc <ftello64@plt+0x13dd4>
   25348:	mov	r0, sl
   2534c:	bl	11768 <strchr@plt>
   25350:	cmp	r0, #0
   25354:	beq	256bc <ftello64@plt+0x13dd4>
   25358:	mov	r5, #0
   2535c:	str	r5, [sp, #12]
   25360:	mov	r0, #1
   25364:	str	r0, [sp, #8]
   25368:	b	25378 <ftello64@plt+0x13a90>
   2536c:	mov	r5, r0
   25370:	cmp	sl, #0
   25374:	beq	256b0 <ftello64@plt+0x13dc8>
   25378:	ldrb	r4, [r7]
   2537c:	cmp	r4, #0
   25380:	beq	256b0 <ftello64@plt+0x13dc8>
   25384:	mov	r0, sl
   25388:	mov	r1, r4
   2538c:	bl	11768 <strchr@plt>
   25390:	cmp	r0, #0
   25394:	beq	255ac <ftello64@plt+0x13cc4>
   25398:	sub	r0, r4, #69	; 0x45
   2539c:	mov	r1, #1
   253a0:	str	r1, [sp, #4]
   253a4:	mov	r6, #1024	; 0x400
   253a8:	cmp	r0, #47	; 0x2f
   253ac:	bhi	254a8 <ftello64@plt+0x13bc0>
   253b0:	add	r1, pc, #0
   253b4:	ldr	pc, [r1, r0, lsl #2]
   253b8:	andeq	r5, r2, r8, ror r4
   253bc:	andeq	r5, r2, r8, lsr #9
   253c0:	andeq	r5, r2, r8, ror r4
   253c4:	andeq	r5, r2, r8, lsr #9
   253c8:	andeq	r5, r2, r8, lsr #9
   253cc:	andeq	r5, r2, r8, lsr #9
   253d0:	andeq	r5, r2, r8, ror r4
   253d4:	andeq	r5, r2, r8, lsr #9
   253d8:	andeq	r5, r2, r8, ror r4
   253dc:	andeq	r5, r2, r8, lsr #9
   253e0:	andeq	r5, r2, r8, lsr #9
   253e4:	andeq	r5, r2, r8, ror r4
   253e8:	andeq	r5, r2, r8, lsr #9
   253ec:	andeq	r5, r2, r8, lsr #9
   253f0:	andeq	r5, r2, r8, lsr #9
   253f4:	andeq	r5, r2, r8, ror r4
   253f8:	andeq	r5, r2, r8, lsr #9
   253fc:	andeq	r5, r2, r8, lsr #9
   25400:	andeq	r5, r2, r8, lsr #9
   25404:	andeq	r5, r2, r8, lsr #9
   25408:	andeq	r5, r2, r8, ror r4
   2540c:	andeq	r5, r2, r8, ror r4
   25410:	andeq	r5, r2, r8, lsr #9
   25414:	andeq	r5, r2, r8, lsr #9
   25418:	andeq	r5, r2, r8, lsr #9
   2541c:	andeq	r5, r2, r8, lsr #9
   25420:	andeq	r5, r2, r8, lsr #9
   25424:	andeq	r5, r2, r8, lsr #9
   25428:	andeq	r5, r2, r8, lsr #9
   2542c:	andeq	r5, r2, r8, lsr #9
   25430:	andeq	r5, r2, r8, lsr #9
   25434:	andeq	r5, r2, r8, lsr #9
   25438:	andeq	r5, r2, r8, lsr #9
   2543c:	andeq	r5, r2, r8, lsr #9
   25440:	andeq	r5, r2, r8, ror r4
   25444:	andeq	r5, r2, r8, lsr #9
   25448:	andeq	r5, r2, r8, lsr #9
   2544c:	andeq	r5, r2, r8, lsr #9
   25450:	andeq	r5, r2, r8, ror r4
   25454:	andeq	r5, r2, r8, lsr #9
   25458:	andeq	r5, r2, r8, ror r4
   2545c:	andeq	r5, r2, r8, lsr #9
   25460:	andeq	r5, r2, r8, lsr #9
   25464:	andeq	r5, r2, r8, lsr #9
   25468:	andeq	r5, r2, r8, lsr #9
   2546c:	andeq	r5, r2, r8, lsr #9
   25470:	andeq	r5, r2, r8, lsr #9
   25474:	andeq	r5, r2, r8, ror r4
   25478:	mov	r0, sl
   2547c:	mov	r1, #48	; 0x30
   25480:	bl	11768 <strchr@plt>
   25484:	cmp	r0, #0
   25488:	beq	254a8 <ftello64@plt+0x13bc0>
   2548c:	ldrb	r0, [r7, #1]
   25490:	cmp	r0, #66	; 0x42
   25494:	cmpne	r0, #68	; 0x44
   25498:	bne	255c0 <ftello64@plt+0x13cd8>
   2549c:	mov	r0, #2
   254a0:	str	r0, [sp, #4]
   254a4:	mov	r6, #1000	; 0x3e8
   254a8:	sub	r1, r4, #66	; 0x42
   254ac:	cmp	r1, #53	; 0x35
   254b0:	bhi	255ac <ftello64@plt+0x13cc4>
   254b4:	mov	r0, #0
   254b8:	add	r2, pc, #0
   254bc:	ldr	pc, [r2, r1, lsl #2]
   254c0:	andeq	r5, r2, r0, lsr r6
   254c4:	andeq	r5, r2, ip, lsr #11
   254c8:	andeq	r5, r2, ip, lsr #11
   254cc:	andeq	r5, r2, ip, lsr r6
   254d0:	andeq	r5, r2, ip, lsr #11
   254d4:	muleq	r2, r8, r5
   254d8:	andeq	r5, r2, ip, lsr #11
   254dc:	andeq	r5, r2, ip, lsr #11
   254e0:	andeq	r5, r2, ip, lsr #11
   254e4:	andeq	r5, r2, r0, ror #11
   254e8:	andeq	r5, r2, ip, lsr #11
   254ec:	strdeq	r5, [r2], -r4
   254f0:	andeq	r5, r2, ip, lsr #11
   254f4:	andeq	r5, r2, ip, lsr #11
   254f8:	andeq	r5, r2, r0, asr r6
   254fc:	andeq	r5, r2, ip, lsr #11
   25500:	andeq	r5, r2, ip, lsr #11
   25504:	andeq	r5, r2, ip, lsr #11
   25508:	andeq	r5, r2, r8, lsl #12
   2550c:	andeq	r5, r2, ip, lsr #11
   25510:	andeq	r5, r2, ip, lsr #11
   25514:	andeq	r5, r2, ip, lsr #11
   25518:	andeq	r5, r2, ip, lsr #11
   2551c:	andeq	r5, r2, r4, ror #12
   25520:	andeq	r5, r2, ip, lsl r6
   25524:	andeq	r5, r2, ip, lsr #11
   25528:	andeq	r5, r2, ip, lsr #11
   2552c:	andeq	r5, r2, ip, lsr #11
   25530:	andeq	r5, r2, ip, lsr #11
   25534:	andeq	r5, r2, ip, lsr #11
   25538:	andeq	r5, r2, ip, lsr #11
   2553c:	andeq	r5, r2, ip, lsr #11
   25540:	andeq	r5, r2, r8, ror r6
   25544:	muleq	r2, r0, r6
   25548:	andeq	r5, r2, ip, lsr #11
   2554c:	andeq	r5, r2, ip, lsr #11
   25550:	andeq	r5, r2, ip, lsr #11
   25554:	muleq	r2, r8, r5
   25558:	andeq	r5, r2, ip, lsr #11
   2555c:	andeq	r5, r2, ip, lsr #11
   25560:	andeq	r5, r2, ip, lsr #11
   25564:	andeq	r5, r2, r0, ror #11
   25568:	andeq	r5, r2, ip, lsr #11
   2556c:	strdeq	r5, [r2], -r4
   25570:	andeq	r5, r2, ip, lsr #11
   25574:	andeq	r5, r2, ip, lsr #11
   25578:	andeq	r5, r2, ip, lsr #11
   2557c:	andeq	r5, r2, ip, lsr #11
   25580:	andeq	r5, r2, ip, lsr #11
   25584:	andeq	r5, r2, ip, lsr #11
   25588:	andeq	r5, r2, r8, lsl #12
   2558c:	andeq	r5, r2, ip, lsr #11
   25590:	andeq	r5, r2, ip, lsr #11
   25594:	andeq	r5, r2, r4, lsl #13
   25598:	add	r0, sp, #8
   2559c:	mov	r1, r6
   255a0:	mov	r2, #3
   255a4:	bl	257ec <ftello64@plt+0x13f04>
   255a8:	b	25690 <ftello64@plt+0x13da8>
   255ac:	ldr	r0, [sp, #8]
   255b0:	ldr	r1, [sp, #12]
   255b4:	strd	r0, [r9]
   255b8:	orr	r5, r5, #2
   255bc:	b	256bc <ftello64@plt+0x13dd4>
   255c0:	cmp	r0, #105	; 0x69
   255c4:	bne	254a8 <ftello64@plt+0x13bc0>
   255c8:	ldrb	r0, [r7, #2]
   255cc:	mov	r1, #1
   255d0:	cmp	r0, #66	; 0x42
   255d4:	movweq	r1, #3
   255d8:	str	r1, [sp, #4]
   255dc:	b	254a8 <ftello64@plt+0x13bc0>
   255e0:	add	r0, sp, #8
   255e4:	mov	r1, r6
   255e8:	mov	r2, #1
   255ec:	bl	257ec <ftello64@plt+0x13f04>
   255f0:	b	25690 <ftello64@plt+0x13da8>
   255f4:	add	r0, sp, #8
   255f8:	mov	r1, r6
   255fc:	mov	r2, #2
   25600:	bl	257ec <ftello64@plt+0x13f04>
   25604:	b	25690 <ftello64@plt+0x13da8>
   25608:	add	r0, sp, #8
   2560c:	mov	r1, r6
   25610:	mov	r2, #4
   25614:	bl	257ec <ftello64@plt+0x13f04>
   25618:	b	25690 <ftello64@plt+0x13da8>
   2561c:	add	r0, sp, #8
   25620:	mov	r1, r6
   25624:	mov	r2, #7
   25628:	bl	257ec <ftello64@plt+0x13f04>
   2562c:	b	25690 <ftello64@plt+0x13da8>
   25630:	add	r0, sp, #8
   25634:	mov	r1, #1024	; 0x400
   25638:	b	2568c <ftello64@plt+0x13da4>
   2563c:	add	r0, sp, #8
   25640:	mov	r1, r6
   25644:	mov	r2, #6
   25648:	bl	257ec <ftello64@plt+0x13f04>
   2564c:	b	25690 <ftello64@plt+0x13da8>
   25650:	add	r0, sp, #8
   25654:	mov	r1, r6
   25658:	mov	r2, #5
   2565c:	bl	257ec <ftello64@plt+0x13f04>
   25660:	b	25690 <ftello64@plt+0x13da8>
   25664:	add	r0, sp, #8
   25668:	mov	r1, r6
   2566c:	mov	r2, #8
   25670:	bl	257ec <ftello64@plt+0x13f04>
   25674:	b	25690 <ftello64@plt+0x13da8>
   25678:	add	r0, sp, #8
   2567c:	mov	r1, #512	; 0x200
   25680:	b	2568c <ftello64@plt+0x13da4>
   25684:	add	r0, sp, #8
   25688:	mov	r1, #2
   2568c:	bl	256e8 <ftello64@plt+0x13e00>
   25690:	ldr	r1, [r8]
   25694:	ldr	r3, [sp, #4]
   25698:	add	r2, r1, r3
   2569c:	str	r2, [r8]
   256a0:	ldrb	r1, [r1, r3]
   256a4:	orr	r5, r0, r5
   256a8:	cmp	r1, #0
   256ac:	orrne	r5, r5, #2
   256b0:	ldr	r0, [sp, #8]
   256b4:	ldr	r1, [sp, #12]
   256b8:	strd	r0, [r9]
   256bc:	mov	r0, r5
   256c0:	sub	sp, fp, #28
   256c4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   256c8:	movw	r0, #36157	; 0x8d3d
   256cc:	movt	r0, #2
   256d0:	movw	r1, #36195	; 0x8d63
   256d4:	movt	r1, #2
   256d8:	movw	r3, #36211	; 0x8d73
   256dc:	movt	r3, #2
   256e0:	mov	r2, #85	; 0x55
   256e4:	bl	118d0 <__assert_fail@plt>
   256e8:	push	{r4, r5, r6, r7, fp, lr}
   256ec:	add	fp, sp, #16
   256f0:	mov	r5, r1
   256f4:	mov	r4, r0
   256f8:	cmn	r1, #1
   256fc:	ble	25724 <ftello64@plt+0x13e3c>
   25700:	cmp	r5, #0
   25704:	beq	25788 <ftello64@plt+0x13ea0>
   25708:	ldrd	r6, [r4]
   2570c:	cmn	r7, #1
   25710:	ble	2575c <ftello64@plt+0x13e74>
   25714:	asr	r3, r5, #31
   25718:	mvn	r0, #0
   2571c:	mvn	r1, #-2147483648	; 0x80000000
   25720:	b	25744 <ftello64@plt+0x13e5c>
   25724:	ldrd	r6, [r4]
   25728:	cmn	r7, #1
   2572c:	ble	257a4 <ftello64@plt+0x13ebc>
   25730:	cmn	r5, #1
   25734:	beq	25788 <ftello64@plt+0x13ea0>
   25738:	asr	r3, r5, #31
   2573c:	mov	r0, #0
   25740:	mov	r1, #-2147483648	; 0x80000000
   25744:	mov	r2, r5
   25748:	bl	27758 <ftello64@plt+0x15e70>
   2574c:	subs	r0, r0, r6
   25750:	sbcs	r0, r1, r7
   25754:	bge	25788 <ftello64@plt+0x13ea0>
   25758:	b	257c4 <ftello64@plt+0x13edc>
   2575c:	and	r0, r6, r7
   25760:	cmn	r0, #1
   25764:	beq	25788 <ftello64@plt+0x13ea0>
   25768:	mov	r0, #0
   2576c:	mov	r1, #-2147483648	; 0x80000000
   25770:	mov	r2, r6
   25774:	mov	r3, r7
   25778:	bl	27758 <ftello64@plt+0x15e70>
   2577c:	subs	r0, r0, r5
   25780:	sbcs	r0, r1, r5, asr #31
   25784:	blt	257c4 <ftello64@plt+0x13edc>
   25788:	ldrd	r0, [r4]
   2578c:	umull	r2, r3, r0, r5
   25790:	asr	r7, r5, #31
   25794:	mla	r0, r0, r7, r3
   25798:	mla	r1, r1, r5, r0
   2579c:	mov	r0, #0
   257a0:	b	257e0 <ftello64@plt+0x13ef8>
   257a4:	asr	r3, r5, #31
   257a8:	mvn	r0, #0
   257ac:	mvn	r1, #-2147483648	; 0x80000000
   257b0:	mov	r2, r5
   257b4:	bl	27758 <ftello64@plt+0x15e70>
   257b8:	subs	r0, r6, r0
   257bc:	sbcs	r0, r7, r1
   257c0:	bge	25788 <ftello64@plt+0x13ea0>
   257c4:	ldr	r0, [r4, #4]
   257c8:	mvn	r1, #-2147483648	; 0x80000000
   257cc:	cmp	r0, #0
   257d0:	movlt	r1, #-2147483648	; 0x80000000
   257d4:	mvn	r2, #0
   257d8:	movwlt	r2, #0
   257dc:	mov	r0, #1
   257e0:	str	r2, [r4]
   257e4:	str	r1, [r4, #4]
   257e8:	pop	{r4, r5, r6, r7, fp, pc}
   257ec:	push	{r4, r5, r6, r7, fp, lr}
   257f0:	add	fp, sp, #16
   257f4:	cmp	r2, #0
   257f8:	moveq	r6, #0
   257fc:	moveq	r0, r6
   25800:	popeq	{r4, r5, r6, r7, fp, pc}
   25804:	mov	r4, r2
   25808:	mov	r5, r1
   2580c:	mov	r7, r0
   25810:	mov	r6, #0
   25814:	mov	r0, r7
   25818:	mov	r1, r5
   2581c:	bl	256e8 <ftello64@plt+0x13e00>
   25820:	orr	r6, r0, r6
   25824:	subs	r4, r4, #1
   25828:	bne	25814 <ftello64@plt+0x13f2c>
   2582c:	mov	r0, r6
   25830:	pop	{r4, r5, r6, r7, fp, pc}
   25834:	clz	r2, r1
   25838:	lsr	r2, r2, #5
   2583c:	clz	r3, r0
   25840:	lsr	r3, r3, #5
   25844:	orrs	r2, r3, r2
   25848:	movwne	r1, #1
   2584c:	movwne	r0, #1
   25850:	cmp	r1, #0
   25854:	beq	25884 <ftello64@plt+0x13f9c>
   25858:	mvn	r2, #-2147483648	; 0x80000000
   2585c:	udiv	r2, r2, r1
   25860:	cmp	r2, r0
   25864:	bcs	25884 <ftello64@plt+0x13f9c>
   25868:	push	{fp, lr}
   2586c:	mov	fp, sp
   25870:	bl	11774 <__errno_location@plt>
   25874:	mov	r1, #12
   25878:	str	r1, [r0]
   2587c:	mov	r0, #0
   25880:	pop	{fp, pc}
   25884:	b	114f8 <calloc@plt>
   25888:	cmp	r0, #0
   2588c:	movweq	r0, #1
   25890:	cmn	r0, #1
   25894:	ble	2589c <ftello64@plt+0x13fb4>
   25898:	b	116e4 <malloc@plt>
   2589c:	push	{fp, lr}
   258a0:	mov	fp, sp
   258a4:	bl	11774 <__errno_location@plt>
   258a8:	mov	r1, #12
   258ac:	str	r1, [r0]
   258b0:	mov	r0, #0
   258b4:	pop	{fp, pc}
   258b8:	push	{fp, lr}
   258bc:	mov	fp, sp
   258c0:	cmp	r0, #0
   258c4:	beq	258e0 <ftello64@plt+0x13ff8>
   258c8:	cmp	r1, #0
   258cc:	beq	258ec <ftello64@plt+0x14004>
   258d0:	cmn	r1, #1
   258d4:	ble	258f8 <ftello64@plt+0x14010>
   258d8:	pop	{fp, lr}
   258dc:	b	1163c <realloc@plt>
   258e0:	mov	r0, r1
   258e4:	pop	{fp, lr}
   258e8:	b	25888 <ftello64@plt+0x13fa0>
   258ec:	bl	152fc <ftello64@plt+0x3a14>
   258f0:	mov	r0, #0
   258f4:	pop	{fp, pc}
   258f8:	bl	11774 <__errno_location@plt>
   258fc:	mov	r1, #12
   25900:	str	r1, [r0]
   25904:	mov	r0, #0
   25908:	pop	{fp, pc}
   2590c:	mov	r1, r0
   25910:	sub	r2, r0, #65	; 0x41
   25914:	mov	r0, #1
   25918:	cmp	r2, #26
   2591c:	subcs	r2, r1, #97	; 0x61
   25920:	cmpcs	r2, #26
   25924:	bcs	2592c <ftello64@plt+0x14044>
   25928:	bx	lr
   2592c:	sub	r1, r1, #48	; 0x30
   25930:	cmp	r1, #10
   25934:	movcs	r0, #0
   25938:	bx	lr
   2593c:	mov	r1, r0
   25940:	sub	r2, r0, #65	; 0x41
   25944:	mov	r0, #1
   25948:	cmp	r2, #26
   2594c:	subcs	r1, r1, #97	; 0x61
   25950:	cmpcs	r1, #26
   25954:	movcs	r0, #0
   25958:	bx	lr
   2595c:	mov	r1, #0
   25960:	cmp	r0, #128	; 0x80
   25964:	movwcc	r1, #1
   25968:	mov	r0, r1
   2596c:	bx	lr
   25970:	sub	r1, r0, #9
   25974:	clz	r1, r1
   25978:	lsr	r1, r1, #5
   2597c:	sub	r0, r0, #32
   25980:	clz	r0, r0
   25984:	lsr	r0, r0, #5
   25988:	orr	r0, r0, r1
   2598c:	bx	lr
   25990:	mov	r1, r0
   25994:	mov	r0, #1
   25998:	cmp	r1, #32
   2599c:	bxcc	lr
   259a0:	cmp	r1, #127	; 0x7f
   259a4:	movne	r0, #0
   259a8:	bx	lr
   259ac:	sub	r1, r0, #48	; 0x30
   259b0:	mov	r0, #0
   259b4:	cmp	r1, #10
   259b8:	movwcc	r0, #1
   259bc:	bx	lr
   259c0:	sub	r1, r0, #33	; 0x21
   259c4:	mov	r0, #0
   259c8:	cmp	r1, #94	; 0x5e
   259cc:	movwcc	r0, #1
   259d0:	bx	lr
   259d4:	sub	r1, r0, #97	; 0x61
   259d8:	mov	r0, #0
   259dc:	cmp	r1, #26
   259e0:	movwcc	r0, #1
   259e4:	bx	lr
   259e8:	sub	r1, r0, #32
   259ec:	mov	r0, #0
   259f0:	cmp	r1, #95	; 0x5f
   259f4:	movwcc	r0, #1
   259f8:	bx	lr
   259fc:	sub	r1, r0, #33	; 0x21
   25a00:	cmp	r1, #93	; 0x5d
   25a04:	bhi	25b90 <ftello64@plt+0x142a8>
   25a08:	mov	r0, #1
   25a0c:	add	r2, pc, #0
   25a10:	ldr	pc, [r2, r1, lsl #2]
   25a14:	andeq	r5, r2, ip, lsl #23
   25a18:	andeq	r5, r2, ip, lsl #23
   25a1c:	andeq	r5, r2, ip, lsl #23
   25a20:	andeq	r5, r2, ip, lsl #23
   25a24:	andeq	r5, r2, ip, lsl #23
   25a28:	andeq	r5, r2, ip, lsl #23
   25a2c:	andeq	r5, r2, ip, lsl #23
   25a30:	andeq	r5, r2, ip, lsl #23
   25a34:	andeq	r5, r2, ip, lsl #23
   25a38:	andeq	r5, r2, ip, lsl #23
   25a3c:	andeq	r5, r2, ip, lsl #23
   25a40:	andeq	r5, r2, ip, lsl #23
   25a44:	andeq	r5, r2, ip, lsl #23
   25a48:	andeq	r5, r2, ip, lsl #23
   25a4c:	andeq	r5, r2, ip, lsl #23
   25a50:	muleq	r2, r0, fp
   25a54:	muleq	r2, r0, fp
   25a58:	muleq	r2, r0, fp
   25a5c:	muleq	r2, r0, fp
   25a60:	muleq	r2, r0, fp
   25a64:	muleq	r2, r0, fp
   25a68:	muleq	r2, r0, fp
   25a6c:	muleq	r2, r0, fp
   25a70:	muleq	r2, r0, fp
   25a74:	muleq	r2, r0, fp
   25a78:	andeq	r5, r2, ip, lsl #23
   25a7c:	andeq	r5, r2, ip, lsl #23
   25a80:	andeq	r5, r2, ip, lsl #23
   25a84:	andeq	r5, r2, ip, lsl #23
   25a88:	andeq	r5, r2, ip, lsl #23
   25a8c:	andeq	r5, r2, ip, lsl #23
   25a90:	andeq	r5, r2, ip, lsl #23
   25a94:	muleq	r2, r0, fp
   25a98:	muleq	r2, r0, fp
   25a9c:	muleq	r2, r0, fp
   25aa0:	muleq	r2, r0, fp
   25aa4:	muleq	r2, r0, fp
   25aa8:	muleq	r2, r0, fp
   25aac:	muleq	r2, r0, fp
   25ab0:	muleq	r2, r0, fp
   25ab4:	muleq	r2, r0, fp
   25ab8:	muleq	r2, r0, fp
   25abc:	muleq	r2, r0, fp
   25ac0:	muleq	r2, r0, fp
   25ac4:	muleq	r2, r0, fp
   25ac8:	muleq	r2, r0, fp
   25acc:	muleq	r2, r0, fp
   25ad0:	muleq	r2, r0, fp
   25ad4:	muleq	r2, r0, fp
   25ad8:	muleq	r2, r0, fp
   25adc:	muleq	r2, r0, fp
   25ae0:	muleq	r2, r0, fp
   25ae4:	muleq	r2, r0, fp
   25ae8:	muleq	r2, r0, fp
   25aec:	muleq	r2, r0, fp
   25af0:	muleq	r2, r0, fp
   25af4:	muleq	r2, r0, fp
   25af8:	muleq	r2, r0, fp
   25afc:	andeq	r5, r2, ip, lsl #23
   25b00:	andeq	r5, r2, ip, lsl #23
   25b04:	andeq	r5, r2, ip, lsl #23
   25b08:	andeq	r5, r2, ip, lsl #23
   25b0c:	andeq	r5, r2, ip, lsl #23
   25b10:	andeq	r5, r2, ip, lsl #23
   25b14:	muleq	r2, r0, fp
   25b18:	muleq	r2, r0, fp
   25b1c:	muleq	r2, r0, fp
   25b20:	muleq	r2, r0, fp
   25b24:	muleq	r2, r0, fp
   25b28:	muleq	r2, r0, fp
   25b2c:	muleq	r2, r0, fp
   25b30:	muleq	r2, r0, fp
   25b34:	muleq	r2, r0, fp
   25b38:	muleq	r2, r0, fp
   25b3c:	muleq	r2, r0, fp
   25b40:	muleq	r2, r0, fp
   25b44:	muleq	r2, r0, fp
   25b48:	muleq	r2, r0, fp
   25b4c:	muleq	r2, r0, fp
   25b50:	muleq	r2, r0, fp
   25b54:	muleq	r2, r0, fp
   25b58:	muleq	r2, r0, fp
   25b5c:	muleq	r2, r0, fp
   25b60:	muleq	r2, r0, fp
   25b64:	muleq	r2, r0, fp
   25b68:	muleq	r2, r0, fp
   25b6c:	muleq	r2, r0, fp
   25b70:	muleq	r2, r0, fp
   25b74:	muleq	r2, r0, fp
   25b78:	muleq	r2, r0, fp
   25b7c:	andeq	r5, r2, ip, lsl #23
   25b80:	andeq	r5, r2, ip, lsl #23
   25b84:	andeq	r5, r2, ip, lsl #23
   25b88:	andeq	r5, r2, ip, lsl #23
   25b8c:	bx	lr
   25b90:	mov	r0, #0
   25b94:	bx	lr
   25b98:	sub	r0, r0, #9
   25b9c:	cmp	r0, #23
   25ba0:	movhi	r0, #0
   25ba4:	bxhi	lr
   25ba8:	bic	r0, r0, #-16777216	; 0xff000000
   25bac:	movw	r1, #31
   25bb0:	movt	r1, #128	; 0x80
   25bb4:	mov	r2, #1
   25bb8:	and	r0, r2, r1, lsr r0
   25bbc:	bx	lr
   25bc0:	sub	r1, r0, #65	; 0x41
   25bc4:	mov	r0, #0
   25bc8:	cmp	r1, #26
   25bcc:	movwcc	r0, #1
   25bd0:	bx	lr
   25bd4:	mov	r1, r0
   25bd8:	sub	r2, r0, #48	; 0x30
   25bdc:	mov	r0, #1
   25be0:	cmp	r2, #22
   25be4:	bhi	25bfc <ftello64@plt+0x14314>
   25be8:	mov	ip, #1
   25bec:	movw	r3, #1023	; 0x3ff
   25bf0:	movt	r3, #126	; 0x7e
   25bf4:	tst	r3, ip, lsl r2
   25bf8:	bxne	lr
   25bfc:	sub	r1, r1, #97	; 0x61
   25c00:	cmp	r1, #6
   25c04:	movcs	r0, #0
   25c08:	bxcs	lr
   25c0c:	bx	lr
   25c10:	sub	r1, r0, #65	; 0x41
   25c14:	cmp	r1, #26
   25c18:	addcc	r0, r0, #32
   25c1c:	bx	lr
   25c20:	sub	r1, r0, #97	; 0x61
   25c24:	cmp	r1, #26
   25c28:	subcc	r0, r0, #32
   25c2c:	bx	lr
   25c30:	push	{r4, r5, r6, sl, fp, lr}
   25c34:	add	fp, sp, #16
   25c38:	cmp	r0, r1
   25c3c:	moveq	r0, #0
   25c40:	popeq	{r4, r5, r6, sl, fp, pc}
   25c44:	mov	r4, r1
   25c48:	mov	r5, r0
   25c4c:	ldrb	r0, [r5]
   25c50:	bl	25c10 <ftello64@plt+0x14328>
   25c54:	mov	r6, r0
   25c58:	ldrb	r0, [r4]
   25c5c:	bl	25c10 <ftello64@plt+0x14328>
   25c60:	uxtb	r1, r6
   25c64:	cmp	r1, #0
   25c68:	beq	25c80 <ftello64@plt+0x14398>
   25c6c:	add	r4, r4, #1
   25c70:	add	r5, r5, #1
   25c74:	uxtb	r2, r0
   25c78:	cmp	r1, r2
   25c7c:	beq	25c4c <ftello64@plt+0x14364>
   25c80:	uxtb	r0, r0
   25c84:	sub	r0, r1, r0
   25c88:	pop	{r4, r5, r6, sl, fp, pc}
   25c8c:	push	{r4, r5, r6, sl, fp, lr}
   25c90:	add	fp, sp, #16
   25c94:	mov	r4, r0
   25c98:	bl	116a8 <__fpending@plt>
   25c9c:	mov	r5, r0
   25ca0:	mov	r0, r4
   25ca4:	bl	116b4 <ferror_unlocked@plt>
   25ca8:	mov	r6, r0
   25cac:	mov	r0, r4
   25cb0:	bl	25dd4 <ftello64@plt+0x144ec>
   25cb4:	cmp	r6, #0
   25cb8:	beq	25cd8 <ftello64@plt+0x143f0>
   25cbc:	mvn	r4, #0
   25cc0:	cmp	r0, #0
   25cc4:	bne	25d0c <ftello64@plt+0x14424>
   25cc8:	bl	11774 <__errno_location@plt>
   25ccc:	mov	r1, #0
   25cd0:	str	r1, [r0]
   25cd4:	b	25d0c <ftello64@plt+0x14424>
   25cd8:	cmp	r0, #0
   25cdc:	mov	r4, r0
   25ce0:	mvnne	r4, #0
   25ce4:	cmp	r5, #0
   25ce8:	bne	25d0c <ftello64@plt+0x14424>
   25cec:	cmp	r0, #0
   25cf0:	beq	25d0c <ftello64@plt+0x14424>
   25cf4:	bl	11774 <__errno_location@plt>
   25cf8:	ldr	r0, [r0]
   25cfc:	subs	r4, r0, #9
   25d00:	mvnne	r4, #0
   25d04:	mov	r0, r4
   25d08:	pop	{r4, r5, r6, sl, fp, pc}
   25d0c:	mov	r0, r4
   25d10:	pop	{r4, r5, r6, sl, fp, pc}
   25d14:	push	{r4, r5, r6, r7, fp, lr}
   25d18:	add	fp, sp, #16
   25d1c:	mov	r5, r1
   25d20:	mov	r4, r0
   25d24:	ldr	r0, [r0, #4]
   25d28:	cmp	r0, r1
   25d2c:	strcs	r5, [r4]
   25d30:	movcs	r0, #1
   25d34:	popcs	{r4, r5, r6, r7, fp, pc}
   25d38:	mov	r6, r3
   25d3c:	cmp	r3, #0
   25d40:	beq	25d68 <ftello64@plt+0x14480>
   25d44:	mvn	r0, #0
   25d48:	udiv	r0, r0, r6
   25d4c:	cmp	r0, r5
   25d50:	bcs	25d68 <ftello64@plt+0x14480>
   25d54:	bl	11774 <__errno_location@plt>
   25d58:	mov	r1, #12
   25d5c:	str	r1, [r0]
   25d60:	mov	r0, #0
   25d64:	pop	{r4, r5, r6, r7, fp, pc}
   25d68:	mul	r1, r6, r5
   25d6c:	ldr	r0, [r4, #8]
   25d70:	cmp	r0, r2
   25d74:	beq	25d8c <ftello64@plt+0x144a4>
   25d78:	bl	258b8 <ftello64@plt+0x13fd0>
   25d7c:	mov	r7, r0
   25d80:	cmp	r0, #0
   25d84:	bne	25dbc <ftello64@plt+0x144d4>
   25d88:	b	25dcc <ftello64@plt+0x144e4>
   25d8c:	mov	r0, r1
   25d90:	bl	25888 <ftello64@plt+0x13fa0>
   25d94:	cmp	r0, #0
   25d98:	beq	25dcc <ftello64@plt+0x144e4>
   25d9c:	mov	r7, r0
   25da0:	ldr	r1, [r4, #8]
   25da4:	cmp	r1, #0
   25da8:	beq	25dbc <ftello64@plt+0x144d4>
   25dac:	ldr	r0, [r4]
   25db0:	mul	r2, r0, r6
   25db4:	mov	r0, r7
   25db8:	bl	115c4 <memcpy@plt>
   25dbc:	str	r5, [r4]
   25dc0:	stmib	r4, {r5, r7}
   25dc4:	mov	r0, #1
   25dc8:	pop	{r4, r5, r6, r7, fp, pc}
   25dcc:	mov	r0, #0
   25dd0:	pop	{r4, r5, r6, r7, fp, pc}
   25dd4:	push	{r4, r5, fp, lr}
   25dd8:	add	fp, sp, #8
   25ddc:	sub	sp, sp, #8
   25de0:	mov	r4, r0
   25de4:	bl	117d4 <fileno@plt>
   25de8:	cmn	r0, #1
   25dec:	ble	25e64 <ftello64@plt+0x1457c>
   25df0:	mov	r0, r4
   25df4:	bl	11708 <__freading@plt>
   25df8:	cmp	r0, #0
   25dfc:	beq	25e28 <ftello64@plt+0x14540>
   25e00:	mov	r0, r4
   25e04:	bl	117d4 <fileno@plt>
   25e08:	mov	r1, #1
   25e0c:	str	r1, [sp]
   25e10:	mov	r2, #0
   25e14:	mov	r3, #0
   25e18:	bl	11684 <lseek64@plt>
   25e1c:	and	r0, r0, r1
   25e20:	cmn	r0, #1
   25e24:	beq	25e64 <ftello64@plt+0x1457c>
   25e28:	mov	r0, r4
   25e2c:	bl	25e74 <ftello64@plt+0x1458c>
   25e30:	cmp	r0, #0
   25e34:	beq	25e64 <ftello64@plt+0x1457c>
   25e38:	bl	11774 <__errno_location@plt>
   25e3c:	ldr	r5, [r0]
   25e40:	mov	r0, r4
   25e44:	bl	11804 <fclose@plt>
   25e48:	cmp	r5, #0
   25e4c:	beq	25e5c <ftello64@plt+0x14574>
   25e50:	bl	11774 <__errno_location@plt>
   25e54:	str	r5, [r0]
   25e58:	mvn	r0, #0
   25e5c:	sub	sp, fp, #8
   25e60:	pop	{r4, r5, fp, pc}
   25e64:	mov	r0, r4
   25e68:	sub	sp, fp, #8
   25e6c:	pop	{r4, r5, fp, lr}
   25e70:	b	11804 <fclose@plt>
   25e74:	push	{r4, sl, fp, lr}
   25e78:	add	fp, sp, #8
   25e7c:	mov	r4, r0
   25e80:	cmp	r0, #0
   25e84:	beq	25e9c <ftello64@plt+0x145b4>
   25e88:	mov	r0, r4
   25e8c:	bl	11708 <__freading@plt>
   25e90:	cmp	r0, #0
   25e94:	movne	r0, r4
   25e98:	blne	25ea8 <ftello64@plt+0x145c0>
   25e9c:	mov	r0, r4
   25ea0:	pop	{r4, sl, fp, lr}
   25ea4:	b	11570 <fflush@plt>
   25ea8:	ldrb	r1, [r0, #1]
   25eac:	tst	r1, #1
   25eb0:	bxeq	lr
   25eb4:	push	{fp, lr}
   25eb8:	mov	fp, sp
   25ebc:	sub	sp, sp, #8
   25ec0:	mov	r1, #1
   25ec4:	str	r1, [sp]
   25ec8:	mov	r2, #0
   25ecc:	mov	r3, #0
   25ed0:	bl	25edc <ftello64@plt+0x145f4>
   25ed4:	mov	sp, fp
   25ed8:	pop	{fp, pc}
   25edc:	push	{r4, r5, r6, r7, fp, lr}
   25ee0:	add	fp, sp, #16
   25ee4:	sub	sp, sp, #8
   25ee8:	mov	r5, r3
   25eec:	mov	r6, r2
   25ef0:	mov	r4, r0
   25ef4:	ldr	r0, [r0, #4]
   25ef8:	ldr	r1, [r4, #8]
   25efc:	cmp	r1, r0
   25f00:	bne	25f1c <ftello64@plt+0x14634>
   25f04:	ldrd	r0, [r4, #16]
   25f08:	cmp	r1, r0
   25f0c:	bne	25f1c <ftello64@plt+0x14634>
   25f10:	ldr	r0, [r4, #36]	; 0x24
   25f14:	cmp	r0, #0
   25f18:	beq	25f34 <ftello64@plt+0x1464c>
   25f1c:	mov	r0, r4
   25f20:	mov	r2, r6
   25f24:	mov	r3, r5
   25f28:	sub	sp, fp, #16
   25f2c:	pop	{r4, r5, r6, r7, fp, lr}
   25f30:	b	1181c <fseeko64@plt>
   25f34:	ldr	r7, [fp, #8]
   25f38:	mov	r0, r4
   25f3c:	bl	117d4 <fileno@plt>
   25f40:	str	r7, [sp]
   25f44:	mov	r2, r6
   25f48:	mov	r3, r5
   25f4c:	bl	11684 <lseek64@plt>
   25f50:	and	r2, r0, r1
   25f54:	cmn	r2, #1
   25f58:	mvneq	r0, #0
   25f5c:	subeq	sp, fp, #16
   25f60:	popeq	{r4, r5, r6, r7, fp, pc}
   25f64:	strd	r0, [r4, #80]	; 0x50
   25f68:	ldr	r0, [r4]
   25f6c:	bic	r0, r0, #16
   25f70:	str	r0, [r4]
   25f74:	mov	r0, #0
   25f78:	sub	sp, fp, #16
   25f7c:	pop	{r4, r5, r6, r7, fp, pc}
   25f80:	push	{fp, lr}
   25f84:	mov	fp, sp
   25f88:	bl	11774 <__errno_location@plt>
   25f8c:	mov	r1, #12
   25f90:	str	r1, [r0]
   25f94:	mov	r0, #0
   25f98:	pop	{fp, pc}
   25f9c:	b	25888 <ftello64@plt+0x13fa0>
   25fa0:	cmp	r1, #0
   25fa4:	orreq	r1, r1, #1
   25fa8:	b	258b8 <ftello64@plt+0x13fd0>
   25fac:	b	25834 <ftello64@plt+0x13f4c>
   25fb0:	clz	r3, r2
   25fb4:	lsr	ip, r3, #5
   25fb8:	clz	r3, r1
   25fbc:	lsr	r3, r3, #5
   25fc0:	orrs	r3, r3, ip
   25fc4:	movwne	r1, #1
   25fc8:	movwne	r2, #1
   25fcc:	b	26e3c <ftello64@plt+0x15554>
   25fd0:	push	{fp, lr}
   25fd4:	mov	fp, sp
   25fd8:	mov	r0, #14
   25fdc:	bl	11858 <nl_langinfo@plt>
   25fe0:	movw	r1, #31704	; 0x7bd8
   25fe4:	movt	r1, #2
   25fe8:	cmp	r0, #0
   25fec:	movne	r1, r0
   25ff0:	ldrb	r2, [r1]
   25ff4:	movw	r0, #36289	; 0x8dc1
   25ff8:	movt	r0, #2
   25ffc:	cmp	r2, #0
   26000:	movne	r0, r1
   26004:	pop	{fp, pc}
   26008:	push	{r4, r5, r6, sl, fp, lr}
   2600c:	add	fp, sp, #16
   26010:	mov	r4, r0
   26014:	ldrb	r0, [r0, #16]
   26018:	cmp	r0, #0
   2601c:	popne	{r4, r5, r6, sl, fp, pc}
   26020:	ldrb	r0, [r4, #4]
   26024:	cmp	r0, #0
   26028:	bne	26074 <ftello64@plt+0x1478c>
   2602c:	ldr	r0, [r4, #20]
   26030:	ldrb	r0, [r0]
   26034:	bl	275d4 <ftello64@plt+0x15cec>
   26038:	cmp	r0, #0
   2603c:	beq	2605c <ftello64@plt+0x14774>
   26040:	mov	r0, #1
   26044:	str	r0, [r4, #24]
   26048:	ldr	r1, [r4, #20]
   2604c:	ldrb	r1, [r1]
   26050:	strb	r0, [r4, #28]
   26054:	str	r1, [r4, #32]
   26058:	b	2611c <ftello64@plt+0x14834>
   2605c:	add	r0, r4, #8
   26060:	bl	115f4 <mbsinit@plt>
   26064:	cmp	r0, #0
   26068:	beq	26128 <ftello64@plt+0x14840>
   2606c:	mov	r0, #1
   26070:	strb	r0, [r4, #4]
   26074:	ldr	r0, [r4]
   26078:	ldr	r1, [r4, #20]
   2607c:	add	r6, r4, #32
   26080:	add	r5, r4, #8
   26084:	sub	r2, r0, r1
   26088:	mov	r0, r6
   2608c:	mov	r3, r5
   26090:	bl	261f0 <ftello64@plt+0x14908>
   26094:	str	r0, [r4, #24]
   26098:	cmn	r0, #2
   2609c:	beq	26104 <ftello64@plt+0x1481c>
   260a0:	cmp	r0, #0
   260a4:	beq	260c0 <ftello64@plt+0x147d8>
   260a8:	cmn	r0, #1
   260ac:	bne	260e4 <ftello64@plt+0x147fc>
   260b0:	mov	r0, #0
   260b4:	strb	r0, [r4, #28]
   260b8:	mov	r0, #1
   260bc:	b	26118 <ftello64@plt+0x14830>
   260c0:	mov	r0, #1
   260c4:	str	r0, [r4, #24]
   260c8:	ldr	r0, [r4, #20]
   260cc:	ldrb	r0, [r0]
   260d0:	cmp	r0, #0
   260d4:	bne	26148 <ftello64@plt+0x14860>
   260d8:	ldr	r0, [r6]
   260dc:	cmp	r0, #0
   260e0:	bne	26168 <ftello64@plt+0x14880>
   260e4:	mov	r0, #1
   260e8:	strb	r0, [r4, #28]
   260ec:	mov	r0, r5
   260f0:	bl	115f4 <mbsinit@plt>
   260f4:	cmp	r0, #0
   260f8:	movne	r0, #0
   260fc:	strbne	r0, [r4, #4]
   26100:	b	2611c <ftello64@plt+0x14834>
   26104:	mov	r0, #0
   26108:	strb	r0, [r4, #28]
   2610c:	ldr	r0, [r4]
   26110:	ldr	r1, [r4, #20]
   26114:	sub	r0, r0, r1
   26118:	str	r0, [r4, #24]
   2611c:	mov	r0, #1
   26120:	strb	r0, [r4, #16]
   26124:	pop	{r4, r5, r6, sl, fp, pc}
   26128:	movw	r0, #34392	; 0x8658
   2612c:	movt	r0, #2
   26130:	movw	r1, #35295	; 0x89df
   26134:	movt	r1, #2
   26138:	movw	r3, #35310	; 0x89ee
   2613c:	movt	r3, #2
   26140:	mov	r2, #135	; 0x87
   26144:	bl	118d0 <__assert_fail@plt>
   26148:	movw	r0, #34479	; 0x86af
   2614c:	movt	r0, #2
   26150:	movw	r1, #35295	; 0x89df
   26154:	movt	r1, #2
   26158:	movw	r3, #35310	; 0x89ee
   2615c:	movt	r3, #2
   26160:	mov	r2, #162	; 0xa2
   26164:	bl	118d0 <__assert_fail@plt>
   26168:	movw	r0, #34502	; 0x86c6
   2616c:	movt	r0, #2
   26170:	movw	r1, #35295	; 0x89df
   26174:	movt	r1, #2
   26178:	movw	r3, #35310	; 0x89ee
   2617c:	movt	r3, #2
   26180:	mov	r2, #163	; 0xa3
   26184:	bl	118d0 <__assert_fail@plt>
   26188:	ldr	r2, [r0]
   2618c:	ldr	r3, [r0, #20]
   26190:	add	r3, r3, r1
   26194:	str	r3, [r0, #20]
   26198:	add	r1, r2, r1
   2619c:	str	r1, [r0]
   261a0:	bx	lr
   261a4:	ldr	r2, [r1]
   261a8:	str	r2, [r0]
   261ac:	ldrb	r3, [r1, #4]
   261b0:	strb	r3, [r0, #4]
   261b4:	add	r2, r0, #8
   261b8:	cmp	r3, #0
   261bc:	beq	261d0 <ftello64@plt+0x148e8>
   261c0:	ldr	r3, [r1, #8]
   261c4:	ldr	ip, [r1, #12]
   261c8:	stm	r2, {r3, ip}
   261cc:	b	261dc <ftello64@plt+0x148f4>
   261d0:	mov	r3, #0
   261d4:	str	r3, [r2]
   261d8:	str	r3, [r2, #4]
   261dc:	ldrb	r2, [r1, #16]
   261e0:	strb	r2, [r0, #16]
   261e4:	add	r0, r0, #20
   261e8:	add	r1, r1, #20
   261ec:	b	27584 <ftello64@plt+0x15c9c>
   261f0:	push	{r4, r5, r6, r7, fp, lr}
   261f4:	add	fp, sp, #16
   261f8:	sub	sp, sp, #8
   261fc:	mov	r7, r2
   26200:	mov	r4, r1
   26204:	add	r5, sp, #4
   26208:	cmp	r0, #0
   2620c:	movne	r5, r0
   26210:	mov	r0, r5
   26214:	bl	116c0 <mbrtowc@plt>
   26218:	mov	r6, r0
   2621c:	cmp	r7, #0
   26220:	beq	26244 <ftello64@plt+0x1495c>
   26224:	cmn	r6, #2
   26228:	bcc	26244 <ftello64@plt+0x1495c>
   2622c:	mov	r0, #0
   26230:	bl	2745c <ftello64@plt+0x15b74>
   26234:	cmp	r0, #0
   26238:	ldrbeq	r0, [r4]
   2623c:	streq	r0, [r5]
   26240:	moveq	r6, #1
   26244:	mov	r0, r6
   26248:	sub	sp, fp, #16
   2624c:	pop	{r4, r5, r6, r7, fp, pc}
   26250:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   26254:	add	fp, sp, #28
   26258:	sub	sp, sp, #300	; 0x12c
   2625c:	mov	r5, r1
   26260:	mov	r6, r0
   26264:	bl	11690 <__ctype_get_mb_cur_max@plt>
   26268:	cmp	r0, #2
   2626c:	bcc	265fc <ftello64@plt+0x14d14>
   26270:	mov	r4, #0
   26274:	str	r4, [fp, #-80]	; 0xffffffb0
   26278:	str	r4, [fp, #-84]	; 0xffffffac
   2627c:	strb	r4, [fp, #-88]	; 0xffffffa8
   26280:	str	r5, [fp, #-72]	; 0xffffffb8
   26284:	strb	r4, [fp, #-76]	; 0xffffffb4
   26288:	sub	r0, fp, #88	; 0x58
   2628c:	bl	26c5c <ftello64@plt+0x15374>
   26290:	ldrb	r0, [fp, #-64]	; 0xffffffc0
   26294:	cmp	r0, #0
   26298:	beq	262a8 <ftello64@plt+0x149c0>
   2629c:	ldr	r0, [fp, #-60]	; 0xffffffc4
   262a0:	cmp	r0, #0
   262a4:	beq	266fc <ftello64@plt+0x14e14>
   262a8:	str	r4, [fp, #-136]	; 0xffffff78
   262ac:	str	r4, [fp, #-140]	; 0xffffff74
   262b0:	str	r4, [sp, #136]	; 0x88
   262b4:	str	r4, [sp, #132]	; 0x84
   262b8:	strb	r4, [fp, #-144]	; 0xffffff70
   262bc:	str	r5, [fp, #-128]	; 0xffffff80
   262c0:	strb	r4, [fp, #-132]	; 0xffffff7c
   262c4:	str	r6, [sp, #144]	; 0x90
   262c8:	strb	r4, [sp, #128]	; 0x80
   262cc:	strb	r4, [sp, #140]	; 0x8c
   262d0:	add	r7, sp, #128	; 0x80
   262d4:	mov	r0, r7
   262d8:	bl	26c5c <ftello64@plt+0x15374>
   262dc:	ldrb	r0, [sp, #152]	; 0x98
   262e0:	cmp	r0, #0
   262e4:	beq	262f4 <ftello64@plt+0x14a0c>
   262e8:	ldr	r0, [sp, #156]	; 0x9c
   262ec:	cmp	r0, #0
   262f0:	beq	26708 <ftello64@plt+0x14e20>
   262f4:	add	r0, sp, #16
   262f8:	add	r0, r0, #4
   262fc:	str	r0, [sp, #4]
   26300:	mov	r0, #1
   26304:	str	r0, [sp, #8]
   26308:	mov	r8, #0
   2630c:	add	r0, r7, #16
   26310:	str	r0, [sp]
   26314:	mov	r0, #0
   26318:	str	r0, [sp, #12]
   2631c:	mov	sl, #0
   26320:	mov	r9, #0
   26324:	mov	r4, sl
   26328:	add	r0, r9, r9, lsl #2
   2632c:	cmp	sl, r0
   26330:	bcc	263f0 <ftello64@plt+0x14b08>
   26334:	ldr	r0, [sp, #8]
   26338:	tst	r0, #1
   2633c:	beq	263f0 <ftello64@plt+0x14b08>
   26340:	cmp	r9, #10
   26344:	bcc	263f0 <ftello64@plt+0x14b08>
   26348:	mov	sl, r7
   2634c:	ldr	r1, [sp, #12]
   26350:	subs	r0, r4, r1
   26354:	beq	26398 <ftello64@plt+0x14ab0>
   26358:	sub	r7, r1, r4
   2635c:	sub	r0, fp, #144	; 0x90
   26360:	bl	26c5c <ftello64@plt+0x15374>
   26364:	ldrb	r0, [fp, #-120]	; 0xffffff88
   26368:	cmp	r0, #0
   2636c:	beq	2637c <ftello64@plt+0x14a94>
   26370:	ldr	r0, [fp, #-116]	; 0xffffff8c
   26374:	cmp	r0, #0
   26378:	beq	26398 <ftello64@plt+0x14ab0>
   2637c:	strb	r8, [fp, #-132]	; 0xffffff7c
   26380:	ldr	r0, [fp, #-128]	; 0xffffff80
   26384:	ldr	r1, [fp, #-124]	; 0xffffff84
   26388:	add	r0, r0, r1
   2638c:	str	r0, [fp, #-128]	; 0xffffff80
   26390:	adds	r7, r7, #1
   26394:	bne	2635c <ftello64@plt+0x14a74>
   26398:	sub	r0, fp, #144	; 0x90
   2639c:	bl	26c5c <ftello64@plt+0x15374>
   263a0:	ldrb	r0, [fp, #-120]	; 0xffffff88
   263a4:	cmp	r0, #0
   263a8:	beq	263e8 <ftello64@plt+0x14b00>
   263ac:	ldr	r0, [fp, #-116]	; 0xffffff8c
   263b0:	cmp	r0, #0
   263b4:	str	r4, [sp, #12]
   263b8:	mov	r7, sl
   263bc:	bne	263f0 <ftello64@plt+0x14b08>
   263c0:	mov	r0, r6
   263c4:	mov	r1, r5
   263c8:	add	r2, sp, #72	; 0x48
   263cc:	bl	26730 <ftello64@plt+0x14e48>
   263d0:	mov	r1, #0
   263d4:	str	r1, [sp, #8]
   263d8:	cmp	r0, #0
   263dc:	str	r4, [sp, #12]
   263e0:	beq	263f0 <ftello64@plt+0x14b08>
   263e4:	b	26724 <ftello64@plt+0x14e3c>
   263e8:	str	r4, [sp, #12]
   263ec:	mov	r7, sl
   263f0:	add	sl, r4, #1
   263f4:	ldrb	r0, [sp, #152]	; 0x98
   263f8:	cmp	r0, #0
   263fc:	ldrbne	r0, [fp, #-64]	; 0xffffffc0
   26400:	cmpne	r0, #0
   26404:	bne	26430 <ftello64@plt+0x14b48>
   26408:	ldr	r2, [sp, #148]	; 0x94
   2640c:	ldr	r0, [fp, #-68]	; 0xffffffbc
   26410:	cmp	r2, r0
   26414:	bne	265bc <ftello64@plt+0x14cd4>
   26418:	ldr	r1, [fp, #-72]	; 0xffffffb8
   2641c:	ldr	r0, [sp, #144]	; 0x90
   26420:	bl	11600 <memcmp@plt>
   26424:	cmp	r0, #0
   26428:	bne	265bc <ftello64@plt+0x14cd4>
   2642c:	b	26440 <ftello64@plt+0x14b58>
   26430:	ldr	r0, [fp, #-60]	; 0xffffffc4
   26434:	ldr	r1, [sp, #156]	; 0x9c
   26438:	cmp	r1, r0
   2643c:	bne	265bc <ftello64@plt+0x14cd4>
   26440:	mov	r0, r7
   26444:	mov	r1, #48	; 0x30
   26448:	vld1.64	{d16-d17}, [r0], r1
   2644c:	ldr	r1, [sp]
   26450:	vld1.64	{d18-d19}, [r1]
   26454:	add	r3, sp, #72	; 0x48
   26458:	add	r1, r3, #16
   2645c:	add	r2, r7, #32
   26460:	vld1.64	{d20-d21}, [r2]
   26464:	vldr	d22, [r0]
   26468:	vst1.64	{d18-d19}, [r1]
   2646c:	add	r0, r3, #32
   26470:	vst1.64	{d20-d21}, [r0]
   26474:	mov	r0, r3
   26478:	mov	r1, #12
   2647c:	vst1.64	{d16-d17}, [r0], r1
   26480:	strb	r8, [r0]
   26484:	str	r5, [sp, #32]
   26488:	strb	r8, [sp, #16]
   2648c:	vstr	d22, [sp, #120]	; 0x78
   26490:	ldr	r0, [sp, #88]	; 0x58
   26494:	ldr	r1, [sp, #92]	; 0x5c
   26498:	add	r0, r0, r1
   2649c:	str	r0, [sp, #88]	; 0x58
   264a0:	ldr	r0, [sp, #4]
   264a4:	str	r8, [r0]
   264a8:	str	r8, [r0, #4]
   264ac:	strb	r8, [sp, #28]
   264b0:	add	r0, sp, #16
   264b4:	bl	26c5c <ftello64@plt+0x15374>
   264b8:	ldrb	r0, [sp, #40]	; 0x28
   264bc:	cmp	r0, #0
   264c0:	beq	264d0 <ftello64@plt+0x14be8>
   264c4:	ldr	r0, [sp, #44]	; 0x2c
   264c8:	cmp	r0, #0
   264cc:	beq	2672c <ftello64@plt+0x14e44>
   264d0:	strb	r8, [sp, #28]
   264d4:	ldr	r0, [sp, #32]
   264d8:	ldr	r1, [sp, #36]	; 0x24
   264dc:	add	r0, r0, r1
   264e0:	str	r0, [sp, #32]
   264e4:	add	r0, sp, #16
   264e8:	bl	26c5c <ftello64@plt+0x15374>
   264ec:	ldrb	r0, [sp, #40]	; 0x28
   264f0:	cmp	r0, #0
   264f4:	beq	26504 <ftello64@plt+0x14c1c>
   264f8:	ldr	r0, [sp, #44]	; 0x2c
   264fc:	cmp	r0, #0
   26500:	beq	26714 <ftello64@plt+0x14e2c>
   26504:	add	sl, r4, #2
   26508:	add	r0, sp, #72	; 0x48
   2650c:	bl	26c5c <ftello64@plt+0x15374>
   26510:	ldr	r0, [sp, #100]	; 0x64
   26514:	ldrb	r1, [sp, #96]	; 0x60
   26518:	cmp	r0, #0
   2651c:	bne	26528 <ftello64@plt+0x14c40>
   26520:	cmp	r1, #0
   26524:	bne	26704 <ftello64@plt+0x14e1c>
   26528:	cmp	r1, #0
   2652c:	ldrbne	r1, [sp, #40]	; 0x28
   26530:	cmpne	r1, #0
   26534:	bne	26560 <ftello64@plt+0x14c78>
   26538:	ldr	r2, [sp, #92]	; 0x5c
   2653c:	ldr	r0, [sp, #36]	; 0x24
   26540:	cmp	r2, r0
   26544:	bne	265bc <ftello64@plt+0x14cd4>
   26548:	ldr	r1, [sp, #32]
   2654c:	ldr	r0, [sp, #88]	; 0x58
   26550:	bl	11600 <memcmp@plt>
   26554:	cmp	r0, #0
   26558:	beq	2656c <ftello64@plt+0x14c84>
   2655c:	b	265bc <ftello64@plt+0x14cd4>
   26560:	ldr	r1, [sp, #44]	; 0x2c
   26564:	cmp	r0, r1
   26568:	bne	265bc <ftello64@plt+0x14cd4>
   2656c:	strb	r8, [sp, #84]	; 0x54
   26570:	strb	r8, [sp, #28]
   26574:	ldr	r0, [sp, #88]	; 0x58
   26578:	ldr	r1, [sp, #92]	; 0x5c
   2657c:	add	r0, r0, r1
   26580:	str	r0, [sp, #88]	; 0x58
   26584:	ldr	r0, [sp, #32]
   26588:	ldr	r1, [sp, #36]	; 0x24
   2658c:	add	r0, r0, r1
   26590:	str	r0, [sp, #32]
   26594:	add	r0, sp, #16
   26598:	bl	26c5c <ftello64@plt+0x15374>
   2659c:	add	sl, sl, #1
   265a0:	ldrb	r0, [sp, #40]	; 0x28
   265a4:	cmp	r0, #0
   265a8:	beq	26508 <ftello64@plt+0x14c20>
   265ac:	ldr	r0, [sp, #44]	; 0x2c
   265b0:	cmp	r0, #0
   265b4:	bne	26508 <ftello64@plt+0x14c20>
   265b8:	b	26714 <ftello64@plt+0x14e2c>
   265bc:	add	r9, r9, #1
   265c0:	mov	r4, #0
   265c4:	strb	r4, [sp, #140]	; 0x8c
   265c8:	ldr	r0, [sp, #144]	; 0x90
   265cc:	ldr	r1, [sp, #148]	; 0x94
   265d0:	add	r0, r0, r1
   265d4:	str	r0, [sp, #144]	; 0x90
   265d8:	mov	r0, r7
   265dc:	bl	26c5c <ftello64@plt+0x15374>
   265e0:	ldrb	r0, [sp, #152]	; 0x98
   265e4:	cmp	r0, #0
   265e8:	beq	26324 <ftello64@plt+0x14a3c>
   265ec:	ldr	r0, [sp, #156]	; 0x9c
   265f0:	cmp	r0, #0
   265f4:	bne	26324 <ftello64@plt+0x14a3c>
   265f8:	b	26708 <ftello64@plt+0x14e20>
   265fc:	ldrb	r9, [r5]
   26600:	cmp	r9, #0
   26604:	beq	266fc <ftello64@plt+0x14e14>
   26608:	ldrb	r0, [r6]
   2660c:	cmp	r0, #0
   26610:	beq	26704 <ftello64@plt+0x14e1c>
   26614:	mov	r3, #1
   26618:	mov	ip, #0
   2661c:	mov	sl, r5
   26620:	mov	r7, #0
   26624:	mov	r8, #0
   26628:	add	r0, r8, r8, lsl #2
   2662c:	cmp	r7, r0
   26630:	bcc	266a4 <ftello64@plt+0x14dbc>
   26634:	tst	r3, #1
   26638:	beq	266a4 <ftello64@plt+0x14dbc>
   2663c:	cmp	r8, #10
   26640:	bcc	266a4 <ftello64@plt+0x14dbc>
   26644:	cmp	sl, #0
   26648:	beq	26670 <ftello64@plt+0x14d88>
   2664c:	sub	r1, r7, ip
   26650:	mov	r0, sl
   26654:	mov	r4, r3
   26658:	bl	11810 <strnlen@plt>
   2665c:	mov	r3, r4
   26660:	ldrb	r0, [sl, r0]!
   26664:	cmp	r0, #0
   26668:	mov	ip, r7
   2666c:	bne	266a4 <ftello64@plt+0x14dbc>
   26670:	mov	r0, r5
   26674:	mov	r4, ip
   26678:	bl	1175c <strlen@plt>
   2667c:	mov	r2, r0
   26680:	mov	r0, r6
   26684:	mov	r1, r5
   26688:	sub	r3, fp, #88	; 0x58
   2668c:	bl	26b04 <ftello64@plt+0x1521c>
   26690:	mov	ip, r4
   26694:	mov	r3, #0
   26698:	cmp	r0, #0
   2669c:	mov	sl, #0
   266a0:	bne	2671c <ftello64@plt+0x14e34>
   266a4:	ldrb	r0, [r6]
   266a8:	cmp	r0, r9
   266ac:	bne	266e0 <ftello64@plt+0x14df8>
   266b0:	mov	r0, #1
   266b4:	ldrb	r1, [r5, r0]
   266b8:	cmp	r1, #0
   266bc:	beq	266fc <ftello64@plt+0x14e14>
   266c0:	ldrb	r2, [r6, r0]
   266c4:	cmp	r2, #0
   266c8:	beq	26704 <ftello64@plt+0x14e1c>
   266cc:	add	r0, r0, #1
   266d0:	cmp	r2, r1
   266d4:	beq	266b4 <ftello64@plt+0x14dcc>
   266d8:	add	r7, r7, r0
   266dc:	b	266e4 <ftello64@plt+0x14dfc>
   266e0:	add	r7, r7, #1
   266e4:	add	r8, r8, #1
   266e8:	ldrb	r0, [r6, #1]!
   266ec:	mov	r4, #0
   266f0:	cmp	r0, #0
   266f4:	bne	26628 <ftello64@plt+0x14d40>
   266f8:	b	26708 <ftello64@plt+0x14e20>
   266fc:	mov	r4, r6
   26700:	b	26708 <ftello64@plt+0x14e20>
   26704:	mov	r4, #0
   26708:	mov	r0, r4
   2670c:	sub	sp, fp, #28
   26710:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   26714:	ldr	r4, [sp, #144]	; 0x90
   26718:	b	26708 <ftello64@plt+0x14e20>
   2671c:	ldr	r4, [fp, #-88]	; 0xffffffa8
   26720:	b	26708 <ftello64@plt+0x14e20>
   26724:	ldr	r4, [sp, #72]	; 0x48
   26728:	b	26708 <ftello64@plt+0x14e20>
   2672c:	bl	118ac <abort@plt>
   26730:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   26734:	add	fp, sp, #28
   26738:	sub	sp, sp, #132	; 0x84
   2673c:	mov	r5, r2
   26740:	mov	r4, r1
   26744:	mov	r8, r0
   26748:	mov	r0, r1
   2674c:	bl	275fc <ftello64@plt+0x15d14>
   26750:	mov	r6, r0
   26754:	mov	r7, #0
   26758:	movw	r0, #47662	; 0xba2e
   2675c:	movt	r0, #744	; 0x2e8
   26760:	cmp	r6, r0
   26764:	bhi	26af4 <ftello64@plt+0x1520c>
   26768:	mov	r0, #44	; 0x2c
   2676c:	mul	r0, r6, r0
   26770:	cmp	r0, #4016	; 0xfb0
   26774:	bhi	2679c <ftello64@plt+0x14eb4>
   26778:	add	r0, r0, #22
   2677c:	bic	r0, r0, #7
   26780:	sub	r0, sp, r0
   26784:	add	r1, r0, #15
   26788:	bic	sl, r1, #15
   2678c:	mov	sp, r0
   26790:	cmp	sl, #0
   26794:	bne	267ac <ftello64@plt+0x14ec4>
   26798:	b	26af4 <ftello64@plt+0x1520c>
   2679c:	bl	274c0 <ftello64@plt+0x15bd8>
   267a0:	mov	sl, r0
   267a4:	cmp	sl, #0
   267a8:	beq	26af4 <ftello64@plt+0x1520c>
   267ac:	str	r5, [fp, #-156]	; 0xffffff64
   267b0:	mov	r9, #0
   267b4:	str	r9, [fp, #-80]	; 0xffffffb0
   267b8:	str	r9, [fp, #-84]	; 0xffffffac
   267bc:	strb	r9, [fp, #-88]	; 0xffffffa8
   267c0:	str	r4, [fp, #-72]	; 0xffffffb8
   267c4:	strb	r9, [fp, #-76]	; 0xffffffb4
   267c8:	sub	r4, fp, #88	; 0x58
   267cc:	mov	r0, r4
   267d0:	bl	26c5c <ftello64@plt+0x15374>
   267d4:	add	r0, r6, r6, lsl #2
   267d8:	add	r0, sl, r0, lsl #3
   267dc:	str	r0, [fp, #-148]	; 0xffffff6c
   267e0:	ldrb	r0, [fp, #-64]	; 0xffffffc0
   267e4:	cmp	r0, #0
   267e8:	beq	267f8 <ftello64@plt+0x14f10>
   267ec:	ldr	r0, [fp, #-60]	; 0xffffffc4
   267f0:	cmp	r0, #0
   267f4:	beq	26848 <ftello64@plt+0x14f60>
   267f8:	add	r4, r4, #16
   267fc:	sub	r7, fp, #88	; 0x58
   26800:	mov	r5, sl
   26804:	mov	r0, r5
   26808:	mov	r1, r4
   2680c:	bl	27584 <ftello64@plt+0x15c9c>
   26810:	strb	r9, [fp, #-76]	; 0xffffffb4
   26814:	ldr	r0, [fp, #-72]	; 0xffffffb8
   26818:	ldr	r1, [fp, #-68]	; 0xffffffbc
   2681c:	add	r0, r0, r1
   26820:	str	r0, [fp, #-72]	; 0xffffffb8
   26824:	mov	r0, r7
   26828:	bl	26c5c <ftello64@plt+0x15374>
   2682c:	add	r5, r5, #40	; 0x28
   26830:	ldr	r0, [fp, #-60]	; 0xffffffc4
   26834:	ldrb	r1, [fp, #-64]	; 0xffffffc0
   26838:	cmp	r1, #0
   2683c:	beq	26804 <ftello64@plt+0x14f1c>
   26840:	cmp	r0, #0
   26844:	bne	26804 <ftello64@plt+0x14f1c>
   26848:	str	r8, [fp, #-160]	; 0xffffff60
   2684c:	mov	r0, #1
   26850:	ldr	r3, [fp, #-148]	; 0xffffff6c
   26854:	str	r0, [r3, #4]
   26858:	str	r6, [fp, #-152]	; 0xffffff68
   2685c:	cmp	r6, #3
   26860:	bcc	26928 <ftello64@plt+0x15040>
   26864:	mov	r4, #2
   26868:	mov	r5, #0
   2686c:	add	r0, r4, r4, lsl #2
   26870:	add	r0, sl, r0, lsl #3
   26874:	sub	r7, r0, #28
   26878:	sub	r9, r0, #40	; 0x28
   2687c:	sub	r6, r0, #36	; 0x24
   26880:	ldrb	r8, [r0, #-32]	; 0xffffffe0
   26884:	cmp	r8, #0
   26888:	bne	268a0 <ftello64@plt+0x14fb8>
   2688c:	b	268c8 <ftello64@plt+0x14fe0>
   26890:	ldr	r0, [r3, r5, lsl #2]
   26894:	sub	r5, r5, r0
   26898:	cmp	r8, #0
   2689c:	beq	268c8 <ftello64@plt+0x14fe0>
   268a0:	add	r0, r5, r5, lsl #2
   268a4:	add	r0, sl, r0, lsl #3
   268a8:	ldrb	r1, [r0, #8]
   268ac:	cmp	r1, #0
   268b0:	beq	268c8 <ftello64@plt+0x14fe0>
   268b4:	ldr	r0, [r0, #12]
   268b8:	ldr	r1, [r7]
   268bc:	cmp	r1, r0
   268c0:	bne	268f8 <ftello64@plt+0x15010>
   268c4:	b	2690c <ftello64@plt+0x15024>
   268c8:	add	r0, r5, r5, lsl #2
   268cc:	add	r1, sl, r0, lsl #3
   268d0:	ldr	r1, [r1, #4]
   268d4:	ldr	r2, [r6]
   268d8:	cmp	r2, r1
   268dc:	bne	268f8 <ftello64@plt+0x15010>
   268e0:	ldr	r1, [sl, r0, lsl #3]
   268e4:	ldr	r0, [r9]
   268e8:	bl	11600 <memcmp@plt>
   268ec:	ldr	r3, [fp, #-148]	; 0xffffff6c
   268f0:	cmp	r0, #0
   268f4:	beq	2690c <ftello64@plt+0x15024>
   268f8:	cmp	r5, #0
   268fc:	bne	26890 <ftello64@plt+0x14fa8>
   26900:	mov	r5, #0
   26904:	mov	r0, r4
   26908:	b	26914 <ftello64@plt+0x1502c>
   2690c:	add	r5, r5, #1
   26910:	sub	r0, r4, r5
   26914:	str	r0, [r3, r4, lsl #2]
   26918:	add	r4, r4, #1
   2691c:	ldr	r0, [fp, #-152]	; 0xffffff68
   26920:	cmp	r4, r0
   26924:	bne	2686c <ftello64@plt+0x14f84>
   26928:	mov	r5, #0
   2692c:	ldr	r8, [fp, #-156]	; 0xffffff64
   26930:	str	r5, [r8]
   26934:	str	r5, [fp, #-80]	; 0xffffffb0
   26938:	str	r5, [fp, #-84]	; 0xffffffac
   2693c:	str	r5, [fp, #-136]	; 0xffffff78
   26940:	str	r5, [fp, #-140]	; 0xffffff74
   26944:	strb	r5, [fp, #-88]	; 0xffffffa8
   26948:	ldr	r0, [fp, #-160]	; 0xffffff60
   2694c:	str	r0, [fp, #-72]	; 0xffffffb8
   26950:	strb	r5, [fp, #-76]	; 0xffffffb4
   26954:	str	r0, [fp, #-128]	; 0xffffff80
   26958:	strb	r5, [fp, #-144]	; 0xffffff70
   2695c:	strb	r5, [fp, #-132]	; 0xffffff7c
   26960:	sub	r0, fp, #144	; 0x90
   26964:	bl	26c5c <ftello64@plt+0x15374>
   26968:	ldrb	r1, [fp, #-120]	; 0xffffff88
   2696c:	ldr	r0, [fp, #-116]	; 0xffffff8c
   26970:	cmp	r0, #0
   26974:	bne	26980 <ftello64@plt+0x15098>
   26978:	cmp	r1, #0
   2697c:	bne	26ae8 <ftello64@plt+0x15200>
   26980:	clz	r1, r1
   26984:	lsr	r1, r1, #5
   26988:	sub	r9, fp, #144	; 0x90
   2698c:	sub	r4, fp, #88	; 0x58
   26990:	mov	r7, #0
   26994:	add	r3, r7, r7, lsl #2
   26998:	add	r2, sl, r3, lsl #3
   2699c:	tst	r1, #1
   269a0:	bne	269c0 <ftello64@plt+0x150d8>
   269a4:	ldrb	r1, [r2, #8]
   269a8:	cmp	r1, #0
   269ac:	beq	269c0 <ftello64@plt+0x150d8>
   269b0:	ldr	r1, [r2, #12]
   269b4:	cmp	r1, r0
   269b8:	bne	269e4 <ftello64@plt+0x150fc>
   269bc:	b	26a40 <ftello64@plt+0x15158>
   269c0:	ldr	r2, [r2, #4]
   269c4:	ldr	r0, [fp, #-124]	; 0xffffff84
   269c8:	cmp	r2, r0
   269cc:	bne	269e4 <ftello64@plt+0x150fc>
   269d0:	ldr	r0, [sl, r3, lsl #3]
   269d4:	ldr	r1, [fp, #-128]	; 0xffffff80
   269d8:	bl	11600 <memcmp@plt>
   269dc:	cmp	r0, #0
   269e0:	beq	26a40 <ftello64@plt+0x15158>
   269e4:	cmp	r7, #0
   269e8:	beq	26a68 <ftello64@plt+0x15180>
   269ec:	ldr	r0, [fp, #-148]	; 0xffffff6c
   269f0:	ldr	r6, [r0, r7, lsl #2]
   269f4:	sub	r7, r7, r6
   269f8:	cmp	r6, #0
   269fc:	beq	26ab4 <ftello64@plt+0x151cc>
   26a00:	mov	r0, r4
   26a04:	bl	26c5c <ftello64@plt+0x15374>
   26a08:	ldrb	r0, [fp, #-64]	; 0xffffffc0
   26a0c:	cmp	r0, #0
   26a10:	beq	26a20 <ftello64@plt+0x15138>
   26a14:	ldr	r0, [fp, #-60]	; 0xffffffc4
   26a18:	cmp	r0, #0
   26a1c:	beq	26b00 <ftello64@plt+0x15218>
   26a20:	strb	r5, [fp, #-76]	; 0xffffffb4
   26a24:	ldr	r0, [fp, #-72]	; 0xffffffb8
   26a28:	ldr	r1, [fp, #-68]	; 0xffffffbc
   26a2c:	add	r0, r0, r1
   26a30:	str	r0, [fp, #-72]	; 0xffffffb8
   26a34:	subs	r6, r6, #1
   26a38:	bne	26a00 <ftello64@plt+0x15118>
   26a3c:	b	26ab4 <ftello64@plt+0x151cc>
   26a40:	strb	r5, [fp, #-132]	; 0xffffff7c
   26a44:	ldr	r0, [fp, #-128]	; 0xffffff80
   26a48:	ldr	r1, [fp, #-124]	; 0xffffff84
   26a4c:	add	r0, r0, r1
   26a50:	str	r0, [fp, #-128]	; 0xffffff80
   26a54:	add	r7, r7, #1
   26a58:	ldr	r0, [fp, #-152]	; 0xffffff68
   26a5c:	cmp	r7, r0
   26a60:	bne	26ab4 <ftello64@plt+0x151cc>
   26a64:	b	26ae0 <ftello64@plt+0x151f8>
   26a68:	mov	r0, r4
   26a6c:	bl	26c5c <ftello64@plt+0x15374>
   26a70:	ldrb	r0, [fp, #-64]	; 0xffffffc0
   26a74:	cmp	r0, #0
   26a78:	beq	26a88 <ftello64@plt+0x151a0>
   26a7c:	ldr	r0, [fp, #-60]	; 0xffffffc4
   26a80:	cmp	r0, #0
   26a84:	beq	26b00 <ftello64@plt+0x15218>
   26a88:	mov	r7, #0
   26a8c:	strb	r7, [fp, #-76]	; 0xffffffb4
   26a90:	strb	r7, [fp, #-132]	; 0xffffff7c
   26a94:	ldr	r0, [fp, #-72]	; 0xffffffb8
   26a98:	ldr	r1, [fp, #-68]	; 0xffffffbc
   26a9c:	add	r0, r0, r1
   26aa0:	str	r0, [fp, #-72]	; 0xffffffb8
   26aa4:	ldr	r0, [fp, #-128]	; 0xffffff80
   26aa8:	ldr	r1, [fp, #-124]	; 0xffffff84
   26aac:	add	r0, r0, r1
   26ab0:	str	r0, [fp, #-128]	; 0xffffff80
   26ab4:	mov	r0, r9
   26ab8:	bl	26c5c <ftello64@plt+0x15374>
   26abc:	ldrb	r2, [fp, #-120]	; 0xffffff88
   26ac0:	clz	r0, r2
   26ac4:	lsr	r1, r0, #5
   26ac8:	ldr	r0, [fp, #-116]	; 0xffffff8c
   26acc:	cmp	r0, #0
   26ad0:	bne	26994 <ftello64@plt+0x150ac>
   26ad4:	cmp	r2, #0
   26ad8:	beq	26994 <ftello64@plt+0x150ac>
   26adc:	b	26ae8 <ftello64@plt+0x15200>
   26ae0:	ldr	r0, [fp, #-72]	; 0xffffffb8
   26ae4:	str	r0, [r8]
   26ae8:	mov	r0, sl
   26aec:	bl	27530 <ftello64@plt+0x15c48>
   26af0:	mov	r7, #1
   26af4:	mov	r0, r7
   26af8:	sub	sp, fp, #28
   26afc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   26b00:	bl	118ac <abort@plt>
   26b04:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   26b08:	add	fp, sp, #24
   26b0c:	mov	r4, #0
   26b10:	cmn	r2, #-536870911	; 0xe0000001
   26b14:	bhi	26c50 <ftello64@plt+0x15368>
   26b18:	mov	r8, r3
   26b1c:	mov	r5, r2
   26b20:	mov	r6, r1
   26b24:	mov	r7, r0
   26b28:	lsl	r0, r2, #2
   26b2c:	cmp	r0, #4016	; 0xfb0
   26b30:	bhi	26b58 <ftello64@plt+0x15270>
   26b34:	add	r0, r0, #22
   26b38:	bic	r0, r0, #7
   26b3c:	sub	r1, sp, r0
   26b40:	add	r0, r1, #15
   26b44:	bic	r0, r0, #15
   26b48:	mov	sp, r1
   26b4c:	cmp	r0, #0
   26b50:	bne	26b64 <ftello64@plt+0x1527c>
   26b54:	b	26c50 <ftello64@plt+0x15368>
   26b58:	bl	274c0 <ftello64@plt+0x15bd8>
   26b5c:	cmp	r0, #0
   26b60:	beq	26c50 <ftello64@plt+0x15368>
   26b64:	mov	r1, #1
   26b68:	str	r1, [r0, #4]
   26b6c:	cmp	r5, #3
   26b70:	bcc	26bd4 <ftello64@plt+0x152ec>
   26b74:	mov	r1, #2
   26b78:	mov	r2, #0
   26b7c:	ldrb	r4, [r6, r2]
   26b80:	add	r3, r6, r1
   26b84:	ldrb	r3, [r3, #-1]
   26b88:	cmp	r3, r4
   26b8c:	bne	26ba8 <ftello64@plt+0x152c0>
   26b90:	b	26bbc <ftello64@plt+0x152d4>
   26b94:	ldr	r4, [r0, r2, lsl #2]
   26b98:	sub	r2, r2, r4
   26b9c:	ldrb	r4, [r6, r2]
   26ba0:	cmp	r3, r4
   26ba4:	beq	26bbc <ftello64@plt+0x152d4>
   26ba8:	cmp	r2, #0
   26bac:	bne	26b94 <ftello64@plt+0x152ac>
   26bb0:	mov	r2, #0
   26bb4:	mov	r3, r1
   26bb8:	b	26bc4 <ftello64@plt+0x152dc>
   26bbc:	add	r2, r2, #1
   26bc0:	sub	r3, r1, r2
   26bc4:	str	r3, [r0, r1, lsl #2]
   26bc8:	add	r1, r1, #1
   26bcc:	cmp	r1, r5
   26bd0:	bne	26b7c <ftello64@plt+0x15294>
   26bd4:	mov	r1, #0
   26bd8:	str	r1, [r8]
   26bdc:	ldrb	r3, [r7]
   26be0:	cmp	r3, #0
   26be4:	beq	26c48 <ftello64@plt+0x15360>
   26be8:	mov	r2, r7
   26bec:	ldrb	r4, [r6, r1]
   26bf0:	uxtb	r3, r3
   26bf4:	cmp	r4, r3
   26bf8:	bne	26c10 <ftello64@plt+0x15328>
   26bfc:	add	r1, r1, #1
   26c00:	cmp	r1, r5
   26c04:	beq	26c44 <ftello64@plt+0x1535c>
   26c08:	add	r7, r7, #1
   26c0c:	b	26c34 <ftello64@plt+0x1534c>
   26c10:	cmp	r1, #0
   26c14:	beq	26c28 <ftello64@plt+0x15340>
   26c18:	ldr	r3, [r0, r1, lsl #2]
   26c1c:	sub	r1, r1, r3
   26c20:	add	r2, r2, r3
   26c24:	b	26c34 <ftello64@plt+0x1534c>
   26c28:	add	r7, r7, #1
   26c2c:	add	r2, r2, #1
   26c30:	mov	r1, #0
   26c34:	ldrb	r3, [r7]
   26c38:	cmp	r3, #0
   26c3c:	bne	26bec <ftello64@plt+0x15304>
   26c40:	b	26c48 <ftello64@plt+0x15360>
   26c44:	str	r2, [r8]
   26c48:	bl	27530 <ftello64@plt+0x15c48>
   26c4c:	mov	r4, #1
   26c50:	mov	r0, r4
   26c54:	sub	sp, fp, #24
   26c58:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   26c5c:	push	{r4, r5, r6, r7, fp, lr}
   26c60:	add	fp, sp, #16
   26c64:	mov	r4, r0
   26c68:	ldrb	r0, [r0, #12]
   26c6c:	cmp	r0, #0
   26c70:	popne	{r4, r5, r6, r7, fp, pc}
   26c74:	ldrb	r0, [r4]
   26c78:	cmp	r0, #0
   26c7c:	bne	26cc8 <ftello64@plt+0x153e0>
   26c80:	ldr	r0, [r4, #16]
   26c84:	ldrb	r0, [r0]
   26c88:	bl	275d4 <ftello64@plt+0x15cec>
   26c8c:	cmp	r0, #0
   26c90:	beq	26cb0 <ftello64@plt+0x153c8>
   26c94:	mov	r0, #1
   26c98:	str	r0, [r4, #20]
   26c9c:	ldr	r1, [r4, #16]
   26ca0:	ldrb	r1, [r1]
   26ca4:	strb	r0, [r4, #24]
   26ca8:	str	r1, [r4, #28]
   26cac:	b	26d80 <ftello64@plt+0x15498>
   26cb0:	add	r0, r4, #4
   26cb4:	bl	115f4 <mbsinit@plt>
   26cb8:	cmp	r0, #0
   26cbc:	beq	26d8c <ftello64@plt+0x154a4>
   26cc0:	mov	r0, #1
   26cc4:	strb	r0, [r4]
   26cc8:	ldr	r7, [r4, #16]
   26ccc:	bl	11690 <__ctype_get_mb_cur_max@plt>
   26cd0:	mov	r1, r0
   26cd4:	mov	r0, r7
   26cd8:	bl	2742c <ftello64@plt+0x15b44>
   26cdc:	mov	r2, r0
   26ce0:	add	r6, r4, #28
   26ce4:	add	r5, r4, #4
   26ce8:	mov	r0, r6
   26cec:	mov	r1, r7
   26cf0:	mov	r3, r5
   26cf4:	bl	261f0 <ftello64@plt+0x14908>
   26cf8:	str	r0, [r4, #20]
   26cfc:	cmn	r0, #2
   26d00:	beq	26d6c <ftello64@plt+0x15484>
   26d04:	cmp	r0, #0
   26d08:	beq	26d28 <ftello64@plt+0x15440>
   26d0c:	cmn	r0, #1
   26d10:	bne	26d4c <ftello64@plt+0x15464>
   26d14:	mov	r0, #0
   26d18:	strb	r0, [r4, #24]
   26d1c:	mov	r0, #1
   26d20:	str	r0, [r4, #20]
   26d24:	b	26d80 <ftello64@plt+0x15498>
   26d28:	mov	r0, #1
   26d2c:	str	r0, [r4, #20]
   26d30:	ldr	r0, [r4, #16]
   26d34:	ldrb	r0, [r0]
   26d38:	cmp	r0, #0
   26d3c:	bne	26dac <ftello64@plt+0x154c4>
   26d40:	ldr	r0, [r6]
   26d44:	cmp	r0, #0
   26d48:	bne	26dcc <ftello64@plt+0x154e4>
   26d4c:	mov	r0, #1
   26d50:	strb	r0, [r4, #24]
   26d54:	mov	r0, r5
   26d58:	bl	115f4 <mbsinit@plt>
   26d5c:	cmp	r0, #0
   26d60:	movne	r0, #0
   26d64:	strbne	r0, [r4]
   26d68:	b	26d80 <ftello64@plt+0x15498>
   26d6c:	ldr	r0, [r4, #16]
   26d70:	bl	1175c <strlen@plt>
   26d74:	str	r0, [r4, #20]
   26d78:	mov	r0, #0
   26d7c:	strb	r0, [r4, #24]
   26d80:	mov	r0, #1
   26d84:	strb	r0, [r4, #12]
   26d88:	pop	{r4, r5, r6, r7, fp, pc}
   26d8c:	movw	r0, #34392	; 0x8658
   26d90:	movt	r0, #2
   26d94:	movw	r1, #34415	; 0x866f
   26d98:	movt	r1, #2
   26d9c:	movw	r3, #34431	; 0x867f
   26da0:	movt	r3, #2
   26da4:	mov	r2, #143	; 0x8f
   26da8:	bl	118d0 <__assert_fail@plt>
   26dac:	movw	r0, #34479	; 0x86af
   26db0:	movt	r0, #2
   26db4:	movw	r1, #34415	; 0x866f
   26db8:	movt	r1, #2
   26dbc:	movw	r3, #34431	; 0x867f
   26dc0:	movt	r3, #2
   26dc4:	mov	r2, #171	; 0xab
   26dc8:	bl	118d0 <__assert_fail@plt>
   26dcc:	movw	r0, #34502	; 0x86c6
   26dd0:	movt	r0, #2
   26dd4:	movw	r1, #34415	; 0x866f
   26dd8:	movt	r1, #2
   26ddc:	movw	r3, #34431	; 0x867f
   26de0:	movt	r3, #2
   26de4:	mov	r2, #172	; 0xac
   26de8:	bl	118d0 <__assert_fail@plt>
   26dec:	ldr	r2, [r0, #16]
   26df0:	add	r1, r2, r1
   26df4:	str	r1, [r0, #16]
   26df8:	bx	lr
   26dfc:	ldrb	r3, [r1]
   26e00:	mov	r2, r0
   26e04:	strb	r3, [r2], #4
   26e08:	cmp	r3, #0
   26e0c:	beq	26e1c <ftello64@plt+0x15534>
   26e10:	ldmib	r1, {r3, ip}
   26e14:	stm	r2, {r3, ip}
   26e18:	b	26e28 <ftello64@plt+0x15540>
   26e1c:	mov	r3, #0
   26e20:	str	r3, [r2]
   26e24:	str	r3, [r2, #4]
   26e28:	ldrb	r2, [r1, #12]
   26e2c:	strb	r2, [r0, #12]
   26e30:	add	r0, r0, #16
   26e34:	add	r1, r1, #16
   26e38:	b	27584 <ftello64@plt+0x15c9c>
   26e3c:	cmp	r2, #0
   26e40:	beq	26e70 <ftello64@plt+0x15588>
   26e44:	mvn	r3, #0
   26e48:	udiv	r3, r3, r2
   26e4c:	cmp	r3, r1
   26e50:	bcs	26e70 <ftello64@plt+0x15588>
   26e54:	push	{fp, lr}
   26e58:	mov	fp, sp
   26e5c:	bl	11774 <__errno_location@plt>
   26e60:	mov	r1, #12
   26e64:	str	r1, [r0]
   26e68:	mov	r0, #0
   26e6c:	pop	{fp, pc}
   26e70:	mul	r1, r2, r1
   26e74:	b	258b8 <ftello64@plt+0x13fd0>
   26e78:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   26e7c:	add	fp, sp, #28
   26e80:	sub	sp, sp, #44	; 0x2c
   26e84:	sub	sp, sp, #4096	; 0x1000
   26e88:	str	r3, [sp, #16]
   26e8c:	mov	r4, r1
   26e90:	mov	r6, r0
   26e94:	mov	r5, #0
   26e98:	str	r5, [sp]
   26e9c:	str	r2, [sp, #20]
   26ea0:	mov	r0, r2
   26ea4:	mov	r1, #0
   26ea8:	mov	r2, #0
   26eac:	mov	r3, #0
   26eb0:	bl	1154c <iconv@plt>
   26eb4:	str	r6, [sp, #8]
   26eb8:	str	r6, [sp, #36]	; 0x24
   26ebc:	str	r4, [sp, #32]
   26ec0:	str	r4, [sp, #12]
   26ec4:	cmp	r4, #0
   26ec8:	beq	26f38 <ftello64@plt+0x15650>
   26ecc:	mov	r5, #0
   26ed0:	add	r4, sp, #40	; 0x28
   26ed4:	mov	r8, #4096	; 0x1000
   26ed8:	add	sl, sp, #24
   26edc:	add	r9, sp, #36	; 0x24
   26ee0:	add	r7, sp, #32
   26ee4:	add	r6, sp, #28
   26ee8:	str	r4, [sp, #28]
   26eec:	str	r8, [sp, #24]
   26ef0:	str	sl, [sp]
   26ef4:	ldr	r0, [sp, #20]
   26ef8:	mov	r1, r9
   26efc:	mov	r2, r7
   26f00:	mov	r3, r6
   26f04:	bl	1154c <iconv@plt>
   26f08:	cmn	r0, #1
   26f0c:	bne	26f20 <ftello64@plt+0x15638>
   26f10:	bl	11774 <__errno_location@plt>
   26f14:	ldr	r0, [r0]
   26f18:	cmp	r0, #7
   26f1c:	bne	26f88 <ftello64@plt+0x156a0>
   26f20:	sub	r0, r5, r4
   26f24:	ldr	r1, [sp, #28]
   26f28:	add	r5, r0, r1
   26f2c:	ldr	r0, [sp, #32]
   26f30:	cmp	r0, #0
   26f34:	bne	26ee8 <ftello64@plt+0x15600>
   26f38:	add	r6, sp, #40	; 0x28
   26f3c:	str	r6, [sp, #28]
   26f40:	mov	r0, #4096	; 0x1000
   26f44:	str	r0, [sp, #24]
   26f48:	add	r0, sp, #24
   26f4c:	str	r0, [sp]
   26f50:	mov	r4, #0
   26f54:	add	r3, sp, #28
   26f58:	ldr	r0, [sp, #20]
   26f5c:	mov	r1, #0
   26f60:	mov	r2, #0
   26f64:	bl	1154c <iconv@plt>
   26f68:	cmn	r0, #1
   26f6c:	beq	26f80 <ftello64@plt+0x15698>
   26f70:	sub	r0, r5, r6
   26f74:	ldr	r1, [sp, #28]
   26f78:	add	r5, r0, r1
   26f7c:	b	26f94 <ftello64@plt+0x156ac>
   26f80:	mov	r4, #1
   26f84:	b	26f94 <ftello64@plt+0x156ac>
   26f88:	cmp	r0, #22
   26f8c:	beq	26f38 <ftello64@plt+0x15650>
   26f90:	mov	r4, #1
   26f94:	mvn	r9, #0
   26f98:	cmp	r4, #0
   26f9c:	beq	26fac <ftello64@plt+0x156c4>
   26fa0:	mov	r0, r9
   26fa4:	sub	sp, fp, #28
   26fa8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   26fac:	ldr	r1, [fp, #8]
   26fb0:	cmp	r5, #0
   26fb4:	beq	270d4 <ftello64@plt+0x157ec>
   26fb8:	ldr	r0, [sp, #16]
   26fbc:	ldr	r4, [r0]
   26fc0:	cmp	r4, #0
   26fc4:	beq	26fd4 <ftello64@plt+0x156ec>
   26fc8:	ldr	r0, [r1]
   26fcc:	cmp	r0, r5
   26fd0:	bcs	26fe8 <ftello64@plt+0x15700>
   26fd4:	mov	r0, r5
   26fd8:	bl	25888 <ftello64@plt+0x13fa0>
   26fdc:	mov	r4, r0
   26fe0:	cmp	r0, #0
   26fe4:	beq	270e0 <ftello64@plt+0x157f8>
   26fe8:	mov	r0, #0
   26fec:	str	r0, [sp]
   26ff0:	ldr	r0, [sp, #20]
   26ff4:	mov	r1, #0
   26ff8:	mov	r2, #0
   26ffc:	mov	r3, #0
   27000:	bl	1154c <iconv@plt>
   27004:	ldr	r0, [sp, #8]
   27008:	str	r0, [sp, #40]	; 0x28
   2700c:	ldr	r0, [sp, #12]
   27010:	str	r0, [sp, #36]	; 0x24
   27014:	mov	sl, r4
   27018:	str	r4, [sp, #32]
   2701c:	str	r5, [sp, #28]
   27020:	add	r8, sp, #28
   27024:	add	r7, sp, #40	; 0x28
   27028:	add	r6, sp, #36	; 0x24
   2702c:	add	r4, sp, #32
   27030:	ldr	r0, [sp, #36]	; 0x24
   27034:	cmp	r0, #0
   27038:	beq	27090 <ftello64@plt+0x157a8>
   2703c:	str	r8, [sp]
   27040:	ldr	r0, [sp, #20]
   27044:	mov	r1, r7
   27048:	mov	r2, r6
   2704c:	mov	r3, r4
   27050:	bl	1154c <iconv@plt>
   27054:	mov	r1, #0
   27058:	cmn	r0, #1
   2705c:	beq	2706c <ftello64@plt+0x15784>
   27060:	cmp	r1, #0
   27064:	beq	27030 <ftello64@plt+0x15748>
   27068:	b	27088 <ftello64@plt+0x157a0>
   2706c:	bl	11774 <__errno_location@plt>
   27070:	ldr	r0, [r0]
   27074:	cmp	r0, #22
   27078:	mov	r1, #6
   2707c:	movweq	r1, #5
   27080:	cmp	r1, #0
   27084:	beq	27030 <ftello64@plt+0x15748>
   27088:	cmp	r1, #5
   2708c:	bne	270f0 <ftello64@plt+0x15808>
   27090:	str	r8, [sp]
   27094:	add	r3, sp, #32
   27098:	ldr	r0, [sp, #20]
   2709c:	mov	r1, #0
   270a0:	mov	r2, #0
   270a4:	bl	1154c <iconv@plt>
   270a8:	cmn	r0, #1
   270ac:	beq	270f8 <ftello64@plt+0x15810>
   270b0:	ldr	r0, [sp, #28]
   270b4:	cmp	r0, #0
   270b8:	bne	27114 <ftello64@plt+0x1582c>
   270bc:	ldr	r0, [sp, #16]
   270c0:	str	sl, [r0]
   270c4:	ldr	r0, [fp, #8]
   270c8:	str	r5, [r0]
   270cc:	mov	r9, #0
   270d0:	b	26fa0 <ftello64@plt+0x156b8>
   270d4:	mov	r9, #0
   270d8:	str	r9, [r1]
   270dc:	b	26fa0 <ftello64@plt+0x156b8>
   270e0:	bl	11774 <__errno_location@plt>
   270e4:	mov	r1, #12
   270e8:	str	r1, [r0]
   270ec:	b	26fa0 <ftello64@plt+0x156b8>
   270f0:	cmp	r1, #6
   270f4:	bne	26fa0 <ftello64@plt+0x156b8>
   270f8:	ldr	r0, [sp, #16]
   270fc:	ldr	r0, [r0]
   27100:	cmp	sl, r0
   27104:	beq	26fa0 <ftello64@plt+0x156b8>
   27108:	mov	r0, sl
   2710c:	bl	152fc <ftello64@plt+0x3a14>
   27110:	b	26fa0 <ftello64@plt+0x156b8>
   27114:	bl	118ac <abort@plt>
   27118:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2711c:	add	fp, sp, #28
   27120:	sub	sp, sp, #20
   27124:	mov	r5, r1
   27128:	str	r0, [sp, #16]
   2712c:	bl	1175c <strlen@plt>
   27130:	mov	r7, r0
   27134:	str	r0, [sp, #12]
   27138:	cmp	r0, #4096	; 0x1000
   2713c:	lslcc	r7, r0, #4
   27140:	add	r4, r7, #1
   27144:	mov	r0, r4
   27148:	bl	25888 <ftello64@plt+0x13fa0>
   2714c:	cmp	r0, #0
   27150:	beq	27288 <ftello64@plt+0x159a0>
   27154:	mov	r6, r0
   27158:	mov	r0, #0
   2715c:	str	r0, [sp]
   27160:	mov	r0, r5
   27164:	mov	r1, #0
   27168:	mov	r2, #0
   2716c:	mov	r3, #0
   27170:	bl	1154c <iconv@plt>
   27174:	str	r6, [sp, #8]
   27178:	str	r7, [sp, #4]
   2717c:	add	r9, sp, #4
   27180:	str	r9, [sp]
   27184:	add	r1, sp, #16
   27188:	add	r2, sp, #12
   2718c:	add	r3, sp, #8
   27190:	mov	r0, r5
   27194:	bl	1154c <iconv@plt>
   27198:	cmn	r0, #1
   2719c:	beq	2720c <ftello64@plt+0x15924>
   271a0:	mov	r7, r6
   271a4:	str	r9, [sp]
   271a8:	add	r3, sp, #8
   271ac:	mov	r0, r5
   271b0:	mov	r1, #0
   271b4:	mov	r2, #0
   271b8:	bl	1154c <iconv@plt>
   271bc:	cmn	r0, #1
   271c0:	beq	27298 <ftello64@plt+0x159b0>
   271c4:	mov	r6, r7
   271c8:	ldr	r0, [sp, #8]
   271cc:	add	r1, r0, #1
   271d0:	str	r1, [sp, #8]
   271d4:	mov	r1, #0
   271d8:	strb	r1, [r0]
   271dc:	ldr	r0, [sp, #8]
   271e0:	sub	r1, r0, r6
   271e4:	cmp	r1, r4
   271e8:	movcs	r0, r6
   271ec:	subcs	sp, fp, #28
   271f0:	popcs	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   271f4:	mov	r0, r6
   271f8:	bl	258b8 <ftello64@plt+0x13fd0>
   271fc:	cmp	r0, #0
   27200:	moveq	r0, r6
   27204:	sub	sp, fp, #28
   27208:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2720c:	bl	11774 <__errno_location@plt>
   27210:	mov	r8, r0
   27214:	ldr	r0, [r0]
   27218:	cmp	r0, #7
   2721c:	bne	27340 <ftello64@plt+0x15a58>
   27220:	cmp	r4, r4, lsl #1
   27224:	bcs	27314 <ftello64@plt+0x15a2c>
   27228:	ldr	sl, [sp, #8]
   2722c:	lsl	r4, r4, #1
   27230:	mov	r0, r6
   27234:	mov	r1, r4
   27238:	bl	258b8 <ftello64@plt+0x13fd0>
   2723c:	cmp	r0, #0
   27240:	beq	27314 <ftello64@plt+0x15a2c>
   27244:	mov	r7, r0
   27248:	sub	r0, sl, r6
   2724c:	add	r1, r7, r0
   27250:	str	r1, [sp, #8]
   27254:	mvn	r0, r0
   27258:	add	r0, r4, r0
   2725c:	str	r0, [sp, #4]
   27260:	str	r9, [sp]
   27264:	mov	r0, r5
   27268:	add	r1, sp, #16
   2726c:	add	r2, sp, #12
   27270:	add	r3, sp, #8
   27274:	bl	1154c <iconv@plt>
   27278:	cmn	r0, #1
   2727c:	mov	r6, r7
   27280:	beq	2720c <ftello64@plt+0x15924>
   27284:	b	271a4 <ftello64@plt+0x158bc>
   27288:	bl	11774 <__errno_location@plt>
   2728c:	mov	r1, #12
   27290:	str	r1, [r0]
   27294:	b	27334 <ftello64@plt+0x15a4c>
   27298:	bl	11774 <__errno_location@plt>
   2729c:	mov	r8, r0
   272a0:	ldr	r0, [r8]
   272a4:	cmp	r0, #7
   272a8:	bne	27328 <ftello64@plt+0x15a40>
   272ac:	cmp	r4, r4, lsl #1
   272b0:	bcs	27320 <ftello64@plt+0x15a38>
   272b4:	ldr	sl, [sp, #8]
   272b8:	lsl	r4, r4, #1
   272bc:	mov	r0, r7
   272c0:	mov	r1, r4
   272c4:	bl	258b8 <ftello64@plt+0x13fd0>
   272c8:	cmp	r0, #0
   272cc:	beq	27320 <ftello64@plt+0x15a38>
   272d0:	mov	r6, r0
   272d4:	sub	r0, sl, r7
   272d8:	add	r1, r6, r0
   272dc:	str	r1, [sp, #8]
   272e0:	mvn	r0, r0
   272e4:	add	r0, r4, r0
   272e8:	str	r0, [sp, #4]
   272ec:	str	r9, [sp]
   272f0:	mov	r0, r5
   272f4:	mov	r1, #0
   272f8:	mov	r2, #0
   272fc:	add	r3, sp, #8
   27300:	bl	1154c <iconv@plt>
   27304:	cmn	r0, #1
   27308:	mov	r7, r6
   2730c:	beq	272a0 <ftello64@plt+0x159b8>
   27310:	b	271c8 <ftello64@plt+0x158e0>
   27314:	mov	r0, #12
   27318:	str	r0, [r8]
   2731c:	b	2732c <ftello64@plt+0x15a44>
   27320:	mov	r0, #12
   27324:	str	r0, [r8]
   27328:	mov	r6, r7
   2732c:	mov	r0, r6
   27330:	bl	152fc <ftello64@plt+0x3a14>
   27334:	mov	r0, #0
   27338:	sub	sp, fp, #28
   2733c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   27340:	cmp	r0, #22
   27344:	beq	271a0 <ftello64@plt+0x158b8>
   27348:	b	2732c <ftello64@plt+0x15a44>
   2734c:	push	{r4, r5, r6, r7, fp, lr}
   27350:	add	fp, sp, #16
   27354:	mov	r5, r0
   27358:	ldrb	r0, [r0]
   2735c:	cmp	r0, #0
   27360:	beq	273d8 <ftello64@plt+0x15af0>
   27364:	mov	r6, r2
   27368:	mov	r4, r1
   2736c:	mov	r0, r1
   27370:	mov	r1, r2
   27374:	bl	25c30 <ftello64@plt+0x14348>
   27378:	cmp	r0, #0
   2737c:	beq	273d8 <ftello64@plt+0x15af0>
   27380:	mov	r0, r6
   27384:	mov	r1, r4
   27388:	bl	116f0 <iconv_open@plt>
   2738c:	mov	r4, #0
   27390:	cmn	r0, #1
   27394:	beq	273ec <ftello64@plt+0x15b04>
   27398:	mov	r6, r0
   2739c:	mov	r0, r5
   273a0:	mov	r1, r6
   273a4:	bl	27118 <ftello64@plt+0x15830>
   273a8:	cmp	r0, #0
   273ac:	beq	2740c <ftello64@plt+0x15b24>
   273b0:	mov	r5, r0
   273b4:	mov	r0, r6
   273b8:	bl	11534 <iconv_close@plt>
   273bc:	cmn	r0, #1
   273c0:	movgt	r0, r5
   273c4:	popgt	{r4, r5, r6, r7, fp, pc}
   273c8:	mov	r0, r5
   273cc:	bl	152fc <ftello64@plt+0x3a14>
   273d0:	mov	r0, r4
   273d4:	pop	{r4, r5, r6, r7, fp, pc}
   273d8:	mov	r0, r5
   273dc:	bl	11624 <strdup@plt>
   273e0:	mov	r4, r0
   273e4:	cmp	r0, #0
   273e8:	beq	273f4 <ftello64@plt+0x15b0c>
   273ec:	mov	r0, r4
   273f0:	pop	{r4, r5, r6, r7, fp, pc}
   273f4:	bl	11774 <__errno_location@plt>
   273f8:	mov	r1, #12
   273fc:	str	r1, [r0]
   27400:	mov	r4, #0
   27404:	mov	r0, r4
   27408:	pop	{r4, r5, r6, r7, fp, pc}
   2740c:	bl	11774 <__errno_location@plt>
   27410:	mov	r5, r0
   27414:	ldr	r7, [r0]
   27418:	mov	r0, r6
   2741c:	bl	11534 <iconv_close@plt>
   27420:	str	r7, [r5]
   27424:	mov	r0, r4
   27428:	pop	{r4, r5, r6, r7, fp, pc}
   2742c:	push	{r4, r5, fp, lr}
   27430:	add	fp, sp, #8
   27434:	mov	r4, r1
   27438:	mov	r5, r0
   2743c:	mov	r1, #0
   27440:	mov	r2, r4
   27444:	bl	117ec <memchr@plt>
   27448:	rsb	r1, r5, #1
   2744c:	cmp	r0, #0
   27450:	addne	r4, r1, r0
   27454:	mov	r0, r4
   27458:	pop	{r4, r5, fp, pc}
   2745c:	push	{r4, sl, fp, lr}
   27460:	add	fp, sp, #8
   27464:	sub	sp, sp, #264	; 0x108
   27468:	add	r1, sp, #7
   2746c:	movw	r2, #257	; 0x101
   27470:	bl	276b0 <ftello64@plt+0x15dc8>
   27474:	mov	r4, #0
   27478:	cmp	r0, #0
   2747c:	bne	274b4 <ftello64@plt+0x15bcc>
   27480:	add	r0, sp, #7
   27484:	movw	r1, #36295	; 0x8dc7
   27488:	movt	r1, #2
   2748c:	bl	11558 <strcmp@plt>
   27490:	cmp	r0, #0
   27494:	beq	274b4 <ftello64@plt+0x15bcc>
   27498:	add	r0, sp, #7
   2749c:	movw	r1, #36297	; 0x8dc9
   274a0:	movt	r1, #2
   274a4:	bl	11558 <strcmp@plt>
   274a8:	mov	r4, r0
   274ac:	cmp	r0, #0
   274b0:	movwne	r4, #1
   274b4:	mov	r0, r4
   274b8:	sub	sp, fp, #8
   274bc:	pop	{r4, sl, fp, pc}
   274c0:	push	{r4, sl, fp, lr}
   274c4:	add	fp, sp, #8
   274c8:	mov	r4, #0
   274cc:	adds	r0, r0, #16
   274d0:	adc	r1, r4, #0
   274d4:	rsb	r2, r1, #0
   274d8:	eors	r2, r2, r1
   274dc:	movwne	r2, #1
   274e0:	cmp	r0, #0
   274e4:	blt	27504 <ftello64@plt+0x15c1c>
   274e8:	cmp	r2, #0
   274ec:	asreq	r2, r0, #31
   274f0:	eoreq	r3, r0, r0
   274f4:	andeq	r2, r2, #1
   274f8:	eoreq	r1, r1, r2
   274fc:	orrseq	r1, r3, r1
   27500:	beq	2750c <ftello64@plt+0x15c24>
   27504:	mov	r0, r4
   27508:	pop	{r4, sl, fp, pc}
   2750c:	bl	116e4 <malloc@plt>
   27510:	cmp	r0, #0
   27514:	addne	r4, r0, #8
   27518:	movne	r1, #8
   2751c:	bfine	r4, r1, #0, #4
   27520:	subne	r0, r4, r0
   27524:	strbne	r0, [r4, #-1]
   27528:	mov	r0, r4
   2752c:	pop	{r4, sl, fp, pc}
   27530:	tst	r0, #7
   27534:	bne	2754c <ftello64@plt+0x15c64>
   27538:	tst	r0, #8
   2753c:	bxeq	lr
   27540:	ldrb	r1, [r0, #-1]
   27544:	sub	r0, r0, r1
   27548:	b	152fc <ftello64@plt+0x3a14>
   2754c:	push	{fp, lr}
   27550:	mov	fp, sp
   27554:	bl	118ac <abort@plt>
   27558:	push	{r4, sl, fp, lr}
   2755c:	add	fp, sp, #8
   27560:	mov	r4, r0
   27564:	bl	1157c <wcwidth@plt>
   27568:	cmn	r0, #1
   2756c:	popgt	{r4, sl, fp, pc}
   27570:	mov	r0, r4
   27574:	bl	11654 <iswcntrl@plt>
   27578:	clz	r0, r0
   2757c:	lsr	r0, r0, #5
   27580:	pop	{r4, sl, fp, pc}
   27584:	push	{r4, r5, r6, sl, fp, lr}
   27588:	add	fp, sp, #16
   2758c:	mov	r5, r1
   27590:	mov	r4, r0
   27594:	ldr	r6, [r1], #16
   27598:	cmp	r6, r1
   2759c:	bne	275b0 <ftello64@plt+0x15cc8>
   275a0:	ldr	r2, [r5, #4]
   275a4:	add	r6, r4, #16
   275a8:	mov	r0, r6
   275ac:	bl	115c4 <memcpy@plt>
   275b0:	str	r6, [r4]
   275b4:	ldr	r0, [r5, #4]
   275b8:	str	r0, [r4, #4]
   275bc:	ldrb	r0, [r5, #8]
   275c0:	strb	r0, [r4, #8]
   275c4:	cmp	r0, #0
   275c8:	ldrne	r0, [r5, #12]
   275cc:	strne	r0, [r4, #12]
   275d0:	pop	{r4, r5, r6, sl, fp, pc}
   275d4:	ubfx	r1, r0, #5, #3
   275d8:	movw	r2, #36304	; 0x8dd0
   275dc:	movt	r2, #2
   275e0:	ldr	r1, [r2, r1, lsl #2]
   275e4:	and	r0, r0, #31
   275e8:	mov	r2, #1
   275ec:	and	r0, r1, r2, lsl r0
   275f0:	cmp	r0, #0
   275f4:	movwne	r0, #1
   275f8:	bx	lr
   275fc:	push	{r4, r5, r6, sl, fp, lr}
   27600:	add	fp, sp, #16
   27604:	sub	sp, sp, #56	; 0x38
   27608:	mov	r5, r0
   2760c:	bl	11690 <__ctype_get_mb_cur_max@plt>
   27610:	cmp	r0, #2
   27614:	bcc	276a0 <ftello64@plt+0x15db8>
   27618:	mov	r4, #0
   2761c:	str	r4, [sp, #8]
   27620:	str	r4, [sp, #4]
   27624:	strb	r4, [sp]
   27628:	str	r5, [sp, #16]
   2762c:	strb	r4, [sp, #12]
   27630:	mov	r0, sp
   27634:	bl	26c5c <ftello64@plt+0x15374>
   27638:	ldrb	r0, [sp, #24]
   2763c:	cmp	r0, #0
   27640:	beq	27650 <ftello64@plt+0x15d68>
   27644:	ldr	r0, [sp, #28]
   27648:	cmp	r0, #0
   2764c:	beq	27694 <ftello64@plt+0x15dac>
   27650:	mov	r6, #0
   27654:	mov	r5, sp
   27658:	mov	r4, #0
   2765c:	strb	r6, [sp, #12]
   27660:	ldr	r0, [sp, #16]
   27664:	ldr	r1, [sp, #20]
   27668:	add	r0, r0, r1
   2766c:	str	r0, [sp, #16]
   27670:	mov	r0, r5
   27674:	bl	26c5c <ftello64@plt+0x15374>
   27678:	add	r4, r4, #1
   2767c:	ldr	r0, [sp, #28]
   27680:	ldrb	r1, [sp, #24]
   27684:	cmp	r1, #0
   27688:	beq	2765c <ftello64@plt+0x15d74>
   2768c:	cmp	r0, #0
   27690:	bne	2765c <ftello64@plt+0x15d74>
   27694:	mov	r0, r4
   27698:	sub	sp, fp, #16
   2769c:	pop	{r4, r5, r6, sl, fp, pc}
   276a0:	mov	r0, r5
   276a4:	sub	sp, fp, #16
   276a8:	pop	{r4, r5, r6, sl, fp, lr}
   276ac:	b	1175c <strlen@plt>
   276b0:	b	276b4 <ftello64@plt+0x15dcc>
   276b4:	push	{r4, r5, r6, r7, fp, lr}
   276b8:	add	fp, sp, #16
   276bc:	mov	r6, r2
   276c0:	mov	r4, r1
   276c4:	bl	27750 <ftello64@plt+0x15e68>
   276c8:	cmp	r0, #0
   276cc:	beq	276fc <ftello64@plt+0x15e14>
   276d0:	mov	r7, r0
   276d4:	bl	1175c <strlen@plt>
   276d8:	cmp	r0, r6
   276dc:	bcs	2771c <ftello64@plt+0x15e34>
   276e0:	add	r2, r0, #1
   276e4:	mov	r0, r4
   276e8:	mov	r1, r7
   276ec:	bl	115c4 <memcpy@plt>
   276f0:	mov	r5, #0
   276f4:	mov	r0, r5
   276f8:	pop	{r4, r5, r6, r7, fp, pc}
   276fc:	mov	r5, #22
   27700:	cmp	r6, #0
   27704:	movne	r0, #0
   27708:	strbne	r0, [r4]
   2770c:	movne	r0, r5
   27710:	popne	{r4, r5, r6, r7, fp, pc}
   27714:	mov	r0, r5
   27718:	pop	{r4, r5, r6, r7, fp, pc}
   2771c:	mov	r5, #34	; 0x22
   27720:	cmp	r6, #0
   27724:	beq	27744 <ftello64@plt+0x15e5c>
   27728:	sub	r6, r6, #1
   2772c:	mov	r0, r4
   27730:	mov	r1, r7
   27734:	mov	r2, r6
   27738:	bl	115c4 <memcpy@plt>
   2773c:	mov	r0, #0
   27740:	strb	r0, [r4, r6]
   27744:	mov	r0, r5
   27748:	pop	{r4, r5, r6, r7, fp, pc}
   2774c:	b	27750 <ftello64@plt+0x15e68>
   27750:	mov	r1, #0
   27754:	b	11828 <setlocale@plt>
   27758:	cmp	r3, #0
   2775c:	cmpeq	r2, #0
   27760:	bne	27784 <ftello64@plt+0x15e9c>
   27764:	cmp	r1, #0
   27768:	movlt	r1, #-2147483648	; 0x80000000
   2776c:	movlt	r0, #0
   27770:	blt	27780 <ftello64@plt+0x15e98>
   27774:	cmpeq	r0, #0
   27778:	mvnne	r1, #-2147483648	; 0x80000000
   2777c:	mvnne	r0, #0
   27780:	b	2782c <ftello64@plt+0x15f44>
   27784:	sub	sp, sp, #8
   27788:	push	{sp, lr}
   2778c:	cmp	r1, #0
   27790:	blt	277b0 <ftello64@plt+0x15ec8>
   27794:	cmp	r3, #0
   27798:	blt	277e4 <ftello64@plt+0x15efc>
   2779c:	bl	2783c <ftello64@plt+0x15f54>
   277a0:	ldr	lr, [sp, #4]
   277a4:	add	sp, sp, #8
   277a8:	pop	{r2, r3}
   277ac:	bx	lr
   277b0:	rsbs	r0, r0, #0
   277b4:	sbc	r1, r1, r1, lsl #1
   277b8:	cmp	r3, #0
   277bc:	blt	27808 <ftello64@plt+0x15f20>
   277c0:	bl	2783c <ftello64@plt+0x15f54>
   277c4:	ldr	lr, [sp, #4]
   277c8:	add	sp, sp, #8
   277cc:	pop	{r2, r3}
   277d0:	rsbs	r0, r0, #0
   277d4:	sbc	r1, r1, r1, lsl #1
   277d8:	rsbs	r2, r2, #0
   277dc:	sbc	r3, r3, r3, lsl #1
   277e0:	bx	lr
   277e4:	rsbs	r2, r2, #0
   277e8:	sbc	r3, r3, r3, lsl #1
   277ec:	bl	2783c <ftello64@plt+0x15f54>
   277f0:	ldr	lr, [sp, #4]
   277f4:	add	sp, sp, #8
   277f8:	pop	{r2, r3}
   277fc:	rsbs	r0, r0, #0
   27800:	sbc	r1, r1, r1, lsl #1
   27804:	bx	lr
   27808:	rsbs	r2, r2, #0
   2780c:	sbc	r3, r3, r3, lsl #1
   27810:	bl	2783c <ftello64@plt+0x15f54>
   27814:	ldr	lr, [sp, #4]
   27818:	add	sp, sp, #8
   2781c:	pop	{r2, r3}
   27820:	rsbs	r2, r2, #0
   27824:	sbc	r3, r3, r3, lsl #1
   27828:	bx	lr
   2782c:	push	{r1, lr}
   27830:	mov	r0, #8
   27834:	bl	1151c <raise@plt>
   27838:	pop	{r1, pc}
   2783c:	cmp	r1, r3
   27840:	cmpeq	r0, r2
   27844:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   27848:	mov	r4, r0
   2784c:	movcc	r0, #0
   27850:	mov	r5, r1
   27854:	ldr	lr, [sp, #36]	; 0x24
   27858:	movcc	r1, r0
   2785c:	bcc	27958 <ftello64@plt+0x16070>
   27860:	cmp	r3, #0
   27864:	clzeq	ip, r2
   27868:	clzne	ip, r3
   2786c:	addeq	ip, ip, #32
   27870:	cmp	r5, #0
   27874:	clzeq	r1, r4
   27878:	addeq	r1, r1, #32
   2787c:	clzne	r1, r5
   27880:	sub	ip, ip, r1
   27884:	sub	sl, ip, #32
   27888:	lsl	r9, r3, ip
   2788c:	rsb	fp, ip, #32
   27890:	orr	r9, r9, r2, lsl sl
   27894:	orr	r9, r9, r2, lsr fp
   27898:	lsl	r8, r2, ip
   2789c:	cmp	r5, r9
   278a0:	cmpeq	r4, r8
   278a4:	movcc	r0, #0
   278a8:	movcc	r1, r0
   278ac:	bcc	278c8 <ftello64@plt+0x15fe0>
   278b0:	mov	r0, #1
   278b4:	subs	r4, r4, r8
   278b8:	lsl	r1, r0, sl
   278bc:	orr	r1, r1, r0, lsr fp
   278c0:	lsl	r0, r0, ip
   278c4:	sbc	r5, r5, r9
   278c8:	cmp	ip, #0
   278cc:	beq	27958 <ftello64@plt+0x16070>
   278d0:	lsr	r6, r8, #1
   278d4:	orr	r6, r6, r9, lsl #31
   278d8:	lsr	r7, r9, #1
   278dc:	mov	r2, ip
   278e0:	b	27904 <ftello64@plt+0x1601c>
   278e4:	subs	r3, r4, r6
   278e8:	sbc	r8, r5, r7
   278ec:	adds	r3, r3, r3
   278f0:	adc	r8, r8, r8
   278f4:	adds	r4, r3, #1
   278f8:	adc	r5, r8, #0
   278fc:	subs	r2, r2, #1
   27900:	beq	27920 <ftello64@plt+0x16038>
   27904:	cmp	r5, r7
   27908:	cmpeq	r4, r6
   2790c:	bcs	278e4 <ftello64@plt+0x15ffc>
   27910:	adds	r4, r4, r4
   27914:	adc	r5, r5, r5
   27918:	subs	r2, r2, #1
   2791c:	bne	27904 <ftello64@plt+0x1601c>
   27920:	lsr	r3, r4, ip
   27924:	orr	r3, r3, r5, lsl fp
   27928:	lsr	r2, r5, ip
   2792c:	orr	r3, r3, r5, lsr sl
   27930:	adds	r0, r0, r4
   27934:	mov	r4, r3
   27938:	lsl	r3, r2, ip
   2793c:	orr	r3, r3, r4, lsl sl
   27940:	lsl	ip, r4, ip
   27944:	orr	r3, r3, r4, lsr fp
   27948:	adc	r1, r1, r5
   2794c:	subs	r0, r0, ip
   27950:	mov	r5, r2
   27954:	sbc	r1, r1, r3
   27958:	cmp	lr, #0
   2795c:	strdne	r4, [lr]
   27960:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   27964:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   27968:	mov	r7, r0
   2796c:	ldr	r6, [pc, #72]	; 279bc <ftello64@plt+0x160d4>
   27970:	ldr	r5, [pc, #72]	; 279c0 <ftello64@plt+0x160d8>
   27974:	add	r6, pc, r6
   27978:	add	r5, pc, r5
   2797c:	sub	r6, r6, r5
   27980:	mov	r8, r1
   27984:	mov	r9, r2
   27988:	bl	114cc <pthread_mutex_unlock@plt-0x20>
   2798c:	asrs	r6, r6, #2
   27990:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   27994:	mov	r4, #0
   27998:	add	r4, r4, #1
   2799c:	ldr	r3, [r5], #4
   279a0:	mov	r2, r9
   279a4:	mov	r1, r8
   279a8:	mov	r0, r7
   279ac:	blx	r3
   279b0:	cmp	r6, r4
   279b4:	bne	27998 <ftello64@plt+0x160b0>
   279b8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   279bc:	muleq	r1, r0, r5
   279c0:	andeq	r1, r1, r8, lsl #11
   279c4:	bx	lr
   279c8:	ldr	r3, [pc, #12]	; 279dc <ftello64@plt+0x160f4>
   279cc:	mov	r1, #0
   279d0:	add	r3, pc, r3
   279d4:	ldr	r2, [r3]
   279d8:	b	11798 <__cxa_atexit@plt>
   279dc:	muleq	r1, r4, r7
   279e0:	mov	r2, r1
   279e4:	mov	r1, r0
   279e8:	mov	r0, #3
   279ec:	b	1166c <__fxstat64@plt>

Disassembly of section .fini:

000279f0 <.fini>:
   279f0:	push	{r3, lr}
   279f4:	pop	{r3, pc}
