Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Dec  5 19:53:53 2019
| Host         : LAPTOP-9CDK2BBH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 16 register/latch pins with no clock driven by root clock pin: pclk_in_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 28 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 3784 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     26.585        0.000                      0                 9487        0.032        0.000                      0                 9487        3.000        0.000                       0                  3790  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk_100mhz              {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100mhz                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         26.585        0.000                      0                 9487        0.130        0.000                      0                 9487       19.230        0.000                       0                  3786  
  clkfbout_clk_wiz_0                                                                                                                                                      8.408        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       26.589        0.000                      0                 9487        0.130        0.000                      0                 9487       19.230        0.000                       0                  3786  
  clkfbout_clk_wiz_0_1                                                                                                                                                    8.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         26.585        0.000                      0                 9487        0.032        0.000                      0                 9487  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       26.585        0.000                      0                 9487        0.032        0.000                      0                 9487  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz
  To Clock:  clk_100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       26.585ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.230ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.585ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[18].inst/max_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.056ns  (logic 1.917ns (14.683%)  route 11.139ns (85.317%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 39.244 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.172ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        1.445    -0.172    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/clkb
    RAMB36_X2Y9          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.635     0.463 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           1.118     1.581    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18[7]
    SLICE_X66Y43         LUT6 (Prop_lut6_I3_O)        0.097     1.678 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     1.678    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5_n_0
    SLICE_X66Y43         MUXF7 (Prop_muxf7_I1_O)      0.160     1.838 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2/O
                         net (fo=1, routed)           1.268     3.106    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2_n_0
    SLICE_X66Y66         LUT5 (Prop_lut5_I2_O)        0.215     3.321 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=266, routed)         7.753    11.074    bin_maze_filt/genblk1[18].inst/doutb[10]
    SLICE_X33Y88         LUT4 (Prop_lut4_I0_O)        0.097    11.171 r  bin_maze_filt/genblk1[18].inst/max[7]_i_17__17/O
                         net (fo=1, routed)           0.000    11.171    bin_maze_filt/genblk1[18].inst/max[7]_i_17__17_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    11.538 r  bin_maze_filt/genblk1[18].inst/max_reg[7]_i_5/CO[1]
                         net (fo=1, routed)           0.396    11.934    bin_maze_filt/genblk1[18].inst/max28_in
    SLICE_X34Y88         LUT2 (Prop_lut2_I0_O)        0.249    12.183 r  bin_maze_filt/genblk1[18].inst/max[7]_i_2__17/O
                         net (fo=4, routed)           0.604    12.787    bin_maze_filt/genblk1[18].inst/max19_out
    SLICE_X37Y88         LUT6 (Prop_lut6_I1_O)        0.097    12.884 r  bin_maze_filt/genblk1[18].inst/max[5]_i_1__17/O
                         net (fo=1, routed)           0.000    12.884    bin_maze_filt/genblk1[18].inst/max[5]_i_1__17_n_0
    SLICE_X37Y88         FDRE                                         r  bin_maze_filt/genblk1[18].inst/max_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        1.148    39.244    bin_maze_filt/genblk1[18].inst/clk_out1
    SLICE_X37Y88         FDRE                                         r  bin_maze_filt/genblk1[18].inst/max_reg[5]/C
                         clock pessimism              0.293    39.537    
                         clock uncertainty           -0.098    39.439    
    SLICE_X37Y88         FDRE (Setup_fdre_C_D)        0.030    39.469    bin_maze_filt/genblk1[18].inst/max_reg[5]
  -------------------------------------------------------------------
                         required time                         39.469    
                         arrival time                         -12.884    
  -------------------------------------------------------------------
                         slack                                 26.585    

Slack (MET) :             26.640ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[14].inst/min_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.997ns  (logic 1.917ns (14.750%)  route 11.080ns (85.250%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.763ns = ( 39.237 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.172ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        1.445    -0.172    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/clkb
    RAMB36_X2Y9          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.635     0.463 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           1.118     1.581    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18[7]
    SLICE_X66Y43         LUT6 (Prop_lut6_I3_O)        0.097     1.678 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     1.678    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5_n_0
    SLICE_X66Y43         MUXF7 (Prop_muxf7_I1_O)      0.160     1.838 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2/O
                         net (fo=1, routed)           1.268     3.106    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2_n_0
    SLICE_X66Y66         LUT5 (Prop_lut5_I2_O)        0.215     3.321 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=266, routed)         7.426    10.747    bin_maze_filt/genblk1[14].inst/doutb[10]
    SLICE_X15Y75         LUT4 (Prop_lut4_I1_O)        0.097    10.844 r  bin_maze_filt/genblk1[14].inst/min[7]_i_22__14/O
                         net (fo=1, routed)           0.000    10.844    bin_maze_filt/genblk1[14].inst/min[7]_i_22__14_n_0
    SLICE_X15Y75         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    11.211 r  bin_maze_filt/genblk1[14].inst/min_reg[7]_i_7/CO[1]
                         net (fo=1, routed)           0.418    11.629    bin_maze_filt/genblk1[14].inst/min23_in
    SLICE_X15Y76         LUT2 (Prop_lut2_I1_O)        0.249    11.878 r  bin_maze_filt/genblk1[14].inst/min[7]_i_3__11/O
                         net (fo=4, routed)           0.850    12.728    bin_maze_filt/genblk1[14].inst/min15_out
    SLICE_X29Y78         LUT6 (Prop_lut6_I1_O)        0.097    12.825 r  bin_maze_filt/genblk1[14].inst/min[6]_i_1__13/O
                         net (fo=1, routed)           0.000    12.825    bin_maze_filt/genblk1[14].inst/min[6]_i_1__13_n_0
    SLICE_X29Y78         FDRE                                         r  bin_maze_filt/genblk1[14].inst/min_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        1.141    39.237    bin_maze_filt/genblk1[14].inst/clk_out1
    SLICE_X29Y78         FDRE                                         r  bin_maze_filt/genblk1[14].inst/min_reg[6]/C
                         clock pessimism              0.293    39.530    
                         clock uncertainty           -0.098    39.432    
    SLICE_X29Y78         FDRE (Setup_fdre_C_D)        0.032    39.464    bin_maze_filt/genblk1[14].inst/min_reg[6]
  -------------------------------------------------------------------
                         required time                         39.464    
                         arrival time                         -12.825    
  -------------------------------------------------------------------
                         slack                                 26.640    

Slack (MET) :             26.720ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[17].inst/min_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.923ns  (logic 1.921ns (14.865%)  route 11.002ns (85.135%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.754ns = ( 39.246 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.172ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        1.445    -0.172    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/clkb
    RAMB36_X2Y9          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.635     0.463 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           1.118     1.581    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18[7]
    SLICE_X66Y43         LUT6 (Prop_lut6_I3_O)        0.097     1.678 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     1.678    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5_n_0
    SLICE_X66Y43         MUXF7 (Prop_muxf7_I1_O)      0.160     1.838 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2/O
                         net (fo=1, routed)           1.268     3.106    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2_n_0
    SLICE_X66Y66         LUT5 (Prop_lut5_I2_O)        0.215     3.321 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=266, routed)         7.782    11.103    bin_maze_filt/genblk1[17].inst/doutb[10]
    SLICE_X14Y89         LUT4 (Prop_lut4_I1_O)        0.097    11.200 r  bin_maze_filt/genblk1[17].inst/min[7]_i_22__17/O
                         net (fo=1, routed)           0.000    11.200    bin_maze_filt/genblk1[17].inst/min[7]_i_22__17_n_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.369    11.569 r  bin_maze_filt/genblk1[17].inst/min_reg[7]_i_7/CO[1]
                         net (fo=1, routed)           0.217    11.787    bin_maze_filt/genblk1[17].inst/min23_in
    SLICE_X15Y89         LUT2 (Prop_lut2_I1_O)        0.251    12.038 r  bin_maze_filt/genblk1[17].inst/min[7]_i_3__13/O
                         net (fo=4, routed)           0.617    12.654    bin_maze_filt/genblk1[17].inst/min15_out
    SLICE_X29Y88         LUT6 (Prop_lut6_I1_O)        0.097    12.751 r  bin_maze_filt/genblk1[17].inst/min[4]_i_1__16/O
                         net (fo=1, routed)           0.000    12.751    bin_maze_filt/genblk1[17].inst/min[4]_i_1__16_n_0
    SLICE_X29Y88         FDRE                                         r  bin_maze_filt/genblk1[17].inst/min_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        1.150    39.246    bin_maze_filt/genblk1[17].inst/clk_out1
    SLICE_X29Y88         FDRE                                         r  bin_maze_filt/genblk1[17].inst/min_reg[4]/C
                         clock pessimism              0.293    39.539    
                         clock uncertainty           -0.098    39.441    
    SLICE_X29Y88         FDRE (Setup_fdre_C_D)        0.030    39.471    bin_maze_filt/genblk1[17].inst/min_reg[4]
  -------------------------------------------------------------------
                         required time                         39.471    
                         arrival time                         -12.751    
  -------------------------------------------------------------------
                         slack                                 26.720    

Slack (MET) :             26.720ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[17].inst/min_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.925ns  (logic 1.921ns (14.862%)  route 11.004ns (85.138%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.754ns = ( 39.246 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.172ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        1.445    -0.172    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/clkb
    RAMB36_X2Y9          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.635     0.463 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           1.118     1.581    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18[7]
    SLICE_X66Y43         LUT6 (Prop_lut6_I3_O)        0.097     1.678 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     1.678    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5_n_0
    SLICE_X66Y43         MUXF7 (Prop_muxf7_I1_O)      0.160     1.838 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2/O
                         net (fo=1, routed)           1.268     3.106    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2_n_0
    SLICE_X66Y66         LUT5 (Prop_lut5_I2_O)        0.215     3.321 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=266, routed)         7.782    11.103    bin_maze_filt/genblk1[17].inst/doutb[10]
    SLICE_X14Y89         LUT4 (Prop_lut4_I1_O)        0.097    11.200 r  bin_maze_filt/genblk1[17].inst/min[7]_i_22__17/O
                         net (fo=1, routed)           0.000    11.200    bin_maze_filt/genblk1[17].inst/min[7]_i_22__17_n_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.369    11.569 r  bin_maze_filt/genblk1[17].inst/min_reg[7]_i_7/CO[1]
                         net (fo=1, routed)           0.217    11.787    bin_maze_filt/genblk1[17].inst/min23_in
    SLICE_X15Y89         LUT2 (Prop_lut2_I1_O)        0.251    12.038 r  bin_maze_filt/genblk1[17].inst/min[7]_i_3__13/O
                         net (fo=4, routed)           0.619    12.656    bin_maze_filt/genblk1[17].inst/min15_out
    SLICE_X29Y88         LUT6 (Prop_lut6_I1_O)        0.097    12.753 r  bin_maze_filt/genblk1[17].inst/min[5]_i_1__16/O
                         net (fo=1, routed)           0.000    12.753    bin_maze_filt/genblk1[17].inst/min[5]_i_1__16_n_0
    SLICE_X29Y88         FDRE                                         r  bin_maze_filt/genblk1[17].inst/min_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        1.150    39.246    bin_maze_filt/genblk1[17].inst/clk_out1
    SLICE_X29Y88         FDRE                                         r  bin_maze_filt/genblk1[17].inst/min_reg[5]/C
                         clock pessimism              0.293    39.539    
                         clock uncertainty           -0.098    39.441    
    SLICE_X29Y88         FDRE (Setup_fdre_C_D)        0.032    39.473    bin_maze_filt/genblk1[17].inst/min_reg[5]
  -------------------------------------------------------------------
                         required time                         39.473    
                         arrival time                         -12.753    
  -------------------------------------------------------------------
                         slack                                 26.720    

Slack (MET) :             26.721ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[14].inst/min_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.916ns  (logic 1.917ns (14.842%)  route 10.999ns (85.158%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.763ns = ( 39.237 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.172ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        1.445    -0.172    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/clkb
    RAMB36_X2Y9          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.635     0.463 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           1.118     1.581    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18[7]
    SLICE_X66Y43         LUT6 (Prop_lut6_I3_O)        0.097     1.678 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     1.678    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5_n_0
    SLICE_X66Y43         MUXF7 (Prop_muxf7_I1_O)      0.160     1.838 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2/O
                         net (fo=1, routed)           1.268     3.106    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2_n_0
    SLICE_X66Y66         LUT5 (Prop_lut5_I2_O)        0.215     3.321 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=266, routed)         7.426    10.747    bin_maze_filt/genblk1[14].inst/doutb[10]
    SLICE_X15Y75         LUT4 (Prop_lut4_I1_O)        0.097    10.844 r  bin_maze_filt/genblk1[14].inst/min[7]_i_22__14/O
                         net (fo=1, routed)           0.000    10.844    bin_maze_filt/genblk1[14].inst/min[7]_i_22__14_n_0
    SLICE_X15Y75         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    11.211 r  bin_maze_filt/genblk1[14].inst/min_reg[7]_i_7/CO[1]
                         net (fo=1, routed)           0.418    11.629    bin_maze_filt/genblk1[14].inst/min23_in
    SLICE_X15Y76         LUT2 (Prop_lut2_I1_O)        0.249    11.878 r  bin_maze_filt/genblk1[14].inst/min[7]_i_3__11/O
                         net (fo=4, routed)           0.769    12.647    bin_maze_filt/genblk1[14].inst/min15_out
    SLICE_X29Y78         LUT6 (Prop_lut6_I1_O)        0.097    12.744 r  bin_maze_filt/genblk1[14].inst/min[7]_i_2__13/O
                         net (fo=1, routed)           0.000    12.744    bin_maze_filt/genblk1[14].inst/min[7]_i_2__13_n_0
    SLICE_X29Y78         FDRE                                         r  bin_maze_filt/genblk1[14].inst/min_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        1.141    39.237    bin_maze_filt/genblk1[14].inst/clk_out1
    SLICE_X29Y78         FDRE                                         r  bin_maze_filt/genblk1[14].inst/min_reg[7]/C
                         clock pessimism              0.293    39.530    
                         clock uncertainty           -0.098    39.432    
    SLICE_X29Y78         FDRE (Setup_fdre_C_D)        0.033    39.465    bin_maze_filt/genblk1[14].inst/min_reg[7]
  -------------------------------------------------------------------
                         required time                         39.465    
                         arrival time                         -12.744    
  -------------------------------------------------------------------
                         slack                                 26.721    

Slack (MET) :             26.743ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[15].inst/max_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.889ns  (logic 2.078ns (16.122%)  route 10.811ns (83.878%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.765ns = ( 39.235 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.172ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        1.445    -0.172    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/clkb
    RAMB36_X2Y9          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.635     0.463 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           1.118     1.581    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18[7]
    SLICE_X66Y43         LUT6 (Prop_lut6_I3_O)        0.097     1.678 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     1.678    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5_n_0
    SLICE_X66Y43         MUXF7 (Prop_muxf7_I1_O)      0.160     1.838 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2/O
                         net (fo=1, routed)           1.268     3.106    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2_n_0
    SLICE_X66Y66         LUT5 (Prop_lut5_I2_O)        0.215     3.321 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=266, routed)         7.277    10.598    bin_maze_filt/genblk1[15].inst/doutb[10]
    SLICE_X32Y72         LUT4 (Prop_lut4_I0_O)        0.097    10.695 r  bin_maze_filt/genblk1[15].inst/max[7]_i_17__14/O
                         net (fo=1, routed)           0.000    10.695    bin_maze_filt/genblk1[15].inst/max[7]_i_17__14_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    11.062 r  bin_maze_filt/genblk1[15].inst/max_reg[7]_i_5/CO[1]
                         net (fo=1, routed)           0.457    11.519    bin_maze_filt/genblk1[15].inst/max28_in
    SLICE_X31Y71         LUT2 (Prop_lut2_I0_O)        0.262    11.781 r  bin_maze_filt/genblk1[15].inst/max[7]_i_2__14/O
                         net (fo=4, routed)           0.691    12.472    bin_maze_filt/genblk1[15].inst/max19_out
    SLICE_X37Y77         LUT6 (Prop_lut6_I1_O)        0.245    12.717 r  bin_maze_filt/genblk1[15].inst/max[7]_i_1__14/O
                         net (fo=1, routed)           0.000    12.717    bin_maze_filt/genblk1[15].inst/max[7]_i_1__14_n_0
    SLICE_X37Y77         FDRE                                         r  bin_maze_filt/genblk1[15].inst/max_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        1.139    39.235    bin_maze_filt/genblk1[15].inst/clk_out1
    SLICE_X37Y77         FDRE                                         r  bin_maze_filt/genblk1[15].inst/max_reg[7]/C
                         clock pessimism              0.293    39.528    
                         clock uncertainty           -0.098    39.430    
    SLICE_X37Y77         FDRE (Setup_fdre_C_D)        0.030    39.460    bin_maze_filt/genblk1[15].inst/max_reg[7]
  -------------------------------------------------------------------
                         required time                         39.460    
                         arrival time                         -12.717    
  -------------------------------------------------------------------
                         slack                                 26.743    

Slack (MET) :             26.761ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[16].inst/min_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.888ns  (logic 1.917ns (14.875%)  route 10.971ns (85.125%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 39.248 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.172ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        1.445    -0.172    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/clkb
    RAMB36_X2Y9          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.635     0.463 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           1.118     1.581    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18[7]
    SLICE_X66Y43         LUT6 (Prop_lut6_I3_O)        0.097     1.678 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     1.678    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5_n_0
    SLICE_X66Y43         MUXF7 (Prop_muxf7_I1_O)      0.160     1.838 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2/O
                         net (fo=1, routed)           1.268     3.106    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2_n_0
    SLICE_X66Y66         LUT5 (Prop_lut5_I2_O)        0.215     3.321 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=266, routed)         8.077    11.397    bin_maze_filt/genblk1[16].inst/doutb[10]
    SLICE_X32Y90         LUT4 (Prop_lut4_I1_O)        0.097    11.494 r  bin_maze_filt/genblk1[16].inst/min[7]_i_23__16/O
                         net (fo=1, routed)           0.000    11.494    bin_maze_filt/genblk1[16].inst/min[7]_i_23__16_n_0
    SLICE_X32Y90         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    11.861 r  bin_maze_filt/genblk1[16].inst/min_reg[7]_i_8/CO[1]
                         net (fo=1, routed)           0.199    12.060    bin_maze_filt/genblk1[16].inst/min23_in
    SLICE_X33Y90         LUT2 (Prop_lut2_I1_O)        0.249    12.309 r  bin_maze_filt/genblk1[16].inst/min[7]_i_4__1/O
                         net (fo=4, routed)           0.309    12.618    bin_maze_filt/genblk1[16].inst/min15_out
    SLICE_X33Y92         LUT6 (Prop_lut6_I1_O)        0.097    12.715 r  bin_maze_filt/genblk1[16].inst/min[7]_i_2__15/O
                         net (fo=1, routed)           0.000    12.715    bin_maze_filt/genblk1[16].inst/min[7]_i_2__15_n_0
    SLICE_X33Y92         FDRE                                         r  bin_maze_filt/genblk1[16].inst/min_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        1.152    39.248    bin_maze_filt/genblk1[16].inst/clk_out1
    SLICE_X33Y92         FDRE                                         r  bin_maze_filt/genblk1[16].inst/min_reg[7]/C
                         clock pessimism              0.293    39.541    
                         clock uncertainty           -0.098    39.443    
    SLICE_X33Y92         FDRE (Setup_fdre_C_D)        0.033    39.476    bin_maze_filt/genblk1[16].inst/min_reg[7]
  -------------------------------------------------------------------
                         required time                         39.476    
                         arrival time                         -12.715    
  -------------------------------------------------------------------
                         slack                                 26.761    

Slack (MET) :             26.764ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[16].inst/min_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.884ns  (logic 1.917ns (14.879%)  route 10.967ns (85.121%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 39.248 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.172ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        1.445    -0.172    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/clkb
    RAMB36_X2Y9          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.635     0.463 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           1.118     1.581    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18[7]
    SLICE_X66Y43         LUT6 (Prop_lut6_I3_O)        0.097     1.678 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     1.678    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5_n_0
    SLICE_X66Y43         MUXF7 (Prop_muxf7_I1_O)      0.160     1.838 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2/O
                         net (fo=1, routed)           1.268     3.106    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2_n_0
    SLICE_X66Y66         LUT5 (Prop_lut5_I2_O)        0.215     3.321 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=266, routed)         8.077    11.397    bin_maze_filt/genblk1[16].inst/doutb[10]
    SLICE_X32Y90         LUT4 (Prop_lut4_I1_O)        0.097    11.494 r  bin_maze_filt/genblk1[16].inst/min[7]_i_23__16/O
                         net (fo=1, routed)           0.000    11.494    bin_maze_filt/genblk1[16].inst/min[7]_i_23__16_n_0
    SLICE_X32Y90         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    11.861 r  bin_maze_filt/genblk1[16].inst/min_reg[7]_i_8/CO[1]
                         net (fo=1, routed)           0.199    12.060    bin_maze_filt/genblk1[16].inst/min23_in
    SLICE_X33Y90         LUT2 (Prop_lut2_I1_O)        0.249    12.309 r  bin_maze_filt/genblk1[16].inst/min[7]_i_4__1/O
                         net (fo=4, routed)           0.305    12.614    bin_maze_filt/genblk1[16].inst/min15_out
    SLICE_X33Y92         LUT6 (Prop_lut6_I1_O)        0.097    12.711 r  bin_maze_filt/genblk1[16].inst/min[6]_i_1__15/O
                         net (fo=1, routed)           0.000    12.711    bin_maze_filt/genblk1[16].inst/min[6]_i_1__15_n_0
    SLICE_X33Y92         FDRE                                         r  bin_maze_filt/genblk1[16].inst/min_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        1.152    39.248    bin_maze_filt/genblk1[16].inst/clk_out1
    SLICE_X33Y92         FDRE                                         r  bin_maze_filt/genblk1[16].inst/min_reg[6]/C
                         clock pessimism              0.293    39.541    
                         clock uncertainty           -0.098    39.443    
    SLICE_X33Y92         FDRE (Setup_fdre_C_D)        0.032    39.475    bin_maze_filt/genblk1[16].inst/min_reg[6]
  -------------------------------------------------------------------
                         required time                         39.475    
                         arrival time                         -12.711    
  -------------------------------------------------------------------
                         slack                                 26.764    

Slack (MET) :             26.773ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[18].inst/max_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.870ns  (logic 1.917ns (14.895%)  route 10.953ns (85.105%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 39.244 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.172ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        1.445    -0.172    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/clkb
    RAMB36_X2Y9          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.635     0.463 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           1.118     1.581    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18[7]
    SLICE_X66Y43         LUT6 (Prop_lut6_I3_O)        0.097     1.678 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     1.678    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5_n_0
    SLICE_X66Y43         MUXF7 (Prop_muxf7_I1_O)      0.160     1.838 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2/O
                         net (fo=1, routed)           1.268     3.106    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2_n_0
    SLICE_X66Y66         LUT5 (Prop_lut5_I2_O)        0.215     3.321 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=266, routed)         7.753    11.074    bin_maze_filt/genblk1[18].inst/doutb[10]
    SLICE_X33Y88         LUT4 (Prop_lut4_I0_O)        0.097    11.171 r  bin_maze_filt/genblk1[18].inst/max[7]_i_17__17/O
                         net (fo=1, routed)           0.000    11.171    bin_maze_filt/genblk1[18].inst/max[7]_i_17__17_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    11.538 r  bin_maze_filt/genblk1[18].inst/max_reg[7]_i_5/CO[1]
                         net (fo=1, routed)           0.396    11.934    bin_maze_filt/genblk1[18].inst/max28_in
    SLICE_X34Y88         LUT2 (Prop_lut2_I0_O)        0.249    12.183 r  bin_maze_filt/genblk1[18].inst/max[7]_i_2__17/O
                         net (fo=4, routed)           0.418    12.601    bin_maze_filt/genblk1[18].inst/max19_out
    SLICE_X37Y88         LUT6 (Prop_lut6_I1_O)        0.097    12.698 r  bin_maze_filt/genblk1[18].inst/max[6]_i_1__17/O
                         net (fo=1, routed)           0.000    12.698    bin_maze_filt/genblk1[18].inst/max[6]_i_1__17_n_0
    SLICE_X37Y88         FDRE                                         r  bin_maze_filt/genblk1[18].inst/max_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        1.148    39.244    bin_maze_filt/genblk1[18].inst/clk_out1
    SLICE_X37Y88         FDRE                                         r  bin_maze_filt/genblk1[18].inst/max_reg[6]/C
                         clock pessimism              0.293    39.537    
                         clock uncertainty           -0.098    39.439    
    SLICE_X37Y88         FDRE (Setup_fdre_C_D)        0.032    39.471    bin_maze_filt/genblk1[18].inst/max_reg[6]
  -------------------------------------------------------------------
                         required time                         39.471    
                         arrival time                         -12.698    
  -------------------------------------------------------------------
                         slack                                 26.773    

Slack (MET) :             26.799ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[17].inst/min_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.847ns  (logic 1.921ns (14.953%)  route 10.926ns (85.047%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.754ns = ( 39.246 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.172ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        1.445    -0.172    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/clkb
    RAMB36_X2Y9          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.635     0.463 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           1.118     1.581    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18[7]
    SLICE_X66Y43         LUT6 (Prop_lut6_I3_O)        0.097     1.678 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     1.678    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5_n_0
    SLICE_X66Y43         MUXF7 (Prop_muxf7_I1_O)      0.160     1.838 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2/O
                         net (fo=1, routed)           1.268     3.106    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2_n_0
    SLICE_X66Y66         LUT5 (Prop_lut5_I2_O)        0.215     3.321 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=266, routed)         7.782    11.103    bin_maze_filt/genblk1[17].inst/doutb[10]
    SLICE_X14Y89         LUT4 (Prop_lut4_I1_O)        0.097    11.200 r  bin_maze_filt/genblk1[17].inst/min[7]_i_22__17/O
                         net (fo=1, routed)           0.000    11.200    bin_maze_filt/genblk1[17].inst/min[7]_i_22__17_n_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.369    11.569 r  bin_maze_filt/genblk1[17].inst/min_reg[7]_i_7/CO[1]
                         net (fo=1, routed)           0.217    11.787    bin_maze_filt/genblk1[17].inst/min23_in
    SLICE_X15Y89         LUT2 (Prop_lut2_I1_O)        0.251    12.038 r  bin_maze_filt/genblk1[17].inst/min[7]_i_3__13/O
                         net (fo=4, routed)           0.541    12.578    bin_maze_filt/genblk1[17].inst/min15_out
    SLICE_X29Y88         LUT6 (Prop_lut6_I1_O)        0.097    12.675 r  bin_maze_filt/genblk1[17].inst/min[7]_i_2__16/O
                         net (fo=1, routed)           0.000    12.675    bin_maze_filt/genblk1[17].inst/min[7]_i_2__16_n_0
    SLICE_X29Y88         FDRE                                         r  bin_maze_filt/genblk1[17].inst/min_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        1.150    39.246    bin_maze_filt/genblk1[17].inst/clk_out1
    SLICE_X29Y88         FDRE                                         r  bin_maze_filt/genblk1[17].inst/min_reg[7]/C
                         clock pessimism              0.293    39.539    
                         clock uncertainty           -0.098    39.441    
    SLICE_X29Y88         FDRE (Setup_fdre_C_D)        0.033    39.474    bin_maze_filt/genblk1[17].inst/min_reg[7]
  -------------------------------------------------------------------
                         required time                         39.474    
                         arrival time                         -12.675    
  -------------------------------------------------------------------
                         slack                                 26.799    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.371ns (70.323%)  route 0.157ns (29.677%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        0.565    -0.599    bin_maze_filt/genblk1[3].inst/v_div1/clk_out1
    SLICE_X54Y99         FDRE                                         r  bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.435 f  bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg[27]/Q
                         net (fo=3, routed)           0.156    -0.279    bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg_n_0_[27]
    SLICE_X54Y99         LUT2 (Prop_lut2_I1_O)        0.045    -0.234 r  bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy[27]_i_6__5/O
                         net (fo=1, routed)           0.000    -0.234    bin_maze_filt/genblk1[3].inst/v_div1_n_30
    SLICE_X54Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.125 r  bin_maze_filt/genblk1[3].inst/dividend_copy_reg[27]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.125    bin_maze_filt/genblk1[3].inst/dividend_copy_reg[27]_i_1__0_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.072 r  bin_maze_filt/genblk1[3].inst/dividend_copy_reg[31]_i_2__0/O[0]
                         net (fo=1, routed)           0.000    -0.072    bin_maze_filt/genblk1[3].inst/v_div1/out[28]
    SLICE_X54Y100        FDRE                                         r  bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        0.828    -0.844    bin_maze_filt/genblk1[3].inst/v_div1/clk_out1
    SLICE_X54Y100        FDRE                                         r  bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg[28]/C
                         clock pessimism              0.509    -0.335    
    SLICE_X54Y100        FDRE (Hold_fdre_C_D)         0.134    -0.201    bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg[28]
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.384ns (71.037%)  route 0.157ns (28.963%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        0.565    -0.599    bin_maze_filt/genblk1[3].inst/v_div1/clk_out1
    SLICE_X54Y99         FDRE                                         r  bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.435 f  bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg[27]/Q
                         net (fo=3, routed)           0.156    -0.279    bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg_n_0_[27]
    SLICE_X54Y99         LUT2 (Prop_lut2_I1_O)        0.045    -0.234 r  bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy[27]_i_6__5/O
                         net (fo=1, routed)           0.000    -0.234    bin_maze_filt/genblk1[3].inst/v_div1_n_30
    SLICE_X54Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.125 r  bin_maze_filt/genblk1[3].inst/dividend_copy_reg[27]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.125    bin_maze_filt/genblk1[3].inst/dividend_copy_reg[27]_i_1__0_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.059 r  bin_maze_filt/genblk1[3].inst/dividend_copy_reg[31]_i_2__0/O[2]
                         net (fo=1, routed)           0.000    -0.059    bin_maze_filt/genblk1[3].inst/v_div1/out[30]
    SLICE_X54Y100        FDRE                                         r  bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        0.828    -0.844    bin_maze_filt/genblk1[3].inst/v_div1/clk_out1
    SLICE_X54Y100        FDRE                                         r  bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg[30]/C
                         clock pessimism              0.509    -0.335    
    SLICE_X54Y100        FDRE (Hold_fdre_C_D)         0.134    -0.201    bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg[30]
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                          -0.059    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt_start_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.186ns (74.839%)  route 0.063ns (25.161%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        0.569    -0.595    jdclk_OBUF
    SLICE_X68Y97         FDRE                                         r  FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.454 f  FSM_onehot_state_reg[2]/Q
                         net (fo=3, routed)           0.063    -0.392    db1/out[1]
    SLICE_X69Y97         LUT5 (Prop_lut5_I3_O)        0.045    -0.347 r  db1/bin_maze_filt_start_i_1/O
                         net (fo=1, routed)           0.000    -0.347    db1_n_1
    SLICE_X69Y97         FDRE                                         r  bin_maze_filt_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        0.841    -0.832    jdclk_OBUF
    SLICE_X69Y97         FDRE                                         r  bin_maze_filt_start_reg/C
                         clock pessimism              0.250    -0.582    
    SLICE_X69Y97         FDRE (Hold_fdre_C_D)         0.091    -0.491    bin_maze_filt_start_reg
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 bin_maze_filt/bin_dilation/pixel_buffer_reg_r_565_r/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/bin_dilation/pixel_buffer_reg_r_566_r/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.141ns (59.157%)  route 0.097ns (40.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        0.601    -0.563    bin_maze_filt/bin_dilation/clk_out1
    SLICE_X7Y89          FDRE                                         r  bin_maze_filt/bin_dilation/pixel_buffer_reg_r_565_r/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  bin_maze_filt/bin_dilation/pixel_buffer_reg_r_565_r/Q
                         net (fo=1, routed)           0.097    -0.325    bin_maze_filt/bin_dilation/pixel_buffer_reg_r_565_r_n_0
    SLICE_X4Y89          FDRE                                         r  bin_maze_filt/bin_dilation/pixel_buffer_reg_r_566_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        0.872    -0.801    bin_maze_filt/bin_dilation/clk_out1
    SLICE_X4Y89          FDRE                                         r  bin_maze_filt/bin_dilation/pixel_buffer_reg_r_566_r/C
                         clock pessimism              0.254    -0.547    
    SLICE_X4Y89          FDRE (Hold_fdre_C_D)         0.070    -0.477    bin_maze_filt/bin_dilation/pixel_buffer_reg_r_566_r
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[13].inst/s_div1/quotient_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[13].inst/s_div1/quotient_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.876%)  route 0.111ns (44.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        0.567    -0.597    bin_maze_filt/genblk1[13].inst/s_div1/clk_out1
    SLICE_X32Y86         FDRE                                         r  bin_maze_filt/genblk1[13].inst/s_div1/quotient_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  bin_maze_filt/genblk1[13].inst/s_div1/quotient_reg[6]/Q
                         net (fo=2, routed)           0.111    -0.345    bin_maze_filt/genblk1[13].inst/s_div1/quotient[6]
    SLICE_X31Y86         FDRE                                         r  bin_maze_filt/genblk1[13].inst/s_div1/quotient_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        0.837    -0.836    bin_maze_filt/genblk1[13].inst/s_div1/clk_out1
    SLICE_X31Y86         FDRE                                         r  bin_maze_filt/genblk1[13].inst/s_div1/quotient_reg[7]/C
                         clock pessimism              0.254    -0.582    
    SLICE_X31Y86         FDRE (Hold_fdre_C_D)         0.072    -0.510    bin_maze_filt/genblk1[13].inst/s_div1/quotient_reg[7]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.407ns (72.219%)  route 0.157ns (27.781%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        0.565    -0.599    bin_maze_filt/genblk1[3].inst/v_div1/clk_out1
    SLICE_X54Y99         FDRE                                         r  bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.435 f  bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg[27]/Q
                         net (fo=3, routed)           0.156    -0.279    bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg_n_0_[27]
    SLICE_X54Y99         LUT2 (Prop_lut2_I1_O)        0.045    -0.234 r  bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy[27]_i_6__5/O
                         net (fo=1, routed)           0.000    -0.234    bin_maze_filt/genblk1[3].inst/v_div1_n_30
    SLICE_X54Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.125 r  bin_maze_filt/genblk1[3].inst/dividend_copy_reg[27]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.125    bin_maze_filt/genblk1[3].inst/dividend_copy_reg[27]_i_1__0_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089    -0.036 r  bin_maze_filt/genblk1[3].inst/dividend_copy_reg[31]_i_2__0/O[1]
                         net (fo=1, routed)           0.000    -0.036    bin_maze_filt/genblk1[3].inst/v_div1/out[29]
    SLICE_X54Y100        FDRE                                         r  bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        0.828    -0.844    bin_maze_filt/genblk1[3].inst/v_div1/clk_out1
    SLICE_X54Y100        FDRE                                         r  bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg[29]/C
                         clock pessimism              0.509    -0.335    
    SLICE_X54Y100        FDRE (Hold_fdre_C_D)         0.134    -0.201    bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg[29]
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                          -0.036    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.409ns (72.317%)  route 0.157ns (27.683%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        0.565    -0.599    bin_maze_filt/genblk1[3].inst/v_div1/clk_out1
    SLICE_X54Y99         FDRE                                         r  bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.435 f  bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg[27]/Q
                         net (fo=3, routed)           0.156    -0.279    bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg_n_0_[27]
    SLICE_X54Y99         LUT2 (Prop_lut2_I1_O)        0.045    -0.234 r  bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy[27]_i_6__5/O
                         net (fo=1, routed)           0.000    -0.234    bin_maze_filt/genblk1[3].inst/v_div1_n_30
    SLICE_X54Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.125 r  bin_maze_filt/genblk1[3].inst/dividend_copy_reg[27]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.125    bin_maze_filt/genblk1[3].inst/dividend_copy_reg[27]_i_1__0_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091    -0.034 r  bin_maze_filt/genblk1[3].inst/dividend_copy_reg[31]_i_2__0/O[3]
                         net (fo=1, routed)           0.000    -0.034    bin_maze_filt/genblk1[3].inst/v_div1/out[31]
    SLICE_X54Y100        FDRE                                         r  bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        0.828    -0.844    bin_maze_filt/genblk1[3].inst/v_div1/clk_out1
    SLICE_X54Y100        FDRE                                         r  bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg[31]/C
                         clock pessimism              0.509    -0.335    
    SLICE_X54Y100        FDRE (Hold_fdre_C_D)         0.134    -0.201    bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg[31]
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[16].inst/s_div1/divider_copy_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[16].inst/s_div1/divider_copy_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.274%)  route 0.110ns (43.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        0.567    -0.597    bin_maze_filt/genblk1[16].inst/s_div1/clk_out1
    SLICE_X39Y91         FDRE                                         r  bin_maze_filt/genblk1[16].inst/s_div1/divider_copy_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  bin_maze_filt/genblk1[16].inst/s_div1/divider_copy_reg[4]/Q
                         net (fo=4, routed)           0.110    -0.347    bin_maze_filt/genblk1[16].inst/s_div1/divider_copy[4]
    SLICE_X40Y91         FDRE                                         r  bin_maze_filt/genblk1[16].inst/s_div1/divider_copy_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        0.839    -0.834    bin_maze_filt/genblk1[16].inst/s_div1/clk_out1
    SLICE_X40Y91         FDRE                                         r  bin_maze_filt/genblk1[16].inst/s_div1/divider_copy_reg[3]/C
                         clock pessimism              0.253    -0.581    
    SLICE_X40Y91         FDRE (Hold_fdre_C_D)         0.066    -0.515    bin_maze_filt/genblk1[16].inst/s_div1/divider_copy_reg[3]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 bin_maze_filt/bin_erosion/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/bin_erosion/pixel_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.456%)  route 0.117ns (38.544%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        0.565    -0.599    bin_maze_filt/bin_erosion/clk_out1
    SLICE_X9Y78          FDRE                                         r  bin_maze_filt/bin_erosion/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  bin_maze_filt/bin_erosion/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.117    -0.342    bin_maze_filt/bin_erosion/FSM_onehot_state_reg_n_0_[1]
    SLICE_X8Y78          LUT3 (Prop_lut3_I2_O)        0.045    -0.297 r  bin_maze_filt/bin_erosion/pixel_counter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.297    bin_maze_filt/bin_erosion/pixel_counter[8]_i_1_n_0
    SLICE_X8Y78          FDRE                                         r  bin_maze_filt/bin_erosion/pixel_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        0.834    -0.839    bin_maze_filt/bin_erosion/clk_out1
    SLICE_X8Y78          FDRE                                         r  bin_maze_filt/bin_erosion/pixel_counter_reg[8]/C
                         clock pessimism              0.253    -0.586    
    SLICE_X8Y78          FDRE (Hold_fdre_C_D)         0.121    -0.465    bin_maze_filt/bin_erosion/pixel_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[0].inst/s_div1/quotient_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[0].inst/s_div1/quotient_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.164ns (71.658%)  route 0.065ns (28.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        0.561    -0.603    bin_maze_filt/genblk1[0].inst/s_div1/clk_out1
    SLICE_X50Y86         FDRE                                         r  bin_maze_filt/genblk1[0].inst/s_div1/quotient_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.439 r  bin_maze_filt/genblk1[0].inst/s_div1/quotient_reg[0]/Q
                         net (fo=2, routed)           0.065    -0.374    bin_maze_filt/genblk1[0].inst/s_div1/quotient[0]
    SLICE_X50Y86         FDRE                                         r  bin_maze_filt/genblk1[0].inst/s_div1/quotient_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        0.830    -0.843    bin_maze_filt/genblk1[0].inst/s_div1/clk_out1
    SLICE_X50Y86         FDRE                                         r  bin_maze_filt/genblk1[0].inst/s_div1/quotient_reg[1]/C
                         clock pessimism              0.240    -0.603    
    SLICE_X50Y86         FDRE (Hold_fdre_C_D)         0.060    -0.543    bin_maze_filt/genblk1[0].inst/s_div1/quotient_reg[1]
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                          -0.374    
  -------------------------------------------------------------------
                         slack                                  0.169    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.141         40.000      37.859     RAMB36_X2Y18     cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X2Y18     cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.141         40.000      37.859     RAMB36_X1Y15     cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X1Y15     cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.141         40.000      37.859     RAMB36_X2Y19     cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X2Y19     cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.141         40.000      37.859     RAMB36_X1Y14     cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X1Y14     cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.141         40.000      37.859     RAMB36_X1Y16     cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X1Y16     cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X6Y77      bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[100]_srl32___bin_maze_filt_bin_dilation_pixel_buffer_reg_r_94/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X6Y77      bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[132]_srl32___bin_maze_filt_bin_dilation_pixel_buffer_reg_r_126/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X6Y77      bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[164]_srl32___bin_maze_filt_bin_dilation_pixel_buffer_reg_r_158/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X6Y77      bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[196]_srl32___bin_maze_filt_bin_dilation_pixel_buffer_reg_r_190/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X6Y76      bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[36]_srl32___bin_maze_filt_bin_dilation_pixel_buffer_reg_r_30/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X6Y76      bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[68]_srl32___bin_maze_filt_bin_dilation_pixel_buffer_reg_r_62/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.770         20.000      19.230     SLICE_X42Y100    bin_maze_filt/genblk1[17].inst/v_div1/quotient_reg[1]_srl2___bin_maze_filt_genblk1_r_691/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X8Y87      bin_maze_filt/bin_dilation/pixel_buffer_reg[128]_srl32___bin_maze_filt_bin_dilation_pixel_buffer_reg_r_126/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X8Y87      bin_maze_filt/bin_dilation/pixel_buffer_reg[32]_srl32___bin_maze_filt_bin_dilation_pixel_buffer_reg_r_30/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X8Y87      bin_maze_filt/bin_dilation/pixel_buffer_reg[64]_srl32___bin_maze_filt_bin_dilation_pixel_buffer_reg_r_62/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.770         20.000      19.230     SLICE_X60Y87     bin_maze_filt/genblk1[9].inst/v_div1/quotient_reg[1]_srl2___bin_maze_filt_genblk1_r_667/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X6Y77      bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[100]_srl32___bin_maze_filt_bin_dilation_pixel_buffer_reg_r_94/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X6Y81      bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[1028]_srl32___bin_maze_filt_bin_dilation_pixel_buffer_reg_r_62/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X6Y77      bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[132]_srl32___bin_maze_filt_bin_dilation_pixel_buffer_reg_r_126/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X6Y77      bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[164]_srl32___bin_maze_filt_bin_dilation_pixel_buffer_reg_r_158/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X6Y77      bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[196]_srl32___bin_maze_filt_bin_dilation_pixel_buffer_reg_r_190/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.770         20.000      19.230     SLICE_X66Y98     bin_maze_filt/genblk1[4].inst/v_div1/quotient_reg[1]_srl2___bin_maze_filt_genblk1_r_652/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X2Y79      bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[228]_srl32___bin_maze_filt_bin_dilation_pixel_buffer_reg_r_222/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X2Y79      bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[260]_srl32___bin_maze_filt_bin_dilation_pixel_buffer_reg_r_254/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X2Y79      bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[292]_srl32___bin_maze_filt_bin_dilation_pixel_buffer_reg_r_286/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y17   clkdivider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       26.589ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.230ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.589ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[18].inst/max_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.056ns  (logic 1.917ns (14.683%)  route 11.139ns (85.317%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 39.244 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.172ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        1.445    -0.172    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/clkb
    RAMB36_X2Y9          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.635     0.463 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           1.118     1.581    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18[7]
    SLICE_X66Y43         LUT6 (Prop_lut6_I3_O)        0.097     1.678 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     1.678    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5_n_0
    SLICE_X66Y43         MUXF7 (Prop_muxf7_I1_O)      0.160     1.838 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2/O
                         net (fo=1, routed)           1.268     3.106    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2_n_0
    SLICE_X66Y66         LUT5 (Prop_lut5_I2_O)        0.215     3.321 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=266, routed)         7.753    11.074    bin_maze_filt/genblk1[18].inst/doutb[10]
    SLICE_X33Y88         LUT4 (Prop_lut4_I0_O)        0.097    11.171 r  bin_maze_filt/genblk1[18].inst/max[7]_i_17__17/O
                         net (fo=1, routed)           0.000    11.171    bin_maze_filt/genblk1[18].inst/max[7]_i_17__17_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    11.538 r  bin_maze_filt/genblk1[18].inst/max_reg[7]_i_5/CO[1]
                         net (fo=1, routed)           0.396    11.934    bin_maze_filt/genblk1[18].inst/max28_in
    SLICE_X34Y88         LUT2 (Prop_lut2_I0_O)        0.249    12.183 r  bin_maze_filt/genblk1[18].inst/max[7]_i_2__17/O
                         net (fo=4, routed)           0.604    12.787    bin_maze_filt/genblk1[18].inst/max19_out
    SLICE_X37Y88         LUT6 (Prop_lut6_I1_O)        0.097    12.884 r  bin_maze_filt/genblk1[18].inst/max[5]_i_1__17/O
                         net (fo=1, routed)           0.000    12.884    bin_maze_filt/genblk1[18].inst/max[5]_i_1__17_n_0
    SLICE_X37Y88         FDRE                                         r  bin_maze_filt/genblk1[18].inst/max_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        1.148    39.244    bin_maze_filt/genblk1[18].inst/clk_out1
    SLICE_X37Y88         FDRE                                         r  bin_maze_filt/genblk1[18].inst/max_reg[5]/C
                         clock pessimism              0.293    39.537    
                         clock uncertainty           -0.094    39.443    
    SLICE_X37Y88         FDRE (Setup_fdre_C_D)        0.030    39.473    bin_maze_filt/genblk1[18].inst/max_reg[5]
  -------------------------------------------------------------------
                         required time                         39.473    
                         arrival time                         -12.884    
  -------------------------------------------------------------------
                         slack                                 26.589    

Slack (MET) :             26.643ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[14].inst/min_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.997ns  (logic 1.917ns (14.750%)  route 11.080ns (85.250%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.763ns = ( 39.237 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.172ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        1.445    -0.172    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/clkb
    RAMB36_X2Y9          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.635     0.463 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           1.118     1.581    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18[7]
    SLICE_X66Y43         LUT6 (Prop_lut6_I3_O)        0.097     1.678 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     1.678    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5_n_0
    SLICE_X66Y43         MUXF7 (Prop_muxf7_I1_O)      0.160     1.838 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2/O
                         net (fo=1, routed)           1.268     3.106    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2_n_0
    SLICE_X66Y66         LUT5 (Prop_lut5_I2_O)        0.215     3.321 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=266, routed)         7.426    10.747    bin_maze_filt/genblk1[14].inst/doutb[10]
    SLICE_X15Y75         LUT4 (Prop_lut4_I1_O)        0.097    10.844 r  bin_maze_filt/genblk1[14].inst/min[7]_i_22__14/O
                         net (fo=1, routed)           0.000    10.844    bin_maze_filt/genblk1[14].inst/min[7]_i_22__14_n_0
    SLICE_X15Y75         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    11.211 r  bin_maze_filt/genblk1[14].inst/min_reg[7]_i_7/CO[1]
                         net (fo=1, routed)           0.418    11.629    bin_maze_filt/genblk1[14].inst/min23_in
    SLICE_X15Y76         LUT2 (Prop_lut2_I1_O)        0.249    11.878 r  bin_maze_filt/genblk1[14].inst/min[7]_i_3__11/O
                         net (fo=4, routed)           0.850    12.728    bin_maze_filt/genblk1[14].inst/min15_out
    SLICE_X29Y78         LUT6 (Prop_lut6_I1_O)        0.097    12.825 r  bin_maze_filt/genblk1[14].inst/min[6]_i_1__13/O
                         net (fo=1, routed)           0.000    12.825    bin_maze_filt/genblk1[14].inst/min[6]_i_1__13_n_0
    SLICE_X29Y78         FDRE                                         r  bin_maze_filt/genblk1[14].inst/min_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        1.141    39.237    bin_maze_filt/genblk1[14].inst/clk_out1
    SLICE_X29Y78         FDRE                                         r  bin_maze_filt/genblk1[14].inst/min_reg[6]/C
                         clock pessimism              0.293    39.530    
                         clock uncertainty           -0.094    39.436    
    SLICE_X29Y78         FDRE (Setup_fdre_C_D)        0.032    39.468    bin_maze_filt/genblk1[14].inst/min_reg[6]
  -------------------------------------------------------------------
                         required time                         39.468    
                         arrival time                         -12.825    
  -------------------------------------------------------------------
                         slack                                 26.643    

Slack (MET) :             26.723ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[17].inst/min_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.923ns  (logic 1.921ns (14.865%)  route 11.002ns (85.135%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.754ns = ( 39.246 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.172ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        1.445    -0.172    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/clkb
    RAMB36_X2Y9          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.635     0.463 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           1.118     1.581    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18[7]
    SLICE_X66Y43         LUT6 (Prop_lut6_I3_O)        0.097     1.678 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     1.678    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5_n_0
    SLICE_X66Y43         MUXF7 (Prop_muxf7_I1_O)      0.160     1.838 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2/O
                         net (fo=1, routed)           1.268     3.106    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2_n_0
    SLICE_X66Y66         LUT5 (Prop_lut5_I2_O)        0.215     3.321 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=266, routed)         7.782    11.103    bin_maze_filt/genblk1[17].inst/doutb[10]
    SLICE_X14Y89         LUT4 (Prop_lut4_I1_O)        0.097    11.200 r  bin_maze_filt/genblk1[17].inst/min[7]_i_22__17/O
                         net (fo=1, routed)           0.000    11.200    bin_maze_filt/genblk1[17].inst/min[7]_i_22__17_n_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.369    11.569 r  bin_maze_filt/genblk1[17].inst/min_reg[7]_i_7/CO[1]
                         net (fo=1, routed)           0.217    11.787    bin_maze_filt/genblk1[17].inst/min23_in
    SLICE_X15Y89         LUT2 (Prop_lut2_I1_O)        0.251    12.038 r  bin_maze_filt/genblk1[17].inst/min[7]_i_3__13/O
                         net (fo=4, routed)           0.617    12.654    bin_maze_filt/genblk1[17].inst/min15_out
    SLICE_X29Y88         LUT6 (Prop_lut6_I1_O)        0.097    12.751 r  bin_maze_filt/genblk1[17].inst/min[4]_i_1__16/O
                         net (fo=1, routed)           0.000    12.751    bin_maze_filt/genblk1[17].inst/min[4]_i_1__16_n_0
    SLICE_X29Y88         FDRE                                         r  bin_maze_filt/genblk1[17].inst/min_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        1.150    39.246    bin_maze_filt/genblk1[17].inst/clk_out1
    SLICE_X29Y88         FDRE                                         r  bin_maze_filt/genblk1[17].inst/min_reg[4]/C
                         clock pessimism              0.293    39.539    
                         clock uncertainty           -0.094    39.445    
    SLICE_X29Y88         FDRE (Setup_fdre_C_D)        0.030    39.475    bin_maze_filt/genblk1[17].inst/min_reg[4]
  -------------------------------------------------------------------
                         required time                         39.475    
                         arrival time                         -12.751    
  -------------------------------------------------------------------
                         slack                                 26.723    

Slack (MET) :             26.723ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[17].inst/min_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.925ns  (logic 1.921ns (14.862%)  route 11.004ns (85.138%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.754ns = ( 39.246 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.172ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        1.445    -0.172    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/clkb
    RAMB36_X2Y9          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.635     0.463 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           1.118     1.581    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18[7]
    SLICE_X66Y43         LUT6 (Prop_lut6_I3_O)        0.097     1.678 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     1.678    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5_n_0
    SLICE_X66Y43         MUXF7 (Prop_muxf7_I1_O)      0.160     1.838 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2/O
                         net (fo=1, routed)           1.268     3.106    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2_n_0
    SLICE_X66Y66         LUT5 (Prop_lut5_I2_O)        0.215     3.321 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=266, routed)         7.782    11.103    bin_maze_filt/genblk1[17].inst/doutb[10]
    SLICE_X14Y89         LUT4 (Prop_lut4_I1_O)        0.097    11.200 r  bin_maze_filt/genblk1[17].inst/min[7]_i_22__17/O
                         net (fo=1, routed)           0.000    11.200    bin_maze_filt/genblk1[17].inst/min[7]_i_22__17_n_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.369    11.569 r  bin_maze_filt/genblk1[17].inst/min_reg[7]_i_7/CO[1]
                         net (fo=1, routed)           0.217    11.787    bin_maze_filt/genblk1[17].inst/min23_in
    SLICE_X15Y89         LUT2 (Prop_lut2_I1_O)        0.251    12.038 r  bin_maze_filt/genblk1[17].inst/min[7]_i_3__13/O
                         net (fo=4, routed)           0.619    12.656    bin_maze_filt/genblk1[17].inst/min15_out
    SLICE_X29Y88         LUT6 (Prop_lut6_I1_O)        0.097    12.753 r  bin_maze_filt/genblk1[17].inst/min[5]_i_1__16/O
                         net (fo=1, routed)           0.000    12.753    bin_maze_filt/genblk1[17].inst/min[5]_i_1__16_n_0
    SLICE_X29Y88         FDRE                                         r  bin_maze_filt/genblk1[17].inst/min_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        1.150    39.246    bin_maze_filt/genblk1[17].inst/clk_out1
    SLICE_X29Y88         FDRE                                         r  bin_maze_filt/genblk1[17].inst/min_reg[5]/C
                         clock pessimism              0.293    39.539    
                         clock uncertainty           -0.094    39.445    
    SLICE_X29Y88         FDRE (Setup_fdre_C_D)        0.032    39.477    bin_maze_filt/genblk1[17].inst/min_reg[5]
  -------------------------------------------------------------------
                         required time                         39.477    
                         arrival time                         -12.753    
  -------------------------------------------------------------------
                         slack                                 26.723    

Slack (MET) :             26.724ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[14].inst/min_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.916ns  (logic 1.917ns (14.842%)  route 10.999ns (85.158%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.763ns = ( 39.237 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.172ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        1.445    -0.172    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/clkb
    RAMB36_X2Y9          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.635     0.463 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           1.118     1.581    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18[7]
    SLICE_X66Y43         LUT6 (Prop_lut6_I3_O)        0.097     1.678 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     1.678    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5_n_0
    SLICE_X66Y43         MUXF7 (Prop_muxf7_I1_O)      0.160     1.838 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2/O
                         net (fo=1, routed)           1.268     3.106    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2_n_0
    SLICE_X66Y66         LUT5 (Prop_lut5_I2_O)        0.215     3.321 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=266, routed)         7.426    10.747    bin_maze_filt/genblk1[14].inst/doutb[10]
    SLICE_X15Y75         LUT4 (Prop_lut4_I1_O)        0.097    10.844 r  bin_maze_filt/genblk1[14].inst/min[7]_i_22__14/O
                         net (fo=1, routed)           0.000    10.844    bin_maze_filt/genblk1[14].inst/min[7]_i_22__14_n_0
    SLICE_X15Y75         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    11.211 r  bin_maze_filt/genblk1[14].inst/min_reg[7]_i_7/CO[1]
                         net (fo=1, routed)           0.418    11.629    bin_maze_filt/genblk1[14].inst/min23_in
    SLICE_X15Y76         LUT2 (Prop_lut2_I1_O)        0.249    11.878 r  bin_maze_filt/genblk1[14].inst/min[7]_i_3__11/O
                         net (fo=4, routed)           0.769    12.647    bin_maze_filt/genblk1[14].inst/min15_out
    SLICE_X29Y78         LUT6 (Prop_lut6_I1_O)        0.097    12.744 r  bin_maze_filt/genblk1[14].inst/min[7]_i_2__13/O
                         net (fo=1, routed)           0.000    12.744    bin_maze_filt/genblk1[14].inst/min[7]_i_2__13_n_0
    SLICE_X29Y78         FDRE                                         r  bin_maze_filt/genblk1[14].inst/min_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        1.141    39.237    bin_maze_filt/genblk1[14].inst/clk_out1
    SLICE_X29Y78         FDRE                                         r  bin_maze_filt/genblk1[14].inst/min_reg[7]/C
                         clock pessimism              0.293    39.530    
                         clock uncertainty           -0.094    39.436    
    SLICE_X29Y78         FDRE (Setup_fdre_C_D)        0.033    39.469    bin_maze_filt/genblk1[14].inst/min_reg[7]
  -------------------------------------------------------------------
                         required time                         39.469    
                         arrival time                         -12.744    
  -------------------------------------------------------------------
                         slack                                 26.724    

Slack (MET) :             26.746ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[15].inst/max_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.889ns  (logic 2.078ns (16.122%)  route 10.811ns (83.878%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.765ns = ( 39.235 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.172ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        1.445    -0.172    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/clkb
    RAMB36_X2Y9          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.635     0.463 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           1.118     1.581    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18[7]
    SLICE_X66Y43         LUT6 (Prop_lut6_I3_O)        0.097     1.678 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     1.678    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5_n_0
    SLICE_X66Y43         MUXF7 (Prop_muxf7_I1_O)      0.160     1.838 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2/O
                         net (fo=1, routed)           1.268     3.106    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2_n_0
    SLICE_X66Y66         LUT5 (Prop_lut5_I2_O)        0.215     3.321 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=266, routed)         7.277    10.598    bin_maze_filt/genblk1[15].inst/doutb[10]
    SLICE_X32Y72         LUT4 (Prop_lut4_I0_O)        0.097    10.695 r  bin_maze_filt/genblk1[15].inst/max[7]_i_17__14/O
                         net (fo=1, routed)           0.000    10.695    bin_maze_filt/genblk1[15].inst/max[7]_i_17__14_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    11.062 r  bin_maze_filt/genblk1[15].inst/max_reg[7]_i_5/CO[1]
                         net (fo=1, routed)           0.457    11.519    bin_maze_filt/genblk1[15].inst/max28_in
    SLICE_X31Y71         LUT2 (Prop_lut2_I0_O)        0.262    11.781 r  bin_maze_filt/genblk1[15].inst/max[7]_i_2__14/O
                         net (fo=4, routed)           0.691    12.472    bin_maze_filt/genblk1[15].inst/max19_out
    SLICE_X37Y77         LUT6 (Prop_lut6_I1_O)        0.245    12.717 r  bin_maze_filt/genblk1[15].inst/max[7]_i_1__14/O
                         net (fo=1, routed)           0.000    12.717    bin_maze_filt/genblk1[15].inst/max[7]_i_1__14_n_0
    SLICE_X37Y77         FDRE                                         r  bin_maze_filt/genblk1[15].inst/max_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        1.139    39.235    bin_maze_filt/genblk1[15].inst/clk_out1
    SLICE_X37Y77         FDRE                                         r  bin_maze_filt/genblk1[15].inst/max_reg[7]/C
                         clock pessimism              0.293    39.528    
                         clock uncertainty           -0.094    39.434    
    SLICE_X37Y77         FDRE (Setup_fdre_C_D)        0.030    39.464    bin_maze_filt/genblk1[15].inst/max_reg[7]
  -------------------------------------------------------------------
                         required time                         39.464    
                         arrival time                         -12.717    
  -------------------------------------------------------------------
                         slack                                 26.746    

Slack (MET) :             26.764ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[16].inst/min_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.888ns  (logic 1.917ns (14.875%)  route 10.971ns (85.125%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 39.248 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.172ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        1.445    -0.172    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/clkb
    RAMB36_X2Y9          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.635     0.463 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           1.118     1.581    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18[7]
    SLICE_X66Y43         LUT6 (Prop_lut6_I3_O)        0.097     1.678 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     1.678    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5_n_0
    SLICE_X66Y43         MUXF7 (Prop_muxf7_I1_O)      0.160     1.838 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2/O
                         net (fo=1, routed)           1.268     3.106    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2_n_0
    SLICE_X66Y66         LUT5 (Prop_lut5_I2_O)        0.215     3.321 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=266, routed)         8.077    11.397    bin_maze_filt/genblk1[16].inst/doutb[10]
    SLICE_X32Y90         LUT4 (Prop_lut4_I1_O)        0.097    11.494 r  bin_maze_filt/genblk1[16].inst/min[7]_i_23__16/O
                         net (fo=1, routed)           0.000    11.494    bin_maze_filt/genblk1[16].inst/min[7]_i_23__16_n_0
    SLICE_X32Y90         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    11.861 r  bin_maze_filt/genblk1[16].inst/min_reg[7]_i_8/CO[1]
                         net (fo=1, routed)           0.199    12.060    bin_maze_filt/genblk1[16].inst/min23_in
    SLICE_X33Y90         LUT2 (Prop_lut2_I1_O)        0.249    12.309 r  bin_maze_filt/genblk1[16].inst/min[7]_i_4__1/O
                         net (fo=4, routed)           0.309    12.618    bin_maze_filt/genblk1[16].inst/min15_out
    SLICE_X33Y92         LUT6 (Prop_lut6_I1_O)        0.097    12.715 r  bin_maze_filt/genblk1[16].inst/min[7]_i_2__15/O
                         net (fo=1, routed)           0.000    12.715    bin_maze_filt/genblk1[16].inst/min[7]_i_2__15_n_0
    SLICE_X33Y92         FDRE                                         r  bin_maze_filt/genblk1[16].inst/min_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        1.152    39.248    bin_maze_filt/genblk1[16].inst/clk_out1
    SLICE_X33Y92         FDRE                                         r  bin_maze_filt/genblk1[16].inst/min_reg[7]/C
                         clock pessimism              0.293    39.541    
                         clock uncertainty           -0.094    39.447    
    SLICE_X33Y92         FDRE (Setup_fdre_C_D)        0.033    39.480    bin_maze_filt/genblk1[16].inst/min_reg[7]
  -------------------------------------------------------------------
                         required time                         39.480    
                         arrival time                         -12.715    
  -------------------------------------------------------------------
                         slack                                 26.764    

Slack (MET) :             26.767ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[16].inst/min_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.884ns  (logic 1.917ns (14.879%)  route 10.967ns (85.121%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 39.248 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.172ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        1.445    -0.172    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/clkb
    RAMB36_X2Y9          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.635     0.463 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           1.118     1.581    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18[7]
    SLICE_X66Y43         LUT6 (Prop_lut6_I3_O)        0.097     1.678 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     1.678    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5_n_0
    SLICE_X66Y43         MUXF7 (Prop_muxf7_I1_O)      0.160     1.838 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2/O
                         net (fo=1, routed)           1.268     3.106    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2_n_0
    SLICE_X66Y66         LUT5 (Prop_lut5_I2_O)        0.215     3.321 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=266, routed)         8.077    11.397    bin_maze_filt/genblk1[16].inst/doutb[10]
    SLICE_X32Y90         LUT4 (Prop_lut4_I1_O)        0.097    11.494 r  bin_maze_filt/genblk1[16].inst/min[7]_i_23__16/O
                         net (fo=1, routed)           0.000    11.494    bin_maze_filt/genblk1[16].inst/min[7]_i_23__16_n_0
    SLICE_X32Y90         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    11.861 r  bin_maze_filt/genblk1[16].inst/min_reg[7]_i_8/CO[1]
                         net (fo=1, routed)           0.199    12.060    bin_maze_filt/genblk1[16].inst/min23_in
    SLICE_X33Y90         LUT2 (Prop_lut2_I1_O)        0.249    12.309 r  bin_maze_filt/genblk1[16].inst/min[7]_i_4__1/O
                         net (fo=4, routed)           0.305    12.614    bin_maze_filt/genblk1[16].inst/min15_out
    SLICE_X33Y92         LUT6 (Prop_lut6_I1_O)        0.097    12.711 r  bin_maze_filt/genblk1[16].inst/min[6]_i_1__15/O
                         net (fo=1, routed)           0.000    12.711    bin_maze_filt/genblk1[16].inst/min[6]_i_1__15_n_0
    SLICE_X33Y92         FDRE                                         r  bin_maze_filt/genblk1[16].inst/min_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        1.152    39.248    bin_maze_filt/genblk1[16].inst/clk_out1
    SLICE_X33Y92         FDRE                                         r  bin_maze_filt/genblk1[16].inst/min_reg[6]/C
                         clock pessimism              0.293    39.541    
                         clock uncertainty           -0.094    39.447    
    SLICE_X33Y92         FDRE (Setup_fdre_C_D)        0.032    39.479    bin_maze_filt/genblk1[16].inst/min_reg[6]
  -------------------------------------------------------------------
                         required time                         39.479    
                         arrival time                         -12.711    
  -------------------------------------------------------------------
                         slack                                 26.767    

Slack (MET) :             26.777ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[18].inst/max_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.870ns  (logic 1.917ns (14.895%)  route 10.953ns (85.105%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 39.244 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.172ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        1.445    -0.172    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/clkb
    RAMB36_X2Y9          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.635     0.463 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           1.118     1.581    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18[7]
    SLICE_X66Y43         LUT6 (Prop_lut6_I3_O)        0.097     1.678 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     1.678    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5_n_0
    SLICE_X66Y43         MUXF7 (Prop_muxf7_I1_O)      0.160     1.838 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2/O
                         net (fo=1, routed)           1.268     3.106    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2_n_0
    SLICE_X66Y66         LUT5 (Prop_lut5_I2_O)        0.215     3.321 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=266, routed)         7.753    11.074    bin_maze_filt/genblk1[18].inst/doutb[10]
    SLICE_X33Y88         LUT4 (Prop_lut4_I0_O)        0.097    11.171 r  bin_maze_filt/genblk1[18].inst/max[7]_i_17__17/O
                         net (fo=1, routed)           0.000    11.171    bin_maze_filt/genblk1[18].inst/max[7]_i_17__17_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    11.538 r  bin_maze_filt/genblk1[18].inst/max_reg[7]_i_5/CO[1]
                         net (fo=1, routed)           0.396    11.934    bin_maze_filt/genblk1[18].inst/max28_in
    SLICE_X34Y88         LUT2 (Prop_lut2_I0_O)        0.249    12.183 r  bin_maze_filt/genblk1[18].inst/max[7]_i_2__17/O
                         net (fo=4, routed)           0.418    12.601    bin_maze_filt/genblk1[18].inst/max19_out
    SLICE_X37Y88         LUT6 (Prop_lut6_I1_O)        0.097    12.698 r  bin_maze_filt/genblk1[18].inst/max[6]_i_1__17/O
                         net (fo=1, routed)           0.000    12.698    bin_maze_filt/genblk1[18].inst/max[6]_i_1__17_n_0
    SLICE_X37Y88         FDRE                                         r  bin_maze_filt/genblk1[18].inst/max_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        1.148    39.244    bin_maze_filt/genblk1[18].inst/clk_out1
    SLICE_X37Y88         FDRE                                         r  bin_maze_filt/genblk1[18].inst/max_reg[6]/C
                         clock pessimism              0.293    39.537    
                         clock uncertainty           -0.094    39.443    
    SLICE_X37Y88         FDRE (Setup_fdre_C_D)        0.032    39.475    bin_maze_filt/genblk1[18].inst/max_reg[6]
  -------------------------------------------------------------------
                         required time                         39.475    
                         arrival time                         -12.698    
  -------------------------------------------------------------------
                         slack                                 26.777    

Slack (MET) :             26.802ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[17].inst/min_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.847ns  (logic 1.921ns (14.953%)  route 10.926ns (85.047%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.754ns = ( 39.246 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.172ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        1.445    -0.172    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/clkb
    RAMB36_X2Y9          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.635     0.463 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           1.118     1.581    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18[7]
    SLICE_X66Y43         LUT6 (Prop_lut6_I3_O)        0.097     1.678 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     1.678    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5_n_0
    SLICE_X66Y43         MUXF7 (Prop_muxf7_I1_O)      0.160     1.838 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2/O
                         net (fo=1, routed)           1.268     3.106    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2_n_0
    SLICE_X66Y66         LUT5 (Prop_lut5_I2_O)        0.215     3.321 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=266, routed)         7.782    11.103    bin_maze_filt/genblk1[17].inst/doutb[10]
    SLICE_X14Y89         LUT4 (Prop_lut4_I1_O)        0.097    11.200 r  bin_maze_filt/genblk1[17].inst/min[7]_i_22__17/O
                         net (fo=1, routed)           0.000    11.200    bin_maze_filt/genblk1[17].inst/min[7]_i_22__17_n_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.369    11.569 r  bin_maze_filt/genblk1[17].inst/min_reg[7]_i_7/CO[1]
                         net (fo=1, routed)           0.217    11.787    bin_maze_filt/genblk1[17].inst/min23_in
    SLICE_X15Y89         LUT2 (Prop_lut2_I1_O)        0.251    12.038 r  bin_maze_filt/genblk1[17].inst/min[7]_i_3__13/O
                         net (fo=4, routed)           0.541    12.578    bin_maze_filt/genblk1[17].inst/min15_out
    SLICE_X29Y88         LUT6 (Prop_lut6_I1_O)        0.097    12.675 r  bin_maze_filt/genblk1[17].inst/min[7]_i_2__16/O
                         net (fo=1, routed)           0.000    12.675    bin_maze_filt/genblk1[17].inst/min[7]_i_2__16_n_0
    SLICE_X29Y88         FDRE                                         r  bin_maze_filt/genblk1[17].inst/min_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        1.150    39.246    bin_maze_filt/genblk1[17].inst/clk_out1
    SLICE_X29Y88         FDRE                                         r  bin_maze_filt/genblk1[17].inst/min_reg[7]/C
                         clock pessimism              0.293    39.539    
                         clock uncertainty           -0.094    39.445    
    SLICE_X29Y88         FDRE (Setup_fdre_C_D)        0.033    39.478    bin_maze_filt/genblk1[17].inst/min_reg[7]
  -------------------------------------------------------------------
                         required time                         39.478    
                         arrival time                         -12.675    
  -------------------------------------------------------------------
                         slack                                 26.802    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.371ns (70.323%)  route 0.157ns (29.677%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        0.565    -0.599    bin_maze_filt/genblk1[3].inst/v_div1/clk_out1
    SLICE_X54Y99         FDRE                                         r  bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.435 f  bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg[27]/Q
                         net (fo=3, routed)           0.156    -0.279    bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg_n_0_[27]
    SLICE_X54Y99         LUT2 (Prop_lut2_I1_O)        0.045    -0.234 r  bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy[27]_i_6__5/O
                         net (fo=1, routed)           0.000    -0.234    bin_maze_filt/genblk1[3].inst/v_div1_n_30
    SLICE_X54Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.125 r  bin_maze_filt/genblk1[3].inst/dividend_copy_reg[27]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.125    bin_maze_filt/genblk1[3].inst/dividend_copy_reg[27]_i_1__0_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.072 r  bin_maze_filt/genblk1[3].inst/dividend_copy_reg[31]_i_2__0/O[0]
                         net (fo=1, routed)           0.000    -0.072    bin_maze_filt/genblk1[3].inst/v_div1/out[28]
    SLICE_X54Y100        FDRE                                         r  bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        0.828    -0.844    bin_maze_filt/genblk1[3].inst/v_div1/clk_out1
    SLICE_X54Y100        FDRE                                         r  bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg[28]/C
                         clock pessimism              0.509    -0.335    
    SLICE_X54Y100        FDRE (Hold_fdre_C_D)         0.134    -0.201    bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg[28]
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.384ns (71.037%)  route 0.157ns (28.963%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        0.565    -0.599    bin_maze_filt/genblk1[3].inst/v_div1/clk_out1
    SLICE_X54Y99         FDRE                                         r  bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.435 f  bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg[27]/Q
                         net (fo=3, routed)           0.156    -0.279    bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg_n_0_[27]
    SLICE_X54Y99         LUT2 (Prop_lut2_I1_O)        0.045    -0.234 r  bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy[27]_i_6__5/O
                         net (fo=1, routed)           0.000    -0.234    bin_maze_filt/genblk1[3].inst/v_div1_n_30
    SLICE_X54Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.125 r  bin_maze_filt/genblk1[3].inst/dividend_copy_reg[27]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.125    bin_maze_filt/genblk1[3].inst/dividend_copy_reg[27]_i_1__0_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.059 r  bin_maze_filt/genblk1[3].inst/dividend_copy_reg[31]_i_2__0/O[2]
                         net (fo=1, routed)           0.000    -0.059    bin_maze_filt/genblk1[3].inst/v_div1/out[30]
    SLICE_X54Y100        FDRE                                         r  bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        0.828    -0.844    bin_maze_filt/genblk1[3].inst/v_div1/clk_out1
    SLICE_X54Y100        FDRE                                         r  bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg[30]/C
                         clock pessimism              0.509    -0.335    
    SLICE_X54Y100        FDRE (Hold_fdre_C_D)         0.134    -0.201    bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg[30]
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                          -0.059    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt_start_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.186ns (74.839%)  route 0.063ns (25.161%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        0.569    -0.595    jdclk_OBUF
    SLICE_X68Y97         FDRE                                         r  FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.454 f  FSM_onehot_state_reg[2]/Q
                         net (fo=3, routed)           0.063    -0.392    db1/out[1]
    SLICE_X69Y97         LUT5 (Prop_lut5_I3_O)        0.045    -0.347 r  db1/bin_maze_filt_start_i_1/O
                         net (fo=1, routed)           0.000    -0.347    db1_n_1
    SLICE_X69Y97         FDRE                                         r  bin_maze_filt_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        0.841    -0.832    jdclk_OBUF
    SLICE_X69Y97         FDRE                                         r  bin_maze_filt_start_reg/C
                         clock pessimism              0.250    -0.582    
    SLICE_X69Y97         FDRE (Hold_fdre_C_D)         0.091    -0.491    bin_maze_filt_start_reg
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 bin_maze_filt/bin_dilation/pixel_buffer_reg_r_565_r/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/bin_dilation/pixel_buffer_reg_r_566_r/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.141ns (59.157%)  route 0.097ns (40.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        0.601    -0.563    bin_maze_filt/bin_dilation/clk_out1
    SLICE_X7Y89          FDRE                                         r  bin_maze_filt/bin_dilation/pixel_buffer_reg_r_565_r/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  bin_maze_filt/bin_dilation/pixel_buffer_reg_r_565_r/Q
                         net (fo=1, routed)           0.097    -0.325    bin_maze_filt/bin_dilation/pixel_buffer_reg_r_565_r_n_0
    SLICE_X4Y89          FDRE                                         r  bin_maze_filt/bin_dilation/pixel_buffer_reg_r_566_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        0.872    -0.801    bin_maze_filt/bin_dilation/clk_out1
    SLICE_X4Y89          FDRE                                         r  bin_maze_filt/bin_dilation/pixel_buffer_reg_r_566_r/C
                         clock pessimism              0.254    -0.547    
    SLICE_X4Y89          FDRE (Hold_fdre_C_D)         0.070    -0.477    bin_maze_filt/bin_dilation/pixel_buffer_reg_r_566_r
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[13].inst/s_div1/quotient_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[13].inst/s_div1/quotient_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.876%)  route 0.111ns (44.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        0.567    -0.597    bin_maze_filt/genblk1[13].inst/s_div1/clk_out1
    SLICE_X32Y86         FDRE                                         r  bin_maze_filt/genblk1[13].inst/s_div1/quotient_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  bin_maze_filt/genblk1[13].inst/s_div1/quotient_reg[6]/Q
                         net (fo=2, routed)           0.111    -0.345    bin_maze_filt/genblk1[13].inst/s_div1/quotient[6]
    SLICE_X31Y86         FDRE                                         r  bin_maze_filt/genblk1[13].inst/s_div1/quotient_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        0.837    -0.836    bin_maze_filt/genblk1[13].inst/s_div1/clk_out1
    SLICE_X31Y86         FDRE                                         r  bin_maze_filt/genblk1[13].inst/s_div1/quotient_reg[7]/C
                         clock pessimism              0.254    -0.582    
    SLICE_X31Y86         FDRE (Hold_fdre_C_D)         0.072    -0.510    bin_maze_filt/genblk1[13].inst/s_div1/quotient_reg[7]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.407ns (72.219%)  route 0.157ns (27.781%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        0.565    -0.599    bin_maze_filt/genblk1[3].inst/v_div1/clk_out1
    SLICE_X54Y99         FDRE                                         r  bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.435 f  bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg[27]/Q
                         net (fo=3, routed)           0.156    -0.279    bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg_n_0_[27]
    SLICE_X54Y99         LUT2 (Prop_lut2_I1_O)        0.045    -0.234 r  bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy[27]_i_6__5/O
                         net (fo=1, routed)           0.000    -0.234    bin_maze_filt/genblk1[3].inst/v_div1_n_30
    SLICE_X54Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.125 r  bin_maze_filt/genblk1[3].inst/dividend_copy_reg[27]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.125    bin_maze_filt/genblk1[3].inst/dividend_copy_reg[27]_i_1__0_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089    -0.036 r  bin_maze_filt/genblk1[3].inst/dividend_copy_reg[31]_i_2__0/O[1]
                         net (fo=1, routed)           0.000    -0.036    bin_maze_filt/genblk1[3].inst/v_div1/out[29]
    SLICE_X54Y100        FDRE                                         r  bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        0.828    -0.844    bin_maze_filt/genblk1[3].inst/v_div1/clk_out1
    SLICE_X54Y100        FDRE                                         r  bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg[29]/C
                         clock pessimism              0.509    -0.335    
    SLICE_X54Y100        FDRE (Hold_fdre_C_D)         0.134    -0.201    bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg[29]
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                          -0.036    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.409ns (72.317%)  route 0.157ns (27.683%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        0.565    -0.599    bin_maze_filt/genblk1[3].inst/v_div1/clk_out1
    SLICE_X54Y99         FDRE                                         r  bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.435 f  bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg[27]/Q
                         net (fo=3, routed)           0.156    -0.279    bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg_n_0_[27]
    SLICE_X54Y99         LUT2 (Prop_lut2_I1_O)        0.045    -0.234 r  bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy[27]_i_6__5/O
                         net (fo=1, routed)           0.000    -0.234    bin_maze_filt/genblk1[3].inst/v_div1_n_30
    SLICE_X54Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.125 r  bin_maze_filt/genblk1[3].inst/dividend_copy_reg[27]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.125    bin_maze_filt/genblk1[3].inst/dividend_copy_reg[27]_i_1__0_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091    -0.034 r  bin_maze_filt/genblk1[3].inst/dividend_copy_reg[31]_i_2__0/O[3]
                         net (fo=1, routed)           0.000    -0.034    bin_maze_filt/genblk1[3].inst/v_div1/out[31]
    SLICE_X54Y100        FDRE                                         r  bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        0.828    -0.844    bin_maze_filt/genblk1[3].inst/v_div1/clk_out1
    SLICE_X54Y100        FDRE                                         r  bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg[31]/C
                         clock pessimism              0.509    -0.335    
    SLICE_X54Y100        FDRE (Hold_fdre_C_D)         0.134    -0.201    bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg[31]
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[16].inst/s_div1/divider_copy_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[16].inst/s_div1/divider_copy_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.274%)  route 0.110ns (43.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        0.567    -0.597    bin_maze_filt/genblk1[16].inst/s_div1/clk_out1
    SLICE_X39Y91         FDRE                                         r  bin_maze_filt/genblk1[16].inst/s_div1/divider_copy_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  bin_maze_filt/genblk1[16].inst/s_div1/divider_copy_reg[4]/Q
                         net (fo=4, routed)           0.110    -0.347    bin_maze_filt/genblk1[16].inst/s_div1/divider_copy[4]
    SLICE_X40Y91         FDRE                                         r  bin_maze_filt/genblk1[16].inst/s_div1/divider_copy_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        0.839    -0.834    bin_maze_filt/genblk1[16].inst/s_div1/clk_out1
    SLICE_X40Y91         FDRE                                         r  bin_maze_filt/genblk1[16].inst/s_div1/divider_copy_reg[3]/C
                         clock pessimism              0.253    -0.581    
    SLICE_X40Y91         FDRE (Hold_fdre_C_D)         0.066    -0.515    bin_maze_filt/genblk1[16].inst/s_div1/divider_copy_reg[3]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 bin_maze_filt/bin_erosion/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/bin_erosion/pixel_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.456%)  route 0.117ns (38.544%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        0.565    -0.599    bin_maze_filt/bin_erosion/clk_out1
    SLICE_X9Y78          FDRE                                         r  bin_maze_filt/bin_erosion/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  bin_maze_filt/bin_erosion/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.117    -0.342    bin_maze_filt/bin_erosion/FSM_onehot_state_reg_n_0_[1]
    SLICE_X8Y78          LUT3 (Prop_lut3_I2_O)        0.045    -0.297 r  bin_maze_filt/bin_erosion/pixel_counter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.297    bin_maze_filt/bin_erosion/pixel_counter[8]_i_1_n_0
    SLICE_X8Y78          FDRE                                         r  bin_maze_filt/bin_erosion/pixel_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        0.834    -0.839    bin_maze_filt/bin_erosion/clk_out1
    SLICE_X8Y78          FDRE                                         r  bin_maze_filt/bin_erosion/pixel_counter_reg[8]/C
                         clock pessimism              0.253    -0.586    
    SLICE_X8Y78          FDRE (Hold_fdre_C_D)         0.121    -0.465    bin_maze_filt/bin_erosion/pixel_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[0].inst/s_div1/quotient_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[0].inst/s_div1/quotient_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.164ns (71.658%)  route 0.065ns (28.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        0.561    -0.603    bin_maze_filt/genblk1[0].inst/s_div1/clk_out1
    SLICE_X50Y86         FDRE                                         r  bin_maze_filt/genblk1[0].inst/s_div1/quotient_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.439 r  bin_maze_filt/genblk1[0].inst/s_div1/quotient_reg[0]/Q
                         net (fo=2, routed)           0.065    -0.374    bin_maze_filt/genblk1[0].inst/s_div1/quotient[0]
    SLICE_X50Y86         FDRE                                         r  bin_maze_filt/genblk1[0].inst/s_div1/quotient_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        0.830    -0.843    bin_maze_filt/genblk1[0].inst/s_div1/clk_out1
    SLICE_X50Y86         FDRE                                         r  bin_maze_filt/genblk1[0].inst/s_div1/quotient_reg[1]/C
                         clock pessimism              0.240    -0.603    
    SLICE_X50Y86         FDRE (Hold_fdre_C_D)         0.060    -0.543    bin_maze_filt/genblk1[0].inst/s_div1/quotient_reg[1]
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                          -0.374    
  -------------------------------------------------------------------
                         slack                                  0.169    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.141         40.000      37.859     RAMB36_X2Y18     cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X2Y18     cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.141         40.000      37.859     RAMB36_X1Y15     cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X1Y15     cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.141         40.000      37.859     RAMB36_X2Y19     cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X2Y19     cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.141         40.000      37.859     RAMB36_X1Y14     cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X1Y14     cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.141         40.000      37.859     RAMB36_X1Y16     cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X1Y16     cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X6Y77      bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[100]_srl32___bin_maze_filt_bin_dilation_pixel_buffer_reg_r_94/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X6Y77      bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[132]_srl32___bin_maze_filt_bin_dilation_pixel_buffer_reg_r_126/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X6Y77      bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[164]_srl32___bin_maze_filt_bin_dilation_pixel_buffer_reg_r_158/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X6Y77      bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[196]_srl32___bin_maze_filt_bin_dilation_pixel_buffer_reg_r_190/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X6Y76      bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[36]_srl32___bin_maze_filt_bin_dilation_pixel_buffer_reg_r_30/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X6Y76      bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[68]_srl32___bin_maze_filt_bin_dilation_pixel_buffer_reg_r_62/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.770         20.000      19.230     SLICE_X42Y100    bin_maze_filt/genblk1[17].inst/v_div1/quotient_reg[1]_srl2___bin_maze_filt_genblk1_r_691/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X8Y87      bin_maze_filt/bin_dilation/pixel_buffer_reg[128]_srl32___bin_maze_filt_bin_dilation_pixel_buffer_reg_r_126/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X8Y87      bin_maze_filt/bin_dilation/pixel_buffer_reg[32]_srl32___bin_maze_filt_bin_dilation_pixel_buffer_reg_r_30/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X8Y87      bin_maze_filt/bin_dilation/pixel_buffer_reg[64]_srl32___bin_maze_filt_bin_dilation_pixel_buffer_reg_r_62/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.770         20.000      19.230     SLICE_X60Y87     bin_maze_filt/genblk1[9].inst/v_div1/quotient_reg[1]_srl2___bin_maze_filt_genblk1_r_667/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X6Y77      bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[100]_srl32___bin_maze_filt_bin_dilation_pixel_buffer_reg_r_94/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X6Y81      bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[1028]_srl32___bin_maze_filt_bin_dilation_pixel_buffer_reg_r_62/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X6Y77      bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[132]_srl32___bin_maze_filt_bin_dilation_pixel_buffer_reg_r_126/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X6Y77      bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[164]_srl32___bin_maze_filt_bin_dilation_pixel_buffer_reg_r_158/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X6Y77      bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[196]_srl32___bin_maze_filt_bin_dilation_pixel_buffer_reg_r_190/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.770         20.000      19.230     SLICE_X66Y98     bin_maze_filt/genblk1[4].inst/v_div1/quotient_reg[1]_srl2___bin_maze_filt_genblk1_r_652/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X2Y79      bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[228]_srl32___bin_maze_filt_bin_dilation_pixel_buffer_reg_r_222/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X2Y79      bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[260]_srl32___bin_maze_filt_bin_dilation_pixel_buffer_reg_r_254/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X2Y79      bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[292]_srl32___bin_maze_filt_bin_dilation_pixel_buffer_reg_r_286/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y17   clkdivider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       26.585ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.585ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[18].inst/max_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.056ns  (logic 1.917ns (14.683%)  route 11.139ns (85.317%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 39.244 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.172ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        1.445    -0.172    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/clkb
    RAMB36_X2Y9          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.635     0.463 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           1.118     1.581    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18[7]
    SLICE_X66Y43         LUT6 (Prop_lut6_I3_O)        0.097     1.678 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     1.678    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5_n_0
    SLICE_X66Y43         MUXF7 (Prop_muxf7_I1_O)      0.160     1.838 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2/O
                         net (fo=1, routed)           1.268     3.106    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2_n_0
    SLICE_X66Y66         LUT5 (Prop_lut5_I2_O)        0.215     3.321 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=266, routed)         7.753    11.074    bin_maze_filt/genblk1[18].inst/doutb[10]
    SLICE_X33Y88         LUT4 (Prop_lut4_I0_O)        0.097    11.171 r  bin_maze_filt/genblk1[18].inst/max[7]_i_17__17/O
                         net (fo=1, routed)           0.000    11.171    bin_maze_filt/genblk1[18].inst/max[7]_i_17__17_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    11.538 r  bin_maze_filt/genblk1[18].inst/max_reg[7]_i_5/CO[1]
                         net (fo=1, routed)           0.396    11.934    bin_maze_filt/genblk1[18].inst/max28_in
    SLICE_X34Y88         LUT2 (Prop_lut2_I0_O)        0.249    12.183 r  bin_maze_filt/genblk1[18].inst/max[7]_i_2__17/O
                         net (fo=4, routed)           0.604    12.787    bin_maze_filt/genblk1[18].inst/max19_out
    SLICE_X37Y88         LUT6 (Prop_lut6_I1_O)        0.097    12.884 r  bin_maze_filt/genblk1[18].inst/max[5]_i_1__17/O
                         net (fo=1, routed)           0.000    12.884    bin_maze_filt/genblk1[18].inst/max[5]_i_1__17_n_0
    SLICE_X37Y88         FDRE                                         r  bin_maze_filt/genblk1[18].inst/max_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        1.148    39.244    bin_maze_filt/genblk1[18].inst/clk_out1
    SLICE_X37Y88         FDRE                                         r  bin_maze_filt/genblk1[18].inst/max_reg[5]/C
                         clock pessimism              0.293    39.537    
                         clock uncertainty           -0.098    39.439    
    SLICE_X37Y88         FDRE (Setup_fdre_C_D)        0.030    39.469    bin_maze_filt/genblk1[18].inst/max_reg[5]
  -------------------------------------------------------------------
                         required time                         39.469    
                         arrival time                         -12.884    
  -------------------------------------------------------------------
                         slack                                 26.585    

Slack (MET) :             26.640ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[14].inst/min_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.997ns  (logic 1.917ns (14.750%)  route 11.080ns (85.250%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.763ns = ( 39.237 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.172ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        1.445    -0.172    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/clkb
    RAMB36_X2Y9          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.635     0.463 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           1.118     1.581    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18[7]
    SLICE_X66Y43         LUT6 (Prop_lut6_I3_O)        0.097     1.678 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     1.678    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5_n_0
    SLICE_X66Y43         MUXF7 (Prop_muxf7_I1_O)      0.160     1.838 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2/O
                         net (fo=1, routed)           1.268     3.106    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2_n_0
    SLICE_X66Y66         LUT5 (Prop_lut5_I2_O)        0.215     3.321 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=266, routed)         7.426    10.747    bin_maze_filt/genblk1[14].inst/doutb[10]
    SLICE_X15Y75         LUT4 (Prop_lut4_I1_O)        0.097    10.844 r  bin_maze_filt/genblk1[14].inst/min[7]_i_22__14/O
                         net (fo=1, routed)           0.000    10.844    bin_maze_filt/genblk1[14].inst/min[7]_i_22__14_n_0
    SLICE_X15Y75         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    11.211 r  bin_maze_filt/genblk1[14].inst/min_reg[7]_i_7/CO[1]
                         net (fo=1, routed)           0.418    11.629    bin_maze_filt/genblk1[14].inst/min23_in
    SLICE_X15Y76         LUT2 (Prop_lut2_I1_O)        0.249    11.878 r  bin_maze_filt/genblk1[14].inst/min[7]_i_3__11/O
                         net (fo=4, routed)           0.850    12.728    bin_maze_filt/genblk1[14].inst/min15_out
    SLICE_X29Y78         LUT6 (Prop_lut6_I1_O)        0.097    12.825 r  bin_maze_filt/genblk1[14].inst/min[6]_i_1__13/O
                         net (fo=1, routed)           0.000    12.825    bin_maze_filt/genblk1[14].inst/min[6]_i_1__13_n_0
    SLICE_X29Y78         FDRE                                         r  bin_maze_filt/genblk1[14].inst/min_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        1.141    39.237    bin_maze_filt/genblk1[14].inst/clk_out1
    SLICE_X29Y78         FDRE                                         r  bin_maze_filt/genblk1[14].inst/min_reg[6]/C
                         clock pessimism              0.293    39.530    
                         clock uncertainty           -0.098    39.432    
    SLICE_X29Y78         FDRE (Setup_fdre_C_D)        0.032    39.464    bin_maze_filt/genblk1[14].inst/min_reg[6]
  -------------------------------------------------------------------
                         required time                         39.464    
                         arrival time                         -12.825    
  -------------------------------------------------------------------
                         slack                                 26.640    

Slack (MET) :             26.720ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[17].inst/min_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.923ns  (logic 1.921ns (14.865%)  route 11.002ns (85.135%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.754ns = ( 39.246 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.172ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        1.445    -0.172    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/clkb
    RAMB36_X2Y9          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.635     0.463 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           1.118     1.581    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18[7]
    SLICE_X66Y43         LUT6 (Prop_lut6_I3_O)        0.097     1.678 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     1.678    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5_n_0
    SLICE_X66Y43         MUXF7 (Prop_muxf7_I1_O)      0.160     1.838 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2/O
                         net (fo=1, routed)           1.268     3.106    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2_n_0
    SLICE_X66Y66         LUT5 (Prop_lut5_I2_O)        0.215     3.321 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=266, routed)         7.782    11.103    bin_maze_filt/genblk1[17].inst/doutb[10]
    SLICE_X14Y89         LUT4 (Prop_lut4_I1_O)        0.097    11.200 r  bin_maze_filt/genblk1[17].inst/min[7]_i_22__17/O
                         net (fo=1, routed)           0.000    11.200    bin_maze_filt/genblk1[17].inst/min[7]_i_22__17_n_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.369    11.569 r  bin_maze_filt/genblk1[17].inst/min_reg[7]_i_7/CO[1]
                         net (fo=1, routed)           0.217    11.787    bin_maze_filt/genblk1[17].inst/min23_in
    SLICE_X15Y89         LUT2 (Prop_lut2_I1_O)        0.251    12.038 r  bin_maze_filt/genblk1[17].inst/min[7]_i_3__13/O
                         net (fo=4, routed)           0.617    12.654    bin_maze_filt/genblk1[17].inst/min15_out
    SLICE_X29Y88         LUT6 (Prop_lut6_I1_O)        0.097    12.751 r  bin_maze_filt/genblk1[17].inst/min[4]_i_1__16/O
                         net (fo=1, routed)           0.000    12.751    bin_maze_filt/genblk1[17].inst/min[4]_i_1__16_n_0
    SLICE_X29Y88         FDRE                                         r  bin_maze_filt/genblk1[17].inst/min_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        1.150    39.246    bin_maze_filt/genblk1[17].inst/clk_out1
    SLICE_X29Y88         FDRE                                         r  bin_maze_filt/genblk1[17].inst/min_reg[4]/C
                         clock pessimism              0.293    39.539    
                         clock uncertainty           -0.098    39.441    
    SLICE_X29Y88         FDRE (Setup_fdre_C_D)        0.030    39.471    bin_maze_filt/genblk1[17].inst/min_reg[4]
  -------------------------------------------------------------------
                         required time                         39.471    
                         arrival time                         -12.751    
  -------------------------------------------------------------------
                         slack                                 26.720    

Slack (MET) :             26.720ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[17].inst/min_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.925ns  (logic 1.921ns (14.862%)  route 11.004ns (85.138%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.754ns = ( 39.246 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.172ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        1.445    -0.172    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/clkb
    RAMB36_X2Y9          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.635     0.463 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           1.118     1.581    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18[7]
    SLICE_X66Y43         LUT6 (Prop_lut6_I3_O)        0.097     1.678 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     1.678    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5_n_0
    SLICE_X66Y43         MUXF7 (Prop_muxf7_I1_O)      0.160     1.838 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2/O
                         net (fo=1, routed)           1.268     3.106    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2_n_0
    SLICE_X66Y66         LUT5 (Prop_lut5_I2_O)        0.215     3.321 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=266, routed)         7.782    11.103    bin_maze_filt/genblk1[17].inst/doutb[10]
    SLICE_X14Y89         LUT4 (Prop_lut4_I1_O)        0.097    11.200 r  bin_maze_filt/genblk1[17].inst/min[7]_i_22__17/O
                         net (fo=1, routed)           0.000    11.200    bin_maze_filt/genblk1[17].inst/min[7]_i_22__17_n_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.369    11.569 r  bin_maze_filt/genblk1[17].inst/min_reg[7]_i_7/CO[1]
                         net (fo=1, routed)           0.217    11.787    bin_maze_filt/genblk1[17].inst/min23_in
    SLICE_X15Y89         LUT2 (Prop_lut2_I1_O)        0.251    12.038 r  bin_maze_filt/genblk1[17].inst/min[7]_i_3__13/O
                         net (fo=4, routed)           0.619    12.656    bin_maze_filt/genblk1[17].inst/min15_out
    SLICE_X29Y88         LUT6 (Prop_lut6_I1_O)        0.097    12.753 r  bin_maze_filt/genblk1[17].inst/min[5]_i_1__16/O
                         net (fo=1, routed)           0.000    12.753    bin_maze_filt/genblk1[17].inst/min[5]_i_1__16_n_0
    SLICE_X29Y88         FDRE                                         r  bin_maze_filt/genblk1[17].inst/min_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        1.150    39.246    bin_maze_filt/genblk1[17].inst/clk_out1
    SLICE_X29Y88         FDRE                                         r  bin_maze_filt/genblk1[17].inst/min_reg[5]/C
                         clock pessimism              0.293    39.539    
                         clock uncertainty           -0.098    39.441    
    SLICE_X29Y88         FDRE (Setup_fdre_C_D)        0.032    39.473    bin_maze_filt/genblk1[17].inst/min_reg[5]
  -------------------------------------------------------------------
                         required time                         39.473    
                         arrival time                         -12.753    
  -------------------------------------------------------------------
                         slack                                 26.720    

Slack (MET) :             26.721ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[14].inst/min_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.916ns  (logic 1.917ns (14.842%)  route 10.999ns (85.158%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.763ns = ( 39.237 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.172ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        1.445    -0.172    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/clkb
    RAMB36_X2Y9          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.635     0.463 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           1.118     1.581    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18[7]
    SLICE_X66Y43         LUT6 (Prop_lut6_I3_O)        0.097     1.678 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     1.678    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5_n_0
    SLICE_X66Y43         MUXF7 (Prop_muxf7_I1_O)      0.160     1.838 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2/O
                         net (fo=1, routed)           1.268     3.106    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2_n_0
    SLICE_X66Y66         LUT5 (Prop_lut5_I2_O)        0.215     3.321 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=266, routed)         7.426    10.747    bin_maze_filt/genblk1[14].inst/doutb[10]
    SLICE_X15Y75         LUT4 (Prop_lut4_I1_O)        0.097    10.844 r  bin_maze_filt/genblk1[14].inst/min[7]_i_22__14/O
                         net (fo=1, routed)           0.000    10.844    bin_maze_filt/genblk1[14].inst/min[7]_i_22__14_n_0
    SLICE_X15Y75         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    11.211 r  bin_maze_filt/genblk1[14].inst/min_reg[7]_i_7/CO[1]
                         net (fo=1, routed)           0.418    11.629    bin_maze_filt/genblk1[14].inst/min23_in
    SLICE_X15Y76         LUT2 (Prop_lut2_I1_O)        0.249    11.878 r  bin_maze_filt/genblk1[14].inst/min[7]_i_3__11/O
                         net (fo=4, routed)           0.769    12.647    bin_maze_filt/genblk1[14].inst/min15_out
    SLICE_X29Y78         LUT6 (Prop_lut6_I1_O)        0.097    12.744 r  bin_maze_filt/genblk1[14].inst/min[7]_i_2__13/O
                         net (fo=1, routed)           0.000    12.744    bin_maze_filt/genblk1[14].inst/min[7]_i_2__13_n_0
    SLICE_X29Y78         FDRE                                         r  bin_maze_filt/genblk1[14].inst/min_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        1.141    39.237    bin_maze_filt/genblk1[14].inst/clk_out1
    SLICE_X29Y78         FDRE                                         r  bin_maze_filt/genblk1[14].inst/min_reg[7]/C
                         clock pessimism              0.293    39.530    
                         clock uncertainty           -0.098    39.432    
    SLICE_X29Y78         FDRE (Setup_fdre_C_D)        0.033    39.465    bin_maze_filt/genblk1[14].inst/min_reg[7]
  -------------------------------------------------------------------
                         required time                         39.465    
                         arrival time                         -12.744    
  -------------------------------------------------------------------
                         slack                                 26.721    

Slack (MET) :             26.743ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[15].inst/max_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.889ns  (logic 2.078ns (16.122%)  route 10.811ns (83.878%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.765ns = ( 39.235 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.172ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        1.445    -0.172    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/clkb
    RAMB36_X2Y9          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.635     0.463 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           1.118     1.581    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18[7]
    SLICE_X66Y43         LUT6 (Prop_lut6_I3_O)        0.097     1.678 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     1.678    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5_n_0
    SLICE_X66Y43         MUXF7 (Prop_muxf7_I1_O)      0.160     1.838 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2/O
                         net (fo=1, routed)           1.268     3.106    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2_n_0
    SLICE_X66Y66         LUT5 (Prop_lut5_I2_O)        0.215     3.321 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=266, routed)         7.277    10.598    bin_maze_filt/genblk1[15].inst/doutb[10]
    SLICE_X32Y72         LUT4 (Prop_lut4_I0_O)        0.097    10.695 r  bin_maze_filt/genblk1[15].inst/max[7]_i_17__14/O
                         net (fo=1, routed)           0.000    10.695    bin_maze_filt/genblk1[15].inst/max[7]_i_17__14_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    11.062 r  bin_maze_filt/genblk1[15].inst/max_reg[7]_i_5/CO[1]
                         net (fo=1, routed)           0.457    11.519    bin_maze_filt/genblk1[15].inst/max28_in
    SLICE_X31Y71         LUT2 (Prop_lut2_I0_O)        0.262    11.781 r  bin_maze_filt/genblk1[15].inst/max[7]_i_2__14/O
                         net (fo=4, routed)           0.691    12.472    bin_maze_filt/genblk1[15].inst/max19_out
    SLICE_X37Y77         LUT6 (Prop_lut6_I1_O)        0.245    12.717 r  bin_maze_filt/genblk1[15].inst/max[7]_i_1__14/O
                         net (fo=1, routed)           0.000    12.717    bin_maze_filt/genblk1[15].inst/max[7]_i_1__14_n_0
    SLICE_X37Y77         FDRE                                         r  bin_maze_filt/genblk1[15].inst/max_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        1.139    39.235    bin_maze_filt/genblk1[15].inst/clk_out1
    SLICE_X37Y77         FDRE                                         r  bin_maze_filt/genblk1[15].inst/max_reg[7]/C
                         clock pessimism              0.293    39.528    
                         clock uncertainty           -0.098    39.430    
    SLICE_X37Y77         FDRE (Setup_fdre_C_D)        0.030    39.460    bin_maze_filt/genblk1[15].inst/max_reg[7]
  -------------------------------------------------------------------
                         required time                         39.460    
                         arrival time                         -12.717    
  -------------------------------------------------------------------
                         slack                                 26.743    

Slack (MET) :             26.761ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[16].inst/min_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.888ns  (logic 1.917ns (14.875%)  route 10.971ns (85.125%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 39.248 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.172ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        1.445    -0.172    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/clkb
    RAMB36_X2Y9          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.635     0.463 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           1.118     1.581    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18[7]
    SLICE_X66Y43         LUT6 (Prop_lut6_I3_O)        0.097     1.678 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     1.678    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5_n_0
    SLICE_X66Y43         MUXF7 (Prop_muxf7_I1_O)      0.160     1.838 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2/O
                         net (fo=1, routed)           1.268     3.106    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2_n_0
    SLICE_X66Y66         LUT5 (Prop_lut5_I2_O)        0.215     3.321 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=266, routed)         8.077    11.397    bin_maze_filt/genblk1[16].inst/doutb[10]
    SLICE_X32Y90         LUT4 (Prop_lut4_I1_O)        0.097    11.494 r  bin_maze_filt/genblk1[16].inst/min[7]_i_23__16/O
                         net (fo=1, routed)           0.000    11.494    bin_maze_filt/genblk1[16].inst/min[7]_i_23__16_n_0
    SLICE_X32Y90         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    11.861 r  bin_maze_filt/genblk1[16].inst/min_reg[7]_i_8/CO[1]
                         net (fo=1, routed)           0.199    12.060    bin_maze_filt/genblk1[16].inst/min23_in
    SLICE_X33Y90         LUT2 (Prop_lut2_I1_O)        0.249    12.309 r  bin_maze_filt/genblk1[16].inst/min[7]_i_4__1/O
                         net (fo=4, routed)           0.309    12.618    bin_maze_filt/genblk1[16].inst/min15_out
    SLICE_X33Y92         LUT6 (Prop_lut6_I1_O)        0.097    12.715 r  bin_maze_filt/genblk1[16].inst/min[7]_i_2__15/O
                         net (fo=1, routed)           0.000    12.715    bin_maze_filt/genblk1[16].inst/min[7]_i_2__15_n_0
    SLICE_X33Y92         FDRE                                         r  bin_maze_filt/genblk1[16].inst/min_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        1.152    39.248    bin_maze_filt/genblk1[16].inst/clk_out1
    SLICE_X33Y92         FDRE                                         r  bin_maze_filt/genblk1[16].inst/min_reg[7]/C
                         clock pessimism              0.293    39.541    
                         clock uncertainty           -0.098    39.443    
    SLICE_X33Y92         FDRE (Setup_fdre_C_D)        0.033    39.476    bin_maze_filt/genblk1[16].inst/min_reg[7]
  -------------------------------------------------------------------
                         required time                         39.476    
                         arrival time                         -12.715    
  -------------------------------------------------------------------
                         slack                                 26.761    

Slack (MET) :             26.764ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[16].inst/min_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.884ns  (logic 1.917ns (14.879%)  route 10.967ns (85.121%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 39.248 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.172ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        1.445    -0.172    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/clkb
    RAMB36_X2Y9          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.635     0.463 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           1.118     1.581    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18[7]
    SLICE_X66Y43         LUT6 (Prop_lut6_I3_O)        0.097     1.678 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     1.678    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5_n_0
    SLICE_X66Y43         MUXF7 (Prop_muxf7_I1_O)      0.160     1.838 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2/O
                         net (fo=1, routed)           1.268     3.106    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2_n_0
    SLICE_X66Y66         LUT5 (Prop_lut5_I2_O)        0.215     3.321 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=266, routed)         8.077    11.397    bin_maze_filt/genblk1[16].inst/doutb[10]
    SLICE_X32Y90         LUT4 (Prop_lut4_I1_O)        0.097    11.494 r  bin_maze_filt/genblk1[16].inst/min[7]_i_23__16/O
                         net (fo=1, routed)           0.000    11.494    bin_maze_filt/genblk1[16].inst/min[7]_i_23__16_n_0
    SLICE_X32Y90         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    11.861 r  bin_maze_filt/genblk1[16].inst/min_reg[7]_i_8/CO[1]
                         net (fo=1, routed)           0.199    12.060    bin_maze_filt/genblk1[16].inst/min23_in
    SLICE_X33Y90         LUT2 (Prop_lut2_I1_O)        0.249    12.309 r  bin_maze_filt/genblk1[16].inst/min[7]_i_4__1/O
                         net (fo=4, routed)           0.305    12.614    bin_maze_filt/genblk1[16].inst/min15_out
    SLICE_X33Y92         LUT6 (Prop_lut6_I1_O)        0.097    12.711 r  bin_maze_filt/genblk1[16].inst/min[6]_i_1__15/O
                         net (fo=1, routed)           0.000    12.711    bin_maze_filt/genblk1[16].inst/min[6]_i_1__15_n_0
    SLICE_X33Y92         FDRE                                         r  bin_maze_filt/genblk1[16].inst/min_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        1.152    39.248    bin_maze_filt/genblk1[16].inst/clk_out1
    SLICE_X33Y92         FDRE                                         r  bin_maze_filt/genblk1[16].inst/min_reg[6]/C
                         clock pessimism              0.293    39.541    
                         clock uncertainty           -0.098    39.443    
    SLICE_X33Y92         FDRE (Setup_fdre_C_D)        0.032    39.475    bin_maze_filt/genblk1[16].inst/min_reg[6]
  -------------------------------------------------------------------
                         required time                         39.475    
                         arrival time                         -12.711    
  -------------------------------------------------------------------
                         slack                                 26.764    

Slack (MET) :             26.773ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[18].inst/max_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.870ns  (logic 1.917ns (14.895%)  route 10.953ns (85.105%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 39.244 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.172ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        1.445    -0.172    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/clkb
    RAMB36_X2Y9          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.635     0.463 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           1.118     1.581    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18[7]
    SLICE_X66Y43         LUT6 (Prop_lut6_I3_O)        0.097     1.678 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     1.678    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5_n_0
    SLICE_X66Y43         MUXF7 (Prop_muxf7_I1_O)      0.160     1.838 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2/O
                         net (fo=1, routed)           1.268     3.106    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2_n_0
    SLICE_X66Y66         LUT5 (Prop_lut5_I2_O)        0.215     3.321 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=266, routed)         7.753    11.074    bin_maze_filt/genblk1[18].inst/doutb[10]
    SLICE_X33Y88         LUT4 (Prop_lut4_I0_O)        0.097    11.171 r  bin_maze_filt/genblk1[18].inst/max[7]_i_17__17/O
                         net (fo=1, routed)           0.000    11.171    bin_maze_filt/genblk1[18].inst/max[7]_i_17__17_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    11.538 r  bin_maze_filt/genblk1[18].inst/max_reg[7]_i_5/CO[1]
                         net (fo=1, routed)           0.396    11.934    bin_maze_filt/genblk1[18].inst/max28_in
    SLICE_X34Y88         LUT2 (Prop_lut2_I0_O)        0.249    12.183 r  bin_maze_filt/genblk1[18].inst/max[7]_i_2__17/O
                         net (fo=4, routed)           0.418    12.601    bin_maze_filt/genblk1[18].inst/max19_out
    SLICE_X37Y88         LUT6 (Prop_lut6_I1_O)        0.097    12.698 r  bin_maze_filt/genblk1[18].inst/max[6]_i_1__17/O
                         net (fo=1, routed)           0.000    12.698    bin_maze_filt/genblk1[18].inst/max[6]_i_1__17_n_0
    SLICE_X37Y88         FDRE                                         r  bin_maze_filt/genblk1[18].inst/max_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        1.148    39.244    bin_maze_filt/genblk1[18].inst/clk_out1
    SLICE_X37Y88         FDRE                                         r  bin_maze_filt/genblk1[18].inst/max_reg[6]/C
                         clock pessimism              0.293    39.537    
                         clock uncertainty           -0.098    39.439    
    SLICE_X37Y88         FDRE (Setup_fdre_C_D)        0.032    39.471    bin_maze_filt/genblk1[18].inst/max_reg[6]
  -------------------------------------------------------------------
                         required time                         39.471    
                         arrival time                         -12.698    
  -------------------------------------------------------------------
                         slack                                 26.773    

Slack (MET) :             26.799ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[17].inst/min_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.847ns  (logic 1.921ns (14.953%)  route 10.926ns (85.047%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.754ns = ( 39.246 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.172ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        1.445    -0.172    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/clkb
    RAMB36_X2Y9          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.635     0.463 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           1.118     1.581    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18[7]
    SLICE_X66Y43         LUT6 (Prop_lut6_I3_O)        0.097     1.678 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     1.678    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5_n_0
    SLICE_X66Y43         MUXF7 (Prop_muxf7_I1_O)      0.160     1.838 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2/O
                         net (fo=1, routed)           1.268     3.106    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2_n_0
    SLICE_X66Y66         LUT5 (Prop_lut5_I2_O)        0.215     3.321 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=266, routed)         7.782    11.103    bin_maze_filt/genblk1[17].inst/doutb[10]
    SLICE_X14Y89         LUT4 (Prop_lut4_I1_O)        0.097    11.200 r  bin_maze_filt/genblk1[17].inst/min[7]_i_22__17/O
                         net (fo=1, routed)           0.000    11.200    bin_maze_filt/genblk1[17].inst/min[7]_i_22__17_n_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.369    11.569 r  bin_maze_filt/genblk1[17].inst/min_reg[7]_i_7/CO[1]
                         net (fo=1, routed)           0.217    11.787    bin_maze_filt/genblk1[17].inst/min23_in
    SLICE_X15Y89         LUT2 (Prop_lut2_I1_O)        0.251    12.038 r  bin_maze_filt/genblk1[17].inst/min[7]_i_3__13/O
                         net (fo=4, routed)           0.541    12.578    bin_maze_filt/genblk1[17].inst/min15_out
    SLICE_X29Y88         LUT6 (Prop_lut6_I1_O)        0.097    12.675 r  bin_maze_filt/genblk1[17].inst/min[7]_i_2__16/O
                         net (fo=1, routed)           0.000    12.675    bin_maze_filt/genblk1[17].inst/min[7]_i_2__16_n_0
    SLICE_X29Y88         FDRE                                         r  bin_maze_filt/genblk1[17].inst/min_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        1.150    39.246    bin_maze_filt/genblk1[17].inst/clk_out1
    SLICE_X29Y88         FDRE                                         r  bin_maze_filt/genblk1[17].inst/min_reg[7]/C
                         clock pessimism              0.293    39.539    
                         clock uncertainty           -0.098    39.441    
    SLICE_X29Y88         FDRE (Setup_fdre_C_D)        0.033    39.474    bin_maze_filt/genblk1[17].inst/min_reg[7]
  -------------------------------------------------------------------
                         required time                         39.474    
                         arrival time                         -12.675    
  -------------------------------------------------------------------
                         slack                                 26.799    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.371ns (70.323%)  route 0.157ns (29.677%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        0.565    -0.599    bin_maze_filt/genblk1[3].inst/v_div1/clk_out1
    SLICE_X54Y99         FDRE                                         r  bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.435 f  bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg[27]/Q
                         net (fo=3, routed)           0.156    -0.279    bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg_n_0_[27]
    SLICE_X54Y99         LUT2 (Prop_lut2_I1_O)        0.045    -0.234 r  bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy[27]_i_6__5/O
                         net (fo=1, routed)           0.000    -0.234    bin_maze_filt/genblk1[3].inst/v_div1_n_30
    SLICE_X54Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.125 r  bin_maze_filt/genblk1[3].inst/dividend_copy_reg[27]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.125    bin_maze_filt/genblk1[3].inst/dividend_copy_reg[27]_i_1__0_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.072 r  bin_maze_filt/genblk1[3].inst/dividend_copy_reg[31]_i_2__0/O[0]
                         net (fo=1, routed)           0.000    -0.072    bin_maze_filt/genblk1[3].inst/v_div1/out[28]
    SLICE_X54Y100        FDRE                                         r  bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        0.828    -0.844    bin_maze_filt/genblk1[3].inst/v_div1/clk_out1
    SLICE_X54Y100        FDRE                                         r  bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg[28]/C
                         clock pessimism              0.509    -0.335    
                         clock uncertainty            0.098    -0.238    
    SLICE_X54Y100        FDRE (Hold_fdre_C_D)         0.134    -0.104    bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg[28]
  -------------------------------------------------------------------
                         required time                          0.104    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.384ns (71.037%)  route 0.157ns (28.963%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        0.565    -0.599    bin_maze_filt/genblk1[3].inst/v_div1/clk_out1
    SLICE_X54Y99         FDRE                                         r  bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.435 f  bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg[27]/Q
                         net (fo=3, routed)           0.156    -0.279    bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg_n_0_[27]
    SLICE_X54Y99         LUT2 (Prop_lut2_I1_O)        0.045    -0.234 r  bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy[27]_i_6__5/O
                         net (fo=1, routed)           0.000    -0.234    bin_maze_filt/genblk1[3].inst/v_div1_n_30
    SLICE_X54Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.125 r  bin_maze_filt/genblk1[3].inst/dividend_copy_reg[27]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.125    bin_maze_filt/genblk1[3].inst/dividend_copy_reg[27]_i_1__0_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.059 r  bin_maze_filt/genblk1[3].inst/dividend_copy_reg[31]_i_2__0/O[2]
                         net (fo=1, routed)           0.000    -0.059    bin_maze_filt/genblk1[3].inst/v_div1/out[30]
    SLICE_X54Y100        FDRE                                         r  bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        0.828    -0.844    bin_maze_filt/genblk1[3].inst/v_div1/clk_out1
    SLICE_X54Y100        FDRE                                         r  bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg[30]/C
                         clock pessimism              0.509    -0.335    
                         clock uncertainty            0.098    -0.238    
    SLICE_X54Y100        FDRE (Hold_fdre_C_D)         0.134    -0.104    bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg[30]
  -------------------------------------------------------------------
                         required time                          0.104    
                         arrival time                          -0.059    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt_start_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.186ns (74.839%)  route 0.063ns (25.161%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        0.569    -0.595    jdclk_OBUF
    SLICE_X68Y97         FDRE                                         r  FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.454 f  FSM_onehot_state_reg[2]/Q
                         net (fo=3, routed)           0.063    -0.392    db1/out[1]
    SLICE_X69Y97         LUT5 (Prop_lut5_I3_O)        0.045    -0.347 r  db1/bin_maze_filt_start_i_1/O
                         net (fo=1, routed)           0.000    -0.347    db1_n_1
    SLICE_X69Y97         FDRE                                         r  bin_maze_filt_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        0.841    -0.832    jdclk_OBUF
    SLICE_X69Y97         FDRE                                         r  bin_maze_filt_start_reg/C
                         clock pessimism              0.250    -0.582    
                         clock uncertainty            0.098    -0.485    
    SLICE_X69Y97         FDRE (Hold_fdre_C_D)         0.091    -0.394    bin_maze_filt_start_reg
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 bin_maze_filt/bin_dilation/pixel_buffer_reg_r_565_r/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/bin_dilation/pixel_buffer_reg_r_566_r/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.141ns (59.157%)  route 0.097ns (40.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        0.601    -0.563    bin_maze_filt/bin_dilation/clk_out1
    SLICE_X7Y89          FDRE                                         r  bin_maze_filt/bin_dilation/pixel_buffer_reg_r_565_r/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  bin_maze_filt/bin_dilation/pixel_buffer_reg_r_565_r/Q
                         net (fo=1, routed)           0.097    -0.325    bin_maze_filt/bin_dilation/pixel_buffer_reg_r_565_r_n_0
    SLICE_X4Y89          FDRE                                         r  bin_maze_filt/bin_dilation/pixel_buffer_reg_r_566_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        0.872    -0.801    bin_maze_filt/bin_dilation/clk_out1
    SLICE_X4Y89          FDRE                                         r  bin_maze_filt/bin_dilation/pixel_buffer_reg_r_566_r/C
                         clock pessimism              0.254    -0.547    
                         clock uncertainty            0.098    -0.450    
    SLICE_X4Y89          FDRE (Hold_fdre_C_D)         0.070    -0.380    bin_maze_filt/bin_dilation/pixel_buffer_reg_r_566_r
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[13].inst/s_div1/quotient_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[13].inst/s_div1/quotient_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.876%)  route 0.111ns (44.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        0.567    -0.597    bin_maze_filt/genblk1[13].inst/s_div1/clk_out1
    SLICE_X32Y86         FDRE                                         r  bin_maze_filt/genblk1[13].inst/s_div1/quotient_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  bin_maze_filt/genblk1[13].inst/s_div1/quotient_reg[6]/Q
                         net (fo=2, routed)           0.111    -0.345    bin_maze_filt/genblk1[13].inst/s_div1/quotient[6]
    SLICE_X31Y86         FDRE                                         r  bin_maze_filt/genblk1[13].inst/s_div1/quotient_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        0.837    -0.836    bin_maze_filt/genblk1[13].inst/s_div1/clk_out1
    SLICE_X31Y86         FDRE                                         r  bin_maze_filt/genblk1[13].inst/s_div1/quotient_reg[7]/C
                         clock pessimism              0.254    -0.582    
                         clock uncertainty            0.098    -0.485    
    SLICE_X31Y86         FDRE (Hold_fdre_C_D)         0.072    -0.413    bin_maze_filt/genblk1[13].inst/s_div1/quotient_reg[7]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.407ns (72.219%)  route 0.157ns (27.781%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        0.565    -0.599    bin_maze_filt/genblk1[3].inst/v_div1/clk_out1
    SLICE_X54Y99         FDRE                                         r  bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.435 f  bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg[27]/Q
                         net (fo=3, routed)           0.156    -0.279    bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg_n_0_[27]
    SLICE_X54Y99         LUT2 (Prop_lut2_I1_O)        0.045    -0.234 r  bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy[27]_i_6__5/O
                         net (fo=1, routed)           0.000    -0.234    bin_maze_filt/genblk1[3].inst/v_div1_n_30
    SLICE_X54Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.125 r  bin_maze_filt/genblk1[3].inst/dividend_copy_reg[27]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.125    bin_maze_filt/genblk1[3].inst/dividend_copy_reg[27]_i_1__0_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089    -0.036 r  bin_maze_filt/genblk1[3].inst/dividend_copy_reg[31]_i_2__0/O[1]
                         net (fo=1, routed)           0.000    -0.036    bin_maze_filt/genblk1[3].inst/v_div1/out[29]
    SLICE_X54Y100        FDRE                                         r  bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        0.828    -0.844    bin_maze_filt/genblk1[3].inst/v_div1/clk_out1
    SLICE_X54Y100        FDRE                                         r  bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg[29]/C
                         clock pessimism              0.509    -0.335    
                         clock uncertainty            0.098    -0.238    
    SLICE_X54Y100        FDRE (Hold_fdre_C_D)         0.134    -0.104    bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg[29]
  -------------------------------------------------------------------
                         required time                          0.104    
                         arrival time                          -0.036    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.409ns (72.317%)  route 0.157ns (27.683%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        0.565    -0.599    bin_maze_filt/genblk1[3].inst/v_div1/clk_out1
    SLICE_X54Y99         FDRE                                         r  bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.435 f  bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg[27]/Q
                         net (fo=3, routed)           0.156    -0.279    bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg_n_0_[27]
    SLICE_X54Y99         LUT2 (Prop_lut2_I1_O)        0.045    -0.234 r  bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy[27]_i_6__5/O
                         net (fo=1, routed)           0.000    -0.234    bin_maze_filt/genblk1[3].inst/v_div1_n_30
    SLICE_X54Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.125 r  bin_maze_filt/genblk1[3].inst/dividend_copy_reg[27]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.125    bin_maze_filt/genblk1[3].inst/dividend_copy_reg[27]_i_1__0_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091    -0.034 r  bin_maze_filt/genblk1[3].inst/dividend_copy_reg[31]_i_2__0/O[3]
                         net (fo=1, routed)           0.000    -0.034    bin_maze_filt/genblk1[3].inst/v_div1/out[31]
    SLICE_X54Y100        FDRE                                         r  bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        0.828    -0.844    bin_maze_filt/genblk1[3].inst/v_div1/clk_out1
    SLICE_X54Y100        FDRE                                         r  bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg[31]/C
                         clock pessimism              0.509    -0.335    
                         clock uncertainty            0.098    -0.238    
    SLICE_X54Y100        FDRE (Hold_fdre_C_D)         0.134    -0.104    bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg[31]
  -------------------------------------------------------------------
                         required time                          0.104    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[16].inst/s_div1/divider_copy_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[16].inst/s_div1/divider_copy_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.274%)  route 0.110ns (43.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        0.567    -0.597    bin_maze_filt/genblk1[16].inst/s_div1/clk_out1
    SLICE_X39Y91         FDRE                                         r  bin_maze_filt/genblk1[16].inst/s_div1/divider_copy_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  bin_maze_filt/genblk1[16].inst/s_div1/divider_copy_reg[4]/Q
                         net (fo=4, routed)           0.110    -0.347    bin_maze_filt/genblk1[16].inst/s_div1/divider_copy[4]
    SLICE_X40Y91         FDRE                                         r  bin_maze_filt/genblk1[16].inst/s_div1/divider_copy_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        0.839    -0.834    bin_maze_filt/genblk1[16].inst/s_div1/clk_out1
    SLICE_X40Y91         FDRE                                         r  bin_maze_filt/genblk1[16].inst/s_div1/divider_copy_reg[3]/C
                         clock pessimism              0.253    -0.581    
                         clock uncertainty            0.098    -0.484    
    SLICE_X40Y91         FDRE (Hold_fdre_C_D)         0.066    -0.418    bin_maze_filt/genblk1[16].inst/s_div1/divider_copy_reg[3]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 bin_maze_filt/bin_erosion/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/bin_erosion/pixel_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.456%)  route 0.117ns (38.544%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        0.565    -0.599    bin_maze_filt/bin_erosion/clk_out1
    SLICE_X9Y78          FDRE                                         r  bin_maze_filt/bin_erosion/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  bin_maze_filt/bin_erosion/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.117    -0.342    bin_maze_filt/bin_erosion/FSM_onehot_state_reg_n_0_[1]
    SLICE_X8Y78          LUT3 (Prop_lut3_I2_O)        0.045    -0.297 r  bin_maze_filt/bin_erosion/pixel_counter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.297    bin_maze_filt/bin_erosion/pixel_counter[8]_i_1_n_0
    SLICE_X8Y78          FDRE                                         r  bin_maze_filt/bin_erosion/pixel_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        0.834    -0.839    bin_maze_filt/bin_erosion/clk_out1
    SLICE_X8Y78          FDRE                                         r  bin_maze_filt/bin_erosion/pixel_counter_reg[8]/C
                         clock pessimism              0.253    -0.586    
                         clock uncertainty            0.098    -0.489    
    SLICE_X8Y78          FDRE (Hold_fdre_C_D)         0.121    -0.368    bin_maze_filt/bin_erosion/pixel_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[0].inst/s_div1/quotient_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[0].inst/s_div1/quotient_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.164ns (71.658%)  route 0.065ns (28.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        0.561    -0.603    bin_maze_filt/genblk1[0].inst/s_div1/clk_out1
    SLICE_X50Y86         FDRE                                         r  bin_maze_filt/genblk1[0].inst/s_div1/quotient_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.439 r  bin_maze_filt/genblk1[0].inst/s_div1/quotient_reg[0]/Q
                         net (fo=2, routed)           0.065    -0.374    bin_maze_filt/genblk1[0].inst/s_div1/quotient[0]
    SLICE_X50Y86         FDRE                                         r  bin_maze_filt/genblk1[0].inst/s_div1/quotient_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        0.830    -0.843    bin_maze_filt/genblk1[0].inst/s_div1/clk_out1
    SLICE_X50Y86         FDRE                                         r  bin_maze_filt/genblk1[0].inst/s_div1/quotient_reg[1]/C
                         clock pessimism              0.240    -0.603    
                         clock uncertainty            0.098    -0.506    
    SLICE_X50Y86         FDRE (Hold_fdre_C_D)         0.060    -0.446    bin_maze_filt/genblk1[0].inst/s_div1/quotient_reg[1]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.374    
  -------------------------------------------------------------------
                         slack                                  0.071    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       26.585ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.585ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[18].inst/max_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.056ns  (logic 1.917ns (14.683%)  route 11.139ns (85.317%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 39.244 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.172ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        1.445    -0.172    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/clkb
    RAMB36_X2Y9          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.635     0.463 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           1.118     1.581    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18[7]
    SLICE_X66Y43         LUT6 (Prop_lut6_I3_O)        0.097     1.678 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     1.678    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5_n_0
    SLICE_X66Y43         MUXF7 (Prop_muxf7_I1_O)      0.160     1.838 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2/O
                         net (fo=1, routed)           1.268     3.106    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2_n_0
    SLICE_X66Y66         LUT5 (Prop_lut5_I2_O)        0.215     3.321 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=266, routed)         7.753    11.074    bin_maze_filt/genblk1[18].inst/doutb[10]
    SLICE_X33Y88         LUT4 (Prop_lut4_I0_O)        0.097    11.171 r  bin_maze_filt/genblk1[18].inst/max[7]_i_17__17/O
                         net (fo=1, routed)           0.000    11.171    bin_maze_filt/genblk1[18].inst/max[7]_i_17__17_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    11.538 r  bin_maze_filt/genblk1[18].inst/max_reg[7]_i_5/CO[1]
                         net (fo=1, routed)           0.396    11.934    bin_maze_filt/genblk1[18].inst/max28_in
    SLICE_X34Y88         LUT2 (Prop_lut2_I0_O)        0.249    12.183 r  bin_maze_filt/genblk1[18].inst/max[7]_i_2__17/O
                         net (fo=4, routed)           0.604    12.787    bin_maze_filt/genblk1[18].inst/max19_out
    SLICE_X37Y88         LUT6 (Prop_lut6_I1_O)        0.097    12.884 r  bin_maze_filt/genblk1[18].inst/max[5]_i_1__17/O
                         net (fo=1, routed)           0.000    12.884    bin_maze_filt/genblk1[18].inst/max[5]_i_1__17_n_0
    SLICE_X37Y88         FDRE                                         r  bin_maze_filt/genblk1[18].inst/max_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        1.148    39.244    bin_maze_filt/genblk1[18].inst/clk_out1
    SLICE_X37Y88         FDRE                                         r  bin_maze_filt/genblk1[18].inst/max_reg[5]/C
                         clock pessimism              0.293    39.537    
                         clock uncertainty           -0.098    39.439    
    SLICE_X37Y88         FDRE (Setup_fdre_C_D)        0.030    39.469    bin_maze_filt/genblk1[18].inst/max_reg[5]
  -------------------------------------------------------------------
                         required time                         39.469    
                         arrival time                         -12.884    
  -------------------------------------------------------------------
                         slack                                 26.585    

Slack (MET) :             26.640ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[14].inst/min_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.997ns  (logic 1.917ns (14.750%)  route 11.080ns (85.250%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.763ns = ( 39.237 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.172ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        1.445    -0.172    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/clkb
    RAMB36_X2Y9          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.635     0.463 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           1.118     1.581    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18[7]
    SLICE_X66Y43         LUT6 (Prop_lut6_I3_O)        0.097     1.678 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     1.678    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5_n_0
    SLICE_X66Y43         MUXF7 (Prop_muxf7_I1_O)      0.160     1.838 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2/O
                         net (fo=1, routed)           1.268     3.106    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2_n_0
    SLICE_X66Y66         LUT5 (Prop_lut5_I2_O)        0.215     3.321 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=266, routed)         7.426    10.747    bin_maze_filt/genblk1[14].inst/doutb[10]
    SLICE_X15Y75         LUT4 (Prop_lut4_I1_O)        0.097    10.844 r  bin_maze_filt/genblk1[14].inst/min[7]_i_22__14/O
                         net (fo=1, routed)           0.000    10.844    bin_maze_filt/genblk1[14].inst/min[7]_i_22__14_n_0
    SLICE_X15Y75         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    11.211 r  bin_maze_filt/genblk1[14].inst/min_reg[7]_i_7/CO[1]
                         net (fo=1, routed)           0.418    11.629    bin_maze_filt/genblk1[14].inst/min23_in
    SLICE_X15Y76         LUT2 (Prop_lut2_I1_O)        0.249    11.878 r  bin_maze_filt/genblk1[14].inst/min[7]_i_3__11/O
                         net (fo=4, routed)           0.850    12.728    bin_maze_filt/genblk1[14].inst/min15_out
    SLICE_X29Y78         LUT6 (Prop_lut6_I1_O)        0.097    12.825 r  bin_maze_filt/genblk1[14].inst/min[6]_i_1__13/O
                         net (fo=1, routed)           0.000    12.825    bin_maze_filt/genblk1[14].inst/min[6]_i_1__13_n_0
    SLICE_X29Y78         FDRE                                         r  bin_maze_filt/genblk1[14].inst/min_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        1.141    39.237    bin_maze_filt/genblk1[14].inst/clk_out1
    SLICE_X29Y78         FDRE                                         r  bin_maze_filt/genblk1[14].inst/min_reg[6]/C
                         clock pessimism              0.293    39.530    
                         clock uncertainty           -0.098    39.432    
    SLICE_X29Y78         FDRE (Setup_fdre_C_D)        0.032    39.464    bin_maze_filt/genblk1[14].inst/min_reg[6]
  -------------------------------------------------------------------
                         required time                         39.464    
                         arrival time                         -12.825    
  -------------------------------------------------------------------
                         slack                                 26.640    

Slack (MET) :             26.720ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[17].inst/min_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.923ns  (logic 1.921ns (14.865%)  route 11.002ns (85.135%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.754ns = ( 39.246 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.172ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        1.445    -0.172    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/clkb
    RAMB36_X2Y9          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.635     0.463 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           1.118     1.581    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18[7]
    SLICE_X66Y43         LUT6 (Prop_lut6_I3_O)        0.097     1.678 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     1.678    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5_n_0
    SLICE_X66Y43         MUXF7 (Prop_muxf7_I1_O)      0.160     1.838 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2/O
                         net (fo=1, routed)           1.268     3.106    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2_n_0
    SLICE_X66Y66         LUT5 (Prop_lut5_I2_O)        0.215     3.321 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=266, routed)         7.782    11.103    bin_maze_filt/genblk1[17].inst/doutb[10]
    SLICE_X14Y89         LUT4 (Prop_lut4_I1_O)        0.097    11.200 r  bin_maze_filt/genblk1[17].inst/min[7]_i_22__17/O
                         net (fo=1, routed)           0.000    11.200    bin_maze_filt/genblk1[17].inst/min[7]_i_22__17_n_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.369    11.569 r  bin_maze_filt/genblk1[17].inst/min_reg[7]_i_7/CO[1]
                         net (fo=1, routed)           0.217    11.787    bin_maze_filt/genblk1[17].inst/min23_in
    SLICE_X15Y89         LUT2 (Prop_lut2_I1_O)        0.251    12.038 r  bin_maze_filt/genblk1[17].inst/min[7]_i_3__13/O
                         net (fo=4, routed)           0.617    12.654    bin_maze_filt/genblk1[17].inst/min15_out
    SLICE_X29Y88         LUT6 (Prop_lut6_I1_O)        0.097    12.751 r  bin_maze_filt/genblk1[17].inst/min[4]_i_1__16/O
                         net (fo=1, routed)           0.000    12.751    bin_maze_filt/genblk1[17].inst/min[4]_i_1__16_n_0
    SLICE_X29Y88         FDRE                                         r  bin_maze_filt/genblk1[17].inst/min_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        1.150    39.246    bin_maze_filt/genblk1[17].inst/clk_out1
    SLICE_X29Y88         FDRE                                         r  bin_maze_filt/genblk1[17].inst/min_reg[4]/C
                         clock pessimism              0.293    39.539    
                         clock uncertainty           -0.098    39.441    
    SLICE_X29Y88         FDRE (Setup_fdre_C_D)        0.030    39.471    bin_maze_filt/genblk1[17].inst/min_reg[4]
  -------------------------------------------------------------------
                         required time                         39.471    
                         arrival time                         -12.751    
  -------------------------------------------------------------------
                         slack                                 26.720    

Slack (MET) :             26.720ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[17].inst/min_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.925ns  (logic 1.921ns (14.862%)  route 11.004ns (85.138%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.754ns = ( 39.246 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.172ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        1.445    -0.172    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/clkb
    RAMB36_X2Y9          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.635     0.463 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           1.118     1.581    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18[7]
    SLICE_X66Y43         LUT6 (Prop_lut6_I3_O)        0.097     1.678 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     1.678    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5_n_0
    SLICE_X66Y43         MUXF7 (Prop_muxf7_I1_O)      0.160     1.838 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2/O
                         net (fo=1, routed)           1.268     3.106    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2_n_0
    SLICE_X66Y66         LUT5 (Prop_lut5_I2_O)        0.215     3.321 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=266, routed)         7.782    11.103    bin_maze_filt/genblk1[17].inst/doutb[10]
    SLICE_X14Y89         LUT4 (Prop_lut4_I1_O)        0.097    11.200 r  bin_maze_filt/genblk1[17].inst/min[7]_i_22__17/O
                         net (fo=1, routed)           0.000    11.200    bin_maze_filt/genblk1[17].inst/min[7]_i_22__17_n_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.369    11.569 r  bin_maze_filt/genblk1[17].inst/min_reg[7]_i_7/CO[1]
                         net (fo=1, routed)           0.217    11.787    bin_maze_filt/genblk1[17].inst/min23_in
    SLICE_X15Y89         LUT2 (Prop_lut2_I1_O)        0.251    12.038 r  bin_maze_filt/genblk1[17].inst/min[7]_i_3__13/O
                         net (fo=4, routed)           0.619    12.656    bin_maze_filt/genblk1[17].inst/min15_out
    SLICE_X29Y88         LUT6 (Prop_lut6_I1_O)        0.097    12.753 r  bin_maze_filt/genblk1[17].inst/min[5]_i_1__16/O
                         net (fo=1, routed)           0.000    12.753    bin_maze_filt/genblk1[17].inst/min[5]_i_1__16_n_0
    SLICE_X29Y88         FDRE                                         r  bin_maze_filt/genblk1[17].inst/min_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        1.150    39.246    bin_maze_filt/genblk1[17].inst/clk_out1
    SLICE_X29Y88         FDRE                                         r  bin_maze_filt/genblk1[17].inst/min_reg[5]/C
                         clock pessimism              0.293    39.539    
                         clock uncertainty           -0.098    39.441    
    SLICE_X29Y88         FDRE (Setup_fdre_C_D)        0.032    39.473    bin_maze_filt/genblk1[17].inst/min_reg[5]
  -------------------------------------------------------------------
                         required time                         39.473    
                         arrival time                         -12.753    
  -------------------------------------------------------------------
                         slack                                 26.720    

Slack (MET) :             26.721ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[14].inst/min_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.916ns  (logic 1.917ns (14.842%)  route 10.999ns (85.158%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.763ns = ( 39.237 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.172ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        1.445    -0.172    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/clkb
    RAMB36_X2Y9          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.635     0.463 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           1.118     1.581    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18[7]
    SLICE_X66Y43         LUT6 (Prop_lut6_I3_O)        0.097     1.678 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     1.678    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5_n_0
    SLICE_X66Y43         MUXF7 (Prop_muxf7_I1_O)      0.160     1.838 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2/O
                         net (fo=1, routed)           1.268     3.106    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2_n_0
    SLICE_X66Y66         LUT5 (Prop_lut5_I2_O)        0.215     3.321 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=266, routed)         7.426    10.747    bin_maze_filt/genblk1[14].inst/doutb[10]
    SLICE_X15Y75         LUT4 (Prop_lut4_I1_O)        0.097    10.844 r  bin_maze_filt/genblk1[14].inst/min[7]_i_22__14/O
                         net (fo=1, routed)           0.000    10.844    bin_maze_filt/genblk1[14].inst/min[7]_i_22__14_n_0
    SLICE_X15Y75         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    11.211 r  bin_maze_filt/genblk1[14].inst/min_reg[7]_i_7/CO[1]
                         net (fo=1, routed)           0.418    11.629    bin_maze_filt/genblk1[14].inst/min23_in
    SLICE_X15Y76         LUT2 (Prop_lut2_I1_O)        0.249    11.878 r  bin_maze_filt/genblk1[14].inst/min[7]_i_3__11/O
                         net (fo=4, routed)           0.769    12.647    bin_maze_filt/genblk1[14].inst/min15_out
    SLICE_X29Y78         LUT6 (Prop_lut6_I1_O)        0.097    12.744 r  bin_maze_filt/genblk1[14].inst/min[7]_i_2__13/O
                         net (fo=1, routed)           0.000    12.744    bin_maze_filt/genblk1[14].inst/min[7]_i_2__13_n_0
    SLICE_X29Y78         FDRE                                         r  bin_maze_filt/genblk1[14].inst/min_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        1.141    39.237    bin_maze_filt/genblk1[14].inst/clk_out1
    SLICE_X29Y78         FDRE                                         r  bin_maze_filt/genblk1[14].inst/min_reg[7]/C
                         clock pessimism              0.293    39.530    
                         clock uncertainty           -0.098    39.432    
    SLICE_X29Y78         FDRE (Setup_fdre_C_D)        0.033    39.465    bin_maze_filt/genblk1[14].inst/min_reg[7]
  -------------------------------------------------------------------
                         required time                         39.465    
                         arrival time                         -12.744    
  -------------------------------------------------------------------
                         slack                                 26.721    

Slack (MET) :             26.743ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[15].inst/max_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.889ns  (logic 2.078ns (16.122%)  route 10.811ns (83.878%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.765ns = ( 39.235 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.172ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        1.445    -0.172    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/clkb
    RAMB36_X2Y9          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.635     0.463 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           1.118     1.581    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18[7]
    SLICE_X66Y43         LUT6 (Prop_lut6_I3_O)        0.097     1.678 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     1.678    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5_n_0
    SLICE_X66Y43         MUXF7 (Prop_muxf7_I1_O)      0.160     1.838 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2/O
                         net (fo=1, routed)           1.268     3.106    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2_n_0
    SLICE_X66Y66         LUT5 (Prop_lut5_I2_O)        0.215     3.321 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=266, routed)         7.277    10.598    bin_maze_filt/genblk1[15].inst/doutb[10]
    SLICE_X32Y72         LUT4 (Prop_lut4_I0_O)        0.097    10.695 r  bin_maze_filt/genblk1[15].inst/max[7]_i_17__14/O
                         net (fo=1, routed)           0.000    10.695    bin_maze_filt/genblk1[15].inst/max[7]_i_17__14_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    11.062 r  bin_maze_filt/genblk1[15].inst/max_reg[7]_i_5/CO[1]
                         net (fo=1, routed)           0.457    11.519    bin_maze_filt/genblk1[15].inst/max28_in
    SLICE_X31Y71         LUT2 (Prop_lut2_I0_O)        0.262    11.781 r  bin_maze_filt/genblk1[15].inst/max[7]_i_2__14/O
                         net (fo=4, routed)           0.691    12.472    bin_maze_filt/genblk1[15].inst/max19_out
    SLICE_X37Y77         LUT6 (Prop_lut6_I1_O)        0.245    12.717 r  bin_maze_filt/genblk1[15].inst/max[7]_i_1__14/O
                         net (fo=1, routed)           0.000    12.717    bin_maze_filt/genblk1[15].inst/max[7]_i_1__14_n_0
    SLICE_X37Y77         FDRE                                         r  bin_maze_filt/genblk1[15].inst/max_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        1.139    39.235    bin_maze_filt/genblk1[15].inst/clk_out1
    SLICE_X37Y77         FDRE                                         r  bin_maze_filt/genblk1[15].inst/max_reg[7]/C
                         clock pessimism              0.293    39.528    
                         clock uncertainty           -0.098    39.430    
    SLICE_X37Y77         FDRE (Setup_fdre_C_D)        0.030    39.460    bin_maze_filt/genblk1[15].inst/max_reg[7]
  -------------------------------------------------------------------
                         required time                         39.460    
                         arrival time                         -12.717    
  -------------------------------------------------------------------
                         slack                                 26.743    

Slack (MET) :             26.761ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[16].inst/min_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.888ns  (logic 1.917ns (14.875%)  route 10.971ns (85.125%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 39.248 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.172ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        1.445    -0.172    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/clkb
    RAMB36_X2Y9          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.635     0.463 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           1.118     1.581    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18[7]
    SLICE_X66Y43         LUT6 (Prop_lut6_I3_O)        0.097     1.678 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     1.678    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5_n_0
    SLICE_X66Y43         MUXF7 (Prop_muxf7_I1_O)      0.160     1.838 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2/O
                         net (fo=1, routed)           1.268     3.106    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2_n_0
    SLICE_X66Y66         LUT5 (Prop_lut5_I2_O)        0.215     3.321 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=266, routed)         8.077    11.397    bin_maze_filt/genblk1[16].inst/doutb[10]
    SLICE_X32Y90         LUT4 (Prop_lut4_I1_O)        0.097    11.494 r  bin_maze_filt/genblk1[16].inst/min[7]_i_23__16/O
                         net (fo=1, routed)           0.000    11.494    bin_maze_filt/genblk1[16].inst/min[7]_i_23__16_n_0
    SLICE_X32Y90         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    11.861 r  bin_maze_filt/genblk1[16].inst/min_reg[7]_i_8/CO[1]
                         net (fo=1, routed)           0.199    12.060    bin_maze_filt/genblk1[16].inst/min23_in
    SLICE_X33Y90         LUT2 (Prop_lut2_I1_O)        0.249    12.309 r  bin_maze_filt/genblk1[16].inst/min[7]_i_4__1/O
                         net (fo=4, routed)           0.309    12.618    bin_maze_filt/genblk1[16].inst/min15_out
    SLICE_X33Y92         LUT6 (Prop_lut6_I1_O)        0.097    12.715 r  bin_maze_filt/genblk1[16].inst/min[7]_i_2__15/O
                         net (fo=1, routed)           0.000    12.715    bin_maze_filt/genblk1[16].inst/min[7]_i_2__15_n_0
    SLICE_X33Y92         FDRE                                         r  bin_maze_filt/genblk1[16].inst/min_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        1.152    39.248    bin_maze_filt/genblk1[16].inst/clk_out1
    SLICE_X33Y92         FDRE                                         r  bin_maze_filt/genblk1[16].inst/min_reg[7]/C
                         clock pessimism              0.293    39.541    
                         clock uncertainty           -0.098    39.443    
    SLICE_X33Y92         FDRE (Setup_fdre_C_D)        0.033    39.476    bin_maze_filt/genblk1[16].inst/min_reg[7]
  -------------------------------------------------------------------
                         required time                         39.476    
                         arrival time                         -12.715    
  -------------------------------------------------------------------
                         slack                                 26.761    

Slack (MET) :             26.764ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[16].inst/min_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.884ns  (logic 1.917ns (14.879%)  route 10.967ns (85.121%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 39.248 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.172ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        1.445    -0.172    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/clkb
    RAMB36_X2Y9          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.635     0.463 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           1.118     1.581    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18[7]
    SLICE_X66Y43         LUT6 (Prop_lut6_I3_O)        0.097     1.678 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     1.678    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5_n_0
    SLICE_X66Y43         MUXF7 (Prop_muxf7_I1_O)      0.160     1.838 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2/O
                         net (fo=1, routed)           1.268     3.106    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2_n_0
    SLICE_X66Y66         LUT5 (Prop_lut5_I2_O)        0.215     3.321 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=266, routed)         8.077    11.397    bin_maze_filt/genblk1[16].inst/doutb[10]
    SLICE_X32Y90         LUT4 (Prop_lut4_I1_O)        0.097    11.494 r  bin_maze_filt/genblk1[16].inst/min[7]_i_23__16/O
                         net (fo=1, routed)           0.000    11.494    bin_maze_filt/genblk1[16].inst/min[7]_i_23__16_n_0
    SLICE_X32Y90         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    11.861 r  bin_maze_filt/genblk1[16].inst/min_reg[7]_i_8/CO[1]
                         net (fo=1, routed)           0.199    12.060    bin_maze_filt/genblk1[16].inst/min23_in
    SLICE_X33Y90         LUT2 (Prop_lut2_I1_O)        0.249    12.309 r  bin_maze_filt/genblk1[16].inst/min[7]_i_4__1/O
                         net (fo=4, routed)           0.305    12.614    bin_maze_filt/genblk1[16].inst/min15_out
    SLICE_X33Y92         LUT6 (Prop_lut6_I1_O)        0.097    12.711 r  bin_maze_filt/genblk1[16].inst/min[6]_i_1__15/O
                         net (fo=1, routed)           0.000    12.711    bin_maze_filt/genblk1[16].inst/min[6]_i_1__15_n_0
    SLICE_X33Y92         FDRE                                         r  bin_maze_filt/genblk1[16].inst/min_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        1.152    39.248    bin_maze_filt/genblk1[16].inst/clk_out1
    SLICE_X33Y92         FDRE                                         r  bin_maze_filt/genblk1[16].inst/min_reg[6]/C
                         clock pessimism              0.293    39.541    
                         clock uncertainty           -0.098    39.443    
    SLICE_X33Y92         FDRE (Setup_fdre_C_D)        0.032    39.475    bin_maze_filt/genblk1[16].inst/min_reg[6]
  -------------------------------------------------------------------
                         required time                         39.475    
                         arrival time                         -12.711    
  -------------------------------------------------------------------
                         slack                                 26.764    

Slack (MET) :             26.773ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[18].inst/max_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.870ns  (logic 1.917ns (14.895%)  route 10.953ns (85.105%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 39.244 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.172ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        1.445    -0.172    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/clkb
    RAMB36_X2Y9          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.635     0.463 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           1.118     1.581    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18[7]
    SLICE_X66Y43         LUT6 (Prop_lut6_I3_O)        0.097     1.678 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     1.678    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5_n_0
    SLICE_X66Y43         MUXF7 (Prop_muxf7_I1_O)      0.160     1.838 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2/O
                         net (fo=1, routed)           1.268     3.106    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2_n_0
    SLICE_X66Y66         LUT5 (Prop_lut5_I2_O)        0.215     3.321 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=266, routed)         7.753    11.074    bin_maze_filt/genblk1[18].inst/doutb[10]
    SLICE_X33Y88         LUT4 (Prop_lut4_I0_O)        0.097    11.171 r  bin_maze_filt/genblk1[18].inst/max[7]_i_17__17/O
                         net (fo=1, routed)           0.000    11.171    bin_maze_filt/genblk1[18].inst/max[7]_i_17__17_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    11.538 r  bin_maze_filt/genblk1[18].inst/max_reg[7]_i_5/CO[1]
                         net (fo=1, routed)           0.396    11.934    bin_maze_filt/genblk1[18].inst/max28_in
    SLICE_X34Y88         LUT2 (Prop_lut2_I0_O)        0.249    12.183 r  bin_maze_filt/genblk1[18].inst/max[7]_i_2__17/O
                         net (fo=4, routed)           0.418    12.601    bin_maze_filt/genblk1[18].inst/max19_out
    SLICE_X37Y88         LUT6 (Prop_lut6_I1_O)        0.097    12.698 r  bin_maze_filt/genblk1[18].inst/max[6]_i_1__17/O
                         net (fo=1, routed)           0.000    12.698    bin_maze_filt/genblk1[18].inst/max[6]_i_1__17_n_0
    SLICE_X37Y88         FDRE                                         r  bin_maze_filt/genblk1[18].inst/max_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        1.148    39.244    bin_maze_filt/genblk1[18].inst/clk_out1
    SLICE_X37Y88         FDRE                                         r  bin_maze_filt/genblk1[18].inst/max_reg[6]/C
                         clock pessimism              0.293    39.537    
                         clock uncertainty           -0.098    39.439    
    SLICE_X37Y88         FDRE (Setup_fdre_C_D)        0.032    39.471    bin_maze_filt/genblk1[18].inst/max_reg[6]
  -------------------------------------------------------------------
                         required time                         39.471    
                         arrival time                         -12.698    
  -------------------------------------------------------------------
                         slack                                 26.773    

Slack (MET) :             26.799ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[17].inst/min_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.847ns  (logic 1.921ns (14.953%)  route 10.926ns (85.047%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.754ns = ( 39.246 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.172ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        1.445    -0.172    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/clkb
    RAMB36_X2Y9          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.635     0.463 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           1.118     1.581    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18[7]
    SLICE_X66Y43         LUT6 (Prop_lut6_I3_O)        0.097     1.678 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     1.678    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5_n_0
    SLICE_X66Y43         MUXF7 (Prop_muxf7_I1_O)      0.160     1.838 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2/O
                         net (fo=1, routed)           1.268     3.106    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2_n_0
    SLICE_X66Y66         LUT5 (Prop_lut5_I2_O)        0.215     3.321 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=266, routed)         7.782    11.103    bin_maze_filt/genblk1[17].inst/doutb[10]
    SLICE_X14Y89         LUT4 (Prop_lut4_I1_O)        0.097    11.200 r  bin_maze_filt/genblk1[17].inst/min[7]_i_22__17/O
                         net (fo=1, routed)           0.000    11.200    bin_maze_filt/genblk1[17].inst/min[7]_i_22__17_n_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.369    11.569 r  bin_maze_filt/genblk1[17].inst/min_reg[7]_i_7/CO[1]
                         net (fo=1, routed)           0.217    11.787    bin_maze_filt/genblk1[17].inst/min23_in
    SLICE_X15Y89         LUT2 (Prop_lut2_I1_O)        0.251    12.038 r  bin_maze_filt/genblk1[17].inst/min[7]_i_3__13/O
                         net (fo=4, routed)           0.541    12.578    bin_maze_filt/genblk1[17].inst/min15_out
    SLICE_X29Y88         LUT6 (Prop_lut6_I1_O)        0.097    12.675 r  bin_maze_filt/genblk1[17].inst/min[7]_i_2__16/O
                         net (fo=1, routed)           0.000    12.675    bin_maze_filt/genblk1[17].inst/min[7]_i_2__16_n_0
    SLICE_X29Y88         FDRE                                         r  bin_maze_filt/genblk1[17].inst/min_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        1.150    39.246    bin_maze_filt/genblk1[17].inst/clk_out1
    SLICE_X29Y88         FDRE                                         r  bin_maze_filt/genblk1[17].inst/min_reg[7]/C
                         clock pessimism              0.293    39.539    
                         clock uncertainty           -0.098    39.441    
    SLICE_X29Y88         FDRE (Setup_fdre_C_D)        0.033    39.474    bin_maze_filt/genblk1[17].inst/min_reg[7]
  -------------------------------------------------------------------
                         required time                         39.474    
                         arrival time                         -12.675    
  -------------------------------------------------------------------
                         slack                                 26.799    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.371ns (70.323%)  route 0.157ns (29.677%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        0.565    -0.599    bin_maze_filt/genblk1[3].inst/v_div1/clk_out1
    SLICE_X54Y99         FDRE                                         r  bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.435 f  bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg[27]/Q
                         net (fo=3, routed)           0.156    -0.279    bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg_n_0_[27]
    SLICE_X54Y99         LUT2 (Prop_lut2_I1_O)        0.045    -0.234 r  bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy[27]_i_6__5/O
                         net (fo=1, routed)           0.000    -0.234    bin_maze_filt/genblk1[3].inst/v_div1_n_30
    SLICE_X54Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.125 r  bin_maze_filt/genblk1[3].inst/dividend_copy_reg[27]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.125    bin_maze_filt/genblk1[3].inst/dividend_copy_reg[27]_i_1__0_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.072 r  bin_maze_filt/genblk1[3].inst/dividend_copy_reg[31]_i_2__0/O[0]
                         net (fo=1, routed)           0.000    -0.072    bin_maze_filt/genblk1[3].inst/v_div1/out[28]
    SLICE_X54Y100        FDRE                                         r  bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        0.828    -0.844    bin_maze_filt/genblk1[3].inst/v_div1/clk_out1
    SLICE_X54Y100        FDRE                                         r  bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg[28]/C
                         clock pessimism              0.509    -0.335    
                         clock uncertainty            0.098    -0.238    
    SLICE_X54Y100        FDRE (Hold_fdre_C_D)         0.134    -0.104    bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg[28]
  -------------------------------------------------------------------
                         required time                          0.104    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.384ns (71.037%)  route 0.157ns (28.963%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        0.565    -0.599    bin_maze_filt/genblk1[3].inst/v_div1/clk_out1
    SLICE_X54Y99         FDRE                                         r  bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.435 f  bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg[27]/Q
                         net (fo=3, routed)           0.156    -0.279    bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg_n_0_[27]
    SLICE_X54Y99         LUT2 (Prop_lut2_I1_O)        0.045    -0.234 r  bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy[27]_i_6__5/O
                         net (fo=1, routed)           0.000    -0.234    bin_maze_filt/genblk1[3].inst/v_div1_n_30
    SLICE_X54Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.125 r  bin_maze_filt/genblk1[3].inst/dividend_copy_reg[27]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.125    bin_maze_filt/genblk1[3].inst/dividend_copy_reg[27]_i_1__0_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.059 r  bin_maze_filt/genblk1[3].inst/dividend_copy_reg[31]_i_2__0/O[2]
                         net (fo=1, routed)           0.000    -0.059    bin_maze_filt/genblk1[3].inst/v_div1/out[30]
    SLICE_X54Y100        FDRE                                         r  bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        0.828    -0.844    bin_maze_filt/genblk1[3].inst/v_div1/clk_out1
    SLICE_X54Y100        FDRE                                         r  bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg[30]/C
                         clock pessimism              0.509    -0.335    
                         clock uncertainty            0.098    -0.238    
    SLICE_X54Y100        FDRE (Hold_fdre_C_D)         0.134    -0.104    bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg[30]
  -------------------------------------------------------------------
                         required time                          0.104    
                         arrival time                          -0.059    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt_start_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.186ns (74.839%)  route 0.063ns (25.161%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        0.569    -0.595    jdclk_OBUF
    SLICE_X68Y97         FDRE                                         r  FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.454 f  FSM_onehot_state_reg[2]/Q
                         net (fo=3, routed)           0.063    -0.392    db1/out[1]
    SLICE_X69Y97         LUT5 (Prop_lut5_I3_O)        0.045    -0.347 r  db1/bin_maze_filt_start_i_1/O
                         net (fo=1, routed)           0.000    -0.347    db1_n_1
    SLICE_X69Y97         FDRE                                         r  bin_maze_filt_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        0.841    -0.832    jdclk_OBUF
    SLICE_X69Y97         FDRE                                         r  bin_maze_filt_start_reg/C
                         clock pessimism              0.250    -0.582    
                         clock uncertainty            0.098    -0.485    
    SLICE_X69Y97         FDRE (Hold_fdre_C_D)         0.091    -0.394    bin_maze_filt_start_reg
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 bin_maze_filt/bin_dilation/pixel_buffer_reg_r_565_r/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/bin_dilation/pixel_buffer_reg_r_566_r/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.141ns (59.157%)  route 0.097ns (40.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        0.601    -0.563    bin_maze_filt/bin_dilation/clk_out1
    SLICE_X7Y89          FDRE                                         r  bin_maze_filt/bin_dilation/pixel_buffer_reg_r_565_r/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  bin_maze_filt/bin_dilation/pixel_buffer_reg_r_565_r/Q
                         net (fo=1, routed)           0.097    -0.325    bin_maze_filt/bin_dilation/pixel_buffer_reg_r_565_r_n_0
    SLICE_X4Y89          FDRE                                         r  bin_maze_filt/bin_dilation/pixel_buffer_reg_r_566_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        0.872    -0.801    bin_maze_filt/bin_dilation/clk_out1
    SLICE_X4Y89          FDRE                                         r  bin_maze_filt/bin_dilation/pixel_buffer_reg_r_566_r/C
                         clock pessimism              0.254    -0.547    
                         clock uncertainty            0.098    -0.450    
    SLICE_X4Y89          FDRE (Hold_fdre_C_D)         0.070    -0.380    bin_maze_filt/bin_dilation/pixel_buffer_reg_r_566_r
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[13].inst/s_div1/quotient_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[13].inst/s_div1/quotient_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.876%)  route 0.111ns (44.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        0.567    -0.597    bin_maze_filt/genblk1[13].inst/s_div1/clk_out1
    SLICE_X32Y86         FDRE                                         r  bin_maze_filt/genblk1[13].inst/s_div1/quotient_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  bin_maze_filt/genblk1[13].inst/s_div1/quotient_reg[6]/Q
                         net (fo=2, routed)           0.111    -0.345    bin_maze_filt/genblk1[13].inst/s_div1/quotient[6]
    SLICE_X31Y86         FDRE                                         r  bin_maze_filt/genblk1[13].inst/s_div1/quotient_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        0.837    -0.836    bin_maze_filt/genblk1[13].inst/s_div1/clk_out1
    SLICE_X31Y86         FDRE                                         r  bin_maze_filt/genblk1[13].inst/s_div1/quotient_reg[7]/C
                         clock pessimism              0.254    -0.582    
                         clock uncertainty            0.098    -0.485    
    SLICE_X31Y86         FDRE (Hold_fdre_C_D)         0.072    -0.413    bin_maze_filt/genblk1[13].inst/s_div1/quotient_reg[7]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.407ns (72.219%)  route 0.157ns (27.781%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        0.565    -0.599    bin_maze_filt/genblk1[3].inst/v_div1/clk_out1
    SLICE_X54Y99         FDRE                                         r  bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.435 f  bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg[27]/Q
                         net (fo=3, routed)           0.156    -0.279    bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg_n_0_[27]
    SLICE_X54Y99         LUT2 (Prop_lut2_I1_O)        0.045    -0.234 r  bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy[27]_i_6__5/O
                         net (fo=1, routed)           0.000    -0.234    bin_maze_filt/genblk1[3].inst/v_div1_n_30
    SLICE_X54Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.125 r  bin_maze_filt/genblk1[3].inst/dividend_copy_reg[27]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.125    bin_maze_filt/genblk1[3].inst/dividend_copy_reg[27]_i_1__0_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089    -0.036 r  bin_maze_filt/genblk1[3].inst/dividend_copy_reg[31]_i_2__0/O[1]
                         net (fo=1, routed)           0.000    -0.036    bin_maze_filt/genblk1[3].inst/v_div1/out[29]
    SLICE_X54Y100        FDRE                                         r  bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        0.828    -0.844    bin_maze_filt/genblk1[3].inst/v_div1/clk_out1
    SLICE_X54Y100        FDRE                                         r  bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg[29]/C
                         clock pessimism              0.509    -0.335    
                         clock uncertainty            0.098    -0.238    
    SLICE_X54Y100        FDRE (Hold_fdre_C_D)         0.134    -0.104    bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg[29]
  -------------------------------------------------------------------
                         required time                          0.104    
                         arrival time                          -0.036    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.409ns (72.317%)  route 0.157ns (27.683%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        0.565    -0.599    bin_maze_filt/genblk1[3].inst/v_div1/clk_out1
    SLICE_X54Y99         FDRE                                         r  bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.435 f  bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg[27]/Q
                         net (fo=3, routed)           0.156    -0.279    bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg_n_0_[27]
    SLICE_X54Y99         LUT2 (Prop_lut2_I1_O)        0.045    -0.234 r  bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy[27]_i_6__5/O
                         net (fo=1, routed)           0.000    -0.234    bin_maze_filt/genblk1[3].inst/v_div1_n_30
    SLICE_X54Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.125 r  bin_maze_filt/genblk1[3].inst/dividend_copy_reg[27]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.125    bin_maze_filt/genblk1[3].inst/dividend_copy_reg[27]_i_1__0_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091    -0.034 r  bin_maze_filt/genblk1[3].inst/dividend_copy_reg[31]_i_2__0/O[3]
                         net (fo=1, routed)           0.000    -0.034    bin_maze_filt/genblk1[3].inst/v_div1/out[31]
    SLICE_X54Y100        FDRE                                         r  bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        0.828    -0.844    bin_maze_filt/genblk1[3].inst/v_div1/clk_out1
    SLICE_X54Y100        FDRE                                         r  bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg[31]/C
                         clock pessimism              0.509    -0.335    
                         clock uncertainty            0.098    -0.238    
    SLICE_X54Y100        FDRE (Hold_fdre_C_D)         0.134    -0.104    bin_maze_filt/genblk1[3].inst/v_div1/dividend_copy_reg[31]
  -------------------------------------------------------------------
                         required time                          0.104    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[16].inst/s_div1/divider_copy_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[16].inst/s_div1/divider_copy_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.274%)  route 0.110ns (43.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        0.567    -0.597    bin_maze_filt/genblk1[16].inst/s_div1/clk_out1
    SLICE_X39Y91         FDRE                                         r  bin_maze_filt/genblk1[16].inst/s_div1/divider_copy_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  bin_maze_filt/genblk1[16].inst/s_div1/divider_copy_reg[4]/Q
                         net (fo=4, routed)           0.110    -0.347    bin_maze_filt/genblk1[16].inst/s_div1/divider_copy[4]
    SLICE_X40Y91         FDRE                                         r  bin_maze_filt/genblk1[16].inst/s_div1/divider_copy_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        0.839    -0.834    bin_maze_filt/genblk1[16].inst/s_div1/clk_out1
    SLICE_X40Y91         FDRE                                         r  bin_maze_filt/genblk1[16].inst/s_div1/divider_copy_reg[3]/C
                         clock pessimism              0.253    -0.581    
                         clock uncertainty            0.098    -0.484    
    SLICE_X40Y91         FDRE (Hold_fdre_C_D)         0.066    -0.418    bin_maze_filt/genblk1[16].inst/s_div1/divider_copy_reg[3]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 bin_maze_filt/bin_erosion/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/bin_erosion/pixel_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.456%)  route 0.117ns (38.544%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        0.565    -0.599    bin_maze_filt/bin_erosion/clk_out1
    SLICE_X9Y78          FDRE                                         r  bin_maze_filt/bin_erosion/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  bin_maze_filt/bin_erosion/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.117    -0.342    bin_maze_filt/bin_erosion/FSM_onehot_state_reg_n_0_[1]
    SLICE_X8Y78          LUT3 (Prop_lut3_I2_O)        0.045    -0.297 r  bin_maze_filt/bin_erosion/pixel_counter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.297    bin_maze_filt/bin_erosion/pixel_counter[8]_i_1_n_0
    SLICE_X8Y78          FDRE                                         r  bin_maze_filt/bin_erosion/pixel_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        0.834    -0.839    bin_maze_filt/bin_erosion/clk_out1
    SLICE_X8Y78          FDRE                                         r  bin_maze_filt/bin_erosion/pixel_counter_reg[8]/C
                         clock pessimism              0.253    -0.586    
                         clock uncertainty            0.098    -0.489    
    SLICE_X8Y78          FDRE (Hold_fdre_C_D)         0.121    -0.368    bin_maze_filt/bin_erosion/pixel_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[0].inst/s_div1/quotient_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[0].inst/s_div1/quotient_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.164ns (71.658%)  route 0.065ns (28.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        0.561    -0.603    bin_maze_filt/genblk1[0].inst/s_div1/clk_out1
    SLICE_X50Y86         FDRE                                         r  bin_maze_filt/genblk1[0].inst/s_div1/quotient_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.439 r  bin_maze_filt/genblk1[0].inst/s_div1/quotient_reg[0]/Q
                         net (fo=2, routed)           0.065    -0.374    bin_maze_filt/genblk1[0].inst/s_div1/quotient[0]
    SLICE_X50Y86         FDRE                                         r  bin_maze_filt/genblk1[0].inst/s_div1/quotient_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3786, routed)        0.830    -0.843    bin_maze_filt/genblk1[0].inst/s_div1/clk_out1
    SLICE_X50Y86         FDRE                                         r  bin_maze_filt/genblk1[0].inst/s_div1/quotient_reg[1]/C
                         clock pessimism              0.240    -0.603    
                         clock uncertainty            0.098    -0.506    
    SLICE_X50Y86         FDRE (Hold_fdre_C_D)         0.060    -0.446    bin_maze_filt/genblk1[0].inst/s_div1/quotient_reg[1]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.374    
  -------------------------------------------------------------------
                         slack                                  0.071    





