Restore Archived Project report for lms7_ADPD
Sat May 22 10:07:26 2021
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Restore Archived Project Summary
  3. Restore Archived Project Messages
  4. Files Restored
  5. Files Not Restored



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------+
; Restore Archived Project Summary                                        ;
+---------------------------------+---------------------------------------+
; Restore Archived Project Status ; Successful - Sat May 22 10:07:26 2021 ;
; Revision Name                   ; lms7_ADPD                             ;
; Top-level Entity Name           ; lms7_ADPD_top                         ;
; Family                          ; Cyclone V                             ;
+---------------------------------+---------------------------------------+


+-----------------------------------+
; Restore Archived Project Messages ;
+-----------------------------------+
Info: Successfully restored '/home/borko/Documents/ForPublishing/Old_ADPD_gateware/lms7_ADPD.qar' into the '/home/borko/Documents/ForPublishing/Old_ADPD_gateware/lms7_ADPD_restored/' directory
Info: Generated report 'lms7_ADPD.restore.rpt'
Info (23030): Evaluation of Tcl script /home/borko/intelFPGA_lite/19.1/quartus/common/tcl/apps/qpm/qar.tcl was successful
Info: Quartus Prime Shell was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 1052 megabytes
    Info: Processing ended: Sat May 22 10:07:26 2021
    Info: Elapsed time: 00:00:24
    Info: Total CPU time (on all processors): 00:00:23


+---------------------------------------------------------------------------------------------------------------------------+
; Files Restored                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------+
; File Name                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------------------+
; qar_info.json                                                                                                             ;
; assignment_defaults.qdf                                                                                                   ;
; db/debug_auto_stripped.stp                                                                                                ;
; ddr2_phy_autodetectedpins.tcl                                                                                             ;
; ip/dd3/ddr3.cmp                                                                                                           ;
; ip/dd3/ddr3.qip                                                                                                           ;
; ip/dd3/ddr3.sip                                                                                                           ;
; ip/dd3/ddr3.spd                                                                                                           ;
; ip/dd3/ddr3.vhd                                                                                                           ;
; ip/dd3/ddr3/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv                                                                ;
; ip/dd3/ddr3/altera_avalon_sc_fifo.v                                                                                       ;
; ip/dd3/ddr3/altera_avalon_st_jtag_interface.sdc                                                                           ;
; ip/dd3/ddr3/altera_mem_if_dll_cyclonev.sv                                                                                 ;
; ip/dd3/ddr3/altera_mem_if_hard_memory_controller_top_cyclonev.sv                                                          ;
; ip/dd3/ddr3/altera_mem_if_oct_cyclonev.sv                                                                                 ;
; ip/dd3/ddr3/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v                                                               ;
; ip/dd3/ddr3/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v                                                    ;
; ip/dd3/ddr3/altera_mem_if_sequencer_mem_no_ifdef_params.sv                                                                ;
; ip/dd3/ddr3/altera_mem_if_sequencer_rst.sv                                                                                ;
; ip/dd3/ddr3/altera_mem_if_simple_avalon_mm_bridge.sv                                                                      ;
; ip/dd3/ddr3/altera_merlin_arbitrator.sv                                                                                   ;
; ip/dd3/ddr3/altera_merlin_burst_uncompressor.sv                                                                           ;
; ip/dd3/ddr3/altera_merlin_master_agent.sv                                                                                 ;
; ip/dd3/ddr3/altera_merlin_master_translator.sv                                                                            ;
; ip/dd3/ddr3/altera_merlin_slave_agent.sv                                                                                  ;
; ip/dd3/ddr3/altera_merlin_slave_translator.sv                                                                             ;
; ip/dd3/ddr3/altera_reset_controller.sdc                                                                                   ;
; ip/dd3/ddr3/ddr3_0002.v                                                                                                   ;
; ip/dd3/ddr3/ddr3_p0.ppf                                                                                                   ;
; ip/dd3/ddr3/ddr3_p0.sdc                                                                                                   ;
; ip/dd3/ddr3/ddr3_p0.sv                                                                                                    ;
; ip/dd3/ddr3/ddr3_p0_acv_hard_addr_cmd_pads.v                                                                              ;
; ip/dd3/ddr3/ddr3_p0_acv_hard_io_pads.v                                                                                    ;
; ip/dd3/ddr3/ddr3_p0_acv_hard_memphy.v                                                                                     ;
; ip/dd3/ddr3/ddr3_p0_acv_ldc.v                                                                                             ;
; ip/dd3/ddr3/ddr3_p0_altdqdqs.v                                                                                            ;
; ip/dd3/ddr3/ddr3_p0_clock_pair_generator.v                                                                                ;
; ip/dd3/ddr3/ddr3_p0_generic_ddio.v                                                                                        ;
; ip/dd3/ddr3/ddr3_p0_iss_probe.v                                                                                           ;
; ip/dd3/ddr3/ddr3_p0_parameters.tcl                                                                                        ;
; ip/dd3/ddr3/ddr3_p0_phy_csr.sv                                                                                            ;
; ip/dd3/ddr3/ddr3_p0_pin_assignments.tcl                                                                                   ;
; ip/dd3/ddr3/ddr3_p0_pin_map.tcl                                                                                           ;
; ip/dd3/ddr3/ddr3_p0_report_timing.tcl                                                                                     ;
; ip/dd3/ddr3/ddr3_p0_report_timing_core.tcl                                                                                ;
; ip/dd3/ddr3/ddr3_p0_reset.v                                                                                               ;
; ip/dd3/ddr3/ddr3_p0_reset_sync.v                                                                                          ;
; ip/dd3/ddr3/ddr3_p0_timing.tcl                                                                                            ;
; ip/dd3/ddr3/ddr3_pll0.sv                                                                                                  ;
; ip/dd3/ddr3/ddr3_s0.v                                                                                                     ;
; ip/dd3/ddr3/ddr3_s0_AC_ROM.hex                                                                                            ;
; ip/dd3/ddr3/ddr3_s0_inst_ROM.hex                                                                                          ;
; ip/dd3/ddr3/ddr3_s0_irq_mapper.sv                                                                                         ;
; ip/dd3/ddr3/ddr3_s0_make_qsys_seq.tcl                                                                                     ;
; ip/dd3/ddr3/ddr3_s0_mm_interconnect_0.v                                                                                   ;
; ip/dd3/ddr3/ddr3_s0_mm_interconnect_0_avalon_st_adapter.v                                                                 ;
; ip/dd3/ddr3/ddr3_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv                                                ;
; ip/dd3/ddr3/ddr3_s0_mm_interconnect_0_cmd_demux.sv                                                                        ;
; ip/dd3/ddr3/ddr3_s0_mm_interconnect_0_cmd_demux_001.sv                                                                    ;
; ip/dd3/ddr3/ddr3_s0_mm_interconnect_0_cmd_mux.sv                                                                          ;
; ip/dd3/ddr3/ddr3_s0_mm_interconnect_0_cmd_mux_001.sv                                                                      ;
; ip/dd3/ddr3/ddr3_s0_mm_interconnect_0_router.sv                                                                           ;
; ip/dd3/ddr3/ddr3_s0_mm_interconnect_0_router_001.sv                                                                       ;
; ip/dd3/ddr3/ddr3_s0_mm_interconnect_0_router_002.sv                                                                       ;
; ip/dd3/ddr3/ddr3_s0_mm_interconnect_0_router_003.sv                                                                       ;
; ip/dd3/ddr3/ddr3_s0_mm_interconnect_0_rsp_demux_001.sv                                                                    ;
; ip/dd3/ddr3/ddr3_s0_mm_interconnect_0_rsp_mux.sv                                                                          ;
; ip/dd3/ddr3/ddr3_s0_mm_interconnect_0_rsp_mux_001.sv                                                                      ;
; ip/dd3/ddr3/ddr3_s0_sequencer_mem.hex                                                                                     ;
; ip/dd3/ddr3/ddr3_s0_software/sequencer.c                                                                                  ;
; ip/dd3/ddr3/ddr3_s0_software/sequencer.h                                                                                  ;
; ip/dd3/ddr3/ddr3_s0_software/sequencer_defines.h                                                                          ;
; ip/dd3/ddr3/sequencer_reg_file.sv                                                                                         ;
; ip/dd3/ddr3/sequencer_scc_acv_phase_decode.v                                                                              ;
; ip/dd3/ddr3/sequencer_scc_acv_wrapper.sv                                                                                  ;
; ip/dd3/ddr3/sequencer_scc_mgr.sv                                                                                          ;
; ip/dd3/ddr3/sequencer_scc_reg_file.v                                                                                      ;
; ip/dd3/ddr3/sequencer_scc_siii_phase_decode.v                                                                             ;
; ip/dd3/ddr3/sequencer_scc_siii_wrapper.sv                                                                                 ;
; ip/dd3/ddr3/sequencer_scc_sv_phase_decode.v                                                                               ;
; ip/dd3/ddr3/sequencer_scc_sv_wrapper.sv                                                                                   ;
; ip/dd3/ddr3_sim/ddr3.vhd                                                                                                  ;
; ip/dd3/ddr3_sim/ddr3/aldec/altera_merlin_burst_uncompressor.sv                                                            ;
; ip/dd3/ddr3_sim/ddr3/aldec/altera_merlin_master_agent.sv                                                                  ;
; ip/dd3/ddr3_sim/ddr3/aldec/altera_merlin_master_translator.sv                                                             ;
; ip/dd3/ddr3_sim/ddr3/aldec/altera_merlin_slave_agent.sv                                                                   ;
; ip/dd3/ddr3_sim/ddr3/aldec/altera_merlin_slave_translator.sv                                                              ;
; ip/dd3/ddr3_sim/ddr3/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv                                                       ;
; ip/dd3/ddr3_sim/ddr3/altera_avalon_st_jtag_interface.sdc                                                                  ;
; ip/dd3/ddr3_sim/ddr3/altera_mem_if_dll_cyclonev.sv                                                                        ;
; ip/dd3/ddr3_sim/ddr3/altera_mem_if_hard_memory_controller_top_cyclonev.sv                                                 ;
; ip/dd3/ddr3_sim/ddr3/altera_mem_if_oct_cyclonev.sv                                                                        ;
; ip/dd3/ddr3_sim/ddr3/altera_mem_if_sequencer_cpu_cv_sim_cpu_inst.v                                                        ;
; ip/dd3/ddr3_sim/ddr3/altera_mem_if_sequencer_cpu_cv_sim_cpu_inst_test_bench.v                                             ;
; ip/dd3/ddr3_sim/ddr3/altera_mem_if_sequencer_mem_no_ifdef_params.sv                                                       ;
; ip/dd3/ddr3_sim/ddr3/altera_mem_if_sequencer_rst.sv                                                                       ;
; ip/dd3/ddr3_sim/ddr3/altera_mem_if_simple_avalon_mm_bridge.sv                                                             ;
; ip/dd3/ddr3_sim/ddr3/ddr3_0002.vhd                                                                                        ;
; ip/dd3/ddr3_sim/ddr3/ddr3_p0.vho                                                                                          ;
; ip/dd3/ddr3_sim/ddr3/ddr3_p0_altdqdqs.vhd                                                                                 ;
; ip/dd3/ddr3_sim/ddr3/ddr3_pll0.vho                                                                                        ;
; ip/dd3/ddr3_sim/ddr3/ddr3_pll0_sim_delay.vhd                                                                              ;
; ip/dd3/ddr3_sim/ddr3/ddr3_s0.vhd                                                                                          ;
; ip/dd3/ddr3_sim/ddr3/ddr3_s0_AC_ROM.hex                                                                                   ;
; ip/dd3/ddr3_sim/ddr3/ddr3_s0_inst_ROM.hex                                                                                 ;
; ip/dd3/ddr3_sim/ddr3/ddr3_s0_irq_mapper.vho                                                                               ;
; ip/dd3/ddr3_sim/ddr3/ddr3_s0_make_qsys_seq.tcl                                                                            ;
; ip/dd3/ddr3_sim/ddr3/ddr3_s0_mm_interconnect_0.vhd                                                                        ;
; ip/dd3/ddr3_sim/ddr3/ddr3_s0_mm_interconnect_0_avalon_st_adapter.vhd                                                      ;
; ip/dd3/ddr3_sim/ddr3/ddr3_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.vho                                      ;
; ip/dd3/ddr3_sim/ddr3/ddr3_s0_mm_interconnect_0_cmd_demux.vho                                                              ;
; ip/dd3/ddr3_sim/ddr3/ddr3_s0_mm_interconnect_0_cmd_demux_001.vho                                                          ;
; ip/dd3/ddr3_sim/ddr3/ddr3_s0_mm_interconnect_0_cmd_mux.vho                                                                ;
; ip/dd3/ddr3_sim/ddr3/ddr3_s0_mm_interconnect_0_cmd_mux_001.vho                                                            ;
; ip/dd3/ddr3_sim/ddr3/ddr3_s0_mm_interconnect_0_cpu_inst_data_master_translator.vhd                                        ;
; ip/dd3/ddr3_sim/ddr3/ddr3_s0_mm_interconnect_0_cpu_inst_instruction_master_translator.vhd                                 ;
; ip/dd3/ddr3_sim/ddr3/ddr3_s0_mm_interconnect_0_hphy_bridge_s0_agent_rsp_fifo.vho                                          ;
; ip/dd3/ddr3_sim/ddr3/ddr3_s0_mm_interconnect_0_hphy_bridge_s0_translator.vhd                                              ;
; ip/dd3/ddr3_sim/ddr3/ddr3_s0_mm_interconnect_0_router.vho                                                                 ;
; ip/dd3/ddr3_sim/ddr3/ddr3_s0_mm_interconnect_0_router_001.vho                                                             ;
; ip/dd3/ddr3_sim/ddr3/ddr3_s0_mm_interconnect_0_router_002.vho                                                             ;
; ip/dd3/ddr3_sim/ddr3/ddr3_s0_mm_interconnect_0_router_003.vho                                                             ;
; ip/dd3/ddr3_sim/ddr3/ddr3_s0_mm_interconnect_0_rsp_demux_001.vho                                                          ;
; ip/dd3/ddr3_sim/ddr3/ddr3_s0_mm_interconnect_0_rsp_mux.vho                                                                ;
; ip/dd3/ddr3_sim/ddr3/ddr3_s0_mm_interconnect_0_rsp_mux_001.vho                                                            ;
; ip/dd3/ddr3_sim/ddr3/ddr3_s0_mm_interconnect_0_sequencer_mem_s1_translator.vhd                                            ;
; ip/dd3/ddr3_sim/ddr3/ddr3_s0_mm_interconnect_0_sequencer_reg_file_inst_avl_translator.vhd                                 ;
; ip/dd3/ddr3_sim/ddr3/ddr3_s0_mm_interconnect_0_sequencer_scc_mgr_inst_avl_translator.vhd                                  ;
; ip/dd3/ddr3_sim/ddr3/ddr3_s0_sequencer_mem.hex                                                                            ;
; ip/dd3/ddr3_sim/ddr3/mentor/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv                                                ;
; ip/dd3/ddr3_sim/ddr3/mentor/altera_mem_if_dll_cyclonev.sv                                                                 ;
; ip/dd3/ddr3_sim/ddr3/mentor/altera_mem_if_hard_memory_controller_top_cyclonev.sv                                          ;
; ip/dd3/ddr3_sim/ddr3/mentor/altera_mem_if_oct_cyclonev.sv                                                                 ;
; ip/dd3/ddr3_sim/ddr3/mentor/altera_mem_if_sequencer_cpu_cv_sim_cpu_inst.v                                                 ;
; ip/dd3/ddr3_sim/ddr3/mentor/altera_mem_if_sequencer_cpu_cv_sim_cpu_inst_test_bench.v                                      ;
; ip/dd3/ddr3_sim/ddr3/mentor/altera_mem_if_sequencer_mem_no_ifdef_params.sv                                                ;
; ip/dd3/ddr3_sim/ddr3/mentor/altera_mem_if_sequencer_rst.sv                                                                ;
; ip/dd3/ddr3_sim/ddr3/mentor/altera_mem_if_simple_avalon_mm_bridge.sv                                                      ;
; ip/dd3/ddr3_sim/ddr3/mentor/altera_merlin_burst_uncompressor.sv                                                           ;
; ip/dd3/ddr3_sim/ddr3/mentor/altera_merlin_master_agent.sv                                                                 ;
; ip/dd3/ddr3_sim/ddr3/mentor/altera_merlin_master_translator.sv                                                            ;
; ip/dd3/ddr3_sim/ddr3/mentor/altera_merlin_slave_agent.sv                                                                  ;
; ip/dd3/ddr3_sim/ddr3/mentor/altera_merlin_slave_translator.sv                                                             ;
; ip/dd3/ddr3_sim/ddr3/mentor/sequencer_reg_file.sv                                                                         ;
; ip/dd3/ddr3_sim/ddr3/mentor/sequencer_scc_acv_phase_decode.v                                                              ;
; ip/dd3/ddr3_sim/ddr3/mentor/sequencer_scc_acv_wrapper.sv                                                                  ;
; ip/dd3/ddr3_sim/ddr3/mentor/sequencer_scc_mgr.sv                                                                          ;
; ip/dd3/ddr3_sim/ddr3/mentor/sequencer_scc_reg_file.v                                                                      ;
; ip/dd3/ddr3_sim/ddr3/mentor/sequencer_scc_siii_phase_decode.v                                                             ;
; ip/dd3/ddr3_sim/ddr3/mentor/sequencer_scc_siii_wrapper.sv                                                                 ;
; ip/dd3/ddr3_sim/ddr3/mentor/sequencer_scc_sv_phase_decode.v                                                               ;
; ip/dd3/ddr3_sim/ddr3/mentor/sequencer_scc_sv_wrapper.sv                                                                   ;
; ip/dd3/ddr3_sim/ddr3/sequencer_reg_file.sv                                                                                ;
; ip/dd3/ddr3_sim/ddr3/sequencer_scc_acv_phase_decode.v                                                                     ;
; ip/dd3/ddr3_sim/ddr3/sequencer_scc_acv_wrapper.sv                                                                         ;
; ip/dd3/ddr3_sim/ddr3/sequencer_scc_mgr.sv                                                                                 ;
; ip/dd3/ddr3_sim/ddr3/sequencer_scc_reg_file.v                                                                             ;
; ip/dd3/ddr3_sim/ddr3/sequencer_scc_siii_phase_decode.v                                                                    ;
; ip/dd3/ddr3_sim/ddr3/sequencer_scc_siii_wrapper.sv                                                                        ;
; ip/dd3/ddr3_sim/ddr3/sequencer_scc_sv_phase_decode.v                                                                      ;
; ip/dd3/ddr3_sim/ddr3/sequencer_scc_sv_wrapper.sv                                                                          ;
; ip/ddo/ddro14.bsf                                                                                                         ;
; ip/ddo/ddro14.cmp                                                                                                         ;
; ip/ddo/ddro14.inc                                                                                                         ;
; ip/ddo/ddro14.ppf                                                                                                         ;
; ip/ddo/ddro14.qip                                                                                                         ;
; ip/ddo/ddro14.vhd                                                                                                         ;
; ip/ddo/ddro14_inst.vhd                                                                                                    ;
; ip/ddo/ddrox1.bsf                                                                                                         ;
; ip/ddo/ddrox1.cmp                                                                                                         ;
; ip/ddo/ddrox1.inc                                                                                                         ;
; ip/ddo/ddrox1.ppf                                                                                                         ;
; ip/ddo/ddrox1.qip                                                                                                         ;
; ip/ddo/ddrox1.vhd                                                                                                         ;
; ip/ddo/ddrox1_inst.vhd                                                                                                    ;
; ip/ddr3_local_x64/ddr3_avlx64.cmp                                                                                         ;
; ip/ddr3_local_x64/ddr3_avlx64.qip                                                                                         ;
; ip/ddr3_local_x64/ddr3_avlx64.sip                                                                                         ;
; ip/ddr3_local_x64/ddr3_avlx64.spd                                                                                         ;
; ip/ddr3_local_x64/ddr3_avlx64.vhd                                                                                         ;
; ip/ddr3_local_x64/ddr3_avlx64/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv                                              ;
; ip/ddr3_local_x64/ddr3_avlx64/altera_avalon_sc_fifo.v                                                                     ;
; ip/ddr3_local_x64/ddr3_avlx64/altera_mem_if_dll_cyclonev.sv                                                               ;
; ip/ddr3_local_x64/ddr3_avlx64/altera_mem_if_hard_memory_controller_top_cyclonev.sv                                        ;
; ip/ddr3_local_x64/ddr3_avlx64/altera_mem_if_oct_cyclonev.sv                                                               ;
; ip/ddr3_local_x64/ddr3_avlx64/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v                                             ;
; ip/ddr3_local_x64/ddr3_avlx64/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v                                  ;
; ip/ddr3_local_x64/ddr3_avlx64/altera_mem_if_sequencer_mem_no_ifdef_params.sv                                              ;
; ip/ddr3_local_x64/ddr3_avlx64/altera_mem_if_sequencer_rst.sv                                                              ;
; ip/ddr3_local_x64/ddr3_avlx64/altera_mem_if_simple_avalon_mm_bridge.sv                                                    ;
; ip/ddr3_local_x64/ddr3_avlx64/altera_merlin_arbitrator.sv                                                                 ;
; ip/ddr3_local_x64/ddr3_avlx64/altera_merlin_burst_uncompressor.sv                                                         ;
; ip/ddr3_local_x64/ddr3_avlx64/altera_merlin_master_agent.sv                                                               ;
; ip/ddr3_local_x64/ddr3_avlx64/altera_merlin_master_translator.sv                                                          ;
; ip/ddr3_local_x64/ddr3_avlx64/altera_merlin_slave_agent.sv                                                                ;
; ip/ddr3_local_x64/ddr3_avlx64/altera_merlin_slave_translator.sv                                                           ;
; ip/ddr3_local_x64/ddr3_avlx64/ddr3_avlx64_0002.v                                                                          ;
; ip/ddr3_local_x64/ddr3_avlx64/ddr3_avlx64_p0.ppf                                                                          ;
; ip/ddr3_local_x64/ddr3_avlx64/ddr3_avlx64_p0.sdc                                                                          ;
; ip/ddr3_local_x64/ddr3_avlx64/ddr3_avlx64_p0.sv                                                                           ;
; ip/ddr3_local_x64/ddr3_avlx64/ddr3_avlx64_p0_acv_hard_addr_cmd_pads.v                                                     ;
; ip/ddr3_local_x64/ddr3_avlx64/ddr3_avlx64_p0_acv_hard_io_pads.v                                                           ;
; ip/ddr3_local_x64/ddr3_avlx64/ddr3_avlx64_p0_acv_hard_memphy.v                                                            ;
; ip/ddr3_local_x64/ddr3_avlx64/ddr3_avlx64_p0_acv_ldc.v                                                                    ;
; ip/ddr3_local_x64/ddr3_avlx64/ddr3_avlx64_p0_altdqdqs.v                                                                   ;
; ip/ddr3_local_x64/ddr3_avlx64/ddr3_avlx64_p0_clock_pair_generator.v                                                       ;
; ip/ddr3_local_x64/ddr3_avlx64/ddr3_avlx64_p0_generic_ddio.v                                                               ;
; ip/ddr3_local_x64/ddr3_avlx64/ddr3_avlx64_p0_iss_probe.v                                                                  ;
; ip/ddr3_local_x64/ddr3_avlx64/ddr3_avlx64_p0_parameters.tcl                                                               ;
; ip/ddr3_local_x64/ddr3_avlx64/ddr3_avlx64_p0_phy_csr.sv                                                                   ;
; ip/ddr3_local_x64/ddr3_avlx64/ddr3_avlx64_p0_pin_assignments.tcl                                                          ;
; ip/ddr3_local_x64/ddr3_avlx64/ddr3_avlx64_p0_pin_map.tcl                                                                  ;
; ip/ddr3_local_x64/ddr3_avlx64/ddr3_avlx64_p0_report_timing.tcl                                                            ;
; ip/ddr3_local_x64/ddr3_avlx64/ddr3_avlx64_p0_report_timing_core.tcl                                                       ;
; ip/ddr3_local_x64/ddr3_avlx64/ddr3_avlx64_p0_reset.v                                                                      ;
; ip/ddr3_local_x64/ddr3_avlx64/ddr3_avlx64_p0_reset_sync.v                                                                 ;
; ip/ddr3_local_x64/ddr3_avlx64/ddr3_avlx64_p0_timing.tcl                                                                   ;
; ip/ddr3_local_x64/ddr3_avlx64/ddr3_avlx64_pll0.sv                                                                         ;
; ip/ddr3_local_x64/ddr3_avlx64/ddr3_avlx64_s0.v                                                                            ;
; ip/ddr3_local_x64/ddr3_avlx64/ddr3_avlx64_s0_AC_ROM.hex                                                                   ;
; ip/ddr3_local_x64/ddr3_avlx64/ddr3_avlx64_s0_inst_ROM.hex                                                                 ;
; ip/ddr3_local_x64/ddr3_avlx64/ddr3_avlx64_s0_irq_mapper.sv                                                                ;
; ip/ddr3_local_x64/ddr3_avlx64/ddr3_avlx64_s0_make_qsys_seq.tcl                                                            ;
; ip/ddr3_local_x64/ddr3_avlx64/ddr3_avlx64_s0_mm_interconnect_0.v                                                          ;
; ip/ddr3_local_x64/ddr3_avlx64/ddr3_avlx64_s0_mm_interconnect_0_avalon_st_adapter.v                                        ;
; ip/ddr3_local_x64/ddr3_avlx64/ddr3_avlx64_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv                       ;
; ip/ddr3_local_x64/ddr3_avlx64/ddr3_avlx64_s0_mm_interconnect_0_cmd_demux.sv                                               ;
; ip/ddr3_local_x64/ddr3_avlx64/ddr3_avlx64_s0_mm_interconnect_0_cmd_demux_001.sv                                           ;
; ip/ddr3_local_x64/ddr3_avlx64/ddr3_avlx64_s0_mm_interconnect_0_cmd_mux.sv                                                 ;
; ip/ddr3_local_x64/ddr3_avlx64/ddr3_avlx64_s0_mm_interconnect_0_cmd_mux_001.sv                                             ;
; ip/ddr3_local_x64/ddr3_avlx64/ddr3_avlx64_s0_mm_interconnect_0_router.sv                                                  ;
; ip/ddr3_local_x64/ddr3_avlx64/ddr3_avlx64_s0_mm_interconnect_0_router_001.sv                                              ;
; ip/ddr3_local_x64/ddr3_avlx64/ddr3_avlx64_s0_mm_interconnect_0_router_002.sv                                              ;
; ip/ddr3_local_x64/ddr3_avlx64/ddr3_avlx64_s0_mm_interconnect_0_router_003.sv                                              ;
; ip/ddr3_local_x64/ddr3_avlx64/ddr3_avlx64_s0_mm_interconnect_0_rsp_demux_001.sv                                           ;
; ip/ddr3_local_x64/ddr3_avlx64/ddr3_avlx64_s0_mm_interconnect_0_rsp_mux.sv                                                 ;
; ip/ddr3_local_x64/ddr3_avlx64/ddr3_avlx64_s0_mm_interconnect_0_rsp_mux_001.sv                                             ;
; ip/ddr3_local_x64/ddr3_avlx64/ddr3_avlx64_s0_sequencer_mem.hex                                                            ;
; ip/ddr3_local_x64/ddr3_avlx64/ddr3_avlx64_s0_software/sequencer.c                                                         ;
; ip/ddr3_local_x64/ddr3_avlx64/ddr3_avlx64_s0_software/sequencer.h                                                         ;
; ip/ddr3_local_x64/ddr3_avlx64/ddr3_avlx64_s0_software/sequencer_defines.h                                                 ;
; ip/ddr3_local_x64/ddr3_avlx64/sequencer_reg_file.sv                                                                       ;
; ip/ddr3_local_x64/ddr3_avlx64/sequencer_scc_acv_phase_decode.v                                                            ;
; ip/ddr3_local_x64/ddr3_avlx64/sequencer_scc_acv_wrapper.sv                                                                ;
; ip/ddr3_local_x64/ddr3_avlx64/sequencer_scc_mgr.sv                                                                        ;
; ip/ddr3_local_x64/ddr3_avlx64/sequencer_scc_reg_file.v                                                                    ;
; ip/ddr3_local_x64/ddr3_avlx64/sequencer_scc_siii_phase_decode.v                                                           ;
; ip/ddr3_local_x64/ddr3_avlx64/sequencer_scc_siii_wrapper.sv                                                               ;
; ip/ddr3_local_x64/ddr3_avlx64/sequencer_scc_sv_phase_decode.v                                                             ;
; ip/ddr3_local_x64/ddr3_avlx64/sequencer_scc_sv_wrapper.sv                                                                 ;
; ip/ddr3_local_x64/ddr3_avlx64_sim/ddr3_avlx64.vhd                                                                         ;
; ip/ddr3_local_x64/ddr3_avlx64_sim/ddr3_avlx64/aldec/altera_merlin_burst_uncompressor.sv                                   ;
; ip/ddr3_local_x64/ddr3_avlx64_sim/ddr3_avlx64/aldec/altera_merlin_master_agent.sv                                         ;
; ip/ddr3_local_x64/ddr3_avlx64_sim/ddr3_avlx64/aldec/altera_merlin_master_translator.sv                                    ;
; ip/ddr3_local_x64/ddr3_avlx64_sim/ddr3_avlx64/aldec/altera_merlin_slave_agent.sv                                          ;
; ip/ddr3_local_x64/ddr3_avlx64_sim/ddr3_avlx64/aldec/altera_merlin_slave_translator.sv                                     ;
; ip/ddr3_local_x64/ddr3_avlx64_sim/ddr3_avlx64/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv                              ;
; ip/ddr3_local_x64/ddr3_avlx64_sim/ddr3_avlx64/altera_mem_if_dll_cyclonev.sv                                               ;
; ip/ddr3_local_x64/ddr3_avlx64_sim/ddr3_avlx64/altera_mem_if_hard_memory_controller_top_cyclonev.sv                        ;
; ip/ddr3_local_x64/ddr3_avlx64_sim/ddr3_avlx64/altera_mem_if_oct_cyclonev.sv                                               ;
; ip/ddr3_local_x64/ddr3_avlx64_sim/ddr3_avlx64/altera_mem_if_sequencer_cpu_cv_sim_cpu_inst.v                               ;
; ip/ddr3_local_x64/ddr3_avlx64_sim/ddr3_avlx64/altera_mem_if_sequencer_cpu_cv_sim_cpu_inst_test_bench.v                    ;
; ip/ddr3_local_x64/ddr3_avlx64_sim/ddr3_avlx64/altera_mem_if_sequencer_mem_no_ifdef_params.sv                              ;
; ip/ddr3_local_x64/ddr3_avlx64_sim/ddr3_avlx64/altera_mem_if_sequencer_rst.sv                                              ;
; ip/ddr3_local_x64/ddr3_avlx64_sim/ddr3_avlx64/altera_mem_if_simple_avalon_mm_bridge.sv                                    ;
; ip/ddr3_local_x64/ddr3_avlx64_sim/ddr3_avlx64/ddr3_avlx64_0002.vhd                                                        ;
; ip/ddr3_local_x64/ddr3_avlx64_sim/ddr3_avlx64/ddr3_avlx64_p0.vho                                                          ;
; ip/ddr3_local_x64/ddr3_avlx64_sim/ddr3_avlx64/ddr3_avlx64_p0_altdqdqs.vhd                                                 ;
; ip/ddr3_local_x64/ddr3_avlx64_sim/ddr3_avlx64/ddr3_avlx64_pll0.vho                                                        ;
; ip/ddr3_local_x64/ddr3_avlx64_sim/ddr3_avlx64/ddr3_avlx64_pll0_sim_delay.vhd                                              ;
; ip/ddr3_local_x64/ddr3_avlx64_sim/ddr3_avlx64/ddr3_avlx64_s0.vhd                                                          ;
; ip/ddr3_local_x64/ddr3_avlx64_sim/ddr3_avlx64/ddr3_avlx64_s0_AC_ROM.hex                                                   ;
; ip/ddr3_local_x64/ddr3_avlx64_sim/ddr3_avlx64/ddr3_avlx64_s0_inst_ROM.hex                                                 ;
; ip/ddr3_local_x64/ddr3_avlx64_sim/ddr3_avlx64/ddr3_avlx64_s0_irq_mapper.vho                                               ;
; ip/ddr3_local_x64/ddr3_avlx64_sim/ddr3_avlx64/ddr3_avlx64_s0_make_qsys_seq.tcl                                            ;
; ip/ddr3_local_x64/ddr3_avlx64_sim/ddr3_avlx64/ddr3_avlx64_s0_mm_interconnect_0.vhd                                        ;
; ip/ddr3_local_x64/ddr3_avlx64_sim/ddr3_avlx64/ddr3_avlx64_s0_mm_interconnect_0_avalon_st_adapter.vhd                      ;
; ip/ddr3_local_x64/ddr3_avlx64_sim/ddr3_avlx64/ddr3_avlx64_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.vho      ;
; ip/ddr3_local_x64/ddr3_avlx64_sim/ddr3_avlx64/ddr3_avlx64_s0_mm_interconnect_0_cmd_demux.vho                              ;
; ip/ddr3_local_x64/ddr3_avlx64_sim/ddr3_avlx64/ddr3_avlx64_s0_mm_interconnect_0_cmd_demux_001.vho                          ;
; ip/ddr3_local_x64/ddr3_avlx64_sim/ddr3_avlx64/ddr3_avlx64_s0_mm_interconnect_0_cmd_mux.vho                                ;
; ip/ddr3_local_x64/ddr3_avlx64_sim/ddr3_avlx64/ddr3_avlx64_s0_mm_interconnect_0_cmd_mux_001.vho                            ;
; ip/ddr3_local_x64/ddr3_avlx64_sim/ddr3_avlx64/ddr3_avlx64_s0_mm_interconnect_0_cpu_inst_data_master_translator.vhd        ;
; ip/ddr3_local_x64/ddr3_avlx64_sim/ddr3_avlx64/ddr3_avlx64_s0_mm_interconnect_0_cpu_inst_instruction_master_translator.vhd ;
; ip/ddr3_local_x64/ddr3_avlx64_sim/ddr3_avlx64/ddr3_avlx64_s0_mm_interconnect_0_hphy_bridge_s0_agent_rsp_fifo.vho          ;
; ip/ddr3_local_x64/ddr3_avlx64_sim/ddr3_avlx64/ddr3_avlx64_s0_mm_interconnect_0_hphy_bridge_s0_translator.vhd              ;
; ip/ddr3_local_x64/ddr3_avlx64_sim/ddr3_avlx64/ddr3_avlx64_s0_mm_interconnect_0_router.vho                                 ;
; ip/ddr3_local_x64/ddr3_avlx64_sim/ddr3_avlx64/ddr3_avlx64_s0_mm_interconnect_0_router_001.vho                             ;
; ip/ddr3_local_x64/ddr3_avlx64_sim/ddr3_avlx64/ddr3_avlx64_s0_mm_interconnect_0_router_002.vho                             ;
; ip/ddr3_local_x64/ddr3_avlx64_sim/ddr3_avlx64/ddr3_avlx64_s0_mm_interconnect_0_router_003.vho                             ;
; ip/ddr3_local_x64/ddr3_avlx64_sim/ddr3_avlx64/ddr3_avlx64_s0_mm_interconnect_0_rsp_demux_001.vho                          ;
; ip/ddr3_local_x64/ddr3_avlx64_sim/ddr3_avlx64/ddr3_avlx64_s0_mm_interconnect_0_rsp_mux.vho                                ;
; ip/ddr3_local_x64/ddr3_avlx64_sim/ddr3_avlx64/ddr3_avlx64_s0_mm_interconnect_0_rsp_mux_001.vho                            ;
; ip/ddr3_local_x64/ddr3_avlx64_sim/ddr3_avlx64/ddr3_avlx64_s0_mm_interconnect_0_sequencer_mem_s1_translator.vhd            ;
; ip/ddr3_local_x64/ddr3_avlx64_sim/ddr3_avlx64/ddr3_avlx64_s0_mm_interconnect_0_sequencer_reg_file_inst_avl_translator.vhd ;
; ip/ddr3_local_x64/ddr3_avlx64_sim/ddr3_avlx64/ddr3_avlx64_s0_mm_interconnect_0_sequencer_scc_mgr_inst_avl_translator.vhd  ;
; ip/ddr3_local_x64/ddr3_avlx64_sim/ddr3_avlx64/ddr3_avlx64_s0_sequencer_mem.hex                                            ;
; ip/ddr3_local_x64/ddr3_avlx64_sim/ddr3_avlx64/mentor/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv                       ;
; ip/ddr3_local_x64/ddr3_avlx64_sim/ddr3_avlx64/mentor/altera_mem_if_dll_cyclonev.sv                                        ;
; ip/ddr3_local_x64/ddr3_avlx64_sim/ddr3_avlx64/mentor/altera_mem_if_hard_memory_controller_top_cyclonev.sv                 ;
; ip/ddr3_local_x64/ddr3_avlx64_sim/ddr3_avlx64/mentor/altera_mem_if_oct_cyclonev.sv                                        ;
; ip/ddr3_local_x64/ddr3_avlx64_sim/ddr3_avlx64/mentor/altera_mem_if_sequencer_cpu_cv_sim_cpu_inst.v                        ;
; ip/ddr3_local_x64/ddr3_avlx64_sim/ddr3_avlx64/mentor/altera_mem_if_sequencer_cpu_cv_sim_cpu_inst_test_bench.v             ;
; ip/ddr3_local_x64/ddr3_avlx64_sim/ddr3_avlx64/mentor/altera_mem_if_sequencer_mem_no_ifdef_params.sv                       ;
; ip/ddr3_local_x64/ddr3_avlx64_sim/ddr3_avlx64/mentor/altera_mem_if_sequencer_rst.sv                                       ;
; ip/ddr3_local_x64/ddr3_avlx64_sim/ddr3_avlx64/mentor/altera_mem_if_simple_avalon_mm_bridge.sv                             ;
; ip/ddr3_local_x64/ddr3_avlx64_sim/ddr3_avlx64/mentor/altera_merlin_burst_uncompressor.sv                                  ;
; ip/ddr3_local_x64/ddr3_avlx64_sim/ddr3_avlx64/mentor/altera_merlin_master_agent.sv                                        ;
; ip/ddr3_local_x64/ddr3_avlx64_sim/ddr3_avlx64/mentor/altera_merlin_master_translator.sv                                   ;
; ip/ddr3_local_x64/ddr3_avlx64_sim/ddr3_avlx64/mentor/altera_merlin_slave_agent.sv                                         ;
; ip/ddr3_local_x64/ddr3_avlx64_sim/ddr3_avlx64/mentor/altera_merlin_slave_translator.sv                                    ;
; ip/ddr3_local_x64/ddr3_avlx64_sim/ddr3_avlx64/mentor/sequencer_reg_file.sv                                                ;
; ip/ddr3_local_x64/ddr3_avlx64_sim/ddr3_avlx64/mentor/sequencer_scc_acv_phase_decode.v                                     ;
; ip/ddr3_local_x64/ddr3_avlx64_sim/ddr3_avlx64/mentor/sequencer_scc_acv_wrapper.sv                                         ;
; ip/ddr3_local_x64/ddr3_avlx64_sim/ddr3_avlx64/mentor/sequencer_scc_mgr.sv                                                 ;
; ip/ddr3_local_x64/ddr3_avlx64_sim/ddr3_avlx64/mentor/sequencer_scc_reg_file.v                                             ;
; ip/ddr3_local_x64/ddr3_avlx64_sim/ddr3_avlx64/mentor/sequencer_scc_siii_phase_decode.v                                    ;
; ip/ddr3_local_x64/ddr3_avlx64_sim/ddr3_avlx64/mentor/sequencer_scc_siii_wrapper.sv                                        ;
; ip/ddr3_local_x64/ddr3_avlx64_sim/ddr3_avlx64/mentor/sequencer_scc_sv_phase_decode.v                                      ;
; ip/ddr3_local_x64/ddr3_avlx64_sim/ddr3_avlx64/mentor/sequencer_scc_sv_wrapper.sv                                          ;
; ip/ddr3_local_x64/ddr3_avlx64_sim/ddr3_avlx64/sequencer_reg_file.sv                                                       ;
; ip/ddr3_local_x64/ddr3_avlx64_sim/ddr3_avlx64/sequencer_scc_acv_phase_decode.v                                            ;
; ip/ddr3_local_x64/ddr3_avlx64_sim/ddr3_avlx64/sequencer_scc_acv_wrapper.sv                                                ;
; ip/ddr3_local_x64/ddr3_avlx64_sim/ddr3_avlx64/sequencer_scc_mgr.sv                                                        ;
; ip/ddr3_local_x64/ddr3_avlx64_sim/ddr3_avlx64/sequencer_scc_reg_file.v                                                    ;
; ip/ddr3_local_x64/ddr3_avlx64_sim/ddr3_avlx64/sequencer_scc_siii_phase_decode.v                                           ;
; ip/ddr3_local_x64/ddr3_avlx64_sim/ddr3_avlx64/sequencer_scc_siii_wrapper.sv                                               ;
; ip/ddr3_local_x64/ddr3_avlx64_sim/ddr3_avlx64/sequencer_scc_sv_phase_decode.v                                             ;
; ip/ddr3_local_x64/ddr3_avlx64_sim/ddr3_avlx64/sequencer_scc_sv_wrapper.sv                                                 ;
; ip/ddrbuff_infifo/ddrbuff_infifo.bsf                                                                                      ;
; ip/ddrbuff_infifo/ddrbuff_infifo.cmp                                                                                      ;
; ip/ddrbuff_infifo/ddrbuff_infifo.qip                                                                                      ;
; ip/ddrbuff_infifo/ddrbuff_infifo.vhd                                                                                      ;
; ip/ddrbuff_outfifo/ddrbuff_outfifo.bsf                                                                                    ;
; ip/ddrbuff_outfifo/ddrbuff_outfifo.cmp                                                                                    ;
; ip/ddrbuff_outfifo/ddrbuff_outfifo.qip                                                                                    ;
; ip/ddrbuff_outfifo/ddrbuff_outfifo.vhd                                                                                    ;
; ip/ddri/ddri.bsf                                                                                                          ;
; ip/ddri/ddri.cmp                                                                                                          ;
; ip/ddri/ddri.inc                                                                                                          ;
; ip/ddri/ddri.ppf                                                                                                          ;
; ip/ddri/ddri.qip                                                                                                          ;
; ip/ddri/ddri.vhd                                                                                                          ;
; ip/ddro/ddro.bsf                                                                                                          ;
; ip/ddro/ddro.cmp                                                                                                          ;
; ip/ddro/ddro.inc                                                                                                          ;
; ip/ddro/ddro.ppf                                                                                                          ;
; ip/ddro/ddro.qip                                                                                                          ;
; ip/ddro/ddro.vhd                                                                                                          ;
; ip/fifo16_to_32/fifo16_to_32.bsf                                                                                          ;
; ip/fifo16_to_32/fifo16_to_32.cmp                                                                                          ;
; ip/fifo16_to_32/fifo16_to_32.qip                                                                                          ;
; ip/fifo16_to_32/fifo16_to_32.vhd                                                                                          ;
; ip/fifo32_to_16/fifo32_to_16.bsf                                                                                          ;
; ip/fifo32_to_16/fifo32_to_16.cmp                                                                                          ;
; ip/fifo32_to_16/fifo32_to_16.qip                                                                                          ;
; ip/fifo32_to_16/fifo32_to_16.vhd                                                                                          ;
; ip/fpga_infifo/fpga_infifo.bsf                                                                                            ;
; ip/fpga_infifo/fpga_infifo.cmp                                                                                            ;
; ip/fpga_infifo/fpga_infifo.qip                                                                                            ;
; ip/fpga_infifo/fpga_infifo.vhd                                                                                            ;
; ip/fpga_outfifo/fpga_outfifo.bsf                                                                                          ;
; ip/fpga_outfifo/fpga_outfifo.cmp                                                                                          ;
; ip/fpga_outfifo/fpga_outfifo.qip                                                                                          ;
; ip/fpga_outfifo/fpga_outfifo.vhd                                                                                          ;
; ip/fpga_pll/fpga_pll.cmp                                                                                                  ;
; ip/fpga_pll/fpga_pll.qip                                                                                                  ;
; ip/fpga_pll/fpga_pll.sip                                                                                                  ;
; ip/fpga_pll/fpga_pll.spd                                                                                                  ;
; ip/fpga_pll/fpga_pll.vhd                                                                                                  ;
; ip/fpga_pll/fpga_pll/fpga_pll_0002.qip                                                                                    ;
; ip/fpga_pll/fpga_pll/fpga_pll_0002.v                                                                                      ;
; ip/fpga_pll/fpga_pll_sim/fpga_pll.vho                                                                                     ;
; ip/gclk_ctrl/gclk_ctrl.qsys                                                                                               ;
; ip/gclk_ctrl/gclk_ctrl.sopcinfo                                                                                           ;
; ip/gclk_ctrl/gclk_ctrl/gclk_ctrl.cmp                                                                                      ;
; ip/gclk_ctrl/gclk_ctrl/synthesis/gclk_ctrl.debuginfo                                                                      ;
; ip/gclk_ctrl/gclk_ctrl/synthesis/gclk_ctrl.qip                                                                            ;
; ip/gclk_ctrl/gclk_ctrl/synthesis/gclk_ctrl.v                                                                              ;
; ip/gclk_ctrl/gclk_ctrl/synthesis/submodules/gclk_ctrl_altclkctrl_0.v                                                      ;
; ip/io_buff/input_buffer.bsf                                                                                               ;
; ip/io_buff/input_buffer.cmp                                                                                               ;
; ip/io_buff/input_buffer.qip                                                                                               ;
; ip/io_buff/input_buffer.vhd                                                                                               ;
; ip/lb_fifo/lb_fifo.bsf                                                                                                    ;
; ip/lb_fifo/lb_fifo.cmp                                                                                                    ;
; ip/lb_fifo/lb_fifo.qip                                                                                                    ;
; ip/lb_fifo/lb_fifo.vhd                                                                                                    ;
; ip/lms_dlb_fifo/lms_dlb_fifo.bsf                                                                                          ;
; ip/lms_dlb_fifo/lms_dlb_fifo.cmp                                                                                          ;
; ip/lms_dlb_fifo/lms_dlb_fifo.qip                                                                                          ;
; ip/lms_dlb_fifo/lms_dlb_fifo.vhd                                                                                          ;
; ip/lpm_const/lmp_const40265318.bsf                                                                                        ;
; ip/lpm_const/lmp_const40265318.cmp                                                                                        ;
; ip/lpm_const/lmp_const40265318.qip                                                                                        ;
; ip/lpm_const/lmp_const40265318.vhd                                                                                        ;
; ip/lpm_const/lpm_const.bsf                                                                                                ;
; ip/lpm_const/lpm_const.cmp                                                                                                ;
; ip/lpm_const/lpm_const.qip                                                                                                ;
; ip/lpm_const/lpm_const.vhd                                                                                                ;
; ip/lpm_mux/lpm_mux14.bsf                                                                                                  ;
; ip/lpm_mux/lpm_mux14.cmp                                                                                                  ;
; ip/lpm_mux/lpm_mux14.qip                                                                                                  ;
; ip/lpm_mux/lpm_mux14.vhd                                                                                                  ;
; ip/lpm_mux/lpm_mux18.bsf                                                                                                  ;
; ip/lpm_mux/lpm_mux18.cmp                                                                                                  ;
; ip/lpm_mux/lpm_mux18.qip                                                                                                  ;
; ip/lpm_mux/lpm_mux18.vhd                                                                                                  ;
; ip/lpm_mux1/lpm_mux1.bsf                                                                                                  ;
; ip/lpm_mux1/lpm_mux1.cmp                                                                                                  ;
; ip/lpm_mux1/lpm_mux1.qip                                                                                                  ;
; ip/lpm_mux1/lpm_mux1.vhd                                                                                                  ;
; ip/rx_fifo/rx_fifo.bsf                                                                                                    ;
; ip/rx_fifo/rx_fifo.cmp                                                                                                    ;
; ip/rx_fifo/rx_fifo.qip                                                                                                    ;
; ip/rx_fifo/rx_fifo.vhd                                                                                                    ;
; ip/rx_pll/rx_pll.cmp                                                                                                      ;
; ip/rx_pll/rx_pll.qip                                                                                                      ;
; ip/rx_pll/rx_pll.sip                                                                                                      ;
; ip/rx_pll/rx_pll.spd                                                                                                      ;
; ip/rx_pll/rx_pll.vhd                                                                                                      ;
; ip/rx_pll/rx_pll/rx_pll_0002.qip                                                                                          ;
; ip/rx_pll/rx_pll/rx_pll_0002.v                                                                                            ;
; ip/rx_pll/rx_pll_sim/rx_pll.vho                                                                                           ;
; ip/trxfifo/trxfifo.bsf                                                                                                    ;
; ip/trxfifo/trxfifo.cmp                                                                                                    ;
; ip/trxfifo/trxfifo.qip                                                                                                    ;
; ip/trxfifo/trxfifo.vhd                                                                                                    ;
; ip/tx_pll/tx_pll.cmp                                                                                                      ;
; ip/tx_pll/tx_pll.qip                                                                                                      ;
; ip/tx_pll/tx_pll.sip                                                                                                      ;
; ip/tx_pll/tx_pll.spd                                                                                                      ;
; ip/tx_pll/tx_pll.vhd                                                                                                      ;
; ip/tx_pll/tx_pll/tx_pll_0002.qip                                                                                          ;
; ip/tx_pll/tx_pll/tx_pll_0002.v                                                                                            ;
; ip/tx_pll/tx_pll_sim/tx_pll.vho                                                                                           ;
; lms7_ADPD.qpf                                                                                                             ;
; lms7_ADPD.qsf                                                                                                             ;
; lms7_ADPD_assignment_defaults.qdf                                                                                         ;
; lms7_ADPD_timing.sdc                                                                                                      ;
; lms7_ADPD_top.bdf                                                                                                         ;
; nios_cpu.qsys                                                                                                             ;
; nios_cpu.sopcinfo                                                                                                         ;
; nios_cpu/nios_cpu.cmp                                                                                                     ;
; nios_cpu/synthesis/nios_cpu.debuginfo                                                                                     ;
; nios_cpu/synthesis/nios_cpu.qip                                                                                           ;
; nios_cpu/synthesis/nios_cpu.regmap                                                                                        ;
; nios_cpu/synthesis/nios_cpu.vhd                                                                                           ;
; nios_cpu/synthesis/submodules/altera_avalon_sc_fifo.v                                                                     ;
; nios_cpu/synthesis/submodules/altera_merlin_arbitrator.sv                                                                 ;
; nios_cpu/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                                         ;
; nios_cpu/synthesis/submodules/altera_merlin_master_agent.sv                                                               ;
; nios_cpu/synthesis/submodules/altera_merlin_master_translator.sv                                                          ;
; nios_cpu/synthesis/submodules/altera_merlin_slave_agent.sv                                                                ;
; nios_cpu/synthesis/submodules/altera_merlin_slave_translator.sv                                                           ;
; nios_cpu/synthesis/submodules/altera_pll_reconfig_core.v                                                                  ;
; nios_cpu/synthesis/submodules/altera_pll_reconfig_top.v                                                                   ;
; nios_cpu/synthesis/submodules/altera_reset_controller.sdc                                                                 ;
; nios_cpu/synthesis/submodules/altera_reset_controller.v                                                                   ;
; nios_cpu/synthesis/submodules/altera_reset_synchronizer.v                                                                 ;
; nios_cpu/synthesis/submodules/nios_cpu_PLLCFG_Command.v                                                                   ;
; nios_cpu/synthesis/submodules/nios_cpu_PLLCFG_SPI.v                                                                       ;
; nios_cpu/synthesis/submodules/nios_cpu_PLLCFG_Status.v                                                                    ;
; nios_cpu/synthesis/submodules/nios_cpu_PLL_RST.v                                                                          ;
; nios_cpu/synthesis/submodules/nios_cpu_fpga_spi0.v                                                                        ;
; nios_cpu/synthesis/submodules/nios_cpu_gpi_0.v                                                                            ;
; nios_cpu/synthesis/submodules/nios_cpu_gpio_0.v                                                                           ;
; nios_cpu/synthesis/submodules/nios_cpu_irq_mapper.sv                                                                      ;
; nios_cpu/synthesis/submodules/nios_cpu_jtag_uart_0.v                                                                      ;
; nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v                                                                ;
; nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_avalon_st_adapter.v                                              ;
; nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv                             ;
; nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_cmd_demux.sv                                                     ;
; nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_cmd_demux_001.sv                                                 ;
; nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_cmd_mux.sv                                                       ;
; nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_cmd_mux_002.sv                                                   ;
; nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router.sv                                                        ;
; nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_001.sv                                                    ;
; nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_002.sv                                                    ;
; nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_004.sv                                                    ;
; nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_rsp_demux.sv                                                     ;
; nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_rsp_mux.sv                                                       ;
; nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_rsp_mux_001.sv                                                   ;
; nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v                                                                        ;
; nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu_cpu.sdc                                                                  ;
; nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu_cpu.v                                                                    ;
; nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu_cpu_debug_slave_sysclk.v                                                 ;
; nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu_cpu_debug_slave_tck.v                                                    ;
; nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu_cpu_debug_slave_wrapper.v                                                ;
; nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu_cpu_ociram_default_contents.mif                                          ;
; nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu_cpu_rf_ram_a.mif                                                         ;
; nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu_cpu_rf_ram_b.mif                                                         ;
; nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu_cpu_test_bench.v                                                         ;
; nios_cpu/synthesis/submodules/nios_cpu_oc_mem.hex                                                                         ;
; nios_cpu/synthesis/submodules/nios_cpu_oc_mem.v                                                                           ;
; nios_cpu/synthesis/submodules/nios_cpu_sysid_qsys_0.v                                                                     ;
; output_files/to_jic_rbf.cof                                                                                               ;
; signal_tap/adc_test.stp                                                                                                   ;
; signal_tap/dac_test.stp                                                                                                   ;
; signal_tap/debug.stp                                                                                                      ;
; signal_tap/fill_rxfifo_test.stp                                                                                           ;
; signal_tap/fx3_load.stp                                                                                                   ;
; signal_tap/fx3_test.stp                                                                                                   ;
; signal_tap/spi_teest.stp                                                                                                  ;
; signal_tap/wfm_load_test.stp                                                                                              ;
; signal_tap/wfm_to_adc.stp                                                                                                 ;
; signal_tap/wfm_to_ram.stp                                                                                                 ;
; signal_tap/wfm_to_ram_test.stp                                                                                            ;
; software/nios4usb_app/mem_init/meminit.qip                                                                                ;
; software/nios4usb_app/mem_init/nios_cpu_oc_mem.hex                                                                        ;
; src/adc/ADS4246.vhd                                                                                                       ;
; src/adc/ADS4246_ch.vhd                                                                                                    ;
; src/adc/ADS4246_check.vhd                                                                                                 ;
; src/adpd/Multiplier2.vhd                                                                                                  ;
; src/adpd/QADPD.vhd                                                                                                        ;
; src/adpd/adder.vhd                                                                                                        ;
; src/adpd/buffer_rd_seq.vhd                                                                                                ;
; src/adpd/predistorter.vhd                                                                                                 ;
; src/correctors/dccorr.vhd                                                                                                 ;
; src/correctors/dccorra.vhd                                                                                                ;
; src/correctors/gcorr.vhd                                                                                                  ;
; src/correctors/iqcorr.vhd                                                                                                 ;
; src/ddr2_controllers/ram_control.vhd                                                                                      ;
; src/ddr2_controllers/ramfifo_ctrl.vhd                                                                                     ;
; src/dyn_ps/pll_ps_cntrl.vhd                                                                                               ;
; src/fx3/slaveFIFO2b_stream.vhd                                                                                            ;
; src/general/alive.vhd                                                                                                     ;
; src/general/debounce.vhd                                                                                                  ;
; src/general/rstn_pulse.vhd                                                                                                ;
; src/general/sign_to_uns_std.vhd                                                                                           ;
; src/general/sin_cos_nco.vhd                                                                                               ;
; src/hb/add26.vhd                                                                                                          ;
; src/hb/clkdiv.vhd                                                                                                         ;
; src/hb/csec.vhd                                                                                                           ;
; src/hb/hb1.vhd                                                                                                            ;
; src/hb/hb1d.vhd                                                                                                           ;
; src/hb/hb1e.vhd                                                                                                           ;
; src/hb/hb1o.vhd                                                                                                           ;
; src/invsinc/bcla2.vhd                                                                                                     ;
; src/invsinc/bcla8.vhd                                                                                                     ;
; src/invsinc/csdm26x4.vhd                                                                                                  ;
; src/invsinc/invsinc26.vhd                                                                                                 ;
; src/invsinc/iqmux14_x2.vhd                                                                                                ;
; src/invsinc/iqmux18_x2.vhd                                                                                                ;
; src/invsinc/ta26.vhd                                                                                                      ;
; src/invsinc/tt.vhd                                                                                                        ;
; src/lms_nco/bcla4.vhd                                                                                                     ;
; src/lms_nco/bcla5.vhd                                                                                                     ;
; src/lms_nco/components.vhd                                                                                                ;
; src/lms_nco/csa10.vhd                                                                                                     ;
; src/lms_nco/csava10x6.vhd                                                                                                 ;
; src/lms_nco/csava11x6.vhd                                                                                                 ;
; src/lms_nco/csava12x6.vhd                                                                                                 ;
; src/lms_nco/csava12x8.vhd                                                                                                 ;
; src/lms_nco/csava13x6.vhd                                                                                                 ;
; src/lms_nco/csava14x6.vhd                                                                                                 ;
; src/lms_nco/csava14x8.vhd                                                                                                 ;
; src/lms_nco/csava15x6.vhd                                                                                                 ;
; src/lms_nco/csava16x6.vhd                                                                                                 ;
; src/lms_nco/csava17x6.vhd                                                                                                 ;
; src/lms_nco/csava17x8.vhd                                                                                                 ;
; src/lms_nco/csava18x6.vhd                                                                                                 ;
; src/lms_nco/csava18x8.vhd                                                                                                 ;
; src/lms_nco/csava20x6.vhd                                                                                                 ;
; src/lms_nco/csava20x8.vhd                                                                                                 ;
; src/lms_nco/csava20x9.vhd                                                                                                 ;
; src/lms_nco/csava7x6.vhd                                                                                                  ;
; src/lms_nco/csava8x6.vhd                                                                                                  ;
; src/lms_nco/csava9x6.vhd                                                                                                  ;
; src/lms_nco/nco.vhd                                                                                                       ;
; src/lms_nco/phaccu.vhd                                                                                                    ;
; src/lms_nco/qpsmc19x14.vhd                                                                                                ;
; src/nios_cpu/nios_cpu_top.vhd                                                                                             ;
; src/pll_reconfig_ctrl/config_ctrl.vhd                                                                                     ;
; src/rx_modules/compress.vhd                                                                                               ;
; src/rx_modules/data_capture.vhd                                                                                           ;
; src/rx_modules/ddr2rxiq.vhd                                                                                               ;
; src/spi/adpdcfg.vhd                                                                                                       ;
; src/spi/fpgacfg.vhd                                                                                                       ;
; src/spi/mcfg32wm_fsm.vhd                                                                                                  ;
; src/spi/mcfg_components.vhd                                                                                               ;
; src/spi/mem_package.vhd                                                                                                   ;
; src/spi/miso_mux.vhd                                                                                                      ;
; src/spi/pllcfg.vhd                                                                                                        ;
; src/spi/rxtspcfg.vhd                                                                                                      ;
; src/spi/txtspcfg.vhd                                                                                                      ;
; src/testing/const.vhd                                                                                                     ;
; src/testing/counter.vhd                                                                                                   ;
; src/testing/nco_bin_sin.vhd                                                                                               ;
; src/testing/rx_fifo_ctrl.vhd                                                                                              ;
; src/testing/test_data.vhd                                                                                                 ;
; src/tx_modules/compress_48_to_64.vhd                                                                                      ;
; src/tx_modules/compress_to_32.vhd                                                                                         ;
; src/tx_modules/compress_to_64.vhd                                                                                         ;
; src/tx_modules/ddr_ch_sel.vhd                                                                                             ;
; src/tx_modules/txfifo_read.vhd                                                                                            ;
; src/wfm_ram_buffer/data_gen.vhd                                                                                           ;
; src/wfm_ram_buffer/fifo_read.vhd                                                                                          ;
; src/wfm_ram_buffer/rfifo_ctrl.vhd                                                                                         ;
; src/wfm_ram_buffer/sl_ctrl.vhd                                                                                            ;
; symbols/rx_chain.bdf                                                                                                      ;
; symbols/tx_chain.bdf                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------+


+--------------------+
; Files Not Restored ;
+--------------------+
; File Name          ;
+--------------------+


