# Design-of-SPI-Slave-with-Single-Port-RAM-using-verilog