/*
 * @XMHF_LICENSE_HEADER_START@
 *
 * eXtensible, Modular Hypervisor Framework (XMHF)
 * Copyright (c) 2009-2012 Carnegie Mellon University
 * Copyright (c) 2010-2012 VDG Inc.
 * All Rights Reserved.
 *
 * Developed by: XMHF Team
 *               Carnegie Mellon University / CyLab
 *               VDG Inc.
 *               http://xmhf.org
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 *
 * Redistributions of source code must retain the above copyright
 * notice, this list of conditions and the following disclaimer.
 *
 * Redistributions in binary form must reproduce the above copyright
 * notice, this list of conditions and the following disclaimer in
 * the documentation and/or other materials provided with the
 * distribution.
 *
 * Neither the names of Carnegie Mellon or VDG Inc, nor the names of
 * its contributors may be used to endorse or promote products derived
 * from this software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND
 * CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
 * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
 * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
 * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS
 * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
 * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED
 * TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
 * ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR
 * TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF
 * THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
 * SUCH DAMAGE.
 *
 * @XMHF_LICENSE_HEADER_END@
 */

// XMHF CPU VMX decls.
//author: amit vasudevan (amitvasudevan@acm.org)

#ifndef __XMHFHWM_CPU_VMX_H__
#define __XMHFHWM_CPU_VMX_H__


#define VMXON_SIZE		(4096)
#define VMCS_SIZE			(8192)

//VM Exit Interruption-information format
#define INTR_INFO_VECTOR_MASK           (0x000000ff)        // 7:0
#define INTR_INFO_INTR_TYPE_MASK        (0x00000700)        // 10:8
#define INTR_INFO_DELIVER_CODE_MASK     (0x00000800)        // 11
#define INTR_INFO_VALID_MASK            (0x80000000)      	// 31

#define VECTORING_INFO_VECTOR_MASK           	INTR_INFO_VECTOR_MASK
#define VECTORING_INFO_TYPE_MASK        			INTR_INFO_INTR_TYPE_MASK
#define VECTORING_INFO_DELIVER_CODE_MASK    	INTR_INFO_DELIVER_CODE_MASK
#define VECTORING_INFO_VALID_MASK       			INTR_INFO_VALID_MASK

#define INTR_TYPE_HW_INTERRUPT         	 (0UL << 8) // hardware/external interrupt
#define INTR_TYPE_NMI										 (2UL << 8)	// NMI
#define INTR_TYPE_HW_EXCEPTION           (3UL << 8) // processor exception
#define INTR_TYPE_SW_INTERRUPT         	 (4UL << 8) // software interrupt
#define INTR_TYPE_SW_EXCEPTION           (6UL << 8) // software exception (INTO, INT3)

//
#define VMX_EVENT_CANCEL  (0)
#define VMX_EVENT_INJECT  (1)

//
#define DF_VECTOR 	8
#define NMI_VECTOR	0x2
#define GP_VECTOR 	13
#define PF_VECTOR 	14

#define INTERCEPT_EXCEPTIONS_00 (0x00)
#define INTERCEPT_EXCEPTIONS_01 (0x01)
#define INTERCEPT_EXCEPTIONS_02 (0x02)
#define INTERCEPT_EXCEPTIONS_03 (0x03)
#define INTERCEPT_EXCEPTIONS_04 (0x04)
#define INTERCEPT_EXCEPTIONS_05 (0x05)
#define INTERCEPT_EXCEPTIONS_06 (0x06)
#define INTERCEPT_EXCEPTIONS_07 (0x07)
#define INTERCEPT_EXCEPTIONS_08 (0x08)
#define INTERCEPT_EXCEPTIONS_09 (0x09)
#define INTERCEPT_EXCEPTIONS_0A (0x0A)
#define INTERCEPT_EXCEPTIONS_0B (0x0B)
#define INTERCEPT_EXCEPTIONS_0C (0x0C)
#define INTERCEPT_EXCEPTIONS_0D (0x0D)
#define INTERCEPT_EXCEPTIONS_0E (0x0E)
#define INTERCEPT_EXCEPTIONS_0F (0x0F)
#define INTERCEPT_EXCEPTIONS_10 (0x10)
#define INTERCEPT_EXCEPTIONS_11 (0x11)
#define INTERCEPT_EXCEPTIONS_12 (0x12)
#define INTERCEPT_EXCEPTIONS_13 (0x13)
#define INTERCEPT_EXCEPTIONS_14 (0x14)
#define INTERCEPT_EXCEPTIONS_15 (0x15)
#define INTERCEPT_EXCEPTIONS_16 (0x16)
#define INTERCEPT_EXCEPTIONS_17 (0x17)
#define INTERCEPT_EXCEPTIONS_18 (0x18)
#define INTERCEPT_EXCEPTIONS_19 (0x19)
#define INTERCEPT_EXCEPTIONS_1A (0x1A)
#define INTERCEPT_EXCEPTIONS_1B (0x1B)
#define INTERCEPT_EXCEPTIONS_1C (0x1C)
#define INTERCEPT_EXCEPTIONS_1D (0x1D)
#define INTERCEPT_EXCEPTIONS_1E (0x1E)
#define INTERCEPT_EXCEPTIONS_1F (0x1F)
#define INTERCEPT_EXCEPTIONS_20 (0x20)


#define INTERCEPT_INVLPG          0x21
#define INTERCEPT_CR3_READ        0x22
#define INTERCEPT_CR3_WRITE       0x23
#define INTERCEPT_CR0_SEL_WRITE   0x24
#define INTERCEPT_CR4_WRITE       0x25
#define INTERCEPT_MSR             0x26
#define INTERCEPT_IOIO            0x27
#define INTERCEPT_VMMCALL         0x28
#define INTERCEPT_EXCEPTIONS      0x29


#define VMX_VMEXIT_CRX_ACCESS 0x1C

#define VMX_CRX_ACCESS_FROM	0x1
#define VMX_CRX_ACCESS_TO		0x0

#define VMX_VMEXIT_EXCEPTION    0
#define VMX_VMEXIT_INVLPG 14
#define	VMX_VMEXIT_SIPI	4
#define VMX_VMEXIT_CR3_READ 28
#define VMX_VMEXIT_CR3_WRITE  28
#define VMX_VMEXIT_CR0_SEL_WRITE 28
#define VMX_VMEXIT_CR4_WRITE 28
#define VMX_VMEXIT_CRX_READWRITE 28
#define VMX_VMEXIT_MSR_READ   31
#define VMX_VMEXIT_MSR_WRITE 32
#define VMX_VMEXIT_IOIO 30
#define VMX_VMEXIT_VMCALL 18
#define VMX_VMEXIT_HLT 12
#define VMX_VMEXIT_INVLPG 14
#define VMX_VMEXIT_RDMSR	0x1f
#define VMX_VMEXIT_WRMSR	0x20
#define VMX_VMEXIT_CPUID	0x0a
#define VMX_VMEXIT_INIT   0x3
#define VMX_VMEXIT_EPT_VIOLATION  0x30
#define VMX_VMEXIT_TASKSWITCH	0x9
#define	VMX_VMEXIT_WBINVD		54
#define VMX_VMEXIT_XSETBV		55

#define VMX_VMEXIT_EPT_VIOLATON	48
#define VMX_VMEXIT_EPT_MISCONFIGURATION 49

//VMEXIT_IOIO defines
#define	IO_SIZE_BYTE	0x0
#define IO_SIZE_WORD	0x1
#define IO_SIZE_DWORD	0x3

#define IO_TYPE_IN		0x1
#define IO_TYPE_OUT		0x0

#define IO_INSN_STRING	0x1
#define IO_INSN_NORMAL	0x0
#define IO_INSN_REP			0x1
#define IO_INSN_OPCODE_IMM	0x1


#ifndef __ASSEMBLY__


typedef struct {
  u32 writable;
  u32 encoding;
  u32 addressofvariable;
} __attribute__ ((packed)) VMCSENCODINGS;


typedef struct {
	u32 type: 4;
	u32 desctype: 1; //0=system, 1=code or data
	u32 dpl: 2;
	u32 p: 1;
	u32 res1: 4;
	u32 avl: 1;
	u32 csmode: 1;
	u32 s: 1; //0=16-bit segment, 1=32-bit segment
	u32 g: 1;
	u32 usable: 1; //0=usable, 1=unusable
	u32 res2: 15;
} __attribute__ ((packed)) segment_desc_accessrights;


/* cf. IA32_SDM_Vol3B table 24-7 */
enum EPTViolationCode
{
	EPT_ERRORCODE_READ	   = 1 << 0,
	EPT_ERRORCODE_WRITE	   = 1 << 1,
	EPT_ERRORCODE_EXEC	   = 1 << 2,
	EPT_ERRORCODE_READABLE = 1 << 3,
	EPT_ERRORCODE_WRITABLE = 1 << 4,
	EPT_ERRORCODE_EXECABLE = 1 << 5,
	EPT_ERRORCODE_RESERVED = 1 << 6,
	EPT_ERRORCODE_VADDR_VALID = 1 << 7,
	EPT_ERRORCODE_TABLEWALK= 1 << 8,
};
#define  EPT_ERRORCODE_PRESENT ((EPT_ERRORCODE_READABLE)+(EPT_ERRORCODE_WRITABLE)+(EPT_ERRORCODE_EXECABLE))

#define	EPT_PROT_READ		(1UL << 0)
#define EPT_PROT_WRITE	(1UL << 1)
#define EPT_PROT_EXEC		(1UL << 2)

#define EPT_PML4_SIZE 512
#define EPT_PDPT_SIZE 512
#define EPT_PD_SIZE 512
#define EPT_PT_SIZE 512

/* max bits used in physical devices. processor-dependent. */
#define M 47

/* PML4E bit fields */
#define EPT_PML4E_IGN0_HI 63
#define EPT_PML4E_IGN0_LO 52
#define EPT_PML4E_RSVD0_HI 51
#define EPT_PML4E_RSVD0_LO M
#define EPT_PML4E_PDPT_HI (M-1)
#define EPT_PML4E_PDPT_LO 12
#define EPT_PML4E_IGN1_HI 11
#define EPT_PML4E_IGN1_LO 8
#define EPT_PML4E_RSVD2_HI 7
#define EPT_PML4E_RSVD2_LO 3
#define EPT_PML4E_X_HI 2
#define EPT_PML4E_X_LO 2
#define EPT_PML4E_W_HI 1
#define EPT_PML4E_W_LO 1
#define EPT_PML4E_R_HI 0
#define EPT_PML4E_R_LO 0
#define EPT_PML4E_NP_HI 2 /* not-present */
#define EPT_PML4E_NP_LO 0


/* PDPTE bit fields */
#define EPT_PDPTE_IGN0_HI 63
#define EPT_PDPTE_IGN0_LO 52
#define EPT_PDPTE_RSVD0_HI 51
#define EPT_PDPTE_RSVD0_LO M
/****** when ISPAGE==0 ********************/
  #define EPT_PDPTE_PD_HI (M-1)
  #define EPT_PDPTE_PD_LO 12
/******* when ISPAGE==1********************/
  #define EPT_PDPTE_PAGE_HI (M-1)
  #define EPT_PDPTE_PAGE_LO 30
  #define EPT_PDPTE_RSVD1_HI 29
  #define EPT_PDPTE_RSVD1_LO 12
/******************************************/
#define EPT_PDPTE_IGN1_HI 11
#define EPT_PDPTE_IGN1_LO 8
#define EPT_PDPTE_ISPAGE_HI 7
#define EPT_PDPTE_ISPAGE_LO 7
/****** when ISPAGE==0 ********************/
  #define EPT_PDPTE_RSVD2_HI 6
  #define EPT_PDPTE_RSVD2_LO 3
/****** when ISPAGE==1 ********************/
  #define EPT_PDPTE_IPAT_HI 6
  #define EPT_PDPTE_IPAT_LO 6
  #define EPT_PDPTE_EPTMT_HI 5
  #define EPT_PDPTE_EPTMT_LO 3
/******************************************/
#define EPT_PDPTE_X_HI 2
#define EPT_PDPTE_X_LO 2
#define EPT_PDPTE_W_HI 1
#define EPT_PDPTE_W_LO 1
#define EPT_PDPTE_R_HI 0
#define EPT_PDPTE_R_LO 0
#define EPT_PDPTE_NP_HI 2 /* not-present */
#define EPT_PDPTE_NP_LO 0
#define EPT_PDPTE_PROT_HI 2
#define EPT_PDPTE_PROT_LO 0

/* PDE bit fields */
#define EPT_PDE_IGN0_HI 63
#define EPT_PDE_IGN0_LO 52
#define EPT_PDE_RSVD0_HI 51
#define EPT_PDE_RSVD0_LO M
/****** when ISPAGE==0 ********************/
  #define EPT_PDE_PT_HI (M-1)
  #define EPT_PDE_PT_LO 12
/******* when ISPAGE==1********************/
  #define EPT_PDE_PAGE_HI (M-1)
  #define EPT_PDE_PAGE_LO 21
  #define EPT_PDE_RSVD1_HI 20
  #define EPT_PDE_RSVD1_LO 12
/******************************************/
#define EPT_PDE_IGN1_HI 11
#define EPT_PDE_IGN1_LO 8
#define EPT_PDE_ISPAGE_HI 7
#define EPT_PDE_ISPAGE_LO 7
/****** when ISPAGE==0 ********************/
  #define EPT_PDE_RSVD2_HI 6
  #define EPT_PDE_RSVD2_LO 3
/****** when ISPAGE==1 ********************/
  #define EPT_PDE_IPAT_HI 6
  #define EPT_PDE_IPAT_LO 6
  #define EPT_PDE_EPTMT_HI 5
  #define EPT_PDE_EPTMT_LO 3
/******************************************/
#define EPT_PDE_X_HI 2
#define EPT_PDE_X_LO 2
#define EPT_PDE_W_HI 1
#define EPT_PDE_W_LO 1
#define EPT_PDE_R_HI 0
#define EPT_PDE_R_LO 0
#define EPT_PDE_NP_HI 2 /* not-present */
#define EPT_PDE_NP_LO 0
#define EPT_PDE_PROT_HI 2
#define EPT_PDE_PROT_LO 0

/* PTE bit fields */
#define EPT_PTE_IGN0_HI 63
#define EPT_PTE_IGN0_LO 52
#define EPT_PTE_RSVD0_HI 51
#define EPT_PTE_RSVD0_LO M
#define EPT_PTE_PAGE_HI (M-1)
#define EPT_PTE_PAGE_LO 12
#define EPT_PTE_IGN1_HI 11
#define EPT_PTE_IGN1_LO 7
#define EPT_PTE_IPAT_HI 6
#define EPT_PTE_IPAT_LO 6
#define EPT_PTE_EPTMT_HI 5
#define EPT_PTE_EPTMT_LO 3
#define EPT_PTE_X_HI 2
#define EPT_PTE_X_LO 2
#define EPT_PTE_W_HI 1
#define EPT_PTE_W_LO 1
#define EPT_PTE_R_HI 0
#define EPT_PTE_R_LO 0
#define EPT_PTE_NP_HI 2 /* not-present */
#define EPT_PTE_NP_LO 0
#define EPT_PTE_PROT_HI 2
#define EPT_PTE_PROT_LO 0

/* guest physical address */
#define EPT_GPA_PML4_I_HI 47
#define EPT_GPA_PML4_I_LO 39
#define EPT_GPA_PDPT_I_HI 38
#define EPT_GPA_PDPT_I_LO 30
#define EPT_GPA_PD_I_HI 29
#define EPT_GPA_PD_I_LO 21
#define EPT_GPA_PT_I_HI 20
#define EPT_GPA_PT_I_LO 12
#define EPT_GPA_OFFSET_HI 11
#define EPT_GPA_OFFSET_LO 0

enum {
	TASK_SWITCH_CALL = 0,
  TASK_SWITCH_IRET = 1,
  TASK_SWITCH_JMP = 2,
  TASK_SWITCH_GATE = 3,
};


typedef struct {
	u16 sel;
	u64 base;
	u32 limit;
	union{
		segment_desc_accessrights ar;
		u32 aru32;
	};
} __attribute__ ((packed)) segment_desc;


typedef struct msr_entry {
	u32 index;
	u32 reserved;
	u64 data;
} __attribute__((packed)) msr_entry_t;


typedef struct {
  u32 id;
  u32 vmxonSize;
  u32 physicalAddressWidth;
  u32 vmcsMemoryType;
  u32 ioCapability;
  u64 cr0fixed0;
  u64 cr0fixed1;
  u64 cr4fixed0;
  u64 cr4fixed1;
  u64 pinbasedctls;
  u64 procbasedctls;
  u64 procbasedctls2;
u64 exitctls;
u64 entryctls;
}__attribute__ ((packed)) VMXINFO;


//VMX VMCS fields
struct _vmx_vmcsfields {
	//16-bit control fields
	unsigned int control_vpid;
  // Natural 32-bit Control fields
  unsigned int  control_VMX_pin_based;
  unsigned int  control_VMX_cpu_based;
	unsigned int  control_VMX_seccpu_based;
  unsigned int  control_exception_bitmap;
  unsigned int  control_pagefault_errorcode_mask;
  unsigned int  control_pagefault_errorcode_match;
  unsigned int  control_CR3_target_count;
  unsigned int  control_VM_exit_controls;
  unsigned int  control_VM_exit_MSR_store_count;
  unsigned int  control_VM_exit_MSR_load_count;
  unsigned int  control_VM_entry_controls;
  unsigned int  control_VM_entry_MSR_load_count;
  unsigned int  control_VM_entry_interruption_information;
  unsigned int  control_VM_entry_exception_errorcode;
  unsigned int  control_VM_entry_instruction_length;
  unsigned int  control_Task_PRivilege_Threshold;
  // Natural 64-bit Control fields
  unsigned long long  control_CR0_mask;
  unsigned long long  control_CR4_mask;
  unsigned long long  control_CR0_shadow;
  unsigned long long  control_CR4_shadow;
  unsigned long long  control_CR3_target0;
  unsigned long long  control_CR3_target1;
  unsigned long long  control_CR3_target2;
  unsigned long long  control_CR3_target3;
  // Full 64-bit Control fields
  unsigned int  control_IO_BitmapA_address_full;
  unsigned int  control_IO_BitmapA_address_high;
  unsigned int  control_IO_BitmapB_address_full;
  unsigned int  control_IO_BitmapB_address_high;
  unsigned int  control_MSR_Bitmaps_address_full;
  unsigned int  control_MSR_Bitmaps_address_high;
  unsigned int  control_VM_exit_MSR_store_address_full;
  unsigned int  control_VM_exit_MSR_store_address_high;
  unsigned int  control_VM_exit_MSR_load_address_full;
  unsigned int  control_VM_exit_MSR_load_address_high;
  unsigned int  control_VM_entry_MSR_load_address_full;
  unsigned int  control_VM_entry_MSR_load_address_high;
  unsigned int  control_Executive_VMCS_pointer_full;
  unsigned int  control_Executive_VMCS_pointer_high;
  unsigned int  control_TSC_offset_full;
  unsigned int  control_TSC_offset_high;
  unsigned int  control_virtual_APIC_page_address_full;
  unsigned int  control_virtual_APIC_page_address_high;
	unsigned int control_EPT_pointer_full;
	unsigned int control_EPT_pointer_high;
  // Natural 64-bit Host-State fields
  unsigned long long  host_CR0;
  unsigned long long  host_CR3;
  unsigned long long  host_CR4;
  unsigned long long  host_FS_base;
  unsigned long long  host_GS_base;
  unsigned long long  host_TR_base;
  unsigned long long  host_GDTR_base;
  unsigned long long  host_IDTR_base;
  unsigned long long  host_SYSENTER_ESP;
  unsigned long long  host_SYSENTER_EIP;
  unsigned long long  host_RSP;
  unsigned long long  host_RIP;
  // Natural 32-bit Host-State fields
  unsigned int  host_SYSENTER_CS;
  // Natural 16-bit Host-State fields
  unsigned int  host_ES_selector;
  unsigned int  host_CS_selector;
  unsigned int  host_SS_selector;
  unsigned int  host_DS_selector;
  unsigned int  host_FS_selector;
  unsigned int  host_GS_selector;
  unsigned int  host_TR_selector;
  // Natural 64-bit Guest-State fields
  unsigned long long  guest_CR0;
  unsigned long long  guest_CR3;
  unsigned long long  guest_CR4;
  unsigned long long  guest_ES_base;
  unsigned long long  guest_CS_base;
  unsigned long long  guest_SS_base;
  unsigned long long  guest_DS_base;
  unsigned long long  guest_FS_base;
  unsigned long long  guest_GS_base;
  unsigned long long  guest_LDTR_base;
  unsigned long long  guest_TR_base;
  unsigned long long  guest_GDTR_base;
  unsigned long long  guest_IDTR_base;
  unsigned long long  guest_DR7;
  unsigned long long  guest_RSP;
  unsigned long long  guest_RIP;
  unsigned long long  guest_RFLAGS;
  unsigned long long  guest_pending_debug_x;
  unsigned long long  guest_SYSENTER_ESP;
  unsigned long long  guest_SYSENTER_EIP;
  // Natural 32-bit Guest-State fields
  unsigned int  guest_ES_limit;
  unsigned int  guest_CS_limit;
  unsigned int  guest_SS_limit;
  unsigned int  guest_DS_limit;
  unsigned int  guest_FS_limit;
  unsigned int  guest_GS_limit;
  unsigned int  guest_LDTR_limit;
  unsigned int  guest_TR_limit;
  unsigned int  guest_GDTR_limit;
  unsigned int  guest_IDTR_limit;
  unsigned int  guest_ES_access_rights;
  unsigned int  guest_CS_access_rights;
  unsigned int  guest_SS_access_rights;
  unsigned int  guest_DS_access_rights;
  unsigned int  guest_FS_access_rights;
  unsigned int  guest_GS_access_rights;
  unsigned int  guest_LDTR_access_rights;
  unsigned int  guest_TR_access_rights;
  unsigned int  guest_interruptibility;
  unsigned int  guest_activity_state;
  unsigned int  guest_SMBASE;
  unsigned int  guest_SYSENTER_CS;
  // Natural 16-bit Guest-State fields
  unsigned int  guest_ES_selector;
  unsigned int  guest_CS_selector;
  unsigned int  guest_SS_selector;
  unsigned int  guest_DS_selector;
  unsigned int  guest_FS_selector;
  unsigned int  guest_GS_selector;
  unsigned int  guest_LDTR_selector;
  unsigned int  guest_TR_selector;
  // Full 64-bit Guest-State fields
  unsigned int  guest_VMCS_link_pointer_full;
  unsigned int  guest_VMCS_link_pointer_high;
  unsigned int  guest_IA32_DEBUGCTL_full;
  unsigned int  guest_IA32_DEBUGCTL_high;
    unsigned int 	guest_paddr_full;
    unsigned int 	guest_paddr_high;
    unsigned int  guest_PDPTE0_full;
	  unsigned int  guest_PDPTE0_high;
    unsigned int  guest_PDPTE1_full;
	  unsigned int  guest_PDPTE1_high;
    unsigned int  guest_PDPTE2_full;
	  unsigned int  guest_PDPTE2_high;
    unsigned int  guest_PDPTE3_full;
	  unsigned int  guest_PDPTE3_high;
  //Read-Only Fields
  unsigned int  info_vminstr_error;
  unsigned int  info_vmexit_reason;
  unsigned int  info_vmexit_interrupt_information;
  unsigned int  info_vmexit_interrupt_error_code;
  unsigned int  info_IDT_vectoring_information;
  unsigned int  info_IDT_vectoring_error_code;
  unsigned int  info_vmexit_instruction_length;
  unsigned int  info_vmx_instruction_information;
  unsigned long long  info_exit_qualification;
  unsigned long long  info_IO_RCX;
  unsigned long long  info_IO_RSI;
  unsigned long long  info_IO_RDI;
  unsigned long long  info_IO_RIP;
  unsigned long long  info_guest_linear_address;
} __attribute__((packed));



//VMX VMCS read-only field encodings
#define VMCS_INFO_VMINSTR_ERROR  				0x4400
#define VMCS_INFO_VMEXIT_REASON 				0x4402
#define VMCS_INFO_VMEXIT_INTERRUPT_INFORMATION	0x4404
#define VMCS_INFO_VMEXIT_INTERRUPT_ERROR_CODE 	0x4406
#define VMCS_INFO_IDT_VECTORING_INFORMATION 	0x4408
#define VMCS_INFO_IDT_VECTORING_ERROR_CODE 		0x440a
#define VMCS_INFO_VMEXIT_INSTRUCTION_LENGTH 	0x440c
#define VMCS_INFO_VMX_INSTRUCTION_INFORMATION 	0x440e
#define VMCS_INFO_EXIT_QUALIFICATION 			0x6400
#define VMCS_INFO_IO_RCX 						0x6402
#define VMCS_INFO_IO_RSI 						0x6404
#define VMCS_INFO_IO_RDI 						0x6406
#define VMCS_INFO_IO_RIP 						0x6408
#define VMCS_INFO_GUEST_PADDR_FULL 				0x2400
#define VMCS_INFO_GUEST_PADDR_HIGH 				0x2401
#define VMCS_INFO_GUEST_LINEAR_ADDRESS			0x640a

//VMX VMCS read-write field encodings
#define VMCS_CONTROL_VPID 								0x0000

#define VMCS_CONTROL_VMX_PIN_BASED 						0x4000
#define VMCS_CONTROL_VMX_CPU_BASED 						0x4002
#define VMCS_CONTROL_VMX_SECCPU_BASED 					0x401E
#define VMCS_CONTROL_EXCEPTION_BITMAP 					0x4004
#define VMCS_CONTROL_PAGEFAULT_ERRORCODE_MASK 			0x4006
#define VMCS_CONTROL_PAGEFAULT_ERRORCODE_MATCH 			0x4008
#define VMCS_CONTROL_CR3_TARGET_COUNT 					0x400A
#define VMCS_CONTROL_VM_EXIT_CONTROLS 					0x400C
#define VMCS_CONTROL_VM_EXIT_MSR_STORE_COUNT 			0x400E
#define VMCS_CONTROL_VM_EXIT_MSR_LOAD_COUNT 			0x4010
#define VMCS_CONTROL_VM_ENTRY_CONTROLS 					0x4012
#define VMCS_CONTROL_VM_ENTRY_MSR_LOAD_COUNT 			0x4014
#define VMCS_CONTROL_VM_ENTRY_INTERRUPTION_INFORMATION 	0x4016
#define VMCS_CONTROL_VM_ENTRY_EXCEPTION_ERRORCODE 		0x4018
#define VMCS_CONTROL_VM_ENTRY_INSTRUCTION_LENGTH 		0x401A
#define VMCS_CONTROL_TASK_PRIVILEGE_THRESHOLD 			0x401C

#define VMCS_CONTROL_CR0_MASK 							0x6000
#define VMCS_CONTROL_CR4_MASK 							0x6002
#define VMCS_CONTROL_CR0_SHADOW 						0x6004
#define VMCS_CONTROL_CR4_SHADOW 						0x6006
#define VMCS_CONTROL_CR3_TARGET0 						0x6008
#define VMCS_CONTROL_CR3_TARGET1 						0x600A
#define VMCS_CONTROL_CR3_TARGET2 						0x600C
#define VMCS_CONTROL_CR3_TARGET3 						0x600E

#define VMCS_CONTROL_IO_BITMAPA_ADDRESS_FULL 0x2000
#define VMCS_CONTROL_IO_BITMAPA_ADDRESS_HIGH 0x2001
#define VMCS_CONTROL_IO_BITMAPB_ADDRESS_FULL 0x2002
#define VMCS_CONTROL_IO_BITMAPB_ADDRESS_HIGH 0x2003
#define VMCS_CONTROL_MSR_BITMAPS_ADDRESS_FULL 0x2004
#define VMCS_CONTROL_MSR_BITMAPS_ADDRESS_HIGH 0x2005
#define VMCS_CONTROL_VM_EXIT_MSR_STORE_ADDRESS_FULL 0x2006
#define VMCS_CONTROL_VM_EXIT_MSR_STORE_ADDRESS_HIGH 0x2007
#define VMCS_CONTROL_VM_EXIT_MSR_LOAD_ADDRESS_FULL 0x2008
#define VMCS_CONTROL_VM_EXIT_MSR_LOAD_ADDRESS_HIGH 0x2009
#define VMCS_CONTROL_VM_ENTRY_MSR_LOAD_ADDRESS_FULL 0x200A
#define VMCS_CONTROL_VM_ENTRY_MSR_LOAD_ADDRESS_HIGH 0x200B
#define VMCS_CONTROL_EXECUTIVE_POINTER_FULL 0x200C
#define VMCS_CONTROL_EXECUTIVE_POINTER_HIGH 0x200D
#define VMCS_CONTROL_TSC_OFFSET_FULL 0x2010
#define VMCS_CONTROL_TSC_OFFSET_HIGH 0x2011
#define VMCS_CONTROL_VIRTUAL_APIC_PAGE_ADDRESS_FULL 0x2012
#define VMCS_CONTROL_VIRTUAL_APIC_PAGE_ADDRESS_HIGH 0x2013
#define VMCS_CONTROL_EPT_POINTER_FULL 0x201A
#define VMCS_CONTROL_EPT_POINTER_HIGH 0x201B

#define VMCS_HOST_CR0 0x6C00
#define VMCS_HOST_CR3 0x6C02
#define VMCS_HOST_CR4 0x6C04
#define VMCS_HOST_FS_BASE 0x6C06
#define VMCS_HOST_GS_BASE 0x6C08
#define VMCS_HOST_TR_BASE 0x6C0A
#define VMCS_HOST_GDTR_BASE 0x6C0C
#define VMCS_HOST_IDTR_BASE 0x6C0E
#define VMCS_HOST_SYSENTER_ESP 0x6C10
#define VMCS_HOST_SYSENTER_EIP 0x6C12
#define VMCS_HOST_RSP 0x6C14
#define VMCS_HOST_RIP 0x6C16

#define VMCS_HOST_SYSENTER_CS 0x4C00
#define VMCS_HOST_IA32_EFER_FULL 0x2C02

#define VMCS_HOST_ES_SELECTOR 0x0C00
#define VMCS_HOST_CS_SELECTOR 0x0C02
#define VMCS_HOST_SS_SELECTOR 0x0C04
#define VMCS_HOST_DS_SELECTOR 0x0C06
#define VMCS_HOST_FS_SELECTOR 0x0C08
#define VMCS_HOST_GS_SELECTOR 0x0C0A
#define VMCS_HOST_TR_SELECTOR 0x0C0C

#define VMCS_GUEST_CR0 0x6800
#define VMCS_GUEST_CR3 0x6802
#define VMCS_GUEST_CR4 0x6804
#define VMCS_GUEST_ES_BASE 0x6806
#define VMCS_GUEST_CS_BASE 0x6808
#define VMCS_GUEST_SS_BASE 0x680A
#define VMCS_GUEST_DS_BASE 0x680C
#define VMCS_GUEST_FS_BASE 0x680E
#define VMCS_GUEST_GS_BASE 0x6810
#define VMCS_GUEST_LDTR_BASE 0x6812
#define VMCS_GUEST_TR_BASE 0x6814
#define VMCS_GUEST_GDTR_BASE 0x6816
#define VMCS_GUEST_IDTR_BASE 0x6818
#define VMCS_GUEST_DR7 0x681A
#define VMCS_GUEST_RSP 0x681C
#define VMCS_GUEST_RIP 0x681E
#define VMCS_GUEST_RFLAGS 0x6820
#define VMCS_GUEST_PENDING_DEBUG_X 0x6822
#define VMCS_GUEST_SYSENTER_ESP 0x6824
#define VMCS_GUEST_SYSENTER_EIP 0x6826
#define VMCS_GUEST_IA32_EFER_FULL 0x2806
#define VMCS_GUEST_PDPTE0_FULL 0x280A
#define VMCS_GUEST_PDPTE0_HIGH 0x280B
#define VMCS_GUEST_PDPTE1_FULL 0x280C
#define VMCS_GUEST_PDPTE1_HIGH 0x280D
#define VMCS_GUEST_PDPTE2_FULL 0x280E
#define VMCS_GUEST_PDPTE2_HIGH 0x280F
#define VMCS_GUEST_PDPTE3_FULL 0x2810
#define VMCS_GUEST_PDPTE3_HIGH 0x2811

#define VMCS_GUEST_ES_LIMIT 0x4800
#define VMCS_GUEST_CS_LIMIT 0x4802
#define VMCS_GUEST_SS_LIMIT 0x4804
#define VMCS_GUEST_DS_LIMIT 0x4806
#define VMCS_GUEST_FS_LIMIT 0x4808
#define VMCS_GUEST_GS_LIMIT 0x480A
#define VMCS_GUEST_LDTR_LIMIT 0x480C
#define VMCS_GUEST_TR_LIMIT 0x480E
#define VMCS_GUEST_GDTR_LIMIT 0x4810
#define VMCS_GUEST_IDTR_LIMIT 0x4812
#define VMCS_GUEST_ES_ACCESS_RIGHTS 0x4814
#define VMCS_GUEST_CS_ACCESS_RIGHTS 0x4816
#define VMCS_GUEST_SS_ACCESS_RIGHTS 0x4818
#define VMCS_GUEST_DS_ACCESS_RIGHTS 0x481A
#define VMCS_GUEST_FS_ACCESS_RIGHTS 0x481C
#define VMCS_GUEST_GS_ACCESS_RIGHTS 0x481E
#define VMCS_GUEST_LDTR_ACCESS_RIGHTS 0x4820
#define VMCS_GUEST_TR_ACCESS_RIGHTS 0x4822
#define VMCS_GUEST_INTERRUPTIBILITY 0x4824
#define VMCS_GUEST_ACTIVITY_STATE 0x4826
#define VMCS_GUEST_SMBASE 0x4828
#define VMCS_GUEST_SYSENTER_CS 0x482A

#define VMCS_GUEST_ES_SELECTOR 0x0800
#define VMCS_GUEST_CS_SELECTOR 0x0802
#define VMCS_GUEST_SS_SELECTOR 0x0804
#define VMCS_GUEST_DS_SELECTOR 0x0806
#define VMCS_GUEST_FS_SELECTOR 0x0808
#define VMCS_GUEST_GS_SELECTOR 0x080A
#define VMCS_GUEST_LDTR_SELECTOR 0x080C
#define VMCS_GUEST_TR_SELECTOR 0x080E

#define VMCS_GUEST_VMCS_LINK_POINTER_FULL 0x2800
#define VMCS_GUEST_VMCS_LINK_POINTER_HIGH 0x2801
#define VMCS_GUEST_IA32_DEBUGCTL_FULL 0x2802
#define VMCS_GUEST_IA32_DEBUGCTL_HIGH  0x2803

struct _vmx_vmcsrofields_encodings	{
 unsigned int  encoding;
 unsigned int  fieldoffset;
} __attribute__((packed));

struct _vmx_vmcsrwfields_encodings	{
 unsigned int  encoding;
 unsigned int  fieldoffset;
} __attribute__((packed));








// VMX instruction INVVPID
//		Invalidate Translations Based on VPID
// INVVPID r32, m128
//returns 1 on success, 0 on failure

#define	VMX_INVVPID_INDIVIDUALADDRESS		0
#define VMX_INVVPID_SINGLECONTEXT			1
#define VMX_INVVPID_ALLCONTEXTS				2
#define VMX_INVVPID_SINGLECONTEXTGLOBAL		3




// VMX instruction INVEPT
//		Invalidate Translations Derived from EPT

#define	VMX_INVEPT_SINGLECONTEXT			1
#define VMX_INVEPT_GLOBAL					2


#if defined (__clang__)

// vmx instructions
#define xmhfhwm_cpu_insn_vmlaunch() asm volatile ("vmlaunch \r\n");
#define xmhfhwm_cpu_insn_vmxon_mesp(x) asm volatile ("vmxon "#x"(%esp) \r\n");
#define xmhfhwm_cpu_insn_vmwrite_eax_ecx() asm volatile ("vmwrite %eax, %ecx \r\n");
#define xmhfhwm_cpu_insn_vmread_ecx_eax() asm volatile ("vmread %ecx, %eax\r\n");
#define xmhfhwm_cpu_insn_vmclear_mesp(x) asm volatile ("vmclear "#x"(%esp) \r\n");
#define xmhfhwm_cpu_insn_vmptrld_mesp(x) asm volatile ("vmptrld "#x"(%esp) \r\n");
#define xmhfhwm_cpu_insn_invvpid_mesp_ecx(x) asm volatile ("invvpid "#x"(%esp), %ecx\r\n");
#define xmhfhwm_cpu_insn_invept_mesp_edx(x) asm volatile ("invept "#x"(%esp), %edx \r\n");
#define xmhfhwm_cpu_insn_vmresume() asm volatile ("vmresume \r\n");

#else //!__clang__

// vmx instructions
#define xmhfhwm_cpu_insn_vmlaunch() __builtin_annot("vmlaunch ");
#define xmhfhwm_cpu_insn_vmxon_mesp(x) __builtin_annot("vmxon "#x"(%esp) ");
#define xmhfhwm_cpu_insn_vmwrite_eax_ecx() __builtin_annot("vmwrite %eax, %ecx ");
#define xmhfhwm_cpu_insn_vmread_ecx_eax() __builtin_annot("vmread %ecx, %eax");
#define xmhfhwm_cpu_insn_vmclear_mesp(x) __builtin_annot("vmclear "#x"(%esp) ");
#define xmhfhwm_cpu_insn_vmptrld_mesp(x) __builtin_annot("vmptrld "#x"(%esp) ");
#define xmhfhwm_cpu_insn_invvpid_mesp_ecx(x) __builtin_annot("invvpid "#x"(%esp), %ecx");
#define xmhfhwm_cpu_insn_invept_mesp_edx(x) __builtin_annot("invept "#x"(%esp), %edx ");
#define xmhfhwm_cpu_insn_vmresume() __builtin_annot("vmresume ");


#endif //__clang__

#endif //__ASSEMBLY__

#endif //__XMHFHWM_CPU_VMX_H_
