0.6
2018.2
Jun 14 2018
20:41:02
F:/shudian/adder/adder/adder.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
F:/shudian/adder/adder/adder.srcs/sim_1/new/testbench.v,1562988719,verilog,,,,testbench,,,,,,,,
F:/shudian/adder/adder/adder.srcs/sources_1/new/adder.v,1562987000,verilog,,F:/shudian/adder/adder/adder.srcs/sim_1/new/testbench.v,,adder,,,,,,,,
