

================================================================
== Vivado HLS Report for 'Block_codeRepl1107_proc46'
================================================================
* Date:           Tue Jul 18 15:59:06 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.305 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      289|      289| 1.445 us | 1.445 us |  289|  289|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      288|      288|         9|          -|          -|    32|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %in_last_V, float* %in_data, [5 x i8]* @p_str8, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_local_V_data_V_31, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_local_V_data_V_30, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_local_V_data_V_29, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_local_V_data_V_28, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_local_V_data_V_27, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_local_V_data_V_26, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_local_V_data_V_25, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_local_V_data_V_24, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_local_V_data_V_23, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_local_V_data_V_22, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_local_V_data_V_21, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_local_V_data_V_20, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_local_V_data_V_19, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_local_V_data_V_18, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_local_V_data_V_17, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_local_V_data_V_16, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_local_V_data_V_15, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_local_V_data_V_14, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_local_V_data_V_13, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_local_V_data_V_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_local_V_data_V_11, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_local_V_data_V_10, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_local_V_data_V_9, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_local_V_data_V_8, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 35 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_local_V_data_V_7, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_local_V_data_V_6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_local_V_data_V_5, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_local_V_data_V_4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 39 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_local_V_data_V_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 40 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_local_V_data_V_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 41 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_local_V_data_V_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 42 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_local_V_data_V_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 43 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str612)" [firmware/myproject_axi.cpp:17->firmware/myproject_axi.cpp:8]   --->   Operation 44 'specregionbegin' 'tmp_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.76ns)   --->   "br label %0" [firmware/myproject_axi.cpp:20->firmware/myproject_axi.cpp:8]   --->   Operation 45 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.69>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%ctype_data_V_1_0_i = phi i1024 [ undef, %hls_label_0_begin ], [ %or_ln203, %_ifconv ]" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 46 'phi' 'ctype_data_V_1_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%is_last_1_i_0_out_dc_0 = phi i1 [ false, %hls_label_0_begin ], [ %or_ln22, %_ifconv ]" [firmware/myproject_axi.cpp:22->firmware/myproject_axi.cpp:8]   --->   Operation 47 'phi' 'is_last_1_i_0_out_dc_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%j_0_i_0_i = phi i6 [ 0, %hls_label_0_begin ], [ %add_ln20, %_ifconv ]" [firmware/myproject_axi.cpp:20->firmware/myproject_axi.cpp:8]   --->   Operation 48 'phi' 'j_0_i_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.42ns)   --->   "%icmp_ln20 = icmp eq i6 %j_0_i_0_i, -32" [firmware/myproject_axi.cpp:20->firmware/myproject_axi.cpp:8]   --->   Operation 49 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 50 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (1.82ns)   --->   "%add_ln20 = add i6 %j_0_i_0_i, 1" [firmware/myproject_axi.cpp:20->firmware/myproject_axi.cpp:8]   --->   Operation 51 'add' 'add_ln20' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20, label %hls_label_0_end, label %_ifconv" [firmware/myproject_axi.cpp:20->firmware/myproject_axi.cpp:8]   --->   Operation 52 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%empty_146 = call { i1, float } @_ssdm_op_Read.axis.volatile.i1P.floatP(i1* %in_last_V, float* %in_data)" [firmware/myproject_axi.cpp:22->firmware/myproject_axi.cpp:8]   --->   Operation 53 'read' 'empty_146' <Predicate = (!icmp_ln20)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node or_ln22)   --->   "%in_last_V_tmp = extractvalue { i1, float } %empty_146, 0" [firmware/myproject_axi.cpp:22->firmware/myproject_axi.cpp:8]   --->   Operation 54 'extractvalue' 'in_last_V_tmp' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%in_data_tmp = extractvalue { i1, float } %empty_146, 1" [firmware/myproject_axi.cpp:22->firmware/myproject_axi.cpp:8]   --->   Operation 55 'extractvalue' 'in_data_tmp' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 56 [3/3] (3.69ns)   --->   "%d_assign_i_i = fpext float %in_data_tmp to double" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 56 'fpext' 'd_assign_i_i' <Predicate = (!icmp_ln20)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln203 = trunc i6 %j_0_i_0_i to i5" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 57 'trunc' 'trunc_ln203' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln22 = or i1 %in_last_V_tmp, %is_last_1_i_0_out_dc_0" [firmware/myproject_axi.cpp:22->firmware/myproject_axi.cpp:8]   --->   Operation 58 'or' 'or_ln22' <Predicate = (!icmp_ln20)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_data_0_V = trunc i1024 %ctype_data_V_1_0_i to i32" [firmware/myproject_axi.cpp:24->firmware/myproject_axi.cpp:8]   --->   Operation 59 'trunc' 'tmp_data_0_V' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_data_1_V = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %ctype_data_V_1_0_i, i32 32, i32 63)" [firmware/myproject_axi.cpp:24->firmware/myproject_axi.cpp:8]   --->   Operation 60 'partselect' 'tmp_data_1_V' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_data_2_V = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %ctype_data_V_1_0_i, i32 64, i32 95)" [firmware/myproject_axi.cpp:24->firmware/myproject_axi.cpp:8]   --->   Operation 61 'partselect' 'tmp_data_2_V' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_data_3_V = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %ctype_data_V_1_0_i, i32 96, i32 127)" [firmware/myproject_axi.cpp:24->firmware/myproject_axi.cpp:8]   --->   Operation 62 'partselect' 'tmp_data_3_V' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_data_4_V = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %ctype_data_V_1_0_i, i32 128, i32 159)" [firmware/myproject_axi.cpp:24->firmware/myproject_axi.cpp:8]   --->   Operation 63 'partselect' 'tmp_data_4_V' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_data_5_V = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %ctype_data_V_1_0_i, i32 160, i32 191)" [firmware/myproject_axi.cpp:24->firmware/myproject_axi.cpp:8]   --->   Operation 64 'partselect' 'tmp_data_5_V' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_data_6_V = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %ctype_data_V_1_0_i, i32 192, i32 223)" [firmware/myproject_axi.cpp:24->firmware/myproject_axi.cpp:8]   --->   Operation 65 'partselect' 'tmp_data_6_V' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_data_7_V = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %ctype_data_V_1_0_i, i32 224, i32 255)" [firmware/myproject_axi.cpp:24->firmware/myproject_axi.cpp:8]   --->   Operation 66 'partselect' 'tmp_data_7_V' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_data_8_V = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %ctype_data_V_1_0_i, i32 256, i32 287)" [firmware/myproject_axi.cpp:24->firmware/myproject_axi.cpp:8]   --->   Operation 67 'partselect' 'tmp_data_8_V' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_data_9_V = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %ctype_data_V_1_0_i, i32 288, i32 319)" [firmware/myproject_axi.cpp:24->firmware/myproject_axi.cpp:8]   --->   Operation 68 'partselect' 'tmp_data_9_V' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_data_10_V = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %ctype_data_V_1_0_i, i32 320, i32 351)" [firmware/myproject_axi.cpp:24->firmware/myproject_axi.cpp:8]   --->   Operation 69 'partselect' 'tmp_data_10_V' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_data_11_V = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %ctype_data_V_1_0_i, i32 352, i32 383)" [firmware/myproject_axi.cpp:24->firmware/myproject_axi.cpp:8]   --->   Operation 70 'partselect' 'tmp_data_11_V' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_data_12_V = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %ctype_data_V_1_0_i, i32 384, i32 415)" [firmware/myproject_axi.cpp:24->firmware/myproject_axi.cpp:8]   --->   Operation 71 'partselect' 'tmp_data_12_V' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_data_13_V = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %ctype_data_V_1_0_i, i32 416, i32 447)" [firmware/myproject_axi.cpp:24->firmware/myproject_axi.cpp:8]   --->   Operation 72 'partselect' 'tmp_data_13_V' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_data_14_V = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %ctype_data_V_1_0_i, i32 448, i32 479)" [firmware/myproject_axi.cpp:24->firmware/myproject_axi.cpp:8]   --->   Operation 73 'partselect' 'tmp_data_14_V' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_data_15_V = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %ctype_data_V_1_0_i, i32 480, i32 511)" [firmware/myproject_axi.cpp:24->firmware/myproject_axi.cpp:8]   --->   Operation 74 'partselect' 'tmp_data_15_V' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_data_16_V = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %ctype_data_V_1_0_i, i32 512, i32 543)" [firmware/myproject_axi.cpp:24->firmware/myproject_axi.cpp:8]   --->   Operation 75 'partselect' 'tmp_data_16_V' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_data_17_V = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %ctype_data_V_1_0_i, i32 544, i32 575)" [firmware/myproject_axi.cpp:24->firmware/myproject_axi.cpp:8]   --->   Operation 76 'partselect' 'tmp_data_17_V' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_data_18_V = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %ctype_data_V_1_0_i, i32 576, i32 607)" [firmware/myproject_axi.cpp:24->firmware/myproject_axi.cpp:8]   --->   Operation 77 'partselect' 'tmp_data_18_V' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_data_19_V = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %ctype_data_V_1_0_i, i32 608, i32 639)" [firmware/myproject_axi.cpp:24->firmware/myproject_axi.cpp:8]   --->   Operation 78 'partselect' 'tmp_data_19_V' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_data_20_V = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %ctype_data_V_1_0_i, i32 640, i32 671)" [firmware/myproject_axi.cpp:24->firmware/myproject_axi.cpp:8]   --->   Operation 79 'partselect' 'tmp_data_20_V' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_data_21_V = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %ctype_data_V_1_0_i, i32 672, i32 703)" [firmware/myproject_axi.cpp:24->firmware/myproject_axi.cpp:8]   --->   Operation 80 'partselect' 'tmp_data_21_V' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_data_22_V = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %ctype_data_V_1_0_i, i32 704, i32 735)" [firmware/myproject_axi.cpp:24->firmware/myproject_axi.cpp:8]   --->   Operation 81 'partselect' 'tmp_data_22_V' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_data_23_V = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %ctype_data_V_1_0_i, i32 736, i32 767)" [firmware/myproject_axi.cpp:24->firmware/myproject_axi.cpp:8]   --->   Operation 82 'partselect' 'tmp_data_23_V' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_data_24_V = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %ctype_data_V_1_0_i, i32 768, i32 799)" [firmware/myproject_axi.cpp:24->firmware/myproject_axi.cpp:8]   --->   Operation 83 'partselect' 'tmp_data_24_V' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_data_25_V = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %ctype_data_V_1_0_i, i32 800, i32 831)" [firmware/myproject_axi.cpp:24->firmware/myproject_axi.cpp:8]   --->   Operation 84 'partselect' 'tmp_data_25_V' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_data_26_V = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %ctype_data_V_1_0_i, i32 832, i32 863)" [firmware/myproject_axi.cpp:24->firmware/myproject_axi.cpp:8]   --->   Operation 85 'partselect' 'tmp_data_26_V' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_data_27_V = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %ctype_data_V_1_0_i, i32 864, i32 895)" [firmware/myproject_axi.cpp:24->firmware/myproject_axi.cpp:8]   --->   Operation 86 'partselect' 'tmp_data_27_V' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_data_28_V = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %ctype_data_V_1_0_i, i32 896, i32 927)" [firmware/myproject_axi.cpp:24->firmware/myproject_axi.cpp:8]   --->   Operation 87 'partselect' 'tmp_data_28_V' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_data_29_V = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %ctype_data_V_1_0_i, i32 928, i32 959)" [firmware/myproject_axi.cpp:24->firmware/myproject_axi.cpp:8]   --->   Operation 88 'partselect' 'tmp_data_29_V' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_data_30_V = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %ctype_data_V_1_0_i, i32 960, i32 991)" [firmware/myproject_axi.cpp:24->firmware/myproject_axi.cpp:8]   --->   Operation 89 'partselect' 'tmp_data_30_V' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_data_31_V = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %ctype_data_V_1_0_i, i32 992, i32 1023)" [firmware/myproject_axi.cpp:24->firmware/myproject_axi.cpp:8]   --->   Operation 90 'partselect' 'tmp_data_31_V' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P(i32* %in_local_V_data_V_0, i32* %in_local_V_data_V_1, i32* %in_local_V_data_V_2, i32* %in_local_V_data_V_3, i32* %in_local_V_data_V_4, i32* %in_local_V_data_V_5, i32* %in_local_V_data_V_6, i32* %in_local_V_data_V_7, i32* %in_local_V_data_V_8, i32* %in_local_V_data_V_9, i32* %in_local_V_data_V_10, i32* %in_local_V_data_V_11, i32* %in_local_V_data_V_12, i32* %in_local_V_data_V_13, i32* %in_local_V_data_V_14, i32* %in_local_V_data_V_15, i32* %in_local_V_data_V_16, i32* %in_local_V_data_V_17, i32* %in_local_V_data_V_18, i32* %in_local_V_data_V_19, i32* %in_local_V_data_V_20, i32* %in_local_V_data_V_21, i32* %in_local_V_data_V_22, i32* %in_local_V_data_V_23, i32* %in_local_V_data_V_24, i32* %in_local_V_data_V_25, i32* %in_local_V_data_V_26, i32* %in_local_V_data_V_27, i32* %in_local_V_data_V_28, i32* %in_local_V_data_V_29, i32* %in_local_V_data_V_30, i32* %in_local_V_data_V_31, i32 %tmp_data_0_V, i32 %tmp_data_1_V, i32 %tmp_data_2_V, i32 %tmp_data_3_V, i32 %tmp_data_4_V, i32 %tmp_data_5_V, i32 %tmp_data_6_V, i32 %tmp_data_7_V, i32 %tmp_data_8_V, i32 %tmp_data_9_V, i32 %tmp_data_10_V, i32 %tmp_data_11_V, i32 %tmp_data_12_V, i32 %tmp_data_13_V, i32 %tmp_data_14_V, i32 %tmp_data_15_V, i32 %tmp_data_16_V, i32 %tmp_data_17_V, i32 %tmp_data_18_V, i32 %tmp_data_19_V, i32 %tmp_data_20_V, i32 %tmp_data_21_V, i32 %tmp_data_22_V, i32 %tmp_data_23_V, i32 %tmp_data_24_V, i32 %tmp_data_25_V, i32 %tmp_data_26_V, i32 %tmp_data_27_V, i32 %tmp_data_28_V, i32 %tmp_data_29_V, i32 %tmp_data_30_V, i32 %tmp_data_31_V)" [firmware/myproject_axi.cpp:24->firmware/myproject_axi.cpp:8]   --->   Operation 91 'write' <Predicate = (icmp_ln20)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 3> <FIFO>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%empty_148 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str612, i32 %tmp_i)" [firmware/myproject_axi.cpp:25->firmware/myproject_axi.cpp:8]   --->   Operation 92 'specregionend' 'empty_148' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %is_last_1_i_0_out_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 93 'specinterface' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i1P(i1* %is_last_1_i_0_out_out, i1 %is_last_1_i_0_out_dc_0)" [firmware/myproject_axi.cpp:8]   --->   Operation 94 'write' <Predicate = (icmp_ln20)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 3> <FIFO>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "ret void" [firmware/myproject_axi.cpp:8]   --->   Operation 95 'ret' <Predicate = (icmp_ln20)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.69>
ST_3 : Operation 96 [2/3] (3.69ns)   --->   "%d_assign_i_i = fpext float %in_data_tmp to double" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 96 'fpext' 'd_assign_i_i' <Predicate = true> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.69>
ST_4 : Operation 97 [1/3] (3.69ns)   --->   "%d_assign_i_i = fpext float %in_data_tmp to double" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 97 'fpext' 'd_assign_i_i' <Predicate = true> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%bitcast_ln696 = bitcast double %d_assign_i_i to i64" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 98 'bitcast' 'bitcast_ln696' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln557 = trunc i64 %bitcast_ln696 to i63" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 99 'trunc' 'trunc_ln557' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696, i32 63)" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 100 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%p_Result_i_i = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696, i32 52, i32 62)" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 101 'partselect' 'p_Result_i_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln565 = trunc i64 %bitcast_ln696 to i52" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 102 'trunc' 'trunc_ln565' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.23>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln461 = zext i11 %p_Result_i_i to i12" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 103 'zext' 'zext_ln461' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_33_i = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565)" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 104 'bitconcatenate' 'tmp_33_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln569 = zext i53 %tmp_33_i to i54" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 105 'zext' 'zext_ln569' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (3.23ns)   --->   "%sub_ln461 = sub i54 0, %zext_ln569" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 106 'sub' 'sub_ln461' <Predicate = (tmp)> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (0.94ns)   --->   "%select_ln570 = select i1 %tmp, i54 %sub_ln461, i54 %zext_ln569" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 107 'select' 'select_ln570' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (2.78ns)   --->   "%icmp_ln571 = icmp eq i63 %trunc_ln557, 0" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 108 'icmp' 'icmp_ln571' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (1.54ns)   --->   "%sub_ln575 = sub i12 1075, %zext_ln461" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 109 'sub' 'sub_ln575' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (1.99ns)   --->   "%icmp_ln581 = icmp sgt i12 %sub_ln575, 16" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 110 'icmp' 'icmp_ln581' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (1.54ns)   --->   "%add_ln581 = add i12 -16, %sub_ln575" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 111 'add' 'add_ln581' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (1.54ns)   --->   "%sub_ln581 = sub i12 16, %sub_ln575" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 112 'sub' 'sub_ln581' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (0.69ns)   --->   "%select_ln581 = select i1 %icmp_ln581, i12 %add_ln581, i12 %sub_ln581" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 113 'select' 'select_ln581' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (1.99ns)   --->   "%icmp_ln582 = icmp eq i12 %sub_ln575, 16" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 114 'icmp' 'icmp_ln582' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln583 = trunc i54 %select_ln570 to i32" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 115 'trunc' 'trunc_ln583' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_3 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %select_ln581, i32 5, i32 11)" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 116 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.96>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln581 = sext i12 %select_ln581 to i32" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 117 'sext' 'sext_ln581' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (1.99ns)   --->   "%icmp_ln585 = icmp ult i12 %select_ln581, 54" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 118 'icmp' 'icmp_ln585' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 119 [1/1] (1.48ns)   --->   "%icmp_ln603 = icmp eq i7 %tmp_3, 0" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 119 'icmp' 'icmp_ln603' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln586 = zext i32 %sext_ln581 to i54" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 120 'zext' 'zext_ln586' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 121 [2/2] (3.88ns)   --->   "%ashr_ln586 = ashr i54 %select_ln570, %zext_ln586" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 121 'ashr' 'ashr_ln586' <Predicate = true> <Delay = 3.88> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%bitcast_ln696_1 = bitcast float %in_data_tmp to i32" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 122 'bitcast' 'bitcast_ln696_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_1, i32 31)" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 123 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%select_ln588 = select i1 %tmp_4, i32 -1, i32 0" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 124 'select' 'select_ln588' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 125 [2/2] (3.60ns)   --->   "%shl_ln604 = shl i32 %trunc_ln583, %sext_ln581" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 125 'shl' 'shl_ln604' <Predicate = true> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 126 [1/1] (0.97ns)   --->   "%or_ln582 = or i1 %icmp_ln571, %icmp_ln582" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 126 'or' 'or_ln582' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node and_ln581)   --->   "%xor_ln582 = xor i1 %or_ln582, true" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 127 'xor' 'xor_ln582' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 128 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln581 = and i1 %icmp_ln581, %xor_ln582" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 128 'and' 'and_ln581' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node and_ln585)   --->   "%xor_ln585 = xor i1 %icmp_ln585, true" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 129 'xor' 'xor_ln585' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 130 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln585 = and i1 %and_ln581, %xor_ln585" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 130 'and' 'and_ln585' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node or_ln603)   --->   "%and_ln585_1 = and i1 %and_ln581, %icmp_ln585" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 131 'and' 'and_ln585_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node and_ln603)   --->   "%or_ln581 = or i1 %or_ln582, %icmp_ln581" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 132 'or' 'or_ln581' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node and_ln603)   --->   "%xor_ln581 = xor i1 %or_ln581, true" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 133 'xor' 'xor_ln581' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 134 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln603 = and i1 %icmp_ln603, %xor_ln581" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 134 'and' 'and_ln603' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 135 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln603 = or i1 %and_ln603, %and_ln585_1" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 135 'or' 'or_ln603' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 136 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln603_1 = select i1 %and_ln585, i32 %select_ln588, i32 %trunc_ln583" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 136 'select' 'select_ln603_1' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.88>
ST_7 : Operation 137 [1/2] (3.88ns)   --->   "%ashr_ln586 = ashr i54 %select_ln570, %zext_ln586" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 137 'ashr' 'ashr_ln586' <Predicate = true> <Delay = 3.88> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 138 [1/2] (3.60ns)   --->   "%shl_ln604 = shl i32 %trunc_ln583, %sext_ln581" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 138 'shl' 'shl_ln604' <Predicate = true> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_2)   --->   "%xor_ln571 = xor i1 %icmp_ln571, true" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 139 'xor' 'xor_ln571' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_2)   --->   "%and_ln582 = and i1 %icmp_ln582, %xor_ln571" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 140 'and' 'and_ln582' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_2)   --->   "%or_ln603_1 = or i1 %and_ln585, %and_ln582" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 141 'or' 'or_ln603_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 142 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln603_2 = or i1 %or_ln603, %or_ln603_1" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 142 'or' 'or_ln603_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 143 [1/1] (0.00ns)   --->   "%shl_ln = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %trunc_ln203, i5 0)" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 143 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 144 [1/1] (0.00ns)   --->   "%empty_147 = or i10 %shl_ln, 31" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 144 'or' 'empty_147' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 145 [1/1] (1.77ns)   --->   "%icmp_ln203 = icmp ugt i10 %shl_ln, %empty_147" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 145 'icmp' 'icmp_ln203' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i10 %shl_ln to i11" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 146 'zext' 'zext_ln203' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node select_ln203_2)   --->   "%xor_ln203 = xor i11 %zext_ln203, 1023" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 147 'xor' 'xor_ln203' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 148 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln203_2 = select i1 %icmp_ln203, i11 %xor_ln203, i11 %zext_ln203" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 148 'select' 'select_ln203_2' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.30>
ST_8 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_3)   --->   "%trunc_ln586 = trunc i54 %ashr_ln586 to i32" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 149 'trunc' 'trunc_ln586' <Predicate = (!and_ln603 & or_ln603 & or_ln603_2)> <Delay = 0.00>
ST_8 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_3)   --->   "%select_ln603 = select i1 %and_ln603, i32 %shl_ln604, i32 %trunc_ln586" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 150 'select' 'select_ln603' <Predicate = (or_ln603 & or_ln603_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_3)   --->   "%select_ln603_2 = select i1 %or_ln603, i32 %select_ln603, i32 %select_ln603_1" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 151 'select' 'select_ln603_2' <Predicate = (or_ln603_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 152 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln603_3 = select i1 %or_ln603_2, i32 %select_ln603_2, i32 0" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 152 'select' 'select_ln603_3' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln203_2 = zext i32 %select_ln603_3 to i1024" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 153 'zext' 'zext_ln203_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln203_3 = zext i11 %select_ln203_2 to i1024" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 154 'zext' 'zext_ln203_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 155 [2/2] (3.60ns)   --->   "%shl_ln203 = shl i1024 %zext_ln203_2, %zext_ln203_3" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 155 'shl' 'shl_ln203' <Predicate = true> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.60>
ST_9 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln203_1 = zext i10 %empty_147 to i11" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 156 'zext' 'zext_ln203_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node and_ln203)   --->   "%select_ln203 = select i1 %icmp_ln203, i11 %zext_ln203, i11 %zext_ln203_1" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 157 'select' 'select_ln203' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node and_ln203)   --->   "%select_ln203_1 = select i1 %icmp_ln203, i11 %zext_ln203_1, i11 %zext_ln203" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 158 'select' 'select_ln203_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node and_ln203)   --->   "%xor_ln203_1 = xor i11 %select_ln203, 1023" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 159 'xor' 'xor_ln203_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node and_ln203)   --->   "%zext_ln203_4 = zext i11 %select_ln203_1 to i1024" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 160 'zext' 'zext_ln203_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node and_ln203)   --->   "%zext_ln203_5 = zext i11 %xor_ln203_1 to i1024" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 161 'zext' 'zext_ln203_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 162 [1/2] (3.60ns)   --->   "%shl_ln203 = shl i1024 %zext_ln203_2, %zext_ln203_3" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 162 'shl' 'shl_ln203' <Predicate = true> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node and_ln203)   --->   "%shl_ln203_1 = shl i1024 -1, %zext_ln203_4" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 163 'shl' 'shl_ln203_1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node and_ln203)   --->   "%lshr_ln203 = lshr i1024 -1, %zext_ln203_5" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 164 'lshr' 'lshr_ln203' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 165 [1/1] (3.46ns) (out node of the LUT)   --->   "%and_ln203 = and i1024 %shl_ln203_1, %lshr_ln203" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 165 'and' 'and_ln203' <Predicate = true> <Delay = 3.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.01>
ST_10 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node or_ln203)   --->   "%tmp_5 = call i1024 @llvm.part.select.i1024(i1024 %shl_ln203, i32 1023, i32 0)" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 166 'partselect' 'tmp_5' <Predicate = (icmp_ln203)> <Delay = 0.00>
ST_10 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node or_ln203)   --->   "%select_ln203_3 = select i1 %icmp_ln203, i1024 %tmp_5, i1024 %shl_ln203" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 167 'select' 'select_ln203_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node or_ln203)   --->   "%xor_ln203_2 = xor i1024 %and_ln203, -1" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 168 'xor' 'xor_ln203_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node or_ln203)   --->   "%and_ln203_1 = and i1024 %ctype_data_V_1_0_i, %xor_ln203_2" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 169 'and' 'and_ln203_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node or_ln203)   --->   "%and_ln203_2 = and i1024 %select_ln203_3, %and_ln203" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 170 'and' 'and_ln203_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 171 [1/1] (2.01ns) (out node of the LUT)   --->   "%or_ln203 = or i1024 %and_ln203_1, %and_ln203_2" [firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8]   --->   Operation 171 'or' 'or_ln203' <Predicate = true> <Delay = 2.01> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 172 [1/1] (0.00ns)   --->   "br label %0" [firmware/myproject_axi.cpp:20->firmware/myproject_axi.cpp:8]   --->   Operation 172 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('ctype_data_V_1_0_i', firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8) with incoming values : ('or_ln203', firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8) [72]  (1.77 ns)

 <State 2>: 3.7ns
The critical path consists of the following:
	axis read on port 'in_last_V' (firmware/myproject_axi.cpp:22->firmware/myproject_axi.cpp:8) [80]  (0 ns)
	'fpext' operation ('d_assign_i_i', firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8) [83]  (3.7 ns)

 <State 3>: 3.7ns
The critical path consists of the following:
	'fpext' operation ('d_assign_i_i', firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8) [83]  (3.7 ns)

 <State 4>: 3.7ns
The critical path consists of the following:
	'fpext' operation ('d_assign_i_i', firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8) [83]  (3.7 ns)

 <State 5>: 4.23ns
The critical path consists of the following:
	'sub' operation ('sub_ln575', firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8) [95]  (1.55 ns)
	'icmp' operation ('icmp_ln581', firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8) [96]  (1.99 ns)
	'select' operation ('select_ln581', firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8) [99]  (0.697 ns)

 <State 6>: 3.96ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln585', firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8) [103]  (1.99 ns)
	'xor' operation ('xor_ln585', firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8) [118]  (0 ns)
	'and' operation ('and_ln585', firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8) [119]  (0.978 ns)
	'select' operation ('select_ln603_1', firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8) [126]  (0.993 ns)

 <State 7>: 3.88ns
The critical path consists of the following:
	'ashr' operation ('ashr_ln586', firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8) [107]  (3.88 ns)

 <State 8>: 4.3ns
The critical path consists of the following:
	'select' operation ('select_ln603', firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8) [124]  (0 ns)
	'select' operation ('select_ln603_2', firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8) [128]  (0 ns)
	'select' operation ('select_ln603_3', firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8) [130]  (0.698 ns)
	'shl' operation ('shl_ln203', firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8) [146]  (3.61 ns)

 <State 9>: 3.61ns
The critical path consists of the following:
	'shl' operation ('shl_ln203', firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8) [146]  (3.61 ns)

 <State 10>: 2.01ns
The critical path consists of the following:
	'select' operation ('select_ln203_3', firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8) [148]  (0 ns)
	'and' operation ('and_ln203_2', firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8) [154]  (0 ns)
	'or' operation ('or_ln203', firmware/myproject_axi.cpp:21->firmware/myproject_axi.cpp:8) [155]  (2.01 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
