var pairs =
{
"performing":{"simulation":1,"mixed-language":1}
,"simulation":{"synopsys":1,"libraries":1,"timing":1}
,"synopsys":{"vcs":1,"vcs-mx":1}
,"section":{"explains":1}
,"explains":{"perform":1}
,"perform":{"simulation":1,"functional":1,"post-map":1}
,"vcs":{"verilog-only":1,"command":1,"-ri":1}
,"verilog-only":{"designs":1}
,"vhdl":{"designs":1,"simulation":1}
,"designs":{"refer":1}
,"refer":{"performing":1}
,"mixed-language":{"verilog":1}
,"verilog":{"vhdl":1,"systemverilog":1}
,"systemverilog":{"designs":1,"simulation":1}
,"functional":{"rtl":1}
,"rtl":{"simulation":1}
,"following":{"vcs":1,"procedure":1}
,"command":{"perform":1}
,"libraries":{"shown":1}
,"shown":{"table":1}
,"-ri":{"design_name":1}
,"design_name":{"test_bench":1,".vo":1,".sdf":1}
,"test_bench":{"lattice_verilog_library_location":1,".vo":1}
,"lattice_verilog_library_location":{"libext":1}
,"libext":{"v2k":1}
,"post-map":{"place-and-route":1}
,"place-and-route":{"gate-level":1}
,"gate-level":{"simulation":1}
,".vo":{"test_bench":1}
,"procedure":{"perform":1}
,"add":{"sdf_annotate":1}
,"sdf_annotate":{"line":1}
,"line":{"top-level":1}
,"top-level":{"test":1}
,"test":{"bench":1}
,"$sdf_annotate":{"design_name":1}
,".sdf":{"instance_name":1}
,"instance_name":{"sdf_log":1}
,"sdf_log":{"maximum":1}
,"third-party":{"simulators":1}
}
;Search.control.loadWordPairs(pairs);
