# Reading pref.tcl
# //  Questa Lattice OEM Edition-64
# //  Version 2024.2 win64 May 20 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# do {D:/RTL_FPGA/VHDL/lsfr_reg/sim_lsfr_reg/sim_lsfr_reg.mdo}
# Loading project sim_lsfr_reg
# Questa Lattice OEM Edition-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 21:07:10 on Apr 22,2025
# vcom -reportprogress 300 -work work D:/RTL_FPGA/VHDL/lsfr_reg/d_ff.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity d_ff
# -- Compiling architecture behavior of d_ff
# End time: 21:07:10 on Apr 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Lattice OEM Edition-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 21:07:10 on Apr 22,2025
# vcom -reportprogress 300 -work work D:/RTL_FPGA/VHDL/lsfr_reg/db_ff.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity db_ff
# -- Compiling architecture behavior of db_ff
# End time: 21:07:10 on Apr 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Lattice OEM Edition-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 21:07:10 on Apr 22,2025
# vcom -reportprogress 300 -work work D:/RTL_FPGA/VHDL/lsfr_reg/lsfr_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity LFSR
# -- Compiling architecture behaviour of LFSR
# End time: 21:07:10 on Apr 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Lattice OEM Edition-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 21:07:10 on Apr 22,2025
# vcom -reportprogress 300 -work work D:/RTL_FPGA/VHDL/lsfr_reg/LFSR_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity LFSR_tb
# -- Compiling architecture test of LFSR_tb
# ** Error: D:/RTL_FPGA/VHDL/lsfr_reg/LFSR_tb.vhd(40): Illegal target for signal assignment.
# ** Error: D:/RTL_FPGA/VHDL/lsfr_reg/LFSR_tb.vhd(40): (vcom-1136) Unknown identifier "clk_tb".
# ** Error: D:/RTL_FPGA/VHDL/lsfr_reg/LFSR_tb.vhd(40): (vcom-1136) Unknown identifier "clk_tb".
# ** Note: D:/RTL_FPGA/VHDL/lsfr_reg/LFSR_tb.vhd(60): VHDL Compiler exiting
# End time: 21:07:11 on Apr 22,2025, Elapsed time: 0:00:01
# Errors: 3, Warnings: 0
# ** Error: C:/lscc/diamond/3.14/questasim/win64/vcom failed.
# Error in macro D:\RTL_FPGA\VHDL\lsfr_reg\sim_lsfr_reg\sim_lsfr_reg.mdo line 17
# C:/lscc/diamond/3.14/questasim/win64/vcom failed.
#     while executing
# "vcom -work work "D:/RTL_FPGA/VHDL/lsfr_reg/LFSR_tb.vhd""
#     invoked from within
# "if {![file exists "D:/RTL_FPGA/VHDL/lsfr_reg/sim_lsfr_reg/sim_lsfr_reg.mpf"]} { 
# 	project new "D:/RTL_FPGA/VHDL/lsfr_reg/sim_lsfr_reg" sim_lsfr_reg
# 	p..."
# Compile of d_ff.vhd was successful.
# Compile of db_ff.vhd was successful.
# Compile of lsfr_reg.vhd was successful.
# Compile of LFSR_tb.vhd was successful.
# 4 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.lfsr_tb
# vsim -voptargs="+acc" work.lfsr_tb 
# Start time: 21:07:31 on Apr 22,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.lfsr_tb(test)#1
# Loading ieee.numeric_std(body)
# Loading work.lfsr(behaviour)#1
# Loading work.db_ff(behavior)#1
# Loading work.d_ff(behavior)#1
# Causality operation skipped due to absence of debug database file
run
# Compile of d_ff.vhd was successful.
# Compile of db_ff.vhd was successful.
# Compile of lsfr_reg.vhd was successful.
# Compile of LFSR_tb.vhd was successful.
# 4 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Error: D:/RTL_FPGA/VHDL/lsfr_reg/LFSR_tb.vhd(29): (vopt-1133) Type mismatch found on port "q".
#    In the component "LFSR", the port type is "ieee.std_logic_1164.STD_LOGIC".
#    In the entity "LFSR", the port type is "ieee.std_logic_1164.STD_LOGIC_VECTOR"
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=1.
# Compile of d_ff.vhd was successful.
# Compile of db_ff.vhd was successful.
# Compile of lsfr_reg.vhd was successful.
# Compile of LFSR_tb.vhd was successful.
# 4 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.lfsr_tb
# vsim -voptargs="+acc" work.lfsr_tb 
# Start time: 21:07:31 on Apr 22,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=2.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.lfsr_tb(test)#1
# Loading ieee.numeric_std(body)
# Loading work.lfsr(behaviour)#1
# Loading work.db_ff(behavior)#1
# Loading work.d_ff(behavior)#1
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
run
run
add wave -position end  sim:/lfsr_tb/clk
add wave -position end  sim:/lfsr_tb/up
add wave -position end  sim:/lfsr_tb/q
add wave -position end  sim:/lfsr_tb/clk_period
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
run
# End time: 21:24:52 on Apr 22,2025, Elapsed time: 0:17:21
# Errors: 0, Warnings: 2
