<html><body><samp><pre>
<!@TC:1721928723>

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09M
Install: /home/ombhilare999/microchip/SynplifyPro
OS: Pop!_OS 22.04 LTS
Hostname: pop-os
max virtual memory: unlimited (bytes)
max user processes: 28824
max stack size: 8388608 (bytes)


Implementation : synthesis

# Written on Thu Jul 25 13:32:06 2024

##### DESIGN INFO #######################################################

Top View:                "UART_TOP"
Constraint File(s):      "/home/ombhilare999/omkar/UofT/summer/summer-ta/ECE532/git_repo/MPFS-Disco-Kit/MPFS_interfaces/UART_TOP/designer/UART_TOP/synthesis.fdc"




##### SUMMARY ############################################################

Found 1 issues in 1 out of 1 constraints


##### DETAILS ############################################################



Clock Relationships
*******************

Starting     Ending     |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
-----------------------------------------------------------------------------------------------------------------------------------
i_Clk        i_Clk      |     40.000           |     No paths         |     No paths         |     No paths                         
===================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


<a name=UnconstrainedStartEndPointsCCK42></a>Unconstrained Start/End Points</a>
******************************

p:i_Reset
p:i_UART_RX
p:o_UART_TX


<a name=InapplicableconstraintsCCK43></a>Inapplicable constraints</a>
************************

(none)


<a name=ApplicableConstraintsWithIssuesCCK44></a>Applicable constraints with issues</a>
**********************************

create_clock -name i_Clk -period 40 -waveform {0 20} i_Clk
	@W::"/home/ombhilare999/omkar/UofT/summer/summer-ta/ECE532/git_repo/MPFS-Disco-Kit/MPFS_interfaces/UART_TOP/designer/UART_TOP/synthesis.fdc":7:0:7:0|object "i_Clk" is missing qualifier which may result in undesired results; objects must be of type port (get_ports), cell (get_cells), pin (get_pins), or net (get_nets)

<a name=ConstraintsWithMatchingWildcardExpressionsCCK45></a>Constraints with matching wildcard expressions</a>
**********************************************

(none)


<a name=LibraryReportCCK46></a>Library Report</a>
**************


# End of Constraint Checker Report

</pre></samp></body></html>
