
C:\Users\DELL\htc-workspace\tc27x_bsp_example\_iROM_TC27X_TRIBOARD_TC2X7_V1_0\tc27x_bsp_example.elf:     file format elf32-tricore


Disassembly of section .bmhd_0_org:

a0000000 <BMHD>:
a0000000:	20 00       	sub.a %sp,0
a0000002:	00 80       	rfe 
a0000004:	70 03       	.hword 0x0370
a0000006:	59 b3 00 00 	st.w [%a11]0,%d3
	...
a0000016:	00 00       	nop 
a0000018:	b4 b5       	st.h [%a11],%d5
a000001a:	e9 49 4b 4a 	st.b [%a4]-23285,%d9
a000001e:	16 b6       	and %d15,182

Disassembly of section .crt0_boot:

80000020 <_crt0_reset>:
80000020:	91 00 00 f8 	movh.a %a15,32768
80000024:	d9 ff fc 72 	lea %a15,[%a15]11772 <80002dfc <_start>>
80000028:	2d 0f 30 00 	ji %a15

Disassembly of section .bsp_trap_reset:

80000100 <BSP_TRAP_VECTOR_TABLE>:
80000100:	00 a0       	debug 
80000102:	0d 00 00 02 	svlcx 
80000106:	91 00 00 e8 	movh.a %a14,32768
8000010a:	d9 ee 00 80 	lea %a14,[%a14]512 <80000200 <Trap_0_Handler>>
8000010e:	dc 0e       	ji %a14
	...
80000120:	00 a0       	debug 
80000122:	0d 00 00 02 	svlcx 
80000126:	91 00 00 e8 	movh.a %a14,32768
8000012a:	d9 ee 1e 80 	lea %a14,[%a14]542 <8000021e <Trap_1_Handler>>
8000012e:	dc 0e       	ji %a14
	...
80000140:	00 a0       	debug 
80000142:	0d 00 00 02 	svlcx 
80000146:	91 00 00 e8 	movh.a %a14,32768
8000014a:	d9 ee 2a 90 	lea %a14,[%a14]618 <8000026a <Trap_2_Handler>>
8000014e:	dc 0e       	ji %a14
	...
80000160:	00 a0       	debug 
80000162:	0d 00 00 02 	svlcx 
80000166:	91 00 00 e8 	movh.a %a14,32768
8000016a:	d9 ee 2e a0 	lea %a14,[%a14]686 <800002ae <Trap_3_Handler>>
8000016e:	dc 0e       	ji %a14
	...
80000180:	00 a0       	debug 
80000182:	0d 00 00 02 	svlcx 
80000186:	91 00 00 e8 	movh.a %a14,32768
8000018a:	d9 ee 3a b0 	lea %a14,[%a14]762 <800002fa <Trap_4_Handler>>
8000018e:	dc 0e       	ji %a14
	...
800001a0:	00 a0       	debug 
800001a2:	0d 00 00 02 	svlcx 
800001a6:	91 00 00 e8 	movh.a %a14,32768
800001aa:	d9 ee 1e c0 	lea %a14,[%a14]798 <8000031e <Trap_5_Handler>>
800001ae:	dc 0e       	ji %a14
	...
800001c0:	00 a0       	debug 
800001c2:	0d 00 00 02 	svlcx 
800001c6:	91 00 00 e8 	movh.a %a14,32768
800001ca:	d9 ee 2c c0 	lea %a14,[%a14]812 <8000032c <Trap_6_Handler>>
800001ce:	dc 0e       	ji %a14
	...
800001e0:	00 a0       	debug 
800001e2:	0d 00 00 02 	svlcx 
800001e6:	91 00 00 e8 	movh.a %a14,32768
800001ea:	d9 ee 3a c0 	lea %a14,[%a14]826 <8000033a <Trap_7_Handler>>
800001ee:	dc 0e       	ji %a14
	...

80000200 <Trap_0_Handler>:
80000200:	40 ae       	mov.aa %a14,%sp
80000202:	20 08       	sub.a %sp,8
80000204:	02 ff       	mov %d15,%d15
80000206:	59 ef fc ff 	st.w [%a14]-4,%d15
8000020a:	19 ef fc ff 	ld.w %d15,[%a14]-4
8000020e:	6e 03       	jz %d15,80000214 <Trap_0_Handler+0x14>
80000210:	1e 14       	jeq %d15,1,80000218 <Trap_0_Handler+0x18>
80000212:	3c 04       	j 8000021a <Trap_0_Handler+0x1a>
80000214:	00 00       	nop 
80000216:	3c 02       	j 8000021a <Trap_0_Handler+0x1a>
80000218:	00 00       	nop 
8000021a:	00 a0       	debug 
8000021c:	3c 00       	j 8000021c <Trap_0_Handler+0x1c>

8000021e <Trap_1_Handler>:
8000021e:	40 ae       	mov.aa %a14,%sp
80000220:	20 08       	sub.a %sp,8
80000222:	02 ff       	mov %d15,%d15
80000224:	59 ef fc ff 	st.w [%a14]-4,%d15
80000228:	7b 00 00 f8 	movh %d15,32768
8000022c:	1b 4f 24 20 	addi %d2,%d15,580
80000230:	19 ef fc ff 	ld.w %d15,[%a14]-4
80000234:	c2 ff       	add %d15,-1
80000236:	ff 7f 15 80 	jge.u %d15,7,80000260 <Trap_1_Handler+0x42>
8000023a:	13 4f 20 f2 	madd %d15,%d2,%d15,4
8000023e:	60 ff       	mov.a %a15,%d15
80000240:	dc 0f       	ji %a15
80000242:	00 00       	nop 
80000244:	1d 00 10 00 	j 80000264 <Trap_1_Handler+0x46>
80000248:	1d 00 0e 00 	j 80000264 <Trap_1_Handler+0x46>
8000024c:	1d 00 0c 00 	j 80000264 <Trap_1_Handler+0x46>
80000250:	1d 00 0a 00 	j 80000264 <Trap_1_Handler+0x46>
80000254:	1d 00 08 00 	j 80000264 <Trap_1_Handler+0x46>
80000258:	1d 00 06 00 	j 80000264 <Trap_1_Handler+0x46>
8000025c:	1d 00 04 00 	j 80000264 <Trap_1_Handler+0x46>
80000260:	00 00       	nop 
80000262:	3c 02       	j 80000266 <Trap_1_Handler+0x48>
80000264:	00 00       	nop 
80000266:	00 a0       	debug 
80000268:	3c 00       	j 80000268 <Trap_1_Handler+0x4a>

8000026a <Trap_2_Handler>:
8000026a:	40 ae       	mov.aa %a14,%sp
8000026c:	20 08       	sub.a %sp,8
8000026e:	02 ff       	mov %d15,%d15
80000270:	59 ef fc ff 	st.w [%a14]-4,%d15
80000274:	7b 00 00 f8 	movh %d15,32768
80000278:	1b 0f 29 20 	addi %d2,%d15,656
8000027c:	19 ef fc ff 	ld.w %d15,[%a14]-4
80000280:	c2 ff       	add %d15,-1
80000282:	ff 5f 11 80 	jge.u %d15,5,800002a4 <Trap_2_Handler+0x3a>
80000286:	13 4f 20 f2 	madd %d15,%d2,%d15,4
8000028a:	60 ff       	mov.a %a15,%d15
8000028c:	dc 0f       	ji %a15
8000028e:	00 00       	nop 
80000290:	1d 00 0c 00 	j 800002a8 <Trap_2_Handler+0x3e>
80000294:	1d 00 0a 00 	j 800002a8 <Trap_2_Handler+0x3e>
80000298:	1d 00 08 00 	j 800002a8 <Trap_2_Handler+0x3e>
8000029c:	1d 00 06 00 	j 800002a8 <Trap_2_Handler+0x3e>
800002a0:	1d 00 04 00 	j 800002a8 <Trap_2_Handler+0x3e>
800002a4:	00 00       	nop 
800002a6:	3c 02       	j 800002aa <Trap_2_Handler+0x40>
800002a8:	00 00       	nop 
800002aa:	00 a0       	debug 
800002ac:	3c 00       	j 800002ac <Trap_2_Handler+0x42>

800002ae <Trap_3_Handler>:
800002ae:	40 ae       	mov.aa %a14,%sp
800002b0:	20 08       	sub.a %sp,8
800002b2:	02 ff       	mov %d15,%d15
800002b4:	59 ef fc ff 	st.w [%a14]-4,%d15
800002b8:	7b 00 00 f8 	movh %d15,32768
800002bc:	1b 4f 2d 20 	addi %d2,%d15,724
800002c0:	19 ef fc ff 	ld.w %d15,[%a14]-4
800002c4:	c2 ff       	add %d15,-1
800002c6:	ff 7f 15 80 	jge.u %d15,7,800002f0 <Trap_3_Handler+0x42>
800002ca:	13 4f 20 f2 	madd %d15,%d2,%d15,4
800002ce:	60 ff       	mov.a %a15,%d15
800002d0:	dc 0f       	ji %a15
800002d2:	00 00       	nop 
800002d4:	1d 00 10 00 	j 800002f4 <Trap_3_Handler+0x46>
800002d8:	1d 00 0e 00 	j 800002f4 <Trap_3_Handler+0x46>
800002dc:	1d 00 0c 00 	j 800002f4 <Trap_3_Handler+0x46>
800002e0:	1d 00 0a 00 	j 800002f4 <Trap_3_Handler+0x46>
800002e4:	1d 00 08 00 	j 800002f4 <Trap_3_Handler+0x46>
800002e8:	1d 00 06 00 	j 800002f4 <Trap_3_Handler+0x46>
800002ec:	1d 00 04 00 	j 800002f4 <Trap_3_Handler+0x46>
800002f0:	00 00       	nop 
800002f2:	3c 02       	j 800002f6 <Trap_3_Handler+0x48>
800002f4:	00 00       	nop 
800002f6:	00 a0       	debug 
800002f8:	3c 00       	j 800002f8 <Trap_3_Handler+0x4a>

800002fa <Trap_4_Handler>:
800002fa:	40 ae       	mov.aa %a14,%sp
800002fc:	20 08       	sub.a %sp,8
800002fe:	02 ff       	mov %d15,%d15
80000300:	59 ef fc ff 	st.w [%a14]-4,%d15
80000304:	19 ef fc ff 	ld.w %d15,[%a14]-4
80000308:	1e 24       	jeq %d15,2,80000310 <Trap_4_Handler+0x16>
8000030a:	1e 35       	jeq %d15,3,80000314 <Trap_4_Handler+0x1a>
8000030c:	1e 16       	jeq %d15,1,80000318 <Trap_4_Handler+0x1e>
8000030e:	3c 06       	j 8000031a <Trap_4_Handler+0x20>
80000310:	00 00       	nop 
80000312:	3c 04       	j 8000031a <Trap_4_Handler+0x20>
80000314:	00 00       	nop 
80000316:	3c 02       	j 8000031a <Trap_4_Handler+0x20>
80000318:	00 00       	nop 
8000031a:	00 a0       	debug 
8000031c:	3c 00       	j 8000031c <Trap_4_Handler+0x22>

8000031e <Trap_5_Handler>:
8000031e:	40 ae       	mov.aa %a14,%sp
80000320:	20 08       	sub.a %sp,8
80000322:	02 ff       	mov %d15,%d15
80000324:	59 ef fc ff 	st.w [%a14]-4,%d15
80000328:	00 a0       	debug 
8000032a:	3c 00       	j 8000032a <Trap_5_Handler+0xc>

8000032c <Trap_6_Handler>:
8000032c:	40 ae       	mov.aa %a14,%sp
8000032e:	20 08       	sub.a %sp,8
80000330:	02 ff       	mov %d15,%d15
80000332:	59 ef fc ff 	st.w [%a14]-4,%d15
80000336:	00 a0       	debug 
80000338:	3c 00       	j 80000338 <Trap_6_Handler+0xc>

8000033a <Trap_7_Handler>:
8000033a:	40 ae       	mov.aa %a14,%sp
8000033c:	20 08       	sub.a %sp,8
8000033e:	02 ff       	mov %d15,%d15
80000340:	59 ef fc ff 	st.w [%a14]-4,%d15
80000344:	19 ef fc ff 	ld.w %d15,[%a14]-4
80000348:	6e 02       	jz %d15,8000034c <Trap_7_Handler+0x12>
8000034a:	3c 02       	j 8000034e <Trap_7_Handler+0x14>
8000034c:	00 00       	nop 
8000034e:	00 a0       	debug 
80000350:	3c 00       	j 80000350 <Trap_7_Handler+0x16>
	...

Disassembly of section .CPU0.bsp_isr_vector_table:

80000800 <BSP_ISR_VECTOR_TABLE_CPU0>:
80000800:	e0 00 91 00 01 e7 d9 ee 00 00 d4 ee 2d 0e 00 00     ............-...
80000810:	0d 00 40 02 00 80 00 00 00 00 00 00 00 00 00 00     ..@.............
80000820:	e0 01 91 00 01 e7 d9 ee 04 00 d4 ee 2d 0e 00 00     ............-...
80000830:	0d 00 40 02 00 80 00 00 00 00 00 00 00 00 00 00     ..@.............
80000840:	e0 02 91 00 01 e7 d9 ee 08 00 d4 ee 2d 0e 00 00     ............-...
80000850:	0d 00 40 02 00 80 00 00 00 00 00 00 00 00 00 00     ..@.............
80000860:	e0 03 91 00 01 e7 d9 ee 0c 00 d4 ee 2d 0e 00 00     ............-...
80000870:	0d 00 40 02 00 80 00 00 00 00 00 00 00 00 00 00     ..@.............
80000880:	e0 04 91 00 01 e7 d9 ee 10 00 d4 ee 2d 0e 00 00     ............-...
80000890:	0d 00 40 02 00 80 00 00 00 00 00 00 00 00 00 00     ..@.............
800008a0:	e0 05 91 00 01 e7 d9 ee 14 00 d4 ee 2d 0e 00 00     ............-...
800008b0:	0d 00 40 02 00 80 00 00 00 00 00 00 00 00 00 00     ..@.............
800008c0:	e0 06 91 00 01 e7 d9 ee 18 00 d4 ee 2d 0e 00 00     ............-...
800008d0:	0d 00 40 02 00 80 00 00 00 00 00 00 00 00 00 00     ..@.............
800008e0:	e0 07 91 00 01 e7 d9 ee 1c 00 d4 ee 2d 0e 00 00     ............-...
800008f0:	0d 00 40 02 00 80 00 00 00 00 00 00 00 00 00 00     ..@.............
80000900:	e0 08 91 00 01 e7 d9 ee 20 00 d4 ee 2d 0e 00 00     ........ ...-...
80000910:	0d 00 40 02 00 80 00 00 00 00 00 00 00 00 00 00     ..@.............
80000920:	e0 09 91 00 01 e7 d9 ee 24 00 d4 ee 2d 0e 00 00     ........$...-...
80000930:	0d 00 40 02 00 80 00 00 00 00 00 00 00 00 00 00     ..@.............
80000940:	e0 0a 91 00 01 e7 d9 ee 28 00 d4 ee 2d 0e 00 00     ........(...-...
80000950:	0d 00 40 02 00 80 00 00 00 00 00 00 00 00 00 00     ..@.............
80000960:	e0 0b 91 00 01 e7 d9 ee 2c 00 d4 ee 2d 0e 00 00     ........,...-...
80000970:	0d 00 40 02 00 80 00 00 00 00 00 00 00 00 00 00     ..@.............
80000980:	e0 0c 91 00 01 e7 d9 ee 30 00 d4 ee 2d 0e 00 00     ........0...-...
80000990:	0d 00 40 02 00 80 00 00 00 00 00 00 00 00 00 00     ..@.............
800009a0:	e0 0d 91 00 01 e7 d9 ee 34 00 d4 ee 2d 0e 00 00     ........4...-...
800009b0:	0d 00 40 02 00 80 00 00 00 00 00 00 00 00 00 00     ..@.............
800009c0:	e0 0e 91 00 01 e7 d9 ee 38 00 d4 ee 2d 0e 00 00     ........8...-...
800009d0:	0d 00 40 02 00 80 00 00 00 00 00 00 00 00 00 00     ..@.............
800009e0:	e0 0f 91 00 01 e7 d9 ee 3c 00 d4 ee 2d 0e 00 00     ........<...-...
800009f0:	0d 00 40 02 00 80 00 00 00 00 00 00 00 00 00 00     ..@.............
80000a00:	e0 10 91 00 01 e7 d9 ee 00 10 d4 ee 2d 0e 00 00     ............-...
80000a10:	0d 00 40 02 00 80 00 00 00 00 00 00 00 00 00 00     ..@.............
80000a20:	e0 11 91 00 01 e7 d9 ee 04 10 d4 ee 2d 0e 00 00     ............-...
80000a30:	0d 00 40 02 00 80 00 00 00 00 00 00 00 00 00 00     ..@.............
80000a40:	e0 12 91 00 01 e7 d9 ee 08 10 d4 ee 2d 0e 00 00     ............-...
80000a50:	0d 00 40 02 00 80 00 00 00 00 00 00 00 00 00 00     ..@.............
80000a60:	e0 13 91 00 01 e7 d9 ee 0c 10 d4 ee 2d 0e 00 00     ............-...
80000a70:	0d 00 40 02 00 80 00 00 00 00 00 00 00 00 00 00     ..@.............
80000a80:	e0 14 91 00 01 e7 d9 ee 10 10 d4 ee 2d 0e 00 00     ............-...
80000a90:	0d 00 40 02 00 80 00 00 00 00 00 00 00 00 00 00     ..@.............
80000aa0:	e0 15 91 00 01 e7 d9 ee 14 10 d4 ee 2d 0e 00 00     ............-...
80000ab0:	0d 00 40 02 00 80 00 00 00 00 00 00 00 00 00 00     ..@.............
80000ac0:	e0 16 91 00 01 e7 d9 ee 18 10 d4 ee 2d 0e 00 00     ............-...
80000ad0:	0d 00 40 02 00 80 00 00 00 00 00 00 00 00 00 00     ..@.............
80000ae0:	e0 17 91 00 01 e7 d9 ee 1c 10 d4 ee 2d 0e 00 00     ............-...
80000af0:	0d 00 40 02 00 80 00 00 00 00 00 00 00 00 00 00     ..@.............
80000b00:	e0 18 91 00 01 e7 d9 ee 20 10 d4 ee 2d 0e 00 00     ........ ...-...
80000b10:	0d 00 40 02 00 80 00 00 00 00 00 00 00 00 00 00     ..@.............
80000b20:	e0 19 91 00 01 e7 d9 ee 24 10 d4 ee 2d 0e 00 00     ........$...-...
80000b30:	0d 00 40 02 00 80 00 00 00 00 00 00 00 00 00 00     ..@.............
80000b40:	e0 1a 91 00 01 e7 d9 ee 28 10 d4 ee 2d 0e 00 00     ........(...-...
80000b50:	0d 00 40 02 00 80 00 00 00 00 00 00 00 00 00 00     ..@.............
80000b60:	e0 1b 91 00 01 e7 d9 ee 2c 10 d4 ee 2d 0e 00 00     ........,...-...
80000b70:	0d 00 40 02 00 80 00 00 00 00 00 00 00 00 00 00     ..@.............
80000b80:	e0 1c 91 00 01 e7 d9 ee 30 10 d4 ee 2d 0e 00 00     ........0...-...
80000b90:	0d 00 40 02 00 80 00 00 00 00 00 00 00 00 00 00     ..@.............
80000ba0:	e0 1d 91 00 01 e7 d9 ee 34 10 d4 ee 2d 0e 00 00     ........4...-...
80000bb0:	0d 00 40 02 00 80 00 00 00 00 00 00 00 00 00 00     ..@.............
80000bc0:	e0 1e 91 00 01 e7 d9 ee 38 10 d4 ee 2d 0e 00 00     ........8...-...
80000bd0:	0d 00 40 02 00 80 00 00 00 00 00 00 00 00 00 00     ..@.............
80000be0:	e0 1f 91 00 01 e7 d9 ee 3c 10 d4 ee 2d 0e 00 00     ........<...-...
80000bf0:	0d 00 40 02 00 80 00 00 00 00 00 00 00 00 00 00     ..@.............
	...

Disassembly of section .CPU1.bsp_isr_vector_table:

80001000 <BSP_ISR_VECTOR_TABLE_CPU1>:
80001000:	e0 00 91 00 01 e6 d9 ee 00 00 d4 ee 2d 0e 00 00     ............-...
80001010:	0d 00 40 02 00 80 00 00 00 00 00 00 00 00 00 00     ..@.............
80001020:	e0 01 91 00 01 e6 d9 ee 04 00 d4 ee 2d 0e 00 00     ............-...
80001030:	0d 00 40 02 00 80 00 00 00 00 00 00 00 00 00 00     ..@.............
80001040:	e0 02 91 00 01 e6 d9 ee 08 00 d4 ee 2d 0e 00 00     ............-...
80001050:	0d 00 40 02 00 80 00 00 00 00 00 00 00 00 00 00     ..@.............
80001060:	e0 03 91 00 01 e6 d9 ee 0c 00 d4 ee 2d 0e 00 00     ............-...
80001070:	0d 00 40 02 00 80 00 00 00 00 00 00 00 00 00 00     ..@.............
80001080:	e0 04 91 00 01 e6 d9 ee 10 00 d4 ee 2d 0e 00 00     ............-...
80001090:	0d 00 40 02 00 80 00 00 00 00 00 00 00 00 00 00     ..@.............
800010a0:	e0 05 91 00 01 e6 d9 ee 14 00 d4 ee 2d 0e 00 00     ............-...
800010b0:	0d 00 40 02 00 80 00 00 00 00 00 00 00 00 00 00     ..@.............
800010c0:	e0 06 91 00 01 e6 d9 ee 18 00 d4 ee 2d 0e 00 00     ............-...
800010d0:	0d 00 40 02 00 80 00 00 00 00 00 00 00 00 00 00     ..@.............
800010e0:	e0 07 91 00 01 e6 d9 ee 1c 00 d4 ee 2d 0e 00 00     ............-...
800010f0:	0d 00 40 02 00 80 00 00 00 00 00 00 00 00 00 00     ..@.............
80001100:	e0 08 91 00 01 e6 d9 ee 20 00 d4 ee 2d 0e 00 00     ........ ...-...
80001110:	0d 00 40 02 00 80 00 00 00 00 00 00 00 00 00 00     ..@.............
80001120:	e0 09 91 00 01 e6 d9 ee 24 00 d4 ee 2d 0e 00 00     ........$...-...
80001130:	0d 00 40 02 00 80 00 00 00 00 00 00 00 00 00 00     ..@.............
80001140:	e0 0a 91 00 01 e6 d9 ee 28 00 d4 ee 2d 0e 00 00     ........(...-...
80001150:	0d 00 40 02 00 80 00 00 00 00 00 00 00 00 00 00     ..@.............
80001160:	e0 0b 91 00 01 e6 d9 ee 2c 00 d4 ee 2d 0e 00 00     ........,...-...
80001170:	0d 00 40 02 00 80 00 00 00 00 00 00 00 00 00 00     ..@.............
80001180:	e0 0c 91 00 01 e6 d9 ee 30 00 d4 ee 2d 0e 00 00     ........0...-...
80001190:	0d 00 40 02 00 80 00 00 00 00 00 00 00 00 00 00     ..@.............
800011a0:	e0 0d 91 00 01 e6 d9 ee 34 00 d4 ee 2d 0e 00 00     ........4...-...
800011b0:	0d 00 40 02 00 80 00 00 00 00 00 00 00 00 00 00     ..@.............
800011c0:	e0 0e 91 00 01 e6 d9 ee 38 00 d4 ee 2d 0e 00 00     ........8...-...
800011d0:	0d 00 40 02 00 80 00 00 00 00 00 00 00 00 00 00     ..@.............
800011e0:	e0 0f 91 00 01 e6 d9 ee 3c 00 d4 ee 2d 0e 00 00     ........<...-...
800011f0:	0d 00 40 02 00 80 00 00 00 00 00 00 00 00 00 00     ..@.............
80001200:	e0 10 91 00 01 e6 d9 ee 00 10 d4 ee 2d 0e 00 00     ............-...
80001210:	0d 00 40 02 00 80 00 00 00 00 00 00 00 00 00 00     ..@.............
80001220:	e0 11 91 00 01 e6 d9 ee 04 10 d4 ee 2d 0e 00 00     ............-...
80001230:	0d 00 40 02 00 80 00 00 00 00 00 00 00 00 00 00     ..@.............
80001240:	e0 12 91 00 01 e6 d9 ee 08 10 d4 ee 2d 0e 00 00     ............-...
80001250:	0d 00 40 02 00 80 00 00 00 00 00 00 00 00 00 00     ..@.............
80001260:	e0 13 91 00 01 e6 d9 ee 0c 10 d4 ee 2d 0e 00 00     ............-...
80001270:	0d 00 40 02 00 80 00 00 00 00 00 00 00 00 00 00     ..@.............
80001280:	e0 14 91 00 01 e6 d9 ee 10 10 d4 ee 2d 0e 00 00     ............-...
80001290:	0d 00 40 02 00 80 00 00 00 00 00 00 00 00 00 00     ..@.............
800012a0:	e0 15 91 00 01 e6 d9 ee 14 10 d4 ee 2d 0e 00 00     ............-...
800012b0:	0d 00 40 02 00 80 00 00 00 00 00 00 00 00 00 00     ..@.............
800012c0:	e0 16 91 00 01 e6 d9 ee 18 10 d4 ee 2d 0e 00 00     ............-...
800012d0:	0d 00 40 02 00 80 00 00 00 00 00 00 00 00 00 00     ..@.............
800012e0:	e0 17 91 00 01 e6 d9 ee 1c 10 d4 ee 2d 0e 00 00     ............-...
800012f0:	0d 00 40 02 00 80 00 00 00 00 00 00 00 00 00 00     ..@.............
80001300:	e0 18 91 00 01 e6 d9 ee 20 10 d4 ee 2d 0e 00 00     ........ ...-...
80001310:	0d 00 40 02 00 80 00 00 00 00 00 00 00 00 00 00     ..@.............
80001320:	e0 19 91 00 01 e6 d9 ee 24 10 d4 ee 2d 0e 00 00     ........$...-...
80001330:	0d 00 40 02 00 80 00 00 00 00 00 00 00 00 00 00     ..@.............
80001340:	e0 1a 91 00 01 e6 d9 ee 28 10 d4 ee 2d 0e 00 00     ........(...-...
80001350:	0d 00 40 02 00 80 00 00 00 00 00 00 00 00 00 00     ..@.............
80001360:	e0 1b 91 00 01 e6 d9 ee 2c 10 d4 ee 2d 0e 00 00     ........,...-...
80001370:	0d 00 40 02 00 80 00 00 00 00 00 00 00 00 00 00     ..@.............
80001380:	e0 1c 91 00 01 e6 d9 ee 30 10 d4 ee 2d 0e 00 00     ........0...-...
80001390:	0d 00 40 02 00 80 00 00 00 00 00 00 00 00 00 00     ..@.............
800013a0:	e0 1d 91 00 01 e6 d9 ee 34 10 d4 ee 2d 0e 00 00     ........4...-...
800013b0:	0d 00 40 02 00 80 00 00 00 00 00 00 00 00 00 00     ..@.............
800013c0:	e0 1e 91 00 01 e6 d9 ee 38 10 d4 ee 2d 0e 00 00     ........8...-...
800013d0:	0d 00 40 02 00 80 00 00 00 00 00 00 00 00 00 00     ..@.............
800013e0:	e0 1f 91 00 01 e6 d9 ee 3c 10 d4 ee 2d 0e 00 00     ........<...-...
800013f0:	0d 00 40 02 00 80 00 00 00 00 00 00 00 00 00 00     ..@.............
	...

Disassembly of section .CPU2.bsp_isr_vector_table:

80001800 <BSP_ISR_VECTOR_TABLE_CPU2>:
80001800:	e0 00 91 00 01 e5 d9 ee 00 00 d4 ee 2d 0e 00 00     ............-...
80001810:	0d 00 40 02 00 80 00 00 00 00 00 00 00 00 00 00     ..@.............
80001820:	e0 01 91 00 01 e5 d9 ee 04 00 d4 ee 2d 0e 00 00     ............-...
80001830:	0d 00 40 02 00 80 00 00 00 00 00 00 00 00 00 00     ..@.............
80001840:	e0 02 91 00 01 e5 d9 ee 08 00 d4 ee 2d 0e 00 00     ............-...
80001850:	0d 00 40 02 00 80 00 00 00 00 00 00 00 00 00 00     ..@.............
80001860:	e0 03 91 00 01 e5 d9 ee 0c 00 d4 ee 2d 0e 00 00     ............-...
80001870:	0d 00 40 02 00 80 00 00 00 00 00 00 00 00 00 00     ..@.............
80001880:	e0 04 91 00 01 e5 d9 ee 10 00 d4 ee 2d 0e 00 00     ............-...
80001890:	0d 00 40 02 00 80 00 00 00 00 00 00 00 00 00 00     ..@.............
800018a0:	e0 05 91 00 01 e5 d9 ee 14 00 d4 ee 2d 0e 00 00     ............-...
800018b0:	0d 00 40 02 00 80 00 00 00 00 00 00 00 00 00 00     ..@.............
800018c0:	e0 06 91 00 01 e5 d9 ee 18 00 d4 ee 2d 0e 00 00     ............-...
800018d0:	0d 00 40 02 00 80 00 00 00 00 00 00 00 00 00 00     ..@.............
800018e0:	e0 07 91 00 01 e5 d9 ee 1c 00 d4 ee 2d 0e 00 00     ............-...
800018f0:	0d 00 40 02 00 80 00 00 00 00 00 00 00 00 00 00     ..@.............
80001900:	e0 08 91 00 01 e5 d9 ee 20 00 d4 ee 2d 0e 00 00     ........ ...-...
80001910:	0d 00 40 02 00 80 00 00 00 00 00 00 00 00 00 00     ..@.............
80001920:	e0 09 91 00 01 e5 d9 ee 24 00 d4 ee 2d 0e 00 00     ........$...-...
80001930:	0d 00 40 02 00 80 00 00 00 00 00 00 00 00 00 00     ..@.............
80001940:	e0 0a 91 00 01 e5 d9 ee 28 00 d4 ee 2d 0e 00 00     ........(...-...
80001950:	0d 00 40 02 00 80 00 00 00 00 00 00 00 00 00 00     ..@.............
80001960:	e0 0b 91 00 01 e5 d9 ee 2c 00 d4 ee 2d 0e 00 00     ........,...-...
80001970:	0d 00 40 02 00 80 00 00 00 00 00 00 00 00 00 00     ..@.............
80001980:	e0 0c 91 00 01 e5 d9 ee 30 00 d4 ee 2d 0e 00 00     ........0...-...
80001990:	0d 00 40 02 00 80 00 00 00 00 00 00 00 00 00 00     ..@.............
800019a0:	e0 0d 91 00 01 e5 d9 ee 34 00 d4 ee 2d 0e 00 00     ........4...-...
800019b0:	0d 00 40 02 00 80 00 00 00 00 00 00 00 00 00 00     ..@.............
800019c0:	e0 0e 91 00 01 e5 d9 ee 38 00 d4 ee 2d 0e 00 00     ........8...-...
800019d0:	0d 00 40 02 00 80 00 00 00 00 00 00 00 00 00 00     ..@.............
800019e0:	e0 0f 91 00 01 e5 d9 ee 3c 00 d4 ee 2d 0e 00 00     ........<...-...
800019f0:	0d 00 40 02 00 80 00 00 00 00 00 00 00 00 00 00     ..@.............
80001a00:	e0 10 91 00 01 e5 d9 ee 00 10 d4 ee 2d 0e 00 00     ............-...
80001a10:	0d 00 40 02 00 80 00 00 00 00 00 00 00 00 00 00     ..@.............
80001a20:	e0 11 91 00 01 e5 d9 ee 04 10 d4 ee 2d 0e 00 00     ............-...
80001a30:	0d 00 40 02 00 80 00 00 00 00 00 00 00 00 00 00     ..@.............
80001a40:	e0 12 91 00 01 e5 d9 ee 08 10 d4 ee 2d 0e 00 00     ............-...
80001a50:	0d 00 40 02 00 80 00 00 00 00 00 00 00 00 00 00     ..@.............
80001a60:	e0 13 91 00 01 e5 d9 ee 0c 10 d4 ee 2d 0e 00 00     ............-...
80001a70:	0d 00 40 02 00 80 00 00 00 00 00 00 00 00 00 00     ..@.............
80001a80:	e0 14 91 00 01 e5 d9 ee 10 10 d4 ee 2d 0e 00 00     ............-...
80001a90:	0d 00 40 02 00 80 00 00 00 00 00 00 00 00 00 00     ..@.............
80001aa0:	e0 15 91 00 01 e5 d9 ee 14 10 d4 ee 2d 0e 00 00     ............-...
80001ab0:	0d 00 40 02 00 80 00 00 00 00 00 00 00 00 00 00     ..@.............
80001ac0:	e0 16 91 00 01 e5 d9 ee 18 10 d4 ee 2d 0e 00 00     ............-...
80001ad0:	0d 00 40 02 00 80 00 00 00 00 00 00 00 00 00 00     ..@.............
80001ae0:	e0 17 91 00 01 e5 d9 ee 1c 10 d4 ee 2d 0e 00 00     ............-...
80001af0:	0d 00 40 02 00 80 00 00 00 00 00 00 00 00 00 00     ..@.............
80001b00:	e0 18 91 00 01 e5 d9 ee 20 10 d4 ee 2d 0e 00 00     ........ ...-...
80001b10:	0d 00 40 02 00 80 00 00 00 00 00 00 00 00 00 00     ..@.............
80001b20:	e0 19 91 00 01 e5 d9 ee 24 10 d4 ee 2d 0e 00 00     ........$...-...
80001b30:	0d 00 40 02 00 80 00 00 00 00 00 00 00 00 00 00     ..@.............
80001b40:	e0 1a 91 00 01 e5 d9 ee 28 10 d4 ee 2d 0e 00 00     ........(...-...
80001b50:	0d 00 40 02 00 80 00 00 00 00 00 00 00 00 00 00     ..@.............
80001b60:	e0 1b 91 00 01 e5 d9 ee 2c 10 d4 ee 2d 0e 00 00     ........,...-...
80001b70:	0d 00 40 02 00 80 00 00 00 00 00 00 00 00 00 00     ..@.............
80001b80:	e0 1c 91 00 01 e5 d9 ee 30 10 d4 ee 2d 0e 00 00     ........0...-...
80001b90:	0d 00 40 02 00 80 00 00 00 00 00 00 00 00 00 00     ..@.............
80001ba0:	e0 1d 91 00 01 e5 d9 ee 34 10 d4 ee 2d 0e 00 00     ........4...-...
80001bb0:	0d 00 40 02 00 80 00 00 00 00 00 00 00 00 00 00     ..@.............
80001bc0:	e0 1e 91 00 01 e5 d9 ee 38 10 d4 ee 2d 0e 00 00     ........8...-...
80001bd0:	0d 00 40 02 00 80 00 00 00 00 00 00 00 00 00 00     ..@.............
80001be0:	e0 1f 91 00 01 e5 d9 ee 3c 10 d4 ee 2d 0e 00 00     ........<...-...
80001bf0:	0d 00 40 02 00 80 00 00 00 00 00 00 00 00 00 00     ..@.............
	...

Disassembly of section .code:

80002000 <bsp_board_wdg_Disable>:
80002000:	40 ae       	mov.aa %a14,%sp
80002002:	00 90       	ret 

80002004 <bsp_board_led_InitAll>:
80002004:	40 ae       	mov.aa %a14,%sp
80002006:	20 10       	sub.a %sp,16
80002008:	59 e4 f4 ff 	st.w [%a14]-12,%d4
8000200c:	82 0f       	mov %d15,0
8000200e:	59 ef fc ff 	st.w [%a14]-4,%d15
80002012:	3c 0d       	j 8000202c <bsp_board_led_InitAll+0x28>
80002014:	19 ef fc ff 	ld.w %d15,[%a14]-4
80002018:	02 f4       	mov %d4,%d15
8000201a:	19 e5 f4 ff 	ld.w %d5,[%a14]-12
8000201e:	6d 00 0d 00 	call 80002038 <bsp_board_led_Init>
80002022:	19 ef fc ff 	ld.w %d15,[%a14]-4
80002026:	c2 1f       	add %d15,1
80002028:	59 ef fc ff 	st.w [%a14]-4,%d15
8000202c:	19 ef fc ff 	ld.w %d15,[%a14]-4
80002030:	8b 8f 40 f2 	lt %d15,%d15,8
80002034:	ee f0       	jnz %d15,80002014 <bsp_board_led_InitAll+0x10>
80002036:	00 90       	ret 

80002038 <bsp_board_led_Init>:
80002038:	40 ae       	mov.aa %a14,%sp
8000203a:	20 10       	sub.a %sp,16
8000203c:	59 e4 fc ff 	st.w [%a14]-4,%d4
80002040:	59 e5 f8 ff 	st.w [%a14]-8,%d5
80002044:	7b 00 00 f8 	movh %d15,32768
80002048:	1b 8f 14 23 	addi %d2,%d15,12616
8000204c:	19 ef fc ff 	ld.w %d15,[%a14]-4
80002050:	06 3f       	sh %d15,3
80002052:	42 2f       	add %d15,%d2
80002054:	60 ff       	mov.a %a15,%d15
80002056:	48 02       	ld.w %d2,[%a15]0
80002058:	7b 00 00 f8 	movh %d15,32768
8000205c:	1b 8f 14 33 	addi %d3,%d15,12616
80002060:	19 ef fc ff 	ld.w %d15,[%a14]-4
80002064:	06 3f       	sh %d15,3
80002066:	42 3f       	add %d15,%d3
80002068:	c2 4f       	add %d15,4
8000206a:	60 ff       	mov.a %a15,%d15
8000206c:	4c f0       	ld.w %d15,[%a15]0
8000206e:	02 24       	mov %d4,%d2
80002070:	02 f5       	mov %d5,%d15
80002072:	19 e6 f8 ff 	ld.w %d6,[%a14]-8
80002076:	6d 00 83 04 	call 8000297c <bsp_uc_port_SetGPIO>
8000207a:	7b 00 00 f8 	movh %d15,32768
8000207e:	1b 8f 14 23 	addi %d2,%d15,12616
80002082:	19 ef fc ff 	ld.w %d15,[%a14]-4
80002086:	06 3f       	sh %d15,3
80002088:	42 2f       	add %d15,%d2
8000208a:	60 ff       	mov.a %a15,%d15
8000208c:	48 03       	ld.w %d3,[%a15]0
8000208e:	7b 00 00 f8 	movh %d15,32768
80002092:	1b 8f 14 23 	addi %d2,%d15,12616
80002096:	19 ef fc ff 	ld.w %d15,[%a14]-4
8000209a:	06 3f       	sh %d15,3
8000209c:	42 2f       	add %d15,%d2
8000209e:	c2 4f       	add %d15,4
800020a0:	60 ff       	mov.a %a15,%d15
800020a2:	48 02       	ld.w %d2,[%a15]0
800020a4:	82 2f       	mov %d15,2
800020a6:	78 00       	st.w [%sp]0,%d15
800020a8:	02 34       	mov %d4,%d3
800020aa:	02 25       	mov %d5,%d2
800020ac:	82 06       	mov %d6,0
800020ae:	82 07       	mov %d7,0
800020b0:	6d 00 d1 03 	call 80002852 <bsp_uc_port_EnableOutput>
800020b4:	00 90       	ret 

800020b6 <bsp_board_led_Set>:
800020b6:	40 ae       	mov.aa %a14,%sp
800020b8:	20 08       	sub.a %sp,8
800020ba:	59 e4 fc ff 	st.w [%a14]-4,%d4
800020be:	59 e5 f8 ff 	st.w [%a14]-8,%d5
800020c2:	7b 00 00 f8 	movh %d15,32768
800020c6:	1b 8f 14 23 	addi %d2,%d15,12616
800020ca:	19 ef fc ff 	ld.w %d15,[%a14]-4
800020ce:	06 3f       	sh %d15,3
800020d0:	42 2f       	add %d15,%d2
800020d2:	60 ff       	mov.a %a15,%d15
800020d4:	48 02       	ld.w %d2,[%a15]0
800020d6:	7b 00 00 f8 	movh %d15,32768
800020da:	1b 8f 14 33 	addi %d3,%d15,12616
800020de:	19 ef fc ff 	ld.w %d15,[%a14]-4
800020e2:	06 3f       	sh %d15,3
800020e4:	42 3f       	add %d15,%d3
800020e6:	c2 4f       	add %d15,4
800020e8:	60 ff       	mov.a %a15,%d15
800020ea:	4c f0       	ld.w %d15,[%a15]0
800020ec:	02 24       	mov %d4,%d2
800020ee:	02 f5       	mov %d5,%d15
800020f0:	19 e6 f8 ff 	ld.w %d6,[%a14]-8
800020f4:	6d 00 44 04 	call 8000297c <bsp_uc_port_SetGPIO>
800020f8:	00 90       	ret 

800020fa <isr_undef_handler>:
800020fa:	40 ae       	mov.aa %a14,%sp
800020fc:	00 a0       	debug 
800020fe:	3c 00       	j 800020fe <isr_undef_handler+0x4>

80002100 <bsp_isr_Init>:
80002100:	40 ae       	mov.aa %a14,%sp
80002102:	20 10       	sub.a %sp,16
80002104:	6d 00 03 05 	call 80002b0a <bsp_uc_core_GetCurrentCore>
80002108:	59 e2 f4 ff 	st.w [%a14]-12,%d2
8000210c:	19 ef f4 ff 	ld.w %d15,[%a14]-12
80002110:	1e 1c       	jeq %d15,1,80002128 <bsp_isr_Init+0x28>
80002112:	bf 1f 04 80 	jlt.u %d15,1,8000211a <bsp_isr_Init+0x1a>
80002116:	9e 20       	jeq %d15,2,80002136 <bsp_isr_Init+0x36>
80002118:	3c 34       	j 80002180 <bsp_isr_Init+0x80>
8000211a:	7b 00 00 f8 	movh %d15,32768
8000211e:	1b 0f 80 f0 	addi %d15,%d15,2048
80002122:	59 ef fc ff 	st.w [%a14]-4,%d15
80002126:	3c 0f       	j 80002144 <bsp_isr_Init+0x44>
80002128:	7b 00 00 f8 	movh %d15,32768
8000212c:	1b 0f 00 f1 	addi %d15,%d15,4096
80002130:	59 ef fc ff 	st.w [%a14]-4,%d15
80002134:	3c 08       	j 80002144 <bsp_isr_Init+0x44>
80002136:	7b 00 00 f8 	movh %d15,32768
8000213a:	1b 0f 80 f1 	addi %d15,%d15,6144
8000213e:	59 ef fc ff 	st.w [%a14]-4,%d15
80002142:	00 00       	nop 
80002144:	19 e4 fc ff 	ld.w %d4,[%a14]-4
80002148:	82 05       	mov %d5,0
8000214a:	6d 00 9e 05 	call 80002c86 <bsp_uc_intc_SetBIV>
8000214e:	82 0f       	mov %d15,0
80002150:	59 ef f8 ff 	st.w [%a14]-8,%d15
80002154:	3c 11       	j 80002176 <bsp_isr_Init+0x76>
80002156:	19 e4 f4 ff 	ld.w %d4,[%a14]-12
8000215a:	7b 00 00 f8 	movh %d15,32768
8000215e:	60 ff       	mov.a %a15,%d15
80002160:	d9 f4 3a 32 	lea %a4,[%a15]8442
80002164:	19 e5 f8 ff 	ld.w %d5,[%a14]-8
80002168:	6d 00 0d 00 	call 80002182 <bsp_isr_RegisterHandler>
8000216c:	19 ef f8 ff 	ld.w %d15,[%a14]-8
80002170:	c2 1f       	add %d15,1
80002172:	59 ef f8 ff 	st.w [%a14]-8,%d15
80002176:	19 ef f8 ff 	ld.w %d15,[%a14]-8
8000217a:	8b 0f 62 f2 	lt.u %d15,%d15,32
8000217e:	ee ec       	jnz %d15,80002156 <bsp_isr_Init+0x56>
80002180:	00 90       	ret 

80002182 <bsp_isr_RegisterHandler>:
80002182:	40 ae       	mov.aa %a14,%sp
80002184:	20 18       	sub.a %sp,24
80002186:	59 e4 f4 ff 	st.w [%a14]-12,%d4
8000218a:	b5 e4 f0 ff 	st.a [%a14]-16,%a4
8000218e:	59 e5 ec ff 	st.w [%a14]-20,%d5
80002192:	19 ef f4 ff 	ld.w %d15,[%a14]-12
80002196:	1e 1c       	jeq %d15,1,800021ae <bsp_isr_RegisterHandler+0x2c>
80002198:	bf 1f 04 80 	jlt.u %d15,1,800021a0 <bsp_isr_RegisterHandler+0x1e>
8000219c:	9e 20       	jeq %d15,2,800021bc <bsp_isr_RegisterHandler+0x3a>
8000219e:	3c 25       	j 800021e8 <bsp_isr_RegisterHandler+0x66>
800021a0:	7b 00 01 f7 	movh %d15,28688
800021a4:	1b 0f 00 f0 	addi %d15,%d15,0
800021a8:	59 ef fc ff 	st.w [%a14]-4,%d15
800021ac:	3c 0f       	j 800021ca <bsp_isr_RegisterHandler+0x48>
800021ae:	7b 00 01 f6 	movh %d15,24592
800021b2:	1b 0f 00 f0 	addi %d15,%d15,0
800021b6:	59 ef fc ff 	st.w [%a14]-4,%d15
800021ba:	3c 08       	j 800021ca <bsp_isr_RegisterHandler+0x48>
800021bc:	7b 00 01 f5 	movh %d15,20496
800021c0:	1b 0f 00 f0 	addi %d15,%d15,0
800021c4:	59 ef fc ff 	st.w [%a14]-4,%d15
800021c8:	00 00       	nop 
800021ca:	19 ef ec ff 	ld.w %d15,[%a14]-20
800021ce:	8b 0f a2 f2 	ge.u %d15,%d15,32
800021d2:	ee 0b       	jnz %d15,800021e8 <bsp_isr_RegisterHandler+0x66>
800021d4:	19 ef ec ff 	ld.w %d15,[%a14]-20
800021d8:	06 2f       	sh %d15,2
800021da:	19 e2 fc ff 	ld.w %d2,[%a14]-4
800021de:	42 2f       	add %d15,%d2
800021e0:	19 e2 f0 ff 	ld.w %d2,[%a14]-16
800021e4:	60 ff       	mov.a %a15,%d15
800021e6:	68 02       	st.w [%a15]0,%d2
800021e8:	00 90       	ret 

800021ea <bsp_uc_scu_wdt_DisableSafetyWatchdog>:
800021ea:	40 ae       	mov.aa %a14,%sp
800021ec:	6d 00 8d 07 	call 80003106 <unlock_safety_wdtcon>
800021f0:	7b 30 00 2f 	movh %d2,61443
800021f4:	1b 42 0f 26 	addi %d2,%d2,24820
800021f8:	60 2f       	mov.a %a15,%d2
800021fa:	4c f0       	ld.w %d15,[%a15]0
800021fc:	b7 1f 81 f1 	insert %d15,%d15,1,3,1
80002200:	60 2f       	mov.a %a15,%d2
80002202:	68 0f       	st.w [%a15]0,%d15
80002204:	6d 00 91 07 	call 80003126 <lock_safety_wdtcon>
80002208:	00 90       	ret 

8000220a <bsp_uc_scu_wdt_DisableCpuWatchdog>:
8000220a:	40 ae       	mov.aa %a14,%sp
8000220c:	20 08       	sub.a %sp,8
8000220e:	6d 00 7e 04 	call 80002b0a <bsp_uc_core_GetCurrentCore>
80002212:	59 e2 fc ff 	st.w [%a14]-4,%d2
80002216:	6d 00 4c 07 	call 800030ae <unlock_wdtcon>
8000221a:	7b 30 00 2f 	movh %d2,61443
8000221e:	1b 02 00 26 	addi %d2,%d2,24576
80002222:	19 ef fc ff 	ld.w %d15,[%a14]-4
80002226:	53 cf 20 f0 	mul %d15,%d15,12
8000222a:	42 2f       	add %d15,%d2
8000222c:	1b 4f 10 20 	addi %d2,%d15,260
80002230:	60 2f       	mov.a %a15,%d2
80002232:	4c f0       	ld.w %d15,[%a15]0
80002234:	b7 1f 81 f1 	insert %d15,%d15,1,3,1
80002238:	60 2f       	mov.a %a15,%d2
8000223a:	68 0f       	st.w [%a15]0,%d15
8000223c:	6d 00 4f 07 	call 800030da <lock_wdtcon>
80002240:	00 90       	ret 

80002242 <bsp_uc_scu_EnableXOSC>:
80002242:	40 ae       	mov.aa %a14,%sp
80002244:	6d 00 61 07 	call 80003106 <unlock_safety_wdtcon>
80002248:	7b 30 00 ff 	movh %d15,61443
8000224c:	1b 0f 03 f6 	addi %d15,%d15,24624
80002250:	60 ff       	mov.a %a15,%d15
80002252:	4c f0       	ld.w %d15,[%a15]0
80002254:	37 0f 62 fe 	extr.u %d15,%d15,28,2
80002258:	16 ff       	and %d15,255
8000225a:	6e 2d       	jz %d15,800022b4 <bsp_uc_scu_EnableXOSC+0x72>
8000225c:	00 00       	nop 
8000225e:	7b 30 00 ff 	movh %d15,61443
80002262:	1b 0f 03 f6 	addi %d15,%d15,24624
80002266:	60 ff       	mov.a %a15,%d15
80002268:	4c f0       	ld.w %d15,[%a15]0
8000226a:	37 0f e1 ff 	extr.u %d15,%d15,31,1
8000226e:	16 ff       	and %d15,255
80002270:	ee f7       	jnz %d15,8000225e <bsp_uc_scu_EnableXOSC+0x1c>
80002272:	7b 30 00 2f 	movh %d2,61443
80002276:	1b 02 03 26 	addi %d2,%d2,24624
8000227a:	60 2f       	mov.a %a15,%d2
8000227c:	4c f0       	ld.w %d15,[%a15]0
8000227e:	7b 00 00 3d 	movh %d3,53248
80002282:	c2 f3       	add %d3,-1
80002284:	26 3f       	and %d15,%d3
80002286:	60 2f       	mov.a %a15,%d2
80002288:	68 0f       	st.w [%a15]0,%d15
8000228a:	7b 30 00 2f 	movh %d2,61443
8000228e:	1b 02 03 26 	addi %d2,%d2,24624
80002292:	60 2f       	mov.a %a15,%d2
80002294:	4c f0       	ld.w %d15,[%a15]0
80002296:	b7 1f 01 ff 	insert %d15,%d15,1,30,1
8000229a:	60 2f       	mov.a %a15,%d2
8000229c:	68 0f       	st.w [%a15]0,%d15
8000229e:	00 00       	nop 
800022a0:	7b 30 00 ff 	movh %d15,61443
800022a4:	1b 0f 03 f6 	addi %d15,%d15,24624
800022a8:	60 ff       	mov.a %a15,%d15
800022aa:	4c f0       	ld.w %d15,[%a15]0
800022ac:	37 0f e1 ff 	extr.u %d15,%d15,31,1
800022b0:	16 ff       	and %d15,255
800022b2:	ee f7       	jnz %d15,800022a0 <bsp_uc_scu_EnableXOSC+0x5e>
800022b4:	7b 30 00 2f 	movh %d2,61443
800022b8:	1b 02 01 26 	addi %d2,%d2,24592
800022bc:	60 2f       	mov.a %a15,%d2
800022be:	4c f0       	ld.w %d15,[%a15]0
800022c0:	8f 0f c6 f1 	andn %d15,%d15,96
800022c4:	60 2f       	mov.a %a15,%d2
800022c6:	68 0f       	st.w [%a15]0,%d15
800022c8:	00 00       	nop 
800022ca:	7b 30 00 ff 	movh %d15,61443
800022ce:	1b 4f 03 f6 	addi %d15,%d15,24628
800022d2:	60 ff       	mov.a %a15,%d15
800022d4:	4c f0       	ld.w %d15,[%a15]0
800022d6:	37 0f e1 ff 	extr.u %d15,%d15,31,1
800022da:	16 ff       	and %d15,255
800022dc:	ee f7       	jnz %d15,800022ca <bsp_uc_scu_EnableXOSC+0x88>
800022de:	7b 30 00 2f 	movh %d2,61443
800022e2:	1b 42 03 26 	addi %d2,%d2,24628
800022e6:	60 2f       	mov.a %a15,%d2
800022e8:	4c f0       	ld.w %d15,[%a15]0
800022ea:	b7 1f 02 fe 	insert %d15,%d15,1,28,2
800022ee:	60 2f       	mov.a %a15,%d2
800022f0:	68 0f       	st.w [%a15]0,%d15
800022f2:	7b 30 00 2f 	movh %d2,61443
800022f6:	1b 42 03 26 	addi %d2,%d2,24628
800022fa:	60 2f       	mov.a %a15,%d2
800022fc:	4c f0       	ld.w %d15,[%a15]0
800022fe:	b7 1f 01 ff 	insert %d15,%d15,1,30,1
80002302:	60 2f       	mov.a %a15,%d2
80002304:	68 0f       	st.w [%a15]0,%d15
80002306:	7b 30 00 2f 	movh %d2,61443
8000230a:	1b 02 01 26 	addi %d2,%d2,24592
8000230e:	60 2f       	mov.a %a15,%d2
80002310:	4c f0       	ld.w %d15,[%a15]0
80002312:	b7 7f 05 f8 	insert %d15,%d15,7,16,5
80002316:	60 2f       	mov.a %a15,%d2
80002318:	68 0f       	st.w [%a15]0,%d15
8000231a:	7b 30 00 2f 	movh %d2,61443
8000231e:	1b 02 01 26 	addi %d2,%d2,24592
80002322:	60 2f       	mov.a %a15,%d2
80002324:	4c f0       	ld.w %d15,[%a15]0
80002326:	b7 1f 01 f1 	insert %d15,%d15,1,2,1
8000232a:	60 2f       	mov.a %a15,%d2
8000232c:	68 0f       	st.w [%a15]0,%d15
8000232e:	6d 00 fc 06 	call 80003126 <lock_safety_wdtcon>
80002332:	00 00       	nop 
80002334:	7b 30 00 ff 	movh %d15,61443
80002338:	1b 0f 01 f6 	addi %d15,%d15,24592
8000233c:	60 ff       	mov.a %a15,%d15
8000233e:	4c f0       	ld.w %d15,[%a15]0
80002340:	37 0f e1 f0 	extr.u %d15,%d15,1,1
80002344:	16 ff       	and %d15,255
80002346:	6e f7       	jz %d15,80002334 <bsp_uc_scu_EnableXOSC+0xf2>
80002348:	7b 30 00 ff 	movh %d15,61443
8000234c:	1b 0f 01 f6 	addi %d15,%d15,24592
80002350:	60 ff       	mov.a %a15,%d15
80002352:	4c f0       	ld.w %d15,[%a15]0
80002354:	37 0f 61 f4 	extr.u %d15,%d15,8,1
80002358:	16 ff       	and %d15,255
8000235a:	6e ed       	jz %d15,80002334 <bsp_uc_scu_EnableXOSC+0xf2>
8000235c:	00 90       	ret 

8000235e <bsp_uc_scu_EnablePLL>:
8000235e:	40 ae       	mov.aa %a14,%sp
80002360:	20 10       	sub.a %sp,16
80002362:	59 e4 fc ff 	st.w [%a14]-4,%d4
80002366:	59 e5 f8 ff 	st.w [%a14]-8,%d5
8000236a:	59 e6 f4 ff 	st.w [%a14]-12,%d6
8000236e:	6d 00 cc 06 	call 80003106 <unlock_safety_wdtcon>
80002372:	7b 30 00 ff 	movh %d15,61443
80002376:	1b 0f 03 f6 	addi %d15,%d15,24624
8000237a:	60 ff       	mov.a %a15,%d15
8000237c:	4c f0       	ld.w %d15,[%a15]0
8000237e:	37 0f 62 fe 	extr.u %d15,%d15,28,2
80002382:	16 ff       	and %d15,255
80002384:	6e 22       	jz %d15,800023c8 <bsp_uc_scu_EnablePLL+0x6a>
80002386:	00 00       	nop 
80002388:	7b 30 00 ff 	movh %d15,61443
8000238c:	1b 0f 03 f6 	addi %d15,%d15,24624
80002390:	60 ff       	mov.a %a15,%d15
80002392:	4c f0       	ld.w %d15,[%a15]0
80002394:	37 0f e1 ff 	extr.u %d15,%d15,31,1
80002398:	16 ff       	and %d15,255
8000239a:	ee f7       	jnz %d15,80002388 <bsp_uc_scu_EnablePLL+0x2a>
8000239c:	7b 30 00 2f 	movh %d2,61443
800023a0:	1b 02 03 26 	addi %d2,%d2,24624
800023a4:	60 2f       	mov.a %a15,%d2
800023a6:	4c f0       	ld.w %d15,[%a15]0
800023a8:	7b 00 00 3d 	movh %d3,53248
800023ac:	c2 f3       	add %d3,-1
800023ae:	26 3f       	and %d15,%d3
800023b0:	60 2f       	mov.a %a15,%d2
800023b2:	68 0f       	st.w [%a15]0,%d15
800023b4:	7b 30 00 2f 	movh %d2,61443
800023b8:	1b 02 03 26 	addi %d2,%d2,24624
800023bc:	60 2f       	mov.a %a15,%d2
800023be:	4c f0       	ld.w %d15,[%a15]0
800023c0:	b7 1f 01 ff 	insert %d15,%d15,1,30,1
800023c4:	60 2f       	mov.a %a15,%d2
800023c6:	68 0f       	st.w [%a15]0,%d15
800023c8:	7b 30 00 2f 	movh %d2,61443
800023cc:	1b 82 01 26 	addi %d2,%d2,24600
800023d0:	60 2f       	mov.a %a15,%d2
800023d2:	4c f0       	ld.w %d15,[%a15]0
800023d4:	7b f0 ff 3f 	movh %d3,65535
800023d8:	c2 f3       	add %d3,-1
800023da:	26 3f       	and %d15,%d3
800023dc:	60 2f       	mov.a %a15,%d2
800023de:	68 0f       	st.w [%a15]0,%d15
800023e0:	3b 40 06 40 	mov %d4,100
800023e4:	3b a0 00 50 	mov %d5,10
800023e8:	6d 00 18 04 	call 80002c18 <bsp_uc_stm_Wait>
800023ec:	7b 30 00 2f 	movh %d2,61443
800023f0:	1b 82 01 26 	addi %d2,%d2,24600
800023f4:	60 2f       	mov.a %a15,%d2
800023f6:	4c f0       	ld.w %d15,[%a15]0
800023f8:	b7 1f 01 f8 	insert %d15,%d15,1,16,1
800023fc:	60 2f       	mov.a %a15,%d2
800023fe:	68 0f       	st.w [%a15]0,%d15
80002400:	7b 30 00 2f 	movh %d2,61443
80002404:	1b c2 01 26 	addi %d2,%d2,24604
80002408:	19 ef f4 ff 	ld.w %d15,[%a14]-12
8000240c:	16 ff       	and %d15,255
8000240e:	16 7f       	and %d15,127
80002410:	8f ff 0f 31 	and %d3,%d15,255
80002414:	60 2f       	mov.a %a15,%d2
80002416:	4c f0       	ld.w %d15,[%a15]0
80002418:	37 3f 07 f0 	insert %d15,%d15,%d3,0,7
8000241c:	60 2f       	mov.a %a15,%d2
8000241e:	68 0f       	st.w [%a15]0,%d15
80002420:	00 00       	nop 
80002422:	7b 30 00 ff 	movh %d15,61443
80002426:	1b 4f 01 f6 	addi %d15,%d15,24596
8000242a:	60 ff       	mov.a %a15,%d15
8000242c:	4c f0       	ld.w %d15,[%a15]0
8000242e:	37 0f e1 f2 	extr.u %d15,%d15,5,1
80002432:	16 ff       	and %d15,255
80002434:	6e f7       	jz %d15,80002422 <bsp_uc_scu_EnablePLL+0xc4>
80002436:	7b 30 00 2f 	movh %d2,61443
8000243a:	1b 82 01 26 	addi %d2,%d2,24600
8000243e:	19 ef fc ff 	ld.w %d15,[%a14]-4
80002442:	16 ff       	and %d15,255
80002444:	16 0f       	and %d15,15
80002446:	8f ff 0f 31 	and %d3,%d15,255
8000244a:	60 2f       	mov.a %a15,%d2
8000244c:	4c f0       	ld.w %d15,[%a15]0
8000244e:	37 3f 04 fc 	insert %d15,%d15,%d3,24,4
80002452:	60 2f       	mov.a %a15,%d2
80002454:	68 0f       	st.w [%a15]0,%d15
80002456:	7b 30 00 2f 	movh %d2,61443
8000245a:	1b 82 01 26 	addi %d2,%d2,24600
8000245e:	19 ef f8 ff 	ld.w %d15,[%a14]-8
80002462:	16 ff       	and %d15,255
80002464:	16 7f       	and %d15,127
80002466:	8f ff 0f 31 	and %d3,%d15,255
8000246a:	60 2f       	mov.a %a15,%d2
8000246c:	4c f0       	ld.w %d15,[%a15]0
8000246e:	37 3f 87 f4 	insert %d15,%d15,%d3,9,7
80002472:	60 2f       	mov.a %a15,%d2
80002474:	68 0f       	st.w [%a15]0,%d15
80002476:	7b 30 00 2f 	movh %d2,61443
8000247a:	1b 82 01 26 	addi %d2,%d2,24600
8000247e:	60 2f       	mov.a %a15,%d2
80002480:	4c f0       	ld.w %d15,[%a15]0
80002482:	b7 1f 01 f3 	insert %d15,%d15,1,6,1
80002486:	60 2f       	mov.a %a15,%d2
80002488:	68 0f       	st.w [%a15]0,%d15
8000248a:	7b 30 00 2f 	movh %d2,61443
8000248e:	1b 82 01 26 	addi %d2,%d2,24600
80002492:	60 2f       	mov.a %a15,%d2
80002494:	4c f0       	ld.w %d15,[%a15]0
80002496:	b7 1f 81 f2 	insert %d15,%d15,1,5,1
8000249a:	60 2f       	mov.a %a15,%d2
8000249c:	68 0f       	st.w [%a15]0,%d15
8000249e:	7b 30 00 2f 	movh %d2,61443
800024a2:	1b 82 01 26 	addi %d2,%d2,24600
800024a6:	60 2f       	mov.a %a15,%d2
800024a8:	4c f0       	ld.w %d15,[%a15]0
800024aa:	b7 1f 01 f9 	insert %d15,%d15,1,18,1
800024ae:	60 2f       	mov.a %a15,%d2
800024b0:	68 0f       	st.w [%a15]0,%d15
800024b2:	00 00       	nop 
800024b4:	7b 30 00 ff 	movh %d15,61443
800024b8:	1b 4f 01 f6 	addi %d15,%d15,24596
800024bc:	60 ff       	mov.a %a15,%d15
800024be:	4c f0       	ld.w %d15,[%a15]0
800024c0:	37 0f 61 f1 	extr.u %d15,%d15,2,1
800024c4:	16 ff       	and %d15,255
800024c6:	6e f7       	jz %d15,800024b4 <bsp_uc_scu_EnablePLL+0x156>
800024c8:	7b 30 00 2f 	movh %d2,61443
800024cc:	1b 82 01 26 	addi %d2,%d2,24600
800024d0:	60 2f       	mov.a %a15,%d2
800024d2:	4c f0       	ld.w %d15,[%a15]0
800024d4:	8f 1f c0 f1 	andn %d15,%d15,1
800024d8:	60 2f       	mov.a %a15,%d2
800024da:	68 0f       	st.w [%a15]0,%d15
800024dc:	6d 00 25 06 	call 80003126 <lock_safety_wdtcon>
800024e0:	00 90       	ret 

800024e2 <bsp_uc_scu_SwitchSystemClock>:
800024e2:	40 ae       	mov.aa %a14,%sp
800024e4:	20 08       	sub.a %sp,8
800024e6:	59 e4 fc ff 	st.w [%a14]-4,%d4
800024ea:	19 ef fc ff 	ld.w %d15,[%a14]-4
800024ee:	df 1f 46 00 	jeq %d15,1,8000257a <bsp_uc_scu_SwitchSystemClock+0x98>
800024f2:	bf 1f 06 80 	jlt.u %d15,1,800024fe <bsp_uc_scu_SwitchSystemClock+0x1c>
800024f6:	df 2f ad 00 	jeq %d15,2,80002650 <bsp_uc_scu_SwitchSystemClock+0x16e>
800024fa:	1d 00 13 01 	j 80002720 <bsp_uc_scu_SwitchSystemClock+0x23e>
800024fe:	7b 30 00 ff 	movh %d15,61443
80002502:	1b 0f 03 f6 	addi %d15,%d15,24624
80002506:	60 ff       	mov.a %a15,%d15
80002508:	4c f0       	ld.w %d15,[%a15]0
8000250a:	37 0f 62 fe 	extr.u %d15,%d15,28,2
8000250e:	16 ff       	and %d15,255
80002510:	6e 33       	jz %d15,80002576 <bsp_uc_scu_SwitchSystemClock+0x94>
80002512:	6d 00 fa 05 	call 80003106 <unlock_safety_wdtcon>
80002516:	00 00       	nop 
80002518:	7b 30 00 ff 	movh %d15,61443
8000251c:	1b 0f 03 f6 	addi %d15,%d15,24624
80002520:	60 ff       	mov.a %a15,%d15
80002522:	4c f0       	ld.w %d15,[%a15]0
80002524:	37 0f e1 ff 	extr.u %d15,%d15,31,1
80002528:	16 ff       	and %d15,255
8000252a:	ee f7       	jnz %d15,80002518 <bsp_uc_scu_SwitchSystemClock+0x36>
8000252c:	7b 30 00 2f 	movh %d2,61443
80002530:	1b 02 03 26 	addi %d2,%d2,24624
80002534:	60 2f       	mov.a %a15,%d2
80002536:	4c f0       	ld.w %d15,[%a15]0
80002538:	7b 00 00 3d 	movh %d3,53248
8000253c:	c2 f3       	add %d3,-1
8000253e:	26 3f       	and %d15,%d3
80002540:	60 2f       	mov.a %a15,%d2
80002542:	68 0f       	st.w [%a15]0,%d15
80002544:	7b 30 00 2f 	movh %d2,61443
80002548:	1b 02 03 26 	addi %d2,%d2,24624
8000254c:	60 2f       	mov.a %a15,%d2
8000254e:	4c f0       	ld.w %d15,[%a15]0
80002550:	b7 1f 01 ff 	insert %d15,%d15,1,30,1
80002554:	60 2f       	mov.a %a15,%d2
80002556:	68 0f       	st.w [%a15]0,%d15
80002558:	00 00       	nop 
8000255a:	7b 30 00 ff 	movh %d15,61443
8000255e:	1b 0f 03 f6 	addi %d15,%d15,24624
80002562:	60 ff       	mov.a %a15,%d15
80002564:	4c f0       	ld.w %d15,[%a15]0
80002566:	37 0f e1 ff 	extr.u %d15,%d15,31,1
8000256a:	16 ff       	and %d15,255
8000256c:	ee f7       	jnz %d15,8000255a <bsp_uc_scu_SwitchSystemClock+0x78>
8000256e:	6d 00 dc 05 	call 80003126 <lock_safety_wdtcon>
80002572:	1d 00 d7 00 	j 80002720 <bsp_uc_scu_SwitchSystemClock+0x23e>
80002576:	1d 00 d5 00 	j 80002720 <bsp_uc_scu_SwitchSystemClock+0x23e>
8000257a:	7b 30 00 ff 	movh %d15,61443
8000257e:	1b 0f 03 f6 	addi %d15,%d15,24624
80002582:	60 ff       	mov.a %a15,%d15
80002584:	4c f0       	ld.w %d15,[%a15]0
80002586:	37 0f 62 fe 	extr.u %d15,%d15,28,2
8000258a:	16 ff       	and %d15,255
8000258c:	6e 04       	jz %d15,80002594 <bsp_uc_scu_SwitchSystemClock+0xb2>
8000258e:	82 04       	mov %d4,0
80002590:	6d ff a9 ff 	call 800024e2 <bsp_uc_scu_SwitchSystemClock>
80002594:	7b 30 00 ff 	movh %d15,61443
80002598:	1b 0f 01 f6 	addi %d15,%d15,24592
8000259c:	60 ff       	mov.a %a15,%d15
8000259e:	4c f0       	ld.w %d15,[%a15]0
800025a0:	37 0f e1 f0 	extr.u %d15,%d15,1,1
800025a4:	16 ff       	and %d15,255
800025a6:	6e 0b       	jz %d15,800025bc <bsp_uc_scu_SwitchSystemClock+0xda>
800025a8:	7b 30 00 ff 	movh %d15,61443
800025ac:	1b 0f 01 f6 	addi %d15,%d15,24592
800025b0:	60 ff       	mov.a %a15,%d15
800025b2:	4c f0       	ld.w %d15,[%a15]0
800025b4:	37 0f 61 f4 	extr.u %d15,%d15,8,1
800025b8:	16 ff       	and %d15,255
800025ba:	ee 03       	jnz %d15,800025c0 <bsp_uc_scu_SwitchSystemClock+0xde>
800025bc:	6d ff 43 fe 	call 80002242 <bsp_uc_scu_EnableXOSC>
800025c0:	7b 30 00 ff 	movh %d15,61443
800025c4:	1b 4f 01 f6 	addi %d15,%d15,24596
800025c8:	60 ff       	mov.a %a15,%d15
800025ca:	4c f0       	ld.w %d15,[%a15]0
800025cc:	37 0f e1 f1 	extr.u %d15,%d15,3,1
800025d0:	16 ff       	and %d15,255
800025d2:	ee 0b       	jnz %d15,800025e8 <bsp_uc_scu_SwitchSystemClock+0x106>
800025d4:	7b 30 00 ff 	movh %d15,61443
800025d8:	1b 4f 01 f6 	addi %d15,%d15,24596
800025dc:	60 ff       	mov.a %a15,%d15
800025de:	4c f0       	ld.w %d15,[%a15]0
800025e0:	37 0f 61 f1 	extr.u %d15,%d15,2,1
800025e4:	16 ff       	and %d15,255
800025e6:	ee 07       	jnz %d15,800025f4 <bsp_uc_scu_SwitchSystemClock+0x112>
800025e8:	82 04       	mov %d4,0
800025ea:	3b d0 01 50 	mov %d5,29
800025ee:	82 26       	mov %d6,2
800025f0:	6d ff b7 fe 	call 8000235e <bsp_uc_scu_EnablePLL>
800025f4:	6d 00 89 05 	call 80003106 <unlock_safety_wdtcon>
800025f8:	7b 30 00 2f 	movh %d2,61443
800025fc:	1b 82 01 26 	addi %d2,%d2,24600
80002600:	60 2f       	mov.a %a15,%d2
80002602:	4c f0       	ld.w %d15,[%a15]0
80002604:	8f 1f c0 f1 	andn %d15,%d15,1
80002608:	60 2f       	mov.a %a15,%d2
8000260a:	68 0f       	st.w [%a15]0,%d15
8000260c:	00 00       	nop 
8000260e:	7b 30 00 ff 	movh %d15,61443
80002612:	1b 0f 03 f6 	addi %d15,%d15,24624
80002616:	60 ff       	mov.a %a15,%d15
80002618:	4c f0       	ld.w %d15,[%a15]0
8000261a:	37 0f e1 ff 	extr.u %d15,%d15,31,1
8000261e:	16 ff       	and %d15,255
80002620:	ee f7       	jnz %d15,8000260e <bsp_uc_scu_SwitchSystemClock+0x12c>
80002622:	7b 30 00 2f 	movh %d2,61443
80002626:	1b 02 03 26 	addi %d2,%d2,24624
8000262a:	60 2f       	mov.a %a15,%d2
8000262c:	4c f0       	ld.w %d15,[%a15]0
8000262e:	b7 1f 02 fe 	insert %d15,%d15,1,28,2
80002632:	60 2f       	mov.a %a15,%d2
80002634:	68 0f       	st.w [%a15]0,%d15
80002636:	7b 30 00 2f 	movh %d2,61443
8000263a:	1b 02 03 26 	addi %d2,%d2,24624
8000263e:	60 2f       	mov.a %a15,%d2
80002640:	4c f0       	ld.w %d15,[%a15]0
80002642:	b7 1f 01 ff 	insert %d15,%d15,1,30,1
80002646:	60 2f       	mov.a %a15,%d2
80002648:	68 0f       	st.w [%a15]0,%d15
8000264a:	6d 00 6e 05 	call 80003126 <lock_safety_wdtcon>
8000264e:	3c 69       	j 80002720 <bsp_uc_scu_SwitchSystemClock+0x23e>
80002650:	7b 30 00 ff 	movh %d15,61443
80002654:	1b 0f 03 f6 	addi %d15,%d15,24624
80002658:	60 ff       	mov.a %a15,%d15
8000265a:	4c f0       	ld.w %d15,[%a15]0
8000265c:	37 0f 62 fe 	extr.u %d15,%d15,28,2
80002660:	16 ff       	and %d15,255
80002662:	6e 04       	jz %d15,8000266a <bsp_uc_scu_SwitchSystemClock+0x188>
80002664:	82 04       	mov %d4,0
80002666:	6d ff 3e ff 	call 800024e2 <bsp_uc_scu_SwitchSystemClock>
8000266a:	7b 30 00 ff 	movh %d15,61443
8000266e:	1b 0f 01 f6 	addi %d15,%d15,24592
80002672:	60 ff       	mov.a %a15,%d15
80002674:	4c f0       	ld.w %d15,[%a15]0
80002676:	37 0f e1 f0 	extr.u %d15,%d15,1,1
8000267a:	16 ff       	and %d15,255
8000267c:	6e 0b       	jz %d15,80002692 <bsp_uc_scu_SwitchSystemClock+0x1b0>
8000267e:	7b 30 00 ff 	movh %d15,61443
80002682:	1b 0f 01 f6 	addi %d15,%d15,24592
80002686:	60 ff       	mov.a %a15,%d15
80002688:	4c f0       	ld.w %d15,[%a15]0
8000268a:	37 0f 61 f4 	extr.u %d15,%d15,8,1
8000268e:	16 ff       	and %d15,255
80002690:	ee 03       	jnz %d15,80002696 <bsp_uc_scu_SwitchSystemClock+0x1b4>
80002692:	6d ff d8 fd 	call 80002242 <bsp_uc_scu_EnableXOSC>
80002696:	6d 00 38 05 	call 80003106 <unlock_safety_wdtcon>
8000269a:	7b 30 00 2f 	movh %d2,61443
8000269e:	1b c2 01 26 	addi %d2,%d2,24604
800026a2:	60 2f       	mov.a %a15,%d2
800026a4:	4c f0       	ld.w %d15,[%a15]0
800026a6:	7b 10 f8 3f 	movh %d3,65409
800026aa:	c2 f3       	add %d3,-1
800026ac:	26 3f       	and %d15,%d3
800026ae:	60 2f       	mov.a %a15,%d2
800026b0:	68 0f       	st.w [%a15]0,%d15
800026b2:	00 00       	nop 
800026b4:	7b 30 00 ff 	movh %d15,61443
800026b8:	1b 4f 01 f6 	addi %d15,%d15,24596
800026bc:	60 ff       	mov.a %a15,%d15
800026be:	4c f0       	ld.w %d15,[%a15]0
800026c0:	37 0f 61 f2 	extr.u %d15,%d15,4,1
800026c4:	16 ff       	and %d15,255
800026c6:	6e f7       	jz %d15,800026b4 <bsp_uc_scu_SwitchSystemClock+0x1d2>
800026c8:	7b 30 00 2f 	movh %d2,61443
800026cc:	1b 82 01 26 	addi %d2,%d2,24600
800026d0:	60 2f       	mov.a %a15,%d2
800026d2:	4c f0       	ld.w %d15,[%a15]0
800026d4:	b7 1f 01 f0 	insert %d15,%d15,1,0,1
800026d8:	60 2f       	mov.a %a15,%d2
800026da:	68 0f       	st.w [%a15]0,%d15
800026dc:	00 00       	nop 
800026de:	7b 30 00 ff 	movh %d15,61443
800026e2:	1b 0f 03 f6 	addi %d15,%d15,24624
800026e6:	60 ff       	mov.a %a15,%d15
800026e8:	4c f0       	ld.w %d15,[%a15]0
800026ea:	37 0f e1 ff 	extr.u %d15,%d15,31,1
800026ee:	16 ff       	and %d15,255
800026f0:	ee f7       	jnz %d15,800026de <bsp_uc_scu_SwitchSystemClock+0x1fc>
800026f2:	7b 30 00 2f 	movh %d2,61443
800026f6:	1b 02 03 26 	addi %d2,%d2,24624
800026fa:	60 2f       	mov.a %a15,%d2
800026fc:	4c f0       	ld.w %d15,[%a15]0
800026fe:	b7 1f 02 fe 	insert %d15,%d15,1,28,2
80002702:	60 2f       	mov.a %a15,%d2
80002704:	68 0f       	st.w [%a15]0,%d15
80002706:	7b 30 00 2f 	movh %d2,61443
8000270a:	1b 02 03 26 	addi %d2,%d2,24624
8000270e:	60 2f       	mov.a %a15,%d2
80002710:	4c f0       	ld.w %d15,[%a15]0
80002712:	b7 1f 01 ff 	insert %d15,%d15,1,30,1
80002716:	60 2f       	mov.a %a15,%d2
80002718:	68 0f       	st.w [%a15]0,%d15
8000271a:	6d 00 06 05 	call 80003126 <lock_safety_wdtcon>
8000271e:	00 00       	nop 
80002720:	00 90       	ret 

80002722 <bsp_uc_scu_SetCcuCon>:
80002722:	40 ae       	mov.aa %a14,%sp
80002724:	20 18       	sub.a %sp,24
80002726:	b5 e4 f4 ff 	st.a [%a14]-12,%a4
8000272a:	59 e4 f0 ff 	st.w [%a14]-16,%d4
8000272e:	59 e5 ec ff 	st.w [%a14]-20,%d5
80002732:	19 ef f4 ff 	ld.w %d15,[%a14]-12
80002736:	59 ef fc ff 	st.w [%a14]-4,%d15
8000273a:	6d 00 e6 04 	call 80003106 <unlock_safety_wdtcon>
8000273e:	00 00       	nop 
80002740:	19 ef fc ff 	ld.w %d15,[%a14]-4
80002744:	60 ff       	mov.a %a15,%d15
80002746:	4c f0       	ld.w %d15,[%a15]0
80002748:	bf 0f fc 7f 	jlt %d15,0,80002740 <bsp_uc_scu_SetCcuCon+0x1e>
8000274c:	19 ef ec ff 	ld.w %d15,[%a14]-20
80002750:	6e 09       	jz %d15,80002762 <bsp_uc_scu_SetCcuCon+0x40>
80002752:	19 ef f0 ff 	ld.w %d15,[%a14]-16
80002756:	7b 00 00 24 	movh %d2,16384
8000275a:	a6 2f       	or %d15,%d2
8000275c:	59 ef f0 ff 	st.w [%a14]-16,%d15
80002760:	3c 09       	j 80002772 <bsp_uc_scu_SetCcuCon+0x50>
80002762:	19 ef f0 ff 	ld.w %d15,[%a14]-16
80002766:	7b 00 00 2c 	movh %d2,49152
8000276a:	c2 f2       	add %d2,-1
8000276c:	26 2f       	and %d15,%d2
8000276e:	59 ef f0 ff 	st.w [%a14]-16,%d15
80002772:	19 ef fc ff 	ld.w %d15,[%a14]-4
80002776:	19 e2 f0 ff 	ld.w %d2,[%a14]-16
8000277a:	60 ff       	mov.a %a15,%d15
8000277c:	68 02       	st.w [%a15]0,%d2
8000277e:	6d 00 d4 04 	call 80003126 <lock_safety_wdtcon>
80002782:	00 90       	ret 

80002784 <bsp_uc_core_StartCore>:
80002784:	40 ae       	mov.aa %a14,%sp
80002786:	20 10       	sub.a %sp,16
80002788:	59 e4 f4 ff 	st.w [%a14]-12,%d4
8000278c:	b5 e4 f0 ff 	st.a [%a14]-16,%a4
80002790:	7b 20 88 ff 	movh %d15,63618
80002794:	1b 8f e0 ff 	addi %d15,%d15,-504
80002798:	59 ef fc ff 	st.w [%a14]-4,%d15
8000279c:	7b 20 88 ff 	movh %d15,63618
800027a0:	1b 0f d0 ff 	addi %d15,%d15,-768
800027a4:	59 ef f8 ff 	st.w [%a14]-8,%d15
800027a8:	6d 00 b1 01 	call 80002b0a <bsp_uc_core_GetCurrentCore>
800027ac:	19 ef f4 ff 	ld.w %d15,[%a14]-12
800027b0:	5f f2 03 80 	jne %d2,%d15,800027b6 <bsp_uc_core_StartCore+0x32>
800027b4:	3c 35       	j 8000281e <bsp_uc_core_StartCore+0x9a>
800027b6:	19 ef f4 ff 	ld.w %d15,[%a14]-12
800027ba:	bf 3f 03 80 	jlt.u %d15,3,800027c0 <bsp_uc_core_StartCore+0x3c>
800027be:	3c 30       	j 8000281e <bsp_uc_core_StartCore+0x9a>
800027c0:	19 ef f4 ff 	ld.w %d15,[%a14]-12
800027c4:	8f 1f 01 f0 	sh %d15,%d15,17
800027c8:	19 e2 fc ff 	ld.w %d2,[%a14]-4
800027cc:	42 2f       	add %d15,%d2
800027ce:	59 ef fc ff 	st.w [%a14]-4,%d15
800027d2:	19 ef f4 ff 	ld.w %d15,[%a14]-12
800027d6:	8f 1f 01 f0 	sh %d15,%d15,17
800027da:	19 e2 f8 ff 	ld.w %d2,[%a14]-8
800027de:	42 2f       	add %d15,%d2
800027e0:	59 ef f8 ff 	st.w [%a14]-8,%d15
800027e4:	19 ef f8 ff 	ld.w %d15,[%a14]-8
800027e8:	60 ff       	mov.a %a15,%d15
800027ea:	4c f0       	ld.w %d15,[%a15]0
800027ec:	37 0f e2 f0 	extr.u %d15,%d15,1,2
800027f0:	16 ff       	and %d15,255
800027f2:	ee 02       	jnz %d15,800027f6 <bsp_uc_core_StartCore+0x72>
800027f4:	3c 15       	j 8000281e <bsp_uc_core_StartCore+0x9a>
800027f6:	19 e2 f0 ff 	ld.w %d2,[%a14]-16
800027fa:	19 ef fc ff 	ld.w %d15,[%a14]-4
800027fe:	60 ff       	mov.a %a15,%d15
80002800:	68 02       	st.w [%a15]0,%d2
80002802:	19 e2 f8 ff 	ld.w %d2,[%a14]-8
80002806:	60 2f       	mov.a %a15,%d2
80002808:	4c f0       	ld.w %d15,[%a15]0
8000280a:	8f 6f c0 f1 	andn %d15,%d15,6
8000280e:	60 2f       	mov.a %a15,%d2
80002810:	68 0f       	st.w [%a15]0,%d15
80002812:	19 ef f8 ff 	ld.w %d15,[%a14]-8
80002816:	3b 40 01 20 	mov %d2,20
8000281a:	60 ff       	mov.a %a15,%d15
8000281c:	68 02       	st.w [%a15]0,%d2
8000281e:	00 90       	ret 

80002820 <bsp_uc_core_StartAllCores>:
80002820:	40 ae       	mov.aa %a14,%sp
80002822:	20 08       	sub.a %sp,8
80002824:	82 0f       	mov %d15,0
80002826:	59 ef fc ff 	st.w [%a14]-4,%d15
8000282a:	3c 0f       	j 80002848 <bsp_uc_core_StartAllCores+0x28>
8000282c:	19 e4 fc ff 	ld.w %d4,[%a14]-4
80002830:	7b 00 00 f8 	movh %d15,32768
80002834:	60 ff       	mov.a %a15,%d15
80002836:	d9 f4 20 00 	lea %a4,[%a15]32
8000283a:	6d ff a5 ff 	call 80002784 <bsp_uc_core_StartCore>
8000283e:	19 ef fc ff 	ld.w %d15,[%a14]-4
80002842:	c2 1f       	add %d15,1
80002844:	59 ef fc ff 	st.w [%a14]-4,%d15
80002848:	19 ef fc ff 	ld.w %d15,[%a14]-4
8000284c:	bf 3f f0 ff 	jlt.u %d15,3,8000282c <bsp_uc_core_StartAllCores+0xc>
80002850:	00 90       	ret 

80002852 <bsp_uc_port_EnableOutput>:
80002852:	40 ae       	mov.aa %a14,%sp
80002854:	20 18       	sub.a %sp,24
80002856:	59 e4 f4 ff 	st.w [%a14]-12,%d4
8000285a:	59 e5 f0 ff 	st.w [%a14]-16,%d5
8000285e:	59 e6 ec ff 	st.w [%a14]-20,%d6
80002862:	59 e7 e8 ff 	st.w [%a14]-24,%d7
80002866:	19 ef f0 ff 	ld.w %d15,[%a14]-16
8000286a:	16 03       	and %d15,3
8000286c:	06 3f       	sh %d15,3
8000286e:	59 ef fc ff 	st.w [%a14]-4,%d15
80002872:	19 ef f4 ff 	ld.w %d15,[%a14]-12
80002876:	7b d0 cc 2c 	movh %d2,52429
8000287a:	1b d2 cc 2c 	addi %d2,%d2,-13107
8000287e:	73 2f 68 20 	mul.u %e2,%d15,%d2
80002882:	8f d3 1f f0 	sh %d15,%d3,-3
80002886:	1b af 03 f0 	addi %d15,%d15,58
8000288a:	9b ff 00 f0 	addih %d15,%d15,15
8000288e:	8f 4f 00 50 	sh %d5,%d15,4
80002892:	19 e4 f4 ff 	ld.w %d4,[%a14]-12
80002896:	7b d0 cc fc 	movh %d15,52429
8000289a:	1b df cc fc 	addi %d15,%d15,-13107
8000289e:	73 f4 68 20 	mul.u %e2,%d4,%d15
800028a2:	8f d3 1f f0 	sh %d15,%d3,-3
800028a6:	53 af 20 f0 	mul %d15,%d15,10
800028aa:	5a f4       	sub %d15,%d4,%d15
800028ac:	42 5f       	add %d15,%d5
800028ae:	8f 6f 00 20 	sh %d2,%d15,6
800028b2:	19 ef f0 ff 	ld.w %d15,[%a14]-16
800028b6:	06 ef       	sh %d15,-2
800028b8:	42 2f       	add %d15,%d2
800028ba:	c2 4f       	add %d15,4
800028bc:	06 2f       	sh %d15,2
800028be:	02 f4       	mov %d4,%d15
800028c0:	19 ef ec ff 	ld.w %d15,[%a14]-20
800028c4:	96 10       	or %d15,16
800028c6:	06 3f       	sh %d15,3
800028c8:	19 e2 fc ff 	ld.w %d2,[%a14]-4
800028cc:	0f 2f 00 30 	sh %d3,%d15,%d2
800028d0:	19 ef fc ff 	ld.w %d15,[%a14]-4
800028d4:	3b f0 0f 20 	mov %d2,255
800028d8:	0f f2 00 f0 	sh %d15,%d2,%d15
800028dc:	02 30       	mov %d0,%d3
800028de:	02 f1       	mov %d1,%d15
800028e0:	0b 01 10 28 	mov %e2,%d1,%d0
800028e4:	60 4f       	mov.a %a15,%d4
800028e6:	49 f2 40 08 	ldmst [%a15]0,%e2
800028ea:	6d 00 e2 03 	call 800030ae <unlock_wdtcon>
800028ee:	19 ef f0 ff 	ld.w %d15,[%a14]-16
800028f2:	16 07       	and %d15,7
800028f4:	06 2f       	sh %d15,2
800028f6:	59 ef fc ff 	st.w [%a14]-4,%d15
800028fa:	19 ef f4 ff 	ld.w %d15,[%a14]-12
800028fe:	7b d0 cc 2c 	movh %d2,52429
80002902:	1b d2 cc 2c 	addi %d2,%d2,-13107
80002906:	73 2f 68 20 	mul.u %e2,%d15,%d2
8000290a:	8f d3 1f f0 	sh %d15,%d3,-3
8000290e:	1b af 03 f0 	addi %d15,%d15,58
80002912:	9b ff 00 f0 	addih %d15,%d15,15
80002916:	8f 4f 00 50 	sh %d5,%d15,4
8000291a:	19 e4 f4 ff 	ld.w %d4,[%a14]-12
8000291e:	7b d0 cc fc 	movh %d15,52429
80002922:	1b df cc fc 	addi %d15,%d15,-13107
80002926:	73 f4 68 20 	mul.u %e2,%d4,%d15
8000292a:	8f d3 1f f0 	sh %d15,%d3,-3
8000292e:	53 af 20 f0 	mul %d15,%d15,10
80002932:	5a f4       	sub %d15,%d4,%d15
80002934:	42 5f       	add %d15,%d5
80002936:	8f 6f 00 20 	sh %d2,%d15,6
8000293a:	19 ef f0 ff 	ld.w %d15,[%a14]-16
8000293e:	06 df       	sh %d15,-3
80002940:	42 2f       	add %d15,%d2
80002942:	1b 0f 01 f0 	addi %d15,%d15,16
80002946:	06 2f       	sh %d15,2
80002948:	02 f4       	mov %d4,%d15
8000294a:	19 ef e8 ff 	ld.w %d15,[%a14]-24
8000294e:	06 3f       	sh %d15,3
80002950:	54 e2       	ld.w %d2,[%a14]
80002952:	a6 2f       	or %d15,%d2
80002954:	19 e2 fc ff 	ld.w %d2,[%a14]-4
80002958:	0f 2f 00 30 	sh %d3,%d15,%d2
8000295c:	19 ef fc ff 	ld.w %d15,[%a14]-4
80002960:	3b f0 00 20 	mov %d2,15
80002964:	0f f2 00 f0 	sh %d15,%d2,%d15
80002968:	02 38       	mov %d8,%d3
8000296a:	02 f9       	mov %d9,%d15
8000296c:	0b 89 10 28 	mov %e2,%d9,%d8
80002970:	60 4f       	mov.a %a15,%d4
80002972:	49 f2 40 08 	ldmst [%a15]0,%e2
80002976:	6d 00 b2 03 	call 800030da <lock_wdtcon>
8000297a:	00 90       	ret 

8000297c <bsp_uc_port_SetGPIO>:
8000297c:	40 ae       	mov.aa %a14,%sp
8000297e:	20 18       	sub.a %sp,24
80002980:	59 e4 f4 ff 	st.w [%a14]-12,%d4
80002984:	59 e5 f0 ff 	st.w [%a14]-16,%d5
80002988:	59 e6 ec ff 	st.w [%a14]-20,%d6
8000298c:	19 ef ec ff 	ld.w %d15,[%a14]-20
80002990:	16 02       	and %d15,2
80002992:	19 e2 f0 ff 	ld.w %d2,[%a14]-16
80002996:	1b f2 00 20 	addi %d2,%d2,15
8000299a:	0f 2f 00 f0 	sh %d15,%d15,%d2
8000299e:	59 ef fc ff 	st.w [%a14]-4,%d15
800029a2:	19 ef ec ff 	ld.w %d15,[%a14]-20
800029a6:	16 01       	and %d15,1
800029a8:	19 e2 f0 ff 	ld.w %d2,[%a14]-16
800029ac:	0f 2f 00 f0 	sh %d15,%d15,%d2
800029b0:	59 ef f8 ff 	st.w [%a14]-8,%d15
800029b4:	19 ef f4 ff 	ld.w %d15,[%a14]-12
800029b8:	7b d0 cc 2c 	movh %d2,52429
800029bc:	1b d2 cc 2c 	addi %d2,%d2,-13107
800029c0:	73 2f 68 20 	mul.u %e2,%d15,%d2
800029c4:	8f d3 1f f0 	sh %d15,%d3,-3
800029c8:	1b af 03 f0 	addi %d15,%d15,58
800029cc:	9b ff 00 f0 	addih %d15,%d15,15
800029d0:	8f 4f 00 50 	sh %d5,%d15,4
800029d4:	19 e4 f4 ff 	ld.w %d4,[%a14]-12
800029d8:	7b d0 cc fc 	movh %d15,52429
800029dc:	1b df cc fc 	addi %d15,%d15,-13107
800029e0:	73 f4 68 20 	mul.u %e2,%d4,%d15
800029e4:	8f d3 1f f0 	sh %d15,%d3,-3
800029e8:	53 af 20 f0 	mul %d15,%d15,10
800029ec:	5a f4       	sub %d15,%d4,%d15
800029ee:	42 5f       	add %d15,%d5
800029f0:	8f 8f 00 f0 	sh %d15,%d15,8
800029f4:	c2 4f       	add %d15,4
800029f6:	02 f3       	mov %d3,%d15
800029f8:	19 e2 fc ff 	ld.w %d2,[%a14]-4
800029fc:	19 ef f8 ff 	ld.w %d15,[%a14]-8
80002a00:	a6 2f       	or %d15,%d2
80002a02:	60 3f       	mov.a %a15,%d3
80002a04:	68 0f       	st.w [%a15]0,%d15
80002a06:	00 90       	ret 

80002a08 <bsp_uc_pflash_SetWs>:
80002a08:	40 ae       	mov.aa %a14,%sp
80002a0a:	20 08       	sub.a %sp,8
80002a0c:	59 e4 fc ff 	st.w [%a14]-4,%d4
80002a10:	59 e5 f8 ff 	st.w [%a14]-8,%d5
80002a14:	6d 00 4d 03 	call 800030ae <unlock_wdtcon>
80002a18:	7b 00 80 2f 	movh %d2,63488
80002a1c:	1b 42 01 22 	addi %d2,%d2,8212
80002a20:	19 ef fc ff 	ld.w %d15,[%a14]-4
80002a24:	16 ff       	and %d15,255
80002a26:	16 0f       	and %d15,15
80002a28:	8f ff 0f 31 	and %d3,%d15,255
80002a2c:	60 2f       	mov.a %a15,%d2
80002a2e:	4c f0       	ld.w %d15,[%a15]0
80002a30:	37 3f 04 f0 	insert %d15,%d15,%d3,0,4
80002a34:	60 2f       	mov.a %a15,%d2
80002a36:	68 0f       	st.w [%a15]0,%d15
80002a38:	7b 00 80 2f 	movh %d2,63488
80002a3c:	1b 42 01 22 	addi %d2,%d2,8212
80002a40:	19 ef f8 ff 	ld.w %d15,[%a14]-8
80002a44:	16 ff       	and %d15,255
80002a46:	16 03       	and %d15,3
80002a48:	8f ff 0f 31 	and %d3,%d15,255
80002a4c:	60 2f       	mov.a %a15,%d2
80002a4e:	4c f0       	ld.w %d15,[%a15]0
80002a50:	37 3f 02 f2 	insert %d15,%d15,%d3,4,2
80002a54:	60 2f       	mov.a %a15,%d2
80002a56:	68 0f       	st.w [%a15]0,%d15
80002a58:	6d 00 41 03 	call 800030da <lock_wdtcon>
80002a5c:	00 90       	ret 

80002a5e <bsp_uc_dflash_SetWs>:
80002a5e:	40 ae       	mov.aa %a14,%sp
80002a60:	20 08       	sub.a %sp,8
80002a62:	59 e4 fc ff 	st.w [%a14]-4,%d4
80002a66:	59 e5 f8 ff 	st.w [%a14]-8,%d5
80002a6a:	6d 00 22 03 	call 800030ae <unlock_wdtcon>
80002a6e:	7b 00 80 2f 	movh %d2,63488
80002a72:	1b 42 01 22 	addi %d2,%d2,8212
80002a76:	19 ef fc ff 	ld.w %d15,[%a14]-4
80002a7a:	16 ff       	and %d15,255
80002a7c:	16 3f       	and %d15,63
80002a7e:	8f ff 0f 31 	and %d3,%d15,255
80002a82:	60 2f       	mov.a %a15,%d2
80002a84:	4c f0       	ld.w %d15,[%a15]0
80002a86:	37 3f 06 f3 	insert %d15,%d15,%d3,6,6
80002a8a:	60 2f       	mov.a %a15,%d2
80002a8c:	68 0f       	st.w [%a15]0,%d15
80002a8e:	7b 00 80 2f 	movh %d2,63488
80002a92:	1b 42 01 22 	addi %d2,%d2,8212
80002a96:	19 ef f8 ff 	ld.w %d15,[%a14]-8
80002a9a:	16 ff       	and %d15,255
80002a9c:	16 07       	and %d15,7
80002a9e:	8f ff 0f 31 	and %d3,%d15,255
80002aa2:	60 2f       	mov.a %a15,%d2
80002aa4:	4c f0       	ld.w %d15,[%a15]0
80002aa6:	37 3f 03 f6 	insert %d15,%d15,%d3,12,3
80002aaa:	60 2f       	mov.a %a15,%d2
80002aac:	68 0f       	st.w [%a15]0,%d15
80002aae:	6d 00 16 03 	call 800030da <lock_wdtcon>
80002ab2:	00 90       	ret 

80002ab4 <bsp_uc_core_EnableICache>:
80002ab4:	40 ae       	mov.aa %a14,%sp
80002ab6:	20 10       	sub.a %sp,16
80002ab8:	82 0f       	mov %d15,0
80002aba:	59 ef f4 ff 	st.w [%a14]-12,%d15
80002abe:	19 ef f4 ff 	ld.w %d15,[%a14]-12
80002ac2:	b7 1f 01 f0 	insert %d15,%d15,1,0,1
80002ac6:	59 ef f4 ff 	st.w [%a14]-12,%d15
80002aca:	19 ef f4 ff 	ld.w %d15,[%a14]-12
80002ace:	59 ef fc ff 	st.w [%a14]-4,%d15
80002ad2:	19 ef fc ff 	ld.w %d15,[%a14]-4
80002ad6:	cd 4f 20 09 	mtcr $pcon1,%d15
80002ada:	6d 00 ea 02 	call 800030ae <unlock_wdtcon>
80002ade:	82 0f       	mov %d15,0
80002ae0:	59 ef f0 ff 	st.w [%a14]-16,%d15
80002ae4:	19 ef f0 ff 	ld.w %d15,[%a14]-16
80002ae8:	8f 2f c0 f1 	andn %d15,%d15,2
80002aec:	59 ef f0 ff 	st.w [%a14]-16,%d15
80002af0:	19 ef f0 ff 	ld.w %d15,[%a14]-16
80002af4:	59 ef f8 ff 	st.w [%a14]-8,%d15
80002af8:	19 ef f8 ff 	ld.w %d15,[%a14]-8
80002afc:	cd cf 20 09 	mtcr $pcon0,%d15
80002b00:	0d 00 c0 04 	isync 
80002b04:	6d 00 eb 02 	call 800030da <lock_wdtcon>
80002b08:	00 90       	ret 

80002b0a <bsp_uc_core_GetCurrentCore>:
80002b0a:	40 ae       	mov.aa %a14,%sp
80002b0c:	20 08       	sub.a %sp,8
80002b0e:	4d c0 e1 ff 	mfcr %d15,$core_id
80002b12:	59 ef f8 ff 	st.w [%a14]-8,%d15
80002b16:	19 ef f8 ff 	ld.w %d15,[%a14]-8
80002b1a:	16 07       	and %d15,7
80002b1c:	59 ef fc ff 	st.w [%a14]-4,%d15
80002b20:	19 ef fc ff 	ld.w %d15,[%a14]-4
80002b24:	02 f2       	mov %d2,%d15
80002b26:	00 90       	ret 

80002b28 <bsp_uc_stm_ReloadChannel>:
80002b28:	40 ae       	mov.aa %a14,%sp
80002b2a:	20 10       	sub.a %sp,16
80002b2c:	59 e4 f4 ff 	st.w [%a14]-12,%d4
80002b30:	59 e5 f0 ff 	st.w [%a14]-16,%d5
80002b34:	19 ef f4 ff 	ld.w %d15,[%a14]-12
80002b38:	9b 0f 0f f0 	addih %d15,%d15,240
80002b3c:	8f 8f 00 f0 	sh %d15,%d15,8
80002b40:	59 ef fc ff 	st.w [%a14]-4,%d15
80002b44:	19 ef fc ff 	ld.w %d15,[%a14]-4
80002b48:	60 ff       	mov.a %a15,%d15
80002b4a:	48 c2       	ld.w %d2,[%a15]48
80002b4c:	19 ef f0 ff 	ld.w %d15,[%a14]-16
80002b50:	42 f2       	add %d2,%d15
80002b52:	19 ef fc ff 	ld.w %d15,[%a14]-4
80002b56:	02 23       	mov %d3,%d2
80002b58:	60 ff       	mov.a %a15,%d15
80002b5a:	68 c3       	st.w [%a15]48,%d3
80002b5c:	00 90       	ret 

80002b5e <bsp_uc_stm_EnableChannelIsr>:
80002b5e:	40 ae       	mov.aa %a14,%sp
80002b60:	20 10       	sub.a %sp,16
80002b62:	59 e4 f4 ff 	st.w [%a14]-12,%d4
80002b66:	19 ef f4 ff 	ld.w %d15,[%a14]-12
80002b6a:	9b 0f 0f f0 	addih %d15,%d15,240
80002b6e:	8f 8f 00 f0 	sh %d15,%d15,8
80002b72:	59 ef fc ff 	st.w [%a14]-4,%d15
80002b76:	19 e2 fc ff 	ld.w %d2,[%a14]-4
80002b7a:	60 2f       	mov.a %a15,%d2
80002b7c:	4c fe       	ld.w %d15,[%a15]56
80002b7e:	3b f0 01 30 	mov %d3,31
80002b82:	37 3f 05 f0 	insert %d15,%d15,%d3,0,5
80002b86:	02 f3       	mov %d3,%d15
80002b88:	60 2f       	mov.a %a15,%d2
80002b8a:	68 e3       	st.w [%a15]56,%d3
80002b8c:	19 ef fc ff 	ld.w %d15,[%a14]-4
80002b90:	82 12       	mov %d2,1
80002b92:	02 23       	mov %d3,%d2
80002b94:	60 ff       	mov.a %a15,%d15
80002b96:	59 f3 00 10 	st.w [%a15]64,%d3
80002b9a:	19 e2 fc ff 	ld.w %d2,[%a14]-4
80002b9e:	60 2f       	mov.a %a15,%d2
80002ba0:	19 ff 00 10 	ld.w %d15,[%a15]64
80002ba4:	b7 1f 01 f0 	insert %d15,%d15,1,0,1
80002ba8:	02 f3       	mov %d3,%d15
80002baa:	60 2f       	mov.a %a15,%d2
80002bac:	59 f3 00 10 	st.w [%a15]64,%d3
80002bb0:	19 e2 fc ff 	ld.w %d2,[%a14]-4
80002bb4:	60 2f       	mov.a %a15,%d2
80002bb6:	4c ff       	ld.w %d15,[%a15]60
80002bb8:	b7 1f 01 f0 	insert %d15,%d15,1,0,1
80002bbc:	02 f3       	mov %d3,%d15
80002bbe:	60 2f       	mov.a %a15,%d2
80002bc0:	68 f3       	st.w [%a15]60,%d3
80002bc2:	00 90       	ret 

80002bc4 <bsp_uc_stm_ClearChannelIsrFlag>:
80002bc4:	40 ae       	mov.aa %a14,%sp
80002bc6:	20 10       	sub.a %sp,16
80002bc8:	59 e4 f4 ff 	st.w [%a14]-12,%d4
80002bcc:	19 ef f4 ff 	ld.w %d15,[%a14]-12
80002bd0:	9b 0f 0f f0 	addih %d15,%d15,240
80002bd4:	8f 8f 00 f0 	sh %d15,%d15,8
80002bd8:	59 ef fc ff 	st.w [%a14]-4,%d15
80002bdc:	19 e2 fc ff 	ld.w %d2,[%a14]-4
80002be0:	60 2f       	mov.a %a15,%d2
80002be2:	19 ff 00 10 	ld.w %d15,[%a15]64
80002be6:	b7 1f 01 f0 	insert %d15,%d15,1,0,1
80002bea:	02 f3       	mov %d3,%d15
80002bec:	60 2f       	mov.a %a15,%d2
80002bee:	59 f3 00 10 	st.w [%a15]64,%d3
80002bf2:	00 90       	ret 

80002bf4 <bsp_uc_stm_GetChannelCurrentValue>:
80002bf4:	40 ae       	mov.aa %a14,%sp
80002bf6:	20 10       	sub.a %sp,16
80002bf8:	59 e4 f4 ff 	st.w [%a14]-12,%d4
80002bfc:	19 ef f4 ff 	ld.w %d15,[%a14]-12
80002c00:	9b 0f 0f f0 	addih %d15,%d15,240
80002c04:	8f 8f 00 f0 	sh %d15,%d15,8
80002c08:	59 ef fc ff 	st.w [%a14]-4,%d15
80002c0c:	19 ef fc ff 	ld.w %d15,[%a14]-4
80002c10:	60 ff       	mov.a %a15,%d15
80002c12:	4c f4       	ld.w %d15,[%a15]16
80002c14:	02 f2       	mov %d2,%d15
80002c16:	00 90       	ret 

80002c18 <bsp_uc_stm_Wait>:
80002c18:	40 ae       	mov.aa %a14,%sp
80002c1a:	20 18       	sub.a %sp,24
80002c1c:	59 e4 ec ff 	st.w [%a14]-20,%d4
80002c20:	59 e5 e8 ff 	st.w [%a14]-24,%d5
80002c24:	6d ff 73 ff 	call 80002b0a <bsp_uc_core_GetCurrentCore>
80002c28:	02 2f       	mov %d15,%d2
80002c2a:	59 ef fc ff 	st.w [%a14]-4,%d15
80002c2e:	19 ef fc ff 	ld.w %d15,[%a14]-4
80002c32:	02 f4       	mov %d4,%d15
80002c34:	6d ff e0 ff 	call 80002bf4 <bsp_uc_stm_GetChannelCurrentValue>
80002c38:	59 e2 f8 ff 	st.w [%a14]-8,%d2
80002c3c:	7b 30 00 ff 	movh %d15,61443
80002c40:	1b 4f 03 f6 	addi %d15,%d15,24628
80002c44:	60 ff       	mov.a %a15,%d15
80002c46:	4c f0       	ld.w %d15,[%a15]0
80002c48:	37 0f 64 f4 	extr.u %d15,%d15,8,4
80002c4c:	16 ff       	and %d15,255
80002c4e:	59 ef f4 ff 	st.w [%a14]-12,%d15
80002c52:	19 e2 e8 ff 	ld.w %d2,[%a14]-24
80002c56:	19 ef ec ff 	ld.w %d15,[%a14]-20
80002c5a:	e2 2f       	mul %d15,%d2
80002c5c:	19 e2 f4 ff 	ld.w %d2,[%a14]-12
80002c60:	4b 2f 11 22 	div.u %e2,%d15,%d2
80002c64:	02 2f       	mov %d15,%d2
80002c66:	59 ef f0 ff 	st.w [%a14]-16,%d15
80002c6a:	00 00       	nop 
80002c6c:	19 ef fc ff 	ld.w %d15,[%a14]-4
80002c70:	02 f4       	mov %d4,%d15
80002c72:	6d ff c1 ff 	call 80002bf4 <bsp_uc_stm_GetChannelCurrentValue>
80002c76:	19 ef f8 ff 	ld.w %d15,[%a14]-8
80002c7a:	a2 f2       	sub %d2,%d15
80002c7c:	19 ef f0 ff 	ld.w %d15,[%a14]-16
80002c80:	3f f2 f6 ff 	jlt.u %d2,%d15,80002c6c <bsp_uc_stm_Wait+0x54>
80002c84:	00 90       	ret 

80002c86 <bsp_uc_intc_SetBIV>:
80002c86:	40 ae       	mov.aa %a14,%sp
80002c88:	20 10       	sub.a %sp,16
80002c8a:	59 e4 f4 ff 	st.w [%a14]-12,%d4
80002c8e:	59 e5 f0 ff 	st.w [%a14]-16,%d5
80002c92:	19 ef f4 ff 	ld.w %d15,[%a14]-12
80002c96:	8f 1f c0 21 	andn %d2,%d15,1
80002c9a:	19 ef f0 ff 	ld.w %d15,[%a14]-16
80002c9e:	16 01       	and %d15,1
80002ca0:	a6 2f       	or %d15,%d2
80002ca2:	59 ef fc ff 	st.w [%a14]-4,%d15
80002ca6:	6d 00 04 02 	call 800030ae <unlock_wdtcon>
80002caa:	19 ef fc ff 	ld.w %d15,[%a14]-4
80002cae:	59 ef f8 ff 	st.w [%a14]-8,%d15
80002cb2:	19 ef f8 ff 	ld.w %d15,[%a14]-8
80002cb6:	cd 0f e2 0f 	mtcr $biv,%d15
80002cba:	6d 00 10 02 	call 800030da <lock_wdtcon>
80002cbe:	0d 00 c0 04 	isync 
80002cc2:	00 90       	ret 

80002cc4 <bsp_uc_intc_stm_SetSRC>:
80002cc4:	40 ae       	mov.aa %a14,%sp
80002cc6:	20 18       	sub.a %sp,24
80002cc8:	59 e4 f4 ff 	st.w [%a14]-12,%d4
80002ccc:	59 e5 f0 ff 	st.w [%a14]-16,%d5
80002cd0:	59 e6 ec ff 	st.w [%a14]-20,%d6
80002cd4:	7b 40 00 ff 	movh %d15,61444
80002cd8:	1b 0f 00 f8 	addi %d15,%d15,-32768
80002cdc:	59 ef fc ff 	st.w [%a14]-4,%d15
80002ce0:	19 ef f0 ff 	ld.w %d15,[%a14]-16
80002ce4:	16 ff       	and %d15,255
80002ce6:	16 03       	and %d15,3
80002ce8:	8f ff 0f 31 	and %d3,%d15,255
80002cec:	19 e2 fc ff 	ld.w %d2,[%a14]-4
80002cf0:	19 ef f4 ff 	ld.w %d15,[%a14]-12
80002cf4:	1b 2f 09 f0 	addi %d15,%d15,146
80002cf8:	06 3f       	sh %d15,3
80002cfa:	42 f2       	add %d2,%d15
80002cfc:	60 2f       	mov.a %a15,%d2
80002cfe:	4c f0       	ld.w %d15,[%a15]0
80002d00:	37 3f 82 f5 	insert %d15,%d15,%d3,11,2
80002d04:	60 2f       	mov.a %a15,%d2
80002d06:	68 0f       	st.w [%a15]0,%d15
80002d08:	19 ef ec ff 	ld.w %d15,[%a14]-20
80002d0c:	8f ff 0f 21 	and %d2,%d15,255
80002d10:	19 e3 fc ff 	ld.w %d3,[%a14]-4
80002d14:	19 ef f4 ff 	ld.w %d15,[%a14]-12
80002d18:	1b 2f 09 f0 	addi %d15,%d15,146
80002d1c:	06 3f       	sh %d15,3
80002d1e:	42 3f       	add %d15,%d3
80002d20:	60 ff       	mov.a %a15,%d15
80002d22:	28 02       	st.b [%a15]0,%d2
80002d24:	19 e2 fc ff 	ld.w %d2,[%a14]-4
80002d28:	19 ef f4 ff 	ld.w %d15,[%a14]-12
80002d2c:	1b 2f 09 f0 	addi %d15,%d15,146
80002d30:	06 3f       	sh %d15,3
80002d32:	42 f2       	add %d2,%d15
80002d34:	60 2f       	mov.a %a15,%d2
80002d36:	4c f0       	ld.w %d15,[%a15]0
80002d38:	b7 1f 01 f5 	insert %d15,%d15,1,10,1
80002d3c:	60 2f       	mov.a %a15,%d2
80002d3e:	68 0f       	st.w [%a15]0,%d15
80002d40:	00 90       	ret 

80002d42 <bsp_uc_intc_EnableExternalInterrupts>:
80002d42:	40 ae       	mov.aa %a14,%sp
80002d44:	0d 00 00 03 	enable 
80002d48:	00 90       	ret 

80002d4a <bsp_uc_InitClock>:
80002d4a:	40 ae       	mov.aa %a14,%sp
80002d4c:	20 08       	sub.a %sp,8
80002d4e:	7b 30 00 ff 	movh %d15,61443
80002d52:	1b 0f 03 f6 	addi %d15,%d15,24624
80002d56:	60 ff       	mov.a %a15,%d15
80002d58:	4c f0       	ld.w %d15,[%a15]0
80002d5a:	59 ef fc ff 	st.w [%a14]-4,%d15
80002d5e:	19 ef fc ff 	ld.w %d15,[%a14]-4
80002d62:	b7 1f 04 f4 	insert %d15,%d15,1,8,4
80002d66:	59 ef fc ff 	st.w [%a14]-4,%d15
80002d6a:	19 ef fc ff 	ld.w %d15,[%a14]-4
80002d6e:	b7 2f 04 f8 	insert %d15,%d15,2,16,4
80002d72:	59 ef fc ff 	st.w [%a14]-4,%d15
80002d76:	19 ef fc ff 	ld.w %d15,[%a14]-4
80002d7a:	b7 1f 02 fa 	insert %d15,%d15,1,20,2
80002d7e:	59 ef fc ff 	st.w [%a14]-4,%d15
80002d82:	19 ef fc ff 	ld.w %d15,[%a14]-4
80002d86:	b7 2f 02 fc 	insert %d15,%d15,2,24,2
80002d8a:	59 ef fc ff 	st.w [%a14]-4,%d15
80002d8e:	19 ef fc ff 	ld.w %d15,[%a14]-4
80002d92:	91 30 00 4f 	movh.a %a4,61443
80002d96:	d9 44 30 06 	lea %a4,[%a4]24624 <f0036030 <BMHD+0x50036030>>
80002d9a:	02 f4       	mov %d4,%d15
80002d9c:	82 05       	mov %d5,0
80002d9e:	6d ff c2 fc 	call 80002722 <bsp_uc_scu_SetCcuCon>
80002da2:	7b 30 00 ff 	movh %d15,61443
80002da6:	1b 4f 03 f6 	addi %d15,%d15,24628
80002daa:	60 ff       	mov.a %a15,%d15
80002dac:	4c f0       	ld.w %d15,[%a15]0
80002dae:	59 ef f8 ff 	st.w [%a14]-8,%d15
80002db2:	19 ef f8 ff 	ld.w %d15,[%a14]-8
80002db6:	b7 2f 04 f4 	insert %d15,%d15,2,8,4
80002dba:	59 ef f8 ff 	st.w [%a14]-8,%d15
80002dbe:	19 ef f8 ff 	ld.w %d15,[%a14]-8
80002dc2:	91 30 00 4f 	movh.a %a4,61443
80002dc6:	d9 44 34 06 	lea %a4,[%a4]24628 <f0036034 <BMHD+0x50036034>>
80002dca:	02 f4       	mov %d4,%d15
80002dcc:	82 15       	mov %d5,1
80002dce:	6d ff aa fc 	call 80002722 <bsp_uc_scu_SetCcuCon>
80002dd2:	82 54       	mov %d4,5
80002dd4:	82 15       	mov %d5,1
80002dd6:	6d ff 19 fe 	call 80002a08 <bsp_uc_pflash_SetWs>
80002dda:	3b 90 00 40 	mov %d4,9
80002dde:	82 15       	mov %d5,1
80002de0:	6d ff 3f fe 	call 80002a5e <bsp_uc_dflash_SetWs>
80002de4:	6d ff 2f fa 	call 80002242 <bsp_uc_scu_EnableXOSC>
80002de8:	82 04       	mov %d4,0
80002dea:	3b d0 01 50 	mov %d5,29
80002dee:	82 26       	mov %d6,2
80002df0:	6d ff b7 fa 	call 8000235e <bsp_uc_scu_EnablePLL>
80002df4:	82 14       	mov %d4,1
80002df6:	6d ff 76 fb 	call 800024e2 <bsp_uc_scu_SwitchSystemClock>
80002dfa:	00 90       	ret 

80002dfc <_start>:
80002dfc:	91 00 00 e8 	movh.a %a14,32768
80002e00:	d9 ee 28 93 	lea %a14,[%a14]12904 <80003268 <__crt0_config>>
80002e04:	4d c0 e1 ff 	mfcr %d15,$core_id
80002e08:	8f 7f 00 f1 	and %d15,%d15,7
80002e0c:	53 cf 22 f0 	mul %d15,%d15,44
80002e10:	01 ef 00 e6 	addsc.a %a14,%a14,%d15,0
80002e14:	19 ef 10 00 	ld.w %d15,[%a14]16
80002e18:	01 f0 30 06 	mov.a %a0,%d15
80002e1c:	19 ef 14 00 	ld.w %d15,[%a14]20
80002e20:	01 f0 30 16 	mov.a %a1,%d15
80002e24:	19 ef 18 00 	ld.w %d15,[%a14]24
80002e28:	01 f0 30 86 	mov.a %a8,%d15
80002e2c:	19 ef 1c 00 	ld.w %d15,[%a14]28
80002e30:	01 f0 30 96 	mov.a %a9,%d15
80002e34:	3b 00 00 40 	mov %d4,0
80002e38:	cd 04 e0 0f 	mtcr $pcxi,%d4
80002e3c:	19 e4 0c 00 	ld.w %d4,[%a14]12
80002e40:	8f a4 1f 40 	sh %d4,%d4,-6
80002e44:	01 40 30 46 	mov.a %a4,%d4
80002e48:	49 44 3f fa 	lea %a4,[%a4]-1
80002e4c:	3b 00 04 40 	mov %d4,64
80002e50:	01 40 30 36 	mov.a %a3,%d4
80002e54:	19 e4 08 00 	ld.w %d4,[%a14]8
80002e58:	01 40 30 f6 	mov.a %a15,%d4
80002e5c:	7b f0 00 50 	movh %d5,15
80002e60:	01 f0 c0 f4 	mov.d %d15,%a15
80002e64:	8f 4f 1f f0 	sh %d15,%d15,-12
80002e68:	0f 5f 80 f0 	and %d15,%d15,%d5
80002e6c:	bb f0 ff 5f 	mov.u %d5,65535
80002e70:	01 f0 c0 44 	mov.d %d4,%a15
80002e74:	8f a4 1f 40 	sh %d4,%d4,-6
80002e78:	0f 54 80 40 	and %d4,%d4,%d5
80002e7c:	0f f4 a0 40 	or %d4,%d4,%d15
80002e80:	cd 84 e3 0f 	mtcr $fcx,%d4

80002e84 <loop_csa>:
80002e84:	8b 14 00 40 	add %d4,%d4,1
80002e88:	59 f4 00 00 	st.w [%a15]0,%d4
80002e8c:	01 3f 10 f0 	add.a %a15,%a15,%a3
80002e90:	fd 40 fa 7f 	loop %a4,80002e84 <loop_csa>
80002e94:	cd c4 e3 0f 	mtcr $lcx,%d4
80002e98:	19 e4 00 00 	ld.w %d4,[%a14]0
80002e9c:	01 40 30 46 	mov.a %a4,%d4
80002ea0:	19 e4 04 00 	ld.w %d4,[%a14]4
80002ea4:	01 40 c0 14 	mov.d %d1,%a4
80002ea8:	0b 41 00 10 	add %d1,%d1,%d4
80002eac:	01 10 30 a6 	mov.a %sp,%d1
80002eb0:	cd 81 e2 0f 	mtcr $isp,%d1
80002eb4:	6d 00 62 00 	call 80002f78 <clear_exec>
80002eb8:	6d 00 d6 00 	call 80003064 <Crt0PreInit>
80002ebc:	19 e4 20 00 	ld.w %d4,[%a14]32
80002ec0:	01 40 30 46 	mov.a %a4,%d4
80002ec4:	6d 00 1a 00 	call 80002ef8 <Crt0BssInit>
80002ec8:	19 e4 24 00 	ld.w %d4,[%a14]36
80002ecc:	01 40 30 46 	mov.a %a4,%d4
80002ed0:	6d 00 28 00 	call 80002f20 <Crt0DataInit>
80002ed4:	19 e4 28 00 	ld.w %d4,[%a14]40
80002ed8:	01 40 30 46 	mov.a %a4,%d4
80002edc:	6d 00 3a 00 	call 80002f50 <Crt0CtorInit>
80002ee0:	6d 00 d2 00 	call 80003084 <Crt0PostInit>
80002ee4:	6d 00 8a 00 	call 80002ff8 <shared_main>

80002ee8 <_exit>:
80002ee8:	0d 00 00 01 	debug 
80002eec:	1d 00 00 00 	j 80002eec <_exit+0x4>
80002ef0:	0d 00 80 01 	ret 
80002ef4:	0d 00 80 01 	ret 

80002ef8 <Crt0BssInit>:
80002ef8:	01 40 00 d0 	mov.aa %a13,%a4
80002efc:	c5 0c 08 00 	lea %a12,8 <CSA_REGIONS-0xf8>

80002f00 <_table_bss_clear_loop>:
80002f00:	19 df 00 00 	ld.w %d15,[%a13]0
80002f04:	df ff 0c 00 	jeq %d15,-1,80002f1c <_table_bss_clear_loop_end>
80002f08:	01 f0 30 46 	mov.a %a4,%d15
80002f0c:	19 d4 04 00 	ld.w %d4,[%a13]4
80002f10:	6d 00 34 00 	call 80002f78 <clear_exec>
80002f14:	01 cd 10 d0 	add.a %a13,%a13,%a12
80002f18:	1d ff f4 ff 	j 80002f00 <_table_bss_clear_loop>

80002f1c <_table_bss_clear_loop_end>:
80002f1c:	0d 00 80 01 	ret 

80002f20 <Crt0DataInit>:
80002f20:	01 40 00 d0 	mov.aa %a13,%a4
80002f24:	c5 0c 0c 00 	lea %a12,c <CSA_REGIONS-0xf4>

80002f28 <_table_data_copy_loop>:
80002f28:	19 df 04 00 	ld.w %d15,[%a13]4
80002f2c:	df ff 10 00 	jeq %d15,-1,80002f4c <_table_data_copy_loop_end>
80002f30:	01 f0 30 46 	mov.a %a4,%d15
80002f34:	19 d4 00 00 	ld.w %d4,[%a13]0
80002f38:	01 40 30 56 	mov.a %a5,%d4
80002f3c:	19 d4 08 00 	ld.w %d4,[%a13]8
80002f40:	6d 00 2c 00 	call 80002f98 <copy_exec>
80002f44:	01 cd 10 d0 	add.a %a13,%a13,%a12
80002f48:	1d ff f0 ff 	j 80002f28 <_table_data_copy_loop>

80002f4c <_table_data_copy_loop_end>:
80002f4c:	0d 00 80 01 	ret 

80002f50 <Crt0CtorInit>:
80002f50:	bd 04 12 00 	jz.a %a4,80002f74 <_ctor_exec_end>
80002f54:	09 44 04 01 	ld.w %d4,[%a4+]4
80002f58:	01 40 30 f6 	mov.a %a15,%d4
80002f5c:	bd 0f 0c 00 	jz.a %a15,80002f74 <_ctor_exec_end>
80002f60:	49 ff 3f fa 	lea %a15,[%a15]-1

80002f64 <_ctor_exec_loop>:
80002f64:	09 44 04 01 	ld.w %d4,[%a4+]4
80002f68:	01 40 30 d6 	mov.a %a13,%d4
80002f6c:	2d 0d 00 00 	calli %a13
80002f70:	fd f0 fa 7f 	loop %a15,80002f64 <_ctor_exec_loop>

80002f74 <_ctor_exec_end>:
80002f74:	0d 00 80 01 	ret 

80002f78 <clear_exec>:
80002f78:	df 04 0e 00 	jeq %d4,0,80002f94 <_clear_exec_end>
80002f7c:	8b f4 1f 40 	add %d4,%d4,-1
80002f80:	8f d4 1f 40 	sh %d4,%d4,-3
80002f84:	01 40 30 f6 	mov.a %a15,%d4
80002f88:	fb 00 00 e0 	mov %e14,0

80002f8c <_clear_exec_loop>:
80002f8c:	89 4e 48 01 	st.d [%a4+]8,%e14
80002f90:	fd f0 fe 7f 	loop %a15,80002f8c <_clear_exec_loop>

80002f94 <_clear_exec_end>:
80002f94:	0d 00 80 01 	ret 

80002f98 <copy_exec>:
80002f98:	0b 40 f0 f1 	mov %d15,%d4
80002f9c:	df 0f 0c 00 	jeq %d15,0,80002fb4 <_copy_exec_end>
80002fa0:	8b ff 1f f0 	add %d15,%d15,-1
80002fa4:	01 f0 30 f6 	mov.a %a15,%d15

80002fa8 <_copy_exec_loop>:
80002fa8:	09 5f 01 00 	ld.b %d15,[%a5+]1
80002fac:	89 4f 01 00 	st.b [%a4+]1,%d15
80002fb0:	fd f0 fc 7f 	loop %a15,80002fa8 <_copy_exec_loop>

80002fb4 <_copy_exec_end>:
80002fb4:	0d 00 80 01 	ret 

80002fb8 <TimerMulticoreIsrHandler>:
80002fb8:	40 ae       	mov.aa %a14,%sp
80002fba:	20 08       	sub.a %sp,8
80002fbc:	6d ff a7 fd 	call 80002b0a <bsp_uc_core_GetCurrentCore>
80002fc0:	59 e2 fc ff 	st.w [%a14]-4,%d2
80002fc4:	19 ef fc ff 	ld.w %d15,[%a14]-4
80002fc8:	c2 1f       	add %d15,1
80002fca:	7b d0 17 20 	movh %d2,381
80002fce:	1b 02 84 27 	addi %d2,%d2,30784
80002fd2:	e2 2f       	mul %d15,%d2
80002fd4:	59 ef f8 ff 	st.w [%a14]-8,%d15
80002fd8:	19 e4 fc ff 	ld.w %d4,[%a14]-4
80002fdc:	82 35       	mov %d5,3
80002fde:	6d ff 6c f8 	call 800020b6 <bsp_board_led_Set>
80002fe2:	19 e4 fc ff 	ld.w %d4,[%a14]-4
80002fe6:	19 e5 f8 ff 	ld.w %d5,[%a14]-8
80002fea:	6d ff 9f fd 	call 80002b28 <bsp_uc_stm_ReloadChannel>
80002fee:	19 e4 fc ff 	ld.w %d4,[%a14]-4
80002ff2:	6d ff e9 fd 	call 80002bc4 <bsp_uc_stm_ClearChannelIsrFlag>
80002ff6:	00 90       	ret 

80002ff8 <shared_main>:
80002ff8:	40 ae       	mov.aa %a14,%sp
80002ffa:	20 08       	sub.a %sp,8
80002ffc:	6d ff 87 fd 	call 80002b0a <bsp_uc_core_GetCurrentCore>
80003000:	59 e2 fc ff 	st.w [%a14]-4,%d2
80003004:	19 ef fc ff 	ld.w %d15,[%a14]-4
80003008:	c2 1f       	add %d15,1
8000300a:	7b d0 17 20 	movh %d2,381
8000300e:	1b 02 84 27 	addi %d2,%d2,30784
80003012:	e2 2f       	mul %d15,%d2
80003014:	59 ef f8 ff 	st.w [%a14]-8,%d15
80003018:	19 e4 fc ff 	ld.w %d4,[%a14]-4
8000301c:	7b 00 00 f8 	movh %d15,32768
80003020:	60 ff       	mov.a %a15,%d15
80003022:	d9 f4 f8 e2 	lea %a4,[%a15]12216
80003026:	3b a0 00 50 	mov %d5,10
8000302a:	6d ff ac f8 	call 80002182 <bsp_isr_RegisterHandler>
8000302e:	19 e4 fc ff 	ld.w %d4,[%a14]-4
80003032:	6d ff e1 fd 	call 80002bf4 <bsp_uc_stm_GetChannelCurrentValue>
80003036:	19 ef f8 ff 	ld.w %d15,[%a14]-8
8000303a:	42 2f       	add %d15,%d2
8000303c:	19 e4 fc ff 	ld.w %d4,[%a14]-4
80003040:	02 f5       	mov %d5,%d15
80003042:	6d ff 73 fd 	call 80002b28 <bsp_uc_stm_ReloadChannel>
80003046:	19 e4 fc ff 	ld.w %d4,[%a14]-4
8000304a:	19 e5 fc ff 	ld.w %d5,[%a14]-4
8000304e:	3b a0 00 60 	mov %d6,10
80003052:	6d ff 39 fe 	call 80002cc4 <bsp_uc_intc_stm_SetSRC>
80003056:	19 e4 fc ff 	ld.w %d4,[%a14]-4
8000305a:	6d ff 82 fd 	call 80002b5e <bsp_uc_stm_EnableChannelIsr>
8000305e:	6d ff 72 fe 	call 80002d42 <bsp_uc_intc_EnableExternalInterrupts>
80003062:	3c 00       	j 80003062 <shared_main+0x6a>

80003064 <Crt0PreInit>:
80003064:	40 ae       	mov.aa %a14,%sp
80003066:	20 08       	sub.a %sp,8
80003068:	6d ff 51 fd 	call 80002b0a <bsp_uc_core_GetCurrentCore>
8000306c:	59 e2 fc ff 	st.w [%a14]-4,%d2
80003070:	19 ef fc ff 	ld.w %d15,[%a14]-4
80003074:	ee 03       	jnz %d15,8000307a <Crt0PreInit+0x16>
80003076:	6d ff ba f8 	call 800021ea <bsp_uc_scu_wdt_DisableSafetyWatchdog>
8000307a:	6d ff c8 f8 	call 8000220a <bsp_uc_scu_wdt_DisableCpuWatchdog>
8000307e:	6d ff 1b fd 	call 80002ab4 <bsp_uc_core_EnableICache>
80003082:	00 90       	ret 

80003084 <Crt0PostInit>:
80003084:	40 ae       	mov.aa %a14,%sp
80003086:	20 08       	sub.a %sp,8
80003088:	6d ff 41 fd 	call 80002b0a <bsp_uc_core_GetCurrentCore>
8000308c:	59 e2 fc ff 	st.w [%a14]-4,%d2
80003090:	19 ef fc ff 	ld.w %d15,[%a14]-4
80003094:	ee 0a       	jnz %d15,800030a8 <Crt0PostInit+0x24>
80003096:	6d ff 5a fe 	call 80002d4a <bsp_uc_InitClock>
8000309a:	6d ff b3 f7 	call 80002000 <bsp_board_wdg_Disable>
8000309e:	82 14       	mov %d4,1
800030a0:	6d ff b2 f7 	call 80002004 <bsp_board_led_InitAll>
800030a4:	6d ff be fb 	call 80002820 <bsp_uc_core_StartAllCores>
800030a8:	6d ff 2c f8 	call 80002100 <bsp_isr_Init>
800030ac:	00 90       	ret 

800030ae <unlock_wdtcon>:
800030ae:	4d c0 e1 ff 	mfcr %d15,$core_id
800030b2:	16 07       	and %d15,7
800030b4:	53 cf 20 f0 	mul %d15,%d15,12
800030b8:	60 f2       	mov.a %a2,%d15
800030ba:	d9 2f 00 46 	lea %a15,[%a2]24832
800030be:	11 3f 00 ff 	addih.a %a15,%a15,61443
800030c2:	4c f0       	ld.w %d15,[%a15]0
800030c4:	8f ff cf f1 	andn %d15,%d15,255
800030c8:	8f 1f 4f 21 	or %d2,%d15,241
800030cc:	68 02       	st.w [%a15]0,%d2
800030ce:	0d 00 80 04 	dsync 
800030d2:	96 f2       	or %d15,242
800030d4:	68 0f       	st.w [%a15]0,%d15
800030d6:	4c f0       	ld.w %d15,[%a15]0
800030d8:	00 90       	ret 

800030da <lock_wdtcon>:
800030da:	4d c0 e1 ff 	mfcr %d15,$core_id
800030de:	16 07       	and %d15,7
800030e0:	53 cf 20 f0 	mul %d15,%d15,12
800030e4:	60 f2       	mov.a %a2,%d15
800030e6:	d9 2f 00 46 	lea %a15,[%a2]24832
800030ea:	11 3f 00 ff 	addih.a %a15,%a15,61443
800030ee:	4c f0       	ld.w %d15,[%a15]0
800030f0:	8f ff cf f1 	andn %d15,%d15,255
800030f4:	8f 1f 4f 21 	or %d2,%d15,241
800030f8:	68 02       	st.w [%a15]0,%d2
800030fa:	0d 00 80 04 	dsync 
800030fe:	96 f3       	or %d15,243
80003100:	68 0f       	st.w [%a15]0,%d15
80003102:	4c f0       	ld.w %d15,[%a15]0
80003104:	00 90       	ret 

80003106 <unlock_safety_wdtcon>:
80003106:	91 30 00 ff 	movh.a %a15,61443
8000310a:	d9 ff 30 36 	lea %a15,[%a15]24816 <f00360f0 <BMHD+0x500360f0>>
8000310e:	4c f0       	ld.w %d15,[%a15]0
80003110:	8f ff cf f1 	andn %d15,%d15,255
80003114:	8f 1f 4f 21 	or %d2,%d15,241
80003118:	68 02       	st.w [%a15]0,%d2
8000311a:	0d 00 80 04 	dsync 
8000311e:	96 f2       	or %d15,242
80003120:	68 0f       	st.w [%a15]0,%d15
80003122:	4c f0       	ld.w %d15,[%a15]0
80003124:	00 90       	ret 

80003126 <lock_safety_wdtcon>:
80003126:	91 30 00 ff 	movh.a %a15,61443
8000312a:	d9 ff 30 36 	lea %a15,[%a15]24816 <f00360f0 <BMHD+0x500360f0>>
8000312e:	4c f0       	ld.w %d15,[%a15]0
80003130:	8f ff cf f1 	andn %d15,%d15,255
80003134:	8f 1f 4f 21 	or %d2,%d15,241
80003138:	68 02       	st.w [%a15]0,%d2
8000313a:	0d 00 80 04 	dsync 
8000313e:	96 f3       	or %d15,243
80003140:	68 0f       	st.w [%a15]0,%d15
80003142:	4c f0       	ld.w %d15,[%a15]0
80003144:	00 90       	ret 
