Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Oct 24 22:37:34 2023
| Host         : LAPTOP-C2VAUNDT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab5_timing_summary_routed.rpt -pb lab5_timing_summary_routed.pb -rpx lab5_timing_summary_routed.rpx -warn_on_violation
| Design       : lab5
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  12          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.596        0.000                      0                 1270        0.154        0.000                      0                 1270        4.500        0.000                       0                   625  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.596        0.000                      0                 1270        0.154        0.000                      0                 1270        4.500        0.000                       0                   625  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.596ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.596ns  (required time - arrival time)
  Source:                 fibo_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fibo_reg[7][11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.090ns  (logic 2.123ns (29.944%)  route 4.967ns (70.056%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 14.809 - 10.000 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.551     5.102    clk_IBUF_BUFG
    SLICE_X10Y87         FDRE                                         r  fibo_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y87         FDRE (Prop_fdre_C_Q)         0.518     5.620 r  fibo_counter_reg[0]/Q
                         net (fo=123, routed)         1.285     6.905    fibo_counter[0]
    SLICE_X12Y79         LUT3 (Prop_lut3_I1_O)        0.150     7.055 r  fibo[25][7]_i_47/O
                         net (fo=1, routed)           0.733     7.788    fibo[25][7]_i_47_n_0
    SLICE_X14Y81         LUT6 (Prop_lut6_I1_O)        0.328     8.116 r  fibo[25][7]_i_19/O
                         net (fo=1, routed)           0.859     8.975    fibo[25][7]_i_19_n_0
    SLICE_X14Y86         LUT6 (Prop_lut6_I1_O)        0.124     9.099 r  fibo[25][7]_i_4/O
                         net (fo=2, routed)           0.744     9.843    fibo[25][7]_i_4_n_0
    SLICE_X9Y87          LUT6 (Prop_lut6_I0_O)        0.124     9.967 r  fibo[25][7]_i_8/O
                         net (fo=1, routed)           0.000     9.967    fibo[25][7]_i_8_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.517 r  fibo_reg[25][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.517    fibo_reg[25][7]_i_1_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    10.846 r  fibo_reg[25][11]_i_1/O[3]
                         net (fo=26, routed)          1.346    12.192    fibo_reg[25][11]_i_1_n_4
    SLICE_X14Y97         FDRE                                         r  fibo_reg[7][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.438    14.809    clk_IBUF_BUFG
    SLICE_X14Y97         FDRE                                         r  fibo_reg[7][11]/C
                         clock pessimism              0.259    15.068    
                         clock uncertainty           -0.035    15.033    
    SLICE_X14Y97         FDRE (Setup_fdre_C_D)       -0.245    14.788    fibo_reg[7][11]
  -------------------------------------------------------------------
                         required time                         14.788    
                         arrival time                         -12.192    
  -------------------------------------------------------------------
                         slack                                  2.596    

Slack (MET) :             2.690ns  (required time - arrival time)
  Source:                 fibo_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fibo_reg[5][13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.048ns  (logic 2.131ns (30.235%)  route 4.917ns (69.765%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT6=2)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.551     5.102    clk_IBUF_BUFG
    SLICE_X10Y87         FDRE                                         r  fibo_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y87         FDRE (Prop_fdre_C_Q)         0.478     5.580 f  fibo_counter_reg[4]/Q
                         net (fo=48, routed)          1.087     6.668    fibo_counter[4]
    SLICE_X9Y85          LUT3 (Prop_lut3_I2_O)        0.323     6.991 r  fibo[25][15]_i_14/O
                         net (fo=17, routed)          1.729     8.720    fibo[25][15]_i_14_n_0
    SLICE_X14Y94         LUT6 (Prop_lut6_I4_O)        0.326     9.046 r  fibo[25][11]_i_5/O
                         net (fo=2, routed)           0.941     9.987    fibo[25][11]_i_5_n_0
    SLICE_X9Y88          LUT6 (Prop_lut6_I0_O)        0.124    10.111 r  fibo[25][11]_i_9/O
                         net (fo=1, routed)           0.000    10.111    fibo[25][11]_i_9_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.643 r  fibo_reg[25][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.643    fibo_reg[25][11]_i_1_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    10.991 r  fibo_reg[25][15]_i_2/O[1]
                         net (fo=26, routed)          1.160    12.151    fibo_reg[25][15]_i_2_n_6
    SLICE_X3Y95          FDRE                                         r  fibo_reg[5][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.506    14.877    clk_IBUF_BUFG
    SLICE_X3Y95          FDRE                                         r  fibo_reg[5][13]/C
                         clock pessimism              0.259    15.136    
                         clock uncertainty           -0.035    15.101    
    SLICE_X3Y95          FDRE (Setup_fdre_C_D)       -0.260    14.841    fibo_reg[5][13]
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                         -12.151    
  -------------------------------------------------------------------
                         slack                                  2.690    

Slack (MET) :             2.698ns  (required time - arrival time)
  Source:                 fibo_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fibo_reg[11][13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.053ns  (logic 2.131ns (30.214%)  route 4.922ns (69.786%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT6=2)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.551     5.102    clk_IBUF_BUFG
    SLICE_X10Y87         FDRE                                         r  fibo_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y87         FDRE (Prop_fdre_C_Q)         0.478     5.580 f  fibo_counter_reg[4]/Q
                         net (fo=48, routed)          1.087     6.668    fibo_counter[4]
    SLICE_X9Y85          LUT3 (Prop_lut3_I2_O)        0.323     6.991 r  fibo[25][15]_i_14/O
                         net (fo=17, routed)          1.729     8.720    fibo[25][15]_i_14_n_0
    SLICE_X14Y94         LUT6 (Prop_lut6_I4_O)        0.326     9.046 r  fibo[25][11]_i_5/O
                         net (fo=2, routed)           0.941     9.987    fibo[25][11]_i_5_n_0
    SLICE_X9Y88          LUT6 (Prop_lut6_I0_O)        0.124    10.111 r  fibo[25][11]_i_9/O
                         net (fo=1, routed)           0.000    10.111    fibo[25][11]_i_9_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.643 r  fibo_reg[25][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.643    fibo_reg[25][11]_i_1_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    10.991 r  fibo_reg[25][15]_i_2/O[1]
                         net (fo=26, routed)          1.165    12.155    fibo_reg[25][15]_i_2_n_6
    SLICE_X4Y95          FDRE                                         r  fibo_reg[11][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.504    14.875    clk_IBUF_BUFG
    SLICE_X4Y95          FDRE                                         r  fibo_reg[11][13]/C
                         clock pessimism              0.259    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X4Y95          FDRE (Setup_fdre_C_D)       -0.246    14.853    fibo_reg[11][13]
  -------------------------------------------------------------------
                         required time                         14.853    
                         arrival time                         -12.155    
  -------------------------------------------------------------------
                         slack                                  2.698    

Slack (MET) :             2.702ns  (required time - arrival time)
  Source:                 fibo_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fibo_reg[13][15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.088ns  (logic 2.112ns (29.797%)  route 4.976ns (70.203%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT6=2)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.551     5.102    clk_IBUF_BUFG
    SLICE_X10Y87         FDRE                                         r  fibo_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y87         FDRE (Prop_fdre_C_Q)         0.478     5.580 f  fibo_counter_reg[4]/Q
                         net (fo=48, routed)          1.087     6.668    fibo_counter[4]
    SLICE_X9Y85          LUT3 (Prop_lut3_I2_O)        0.323     6.991 r  fibo[25][15]_i_14/O
                         net (fo=17, routed)          1.729     8.720    fibo[25][15]_i_14_n_0
    SLICE_X14Y94         LUT6 (Prop_lut6_I4_O)        0.326     9.046 r  fibo[25][11]_i_5/O
                         net (fo=2, routed)           0.941     9.987    fibo[25][11]_i_5_n_0
    SLICE_X9Y88          LUT6 (Prop_lut6_I0_O)        0.124    10.111 r  fibo[25][11]_i_9/O
                         net (fo=1, routed)           0.000    10.111    fibo[25][11]_i_9_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.643 r  fibo_reg[25][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.643    fibo_reg[25][11]_i_1_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    10.972 r  fibo_reg[25][15]_i_2/O[3]
                         net (fo=26, routed)          1.219    12.190    fibo_reg[25][15]_i_2_n_4
    SLICE_X2Y97          FDRE                                         r  fibo_reg[13][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.507    14.878    clk_IBUF_BUFG
    SLICE_X2Y97          FDRE                                         r  fibo_reg[13][15]/C
                         clock pessimism              0.259    15.137    
                         clock uncertainty           -0.035    15.102    
    SLICE_X2Y97          FDRE (Setup_fdre_C_D)       -0.210    14.892    fibo_reg[13][15]
  -------------------------------------------------------------------
                         required time                         14.892    
                         arrival time                         -12.190    
  -------------------------------------------------------------------
                         slack                                  2.702    

Slack (MET) :             2.718ns  (required time - arrival time)
  Source:                 fibo_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fibo_reg[8][15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.039ns  (logic 2.112ns (30.005%)  route 4.927ns (69.995%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT6=2)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.551     5.102    clk_IBUF_BUFG
    SLICE_X10Y87         FDRE                                         r  fibo_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y87         FDRE (Prop_fdre_C_Q)         0.478     5.580 f  fibo_counter_reg[4]/Q
                         net (fo=48, routed)          1.087     6.668    fibo_counter[4]
    SLICE_X9Y85          LUT3 (Prop_lut3_I2_O)        0.323     6.991 r  fibo[25][15]_i_14/O
                         net (fo=17, routed)          1.729     8.720    fibo[25][15]_i_14_n_0
    SLICE_X14Y94         LUT6 (Prop_lut6_I4_O)        0.326     9.046 r  fibo[25][11]_i_5/O
                         net (fo=2, routed)           0.941     9.987    fibo[25][11]_i_5_n_0
    SLICE_X9Y88          LUT6 (Prop_lut6_I0_O)        0.124    10.111 r  fibo[25][11]_i_9/O
                         net (fo=1, routed)           0.000    10.111    fibo[25][11]_i_9_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.643 r  fibo_reg[25][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.643    fibo_reg[25][11]_i_1_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    10.972 r  fibo_reg[25][15]_i_2/O[3]
                         net (fo=26, routed)          1.170    12.141    fibo_reg[25][15]_i_2_n_4
    SLICE_X7Y96          FDRE                                         r  fibo_reg[8][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.504    14.875    clk_IBUF_BUFG
    SLICE_X7Y96          FDRE                                         r  fibo_reg[8][15]/C
                         clock pessimism              0.259    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X7Y96          FDRE (Setup_fdre_C_D)       -0.240    14.859    fibo_reg[8][15]
  -------------------------------------------------------------------
                         required time                         14.859    
                         arrival time                         -12.141    
  -------------------------------------------------------------------
                         slack                                  2.718    

Slack (MET) :             2.719ns  (required time - arrival time)
  Source:                 fibo_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fibo_reg[4][14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.022ns  (logic 2.039ns (29.037%)  route 4.983ns (70.963%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT6=2)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.551     5.102    clk_IBUF_BUFG
    SLICE_X10Y87         FDRE                                         r  fibo_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y87         FDRE (Prop_fdre_C_Q)         0.478     5.580 f  fibo_counter_reg[4]/Q
                         net (fo=48, routed)          1.087     6.668    fibo_counter[4]
    SLICE_X9Y85          LUT3 (Prop_lut3_I2_O)        0.323     6.991 r  fibo[25][15]_i_14/O
                         net (fo=17, routed)          1.729     8.720    fibo[25][15]_i_14_n_0
    SLICE_X14Y94         LUT6 (Prop_lut6_I4_O)        0.326     9.046 r  fibo[25][11]_i_5/O
                         net (fo=2, routed)           0.941     9.987    fibo[25][11]_i_5_n_0
    SLICE_X9Y88          LUT6 (Prop_lut6_I0_O)        0.124    10.111 r  fibo[25][11]_i_9/O
                         net (fo=1, routed)           0.000    10.111    fibo[25][11]_i_9_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.643 r  fibo_reg[25][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.643    fibo_reg[25][11]_i_1_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.899 r  fibo_reg[25][15]_i_2/O[2]
                         net (fo=26, routed)          1.226    12.124    fibo_reg[25][15]_i_2_n_5
    SLICE_X3Y97          FDRE                                         r  fibo_reg[4][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.507    14.878    clk_IBUF_BUFG
    SLICE_X3Y97          FDRE                                         r  fibo_reg[4][14]/C
                         clock pessimism              0.259    15.137    
                         clock uncertainty           -0.035    15.102    
    SLICE_X3Y97          FDRE (Setup_fdre_C_D)       -0.259    14.843    fibo_reg[4][14]
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                         -12.124    
  -------------------------------------------------------------------
                         slack                                  2.719    

Slack (MET) :             2.764ns  (required time - arrival time)
  Source:                 fibo_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fibo_reg[3][15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.992ns  (logic 2.112ns (30.207%)  route 4.880ns (69.793%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT6=2)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.551     5.102    clk_IBUF_BUFG
    SLICE_X10Y87         FDRE                                         r  fibo_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y87         FDRE (Prop_fdre_C_Q)         0.478     5.580 f  fibo_counter_reg[4]/Q
                         net (fo=48, routed)          1.087     6.668    fibo_counter[4]
    SLICE_X9Y85          LUT3 (Prop_lut3_I2_O)        0.323     6.991 r  fibo[25][15]_i_14/O
                         net (fo=17, routed)          1.729     8.720    fibo[25][15]_i_14_n_0
    SLICE_X14Y94         LUT6 (Prop_lut6_I4_O)        0.326     9.046 r  fibo[25][11]_i_5/O
                         net (fo=2, routed)           0.941     9.987    fibo[25][11]_i_5_n_0
    SLICE_X9Y88          LUT6 (Prop_lut6_I0_O)        0.124    10.111 r  fibo[25][11]_i_9/O
                         net (fo=1, routed)           0.000    10.111    fibo[25][11]_i_9_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.643 r  fibo_reg[25][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.643    fibo_reg[25][11]_i_1_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    10.972 r  fibo_reg[25][15]_i_2/O[3]
                         net (fo=26, routed)          1.123    12.094    fibo_reg[25][15]_i_2_n_4
    SLICE_X1Y96          FDRE                                         r  fibo_reg[3][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.506    14.877    clk_IBUF_BUFG
    SLICE_X1Y96          FDRE                                         r  fibo_reg[3][15]/C
                         clock pessimism              0.259    15.136    
                         clock uncertainty           -0.035    15.101    
    SLICE_X1Y96          FDRE (Setup_fdre_C_D)       -0.243    14.858    fibo_reg[3][15]
  -------------------------------------------------------------------
                         required time                         14.858    
                         arrival time                         -12.094    
  -------------------------------------------------------------------
                         slack                                  2.764    

Slack (MET) :             2.786ns  (required time - arrival time)
  Source:                 fibo_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fibo_reg[7][13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.989ns  (logic 2.131ns (30.491%)  route 4.858ns (69.509%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT6=2)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.551     5.102    clk_IBUF_BUFG
    SLICE_X10Y87         FDRE                                         r  fibo_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y87         FDRE (Prop_fdre_C_Q)         0.478     5.580 f  fibo_counter_reg[4]/Q
                         net (fo=48, routed)          1.087     6.668    fibo_counter[4]
    SLICE_X9Y85          LUT3 (Prop_lut3_I2_O)        0.323     6.991 r  fibo[25][15]_i_14/O
                         net (fo=17, routed)          1.729     8.720    fibo[25][15]_i_14_n_0
    SLICE_X14Y94         LUT6 (Prop_lut6_I4_O)        0.326     9.046 r  fibo[25][11]_i_5/O
                         net (fo=2, routed)           0.941     9.987    fibo[25][11]_i_5_n_0
    SLICE_X9Y88          LUT6 (Prop_lut6_I0_O)        0.124    10.111 r  fibo[25][11]_i_9/O
                         net (fo=1, routed)           0.000    10.111    fibo[25][11]_i_9_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.643 r  fibo_reg[25][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.643    fibo_reg[25][11]_i_1_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    10.991 r  fibo_reg[25][15]_i_2/O[1]
                         net (fo=26, routed)          1.101    12.091    fibo_reg[25][15]_i_2_n_6
    SLICE_X2Y96          FDRE                                         r  fibo_reg[7][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.506    14.877    clk_IBUF_BUFG
    SLICE_X2Y96          FDRE                                         r  fibo_reg[7][13]/C
                         clock pessimism              0.259    15.136    
                         clock uncertainty           -0.035    15.101    
    SLICE_X2Y96          FDRE (Setup_fdre_C_D)       -0.224    14.877    fibo_reg[7][13]
  -------------------------------------------------------------------
                         required time                         14.877    
                         arrival time                         -12.091    
  -------------------------------------------------------------------
                         slack                                  2.786    

Slack (MET) :             2.792ns  (required time - arrival time)
  Source:                 fibo_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fibo_reg[6][15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.964ns  (logic 2.112ns (30.326%)  route 4.852ns (69.674%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT6=2)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.551     5.102    clk_IBUF_BUFG
    SLICE_X10Y87         FDRE                                         r  fibo_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y87         FDRE (Prop_fdre_C_Q)         0.478     5.580 f  fibo_counter_reg[4]/Q
                         net (fo=48, routed)          1.087     6.668    fibo_counter[4]
    SLICE_X9Y85          LUT3 (Prop_lut3_I2_O)        0.323     6.991 r  fibo[25][15]_i_14/O
                         net (fo=17, routed)          1.729     8.720    fibo[25][15]_i_14_n_0
    SLICE_X14Y94         LUT6 (Prop_lut6_I4_O)        0.326     9.046 r  fibo[25][11]_i_5/O
                         net (fo=2, routed)           0.941     9.987    fibo[25][11]_i_5_n_0
    SLICE_X9Y88          LUT6 (Prop_lut6_I0_O)        0.124    10.111 r  fibo[25][11]_i_9/O
                         net (fo=1, routed)           0.000    10.111    fibo[25][11]_i_9_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.643 r  fibo_reg[25][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.643    fibo_reg[25][11]_i_1_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    10.972 r  fibo_reg[25][15]_i_2/O[3]
                         net (fo=26, routed)          1.095    12.067    fibo_reg[25][15]_i_2_n_4
    SLICE_X5Y96          FDRE                                         r  fibo_reg[6][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.504    14.875    clk_IBUF_BUFG
    SLICE_X5Y96          FDRE                                         r  fibo_reg[6][15]/C
                         clock pessimism              0.259    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X5Y96          FDRE (Setup_fdre_C_D)       -0.240    14.859    fibo_reg[6][15]
  -------------------------------------------------------------------
                         required time                         14.859    
                         arrival time                         -12.067    
  -------------------------------------------------------------------
                         slack                                  2.792    

Slack (MET) :             2.798ns  (required time - arrival time)
  Source:                 fibo_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fibo_reg[9][11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.889ns  (logic 2.123ns (30.816%)  route 4.766ns (69.184%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 14.809 - 10.000 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.551     5.102    clk_IBUF_BUFG
    SLICE_X10Y87         FDRE                                         r  fibo_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y87         FDRE (Prop_fdre_C_Q)         0.518     5.620 r  fibo_counter_reg[0]/Q
                         net (fo=123, routed)         1.285     6.905    fibo_counter[0]
    SLICE_X12Y79         LUT3 (Prop_lut3_I1_O)        0.150     7.055 r  fibo[25][7]_i_47/O
                         net (fo=1, routed)           0.733     7.788    fibo[25][7]_i_47_n_0
    SLICE_X14Y81         LUT6 (Prop_lut6_I1_O)        0.328     8.116 r  fibo[25][7]_i_19/O
                         net (fo=1, routed)           0.859     8.975    fibo[25][7]_i_19_n_0
    SLICE_X14Y86         LUT6 (Prop_lut6_I1_O)        0.124     9.099 r  fibo[25][7]_i_4/O
                         net (fo=2, routed)           0.744     9.843    fibo[25][7]_i_4_n_0
    SLICE_X9Y87          LUT6 (Prop_lut6_I0_O)        0.124     9.967 r  fibo[25][7]_i_8/O
                         net (fo=1, routed)           0.000     9.967    fibo[25][7]_i_8_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.517 r  fibo_reg[25][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.517    fibo_reg[25][7]_i_1_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    10.846 r  fibo_reg[25][11]_i_1/O[3]
                         net (fo=26, routed)          1.146    11.992    fibo_reg[25][11]_i_1_n_4
    SLICE_X15Y98         FDRE                                         r  fibo_reg[9][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.438    14.809    clk_IBUF_BUFG
    SLICE_X15Y98         FDRE                                         r  fibo_reg[9][11]/C
                         clock pessimism              0.259    15.068    
                         clock uncertainty           -0.035    15.033    
    SLICE_X15Y98         FDRE (Setup_fdre_C_D)       -0.243    14.790    fibo_reg[9][11]
  -------------------------------------------------------------------
                         required time                         14.790    
                         arrival time                         -11.992    
  -------------------------------------------------------------------
                         slack                                  2.798    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 lcd0/icode_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/init_d_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.128ns (66.728%)  route 0.064ns (33.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.587     1.500    lcd0/clk_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  lcd0/icode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.128     1.628 r  lcd0/icode_reg[3]/Q
                         net (fo=1, routed)           0.064     1.692    lcd0/icode_reg_n_0_[3]
    SLICE_X1Y84          FDRE                                         r  lcd0/init_d_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.855     2.014    lcd0/clk_IBUF_BUFG
    SLICE_X1Y84          FDRE                                         r  lcd0/init_d_reg[3]/C
                         clock pessimism             -0.500     1.513    
    SLICE_X1Y84          FDRE (Hold_fdre_C_D)         0.025     1.538    lcd0/init_d_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 temp1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row_A_reg[74]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.190ns (55.843%)  route 0.150ns (44.157%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.589     1.502    clk_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  temp1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.141     1.643 r  temp1_reg[3]/Q
                         net (fo=6, routed)           0.150     1.794    temp1[3]
    SLICE_X2Y89          LUT3 (Prop_lut3_I0_O)        0.049     1.843 r  row_A[74]_i_1/O
                         net (fo=1, routed)           0.000     1.843    p_1_in[10]
    SLICE_X2Y89          FDRE                                         r  row_A_reg[74]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.860     2.018    clk_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  row_A_reg[74]/C
                         clock pessimism             -0.502     1.515    
    SLICE_X2Y89          FDRE (Hold_fdre_C_D)         0.131     1.646    row_A_reg[74]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 lcd0/tcode_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/text_d_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.479%)  route 0.169ns (54.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.585     1.498    lcd0/clk_IBUF_BUFG
    SLICE_X5Y85          FDRE                                         r  lcd0/tcode_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  lcd0/tcode_reg[2]/Q
                         net (fo=1, routed)           0.169     1.809    lcd0/tcode_reg_n_0_[2]
    SLICE_X3Y85          FDRE                                         r  lcd0/text_d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.856     2.015    lcd0/clk_IBUF_BUFG
    SLICE_X3Y85          FDRE                                         r  lcd0/text_d_reg[2]/C
                         clock pessimism             -0.478     1.536    
    SLICE_X3Y85          FDRE (Hold_fdre_C_D)         0.070     1.606    lcd0/text_d_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 temp1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row_A_reg[72]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.318%)  route 0.150ns (44.682%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.589     1.502    clk_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  temp1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.141     1.643 r  temp1_reg[3]/Q
                         net (fo=6, routed)           0.150     1.794    temp1[3]
    SLICE_X2Y89          LUT5 (Prop_lut5_I1_O)        0.045     1.839 r  row_A[72]_i_1/O
                         net (fo=1, routed)           0.000     1.839    p_1_in[8]
    SLICE_X2Y89          FDRE                                         r  row_A_reg[72]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.860     2.018    clk_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  row_A_reg[72]/C
                         clock pessimism             -0.502     1.515    
    SLICE_X2Y89          FDRE (Hold_fdre_C_D)         0.121     1.636    row_A_reg[72]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 temp1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row_A_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.189ns (53.494%)  route 0.164ns (46.506%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.589     1.502    clk_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  temp1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.141     1.643 r  temp1_reg[3]/Q
                         net (fo=6, routed)           0.164     1.808    temp1[3]
    SLICE_X2Y89          LUT5 (Prop_lut5_I1_O)        0.048     1.856 r  row_A[67]_i_1/O
                         net (fo=1, routed)           0.000     1.856    p_1_in[3]
    SLICE_X2Y89          FDRE                                         r  row_A_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.860     2.018    clk_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  row_A_reg[67]/C
                         clock pessimism             -0.502     1.515    
    SLICE_X2Y89          FDRE (Hold_fdre_C_D)         0.131     1.646    row_A_reg[67]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 lcd0/tcode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/text_d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.150%)  route 0.178ns (55.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.586     1.499    lcd0/clk_IBUF_BUFG
    SLICE_X5Y87          FDRE                                         r  lcd0/tcode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.141     1.640 r  lcd0/tcode_reg[1]/Q
                         net (fo=1, routed)           0.178     1.819    lcd0/tcode_reg_n_0_[1]
    SLICE_X0Y85          FDRE                                         r  lcd0/text_d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.856     2.015    lcd0/clk_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  lcd0/text_d_reg[1]/C
                         clock pessimism             -0.478     1.536    
    SLICE_X0Y85          FDRE (Hold_fdre_C_D)         0.071     1.607    lcd0/text_d_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 lcd0/tcode_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/text_d_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.896%)  route 0.180ns (56.104%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.585     1.498    lcd0/clk_IBUF_BUFG
    SLICE_X4Y86          FDRE                                         r  lcd0/tcode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  lcd0/tcode_reg[3]/Q
                         net (fo=1, routed)           0.180     1.820    lcd0/tcode_reg_n_0_[3]
    SLICE_X3Y86          FDRE                                         r  lcd0/text_d_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.856     2.015    lcd0/clk_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  lcd0/text_d_reg[3]/C
                         clock pessimism             -0.478     1.536    
    SLICE_X3Y86          FDRE (Hold_fdre_C_D)         0.070     1.606    lcd0/text_d_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 temp1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row_A_reg[73]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.189ns (52.895%)  route 0.168ns (47.105%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.589     1.502    clk_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  temp1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.141     1.643 r  temp1_reg[3]/Q
                         net (fo=6, routed)           0.168     1.812    temp1[3]
    SLICE_X2Y89          LUT4 (Prop_lut4_I0_O)        0.048     1.860 r  row_A[73]_i_1/O
                         net (fo=1, routed)           0.000     1.860    p_1_in[9]
    SLICE_X2Y89          FDSE                                         r  row_A_reg[73]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.860     2.018    clk_IBUF_BUFG
    SLICE_X2Y89          FDSE                                         r  row_A_reg[73]/C
                         clock pessimism             -0.502     1.515    
    SLICE_X2Y89          FDSE (Hold_fdse_C_D)         0.131     1.646    row_A_reg[73]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 temp1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row_A_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.095%)  route 0.164ns (46.905%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.589     1.502    clk_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  temp1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.141     1.643 r  temp1_reg[3]/Q
                         net (fo=6, routed)           0.164     1.808    temp1[3]
    SLICE_X2Y89          LUT5 (Prop_lut5_I1_O)        0.045     1.853 r  row_A[65]_i_1/O
                         net (fo=1, routed)           0.000     1.853    p_1_in[1]
    SLICE_X2Y89          FDRE                                         r  row_A_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.860     2.018    clk_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  row_A_reg[65]/C
                         clock pessimism             -0.502     1.515    
    SLICE_X2Y89          FDRE (Hold_fdre_C_D)         0.120     1.635    row_A_reg[65]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 temp1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row_A_reg[66]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.496%)  route 0.168ns (47.504%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.589     1.502    clk_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  temp1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.141     1.643 r  temp1_reg[3]/Q
                         net (fo=6, routed)           0.168     1.812    temp1[3]
    SLICE_X2Y89          LUT5 (Prop_lut5_I1_O)        0.045     1.857 r  row_A[66]_i_1/O
                         net (fo=1, routed)           0.000     1.857    p_1_in[2]
    SLICE_X2Y89          FDSE                                         r  row_A_reg[66]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.860     2.018    clk_IBUF_BUFG
    SLICE_X2Y89          FDSE                                         r  row_A_reg[66]/C
                         clock pessimism             -0.502     1.515    
    SLICE_X2Y89          FDSE (Hold_fdse_C_D)         0.121     1.636    row_A_reg[66]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.220    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y90     fact_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y88     fact_counter_reg[0]_rep/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y88     fact_counter_reg[0]_rep__0/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y90     fact_counter_reg[0]_rep__1/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y90     fact_counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y88     fact_counter_reg[1]_rep/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y90     fact_counter_reg[1]_rep__0/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y90     fact_counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y91     fact_counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y90     fact_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y90     fact_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y88     fact_counter_reg[0]_rep/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y88     fact_counter_reg[0]_rep/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y88     fact_counter_reg[0]_rep__0/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y88     fact_counter_reg[0]_rep__0/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y90     fact_counter_reg[0]_rep__1/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y90     fact_counter_reg[0]_rep__1/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y90     fact_counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y90     fact_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y90     fact_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y90     fact_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y88     fact_counter_reg[0]_rep/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y88     fact_counter_reg[0]_rep/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y88     fact_counter_reg[0]_rep__0/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y88     fact_counter_reg[0]_rep__0/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y90     fact_counter_reg[0]_rep__1/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y90     fact_counter_reg[0]_rep__1/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y90     fact_counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y90     fact_counter_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lcd0/lcd_initialized_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_D[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.815ns  (logic 4.311ns (43.925%)  route 5.504ns (56.075%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.616     5.167    lcd0/clk_IBUF_BUFG
    SLICE_X0Y83          FDRE                                         r  lcd0/lcd_initialized_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.456     5.623 r  lcd0/lcd_initialized_reg/Q
                         net (fo=44, routed)          1.179     6.802    lcd0/lcd_initialized_reg_n_0
    SLICE_X3Y84          LUT3 (Prop_lut3_I1_O)        0.118     6.920 r  lcd0/LCD_D_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.325    11.245    LCD_D_OBUF[3]
    V17                  OBUF (Prop_obuf_I_O)         3.737    14.982 r  LCD_D_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.982    LCD_D[3]
    V17                                                               r  LCD_D[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/lcd_initialized_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_E
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.339ns  (logic 4.113ns (44.044%)  route 5.226ns (55.956%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.616     5.167    lcd0/clk_IBUF_BUFG
    SLICE_X0Y83          FDRE                                         r  lcd0/lcd_initialized_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.456     5.623 r  lcd0/lcd_initialized_reg/Q
                         net (fo=44, routed)          1.446     7.069    lcd0/lcd_initialized_reg_n_0
    SLICE_X0Y81          LUT3 (Prop_lut3_I1_O)        0.124     7.193 r  lcd0/LCD_E_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.780    10.973    LCD_E_OBUF
    T16                  OBUF (Prop_obuf_I_O)         3.533    14.506 r  LCD_E_OBUF_inst/O
                         net (fo=0)                   0.000    14.506    LCD_E
    T16                                                               r  LCD_E (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/lcd_initialized_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_RW
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.327ns  (logic 4.340ns (46.526%)  route 4.988ns (53.474%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.616     5.167    lcd0/clk_IBUF_BUFG
    SLICE_X0Y83          FDRE                                         r  lcd0/lcd_initialized_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.456     5.623 r  lcd0/lcd_initialized_reg/Q
                         net (fo=44, routed)          1.446     7.069    lcd0/lcd_initialized_reg_n_0
    SLICE_X0Y81          LUT3 (Prop_lut3_I1_O)        0.150     7.219 r  lcd0/LCD_RW_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.542    10.761    LCD_RW_OBUF
    N15                  OBUF (Prop_obuf_I_O)         3.734    14.495 r  LCD_RW_OBUF_inst/O
                         net (fo=0)                   0.000    14.495    LCD_RW
    N15                                                               r  LCD_RW (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/text_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_D[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.907ns  (logic 4.474ns (50.227%)  route 4.433ns (49.773%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.619     5.170    lcd0/clk_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  lcd0/text_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.419     5.589 r  lcd0/text_d_reg[1]/Q
                         net (fo=1, routed)           0.682     6.272    lcd0/text_d[1]
    SLICE_X0Y85          LUT3 (Prop_lut3_I0_O)        0.324     6.596 r  lcd0/LCD_D_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.751    10.347    LCD_D_OBUF[1]
    R17                  OBUF (Prop_obuf_I_O)         3.731    14.078 r  LCD_D_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.078    LCD_D[1]
    R17                                                               r  LCD_D[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/init_d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_D[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.828ns  (logic 4.251ns (48.153%)  route 4.577ns (51.847%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.617     5.168    lcd0/clk_IBUF_BUFG
    SLICE_X1Y84          FDRE                                         r  lcd0/init_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.419     5.587 r  lcd0/init_d_reg[0]/Q
                         net (fo=1, routed)           0.800     6.387    lcd0/init_d[0]
    SLICE_X0Y85          LUT3 (Prop_lut3_I2_O)        0.299     6.686 r  lcd0/LCD_D_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.777    10.464    LCD_D_OBUF[0]
    P17                  OBUF (Prop_obuf_I_O)         3.533    13.997 r  LCD_D_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.997    LCD_D[0]
    P17                                                               r  LCD_D[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/lcd_initialized_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_D[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.667ns  (logic 4.116ns (47.495%)  route 4.551ns (52.505%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.616     5.167    lcd0/clk_IBUF_BUFG
    SLICE_X0Y83          FDRE                                         r  lcd0/lcd_initialized_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.456     5.623 r  lcd0/lcd_initialized_reg/Q
                         net (fo=44, routed)          1.179     6.802    lcd0/lcd_initialized_reg_n_0
    SLICE_X3Y84          LUT3 (Prop_lut3_I1_O)        0.124     6.926 r  lcd0/LCD_D_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.372    10.298    LCD_D_OBUF[2]
    U18                  OBUF (Prop_obuf_I_O)         3.536    13.834 r  LCD_D_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.834    LCD_D[2]
    U18                                                               r  LCD_D[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/lcd_initialized_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_RS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.608ns  (logic 4.330ns (50.297%)  route 4.279ns (49.703%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.616     5.167    lcd0/clk_IBUF_BUFG
    SLICE_X0Y83          FDRE                                         r  lcd0/lcd_initialized_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.456     5.623 r  lcd0/lcd_initialized_reg/Q
                         net (fo=44, routed)          0.870     6.494    lcd0/lcd_initialized_reg_n_0
    SLICE_X0Y84          LUT2 (Prop_lut2_I0_O)        0.153     6.647 r  lcd0/LCD_RS_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.408    10.055    LCD_RS_OBUF
    M16                  OBUF (Prop_obuf_I_O)         3.721    13.776 r  LCD_RS_OBUF_inst/O
                         net (fo=0)                   0.000    13.776    LCD_RS
    M16                                                               r  LCD_RS (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lcd0/text_d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_D[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.701ns  (logic 1.423ns (52.685%)  route 1.278ns (47.315%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.587     1.500    lcd0/clk_IBUF_BUFG
    SLICE_X3Y85          FDRE                                         r  lcd0/text_d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  lcd0/text_d_reg[2]/Q
                         net (fo=1, routed)           0.275     1.917    lcd0/text_d[2]
    SLICE_X3Y84          LUT3 (Prop_lut3_I0_O)        0.045     1.962 r  lcd0/LCD_D_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.003     2.965    LCD_D_OBUF[2]
    U18                  OBUF (Prop_obuf_I_O)         1.237     4.202 r  LCD_D_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.202    LCD_D[2]
    U18                                                               r  LCD_D[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/text_d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_D[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.814ns  (logic 1.420ns (50.461%)  route 1.394ns (49.539%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.587     1.500    lcd0/clk_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  lcd0/text_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  lcd0/text_d_reg[0]/Q
                         net (fo=1, routed)           0.173     1.814    lcd0/text_d[0]
    SLICE_X0Y85          LUT3 (Prop_lut3_I0_O)        0.045     1.859 r  lcd0/LCD_D_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.221     3.081    LCD_D_OBUF[0]
    P17                  OBUF (Prop_obuf_I_O)         1.234     4.315 r  LCD_D_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.315    LCD_D[0]
    P17                                                               r  LCD_D[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/text_rs_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_RS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.844ns  (logic 1.468ns (51.603%)  route 1.377ns (48.397%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.587     1.500    lcd0/clk_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  lcd0/text_rs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  lcd0/text_rs_reg/Q
                         net (fo=1, routed)           0.286     1.928    lcd0/text_rs_reg_n_0
    SLICE_X0Y84          LUT2 (Prop_lut2_I1_O)        0.043     1.971 r  lcd0/LCD_RS_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.090     3.061    LCD_RS_OBUF
    M16                  OBUF (Prop_obuf_I_O)         1.284     4.345 r  LCD_RS_OBUF_inst/O
                         net (fo=0)                   0.000     4.345    LCD_RS
    M16                                                               r  LCD_RS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/init_rw_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_RW
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.848ns  (logic 1.479ns (51.946%)  route 1.369ns (48.054%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.584     1.497    lcd0/clk_IBUF_BUFG
    SLICE_X0Y81          FDSE                                         r  lcd0/init_rw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDSE (Prop_fdse_C_Q)         0.141     1.638 r  lcd0/init_rw_reg/Q
                         net (fo=1, routed)           0.221     1.859    lcd0/init_rw
    SLICE_X0Y81          LUT3 (Prop_lut3_I2_O)        0.044     1.903 r  lcd0/LCD_RW_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.148     3.051    LCD_RW_OBUF
    N15                  OBUF (Prop_obuf_I_O)         1.294     4.346 r  LCD_RW_OBUF_inst/O
                         net (fo=0)                   0.000     4.346    LCD_RW
    N15                                                               r  LCD_RW (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/init_e_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_E
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.852ns  (logic 1.420ns (49.802%)  route 1.431ns (50.198%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.584     1.497    lcd0/clk_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  lcd0/init_e_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.141     1.638 r  lcd0/init_e_reg/Q
                         net (fo=1, routed)           0.173     1.811    lcd0/init_e
    SLICE_X0Y81          LUT3 (Prop_lut3_I2_O)        0.045     1.856 r  lcd0/LCD_E_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.259     3.115    LCD_E_OBUF
    T16                  OBUF (Prop_obuf_I_O)         1.234     4.349 r  LCD_E_OBUF_inst/O
                         net (fo=0)                   0.000     4.349    LCD_E
    T16                                                               r  LCD_E (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/init_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_D[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.959ns  (logic 1.519ns (51.328%)  route 1.440ns (48.672%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.587     1.500    lcd0/clk_IBUF_BUFG
    SLICE_X1Y84          FDRE                                         r  lcd0/init_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.128     1.628 r  lcd0/init_d_reg[1]/Q
                         net (fo=1, routed)           0.204     1.832    lcd0/init_d[1]
    SLICE_X0Y85          LUT3 (Prop_lut3_I2_O)        0.099     1.931 r  lcd0/LCD_D_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.236     3.168    LCD_D_OBUF[1]
    R17                  OBUF (Prop_obuf_I_O)         1.292     4.459 r  LCD_D_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.459    LCD_D[1]
    R17                                                               r  LCD_D[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/text_d_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_D[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.178ns  (logic 1.485ns (46.723%)  route 1.693ns (53.277%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.587     1.500    lcd0/clk_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  lcd0/text_d_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  lcd0/text_d_reg[3]/Q
                         net (fo=1, routed)           0.195     1.837    lcd0/text_d[3]
    SLICE_X3Y84          LUT3 (Prop_lut3_I0_O)        0.046     1.883 r  lcd0/LCD_D_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.498     3.381    LCD_D_OBUF[3]
    V17                  OBUF (Prop_obuf_I_O)         1.298     4.679 r  LCD_D_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.679    LCD_D[3]
    V17                                                               r  LCD_D[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           700 Endpoints
Min Delay           700 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            fibo_reg[7][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.330ns  (logic 1.638ns (19.658%)  route 6.692ns (80.342%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.864ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.864ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  reset_n_IBUF_inst/O
                         net (fo=37, routed)          4.751     6.265    reset_n_IBUF
    SLICE_X8Y97          LUT6 (Prop_lut6_I5_O)        0.124     6.389 r  fibo[7][15]_i_1/O
                         net (fo=16, routed)          1.941     8.330    fibo[7][15]_i_1_n_0
    SLICE_X5Y80          FDRE                                         r  fibo_reg[7][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.493     4.864    clk_IBUF_BUFG
    SLICE_X5Y80          FDRE                                         r  fibo_reg[7][0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            fibo_reg[7][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.330ns  (logic 1.638ns (19.658%)  route 6.692ns (80.342%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.864ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.864ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  reset_n_IBUF_inst/O
                         net (fo=37, routed)          4.751     6.265    reset_n_IBUF
    SLICE_X8Y97          LUT6 (Prop_lut6_I5_O)        0.124     6.389 r  fibo[7][15]_i_1/O
                         net (fo=16, routed)          1.941     8.330    fibo[7][15]_i_1_n_0
    SLICE_X5Y80          FDRE                                         r  fibo_reg[7][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.493     4.864    clk_IBUF_BUFG
    SLICE_X5Y80          FDRE                                         r  fibo_reg[7][2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            fibo_reg[7][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.171ns  (logic 1.638ns (20.040%)  route 6.534ns (79.960%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.866ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  reset_n_IBUF_inst/O
                         net (fo=37, routed)          4.751     6.265    reset_n_IBUF
    SLICE_X8Y97          LUT6 (Prop_lut6_I5_O)        0.124     6.389 r  fibo[7][15]_i_1/O
                         net (fo=16, routed)          1.783     8.171    fibo[7][15]_i_1_n_0
    SLICE_X3Y80          FDRE                                         r  fibo_reg[7][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.495     4.866    clk_IBUF_BUFG
    SLICE_X3Y80          FDRE                                         r  fibo_reg[7][1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            fibo_reg[12][13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.042ns  (logic 1.638ns (20.362%)  route 6.405ns (79.638%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.875ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  reset_n_IBUF_inst/O
                         net (fo=37, routed)          4.587     6.100    reset_n_IBUF
    SLICE_X11Y94         LUT6 (Prop_lut6_I0_O)        0.124     6.224 r  fibo[12][15]_i_1/O
                         net (fo=16, routed)          1.818     8.042    fibo[12][15]_i_1_n_0
    SLICE_X6Y95          FDRE                                         r  fibo_reg[12][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.504     4.875    clk_IBUF_BUFG
    SLICE_X6Y95          FDRE                                         r  fibo_reg[12][13]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            fibo_reg[12][14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.042ns  (logic 1.638ns (20.362%)  route 6.405ns (79.638%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.875ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  reset_n_IBUF_inst/O
                         net (fo=37, routed)          4.587     6.100    reset_n_IBUF
    SLICE_X11Y94         LUT6 (Prop_lut6_I0_O)        0.124     6.224 r  fibo[12][15]_i_1/O
                         net (fo=16, routed)          1.818     8.042    fibo[12][15]_i_1_n_0
    SLICE_X6Y95          FDRE                                         r  fibo_reg[12][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.504     4.875    clk_IBUF_BUFG
    SLICE_X6Y95          FDRE                                         r  fibo_reg[12][14]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            fibo_reg[12][15]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.042ns  (logic 1.638ns (20.362%)  route 6.405ns (79.638%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.875ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  reset_n_IBUF_inst/O
                         net (fo=37, routed)          4.587     6.100    reset_n_IBUF
    SLICE_X11Y94         LUT6 (Prop_lut6_I0_O)        0.124     6.224 r  fibo[12][15]_i_1/O
                         net (fo=16, routed)          1.818     8.042    fibo[12][15]_i_1_n_0
    SLICE_X6Y95          FDRE                                         r  fibo_reg[12][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.504     4.875    clk_IBUF_BUFG
    SLICE_X6Y95          FDRE                                         r  fibo_reg[12][15]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            row_A_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.028ns  (logic 1.666ns (20.747%)  route 6.362ns (79.253%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.800ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=37, routed)          4.370     5.883    lcd0/reset_n_IBUF
    SLICE_X1Y89          LUT1 (Prop_lut1_I0_O)        0.152     6.035 r  lcd0/init_e_i_1/O
                         net (fo=164, routed)         1.992     8.028    lcd0_n_0
    SLICE_X8Y82          FDRE                                         r  row_A_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.429     4.800    clk_IBUF_BUFG
    SLICE_X8Y82          FDRE                                         r  row_A_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            row_B_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.028ns  (logic 1.666ns (20.747%)  route 6.362ns (79.253%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.800ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=37, routed)          4.370     5.883    lcd0/reset_n_IBUF
    SLICE_X1Y89          LUT1 (Prop_lut1_I0_O)        0.152     6.035 r  lcd0/init_e_i_1/O
                         net (fo=164, routed)         1.992     8.028    lcd0_n_0
    SLICE_X8Y82          FDRE                                         r  row_B_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.429     4.800    clk_IBUF_BUFG
    SLICE_X8Y82          FDRE                                         r  row_B_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            fibo_reg[4][6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.015ns  (logic 1.638ns (20.431%)  route 6.378ns (79.569%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.804ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  reset_n_IBUF_inst/O
                         net (fo=37, routed)          4.957     6.470    reset_n_IBUF
    SLICE_X6Y98          LUT6 (Prop_lut6_I5_O)        0.124     6.594 r  fibo[4][15]_i_1/O
                         net (fo=16, routed)          1.421     8.015    fibo[4][15]_i_1_n_0
    SLICE_X14Y87         FDRE                                         r  fibo_reg[4][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.433     4.804    clk_IBUF_BUFG
    SLICE_X14Y87         FDRE                                         r  fibo_reg[4][6]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            fibo_reg[11][4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.013ns  (logic 1.638ns (20.436%)  route 6.375ns (79.564%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.797ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.797ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  reset_n_IBUF_inst/O
                         net (fo=37, routed)          4.587     6.101    reset_n_IBUF
    SLICE_X7Y96          LUT6 (Prop_lut6_I3_O)        0.124     6.225 r  fibo[11][15]_i_1/O
                         net (fo=16, routed)          1.788     8.013    fibo[11][15]_i_1_n_0
    SLICE_X28Y82         FDRE                                         r  fibo_reg[11][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.426     4.797    clk_IBUF_BUFG
    SLICE_X28Y82         FDRE                                         r  fibo_reg[11][4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usr_btn[3]
                            (input port)
  Destination:            prev_btn_level_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.374ns  (logic 0.304ns (22.144%)  route 1.070ns (77.856%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B8                                                0.000     0.000 r  usr_btn[3] (IN)
                         net (fo=0)                   0.000     0.000    usr_btn[3]
    B8                   IBUF (Prop_ibuf_I_O)         0.304     0.304 r  usr_btn_IBUF[3]_inst/O
                         net (fo=5, routed)           1.070     1.374    usr_btn_IBUF[3]
    SLICE_X0Y82          FDSE                                         r  prev_btn_level_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.854     2.012    clk_IBUF_BUFG
    SLICE_X0Y82          FDSE                                         r  prev_btn_level_reg/C

Slack:                    inf
  Source:                 usr_btn[3]
                            (input port)
  Destination:            openCycle_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.397ns  (logic 0.349ns (25.008%)  route 1.048ns (74.992%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B8                                                0.000     0.000 r  usr_btn[3] (IN)
                         net (fo=0)                   0.000     0.000    usr_btn[3]
    B8                   IBUF (Prop_ibuf_I_O)         0.304     0.304 r  usr_btn_IBUF[3]_inst/O
                         net (fo=5, routed)           1.048     1.352    usr_btn_IBUF[3]
    SLICE_X0Y83          LUT4 (Prop_lut4_I1_O)        0.045     1.397 r  openCycle_i_1/O
                         net (fo=1, routed)           0.000     1.397    openCycle_i_1_n_0
    SLICE_X0Y83          FDRE                                         r  openCycle_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.855     2.013    clk_IBUF_BUFG
    SLICE_X0Y83          FDRE                                         r  openCycle_reg/C

Slack:                    inf
  Source:                 usr_btn[3]
                            (input port)
  Destination:            rev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.400ns  (logic 0.352ns (25.168%)  route 1.048ns (74.832%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B8                                                0.000     0.000 r  usr_btn[3] (IN)
                         net (fo=0)                   0.000     0.000    usr_btn[3]
    B8                   IBUF (Prop_ibuf_I_O)         0.304     0.304 r  usr_btn_IBUF[3]_inst/O
                         net (fo=5, routed)           1.048     1.352    usr_btn_IBUF[3]
    SLICE_X0Y83          LUT4 (Prop_lut4_I1_O)        0.048     1.400 r  rev_i_1/O
                         net (fo=1, routed)           0.000     1.400    rev_i_1_n_0
    SLICE_X0Y83          FDRE                                         r  rev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.855     2.013    clk_IBUF_BUFG
    SLICE_X0Y83          FDRE                                         r  rev_reg/C

Slack:                    inf
  Source:                 usr_btn[3]
                            (input port)
  Destination:            row_A_reg[27]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.810ns  (logic 0.349ns (19.295%)  route 1.461ns (80.705%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B8                                                0.000     0.000 f  usr_btn[3] (IN)
                         net (fo=0)                   0.000     0.000    usr_btn[3]
    B8                   IBUF (Prop_ibuf_I_O)         0.304     0.304 f  usr_btn_IBUF[3]_inst/O
                         net (fo=5, routed)           1.176     1.481    sl/usr_btn_IBUF[0]
    SLICE_X0Y83          LUT5 (Prop_lut5_I1_O)        0.045     1.526 r  sl/fact_counter[4]_i_7/O
                         net (fo=89, routed)          0.285     1.810    sl_n_9
    SLICE_X2Y90          FDSE                                         r  row_A_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.860     2.019    clk_IBUF_BUFG
    SLICE_X2Y90          FDSE                                         r  row_A_reg[27]/C

Slack:                    inf
  Source:                 usr_btn[3]
                            (input port)
  Destination:            temp1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.811ns  (logic 0.349ns (19.292%)  route 1.461ns (80.708%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B8                                                0.000     0.000 f  usr_btn[3] (IN)
                         net (fo=0)                   0.000     0.000    usr_btn[3]
    B8                   IBUF (Prop_ibuf_I_O)         0.304     0.304 f  usr_btn_IBUF[3]_inst/O
                         net (fo=5, routed)           1.176     1.481    sl/usr_btn_IBUF[0]
    SLICE_X0Y83          LUT5 (Prop_lut5_I1_O)        0.045     1.526 r  sl/fact_counter[4]_i_7/O
                         net (fo=89, routed)          0.285     1.811    sl_n_9
    SLICE_X3Y89          FDRE                                         r  temp1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.860     2.018    clk_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  temp1_reg[1]/C

Slack:                    inf
  Source:                 usr_btn[3]
                            (input port)
  Destination:            temp1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.811ns  (logic 0.349ns (19.292%)  route 1.461ns (80.708%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B8                                                0.000     0.000 f  usr_btn[3] (IN)
                         net (fo=0)                   0.000     0.000    usr_btn[3]
    B8                   IBUF (Prop_ibuf_I_O)         0.304     0.304 f  usr_btn_IBUF[3]_inst/O
                         net (fo=5, routed)           1.176     1.481    sl/usr_btn_IBUF[0]
    SLICE_X0Y83          LUT5 (Prop_lut5_I1_O)        0.045     1.526 r  sl/fact_counter[4]_i_7/O
                         net (fo=89, routed)          0.285     1.811    sl_n_9
    SLICE_X3Y89          FDRE                                         r  temp1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.860     2.018    clk_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  temp1_reg[2]/C

Slack:                    inf
  Source:                 usr_btn[3]
                            (input port)
  Destination:            temp1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.811ns  (logic 0.349ns (19.292%)  route 1.461ns (80.708%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B8                                                0.000     0.000 f  usr_btn[3] (IN)
                         net (fo=0)                   0.000     0.000    usr_btn[3]
    B8                   IBUF (Prop_ibuf_I_O)         0.304     0.304 f  usr_btn_IBUF[3]_inst/O
                         net (fo=5, routed)           1.176     1.481    sl/usr_btn_IBUF[0]
    SLICE_X0Y83          LUT5 (Prop_lut5_I1_O)        0.045     1.526 r  sl/fact_counter[4]_i_7/O
                         net (fo=89, routed)          0.285     1.811    sl_n_9
    SLICE_X3Y89          FDRE                                         r  temp1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.860     2.018    clk_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  temp1_reg[3]/C

Slack:                    inf
  Source:                 usr_btn[3]
                            (input port)
  Destination:            temp2_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.811ns  (logic 0.349ns (19.292%)  route 1.461ns (80.708%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B8                                                0.000     0.000 f  usr_btn[3] (IN)
                         net (fo=0)                   0.000     0.000    usr_btn[3]
    B8                   IBUF (Prop_ibuf_I_O)         0.304     0.304 f  usr_btn_IBUF[3]_inst/O
                         net (fo=5, routed)           1.176     1.481    sl/usr_btn_IBUF[0]
    SLICE_X0Y83          LUT5 (Prop_lut5_I1_O)        0.045     1.526 r  sl/fact_counter[4]_i_7/O
                         net (fo=89, routed)          0.285     1.811    sl_n_9
    SLICE_X3Y89          FDRE                                         r  temp2_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.860     2.018    clk_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  temp2_reg[1]/C

Slack:                    inf
  Source:                 usr_btn[3]
                            (input port)
  Destination:            temp2_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.811ns  (logic 0.349ns (19.292%)  route 1.461ns (80.708%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B8                                                0.000     0.000 f  usr_btn[3] (IN)
                         net (fo=0)                   0.000     0.000    usr_btn[3]
    B8                   IBUF (Prop_ibuf_I_O)         0.304     0.304 f  usr_btn_IBUF[3]_inst/O
                         net (fo=5, routed)           1.176     1.481    sl/usr_btn_IBUF[0]
    SLICE_X0Y83          LUT5 (Prop_lut5_I1_O)        0.045     1.526 r  sl/fact_counter[4]_i_7/O
                         net (fo=89, routed)          0.285     1.811    sl_n_9
    SLICE_X3Y89          FDRE                                         r  temp2_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.860     2.018    clk_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  temp2_reg[2]/C

Slack:                    inf
  Source:                 usr_btn[3]
                            (input port)
  Destination:            temp2_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.811ns  (logic 0.349ns (19.292%)  route 1.461ns (80.708%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B8                                                0.000     0.000 f  usr_btn[3] (IN)
                         net (fo=0)                   0.000     0.000    usr_btn[3]
    B8                   IBUF (Prop_ibuf_I_O)         0.304     0.304 f  usr_btn_IBUF[3]_inst/O
                         net (fo=5, routed)           1.176     1.481    sl/usr_btn_IBUF[0]
    SLICE_X0Y83          LUT5 (Prop_lut5_I1_O)        0.045     1.526 r  sl/fact_counter[4]_i_7/O
                         net (fo=89, routed)          0.285     1.811    sl_n_9
    SLICE_X3Y89          FDRE                                         r  temp2_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.860     2.018    clk_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  temp2_reg[3]/C





