$date
	Thu Jul 17 12:47:21 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module pipeline_tb $end
$var reg 1 ! clk $end
$var reg 1 " reset $end
$scope module uut $end
$var wire 1 # clk $end
$var wire 4 $ opcode [3:0] $end
$var wire 4 % rd [3:0] $end
$var wire 1 & reset $end
$var wire 4 ' rs [3:0] $end
$var wire 4 ( rt [3:0] $end
$var reg 8 ) EX_MEM_alu_out [7:0] $end
$var reg 16 * EX_MEM_instr [15:0] $end
$var reg 4 + EX_MEM_rd [3:0] $end
$var reg 8 , EX_MEM_rt_val [7:0] $end
$var reg 16 - ID_EX_instr [15:0] $end
$var reg 4 . ID_EX_rd [3:0] $end
$var reg 8 / ID_EX_rs_val [7:0] $end
$var reg 8 0 ID_EX_rt_val [7:0] $end
$var reg 16 1 IF_ID_instr [15:0] $end
$var reg 16 2 MEM_WB_instr [15:0] $end
$var reg 4 3 MEM_WB_rd [3:0] $end
$var reg 8 4 MEM_WB_result [7:0] $end
$var reg 8 5 pc [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 5
bx 4
bx 3
b0 2
b0 1
bx 0
bx /
bx .
b0 -
bx ,
bx +
b0 *
bx )
b0 (
b0 '
1&
b0 %
b0 $
0#
1"
0!
$end
#5000
1!
1#
#10000
0!
0#
0"
0&
#15000
b1 $
b1 '
b10 (
b11 %
b0 )
b0 .
b1 5
b1000100100011 1
1!
1#
#20000
0!
0#
#25000
b10 $
b100 %
b0 4
b0 +
b11 .
b101 0
b1010 /
b1000100100011 -
b10 5
b10000100100100 1
1!
1#
#30000
0!
0#
#35000
b11 $
b0 (
b101 %
b0 3
b1111 )
b11 +
b101 ,
b1000100100011 *
b100 .
b10000100100100 -
b11 5
b11000100000101 1
1!
1#
#40000
0!
0#
#45000
b100 $
b10 (
b0 %
b1111 4
b11 3
b1000100100011 2
b101 )
b100 +
b10000100100100 *
b101 .
bx 0
b11000100000101 -
b100 5
b100000100100000 1
1!
1#
#50000
0!
0#
#55000
b0 $
b0 '
b0 (
b101 4
b100 3
b10000100100100 2
bx )
b101 +
bx ,
b11000100000101 *
b0 .
b101 0
b100000100100000 -
b101 5
b0 1
1!
1#
#60000
0!
0#
#65000
bx $
bx '
bx (
bx %
bx 4
b101 3
b11000100000101 2
b0 )
b0 +
b101 ,
b100000100100000 *
b0 0
b0 /
b0 -
b110 5
bx 1
1!
1#
#70000
0!
0#
#75000
b0 4
b0 3
b100000100100000 2
b0 ,
b0 *
bx .
bx 0
bx /
bx -
b111 5
1!
1#
#80000
0!
0#
#85000
b0 2
bx +
bx ,
bx *
b1000 5
1!
1#
#90000
0!
0#
#95000
bx 3
bx 2
b1001 5
1!
1#
#100000
0!
0#
#105000
b1010 5
1!
1#
#110000
0!
0#
