"filename", "language", "System Verilog", "Verilog", "comment", "blank", "total"
"d:\系统互连组内工作\InfiniBand网卡\Code\hcatest_gitlab\sv\common\hca_addr_align.sv", "System Verilog", -77, 0, -84, -18, -179
"d:\系统互连组内工作\InfiniBand网卡\Code\hcatest_gitlab\sv\common\hca_addr_table.sv", "System Verilog", -92, 0, -45, -18, -155
"d:\系统互连组内工作\InfiniBand网卡\Code\hcatest_gitlab\sv\common\hca_check_mem_list.sv", "System Verilog", -14, 0, -27, -9, -50
"d:\系统互连组内工作\InfiniBand网卡\Code\hcatest_gitlab\sv\common\hca_comp_queue.sv", "System Verilog", -18, 0, -28, -10, -56
"d:\系统互连组内工作\InfiniBand网卡\Code\hcatest_gitlab\sv\common\hca_event_generator.sv", "System Verilog", -11, 0, 0, -3, -14
"d:\系统互连组内工作\InfiniBand网卡\Code\hcatest_gitlab\sv\common\hca_fifo.sv", "System Verilog", -112, 0, -115, -27, -254
"d:\系统互连组内工作\InfiniBand网卡\Code\hcatest_gitlab\sv\common\hca_global_comp.sv", "System Verilog", 0, 0, 0, -1, -1
"d:\系统互连组内工作\InfiniBand网卡\Code\hcatest_gitlab\sv\common\hca_icm_vaddr.sv", "System Verilog", -38, 0, -27, -16, -81
"d:\系统互连组内工作\InfiniBand网卡\Code\hcatest_gitlab\sv\common\hca_math_func.sv", "System Verilog", -20, 0, -37, -11, -68
"d:\系统互连组内工作\InfiniBand网卡\Code\hcatest_gitlab\sv\common\hca_mem_info.sv", "System Verilog", -16, 0, -27, -9, -52
"d:\系统互连组内工作\InfiniBand网卡\Code\hcatest_gitlab\sv\common\hca_memory.sv", "System Verilog", -205, 0, -131, -51, -387
"d:\系统互连组内工作\InfiniBand网卡\Code\hcatest_gitlab\sv\common\hca_pcie_item.sv", "System Verilog", -377, 0, -96, -47, -520
"d:\系统互连组内工作\InfiniBand网卡\Code\hcatest_gitlab\sv\common\hca_queue_list.sv", "System Verilog", -32, 0, -27, -9, -68
"d:\系统互连组内工作\InfiniBand网卡\Code\hcatest_gitlab\sv\common\hca_queue_pair.sv", "System Verilog", -557, 0, -166, -43, -766
"d:\系统互连组内工作\InfiniBand网卡\Code\hcatest_gitlab\sv\common\hca_virt_addr.sv", "System Verilog", -17, 0, -22, -8, -47
"d:\系统互连组内工作\InfiniBand网卡\Code\hcatest_gitlab\sv\hca_defines.sv", "System Verilog", -399, 0, -104, -71, -574
"d:\系统互连组内工作\InfiniBand网卡\Code\hcatest_gitlab\sv\hca_env.sv", "System Verilog", -70, 0, -61, -27, -158
"d:\系统互连组内工作\InfiniBand网卡\Code\hcatest_gitlab\sv\hca_interface.sv", "System Verilog", -100, 0, -71, -21, -192
"d:\系统互连组内工作\InfiniBand网卡\Code\hcatest_gitlab\sv\hca_ref_model.sv", "System Verilog", -597, 0, -507, -98, -1202
"d:\系统互连组内工作\InfiniBand网卡\Code\hcatest_gitlab\sv\hca_scoreboard.sv", "System Verilog", -226, 0, -59, -28, -313
"d:\系统互连组内工作\InfiniBand网卡\Code\hcatest_gitlab\sv\hca_sub_env.sv", "System Verilog", -25, 0, -38, -8, -71
"d:\系统互连组内工作\InfiniBand网卡\Code\hcatest_gitlab\sv\hca_vsequence.sv", "System Verilog", -134, 0, -42, -17, -193
"d:\系统互连组内工作\InfiniBand网卡\Code\hcatest_gitlab\sv\hca_vsequencer.sv", "System Verilog", -27, 0, -35, -9, -71
"d:\系统互连组内工作\InfiniBand网卡\Code\hcatest_gitlab\sv\master\hca_master_agent.sv", "System Verilog", -24, 0, -41, -8, -73
"d:\系统互连组内工作\InfiniBand网卡\Code\hcatest_gitlab\sv\master\hca_master_driver.sv", "System Verilog", -294, 0, -126, -43, -463
"d:\系统互连组内工作\InfiniBand网卡\Code\hcatest_gitlab\sv\master\hca_master_monitor.sv", "System Verilog", -11, 0, -27, -5, -43
"d:\系统互连组内工作\InfiniBand网卡\Code\hcatest_gitlab\sv\master\hca_master_sequencer.sv", "System Verilog", -13, 0, -33, -5, -51
"d:\系统互连组内工作\InfiniBand网卡\Code\hcatest_gitlab\sv\master\regs\hca_reg2pcie_adapter.sv", "System Verilog", -84, 0, -41, -9, -134
"d:\系统互连组内工作\InfiniBand网卡\Code\hcatest_gitlab\sv\master\regs\hca_reg_block_db.sv", "System Verilog", -42, 0, -61, -9, -112
"d:\系统互连组内工作\InfiniBand网卡\Code\hcatest_gitlab\sv\master\regs\hca_reg_block_hcr.sv", "System Verilog", -63, 0, -74, -18, -155
"d:\系统互连组内工作\InfiniBand网卡\Code\hcatest_gitlab\sv\sample.sv", "System Verilog", -45, 0, 0, -12, -57
"d:\系统互连组内工作\InfiniBand网卡\Code\hcatest_gitlab\sv\sequence\hca_comm_sequence.sv", "System Verilog", -42, 0, -43, -8, -93
"d:\系统互连组内工作\InfiniBand网卡\Code\hcatest_gitlab\sv\sequence\hca_config_sequence.sv", "System Verilog", -435, 0, -62, -27, -524
"d:\系统互连组内工作\InfiniBand网卡\Code\hcatest_gitlab\sv\sequence\hca_slave_sequence.sv", "System Verilog", -216, 0, -45, -20, -281
"d:\系统互连组内工作\InfiniBand网卡\Code\hcatest_gitlab\sv\sequence\test_db_seq.sv", "System Verilog", -6, 0, -22, -4, -32
"d:\系统互连组内工作\InfiniBand网卡\Code\hcatest_gitlab\sv\sequence\test_hcr_seq.sv", "System Verilog", -36, 0, -40, -7, -83
"d:\系统互连组内工作\InfiniBand网卡\Code\hcatest_gitlab\sv\slave\hca_slave_agent.sv", "System Verilog", -29, 0, -43, -8, -80
"d:\系统互连组内工作\InfiniBand网卡\Code\hcatest_gitlab\sv\slave\hca_slave_driver.sv", "System Verilog", -230, 0, -100, -24, -354
"d:\系统互连组内工作\InfiniBand网卡\Code\hcatest_gitlab\sv\slave\hca_slave_monitor.sv", "System Verilog", -235, 0, -65, -18, -318
"d:\系统互连组内工作\InfiniBand网卡\Code\hcatest_gitlab\sv\slave\hca_slave_sequencer.sv", "System Verilog", -16, 0, -32, -6, -54
"d:\系统互连组内工作\InfiniBand网卡\Code\hcatest_gitlab\sv\test\hca_config_agent.sv", "System Verilog", -280, 0, -54, -22, -356
"d:\系统互连组内工作\InfiniBand网卡\Code\hcatest_gitlab\sv\test\test_config.sv", "System Verilog", -269, 0, -92, -28, -389
"d:\系统互连组内工作\InfiniBand网卡\Code\hcatest_gitlab\sv\test\test_direct.sv", "System Verilog", -811, 0, -91, -86, -988
"d:\系统互连组内工作\InfiniBand网卡\Code\hcatest_gitlab\sv\test\test_direct_param.sv", "System Verilog", -817, 0, -178, -100, -1095
"d:\系统互连组内工作\InfiniBand网卡\Code\hcatest_gitlab\tb_uvm\src\base_test.sv", "System Verilog", 42, 0, 3, 18, 63
"d:\系统互连组内工作\InfiniBand网卡\Code\hcatest_gitlab\tb_uvm\src\base_vsequence.v", "Verilog", 0, 37, 0, 18, 55
"d:\系统互连组内工作\InfiniBand网卡\Code\hcatest_gitlab\tb_uvm\src\base_vsequencer.v", "Verilog", 0, 21, 2, 8, 31
"d:\系统互连组内工作\InfiniBand网卡\Code\hcatest_gitlab\tb_uvm\src\nic_env.sv", "System Verilog", 29, 0, 0, 12, 41
"d:\系统互连组内工作\InfiniBand网卡\Code\hcatest_gitlab\tb_uvm\src\nic_interface.sv", "System Verilog", 302, 0, 91, 67, 460
"d:\系统互连组内工作\InfiniBand网卡\Code\hcatest_gitlab\tb_uvm\src\rx_agent.sv", "System Verilog", 25, 0, 0, 13, 38
"d:\系统互连组内工作\InfiniBand网卡\Code\hcatest_gitlab\tb_uvm\src\rx_driver.sv", "System Verilog", 291, 0, 31, 80, 402
"d:\系统互连组内工作\InfiniBand网卡\Code\hcatest_gitlab\tb_uvm\src\rx_sequence.sv", "System Verilog", 34, 0, 12, 13, 59
"d:\系统互连组内工作\InfiniBand网卡\Code\hcatest_gitlab\tb_uvm\src\rx_sequencer.sv", "System Verilog", 11, 0, 0, 5, 16
"d:\系统互连组内工作\InfiniBand网卡\Code\hcatest_gitlab\tb_uvm\src\tb_top.sv", "System Verilog", 136, 0, 97, 48, 281
"d:\系统互连组内工作\InfiniBand网卡\Code\hcatest_gitlab\tb_uvm\src\test_top.sv", "System Verilog", 505, 0, 87, 142, 734
"d:\系统互连组内工作\InfiniBand网卡\Code\hcatest_gitlab\tb_uvm\src\transaction.sv", "System Verilog", 801, 0, 40, 167, 1008
"d:\系统互连组内工作\InfiniBand网卡\Code\hcatest_gitlab\tb_uvm\src\tx_agent.sv", "System Verilog", 25, 0, 0, 13, 38
"d:\系统互连组内工作\InfiniBand网卡\Code\hcatest_gitlab\tb_uvm\src\tx_driver.sv", "System Verilog", 361, 0, 34, 98, 493
"d:\系统互连组内工作\InfiniBand网卡\Code\hcatest_gitlab\tb_uvm\src\tx_sequence.sv", "System Verilog", 33, 0, 2, 13, 48
"d:\系统互连组内工作\InfiniBand网卡\Code\hcatest_gitlab\tb_uvm\src\tx_sequencer.sv", "System Verilog", 11, 0, 0, 5, 16
"Total", "-", -4556, 58, -2620, -306, -7424