Release 14.7 - xst P.20131013 (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Reading design: MEM_phase.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "MEM_phase.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "MEM_phase"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : MEM_phase
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/ctnguyen/Works/pipelineCPU/src/globalConst.vhd" into library work
Parsing package <globalConst>.
Parsing package body <globalConst>.
Parsing VHDL file "/home/ctnguyen/Works/pipelineCPU/src/MEM_data.vhd" into library work
Parsing entity <MEM_data>.
Parsing architecture <Behavioral> of entity <mem_data>.
Parsing VHDL file "/home/ctnguyen/Works/pipelineCPU/src/MEM_phase.vhd" into library work
Parsing entity <MEM_phase>.
Parsing architecture <Behavioral> of entity <mem_phase>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <MEM_phase> (architecture <Behavioral>) from library <work>.

Elaborating entity <MEM_data> (architecture <Behavioral>) with generics from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <MEM_phase>.
    Related source file is "/home/ctnguyen/Works/pipelineCPU/src/MEM_phase.vhd".
    Found 41-bit register for signal <MEM_WB_REG>.
    Summary:
	inferred  41 D-type flip-flop(s).
Unit <MEM_phase> synthesized.

Synthesizing Unit <MEM_data>.
    Related source file is "/home/ctnguyen/Works/pipelineCPU/src/MEM_data.vhd".
        size = 512
        width = 16
WARNING:Xst:647 - Input <addr<15:9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 512x16-bit single-port RAM <Mram_data_mem> for signal <data_mem>.
    Found 16-bit register for signal <read_data>.
    Summary:
	inferred   1 RAM(s).
	inferred  16 D-type flip-flop(s).
Unit <MEM_data> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 512x16-bit single-port RAM                            : 1
# Registers                                            : 2
 16-bit register                                       : 1
 41-bit register                                       : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <MEM_phase>.
INFO:Xst:3226 - The RAM <Mem_data/Mram_data_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <Mem_data/read_data>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 16-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | fall     |
    |     weA            | connected to signal <EX_MEM_REG<55>> | high     |
    |     addrA          | connected to signal <EX_MEM_REG<29:21>> |          |
    |     diA            | connected to signal <EX_MEM_REG<20:5>> |          |
    |     doA            | connected to signal <read_data>     |          |
    |     dorstA         | connected to signal <EX_MEM_REG>    | low      |
    | reset value        | 0000000000000000                               |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <MEM_phase> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 512x16-bit single-port block RAM                      : 1
# Registers                                            : 41
 Flip-Flops                                            : 41

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <MEM_phase> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block MEM_phase, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 41
 Flip-Flops                                            : 41

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : MEM_phase.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 5
#      GND                         : 1
#      INV                         : 2
#      LUT2                        : 1
#      VCC                         : 1
# FlipFlops/Latches                : 41
#      FDR                         : 41
# RAMS                             : 1
#      RAMB18E1                    : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 120
#      IBUF                        : 62
#      OBUF                        : 58

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              16  out of  126800     0%  
 Number of Slice LUTs:                    3  out of  63400     0%  
    Number used as Logic:                 3  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     19
   Number with an unused Flip Flop:       3  out of     19    15%  
   Number with an unused LUT:            16  out of     19    84%  
   Number of fully used LUT-FF pairs:     0  out of     19     0%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                         121
 Number of bonded IOBs:                 121  out of    210    57%  
    IOB Flip Flops/Latches:              25

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of    135     0%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 42    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
EX_MEM_REG<55>                     | IBUF                   | 2     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.267ns (Maximum Frequency: 234.379MHz)
   Minimum input arrival time before clock: 0.987ns
   Maximum output required time after clock: 0.640ns
   Maximum combinational path delay: 0.757ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.267ns (frequency: 234.379MHz)
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Delay:               2.133ns (Levels of Logic = 0)
  Source:            Mem_data/Mram_data_mem (RAM)
  Destination:       MEM_WB_REG_22 (FF)
  Source Clock:      clk falling
  Destination Clock: clk rising

  Data Path: Mem_data/Mram_data_mem to MEM_WB_REG_22
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB18E1:CLKARDCLK->DOADO0    1   1.846   0.279  Mem_data/Mram_data_mem (read_data<0>)
     FDR:D                     0.008          MEM_WB_REG_22
    ----------------------------------------
    Total                      2.133ns (1.854ns logic, 0.279ns route)
                                       (86.9% logic, 13.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 94 / 94
-------------------------------------------------------------------------
Offset:              0.987ns (Levels of Logic = 2)
  Source:            EX_MEM_REG<56> (PAD)
  Destination:       Mem_data/Mram_data_mem (RAM)
  Destination Clock: clk falling

  Data Path: EX_MEM_REG<56> to Mem_data/Mram_data_mem
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.001   0.279  EX_MEM_REG_56_IBUF (EX_MEM_REG_56_IBUF)
     INV:I->O              1   0.113   0.279  EX_MEM_REG<56>_inv_INV_0 (EX_MEM_REG<56>_inv)
     RAMB18E1:RSTRAMARSTRAM        0.314          Mem_data/Mram_data_mem
    ----------------------------------------
    Total                      0.987ns (0.428ns logic, 0.559ns route)
                                       (43.4% logic, 56.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 41 / 41
-------------------------------------------------------------------------
Offset:              0.640ns (Levels of Logic = 1)
  Source:            MEM_WB_REG_40 (FF)
  Destination:       MEM_WB_REG<40> (PAD)
  Source Clock:      clk rising

  Data Path: MEM_WB_REG_40 to MEM_WB_REG<40>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.361   0.279  MEM_WB_REG_40 (MEM_WB_REG_40)
     OBUF:I->O                 0.000          MEM_WB_REG_40_OBUF (MEM_WB_REG<40>)
    ----------------------------------------
    Total                      0.640ns (0.361ns logic, 0.279ns route)
                                       (56.4% logic, 43.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 18 / 17
-------------------------------------------------------------------------
Delay:               0.757ns (Levels of Logic = 3)
  Source:            EX_MEM_REG<37> (PAD)
  Destination:       pcSrc (PAD)

  Data Path: EX_MEM_REG<37> to pcSrc
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.001   0.379  EX_MEM_REG_37_IBUF (EX_MEM_REG_37_IBUF)
     LUT2:I0->O            1   0.097   0.279  pcSrc1 (pcSrc_OBUF)
     OBUF:I->O                 0.000          pcSrc_OBUF (pcSrc)
    ----------------------------------------
    Total                      0.757ns (0.098ns logic, 0.659ns route)
                                       (13.0% logic, 87.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |    2.133|         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 14.00 secs
Total CPU time to Xst completion: 10.02 secs
 
--> 


Total memory usage is 202248 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    1 (   0 filtered)

