<stg><name>subconv_3x3_32_strid.1</name>


<trans_list>

<trans id="188" from="1" to="2">
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="2" to="3">
<condition id="36">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="3" to="4">
<condition id="38">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="3" to="2">
<condition id="61">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="4" to="5">
<condition id="40">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="4" to="3">
<condition id="59">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="5" to="12">
<condition id="41">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="5" to="6">
<condition id="43">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="6" to="7">
<condition id="44">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="201" from="6" to="5">
<condition id="53">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="7" to="8">
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="8" to="9">
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="9" to="10">
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="10" to="11">
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="11" to="6">
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="12" to="13">
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="13" to="4">
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.loopexit10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit10:0  %co = phi i5 [ 0, %0 ], [ %co_4, %.loopexit10.loopexit ]

]]></Node>
<StgValue><ssdm name="co"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit10:1  %exitcond4 = icmp eq i5 %co, -8

]]></Node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit10:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit10:3  %co_4 = add i5 %co, 1

]]></Node>
<StgValue><ssdm name="co_4"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit10:4  br i1 %exitcond4, label %2, label %.preheader47.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="5">
<![CDATA[
.preheader47.preheader:0  %tmp = zext i5 %co to i64

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="5">
<![CDATA[
.preheader47.preheader:1  %tmp_cast = zext i5 %co to i8

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
.preheader47.preheader:2  %tmp_95 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %co, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="7">
<![CDATA[
.preheader47.preheader:3  %p_shl4_cast = zext i7 %tmp_95 to i8

]]></Node>
<StgValue><ssdm name="p_shl4_cast"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader47.preheader:4  %tmp_96 = sub i8 %p_shl4_cast, %tmp_cast

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="9" op_0_bw="8">
<![CDATA[
.preheader47.preheader:5  %tmp_108_cast = sext i8 %tmp_96 to i9

]]></Node>
<StgValue><ssdm name="tmp_108_cast"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader47.preheader:6  %tmp_97 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %co, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="10" op_0_bw="9">
<![CDATA[
.preheader47.preheader:7  %p_shl2_cast = zext i9 %tmp_97 to i10

]]></Node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.preheader47.preheader:8  %tmp_98 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %co, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="10" op_0_bw="6">
<![CDATA[
.preheader47.preheader:9  %p_shl3_cast = zext i6 %tmp_98 to i10

]]></Node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader47.preheader:10  %tmp_99 = add i10 %p_shl2_cast, %p_shl3_cast

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="3" op_0_bw="5">
<![CDATA[
.preheader47.preheader:11  %tmp_100 = trunc i5 %co to i3

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="2" op_0_bw="2" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader47.preheader:12  %newIndex = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %co, i32 3, i32 4)

]]></Node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
.preheader47.preheader:13  %tmp_101 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %newIndex, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="7">
<![CDATA[
.preheader47.preheader:14  %p_shl_cast = zext i7 %tmp_101 to i8

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="1">
<![CDATA[
.preheader47.preheader:15  %tmp_102 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %newIndex, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="3">
<![CDATA[
.preheader47.preheader:16  %p_shl1_cast = zext i3 %tmp_102 to i8

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader47.preheader:17  %tmp_103 = add i8 %p_shl_cast, %p_shl1_cast

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader47.preheader:18  %bias_V_addr = getelementptr [24 x i8]* %bias_V, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="bias_V_addr"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
.preheader47.preheader:19  br label %.preheader47

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader47:0  %h = phi i5 [ %h_4, %1 ], [ 1, %.preheader47.preheader ]

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader47:1  %exitcond5 = icmp eq i5 %h, -15

]]></Node>
<StgValue><ssdm name="exitcond5"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader47:2  %empty_41 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader47:3  br i1 %exitcond5, label %.loopexit10.loopexit, label %.preheader46.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.preheader46.preheader:0  %tmp_s = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %h, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="10" op_0_bw="5">
<![CDATA[
.preheader46.preheader:1  %tmp_60_cast = zext i5 %h to i10

]]></Node>
<StgValue><ssdm name="tmp_60_cast"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader46.preheader:2  %tmp_104 = add i10 %tmp_99, %tmp_60_cast

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
.preheader46.preheader:3  %p_shl5_cast = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %tmp_104, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl5_cast"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
.preheader46.preheader:4  %tmp_105 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %tmp_104, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="14" op_0_bw="11">
<![CDATA[
.preheader46.preheader:5  %p_shl6_cast = zext i11 %tmp_105 to i14

]]></Node>
<StgValue><ssdm name="p_shl6_cast"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader46.preheader:6  %tmp_106 = add i14 %p_shl6_cast, %p_shl5_cast

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
.preheader46.preheader:7  br label %.preheader46

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0">
<![CDATA[
.loopexit10.loopexit:0  br label %.loopexit10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader46:0  %w = phi i5 [ %w_4, %_ifconv1 ], [ 1, %.preheader46.preheader ]

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader46:1  %exitcond6 = icmp eq i5 %w, -15

]]></Node>
<StgValue><ssdm name="exitcond6"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader46:2  %empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader46:3  br i1 %exitcond6, label %1, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:0  %tmp_61 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %w, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:1  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0  %h_4 = add i5 %h, 1

]]></Node>
<StgValue><ssdm name="h_4"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader47

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="62" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.loopexit:0  %p_Val2_s = phi i8 [ 0, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i ], [ %p_Val2_28, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.loopexit:1  %m = phi i2 [ 0, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i ], [ %m_4, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.loopexit:2  %exitcond7 = icmp eq i2 %m, -1

]]></Node>
<StgValue><ssdm name="exitcond7"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:3  %empty_43 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.loopexit:4  %m_4 = add i2 %m, 1

]]></Node>
<StgValue><ssdm name="m_4"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:5  br i1 %exitcond7, label %_ifconv1, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="9" op_0_bw="2">
<![CDATA[
.preheader.preheader:0  %tmp_66_cast = zext i2 %m to i9

]]></Node>
<StgValue><ssdm name="tmp_66_cast"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader:1  %tmp_108 = add i9 %tmp_108_cast, %tmp_66_cast

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader:2  %tmp_109 = shl i9 %tmp_108, 2

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader:3  %tmp_110 = sub i9 %tmp_109, %tmp_108

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:4  %tmp2 = xor i2 %m, -2

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="6" op_0_bw="2">
<![CDATA[
.preheader.preheader:5  %tmp2_cast = sext i2 %tmp2 to i6

]]></Node>
<StgValue><ssdm name="tmp2_cast"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:6  %tmp_67 = add i6 %tmp_s, %tmp2_cast

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader:7  %tmp_68_cast = zext i6 %tmp_67 to i8

]]></Node>
<StgValue><ssdm name="tmp_68_cast"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:8  %tmp_111 = add i8 %tmp_103, %tmp_68_cast

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
.preheader.preheader:9  %p_shl7_cast = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %tmp_111, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl7_cast"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.preheader:10  %tmp_112 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_111, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="13" op_0_bw="9">
<![CDATA[
.preheader.preheader:11  %p_shl8_cast = zext i9 %tmp_112 to i13

]]></Node>
<StgValue><ssdm name="p_shl8_cast"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:12  %tmp_113 = add i13 %p_shl8_cast, %p_shl7_cast

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:13  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="82" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="5">
<![CDATA[
_ifconv1:1  %p_Val2_25 = load i8* %bias_V_addr, align 1

]]></Node>
<StgValue><ssdm name="p_Val2_25"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="14" op_0_bw="5">
<![CDATA[
_ifconv1:15  %tmp_65_cast = zext i5 %w to i14

]]></Node>
<StgValue><ssdm name="tmp_65_cast"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv1:16  %tmp_107 = add i14 %tmp_106, %tmp_65_cast

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv1:20  %w_4 = add i5 %w, 1

]]></Node>
<StgValue><ssdm name="w_4"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="86" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader:0  %p_Val2_28 = phi i8 [ %p_Val2_s, %.preheader.preheader ], [ %sum_V, %_ifconv ]

]]></Node>
<StgValue><ssdm name="p_Val2_28"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader:1  %n = phi i2 [ 0, %.preheader.preheader ], [ %n_4, %_ifconv ]

]]></Node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:2  %exitcond = icmp eq i2 %n, -1

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:3  %empty_44 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:4  %n_4 = add i2 %n, 1

]]></Node>
<StgValue><ssdm name="n_4"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %exitcond, label %.loopexit.loopexit, label %_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="9" op_0_bw="2">
<![CDATA[
_ifconv:0  %tmp_69_cast = zext i2 %n to i9

]]></Node>
<StgValue><ssdm name="tmp_69_cast"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:1  %tmp_114 = add i9 %tmp_69_cast, %tmp_110

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="9">
<![CDATA[
_ifconv:2  %tmp_127_cast = zext i9 %tmp_114 to i64

]]></Node>
<StgValue><ssdm name="tmp_127_cast"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:3  %weight_V_addr = getelementptr [216 x i8]* %weight_V, i64 0, i64 %tmp_127_cast

]]></Node>
<StgValue><ssdm name="weight_V_addr"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:4  %tmp3 = xor i2 %n, -2

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="6" op_0_bw="2">
<![CDATA[
_ifconv:5  %tmp3_cast = sext i2 %tmp3 to i6

]]></Node>
<StgValue><ssdm name="tmp3_cast"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:6  %tmp_70 = add i6 %tmp3_cast, %tmp_61

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="13" op_0_bw="6">
<![CDATA[
_ifconv:7  %tmp_71_cast = zext i6 %tmp_70 to i13

]]></Node>
<StgValue><ssdm name="tmp_71_cast"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:8  %tmp_115 = add i13 %tmp_71_cast, %tmp_113

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="13">
<![CDATA[
_ifconv:9  %tmp_128_cast = zext i13 %tmp_115 to i64

]]></Node>
<StgValue><ssdm name="tmp_128_cast"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:10  %conv1_output_p_V_2_a = getelementptr [3468 x i8]* @conv1_output_p_V_2, i64 0, i64 %tmp_128_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_2_a"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:11  %conv1_output_p_V_5_a = getelementptr [3468 x i8]* @conv1_output_p_V_5, i64 0, i64 %tmp_128_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_5_a"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:12  %conv1_output_p_V_3_a = getelementptr [3468 x i8]* @conv1_output_p_V_3, i64 0, i64 %tmp_128_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_3_a"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:13  %conv1_output_p_V_6_a = getelementptr [3468 x i8]* @conv1_output_p_V_6, i64 0, i64 %tmp_128_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_6_a"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:14  %conv1_output_p_V_0_a = getelementptr [3468 x i8]* @conv1_output_p_V_0, i64 0, i64 %tmp_128_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_0_a"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:15  %conv1_output_p_V_7_a = getelementptr [3468 x i8]* @conv1_output_p_V_7, i64 0, i64 %tmp_128_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_7_a"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:16  %conv1_output_p_V_4_a = getelementptr [3468 x i8]* @conv1_output_p_V_4, i64 0, i64 %tmp_128_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_4_a"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:17  %conv1_output_p_V_1_a = getelementptr [3468 x i8]* @conv1_output_p_V_1, i64 0, i64 %tmp_128_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_1_a"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:18  %weight_V_load = load i8* %weight_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_V_load"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="12">
<![CDATA[
_ifconv:20  %conv1_output_p_V_0_l = load i8* %conv1_output_p_V_0_a, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_0_l"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="12">
<![CDATA[
_ifconv:21  %conv1_output_p_V_1_l = load i8* %conv1_output_p_V_1_a, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_1_l"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="12">
<![CDATA[
_ifconv:22  %conv1_output_p_V_2_l = load i8* %conv1_output_p_V_2_a, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_2_l"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="12">
<![CDATA[
_ifconv:23  %conv1_output_p_V_3_l = load i8* %conv1_output_p_V_3_a, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_3_l"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="12">
<![CDATA[
_ifconv:24  %conv1_output_p_V_4_l = load i8* %conv1_output_p_V_4_a, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_4_l"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="12">
<![CDATA[
_ifconv:25  %conv1_output_p_V_5_l = load i8* %conv1_output_p_V_5_a, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_5_l"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="12">
<![CDATA[
_ifconv:26  %conv1_output_p_V_6_l = load i8* %conv1_output_p_V_6_a, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_6_l"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="12">
<![CDATA[
_ifconv:27  %conv1_output_p_V_7_l = load i8* %conv1_output_p_V_7_a, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_7_l"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="120" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:18  %weight_V_load = load i8* %weight_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_V_load"/></StgValue>
</operation>

<operation id="121" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="12">
<![CDATA[
_ifconv:20  %conv1_output_p_V_0_l = load i8* %conv1_output_p_V_0_a, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_0_l"/></StgValue>
</operation>

<operation id="122" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="12">
<![CDATA[
_ifconv:21  %conv1_output_p_V_1_l = load i8* %conv1_output_p_V_1_a, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_1_l"/></StgValue>
</operation>

<operation id="123" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="12">
<![CDATA[
_ifconv:22  %conv1_output_p_V_2_l = load i8* %conv1_output_p_V_2_a, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_2_l"/></StgValue>
</operation>

<operation id="124" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="12">
<![CDATA[
_ifconv:23  %conv1_output_p_V_3_l = load i8* %conv1_output_p_V_3_a, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_3_l"/></StgValue>
</operation>

<operation id="125" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="12">
<![CDATA[
_ifconv:24  %conv1_output_p_V_4_l = load i8* %conv1_output_p_V_4_a, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_4_l"/></StgValue>
</operation>

<operation id="126" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="12">
<![CDATA[
_ifconv:25  %conv1_output_p_V_5_l = load i8* %conv1_output_p_V_5_a, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_5_l"/></StgValue>
</operation>

<operation id="127" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="12">
<![CDATA[
_ifconv:26  %conv1_output_p_V_6_l = load i8* %conv1_output_p_V_6_a, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_6_l"/></StgValue>
</operation>

<operation id="128" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="12">
<![CDATA[
_ifconv:27  %conv1_output_p_V_7_l = load i8* %conv1_output_p_V_7_a, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_7_l"/></StgValue>
</operation>

<operation id="129" st_id="7" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="3">
<![CDATA[
_ifconv:28  %tmp_59 = call i8 @_ssdm_op_Mux.ap_auto.8i8.i3(i8 %conv1_output_p_V_0_l, i8 %conv1_output_p_V_1_l, i8 %conv1_output_p_V_2_l, i8 %conv1_output_p_V_3_l, i8 %conv1_output_p_V_4_l, i8 %conv1_output_p_V_5_l, i8 %conv1_output_p_V_6_l, i8 %conv1_output_p_V_7_l, i3 %tmp_100)

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="130" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:19  %OP1_V = sext i8 %weight_V_load to i16

]]></Node>
<StgValue><ssdm name="OP1_V"/></StgValue>
</operation>

<operation id="131" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:29  %OP2_V = sext i8 %tmp_59 to i16

]]></Node>
<StgValue><ssdm name="OP2_V"/></StgValue>
</operation>

<operation id="132" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:30  %p_Val2_3 = mul i16 %OP1_V, %OP2_V

]]></Node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="133" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:36  %tmp_117 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_3, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="134" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
_ifconv:31  %tmp_72 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %p_Val2_28, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="135" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="14">
<![CDATA[
_ifconv:32  %tmp_89_cast = sext i14 %tmp_72 to i16

]]></Node>
<StgValue><ssdm name="tmp_89_cast"/></StgValue>
</operation>

<operation id="136" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:33  %p_Val2_29 = add i16 %tmp_89_cast, %p_Val2_3

]]></Node>
<StgValue><ssdm name="p_Val2_29"/></StgValue>
</operation>

<operation id="137" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:34  %signbit = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_29, i32 15)

]]></Node>
<StgValue><ssdm name="signbit"/></StgValue>
</operation>

<operation id="138" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:35  %p_Val2_30 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_29, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_30"/></StgValue>
</operation>

<operation id="139" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="1">
<![CDATA[
_ifconv:37  %tmp_73 = zext i1 %tmp_117 to i8

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="140" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:38  %tmp_118 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_29, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="141" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:39  %p_Val2_31 = add i8 %p_Val2_30, %tmp_73

]]></Node>
<StgValue><ssdm name="p_Val2_31"/></StgValue>
</operation>

<operation id="142" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:40  %newsignbit = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_31, i32 7)

]]></Node>
<StgValue><ssdm name="newsignbit"/></StgValue>
</operation>

<operation id="143" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:41  %tmp_74 = xor i1 %newsignbit, true

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="144" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:42  %carry = and i1 %tmp_118, %tmp_74

]]></Node>
<StgValue><ssdm name="carry"/></StgValue>
</operation>

<operation id="145" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:44  %tmp_75 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %p_Val2_29, i32 14, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="146" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="carry" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:43  %tmp_120 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_29, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="147" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:45  %Range1_all_ones = icmp eq i2 %tmp_75, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones"/></StgValue>
</operation>

<operation id="148" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="carry" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:46  %Range1_all_zeros = icmp eq i2 %tmp_75, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros"/></StgValue>
</operation>

<operation id="149" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:47  %deleted_zeros = select i1 %carry, i1 %Range1_all_ones, i1 %Range1_all_zeros

]]></Node>
<StgValue><ssdm name="deleted_zeros"/></StgValue>
</operation>

<operation id="150" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="carry" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:48  %tmp_76 = xor i1 %tmp_120, true

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="151" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp><literal name="carry" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:49  %p_41_i_i = and i1 %signbit, %tmp_76

]]></Node>
<StgValue><ssdm name="p_41_i_i"/></StgValue>
</operation>

<operation id="152" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:50  %deleted_ones = select i1 %carry, i1 %p_41_i_i, i1 %Range1_all_ones

]]></Node>
<StgValue><ssdm name="deleted_ones"/></StgValue>
</operation>

<operation id="153" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:51  %p_38_i_i = and i1 %carry, %Range1_all_ones

]]></Node>
<StgValue><ssdm name="p_38_i_i"/></StgValue>
</operation>

<operation id="154" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:52  %p_not_i_i = xor i1 %deleted_zeros, true

]]></Node>
<StgValue><ssdm name="p_not_i_i"/></StgValue>
</operation>

<operation id="155" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:53  %brmerge_i_i4 = or i1 %newsignbit, %p_not_i_i

]]></Node>
<StgValue><ssdm name="brmerge_i_i4"/></StgValue>
</operation>

<operation id="156" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:54  %tmp_77 = xor i1 %signbit, true

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="157" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:55  %overflow = and i1 %brmerge_i_i4, %tmp_77

]]></Node>
<StgValue><ssdm name="overflow"/></StgValue>
</operation>

<operation id="158" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:56  %brmerge40_demorgan_i = and i1 %newsignbit, %deleted_ones

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i"/></StgValue>
</operation>

<operation id="159" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:57  %tmp4_demorgan = or i1 %p_38_i_i, %brmerge40_demorgan_i

]]></Node>
<StgValue><ssdm name="tmp4_demorgan"/></StgValue>
</operation>

<operation id="160" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:58  %tmp4 = xor i1 %tmp4_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="161" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:59  %underflow = and i1 %signbit, %tmp4

]]></Node>
<StgValue><ssdm name="underflow"/></StgValue>
</operation>

<operation id="162" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:60  %brmerge_i_i_i = or i1 %underflow, %overflow

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="163" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:61  %tmp5 = or i1 %brmerge40_demorgan_i, %tmp_77

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="164" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:62  %underflow_not = or i1 %tmp5, %p_38_i_i

]]></Node>
<StgValue><ssdm name="underflow_not"/></StgValue>
</operation>

<operation id="165" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:63  %p_Val2_32_mux = select i1 %brmerge_i_i_i, i8 127, i8 %p_Val2_31

]]></Node>
<StgValue><ssdm name="p_Val2_32_mux"/></StgValue>
</operation>

<operation id="166" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:64  %p_Val2_s_45 = select i1 %underflow, i8 -128, i8 %p_Val2_31

]]></Node>
<StgValue><ssdm name="p_Val2_s_45"/></StgValue>
</operation>

<operation id="167" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:65  %sum_V = select i1 %underflow_not, i8 %p_Val2_32_mux, i8 %p_Val2_s_45

]]></Node>
<StgValue><ssdm name="sum_V"/></StgValue>
</operation>

<operation id="168" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:66  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="169" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="9" op_0_bw="8">
<![CDATA[
_ifconv1:0  %tmp_62 = sext i8 %p_Val2_s to i9

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="170" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="5">
<![CDATA[
_ifconv1:1  %p_Val2_25 = load i8* %bias_V_addr, align 1

]]></Node>
<StgValue><ssdm name="p_Val2_25"/></StgValue>
</operation>

<operation id="171" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="9" op_0_bw="8">
<![CDATA[
_ifconv1:2  %tmp_63 = sext i8 %p_Val2_25 to i9

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="172" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv1:3  %p_Val2_26 = add i9 %tmp_62, %tmp_63

]]></Node>
<StgValue><ssdm name="p_Val2_26"/></StgValue>
</operation>

<operation id="173" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
_ifconv1:4  %isneg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %p_Val2_26, i32 8)

]]></Node>
<StgValue><ssdm name="isneg"/></StgValue>
</operation>

<operation id="174" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv1:5  %result_V = add i8 %p_Val2_s, %p_Val2_25

]]></Node>
<StgValue><ssdm name="result_V"/></StgValue>
</operation>

<operation id="175" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv1:6  %newsignbit_5 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %result_V, i32 7)

]]></Node>
<StgValue><ssdm name="newsignbit_5"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="176" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:7  %tmp_64 = xor i1 %newsignbit_5, true

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="177" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:8  %underflow_5 = and i1 %isneg, %tmp_64

]]></Node>
<StgValue><ssdm name="underflow_5"/></StgValue>
</operation>

<operation id="178" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:9  %brmerge_i_i = xor i1 %isneg, %newsignbit_5

]]></Node>
<StgValue><ssdm name="brmerge_i_i"/></StgValue>
</operation>

<operation id="179" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:10  %isneg_not = xor i1 %isneg, true

]]></Node>
<StgValue><ssdm name="isneg_not"/></StgValue>
</operation>

<operation id="180" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:11  %brmerge9 = or i1 %newsignbit_5, %isneg_not

]]></Node>
<StgValue><ssdm name="brmerge9"/></StgValue>
</operation>

<operation id="181" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv1:12  %result_V_mux = select i1 %brmerge_i_i, i8 127, i8 %result_V

]]></Node>
<StgValue><ssdm name="result_V_mux"/></StgValue>
</operation>

<operation id="182" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv1:13  %p_result_V = select i1 %underflow_5, i8 -128, i8 %result_V

]]></Node>
<StgValue><ssdm name="p_result_V"/></StgValue>
</operation>

<operation id="183" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv1:14  %result_1 = select i1 %brmerge9, i8 %result_V_mux, i8 %p_result_V

]]></Node>
<StgValue><ssdm name="result_1"/></StgValue>
</operation>

<operation id="184" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="14">
<![CDATA[
_ifconv1:17  %tmp_119_cast = zext i14 %tmp_107 to i64

]]></Node>
<StgValue><ssdm name="tmp_119_cast"/></StgValue>
</operation>

<operation id="185" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:18  %output_V_addr = getelementptr [7776 x i8]* %output_V, i64 0, i64 %tmp_119_cast

]]></Node>
<StgValue><ssdm name="output_V_addr"/></StgValue>
</operation>

<operation id="186" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="8" op_1_bw="13">
<![CDATA[
_ifconv1:19  store i8 %result_1, i8* %output_V_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="187" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0">
<![CDATA[
_ifconv1:21  br label %.preheader46

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="207" name="weight_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="weight_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="208" name="bias_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="bias_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="209" name="output_V" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="output_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="210" name="conv1_output_p_V_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="conv1_output_p_V_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="211" name="conv1_output_p_V_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="conv1_output_p_V_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="212" name="conv1_output_p_V_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="conv1_output_p_V_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="213" name="conv1_output_p_V_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="conv1_output_p_V_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="214" name="conv1_output_p_V_4" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="conv1_output_p_V_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="215" name="conv1_output_p_V_5" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="conv1_output_p_V_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="216" name="conv1_output_p_V_6" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="conv1_output_p_V_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="217" name="conv1_output_p_V_7" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="conv1_output_p_V_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="219" from="StgValue_218" to="co" fromId="218" toId="15">
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="220" from="StgValue_14" to="co" fromId="14" toId="15">
</dataflow>
<dataflow id="221" from="co_4" to="co" fromId="18" toId="15">
<BackEdge/>
<condition id="82">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="222" from="StgValue_53" to="co" fromId="53" toId="15">
<BackEdge/>
</dataflow>
<dataflow id="223" from="co" to="exitcond4" fromId="15" toId="16">
</dataflow>
<dataflow id="225" from="StgValue_224" to="exitcond4" fromId="224" toId="16">
</dataflow>
<dataflow id="227" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="226" toId="17">
</dataflow>
<dataflow id="229" from="StgValue_228" to="empty" fromId="228" toId="17">
</dataflow>
<dataflow id="230" from="StgValue_228" to="empty" fromId="228" toId="17">
</dataflow>
<dataflow id="231" from="StgValue_228" to="empty" fromId="228" toId="17">
</dataflow>
<dataflow id="232" from="co" to="co_4" fromId="15" toId="18">
</dataflow>
<dataflow id="234" from="StgValue_233" to="co_4" fromId="233" toId="18">
</dataflow>
<dataflow id="235" from="exitcond4" to="StgValue_19" fromId="16" toId="19">
</dataflow>
<dataflow id="236" from="co" to="tmp" fromId="15" toId="20">
</dataflow>
<dataflow id="237" from="co" to="tmp_cast" fromId="15" toId="21">
</dataflow>
<dataflow id="239" from="_ssdm_op_BitConcatenate.i7.i5.i2" to="tmp_95" fromId="238" toId="22">
</dataflow>
<dataflow id="240" from="co" to="tmp_95" fromId="15" toId="22">
</dataflow>
<dataflow id="242" from="StgValue_241" to="tmp_95" fromId="241" toId="22">
</dataflow>
<dataflow id="243" from="tmp_95" to="p_shl4_cast" fromId="22" toId="23">
</dataflow>
<dataflow id="244" from="p_shl4_cast" to="tmp_96" fromId="23" toId="24">
</dataflow>
<dataflow id="245" from="tmp_cast" to="tmp_96" fromId="21" toId="24">
</dataflow>
<dataflow id="246" from="tmp_96" to="tmp_108_cast" fromId="24" toId="25">
</dataflow>
<dataflow id="248" from="_ssdm_op_BitConcatenate.i9.i5.i4" to="tmp_97" fromId="247" toId="26">
</dataflow>
<dataflow id="249" from="co" to="tmp_97" fromId="15" toId="26">
</dataflow>
<dataflow id="251" from="StgValue_250" to="tmp_97" fromId="250" toId="26">
</dataflow>
<dataflow id="252" from="tmp_97" to="p_shl2_cast" fromId="26" toId="27">
</dataflow>
<dataflow id="254" from="_ssdm_op_BitConcatenate.i6.i5.i1" to="tmp_98" fromId="253" toId="28">
</dataflow>
<dataflow id="255" from="co" to="tmp_98" fromId="15" toId="28">
</dataflow>
<dataflow id="257" from="StgValue_256" to="tmp_98" fromId="256" toId="28">
</dataflow>
<dataflow id="258" from="tmp_98" to="p_shl3_cast" fromId="28" toId="29">
</dataflow>
<dataflow id="259" from="p_shl2_cast" to="tmp_99" fromId="27" toId="30">
</dataflow>
<dataflow id="260" from="p_shl3_cast" to="tmp_99" fromId="29" toId="30">
</dataflow>
<dataflow id="261" from="co" to="tmp_100" fromId="15" toId="31">
</dataflow>
<dataflow id="263" from="_ssdm_op_PartSelect.i2.i5.i32.i32" to="newIndex" fromId="262" toId="32">
</dataflow>
<dataflow id="264" from="co" to="newIndex" fromId="15" toId="32">
</dataflow>
<dataflow id="266" from="StgValue_265" to="newIndex" fromId="265" toId="32">
</dataflow>
<dataflow id="268" from="StgValue_267" to="newIndex" fromId="267" toId="32">
</dataflow>
<dataflow id="270" from="_ssdm_op_BitConcatenate.i7.i2.i5" to="tmp_101" fromId="269" toId="33">
</dataflow>
<dataflow id="271" from="newIndex" to="tmp_101" fromId="32" toId="33">
</dataflow>
<dataflow id="272" from="StgValue_218" to="tmp_101" fromId="218" toId="33">
</dataflow>
<dataflow id="273" from="tmp_101" to="p_shl_cast" fromId="33" toId="34">
</dataflow>
<dataflow id="275" from="_ssdm_op_BitConcatenate.i3.i2.i1" to="tmp_102" fromId="274" toId="35">
</dataflow>
<dataflow id="276" from="newIndex" to="tmp_102" fromId="32" toId="35">
</dataflow>
<dataflow id="277" from="StgValue_256" to="tmp_102" fromId="256" toId="35">
</dataflow>
<dataflow id="278" from="tmp_102" to="p_shl1_cast" fromId="35" toId="36">
</dataflow>
<dataflow id="279" from="p_shl_cast" to="tmp_103" fromId="34" toId="37">
</dataflow>
<dataflow id="280" from="p_shl1_cast" to="tmp_103" fromId="36" toId="37">
</dataflow>
<dataflow id="281" from="bias_V" to="bias_V_addr" fromId="208" toId="38">
</dataflow>
<dataflow id="283" from="StgValue_282" to="bias_V_addr" fromId="282" toId="38">
</dataflow>
<dataflow id="284" from="tmp" to="bias_V_addr" fromId="20" toId="38">
</dataflow>
<dataflow id="285" from="h_4" to="h" fromId="60" toId="41">
<BackEdge/>
<condition id="83">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="286" from="StgValue_61" to="h" fromId="61" toId="41">
<BackEdge/>
</dataflow>
<dataflow id="287" from="StgValue_233" to="h" fromId="233" toId="41">
<condition id="84">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="288" from="StgValue_39" to="h" fromId="39" toId="41">
</dataflow>
<dataflow id="289" from="h" to="exitcond5" fromId="41" toId="42">
</dataflow>
<dataflow id="291" from="StgValue_290" to="exitcond5" fromId="290" toId="42">
</dataflow>
<dataflow id="292" from="_ssdm_op_SpecLoopTripCount" to="empty_41" fromId="226" toId="43">
</dataflow>
<dataflow id="294" from="StgValue_293" to="empty_41" fromId="293" toId="43">
</dataflow>
<dataflow id="295" from="StgValue_293" to="empty_41" fromId="293" toId="43">
</dataflow>
<dataflow id="296" from="StgValue_293" to="empty_41" fromId="293" toId="43">
</dataflow>
<dataflow id="297" from="exitcond5" to="StgValue_44" fromId="42" toId="44">
</dataflow>
<dataflow id="298" from="_ssdm_op_BitConcatenate.i6.i5.i1" to="tmp_s" fromId="253" toId="45">
</dataflow>
<dataflow id="299" from="h" to="tmp_s" fromId="41" toId="45">
</dataflow>
<dataflow id="300" from="StgValue_256" to="tmp_s" fromId="256" toId="45">
</dataflow>
<dataflow id="301" from="h" to="tmp_60_cast" fromId="41" toId="46">
</dataflow>
<dataflow id="302" from="tmp_99" to="tmp_104" fromId="30" toId="47">
</dataflow>
<dataflow id="303" from="tmp_60_cast" to="tmp_104" fromId="46" toId="47">
</dataflow>
<dataflow id="305" from="_ssdm_op_BitConcatenate.i14.i10.i4" to="p_shl5_cast" fromId="304" toId="48">
</dataflow>
<dataflow id="306" from="tmp_104" to="p_shl5_cast" fromId="47" toId="48">
</dataflow>
<dataflow id="307" from="StgValue_250" to="p_shl5_cast" fromId="250" toId="48">
</dataflow>
<dataflow id="309" from="_ssdm_op_BitConcatenate.i11.i10.i1" to="tmp_105" fromId="308" toId="49">
</dataflow>
<dataflow id="310" from="tmp_104" to="tmp_105" fromId="47" toId="49">
</dataflow>
<dataflow id="311" from="StgValue_256" to="tmp_105" fromId="256" toId="49">
</dataflow>
<dataflow id="312" from="tmp_105" to="p_shl6_cast" fromId="49" toId="50">
</dataflow>
<dataflow id="313" from="p_shl6_cast" to="tmp_106" fromId="50" toId="51">
</dataflow>
<dataflow id="314" from="p_shl5_cast" to="tmp_106" fromId="48" toId="51">
</dataflow>
<dataflow id="315" from="w_4" to="w" fromId="85" toId="54">
<BackEdge/>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="316" from="StgValue_187" to="w" fromId="187" toId="54">
<BackEdge/>
</dataflow>
<dataflow id="317" from="StgValue_233" to="w" fromId="233" toId="54">
<condition id="86">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="318" from="StgValue_52" to="w" fromId="52" toId="54">
</dataflow>
<dataflow id="319" from="w" to="exitcond6" fromId="54" toId="55">
</dataflow>
<dataflow id="320" from="StgValue_290" to="exitcond6" fromId="290" toId="55">
</dataflow>
<dataflow id="321" from="_ssdm_op_SpecLoopTripCount" to="empty_42" fromId="226" toId="56">
</dataflow>
<dataflow id="322" from="StgValue_293" to="empty_42" fromId="293" toId="56">
</dataflow>
<dataflow id="323" from="StgValue_293" to="empty_42" fromId="293" toId="56">
</dataflow>
<dataflow id="324" from="StgValue_293" to="empty_42" fromId="293" toId="56">
</dataflow>
<dataflow id="325" from="exitcond6" to="StgValue_57" fromId="55" toId="57">
</dataflow>
<dataflow id="326" from="_ssdm_op_BitConcatenate.i6.i5.i1" to="tmp_61" fromId="253" toId="58">
</dataflow>
<dataflow id="327" from="w" to="tmp_61" fromId="54" toId="58">
</dataflow>
<dataflow id="328" from="StgValue_256" to="tmp_61" fromId="256" toId="58">
</dataflow>
<dataflow id="329" from="h" to="h_4" fromId="41" toId="60">
</dataflow>
<dataflow id="330" from="StgValue_233" to="h_4" fromId="233" toId="60">
</dataflow>
<dataflow id="332" from="StgValue_331" to="p_Val2_s" fromId="331" toId="62">
<condition id="87">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="333" from="StgValue_59" to="p_Val2_s" fromId="59" toId="62">
</dataflow>
<dataflow id="334" from="p_Val2_28" to="p_Val2_s" fromId="86" toId="62">
<BackEdge/>
<condition id="88">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="335" from="StgValue_119" to="p_Val2_s" fromId="119" toId="62">
<BackEdge/>
</dataflow>
<dataflow id="336" from="StgValue_241" to="m" fromId="241" toId="63">
<condition id="89">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="337" from="StgValue_59" to="m" fromId="59" toId="63">
</dataflow>
<dataflow id="338" from="m_4" to="m" fromId="66" toId="63">
<BackEdge/>
<condition id="90">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="339" from="StgValue_119" to="m" fromId="119" toId="63">
<BackEdge/>
</dataflow>
<dataflow id="340" from="m" to="exitcond7" fromId="63" toId="64">
</dataflow>
<dataflow id="342" from="StgValue_341" to="exitcond7" fromId="341" toId="64">
</dataflow>
<dataflow id="343" from="_ssdm_op_SpecLoopTripCount" to="empty_43" fromId="226" toId="65">
</dataflow>
<dataflow id="345" from="StgValue_344" to="empty_43" fromId="344" toId="65">
</dataflow>
<dataflow id="346" from="StgValue_344" to="empty_43" fromId="344" toId="65">
</dataflow>
<dataflow id="347" from="StgValue_344" to="empty_43" fromId="344" toId="65">
</dataflow>
<dataflow id="348" from="m" to="m_4" fromId="63" toId="66">
</dataflow>
<dataflow id="350" from="StgValue_349" to="m_4" fromId="349" toId="66">
</dataflow>
<dataflow id="351" from="exitcond7" to="StgValue_67" fromId="64" toId="67">
</dataflow>
<dataflow id="352" from="m" to="tmp_66_cast" fromId="63" toId="68">
</dataflow>
<dataflow id="353" from="tmp_108_cast" to="tmp_108" fromId="25" toId="69">
</dataflow>
<dataflow id="354" from="tmp_66_cast" to="tmp_108" fromId="68" toId="69">
</dataflow>
<dataflow id="355" from="tmp_108" to="tmp_109" fromId="69" toId="70">
</dataflow>
<dataflow id="357" from="StgValue_356" to="tmp_109" fromId="356" toId="70">
</dataflow>
<dataflow id="358" from="tmp_109" to="tmp_110" fromId="70" toId="71">
</dataflow>
<dataflow id="359" from="tmp_108" to="tmp_110" fromId="69" toId="71">
</dataflow>
<dataflow id="360" from="m" to="tmp2" fromId="63" toId="72">
</dataflow>
<dataflow id="362" from="StgValue_361" to="tmp2" fromId="361" toId="72">
</dataflow>
<dataflow id="363" from="tmp2" to="tmp2_cast" fromId="72" toId="73">
</dataflow>
<dataflow id="364" from="tmp_s" to="tmp_67" fromId="45" toId="74">
</dataflow>
<dataflow id="365" from="tmp2_cast" to="tmp_67" fromId="73" toId="74">
</dataflow>
<dataflow id="366" from="tmp_67" to="tmp_68_cast" fromId="74" toId="75">
</dataflow>
<dataflow id="367" from="tmp_103" to="tmp_111" fromId="37" toId="76">
</dataflow>
<dataflow id="368" from="tmp_68_cast" to="tmp_111" fromId="75" toId="76">
</dataflow>
<dataflow id="370" from="_ssdm_op_BitConcatenate.i13.i8.i5" to="p_shl7_cast" fromId="369" toId="77">
</dataflow>
<dataflow id="371" from="tmp_111" to="p_shl7_cast" fromId="76" toId="77">
</dataflow>
<dataflow id="372" from="StgValue_218" to="p_shl7_cast" fromId="218" toId="77">
</dataflow>
<dataflow id="374" from="_ssdm_op_BitConcatenate.i9.i8.i1" to="tmp_112" fromId="373" toId="78">
</dataflow>
<dataflow id="375" from="tmp_111" to="tmp_112" fromId="76" toId="78">
</dataflow>
<dataflow id="376" from="StgValue_256" to="tmp_112" fromId="256" toId="78">
</dataflow>
<dataflow id="377" from="tmp_112" to="p_shl8_cast" fromId="78" toId="79">
</dataflow>
<dataflow id="378" from="p_shl8_cast" to="tmp_113" fromId="79" toId="80">
</dataflow>
<dataflow id="379" from="p_shl7_cast" to="tmp_113" fromId="77" toId="80">
</dataflow>
<dataflow id="380" from="bias_V_addr" to="p_Val2_25" fromId="38" toId="82">
</dataflow>
<dataflow id="381" from="w" to="tmp_65_cast" fromId="54" toId="83">
</dataflow>
<dataflow id="382" from="tmp_106" to="tmp_107" fromId="51" toId="84">
</dataflow>
<dataflow id="383" from="tmp_65_cast" to="tmp_107" fromId="83" toId="84">
</dataflow>
<dataflow id="384" from="w" to="w_4" fromId="54" toId="85">
</dataflow>
<dataflow id="385" from="StgValue_233" to="w_4" fromId="233" toId="85">
</dataflow>
<dataflow id="386" from="p_Val2_s" to="p_Val2_28" fromId="62" toId="86">
<condition id="91">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="387" from="StgValue_81" to="p_Val2_28" fromId="81" toId="86">
</dataflow>
<dataflow id="388" from="sum_V" to="p_Val2_28" fromId="167" toId="86">
<BackEdge/>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="389" from="StgValue_168" to="p_Val2_28" fromId="168" toId="86">
<BackEdge/>
</dataflow>
<dataflow id="390" from="StgValue_241" to="n" fromId="241" toId="87">
<condition id="93">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="391" from="StgValue_81" to="n" fromId="81" toId="87">
</dataflow>
<dataflow id="392" from="n_4" to="n" fromId="90" toId="87">
<BackEdge/>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="393" from="StgValue_168" to="n" fromId="168" toId="87">
<BackEdge/>
</dataflow>
<dataflow id="394" from="n" to="exitcond" fromId="87" toId="88">
</dataflow>
<dataflow id="395" from="StgValue_341" to="exitcond" fromId="341" toId="88">
</dataflow>
<dataflow id="396" from="_ssdm_op_SpecLoopTripCount" to="empty_44" fromId="226" toId="89">
</dataflow>
<dataflow id="397" from="StgValue_344" to="empty_44" fromId="344" toId="89">
</dataflow>
<dataflow id="398" from="StgValue_344" to="empty_44" fromId="344" toId="89">
</dataflow>
<dataflow id="399" from="StgValue_344" to="empty_44" fromId="344" toId="89">
</dataflow>
<dataflow id="400" from="n" to="n_4" fromId="87" toId="90">
</dataflow>
<dataflow id="401" from="StgValue_349" to="n_4" fromId="349" toId="90">
</dataflow>
<dataflow id="402" from="exitcond" to="StgValue_91" fromId="88" toId="91">
</dataflow>
<dataflow id="403" from="n" to="tmp_69_cast" fromId="87" toId="92">
</dataflow>
<dataflow id="404" from="tmp_69_cast" to="tmp_114" fromId="92" toId="93">
</dataflow>
<dataflow id="405" from="tmp_110" to="tmp_114" fromId="71" toId="93">
</dataflow>
<dataflow id="406" from="tmp_114" to="tmp_127_cast" fromId="93" toId="94">
</dataflow>
<dataflow id="407" from="weight_V" to="weight_V_addr" fromId="207" toId="95">
</dataflow>
<dataflow id="408" from="StgValue_282" to="weight_V_addr" fromId="282" toId="95">
</dataflow>
<dataflow id="409" from="tmp_127_cast" to="weight_V_addr" fromId="94" toId="95">
</dataflow>
<dataflow id="410" from="n" to="tmp3" fromId="87" toId="96">
</dataflow>
<dataflow id="411" from="StgValue_361" to="tmp3" fromId="361" toId="96">
</dataflow>
<dataflow id="412" from="tmp3" to="tmp3_cast" fromId="96" toId="97">
</dataflow>
<dataflow id="413" from="tmp3_cast" to="tmp_70" fromId="97" toId="98">
</dataflow>
<dataflow id="414" from="tmp_61" to="tmp_70" fromId="58" toId="98">
</dataflow>
<dataflow id="415" from="tmp_70" to="tmp_71_cast" fromId="98" toId="99">
</dataflow>
<dataflow id="416" from="tmp_71_cast" to="tmp_115" fromId="99" toId="100">
</dataflow>
<dataflow id="417" from="tmp_113" to="tmp_115" fromId="80" toId="100">
</dataflow>
<dataflow id="418" from="tmp_115" to="tmp_128_cast" fromId="100" toId="101">
</dataflow>
<dataflow id="419" from="conv1_output_p_V_2" to="conv1_output_p_V_2_a" fromId="212" toId="102">
</dataflow>
<dataflow id="420" from="StgValue_282" to="conv1_output_p_V_2_a" fromId="282" toId="102">
</dataflow>
<dataflow id="421" from="tmp_128_cast" to="conv1_output_p_V_2_a" fromId="101" toId="102">
</dataflow>
<dataflow id="422" from="conv1_output_p_V_5" to="conv1_output_p_V_5_a" fromId="215" toId="103">
</dataflow>
<dataflow id="423" from="StgValue_282" to="conv1_output_p_V_5_a" fromId="282" toId="103">
</dataflow>
<dataflow id="424" from="tmp_128_cast" to="conv1_output_p_V_5_a" fromId="101" toId="103">
</dataflow>
<dataflow id="425" from="conv1_output_p_V_3" to="conv1_output_p_V_3_a" fromId="213" toId="104">
</dataflow>
<dataflow id="426" from="StgValue_282" to="conv1_output_p_V_3_a" fromId="282" toId="104">
</dataflow>
<dataflow id="427" from="tmp_128_cast" to="conv1_output_p_V_3_a" fromId="101" toId="104">
</dataflow>
<dataflow id="428" from="conv1_output_p_V_6" to="conv1_output_p_V_6_a" fromId="216" toId="105">
</dataflow>
<dataflow id="429" from="StgValue_282" to="conv1_output_p_V_6_a" fromId="282" toId="105">
</dataflow>
<dataflow id="430" from="tmp_128_cast" to="conv1_output_p_V_6_a" fromId="101" toId="105">
</dataflow>
<dataflow id="431" from="conv1_output_p_V_0" to="conv1_output_p_V_0_a" fromId="210" toId="106">
</dataflow>
<dataflow id="432" from="StgValue_282" to="conv1_output_p_V_0_a" fromId="282" toId="106">
</dataflow>
<dataflow id="433" from="tmp_128_cast" to="conv1_output_p_V_0_a" fromId="101" toId="106">
</dataflow>
<dataflow id="434" from="conv1_output_p_V_7" to="conv1_output_p_V_7_a" fromId="217" toId="107">
</dataflow>
<dataflow id="435" from="StgValue_282" to="conv1_output_p_V_7_a" fromId="282" toId="107">
</dataflow>
<dataflow id="436" from="tmp_128_cast" to="conv1_output_p_V_7_a" fromId="101" toId="107">
</dataflow>
<dataflow id="437" from="conv1_output_p_V_4" to="conv1_output_p_V_4_a" fromId="214" toId="108">
</dataflow>
<dataflow id="438" from="StgValue_282" to="conv1_output_p_V_4_a" fromId="282" toId="108">
</dataflow>
<dataflow id="439" from="tmp_128_cast" to="conv1_output_p_V_4_a" fromId="101" toId="108">
</dataflow>
<dataflow id="440" from="conv1_output_p_V_1" to="conv1_output_p_V_1_a" fromId="211" toId="109">
</dataflow>
<dataflow id="441" from="StgValue_282" to="conv1_output_p_V_1_a" fromId="282" toId="109">
</dataflow>
<dataflow id="442" from="tmp_128_cast" to="conv1_output_p_V_1_a" fromId="101" toId="109">
</dataflow>
<dataflow id="443" from="weight_V_addr" to="weight_V_load" fromId="95" toId="110">
</dataflow>
<dataflow id="444" from="conv1_output_p_V_0_a" to="conv1_output_p_V_0_l" fromId="106" toId="111">
</dataflow>
<dataflow id="445" from="conv1_output_p_V_1_a" to="conv1_output_p_V_1_l" fromId="109" toId="112">
</dataflow>
<dataflow id="446" from="conv1_output_p_V_2_a" to="conv1_output_p_V_2_l" fromId="102" toId="113">
</dataflow>
<dataflow id="447" from="conv1_output_p_V_3_a" to="conv1_output_p_V_3_l" fromId="104" toId="114">
</dataflow>
<dataflow id="448" from="conv1_output_p_V_4_a" to="conv1_output_p_V_4_l" fromId="108" toId="115">
</dataflow>
<dataflow id="449" from="conv1_output_p_V_5_a" to="conv1_output_p_V_5_l" fromId="103" toId="116">
</dataflow>
<dataflow id="450" from="conv1_output_p_V_6_a" to="conv1_output_p_V_6_l" fromId="105" toId="117">
</dataflow>
<dataflow id="451" from="conv1_output_p_V_7_a" to="conv1_output_p_V_7_l" fromId="107" toId="118">
</dataflow>
<dataflow id="452" from="weight_V_addr" to="weight_V_load" fromId="95" toId="120">
</dataflow>
<dataflow id="453" from="conv1_output_p_V_0_a" to="conv1_output_p_V_0_l" fromId="106" toId="121">
</dataflow>
<dataflow id="454" from="conv1_output_p_V_1_a" to="conv1_output_p_V_1_l" fromId="109" toId="122">
</dataflow>
<dataflow id="455" from="conv1_output_p_V_2_a" to="conv1_output_p_V_2_l" fromId="102" toId="123">
</dataflow>
<dataflow id="456" from="conv1_output_p_V_3_a" to="conv1_output_p_V_3_l" fromId="104" toId="124">
</dataflow>
<dataflow id="457" from="conv1_output_p_V_4_a" to="conv1_output_p_V_4_l" fromId="108" toId="125">
</dataflow>
<dataflow id="458" from="conv1_output_p_V_5_a" to="conv1_output_p_V_5_l" fromId="103" toId="126">
</dataflow>
<dataflow id="459" from="conv1_output_p_V_6_a" to="conv1_output_p_V_6_l" fromId="105" toId="127">
</dataflow>
<dataflow id="460" from="conv1_output_p_V_7_a" to="conv1_output_p_V_7_l" fromId="107" toId="128">
</dataflow>
<dataflow id="462" from="_ssdm_op_Mux.ap_auto.8i8.i3" to="tmp_59" fromId="461" toId="129">
</dataflow>
<dataflow id="463" from="conv1_output_p_V_0_l" to="tmp_59" fromId="121" toId="129">
</dataflow>
<dataflow id="464" from="conv1_output_p_V_1_l" to="tmp_59" fromId="122" toId="129">
</dataflow>
<dataflow id="465" from="conv1_output_p_V_2_l" to="tmp_59" fromId="123" toId="129">
</dataflow>
<dataflow id="466" from="conv1_output_p_V_3_l" to="tmp_59" fromId="124" toId="129">
</dataflow>
<dataflow id="467" from="conv1_output_p_V_4_l" to="tmp_59" fromId="125" toId="129">
</dataflow>
<dataflow id="468" from="conv1_output_p_V_5_l" to="tmp_59" fromId="126" toId="129">
</dataflow>
<dataflow id="469" from="conv1_output_p_V_6_l" to="tmp_59" fromId="127" toId="129">
</dataflow>
<dataflow id="470" from="conv1_output_p_V_7_l" to="tmp_59" fromId="128" toId="129">
</dataflow>
<dataflow id="471" from="tmp_100" to="tmp_59" fromId="31" toId="129">
</dataflow>
<dataflow id="472" from="weight_V_load" to="OP1_V" fromId="120" toId="130">
</dataflow>
<dataflow id="473" from="tmp_59" to="OP2_V" fromId="129" toId="131">
</dataflow>
<dataflow id="474" from="OP1_V" to="p_Val2_3" fromId="130" toId="132">
</dataflow>
<dataflow id="475" from="OP2_V" to="p_Val2_3" fromId="131" toId="132">
</dataflow>
<dataflow id="477" from="_ssdm_op_BitSelect.i1.i16.i32" to="tmp_117" fromId="476" toId="133">
</dataflow>
<dataflow id="478" from="p_Val2_3" to="tmp_117" fromId="132" toId="133">
</dataflow>
<dataflow id="480" from="StgValue_479" to="tmp_117" fromId="479" toId="133">
</dataflow>
<dataflow id="482" from="_ssdm_op_BitConcatenate.i14.i8.i6" to="tmp_72" fromId="481" toId="134">
</dataflow>
<dataflow id="483" from="p_Val2_28" to="tmp_72" fromId="86" toId="134">
</dataflow>
<dataflow id="485" from="StgValue_484" to="tmp_72" fromId="484" toId="134">
</dataflow>
<dataflow id="486" from="tmp_72" to="tmp_89_cast" fromId="134" toId="135">
</dataflow>
<dataflow id="487" from="tmp_89_cast" to="p_Val2_29" fromId="135" toId="136">
</dataflow>
<dataflow id="488" from="p_Val2_3" to="p_Val2_29" fromId="132" toId="136">
</dataflow>
<dataflow id="489" from="_ssdm_op_BitSelect.i1.i16.i32" to="signbit" fromId="476" toId="137">
</dataflow>
<dataflow id="490" from="p_Val2_29" to="signbit" fromId="136" toId="137">
</dataflow>
<dataflow id="492" from="StgValue_491" to="signbit" fromId="491" toId="137">
</dataflow>
<dataflow id="494" from="_ssdm_op_PartSelect.i8.i16.i32.i32" to="p_Val2_30" fromId="493" toId="138">
</dataflow>
<dataflow id="495" from="p_Val2_29" to="p_Val2_30" fromId="136" toId="138">
</dataflow>
<dataflow id="497" from="StgValue_496" to="p_Val2_30" fromId="496" toId="138">
</dataflow>
<dataflow id="499" from="StgValue_498" to="p_Val2_30" fromId="498" toId="138">
</dataflow>
<dataflow id="500" from="tmp_117" to="tmp_73" fromId="133" toId="139">
</dataflow>
<dataflow id="501" from="_ssdm_op_BitSelect.i1.i16.i32" to="tmp_118" fromId="476" toId="140">
</dataflow>
<dataflow id="502" from="p_Val2_29" to="tmp_118" fromId="136" toId="140">
</dataflow>
<dataflow id="503" from="StgValue_498" to="tmp_118" fromId="498" toId="140">
</dataflow>
<dataflow id="504" from="p_Val2_30" to="p_Val2_31" fromId="138" toId="141">
</dataflow>
<dataflow id="505" from="tmp_73" to="p_Val2_31" fromId="139" toId="141">
</dataflow>
<dataflow id="507" from="_ssdm_op_BitSelect.i1.i8.i32" to="newsignbit" fromId="506" toId="142">
</dataflow>
<dataflow id="508" from="p_Val2_31" to="newsignbit" fromId="141" toId="142">
</dataflow>
<dataflow id="510" from="StgValue_509" to="newsignbit" fromId="509" toId="142">
</dataflow>
<dataflow id="511" from="newsignbit" to="tmp_74" fromId="142" toId="143">
</dataflow>
<dataflow id="513" from="StgValue_512" to="tmp_74" fromId="512" toId="143">
</dataflow>
<dataflow id="514" from="tmp_118" to="carry" fromId="140" toId="144">
</dataflow>
<dataflow id="515" from="tmp_74" to="carry" fromId="143" toId="144">
</dataflow>
<dataflow id="517" from="_ssdm_op_PartSelect.i2.i16.i32.i32" to="tmp_75" fromId="516" toId="145">
</dataflow>
<dataflow id="518" from="p_Val2_29" to="tmp_75" fromId="136" toId="145">
</dataflow>
<dataflow id="520" from="StgValue_519" to="tmp_75" fromId="519" toId="145">
</dataflow>
<dataflow id="521" from="StgValue_491" to="tmp_75" fromId="491" toId="145">
</dataflow>
<dataflow id="522" from="_ssdm_op_BitSelect.i1.i16.i32" to="tmp_120" fromId="476" toId="146">
</dataflow>
<dataflow id="523" from="p_Val2_29" to="tmp_120" fromId="136" toId="146">
</dataflow>
<dataflow id="524" from="StgValue_519" to="tmp_120" fromId="519" toId="146">
</dataflow>
<dataflow id="525" from="tmp_75" to="Range1_all_ones" fromId="145" toId="147">
</dataflow>
<dataflow id="526" from="StgValue_341" to="Range1_all_ones" fromId="341" toId="147">
</dataflow>
<dataflow id="527" from="tmp_75" to="Range1_all_zeros" fromId="145" toId="148">
</dataflow>
<dataflow id="528" from="StgValue_241" to="Range1_all_zeros" fromId="241" toId="148">
</dataflow>
<dataflow id="529" from="carry" to="deleted_zeros" fromId="144" toId="149">
</dataflow>
<dataflow id="530" from="Range1_all_ones" to="deleted_zeros" fromId="147" toId="149">
</dataflow>
<dataflow id="531" from="Range1_all_zeros" to="deleted_zeros" fromId="148" toId="149">
</dataflow>
<dataflow id="532" from="tmp_120" to="tmp_76" fromId="146" toId="150">
</dataflow>
<dataflow id="533" from="StgValue_512" to="tmp_76" fromId="512" toId="150">
</dataflow>
<dataflow id="534" from="signbit" to="p_41_i_i" fromId="137" toId="151">
</dataflow>
<dataflow id="535" from="tmp_76" to="p_41_i_i" fromId="150" toId="151">
</dataflow>
<dataflow id="536" from="carry" to="deleted_ones" fromId="144" toId="152">
</dataflow>
<dataflow id="537" from="p_41_i_i" to="deleted_ones" fromId="151" toId="152">
</dataflow>
<dataflow id="538" from="Range1_all_ones" to="deleted_ones" fromId="147" toId="152">
</dataflow>
<dataflow id="539" from="carry" to="p_38_i_i" fromId="144" toId="153">
</dataflow>
<dataflow id="540" from="Range1_all_ones" to="p_38_i_i" fromId="147" toId="153">
</dataflow>
<dataflow id="541" from="deleted_zeros" to="p_not_i_i" fromId="149" toId="154">
</dataflow>
<dataflow id="542" from="StgValue_512" to="p_not_i_i" fromId="512" toId="154">
</dataflow>
<dataflow id="543" from="newsignbit" to="brmerge_i_i4" fromId="142" toId="155">
</dataflow>
<dataflow id="544" from="p_not_i_i" to="brmerge_i_i4" fromId="154" toId="155">
</dataflow>
<dataflow id="545" from="signbit" to="tmp_77" fromId="137" toId="156">
</dataflow>
<dataflow id="546" from="StgValue_512" to="tmp_77" fromId="512" toId="156">
</dataflow>
<dataflow id="547" from="brmerge_i_i4" to="overflow" fromId="155" toId="157">
</dataflow>
<dataflow id="548" from="tmp_77" to="overflow" fromId="156" toId="157">
</dataflow>
<dataflow id="549" from="newsignbit" to="brmerge40_demorgan_i" fromId="142" toId="158">
</dataflow>
<dataflow id="550" from="deleted_ones" to="brmerge40_demorgan_i" fromId="152" toId="158">
</dataflow>
<dataflow id="551" from="p_38_i_i" to="tmp4_demorgan" fromId="153" toId="159">
</dataflow>
<dataflow id="552" from="brmerge40_demorgan_i" to="tmp4_demorgan" fromId="158" toId="159">
</dataflow>
<dataflow id="553" from="tmp4_demorgan" to="tmp4" fromId="159" toId="160">
</dataflow>
<dataflow id="554" from="StgValue_512" to="tmp4" fromId="512" toId="160">
</dataflow>
<dataflow id="555" from="signbit" to="underflow" fromId="137" toId="161">
</dataflow>
<dataflow id="556" from="tmp4" to="underflow" fromId="160" toId="161">
</dataflow>
<dataflow id="557" from="underflow" to="brmerge_i_i_i" fromId="161" toId="162">
</dataflow>
<dataflow id="558" from="overflow" to="brmerge_i_i_i" fromId="157" toId="162">
</dataflow>
<dataflow id="559" from="brmerge40_demorgan_i" to="tmp5" fromId="158" toId="163">
</dataflow>
<dataflow id="560" from="tmp_77" to="tmp5" fromId="156" toId="163">
</dataflow>
<dataflow id="561" from="tmp5" to="underflow_not" fromId="163" toId="164">
</dataflow>
<dataflow id="562" from="p_38_i_i" to="underflow_not" fromId="153" toId="164">
</dataflow>
<dataflow id="563" from="brmerge_i_i_i" to="p_Val2_32_mux" fromId="162" toId="165">
</dataflow>
<dataflow id="565" from="StgValue_564" to="p_Val2_32_mux" fromId="564" toId="165">
</dataflow>
<dataflow id="566" from="p_Val2_31" to="p_Val2_32_mux" fromId="141" toId="165">
</dataflow>
<dataflow id="567" from="underflow" to="p_Val2_s_45" fromId="161" toId="166">
</dataflow>
<dataflow id="569" from="StgValue_568" to="p_Val2_s_45" fromId="568" toId="166">
</dataflow>
<dataflow id="570" from="p_Val2_31" to="p_Val2_s_45" fromId="141" toId="166">
</dataflow>
<dataflow id="571" from="underflow_not" to="sum_V" fromId="164" toId="167">
</dataflow>
<dataflow id="572" from="p_Val2_32_mux" to="sum_V" fromId="165" toId="167">
</dataflow>
<dataflow id="573" from="p_Val2_s_45" to="sum_V" fromId="166" toId="167">
</dataflow>
<dataflow id="574" from="p_Val2_s" to="tmp_62" fromId="62" toId="169">
</dataflow>
<dataflow id="575" from="bias_V_addr" to="p_Val2_25" fromId="38" toId="170">
</dataflow>
<dataflow id="576" from="p_Val2_25" to="tmp_63" fromId="170" toId="171">
</dataflow>
<dataflow id="577" from="tmp_62" to="p_Val2_26" fromId="169" toId="172">
</dataflow>
<dataflow id="578" from="tmp_63" to="p_Val2_26" fromId="171" toId="172">
</dataflow>
<dataflow id="580" from="_ssdm_op_BitSelect.i1.i9.i32" to="isneg" fromId="579" toId="173">
</dataflow>
<dataflow id="581" from="p_Val2_26" to="isneg" fromId="172" toId="173">
</dataflow>
<dataflow id="583" from="StgValue_582" to="isneg" fromId="582" toId="173">
</dataflow>
<dataflow id="584" from="p_Val2_s" to="result_V" fromId="62" toId="174">
</dataflow>
<dataflow id="585" from="p_Val2_25" to="result_V" fromId="170" toId="174">
</dataflow>
<dataflow id="586" from="_ssdm_op_BitSelect.i1.i8.i32" to="newsignbit_5" fromId="506" toId="175">
</dataflow>
<dataflow id="587" from="result_V" to="newsignbit_5" fromId="174" toId="175">
</dataflow>
<dataflow id="588" from="StgValue_509" to="newsignbit_5" fromId="509" toId="175">
</dataflow>
<dataflow id="589" from="newsignbit_5" to="tmp_64" fromId="175" toId="176">
</dataflow>
<dataflow id="590" from="StgValue_512" to="tmp_64" fromId="512" toId="176">
</dataflow>
<dataflow id="591" from="isneg" to="underflow_5" fromId="173" toId="177">
</dataflow>
<dataflow id="592" from="tmp_64" to="underflow_5" fromId="176" toId="177">
</dataflow>
<dataflow id="593" from="isneg" to="brmerge_i_i" fromId="173" toId="178">
</dataflow>
<dataflow id="594" from="newsignbit_5" to="brmerge_i_i" fromId="175" toId="178">
</dataflow>
<dataflow id="595" from="isneg" to="isneg_not" fromId="173" toId="179">
</dataflow>
<dataflow id="596" from="StgValue_512" to="isneg_not" fromId="512" toId="179">
</dataflow>
<dataflow id="597" from="newsignbit_5" to="brmerge9" fromId="175" toId="180">
</dataflow>
<dataflow id="598" from="isneg_not" to="brmerge9" fromId="179" toId="180">
</dataflow>
<dataflow id="599" from="brmerge_i_i" to="result_V_mux" fromId="178" toId="181">
</dataflow>
<dataflow id="600" from="StgValue_564" to="result_V_mux" fromId="564" toId="181">
</dataflow>
<dataflow id="601" from="result_V" to="result_V_mux" fromId="174" toId="181">
</dataflow>
<dataflow id="602" from="underflow_5" to="p_result_V" fromId="177" toId="182">
</dataflow>
<dataflow id="603" from="StgValue_568" to="p_result_V" fromId="568" toId="182">
</dataflow>
<dataflow id="604" from="result_V" to="p_result_V" fromId="174" toId="182">
</dataflow>
<dataflow id="605" from="brmerge9" to="result_1" fromId="180" toId="183">
</dataflow>
<dataflow id="606" from="result_V_mux" to="result_1" fromId="181" toId="183">
</dataflow>
<dataflow id="607" from="p_result_V" to="result_1" fromId="182" toId="183">
</dataflow>
<dataflow id="608" from="tmp_107" to="tmp_119_cast" fromId="84" toId="184">
</dataflow>
<dataflow id="609" from="output_V" to="output_V_addr" fromId="209" toId="185">
</dataflow>
<dataflow id="610" from="StgValue_282" to="output_V_addr" fromId="282" toId="185">
</dataflow>
<dataflow id="611" from="tmp_119_cast" to="output_V_addr" fromId="184" toId="185">
</dataflow>
<dataflow id="612" from="result_1" to="StgValue_186" fromId="183" toId="186">
</dataflow>
<dataflow id="613" from="output_V_addr" to="StgValue_186" fromId="185" toId="186">
</dataflow>
<dataflow id="614" from="exitcond4" to="StgValue_2" fromId="16" toId="2">
</dataflow>
<dataflow id="615" from="exitcond5" to="StgValue_3" fromId="42" toId="3">
</dataflow>
<dataflow id="616" from="exitcond6" to="StgValue_4" fromId="55" toId="4">
</dataflow>
<dataflow id="617" from="exitcond7" to="StgValue_5" fromId="64" toId="5">
</dataflow>
<dataflow id="618" from="exitcond" to="StgValue_6" fromId="88" toId="6">
</dataflow>
<dataflow id="619" from="carry" to="StgValue_10" fromId="144" toId="10">
</dataflow>
</dataflows>


</stg>
