Classic Timing Analyzer report for PWM
Fri Sep 25 08:13:14 2020
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                  ;
+------------------------------+-------+---------------+----------------------------------+------------+------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From       ; To         ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+------------+------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.867 ns                         ; freq[3]    ; counter[0] ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 10.223 ns                        ; pwm_on     ; pwm_out    ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -0.600 ns                        ; freq[6]    ; counter[0] ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; 399.04 MHz ( period = 2.506 ns ) ; counter[0] ; counter[0] ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;            ;            ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+------------+------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                           ;
+-------+------------------------------------------------+------------+------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From       ; To         ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------+------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 399.04 MHz ( period = 2.506 ns )               ; counter[0] ; counter[7] ; clk        ; clk      ; None                        ; None                      ; 2.292 ns                ;
; N/A   ; 399.04 MHz ( period = 2.506 ns )               ; counter[0] ; counter[6] ; clk        ; clk      ; None                        ; None                      ; 2.292 ns                ;
; N/A   ; 399.04 MHz ( period = 2.506 ns )               ; counter[0] ; counter[5] ; clk        ; clk      ; None                        ; None                      ; 2.292 ns                ;
; N/A   ; 399.04 MHz ( period = 2.506 ns )               ; counter[0] ; counter[4] ; clk        ; clk      ; None                        ; None                      ; 2.292 ns                ;
; N/A   ; 399.04 MHz ( period = 2.506 ns )               ; counter[0] ; counter[3] ; clk        ; clk      ; None                        ; None                      ; 2.292 ns                ;
; N/A   ; 399.04 MHz ( period = 2.506 ns )               ; counter[0] ; counter[2] ; clk        ; clk      ; None                        ; None                      ; 2.292 ns                ;
; N/A   ; 399.04 MHz ( period = 2.506 ns )               ; counter[0] ; counter[1] ; clk        ; clk      ; None                        ; None                      ; 2.292 ns                ;
; N/A   ; 399.04 MHz ( period = 2.506 ns )               ; counter[0] ; counter[0] ; clk        ; clk      ; None                        ; None                      ; 2.292 ns                ;
; N/A   ; 412.37 MHz ( period = 2.425 ns )               ; counter[1] ; counter[7] ; clk        ; clk      ; None                        ; None                      ; 2.211 ns                ;
; N/A   ; 412.37 MHz ( period = 2.425 ns )               ; counter[1] ; counter[6] ; clk        ; clk      ; None                        ; None                      ; 2.211 ns                ;
; N/A   ; 412.37 MHz ( period = 2.425 ns )               ; counter[1] ; counter[5] ; clk        ; clk      ; None                        ; None                      ; 2.211 ns                ;
; N/A   ; 412.37 MHz ( period = 2.425 ns )               ; counter[1] ; counter[4] ; clk        ; clk      ; None                        ; None                      ; 2.211 ns                ;
; N/A   ; 412.37 MHz ( period = 2.425 ns )               ; counter[1] ; counter[3] ; clk        ; clk      ; None                        ; None                      ; 2.211 ns                ;
; N/A   ; 412.37 MHz ( period = 2.425 ns )               ; counter[1] ; counter[2] ; clk        ; clk      ; None                        ; None                      ; 2.211 ns                ;
; N/A   ; 412.37 MHz ( period = 2.425 ns )               ; counter[1] ; counter[1] ; clk        ; clk      ; None                        ; None                      ; 2.211 ns                ;
; N/A   ; 412.37 MHz ( period = 2.425 ns )               ; counter[1] ; counter[0] ; clk        ; clk      ; None                        ; None                      ; 2.211 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[2] ; counter[7] ; clk        ; clk      ; None                        ; None                      ; 2.157 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[2] ; counter[6] ; clk        ; clk      ; None                        ; None                      ; 2.157 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[2] ; counter[5] ; clk        ; clk      ; None                        ; None                      ; 2.157 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[2] ; counter[4] ; clk        ; clk      ; None                        ; None                      ; 2.157 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[2] ; counter[3] ; clk        ; clk      ; None                        ; None                      ; 2.157 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[2] ; counter[2] ; clk        ; clk      ; None                        ; None                      ; 2.157 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[2] ; counter[1] ; clk        ; clk      ; None                        ; None                      ; 2.157 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[2] ; counter[0] ; clk        ; clk      ; None                        ; None                      ; 2.157 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[3] ; counter[7] ; clk        ; clk      ; None                        ; None                      ; 2.109 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[3] ; counter[6] ; clk        ; clk      ; None                        ; None                      ; 2.109 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[3] ; counter[5] ; clk        ; clk      ; None                        ; None                      ; 2.109 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[3] ; counter[4] ; clk        ; clk      ; None                        ; None                      ; 2.109 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[3] ; counter[3] ; clk        ; clk      ; None                        ; None                      ; 2.109 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[3] ; counter[2] ; clk        ; clk      ; None                        ; None                      ; 2.109 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[3] ; counter[1] ; clk        ; clk      ; None                        ; None                      ; 2.109 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[3] ; counter[0] ; clk        ; clk      ; None                        ; None                      ; 2.109 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[4] ; counter[7] ; clk        ; clk      ; None                        ; None                      ; 2.014 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[4] ; counter[6] ; clk        ; clk      ; None                        ; None                      ; 2.014 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[4] ; counter[5] ; clk        ; clk      ; None                        ; None                      ; 2.014 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[4] ; counter[4] ; clk        ; clk      ; None                        ; None                      ; 2.014 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[4] ; counter[3] ; clk        ; clk      ; None                        ; None                      ; 2.014 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[4] ; counter[2] ; clk        ; clk      ; None                        ; None                      ; 2.014 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[4] ; counter[1] ; clk        ; clk      ; None                        ; None                      ; 2.014 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[4] ; counter[0] ; clk        ; clk      ; None                        ; None                      ; 2.014 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[5] ; counter[7] ; clk        ; clk      ; None                        ; None                      ; 1.969 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[5] ; counter[6] ; clk        ; clk      ; None                        ; None                      ; 1.969 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[5] ; counter[5] ; clk        ; clk      ; None                        ; None                      ; 1.969 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[5] ; counter[4] ; clk        ; clk      ; None                        ; None                      ; 1.969 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[5] ; counter[3] ; clk        ; clk      ; None                        ; None                      ; 1.969 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[5] ; counter[2] ; clk        ; clk      ; None                        ; None                      ; 1.969 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[5] ; counter[1] ; clk        ; clk      ; None                        ; None                      ; 1.969 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[5] ; counter[0] ; clk        ; clk      ; None                        ; None                      ; 1.969 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[6] ; counter[7] ; clk        ; clk      ; None                        ; None                      ; 1.894 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[6] ; counter[6] ; clk        ; clk      ; None                        ; None                      ; 1.894 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[6] ; counter[5] ; clk        ; clk      ; None                        ; None                      ; 1.894 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[6] ; counter[4] ; clk        ; clk      ; None                        ; None                      ; 1.894 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[6] ; counter[3] ; clk        ; clk      ; None                        ; None                      ; 1.894 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[6] ; counter[2] ; clk        ; clk      ; None                        ; None                      ; 1.894 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[6] ; counter[1] ; clk        ; clk      ; None                        ; None                      ; 1.894 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[6] ; counter[0] ; clk        ; clk      ; None                        ; None                      ; 1.894 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[3] ; pwm_on     ; clk        ; clk      ; None                        ; None                      ; 1.859 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[0] ; pwm_on     ; clk        ; clk      ; None                        ; None                      ; 1.837 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[1] ; pwm_on     ; clk        ; clk      ; None                        ; None                      ; 1.781 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[2] ; pwm_on     ; clk        ; clk      ; None                        ; None                      ; 1.668 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[4] ; pwm_on     ; clk        ; clk      ; None                        ; None                      ; 1.567 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[5] ; pwm_on     ; clk        ; clk      ; None                        ; None                      ; 1.496 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[7] ; counter[7] ; clk        ; clk      ; None                        ; None                      ; 1.460 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[7] ; counter[6] ; clk        ; clk      ; None                        ; None                      ; 1.460 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[7] ; counter[5] ; clk        ; clk      ; None                        ; None                      ; 1.460 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[7] ; counter[4] ; clk        ; clk      ; None                        ; None                      ; 1.460 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[7] ; counter[3] ; clk        ; clk      ; None                        ; None                      ; 1.460 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[7] ; counter[2] ; clk        ; clk      ; None                        ; None                      ; 1.460 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[7] ; counter[1] ; clk        ; clk      ; None                        ; None                      ; 1.460 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[7] ; counter[0] ; clk        ; clk      ; None                        ; None                      ; 1.460 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[6] ; pwm_on     ; clk        ; clk      ; None                        ; None                      ; 1.425 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[7] ; pwm_on     ; clk        ; clk      ; None                        ; None                      ; 0.991 ns                ;
+-------+------------------------------------------------+------------+------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------+
; tsu                                                                 ;
+-------+--------------+------------+---------+------------+----------+
; Slack ; Required tsu ; Actual tsu ; From    ; To         ; To Clock ;
+-------+--------------+------------+---------+------------+----------+
; N/A   ; None         ; 4.867 ns   ; freq[3] ; counter[7] ; clk      ;
; N/A   ; None         ; 4.867 ns   ; freq[3] ; counter[6] ; clk      ;
; N/A   ; None         ; 4.867 ns   ; freq[3] ; counter[5] ; clk      ;
; N/A   ; None         ; 4.867 ns   ; freq[3] ; counter[4] ; clk      ;
; N/A   ; None         ; 4.867 ns   ; freq[3] ; counter[3] ; clk      ;
; N/A   ; None         ; 4.867 ns   ; freq[3] ; counter[2] ; clk      ;
; N/A   ; None         ; 4.867 ns   ; freq[3] ; counter[1] ; clk      ;
; N/A   ; None         ; 4.867 ns   ; freq[3] ; counter[0] ; clk      ;
; N/A   ; None         ; 4.636 ns   ; freq[0] ; counter[7] ; clk      ;
; N/A   ; None         ; 4.636 ns   ; freq[0] ; counter[6] ; clk      ;
; N/A   ; None         ; 4.636 ns   ; freq[0] ; counter[5] ; clk      ;
; N/A   ; None         ; 4.636 ns   ; freq[0] ; counter[4] ; clk      ;
; N/A   ; None         ; 4.636 ns   ; freq[0] ; counter[3] ; clk      ;
; N/A   ; None         ; 4.636 ns   ; freq[0] ; counter[2] ; clk      ;
; N/A   ; None         ; 4.636 ns   ; freq[0] ; counter[1] ; clk      ;
; N/A   ; None         ; 4.636 ns   ; freq[0] ; counter[0] ; clk      ;
; N/A   ; None         ; 4.552 ns   ; freq[1] ; counter[7] ; clk      ;
; N/A   ; None         ; 4.552 ns   ; freq[1] ; counter[6] ; clk      ;
; N/A   ; None         ; 4.552 ns   ; freq[1] ; counter[5] ; clk      ;
; N/A   ; None         ; 4.552 ns   ; freq[1] ; counter[4] ; clk      ;
; N/A   ; None         ; 4.552 ns   ; freq[1] ; counter[3] ; clk      ;
; N/A   ; None         ; 4.552 ns   ; freq[1] ; counter[2] ; clk      ;
; N/A   ; None         ; 4.552 ns   ; freq[1] ; counter[1] ; clk      ;
; N/A   ; None         ; 4.552 ns   ; freq[1] ; counter[0] ; clk      ;
; N/A   ; None         ; 4.491 ns   ; freq[2] ; counter[7] ; clk      ;
; N/A   ; None         ; 4.491 ns   ; freq[2] ; counter[6] ; clk      ;
; N/A   ; None         ; 4.491 ns   ; freq[2] ; counter[5] ; clk      ;
; N/A   ; None         ; 4.491 ns   ; freq[2] ; counter[4] ; clk      ;
; N/A   ; None         ; 4.491 ns   ; freq[2] ; counter[3] ; clk      ;
; N/A   ; None         ; 4.491 ns   ; freq[2] ; counter[2] ; clk      ;
; N/A   ; None         ; 4.491 ns   ; freq[2] ; counter[1] ; clk      ;
; N/A   ; None         ; 4.491 ns   ; freq[2] ; counter[0] ; clk      ;
; N/A   ; None         ; 2.054 ns   ; duty[0] ; pwm_on     ; clk      ;
; N/A   ; None         ; 2.002 ns   ; duty[6] ; pwm_on     ; clk      ;
; N/A   ; None         ; 1.865 ns   ; duty[1] ; pwm_on     ; clk      ;
; N/A   ; None         ; 1.654 ns   ; duty[7] ; pwm_on     ; clk      ;
; N/A   ; None         ; 1.614 ns   ; duty[2] ; pwm_on     ; clk      ;
; N/A   ; None         ; 1.563 ns   ; freq[7] ; counter[7] ; clk      ;
; N/A   ; None         ; 1.563 ns   ; freq[7] ; counter[6] ; clk      ;
; N/A   ; None         ; 1.563 ns   ; freq[7] ; counter[5] ; clk      ;
; N/A   ; None         ; 1.563 ns   ; freq[7] ; counter[4] ; clk      ;
; N/A   ; None         ; 1.563 ns   ; freq[7] ; counter[3] ; clk      ;
; N/A   ; None         ; 1.563 ns   ; freq[7] ; counter[2] ; clk      ;
; N/A   ; None         ; 1.563 ns   ; freq[7] ; counter[1] ; clk      ;
; N/A   ; None         ; 1.563 ns   ; freq[7] ; counter[0] ; clk      ;
; N/A   ; None         ; 1.468 ns   ; duty[5] ; pwm_on     ; clk      ;
; N/A   ; None         ; 1.343 ns   ; duty[3] ; pwm_on     ; clk      ;
; N/A   ; None         ; 1.238 ns   ; duty[4] ; pwm_on     ; clk      ;
; N/A   ; None         ; 0.992 ns   ; freq[4] ; counter[7] ; clk      ;
; N/A   ; None         ; 0.992 ns   ; freq[4] ; counter[6] ; clk      ;
; N/A   ; None         ; 0.992 ns   ; freq[4] ; counter[5] ; clk      ;
; N/A   ; None         ; 0.992 ns   ; freq[4] ; counter[4] ; clk      ;
; N/A   ; None         ; 0.992 ns   ; freq[4] ; counter[3] ; clk      ;
; N/A   ; None         ; 0.992 ns   ; freq[4] ; counter[2] ; clk      ;
; N/A   ; None         ; 0.992 ns   ; freq[4] ; counter[1] ; clk      ;
; N/A   ; None         ; 0.992 ns   ; freq[4] ; counter[0] ; clk      ;
; N/A   ; None         ; 0.886 ns   ; freq[5] ; counter[7] ; clk      ;
; N/A   ; None         ; 0.886 ns   ; freq[5] ; counter[6] ; clk      ;
; N/A   ; None         ; 0.886 ns   ; freq[5] ; counter[5] ; clk      ;
; N/A   ; None         ; 0.886 ns   ; freq[5] ; counter[4] ; clk      ;
; N/A   ; None         ; 0.886 ns   ; freq[5] ; counter[3] ; clk      ;
; N/A   ; None         ; 0.886 ns   ; freq[5] ; counter[2] ; clk      ;
; N/A   ; None         ; 0.886 ns   ; freq[5] ; counter[1] ; clk      ;
; N/A   ; None         ; 0.886 ns   ; freq[5] ; counter[0] ; clk      ;
; N/A   ; None         ; 0.830 ns   ; freq[6] ; counter[7] ; clk      ;
; N/A   ; None         ; 0.830 ns   ; freq[6] ; counter[6] ; clk      ;
; N/A   ; None         ; 0.830 ns   ; freq[6] ; counter[5] ; clk      ;
; N/A   ; None         ; 0.830 ns   ; freq[6] ; counter[4] ; clk      ;
; N/A   ; None         ; 0.830 ns   ; freq[6] ; counter[3] ; clk      ;
; N/A   ; None         ; 0.830 ns   ; freq[6] ; counter[2] ; clk      ;
; N/A   ; None         ; 0.830 ns   ; freq[6] ; counter[1] ; clk      ;
; N/A   ; None         ; 0.830 ns   ; freq[6] ; counter[0] ; clk      ;
+-------+--------------+------------+---------+------------+----------+


+-------------------------------------------------------------------+
; tco                                                               ;
+-------+--------------+------------+--------+---------+------------+
; Slack ; Required tco ; Actual tco ; From   ; To      ; From Clock ;
+-------+--------------+------------+--------+---------+------------+
; N/A   ; None         ; 10.223 ns  ; pwm_on ; pwm_out ; clk        ;
+-------+--------------+------------+--------+---------+------------+


+---------------------------------------------------------------------------+
; th                                                                        ;
+---------------+-------------+-----------+---------+------------+----------+
; Minimum Slack ; Required th ; Actual th ; From    ; To         ; To Clock ;
+---------------+-------------+-----------+---------+------------+----------+
; N/A           ; None        ; -0.600 ns ; freq[6] ; counter[7] ; clk      ;
; N/A           ; None        ; -0.600 ns ; freq[6] ; counter[6] ; clk      ;
; N/A           ; None        ; -0.600 ns ; freq[6] ; counter[5] ; clk      ;
; N/A           ; None        ; -0.600 ns ; freq[6] ; counter[4] ; clk      ;
; N/A           ; None        ; -0.600 ns ; freq[6] ; counter[3] ; clk      ;
; N/A           ; None        ; -0.600 ns ; freq[6] ; counter[2] ; clk      ;
; N/A           ; None        ; -0.600 ns ; freq[6] ; counter[1] ; clk      ;
; N/A           ; None        ; -0.600 ns ; freq[6] ; counter[0] ; clk      ;
; N/A           ; None        ; -0.656 ns ; freq[5] ; counter[7] ; clk      ;
; N/A           ; None        ; -0.656 ns ; freq[5] ; counter[6] ; clk      ;
; N/A           ; None        ; -0.656 ns ; freq[5] ; counter[5] ; clk      ;
; N/A           ; None        ; -0.656 ns ; freq[5] ; counter[4] ; clk      ;
; N/A           ; None        ; -0.656 ns ; freq[5] ; counter[3] ; clk      ;
; N/A           ; None        ; -0.656 ns ; freq[5] ; counter[2] ; clk      ;
; N/A           ; None        ; -0.656 ns ; freq[5] ; counter[1] ; clk      ;
; N/A           ; None        ; -0.656 ns ; freq[5] ; counter[0] ; clk      ;
; N/A           ; None        ; -0.762 ns ; freq[4] ; counter[7] ; clk      ;
; N/A           ; None        ; -0.762 ns ; freq[4] ; counter[6] ; clk      ;
; N/A           ; None        ; -0.762 ns ; freq[4] ; counter[5] ; clk      ;
; N/A           ; None        ; -0.762 ns ; freq[4] ; counter[4] ; clk      ;
; N/A           ; None        ; -0.762 ns ; freq[4] ; counter[3] ; clk      ;
; N/A           ; None        ; -0.762 ns ; freq[4] ; counter[2] ; clk      ;
; N/A           ; None        ; -0.762 ns ; freq[4] ; counter[1] ; clk      ;
; N/A           ; None        ; -0.762 ns ; freq[4] ; counter[0] ; clk      ;
; N/A           ; None        ; -1.008 ns ; duty[4] ; pwm_on     ; clk      ;
; N/A           ; None        ; -1.113 ns ; duty[3] ; pwm_on     ; clk      ;
; N/A           ; None        ; -1.238 ns ; duty[5] ; pwm_on     ; clk      ;
; N/A           ; None        ; -1.333 ns ; freq[7] ; counter[7] ; clk      ;
; N/A           ; None        ; -1.333 ns ; freq[7] ; counter[6] ; clk      ;
; N/A           ; None        ; -1.333 ns ; freq[7] ; counter[5] ; clk      ;
; N/A           ; None        ; -1.333 ns ; freq[7] ; counter[4] ; clk      ;
; N/A           ; None        ; -1.333 ns ; freq[7] ; counter[3] ; clk      ;
; N/A           ; None        ; -1.333 ns ; freq[7] ; counter[2] ; clk      ;
; N/A           ; None        ; -1.333 ns ; freq[7] ; counter[1] ; clk      ;
; N/A           ; None        ; -1.333 ns ; freq[7] ; counter[0] ; clk      ;
; N/A           ; None        ; -1.384 ns ; duty[2] ; pwm_on     ; clk      ;
; N/A           ; None        ; -1.424 ns ; duty[7] ; pwm_on     ; clk      ;
; N/A           ; None        ; -1.635 ns ; duty[1] ; pwm_on     ; clk      ;
; N/A           ; None        ; -1.772 ns ; duty[6] ; pwm_on     ; clk      ;
; N/A           ; None        ; -1.824 ns ; duty[0] ; pwm_on     ; clk      ;
; N/A           ; None        ; -4.261 ns ; freq[2] ; counter[7] ; clk      ;
; N/A           ; None        ; -4.261 ns ; freq[2] ; counter[6] ; clk      ;
; N/A           ; None        ; -4.261 ns ; freq[2] ; counter[5] ; clk      ;
; N/A           ; None        ; -4.261 ns ; freq[2] ; counter[4] ; clk      ;
; N/A           ; None        ; -4.261 ns ; freq[2] ; counter[3] ; clk      ;
; N/A           ; None        ; -4.261 ns ; freq[2] ; counter[2] ; clk      ;
; N/A           ; None        ; -4.261 ns ; freq[2] ; counter[1] ; clk      ;
; N/A           ; None        ; -4.261 ns ; freq[2] ; counter[0] ; clk      ;
; N/A           ; None        ; -4.322 ns ; freq[1] ; counter[7] ; clk      ;
; N/A           ; None        ; -4.322 ns ; freq[1] ; counter[6] ; clk      ;
; N/A           ; None        ; -4.322 ns ; freq[1] ; counter[5] ; clk      ;
; N/A           ; None        ; -4.322 ns ; freq[1] ; counter[4] ; clk      ;
; N/A           ; None        ; -4.322 ns ; freq[1] ; counter[3] ; clk      ;
; N/A           ; None        ; -4.322 ns ; freq[1] ; counter[2] ; clk      ;
; N/A           ; None        ; -4.322 ns ; freq[1] ; counter[1] ; clk      ;
; N/A           ; None        ; -4.322 ns ; freq[1] ; counter[0] ; clk      ;
; N/A           ; None        ; -4.406 ns ; freq[0] ; counter[7] ; clk      ;
; N/A           ; None        ; -4.406 ns ; freq[0] ; counter[6] ; clk      ;
; N/A           ; None        ; -4.406 ns ; freq[0] ; counter[5] ; clk      ;
; N/A           ; None        ; -4.406 ns ; freq[0] ; counter[4] ; clk      ;
; N/A           ; None        ; -4.406 ns ; freq[0] ; counter[3] ; clk      ;
; N/A           ; None        ; -4.406 ns ; freq[0] ; counter[2] ; clk      ;
; N/A           ; None        ; -4.406 ns ; freq[0] ; counter[1] ; clk      ;
; N/A           ; None        ; -4.406 ns ; freq[0] ; counter[0] ; clk      ;
; N/A           ; None        ; -4.637 ns ; freq[3] ; counter[7] ; clk      ;
; N/A           ; None        ; -4.637 ns ; freq[3] ; counter[6] ; clk      ;
; N/A           ; None        ; -4.637 ns ; freq[3] ; counter[5] ; clk      ;
; N/A           ; None        ; -4.637 ns ; freq[3] ; counter[4] ; clk      ;
; N/A           ; None        ; -4.637 ns ; freq[3] ; counter[3] ; clk      ;
; N/A           ; None        ; -4.637 ns ; freq[3] ; counter[2] ; clk      ;
; N/A           ; None        ; -4.637 ns ; freq[3] ; counter[1] ; clk      ;
; N/A           ; None        ; -4.637 ns ; freq[3] ; counter[0] ; clk      ;
+---------------+-------------+-----------+---------+------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Sep 25 08:13:14 2020
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off PWM -c PWM --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" has Internal fmax of 399.04 MHz between source register "counter[0]" and destination register "counter[7]" (period= 2.506 ns)
    Info: + Longest register to register delay is 2.292 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y12_N1; Fanout = 4; REG Node = 'counter[0]'
        Info: 2: + IC(0.331 ns) + CELL(0.393 ns) = 0.724 ns; Loc. = LCCOMB_X1_Y12_N16; Fanout = 1; COMB Node = 'LessThan0~1'
        Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.795 ns; Loc. = LCCOMB_X1_Y12_N18; Fanout = 1; COMB Node = 'LessThan0~3'
        Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.866 ns; Loc. = LCCOMB_X1_Y12_N20; Fanout = 1; COMB Node = 'LessThan0~5'
        Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 0.937 ns; Loc. = LCCOMB_X1_Y12_N22; Fanout = 1; COMB Node = 'LessThan0~7'
        Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.008 ns; Loc. = LCCOMB_X1_Y12_N24; Fanout = 1; COMB Node = 'LessThan0~9'
        Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.079 ns; Loc. = LCCOMB_X1_Y12_N26; Fanout = 1; COMB Node = 'LessThan0~11'
        Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.150 ns; Loc. = LCCOMB_X1_Y12_N28; Fanout = 1; COMB Node = 'LessThan0~13'
        Info: 9: + IC(0.000 ns) + CELL(0.410 ns) = 1.560 ns; Loc. = LCCOMB_X1_Y12_N30; Fanout = 8; COMB Node = 'LessThan0~14'
        Info: 10: + IC(0.222 ns) + CELL(0.510 ns) = 2.292 ns; Loc. = LCFF_X1_Y12_N15; Fanout = 3; REG Node = 'counter[7]'
        Info: Total cell delay = 1.739 ns ( 75.87 % )
        Info: Total interconnect delay = 0.553 ns ( 24.13 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "clk" to destination register is 2.655 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clk'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 9; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(1.001 ns) + CELL(0.537 ns) = 2.655 ns; Loc. = LCFF_X1_Y12_N15; Fanout = 3; REG Node = 'counter[7]'
            Info: Total cell delay = 1.536 ns ( 57.85 % )
            Info: Total interconnect delay = 1.119 ns ( 42.15 % )
        Info: - Longest clock path from clock "clk" to source register is 2.655 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clk'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 9; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(1.001 ns) + CELL(0.537 ns) = 2.655 ns; Loc. = LCFF_X1_Y12_N1; Fanout = 4; REG Node = 'counter[0]'
            Info: Total cell delay = 1.536 ns ( 57.85 % )
            Info: Total interconnect delay = 1.119 ns ( 42.15 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "counter[7]" (data pin = "freq[3]", clock pin = "clk") is 4.867 ns
    Info: + Longest pin to register delay is 7.558 ns
        Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_T7; Fanout = 1; PIN Node = 'freq[3]'
        Info: 2: + IC(4.978 ns) + CELL(0.393 ns) = 6.203 ns; Loc. = LCCOMB_X1_Y12_N22; Fanout = 1; COMB Node = 'LessThan0~7'
        Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 6.274 ns; Loc. = LCCOMB_X1_Y12_N24; Fanout = 1; COMB Node = 'LessThan0~9'
        Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 6.345 ns; Loc. = LCCOMB_X1_Y12_N26; Fanout = 1; COMB Node = 'LessThan0~11'
        Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 6.416 ns; Loc. = LCCOMB_X1_Y12_N28; Fanout = 1; COMB Node = 'LessThan0~13'
        Info: 6: + IC(0.000 ns) + CELL(0.410 ns) = 6.826 ns; Loc. = LCCOMB_X1_Y12_N30; Fanout = 8; COMB Node = 'LessThan0~14'
        Info: 7: + IC(0.222 ns) + CELL(0.510 ns) = 7.558 ns; Loc. = LCFF_X1_Y12_N15; Fanout = 3; REG Node = 'counter[7]'
        Info: Total cell delay = 2.358 ns ( 31.20 % )
        Info: Total interconnect delay = 5.200 ns ( 68.80 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.655 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 9; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.001 ns) + CELL(0.537 ns) = 2.655 ns; Loc. = LCFF_X1_Y12_N15; Fanout = 3; REG Node = 'counter[7]'
        Info: Total cell delay = 1.536 ns ( 57.85 % )
        Info: Total interconnect delay = 1.119 ns ( 42.15 % )
Info: tco from clock "clk" to destination pin "pwm_out" through register "pwm_on" is 10.223 ns
    Info: + Longest clock path from clock "clk" to source register is 2.659 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 9; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.005 ns) + CELL(0.537 ns) = 2.659 ns; Loc. = LCFF_X2_Y12_N15; Fanout = 1; REG Node = 'pwm_on'
        Info: Total cell delay = 1.536 ns ( 57.77 % )
        Info: Total interconnect delay = 1.123 ns ( 42.23 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 7.314 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y12_N15; Fanout = 1; REG Node = 'pwm_on'
        Info: 2: + IC(4.652 ns) + CELL(2.662 ns) = 7.314 ns; Loc. = PIN_D25; Fanout = 0; PIN Node = 'pwm_out'
        Info: Total cell delay = 2.662 ns ( 36.40 % )
        Info: Total interconnect delay = 4.652 ns ( 63.60 % )
Info: th for register "counter[7]" (data pin = "freq[6]", clock pin = "clk") is -0.600 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.655 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 9; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.001 ns) + CELL(0.537 ns) = 2.655 ns; Loc. = LCFF_X1_Y12_N15; Fanout = 3; REG Node = 'counter[7]'
        Info: Total cell delay = 1.536 ns ( 57.85 % )
        Info: Total interconnect delay = 1.119 ns ( 42.15 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 3.521 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N1; Fanout = 1; PIN Node = 'freq[6]'
        Info: 2: + IC(0.987 ns) + CELL(0.393 ns) = 2.379 ns; Loc. = LCCOMB_X1_Y12_N28; Fanout = 1; COMB Node = 'LessThan0~13'
        Info: 3: + IC(0.000 ns) + CELL(0.410 ns) = 2.789 ns; Loc. = LCCOMB_X1_Y12_N30; Fanout = 8; COMB Node = 'LessThan0~14'
        Info: 4: + IC(0.222 ns) + CELL(0.510 ns) = 3.521 ns; Loc. = LCFF_X1_Y12_N15; Fanout = 3; REG Node = 'counter[7]'
        Info: Total cell delay = 2.312 ns ( 65.66 % )
        Info: Total interconnect delay = 1.209 ns ( 34.34 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 173 megabytes
    Info: Processing ended: Fri Sep 25 08:13:14 2020
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


