$date
	Sun Feb 18 18:22:22 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module test_hamming_coder $end
$var wire 7 ! b [6:0] $end
$var reg 4 " a [3:0] $end
$scope module hamming $end
$var wire 4 # in [3:0] $end
$var wire 7 $ out [6:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b101010 $
b1010 #
b1010 "
b101010 !
$end
#5
b11011 !
b11011 $
b1011 "
b1011 #
#10
