Checking license file </opt/Conpro2/license/license.dat> for host with hostid=<840fd9a4> and feature <CONPRO2>...
Global block constraints:
  <default>
  >> Expression type: flat
  >> ALU data width threshold: 8
  >> Temporary register: shared
  Include paths: 
    Source:  /home/sbosse/proj/conpro2/test/mult/src/cp
    Source:  /home/sbosse/proj/conpro2/test/mult/src/vhdl
    Source:  /opt/Conpro2/incl
    Library: /opt/Conpro2/lib
TDI: Opening tools file <tools>...
  Searching tools file <tools.def>...
  Opening tools file </opt/Conpro2/toolset/tools.def>...
  Opening tool library file </opt/Conpro2/toolset/generic.lib>...
  Info [file <tools.def>, line 7]: Added synthesis tool defintion <generic>, version 1.06.
  Opening tool library file </opt/Conpro2/toolset/xilinx6.lib>...
  Info [file <tools.def>, line 27]: Added synthesis tool defintion <xilinx6>, version 1.06.
  Opening tool library file </opt/Conpro2/toolset/xilinx9.lib>...
  Info [file <tools.def>, line 173]: Added synthesis tool defintion <xilinx9>, version 1.06.
  Opening tool library file </opt/Conpro2/toolset/alliance.lib>...
  Info [file <tools.def>, line 319]: Added synthesis tool defintion <alliance>, version 1.06.
  Opening tool library file </opt/Conpro2/toolset/leonardo.lib>...
  Info [file <tools.def>, line 342]: Added synthesis tool defintion <leonardo>, version 1.06.
  Opening tool library file </opt/Conpro2/toolset/actel.lib>...
  Info [file <tools.def>, line 366]: Added synthesis tool defintion <actel>, version 1.06.
  Opening tool library file </opt/Conpro2/toolset/synplicity89.lib>...
  Info [file <tools.def>, line 389]: Added synthesis tool defintion <synplicity89>, version 1.06.
  Opening tool library file </opt/Conpro2/toolset/synplicity89_xilinx6.lib>...
  Info [file <tools.def>, line 412]: Added synthesis tool defintion <synplicity89_xilinx6>, version 1.06.
TDI: Opening tool <leonardo>...
  Searching tool file <leonardo.tool>...
  Opening tool file </opt/Conpro2/toolset/leonardo.tool>...
Searching Conpro file <m.cp>...
Opening file <m.cp>...
Compiling module <m>...
  Searching toplevel objects and expanding toplevel loops and evaluating conditionals...
    Added module <Core>.
    Added module <Process>.
  Analyzing function blocks...
  Analyzing processes...
    Info [file <m.cp>, line 7]: Analyzing process <p1>...
      Analyzing process <p1>...
    Info [file <m.cp>, line 16]: Analyzing process <main>...
      Analyzing process <main>...
  Performing program graph transformations and optimization for module <M>...
    in process <p1>...
      Performing program transformations for process <p1>...
      Resolving object dependencies for process <p1>...
    in process <main>...
      Performing program transformations for process <main>...
      Resolving object dependencies for process <main>...
  Resolving object dependencies for process <MOD_M>...
  Found 8 primary toplevel symbols.
  Found 2 processes.
  Found 0 shared function blocks.
Synthesizing main module <M>...
  Optimizing and pre-scheduling, pass 1...
    Reference Stack Scheduler: Performing expression expansions...
      in process <M.p1>
        Removed 0 instructions(s).
      in process <M.main>
        Removed 0 instructions(s).
    Optimizer: removing dead objects and instructions...
      [M.MOD_M]: Removing Register <M.PRO_p1_EXCEPTION> with 0 reader(s) and 0 writer(s).
      ... in process <main> ...
      ... in process <p1> ...
      [M.MOD_M]: Removing Register <M.PRO_main_EXCEPTION> with 0 reader(s) and 0 writer(s).
      Removed 2 object(s).
    Optimizer: folding constants in expressions...
      in process <M.p1>
        Removed 0 operand(s).
      in process <M.main>
        Removed 0 operand(s).
    ... Progress of pass 1: 2.
  Optimizing and pre-scheduling, pass 2...
    Reference Stack Scheduler: Performing expression expansions...
      in process <M.p1>
        Removed 0 instructions(s).
      in process <M.main>
        Removed 0 instructions(s).
    Optimizer: removing dead objects and instructions...
      ... in process <main> ...
      ... in process <p1> ...
      Removed 0 object(s).
    Optimizer: folding constants in expressions...
      in process <M.p1>
        Removed 0 operand(s).
      in process <M.main>
        Removed 0 operand(s).
    ... Progress of pass 2: 0.
  Resolving object guards...
    Found 0 guard(s).
  Resolving RAM blocks...
    Found 0 RAM block(s).
    Performing post-analysis transformations for process <p1>...
    Performing post-analysis transformations for process <main>...
  Synthesizing process instructions...
    in process <M.p1>...
      Compacting MicroCode instructions...
      Resolving boolean expressions for process <p1>...
      Binding MicroCode instructions...
      Extracting ALU for process <p1>...
      Post type alignment of expressions for process <p1>...
        0 object references aligned.
      Expression Scheduler: Performing ASAP time constrained scheduling for process <p1>...
        Scheduled 0 expression(s), expanded 0 time step(s).
      Resolving temporary registers for process <p1>...
        Created 0 register(s):
      Block Scheduler: Exploring concurrency in basic blocks for process <p1>...
        Parititioning major blocks...
        Parititioning minor blocks...
        Merging unconditional jumps...
        Found 1 major (0 splitted, CDF=0,0,1) and 1 minor block(s) with 2 jump(s).
        Created 0 bounded block(s).
      Translating MicroCode to RTL in process <p1>...
        8 states created.
      Calculating block frame time estimations for process <p1>...
    in process <M.main>...
      Compacting MicroCode instructions...
      Resolving boolean expressions for process <main>...
      Binding MicroCode instructions...
      Extracting ALU for process <main>...
      Post type alignment of expressions for process <main>...
        0 object references aligned.
      Expression Scheduler: Performing ASAP time constrained scheduling for process <main>...
        Scheduled 0 expression(s), expanded 0 time step(s).
      Resolving temporary registers for process <main>...
        Created 0 register(s):
      Block Scheduler: Exploring concurrency in basic blocks for process <main>...
        Parititioning major blocks...
        Parititioning minor blocks...
        Merging unconditional jumps...
        Found 1 major (0 splitted, CDF=0,0,1) and 1 minor block(s) with 0 jump(s).
        Created 0 bounded block(s).
      Translating MicroCode to RTL in process <main>...
        3 states created.
      Calculating block frame time estimations for process <main>...
  Creating entity <m_p1>...
    Emitting state list for process <p1>...
    Emitting state machine for process <p1>...
    Port width: 20 bits
  Creating entity <m_main>...
    Emitting state list for process <main>...
    Emitting state machine for process <main>...
    Port width: 5 bits
    Creating global register <x> [DT_int 8, scheduler=PRIOstat #rd=1 #wr=1]...
  Emitting MicroCode for module M...
  Emitting object file for module M...
  Emitting MicroCode for process p1...
  Emitting MicroCode for process main...
  UCI <ucode.uci_out.p1>: emitting MicroCode for process <p1>.
  UCI <ucode.uci_out.main>: emitting MicroCode for process <main>.
Info : Emitting block frame informations in file <m.ft>...
TDI [Tool leonardo.root]#new_obj: creating object <m>...
TDI [Tool leonardo.m]#compile_all: Initializing tool ...
  TDI [Tool leonardo.m]: found #version 2.05...
  TDI [Tool leonardo.m]: compiling #parameter section...
    TDI [Tool leonardo.m]: Parameter <encoding> not found. Using default value.
    TDI [Tool leonardo.m]: Parameter <simu_period> not found. Using default value.
    TDI [Tool leonardo.m]: Parameter <simu_res> not found. Using default value.
    TDI [Tool leonardo.m]: Parameter <clock_edge> not found. Using default value.
    TDI [Tool leonardo.m]: Parameter <clock_edge> not found. Using default value.
    TDI [Tool leonardo.m]: Parameter <reset_state> not found. Using default value.
    TDI [Tool leonardo.m]: Parameter <reset_state> not found. Using default value.
  TDI [Tool leonardo.m]: compiling #parameter section...
  TDI [Tool leonardo.m]: compiling function <check>...
  TDI [Tool leonardo.m]: compiling function <init>...
  TDI [Tool leonardo.m]: compiling function <finish>...
  TDI [Tool leonardo.m]: compiling function <do_patc>...
    TDI [Tool leonardo.m]: Parameter <simu_period> not found. Using default value.
    TDI [Tool leonardo.m]: Parameter <simu_res> not found. Using default value.
    TDI [Tool leonardo.m]: Parameter <clock_edge> not found. Using default value.
    TDI [Tool leonardo.m]: Parameter <reset_state> not found. Using default value.
  TDI [Tool leonardo.m]: compiling function <do_scram>...
  TDI [Tool leonardo.m]: compiling function <do_synth>...
    TDI [Tool leonardo.m]: Parameter <encoding> not found. Using default value.
  TDI [Tool leonardo.m]: compiling function <do_vst>...
  TDI [Tool leonardo.m]: compiling function <do_pat>...
  TDI [Tool leonardo.m]: compiling function <do_asimut>...
  TDI [Tool leonardo.m]: compiling function <do_xpat>...
  TDI [Tool leonardo.m]: compiling target <init>...
  TDI [Tool leonardo.m]: compiling target <vhdl>...
  TDI [Tool leonardo.m]: compiling target <synth>...
  TDI [Tool leonardo.m]: compiling target <simu>...
  TDI [Tool leonardo.m]: compiling target <xpat>...
  TDI [Tool leonardo.m]: compiling target <patc>...
TDI [Tool leonardo.m]#compiler_all: Compiling tool ...
  TDI [Tool leonardo.m]#emit: Creating build script <m.leonardo.tool.sh>...
    TDI [Tool leonardo.m]: Environment is:
      PWD=[$],
      TOP=[$proj],
      VHD2=[$],
      LOG=[($TOP) + (".log")],
      SRCDIR=["."],
      SCRAM=[$],
      clock=["10000000"],
      vhdl=[|"m",
             "m_p1",
             "m_main",
             "conpro"|],
      LEONARDO_TOP=[$],
      MBK_CATA_LIB=[$],
      CLOCK_EDGE_NEG=[$],
      CLOCK_EDGE=[get_opt()],
      VHDL=[|$|],
      SXLIB_COMP=[$],
      CELLS=[$],
      DUP=["tee"],
      RESET_STATE=[get_opt()],
      LIBRARY=["sxlib"],
      SIM_CYCLES=[get_opt()],
      period=["100"],
      PATH=[$],
      ENCODING=[get_opt()],
      DESIGN=[$proj],
      port=[|"x_RD:out:std_logic_vector:7 downto 0",
             "CLK:in:std_logic",
             "RESET:in:std_logic"|],
      ALLIANCE_TOP=[$],
      RESET_STATE_NEG=[$],
      EXEMPLAR=[$],
      SPECTRUM=[$],
      proj=["m"],
      res=[$],
      OBJDIR=["obj"],
      BIN=[$],
      SIM_PERIOD=[get_opt()],
      SIM_RES=[get_opt()],
      simu_cycles=["50"]
Total CPU time consumed: 0.7 seconds.
Total time elapsed: 0.0 seconds.
  
  +------------------------ SYNTHESIS RESULT SUMMARY -------------------------+
  +---------------------------------------------------------------------------+
  | DESCRIPTION                                  VALUE                        |
  +---------------------------------------------------------------------------+
  | arithmetic unit                              3                            |
  |  -> adder                                    (1)                          |
  |  -> comparator                               (1)                          |
  |  -> multiplier                               (1)                          |
  | process                                      2                            |
  | process.main                                                              |
  |  -> port-width [bit]                         5                            |
  |  -> states                                   3                            |
  | process.p1                                                                |
  |  -> port-width [bit]                         20                           |
  |  -> register                                 2                            |
  |  -> states                                   8                            |
  | register-local                               2                            |
  |  -> signed(4 downto 0)                       (1)                          |
  |  -> signed(7 downto 0)                       (1)                          |
  | register-shared                              1                            |
  |  -> signed(7 downto 0)                       (1)                          |
  | synthesis time [sec]                                                      |
  +---------------------------------------------------------------------------+
  
[/export/home/leonardo/bin/spectrum -f m.tcl]
/export/home/leonardo/bin/SunOS5/spectrum -f m.tcl 
-------------------------------------------------
LeonardoSpectrum Level 3 - 2005b.24 (Release Production Release, compiled Nov 10 2005 at 16:45:57)
Copyright 1990-2005 Mentor Graphics.  All rights reserved.
Portions copyright 1991-2005 Compuware Corporation

Checking Security ...
Info, Working Directory is now '/home/sbosse/proj/conpro2/test/mult/out/obj'
Info: setting bubble_tristates to FALSE
Info: setting encoding to binary
Reading library file `/export/home/leonardo/lib/sxlib.syn`...
Delays assume: Process=typical Temp= 70.0 C  Voltage=3.00 V  
-- Reading file /export/home/leonardo/data/standard.vhd for unit standard
-- Loading package standard into library std
-- Reading vhdl file /home/sbosse/proj/conpro2/test/mult/out/obj/../conpro.vhdl into library work
-- Reading file /export/home/leonardo/data/std_1164.vhd for unit std_logic_1164
-- Loading package std_logic_1164 into library IEEE
-- Searching for SYNOPSYS package std_logic_arith..
-- Reading file /export/home/leonardo/data/syn_arit.vhd for unit std_logic_arith
-- Loading package std_logic_arith into library IEEE
-- Searching for SYNOPSYS package std_logic_unsigned..
-- Reading file /export/home/leonardo/data/syn_unsi.vhd for unit std_logic_unsigned
-- Loading package STD_LOGIC_UNSIGNED into library IEEE
-- Reading file /export/home/leonardo/data/numeric_std.vhd for unit numeric_std
-- Loading package NUMERIC_STD into library IEEE
-- Loading package ConPRO into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/mult/out/obj/../m_main.vhdl into library work
-- Loading entity m_main into library work
"/home/sbosse/proj/conpro2/test/mult/out/obj/../m_main.vhdl",line 33: Info, Enumerated type pro_states with 3 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[1-0]
================================
   S_main_start  00
       S_i1_fun  -1
     S_main_end  10

-- Loading architecture main of m_main into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/mult/out/obj/../m_p1.vhdl into library work
-- Loading entity m_p1 into library work
"/home/sbosse/proj/conpro2/test/mult/out/obj/../m_p1.vhdl",line 36: Info, Enumerated type pro_states with 8 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[2-0]
================================
     S_p1_start  000
    S_i1_assign  001
  S_i2_for_loop  010
S_i2_for_loop_cond  011
    S_i3_assign  100
S_i2_for_loop_incr  101
    S_i4_assign  110
       S_p1_end  111

-- Loading architecture main of m_p1 into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/mult/out/obj/../m.vhdl into library work
-- Loading entity MOD_m into library work
-- Loading architecture main of MOD_m into library work
"/home/sbosse/proj/conpro2/test/mult/out/obj/../m.vhdl",line 57: Warning, signal PRO_main_END is never used.
"/home/sbosse/proj/conpro2/test/mult/out/obj/../m.vhdl",line 59: Warning, signal PRO_p1_END is never used.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/mult/out/obj/../conpro.vhdl into library work
-- Loading package ConPRO into library work
"/home/sbosse/proj/conpro2/test/mult/out/obj/../conpro.vhdl",line 23: Warning, replacing ConPRO in HDL library work.
"/home/sbosse/proj/conpro2/test/mult/out/obj/../conpro.vhdl",line 53: Warning, replacing package body ConPRO.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/mult/out/obj/../m_main.vhdl into library work
-- Loading entity m_main into library work
"/home/sbosse/proj/conpro2/test/mult/out/obj/../m_main.vhdl",line 18: Warning, replacing m_main in HDL library work.
"/home/sbosse/proj/conpro2/test/mult/out/obj/../m_main.vhdl",line 33: Info, Enumerated type pro_states with 3 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[1-0]
================================
   S_main_start  00
       S_i1_fun  -1
     S_main_end  10

-- Loading architecture main of m_main into library work
"/home/sbosse/proj/conpro2/test/mult/out/obj/../m_main.vhdl",line 29: Warning, replacing main of entity m_main.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/mult/out/obj/../m_p1.vhdl into library work
-- Loading entity m_p1 into library work
"/home/sbosse/proj/conpro2/test/mult/out/obj/../m_p1.vhdl",line 18: Warning, replacing m_p1 in HDL library work.
"/home/sbosse/proj/conpro2/test/mult/out/obj/../m_p1.vhdl",line 36: Info, Enumerated type pro_states with 8 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[2-0]
================================
     S_p1_start  000
    S_i1_assign  001
  S_i2_for_loop  010
S_i2_for_loop_cond  011
    S_i3_assign  100
S_i2_for_loop_incr  101
    S_i4_assign  110
       S_p1_end  111

-- Loading architecture main of m_p1 into library work
"/home/sbosse/proj/conpro2/test/mult/out/obj/../m_p1.vhdl",line 30: Warning, replacing main of entity m_p1.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/mult/out/obj/../m.vhdl into library work
-- Loading entity MOD_m into library work
"/home/sbosse/proj/conpro2/test/mult/out/obj/../m.vhdl",line 18: Warning, replacing MOD_m in HDL library work.
-- Loading architecture main of MOD_m into library work
"/home/sbosse/proj/conpro2/test/mult/out/obj/../m.vhdl",line 57: Warning, signal PRO_main_END is never used.
"/home/sbosse/proj/conpro2/test/mult/out/obj/../m.vhdl",line 59: Warning, signal PRO_p1_END is never used.
"/home/sbosse/proj/conpro2/test/mult/out/obj/../m.vhdl",line 26: Warning, replacing main of entity MOD_m.
-- Compiling root entity MOD_m(main)
-- Compiling entity m_p1(main)
"/home/sbosse/proj/conpro2/test/mult/out/obj/../m_p1.vhdl",line 46: Warning, initial value for pro_state is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/mult/out/obj/../m_p1.vhdl",line 47: Warning, initial value for pro_state_next is ignored for synthesis.
-- Compiling entity m_main(main)
"/home/sbosse/proj/conpro2/test/mult/out/obj/../m_main.vhdl",line 38: Warning, initial value for pro_state is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/mult/out/obj/../m_main.vhdl",line 39: Warning, initial value for pro_state_next is ignored for synthesis.
-- Boundary optimization.
-- Start pre-optimization for design .work.m_p1.main_unfold_1181
"/home/sbosse/proj/conpro2/test/mult/out/obj/../m_p1.vhdl", line 158:Info, Inferred counter instance 'LOOP_i_0' of type 'counter_up_sload_sclear_clock_clk_en_5'
-- Start pre-optimization for design .work.m_main.main_unfold_1377
-- Start pre-optimization for design .work.MOD_m.main
-- Start pre-optimization for design .work.m_p1.main_unfold_1181
-- Start pre-optimization for design .work.m_main.main_unfold_1377
-- Start pre-optimization for design .work.MOD_m.main
-- Optimizing netlist .work.MOD_m.main
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
Re-checking DRC after adjustments
-- Final Design Rule Check..
Using default wire table: small
-- Start timing optimization for design .work.MOD_m.main
No critical paths to optimize at this level

*******************************************************

Cell: MOD_m    View: main    Library: work

*******************************************************


 Cell          Library  References     Total Area

a2_x2          sxlib     1 x      2      2 gates
a3_x2          sxlib     1 x      2      2 gates
a4_x2          sxlib     1 x      2      2 gates
an12_x1        sxlib     2 x      2      3 gates
ao22_x2        sxlib     2 x      2      4 gates
inv_x1         sxlib    15 x      1     15 gates
inv_x2         sxlib     2 x      1      2 gates
na2_x1         sxlib     2 x      1      3 gates
na3_x1         sxlib     1 x      2      2 gates
nao22_x4       sxlib     1 x      3      3 gates
nao2o22_x1     sxlib     1 x      2      2 gates
nmx2_x1        sxlib     9 x      2     21 gates
no2_x1         sxlib     5 x      1      6 gates
no2_x4         sxlib     1 x      2      2 gates
no3_x1         sxlib     2 x      2      3 gates
no3_x4         sxlib     1 x      3      3 gates
noa22_x1       sxlib     4 x      2      8 gates
noa2a22_x1     sxlib     6 x      2     14 gates
nxr2_x1        sxlib     1 x      3      3 gates
o2_x2          sxlib     2 x      2      3 gates
oa22_x2        sxlib     1 x      2      2 gates
oa2a22_x2      sxlib     8 x      3     24 gates
oa2ao222_x2    sxlib     1 x      3      3 gates
on12_x1        sxlib     7 x      2     12 gates
sff1_x4        sxlib    23 x      6    138 gates
sff2_x4        sxlib     6 x      8     48 gates

 Number of ports :                      10
 Number of nets :                      108
 Number of instances :                 106
 Number of references to this view :     0

Total accumulated area : 
 Number of gates :                     331
 Number of accumulated instances :     106
Using default wire table: small



                        Clock Frequency Report

	Clock                : Frequency
      ------------------------------------

	CLK                  : 240.5 MHz


                        Critical Path Report

Critical path #1, (unconstrained path)
NAME                                         GATE              ARRIVAL              LOAD
----------------------------------------------------------------------------------------
clock information not specified
delay thru clock network                                       0.00 (ideal)


PRO_MAP_p1_reg_pro_state(0)/q                sff1_x4     0.00  0.67 dn             0.20
ix227/q                                      on12_x1     0.52  1.19 dn             0.07
ix235/nq                                     no3_x4      0.93  2.12 up             0.21
ix572/nq                                     no2_x1      0.81  2.93 dn             0.18
ix462/q                                      oa2a22_x2   0.64  3.57 dn             0.02
reg_REG_x(2)/i                               sff1_x4     0.00  3.57 dn             0.00
data arrival time                                              3.57


data required time                                          not specified
----------------------------------------------------------------------------------------
data required time                                          not specified
data arrival time                                              3.57
                                                            ----------
                                                         unconstrained path
----------------------------------------------------------------------------------------


AutoWrite args are : -format VHD m.vhd
-- Writing file m.vhd
