# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../DISPLAY.srcs/sources_1/imports/dados.srcs/sources_1/new/types_pkg.vhd" \
"../../../../DISPLAY.srcs/sources_1/imports/sources_1/imports/new/case_escaleras.vhd" \
"../../../../DISPLAY.srcs/sources_1/imports/sources_1/imports/new/case_i_ns.vhd" \
"../../../../DISPLAY.srcs/sources_1/imports/sources_1/imports/new/case_tcy.vhd" \
"../../../../DISPLAY.srcs/sources_1/imports/sources_1/new/caso_fullh.vhd" \
"../../../../DISPLAY.srcs/sources_1/imports/sources_1/new/caso_magico.vhd" \
"../../../../DISPLAY.srcs/sources_1/imports/sources_1/new/caso_turnos.vhd" \
"../../../../DISPLAY.srcs/sources_1/imports/new/caso_yahtz.vhd" \
"../../../../DISPLAY.srcs/sources_1/imports/new/demux.vhd" \
"../../../../DISPLAY.srcs/sources_1/imports/sources_1/imports/new/punt_glob.vhd" \
"../../../../DISPLAY.srcs/sources_1/imports/new/punt_total.vhd" \
"../../../../DISPLAY.srcs/sim_1/new/tb_punt_glob.vhd" \

# Do not sort compile order
nosort
