# ğŸ›¸ Linux Creation
- **1980** : GNU project(free) with all OS components except kernel
- **1990** : Linux Kernel + GNU Project = Complete OS


# ğŸš¦ Exception Level

- Usage Fault may happen during Execution by Cortex M4
- Final Loc of Fault/Interrupt Handler = Base Addr(VTOR) + Index of Usage Fault in Vector Table
- Here Bootloader development does not relies on Application & Application development does not relies on Bootloader
- Default value of **VTOR** is decided by **Boot ROM**
- Generally `VTOR-->0x0` } but is not always true

 Vector Table | ğŸ” | 
--- | --- | 
Application Vector Table | VTOR-->X , Diff loc for usage fault | 
Bootloader Vector Table |  VTOR-->Y , Diff loc for usage fault |  

ğŸ You generally place the VTOR at the place where you want to execute the code. 

Like for STM32, at the start of Flash memory
![Screenshot from 2023-12-22 22-36-07](https://github.com/PranabNandy/Arm-Architecture/assets/34576104/40676b5e-4ae5-43f6-84d7-7eb2ea652716)

![Screenshot from 2023-12-22 22-36-45](https://github.com/PranabNandy/Arm-Architecture/assets/34576104/f2b294bd-f578-4cf8-9b16-e5c90d1f68b2)

ğŸŸ **ARM Core** look up vector table & read 2 words from vector table.
- PC --> sets to Reset Handler
- this PC address comes from Vector Table
- Till this point, whatever control flow the hardware has, now completed
- Now the control flow is in the hand of programmer
- All the computation / Applications run from the reset handler

Mode | ğŸ” | 
--- | --- | 
Thread Mode | It is more restricted ( PSP - Process SP ) | 
Handler Mode | High Priority ( MSP - Main SP ) | 

### ğŸ­ Reset handler would be executing in thread mode


- We can set breakpoint into reset vector --> to check the status register of ARM
- VTOR will be set to some address by Designer/ BootRom writers
- As soon as, cpu is power up. 2 words will be fetched.



### ğŸš¨ How CPU knows what to access?
- 32 bits CPU
- You can use 2^(32) combinations
- 4 GB of combinations out of 32 signals
- ğŸª‚ **CPU Designer**
  - Whenever they want to have certain signals will be manipulated by users
  - They provide an interface called Registers
![Screenshot from 2023-12-23 12-33-28](https://github.com/PranabNandy/Arm-Architecture/assets/34576104/c124df6e-e516-445a-937e-0756fccc17aa)

### ğŸŒ This example also called memory mapped IO
- Here Each interface is deciding based on the MSB value
- Memory is nothing but a signal trapped in Flip Flop
- ğŸ› **ARM** comes up with the a Memory Map
  - If you respect this memory map then system will run smoothly
  - Designer should follow this map i.e should respect this map
     
![Screenshot from 2023-12-22 22-37-12](https://github.com/PranabNandy/Arm-Architecture/assets/34576104/4c7df70a-67a9-4586-b772-78726ad5cb0e)

![Screenshot from 2023-12-22 22-37-29](https://github.com/PranabNandy/Arm-Architecture/assets/34576104/3315dab4-3fef-4e2e-8b0a-721ecf687cae)

### âŒ› Private Peripheral Bus
- **ARM RTL** would have NVIC, Systick, MPU, SCB
- **MPU** related to external device and external RAM
- SRAM = Read & Write Data Register
- ğŸ›° ARM specific Address
- ğŸš€ Vendor Specific Address (`Qualcomm, Broadcomm`)
-  **VTOR** : Vector Table Address Register

### ğŸ”¥ Handler ğŸ’§
- It is nothing but a function without any parameter & return value
- vendor will tell you which slots stands for which peripheral
- In VTOR table, size of each entry is 4B
- **31th IRQ** = `(16(fixed one)*4 + 31*4) + Base of VTOR`
![Screenshot from 2023-12-22 22-37-55](https://github.com/PranabNandy/Arm-Architecture/assets/34576104/0ed0bbae-439e-4e42-b721-a9d16a138a06)

### â›± Timers
- Timers --- generates IRQ --> NVIC --- Sends 31 th IRQ number---> CPU
- **CPU** ğŸŒª
  - CPU might execute PSP (process SP)
  - will switch to MSP (main SP)
  - Then calculate the new address of the Timer Handler
  - Then Pushes the 8 register in MSP
  - Rest of the register will be taken by Handler
 
#### Return address & LR ğŸ§¶
- Return address is usefull for function inside a function
- [ MSP | PSP ]
-  r13(SP) : one of these

### ğŸ”Š Reset Handler
- Reset loads the system to known state.
- It sets all the register and memory to a initial value
- This helps to ensure a **clean and predictable state** for the processor **to start from**
- Other exceptions, on the other hand may leave the process in an unknown state or corrupted condition
- Reset Handler sets the processor in Known state
- It executes in thead mode
![Screenshot from 2023-12-22 22-38-19](https://github.com/PranabNandy/Arm-Architecture/assets/34576104/2381a24b-e9f5-4096-849b-4c24e674fc0b)


# ğŸ‡¨ğŸ‡¦ ğŸ‡¦ğŸ‡º ğŸ‡¨ğŸ‡³ ğŸ‡®ğŸ‡³ ğŸ‡¯ğŸ‡µ

### GCC ğŸ¶
- It has its own **assembler (as)**, **linker (ld)** 
- It internally usage these tools
- ğŸ•¸ In application, main() is the the first function
- ğŸ•¸ In Embedded, first `start up` function calls the `main()` or any other funciton
- In abstraction, program has `.txt, .bss, .data` section in the memory
- ğŸ€ Special Note: **.S** has gone through Preprocessor and **.s** does not go through the preprocessing stage
- ğŸ‰ **.o :** relocatable object file
- ğŸ« linker : generates elf
![Screenshot from 2023-12-24 19-08-42](https://github.com/PranabNandy/Arm-Architecture/assets/34576104/f784e51c-8dd4-4b76-a5cd-8da00e09ee6b)

### startup file ğŸ¥—
- sets bss section to 0
- `.bin `= .txt, .data, `.bss`
  - `.bss`: start up program only take start addr and size during startup time, we just initialize to 0
- **`.a`** : collections of .o files
- **KEEP(*(.vector))** ğŸ«–
  - retain even if there is no reference to it in the program
- **logs of linker:** map file ğŸ§Š
  - when there is a crash in the system due to some address
  - take that address & check in map file which variable it is
![Screenshot from 2023-12-24 19-13-21](https://github.com/PranabNandy/Arm-Architecture/assets/34576104/a3ae4c6d-0493-4b46-b28e-f5e998ee042f)
![Screenshot from 2023-12-24 19-09-34](https://github.com/PranabNandy/Arm-Architecture/assets/34576104/4044130b-e422-4c0f-a8dd-3deadeba4601)
![Screenshot from 2023-12-24 19-11-52](https://github.com/PranabNandy/Arm-Architecture/assets/34576104/338ed803-39ac-4cf1-bf51-2f4653fc2ee7)

### map file ğŸ¥
- **&_stack_top** : this value is coming from .map file i.e after linking
- **vector table** : It is a collections of void pointers
```
// this is how we can add any function to a particular section
__attibute(used,.section(.text))
void foo(void){
    // some code
}
```
- **flash**: It is byte writeable â›©
  - 1 --> 0  easy
  - 0 --> 1 expensible process
```
.bss(NOLOAD)
{
// It means don't load it during loading time
// reset handler will take care of it
}
```
```
.data
{
// some code
} > ram AT >flash
```
- ğŸ§¤ Initially, `.data` variables are available in **flash**
- ğŸ”” Later in the code, when we modify it, it will copy all `.data` to **ram** & modify their value

# ğŸ‡¨ğŸ‡¦ ğŸ‡¦ğŸ‡º ğŸ‡¨ğŸ‡³ ğŸ‡®ğŸ‡³ ğŸ‡¯ğŸ‡µ

### Reset to Main() ğŸ–ğŸ–
- M-class cpu expects SP
- VTOR address is set by BootRom Program
- By SW means Intr & Code
#### What reset handler really do ? ğŸ¥Š
- There are multiple section in the device that needs to be respected
- `.text, .data, .bss`
- `.data` has some critical value that needs to be stored during power cycle. Because it initialized value of some variables
- 1. Copy data from flash of .data section to ram .data section
  2. initialize .bss section to 0.
  3. By default value of uniniliazed variable do not have value 0, depends on the SRAM configuration  

### for example app.c running on Linux ğŸª–
- Loader has its own start up code which does exactly the same
- Very minimal initialization
- Then controller hand over the main()

### Renode ğŸ“
- Emulation platform

### **.vector** is the first section ğŸ§¢
- It is the first section in the flash also
- So `VTOR` will point to the first address of the flash nothing but `.vector` section
- Here in `.vector` section the first thing present in the **Vector Table**
- ```
  void (*const vectors[])(void)=
  {
      &_stack_top,
      reset_handler
  }
  ```
- **There cpu will fetch first 2 Words** ğŸ“¯
- from `reset handler`, you will call the first function` may not be main()` ğŸ’

![Screenshot from 2023-12-24 20-32-55](https://github.com/PranabNandy/Arm-Architecture/assets/34576104/83b6b451-eb79-4316-8eaa-207aca9b1128)


