# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Final.srcs/sources_1/imports/ALU.vhd" \
"../../../../Final.srcs/sources_1/imports/control_unit.vhd" \
"../../../../Final.srcs/sources_1/new/main.vhd" \
"../../../../Final.srcs/sim_1/new/main_tb.vhd" \

# Do not sort compile order
nosort
