//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-33492891
// Cuda compilation tools, release 12.3, V12.3.103
// Based on NVVM 7.0.1
//

.version 8.3
.target sm_60
.address_size 64

	// .globl	dbc_energy_kernel_cuda_kernel_forward
.global .align 4 .b8 pnanovdb_grid_type_value_strides_bits[76] = {0, 0, 0, 0, 32, 0, 0, 0, 64, 0, 0, 0, 16, 0, 0, 0, 32, 0, 0, 0, 64, 0, 0, 0, 96, 0, 0, 0, 192, 0, 0, 0, 0, 0, 0, 0, 16, 0, 0, 0, 32, 0, 0, 0, 1, 0, 0, 0, 32, 0, 0, 0, 4, 0, 0, 0, 8, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 128, 0, 0, 0, 0, 1};
.global .align 4 .b8 pnanovdb_grid_type_table_strides_bits[76] = {64, 0, 0, 0, 64, 0, 0, 0, 64, 0, 0, 0, 64, 0, 0, 0, 64, 0, 0, 0, 64, 0, 0, 0, 128, 0, 0, 0, 192, 0, 0, 0, 64, 0, 0, 0, 64, 0, 0, 0, 64, 0, 0, 0, 64, 0, 0, 0, 64, 0, 0, 0, 64, 0, 0, 0, 64, 0, 0, 0, 64, 0, 0, 0, 64, 0, 0, 0, 128, 0, 0, 0, 0, 1};
.global .align 4 .b8 pnanovdb_grid_type_minmax_strides_bits[76] = {0, 0, 0, 0, 32, 0, 0, 0, 64, 0, 0, 0, 16, 0, 0, 0, 32, 0, 0, 0, 64, 0, 0, 0, 96, 0, 0, 0, 192, 0, 0, 0, 8, 0, 0, 0, 16, 0, 0, 0, 32, 0, 0, 0, 8, 0, 0, 0, 32, 0, 0, 0, 32, 0, 0, 0, 32, 0, 0, 0, 32, 0, 0, 0, 32, 0, 0, 0, 128, 0, 0, 0, 0, 1};
.global .align 4 .b8 pnanovdb_grid_type_minmax_aligns_bits[76] = {0, 0, 0, 0, 32, 0, 0, 0, 64, 0, 0, 0, 16, 0, 0, 0, 32, 0, 0, 0, 64, 0, 0, 0, 32, 0, 0, 0, 64, 0, 0, 0, 8, 0, 0, 0, 16, 0, 0, 0, 32, 0, 0, 0, 8, 0, 0, 0, 32, 0, 0, 0, 32, 0, 0, 0, 32, 0, 0, 0, 32, 0, 0, 0, 32, 0, 0, 0, 32, 0, 0, 0, 64};
.global .align 4 .b8 pnanovdb_grid_type_stat_strides_bits[76] = {0, 0, 0, 0, 32, 0, 0, 0, 64, 0, 0, 0, 32, 0, 0, 0, 32, 0, 0, 0, 64, 0, 0, 0, 32, 0, 0, 0, 64, 0, 0, 0, 8, 0, 0, 0, 32, 0, 0, 0, 32, 0, 0, 0, 8, 0, 0, 0, 32, 0, 0, 0, 32, 0, 0, 0, 32, 0, 0, 0, 32, 0, 0, 0, 32, 0, 0, 0, 32, 0, 0, 0, 64};
.global .align 4 .b8 pnanovdb_grid_type_leaf_type[76] = {0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 2, 0, 0, 0, 2, 0, 0, 0, 2, 0, 0, 0, 2};
.global .align 4 .b8 pnanovdb_grid_type_constants[2128] = {28, 0, 0, 0, 28, 0, 0, 0, 28, 0, 0, 0, 28, 0, 0, 0, 28, 0, 0, 0, 32, 0, 0, 0, 0, 0, 0, 0, 8, 0, 0, 0, 20, 0, 0, 0, 32, 0, 0, 0, 32, 32, 0, 0, 32, 32, 0, 0, 32, 32, 0, 0, 32, 32, 0, 0, 32, 32, 0, 0, 32, 32, 4, 0, 32, 4, 0, 0, 32, 4, 0, 0, 32, 4, 0, 0, 32, 4, 0, 0, 32, 4, 0, 0, 32, 132, 0, 0, 80, 0, 0, 0, 80, 0, 0, 0, 80, 0, 0, 0, 80, 0, 0, 0, 96, 0, 0, 0, 96, 0, 0, 0, 28, 0, 0, 0, 32, 0, 0, 0, 36, 0, 0, 0, 40, 0, 0, 0, 44, 0, 0, 0, 64, 0, 0, 0, 32, 0, 0, 0, 8, 0, 0, 0, 20, 0, 0, 0, 32, 0, 0, 0, 32, 32, 0, 0, 36, 32, 0, 0, 40, 32, 0, 0, 44, 32, 0, 0, 64, 32, 0, 0, 64, 32, 4, 0, 32, 4, 0, 0, 36, 4, 0, 0, 40, 4, 0, 0, 44, 4, 0, 0, 64, 4, 0, 0, 64, 132, 0, 0, 80, 0, 0, 0, 84, 0, 0, 0, 88, 0, 0, 0, 92, 0, 0, 0, 96, 0, 0, 0, 96, 8, 0, 0, 32, 0, 0, 0, 40, 0, 0, 0, 48, 0, 0, 0, 56, 0, 0, 0, 64, 0, 0, 0, 96, 0, 0, 0, 64, 0, 0, 0, 8, 0, 0, 0, 24, 0, 0, 0, 32, 0, 0, 0, 32, 32, 0, 0, 40, 32, 0, 0, 48, 32, 0, 0, 56, 32, 0, 0, 64, 32, 0, 0, 64, 32, 4, 0, 32, 4, 0, 0, 40, 4, 0, 0, 48, 4, 0, 0, 56, 4, 0, 0, 64, 4, 0, 0, 64, 132, 0, 0, 80, 0, 0, 0, 88, 0, 0, 0, 96, 0, 0, 0, 104, 0, 0, 0, 128, 0, 0, 0, 128, 16, 0, 0, 28, 0, 0, 0, 30, 0, 0, 0, 32, 0, 0, 0, 36, 0, 0, 0, 40, 0, 0, 0, 64, 0, 0, 0, 16, 0, 0, 0, 8, 0, 0, 0, 20, 0, 0, 0, 32, 0, 0, 0, 32, 32, 0, 0, 34, 32, 0, 0, 36, 32, 0, 0, 40, 32, 0, 0, 64, 32, 0, 0, 64, 32, 4, 0, 32, 4, 0, 0, 34, 4, 0, 0, 36, 4, 0, 0, 40, 4, 0, 0, 64, 4, 0, 0, 64, 132, 0, 0, 80, 0, 0, 0, 82, 0, 0, 0, 84, 0, 0, 0, 88, 0, 0, 0, 96, 0, 0, 0, 96, 4, 0, 0, 28, 0, 0, 0, 32, 0, 0, 0, 36, 0, 0, 0, 40, 0, 0, 0, 44, 0, 0, 0, 64, 0, 0, 0, 32, 0, 0, 0, 8, 0, 0, 0, 20, 0, 0, 0, 32, 0, 0, 0, 32, 32, 0, 0, 36, 32, 0, 0, 40, 32, 0, 0, 44, 32, 0, 0, 64, 32, 0, 0, 64, 32, 4, 0, 32, 4, 0, 0, 36, 4, 0, 0, 40, 4, 0, 0, 44, 4, 0, 0, 64, 4, 0, 0, 64, 132, 0, 0, 80, 0, 0, 0, 84, 0, 0, 0, 88, 0, 0, 0, 92, 0, 0, 0, 96, 0, 0, 0, 96, 8, 0, 0, 32, 0, 0, 0, 40, 0, 0, 0, 48, 0, 0, 0, 56, 0, 0, 0, 64, 0, 0, 0, 96, 0, 0, 0, 64, 0, 0, 0, 8, 0, 0, 0, 24, 0, 0, 0, 32, 0, 0, 0, 32, 32, 0, 0, 40, 32, 0, 0, 48, 32, 0, 0, 56, 32, 0, 0, 64, 32, 0, 0, 64, 32, 4, 0, 32, 4, 0, 0, 40, 4, 0, 0, 48, 4, 0, 0, 56, 4, 0, 0, 64, 4, 0, 0, 64, 132, 0, 0, 80, 0, 0, 0, 88, 0, 0, 0, 96, 0, 0, 0, 104, 0, 0, 0, 128, 0, 0, 0, 128, 16, 0, 0, 28, 0, 0, 0, 40, 0, 0, 0, 52, 0, 0, 0, 64, 0, 0, 0, 68, 0, 0, 0, 96, 0, 0, 0, 96, 0, 0, 0, 16, 0, 0, 0, 20, 0, 0, 0, 32, 0, 0, 0, 32, 32, 0, 0, 44, 32, 0, 0, 56, 32, 0, 0, 60, 32, 0, 0, 64, 32, 0, 0, 64, 32, 8, 0, 32, 4, 0, 0, 44, 4, 0, 0, 56, 4, 0, 0, 60, 4, 0, 0, 64, 4, 0, 0, 64, 4, 1, 0, 80, 0, 0, 0, 92, 0, 0, 0, 104, 0, 0, 0, 108, 0, 0, 0, 128, 0, 0, 0, 128, 24, 0, 0, 32, 0, 0, 0, 56, 0, 0, 0, 80, 0, 0, 0, 104, 0, 0, 0, 112, 0, 0, 0, 128, 0, 0, 0, 192, 0, 0, 0, 24, 0, 0, 0, 24, 0, 0, 0, 64, 0, 0, 0, 32, 32, 0, 0, 56, 32, 0, 0, 80, 32, 0, 0, 88, 32, 0, 0, 96, 32, 0, 0, 96, 32, 12, 0, 32, 4, 0, 0, 56, 4, 0, 0, 80, 4, 0, 0, 88, 4, 0, 0, 96, 4, 0, 0, 96, 132, 1, 0, 80, 0, 0, 0, 104, 0, 0, 0, 128, 0, 0, 0, 136, 0, 0, 0, 160, 0, 0, 0, 160, 48, 0, 0, 28, 0, 0, 0, 29, 0, 0, 0, 30, 0, 0, 0, 31, 0, 0, 0, 32, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 8, 0, 0, 0, 20, 0, 0, 0, 32, 0, 0, 0, 32, 32, 0, 0, 33, 32, 0, 0, 34, 32, 0, 0, 35, 32, 0, 0, 64, 32, 0, 0, 64, 32, 4, 0, 32, 4, 0, 0, 33, 4, 0, 0, 34, 4, 0, 0, 35, 4, 0, 0, 64, 4, 0, 0, 64, 132, 0, 0, 80, 0, 0, 0, 80, 0, 0, 0, 80, 0, 0, 0, 80, 0, 0, 0, 96, 0, 0, 0, 96, 0, 0, 0, 28, 0, 0, 0, 30, 0, 0, 0, 32, 0, 0, 0, 36, 0, 0, 0, 40, 0, 0, 0, 64, 0, 0, 0, 16, 0, 0, 0, 8, 0, 0, 0, 20, 0, 0, 0, 32, 0, 0, 0, 32, 32, 0, 0, 34, 32, 0, 0, 36, 32, 0, 0, 40, 32, 0, 0, 64, 32, 0, 0, 64, 32, 4, 0, 32, 4, 0, 0, 34, 4, 0, 0, 36, 4, 0, 0, 40, 4, 0, 0, 64, 4, 0, 0, 64, 132, 0, 0, 80, 0, 0, 0, 82, 0, 0, 0, 84, 0, 0, 0, 88, 0, 0, 0, 96, 0, 0, 0, 96, 4, 0, 0, 28, 0, 0, 0, 32, 0, 0, 0, 36, 0, 0, 0, 40, 0, 0, 0, 44, 0, 0, 0, 64, 0, 0, 0, 32, 0, 0, 0, 8, 0, 0, 0, 20, 0, 0, 0, 32, 0, 0, 0, 32, 32, 0, 0, 36, 32, 0, 0, 40, 32, 0, 0, 44, 32, 0, 0, 64, 32, 0, 0, 64, 32, 4, 0, 32, 4, 0, 0, 36, 4, 0, 0, 40, 4, 0, 0, 44, 4, 0, 0, 64, 4, 0, 0, 64, 132, 0, 0, 80, 0, 0, 0, 84, 0, 0, 0, 88, 0, 0, 0, 92, 0, 0, 0, 96, 0, 0, 0, 96, 8, 0, 0, 28, 0, 0, 0, 29, 0, 0, 0, 30, 0, 0, 0, 31, 0, 0, 0, 32, 0, 0, 0, 64, 0, 0, 0, 1, 0, 0, 0, 8, 0, 0, 0, 20, 0, 0, 0, 32, 0, 0, 0, 32, 32, 0, 0, 33, 32, 0, 0, 34, 32, 0, 0, 35, 32, 0, 0, 64, 32, 0, 0, 64, 32, 4, 0, 32, 4, 0, 0, 33, 4, 0, 0, 34, 4, 0, 0, 35, 4, 0, 0, 64, 4, 0, 0, 64, 132, 0, 0, 80, 0, 0, 0, 80, 0, 0, 0, 80, 0, 0, 0, 80, 0, 0, 0, 96, 0, 0, 0, 160, 0, 0, 0, 28, 0, 0, 0, 32, 0, 0, 0, 36, 0, 0, 0, 40, 0, 0, 0, 44, 0, 0, 0, 64, 0, 0, 0, 32, 0, 0, 0, 8, 0, 0, 0, 20, 0, 0, 0, 32, 0, 0, 0, 32, 32, 0, 0, 36, 32, 0, 0, 40, 32, 0, 0, 44, 32, 0, 0, 64, 32, 0, 0, 64, 32, 4, 0, 32, 4, 0, 0, 36, 4, 0, 0, 40, 4, 0, 0, 44, 4, 0, 0, 64, 4, 0, 0, 64, 132, 0, 0, 80, 0, 0, 0, 84, 0, 0, 0, 88, 0, 0, 0, 92, 0, 0, 0, 96, 0, 0, 0, 96, 8, 0, 0, 28, 0, 0, 0, 32, 0, 0, 0, 36, 0, 0, 0, 40, 0, 0, 0, 44, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 8, 0, 0, 0, 20, 0, 0, 0, 32, 0, 0, 0, 32, 32, 0, 0, 36, 32, 0, 0, 40, 32, 0, 0, 44, 32, 0, 0, 64, 32, 0, 0, 64, 32, 4, 0, 32, 4, 0, 0, 36, 4, 0, 0, 40, 4, 0, 0, 44, 4, 0, 0, 64, 4, 0, 0, 64, 132, 0, 0, 88, 0, 0, 0, 90, 0, 0, 0, 92, 0, 0, 0, 94, 0, 0, 0, 96, 0, 0, 0, 96, 1, 0, 0, 28, 0, 0, 0, 32, 0, 0, 0, 36, 0, 0, 0, 40, 0, 0, 0, 44, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 8, 0, 0, 0, 20, 0, 0, 0, 32, 0, 0, 0, 32, 32, 0, 0, 36, 32, 0, 0, 40, 32, 0, 0, 44, 32, 0, 0, 64, 32, 0, 0, 64, 32, 4, 0, 32, 4, 0, 0, 36, 4, 0, 0, 40, 4, 0, 0, 44, 4, 0, 0, 64, 4, 0, 0, 64, 132, 0, 0, 88, 0, 0, 0, 90, 0, 0, 0, 92, 0, 0, 0, 94, 0, 0, 0, 96, 0, 0, 0, 96, 2, 0, 0, 28, 0, 0, 0, 32, 0, 0, 0, 36, 0, 0, 0, 40, 0, 0, 0, 44, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 8, 0, 0, 0, 20, 0, 0, 0, 32, 0, 0, 0, 32, 32, 0, 0, 36, 32, 0, 0, 40, 32, 0, 0, 44, 32, 0, 0, 64, 32, 0, 0, 64, 32, 4, 0, 32, 4, 0, 0, 36, 4, 0, 0, 40, 4, 0, 0, 44, 4, 0, 0, 64, 4, 0, 0, 64, 132, 0, 0, 88, 0, 0, 0, 90, 0, 0, 0, 92, 0, 0, 0, 94, 0, 0, 0, 96, 0, 0, 0, 96, 4, 0, 0, 28, 0, 0, 0, 32, 0, 0, 0, 36, 0, 0, 0, 40, 0, 0, 0, 44, 0, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 8, 0, 0, 0, 20, 0, 0, 0, 32, 0, 0, 0, 32, 32, 0, 0, 36, 32, 0, 0, 40, 32, 0, 0, 44, 32, 0, 0, 64, 32, 0, 0, 64, 32, 4, 0, 32, 4, 0, 0, 36, 4, 0, 0, 40, 4, 0, 0, 44, 4, 0, 0, 64, 4, 0, 0, 64, 132, 0, 0, 88, 0, 0, 0, 90, 0, 0, 0, 92, 0, 0, 0, 94, 0, 0, 0, 96, 0, 0, 0, 96, 0, 0, 0, 28, 0, 0, 0, 44, 0, 0, 0, 60, 0, 0, 0, 76, 0, 0, 0, 80, 0, 0, 0, 96, 0, 0, 0, 128, 0, 0, 0, 16, 0, 0, 0, 20, 0, 0, 0, 64, 0, 0, 0, 32, 32, 0, 0, 48, 32, 0, 0, 64, 32, 0, 0, 68, 32, 0, 0, 96, 32, 0, 0, 96, 32, 8, 0, 32, 4, 0, 0, 48, 4, 0, 0, 64, 4, 0, 0, 68, 4, 0, 0, 96, 4, 0, 0, 96, 4, 1, 0, 80, 0, 0, 0, 96, 0, 0, 0, 112, 0, 0, 0, 116, 0, 0, 0, 128, 0, 0, 0, 128, 32, 0, 0, 32, 0, 0, 0, 64, 0, 0, 0, 96, 0, 0, 0, 128, 0, 0, 0, 136, 0, 0, 0, 160, 0, 0, 0, 0, 1, 0, 0, 32, 0, 0, 0, 24, 0, 0, 0, 64, 0, 0, 0, 32, 32, 0, 0, 64, 32, 0, 0, 96, 32, 0, 0, 104, 32, 0, 0, 128, 32, 0, 0, 128, 32, 16, 0, 32, 4, 0, 0, 64, 4, 0, 0, 96, 4, 0, 0, 104, 4, 0, 0, 128, 4, 0, 0, 128, 4, 2, 0, 80, 0, 0, 0, 112, 0, 0, 0, 144, 0, 0, 0, 152, 0, 0, 0, 160, 0, 0, 0, 160, 64};
.global .align 4 .b8 pnanovdb_dither_lut[2048] = {70, 182, 19, 62, 172, 173, 36, 63, 175, 149, 84, 63, 42, 171, 169, 62, 33, 148, 215, 61, 175, 178, 26, 63, 21, 170, 43, 62, 176, 170, 42, 63, 193, 141, 100, 63, 44, 155, 201, 62, 36, 172, 167, 61, 170, 181, 20, 63, 180, 146, 90, 63, 51, 165, 181, 62, 181, 138, 106, 63, 54, 149, 213, 62, 171, 177, 28, 63, 0, 140, 231, 61, 175, 153, 76, 63, 41, 179, 153, 62, 157, 190, 2, 63, 41, 160, 63, 60, 182, 134, 114, 63, 55, 141, 229, 62, 43, 163, 185, 62, 176, 145, 92, 63, 62, 152, 79, 61, 170, 185, 12, 63, 48, 189, 133, 62, 178, 158, 66, 63, 23, 154, 75, 62, 177, 166, 50, 63, 44, 184, 15, 62, 37, 174, 35, 63, 36, 182, 19, 63, 39, 176, 159, 61, 31, 189, 5, 63, 41, 160, 191, 60, 59, 138, 235, 62, 56, 133, 117, 63, 59, 142, 99, 63, 65, 156, 199, 62, 29, 172, 167, 62, 58, 150, 83, 63, 19, 186, 139, 62, 52, 157, 69, 63, 51, 165, 53, 63, 33, 148, 87, 62, 69, 132, 247, 62, 61, 130, 123, 63, 28, 180, 151, 62, 57, 154, 75, 63, 51, 136, 239, 61, 33, 177, 29, 63, 57, 144, 95, 61, 31, 185, 13, 63, 39, 162, 59, 63, 51, 136, 111, 62, 35, 186, 11, 63, 41, 160, 63, 61, 54, 145, 93, 63, 56, 162, 187, 62, 53, 153, 77, 63, 53, 178, 155, 62, 169, 189, 4, 63, 52, 176, 159, 60, 47, 139, 233, 62, 194, 133, 116, 63, 177, 162, 58, 63, 26, 138, 107, 62, 157, 186, 10, 63, 47, 168, 47, 61, 40, 187, 137, 62, 174, 157, 68, 63, 173, 165, 52, 63, 74, 150, 83, 62, 56, 133, 245, 62, 199, 130, 122, 63, 49, 181, 149, 62, 179, 154, 74, 63, 77, 134, 115, 62, 173, 161, 60, 63, 45, 147, 217, 62, 194, 137, 108, 63, 19, 186, 11, 62, 176, 174, 34, 63, 50, 173, 165, 62, 179, 150, 82, 63, 195, 129, 124, 63, 48, 131, 249, 62, 172, 169, 44, 63, 72, 166, 51, 62, 180, 142, 98, 63, 52, 157, 197, 62, 158, 182, 18, 63, 41, 180, 151, 61, 35, 190, 3, 63, 19, 128, 127, 60, 49, 152, 79, 62, 38, 166, 51, 63, 28, 180, 23, 62, 50, 173, 37, 63, 54, 149, 85, 63, 55, 170, 171, 62, 27, 188, 135, 62, 56, 158, 67, 63, 60, 134, 115, 63, 67, 140, 231, 62, 55, 141, 101, 63, 57, 154, 203, 62, 47, 168, 175, 61, 32, 181, 21, 63, 58, 146, 91, 63, 30, 164, 183, 62, 59, 138, 107, 63, 66, 148, 215, 62, 52, 161, 61, 63, 35, 132, 119, 62, 51, 169, 45, 63, 30, 164, 55, 62, 84, 144, 223, 61, 37, 178, 27, 63, 47, 168, 47, 62, 38, 170, 43, 63, 61, 130, 251, 62, 56, 129, 125, 63, 58, 146, 219, 62, 55, 137, 109, 63, 34, 188, 135, 61, 162, 183, 16, 63, 163, 175, 32, 63, 35, 190, 3, 62, 56, 162, 59, 62, 168, 168, 46, 63, 169, 160, 62, 63, 61, 130, 123, 62, 183, 151, 80, 63, 25, 175, 161, 62, 60, 159, 193, 62, 184, 143, 96, 63, 190, 136, 110, 63, 71, 145, 221, 62, 73, 129, 253, 62, 191, 128, 126, 63, 31, 184, 15, 61, 161, 187, 8, 63, 186, 131, 120, 63, 64, 135, 241, 62, 58, 146, 91, 62, 169, 164, 54, 63, 165, 188, 6, 63, 30, 144, 223, 60, 183, 155, 72, 63, 23, 183, 145, 62, 42, 142, 99, 62, 181, 163, 56, 63, 190, 132, 118, 63, 72, 137, 237, 62, 31, 185, 141, 62, 170, 156, 70, 63, 69, 132, 119, 63, 51, 136, 239, 62, 49, 152, 207, 62, 51, 140, 103, 63, 31, 184, 143, 61, 40, 183, 17, 63, 63, 143, 97, 63, 40, 158, 195, 62, 84, 144, 95, 62, 47, 164, 55, 63, 46, 172, 39, 63, 12, 176, 31, 62, 45, 151, 81, 63, 37, 174, 163, 62, 60, 188, 7, 62, 41, 175, 33, 63, 73, 128, 127, 61, 44, 184, 15, 63, 48, 160, 63, 63, 86, 128, 127, 62, 63, 139, 105, 63, 41, 150, 211, 62, 65, 131, 121, 63, 77, 134, 243, 62, 49, 152, 79, 63, 45, 176, 159, 62, 52, 128, 255, 62, 69, 128, 127, 63, 63, 172, 39, 62, 42, 171, 41, 63, 67, 140, 103, 62, 43, 163, 57, 63, 164, 167, 48, 63, 40, 158, 67, 62, 83, 128, 127, 59, 161, 191, 0, 63, 166, 184, 14, 63, 51, 136, 111, 61, 102, 132, 247, 61, 167, 176, 30, 63, 63, 143, 225, 62, 186, 135, 112, 63, 182, 159, 64, 63, 22, 191, 129, 62, 33, 177, 157, 62, 187, 152, 78, 63, 188, 144, 94, 63, 35, 161, 189, 62, 164, 171, 40, 63, 37, 174, 35, 62, 59, 167, 177, 62, 184, 147, 88, 63, 166, 180, 22, 63, 44, 164, 183, 61, 53, 178, 27, 62, 168, 172, 38, 63, 62, 151, 209, 62, 185, 139, 104, 63, 162, 179, 24, 63, 52, 156, 199, 61, 34, 169, 173, 62, 188, 148, 86, 63, 189, 140, 102, 63, 36, 153, 205, 62, 47, 168, 175, 62, 49, 148, 87, 63, 48, 156, 71, 63, 44, 184, 143, 62, 42, 167, 49, 63, 65, 156, 71, 62, 35, 190, 131, 62, 44, 159, 65, 63, 45, 180, 23, 63, 54, 160, 191, 61, 73, 128, 255, 60, 27, 188, 7, 63, 42, 142, 227, 62, 64, 135, 113, 63, 39, 191, 1, 63, 62, 128, 255, 59, 47, 168, 47, 63, 81, 160, 63, 62, 19, 128, 255, 61, 45, 176, 31, 63, 36, 182, 147, 62, 44, 155, 73, 63, 38, 166, 179, 62, 62, 147, 89, 63, 50, 144, 223, 62, 68, 136, 111, 63, 50, 144, 95, 63, 48, 160, 191, 62, 40, 187, 9, 63, 52, 176, 31, 61, 41, 179, 25, 63, 116, 152, 207, 61, 227, 54, 18, 63, 43, 182, 147, 61, 247, 30, 66, 63, 152, 189, 132, 62, 234, 35, 56, 63, 63, 143, 97, 62, 230, 59, 8, 63, 34, 188, 7, 61, 155, 173, 164, 62, 248, 22, 82, 63, 41, 176, 31, 60, 226, 62, 2, 63, 202, 135, 240, 62, 255, 3, 120, 63, 162, 183, 144, 62, 235, 27, 72, 63, 226, 58, 10, 63, 49, 172, 39, 61, 247, 34, 58, 63, 47, 139, 105, 62, 230, 63, 0, 63, 83, 128, 255, 58, 231, 55, 16, 63, 35, 190, 131, 61, 154, 181, 148, 62, 248, 26, 74, 63, 194, 133, 244, 62, 251, 2, 122, 63, 161, 191, 128, 62, 235, 31, 64, 63, 163, 175, 160, 62, 236, 23, 80, 63, 116, 7, 113, 63, 180, 142, 226, 62, 115, 15, 97, 63, 178, 158, 194, 62, 186, 160, 190, 62, 119, 16, 95, 63, 184, 176, 158, 62, 118, 24, 79, 63, 19, 157, 69, 62, 112, 39, 49, 63, 14, 189, 5, 62, 111, 47, 33, 63, 98, 48, 31, 63, 61, 130, 251, 61, 97, 56, 15, 63, 75, 132, 119, 61, 111, 43, 41, 63, 16, 173, 37, 62, 112, 35, 57, 63, 88, 141, 101, 62, 187, 152, 206, 62, 120, 12, 103, 63, 119, 20, 87, 63, 185, 168, 174, 62, 179, 150, 210, 62, 116, 11, 105, 63, 182, 134, 242, 62, 134, 3, 121, 63, 98, 44, 39, 63, 33, 177, 29, 62, 42, 162, 187, 61, 97, 52, 23, 63, 44, 155, 73, 62, 229, 38, 50, 63, 191, 157, 196, 62, 250, 14, 98, 63, 53, 158, 195, 61, 232, 51, 24, 63, 58, 175, 33, 62, 233, 43, 40, 63, 251, 6, 114, 63, 193, 141, 228, 62, 228, 46, 34, 63, 40, 187, 9, 62, 253, 19, 88, 63, 164, 167, 176, 62, 254, 11, 104, 63, 166, 151, 208, 62, 42, 171, 41, 62, 229, 42, 42, 63, 74, 150, 211, 61, 228, 50, 26, 63, 56, 191, 1, 62, 232, 47, 32, 63, 60, 159, 65, 62, 233, 39, 48, 63, 250, 10, 106, 63, 192, 149, 212, 62, 249, 18, 90, 63, 190, 165, 180, 62, 254, 15, 96, 63, 165, 159, 192, 62, 255, 7, 112, 63, 168, 143, 224, 62, 176, 174, 162, 62, 114, 23, 81, 63, 173, 190, 130, 62, 113, 31, 65, 63, 122, 0, 127, 63, 191, 128, 254, 62, 120, 8, 111, 63, 188, 144, 222, 62, 93, 55, 17, 63, 32, 186, 139, 61, 91, 63, 1, 63, 41, 160, 191, 59, 40, 129, 125, 62, 117, 32, 63, 63, 35, 161, 61, 62, 116, 40, 47, 63, 28, 180, 23, 61, 92, 59, 9, 63, 50, 154, 203, 61, 110, 51, 25, 63, 118, 28, 71, 63, 149, 184, 142, 62, 190, 136, 238, 62, 121, 4, 119, 63, 113, 27, 73, 63, 174, 182, 146, 62, 115, 19, 89, 63, 177, 166, 178, 62, 78, 136, 239, 60, 96, 60, 7, 63, 116, 36, 55, 63, 37, 145, 93, 62, 175, 153, 204, 62, 2, 13, 102, 63, 3, 5, 118, 63, 177, 137, 236, 62, 38, 156, 71, 61, 222, 57, 12, 63, 42, 142, 227, 61, 223, 49, 28, 63, 237, 44, 38, 63, 7, 179, 25, 62, 79, 147, 89, 62, 238, 36, 54, 63, 244, 25, 76, 63, 179, 179, 152, 62, 245, 17, 92, 63, 181, 163, 184, 62, 10, 134, 243, 61, 236, 48, 30, 63, 54, 140, 103, 61, 235, 56, 14, 63, 180, 171, 168, 62, 244, 21, 84, 63, 222, 61, 4, 63, 58, 184, 143, 60, 241, 16, 94, 63, 173, 161, 188, 62, 240, 24, 78, 63, 171, 177, 156, 62, 223, 53, 20, 63, 37, 174, 163, 61, 178, 187, 136, 62, 243, 29, 68, 63, 157, 186, 138, 62, 105, 29, 69, 63, 104, 37, 53, 63, 54, 149, 85, 62, 107, 42, 43, 63, 67, 169, 45, 62, 106, 50, 27, 63, 247, 145, 219, 61, 100, 61, 5, 63, 47, 168, 175, 60, 198, 138, 234, 62, 125, 5, 117, 63, 171, 148, 214, 62, 129, 10, 107, 63, 169, 164, 182, 62, 127, 18, 91, 63, 126, 1, 125, 63, 199, 130, 250, 62, 197, 146, 218, 62, 125, 9, 109, 63, 172, 140, 230, 62, 129, 6, 115, 63, 104, 62, 3, 63, 30, 144, 95, 60, 56, 133, 117, 62, 104, 33, 61, 63, 103, 41, 45, 63, 51, 165, 53, 62, 108, 38, 51, 63, 70, 153, 77, 62, 165, 188, 134, 62, 109, 30, 67, 63, 239, 28, 70, 63, 170, 185, 140, 62, 172, 169, 172, 62, 240, 20, 86, 63, 241, 41, 44, 63, 26, 167, 49, 62, 243, 33, 60, 63, 30, 135, 113, 62, 35, 152, 207, 60, 218, 60, 6, 63, 236, 52, 22, 63, 45, 166, 179, 61, 184, 147, 216, 62, 246, 9, 108, 63, 186, 131, 248, 62, 247, 1, 124, 63, 239, 32, 62, 63, 81, 131, 121, 62, 237, 40, 46, 63, 77, 163, 57, 62, 247, 5, 116, 63, 185, 139, 232, 62, 23, 183, 17, 62, 241, 45, 36, 63, 178, 129, 252, 62, 4, 1, 126, 63, 176, 145, 220, 62, 3, 9, 110, 63, 28, 151, 81, 62, 242, 37, 52, 63, 246, 13, 100, 63, 183, 155, 200, 62, 124, 13, 101, 63, 195, 154, 202, 62, 48, 170, 171, 61, 101, 53, 21, 63, 44, 164, 55, 61, 105, 58, 11, 63, 72, 137, 109, 62, 108, 34, 59, 63, 49, 181, 21, 62, 102, 45, 37, 63, 123, 21, 85, 63, 159, 170, 170, 62, 109, 26, 75, 63, 166, 180, 150, 62, 130, 2, 123, 63, 173, 132, 246, 62, 161, 162, 186, 62, 123, 17, 93, 63, 122, 25, 77, 63, 158, 178, 154, 62, 110, 22, 83, 63, 168, 172, 166, 62, 65, 185, 13, 62, 106, 46, 35, 63, 102, 49, 29, 63, 93, 138, 235, 61, 60, 148, 87, 61, 101, 57, 13, 63, 40, 178, 155, 61, 105, 54, 19, 63, 128, 14, 99, 63, 170, 156, 198, 62};
.global .align 4 .u32 _ZN46_INTERNAL_00000000_15_default_program_953a223e2wp6volume7CLOSESTE;
.global .align 4 .u32 _ZN46_INTERNAL_00000000_15_default_program_953a223e2wp6volume6LINEARE = 1;
.global .align 4 .u32 _ZN46_INTERNAL_00000000_15_default_program_953a223e2wp15LAUNCH_MAX_DIMSE = 4;
.global .align 4 .u32 _ZN46_INTERNAL_00000000_15_default_program_953a223e2wp14ARRAY_MAX_DIMSE = 4;
.global .align 4 .u32 _ZN46_INTERNAL_00000000_15_default_program_953a223e2wp18ARRAY_TYPE_REGULARE;
.global .align 4 .u32 _ZN46_INTERNAL_00000000_15_default_program_953a223e2wp18ARRAY_TYPE_INDEXEDE = 1;
.global .align 4 .u32 _ZN46_INTERNAL_00000000_15_default_program_953a223e2wp17ARRAY_TYPE_FABRICE = 2;
.global .align 4 .u32 _ZN46_INTERNAL_00000000_15_default_program_953a223e2wp25ARRAY_TYPE_FABRIC_INDEXEDE = 3;

.visible .entry dbc_energy_kernel_cuda_kernel_forward(
	.param .align 8 .b8 dbc_energy_kernel_cuda_kernel_forward_param_0[32],
	.param .align 8 .b8 dbc_energy_kernel_cuda_kernel_forward_param_1[56],
	.param .align 8 .b8 dbc_energy_kernel_cuda_kernel_forward_param_2[56],
	.param .align 8 .b8 dbc_energy_kernel_cuda_kernel_forward_param_3[56],
	.param .align 8 .b8 dbc_energy_kernel_cuda_kernel_forward_param_4[56],
	.param .align 8 .b8 dbc_energy_kernel_cuda_kernel_forward_param_5[56],
	.param .align 8 .b8 dbc_energy_kernel_cuda_kernel_forward_param_6[56],
	.param .align 8 .b8 dbc_energy_kernel_cuda_kernel_forward_param_7[56],
	.param .align 8 .b8 dbc_energy_kernel_cuda_kernel_forward_param_8[56],
	.param .align 8 .b8 dbc_energy_kernel_cuda_kernel_forward_param_9[56],
	.param .align 8 .b8 dbc_energy_kernel_cuda_kernel_forward_param_10[56],
	.param .align 8 .b8 dbc_energy_kernel_cuda_kernel_forward_param_11[56],
	.param .f32 dbc_energy_kernel_cuda_kernel_forward_param_12,
	.param .align 8 .b8 dbc_energy_kernel_cuda_kernel_forward_param_13[56]
)
{
	.reg .pred 	%p<7>;
	.reg .b16 	%rs<97>;
	.reg .f32 	%f<56>;
	.reg .b32 	%r<226>;
	.reg .b64 	%rd<91>;


	ld.param.v2.u32 	{%r125, %r126}, [dbc_energy_kernel_cuda_kernel_forward_param_1+32];
	ld.param.v2.u32 	{%r133, %r134}, [dbc_energy_kernel_cuda_kernel_forward_param_2+32];
	ld.param.v2.u32 	{%r141, %r142}, [dbc_energy_kernel_cuda_kernel_forward_param_3+32];
	ld.param.v2.u32 	{%r149, %r150}, [dbc_energy_kernel_cuda_kernel_forward_param_4+32];
	ld.param.v2.u32 	{%r157, %r158}, [dbc_energy_kernel_cuda_kernel_forward_param_5+32];
	ld.param.v2.u32 	{%r165, %r166}, [dbc_energy_kernel_cuda_kernel_forward_param_6+32];
	ld.param.v2.u32 	{%r173, %r174}, [dbc_energy_kernel_cuda_kernel_forward_param_7+32];
	ld.param.v2.u32 	{%r181, %r182}, [dbc_energy_kernel_cuda_kernel_forward_param_8+32];
	ld.param.v2.u32 	{%r189, %r190}, [dbc_energy_kernel_cuda_kernel_forward_param_9+32];
	ld.param.v2.u32 	{%r197, %r198}, [dbc_energy_kernel_cuda_kernel_forward_param_10+32];
	ld.param.v2.u32 	{%r205, %r206}, [dbc_energy_kernel_cuda_kernel_forward_param_11+32];
	ld.param.f32 	%f10, [dbc_energy_kernel_cuda_kernel_forward_param_12];
	ld.param.v2.u32 	{%r213, %r214}, [dbc_energy_kernel_cuda_kernel_forward_param_13+32];
	ld.param.u64 	%rd30, [dbc_energy_kernel_cuda_kernel_forward_param_13];
	ld.param.u64 	%rd28, [dbc_energy_kernel_cuda_kernel_forward_param_11];
	ld.param.u64 	%rd26, [dbc_energy_kernel_cuda_kernel_forward_param_10];
	ld.param.u64 	%rd24, [dbc_energy_kernel_cuda_kernel_forward_param_9];
	ld.param.u64 	%rd22, [dbc_energy_kernel_cuda_kernel_forward_param_8];
	ld.param.u64 	%rd20, [dbc_energy_kernel_cuda_kernel_forward_param_7];
	ld.param.u64 	%rd18, [dbc_energy_kernel_cuda_kernel_forward_param_6];
	ld.param.u64 	%rd16, [dbc_energy_kernel_cuda_kernel_forward_param_5];
	ld.param.u64 	%rd14, [dbc_energy_kernel_cuda_kernel_forward_param_4];
	ld.param.u64 	%rd12, [dbc_energy_kernel_cuda_kernel_forward_param_3];
	ld.param.u64 	%rd10, [dbc_energy_kernel_cuda_kernel_forward_param_2];
	ld.param.u64 	%rd8, [dbc_energy_kernel_cuda_kernel_forward_param_1];
	ld.param.u64 	%rd32, [dbc_energy_kernel_cuda_kernel_forward_param_0+24];
	mov.u32 	%r3, %ntid.x;
	mov.u32 	%r4, %ctaid.x;
	mul.wide.u32 	%rd33, %r3, %r4;
	mov.u32 	%r5, %tid.x;
	cvt.u64.u32 	%rd34, %r5;
	add.s64 	%rd35, %rd33, %rd34;
	setp.ge.u64 	%p1, %rd35, %rd32;
	@%p1 bra 	$L__BB0_7;

	cvta.to.global.u64 	%rd36, %rd26;
	cvta.to.global.u64 	%rd37, %rd14;
	cvta.to.global.u64 	%rd38, %rd12;
	bar.sync 	0;
	mad.lo.s32 	%r217, %r3, %r4, %r5;
	cvt.s64.s32 	%rd1, %r217;
	mul.wide.s32 	%rd39, %r197, %r217;
	add.s64 	%rd40, %rd36, %rd39;
	ld.global.f32 	%f11, [%rd40];
	setp.eq.f32 	%p2, %f11, 0f00000000;
	mul.wide.s32 	%rd41, %r141, %r217;
	add.s64 	%rd42, %rd38, %rd41;
	ld.global.u32 	%r218, [%rd42];
	mul.wide.s32 	%rd43, %r218, %r149;
	add.s64 	%rd44, %rd37, %rd43;
	ld.global.u32 	%r219, [%rd44];
	setp.eq.s32 	%p3, %r219, 1;
	or.pred  	%p4, %p2, %p3;
	@%p4 bra 	$L__BB0_7;

	cvta.to.global.u64 	%rd45, %rd10;
	cvt.s64.s32 	%rd46, %r133;
	mul.lo.s64 	%rd47, %rd46, %rd1;
	add.s64 	%rd48, %rd45, %rd47;
	ld.global.u32 	%r6, [%rd48];
	cvt.u32.u64 	%r220, %rd1;
	cvta.to.global.u64 	%rd2, %rd8;
	setp.lt.s32 	%p5, %r220, 0;
	mov.f32 	%f53, 0f00000000;
	mov.f32 	%f54, %f53;
	mov.f32 	%f55, %f53;
	@%p5 bra 	$L__BB0_6;

	cvta.to.global.u64 	%rd49, %rd22;
	cvt.s64.s32 	%rd50, %r181;
	mul.lo.s64 	%rd51, %rd50, %rd1;
	add.s64 	%rd52, %rd49, %rd51;
	ld.global.u32 	%r12, [%rd52];
	setp.lt.s32 	%p6, %r12, 0;
	@%p6 bra 	$L__BB0_5;

	mul.wide.s32 	%rd53, %r12, %r173;
	cvta.to.global.u64 	%rd54, %rd20;
	add.s64 	%rd55, %rd54, %rd53;
	ld.global.u32 	%r221, [%rd55];
	mul.wide.s32 	%rd56, %r221, %r165;
	cvt.s64.s32 	%rd57, %r166;
	mul.wide.s32 	%rd58, %r166, 3;
	add.s64 	%rd59, %rd56, %rd58;
	cvta.to.global.u64 	%rd60, %rd18;
	add.s64 	%rd61, %rd60, %rd59;
	add.s64 	%rd62, %rd60, %rd56;
	add.s64 	%rd63, %rd62, %rd57;
	add.s64 	%rd64, %rd63, %rd57;
	ld.global.u32 	%r222, [%rd62];
	mul.wide.s32 	%rd65, %r222, %r125;
	add.s64 	%rd66, %rd2, %rd65;
	cvt.s64.s32 	%rd67, %r157;
	mul.lo.s64 	%rd68, %rd67, %rd1;
	cvta.to.global.u64 	%rd69, %rd16;
	add.s64 	%rd70, %rd69, %rd68;
	ld.global.f32 	%f15, [%rd70];
	ld.global.f32 	%f16, [%rd66];
	ld.global.f32 	%f17, [%rd70+4];
	ld.global.f32 	%f18, [%rd66+4];
	mul.f32 	%f19, %f18, %f17;
	fma.rn.f32 	%f20, %f16, %f15, %f19;
	ld.global.f32 	%f21, [%rd70+8];
	ld.global.f32 	%f22, [%rd66+8];
	fma.rn.f32 	%f23, %f22, %f21, %f20;
	ld.global.u32 	%r223, [%rd63];
	mul.wide.s32 	%rd71, %r223, %r125;
	add.s64 	%rd72, %rd2, %rd71;
	ld.global.f32 	%f24, [%rd72];
	ld.global.f32 	%f25, [%rd72+4];
	mul.f32 	%f26, %f25, %f17;
	fma.rn.f32 	%f27, %f24, %f15, %f26;
	ld.global.f32 	%f28, [%rd72+8];
	fma.rn.f32 	%f29, %f28, %f21, %f27;
	ld.global.u32 	%r224, [%rd64];
	mul.wide.s32 	%rd73, %r224, %r125;
	add.s64 	%rd74, %rd2, %rd73;
	ld.global.f32 	%f30, [%rd74];
	ld.global.f32 	%f31, [%rd74+4];
	mul.f32 	%f32, %f31, %f17;
	fma.rn.f32 	%f33, %f30, %f15, %f32;
	ld.global.f32 	%f34, [%rd74+8];
	fma.rn.f32 	%f35, %f34, %f21, %f33;
	ld.global.u32 	%r225, [%rd61];
	mul.wide.s32 	%rd75, %r225, %r125;
	add.s64 	%rd76, %rd2, %rd75;
	ld.global.f32 	%f36, [%rd76];
	ld.global.f32 	%f37, [%rd76+4];
	ld.global.f32 	%f38, [%rd76+8];
	add.f32 	%f53, %f23, %f36;
	add.f32 	%f54, %f29, %f37;
	add.f32 	%f55, %f35, %f38;
	bra.uni 	$L__BB0_6;

$L__BB0_5:
	cvt.s64.s32 	%rd77, %r125;
	mul.lo.s64 	%rd78, %rd77, %rd1;
	add.s64 	%rd79, %rd2, %rd78;
	ld.global.f32 	%f55, [%rd79+8];
	ld.global.f32 	%f54, [%rd79+4];
	ld.global.f32 	%f53, [%rd79];

$L__BB0_6:
	cvt.s64.s32 	%rd80, %r205;
	mul.lo.s64 	%rd81, %rd80, %rd1;
	cvta.to.global.u64 	%rd82, %rd28;
	add.s64 	%rd83, %rd82, %rd81;
	ld.global.f32 	%f39, [%rd83];
	sub.f32 	%f40, %f53, %f39;
	ld.global.f32 	%f41, [%rd83+4];
	sub.f32 	%f42, %f54, %f41;
	ld.global.f32 	%f43, [%rd83+8];
	sub.f32 	%f44, %f55, %f43;
	cvt.s64.s32 	%rd84, %r189;
	mul.lo.s64 	%rd85, %rd84, %rd1;
	cvta.to.global.u64 	%rd86, %rd24;
	add.s64 	%rd87, %rd86, %rd85;
	ld.global.f32 	%f45, [%rd87];
	mul.f32 	%f46, %f10, 0f3F000000;
	mul.f32 	%f47, %f46, %f45;
	mul.f32 	%f48, %f42, %f42;
	fma.rn.f32 	%f49, %f40, %f40, %f48;
	fma.rn.f32 	%f50, %f44, %f44, %f49;
	mul.f32 	%f51, %f47, %f50;
	mul.wide.s32 	%rd88, %r6, %r213;
	cvta.to.global.u64 	%rd89, %rd30;
	add.s64 	%rd90, %rd89, %rd88;
	red.global.add.f32 	[%rd90], %f51;

$L__BB0_7:
	ret;

}
	// .globl	dbc_energy_kernel_cuda_kernel_backward
.visible .entry dbc_energy_kernel_cuda_kernel_backward(
	.param .align 8 .b8 dbc_energy_kernel_cuda_kernel_backward_param_0[32],
	.param .align 8 .b8 dbc_energy_kernel_cuda_kernel_backward_param_1[56],
	.param .align 8 .b8 dbc_energy_kernel_cuda_kernel_backward_param_2[56],
	.param .align 8 .b8 dbc_energy_kernel_cuda_kernel_backward_param_3[56],
	.param .align 8 .b8 dbc_energy_kernel_cuda_kernel_backward_param_4[56],
	.param .align 8 .b8 dbc_energy_kernel_cuda_kernel_backward_param_5[56],
	.param .align 8 .b8 dbc_energy_kernel_cuda_kernel_backward_param_6[56],
	.param .align 8 .b8 dbc_energy_kernel_cuda_kernel_backward_param_7[56],
	.param .align 8 .b8 dbc_energy_kernel_cuda_kernel_backward_param_8[56],
	.param .align 8 .b8 dbc_energy_kernel_cuda_kernel_backward_param_9[56],
	.param .align 8 .b8 dbc_energy_kernel_cuda_kernel_backward_param_10[56],
	.param .align 8 .b8 dbc_energy_kernel_cuda_kernel_backward_param_11[56],
	.param .f32 dbc_energy_kernel_cuda_kernel_backward_param_12,
	.param .align 8 .b8 dbc_energy_kernel_cuda_kernel_backward_param_13[56],
	.param .align 8 .b8 dbc_energy_kernel_cuda_kernel_backward_param_14[56],
	.param .align 8 .b8 dbc_energy_kernel_cuda_kernel_backward_param_15[56],
	.param .align 8 .b8 dbc_energy_kernel_cuda_kernel_backward_param_16[56],
	.param .align 8 .b8 dbc_energy_kernel_cuda_kernel_backward_param_17[56],
	.param .align 8 .b8 dbc_energy_kernel_cuda_kernel_backward_param_18[56],
	.param .align 8 .b8 dbc_energy_kernel_cuda_kernel_backward_param_19[56],
	.param .align 8 .b8 dbc_energy_kernel_cuda_kernel_backward_param_20[56],
	.param .align 8 .b8 dbc_energy_kernel_cuda_kernel_backward_param_21[56],
	.param .align 8 .b8 dbc_energy_kernel_cuda_kernel_backward_param_22[56],
	.param .align 8 .b8 dbc_energy_kernel_cuda_kernel_backward_param_23[56],
	.param .align 8 .b8 dbc_energy_kernel_cuda_kernel_backward_param_24[56],
	.param .f32 dbc_energy_kernel_cuda_kernel_backward_param_25,
	.param .align 8 .b8 dbc_energy_kernel_cuda_kernel_backward_param_26[56]
)
{
	.reg .pred 	%p<21>;
	.reg .b16 	%rs<97>;
	.reg .f32 	%f<144>;
	.reg .b32 	%r<229>;
	.reg .b64 	%rd<151>;


	ld.param.v2.u32 	{%r123, %r124}, [dbc_energy_kernel_cuda_kernel_backward_param_1+32];
	ld.param.v2.u32 	{%r131, %r132}, [dbc_energy_kernel_cuda_kernel_backward_param_2+32];
	ld.param.v2.u32 	{%r139, %r140}, [dbc_energy_kernel_cuda_kernel_backward_param_3+32];
	ld.param.v2.u32 	{%r147, %r148}, [dbc_energy_kernel_cuda_kernel_backward_param_4+32];
	ld.param.v2.u32 	{%r155, %r156}, [dbc_energy_kernel_cuda_kernel_backward_param_5+32];
	ld.param.v2.u32 	{%r163, %r164}, [dbc_energy_kernel_cuda_kernel_backward_param_6+32];
	ld.param.v2.u32 	{%r171, %r172}, [dbc_energy_kernel_cuda_kernel_backward_param_7+32];
	ld.param.v2.u32 	{%r179, %r180}, [dbc_energy_kernel_cuda_kernel_backward_param_8+32];
	ld.param.v2.u32 	{%r187, %r188}, [dbc_energy_kernel_cuda_kernel_backward_param_9+32];
	ld.param.v2.u32 	{%r195, %r196}, [dbc_energy_kernel_cuda_kernel_backward_param_10+32];
	ld.param.v2.u32 	{%r203, %r204}, [dbc_energy_kernel_cuda_kernel_backward_param_11+32];
	ld.param.f32 	%f55, [dbc_energy_kernel_cuda_kernel_backward_param_12];
	ld.param.v2.u32 	{%r211, %r212}, [dbc_energy_kernel_cuda_kernel_backward_param_13+32];
	ld.param.u64 	%rd46, [dbc_energy_kernel_cuda_kernel_backward_param_13+8];
	ld.param.u64 	%rd44, [dbc_energy_kernel_cuda_kernel_backward_param_11+8];
	ld.param.u64 	%rd43, [dbc_energy_kernel_cuda_kernel_backward_param_11];
	ld.param.u64 	%rd42, [dbc_energy_kernel_cuda_kernel_backward_param_10+8];
	ld.param.u64 	%rd41, [dbc_energy_kernel_cuda_kernel_backward_param_10];
	ld.param.u64 	%rd40, [dbc_energy_kernel_cuda_kernel_backward_param_9+8];
	ld.param.u64 	%rd39, [dbc_energy_kernel_cuda_kernel_backward_param_9];
	ld.param.u64 	%rd37, [dbc_energy_kernel_cuda_kernel_backward_param_8];
	ld.param.u64 	%rd35, [dbc_energy_kernel_cuda_kernel_backward_param_7];
	ld.param.u64 	%rd33, [dbc_energy_kernel_cuda_kernel_backward_param_6];
	ld.param.u64 	%rd32, [dbc_energy_kernel_cuda_kernel_backward_param_5+8];
	ld.param.u64 	%rd31, [dbc_energy_kernel_cuda_kernel_backward_param_5];
	ld.param.u64 	%rd29, [dbc_energy_kernel_cuda_kernel_backward_param_4];
	ld.param.u64 	%rd27, [dbc_energy_kernel_cuda_kernel_backward_param_3];
	ld.param.u64 	%rd25, [dbc_energy_kernel_cuda_kernel_backward_param_2];
	ld.param.u64 	%rd24, [dbc_energy_kernel_cuda_kernel_backward_param_1+8];
	ld.param.u64 	%rd23, [dbc_energy_kernel_cuda_kernel_backward_param_1];
	ld.param.u64 	%rd47, [dbc_energy_kernel_cuda_kernel_backward_param_0+24];
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r2, %ctaid.x;
	mul.wide.u32 	%rd48, %r1, %r2;
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd49, %r3;
	add.s64 	%rd50, %rd48, %rd49;
	setp.ge.u64 	%p1, %rd50, %rd47;
	@%p1 bra 	$L__BB1_32;

	cvta.to.global.u64 	%rd51, %rd41;
	cvta.to.global.u64 	%rd52, %rd29;
	cvta.to.global.u64 	%rd53, %rd27;
	bar.sync 	0;
	mad.lo.s32 	%r215, %r1, %r2, %r3;
	cvt.s64.s32 	%rd1, %r215;
	mul.wide.s32 	%rd2, %r195, %r215;
	add.s64 	%rd54, %rd51, %rd2;
	ld.global.f32 	%f56, [%rd54];
	setp.eq.f32 	%p2, %f56, 0f00000000;
	mul.wide.s32 	%rd55, %r139, %r215;
	add.s64 	%rd56, %rd53, %rd55;
	ld.global.u32 	%r216, [%rd56];
	mul.wide.s32 	%rd57, %r216, %r147;
	add.s64 	%rd58, %rd52, %rd57;
	ld.global.u32 	%r217, [%rd58];
	setp.eq.s32 	%p3, %r217, 1;
	or.pred  	%p4, %p2, %p3;
	@%p4 bra 	$L__BB1_30;

	cvta.to.global.u64 	%rd59, %rd25;
	cvt.s64.s32 	%rd60, %r131;
	mul.lo.s64 	%rd61, %rd60, %rd1;
	add.s64 	%rd62, %rd59, %rd61;
	ld.global.u32 	%r4, [%rd62];
	cvt.u32.u64 	%r218, %rd1;
	cvta.to.global.u64 	%rd3, %rd23;
	cvta.to.global.u64 	%rd63, %rd31;
	cvta.to.global.u64 	%rd4, %rd33;
	cvta.to.global.u64 	%rd5, %rd35;
	setp.lt.s32 	%p5, %r218, 0;
	cvt.s64.s32 	%rd64, %r155;
	mul.lo.s64 	%rd6, %rd64, %rd1;
	add.s64 	%rd7, %rd63, %rd6;
	mov.f32 	%f140, 0f00000000;
	mov.f32 	%f141, %f140;
	mov.f32 	%f142, %f140;
	@%p5 bra 	$L__BB1_6;

	cvta.to.global.u64 	%rd65, %rd37;
	cvt.s64.s32 	%rd66, %r179;
	mul.lo.s64 	%rd67, %rd66, %rd1;
	add.s64 	%rd68, %rd65, %rd67;
	ld.global.u32 	%r9, [%rd68];
	setp.lt.s32 	%p6, %r9, 0;
	@%p6 bra 	$L__BB1_5;

	mul.wide.s32 	%rd69, %r9, %r171;
	add.s64 	%rd70, %rd5, %rd69;
	ld.global.u32 	%r219, [%rd70];
	mul.wide.s32 	%rd71, %r219, %r163;
	cvt.s64.s32 	%rd72, %r164;
	mul.wide.s32 	%rd73, %r164, 3;
	add.s64 	%rd74, %rd71, %rd73;
	add.s64 	%rd75, %rd4, %rd74;
	add.s64 	%rd76, %rd4, %rd71;
	add.s64 	%rd77, %rd76, %rd72;
	add.s64 	%rd78, %rd77, %rd72;
	ld.global.u32 	%r220, [%rd76];
	mul.wide.s32 	%rd79, %r220, %r123;
	add.s64 	%rd80, %rd3, %rd79;
	ld.global.f32 	%f60, [%rd7];
	ld.global.f32 	%f61, [%rd80];
	ld.global.f32 	%f62, [%rd7+4];
	ld.global.f32 	%f63, [%rd80+4];
	mul.f32 	%f64, %f63, %f62;
	fma.rn.f32 	%f65, %f61, %f60, %f64;
	ld.global.f32 	%f66, [%rd7+8];
	ld.global.f32 	%f67, [%rd80+8];
	fma.rn.f32 	%f68, %f67, %f66, %f65;
	ld.global.u32 	%r221, [%rd77];
	mul.wide.s32 	%rd81, %r221, %r123;
	add.s64 	%rd82, %rd3, %rd81;
	ld.global.f32 	%f69, [%rd82];
	ld.global.f32 	%f70, [%rd82+4];
	mul.f32 	%f71, %f70, %f62;
	fma.rn.f32 	%f72, %f69, %f60, %f71;
	ld.global.f32 	%f73, [%rd82+8];
	fma.rn.f32 	%f74, %f73, %f66, %f72;
	ld.global.u32 	%r222, [%rd78];
	mul.wide.s32 	%rd83, %r222, %r123;
	add.s64 	%rd84, %rd3, %rd83;
	ld.global.f32 	%f75, [%rd84];
	ld.global.f32 	%f76, [%rd84+4];
	mul.f32 	%f77, %f76, %f62;
	fma.rn.f32 	%f78, %f75, %f60, %f77;
	ld.global.f32 	%f79, [%rd84+8];
	fma.rn.f32 	%f80, %f79, %f66, %f78;
	ld.global.u32 	%r223, [%rd75];
	mul.wide.s32 	%rd85, %r223, %r123;
	add.s64 	%rd86, %rd3, %rd85;
	ld.global.f32 	%f81, [%rd86];
	ld.global.f32 	%f82, [%rd86+4];
	ld.global.f32 	%f83, [%rd86+8];
	add.f32 	%f140, %f68, %f81;
	add.f32 	%f141, %f74, %f82;
	add.f32 	%f142, %f80, %f83;
	bra.uni 	$L__BB1_6;

$L__BB1_5:
	cvt.s64.s32 	%rd87, %r123;
	mul.lo.s64 	%rd88, %rd87, %rd1;
	add.s64 	%rd89, %rd3, %rd88;
	ld.global.f32 	%f142, [%rd89+8];
	ld.global.f32 	%f141, [%rd89+4];
	ld.global.f32 	%f140, [%rd89];

$L__BB1_6:
	mov.f32 	%f143, 0f00000000;
	cvt.s64.s32 	%rd90, %r203;
	mul.lo.s64 	%rd9, %rd90, %rd1;
	cvta.to.global.u64 	%rd91, %rd43;
	add.s64 	%rd92, %rd91, %rd9;
	ld.global.f32 	%f85, [%rd92];
	sub.f32 	%f10, %f140, %f85;
	ld.global.f32 	%f86, [%rd92+4];
	sub.f32 	%f11, %f141, %f86;
	ld.global.f32 	%f87, [%rd92+8];
	sub.f32 	%f12, %f142, %f87;
	cvt.s64.s32 	%rd93, %r187;
	mul.lo.s64 	%rd10, %rd93, %rd1;
	cvta.to.global.u64 	%rd94, %rd39;
	add.s64 	%rd95, %rd94, %rd10;
	ld.global.f32 	%f13, [%rd95];
	mul.f32 	%f88, %f11, %f11;
	fma.rn.f32 	%f89, %f10, %f10, %f88;
	fma.rn.f32 	%f14, %f12, %f12, %f89;
	setp.eq.s64 	%p7, %rd46, 0;
	@%p7 bra 	$L__BB1_8;

	mul.wide.s32 	%rd96, %r4, %r211;
	cvta.to.global.u64 	%rd97, %rd46;
	add.s64 	%rd98, %rd97, %rd96;
	ld.global.f32 	%f90, [%rd98];
	add.f32 	%f143, %f90, 0f00000000;

$L__BB1_8:
	mul.f32 	%f17, %f55, 0f3F000000;
	fma.rn.f32 	%f18, %f14, %f143, 0f00000000;
	mul.f32 	%f91, %f17, %f13;
	fma.rn.f32 	%f92, %f91, %f143, 0f00000000;
	fma.rn.f32 	%f93, %f10, %f92, 0f00000000;
	fma.rn.f32 	%f94, %f11, %f92, 0f00000000;
	fma.rn.f32 	%f95, %f12, %f92, 0f00000000;
	fma.rn.f32 	%f19, %f10, %f92, %f93;
	fma.rn.f32 	%f20, %f11, %f92, %f94;
	fma.rn.f32 	%f21, %f12, %f92, %f95;
	setp.eq.s64 	%p8, %rd40, 0;
	@%p8 bra 	$L__BB1_10;

	fma.rn.f32 	%f96, %f17, %f18, 0f00000000;
	cvta.to.global.u64 	%rd99, %rd40;
	add.s64 	%rd100, %rd99, %rd10;
	red.global.add.f32 	[%rd100], %f96;

$L__BB1_10:
	add.f32 	%f22, %f19, 0f00000000;
	add.f32 	%f23, %f20, 0f00000000;
	add.f32 	%f24, %f21, 0f00000000;
	setp.eq.s64 	%p9, %rd44, 0;
	@%p9 bra 	$L__BB1_12;

	mov.f32 	%f98, 0f00000000;
	sub.f32 	%f99, %f98, %f21;
	cvta.to.global.u64 	%rd101, %rd44;
	add.s64 	%rd102, %rd101, %rd9;
	sub.f32 	%f100, %f98, %f19;
	red.global.add.f32 	[%rd102], %f100;
	add.s64 	%rd103, %rd102, 4;
	sub.f32 	%f102, %f98, %f20;
	red.global.add.f32 	[%rd103], %f102;
	add.s64 	%rd104, %rd102, 8;
	red.global.add.f32 	[%rd104], %f99;

$L__BB1_12:
	cvta.to.global.u64 	%rd14, %rd24;
	cvta.to.global.u64 	%rd16, %rd32;
	@%p5 bra 	$L__BB1_30;

	cvta.to.global.u64 	%rd105, %rd37;
	cvt.s64.s32 	%rd106, %r179;
	mul.lo.s64 	%rd107, %rd106, %rd1;
	add.s64 	%rd108, %rd105, %rd107;
	ld.global.u32 	%r10, [%rd108];
	setp.lt.s32 	%p11, %r10, 0;
	@%p11 bra 	$L__BB1_28;

	mul.wide.s32 	%rd109, %r10, %r171;
	add.s64 	%rd110, %rd5, %rd109;
	ld.global.u32 	%r225, [%rd110];
	mul.wide.s32 	%rd111, %r225, %r163;
	cvt.s64.s32 	%rd112, %r164;
	mul.wide.s32 	%rd113, %r164, 3;
	add.s64 	%rd114, %rd111, %rd113;
	add.s64 	%rd17, %rd4, %rd114;
	add.s64 	%rd115, %rd4, %rd111;
	add.s64 	%rd116, %rd115, %rd112;
	add.s64 	%rd117, %rd116, %rd112;
	ld.global.u32 	%r226, [%rd115];
	cvt.s64.s32 	%rd18, %r123;
	mul.wide.s32 	%rd19, %r226, %r123;
	add.s64 	%rd118, %rd3, %rd19;
	ld.global.f32 	%f25, [%rd118];
	ld.global.f32 	%f26, [%rd118+4];
	ld.global.f32 	%f27, [%rd118+8];
	ld.global.f32 	%f28, [%rd7];
	ld.global.f32 	%f29, [%rd7+4];
	ld.global.f32 	%f30, [%rd7+8];
	ld.global.u32 	%r227, [%rd116];
	mul.wide.s32 	%rd20, %r227, %r123;
	add.s64 	%rd119, %rd3, %rd20;
	ld.global.f32 	%f31, [%rd119];
	ld.global.f32 	%f32, [%rd119+4];
	ld.global.f32 	%f33, [%rd119+8];
	ld.global.u32 	%r228, [%rd117];
	mul.wide.s32 	%rd21, %r228, %r123;
	add.s64 	%rd120, %rd3, %rd21;
	ld.global.f32 	%f34, [%rd120];
	ld.global.f32 	%f35, [%rd120+4];
	ld.global.f32 	%f36, [%rd120+8];
	setp.eq.s64 	%p12, %rd24, 0;
	@%p12 bra 	$L__BB1_16;

	ld.global.s32 	%rd121, [%rd17];
	mul.lo.s64 	%rd122, %rd121, %rd18;
	add.s64 	%rd123, %rd14, %rd122;
	red.global.add.f32 	[%rd123], %f22;
	add.s64 	%rd124, %rd123, 4;
	red.global.add.f32 	[%rd124], %f23;
	add.s64 	%rd125, %rd123, 8;
	red.global.add.f32 	[%rd125], %f24;

$L__BB1_16:
	fma.rn.f32 	%f37, %f28, %f24, 0f00000000;
	fma.rn.f32 	%f38, %f29, %f24, 0f00000000;
	fma.rn.f32 	%f39, %f30, %f24, 0f00000000;
	mul.f32 	%f40, %f34, %f24;
	mul.f32 	%f41, %f35, %f24;
	mul.f32 	%f42, %f36, %f24;
	setp.eq.s64 	%p13, %rd32, 0;
	@%p13 bra 	$L__BB1_18;

	add.f32 	%f108, %f42, 0f00000000;
	add.s64 	%rd126, %rd16, %rd6;
	add.f32 	%f109, %f40, 0f00000000;
	red.global.add.f32 	[%rd126], %f109;
	add.s64 	%rd127, %rd126, 4;
	add.f32 	%f111, %f41, 0f00000000;
	red.global.add.f32 	[%rd127], %f111;
	add.s64 	%rd128, %rd126, 8;
	red.global.add.f32 	[%rd128], %f108;

$L__BB1_18:
	@%p12 bra 	$L__BB1_20;

	add.s64 	%rd129, %rd14, %rd21;
	red.global.add.f32 	[%rd129], %f37;
	add.s64 	%rd130, %rd129, 4;
	red.global.add.f32 	[%rd130], %f38;
	add.s64 	%rd131, %rd129, 8;
	red.global.add.f32 	[%rd131], %f39;

$L__BB1_20:
	fma.rn.f32 	%f43, %f28, %f23, 0f00000000;
	fma.rn.f32 	%f44, %f29, %f23, 0f00000000;
	fma.rn.f32 	%f45, %f30, %f23, 0f00000000;
	mul.f32 	%f46, %f31, %f23;
	mul.f32 	%f47, %f32, %f23;
	mul.f32 	%f48, %f33, %f23;
	@%p13 bra 	$L__BB1_22;

	add.f32 	%f117, %f48, 0f00000000;
	add.s64 	%rd132, %rd16, %rd6;
	add.f32 	%f118, %f46, 0f00000000;
	red.global.add.f32 	[%rd132], %f118;
	add.s64 	%rd133, %rd132, 4;
	add.f32 	%f120, %f47, 0f00000000;
	red.global.add.f32 	[%rd133], %f120;
	add.s64 	%rd134, %rd132, 8;
	red.global.add.f32 	[%rd134], %f117;

$L__BB1_22:
	@%p12 bra 	$L__BB1_24;

	add.s64 	%rd135, %rd14, %rd20;
	red.global.add.f32 	[%rd135], %f43;
	add.s64 	%rd136, %rd135, 4;
	red.global.add.f32 	[%rd136], %f44;
	add.s64 	%rd137, %rd135, 8;
	red.global.add.f32 	[%rd137], %f45;

$L__BB1_24:
	fma.rn.f32 	%f49, %f28, %f22, 0f00000000;
	fma.rn.f32 	%f50, %f29, %f22, 0f00000000;
	fma.rn.f32 	%f51, %f30, %f22, 0f00000000;
	mul.f32 	%f52, %f25, %f22;
	mul.f32 	%f53, %f26, %f22;
	mul.f32 	%f54, %f27, %f22;
	@%p13 bra 	$L__BB1_26;

	add.f32 	%f126, %f54, 0f00000000;
	add.s64 	%rd138, %rd16, %rd6;
	add.f32 	%f127, %f52, 0f00000000;
	red.global.add.f32 	[%rd138], %f127;
	add.s64 	%rd139, %rd138, 4;
	add.f32 	%f129, %f53, 0f00000000;
	red.global.add.f32 	[%rd139], %f129;
	add.s64 	%rd140, %rd138, 8;
	red.global.add.f32 	[%rd140], %f126;

$L__BB1_26:
	@%p12 bra 	$L__BB1_30;

	add.s64 	%rd141, %rd14, %rd19;
	red.global.add.f32 	[%rd141], %f49;
	add.s64 	%rd142, %rd141, 4;
	red.global.add.f32 	[%rd142], %f50;
	add.s64 	%rd143, %rd141, 8;
	red.global.add.f32 	[%rd143], %f51;
	bra.uni 	$L__BB1_30;

$L__BB1_28:
	setp.eq.s64 	%p19, %rd24, 0;
	@%p19 bra 	$L__BB1_30;

	cvt.s64.s32 	%rd144, %r123;
	mul.lo.s64 	%rd145, %rd144, %rd1;
	add.s64 	%rd146, %rd14, %rd145;
	red.global.add.f32 	[%rd146], %f22;
	add.s64 	%rd147, %rd146, 4;
	red.global.add.f32 	[%rd147], %f23;
	add.s64 	%rd148, %rd146, 8;
	red.global.add.f32 	[%rd148], %f24;

$L__BB1_30:
	setp.eq.s64 	%p20, %rd42, 0;
	@%p20 bra 	$L__BB1_32;

	cvta.to.global.u64 	%rd149, %rd42;
	add.s64 	%rd150, %rd149, %rd2;
	red.global.add.f32 	[%rd150], 0f00000000;

$L__BB1_32:
	ret;

}
	// .globl	dbc_diff_kernel_cuda_kernel_forward
.visible .entry dbc_diff_kernel_cuda_kernel_forward(
	.param .align 8 .b8 dbc_diff_kernel_cuda_kernel_forward_param_0[32],
	.param .align 8 .b8 dbc_diff_kernel_cuda_kernel_forward_param_1[56],
	.param .align 8 .b8 dbc_diff_kernel_cuda_kernel_forward_param_2[56],
	.param .align 8 .b8 dbc_diff_kernel_cuda_kernel_forward_param_3[56],
	.param .align 8 .b8 dbc_diff_kernel_cuda_kernel_forward_param_4[56],
	.param .align 8 .b8 dbc_diff_kernel_cuda_kernel_forward_param_5[56],
	.param .align 8 .b8 dbc_diff_kernel_cuda_kernel_forward_param_6[56],
	.param .align 8 .b8 dbc_diff_kernel_cuda_kernel_forward_param_7[56],
	.param .align 8 .b8 dbc_diff_kernel_cuda_kernel_forward_param_8[56],
	.param .align 8 .b8 dbc_diff_kernel_cuda_kernel_forward_param_9[56],
	.param .align 8 .b8 dbc_diff_kernel_cuda_kernel_forward_param_10[56],
	.param .f32 dbc_diff_kernel_cuda_kernel_forward_param_11,
	.param .f32 dbc_diff_kernel_cuda_kernel_forward_param_12,
	.param .align 8 .b8 dbc_diff_kernel_cuda_kernel_forward_param_13[56]
)
{
	.reg .pred 	%p<15>;
	.reg .b16 	%rs<89>;
	.reg .f32 	%f<82>;
	.reg .b32 	%r<214>;
	.reg .b64 	%rd<115>;


	ld.param.v2.u32 	{%r117, %r118}, [dbc_diff_kernel_cuda_kernel_forward_param_1+32];
	ld.param.v2.u32 	{%r125, %r126}, [dbc_diff_kernel_cuda_kernel_forward_param_2+32];
	ld.param.v2.u32 	{%r133, %r134}, [dbc_diff_kernel_cuda_kernel_forward_param_3+32];
	ld.param.v2.u32 	{%r141, %r142}, [dbc_diff_kernel_cuda_kernel_forward_param_4+32];
	ld.param.v2.u32 	{%r149, %r150}, [dbc_diff_kernel_cuda_kernel_forward_param_5+32];
	ld.param.v2.u32 	{%r157, %r158}, [dbc_diff_kernel_cuda_kernel_forward_param_6+32];
	ld.param.v2.u32 	{%r165, %r166}, [dbc_diff_kernel_cuda_kernel_forward_param_7+32];
	ld.param.v2.u32 	{%r173, %r174}, [dbc_diff_kernel_cuda_kernel_forward_param_8+32];
	ld.param.v2.u32 	{%r181, %r182}, [dbc_diff_kernel_cuda_kernel_forward_param_9+32];
	ld.param.v2.u32 	{%r189, %r190}, [dbc_diff_kernel_cuda_kernel_forward_param_10+32];
	ld.param.f32 	%f13, [dbc_diff_kernel_cuda_kernel_forward_param_11];
	ld.param.f32 	%f14, [dbc_diff_kernel_cuda_kernel_forward_param_12];
	ld.param.v2.u32 	{%r197, %r198}, [dbc_diff_kernel_cuda_kernel_forward_param_13+32];
	ld.param.u64 	%rd29, [dbc_diff_kernel_cuda_kernel_forward_param_13];
	ld.param.u64 	%rd27, [dbc_diff_kernel_cuda_kernel_forward_param_10];
	ld.param.u64 	%rd25, [dbc_diff_kernel_cuda_kernel_forward_param_9];
	ld.param.u64 	%rd23, [dbc_diff_kernel_cuda_kernel_forward_param_8];
	ld.param.u64 	%rd21, [dbc_diff_kernel_cuda_kernel_forward_param_7];
	ld.param.u64 	%rd19, [dbc_diff_kernel_cuda_kernel_forward_param_6];
	ld.param.u64 	%rd17, [dbc_diff_kernel_cuda_kernel_forward_param_5];
	ld.param.u64 	%rd15, [dbc_diff_kernel_cuda_kernel_forward_param_4];
	ld.param.u64 	%rd13, [dbc_diff_kernel_cuda_kernel_forward_param_3];
	ld.param.u64 	%rd11, [dbc_diff_kernel_cuda_kernel_forward_param_2];
	ld.param.u64 	%rd9, [dbc_diff_kernel_cuda_kernel_forward_param_1];
	ld.param.u64 	%rd31, [dbc_diff_kernel_cuda_kernel_forward_param_0+24];
	mov.u32 	%r3, %ntid.x;
	mov.u32 	%r4, %ctaid.x;
	mul.wide.u32 	%rd32, %r3, %r4;
	mov.u32 	%r5, %tid.x;
	cvt.u64.u32 	%rd33, %r5;
	add.s64 	%rd34, %rd32, %rd33;
	setp.ge.u64 	%p1, %rd34, %rd31;
	@%p1 bra 	$L__BB2_13;

	cvta.to.global.u64 	%rd35, %rd25;
	cvta.to.global.u64 	%rd36, %rd13;
	cvta.to.global.u64 	%rd37, %rd11;
	bar.sync 	0;
	mad.lo.s32 	%r201, %r3, %r4, %r5;
	cvt.s64.s32 	%rd1, %r201;
	mul.wide.s32 	%rd38, %r181, %r201;
	add.s64 	%rd39, %rd35, %rd38;
	ld.global.f32 	%f15, [%rd39];
	setp.eq.f32 	%p2, %f15, 0f00000000;
	mul.wide.s32 	%rd40, %r125, %r201;
	add.s64 	%rd41, %rd37, %rd40;
	ld.global.u32 	%r202, [%rd41];
	mul.wide.s32 	%rd42, %r202, %r133;
	add.s64 	%rd43, %rd36, %rd42;
	ld.global.u32 	%r203, [%rd43];
	setp.eq.s32 	%p3, %r203, 1;
	or.pred  	%p4, %p2, %p3;
	@%p4 bra 	$L__BB2_13;

	cvt.u32.u64 	%r6, %rd1;
	cvta.to.global.u64 	%rd2, %rd9;
	cvta.to.global.u64 	%rd44, %rd15;
	cvta.to.global.u64 	%rd3, %rd17;
	cvta.to.global.u64 	%rd4, %rd19;
	setp.lt.s32 	%p5, %r6, 0;
	cvt.s64.s32 	%rd45, %r141;
	mul.lo.s64 	%rd46, %rd45, %rd1;
	add.s64 	%rd5, %rd44, %rd46;
	@%p5 bra 	$L__BB2_6;

	cvta.to.global.u64 	%rd47, %rd21;
	cvt.s64.s32 	%rd48, %r165;
	mul.lo.s64 	%rd49, %rd48, %rd1;
	add.s64 	%rd50, %rd47, %rd49;
	ld.global.u32 	%r11, [%rd50];
	setp.lt.s32 	%p6, %r11, 0;
	@%p6 bra 	$L__BB2_5;

	mul.wide.s32 	%rd51, %r11, %r157;
	add.s64 	%rd52, %rd4, %rd51;
	ld.global.u32 	%r204, [%rd52];
	mul.wide.s32 	%rd53, %r204, %r149;
	cvt.s64.s32 	%rd54, %r150;
	mul.wide.s32 	%rd55, %r150, 3;
	add.s64 	%rd56, %rd53, %rd55;
	add.s64 	%rd57, %rd3, %rd56;
	add.s64 	%rd58, %rd3, %rd53;
	add.s64 	%rd59, %rd58, %rd54;
	add.s64 	%rd60, %rd59, %rd54;
	ld.global.u32 	%r205, [%rd58];
	mul.wide.s32 	%rd61, %r205, %r117;
	add.s64 	%rd62, %rd2, %rd61;
	ld.global.f32 	%f16, [%rd5];
	ld.global.f32 	%f17, [%rd62];
	ld.global.f32 	%f18, [%rd5+4];
	ld.global.f32 	%f19, [%rd62+4];
	mul.f32 	%f20, %f19, %f18;
	fma.rn.f32 	%f21, %f17, %f16, %f20;
	ld.global.f32 	%f22, [%rd5+8];
	ld.global.f32 	%f23, [%rd62+8];
	fma.rn.f32 	%f24, %f23, %f22, %f21;
	ld.global.u32 	%r206, [%rd59];
	mul.wide.s32 	%rd63, %r206, %r117;
	add.s64 	%rd64, %rd2, %rd63;
	ld.global.f32 	%f25, [%rd64];
	ld.global.f32 	%f26, [%rd64+4];
	mul.f32 	%f27, %f26, %f18;
	fma.rn.f32 	%f28, %f25, %f16, %f27;
	ld.global.f32 	%f29, [%rd64+8];
	fma.rn.f32 	%f30, %f29, %f22, %f28;
	ld.global.u32 	%r207, [%rd60];
	mul.wide.s32 	%rd65, %r207, %r117;
	add.s64 	%rd66, %rd2, %rd65;
	ld.global.f32 	%f31, [%rd66];
	ld.global.f32 	%f32, [%rd66+4];
	mul.f32 	%f33, %f32, %f18;
	fma.rn.f32 	%f34, %f31, %f16, %f33;
	ld.global.f32 	%f35, [%rd66+8];
	fma.rn.f32 	%f36, %f35, %f22, %f34;
	ld.global.u32 	%r208, [%rd57];
	mul.wide.s32 	%rd67, %r208, %r117;
	add.s64 	%rd68, %rd2, %rd67;
	ld.global.f32 	%f37, [%rd68];
	ld.global.f32 	%f38, [%rd68+4];
	ld.global.f32 	%f39, [%rd68+8];
	add.f32 	%f79, %f24, %f37;
	add.f32 	%f80, %f30, %f38;
	add.f32 	%f81, %f36, %f39;
	bra.uni 	$L__BB2_7;

$L__BB2_6:
	mov.f32 	%f79, 0f00000000;
	mov.f32 	%f80, %f79;
	mov.f32 	%f81, %f79;
	bra.uni 	$L__BB2_7;

$L__BB2_5:
	cvt.s64.s32 	%rd69, %r117;
	mul.lo.s64 	%rd70, %rd69, %rd1;
	add.s64 	%rd71, %rd2, %rd70;
	ld.global.f32 	%f81, [%rd71+8];
	ld.global.f32 	%f80, [%rd71+4];
	ld.global.f32 	%f79, [%rd71];

$L__BB2_7:
	cvt.s64.s32 	%rd72, %r189;
	mul.lo.s64 	%rd73, %rd72, %rd1;
	cvta.to.global.u64 	%rd74, %rd27;
	add.s64 	%rd75, %rd74, %rd73;
	ld.global.f32 	%f43, [%rd75];
	sub.f32 	%f44, %f79, %f43;
	ld.global.f32 	%f45, [%rd75+4];
	sub.f32 	%f46, %f80, %f45;
	ld.global.f32 	%f47, [%rd75+8];
	sub.f32 	%f48, %f81, %f47;
	cvt.s64.s32 	%rd76, %r173;
	mul.lo.s64 	%rd77, %rd76, %rd1;
	cvta.to.global.u64 	%rd78, %rd23;
	add.s64 	%rd79, %rd78, %rd77;
	ld.global.f32 	%f49, [%rd79];
	mul.f32 	%f50, %f49, %f13;
	mul.f32 	%f51, %f50, %f14;
	mul.f32 	%f10, %f44, %f51;
	mul.f32 	%f11, %f46, %f51;
	mul.f32 	%f12, %f48, %f51;
	cvta.to.global.u64 	%rd8, %rd29;
	setp.neu.f32 	%p7, %f10, 0f00000000;
	setp.neu.f32 	%p8, %f11, 0f00000000;
	or.pred  	%p9, %p7, %p8;
	@%p9 bra 	$L__BB2_9;
	bra.uni 	$L__BB2_8;

$L__BB2_9:
	@%p5 bra 	$L__BB2_13;
	bra.uni 	$L__BB2_10;

$L__BB2_8:
	setp.eq.f32 	%p11, %f12, 0f00000000;
	or.pred  	%p12, %p11, %p5;
	@%p12 bra 	$L__BB2_13;

$L__BB2_10:
	cvt.s64.s32 	%rd80, %r165;
	mul.lo.s64 	%rd81, %rd80, %rd1;
	cvta.to.global.u64 	%rd82, %rd21;
	add.s64 	%rd83, %rd82, %rd81;
	ld.global.u32 	%r13, [%rd83];
	setp.lt.s32 	%p14, %r13, 0;
	@%p14 bra 	$L__BB2_12;

	mul.wide.s32 	%rd84, %r13, %r157;
	add.s64 	%rd85, %rd4, %rd84;
	ld.global.u32 	%r209, [%rd85];
	mul.wide.s32 	%rd86, %r209, %r149;
	cvt.s64.s32 	%rd87, %r150;
	mul.wide.s32 	%rd88, %r150, 3;
	add.s64 	%rd89, %rd86, %rd88;
	add.s64 	%rd90, %rd3, %rd89;
	add.s64 	%rd91, %rd3, %rd86;
	ld.global.u32 	%r210, [%rd91];
	add.s64 	%rd92, %rd91, %rd87;
	ld.global.u32 	%r211, [%rd92];
	add.s64 	%rd93, %rd92, %rd87;
	ld.global.u32 	%r212, [%rd93];
	ld.global.f32 	%f52, [%rd5];
	ld.global.f32 	%f53, [%rd5+4];
	ld.global.f32 	%f54, [%rd5+8];
	ld.global.u32 	%r213, [%rd90];
	mul.wide.s32 	%rd94, %r213, %r197;
	add.s64 	%rd95, %rd8, %rd94;
	red.global.add.f32 	[%rd95], %f10;
	add.s64 	%rd96, %rd95, 4;
	red.global.add.f32 	[%rd96], %f11;
	add.s64 	%rd97, %rd95, 8;
	red.global.add.f32 	[%rd97], %f12;
	mul.f32 	%f58, %f52, %f10;
	mul.f32 	%f59, %f53, %f10;
	mul.f32 	%f60, %f54, %f10;
	mul.wide.s32 	%rd98, %r210, %r197;
	add.s64 	%rd99, %rd8, %rd98;
	red.global.add.f32 	[%rd99], %f58;
	add.s64 	%rd100, %rd99, 4;
	red.global.add.f32 	[%rd100], %f59;
	add.s64 	%rd101, %rd99, 8;
	red.global.add.f32 	[%rd101], %f60;
	mul.f32 	%f64, %f52, %f11;
	mul.f32 	%f65, %f53, %f11;
	mul.f32 	%f66, %f54, %f11;
	mul.wide.s32 	%rd102, %r211, %r197;
	add.s64 	%rd103, %rd8, %rd102;
	red.global.add.f32 	[%rd103], %f64;
	add.s64 	%rd104, %rd103, 4;
	red.global.add.f32 	[%rd104], %f65;
	add.s64 	%rd105, %rd103, 8;
	red.global.add.f32 	[%rd105], %f66;
	mul.f32 	%f70, %f52, %f12;
	mul.f32 	%f71, %f53, %f12;
	mul.f32 	%f72, %f54, %f12;
	mul.wide.s32 	%rd106, %r212, %r197;
	add.s64 	%rd107, %rd8, %rd106;
	red.global.add.f32 	[%rd107], %f70;
	add.s64 	%rd108, %rd107, 4;
	red.global.add.f32 	[%rd108], %f71;
	add.s64 	%rd109, %rd107, 8;
	red.global.add.f32 	[%rd109], %f72;
	bra.uni 	$L__BB2_13;

$L__BB2_12:
	cvt.s64.s32 	%rd110, %r197;
	mul.lo.s64 	%rd111, %rd110, %rd1;
	add.s64 	%rd112, %rd8, %rd111;
	red.global.add.f32 	[%rd112], %f10;
	add.s64 	%rd113, %rd112, 4;
	red.global.add.f32 	[%rd113], %f11;
	add.s64 	%rd114, %rd112, 8;
	red.global.add.f32 	[%rd114], %f12;

$L__BB2_13:
	ret;

}
	// .globl	dbc_diff_kernel_cuda_kernel_backward
.visible .entry dbc_diff_kernel_cuda_kernel_backward(
	.param .align 8 .b8 dbc_diff_kernel_cuda_kernel_backward_param_0[32],
	.param .align 8 .b8 dbc_diff_kernel_cuda_kernel_backward_param_1[56],
	.param .align 8 .b8 dbc_diff_kernel_cuda_kernel_backward_param_2[56],
	.param .align 8 .b8 dbc_diff_kernel_cuda_kernel_backward_param_3[56],
	.param .align 8 .b8 dbc_diff_kernel_cuda_kernel_backward_param_4[56],
	.param .align 8 .b8 dbc_diff_kernel_cuda_kernel_backward_param_5[56],
	.param .align 8 .b8 dbc_diff_kernel_cuda_kernel_backward_param_6[56],
	.param .align 8 .b8 dbc_diff_kernel_cuda_kernel_backward_param_7[56],
	.param .align 8 .b8 dbc_diff_kernel_cuda_kernel_backward_param_8[56],
	.param .align 8 .b8 dbc_diff_kernel_cuda_kernel_backward_param_9[56],
	.param .align 8 .b8 dbc_diff_kernel_cuda_kernel_backward_param_10[56],
	.param .f32 dbc_diff_kernel_cuda_kernel_backward_param_11,
	.param .f32 dbc_diff_kernel_cuda_kernel_backward_param_12,
	.param .align 8 .b8 dbc_diff_kernel_cuda_kernel_backward_param_13[56],
	.param .align 8 .b8 dbc_diff_kernel_cuda_kernel_backward_param_14[56],
	.param .align 8 .b8 dbc_diff_kernel_cuda_kernel_backward_param_15[56],
	.param .align 8 .b8 dbc_diff_kernel_cuda_kernel_backward_param_16[56],
	.param .align 8 .b8 dbc_diff_kernel_cuda_kernel_backward_param_17[56],
	.param .align 8 .b8 dbc_diff_kernel_cuda_kernel_backward_param_18[56],
	.param .align 8 .b8 dbc_diff_kernel_cuda_kernel_backward_param_19[56],
	.param .align 8 .b8 dbc_diff_kernel_cuda_kernel_backward_param_20[56],
	.param .align 8 .b8 dbc_diff_kernel_cuda_kernel_backward_param_21[56],
	.param .align 8 .b8 dbc_diff_kernel_cuda_kernel_backward_param_22[56],
	.param .align 8 .b8 dbc_diff_kernel_cuda_kernel_backward_param_23[56],
	.param .f32 dbc_diff_kernel_cuda_kernel_backward_param_24,
	.param .f32 dbc_diff_kernel_cuda_kernel_backward_param_25,
	.param .align 8 .b8 dbc_diff_kernel_cuda_kernel_backward_param_26[56]
)
{
	.reg .pred 	%p<39>;
	.reg .b16 	%rs<89>;
	.reg .f32 	%f<275>;
	.reg .b32 	%r<224>;
	.reg .b64 	%rd<224>;


	ld.param.v2.u32 	{%r120, %r121}, [dbc_diff_kernel_cuda_kernel_backward_param_1+32];
	ld.param.v2.u32 	{%r128, %r129}, [dbc_diff_kernel_cuda_kernel_backward_param_2+32];
	ld.param.v2.u32 	{%r136, %r137}, [dbc_diff_kernel_cuda_kernel_backward_param_3+32];
	ld.param.v2.u32 	{%r144, %r145}, [dbc_diff_kernel_cuda_kernel_backward_param_4+32];
	ld.param.v2.u32 	{%r152, %r153}, [dbc_diff_kernel_cuda_kernel_backward_param_5+32];
	ld.param.v2.u32 	{%r160, %r161}, [dbc_diff_kernel_cuda_kernel_backward_param_6+32];
	ld.param.v2.u32 	{%r168, %r169}, [dbc_diff_kernel_cuda_kernel_backward_param_7+32];
	ld.param.v2.u32 	{%r176, %r177}, [dbc_diff_kernel_cuda_kernel_backward_param_8+32];
	ld.param.v2.u32 	{%r184, %r185}, [dbc_diff_kernel_cuda_kernel_backward_param_9+32];
	ld.param.v2.u32 	{%r192, %r193}, [dbc_diff_kernel_cuda_kernel_backward_param_10+32];
	ld.param.v2.u32 	{%r200, %r201}, [dbc_diff_kernel_cuda_kernel_backward_param_13+32];
	ld.param.u64 	%rd53, [dbc_diff_kernel_cuda_kernel_backward_param_13+8];
	ld.param.u64 	%rd52, [dbc_diff_kernel_cuda_kernel_backward_param_13];
	ld.param.u64 	%rd50, [dbc_diff_kernel_cuda_kernel_backward_param_10];
	ld.param.u64 	%rd48, [dbc_diff_kernel_cuda_kernel_backward_param_9];
	ld.param.u64 	%rd44, [dbc_diff_kernel_cuda_kernel_backward_param_7];
	ld.param.u64 	%rd42, [dbc_diff_kernel_cuda_kernel_backward_param_6];
	ld.param.u64 	%rd40, [dbc_diff_kernel_cuda_kernel_backward_param_5];
	ld.param.u64 	%rd38, [dbc_diff_kernel_cuda_kernel_backward_param_4];
	ld.param.u64 	%rd36, [dbc_diff_kernel_cuda_kernel_backward_param_3];
	ld.param.u64 	%rd34, [dbc_diff_kernel_cuda_kernel_backward_param_2];
	ld.param.u64 	%rd33, [dbc_diff_kernel_cuda_kernel_backward_param_1+8];
	ld.param.u64 	%rd32, [dbc_diff_kernel_cuda_kernel_backward_param_1];
	ld.param.u64 	%rd54, [dbc_diff_kernel_cuda_kernel_backward_param_0+24];
	mov.u32 	%r3, %ntid.x;
	mov.u32 	%r4, %ctaid.x;
	mul.wide.u32 	%rd55, %r3, %r4;
	mov.u32 	%r5, %tid.x;
	cvt.u64.u32 	%rd56, %r5;
	add.s64 	%rd57, %rd55, %rd56;
	setp.ge.u64 	%p2, %rd57, %rd54;
	@%p2 bra 	$L__BB3_53;

	cvta.to.global.u64 	%rd58, %rd48;
	cvta.to.global.u64 	%rd59, %rd36;
	cvta.to.global.u64 	%rd60, %rd34;
	bar.sync 	0;
	mad.lo.s32 	%r204, %r3, %r4, %r5;
	cvt.s64.s32 	%rd1, %r204;
	mul.wide.s32 	%rd2, %r184, %r204;
	add.s64 	%rd61, %rd58, %rd2;
	ld.global.f32 	%f98, [%rd61];
	setp.eq.f32 	%p3, %f98, 0f00000000;
	mul.wide.s32 	%rd62, %r128, %r204;
	add.s64 	%rd63, %rd60, %rd62;
	ld.global.u32 	%r205, [%rd63];
	mul.wide.s32 	%rd64, %r205, %r136;
	add.s64 	%rd65, %rd59, %rd64;
	ld.global.u32 	%r206, [%rd65];
	setp.eq.s32 	%p4, %r206, 1;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	$L__BB3_51;

	cvt.u32.u64 	%r6, %rd1;
	cvta.to.global.u64 	%rd3, %rd32;
	cvta.to.global.u64 	%rd66, %rd38;
	cvta.to.global.u64 	%rd4, %rd40;
	cvta.to.global.u64 	%rd5, %rd42;
	setp.lt.s32 	%p6, %r6, 0;
	cvt.s64.s32 	%rd67, %r144;
	mul.lo.s64 	%rd6, %rd67, %rd1;
	add.s64 	%rd7, %rd66, %rd6;
	@%p6 bra 	$L__BB3_6;

	cvta.to.global.u64 	%rd68, %rd44;
	cvt.s64.s32 	%rd69, %r168;
	mul.lo.s64 	%rd70, %rd69, %rd1;
	add.s64 	%rd71, %rd68, %rd70;
	ld.global.u32 	%r12, [%rd71];
	setp.lt.s32 	%p7, %r12, 0;
	@%p7 bra 	$L__BB3_5;

	mul.wide.s32 	%rd72, %r12, %r160;
	add.s64 	%rd73, %rd5, %rd72;
	ld.global.u32 	%r207, [%rd73];
	mul.wide.s32 	%rd74, %r207, %r152;
	cvt.s64.s32 	%rd75, %r153;
	mul.wide.s32 	%rd76, %r153, 3;
	add.s64 	%rd77, %rd74, %rd76;
	add.s64 	%rd78, %rd4, %rd77;
	add.s64 	%rd79, %rd4, %rd74;
	add.s64 	%rd80, %rd79, %rd75;
	add.s64 	%rd81, %rd80, %rd75;
	ld.global.u32 	%r208, [%rd79];
	mul.wide.s32 	%rd82, %r208, %r120;
	add.s64 	%rd83, %rd3, %rd82;
	ld.global.f32 	%f99, [%rd7];
	ld.global.f32 	%f100, [%rd83];
	ld.global.f32 	%f101, [%rd7+4];
	ld.global.f32 	%f102, [%rd83+4];
	mul.f32 	%f103, %f102, %f101;
	fma.rn.f32 	%f104, %f100, %f99, %f103;
	ld.global.f32 	%f105, [%rd7+8];
	ld.global.f32 	%f106, [%rd83+8];
	fma.rn.f32 	%f107, %f106, %f105, %f104;
	ld.global.u32 	%r209, [%rd80];
	mul.wide.s32 	%rd84, %r209, %r120;
	add.s64 	%rd85, %rd3, %rd84;
	ld.global.f32 	%f108, [%rd85];
	ld.global.f32 	%f109, [%rd85+4];
	mul.f32 	%f110, %f109, %f101;
	fma.rn.f32 	%f111, %f108, %f99, %f110;
	ld.global.f32 	%f112, [%rd85+8];
	fma.rn.f32 	%f113, %f112, %f105, %f111;
	ld.global.u32 	%r210, [%rd81];
	mul.wide.s32 	%rd86, %r210, %r120;
	add.s64 	%rd87, %rd3, %rd86;
	ld.global.f32 	%f114, [%rd87];
	ld.global.f32 	%f115, [%rd87+4];
	mul.f32 	%f116, %f115, %f101;
	fma.rn.f32 	%f117, %f114, %f99, %f116;
	ld.global.f32 	%f118, [%rd87+8];
	fma.rn.f32 	%f119, %f118, %f105, %f117;
	ld.global.u32 	%r211, [%rd78];
	mul.wide.s32 	%rd88, %r211, %r120;
	add.s64 	%rd89, %rd3, %rd88;
	ld.global.f32 	%f120, [%rd89];
	ld.global.f32 	%f121, [%rd89+4];
	ld.global.f32 	%f122, [%rd89+8];
	add.f32 	%f257, %f107, %f120;
	add.f32 	%f258, %f113, %f121;
	add.f32 	%f259, %f119, %f122;
	bra.uni 	$L__BB3_7;

$L__BB3_6:
	mov.f32 	%f257, 0f00000000;
	mov.f32 	%f258, %f257;
	mov.f32 	%f259, %f257;
	bra.uni 	$L__BB3_7;

$L__BB3_5:
	cvt.s64.s32 	%rd90, %r120;
	mul.lo.s64 	%rd91, %rd90, %rd1;
	add.s64 	%rd92, %rd3, %rd91;
	ld.global.f32 	%f259, [%rd92+8];
	ld.global.f32 	%f258, [%rd92+4];
	ld.global.f32 	%f257, [%rd92];

$L__BB3_7:
	ld.param.f32 	%f256, [dbc_diff_kernel_cuda_kernel_backward_param_12];
	ld.param.f32 	%f255, [dbc_diff_kernel_cuda_kernel_backward_param_11];
	ld.param.u64 	%rd222, [dbc_diff_kernel_cuda_kernel_backward_param_8];
	ld.param.u64 	%rd221, [dbc_diff_kernel_cuda_kernel_backward_param_7];
	cvta.to.global.u64 	%rd93, %rd221;
	cvt.s64.s32 	%rd94, %r192;
	mul.lo.s64 	%rd10, %rd94, %rd1;
	cvta.to.global.u64 	%rd95, %rd50;
	add.s64 	%rd96, %rd95, %rd10;
	ld.global.f32 	%f126, [%rd96];
	sub.f32 	%f10, %f257, %f126;
	ld.global.f32 	%f127, [%rd96+4];
	sub.f32 	%f11, %f258, %f127;
	ld.global.f32 	%f128, [%rd96+8];
	sub.f32 	%f12, %f259, %f128;
	cvt.s64.s32 	%rd97, %r176;
	mul.lo.s64 	%rd11, %rd97, %rd1;
	cvta.to.global.u64 	%rd98, %rd222;
	add.s64 	%rd99, %rd98, %rd11;
	ld.global.f32 	%f129, [%rd99];
	mul.f32 	%f130, %f129, %f255;
	mul.f32 	%f13, %f130, %f256;
	mul.f32 	%f14, %f10, %f13;
	mul.f32 	%f15, %f11, %f13;
	mul.f32 	%f16, %f12, %f13;
	cvta.to.global.u64 	%rd12, %rd52;
	setp.neu.f32 	%p8, %f14, 0f00000000;
	setp.neu.f32 	%p9, %f15, 0f00000000;
	or.pred  	%p1, %p8, %p9;
	cvt.s64.s32 	%rd100, %r168;
	mul.lo.s64 	%rd101, %rd100, %rd1;
	add.s64 	%rd13, %rd93, %rd101;
	@%p1 bra 	$L__BB3_9;
	bra.uni 	$L__BB3_8;

$L__BB3_9:
	@%p6 bra 	$L__BB3_13;
	bra.uni 	$L__BB3_10;

$L__BB3_8:
	setp.eq.f32 	%p11, %f16, 0f00000000;
	or.pred  	%p12, %p11, %p6;
	@%p12 bra 	$L__BB3_13;

$L__BB3_10:
	ld.global.u32 	%r14, [%rd13];
	setp.lt.s32 	%p14, %r14, 0;
	@%p14 bra 	$L__BB3_12;

	mul.wide.s32 	%rd102, %r14, %r160;
	add.s64 	%rd103, %rd5, %rd102;
	ld.global.u32 	%r212, [%rd103];
	mul.wide.s32 	%rd104, %r212, %r152;
	cvt.s64.s32 	%rd105, %r153;
	mul.wide.s32 	%rd106, %r153, 3;
	add.s64 	%rd107, %rd104, %rd106;
	add.s64 	%rd108, %rd4, %rd107;
	add.s64 	%rd109, %rd4, %rd104;
	ld.global.u32 	%r213, [%rd109];
	add.s64 	%rd110, %rd109, %rd105;
	ld.global.u32 	%r214, [%rd110];
	add.s64 	%rd111, %rd110, %rd105;
	ld.global.u32 	%r215, [%rd111];
	ld.global.f32 	%f131, [%rd7];
	ld.global.f32 	%f132, [%rd7+4];
	ld.global.f32 	%f133, [%rd7+8];
	ld.global.u32 	%r216, [%rd108];
	mul.wide.s32 	%rd112, %r216, %r200;
	add.s64 	%rd113, %rd12, %rd112;
	red.global.add.f32 	[%rd113], %f14;
	add.s64 	%rd114, %rd113, 4;
	red.global.add.f32 	[%rd114], %f15;
	add.s64 	%rd115, %rd113, 8;
	red.global.add.f32 	[%rd115], %f16;
	mul.f32 	%f137, %f131, %f14;
	mul.f32 	%f138, %f132, %f14;
	mul.f32 	%f139, %f133, %f14;
	mul.wide.s32 	%rd116, %r213, %r200;
	add.s64 	%rd117, %rd12, %rd116;
	red.global.add.f32 	[%rd117], %f137;
	add.s64 	%rd118, %rd117, 4;
	red.global.add.f32 	[%rd118], %f138;
	add.s64 	%rd119, %rd117, 8;
	red.global.add.f32 	[%rd119], %f139;
	mul.f32 	%f143, %f131, %f15;
	mul.f32 	%f144, %f132, %f15;
	mul.f32 	%f145, %f133, %f15;
	mul.wide.s32 	%rd120, %r214, %r200;
	add.s64 	%rd121, %rd12, %rd120;
	red.global.add.f32 	[%rd121], %f143;
	add.s64 	%rd122, %rd121, 4;
	red.global.add.f32 	[%rd122], %f144;
	add.s64 	%rd123, %rd121, 8;
	red.global.add.f32 	[%rd123], %f145;
	mul.f32 	%f149, %f131, %f16;
	mul.f32 	%f150, %f132, %f16;
	mul.f32 	%f151, %f133, %f16;
	mul.wide.s32 	%rd124, %r215, %r200;
	add.s64 	%rd125, %rd12, %rd124;
	red.global.add.f32 	[%rd125], %f149;
	add.s64 	%rd126, %rd125, 4;
	red.global.add.f32 	[%rd126], %f150;
	add.s64 	%rd127, %rd125, 8;
	red.global.add.f32 	[%rd127], %f151;
	bra.uni 	$L__BB3_13;

$L__BB3_12:
	cvt.s64.s32 	%rd128, %r200;
	mul.lo.s64 	%rd129, %rd128, %rd1;
	add.s64 	%rd130, %rd12, %rd129;
	red.global.add.f32 	[%rd130], %f14;
	add.s64 	%rd131, %rd130, 4;
	red.global.add.f32 	[%rd131], %f15;
	add.s64 	%rd132, %rd130, 8;
	red.global.add.f32 	[%rd132], %f16;

$L__BB3_13:
	ld.param.u64 	%rd223, [dbc_diff_kernel_cuda_kernel_backward_param_4+8];
	cvta.to.global.u64 	%rd15, %rd53;
	cvta.to.global.u64 	%rd17, %rd223;
	mov.f32 	%f272, 0f00000000;
	mov.f32 	%f273, 0f00000000;
	mov.f32 	%f274, 0f00000000;
	@%p1 bra 	$L__BB3_15;
	bra.uni 	$L__BB3_14;

$L__BB3_15:
	@%p6 bra 	$L__BB3_29;
	bra.uni 	$L__BB3_16;

$L__BB3_14:
	setp.eq.f32 	%p16, %f16, 0f00000000;
	or.pred  	%p17, %p16, %p6;
	@%p17 bra 	$L__BB3_29;

$L__BB3_16:
	ld.global.u32 	%r15, [%rd13];
	setp.lt.s32 	%p19, %r15, 0;
	@%p19 bra 	$L__BB3_27;

	mul.wide.s32 	%rd133, %r15, %r160;
	add.s64 	%rd134, %rd5, %rd133;
	ld.global.u32 	%r217, [%rd134];
	mul.wide.s32 	%rd135, %r217, %r152;
	cvt.s64.s32 	%rd136, %r153;
	mul.wide.s32 	%rd137, %r153, 3;
	add.s64 	%rd138, %rd135, %rd137;
	add.s64 	%rd139, %rd4, %rd138;
	ld.global.s32 	%rd18, [%rd139];
	add.s64 	%rd140, %rd4, %rd135;
	ld.global.s32 	%rd19, [%rd140];
	add.s64 	%rd141, %rd140, %rd136;
	ld.global.s32 	%rd20, [%rd141];
	add.s64 	%rd21, %rd141, %rd136;
	ld.global.f32 	%f17, [%rd7];
	ld.global.f32 	%f18, [%rd7+4];
	ld.global.f32 	%f19, [%rd7+8];
	setp.eq.s64 	%p20, %rd53, 0;
	mov.f32 	%f263, 0f00000000;
	mov.f32 	%f260, %f263;
	mov.f32 	%f261, %f263;
	mov.f32 	%f262, %f263;
	@%p20 bra 	$L__BB3_19;

	ld.global.u32 	%r218, [%rd21];
	mul.wide.s32 	%rd142, %r218, %r200;
	add.s64 	%rd143, %rd15, %rd142;
	ld.global.f32 	%f167, [%rd143];
	add.f32 	%f260, %f167, 0f00000000;
	ld.global.f32 	%f168, [%rd143+4];
	add.f32 	%f261, %f168, 0f00000000;
	ld.global.f32 	%f169, [%rd143+8];
	add.f32 	%f262, %f169, 0f00000000;

$L__BB3_19:
	fma.rn.f32 	%f26, %f16, %f260, 0f00000000;
	fma.rn.f32 	%f27, %f16, %f261, 0f00000000;
	fma.rn.f32 	%f28, %f16, %f262, 0f00000000;
	mul.f32 	%f173, %f18, %f261;
	fma.rn.f32 	%f174, %f17, %f260, %f173;
	fma.rn.f32 	%f175, %f19, %f262, %f174;
	add.f32 	%f272, %f175, 0f00000000;
	mov.f32 	%f264, %f263;
	mov.f32 	%f265, %f263;
	@%p20 bra 	$L__BB3_21;

	cvt.s64.s32 	%rd144, %r200;
	mul.lo.s64 	%rd145, %rd20, %rd144;
	add.s64 	%rd146, %rd15, %rd145;
	ld.global.f32 	%f176, [%rd146];
	add.f32 	%f263, %f176, 0f00000000;
	ld.global.f32 	%f177, [%rd146+4];
	add.f32 	%f264, %f177, 0f00000000;
	ld.global.f32 	%f178, [%rd146+8];
	add.f32 	%f265, %f178, 0f00000000;

$L__BB3_21:
	fma.rn.f32 	%f36, %f15, %f263, %f26;
	fma.rn.f32 	%f37, %f15, %f264, %f27;
	fma.rn.f32 	%f38, %f15, %f265, %f28;
	mul.f32 	%f182, %f18, %f264;
	fma.rn.f32 	%f183, %f17, %f263, %f182;
	fma.rn.f32 	%f184, %f19, %f265, %f183;
	add.f32 	%f273, %f184, 0f00000000;
	mov.f32 	%f266, 0f00000000;
	mov.f32 	%f267, %f266;
	mov.f32 	%f268, %f266;
	@%p20 bra 	$L__BB3_23;

	cvt.s64.s32 	%rd147, %r200;
	mul.lo.s64 	%rd148, %rd19, %rd147;
	add.s64 	%rd149, %rd15, %rd148;
	ld.global.f32 	%f185, [%rd149];
	add.f32 	%f266, %f185, 0f00000000;
	ld.global.f32 	%f186, [%rd149+4];
	add.f32 	%f267, %f186, 0f00000000;
	ld.global.f32 	%f187, [%rd149+8];
	add.f32 	%f268, %f187, 0f00000000;

$L__BB3_23:
	fma.rn.f32 	%f46, %f14, %f266, %f36;
	fma.rn.f32 	%f47, %f14, %f267, %f37;
	fma.rn.f32 	%f48, %f14, %f268, %f38;
	mul.f32 	%f188, %f18, %f267;
	fma.rn.f32 	%f189, %f17, %f266, %f188;
	fma.rn.f32 	%f190, %f19, %f268, %f189;
	add.f32 	%f274, %f190, 0f00000000;
	@%p20 bra 	$L__BB3_25;

	cvt.s64.s32 	%rd150, %r200;
	mul.lo.s64 	%rd151, %rd18, %rd150;
	add.s64 	%rd152, %rd15, %rd151;
	ld.global.f32 	%f191, [%rd152];
	add.f32 	%f274, %f274, %f191;
	ld.global.f32 	%f192, [%rd152+4];
	add.f32 	%f273, %f273, %f192;
	ld.global.f32 	%f193, [%rd152+8];
	add.f32 	%f272, %f272, %f193;

$L__BB3_25:
	ld.param.u64 	%rd209, [dbc_diff_kernel_cuda_kernel_backward_param_4+8];
	setp.eq.s64 	%p24, %rd209, 0;
	@%p24 bra 	$L__BB3_29;

	add.s64 	%rd155, %rd17, %rd6;
	red.global.add.f32 	[%rd155], %f46;
	add.s64 	%rd156, %rd155, 4;
	red.global.add.f32 	[%rd156], %f47;
	add.s64 	%rd157, %rd155, 8;
	red.global.add.f32 	[%rd157], %f48;
	bra.uni 	$L__BB3_29;

$L__BB3_27:
	setp.eq.s64 	%p25, %rd53, 0;
	@%p25 bra 	$L__BB3_29;

	cvt.s64.s32 	%rd158, %r200;
	mul.lo.s64 	%rd159, %rd158, %rd1;
	add.s64 	%rd160, %rd15, %rd159;
	ld.global.f32 	%f200, [%rd160];
	add.f32 	%f274, %f200, 0f00000000;
	ld.global.f32 	%f201, [%rd160+4];
	add.f32 	%f273, %f201, 0f00000000;
	ld.global.f32 	%f202, [%rd160+8];
	add.f32 	%f272, %f202, 0f00000000;

$L__BB3_29:
	ld.param.u64 	%rd210, [dbc_diff_kernel_cuda_kernel_backward_param_8+8];
	ld.param.f32 	%f253, [dbc_diff_kernel_cuda_kernel_backward_param_12];
	fma.rn.f32 	%f62, %f13, %f274, 0f00000000;
	fma.rn.f32 	%f63, %f13, %f273, 0f00000000;
	fma.rn.f32 	%f64, %f13, %f272, 0f00000000;
	mul.f32 	%f203, %f11, %f273;
	fma.rn.f32 	%f204, %f10, %f274, %f203;
	fma.rn.f32 	%f205, %f12, %f272, %f204;
	add.f32 	%f206, %f205, 0f00000000;
	fma.rn.f32 	%f65, %f206, %f253, 0f00000000;
	setp.eq.s64 	%p26, %rd210, 0;
	@%p26 bra 	$L__BB3_31;

	ld.param.u64 	%rd211, [dbc_diff_kernel_cuda_kernel_backward_param_8+8];
	ld.param.f32 	%f254, [dbc_diff_kernel_cuda_kernel_backward_param_11];
	fma.rn.f32 	%f207, %f65, %f254, 0f00000000;
	cvta.to.global.u64 	%rd161, %rd211;
	add.s64 	%rd162, %rd161, %rd11;
	red.global.add.f32 	[%rd162], %f207;

$L__BB3_31:
	ld.param.u64 	%rd212, [dbc_diff_kernel_cuda_kernel_backward_param_10+8];
	setp.eq.s64 	%p27, %rd212, 0;
	@%p27 bra 	$L__BB3_33;

	ld.param.u64 	%rd213, [dbc_diff_kernel_cuda_kernel_backward_param_10+8];
	mov.f32 	%f209, 0f00000000;
	sub.f32 	%f210, %f209, %f64;
	cvta.to.global.u64 	%rd163, %rd213;
	add.s64 	%rd164, %rd163, %rd10;
	sub.f32 	%f211, %f209, %f62;
	red.global.add.f32 	[%rd164], %f211;
	add.s64 	%rd165, %rd164, 4;
	sub.f32 	%f213, %f209, %f63;
	red.global.add.f32 	[%rd165], %f213;
	add.s64 	%rd166, %rd164, 8;
	red.global.add.f32 	[%rd166], %f210;

$L__BB3_33:
	cvta.to.global.u64 	%rd25, %rd33;
	@%p6 bra 	$L__BB3_51;

	ld.global.u32 	%r16, [%rd13];
	setp.lt.s32 	%p29, %r16, 0;
	@%p29 bra 	$L__BB3_49;

	ld.param.u64 	%rd219, [dbc_diff_kernel_cuda_kernel_backward_param_1];
	cvta.to.global.u64 	%rd218, %rd219;
	ld.param.u64 	%rd217, [dbc_diff_kernel_cuda_kernel_backward_param_5];
	cvta.to.global.u64 	%rd216, %rd217;
	mul.wide.s32 	%rd167, %r16, %r160;
	add.s64 	%rd168, %rd5, %rd167;
	ld.global.u32 	%r220, [%rd168];
	mul.wide.s32 	%rd169, %r220, %r152;
	cvt.s64.s32 	%rd170, %r153;
	mul.wide.s32 	%rd171, %r153, 3;
	add.s64 	%rd172, %rd169, %rd171;
	add.s64 	%rd26, %rd216, %rd172;
	add.s64 	%rd173, %rd216, %rd169;
	add.s64 	%rd174, %rd173, %rd170;
	add.s64 	%rd175, %rd174, %rd170;
	ld.global.u32 	%r221, [%rd173];
	cvt.s64.s32 	%rd27, %r120;
	mul.wide.s32 	%rd28, %r221, %r120;
	add.s64 	%rd176, %rd218, %rd28;
	ld.global.f32 	%f66, [%rd176];
	ld.global.f32 	%f67, [%rd176+4];
	ld.global.f32 	%f68, [%rd176+8];
	ld.global.f32 	%f69, [%rd7];
	ld.global.f32 	%f70, [%rd7+4];
	ld.global.f32 	%f71, [%rd7+8];
	ld.global.u32 	%r222, [%rd174];
	mul.wide.s32 	%rd29, %r222, %r120;
	add.s64 	%rd177, %rd218, %rd29;
	ld.global.f32 	%f72, [%rd177];
	ld.global.f32 	%f73, [%rd177+4];
	ld.global.f32 	%f74, [%rd177+8];
	ld.global.u32 	%r223, [%rd175];
	mul.wide.s32 	%rd30, %r223, %r120;
	add.s64 	%rd178, %rd218, %rd30;
	ld.global.f32 	%f75, [%rd178];
	ld.global.f32 	%f76, [%rd178+4];
	ld.global.f32 	%f77, [%rd178+8];
	setp.eq.s64 	%p30, %rd33, 0;
	@%p30 bra 	$L__BB3_37;

	ld.global.s32 	%rd179, [%rd26];
	mul.lo.s64 	%rd180, %rd179, %rd27;
	add.s64 	%rd181, %rd25, %rd180;
	red.global.add.f32 	[%rd181], %f62;
	add.s64 	%rd182, %rd181, 4;
	red.global.add.f32 	[%rd182], %f63;
	add.s64 	%rd183, %rd181, 8;
	red.global.add.f32 	[%rd183], %f64;

$L__BB3_37:
	ld.param.u64 	%rd220, [dbc_diff_kernel_cuda_kernel_backward_param_4+8];
	fma.rn.f32 	%f78, %f69, %f64, 0f00000000;
	fma.rn.f32 	%f79, %f70, %f64, 0f00000000;
	fma.rn.f32 	%f80, %f71, %f64, 0f00000000;
	mul.f32 	%f81, %f75, %f64;
	mul.f32 	%f82, %f76, %f64;
	mul.f32 	%f83, %f77, %f64;
	setp.eq.s64 	%p31, %rd220, 0;
	@%p31 bra 	$L__BB3_39;

	add.f32 	%f219, %f83, 0f00000000;
	add.s64 	%rd184, %rd17, %rd6;
	add.f32 	%f220, %f81, 0f00000000;
	red.global.add.f32 	[%rd184], %f220;
	add.s64 	%rd185, %rd184, 4;
	add.f32 	%f222, %f82, 0f00000000;
	red.global.add.f32 	[%rd185], %f222;
	add.s64 	%rd186, %rd184, 8;
	red.global.add.f32 	[%rd186], %f219;

$L__BB3_39:
	@%p30 bra 	$L__BB3_41;

	add.s64 	%rd187, %rd25, %rd30;
	red.global.add.f32 	[%rd187], %f78;
	add.s64 	%rd188, %rd187, 4;
	red.global.add.f32 	[%rd188], %f79;
	add.s64 	%rd189, %rd187, 8;
	red.global.add.f32 	[%rd189], %f80;

$L__BB3_41:
	fma.rn.f32 	%f84, %f69, %f63, 0f00000000;
	fma.rn.f32 	%f85, %f70, %f63, 0f00000000;
	fma.rn.f32 	%f86, %f71, %f63, 0f00000000;
	mul.f32 	%f87, %f72, %f63;
	mul.f32 	%f88, %f73, %f63;
	mul.f32 	%f89, %f74, %f63;
	@%p31 bra 	$L__BB3_43;

	add.f32 	%f228, %f89, 0f00000000;
	add.s64 	%rd190, %rd17, %rd6;
	add.f32 	%f229, %f87, 0f00000000;
	red.global.add.f32 	[%rd190], %f229;
	add.s64 	%rd191, %rd190, 4;
	add.f32 	%f231, %f88, 0f00000000;
	red.global.add.f32 	[%rd191], %f231;
	add.s64 	%rd192, %rd190, 8;
	red.global.add.f32 	[%rd192], %f228;

$L__BB3_43:
	@%p30 bra 	$L__BB3_45;

	add.s64 	%rd193, %rd25, %rd29;
	red.global.add.f32 	[%rd193], %f84;
	add.s64 	%rd194, %rd193, 4;
	red.global.add.f32 	[%rd194], %f85;
	add.s64 	%rd195, %rd193, 8;
	red.global.add.f32 	[%rd195], %f86;

$L__BB3_45:
	fma.rn.f32 	%f90, %f69, %f62, 0f00000000;
	fma.rn.f32 	%f91, %f70, %f62, 0f00000000;
	fma.rn.f32 	%f92, %f71, %f62, 0f00000000;
	mul.f32 	%f93, %f66, %f62;
	mul.f32 	%f94, %f67, %f62;
	mul.f32 	%f95, %f68, %f62;
	@%p31 bra 	$L__BB3_47;

	add.f32 	%f237, %f95, 0f00000000;
	add.s64 	%rd196, %rd17, %rd6;
	add.f32 	%f238, %f93, 0f00000000;
	red.global.add.f32 	[%rd196], %f238;
	add.s64 	%rd197, %rd196, 4;
	add.f32 	%f240, %f94, 0f00000000;
	red.global.add.f32 	[%rd197], %f240;
	add.s64 	%rd198, %rd196, 8;
	red.global.add.f32 	[%rd198], %f237;

$L__BB3_47:
	@%p30 bra 	$L__BB3_51;

	add.s64 	%rd199, %rd25, %rd28;
	red.global.add.f32 	[%rd199], %f90;
	add.s64 	%rd200, %rd199, 4;
	red.global.add.f32 	[%rd200], %f91;
	add.s64 	%rd201, %rd199, 8;
	red.global.add.f32 	[%rd201], %f92;
	bra.uni 	$L__BB3_51;

$L__BB3_49:
	setp.eq.s64 	%p37, %rd33, 0;
	@%p37 bra 	$L__BB3_51;

	cvt.s64.s32 	%rd202, %r120;
	mul.lo.s64 	%rd203, %rd202, %rd1;
	add.s64 	%rd204, %rd25, %rd203;
	red.global.add.f32 	[%rd204], %f62;
	add.s64 	%rd205, %rd204, 4;
	red.global.add.f32 	[%rd205], %f63;
	add.s64 	%rd206, %rd204, 8;
	red.global.add.f32 	[%rd206], %f64;

$L__BB3_51:
	ld.param.u64 	%rd214, [dbc_diff_kernel_cuda_kernel_backward_param_9+8];
	setp.eq.s64 	%p38, %rd214, 0;
	@%p38 bra 	$L__BB3_53;

	ld.param.u64 	%rd215, [dbc_diff_kernel_cuda_kernel_backward_param_9+8];
	cvta.to.global.u64 	%rd207, %rd215;
	add.s64 	%rd208, %rd207, %rd2;
	red.global.add.f32 	[%rd208], 0f00000000;

$L__BB3_53:
	ret;

}

 