Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vivaldi/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 627169ddd3844e22834d41ebd6bed978 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cfg_tb_design_1_wrapper_behav xil_defaultlib.cfg_tb_design_1_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module xil_defaultlib.xup_dff_en_reset
Compiling module xil_defaultlib.design_1_Wait0_0
Compiling module xil_defaultlib.design_1_DoorOpen1_1
Compiling module xil_defaultlib.design_1_FLOOR2_2
Compiling module xil_defaultlib.design_1_xup_dff_en_reset_0_0
Compiling module xil_defaultlib.design_1_xup_dff_en_reset_0_5
Compiling module xil_defaultlib.design_1_xup_dff_en_reset_0_9
Compiling module xil_defaultlib.design_1_xup_dff_en_reset_0_3
Compiling module xil_defaultlib.design_1_xup_dff_en_reset_0_7
Compiling module xil_defaultlib.design_1_xup_dff_en_reset_0_4
Compiling module xil_defaultlib.design_1_xup_dff_en_reset_0_8
Compiling module xil_defaultlib.design_1_xup_dff_en_reset_0_1
Compiling module xil_defaultlib.design_1_xup_dff_en_reset_0_6
Compiling module xil_defaultlib.design_1_FLOOR2_0
Compiling module xil_defaultlib.design_1_xup_dff_en_reset_0_2
Compiling module xil_defaultlib.design_1_DoorOpen1_0
Compiling module xil_defaultlib.design_1_FLOOR2_1
Compiling module xil_defaultlib.xup_inv
Compiling module xil_defaultlib.design_1_xup_inv_0_5
Compiling module xil_defaultlib.design_1_xup_inv_0_0
Compiling module xil_defaultlib.design_1_xup_inv_0_4
Compiling module xil_defaultlib.design_1_xup_inv_0_3
Compiling module xil_defaultlib.design_1_xup_inv_0_6
Compiling module xil_defaultlib.design_1_xup_inv_0_2
Compiling module xil_defaultlib.design_1_xup_inv_0_1
Compiling module xil_defaultlib.xup_and2
Compiling module xil_defaultlib.design_1_xup_and2_0_0
Compiling module xil_defaultlib.design_1_xup_and2_1_1
Compiling module xil_defaultlib.design_1_xup_and2_3_0
Compiling module xil_defaultlib.design_1_xup_and2_3_1
Compiling module xil_defaultlib.design_1_xup_and2_5_0
Compiling module xil_defaultlib.xup_and3
Compiling module xil_defaultlib.design_1_xup_and3_0_1
Compiling module xil_defaultlib.xup_and4
Compiling module xil_defaultlib.design_1_xup_and4_0_0
Compiling module xil_defaultlib.design_1_xup_and4_1_0
Compiling module xil_defaultlib.xup_and5
Compiling module xil_defaultlib.design_1_xup_and5_0_0
Compiling module xil_defaultlib.design_1_xup_and5_1_0
Compiling module xil_defaultlib.xup_nor2
Compiling module xil_defaultlib.design_1_xup_nor2_0_0
Compiling module xil_defaultlib.design_1_xup_nor2_0_1
Compiling module xil_defaultlib.xup_or2
Compiling module xil_defaultlib.design_1_xup_or2_0_0
Compiling module xil_defaultlib.design_1_xup_or2_1_2
Compiling module xil_defaultlib.design_1_xup_or2_2_1
Compiling module xil_defaultlib.design_1_xup_or2_3_0
Compiling module xil_defaultlib.design_1_xup_or2_4_0
Compiling module xil_defaultlib.design_1_xup_or2_5_0
Compiling module xil_defaultlib.design_1_xup_or2_2_2
Compiling module xil_defaultlib.xup_or3
Compiling module xil_defaultlib.design_1_xup_or3_0_0
Compiling module xil_defaultlib.design_1_xup_or3_1_0
Compiling module xil_defaultlib.design_1_xup_or3_1_1
Compiling module xil_defaultlib.design_1_xup_or3_3_0
Compiling module xil_defaultlib.design_1_xup_or3_4_0
Compiling module xil_defaultlib.design_1_xup_or3_4_1
Compiling module xil_defaultlib.design_1_xup_or3_6_0
Compiling module xil_defaultlib.design_1_xup_or3_7_0
Compiling module xil_defaultlib.design_1_xup_or3_7_1
Compiling module xil_defaultlib.xup_or4
Compiling module xil_defaultlib.design_1_xup_or4_0_0
Compiling module xil_defaultlib.design_1_xup_or4_1_0
Compiling module xil_defaultlib.design_1_xup_or4_2_0
Compiling module xil_defaultlib.design_1_xup_or4_2_1
Compiling module xil_defaultlib.design_1_xup_or4_3_0
Compiling architecture structure of entity xil_defaultlib.design_1 [design_1_default]
Compiling architecture structure of entity xil_defaultlib.design_1_wrapper [design_1_wrapper_default]
Compiling architecture tb of entity xil_defaultlib.tb_design_1_wrapper [tb_design_1_wrapper]
Built simulation snapshot cfg_tb_design_1_wrapper_behav
