VHDL decoder design for a (72, 64) Hamming SEC-DED code
