

================================================================
== Vivado HLS Report for 'pointwise_conv2d_fix_1'
================================================================
* Date:           Sat Nov 30 13:37:43 2019

* Version:        2018.3.1 (Build 2489210 on Tue Mar 26 04:40:43 MDT 2019)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.380|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  105305|  105305|  105305|  105305|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                     |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1             |  105304|  105304|     13163|          -|          -|     8|    no    |
        | + Loop 1.1          |   13160|   13160|       940|          -|          -|    14|    no    |
        |  ++ Loop 1.1.1      |     938|     938|        67|          -|          -|    14|    no    |
        |   +++ Loop 1.1.1.1  |      64|      64|         4|          -|          -|    16|    no    |
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|      -|       0|    287|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        1|      -|      13|      2|
|Multiplexer      |        -|      -|       -|    128|
|Register         |        -|      -|     254|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        1|      1|     267|    417|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +------------------------------------+--------------------------------+-----------+
    |              Instance              |             Module             | Expression|
    +------------------------------------+--------------------------------+-----------+
    |network_mul_mul_16s_15s_30_1_1_U36  |network_mul_mul_16s_15s_30_1_1  |  i0 * i1  |
    +------------------------------------+--------------------------------+-----------+

    * Memory: 
    +-------------------------+----------------------------------------------+---------+----+----+------+-----+------+-------------+
    |          Memory         |                    Module                    | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------+----------------------------------------------+---------+----+----+------+-----+------+-------------+
    |SeparableConv2D_1_b_s_U  |pointwise_conv2d_fix_1_SeparableConv2D_1_b_s  |        0|  13|   2|     8|   13|     1|          104|
    |SeparableConv2D_1_w_s_U  |pointwise_conv2d_fix_1_SeparableConv2D_1_w_s  |        1|   0|   0|   128|   15|     1|         1920|
    +-------------------------+----------------------------------------------+---------+----+----+------+-----+------+-------------+
    |Total                    |                                              |        1|  13|   2|   136|   28|     2|         2024|
    +-------------------------+----------------------------------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |in_d_1_fu_333_p2       |     +    |      0|  0|  15|           5|           1|
    |next_mul2_fu_196_p2    |     +    |      0|  0|  13|          11|           8|
    |next_mul_fu_343_p2     |     +    |      0|  0|  12|          12|           8|
    |out_d_2_fu_208_p2      |     +    |      0|  0|  13|           4|           1|
    |out_h_2_fu_244_p2      |     +    |      0|  0|  13|           4|           1|
    |out_w_2_fu_290_p2      |     +    |      0|  0|  13|           4|           1|
    |tmp1_fu_349_p2         |     +    |      0|  0|  12|          12|          12|
    |tmp_22_fu_313_p2       |     +    |      0|  0|  12|          12|          12|
    |tmp_24_fu_386_p2       |     +    |      0|  0|  23|          16|          16|
    |tmp_27_cast_fu_391_p2  |     +    |      0|  0|  21|          15|          15|
    |tmp_27_fu_358_p2       |     +    |      0|  0|  17|          13|          13|
    |tmp_29_fu_372_p2       |     +    |      0|  0|  15|           7|           7|
    |tmp_33_fu_427_p2       |     +    |      0|  0|  23|          16|          16|
    |tmp_fu_304_p2          |     +    |      0|  0|  15|           9|           9|
    |tmp_21_fu_274_p2       |     -    |      0|  0|  15|           9|           9|
    |exitcond1_fu_284_p2    |   icmp   |      0|  0|   9|           4|           3|
    |exitcond2_fu_238_p2    |   icmp   |      0|  0|   9|           4|           3|
    |exitcond3_fu_202_p2    |   icmp   |      0|  0|  11|           4|           5|
    |exitcond_fu_327_p2     |   icmp   |      0|  0|  11|           5|           6|
    |p_tmp_s_fu_404_p3      |  select  |      0|  0|  15|           1|           1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 287|         167|         147|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  50|         11|    1|         11|
    |in_d_reg_170           |   9|          2|    5|         10|
    |out_d_reg_113          |   9|          2|    4|          8|
    |out_h_reg_135          |   9|          2|    4|          8|
    |out_w_reg_146          |   9|          2|    4|          8|
    |output_load_1_reg_157  |   9|          2|   16|         32|
    |output_r_d0            |  15|          3|   16|         48|
    |phi_mul1_reg_124       |   9|          2|   11|         22|
    |phi_mul_reg_181        |   9|          2|   12|         24|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 128|         28|   73|        171|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |SeparableConv2D_1_b_5_reg_476  |  16|   0|   16|          0|
    |SeparableConv2D_1_w_3_reg_555  |  15|   0|   15|          0|
    |ap_CS_fsm                      |  10|   0|   10|          0|
    |in_d_1_reg_525                 |   5|   0|    5|          0|
    |in_d_reg_170                   |   5|   0|    5|          0|
    |input_load_reg_550             |  16|   0|   16|          0|
    |next_mul2_reg_448              |  11|   0|   11|          0|
    |next_mul_reg_530               |  12|   0|   12|          0|
    |out_d_2_reg_456                |   4|   0|    4|          0|
    |out_d_reg_113                  |   4|   0|    4|          0|
    |out_h_2_reg_489                |   4|   0|    4|          0|
    |out_h_reg_135                  |   4|   0|    4|          0|
    |out_w_2_reg_507                |   4|   0|    4|          0|
    |out_w_reg_146                  |   4|   0|    4|          0|
    |output_addr_reg_517            |  14|   0|   14|          0|
    |output_load_1_reg_157          |  16|   0|   16|          0|
    |p_tmp_s_reg_545                |  15|   0|   15|          0|
    |phi_mul1_cast_reg_443          |  11|   0|   12|          1|
    |phi_mul1_reg_124               |  11|   0|   11|          0|
    |phi_mul_reg_181                |  12|   0|   12|          0|
    |tmp_14_reg_461                 |   3|   0|    3|          0|
    |tmp_19_reg_471                 |   3|   0|    7|          4|
    |tmp_21_reg_494                 |   8|   0|    9|          1|
    |tmp_22_cast_reg_499            |  12|   0|   13|          1|
    |tmp_23_cast4_reg_512           |   4|   0|   12|          8|
    |tmp_32_reg_560                 |  16|   0|   16|          0|
    |tmp_5_reg_481                  |  15|   0|   15|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 254|   0|  269|         15|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------+-----+-----+------------+------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.1 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.1 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.1 | return value |
|ap_done            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.1 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.1 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.1 | return value |
|input_r_address0   | out |   14|  ap_memory |         input_r        |     array    |
|input_r_ce0        | out |    1|  ap_memory |         input_r        |     array    |
|input_r_q0         |  in |   16|  ap_memory |         input_r        |     array    |
|output_r_address0  | out |   14|  ap_memory |        output_r        |     array    |
|output_r_ce0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_we0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_d0        | out |   16|  ap_memory |        output_r        |     array    |
+-------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond3)
3 --> 
	4  / true
4 --> 
	5  / (!exitcond2)
	2  / (exitcond2)
5 --> 
	6  / (!exitcond1)
	4  / (exitcond1)
6 --> 
	7  / (!exitcond)
	10  / (exitcond)
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	6  / true
10 --> 
	5  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 11 [1/1] (1.76ns)   --->   "br label %.loopexit" [layers_c/pointwise_conv2d.cpp:15]   --->   Operation 11 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%out_d = phi i4 [ 0, %0 ], [ %out_d_2, %.loopexit.loopexit ]"   --->   Operation 12 'phi' 'out_d' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%phi_mul1 = phi i11 [ 0, %0 ], [ %next_mul2, %.loopexit.loopexit ]"   --->   Operation 13 'phi' 'phi_mul1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%phi_mul1_cast = zext i11 %phi_mul1 to i12"   --->   Operation 14 'zext' 'phi_mul1_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.63ns)   --->   "%next_mul2 = add i11 %phi_mul1, 196"   --->   Operation 15 'add' 'next_mul2' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (1.30ns)   --->   "%exitcond3 = icmp eq i4 %out_d, -8" [layers_c/pointwise_conv2d.cpp:15]   --->   Operation 16 'icmp' 'exitcond3' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.73ns)   --->   "%out_d_2 = add i4 %out_d, 1" [layers_c/pointwise_conv2d.cpp:15]   --->   Operation 18 'add' 'out_d_2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %4, label %.preheader4.preheader" [layers_c/pointwise_conv2d.cpp:15]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_14 = trunc i4 %out_d to i3" [layers_c/pointwise_conv2d.cpp:15]   --->   Operation 20 'trunc' 'tmp_14' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_20 = zext i4 %out_d to i64" [layers_c/pointwise_conv2d.cpp:27]   --->   Operation 21 'zext' 'tmp_20' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%SeparableConv2D_1_b_2 = getelementptr [8 x i13]* @SeparableConv2D_1_b_s, i64 0, i64 %tmp_20" [layers_c/pointwise_conv2d.cpp:27]   --->   Operation 22 'getelementptr' 'SeparableConv2D_1_b_2' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 23 [2/2] (3.25ns)   --->   "%SeparableConv2D_1_b_3 = load i13* %SeparableConv2D_1_b_2, align 2" [layers_c/pointwise_conv2d.cpp:27]   --->   Operation 23 'load' 'SeparableConv2D_1_b_3' <Predicate = (!exitcond3)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 128> <ROM>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 24 'ret' <Predicate = (exitcond3)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_19 = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %tmp_14, i4 0)" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 25 'bitconcatenate' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/2] (3.25ns)   --->   "%SeparableConv2D_1_b_3 = load i13* %SeparableConv2D_1_b_2, align 2" [layers_c/pointwise_conv2d.cpp:27]   --->   Operation 26 'load' 'SeparableConv2D_1_b_3' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 128> <ROM>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%SeparableConv2D_1_b_5 = sext i13 %SeparableConv2D_1_b_3 to i16" [layers_c/pointwise_conv2d.cpp:27]   --->   Operation 27 'sext' 'SeparableConv2D_1_b_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_5 = sext i13 %SeparableConv2D_1_b_3 to i15" [layers_c/pointwise_conv2d.cpp:27]   --->   Operation 28 'sext' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (1.76ns)   --->   "br label %.preheader4" [layers_c/pointwise_conv2d.cpp:16]   --->   Operation 29 'br' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 1.91>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%out_h = phi i4 [ 0, %.preheader4.preheader ], [ %out_h_2, %.preheader4.loopexit ]"   --->   Operation 30 'phi' 'out_h' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (1.30ns)   --->   "%exitcond2 = icmp eq i4 %out_h, -2" [layers_c/pointwise_conv2d.cpp:16]   --->   Operation 31 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 14, i64 14)"   --->   Operation 32 'speclooptripcount' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (1.73ns)   --->   "%out_h_2 = add i4 %out_h, 1" [layers_c/pointwise_conv2d.cpp:16]   --->   Operation 33 'add' 'out_h_2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.loopexit.loopexit, label %.preheader.preheader" [layers_c/pointwise_conv2d.cpp:16]   --->   Operation 34 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%p_shl = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %out_h, i4 0)" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 35 'bitconcatenate' 'p_shl' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i8 %p_shl to i9" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 36 'zext' 'p_shl_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%p_shl1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %out_h, i1 false)" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 37 'bitconcatenate' 'p_shl1' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i5 %p_shl1 to i9" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 38 'zext' 'p_shl1_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (1.91ns)   --->   "%tmp_21 = sub i9 %p_shl_cast, %p_shl1_cast" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 39 'sub' 'tmp_21' <Predicate = (!exitcond2)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_22_cast = sext i9 %tmp_21 to i13" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 40 'sext' 'tmp_22_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (1.76ns)   --->   "br label %.preheader" [layers_c/pointwise_conv2d.cpp:17]   --->   Operation 41 'br' <Predicate = (!exitcond2)> <Delay = 1.76>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 42 'br' <Predicate = (exitcond2)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.46>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%out_w = phi i4 [ %out_w_2, %._crit_edge ], [ 0, %.preheader.preheader ]"   --->   Operation 43 'phi' 'out_w' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (1.30ns)   --->   "%exitcond1 = icmp eq i4 %out_w, -2" [layers_c/pointwise_conv2d.cpp:17]   --->   Operation 44 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 14, i64 14)"   --->   Operation 45 'speclooptripcount' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (1.73ns)   --->   "%out_w_2 = add i4 %out_w, 1" [layers_c/pointwise_conv2d.cpp:17]   --->   Operation 46 'add' 'out_w_2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.preheader4.loopexit, label %1" [layers_c/pointwise_conv2d.cpp:17]   --->   Operation 47 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_23_cast4 = zext i4 %out_w to i12" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 48 'zext' 'tmp_23_cast4' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_23_cast = zext i4 %out_w to i9" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 49 'zext' 'tmp_23_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (1.82ns)   --->   "%tmp = add i9 %tmp_21, %tmp_23_cast" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 50 'add' 'tmp' <Predicate = (!exitcond1)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_cast = sext i9 %tmp to i12" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 51 'sext' 'tmp_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (1.63ns)   --->   "%tmp_22 = add i12 %tmp_cast, %phi_mul1_cast" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 52 'add' 'tmp_22' <Predicate = (!exitcond1)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_25_cast = sext i12 %tmp_22 to i32" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 53 'sext' 'tmp_25_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_23 = zext i32 %tmp_25_cast to i64" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 54 'zext' 'tmp_23' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_23" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 55 'getelementptr' 'output_addr' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (1.76ns)   --->   "br label %2" [layers_c/pointwise_conv2d.cpp:19]   --->   Operation 56 'br' <Predicate = (!exitcond1)> <Delay = 1.76>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "br label %.preheader4"   --->   Operation 57 'br' <Predicate = (exitcond1)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.34>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%output_load_1 = phi i16 [ 0, %1 ], [ %tmp_33, %3 ]" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 58 'phi' 'output_load_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%in_d = phi i5 [ 0, %1 ], [ %in_d_1, %3 ]"   --->   Operation 59 'phi' 'in_d' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%phi_mul = phi i12 [ 0, %1 ], [ %next_mul, %3 ]"   --->   Operation 60 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (3.25ns)   --->   "store i16 %output_load_1, i16* %output_addr, align 2" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 61 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_6 : Operation 62 [1/1] (1.36ns)   --->   "%exitcond = icmp eq i5 %in_d, -16" [layers_c/pointwise_conv2d.cpp:19]   --->   Operation 62 'icmp' 'exitcond' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 63 'speclooptripcount' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (1.78ns)   --->   "%in_d_1 = add i5 %in_d, 1" [layers_c/pointwise_conv2d.cpp:19]   --->   Operation 64 'add' 'in_d_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %._crit_edge, label %3" [layers_c/pointwise_conv2d.cpp:19]   --->   Operation 65 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_29_cast2 = zext i5 %in_d to i7" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 66 'zext' 'tmp_29_cast2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (1.54ns)   --->   "%next_mul = add i12 %phi_mul, 196"   --->   Operation 67 'add' 'next_mul' <Predicate = (!exitcond)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (1.54ns)   --->   "%tmp1 = add i12 %phi_mul, %tmp_23_cast4" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 68 'add' 'tmp1' <Predicate = (!exitcond)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%tmp1_cast = zext i12 %tmp1 to i13" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 69 'zext' 'tmp1_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (1.54ns)   --->   "%tmp_27 = add i13 %tmp1_cast, %tmp_22_cast" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 70 'add' 'tmp_27' <Predicate = (!exitcond)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_32_cast = sext i13 %tmp_27 to i32" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 71 'sext' 'tmp_32_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_28 = zext i32 %tmp_32_cast to i64" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 72 'zext' 'tmp_28' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_28" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 73 'getelementptr' 'input_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 74 [2/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 74 'load' 'input_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_6 : Operation 75 [1/1] (1.87ns)   --->   "%tmp_29 = add i7 %tmp_19, %tmp_29_cast2" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 75 'add' 'tmp_29' <Predicate = (!exitcond)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_30 = zext i7 %tmp_29 to i64" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 76 'zext' 'tmp_30' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%SeparableConv2D_1_w_2 = getelementptr [128 x i15]* @SeparableConv2D_1_w_s, i64 0, i64 %tmp_30" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 77 'getelementptr' 'SeparableConv2D_1_w_2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 78 [2/2] (3.25ns)   --->   "%SeparableConv2D_1_w_3 = load i15* %SeparableConv2D_1_w_2, align 2" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 78 'load' 'SeparableConv2D_1_w_3' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 128> <ROM>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_15 = trunc i16 %output_load_1 to i15" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 79 'trunc' 'tmp_15' <Predicate = (exitcond)> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (2.07ns)   --->   "%tmp_24 = add i16 %SeparableConv2D_1_b_5, %output_load_1" [layers_c/pointwise_conv2d.cpp:27]   --->   Operation 80 'add' 'tmp_24' <Predicate = (exitcond)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (1.94ns)   --->   "%tmp_27_cast = add i15 %tmp_15, %tmp_5" [layers_c/pointwise_conv2d.cpp:30]   --->   Operation 81 'add' 'tmp_27_cast' <Predicate = (exitcond)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_24, i32 15)" [layers_c/pointwise_conv2d.cpp:30]   --->   Operation 82 'bitselect' 'tmp_16' <Predicate = (exitcond)> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.75ns)   --->   "%p_tmp_s = select i1 %tmp_16, i15 0, i15 %tmp_27_cast" [layers_c/pointwise_conv2d.cpp:30]   --->   Operation 83 'select' 'p_tmp_s' <Predicate = (exitcond)> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 84 [1/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 84 'load' 'input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_7 : Operation 85 [1/2] (3.25ns)   --->   "%SeparableConv2D_1_w_3 = load i15* %SeparableConv2D_1_w_2, align 2" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 85 'load' 'SeparableConv2D_1_w_3' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 128> <ROM>

State 8 <SV = 7> <Delay = 6.38>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_34_cast = sext i16 %input_load to i30" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 86 'sext' 'tmp_34_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_37_cast = sext i15 %SeparableConv2D_1_w_3 to i30" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 87 'sext' 'tmp_37_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (6.38ns) (root node of the DSP)   --->   "%tmp_s = mul i30 %tmp_34_cast, %tmp_37_cast" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 88 'mul' 'tmp_s' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_32 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_s, i32 14, i32 29)" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 89 'partselect' 'tmp_32' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 2.07>
ST_9 : Operation 90 [1/1] (2.07ns)   --->   "%tmp_33 = add i16 %output_load_1, %tmp_32" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 90 'add' 'tmp_33' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "br label %2" [layers_c/pointwise_conv2d.cpp:19]   --->   Operation 91 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 6> <Delay = 3.25>
ST_10 : Operation 92 [1/1] (0.00ns)   --->   "%p_tmp_cast = zext i15 %p_tmp_s to i16" [layers_c/pointwise_conv2d.cpp:30]   --->   Operation 92 'zext' 'p_tmp_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 93 [1/1] (3.25ns)   --->   "store i16 %p_tmp_cast, i16* %output_addr, align 2" [layers_c/pointwise_conv2d.cpp:27]   --->   Operation 93 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_10 : Operation 94 [1/1] (0.00ns)   --->   "br label %.preheader" [layers_c/pointwise_conv2d.cpp:17]   --->   Operation 94 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_1_b_s]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_1_w_s]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_11           (br               ) [ 01111111111]
out_d                 (phi              ) [ 00100000000]
phi_mul1              (phi              ) [ 00100000000]
phi_mul1_cast         (zext             ) [ 00011111111]
next_mul2             (add              ) [ 01111111111]
exitcond3             (icmp             ) [ 00111111111]
empty                 (speclooptripcount) [ 00000000000]
out_d_2               (add              ) [ 01111111111]
StgValue_19           (br               ) [ 00000000000]
tmp_14                (trunc            ) [ 00010000000]
tmp_20                (zext             ) [ 00000000000]
SeparableConv2D_1_b_2 (getelementptr    ) [ 00010000000]
StgValue_24           (ret              ) [ 00000000000]
tmp_19                (bitconcatenate   ) [ 00001111111]
SeparableConv2D_1_b_3 (load             ) [ 00000000000]
SeparableConv2D_1_b_5 (sext             ) [ 00001111111]
tmp_5                 (sext             ) [ 00001111111]
StgValue_29           (br               ) [ 00111111111]
out_h                 (phi              ) [ 00001000000]
exitcond2             (icmp             ) [ 00111111111]
empty_19              (speclooptripcount) [ 00000000000]
out_h_2               (add              ) [ 00111111111]
StgValue_34           (br               ) [ 00000000000]
p_shl                 (bitconcatenate   ) [ 00000000000]
p_shl_cast            (zext             ) [ 00000000000]
p_shl1                (bitconcatenate   ) [ 00000000000]
p_shl1_cast           (zext             ) [ 00000000000]
tmp_21                (sub              ) [ 00000111111]
tmp_22_cast           (sext             ) [ 00000111111]
StgValue_41           (br               ) [ 00111111111]
StgValue_42           (br               ) [ 01111111111]
out_w                 (phi              ) [ 00000100000]
exitcond1             (icmp             ) [ 00111111111]
empty_20              (speclooptripcount) [ 00000000000]
out_w_2               (add              ) [ 00111111111]
StgValue_47           (br               ) [ 00000000000]
tmp_23_cast4          (zext             ) [ 00000011110]
tmp_23_cast           (zext             ) [ 00000000000]
tmp                   (add              ) [ 00000000000]
tmp_cast              (sext             ) [ 00000000000]
tmp_22                (add              ) [ 00000000000]
tmp_25_cast           (sext             ) [ 00000000000]
tmp_23                (zext             ) [ 00000000000]
output_addr           (getelementptr    ) [ 00000011111]
StgValue_56           (br               ) [ 00111111111]
StgValue_57           (br               ) [ 00111111111]
output_load_1         (phi              ) [ 00000011110]
in_d                  (phi              ) [ 00000010000]
phi_mul               (phi              ) [ 00000010000]
StgValue_61           (store            ) [ 00000000000]
exitcond              (icmp             ) [ 00111111111]
empty_21              (speclooptripcount) [ 00000000000]
in_d_1                (add              ) [ 00111111111]
StgValue_65           (br               ) [ 00000000000]
tmp_29_cast2          (zext             ) [ 00000000000]
next_mul              (add              ) [ 00111111111]
tmp1                  (add              ) [ 00000000000]
tmp1_cast             (zext             ) [ 00000000000]
tmp_27                (add              ) [ 00000000000]
tmp_32_cast           (sext             ) [ 00000000000]
tmp_28                (zext             ) [ 00000000000]
input_addr            (getelementptr    ) [ 00000001000]
tmp_29                (add              ) [ 00000000000]
tmp_30                (zext             ) [ 00000000000]
SeparableConv2D_1_w_2 (getelementptr    ) [ 00000001000]
tmp_15                (trunc            ) [ 00000000000]
tmp_24                (add              ) [ 00000000000]
tmp_27_cast           (add              ) [ 00000000000]
tmp_16                (bitselect        ) [ 00000000000]
p_tmp_s               (select           ) [ 00000000001]
input_load            (load             ) [ 00000000100]
SeparableConv2D_1_w_3 (load             ) [ 00000000100]
tmp_34_cast           (sext             ) [ 00000000000]
tmp_37_cast           (sext             ) [ 00000000000]
tmp_s                 (mul              ) [ 00000000000]
tmp_32                (partselect       ) [ 00000000010]
tmp_33                (add              ) [ 00111111111]
StgValue_91           (br               ) [ 00111111111]
p_tmp_cast            (zext             ) [ 00000000000]
StgValue_93           (store            ) [ 00000000000]
StgValue_94           (br               ) [ 00111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="SeparableConv2D_1_b_s">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_1_b_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="SeparableConv2D_1_w_s">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_1_w_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i3.i4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="SeparableConv2D_1_b_2_gep_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="13" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="0" index="2" bw="4" slack="0"/>
<pin id="66" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SeparableConv2D_1_b_2/2 "/>
</bind>
</comp>

<comp id="69" class="1004" name="grp_access_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="3" slack="0"/>
<pin id="71" dir="0" index="1" bw="13" slack="2147483647"/>
<pin id="72" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="73" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="SeparableConv2D_1_b_3/2 "/>
</bind>
</comp>

<comp id="75" class="1004" name="output_addr_gep_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="16" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="0" index="2" bw="32" slack="0"/>
<pin id="79" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/5 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_access_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="14" slack="1"/>
<pin id="84" dir="0" index="1" bw="16" slack="0"/>
<pin id="85" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="86" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_61/6 StgValue_93/10 "/>
</bind>
</comp>

<comp id="87" class="1004" name="input_addr_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="16" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="32" slack="0"/>
<pin id="91" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/6 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_access_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="14" slack="0"/>
<pin id="96" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="97" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="98" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/6 "/>
</bind>
</comp>

<comp id="100" class="1004" name="SeparableConv2D_1_w_2_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="15" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="7" slack="0"/>
<pin id="104" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SeparableConv2D_1_w_2/6 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_access_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="7" slack="0"/>
<pin id="109" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="SeparableConv2D_1_w_3/6 "/>
</bind>
</comp>

<comp id="113" class="1005" name="out_d_reg_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="4" slack="1"/>
<pin id="115" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_d (phireg) "/>
</bind>
</comp>

<comp id="117" class="1004" name="out_d_phi_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="1" slack="1"/>
<pin id="119" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="120" dir="0" index="2" bw="4" slack="0"/>
<pin id="121" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_d/2 "/>
</bind>
</comp>

<comp id="124" class="1005" name="phi_mul1_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="11" slack="1"/>
<pin id="126" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul1 (phireg) "/>
</bind>
</comp>

<comp id="128" class="1004" name="phi_mul1_phi_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="1"/>
<pin id="130" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="11" slack="0"/>
<pin id="132" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul1/2 "/>
</bind>
</comp>

<comp id="135" class="1005" name="out_h_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="4" slack="1"/>
<pin id="137" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_h (phireg) "/>
</bind>
</comp>

<comp id="139" class="1004" name="out_h_phi_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="1" slack="1"/>
<pin id="141" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="142" dir="0" index="2" bw="4" slack="0"/>
<pin id="143" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_h/4 "/>
</bind>
</comp>

<comp id="146" class="1005" name="out_w_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="4" slack="1"/>
<pin id="148" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_w (phireg) "/>
</bind>
</comp>

<comp id="150" class="1004" name="out_w_phi_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="4" slack="0"/>
<pin id="152" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="1" slack="1"/>
<pin id="154" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_w/5 "/>
</bind>
</comp>

<comp id="157" class="1005" name="output_load_1_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="16" slack="1"/>
<pin id="159" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="output_load_1 (phireg) "/>
</bind>
</comp>

<comp id="161" class="1004" name="output_load_1_phi_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="1"/>
<pin id="163" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="16" slack="1"/>
<pin id="165" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="output_load_1/6 "/>
</bind>
</comp>

<comp id="170" class="1005" name="in_d_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="5" slack="1"/>
<pin id="172" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="in_d (phireg) "/>
</bind>
</comp>

<comp id="174" class="1004" name="in_d_phi_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="1"/>
<pin id="176" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="177" dir="0" index="2" bw="5" slack="0"/>
<pin id="178" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_d/6 "/>
</bind>
</comp>

<comp id="181" class="1005" name="phi_mul_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="12" slack="1"/>
<pin id="183" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="185" class="1004" name="phi_mul_phi_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="1"/>
<pin id="187" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="188" dir="0" index="2" bw="12" slack="0"/>
<pin id="189" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/6 "/>
</bind>
</comp>

<comp id="192" class="1004" name="phi_mul1_cast_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="11" slack="0"/>
<pin id="194" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="phi_mul1_cast/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="next_mul2_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="11" slack="0"/>
<pin id="198" dir="0" index="1" bw="9" slack="0"/>
<pin id="199" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul2/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="exitcond3_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="4" slack="0"/>
<pin id="204" dir="0" index="1" bw="4" slack="0"/>
<pin id="205" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="out_d_2_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="4" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_d_2/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="tmp_14_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="4" slack="0"/>
<pin id="216" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_14/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="tmp_20_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="4" slack="0"/>
<pin id="220" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_20/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="tmp_19_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="7" slack="0"/>
<pin id="225" dir="0" index="1" bw="3" slack="1"/>
<pin id="226" dir="0" index="2" bw="1" slack="0"/>
<pin id="227" dir="1" index="3" bw="7" slack="3"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_19/3 "/>
</bind>
</comp>

<comp id="230" class="1004" name="SeparableConv2D_1_b_5_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="13" slack="0"/>
<pin id="232" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="SeparableConv2D_1_b_5/3 "/>
</bind>
</comp>

<comp id="234" class="1004" name="tmp_5_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="13" slack="0"/>
<pin id="236" dir="1" index="1" bw="15" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="exitcond2_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="4" slack="0"/>
<pin id="240" dir="0" index="1" bw="4" slack="0"/>
<pin id="241" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/4 "/>
</bind>
</comp>

<comp id="244" class="1004" name="out_h_2_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="4" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_h_2/4 "/>
</bind>
</comp>

<comp id="250" class="1004" name="p_shl_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="8" slack="0"/>
<pin id="252" dir="0" index="1" bw="4" slack="0"/>
<pin id="253" dir="0" index="2" bw="1" slack="0"/>
<pin id="254" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/4 "/>
</bind>
</comp>

<comp id="258" class="1004" name="p_shl_cast_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="8" slack="0"/>
<pin id="260" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/4 "/>
</bind>
</comp>

<comp id="262" class="1004" name="p_shl1_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="5" slack="0"/>
<pin id="264" dir="0" index="1" bw="4" slack="0"/>
<pin id="265" dir="0" index="2" bw="1" slack="0"/>
<pin id="266" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/4 "/>
</bind>
</comp>

<comp id="270" class="1004" name="p_shl1_cast_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="5" slack="0"/>
<pin id="272" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/4 "/>
</bind>
</comp>

<comp id="274" class="1004" name="tmp_21_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="8" slack="0"/>
<pin id="276" dir="0" index="1" bw="5" slack="0"/>
<pin id="277" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_21/4 "/>
</bind>
</comp>

<comp id="280" class="1004" name="tmp_22_cast_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="9" slack="0"/>
<pin id="282" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_22_cast/4 "/>
</bind>
</comp>

<comp id="284" class="1004" name="exitcond1_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="4" slack="0"/>
<pin id="286" dir="0" index="1" bw="4" slack="0"/>
<pin id="287" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/5 "/>
</bind>
</comp>

<comp id="290" class="1004" name="out_w_2_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="4" slack="0"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_w_2/5 "/>
</bind>
</comp>

<comp id="296" class="1004" name="tmp_23_cast4_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="4" slack="0"/>
<pin id="298" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_23_cast4/5 "/>
</bind>
</comp>

<comp id="300" class="1004" name="tmp_23_cast_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="4" slack="0"/>
<pin id="302" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_23_cast/5 "/>
</bind>
</comp>

<comp id="304" class="1004" name="tmp_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="9" slack="1"/>
<pin id="306" dir="0" index="1" bw="4" slack="0"/>
<pin id="307" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="309" class="1004" name="tmp_cast_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="9" slack="0"/>
<pin id="311" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_cast/5 "/>
</bind>
</comp>

<comp id="313" class="1004" name="tmp_22_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="9" slack="0"/>
<pin id="315" dir="0" index="1" bw="11" slack="3"/>
<pin id="316" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_22/5 "/>
</bind>
</comp>

<comp id="318" class="1004" name="tmp_25_cast_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="12" slack="0"/>
<pin id="320" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_25_cast/5 "/>
</bind>
</comp>

<comp id="322" class="1004" name="tmp_23_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="12" slack="0"/>
<pin id="324" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_23/5 "/>
</bind>
</comp>

<comp id="327" class="1004" name="exitcond_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="5" slack="0"/>
<pin id="329" dir="0" index="1" bw="5" slack="0"/>
<pin id="330" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/6 "/>
</bind>
</comp>

<comp id="333" class="1004" name="in_d_1_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="5" slack="0"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="in_d_1/6 "/>
</bind>
</comp>

<comp id="339" class="1004" name="tmp_29_cast2_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="5" slack="0"/>
<pin id="341" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_29_cast2/6 "/>
</bind>
</comp>

<comp id="343" class="1004" name="next_mul_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="12" slack="0"/>
<pin id="345" dir="0" index="1" bw="9" slack="0"/>
<pin id="346" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/6 "/>
</bind>
</comp>

<comp id="349" class="1004" name="tmp1_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="12" slack="0"/>
<pin id="351" dir="0" index="1" bw="4" slack="1"/>
<pin id="352" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/6 "/>
</bind>
</comp>

<comp id="354" class="1004" name="tmp1_cast_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="12" slack="0"/>
<pin id="356" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp1_cast/6 "/>
</bind>
</comp>

<comp id="358" class="1004" name="tmp_27_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="12" slack="0"/>
<pin id="360" dir="0" index="1" bw="9" slack="2"/>
<pin id="361" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_27/6 "/>
</bind>
</comp>

<comp id="363" class="1004" name="tmp_32_cast_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="13" slack="0"/>
<pin id="365" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_32_cast/6 "/>
</bind>
</comp>

<comp id="367" class="1004" name="tmp_28_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="13" slack="0"/>
<pin id="369" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_28/6 "/>
</bind>
</comp>

<comp id="372" class="1004" name="tmp_29_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="7" slack="3"/>
<pin id="374" dir="0" index="1" bw="5" slack="0"/>
<pin id="375" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_29/6 "/>
</bind>
</comp>

<comp id="377" class="1004" name="tmp_30_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="7" slack="0"/>
<pin id="379" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_30/6 "/>
</bind>
</comp>

<comp id="382" class="1004" name="tmp_15_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="16" slack="0"/>
<pin id="384" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_15/6 "/>
</bind>
</comp>

<comp id="386" class="1004" name="tmp_24_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="13" slack="3"/>
<pin id="388" dir="0" index="1" bw="16" slack="0"/>
<pin id="389" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_24/6 "/>
</bind>
</comp>

<comp id="391" class="1004" name="tmp_27_cast_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="15" slack="0"/>
<pin id="393" dir="0" index="1" bw="13" slack="3"/>
<pin id="394" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_27_cast/6 "/>
</bind>
</comp>

<comp id="396" class="1004" name="tmp_16_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="0"/>
<pin id="398" dir="0" index="1" bw="16" slack="0"/>
<pin id="399" dir="0" index="2" bw="5" slack="0"/>
<pin id="400" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_16/6 "/>
</bind>
</comp>

<comp id="404" class="1004" name="p_tmp_s_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="0"/>
<pin id="406" dir="0" index="1" bw="15" slack="0"/>
<pin id="407" dir="0" index="2" bw="15" slack="0"/>
<pin id="408" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_tmp_s/6 "/>
</bind>
</comp>

<comp id="412" class="1004" name="tmp_34_cast_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="16" slack="1"/>
<pin id="414" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_34_cast/8 "/>
</bind>
</comp>

<comp id="415" class="1004" name="tmp_37_cast_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="15" slack="1"/>
<pin id="417" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_37_cast/8 "/>
</bind>
</comp>

<comp id="418" class="1004" name="tmp_32_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="16" slack="0"/>
<pin id="420" dir="0" index="1" bw="30" slack="0"/>
<pin id="421" dir="0" index="2" bw="5" slack="0"/>
<pin id="422" dir="0" index="3" bw="6" slack="0"/>
<pin id="423" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_32/8 "/>
</bind>
</comp>

<comp id="427" class="1004" name="tmp_33_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="16" slack="3"/>
<pin id="429" dir="0" index="1" bw="16" slack="1"/>
<pin id="430" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_33/9 "/>
</bind>
</comp>

<comp id="432" class="1004" name="p_tmp_cast_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="15" slack="1"/>
<pin id="434" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_tmp_cast/10 "/>
</bind>
</comp>

<comp id="436" class="1007" name="tmp_s_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="16" slack="0"/>
<pin id="438" dir="0" index="1" bw="15" slack="0"/>
<pin id="439" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_s/8 "/>
</bind>
</comp>

<comp id="443" class="1005" name="phi_mul1_cast_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="12" slack="3"/>
<pin id="445" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opset="phi_mul1_cast "/>
</bind>
</comp>

<comp id="448" class="1005" name="next_mul2_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="11" slack="0"/>
<pin id="450" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="next_mul2 "/>
</bind>
</comp>

<comp id="456" class="1005" name="out_d_2_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="4" slack="0"/>
<pin id="458" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="out_d_2 "/>
</bind>
</comp>

<comp id="461" class="1005" name="tmp_14_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="3" slack="1"/>
<pin id="463" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="466" class="1005" name="SeparableConv2D_1_b_2_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="3" slack="1"/>
<pin id="468" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_1_b_2 "/>
</bind>
</comp>

<comp id="471" class="1005" name="tmp_19_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="7" slack="3"/>
<pin id="473" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

<comp id="476" class="1005" name="SeparableConv2D_1_b_5_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="16" slack="3"/>
<pin id="478" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="SeparableConv2D_1_b_5 "/>
</bind>
</comp>

<comp id="481" class="1005" name="tmp_5_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="15" slack="3"/>
<pin id="483" dir="1" index="1" bw="15" slack="3"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="489" class="1005" name="out_h_2_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="4" slack="0"/>
<pin id="491" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="out_h_2 "/>
</bind>
</comp>

<comp id="494" class="1005" name="tmp_21_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="9" slack="1"/>
<pin id="496" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_21 "/>
</bind>
</comp>

<comp id="499" class="1005" name="tmp_22_cast_reg_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="13" slack="2"/>
<pin id="501" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="tmp_22_cast "/>
</bind>
</comp>

<comp id="507" class="1005" name="out_w_2_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="4" slack="0"/>
<pin id="509" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="out_w_2 "/>
</bind>
</comp>

<comp id="512" class="1005" name="tmp_23_cast4_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="12" slack="1"/>
<pin id="514" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_23_cast4 "/>
</bind>
</comp>

<comp id="517" class="1005" name="output_addr_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="14" slack="1"/>
<pin id="519" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="output_addr "/>
</bind>
</comp>

<comp id="525" class="1005" name="in_d_1_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="5" slack="0"/>
<pin id="527" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="in_d_1 "/>
</bind>
</comp>

<comp id="530" class="1005" name="next_mul_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="12" slack="0"/>
<pin id="532" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="535" class="1005" name="input_addr_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="14" slack="1"/>
<pin id="537" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="540" class="1005" name="SeparableConv2D_1_w_2_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="7" slack="1"/>
<pin id="542" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_1_w_2 "/>
</bind>
</comp>

<comp id="545" class="1005" name="p_tmp_s_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="15" slack="1"/>
<pin id="547" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="p_tmp_s "/>
</bind>
</comp>

<comp id="550" class="1005" name="input_load_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="16" slack="1"/>
<pin id="552" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_load "/>
</bind>
</comp>

<comp id="555" class="1005" name="SeparableConv2D_1_w_3_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="15" slack="1"/>
<pin id="557" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_1_w_3 "/>
</bind>
</comp>

<comp id="560" class="1005" name="tmp_32_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="16" slack="1"/>
<pin id="562" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_32 "/>
</bind>
</comp>

<comp id="565" class="1005" name="tmp_33_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="16" slack="1"/>
<pin id="567" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_33 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="4" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="22" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="74"><net_src comp="62" pin="3"/><net_sink comp="69" pin=0"/></net>

<net id="80"><net_src comp="2" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="22" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="92"><net_src comp="0" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="22" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="99"><net_src comp="87" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="105"><net_src comp="6" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="22" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="100" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="116"><net_src comp="8" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="123"><net_src comp="113" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="127"><net_src comp="10" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="134"><net_src comp="124" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="138"><net_src comp="8" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="145"><net_src comp="135" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="149"><net_src comp="8" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="156"><net_src comp="146" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="160"><net_src comp="36" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="167"><net_src comp="157" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="168"><net_src comp="161" pin="4"/><net_sink comp="82" pin=1"/></net>

<net id="169"><net_src comp="161" pin="4"/><net_sink comp="157" pin=0"/></net>

<net id="173"><net_src comp="38" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="180"><net_src comp="170" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="184"><net_src comp="40" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="191"><net_src comp="181" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="195"><net_src comp="128" pin="4"/><net_sink comp="192" pin=0"/></net>

<net id="200"><net_src comp="128" pin="4"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="12" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="117" pin="4"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="14" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="117" pin="4"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="20" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="217"><net_src comp="117" pin="4"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="117" pin="4"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="228"><net_src comp="24" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="8" pin="0"/><net_sink comp="223" pin=2"/></net>

<net id="233"><net_src comp="69" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="69" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="242"><net_src comp="139" pin="4"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="26" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="139" pin="4"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="20" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="255"><net_src comp="30" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="139" pin="4"/><net_sink comp="250" pin=1"/></net>

<net id="257"><net_src comp="8" pin="0"/><net_sink comp="250" pin=2"/></net>

<net id="261"><net_src comp="250" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="267"><net_src comp="32" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="139" pin="4"/><net_sink comp="262" pin=1"/></net>

<net id="269"><net_src comp="34" pin="0"/><net_sink comp="262" pin=2"/></net>

<net id="273"><net_src comp="262" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="278"><net_src comp="258" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="270" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="283"><net_src comp="274" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="288"><net_src comp="150" pin="4"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="26" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="150" pin="4"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="20" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="299"><net_src comp="150" pin="4"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="150" pin="4"/><net_sink comp="300" pin=0"/></net>

<net id="308"><net_src comp="300" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="312"><net_src comp="304" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="317"><net_src comp="309" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="321"><net_src comp="313" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="325"><net_src comp="318" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="331"><net_src comp="174" pin="4"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="42" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="337"><net_src comp="174" pin="4"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="46" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="342"><net_src comp="174" pin="4"/><net_sink comp="339" pin=0"/></net>

<net id="347"><net_src comp="185" pin="4"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="48" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="353"><net_src comp="185" pin="4"/><net_sink comp="349" pin=0"/></net>

<net id="357"><net_src comp="349" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="362"><net_src comp="354" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="366"><net_src comp="358" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="370"><net_src comp="363" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="376"><net_src comp="339" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="380"><net_src comp="372" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="385"><net_src comp="161" pin="4"/><net_sink comp="382" pin=0"/></net>

<net id="390"><net_src comp="161" pin="4"/><net_sink comp="386" pin=1"/></net>

<net id="395"><net_src comp="382" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="401"><net_src comp="50" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="402"><net_src comp="386" pin="2"/><net_sink comp="396" pin=1"/></net>

<net id="403"><net_src comp="52" pin="0"/><net_sink comp="396" pin=2"/></net>

<net id="409"><net_src comp="396" pin="3"/><net_sink comp="404" pin=0"/></net>

<net id="410"><net_src comp="54" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="411"><net_src comp="391" pin="2"/><net_sink comp="404" pin=2"/></net>

<net id="424"><net_src comp="56" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="425"><net_src comp="58" pin="0"/><net_sink comp="418" pin=2"/></net>

<net id="426"><net_src comp="60" pin="0"/><net_sink comp="418" pin=3"/></net>

<net id="431"><net_src comp="157" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="435"><net_src comp="432" pin="1"/><net_sink comp="82" pin=1"/></net>

<net id="440"><net_src comp="412" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="415" pin="1"/><net_sink comp="436" pin=1"/></net>

<net id="442"><net_src comp="436" pin="2"/><net_sink comp="418" pin=1"/></net>

<net id="446"><net_src comp="192" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="451"><net_src comp="196" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="459"><net_src comp="208" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="464"><net_src comp="214" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="469"><net_src comp="62" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="474"><net_src comp="223" pin="3"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="479"><net_src comp="230" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="484"><net_src comp="234" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="492"><net_src comp="244" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="497"><net_src comp="274" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="502"><net_src comp="280" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="510"><net_src comp="290" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="515"><net_src comp="296" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="520"><net_src comp="75" pin="3"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="528"><net_src comp="333" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="533"><net_src comp="343" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="538"><net_src comp="87" pin="3"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="543"><net_src comp="100" pin="3"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="548"><net_src comp="404" pin="3"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="553"><net_src comp="94" pin="3"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="558"><net_src comp="107" pin="3"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="563"><net_src comp="418" pin="4"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="568"><net_src comp="427" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="161" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {6 10 }
	Port: SeparableConv2D_1_b_s | {}
	Port: SeparableConv2D_1_w_s | {}
 - Input state : 
	Port: pointwise_conv2d_fix.1 : input_r | {6 7 }
	Port: pointwise_conv2d_fix.1 : SeparableConv2D_1_b_s | {2 3 }
	Port: pointwise_conv2d_fix.1 : SeparableConv2D_1_w_s | {6 7 }
  - Chain level:
	State 1
	State 2
		phi_mul1_cast : 1
		next_mul2 : 1
		exitcond3 : 1
		out_d_2 : 1
		StgValue_19 : 2
		tmp_14 : 1
		tmp_20 : 1
		SeparableConv2D_1_b_2 : 2
		SeparableConv2D_1_b_3 : 3
	State 3
		SeparableConv2D_1_b_5 : 1
		tmp_5 : 1
	State 4
		exitcond2 : 1
		out_h_2 : 1
		StgValue_34 : 2
		p_shl : 1
		p_shl_cast : 2
		p_shl1 : 1
		p_shl1_cast : 2
		tmp_21 : 3
		tmp_22_cast : 4
	State 5
		exitcond1 : 1
		out_w_2 : 1
		StgValue_47 : 2
		tmp_23_cast4 : 1
		tmp_23_cast : 1
		tmp : 2
		tmp_cast : 3
		tmp_22 : 4
		tmp_25_cast : 5
		tmp_23 : 6
		output_addr : 7
	State 6
		StgValue_61 : 1
		exitcond : 1
		in_d_1 : 1
		StgValue_65 : 2
		tmp_29_cast2 : 1
		next_mul : 1
		tmp1 : 1
		tmp1_cast : 2
		tmp_27 : 3
		tmp_32_cast : 4
		tmp_28 : 5
		input_addr : 6
		input_load : 7
		tmp_29 : 2
		tmp_30 : 3
		SeparableConv2D_1_w_2 : 4
		SeparableConv2D_1_w_3 : 5
		tmp_15 : 1
		tmp_24 : 1
		tmp_27_cast : 2
		tmp_16 : 2
		p_tmp_s : 3
	State 7
	State 8
		tmp_s : 1
		tmp_32 : 2
	State 9
	State 10
		StgValue_93 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |       next_mul2_fu_196       |    0    |    0    |    13   |
|          |        out_d_2_fu_208        |    0    |    0    |    13   |
|          |        out_h_2_fu_244        |    0    |    0    |    13   |
|          |        out_w_2_fu_290        |    0    |    0    |    13   |
|          |          tmp_fu_304          |    0    |    0    |    15   |
|          |         tmp_22_fu_313        |    0    |    0    |    13   |
|    add   |         in_d_1_fu_333        |    0    |    0    |    15   |
|          |        next_mul_fu_343       |    0    |    0    |    12   |
|          |          tmp1_fu_349         |    0    |    0    |    12   |
|          |         tmp_27_fu_358        |    0    |    0    |    12   |
|          |         tmp_29_fu_372        |    0    |    0    |    15   |
|          |         tmp_24_fu_386        |    0    |    0    |    23   |
|          |      tmp_27_cast_fu_391      |    0    |    0    |    21   |
|          |         tmp_33_fu_427        |    0    |    0    |    23   |
|----------|------------------------------|---------|---------|---------|
|          |       exitcond3_fu_202       |    0    |    0    |    9    |
|   icmp   |       exitcond2_fu_238       |    0    |    0    |    9    |
|          |       exitcond1_fu_284       |    0    |    0    |    9    |
|          |        exitcond_fu_327       |    0    |    0    |    11   |
|----------|------------------------------|---------|---------|---------|
|    sub   |         tmp_21_fu_274        |    0    |    0    |    15   |
|----------|------------------------------|---------|---------|---------|
|  select  |        p_tmp_s_fu_404        |    0    |    0    |    15   |
|----------|------------------------------|---------|---------|---------|
|    mul   |         tmp_s_fu_436         |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |     phi_mul1_cast_fu_192     |    0    |    0    |    0    |
|          |         tmp_20_fu_218        |    0    |    0    |    0    |
|          |       p_shl_cast_fu_258      |    0    |    0    |    0    |
|          |      p_shl1_cast_fu_270      |    0    |    0    |    0    |
|          |      tmp_23_cast4_fu_296     |    0    |    0    |    0    |
|   zext   |      tmp_23_cast_fu_300      |    0    |    0    |    0    |
|          |         tmp_23_fu_322        |    0    |    0    |    0    |
|          |      tmp_29_cast2_fu_339     |    0    |    0    |    0    |
|          |       tmp1_cast_fu_354       |    0    |    0    |    0    |
|          |         tmp_28_fu_367        |    0    |    0    |    0    |
|          |         tmp_30_fu_377        |    0    |    0    |    0    |
|          |       p_tmp_cast_fu_432      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   trunc  |         tmp_14_fu_214        |    0    |    0    |    0    |
|          |         tmp_15_fu_382        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_19_fu_223        |    0    |    0    |    0    |
|bitconcatenate|         p_shl_fu_250         |    0    |    0    |    0    |
|          |         p_shl1_fu_262        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          | SeparableConv2D_1_b_5_fu_230 |    0    |    0    |    0    |
|          |         tmp_5_fu_234         |    0    |    0    |    0    |
|          |      tmp_22_cast_fu_280      |    0    |    0    |    0    |
|   sext   |        tmp_cast_fu_309       |    0    |    0    |    0    |
|          |      tmp_25_cast_fu_318      |    0    |    0    |    0    |
|          |      tmp_32_cast_fu_363      |    0    |    0    |    0    |
|          |      tmp_34_cast_fu_412      |    0    |    0    |    0    |
|          |      tmp_37_cast_fu_415      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
| bitselect|         tmp_16_fu_396        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|partselect|         tmp_32_fu_418        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    1    |    0    |   281   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|SeparableConv2D_1_b_2_reg_466|    3   |
|SeparableConv2D_1_b_5_reg_476|   16   |
|SeparableConv2D_1_w_2_reg_540|    7   |
|SeparableConv2D_1_w_3_reg_555|   15   |
|        in_d_1_reg_525       |    5   |
|         in_d_reg_170        |    5   |
|      input_addr_reg_535     |   14   |
|      input_load_reg_550     |   16   |
|      next_mul2_reg_448      |   11   |
|       next_mul_reg_530      |   12   |
|       out_d_2_reg_456       |    4   |
|        out_d_reg_113        |    4   |
|       out_h_2_reg_489       |    4   |
|        out_h_reg_135        |    4   |
|       out_w_2_reg_507       |    4   |
|        out_w_reg_146        |    4   |
|     output_addr_reg_517     |   14   |
|    output_load_1_reg_157    |   16   |
|       p_tmp_s_reg_545       |   15   |
|    phi_mul1_cast_reg_443    |   12   |
|       phi_mul1_reg_124      |   11   |
|       phi_mul_reg_181       |   12   |
|        tmp_14_reg_461       |    3   |
|        tmp_19_reg_471       |    7   |
|        tmp_21_reg_494       |    9   |
|     tmp_22_cast_reg_499     |   13   |
|     tmp_23_cast4_reg_512    |   12   |
|        tmp_32_reg_560       |   16   |
|        tmp_33_reg_565       |   16   |
|        tmp_5_reg_481        |   15   |
+-----------------------------+--------+
|            Total            |   299  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------|------|------|------|--------||---------||---------|
|          Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------|------|------|------|--------||---------||---------|
|    grp_access_fu_69   |  p0  |   2  |   3  |    6   ||    9    |
|    grp_access_fu_82   |  p1  |   2  |  16  |   32   ||    9    |
|    grp_access_fu_94   |  p0  |   2  |  14  |   28   ||    9    |
|   grp_access_fu_107   |  p0  |   2  |   7  |   14   ||    9    |
| output_load_1_reg_157 |  p0  |   2  |  16  |   32   ||    9    |
|-----------------------|------|------|------|--------||---------||---------|
|         Total         |      |      |      |   112  ||  8.845  ||    45   |
|-----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   281  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    -   |   45   |
|  Register |    -   |    -   |   299  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    8   |   299  |   326  |
+-----------+--------+--------+--------+--------+
