{
    "files.associations": {
        "*.v": "verilog",
        "initializer_list": "cpp",
        "vector": "cpp",
        "xtree": "cpp",
        "xutility": "cpp",
        "xmemory": "cpp"
    }
}