
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack 0.00

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: clk_in (clock source 'core_clock')
Endpoint: clk_out (output port clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
     2    0.02    0.00    0.00    0.00 ^ clk_in (in)
                                         clk_in (net)
                  0.00    0.00    0.00 ^ _2_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.00    0.04    0.12    0.12 ^ _2_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         net3 (net)
                  0.04    0.00    0.12 ^ output3/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.07    0.54    0.66 ^ output3/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         clk_out (net)
                  0.07    0.00    0.66 ^ clk_out (out)
                                  0.66   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                         -0.20   -0.20   output external delay
                                 -0.20   data required time
-----------------------------------------------------------------------------
                                 -0.20   data required time
                                 -0.66   data arrival time
-----------------------------------------------------------------------------
                                  0.86   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: test_enable (input port clocked by core_clock)
Endpoint: gen_latch.latch_out$_DLATCH_N_
          (positive level-sensitive latch clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    0.00    0.00    0.00    0.20 v test_enable (in)
                                         test_enable (net)
                  0.00    0.00    0.20 v input2/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.01    0.17    0.69    0.89 v input2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net2 (net)
                  0.17    0.00    0.89 v _1_/A1 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.00    0.06    0.20    1.09 v _1_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _0_ (net)
                  0.06    0.00    1.09 v gen_latch.latch_out$_DLATCH_N_/D (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
                                  1.09   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gen_latch.latch_out$_DLATCH_N_/E (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
                          1.09    1.09   time borrowed from endpoint
                                  1.09   data required time
-----------------------------------------------------------------------------
                                  1.09   data required time
                                 -1.09   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
core_clock pulse width                  5.00
library setup time                     -0.22
--------------------------------------------
max time borrow                         4.78
actual time borrow                      1.09
--------------------------------------------



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: test_enable (input port clocked by core_clock)
Endpoint: gen_latch.latch_out$_DLATCH_N_
          (positive level-sensitive latch clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    0.00    0.00    0.00    0.20 v test_enable (in)
                                         test_enable (net)
                  0.00    0.00    0.20 v input2/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.01    0.17    0.69    0.89 v input2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net2 (net)
                  0.17    0.00    0.89 v _1_/A1 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.00    0.06    0.20    1.09 v _1_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _0_ (net)
                  0.06    0.00    1.09 v gen_latch.latch_out$_DLATCH_N_/D (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
                                  1.09   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gen_latch.latch_out$_DLATCH_N_/E (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
                          1.09    1.09   time borrowed from endpoint
                                  1.09   data required time
-----------------------------------------------------------------------------
                                  1.09   data required time
                                 -1.09   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
core_clock pulse width                  5.00
library setup time                     -0.22
--------------------------------------------
max time borrow                         4.78
actual time borrow                      1.09
--------------------------------------------



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
2.632173538208008

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.9401

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
0.3698163628578186

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
0.3765999972820282

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9820

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
No paths found.

==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
No paths found.

==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
1.0900

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
0.000000

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.48e-05   1.03e-06   3.31e-10   3.58e-05  10.3%
Combinational          2.92e-05   3.06e-06   6.07e-10   3.22e-05   9.3%
Clock                  2.72e-04   6.20e-06   4.52e-09   2.78e-04  80.4%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.36e-04   1.03e-05   5.46e-09   3.46e-04 100.0%
                          97.0%       3.0%       0.0%
