INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4_2/lab4.sim/sim_1/synth/func/xsim/top_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity binary_counter
INFO: [VRFC 10-307] analyzing entity clock_module_TE0277
INFO: [VRFC 10-307] analyzing entity uart_tx
INFO: [VRFC 10-307] analyzing entity clock_generator
INFO: [VRFC 10-307] analyzing entity uart_module
INFO: [VRFC 10-307] analyzing entity top
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4_2/lab4.srcs/sim_1/imports/new/top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4_2/lab4.sim/sim_1/synth/func/xsim/top_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity binary_counter
INFO: [VRFC 10-307] analyzing entity clock_module_TE0277
INFO: [VRFC 10-307] analyzing entity uart_tx
INFO: [VRFC 10-307] analyzing entity clock_generator
INFO: [VRFC 10-307] analyzing entity uart_module
INFO: [VRFC 10-307] analyzing entity top
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4_2/lab4.sim/sim_1/synth/func/xsim/top_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity binary_counter
INFO: [VRFC 10-307] analyzing entity clock_module_TE0277
INFO: [VRFC 10-307] analyzing entity uart_tx
INFO: [VRFC 10-307] analyzing entity clock_generator
INFO: [VRFC 10-307] analyzing entity uart_module
INFO: [VRFC 10-307] analyzing entity top
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4_2/lab4.sim/sim_1/synth/func/xsim/top_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity binary_counter
INFO: [VRFC 10-307] analyzing entity clock_module_TE0277
INFO: [VRFC 10-307] analyzing entity uart_tx
INFO: [VRFC 10-307] analyzing entity clock_generator
INFO: [VRFC 10-307] analyzing entity uart_module
INFO: [VRFC 10-307] analyzing entity top
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/sem3_advanced_fpga/advanced_fpga.sim/sim_1/synth/func/xsim/top_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clock_module_TE0277
INFO: [VRFC 10-307] analyzing entity segment_display
INFO: [VRFC 10-307] analyzing entity uart_rx
INFO: [VRFC 10-307] analyzing entity uart_tx
INFO: [VRFC 10-307] analyzing entity clock_generator
INFO: [VRFC 10-307] analyzing entity uart_module
INFO: [VRFC 10-307] analyzing entity bus_master
INFO: [VRFC 10-307] analyzing entity top
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/sem3_advanced_fpga/advanced_fpga.srcs/sources_1/imports/new/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_tx
WARNING: [VRFC 10-1193] overwriting existing primary unit uart_tx [/home/jacoboffersen/advanced_programmable_electronics/sem3_advanced_fpga/advanced_fpga.srcs/sources_1/imports/new/uart_tx.vhd:37]
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/sem3_advanced_fpga/advanced_fpga.srcs/sim_1/imports/new/top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/sem3_advanced_fpga/advanced_fpga.sim/sim_1/synth/func/xsim/top_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clock_module_TE0277
INFO: [VRFC 10-307] analyzing entity segment_display
INFO: [VRFC 10-307] analyzing entity uart_rx
INFO: [VRFC 10-307] analyzing entity uart_tx
INFO: [VRFC 10-307] analyzing entity clock_generator
INFO: [VRFC 10-307] analyzing entity uart_module
INFO: [VRFC 10-307] analyzing entity bus_master
INFO: [VRFC 10-307] analyzing entity top
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/sem3_advanced_fpga/advanced_fpga.sim/sim_1/synth/func/xsim/top_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clock_module_TE0277
INFO: [VRFC 10-307] analyzing entity segment_display
INFO: [VRFC 10-307] analyzing entity uart_rx
INFO: [VRFC 10-307] analyzing entity uart_tx
INFO: [VRFC 10-307] analyzing entity clock_generator
INFO: [VRFC 10-307] analyzing entity uart_module
INFO: [VRFC 10-307] analyzing entity bus_master
INFO: [VRFC 10-307] analyzing entity top
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/sem3_advanced_fpga/advanced_fpga.srcs/sources_1/imports/new/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_tx
WARNING: [VRFC 10-1193] overwriting existing primary unit uart_tx [/home/jacoboffersen/advanced_programmable_electronics/sem3_advanced_fpga/advanced_fpga.srcs/sources_1/imports/new/uart_tx.vhd:37]
