[04/09 20:07:08      0s] 
[04/09 20:07:08      0s] Cadence Innovus(TM) Implementation System.
[04/09 20:07:08      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[04/09 20:07:08      0s] 
[04/09 20:07:08      0s] Version:	v21.14-s109_1, built Wed Jun 29 09:53:08 PDT 2022
[04/09 20:07:08      0s] Options:	
[04/09 20:07:08      0s] Date:		Tue Apr  9 20:07:08 2024
[04/09 20:07:08      0s] Host:		auto.ece.pdx.edu (x86_64 w/Linux 3.10.0-1160.105.1.el7.x86_64) (1core*32cpus*Intel Xeon E312xx (Sandy Bridge, IBRS update) 16384KB)
[04/09 20:07:08      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[04/09 20:07:08      0s] 
[04/09 20:07:08      0s] License:
[04/09 20:07:08      0s] 		[20:07:08.402314] Configured Lic search path (21.01-s002): 5280@cadence-lic.cecs.pdx.edu:27000@synopsys-lic.cat.pdx.edu

[04/09 20:07:08      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[04/09 20:07:08      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[04/09 20:07:37     27s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v21.14-s109_1 (64bit) 06/29/2022 09:53 (Linux 3.10.0-693.el7.x86_64)
[04/09 20:07:45     35s] @(#)CDS: NanoRoute 21.14-s109_1 NR220628-1629/21_14-UB (database version 18.20.582) {superthreading v2.17}
[04/09 20:07:45     35s] @(#)CDS: AAE 21.14-s031 (64bit) 06/29/2022 (Linux 3.10.0-693.el7.x86_64)
[04/09 20:07:45     35s] @(#)CDS: CTE 21.14-s031_1 () Jun 22 2022 10:32:17 ( )
[04/09 20:07:45     35s] @(#)CDS: SYNTECH 21.14-s014_1 () May 29 2022 20:47:50 ( )
[04/09 20:07:45     35s] @(#)CDS: CPE v21.14-s062
[04/09 20:07:45     35s] @(#)CDS: IQuantus/TQuantus 21.1.1-w001 (64bit) Wed Jun 1 22:42:35 PDT 2022 (Linux 3.10.0-693.el7.x86_64)
[04/09 20:07:45     35s] @(#)CDS: OA 22.60-p074 Tue Apr 12 12:08:19 2022
[04/09 20:07:45     35s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[04/09 20:07:45     35s] @(#)CDS: RCDB 11.15.0
[04/09 20:07:45     35s] @(#)CDS: STYLUS 21.12-s008_1 (04/27/2022 03:28 PDT)
[04/09 20:07:45     35s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_20403_auto.ece.pdx.edu_routh_AXc2Ex.

[04/09 20:07:45     35s] Change the soft stacksize limit to 0.2%RAM (245 mbytes). Set global soft_stack_size_limit to change the value.
[04/09 20:07:49     39s] Sourcing startup file ./enc.tcl
[04/09 20:07:49     39s] <CMD> alias fs set top_design fifo1_sram
[04/09 20:07:49     39s] <CMD> alias f set top_design fifo1
[04/09 20:07:49     39s] <CMD> alias o set top_design ORCA_TOP
[04/09 20:07:49     39s] <CMD> alias e set top_design ExampleRocketSystem
[04/09 20:07:49     39s] <CMD> set_table_style -name report_timing -max_widths { 8,6,23,70} -no_frame_fix_width
[04/09 20:07:49     39s] **WARN: (TCLCMD-1083):	'-no_frame_fix_width are global controls that affect all of the various timing reports.  The -name option is used to specify a report-specific behavior, and therefore cannot be used with these global options. You should use a separate set_table_style command to specify the desired global options. You can then use additional set_table_style commands to refine the behaviors of specific timing reports.'
[04/09 20:07:49     39s] <CMD> set_global report_timing_format  {delay arrival slew cell hpin}
[04/09 20:07:49     39s] 
[04/09 20:07:49     39s] **INFO:  MMMC transition support version v31-84 
[04/09 20:07:49     39s] 
[04/09 20:07:49     39s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[04/09 20:07:49     39s] <CMD> suppressMessage ENCEXT-2799
[04/09 20:07:49     39s] <CMD> win
[04/09 20:09:08     56s] **ERROR: (IMPSYT-6000):	No Object Selected.
[04/09 20:09:27     61s] <CMD> setLayerPreference obsstdCell -isVisible 1
[04/09 20:09:32     62s] <CMD> setLayerPreference obsstdCell -isSelectable 1
[04/09 20:09:46     65s] <CMD> fs
[04/09 20:10:35     75s] ### Start verbose source output (echo mode) for '../../fifo1_sram.design_config.tcl' ...
[04/09 20:10:35     75s] # set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
# set hack_lef_dir /u/bcruik2/hacked_lefs
# set add_ios 1
# set pad_design 1
# set design_size { 580 580  } 
# set design_io_border 310
# set dc_floorplanning 1
# set enable_dft 0
# set innovus_enable_manual_macro_placement 0
# set rtl_list [list ../rtl/$top_design.sv ]
# set slow_corner "ss0p95v125c_2p25v ss0p95v125c"
# set fast_corner "ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c"
# set synth_corners $slow_corner
# set synth_corners_target "ss0p95v125c" 
# set synth_corners_slow $slow_corner
# set synth_corners_fast $fast_corner
# set slow_metal Cmax_125
# set fast_metal Cmax_125
# set lib_types "$lib_dir/stdcell_rvt/db_nldm $lib_dir/stdcell_hvt/db_nldm $lib_dir/io_std/db_nldm $lib_dir/sram/db_nldm $lib_dir/pll/db_nldm"
# set ndm_types "$lib_dir/stdcell_rvt/ndm $lib_dir/stdcell_hvt/ndm $lib_dir/sram/ndm $lib_dir/io_std/ndm  $lib_dir/pll/ndm"
# set lib_types_target "$lib_dir/stdcell_rvt/db_nldm"
# set sub_lib_type "saed32?vt_ saed32sram_ saed32io_wb_ saed32pll_"
# set sub_lib_type_target "saed32rvt_"
# set tech_lef ${hack_lef_dir}/tech.lef 
# set lef_types [list $hack_lef_dir  \
$lib_dir/sram/lef/ \
$lib_dir/io_std/lef \
$lib_dir/pll/lef \
]
# set sub_lef_type "saed32nm_?vt_*.lef saed32sram.lef saed32_io_wb_all.lef saed32_PLL.lef"
# set mwlib_types [list $lib_dir/stdcell_hvt/milkyway \
$lib_dir/stdcell_rvt/milkyway \
$lib_dir/stdcell_lvt/milkyway  \
$lib_dir/io_std/milkyway \
$lib_dir/sram/milkyway $lib_dir/pll/milkyway \
 ]
# set sub_mwlib_type "saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*"
# set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
# set FCL 0
# set split_constraints 0
### End verbose source output for '../../fifo1_sram.design_config.tcl'.
[04/09 20:10:35     75s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[04/09 20:10:35     75s] <CMD> set search_path {}
[04/09 20:10:35     75s] <CMD> set init_lef_file {/u/bcruik2/hacked_lefs/tech.lef saed32_io_wb_all.lef saed32nm_lvt_1p9m.lef saed32_PLL.lef saed32nm_hvt_1p9m.lef saed32nm_rvt_1p9m.lef saed32sram.lef}
[04/09 20:10:35     75s] <CMD> is_common_ui_mode
[04/09 20:10:35     75s] <CMD> is_common_ui_mode
[04/09 20:10:36     75s] <CMD> set init_mmmc_file mmmc.tcl
[04/09 20:10:36     75s] <CMD> set init_design_netlisttype Verilog
[04/09 20:10:36     75s] <CMD> set init_verilog ../../syn/outputs/fifo1_sram.genus.vg
[04/09 20:10:36     75s] <CMD> set init_top_cell fifo1_sram
[04/09 20:10:36     75s] <CMD> set init_pwr_net VDD
[04/09 20:10:36     75s] <CMD> set init_gnd_net VSS
[04/09 20:10:36     75s] <CMD> init_design
[04/09 20:10:36     75s] #% Begin Load MMMC data ... (date=04/09 20:10:36, mem=744.4M)
[04/09 20:10:36     76s] #% End Load MMMC data ... (date=04/09 20:10:36, total cpu=0:00:00.1, real=0:00:00.0, peak res=744.8M, current mem=744.8M)
[04/09 20:10:36     76s] 
[04/09 20:10:36     76s] Loading LEF file /u/bcruik2/hacked_lefs/tech.lef ...
[04/09 20:10:36     76s] 
[04/09 20:10:36     76s] Loading LEF file saed32_io_wb_all.lef ...
[04/09 20:10:36     76s] Set DBUPerIGU to M2 pitch 152.
[04/09 20:10:37     77s] WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
[04/09 20:10:37     77s] Without BUSBITCHARS defined, the LEF file is technically incorrect.
[04/09 20:10:37     77s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file saed32_io_wb_all.lef at line 285838.
[04/09 20:10:37     77s] 
[04/09 20:10:37     77s] Loading LEF file saed32nm_lvt_1p9m.lef ...
[04/09 20:10:38     77s] WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
[04/09 20:10:38     77s] Without BUSBITCHARS defined, the LEF file is technically incorrect.
[04/09 20:10:38     77s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file saed32nm_lvt_1p9m.lef at line 67466.
[04/09 20:10:38     77s] 
[04/09 20:10:38     77s] Loading LEF file saed32_PLL.lef ...
[04/09 20:10:38     77s] WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
[04/09 20:10:38     77s] Without BUSBITCHARS defined, the LEF file is technically incorrect.
[04/09 20:10:38     77s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file saed32_PLL.lef at line 372.
[04/09 20:10:38     77s] 
[04/09 20:10:38     77s] Loading LEF file saed32nm_hvt_1p9m.lef ...
[04/09 20:10:39     78s] WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
[04/09 20:10:39     78s] Without BUSBITCHARS defined, the LEF file is technically incorrect.
[04/09 20:10:39     78s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file saed32nm_hvt_1p9m.lef at line 191962.
[04/09 20:10:39     78s] 
[04/09 20:10:39     78s] Loading LEF file saed32nm_rvt_1p9m.lef ...
[04/09 20:10:39     79s] WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
[04/09 20:10:39     79s] Without BUSBITCHARS defined, the LEF file is technically incorrect.
[04/09 20:10:39     79s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file saed32nm_rvt_1p9m.lef at line 148040.
[04/09 20:10:39     79s] 
[04/09 20:10:39     79s] Loading LEF file saed32sram.lef ...
[04/09 20:10:40     80s] WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
[04/09 20:10:40     80s] Without BUSBITCHARS defined, the LEF file is technically incorrect.
[04/09 20:10:40     80s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file saed32sram.lef at line 197399.
[04/09 20:10:40     80s] 
[04/09 20:10:40     80s] viaInitial starts at Tue Apr  9 20:10:40 2024
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA12BAR_C' and 'VIA12SQ_C'.
[04/09 20:10:40     80s] Type 'man IMPPP-543' for more detail.
[04/09 20:10:40     80s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA12LG_C' and 'VIA12SQ_C'.
[04/09 20:10:40     80s] Type 'man IMPPP-543' for more detail.
[04/09 20:10:40     80s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA12BAR' and 'VIA12SQ_C'.
[04/09 20:10:40     80s] Type 'man IMPPP-543' for more detail.
[04/09 20:10:40     80s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA12LG' and 'VIA12SQ_C'.
[04/09 20:10:40     80s] Type 'man IMPPP-543' for more detail.
[04/09 20:10:40     80s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA23BAR_C' and 'VIA23SQ_C'.
[04/09 20:10:40     80s] Type 'man IMPPP-543' for more detail.
[04/09 20:10:40     80s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA23LG_C' and 'VIA23SQ_C'.
[04/09 20:10:40     80s] Type 'man IMPPP-543' for more detail.
[04/09 20:10:40     80s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA23BAR' and 'VIA23SQ_C'.
[04/09 20:10:40     80s] Type 'man IMPPP-543' for more detail.
[04/09 20:10:40     80s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA23LG' and 'VIA23SQ_C'.
[04/09 20:10:40     80s] Type 'man IMPPP-543' for more detail.
[04/09 20:10:40     80s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA34BAR_C' and 'VIA34SQ_C'.
[04/09 20:10:40     80s] Type 'man IMPPP-543' for more detail.
[04/09 20:10:40     80s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA34LG_C' and 'VIA34SQ_C'.
[04/09 20:10:40     80s] Type 'man IMPPP-543' for more detail.
[04/09 20:10:40     80s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA34BAR' and 'VIA34SQ_C'.
[04/09 20:10:40     80s] Type 'man IMPPP-543' for more detail.
[04/09 20:10:40     80s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA34LG' and 'VIA34SQ_C'.
[04/09 20:10:40     80s] Type 'man IMPPP-543' for more detail.
[04/09 20:10:40     80s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA45BAR_C' and 'VIA45SQ_C'.
[04/09 20:10:40     80s] Type 'man IMPPP-543' for more detail.
[04/09 20:10:40     80s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA45LG_C' and 'VIA45SQ_C'.
[04/09 20:10:40     80s] Type 'man IMPPP-543' for more detail.
[04/09 20:10:40     80s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA45BAR' and 'VIA45SQ_C'.
[04/09 20:10:40     80s] Type 'man IMPPP-543' for more detail.
[04/09 20:10:40     80s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA45LG' and 'VIA45SQ_C'.
[04/09 20:10:40     80s] Type 'man IMPPP-543' for more detail.
[04/09 20:10:40     80s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA56BAR_C' and 'VIA56SQ_C'.
[04/09 20:10:40     80s] Type 'man IMPPP-543' for more detail.
[04/09 20:10:40     80s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA56LG_C' and 'VIA56SQ_C'.
[04/09 20:10:40     80s] Type 'man IMPPP-543' for more detail.
[04/09 20:10:40     80s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA56BAR' and 'VIA56SQ_C'.
[04/09 20:10:40     80s] Type 'man IMPPP-543' for more detail.
[04/09 20:10:40     80s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA56LG' and 'VIA56SQ_C'.
[04/09 20:10:40     80s] Type 'man IMPPP-543' for more detail.
[04/09 20:10:40     80s] **WARN: (EMS-27):	Message (IMPPP-543) has exceeded the current message display limit of 20.
[04/09 20:10:40     80s] To increase the message display limit, refer to the product command reference manual.
[04/09 20:10:40     80s] viaInitial ends at Tue Apr  9 20:10:40 2024

##  Check design process and node:  
##  Both design process and tech node are not set.

[04/09 20:10:40     80s] Loading view definition file from mmmc.tcl
[04/09 20:10:40     80s] Reading libs_max timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib' ...
[04/09 20:10:40     80s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib, Line 84607)
[04/09 20:10:40     80s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib, Line 84658)
[04/09 20:10:40     80s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib, Line 84709)
[04/09 20:10:41     80s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib, Line 120047)
[04/09 20:10:41     80s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib, Line 120098)
[04/09 20:10:41     80s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib, Line 120149)
[04/09 20:10:41     81s] **WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 226626 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib)
[04/09 20:10:41     81s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 226627 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib)
[04/09 20:10:41     81s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 226628 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib)
[04/09 20:10:41     81s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT3_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib)
[04/09 20:10:41     81s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT2_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib)
[04/09 20:10:41     81s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT1_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib)
[04/09 20:10:41     81s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT3_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib)
[04/09 20:10:41     81s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT2_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib)
[04/09 20:10:41     81s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT1_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib)
[04/09 20:10:41     81s] Read 294 cells in library 'saed32rvt_ss0p95v125c' 
[04/09 20:10:41     81s] Reading libs_max timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib' ...
[04/09 20:10:42     82s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib, Line 84611)
[04/09 20:10:42     82s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib, Line 84662)
[04/09 20:10:42     82s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib, Line 84713)
[04/09 20:10:42     82s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib, Line 120051)
[04/09 20:10:42     82s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib, Line 120102)
[04/09 20:10:42     82s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib, Line 120153)
[04/09 20:10:42     82s] **WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 226346 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib)
[04/09 20:10:42     82s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 226347 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib)
[04/09 20:10:42     82s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 226348 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib)
[04/09 20:10:43     83s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT3_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib)
[04/09 20:10:43     83s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT2_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib)
[04/09 20:10:43     83s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT1_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib)
[04/09 20:10:43     83s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT3_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib)
[04/09 20:10:43     83s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT2_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib)
[04/09 20:10:43     83s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT1_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib)
[04/09 20:10:43     83s] Read 294 cells in library 'saed32hvt_ss0p95v125c' 
[04/09 20:10:43     83s] Reading libs_max timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.lib' ...
[04/09 20:10:43     83s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 15913 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.lib)
[04/09 20:10:43     83s] **WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 15914 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.lib)
[04/09 20:10:43     83s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 15915 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.lib)
[04/09 20:10:43     83s] Read 62 cells in library 'saed32io_wb_ss0p95v125c_2p25v' 
[04/09 20:10:43     83s] Reading libs_max timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib' ...
[04/09 20:10:43     83s] **WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 24401 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib)
[04/09 20:10:43     83s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 24402 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib)
[04/09 20:10:43     83s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 24403 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib)
[04/09 20:10:43     83s] Read 35 cells in library 'saed32sram_ss0p95v125c' 
[04/09 20:10:43     83s] Reading libs_max timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.lib' ...
[04/09 20:10:43     83s] **WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 1766 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.lib)
[04/09 20:10:43     83s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 1767 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.lib)
[04/09 20:10:43     83s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 1768 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.lib)
[04/09 20:10:43     83s] **WARN: (TECHLIB-302):	No function defined for cell 'PLL'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.lib)
[04/09 20:10:43     84s] Read 1 cells in library 'saed32pll_ss0p95v125c_2p25v' 
[04/09 20:10:43     84s] Reading libs_min timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff0p95vn40c.lib' ...
[04/09 20:10:44     84s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff0p95vn40c.lib, Line 84607)
[04/09 20:10:44     84s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff0p95vn40c.lib, Line 84658)
[04/09 20:10:44     84s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff0p95vn40c.lib, Line 84709)
[04/09 20:10:44     84s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff0p95vn40c.lib, Line 120047)
[04/09 20:10:44     84s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff0p95vn40c.lib, Line 120098)
[04/09 20:10:44     84s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff0p95vn40c.lib, Line 120149)
[04/09 20:10:44     85s] **WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 226446 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff0p95vn40c.lib)
[04/09 20:10:44     85s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 226447 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff0p95vn40c.lib)
[04/09 20:10:44     85s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 226448 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff0p95vn40c.lib)
[04/09 20:10:45     85s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT3_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff0p95vn40c.lib)
[04/09 20:10:45     85s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT2_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff0p95vn40c.lib)
[04/09 20:10:45     85s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT1_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff0p95vn40c.lib)
[04/09 20:10:45     85s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT3_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff0p95vn40c.lib)
[04/09 20:10:45     85s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT2_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff0p95vn40c.lib)
[04/09 20:10:45     85s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT1_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff0p95vn40c.lib)
[04/09 20:10:45     85s] Read 294 cells in library 'saed32rvt_ff0p95vn40c' 
[04/09 20:10:45     85s] Reading libs_min timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16vn40c.lib' ...
[04/09 20:10:45     85s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16vn40c.lib, Line 84607)
[04/09 20:10:45     85s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16vn40c.lib, Line 84658)
[04/09 20:10:45     85s] Message <TECHLIB-1277> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[04/09 20:10:46     86s] **WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 226446 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16vn40c.lib)
[04/09 20:10:46     86s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 226447 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16vn40c.lib)
[04/09 20:10:46     86s] Message <TECHLIB-1161> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[04/09 20:10:46     86s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT3_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16vn40c.lib)
[04/09 20:10:46     86s] Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[04/09 20:10:46     86s] Read 294 cells in library 'saed32rvt_ff1p16vn40c' 
[04/09 20:10:46     86s] Reading libs_min timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ff0p95vn40c.lib' ...
[04/09 20:10:47     87s] Read 294 cells in library 'saed32hvt_ff0p95vn40c' 
[04/09 20:10:47     87s] Reading libs_min timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ff1p16vn40c.lib' ...
[04/09 20:10:48     89s] Read 294 cells in library 'saed32hvt_ff1p16vn40c' 
[04/09 20:10:48     89s] Reading libs_min timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ff1p16vn40c_2p75v.lib' ...
[04/09 20:10:48     89s] Read 62 cells in library 'saed32io_wb_ff1p16vn40c_2p75v' 
[04/09 20:10:48     89s] Reading libs_min timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ff1p16vn40c.lib' ...
[04/09 20:10:49     89s] Read 35 cells in library 'saed32sram_ff1p16vn40c' 
[04/09 20:10:49     89s] Reading libs_min timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ff1p16vn40c_2p75v.lib' ...
[04/09 20:10:49     89s] Read 1 cells in library 'saed32pll_ff1p16vn40c_2p75v' 
[04/09 20:10:49     90s] Ending "PreSetAnalysisView" (total cpu=0:00:09.9, real=0:00:09.0, peak res=923.0M, current mem=806.6M)
[04/09 20:10:49     90s] *** End library_loading (cpu=0.17min, real=0.15min, mem=48.3M, fe_cpu=1.50min, fe_real=3.68min, fe_mem=1104.3M) ***
[04/09 20:10:49     90s] #% Begin Load netlist data ... (date=04/09 20:10:49, mem=806.6M)
[04/09 20:10:49     90s] *** Begin netlist parsing (mem=1104.3M) ***
[04/09 20:10:49     90s] Created 686 new cells from 12 timing libraries.
[04/09 20:10:49     90s] Reading netlist ...
[04/09 20:10:49     90s] Backslashed names will retain backslash and a trailing blank character.
[04/09 20:10:49     90s] Reading verilog netlist '../../syn/outputs/fifo1_sram.genus.vg'
[04/09 20:10:49     90s] 
[04/09 20:10:49     90s] *** Memory Usage v#1 (Current mem = 1104.301M, initial mem = 390.141M) ***
[04/09 20:10:49     90s] *** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=1104.3M) ***
[04/09 20:10:49     90s] #% End Load netlist data ... (date=04/09 20:10:49, total cpu=0:00:00.1, real=0:00:00.0, peak res=827.5M, current mem=827.5M)
[04/09 20:10:49     90s] Set top cell to fifo1_sram.
[04/09 20:10:51     91s] Hooked 1960 DB cells to tlib cells.
[04/09 20:10:51     91s] Ending "BindLib:" (total cpu=0:00:00.9, real=0:00:01.0, peak res=895.2M, current mem=895.2M)
[04/09 20:10:51     91s] Starting recursive module instantiation check.
[04/09 20:10:51     91s] No recursion found.
[04/09 20:10:51     91s] Building hierarchical netlist for Cell fifo1_sram ...
[04/09 20:10:51     91s] *** Netlist is unique.
[04/09 20:10:51     91s] Setting Std. cell height to 1672 DBU (smallest netlist inst).
[04/09 20:10:51     91s] ** info: there are 2428 modules.
[04/09 20:10:51     91s] ** info: there are 222 stdCell insts.
[04/09 20:10:51     91s] ** info: there are 25 Pad insts.
[04/09 20:10:51     91s] ** info: there are 8 macros.
[04/09 20:10:51     91s] 
[04/09 20:10:51     91s] *** Memory Usage v#1 (Current mem = 1175.727M, initial mem = 390.141M) ***
[04/09 20:10:51     91s] Initializing I/O assignment ...
[04/09 20:10:51     91s] Adjusting Core to Left to: 0.0480. Core to Bottom to: 0.0480.
[04/09 20:10:51     91s] **WARN: (IMPFP-3961):	The techSite 'fillSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[04/09 20:10:51     91s] Type 'man IMPFP-3961' for more detail.
[04/09 20:10:51     91s] **WARN: (IMPFP-3961):	The techSite 'cornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[04/09 20:10:51     91s] Type 'man IMPFP-3961' for more detail.
[04/09 20:10:51     91s] **WARN: (IMPFP-3961):	The techSite 'ioSiteEW' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[04/09 20:10:51     91s] Type 'man IMPFP-3961' for more detail.
[04/09 20:10:51     91s] **WARN: (IMPFP-3961):	The techSite 'ioSiteNS' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[04/09 20:10:51     91s] Type 'man IMPFP-3961' for more detail.
[04/09 20:10:51     91s] Horizontal Layer M1 offset = 0 (derived)
[04/09 20:10:51     91s] Vertical Layer M2 offset = 0 (derived)
[04/09 20:10:51     91s] Start create_tracks
[04/09 20:10:51     91s] Generated pitch 0.228 in M9 is different from 2.432 defined in technology file in preferred direction.
[04/09 20:10:51     91s] Generated pitch 0.152 in M8 is different from 1.216 defined in technology file in preferred direction.
[04/09 20:10:51     91s] Generated pitch 0.152 in M7 is different from 1.216 defined in technology file in preferred direction.
[04/09 20:10:51     91s] Generated pitch 0.152 in M6 is different from 0.608 defined in technology file in preferred direction.
[04/09 20:10:51     91s] Generated pitch 0.152 in M5 is different from 0.608 defined in technology file in preferred direction.
[04/09 20:10:51     91s] Generated pitch 0.152 in M4 is different from 0.304 defined in technology file in preferred direction.
[04/09 20:10:51     91s] Generated pitch 0.152 in M3 is different from 0.304 defined in technology file in preferred direction.
[04/09 20:10:51     92s] Extraction setup Started 
[04/09 20:10:51     92s] 
[04/09 20:10:51     92s] Trim Metal Layers:
[04/09 20:10:51     92s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[04/09 20:10:51     92s] Reading Capacitance Table File ../../cadence_cap_tech/saed32nm_1p9m_Cmax.cap ...
[04/09 20:10:51     92s] Process name: saed32nm_1p9m_Cmax.
[04/09 20:10:51     92s] Reading Capacitance Table File ../../cadence_cap_tech/saed32nm_1p9m_Cmin.cap ...
[04/09 20:10:51     92s] Process name: saed32nm_1p9m_Cmin.
[04/09 20:10:52     92s] Importing multi-corner RC tables ... 
[04/09 20:10:52     92s] Summary of Active RC-Corners : 
[04/09 20:10:52     92s]  
[04/09 20:10:52     92s]  Analysis View: func_max_scenario
[04/09 20:10:52     92s]     RC-Corner Name        : cmax
[04/09 20:10:52     92s]     RC-Corner Index       : 0
[04/09 20:10:52     92s]     RC-Corner Temperature : -40 Celsius
[04/09 20:10:52     92s]     RC-Corner Cap Table   : '../../cadence_cap_tech/saed32nm_1p9m_Cmax.cap'
[04/09 20:10:52     92s]     RC-Corner PreRoute Res Factor         : 1
[04/09 20:10:52     92s]     RC-Corner PreRoute Cap Factor         : 1
[04/09 20:10:52     92s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[04/09 20:10:52     92s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[04/09 20:10:52     92s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[04/09 20:10:52     92s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[04/09 20:10:52     92s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[04/09 20:10:52     92s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[04/09 20:10:52     92s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[04/09 20:10:52     92s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[04/09 20:10:52     92s]  
[04/09 20:10:52     92s]  Analysis View: func_min_scenario
[04/09 20:10:52     92s]     RC-Corner Name        : cmin
[04/09 20:10:52     92s]     RC-Corner Index       : 1
[04/09 20:10:52     92s]     RC-Corner Temperature : -40 Celsius
[04/09 20:10:52     92s]     RC-Corner Cap Table   : '../../cadence_cap_tech/saed32nm_1p9m_Cmin.cap'
[04/09 20:10:52     92s]     RC-Corner PreRoute Res Factor         : 1
[04/09 20:10:52     92s]     RC-Corner PreRoute Cap Factor         : 1
[04/09 20:10:52     92s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[04/09 20:10:52     92s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[04/09 20:10:52     92s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[04/09 20:10:52     92s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[04/09 20:10:52     92s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[04/09 20:10:52     92s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[04/09 20:10:52     92s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[04/09 20:10:52     92s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[04/09 20:10:52     92s] 
[04/09 20:10:52     92s] Trim Metal Layers:
[04/09 20:10:52     92s] LayerId::1 widthSet size::4
[04/09 20:10:52     92s] LayerId::2 widthSet size::4
[04/09 20:10:52     92s] LayerId::3 widthSet size::4
[04/09 20:10:52     92s] LayerId::4 widthSet size::4
[04/09 20:10:52     92s] LayerId::5 widthSet size::4
[04/09 20:10:52     92s] LayerId::6 widthSet size::4
[04/09 20:10:52     92s] LayerId::7 widthSet size::4
[04/09 20:10:52     92s] LayerId::8 widthSet size::4
[04/09 20:10:52     92s] LayerId::9 widthSet size::4
[04/09 20:10:52     92s] LayerId::10 widthSet size::2
[04/09 20:10:52     92s] Updating RC grid for preRoute extraction ...
[04/09 20:10:52     92s] eee: pegSigSF::1.070000
[04/09 20:10:52     92s] Initializing multi-corner capacitance tables ... 
[04/09 20:10:52     92s] Initializing multi-corner resistance tables ...
[04/09 20:10:52     92s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/09 20:10:52     92s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/09 20:10:52     92s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/09 20:10:52     92s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/09 20:10:52     92s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/09 20:10:52     92s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/09 20:10:52     92s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/09 20:10:52     92s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/09 20:10:52     92s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/09 20:10:52     92s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/09 20:10:52     92s] {RT cmax 0 10 10 {9 0} 1}
[04/09 20:10:52     92s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.718100 newSi=0.000000 wHLS=1.795250 siPrev=0 viaL=0.000000
[04/09 20:10:52     92s] *Info: initialize multi-corner CTS.
[04/09 20:10:52     92s] Ending "SetAnalysisView" (total cpu=0:00:00.3, real=0:00:00.0, peak res=1157.9M, current mem=887.2M)
[04/09 20:10:53     93s] Reading timing constraints file '../../constraints/fifo1_sram.sdc' ...
[04/09 20:10:53     93s] Current (total cpu=0:01:33, real=0:03:45, peak res=1170.0M, current mem=1170.0M)
[04/09 20:10:53     93s] Number of path exceptions in the constraint file = 2
[04/09 20:10:53     93s] Number of paths exceptions after getting compressed = 2
[04/09 20:10:53     93s] INFO (CTE): Constraints read successfully.
[04/09 20:10:53     93s] Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=1207.8M, current mem=1207.8M)
[04/09 20:10:53     93s] Current (total cpu=0:01:33, real=0:03:45, peak res=1207.8M, current mem=1207.8M)
[04/09 20:10:53     93s] Reading timing constraints file '../../constraints/fifo1_sram.sdc' ...
[04/09 20:10:53     93s] Current (total cpu=0:01:33, real=0:03:45, peak res=1207.8M, current mem=1207.8M)
[04/09 20:10:53     93s] Number of path exceptions in the constraint file = 2
[04/09 20:10:53     93s] Number of paths exceptions after getting compressed = 2
[04/09 20:10:53     93s] INFO (CTE): Constraints read successfully.
[04/09 20:10:53     93s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1208.1M, current mem=1208.1M)
[04/09 20:10:53     93s] Current (total cpu=0:01:34, real=0:03:45, peak res=1208.1M, current mem=1208.1M)
[04/09 20:10:53     93s] **WARN: (TA-976):	Path groups asserted by the group_path constraint are considered by the software to be global in nature - they cannot be restricted to specific constraint modes. Due to this restriction, the group_path constraint is not supported directly in the constraint files which are configured in mode-specific commands such as create_constraint_mode. The current group_path entry will be ignored. You can enter the group_path constraint interactively or as part of a general command script -  where it will be interpreted as global and will be in effect for all modes.
[04/09 20:10:53     93s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[04/09 20:10:53     93s] 
[04/09 20:10:53     93s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[04/09 20:10:54     93s] Summary for sequential cells identification: 
[04/09 20:10:54     93s]   Identified SBFF number: 92
[04/09 20:10:54     93s]   Identified MBFF number: 0
[04/09 20:10:54     93s]   Identified SB Latch number: 0
[04/09 20:10:54     93s]   Identified MB Latch number: 0
[04/09 20:10:54     93s]   Not identified SBFF number: 120
[04/09 20:10:54     93s]   Not identified MBFF number: 0
[04/09 20:10:54     93s]   Not identified SB Latch number: 0
[04/09 20:10:54     93s]   Not identified MB Latch number: 0
[04/09 20:10:54     93s]   Number of sequential cells which are not FFs: 52
[04/09 20:10:54     93s] Total number of combinational cells: 268
[04/09 20:10:54     93s] Total number of sequential cells: 264
[04/09 20:10:54     93s] Total number of tristate cells: 12
[04/09 20:10:54     93s] Total number of level shifter cells: 0
[04/09 20:10:54     93s] Total number of power gating cells: 0
[04/09 20:10:54     93s] Total number of isolation cells: 32
[04/09 20:10:54     93s] Total number of power switch cells: 0
[04/09 20:10:54     93s] Total number of pulse generator cells: 0
[04/09 20:10:54     93s] Total number of always on buffers: 0
[04/09 20:10:54     93s] Total number of retention cells: 0
[04/09 20:10:54     93s] List of usable buffers: NBUFFX2_HVT NBUFFX16_HVT NBUFFX32_HVT NBUFFX4_HVT NBUFFX8_HVT NBUFFX2_RVT NBUFFX16_RVT NBUFFX32_RVT NBUFFX4_RVT NBUFFX8_RVT
[04/09 20:10:54     93s] Total number of usable buffers: 10
[04/09 20:10:54     93s] List of unusable buffers:
[04/09 20:10:54     93s] Total number of unusable buffers: 0
[04/09 20:10:54     93s] List of usable inverters: IBUFFX2_HVT IBUFFX16_HVT IBUFFX32_HVT INVX0_HVT IBUFFX4_HVT IBUFFX8_HVT INVX16_HVT INVX1_HVT INVX2_HVT INVX32_HVT INVX4_HVT IBUFFX2_RVT INVX8_HVT IBUFFX16_RVT IBUFFX32_RVT INVX0_RVT IBUFFX4_RVT IBUFFX8_RVT INVX16_RVT INVX1_RVT INVX2_RVT INVX32_RVT INVX4_RVT INVX8_RVT
[04/09 20:10:54     93s] Total number of usable inverters: 24
[04/09 20:10:54     93s] List of unusable inverters:
[04/09 20:10:54     93s] Total number of unusable inverters: 0
[04/09 20:10:54     93s] List of identified usable delay cells: DELLN1X2_HVT DELLN2X2_HVT DELLN3X2_HVT DELLN1X2_RVT DELLN2X2_RVT DELLN3X2_RVT
[04/09 20:10:54     93s] Total number of identified usable delay cells: 6
[04/09 20:10:54     93s] List of identified unusable delay cells:
[04/09 20:10:54     93s] Total number of identified unusable delay cells: 0
[04/09 20:10:54     93s] 
[04/09 20:10:54     93s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[04/09 20:10:54     93s] 
[04/09 20:10:54     93s] TimeStamp Deleting Cell Server Begin ...
[04/09 20:10:54     93s] 
[04/09 20:10:54     93s] TimeStamp Deleting Cell Server End ...
[04/09 20:10:54     93s] Ending "Cell type marking" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1211.2M, current mem=1211.1M)
[04/09 20:10:54     93s] 
[04/09 20:10:54     93s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/09 20:10:54     93s] Summary for sequential cells identification: 
[04/09 20:10:54     93s]   Identified SBFF number: 92
[04/09 20:10:54     93s]   Identified MBFF number: 0
[04/09 20:10:54     93s]   Identified SB Latch number: 0
[04/09 20:10:54     93s]   Identified MB Latch number: 0
[04/09 20:10:54     93s]   Not identified SBFF number: 120
[04/09 20:10:54     93s]   Not identified MBFF number: 0
[04/09 20:10:54     93s]   Not identified SB Latch number: 0
[04/09 20:10:54     93s]   Not identified MB Latch number: 0
[04/09 20:10:54     93s]   Number of sequential cells which are not FFs: 52
[04/09 20:10:54     93s]  Visiting view : func_max_scenario
[04/09 20:10:54     93s]    : PowerDomain = none : Weighted F : unweighted  = 13.30 (1.000) with rcCorner = 0
[04/09 20:10:54     93s]    : PowerDomain = none : Weighted F : unweighted  = 13.00 (1.000) with rcCorner = -1
[04/09 20:10:54     93s]  Visiting view : func_min_scenario
[04/09 20:10:54     93s]    : PowerDomain = none : Weighted F : unweighted  = 6.80 (1.000) with rcCorner = 1
[04/09 20:10:54     93s]    : PowerDomain = none : Weighted F : unweighted  = 6.70 (1.000) with rcCorner = -1
[04/09 20:10:54     93s] TLC MultiMap info (StdDelay):
[04/09 20:10:54     93s]   : min_corner + libs_min + 1 + no RcCorner := 6.7ps
[04/09 20:10:54     93s]   : min_corner + libs_min + 1 + cmin := 6.8ps
[04/09 20:10:54     93s]   : max_corner + libs_max + 1 + no RcCorner := 13ps
[04/09 20:10:54     93s]   : max_corner + libs_max + 1 + cmax := 13.3ps
[04/09 20:10:54     93s]  Setting StdDelay to: 13.3ps
[04/09 20:10:54     93s] 
[04/09 20:10:54     93s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/09 20:10:54     93s] #% Begin Load MMMC data post ... (date=04/09 20:10:54, mem=1211.6M)
[04/09 20:10:54     93s] #% End Load MMMC data post ... (date=04/09 20:10:54, total cpu=0:00:00.0, real=0:00:00.0, peak res=1211.6M, current mem=1211.6M)
[04/09 20:10:54     93s] 
[04/09 20:10:54     93s] *** Summary of all messages that are not suppressed in this session:
[04/09 20:10:54     93s] Severity  ID               Count  Summary                                  
[04/09 20:10:54     93s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[04/09 20:10:54     93s] WARNING   IMPPP-543           28  Inconsistent cut size definition in VIAR...
[04/09 20:10:54     93s] WARNING   TA-976               1  Path groups asserted by the group_path c...
[04/09 20:10:54     93s] WARNING   TECHLIB-302         38  No function defined for cell '%s'. The c...
[04/09 20:10:54     93s] WARNING   TECHLIB-1161        36  The library level attribute %s on line %...
[04/09 20:10:54     93s] WARNING   TECHLIB-1277        36  The %s '%s' has been defined for %s %s '...
[04/09 20:10:54     93s] *** Message Summary: 143 warning(s), 0 error(s)
[04/09 20:10:54     93s] 
[04/09 20:10:54     93s] <CMD> all_constraint_modes -active
[04/09 20:10:54     93s] <CMD> set_interactive_constraint_modes [all_constraint_modes -active]
[04/09 20:10:54     93s] <CMD> floorPlan -s 580 580 10 10 10 10 -flip s -coreMarginsBy io
[04/09 20:10:54     94s] **WARN: (IMPFP-4026):	Adjusting core to 'Left' to 10.032000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[04/09 20:10:54     94s] **WARN: (IMPFP-4026):	Adjusting core to 'Bottom' to 10.032000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[04/09 20:10:54     94s] **WARN: (IMPFP-4026):	Adjusting core to 'Right' to 10.032000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[04/09 20:10:54     94s] **WARN: (IMPFP-4026):	Adjusting core to 'Top' to 10.032000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[04/09 20:10:54     94s] **WARN: (IMPFP-3961):	The techSite 'fillSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[04/09 20:10:54     94s] Type 'man IMPFP-3961' for more detail.
[04/09 20:10:54     94s] **WARN: (IMPFP-3961):	The techSite 'cornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[04/09 20:10:54     94s] Type 'man IMPFP-3961' for more detail.
[04/09 20:10:54     94s] **WARN: (IMPFP-3961):	The techSite 'ioSiteEW' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[04/09 20:10:54     94s] Type 'man IMPFP-3961' for more detail.
[04/09 20:10:54     94s] **WARN: (IMPFP-3961):	The techSite 'ioSiteNS' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[04/09 20:10:54     94s] Type 'man IMPFP-3961' for more detail.
[04/09 20:10:54     94s] Horizontal Layer M1 offset = 0 (derived)
[04/09 20:10:54     94s] Vertical Layer M2 offset = 0 (derived)
[04/09 20:10:54     94s] Start create_tracks
[04/09 20:10:54     94s] Generated pitch 0.228 in M9 is different from 2.432 defined in technology file in preferred direction.
[04/09 20:10:54     94s] Generated pitch 0.152 in M8 is different from 1.216 defined in technology file in preferred direction.
[04/09 20:10:54     94s] Generated pitch 0.152 in M7 is different from 1.216 defined in technology file in preferred direction.
[04/09 20:10:54     94s] Generated pitch 0.152 in M6 is different from 0.608 defined in technology file in preferred direction.
[04/09 20:10:54     94s] Generated pitch 0.152 in M5 is different from 0.608 defined in technology file in preferred direction.
[04/09 20:10:54     94s] Generated pitch 0.152 in M4 is different from 0.304 defined in technology file in preferred direction.
[04/09 20:10:54     94s] Generated pitch 0.152 in M3 is different from 0.304 defined in technology file in preferred direction.
[04/09 20:10:54     94s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[04/09 20:10:54     94s] <CMD> is_common_ui_mode
[04/09 20:10:54     94s] <CMD> loadIoFile fifo1_sram.io
[04/09 20:10:54     94s] Reading IO assignment file "fifo1_sram.io" ...
[04/09 20:10:54     94s] <CMD> loadIoFile fifo1_sram.io
[04/09 20:10:54     94s] Reading IO assignment file "fifo1_sram.io" ...
[04/09 20:10:54     94s] ### Start verbose source output (echo mode) for '../../fifo1_sram.design_options.tcl' ...
[04/09 20:10:54     94s] # if { [info exists synopsys_program_name ] } { 
    set_app_option -name place.coarse.continue_on_missing_scandef -value true

    #set enable_recovery_removal_arcs true
    set_app_option -name time.disable_recovery_removal_checks -value false
    #set timing_enable_multiple_clocks_per_reg true
    #set timing_remove_clock_reconvergence_pessimism true
    set_app_option -name timer.remove_clock_reconvergence_pessimism -value true

    #set physopt_enable_via_res_support true
    #set physopt_hard_keepout_distance 5
    #set_preferred_routing_direction -direction vertical -l {M2 M4}
    #set_preferred_routing_direction -direction horizontal -l {M3 M5}
    set_ignored_layers  -min_routing_layer M2 -max_routing_layer M7


    # To optimize DW components (I think only adders right now??) - default is false
    #set physopt_dw_opto true

    #set_ahfs_options -remove_effort high
    #set_buffer_opt_strategy -effort medium

    # Dont use delay buffers
    #set_dont_use [get_lib_cells */DELLN* ]
    set_lib_cell_purpose -include hold [get_lib_cells */DELLN* ]

    #FIXME
    #set_host_options -max_cores 1 -num_processes 1 mo.ece.pdx.edu
    set_app_options -name compile.flow.trial_clock_tree -value false
    set_app_options -name place_opt.flow.trial_clock_tree -value false
    set_app_options -name compile.flow.enable_ccd -value false
    set_app_options -name place_opt.flow.enable_ccd -value false
    set_app_options -name clock_opt.flow.enable_ccd -value false
    set_app_options -name route_opt.flow.enable_ccd -value false
    set_app_options -name ccd.max_postpone -value 0
    set_app_options -name ccd.max_prepone -value 0

    ###########################  CTS Related
    create_routing_rule clock_double_spacing -spacings {M1 0.1 M2 0.112 M3 0.112 M4 0.112 M5 0.112 M6 0.112 M7 0.112 M8 0.112}
    set_clock_routing_rules -clock [ get_clocks * ] -net_type internal -rule clock_double_spacing -max_routing_layer M6 -min_routing_layer M3
    set_clock_routing_rules -clock [ get_clocks * ] -net_type root -rule clock_double_spacing -max_routing_layer M6 -min_routing_layer M3
    # Set other cts app_options?  Bufs vs Inverters, certain drive strengths.  

    # Allow delay buffers just for hold fixing
    #set_prefer -min [get_lib_cells */DELLN*HVT ]
    #set_fix_hold_options -preferred_buffer
    # fix hold on all clocks
    #set_fix_hold [all_clocks]
    # If design blows up, try turning hold fixing off. 
    # -optimize_dft is good if scan is inserted.
    # Sometimes better to separate CTS and setup/hold so any hold concerns can be seen before hold fixing.
    # Can look in the log at the beginning of clock_opt hold fixing to see if there was a large hold problem to fix.
    # set_app_option -name clock_opt.flow.skip_hold -value true

    ########################## Route related
    set_app_option -name route_opt.flow.xtalk_reduction -value true
    set_app_option -name time.si_enable_analysis -value true

    if { $top_design == "ORCA_TOP" } {
      create_voltage_area  -region {{580 0} {1000 400}} -power_domains PD_RISC_CORE
    }
} else {

    # Try reducing the search and repair iterations for now.
    if [is_common_ui_mode ] { set_db route_design_detail_end_iteration 10
    } else { setNanoRouteMode -drouteEndIteration 10  }
}
<CMD> is_common_ui_mode
[04/09 20:10:54     94s] <CMD> setNanoRouteMode -drouteEndIteration 10
[04/09 20:10:54     94s] ### End verbose source output for '../../fifo1_sram.design_options.tcl'.
[04/09 20:10:54     94s] <CMD> placeAIO
[04/09 20:10:54     94s] OPERPROF: Starting DPlace-Init at level 1, MEM:1487.6M, EPOCH TIME: 1712718654.864944
[04/09 20:10:54     94s] Processing tracks to init pin-track alignment.
[04/09 20:10:54     94s] z: 2, totalTracks: 1
[04/09 20:10:54     94s] z: 4, totalTracks: 1
[04/09 20:10:54     94s] z: 6, totalTracks: 1
[04/09 20:10:54     94s] z: 8, totalTracks: 1
[04/09 20:10:55     94s] #spOpts: N=32 hrOri=1 hrSnap=1 rpCkHalo=4 
[04/09 20:10:55     94s] All LLGs are deleted
[04/09 20:10:55     94s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 20:10:55     94s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 20:10:55     94s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1504.6M, EPOCH TIME: 1712718655.708291
[04/09 20:10:55     94s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.002, MEM:1504.6M, EPOCH TIME: 1712718655.710132
[04/09 20:10:55     94s] # Building fifo1_sram llgBox search-tree.
[04/09 20:10:55     94s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1504.6M, EPOCH TIME: 1712718655.712339
[04/09 20:10:55     94s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 20:10:55     94s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 20:10:55     94s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1504.6M, EPOCH TIME: 1712718655.713148
[04/09 20:10:55     94s] Max number of tech site patterns supported in site array is 256.
[04/09 20:10:55     94s] **WARN: (IMPSP-362):	Site 'unit' has one std.Cell height, so ignoring its X-symmetry.
[04/09 20:10:55     94s] Type 'man IMPSP-362' for more detail.
[04/09 20:10:55     94s] Core basic site is unit
[04/09 20:10:55     95s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1505.6M, EPOCH TIME: 1712718655.794251
[04/09 20:10:55     95s] After signature check, allow fast init is false, keep pre-filter is false.
[04/09 20:10:55     95s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[04/09 20:10:55     95s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.001, MEM:1505.6M, EPOCH TIME: 1712718655.795114
[04/09 20:10:55     95s] Use non-trimmed site array because memory saving is not enough.
[04/09 20:10:55     95s] SiteArray: non-trimmed site array dimensions = 346 x 3816
[04/09 20:10:55     95s] SiteArray: use 6,643,712 bytes
[04/09 20:10:55     95s] SiteArray: current memory after site array memory allocation 1512.0M
[04/09 20:10:55     95s] SiteArray: FP blocked sites are writable
[04/09 20:10:55     95s] Estimated cell power/ground rail width = 0.209 um
[04/09 20:10:55     95s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/09 20:10:55     95s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1512.0M, EPOCH TIME: 1712718655.829329
[04/09 20:10:55     95s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1512.0M, EPOCH TIME: 1712718655.829703
[04/09 20:10:55     95s] SiteArray: number of non floorplan blocked sites for llg default is 1320336
[04/09 20:10:55     95s] Atter site array init, number of instance map data is 0.
[04/09 20:10:55     95s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.130, REAL:0.136, MEM:1512.0M, EPOCH TIME: 1712718655.848712
[04/09 20:10:55     95s] 
[04/09 20:10:55     95s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 20:10:55     95s] OPERPROF:     Starting CMU at level 3, MEM:1512.0M, EPOCH TIME: 1712718655.855033
[04/09 20:10:55     95s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1512.0M, EPOCH TIME: 1712718655.856911
[04/09 20:10:55     95s] 
[04/09 20:10:55     95s] Bad Lib Cell Checking (CMU) is done! (0)
[04/09 20:10:55     95s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.150, REAL:0.149, MEM:1512.0M, EPOCH TIME: 1712718655.861361
[04/09 20:10:55     95s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1512.0M, EPOCH TIME: 1712718655.861624
[04/09 20:10:55     95s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1512.0M, EPOCH TIME: 1712718655.861934
[04/09 20:10:55     95s] [CPU] DPlace-Init (cpu=0:00:01.0, real=0:00:01.0, mem=1512.0MB).
[04/09 20:10:55     95s] OPERPROF: Finished DPlace-Init at level 1, CPU:1.010, REAL:1.017, MEM:1512.0M, EPOCH TIME: 1712718655.881759
[04/09 20:10:55     95s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1512.0M, EPOCH TIME: 1712718655.881994
[04/09 20:10:55     95s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 20:10:55     95s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 20:10:55     95s] All LLGs are deleted
[04/09 20:10:55     95s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 20:10:55     95s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 20:10:55     95s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1512.0M, EPOCH TIME: 1712718655.893172
[04/09 20:10:55     95s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.002, MEM:1512.0M, EPOCH TIME: 1712718655.894783
[04/09 20:10:55     95s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.020, REAL:0.020, MEM:1512.0M, EPOCH TIME: 1712718655.901743
[04/09 20:10:55     95s] INFO: #ExclusiveGroups=0
[04/09 20:10:55     95s] INFO: There are no Exclusive Groups.
[04/09 20:10:55     95s] Extracting standard cell pins and blockage ...... 
[04/09 20:10:56     95s] Pin and blockage extraction finished
[04/09 20:10:56     95s] Extracting macro/IO cell pins and blockage ...... 
[04/09 20:10:56     95s] Pin and blockage extraction finished
[04/09 20:10:56     95s] *** Starting "NanoPlace(TM) placement v#8 (mem=1512.0M)" ...
[04/09 20:10:56     95s] No user-set net weight.
[04/09 20:10:56     95s] Net fanout histogram:
[04/09 20:10:56     95s] 2		: 163 (59.5%) nets
[04/09 20:10:56     95s] 3		: 42 (15.3%) nets
[04/09 20:10:56     95s] 4     -	14	: 65 (23.7%) nets
[04/09 20:10:56     95s] 15    -	39	: 0 (0.0%) nets
[04/09 20:10:56     95s] 40    -	79	: 4 (1.5%) nets
[04/09 20:10:56     95s] 80    -	159	: 0 (0.0%) nets
[04/09 20:10:56     95s] 160   -	319	: 0 (0.0%) nets
[04/09 20:10:56     95s] 320   -	639	: 0 (0.0%) nets
[04/09 20:10:56     95s] 640   -	1279	: 0 (0.0%) nets
[04/09 20:10:56     95s] 1280  -	2559	: 0 (0.0%) nets
[04/09 20:10:56     95s] 2560  -	5119	: 0 (0.0%) nets
[04/09 20:10:56     95s] 5120+		: 0 (0.0%) nets
[04/09 20:10:56     95s] no activity file in design. spp won't run.
[04/09 20:10:56     95s] Options: clkGateAware ignoreScan pinGuide congEffort=medium gpeffort=fast 
[04/09 20:10:56     95s] Scan chains were not defined.
[04/09 20:10:56     95s] Processing tracks to init pin-track alignment.
[04/09 20:10:56     95s] z: 2, totalTracks: 1
[04/09 20:10:56     95s] z: 4, totalTracks: 1
[04/09 20:10:56     95s] z: 6, totalTracks: 1
[04/09 20:10:56     95s] z: 8, totalTracks: 1
[04/09 20:10:56     95s] #spOpts: N=32 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/09 20:10:56     95s] All LLGs are deleted
[04/09 20:10:56     95s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 20:10:56     95s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 20:10:56     95s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1513.0M, EPOCH TIME: 1712718656.076156
[04/09 20:10:56     95s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.002, MEM:1513.0M, EPOCH TIME: 1712718656.078293
[04/09 20:10:56     95s] #std cell=222 (0 fixed + 222 movable) #buf cell=1 #inv cell=15 #block=8 (8 floating + 0 preplaced)
[04/09 20:10:56     95s] #ioInst=25 #net=274 #term=1128 #term/net=4.12, #fixedIo=25, #floatIo=0, #fixedPin=15, #floatPin=0
[04/09 20:10:56     95s] stdCell: 222 single + 0 double + 0 multi
[04/09 20:10:56     95s] Total standard cell length = 0.6060 (mm), area = 0.0010 (mm^2)
[04/09 20:10:56     95s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1513.0M, EPOCH TIME: 1712718656.082120
[04/09 20:10:56     95s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 20:10:56     95s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 20:10:56     95s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1513.0M, EPOCH TIME: 1712718656.083085
[04/09 20:10:56     95s] Max number of tech site patterns supported in site array is 256.
[04/09 20:10:56     95s] Core basic site is unit
[04/09 20:10:56     95s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1514.0M, EPOCH TIME: 1712718656.146988
[04/09 20:10:56     95s] After signature check, allow fast init is true, keep pre-filter is true.
[04/09 20:10:56     95s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[04/09 20:10:56     95s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1514.0M, EPOCH TIME: 1712718656.147458
[04/09 20:10:56     95s] SiteArray: non-trimmed site array dimensions = 346 x 3816
[04/09 20:10:56     95s] SiteArray: use 6,643,712 bytes
[04/09 20:10:56     95s] SiteArray: current memory after site array memory allocation 1514.0M
[04/09 20:10:56     95s] SiteArray: FP blocked sites are writable
[04/09 20:10:56     95s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/09 20:10:56     95s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1514.0M, EPOCH TIME: 1712718656.177792
[04/09 20:10:56     95s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1514.0M, EPOCH TIME: 1712718656.178088
[04/09 20:10:56     95s] SiteArray: number of non floorplan blocked sites for llg default is 1320336
[04/09 20:10:56     95s] Atter site array init, number of instance map data is 0.
[04/09 20:10:56     95s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.120, REAL:0.112, MEM:1514.0M, EPOCH TIME: 1712718656.194920
[04/09 20:10:56     95s] 
[04/09 20:10:56     95s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 20:10:56     95s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.130, REAL:0.122, MEM:1514.0M, EPOCH TIME: 1712718656.204143
[04/09 20:10:56     95s] 
[04/09 20:10:56     95s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 20:10:56     95s] Average module density = 0.211.
[04/09 20:10:56     95s] Density for the design = 0.211.
[04/09 20:10:56     95s]        = (stdcell_area 3987 sites (1013 um^2) + block_area 274479 sites (69757 um^2)) / alloc_area 1320336 sites (335555 um^2).
[04/09 20:10:56     95s] Pin Density = 0.0008543.
[04/09 20:10:56     95s]             = total # of pins 1128 / total area 1320336.
[04/09 20:10:56     95s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:1514.0M, EPOCH TIME: 1712718656.226445
[04/09 20:10:56     95s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.010, REAL:0.011, MEM:1514.0M, EPOCH TIME: 1712718656.237534
[04/09 20:10:56     95s] OPERPROF: Starting spMPad at level 1, MEM:1514.0M, EPOCH TIME: 1712718656.240612
[04/09 20:10:56     95s] OPERPROF:   Starting spContextMPad at level 2, MEM:1514.0M, EPOCH TIME: 1712718656.240898
[04/09 20:10:56     95s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1514.0M, EPOCH TIME: 1712718656.241092
[04/09 20:10:56     95s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.001, MEM:1514.0M, EPOCH TIME: 1712718656.241339
[04/09 20:10:56     95s] Initial padding reaches pin density 0.390 for top
[04/09 20:10:56     95s] InitPadU 0.211 -> 0.211 for top
[04/09 20:10:56     95s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1514.0M, EPOCH TIME: 1712718656.316886
[04/09 20:10:56     95s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.020, REAL:0.024, MEM:1514.0M, EPOCH TIME: 1712718656.341249
[04/09 20:10:56     95s] OPERPROF: Starting spInitNetWt at level 1, MEM:1514.0M, EPOCH TIME: 1712718656.347236
[04/09 20:10:56     95s] no activity file in design. spp won't run.
[04/09 20:10:56     95s] [spp] 0
[04/09 20:10:56     95s] [adp] 0:1:1:3
[04/09 20:10:56     95s] Applying critslk net weight for 0 nets ...
[04/09 20:10:56     95s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.000, REAL:0.001, MEM:1514.0M, EPOCH TIME: 1712718656.347822
[04/09 20:10:56     95s] Clock gating cells determined by native netlist tracing.
[04/09 20:10:56     95s] no activity file in design. spp won't run.
[04/09 20:10:56     95s] no activity file in design. spp won't run.
[04/09 20:10:56     95s] WARNING: loBox or hiBox ASSERT error, loBox.ll.y: 310032 hiBox.ll.y: 310032 
[04/09 20:10:56     95s] WARNING: loBox or hiBox ASSERT error, loBox.ll.y: 310032 hiBox.ll.y: 310032 
[04/09 20:10:56     95s] WARNING: loBox or hiBox ASSERT error, loBox.ll.y: 310032 hiBox.ll.y: 310032 
[04/09 20:10:56     95s] Iteration  1: Total net bbox = 1.107e+04 (6.11e+03 4.96e+03)
[04/09 20:10:56     95s]               Est.  stn bbox = 1.535e+04 (8.28e+03 7.07e+03)
[04/09 20:10:56     95s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1514.0M
[04/09 20:10:56     95s] WARNING: loBox or hiBox ASSERT error, loBox.ll.y: 310032 hiBox.ll.y: 599288 
[04/09 20:10:56     95s] WARNING: loBox or hiBox ASSERT error, loBox.ll.y: 310032 hiBox.ll.y: 599288 
[04/09 20:10:56     95s] WARNING: loBox or hiBox ASSERT error, loBox.ll.y: 310032 hiBox.ll.y: 599288 
[04/09 20:10:56     95s] WARNING: loBox or hiBox ASSERT error, loBox.ll.y: 310032 hiBox.ll.y: 599288 
[04/09 20:10:56     95s] Iteration  2: Total net bbox = 2.097e+04 (6.11e+03 1.49e+04)
[04/09 20:10:56     95s]               Est.  stn bbox = 2.863e+04 (8.28e+03 2.04e+04)
[04/09 20:10:56     95s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1514.0M
[04/09 20:10:56     95s] WARNING: loBox or hiBox ASSERT error, loBox.ll.y: 310032 hiBox.ll.y: 310032 
[04/09 20:10:56     95s] WARNING: loBox or hiBox ASSERT error, loBox.ll.y: 599288 hiBox.ll.y: 599288 
[04/09 20:10:56     95s] WARNING: loBox or hiBox ASSERT error, loBox.ll.y: 310032 hiBox.ll.y: 310032 
[04/09 20:10:56     95s] Iteration  3: Total net bbox = 2.508e+04 (1.05e+04 1.46e+04)
[04/09 20:10:56     95s]               Est.  stn bbox = 3.470e+04 (1.44e+04 2.03e+04)
[04/09 20:10:56     95s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1514.0M
[04/09 20:10:56     95s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1515.0M, EPOCH TIME: 1712718656.654406
[04/09 20:10:56     95s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/09 20:10:56     95s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.001, MEM:1515.0M, EPOCH TIME: 1712718656.655007
[04/09 20:10:56     95s] Iteration  4: Total net bbox = 2.799e+04 (1.15e+04 1.64e+04)
[04/09 20:10:56     95s]               Est.  stn bbox = 3.863e+04 (1.58e+04 2.28e+04)
[04/09 20:10:56     95s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1515.0M
[04/09 20:10:56     95s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1515.0M, EPOCH TIME: 1712718656.685813
[04/09 20:10:56     95s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/09 20:10:56     95s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1515.0M, EPOCH TIME: 1712718656.686183
[04/09 20:10:56     95s] Iteration  5: Total net bbox = 2.754e+04 (1.11e+04 1.64e+04)
[04/09 20:10:56     95s]               Est.  stn bbox = 3.818e+04 (1.53e+04 2.28e+04)
[04/09 20:10:56     95s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1515.0M
[04/09 20:10:56     95s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1515.0M, EPOCH TIME: 1712718656.719019
[04/09 20:10:56     95s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/09 20:10:56     95s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1515.0M, EPOCH TIME: 1712718656.719367
[04/09 20:10:56     96s] Iteration  6: Total net bbox = 2.744e+04 (1.11e+04 1.63e+04)
[04/09 20:10:56     96s]               Est.  stn bbox = 3.799e+04 (1.53e+04 2.27e+04)
[04/09 20:10:56     96s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1515.0M
[04/09 20:10:56     96s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1515.0M, EPOCH TIME: 1712718656.751303
[04/09 20:10:56     96s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/09 20:10:56     96s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1515.0M, EPOCH TIME: 1712718656.751653
[04/09 20:10:56     96s] Iteration  7: Total net bbox = 2.749e+04 (1.11e+04 1.63e+04)
[04/09 20:10:56     96s]               Est.  stn bbox = 3.804e+04 (1.54e+04 2.27e+04)
[04/09 20:10:56     96s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1515.0M
[04/09 20:10:56     96s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1515.0M, EPOCH TIME: 1712718656.771054
[04/09 20:10:56     96s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/09 20:10:56     96s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.001, MEM:1515.0M, EPOCH TIME: 1712718656.771767
[04/09 20:10:56     96s] Iteration  8: Total net bbox = 2.792e+04 (1.11e+04 1.68e+04)
[04/09 20:10:56     96s]               Est.  stn bbox = 3.856e+04 (1.54e+04 2.32e+04)
[04/09 20:10:56     96s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1515.0M
[04/09 20:10:56     96s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1515.0M, EPOCH TIME: 1712718656.793294
[04/09 20:10:56     96s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/09 20:10:56     96s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.001, MEM:1515.0M, EPOCH TIME: 1712718656.793846
[04/09 20:10:56     96s] Iteration  9: Total net bbox = 2.838e+04 (1.16e+04 1.68e+04)
[04/09 20:10:56     96s]               Est.  stn bbox = 3.909e+04 (1.59e+04 2.32e+04)
[04/09 20:10:56     96s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1515.0M
[04/09 20:10:56     96s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1515.0M, EPOCH TIME: 1712718656.819686
[04/09 20:10:56     96s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/09 20:10:56     96s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1515.0M, EPOCH TIME: 1712718656.820118
[04/09 20:10:56     96s] Iteration 10: Total net bbox = 2.852e+04 (1.16e+04 1.69e+04)
[04/09 20:10:56     96s]               Est.  stn bbox = 3.921e+04 (1.59e+04 2.33e+04)
[04/09 20:10:56     96s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1515.0M
[04/09 20:10:56     96s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1515.0M, EPOCH TIME: 1712718656.850659
[04/09 20:10:56     96s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/09 20:10:56     96s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.001, MEM:1515.0M, EPOCH TIME: 1712718656.851184
[04/09 20:10:56     96s] Iteration 11: Total net bbox = 2.865e+04 (1.17e+04 1.69e+04)
[04/09 20:10:56     96s]               Est.  stn bbox = 3.938e+04 (1.61e+04 2.33e+04)
[04/09 20:10:56     96s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1515.0M
[04/09 20:10:56     96s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1516.0M, EPOCH TIME: 1712718656.888906
[04/09 20:10:56     96s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/09 20:10:56     96s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1516.0M, EPOCH TIME: 1712718656.889375
[04/09 20:10:56     96s] Iteration 12: Total net bbox = 2.886e+04 (1.17e+04 1.71e+04)
[04/09 20:10:56     96s]               Est.  stn bbox = 3.961e+04 (1.61e+04 2.35e+04)
[04/09 20:10:56     96s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1516.0M
[04/09 20:10:56     96s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1517.0M, EPOCH TIME: 1712718656.938285
[04/09 20:10:56     96s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/09 20:10:56     96s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.001, MEM:1517.0M, EPOCH TIME: 1712718656.938786
[04/09 20:10:56     96s] Iteration 13: Total net bbox = 2.893e+04 (1.17e+04 1.72e+04)
[04/09 20:10:56     96s]               Est.  stn bbox = 3.968e+04 (1.61e+04 2.36e+04)
[04/09 20:10:56     96s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1517.0M
[04/09 20:10:56     96s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1518.0M, EPOCH TIME: 1712718656.988390
[04/09 20:10:56     96s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/09 20:10:56     96s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1518.0M, EPOCH TIME: 1712718656.988807
[04/09 20:10:57     96s] Iteration 14: Total net bbox = 2.895e+04 (1.17e+04 1.72e+04)
[04/09 20:10:57     96s]               Est.  stn bbox = 3.971e+04 (1.61e+04 2.36e+04)
[04/09 20:10:57     96s]               cpu = 0:00:00.1 real = 0:00:01.0 mem = 1518.0M
[04/09 20:10:57     96s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1520.0M, EPOCH TIME: 1712718657.055464
[04/09 20:10:57     96s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/09 20:10:57     96s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.001, MEM:1520.0M, EPOCH TIME: 1712718657.055988
[04/09 20:10:57     96s] Iteration 15: Total net bbox = 2.894e+04 (1.17e+04 1.72e+04)
[04/09 20:10:57     96s]               Est.  stn bbox = 3.970e+04 (1.61e+04 2.36e+04)
[04/09 20:10:57     96s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1520.0M
[04/09 20:10:57     96s] macro_flip: HPWL decrease ratio is 0.005984, horizontally flipped 0, vertically flipped 1
[04/09 20:10:57     96s] Iteration 16: Total net bbox = 2.909e+04 (1.20e+04 1.71e+04)
[04/09 20:10:57     96s]               Est.  stn bbox = 3.987e+04 (1.64e+04 2.35e+04)
[04/09 20:10:57     96s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1521.0M
[04/09 20:10:57     96s] *** cost = 2.909e+04 (1.20e+04 1.71e+04) (cpu for global=0:00:00.8) real=0:00:01.0***
[04/09 20:10:57     96s] Info: 0 clock gating cells identified, 0 (on average) moved 0/12
[04/09 20:10:57     96s] Saved padding area to DB
[04/09 20:10:57     96s] All LLGs are deleted
[04/09 20:10:57     96s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:359).
[04/09 20:10:57     96s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 20:10:57     96s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1521.0M, EPOCH TIME: 1712718657.164211
[04/09 20:10:57     96s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1521.0M, EPOCH TIME: 1712718657.165590
[04/09 20:10:57     96s] OPERPROF: Starting DPlace-Init at level 1, MEM:1521.0M, EPOCH TIME: 1712718657.171121
[04/09 20:10:57     96s] Processing tracks to init pin-track alignment.
[04/09 20:10:57     96s] z: 2, totalTracks: 1
[04/09 20:10:57     96s] z: 4, totalTracks: 1
[04/09 20:10:57     96s] z: 6, totalTracks: 1
[04/09 20:10:57     96s] z: 8, totalTracks: 1
[04/09 20:10:57     96s] #spOpts: N=32 hrOri=1 hrSnap=1 rpCkHalo=4 
[04/09 20:10:57     96s] All LLGs are deleted
[04/09 20:10:57     96s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 20:10:57     96s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 20:10:57     96s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1521.0M, EPOCH TIME: 1712718657.181234
[04/09 20:10:57     96s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.002, MEM:1521.0M, EPOCH TIME: 1712718657.182982
[04/09 20:10:57     96s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1521.0M, EPOCH TIME: 1712718657.185213
[04/09 20:10:57     96s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 20:10:57     96s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 20:10:57     96s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1521.0M, EPOCH TIME: 1712718657.185970
[04/09 20:10:57     96s] Max number of tech site patterns supported in site array is 256.
[04/09 20:10:57     96s] Core basic site is unit
[04/09 20:10:57     96s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1521.0M, EPOCH TIME: 1712718657.239800
[04/09 20:10:57     96s] After signature check, allow fast init is true, keep pre-filter is true.
[04/09 20:10:57     96s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/09 20:10:57     96s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:1521.0M, EPOCH TIME: 1712718657.240244
[04/09 20:10:57     96s] Fast DP-INIT is on for default
[04/09 20:10:57     96s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/09 20:10:57     96s] Atter site array init, number of instance map data is 0.
[04/09 20:10:57     96s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.080, REAL:0.079, MEM:1521.0M, EPOCH TIME: 1712718657.265038
[04/09 20:10:57     96s] 
[04/09 20:10:57     96s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 20:10:57     96s] OPERPROF:     Starting CMU at level 3, MEM:1521.0M, EPOCH TIME: 1712718657.269523
[04/09 20:10:57     96s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1521.0M, EPOCH TIME: 1712718657.271298
[04/09 20:10:57     96s] 
[04/09 20:10:57     96s] Bad Lib Cell Checking (CMU) is done! (0)
[04/09 20:10:57     96s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.089, MEM:1521.0M, EPOCH TIME: 1712718657.274582
[04/09 20:10:57     96s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1521.0M, EPOCH TIME: 1712718657.274782
[04/09 20:10:57     96s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1521.0M, EPOCH TIME: 1712718657.274957
[04/09 20:10:57     96s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1521.0MB).
[04/09 20:10:57     96s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.100, REAL:0.104, MEM:1521.0M, EPOCH TIME: 1712718657.275319
[04/09 20:10:57     96s] *** Starting IO Refinement ...
[04/09 20:10:57     96s] **WARN: (IMPSP-6008):	There are no area I/O rows.
[04/09 20:10:57     96s] *** End IO Refinement (cpu=0:00:00.0, real=0:00:00.0, mem=1521.0M) ***
[04/09 20:10:57     96s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1521.0M, EPOCH TIME: 1712718657.276343
[04/09 20:10:57     96s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 20:10:57     96s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 20:10:57     96s] All LLGs are deleted
[04/09 20:10:57     96s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 20:10:57     96s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 20:10:57     96s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1521.0M, EPOCH TIME: 1712718657.282585
[04/09 20:10:57     96s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1521.0M, EPOCH TIME: 1712718657.283617
[04/09 20:10:57     96s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.012, MEM:1521.0M, EPOCH TIME: 1712718657.288044
[04/09 20:10:57     96s] INFO: #ExclusiveGroups=0
[04/09 20:10:57     96s] INFO: There are no Exclusive Groups.
[04/09 20:10:57     96s] *** Starting "NanoPlace(TM) placement v#8 (mem=1521.0M)" ...
[04/09 20:10:57     96s] No user-set net weight.
[04/09 20:10:57     96s] Net fanout histogram:
[04/09 20:10:57     96s] 2		: 163 (59.5%) nets
[04/09 20:10:57     96s] 3		: 42 (15.3%) nets
[04/09 20:10:57     96s] 4     -	14	: 65 (23.7%) nets
[04/09 20:10:57     96s] 15    -	39	: 0 (0.0%) nets
[04/09 20:10:57     96s] 40    -	79	: 4 (1.5%) nets
[04/09 20:10:57     96s] 80    -	159	: 0 (0.0%) nets
[04/09 20:10:57     96s] 160   -	319	: 0 (0.0%) nets
[04/09 20:10:57     96s] 320   -	639	: 0 (0.0%) nets
[04/09 20:10:57     96s] 640   -	1279	: 0 (0.0%) nets
[04/09 20:10:57     96s] 1280  -	2559	: 0 (0.0%) nets
[04/09 20:10:57     96s] 2560  -	5119	: 0 (0.0%) nets
[04/09 20:10:57     96s] 5120+		: 0 (0.0%) nets
[04/09 20:10:57     96s] no activity file in design. spp won't run.
[04/09 20:10:57     96s] Options: clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[04/09 20:10:57     96s] Scan chains were not defined.
[04/09 20:10:57     96s] Processing tracks to init pin-track alignment.
[04/09 20:10:57     96s] z: 2, totalTracks: 1
[04/09 20:10:57     96s] z: 4, totalTracks: 1
[04/09 20:10:57     96s] z: 6, totalTracks: 1
[04/09 20:10:57     96s] z: 8, totalTracks: 1
[04/09 20:10:57     96s] #spOpts: N=32 hrOri=1 hrSnap=1 rpCkHalo=4 
[04/09 20:10:57     96s] All LLGs are deleted
[04/09 20:10:57     96s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 20:10:57     96s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 20:10:57     96s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1521.0M, EPOCH TIME: 1712718657.301788
[04/09 20:10:57     96s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1521.0M, EPOCH TIME: 1712718657.302941
[04/09 20:10:57     96s] #std cell=222 (0 fixed + 222 movable) #buf cell=1 #inv cell=15 #block=8 (8 floating + 0 preplaced)
[04/09 20:10:57     96s] #ioInst=25 #net=274 #term=1128 #term/net=4.12, #fixedIo=25, #floatIo=0, #fixedPin=15, #floatPin=0
[04/09 20:10:57     96s] stdCell: 222 single + 0 double + 0 multi
[04/09 20:10:57     96s] Total standard cell length = 0.6060 (mm), area = 0.0010 (mm^2)
[04/09 20:10:57     96s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1521.0M, EPOCH TIME: 1712718657.305104
[04/09 20:10:57     96s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 20:10:57     96s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 20:10:57     96s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1521.0M, EPOCH TIME: 1712718657.305602
[04/09 20:10:57     96s] Max number of tech site patterns supported in site array is 256.
[04/09 20:10:57     96s] Core basic site is unit
[04/09 20:10:57     96s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1521.0M, EPOCH TIME: 1712718657.349326
[04/09 20:10:57     96s] After signature check, allow fast init is true, keep pre-filter is true.
[04/09 20:10:57     96s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[04/09 20:10:57     96s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1521.0M, EPOCH TIME: 1712718657.349721
[04/09 20:10:57     96s] SiteArray: non-trimmed site array dimensions = 346 x 3816
[04/09 20:10:57     96s] SiteArray: use 6,643,712 bytes
[04/09 20:10:57     96s] SiteArray: current memory after site array memory allocation 1521.0M
[04/09 20:10:57     96s] SiteArray: FP blocked sites are writable
[04/09 20:10:57     96s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/09 20:10:57     96s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1521.0M, EPOCH TIME: 1712718657.372408
[04/09 20:10:57     96s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1521.0M, EPOCH TIME: 1712718657.372679
[04/09 20:10:57     96s] SiteArray: number of non floorplan blocked sites for llg default is 1320336
[04/09 20:10:57     96s] Atter site array init, number of instance map data is 0.
[04/09 20:10:57     96s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.070, REAL:0.081, MEM:1521.0M, EPOCH TIME: 1712718657.386321
[04/09 20:10:57     96s] 
[04/09 20:10:57     96s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 20:10:57     96s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.080, REAL:0.089, MEM:1521.0M, EPOCH TIME: 1712718657.394456
[04/09 20:10:57     96s] 
[04/09 20:10:57     96s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 20:10:57     96s] Average module density = 0.211.
[04/09 20:10:57     96s] Density for the design = 0.211.
[04/09 20:10:57     96s]        = (stdcell_area 3987 sites (1013 um^2) + block_area 274479 sites (69757 um^2)) / alloc_area 1320336 sites (335555 um^2).
[04/09 20:10:57     96s] Pin Density = 0.0008543.
[04/09 20:10:57     96s]             = total # of pins 1128 / total area 1320336.
[04/09 20:10:57     96s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:1521.0M, EPOCH TIME: 1712718657.414492
[04/09 20:10:57     96s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.010, REAL:0.010, MEM:1521.0M, EPOCH TIME: 1712718657.424240
[04/09 20:10:57     96s] OPERPROF: Starting spMPad at level 1, MEM:1521.0M, EPOCH TIME: 1712718657.426883
[04/09 20:10:57     96s] OPERPROF:   Starting spContextMPad at level 2, MEM:1521.0M, EPOCH TIME: 1712718657.427125
[04/09 20:10:57     96s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1521.0M, EPOCH TIME: 1712718657.427266
[04/09 20:10:57     96s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.001, MEM:1521.0M, EPOCH TIME: 1712718657.427414
[04/09 20:10:57     96s] Initial padding reaches pin density 0.390 for top
[04/09 20:10:57     96s] InitPadU 0.211 -> 0.211 for top
[04/09 20:10:57     96s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1521.0M, EPOCH TIME: 1712718657.480322
[04/09 20:10:57     96s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.020, REAL:0.020, MEM:1521.0M, EPOCH TIME: 1712718657.500805
[04/09 20:10:57     96s] OPERPROF: Starting spInitNetWt at level 1, MEM:1521.0M, EPOCH TIME: 1712718657.505714
[04/09 20:10:57     96s] no activity file in design. spp won't run.
[04/09 20:10:57     96s] [spp] 0
[04/09 20:10:57     96s] [adp] 0:1:1:3
[04/09 20:10:57     96s] Applying critslk net weight for 0 nets ...
[04/09 20:10:57     96s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.000, REAL:0.001, MEM:1521.0M, EPOCH TIME: 1712718657.506242
[04/09 20:10:57     96s] Clock gating cells determined by native netlist tracing.
[04/09 20:10:57     96s] no activity file in design. spp won't run.
[04/09 20:10:57     96s] no activity file in design. spp won't run.
[04/09 20:10:57     96s] Iteration  1: Total net bbox = 1.107e+04 (6.11e+03 4.96e+03)
[04/09 20:10:57     96s]               Est.  stn bbox = 1.535e+04 (8.28e+03 7.07e+03)
[04/09 20:10:57     96s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1521.0M
[04/09 20:10:57     96s] Iteration  2: Total net bbox = 2.097e+04 (6.11e+03 1.49e+04)
[04/09 20:10:57     96s]               Est.  stn bbox = 2.863e+04 (8.28e+03 2.04e+04)
[04/09 20:10:57     96s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1521.0M
[04/09 20:10:57     96s] Iteration  3: Total net bbox = 2.508e+04 (1.05e+04 1.46e+04)
[04/09 20:10:57     96s]               Est.  stn bbox = 3.470e+04 (1.44e+04 2.03e+04)
[04/09 20:10:57     96s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1521.0M
[04/09 20:10:57     97s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1521.0M, EPOCH TIME: 1712718657.771348
[04/09 20:10:57     97s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/09 20:10:57     97s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.001, MEM:1521.0M, EPOCH TIME: 1712718657.771927
[04/09 20:10:57     97s] Iteration  4: Total net bbox = 2.799e+04 (1.15e+04 1.64e+04)
[04/09 20:10:57     97s]               Est.  stn bbox = 3.863e+04 (1.58e+04 2.28e+04)
[04/09 20:10:57     97s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1521.0M
[04/09 20:10:57     97s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1521.0M, EPOCH TIME: 1712718657.799973
[04/09 20:10:57     97s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/09 20:10:57     97s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1521.0M, EPOCH TIME: 1712718657.800406
[04/09 20:10:57     97s] Iteration  5: Total net bbox = 2.754e+04 (1.11e+04 1.64e+04)
[04/09 20:10:57     97s]               Est.  stn bbox = 3.818e+04 (1.53e+04 2.28e+04)
[04/09 20:10:57     97s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1521.0M
[04/09 20:10:57     97s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1521.0M, EPOCH TIME: 1712718657.830994
[04/09 20:10:57     97s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/09 20:10:57     97s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1521.0M, EPOCH TIME: 1712718657.831480
[04/09 20:10:57     97s] Iteration  6: Total net bbox = 2.744e+04 (1.11e+04 1.63e+04)
[04/09 20:10:57     97s]               Est.  stn bbox = 3.799e+04 (1.53e+04 2.27e+04)
[04/09 20:10:57     97s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1521.0M
[04/09 20:10:57     97s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1521.0M, EPOCH TIME: 1712718657.861148
[04/09 20:10:57     97s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/09 20:10:57     97s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.001, MEM:1521.0M, EPOCH TIME: 1712718657.861652
[04/09 20:10:57     97s] Iteration  7: Total net bbox = 2.749e+04 (1.11e+04 1.63e+04)
[04/09 20:10:57     97s]               Est.  stn bbox = 3.804e+04 (1.54e+04 2.27e+04)
[04/09 20:10:57     97s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1521.0M
[04/09 20:10:57     97s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1521.0M, EPOCH TIME: 1712718657.880837
[04/09 20:10:57     97s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/09 20:10:57     97s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1521.0M, EPOCH TIME: 1712718657.881253
[04/09 20:10:57     97s] Iteration  8: Total net bbox = 2.792e+04 (1.11e+04 1.68e+04)
[04/09 20:10:57     97s]               Est.  stn bbox = 3.856e+04 (1.54e+04 2.32e+04)
[04/09 20:10:57     97s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1521.0M
[04/09 20:10:57     97s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1521.0M, EPOCH TIME: 1712718657.900917
[04/09 20:10:57     97s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/09 20:10:57     97s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1521.0M, EPOCH TIME: 1712718657.901354
[04/09 20:10:57     97s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[04/09 20:10:57     97s] enableMT= 3
[04/09 20:10:57     97s] useHNameCompare= 3 (lazy mode)
[04/09 20:10:57     97s] doMTMainInit= 1
[04/09 20:10:57     97s] doMTFlushLazyWireDelete= 1
[04/09 20:10:57     97s] useFastLRoute= 0
[04/09 20:10:57     97s] useFastCRoute= 1
[04/09 20:10:57     97s] doMTNetInitAdjWires= 1
[04/09 20:10:57     97s] wireMPoolNoThreadCheck= 1
[04/09 20:10:57     97s] allMPoolNoThreadCheck= 1
[04/09 20:10:57     97s] doNotUseMPoolInCRoute= 1
[04/09 20:10:57     97s] doMTSprFixZeroViaCodes= 1
[04/09 20:10:57     97s] doMTDtrRoute1CleanupA= 1
[04/09 20:10:57     97s] doMTDtrRoute1CleanupB= 1
[04/09 20:10:57     97s] doMTWireLenCalc= 0
[04/09 20:10:57     97s] doSkipQALenRecalc= 1
[04/09 20:10:57     97s] doMTMainCleanup= 1
[04/09 20:10:57     97s] doMTMoveCellTermsToMSLayer= 1
[04/09 20:10:57     97s] doMTConvertWiresToNewViaCode= 1
[04/09 20:10:57     97s] doMTRemoveAntenna= 1
[04/09 20:10:57     97s] doMTCheckConnectivity= 1
[04/09 20:10:57     97s] enableRuntimeLog= 0
[04/09 20:10:57     97s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[04/09 20:10:57     97s] Iteration  9: Total net bbox = 2.823e+04 (1.14e+04 1.68e+04)
[04/09 20:10:57     97s]               Est.  stn bbox = 3.894e+04 (1.58e+04 2.32e+04)
[04/09 20:10:57     97s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1522.0M
[04/09 20:10:57     97s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1522.0M, EPOCH TIME: 1712718657.967954
[04/09 20:10:57     97s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/09 20:10:57     97s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1522.0M, EPOCH TIME: 1712718657.968353
[04/09 20:10:58     97s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[04/09 20:10:58     97s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[04/09 20:10:58     97s] Iteration 10: Total net bbox = 2.846e+04 (1.14e+04 1.70e+04)
[04/09 20:10:58     97s]               Est.  stn bbox = 3.916e+04 (1.58e+04 2.34e+04)
[04/09 20:10:58     97s]               cpu = 0:00:00.1 real = 0:00:01.0 mem = 1522.0M
[04/09 20:10:58     97s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1522.0M, EPOCH TIME: 1712718658.039279
[04/09 20:10:58     97s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/09 20:10:58     97s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1522.0M, EPOCH TIME: 1712718658.039702
[04/09 20:10:58     97s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[04/09 20:10:58     97s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[04/09 20:10:58     97s] Iteration 11: Total net bbox = 2.864e+04 (1.16e+04 1.70e+04)
[04/09 20:10:58     97s]               Est.  stn bbox = 3.937e+04 (1.60e+04 2.34e+04)
[04/09 20:10:58     97s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1522.0M
[04/09 20:10:58     97s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1522.0M, EPOCH TIME: 1712718658.122948
[04/09 20:10:58     97s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/09 20:10:58     97s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1522.0M, EPOCH TIME: 1712718658.123433
[04/09 20:10:58     97s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[04/09 20:10:58     97s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[04/09 20:10:58     97s] Iteration 12: Total net bbox = 2.883e+04 (1.16e+04 1.72e+04)
[04/09 20:10:58     97s]               Est.  stn bbox = 3.958e+04 (1.60e+04 2.36e+04)
[04/09 20:10:58     97s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1522.0M
[04/09 20:10:58     97s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1522.0M, EPOCH TIME: 1712718658.217150
[04/09 20:10:58     97s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/09 20:10:58     97s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1522.0M, EPOCH TIME: 1712718658.217545
[04/09 20:10:58     97s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[04/09 20:10:58     97s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[04/09 20:10:58     97s] Iteration 13: Total net bbox = 2.886e+04 (1.16e+04 1.72e+04)
[04/09 20:10:58     97s]               Est.  stn bbox = 3.961e+04 (1.60e+04 2.36e+04)
[04/09 20:10:58     97s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1522.0M
[04/09 20:10:58     97s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1522.0M, EPOCH TIME: 1712718658.321341
[04/09 20:10:58     97s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/09 20:10:58     97s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1522.0M, EPOCH TIME: 1712718658.321830
[04/09 20:10:58     97s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[04/09 20:10:58     97s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[04/09 20:10:58     97s] Iteration 14: Total net bbox = 2.888e+04 (1.16e+04 1.73e+04)
[04/09 20:10:58     97s]               Est.  stn bbox = 3.964e+04 (1.60e+04 2.37e+04)
[04/09 20:10:58     97s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1526.0M
[04/09 20:10:58     97s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1526.0M, EPOCH TIME: 1712718658.462996
[04/09 20:10:58     97s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/09 20:10:58     97s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1526.0M, EPOCH TIME: 1712718658.463425
[04/09 20:10:58     97s] Iteration 15: Total net bbox = 2.888e+04 (1.16e+04 1.73e+04)
[04/09 20:10:58     97s]               Est.  stn bbox = 3.963e+04 (1.60e+04 2.37e+04)
[04/09 20:10:58     97s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1526.0M
[04/09 20:10:58     97s] macro_flip: HPWL decrease ratio is 0.005553, horizontally flipped 0, vertically flipped 1
[04/09 20:10:58     97s] Iteration 16: Total net bbox = 2.909e+04 (1.19e+04 1.71e+04)
[04/09 20:10:58     97s]               Est.  stn bbox = 3.986e+04 (1.63e+04 2.35e+04)
[04/09 20:10:58     97s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1526.0M
[04/09 20:10:58     97s] *** cost = 2.909e+04 (1.19e+04 1.71e+04) (cpu for global=0:00:01.0) real=0:00:01.0***
[04/09 20:10:58     97s] Info: 0 clock gating cells identified, 0 (on average) moved 0/12
[04/09 20:10:58     97s] Saved padding area to DB
[04/09 20:10:58     97s] All LLGs are deleted
[04/09 20:10:58     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:359).
[04/09 20:10:58     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 20:10:58     97s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1526.0M, EPOCH TIME: 1712718658.524054
[04/09 20:10:58     97s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1526.0M, EPOCH TIME: 1712718658.525065
[04/09 20:10:58     97s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[04/09 20:10:58     97s] Type 'man IMPSP-9025' for more detail.
[04/09 20:10:58     97s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1526.0M, EPOCH TIME: 1712718658.529731
[04/09 20:10:58     97s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1526.0M, EPOCH TIME: 1712718658.530107
[04/09 20:10:58     97s] Processing tracks to init pin-track alignment.
[04/09 20:10:58     97s] z: 2, totalTracks: 1
[04/09 20:10:58     97s] z: 4, totalTracks: 1
[04/09 20:10:58     97s] z: 6, totalTracks: 1
[04/09 20:10:58     97s] z: 8, totalTracks: 1
[04/09 20:10:58     97s] #spOpts: N=32 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/09 20:10:58     97s] All LLGs are deleted
[04/09 20:10:58     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 20:10:58     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 20:10:58     97s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1526.0M, EPOCH TIME: 1712718658.540347
[04/09 20:10:58     97s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.001, MEM:1526.0M, EPOCH TIME: 1712718658.541809
[04/09 20:10:58     97s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1526.0M, EPOCH TIME: 1712718658.543757
[04/09 20:10:58     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 20:10:58     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 20:10:58     97s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1526.0M, EPOCH TIME: 1712718658.544460
[04/09 20:10:58     97s] Max number of tech site patterns supported in site array is 256.
[04/09 20:10:58     97s] Core basic site is unit
[04/09 20:10:58     97s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1526.0M, EPOCH TIME: 1712718658.593011
[04/09 20:10:58     97s] After signature check, allow fast init is true, keep pre-filter is true.
[04/09 20:10:58     97s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/09 20:10:58     97s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.001, MEM:1526.0M, EPOCH TIME: 1712718658.593540
[04/09 20:10:58     97s] Fast DP-INIT is on for default
[04/09 20:10:58     97s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/09 20:10:58     97s] Atter site array init, number of instance map data is 0.
[04/09 20:10:58     97s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.070, REAL:0.073, MEM:1526.0M, EPOCH TIME: 1712718658.617947
[04/09 20:10:58     97s] 
[04/09 20:10:58     97s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 20:10:58     97s] OPERPROF:       Starting CMU at level 4, MEM:1526.0M, EPOCH TIME: 1712718658.622752
[04/09 20:10:58     97s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.002, MEM:1526.0M, EPOCH TIME: 1712718658.624644
[04/09 20:10:58     97s] 
[04/09 20:10:58     97s] Bad Lib Cell Checking (CMU) is done! (0)
[04/09 20:10:58     97s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.080, REAL:0.085, MEM:1526.0M, EPOCH TIME: 1712718658.628321
[04/09 20:10:58     97s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1526.0M, EPOCH TIME: 1712718658.628545
[04/09 20:10:58     97s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1526.0M, EPOCH TIME: 1712718658.628724
[04/09 20:10:58     97s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1526.0MB).
[04/09 20:10:58     97s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.120, REAL:0.114, MEM:1526.0M, EPOCH TIME: 1712718658.644535
[04/09 20:10:58     97s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.120, REAL:0.115, MEM:1526.0M, EPOCH TIME: 1712718658.644883
[04/09 20:10:58     97s] TDRefine: refinePlace mode is spiral
[04/09 20:10:58     97s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.20403.1
[04/09 20:10:58     97s] OPERPROF: Starting RefinePlace at level 1, MEM:1526.0M, EPOCH TIME: 1712718658.645240
[04/09 20:10:58     97s] *** Starting refinePlace (0:01:38 mem=1526.0M) ***
[04/09 20:10:58     97s] Total net bbox length = 2.909e+04 (1.194e+04 1.715e+04) (ext = 2.480e+03)
[04/09 20:10:58     97s] 
[04/09 20:10:58     97s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 20:10:58     97s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/09 20:10:58     97s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1526.0M, EPOCH TIME: 1712718658.653388
[04/09 20:10:58     97s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:1526.0M, EPOCH TIME: 1712718658.654731
[04/09 20:10:58     97s] (I)      Default pattern map key = fifo1_sram_default.
[04/09 20:10:58     97s] (I)      Default pattern map key = fifo1_sram_default.
[04/09 20:10:58     97s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1526.0M, EPOCH TIME: 1712718658.659950
[04/09 20:10:58     97s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:1526.0M, EPOCH TIME: 1712718658.661233
[04/09 20:10:58     97s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1526.0M, EPOCH TIME: 1712718658.661462
[04/09 20:10:58     97s] Starting refinePlace ...
[04/09 20:10:58     97s] (I)      Default pattern map key = fifo1_sram_default.
[04/09 20:10:58     97s] 
[04/09 20:10:58     97s] Running Spiral with 1 thread in Normal Mode  fetchWidth=289 
[04/09 20:10:58     97s] (I)      Default pattern map key = fifo1_sram_default.
[04/09 20:10:58     97s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:1526.0M, EPOCH TIME: 1712718658.691207
[04/09 20:10:58     97s] DDP initSite1 nrRow 346 nrJob 346
[04/09 20:10:58     97s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:1526.0M, EPOCH TIME: 1712718658.691466
[04/09 20:10:58     97s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.002, MEM:1526.0M, EPOCH TIME: 1712718658.693022
[04/09 20:10:58     97s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:1526.0M, EPOCH TIME: 1712718658.693220
[04/09 20:10:58     97s] DDP markSite nrRow 346 nrJob 346
[04/09 20:10:58     97s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.005, MEM:1526.0M, EPOCH TIME: 1712718658.698094
[04/09 20:10:58     97s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.010, REAL:0.007, MEM:1526.0M, EPOCH TIME: 1712718658.698529
[04/09 20:10:58     97s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:1526.0M, EPOCH TIME: 1712718658.701760
[04/09 20:10:58     97s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:1526.0M, EPOCH TIME: 1712718658.702045
[04/09 20:10:58     97s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.030, REAL:0.025, MEM:1526.0M, EPOCH TIME: 1712718658.727140
[04/09 20:10:58     97s] ** Cut row section cpu time 0:00:00.0.
[04/09 20:10:58     97s]  ** Cut row section real time 0:00:00.0.
[04/09 20:10:58     97s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.030, REAL:0.026, MEM:1526.0M, EPOCH TIME: 1712718658.727766
[04/09 20:10:58     98s]   Spread Effort: high, standalone mode, useDDP on.
[04/09 20:10:58     98s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1526.0MB) @(0:01:38 - 0:01:38).
[04/09 20:10:58     98s] Move report: preRPlace moves 163 insts, mean move: 1.34 um, max move: 3.80 um 
[04/09 20:10:58     98s] 	Max move on inst (sync_r2w/wq2_rptr_reg_4_): (450.33, 587.58) --> (452.46, 585.91)
[04/09 20:10:58     98s] 	Length: 28 sites, height: 1 rows, site name: unit, cell type: DFFARX1_RVT
[04/09 20:10:58     98s] wireLenOptFixPriorityInst 0 inst fixed
[04/09 20:10:58     98s] Placement tweakage begins.
[04/09 20:10:58     98s] wire length = 3.616e+04
[04/09 20:10:58     98s] wire length = 3.590e+04
[04/09 20:10:58     98s] Placement tweakage ends.
[04/09 20:10:58     98s] Move report: tweak moves 100 insts, mean move: 2.86 um, max move: 14.14 um 
[04/09 20:10:58     98s] 	Max move on inst (rptr_empty/rempty_reg): (432.09, 589.26) --> (422.97, 594.27)
[04/09 20:10:58     98s] 
[04/09 20:10:58     98s] Running Spiral with 1 thread in Normal Mode  fetchWidth=289 
[04/09 20:10:58     98s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[04/09 20:10:58     98s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[04/09 20:10:58     98s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[04/09 20:10:58     98s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1526.0MB) @(0:01:38 - 0:01:38).
[04/09 20:10:58     98s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[04/09 20:10:58     98s] Move report: Detail placement moves 170 insts, mean move: 1.91 um, max move: 14.14 um 
[04/09 20:10:58     98s] 	Max move on inst (rptr_empty/rempty_reg): (432.09, 589.26) --> (422.97, 594.27)
[04/09 20:10:58     98s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1526.0MB
[04/09 20:10:58     98s] Statistics of distance of Instance movement in refine placement:
[04/09 20:10:58     98s]   maximum (X+Y) =        14.14 um
[04/09 20:10:58     98s]   inst (rptr_empty/rempty_reg) with max move: (432.088, 589.256) -> (422.968, 594.272)
[04/09 20:10:58     98s]   mean    (X+Y) =         1.91 um
[04/09 20:10:58     98s] Total instances flipped for legalization: 36
[04/09 20:10:58     98s] Summary Report:
[04/09 20:10:58     98s] Instances move: 170 (out of 230 movable)
[04/09 20:10:58     98s] Instances flipped: 36
[04/09 20:10:58     98s] Mean displacement: 1.91 um
[04/09 20:10:58     98s] Max displacement: 14.14 um (Instance: rptr_empty/rempty_reg) (432.088, 589.256) -> (422.968, 594.272)
[04/09 20:10:58     98s] 	Length: 28 sites, height: 1 rows, site name: unit, cell type: DFFASX1_RVT
[04/09 20:10:58     98s] Total instances moved : 170
[04/09 20:10:58     98s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.130, REAL:0.132, MEM:1526.0M, EPOCH TIME: 1712718658.792987
[04/09 20:10:58     98s] Total net bbox length = 2.892e+04 (1.174e+04 1.719e+04) (ext = 2.443e+03)
[04/09 20:10:58     98s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1526.0MB
[04/09 20:10:58     98s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=1526.0MB) @(0:01:38 - 0:01:38).
[04/09 20:10:58     98s] *** Finished refinePlace (0:01:38 mem=1526.0M) ***
[04/09 20:10:58     98s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.20403.1
[04/09 20:10:58     98s] OPERPROF: Finished RefinePlace at level 1, CPU:0.150, REAL:0.149, MEM:1526.0M, EPOCH TIME: 1712718658.794048
[04/09 20:10:58     98s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1526.0M, EPOCH TIME: 1712718658.794200
[04/09 20:10:58     98s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:940).
[04/09 20:10:58     98s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 20:10:58     98s] All LLGs are deleted
[04/09 20:10:58     98s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 20:10:58     98s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 20:10:58     98s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1526.0M, EPOCH TIME: 1712718658.801349
[04/09 20:10:58     98s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1526.0M, EPOCH TIME: 1712718658.802736
[04/09 20:10:58     98s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.014, MEM:1522.0M, EPOCH TIME: 1712718658.807880
[04/09 20:10:58     98s] *** End of Placement (cpu=0:00:01.5, real=0:00:01.0, mem=1522.0M) ***
[04/09 20:10:58     98s] Processing tracks to init pin-track alignment.
[04/09 20:10:58     98s] z: 2, totalTracks: 1
[04/09 20:10:58     98s] z: 4, totalTracks: 1
[04/09 20:10:58     98s] z: 6, totalTracks: 1
[04/09 20:10:58     98s] z: 8, totalTracks: 1
[04/09 20:10:58     98s] #spOpts: N=32 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/09 20:10:58     98s] All LLGs are deleted
[04/09 20:10:58     98s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 20:10:58     98s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 20:10:58     98s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1522.0M, EPOCH TIME: 1712718658.817857
[04/09 20:10:58     98s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1522.0M, EPOCH TIME: 1712718658.819006
[04/09 20:10:58     98s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1522.0M, EPOCH TIME: 1712718658.819238
[04/09 20:10:58     98s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 20:10:58     98s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 20:10:58     98s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1522.0M, EPOCH TIME: 1712718658.819797
[04/09 20:10:58     98s] Max number of tech site patterns supported in site array is 256.
[04/09 20:10:58     98s] Core basic site is unit
[04/09 20:10:58     98s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1522.0M, EPOCH TIME: 1712718658.879243
[04/09 20:10:58     98s] After signature check, allow fast init is true, keep pre-filter is true.
[04/09 20:10:58     98s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/09 20:10:58     98s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1522.0M, EPOCH TIME: 1712718658.879669
[04/09 20:10:58     98s] Fast DP-INIT is on for default
[04/09 20:10:58     98s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/09 20:10:58     98s] Atter site array init, number of instance map data is 0.
[04/09 20:10:58     98s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.090, REAL:0.087, MEM:1522.0M, EPOCH TIME: 1712718658.907215
[04/09 20:10:58     98s] 
[04/09 20:10:58     98s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 20:10:58     98s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.100, REAL:0.096, MEM:1522.0M, EPOCH TIME: 1712718658.915349
[04/09 20:10:58     98s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:1522.0M, EPOCH TIME: 1712718658.930583
[04/09 20:10:58     98s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:1522.0M, EPOCH TIME: 1712718658.934207
[04/09 20:10:58     98s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.010, REAL:0.014, MEM:1522.0M, EPOCH TIME: 1712718658.947811
[04/09 20:10:58     98s] default core: bins with density > 0.750 = 18.94 % ( 232 / 1225 )
[04/09 20:10:58     98s] Density distribution unevenness ratio = 75.766%
[04/09 20:10:58     98s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.020, REAL:0.018, MEM:1522.0M, EPOCH TIME: 1712718658.948185
[04/09 20:10:58     98s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1522.0M, EPOCH TIME: 1712718658.948348
[04/09 20:10:58     98s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 20:10:58     98s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 20:10:58     98s] All LLGs are deleted
[04/09 20:10:58     98s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 20:10:58     98s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 20:10:58     98s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1522.0M, EPOCH TIME: 1712718658.955393
[04/09 20:10:58     98s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1522.0M, EPOCH TIME: 1712718658.956560
[04/09 20:10:58     98s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.012, MEM:1522.0M, EPOCH TIME: 1712718658.960281
[04/09 20:10:58     98s] <CMD> deselectAll
[04/09 20:10:58     98s] <CMD> select_obj [ get_ports * ]
[04/09 20:10:58     98s] <CMD> select_obj {{port:fifo1_sram/rdata[7]} {port:fifo1_sram/rdata[6]} {port:fifo1_sram/rdata[5]} {port:fifo1_sram/rdata[4]} {port:fifo1_sram/rdata[3]} {port:fifo1_sram/rdata[2]} {port:fifo1_sram/rdata[1]} {port:fifo1_sram/rdata[0]} port:fifo1_sram/wfull port:fifo1_sram/rempty {port:fifo1_sram/wdata_in[7]} {port:fifo1_sram/wdata_in[6]} {port:fifo1_sram/wdata_in[5]} {port:fifo1_sram/wdata_in[4]} {port:fifo1_sram/wdata_in[3]} {port:fifo1_sram/wdata_in[2]} {port:fifo1_sram/wdata_in[1]} {port:fifo1_sram/wdata_in[0]} port:fifo1_sram/winc port:fifo1_sram/wclk port:fifo1_sram/wclk2x port:fifo1_sram/wrst_n port:fifo1_sram/rinc port:fifo1_sram/rclk port:fifo1_sram/rrst_n}
[04/09 20:10:58     98s] <CMD> select_obj {inst:fifo1_sram/fifomem/genblk1_0__U inst:fifo1_sram/fifomem/genblk1_1__U inst:fifo1_sram/fifomem/genblk1_2__U inst:fifo1_sram/fifomem/genblk1_3__U inst:fifo1_sram/fifomem/genblk1_4__U inst:fifo1_sram/fifomem/genblk1_5__U inst:fifo1_sram/fifomem/genblk1_6__U inst:fifo1_sram/fifomem/genblk1_7__U}
[04/09 20:10:58     98s] <CMD> select_obj {inst:fifo1_sram/io_b_rclk inst:fifo1_sram/io_b_rinc inst:fifo1_sram/io_b_rrst_n inst:fifo1_sram/io_b_wclk inst:fifo1_sram/io_b_wclk2x inst:fifo1_sram/io_b_winc inst:fifo1_sram/io_b_wrst_n inst:fifo1_sram/io_l_rdata_0_ inst:fifo1_sram/io_l_rdata_1_ inst:fifo1_sram/io_l_rdata_2_ inst:fifo1_sram/io_l_rdata_3_ inst:fifo1_sram/io_l_rdata_4_ inst:fifo1_sram/io_l_rdata_5_ inst:fifo1_sram/io_l_rdata_6_ inst:fifo1_sram/io_l_rdata_7_ inst:fifo1_sram/io_r_wdata_in_0_ inst:fifo1_sram/io_r_wdata_in_1_ inst:fifo1_sram/io_r_wdata_in_2_ inst:fifo1_sram/io_r_wdata_in_3_ inst:fifo1_sram/io_r_wdata_in_4_ inst:fifo1_sram/io_r_wdata_in_5_ inst:fifo1_sram/io_r_wdata_in_6_ inst:fifo1_sram/io_r_wdata_in_7_ inst:fifo1_sram/io_t_rempty inst:fifo1_sram/io_t_wfull}
[04/09 20:10:58     98s] <CMD> defOut -selected ../outputs/fifo1_sram.floorplan.innovus.macros.def
[04/09 20:10:58     98s] Writing DEF file '../outputs/fifo1_sram.floorplan.innovus.macros.def', current time is Tue Apr  9 20:10:58 2024 ...
[04/09 20:10:58     98s] unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
[04/09 20:10:58     98s] DEF file '../outputs/fifo1_sram.floorplan.innovus.macros.def' is written, current time is Tue Apr  9 20:10:58 2024 ...
[04/09 20:11:12    101s] -format html requires a -file argument to report_metric
[04/09 20:16:31    172s] <CMD> report_timing
[04/09 20:16:31    172s] AAE_INFO: opIsDesignInPostRouteState() is 0
[04/09 20:16:32    173s] AAE DB initialization (MEM=1895.55 CPU=0:00:00.0 REAL=0:00:00.0) 
[04/09 20:16:32    173s] #################################################################################
[04/09 20:16:32    173s] # Design Stage: PreRoute
[04/09 20:16:32    173s] # Design Name: fifo1_sram
[04/09 20:16:32    173s] # Design Mode: 90nm
[04/09 20:16:32    173s] # Analysis Mode: MMMC Non-OCV 
[04/09 20:16:32    173s] # Parasitics Mode: No SPEF/RCDB 
[04/09 20:16:32    173s] # Signoff Settings: SI Off 
[04/09 20:16:32    173s] #################################################################################
[04/09 20:16:32    173s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1895.55 MB )
[04/09 20:16:32    173s] (I)      ======================= Layers ========================
[04/09 20:16:32    173s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 20:16:32    173s] (I)      | DB# |  ID |         Name |    Type | #Masks | Extra |
[04/09 20:16:32    173s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 20:16:32    173s] (I)      |  33 |   0 |           CO |     cut |      1 |       |
[04/09 20:16:32    173s] (I)      |   1 |   1 |           M1 |    wire |      1 |       |
[04/09 20:16:32    173s] (I)      |  34 |   1 |         VIA1 |     cut |      1 |       |
[04/09 20:16:32    173s] (I)      |   2 |   2 |           M2 |    wire |      1 |       |
[04/09 20:16:32    173s] (I)      |  35 |   2 |         VIA2 |     cut |      1 |       |
[04/09 20:16:32    173s] (I)      |   3 |   3 |           M3 |    wire |      1 |       |
[04/09 20:16:32    173s] (I)      |  36 |   3 |         VIA3 |     cut |      1 |       |
[04/09 20:16:32    173s] (I)      |   4 |   4 |           M4 |    wire |      1 |       |
[04/09 20:16:32    173s] (I)      |  37 |   4 |         VIA4 |     cut |      1 |       |
[04/09 20:16:32    173s] (I)      |   5 |   5 |           M5 |    wire |      1 |       |
[04/09 20:16:32    173s] (I)      |  38 |   5 |         VIA5 |     cut |      1 |       |
[04/09 20:16:32    173s] (I)      |   6 |   6 |           M6 |    wire |      1 |       |
[04/09 20:16:32    173s] (I)      |  39 |   6 |         VIA6 |     cut |      1 |       |
[04/09 20:16:32    173s] (I)      |   7 |   7 |           M7 |    wire |      1 |       |
[04/09 20:16:32    173s] (I)      |  40 |   7 |         VIA7 |     cut |      1 |       |
[04/09 20:16:32    173s] (I)      |   8 |   8 |           M8 |    wire |      1 |       |
[04/09 20:16:32    173s] (I)      |  41 |   8 |         VIA8 |     cut |      1 |       |
[04/09 20:16:32    173s] (I)      |   9 |   9 |           M9 |    wire |      1 |       |
[04/09 20:16:32    173s] (I)      |  42 |   9 |       VIARDL |     cut |      1 |       |
[04/09 20:16:32    173s] (I)      |  10 |  10 |         MRDL |    wire |      1 |       |
[04/09 20:16:32    173s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 20:16:32    173s] (I)      |  64 |  64 |        NWELL |   other |        |    MS |
[04/09 20:16:32    173s] (I)      |  65 |  65 |          DNW |   other |        |    MS |
[04/09 20:16:32    173s] (I)      |  66 |  66 |         DIFF |   other |        |    MS |
[04/09 20:16:32    173s] (I)      |  67 |  67 |         PIMP |   other |        |    MS |
[04/09 20:16:32    173s] (I)      |  68 |  68 |         NIMP |   other |        |    MS |
[04/09 20:16:32    173s] (I)      |  69 |  69 |      DIFF_18 |   other |        |    MS |
[04/09 20:16:32    173s] (I)      |  70 |  70 |          PAD |   other |        |    MS |
[04/09 20:16:32    173s] (I)      |  71 |  71 |       ESD_25 |   other |        |    MS |
[04/09 20:16:32    173s] (I)      |  72 |  72 |         SBLK |   other |        |    MS |
[04/09 20:16:32    173s] (I)      |  73 |  73 |       HVTIMP |   other |        |    MS |
[04/09 20:16:32    173s] (I)      |  74 |  74 |       LVTIMP |   other |        |    MS |
[04/09 20:16:32    173s] (I)      |  75 |  75 |        M1PIN |   other |        |    MS |
[04/09 20:16:32    173s] (I)      |  76 |  76 |        M2PIN |   other |        |    MS |
[04/09 20:16:32    173s] (I)      |  77 |  77 |        M3PIN |   other |        |    MS |
[04/09 20:16:32    173s] (I)      |  78 |  78 |        M4PIN |   other |        |    MS |
[04/09 20:16:32    173s] (I)      |  79 |  79 |        M5PIN |   other |        |    MS |
[04/09 20:16:32    173s] (I)      |  80 |  80 |        M6PIN |   other |        |    MS |
[04/09 20:16:32    173s] (I)      |  81 |  81 |        M7PIN |   other |        |    MS |
[04/09 20:16:32    173s] (I)      |  82 |  82 |        M8PIN |   other |        |    MS |
[04/09 20:16:32    173s] (I)      |  83 |  83 |        M9PIN |   other |        |    MS |
[04/09 20:16:32    173s] (I)      |  84 |  84 |     MRDL9PIN |   other |        |    MS |
[04/09 20:16:32    173s] (I)      |  85 |  85 |       HOTNWL |   other |        |    MS |
[04/09 20:16:32    173s] (I)      |  86 |  86 |         DIOD |   other |        |    MS |
[04/09 20:16:32    173s] (I)      |  87 |  87 |       BJTDMY |   other |        |    MS |
[04/09 20:16:32    173s] (I)      |  88 |  88 |          RNW |   other |        |    MS |
[04/09 20:16:32    173s] (I)      |  89 |  89 |        RMARK |   other |        |    MS |
[04/09 20:16:32    173s] (I)      |  90 |  90 |   prBoundary |   other |        |    MS |
[04/09 20:16:32    173s] (I)      |  91 |  91 |         LOGO |   other |        |    MS |
[04/09 20:16:32    173s] (I)      |  92 |  92 |           IP |   other |        |    MS |
[04/09 20:16:32    173s] (I)      |  93 |  93 |          RM1 |   other |        |    MS |
[04/09 20:16:32    173s] (I)      |  94 |  94 |          RM2 |   other |        |    MS |
[04/09 20:16:32    173s] (I)      |  95 |  95 |          RM3 |   other |        |    MS |
[04/09 20:16:32    173s] (I)      |  96 |  96 |          RM4 |   other |        |    MS |
[04/09 20:16:32    173s] (I)      |  97 |  97 |          RM5 |   other |        |    MS |
[04/09 20:16:32    173s] (I)      |  98 |  98 |          RM6 |   other |        |    MS |
[04/09 20:16:32    173s] (I)      |  99 |  99 |          RM7 |   other |        |    MS |
[04/09 20:16:32    173s] (I)      | 100 | 100 |          RM8 |   other |        |    MS |
[04/09 20:16:32    173s] (I)      | 101 | 101 |          RM9 |   other |        |    MS |
[04/09 20:16:32    173s] (I)      | 102 | 102 |      DM1EXCL |   other |        |    MS |
[04/09 20:16:32    173s] (I)      | 103 | 103 |      DM2EXCL |   other |        |    MS |
[04/09 20:16:32    173s] (I)      | 104 | 104 |      DM3EXCL |   other |        |    MS |
[04/09 20:16:32    173s] (I)      | 105 | 105 |      DM4EXCL |   other |        |    MS |
[04/09 20:16:32    173s] (I)      | 106 | 106 |      DM5EXCL |   other |        |    MS |
[04/09 20:16:32    173s] (I)      | 107 | 107 |      DM6EXCL |   other |        |    MS |
[04/09 20:16:32    173s] (I)      | 108 | 108 |      DM7EXCL |   other |        |    MS |
[04/09 20:16:32    173s] (I)      | 109 | 109 |      DM8EXCL |   other |        |    MS |
[04/09 20:16:32    173s] (I)      | 110 | 110 |      DM9EXCL |   other |        |    MS |
[04/09 20:16:32    173s] (I)      | 111 | 111 |      DIFF_25 |   other |        |    MS |
[04/09 20:16:32    173s] (I)      | 112 | 112 |      DIFF_FM |   other |        |    MS |
[04/09 20:16:32    173s] (I)      | 113 | 113 |        PO_FM |   other |        |    MS |
[04/09 20:16:32    173s] (I)      |   0 |   0 |           PO |   other |        |    MS |
[04/09 20:16:32    173s] (I)      | 114 | 114 | OverlapCheck | overlap |        |       |
[04/09 20:16:32    173s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 20:16:32    173s] (I)      Started Import and model ( Curr Mem: 1895.55 MB )
[04/09 20:16:32    173s] (I)      Default pattern map key = fifo1_sram_default.
[04/09 20:16:32    173s] (I)      == Non-default Options ==
[04/09 20:16:32    173s] (I)      Maximum routing layer                              : 10
[04/09 20:16:32    173s] (I)      Number of threads                                  : 1
[04/09 20:16:32    173s] (I)      Method to set GCell size                           : row
[04/09 20:16:32    173s] (I)      Counted 0 PG shapes. We will not process PG shapes layer by layer.
[04/09 20:16:32    173s] (I)      Use row-based GCell size
[04/09 20:16:32    173s] (I)      Use row-based GCell align
[04/09 20:16:32    173s] (I)      layer 0 area = 10000
[04/09 20:16:32    173s] (I)      layer 1 area = 16000
[04/09 20:16:32    173s] (I)      layer 2 area = 16000
[04/09 20:16:32    173s] (I)      layer 3 area = 16000
[04/09 20:16:32    173s] (I)      layer 4 area = 16000
[04/09 20:16:32    173s] (I)      layer 5 area = 16000
[04/09 20:16:32    173s] (I)      layer 6 area = 16000
[04/09 20:16:32    173s] (I)      layer 7 area = 16000
[04/09 20:16:32    173s] (I)      layer 8 area = 55000
[04/09 20:16:32    173s] (I)      layer 9 area = 4000000
[04/09 20:16:32    173s] (I)      GCell unit size   : 1672
[04/09 20:16:32    173s] (I)      GCell multiplier  : 1
[04/09 20:16:32    173s] (I)      GCell row height  : 1672
[04/09 20:16:32    173s] (I)      Actual row height : 1672
[04/09 20:16:32    173s] (I)      GCell align ref   : 310032 310032
[04/09 20:16:32    173s] [NR-eGR] Track table information for default rule: 
[04/09 20:16:32    173s] [NR-eGR] M1 has single uniform track structure
[04/09 20:16:32    173s] [NR-eGR] M2 has single uniform track structure
[04/09 20:16:32    173s] [NR-eGR] M3 has single uniform track structure
[04/09 20:16:32    173s] [NR-eGR] M4 has single uniform track structure
[04/09 20:16:32    173s] [NR-eGR] M5 has single uniform track structure
[04/09 20:16:32    173s] [NR-eGR] M6 has single uniform track structure
[04/09 20:16:32    173s] [NR-eGR] M7 has single uniform track structure
[04/09 20:16:32    173s] [NR-eGR] M8 has single uniform track structure
[04/09 20:16:32    173s] [NR-eGR] M9 has single uniform track structure
[04/09 20:16:32    173s] [NR-eGR] MRDL has single uniform track structure
[04/09 20:16:32    173s] (I)      ============== Default via ===============
[04/09 20:16:32    173s] (I)      +---+------------------+-----------------+
[04/09 20:16:32    173s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[04/09 20:16:32    173s] (I)      +---+------------------+-----------------+
[04/09 20:16:32    173s] (I)      | 1 |    1  VIA12SQ_C  |    1  VIA12SQ_C |
[04/09 20:16:32    173s] (I)      | 2 |    7  VIA23SQ_C  |    7  VIA23SQ_C |
[04/09 20:16:32    173s] (I)      | 3 |   13  VIA34SQ_C  |   13  VIA34SQ_C |
[04/09 20:16:32    173s] (I)      | 4 |   19  VIA45SQ_C  |   19  VIA45SQ_C |
[04/09 20:16:32    173s] (I)      | 5 |   25  VIA56SQ_C  |   25  VIA56SQ_C |
[04/09 20:16:32    173s] (I)      | 6 |   31  VIA67SQ_C  |   31  VIA67SQ_C |
[04/09 20:16:32    173s] (I)      | 7 |   37  VIA78SQ_C  |   37  VIA78SQ_C |
[04/09 20:16:32    173s] (I)      | 8 |   44  VIA89      |   43  VIA89_C   |
[04/09 20:16:32    173s] (I)      | 9 |   45  VIA9RDL    |   45  VIA9RDL   |
[04/09 20:16:32    173s] (I)      +---+------------------+-----------------+
[04/09 20:16:32    173s] [NR-eGR] Read 0 PG shapes
[04/09 20:16:32    173s] [NR-eGR] Read 0 clock shapes
[04/09 20:16:32    173s] [NR-eGR] Read 0 other shapes
[04/09 20:16:32    173s] [NR-eGR] #Routing Blockages  : 0
[04/09 20:16:32    173s] [NR-eGR] #Instance Blockages : 8891
[04/09 20:16:32    173s] [NR-eGR] #PG Blockages       : 0
[04/09 20:16:32    173s] [NR-eGR] #Halo Blockages     : 0
[04/09 20:16:32    173s] [NR-eGR] #Boundary Blockages : 0
[04/09 20:16:32    173s] [NR-eGR] #Clock Blockages    : 0
[04/09 20:16:32    173s] [NR-eGR] #Other Blockages    : 0
[04/09 20:16:32    173s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/09 20:16:32    173s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/09 20:16:32    173s] [NR-eGR] Read 274 nets ( ignored 0 )
[04/09 20:16:32    173s] (I)      early_global_route_priority property id does not exist.
[04/09 20:16:32    173s] (I)      Read Num Blocks=8891  Num Prerouted Wires=0  Num CS=0
[04/09 20:16:32    173s] (I)      Layer 1 (V) : #blockages 1314 : #preroutes 0
[04/09 20:16:32    173s] (I)      Layer 2 (H) : #blockages 1544 : #preroutes 0
[04/09 20:16:33    173s] (I)      Layer 3 (V) : #blockages 2464 : #preroutes 0
[04/09 20:16:33    173s] (I)      Layer 4 (H) : #blockages 3544 : #preroutes 0
[04/09 20:16:33    173s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[04/09 20:16:33    173s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[04/09 20:16:33    173s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[04/09 20:16:33    174s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[04/09 20:16:33    174s] (I)      Layer 9 (V) : #blockages 25 : #preroutes 0
[04/09 20:16:33    174s] (I)      Number of ignored nets                =      0
[04/09 20:16:33    174s] (I)      Number of connected nets              =      0
[04/09 20:16:33    174s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[04/09 20:16:33    174s] (I)      Number of clock nets                  =      0.  Ignored: No
[04/09 20:16:33    174s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/09 20:16:33    174s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/09 20:16:33    174s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/09 20:16:33    174s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/09 20:16:33    174s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/09 20:16:33    174s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[04/09 20:16:33    174s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/09 20:16:33    174s] (I)      Ndr track 0 does not exist
[04/09 20:16:33    174s] (I)      ---------------------Grid Graph Info--------------------
[04/09 20:16:33    174s] (I)      Routing area        : (0, 0) - (1200096, 1200096)
[04/09 20:16:33    174s] (I)      Core area           : (310032, 310032) - (890064, 890064)
[04/09 20:16:33    174s] (I)      Site width          :   152  (dbu)
[04/09 20:16:33    174s] (I)      Row height          :  1672  (dbu)
[04/09 20:16:33    174s] (I)      GCell row height    :  1672  (dbu)
[04/09 20:16:33    174s] (I)      GCell width         :  1672  (dbu)
[04/09 20:16:33    174s] (I)      GCell height        :  1672  (dbu)
[04/09 20:16:33    174s] (I)      Grid                :   718   718    10
[04/09 20:16:33    174s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[04/09 20:16:33    174s] (I)      Vertical capacity   :     0  1672     0  1672     0  1672     0  1672     0  1672
[04/09 20:16:33    174s] (I)      Horizontal capacity :     0     0  1672     0  1672     0  1672     0  1672     0
[04/09 20:16:33    174s] (I)      Default wire width  :    50    56    56    56    56    56    56    56   160  2000
[04/09 20:16:33    174s] (I)      Default wire space  :    50    56    56    56    56    56    56    56    56  2000
[04/09 20:16:33    174s] (I)      Default wire pitch  :   100   112   112   112   112   112   112   112   216  4000
[04/09 20:16:33    174s] (I)      Default pitch size  :   100   152   152   152   152   152   152   152   228  4864
[04/09 20:16:33    174s] (I)      First track coord   :   104   104   104   104   104   104   104   104   332  4968
[04/09 20:16:33    174s] (I)      Num tracks per GCell: 16.72 11.00 11.00 11.00 11.00 11.00 11.00 11.00  7.33  0.34
[04/09 20:16:33    174s] (I)      Total num of tracks :  7895  7895  7895  7895  7895  7895  7895  7895  5262   246
[04/09 20:16:33    174s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[04/09 20:16:33    174s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[04/09 20:16:33    174s] (I)      --------------------------------------------------------
[04/09 20:16:33    174s] 
[04/09 20:16:33    174s] [NR-eGR] ============ Routing rule table ============
[04/09 20:16:33    174s] [NR-eGR] Rule id: 0  Nets: 259
[04/09 20:16:33    174s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[04/09 20:16:33    174s] (I)                    Layer    2    3    4    5    6    7    8    9    10 
[04/09 20:16:33    174s] (I)                    Pitch  152  152  152  152  152  152  152  228  4864 
[04/09 20:16:33    174s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1 
[04/09 20:16:33    174s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1 
[04/09 20:16:33    174s] [NR-eGR] ========================================
[04/09 20:16:33    174s] [NR-eGR] 
[04/09 20:16:33    174s] (I)      =============== Blocked Tracks ===============
[04/09 20:16:33    174s] (I)      +-------+---------+----------+---------------+
[04/09 20:16:33    174s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/09 20:16:33    174s] (I)      +-------+---------+----------+---------------+
[04/09 20:16:33    174s] (I)      |     1 |       0 |        0 |         0.00% |
[04/09 20:16:33    174s] (I)      |     2 | 5668610 |  1531460 |        27.02% |
[04/09 20:16:33    174s] (I)      |     3 | 5668610 |  1499291 |        26.45% |
[04/09 20:16:33    174s] (I)      |     4 | 5668610 |   354742 |         6.26% |
[04/09 20:16:33    174s] (I)      |     5 | 5668610 |   323805 |         5.71% |
[04/09 20:16:33    174s] (I)      |     6 | 5668610 |        0 |         0.00% |
[04/09 20:16:33    174s] (I)      |     7 | 5668610 |        0 |         0.00% |
[04/09 20:16:33    174s] (I)      |     8 | 5668610 |        0 |         0.00% |
[04/09 20:16:33    174s] (I)      |     9 | 3778116 |        0 |         0.00% |
[04/09 20:16:33    174s] (I)      |    10 |  176628 |     8790 |         4.98% |
[04/09 20:16:33    174s] (I)      +-------+---------+----------+---------------+
[04/09 20:16:33    174s] (I)      Finished Import and model ( CPU: 1.08 sec, Real: 1.08 sec, Curr Mem: 1971.49 MB )
[04/09 20:16:33    174s] (I)      Reset routing kernel
[04/09 20:16:33    174s] (I)      Started Global Routing ( Curr Mem: 1971.49 MB )
[04/09 20:16:33    174s] (I)      totalPins=1098  totalGlobalPin=1073 (97.72%)
[04/09 20:16:33    174s] (I)      total 2D Cap : 40011865 = (18995262 H, 21016603 V)
[04/09 20:16:33    174s] [NR-eGR] Layer group 1: route 259 net(s) in layer range [2, 10]
[04/09 20:16:33    174s] (I)      
[04/09 20:16:33    174s] (I)      ============  Phase 1a Route ============
[04/09 20:16:33    174s] (I)      Usage: 20588 = (8585 H, 12003 V) = (0.05% H, 0.06% V) = (1.435e+04um H, 2.007e+04um V)
[04/09 20:16:33    174s] (I)      
[04/09 20:16:33    174s] (I)      ============  Phase 1b Route ============
[04/09 20:16:33    174s] (I)      Usage: 20588 = (8585 H, 12003 V) = (0.05% H, 0.06% V) = (1.435e+04um H, 2.007e+04um V)
[04/09 20:16:33    174s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.442314e+04um
[04/09 20:16:33    174s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[04/09 20:16:33    174s] (I)      Congestion threshold : each 60.00, sum 90.00
[04/09 20:16:33    174s] (I)      
[04/09 20:16:33    174s] (I)      ============  Phase 1c Route ============
[04/09 20:16:33    174s] (I)      Usage: 20588 = (8585 H, 12003 V) = (0.05% H, 0.06% V) = (1.435e+04um H, 2.007e+04um V)
[04/09 20:16:33    174s] (I)      
[04/09 20:16:33    174s] (I)      ============  Phase 1d Route ============
[04/09 20:16:33    174s] (I)      Usage: 20588 = (8585 H, 12003 V) = (0.05% H, 0.06% V) = (1.435e+04um H, 2.007e+04um V)
[04/09 20:16:33    174s] (I)      
[04/09 20:16:33    174s] (I)      ============  Phase 1e Route ============
[04/09 20:16:33    174s] (I)      Usage: 20588 = (8585 H, 12003 V) = (0.05% H, 0.06% V) = (1.435e+04um H, 2.007e+04um V)
[04/09 20:16:33    174s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.442314e+04um
[04/09 20:16:33    174s] (I)      
[04/09 20:16:33    174s] (I)      ============  Phase 1l Route ============
[04/09 20:16:34    174s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[04/09 20:16:34    174s] (I)      Layer  2:    4163843      2548         0     1444619     4218247    (25.51%) 
[04/09 20:16:34    174s] (I)      Layer  3:    4182006      3037         2     1415656     4247210    (25.00%) 
[04/09 20:16:34    174s] (I)      Layer  4:    5337473      1526         0      280060     5382806    ( 4.95%) 
[04/09 20:16:34    174s] (I)      Layer  5:    5354606      1208         0      268389     5394477    ( 4.74%) 
[04/09 20:16:34    174s] (I)      Layer  6:    5660715      6425         0           0     5662866    ( 0.00%) 
[04/09 20:16:34    174s] (I)      Layer  7:    5660715      4353         0           0     5662866    ( 0.00%) 
[04/09 20:16:34    174s] (I)      Layer  8:    5660715      1971         0           0     5662866    ( 0.00%) 
[04/09 20:16:34    174s] (I)      Layer  9:    3772854       259         0           0     3775244    ( 0.00%) 
[04/09 20:16:34    174s] (I)      Layer 10:     167902         0         0      119161       57804    (67.34%) 
[04/09 20:16:34    174s] (I)      Total:      39960829     21327         2     3527884    40064385    ( 8.09%) 
[04/09 20:16:34    174s] (I)      
[04/09 20:16:34    174s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/09 20:16:34    174s] [NR-eGR]                        OverCon            
[04/09 20:16:34    174s] [NR-eGR]                         #Gcell     %Gcell
[04/09 20:16:34    174s] [NR-eGR]        Layer             (1-2)    OverCon
[04/09 20:16:34    174s] [NR-eGR] ----------------------------------------------
[04/09 20:16:34    174s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[04/09 20:16:34    174s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[04/09 20:16:34    174s] [NR-eGR]      M3 ( 3)         2( 0.00%)   ( 0.00%) 
[04/09 20:16:34    174s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[04/09 20:16:34    174s] [NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[04/09 20:16:34    174s] [NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[04/09 20:16:34    174s] [NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[04/09 20:16:34    174s] [NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[04/09 20:16:34    174s] [NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[04/09 20:16:34    174s] [NR-eGR]    MRDL (10)         0( 0.00%)   ( 0.00%) 
[04/09 20:16:34    174s] [NR-eGR] ----------------------------------------------
[04/09 20:16:34    174s] [NR-eGR]        Total         2( 0.00%)   ( 0.00%) 
[04/09 20:16:34    174s] [NR-eGR] 
[04/09 20:16:34    174s] (I)      Finished Global Routing ( CPU: 0.63 sec, Real: 0.62 sec, Curr Mem: 1995.23 MB )
[04/09 20:16:34    175s] (I)      total 2D Cap : 40020951 = (18998525 H, 21022426 V)
[04/09 20:16:34    175s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/09 20:16:34    175s] (I)      ============= Track Assignment ============
[04/09 20:16:34    175s] (I)      Started Track Assignment (1T) ( Curr Mem: 1995.23 MB )
[04/09 20:16:34    175s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[04/09 20:16:34    175s] (I)      Run Multi-thread track assignment
[04/09 20:16:35    175s] (I)      Finished Track Assignment (1T) ( CPU: 0.62 sec, Real: 0.62 sec, Curr Mem: 2000.64 MB )
[04/09 20:16:35    175s] (I)      Started Export ( Curr Mem: 2000.64 MB )
[04/09 20:16:35    175s] [NR-eGR]               Length (um)  Vias 
[04/09 20:16:35    175s] [NR-eGR] --------------------------------
[04/09 20:16:35    175s] [NR-eGR]  M1    (1H)             0  1074 
[04/09 20:16:35    175s] [NR-eGR]  M2    (2V)          3824  1442 
[04/09 20:16:35    175s] [NR-eGR]  M3    (3H)          4861   651 
[04/09 20:16:35    175s] [NR-eGR]  M4    (4V)          2375   320 
[04/09 20:16:35    175s] [NR-eGR]  M5    (5H)          1854   322 
[04/09 20:16:35    175s] [NR-eGR]  M6    (6V)         10686   262 
[04/09 20:16:35    175s] [NR-eGR]  M7    (7H)          7286   124 
[04/09 20:16:35    175s] [NR-eGR]  M8    (8V)          3270    17 
[04/09 20:16:35    175s] [NR-eGR]  M9    (9H)           436     0 
[04/09 20:16:35    175s] [NR-eGR]  MRDL  (10V)            0     0 
[04/09 20:16:35    175s] [NR-eGR] --------------------------------
[04/09 20:16:35    175s] [NR-eGR]        Total        34592  4212 
[04/09 20:16:35    175s] [NR-eGR] --------------------------------------------------------------------------
[04/09 20:16:35    175s] [NR-eGR] Total half perimeter of net bounding box: 28924um
[04/09 20:16:35    175s] [NR-eGR] Total length: 34592um, number of vias: 4212
[04/09 20:16:35    175s] [NR-eGR] --------------------------------------------------------------------------
[04/09 20:16:35    175s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[04/09 20:16:35    175s] [NR-eGR] --------------------------------------------------------------------------
[04/09 20:16:35    175s] (I)      Finished Export ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2000.64 MB )
[04/09 20:16:35    175s] [NR-eGR] Finished Early Global Route kernel ( CPU: 2.78 sec, Real: 2.79 sec, Curr Mem: 1948.64 MB )
[04/09 20:16:35    175s] (I)      =================================== Runtime Summary ====================================
[04/09 20:16:35    175s] (I)       Step                                         %     Start    Finish      Real       CPU 
[04/09 20:16:35    175s] (I)      ----------------------------------------------------------------------------------------
[04/09 20:16:35    175s] (I)       Early Global Route kernel              100.00%  0.00 sec  2.79 sec  2.79 sec  2.78 sec 
[04/09 20:16:35    175s] (I)       +-Import and model                      38.87%  0.04 sec  1.13 sec  1.08 sec  1.08 sec 
[04/09 20:16:35    175s] (I)       | +-Create place DB                      0.16%  0.04 sec  0.05 sec  0.00 sec  0.01 sec 
[04/09 20:16:35    175s] (I)       | | +-Import place data                  0.14%  0.04 sec  0.05 sec  0.00 sec  0.01 sec 
[04/09 20:16:35    175s] (I)       | | | +-Read instances and placement     0.05%  0.05 sec  0.05 sec  0.00 sec  0.00 sec 
[04/09 20:16:35    175s] (I)       | | | +-Read nets                        0.05%  0.05 sec  0.05 sec  0.00 sec  0.00 sec 
[04/09 20:16:35    175s] (I)       | +-Create route DB                     33.13%  0.05 sec  0.97 sec  0.92 sec  0.92 sec 
[04/09 20:16:35    175s] (I)       | | +-Import route data (1T)            33.07%  0.05 sec  0.97 sec  0.92 sec  0.92 sec 
[04/09 20:16:35    175s] (I)       | | | +-Read blockages ( Layer 2-10 )    0.22%  0.06 sec  0.06 sec  0.01 sec  0.00 sec 
[04/09 20:16:35    175s] (I)       | | | | +-Read routing blockages         0.00%  0.06 sec  0.06 sec  0.00 sec  0.00 sec 
[04/09 20:16:35    175s] (I)       | | | | +-Read instance blockages        0.07%  0.06 sec  0.06 sec  0.00 sec  0.00 sec 
[04/09 20:16:35    175s] (I)       | | | | +-Read PG blockages              0.01%  0.06 sec  0.06 sec  0.00 sec  0.00 sec 
[04/09 20:16:35    175s] (I)       | | | | +-Read clock blockages           0.00%  0.06 sec  0.06 sec  0.00 sec  0.00 sec 
[04/09 20:16:35    175s] (I)       | | | | +-Read other blockages           0.00%  0.06 sec  0.06 sec  0.00 sec  0.00 sec 
[04/09 20:16:35    175s] (I)       | | | | +-Read halo blockages            0.00%  0.06 sec  0.06 sec  0.00 sec  0.00 sec 
[04/09 20:16:35    175s] (I)       | | | | +-Read boundary cut boxes        0.00%  0.06 sec  0.06 sec  0.00 sec  0.00 sec 
[04/09 20:16:35    175s] (I)       | | | +-Read blackboxes                  0.00%  0.06 sec  0.06 sec  0.00 sec  0.00 sec 
[04/09 20:16:35    175s] (I)       | | | +-Read prerouted                   0.01%  0.06 sec  0.06 sec  0.00 sec  0.00 sec 
[04/09 20:16:35    175s] (I)       | | | +-Read unlegalized nets            0.00%  0.07 sec  0.07 sec  0.00 sec  0.00 sec 
[04/09 20:16:35    175s] (I)       | | | +-Read nets                        0.02%  0.07 sec  0.07 sec  0.00 sec  0.00 sec 
[04/09 20:16:35    175s] (I)       | | | +-Set up via pillars               0.00%  0.07 sec  0.07 sec  0.00 sec  0.00 sec 
[04/09 20:16:35    175s] (I)       | | | +-Initialize 3D grid graph         1.99%  0.07 sec  0.12 sec  0.06 sec  0.06 sec 
[04/09 20:16:35    175s] (I)       | | | +-Model blockage capacity         30.41%  0.12 sec  0.97 sec  0.85 sec  0.85 sec 
[04/09 20:16:35    175s] (I)       | | | | +-Initialize 3D capacity        29.06%  0.12 sec  0.93 sec  0.81 sec  0.81 sec 
[04/09 20:16:35    175s] (I)       | +-Read aux data                        0.00%  0.97 sec  0.97 sec  0.00 sec  0.00 sec 
[04/09 20:16:35    175s] (I)       | +-Others data preparation              0.17%  0.97 sec  0.98 sec  0.00 sec  0.00 sec 
[04/09 20:16:35    175s] (I)       | +-Create route kernel                  5.32%  0.98 sec  1.13 sec  0.15 sec  0.15 sec 
[04/09 20:16:35    175s] (I)       +-Global Routing                        22.38%  1.13 sec  1.75 sec  0.62 sec  0.63 sec 
[04/09 20:16:35    175s] (I)       | +-Initialization                       0.47%  1.13 sec  1.14 sec  0.01 sec  0.01 sec 
[04/09 20:16:35    175s] (I)       | +-Net group 1                         12.10%  1.14 sec  1.48 sec  0.34 sec  0.34 sec 
[04/09 20:16:35    175s] (I)       | | +-Generate topology                  0.09%  1.14 sec  1.15 sec  0.00 sec  0.01 sec 
[04/09 20:16:35    175s] (I)       | | +-Phase 1a                           1.28%  1.30 sec  1.33 sec  0.04 sec  0.04 sec 
[04/09 20:16:35    175s] (I)       | | | +-Pattern routing (1T)             0.56%  1.30 sec  1.31 sec  0.02 sec  0.02 sec 
[04/09 20:16:35    175s] (I)       | | | +-Add via demand to 2D             0.63%  1.31 sec  1.33 sec  0.02 sec  0.02 sec 
[04/09 20:16:35    175s] (I)       | | +-Phase 1b                           0.12%  1.33 sec  1.34 sec  0.00 sec  0.00 sec 
[04/09 20:16:35    175s] (I)       | | +-Phase 1c                           0.00%  1.34 sec  1.34 sec  0.00 sec  0.00 sec 
[04/09 20:16:35    175s] (I)       | | +-Phase 1d                           0.00%  1.34 sec  1.34 sec  0.00 sec  0.00 sec 
[04/09 20:16:35    175s] (I)       | | +-Phase 1e                           0.13%  1.34 sec  1.34 sec  0.00 sec  0.01 sec 
[04/09 20:16:35    175s] (I)       | | | +-Route legalization               0.00%  1.34 sec  1.34 sec  0.00 sec  0.00 sec 
[04/09 20:16:35    175s] (I)       | | +-Phase 1l                           4.83%  1.34 sec  1.48 sec  0.13 sec  0.13 sec 
[04/09 20:16:35    175s] (I)       | | | +-Layer assignment (1T)            1.44%  1.44 sec  1.48 sec  0.04 sec  0.04 sec 
[04/09 20:16:35    175s] (I)       | +-Clean cong LA                        0.00%  1.48 sec  1.48 sec  0.00 sec  0.00 sec 
[04/09 20:16:35    175s] (I)       +-Export 3D cong map                    13.72%  1.75 sec  2.13 sec  0.38 sec  0.38 sec 
[04/09 20:16:35    175s] (I)       | +-Export 2D cong map                   2.17%  2.07 sec  2.13 sec  0.06 sec  0.06 sec 
[04/09 20:16:35    175s] (I)       +-Extract Global 3D Wires                0.02%  2.14 sec  2.14 sec  0.00 sec  0.00 sec 
[04/09 20:16:35    175s] (I)       +-Track Assignment (1T)                 22.15%  2.14 sec  2.75 sec  0.62 sec  0.62 sec 
[04/09 20:16:35    175s] (I)       | +-Initialization                       0.01%  2.14 sec  2.14 sec  0.00 sec  0.00 sec 
[04/09 20:16:35    175s] (I)       | +-Track Assignment Kernel             22.06%  2.14 sec  2.75 sec  0.61 sec  0.61 sec 
[04/09 20:16:35    175s] (I)       | +-Free Memory                          0.00%  2.75 sec  2.75 sec  0.00 sec  0.00 sec 
[04/09 20:16:35    175s] (I)       +-Export                                 0.51%  2.75 sec  2.77 sec  0.01 sec  0.02 sec 
[04/09 20:16:35    175s] (I)       | +-Export DB wires                      0.14%  2.75 sec  2.76 sec  0.00 sec  0.01 sec 
[04/09 20:16:35    175s] (I)       | | +-Export all nets                    0.09%  2.75 sec  2.76 sec  0.00 sec  0.01 sec 
[04/09 20:16:35    175s] (I)       | | +-Set wire vias                      0.02%  2.76 sec  2.76 sec  0.00 sec  0.00 sec 
[04/09 20:16:35    175s] (I)       | +-Report wirelength                    0.26%  2.76 sec  2.77 sec  0.01 sec  0.00 sec 
[04/09 20:16:35    175s] (I)       | +-Update net boxes                     0.04%  2.77 sec  2.77 sec  0.00 sec  0.00 sec 
[04/09 20:16:35    175s] (I)       | +-Update timing                        0.00%  2.77 sec  2.77 sec  0.00 sec  0.00 sec 
[04/09 20:16:35    175s] (I)       +-Postprocess design                     0.54%  2.77 sec  2.78 sec  0.02 sec  0.01 sec 
[04/09 20:16:35    175s] (I)      ===================== Summary by functions =====================
[04/09 20:16:35    175s] (I)       Lv  Step                                 %      Real       CPU 
[04/09 20:16:35    175s] (I)      ----------------------------------------------------------------
[04/09 20:16:35    175s] (I)        0  Early Global Route kernel      100.00%  2.79 sec  2.78 sec 
[04/09 20:16:35    175s] (I)        1  Import and model                38.87%  1.08 sec  1.08 sec 
[04/09 20:16:35    175s] (I)        1  Global Routing                  22.38%  0.62 sec  0.63 sec 
[04/09 20:16:35    175s] (I)        1  Track Assignment (1T)           22.15%  0.62 sec  0.62 sec 
[04/09 20:16:35    175s] (I)        1  Export 3D cong map              13.72%  0.38 sec  0.38 sec 
[04/09 20:16:35    175s] (I)        1  Postprocess design               0.54%  0.02 sec  0.01 sec 
[04/09 20:16:35    175s] (I)        1  Export                           0.51%  0.01 sec  0.02 sec 
[04/09 20:16:35    175s] (I)        1  Extract Global 3D Wires          0.02%  0.00 sec  0.00 sec 
[04/09 20:16:35    175s] (I)        2  Create route DB                 33.13%  0.92 sec  0.92 sec 
[04/09 20:16:35    175s] (I)        2  Track Assignment Kernel         22.06%  0.61 sec  0.61 sec 
[04/09 20:16:35    175s] (I)        2  Net group 1                     12.10%  0.34 sec  0.34 sec 
[04/09 20:16:35    175s] (I)        2  Create route kernel              5.32%  0.15 sec  0.15 sec 
[04/09 20:16:35    175s] (I)        2  Export 2D cong map               2.17%  0.06 sec  0.06 sec 
[04/09 20:16:35    175s] (I)        2  Initialization                   0.48%  0.01 sec  0.01 sec 
[04/09 20:16:35    175s] (I)        2  Report wirelength                0.26%  0.01 sec  0.00 sec 
[04/09 20:16:35    175s] (I)        2  Others data preparation          0.17%  0.00 sec  0.00 sec 
[04/09 20:16:35    175s] (I)        2  Create place DB                  0.16%  0.00 sec  0.01 sec 
[04/09 20:16:35    175s] (I)        2  Export DB wires                  0.14%  0.00 sec  0.01 sec 
[04/09 20:16:35    175s] (I)        2  Update net boxes                 0.04%  0.00 sec  0.00 sec 
[04/09 20:16:35    175s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[04/09 20:16:35    175s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[04/09 20:16:35    175s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[04/09 20:16:35    175s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[04/09 20:16:35    175s] (I)        3  Import route data (1T)          33.07%  0.92 sec  0.92 sec 
[04/09 20:16:35    175s] (I)        3  Phase 1l                         4.83%  0.13 sec  0.13 sec 
[04/09 20:16:35    175s] (I)        3  Phase 1a                         1.28%  0.04 sec  0.04 sec 
[04/09 20:16:35    175s] (I)        3  Import place data                0.14%  0.00 sec  0.01 sec 
[04/09 20:16:35    175s] (I)        3  Phase 1e                         0.13%  0.00 sec  0.01 sec 
[04/09 20:16:35    175s] (I)        3  Phase 1b                         0.12%  0.00 sec  0.00 sec 
[04/09 20:16:35    175s] (I)        3  Generate topology                0.09%  0.00 sec  0.01 sec 
[04/09 20:16:35    175s] (I)        3  Export all nets                  0.09%  0.00 sec  0.01 sec 
[04/09 20:16:35    175s] (I)        3  Set wire vias                    0.02%  0.00 sec  0.00 sec 
[04/09 20:16:35    175s] (I)        3  Phase 1c                         0.00%  0.00 sec  0.00 sec 
[04/09 20:16:35    175s] (I)        3  Phase 1d                         0.00%  0.00 sec  0.00 sec 
[04/09 20:16:35    175s] (I)        4  Model blockage capacity         30.41%  0.85 sec  0.85 sec 
[04/09 20:16:35    175s] (I)        4  Initialize 3D grid graph         1.99%  0.06 sec  0.06 sec 
[04/09 20:16:35    175s] (I)        4  Layer assignment (1T)            1.44%  0.04 sec  0.04 sec 
[04/09 20:16:35    175s] (I)        4  Add via demand to 2D             0.63%  0.02 sec  0.02 sec 
[04/09 20:16:35    175s] (I)        4  Pattern routing (1T)             0.56%  0.02 sec  0.02 sec 
[04/09 20:16:35    175s] (I)        4  Read blockages ( Layer 2-10 )    0.22%  0.01 sec  0.00 sec 
[04/09 20:16:35    175s] (I)        4  Read nets                        0.08%  0.00 sec  0.00 sec 
[04/09 20:16:35    175s] (I)        4  Read instances and placement     0.05%  0.00 sec  0.00 sec 
[04/09 20:16:35    175s] (I)        4  Read prerouted                   0.01%  0.00 sec  0.00 sec 
[04/09 20:16:35    175s] (I)        4  Read unlegalized nets            0.00%  0.00 sec  0.00 sec 
[04/09 20:16:35    175s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[04/09 20:16:35    175s] (I)        4  Set up via pillars               0.00%  0.00 sec  0.00 sec 
[04/09 20:16:35    175s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[04/09 20:16:35    175s] (I)        5  Initialize 3D capacity          29.06%  0.81 sec  0.81 sec 
[04/09 20:16:35    175s] (I)        5  Read instance blockages          0.07%  0.00 sec  0.00 sec 
[04/09 20:16:35    175s] (I)        5  Read PG blockages                0.01%  0.00 sec  0.00 sec 
[04/09 20:16:35    175s] (I)        5  Read clock blockages             0.00%  0.00 sec  0.00 sec 
[04/09 20:16:35    175s] (I)        5  Read other blockages             0.00%  0.00 sec  0.00 sec 
[04/09 20:16:35    175s] (I)        5  Read halo blockages              0.00%  0.00 sec  0.00 sec 
[04/09 20:16:35    175s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[04/09 20:16:35    175s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[04/09 20:16:35    175s] Extraction called for design 'fifo1_sram' of instances=255 and nets=485 using extraction engine 'preRoute' .
[04/09 20:16:35    175s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/09 20:16:35    175s] Type 'man IMPEXT-3530' for more detail.
[04/09 20:16:35    175s] PreRoute RC Extraction called for design fifo1_sram.
[04/09 20:16:35    175s] RC Extraction called in multi-corner(2) mode.
[04/09 20:16:35    175s] RCMode: PreRoute
[04/09 20:16:35    175s]       RC Corner Indexes            0       1   
[04/09 20:16:35    175s] Capacitance Scaling Factor   : 1.00000 1.00000 
[04/09 20:16:35    175s] Resistance Scaling Factor    : 1.00000 1.00000 
[04/09 20:16:35    175s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[04/09 20:16:35    175s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[04/09 20:16:35    175s] Shrink Factor                : 1.00000
[04/09 20:16:35    175s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/09 20:16:35    175s] Using capacitance table file ...
[04/09 20:16:35    175s] 
[04/09 20:16:35    175s] Trim Metal Layers:
[04/09 20:16:35    175s] LayerId::1 widthSet size::4
[04/09 20:16:35    175s] LayerId::2 widthSet size::4
[04/09 20:16:35    175s] LayerId::3 widthSet size::4
[04/09 20:16:35    175s] LayerId::4 widthSet size::4
[04/09 20:16:35    175s] LayerId::5 widthSet size::4
[04/09 20:16:35    175s] LayerId::6 widthSet size::4
[04/09 20:16:35    175s] LayerId::7 widthSet size::4
[04/09 20:16:35    175s] LayerId::8 widthSet size::4
[04/09 20:16:35    175s] LayerId::9 widthSet size::4
[04/09 20:16:35    175s] LayerId::10 widthSet size::2
[04/09 20:16:35    175s] Updating RC grid for preRoute extraction ...
[04/09 20:16:35    175s] eee: pegSigSF::1.070000
[04/09 20:16:35    175s] Initializing multi-corner capacitance tables ... 
[04/09 20:16:35    176s] Initializing multi-corner resistance tables ...
[04/09 20:16:35    176s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/09 20:16:35    176s] eee: l::2 avDens::0.019742 usedTrk::228.722428 availTrk::11585.351179 sigTrk::228.722428
[04/09 20:16:35    176s] eee: l::3 avDens::0.026249 usedTrk::290.756221 availTrk::11076.916790 sigTrk::290.756221
[04/09 20:16:35    176s] eee: l::4 avDens::0.024811 usedTrk::142.017164 availTrk::5723.879960 sigTrk::142.017164
[04/09 20:16:35    176s] eee: l::5 avDens::0.013829 usedTrk::110.863576 availTrk::8016.721649 sigTrk::110.863576
[04/09 20:16:35    176s] eee: l::6 avDens::0.022875 usedTrk::639.134152 availTrk::27940.000000 sigTrk::639.134152
[04/09 20:16:35    176s] eee: l::7 avDens::0.016039 usedTrk::435.789234 availTrk::27170.000000 sigTrk::435.789234
[04/09 20:16:35    176s] eee: l::8 avDens::0.017430 usedTrk::195.560347 availTrk::11220.000000 sigTrk::195.560347
[04/09 20:16:35    176s] eee: l::9 avDens::0.474050 usedTrk::26.072728 availTrk::55.000000 sigTrk::26.072728
[04/09 20:16:35    176s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/09 20:16:35    176s] {RT cmax 0 10 10 {9 0} 1}
[04/09 20:16:35    176s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.604738 uaWl=1.000000 uaWlH=0.748913 aWlH=0.000000 lMod=0 pMax=0.929800 pMod=77 wcR=0.718100 newSi=0.001600 wHLS=1.795250 siPrev=0 viaL=0.000000
[04/09 20:16:35    176s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1948.641M)
[04/09 20:16:36    176s] Calculate delays in BcWc mode...
[04/09 20:16:36    176s] Topological Sorting (REAL = 0:00:00.0, MEM = 1968.5M, InitMEM = 1968.5M)
[04/09 20:16:36    176s] Start delay calculation (fullDC) (1 T). (MEM=1968.48)
[04/09 20:16:36    176s] Start AAE Lib Loading. (MEM=1979.99)
[04/09 20:16:36    176s] End AAE Lib Loading. (MEM=2008.61 CPU=0:00:00.2 Real=0:00:00.0)
[04/09 20:16:36    176s] End AAE Lib Interpolated Model. (MEM=2008.61 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/09 20:16:36    177s] Total number of fetched objects 471
[04/09 20:16:36    177s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[04/09 20:16:36    177s] End delay calculation. (MEM=2102 CPU=0:00:00.4 REAL=0:00:00.0)
[04/09 20:16:37    177s] End delay calculation (fullDC). (MEM=2055.84 CPU=0:00:01.2 REAL=0:00:01.0)
[04/09 20:16:37    177s] *** CDM Built up (cpu=0:00:04.7  real=0:00:05.0  mem= 2055.8M) ***
[04/09 20:16:58    182s] <CMD> man report_timing
[04/09 20:19:18    202s] <CMD> report_timing -rclk
[04/09 20:19:18    202s] **ERROR: (TCLCMD-981):	Unsupported extra argument '-rclk' in command 'report_timing'.

[04/09 20:19:30    205s] <CMD> man report_timing
[04/09 20:20:26    214s] <CMD> report_timing full_clock
[04/09 20:20:26    214s] **ERROR: (TCLCMD-981):	Unsupported extra argument 'full_clock' in command 'report_timing'.

[04/09 20:20:30    215s] <CMD> man report_timing
[04/09 20:20:55    217s] <CMD> report_timing -path_type full_clock
[04/09 20:23:04    244s] 
[04/09 20:23:04    244s] *** Memory Usage v#1 (Current mem = 2015.840M, initial mem = 390.141M) ***
[04/09 20:23:04    244s] 
[04/09 20:23:04    244s] *** Summary of all messages that are not suppressed in this session:
[04/09 20:23:04    244s] Severity  ID               Count  Summary                                  
[04/09 20:23:04    244s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[04/09 20:23:04    244s] WARNING   IMPFP-3961           8  The techSite '%s' has no related standar...
[04/09 20:23:04    244s] WARNING   IMPFP-4026           4  Adjusting core to '%s' to %f due to trac...
[04/09 20:23:04    244s] WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
[04/09 20:23:04    244s] ERROR     IMPSYT-6000          2  No Object Selected.                      
[04/09 20:23:04    244s] WARNING   IMPPP-543           28  Inconsistent cut size definition in VIAR...
[04/09 20:23:04    244s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[04/09 20:23:04    244s] WARNING   IMPSP-362            1  Site '%s' has %s std.Cell height, so ign...
[04/09 20:23:04    244s] WARNING   IMPSP-6008           1  There are no area I/O rows.              
[04/09 20:23:04    244s] WARNING   TA-976               1  Path groups asserted by the group_path c...
[04/09 20:23:04    244s] ERROR     TCLCMD-981           2  Unsupported extra argument '%s' in comma...
[04/09 20:23:04    244s] WARNING   TCLCMD-1083          1  '%s'                                     
[04/09 20:23:04    244s] WARNING   TECHLIB-302         38  No function defined for cell '%s'. The c...
[04/09 20:23:04    244s] WARNING   TECHLIB-1161        36  The library level attribute %s on line %...
[04/09 20:23:04    244s] WARNING   TECHLIB-1277        36  The %s '%s' has been defined for %s %s '...
[04/09 20:23:04    244s] *** Message Summary: 157 warning(s), 4 error(s)
[04/09 20:23:04    244s] 
[04/09 20:23:04    244s] --- Ending "Innovus" (totcpu=0:04:04, real=0:15:56, mem=2015.8M) ---
