<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <packageLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="myproject_prj" solutionName="solution1" date="2022-06-24T12:30:31.961+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'mux_42_32_1_1' is changed to 'mux_42_32_1_1_x' due to conflict." projectName="myproject_prj" solutionName="solution1" date="2022-06-24T12:30:31.233+0200" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'decision_function.1' to 'decision_function_1'." projectName="myproject_prj" solutionName="solution1" date="2022-06-24T12:30:27.967+0200" type="Warning"/>
      </synLog>
      <packageLog>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'myproject_axi_fpext_32ns_64_2_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="myproject_prj" solutionName="solution1" date="2022-06-24T12:31:27.365+0200" type="Warning"/>
      </packageLog>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
