<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/liupeice/Desktop/linux-on-litex-vexriscv/build/sipeed_tang_primer_20k/gateware/impl/gwsynthesis/project.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/home/liupeice/Desktop/linux-on-litex-vexriscv/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/home/liupeice/Desktop/linux-on-litex-vexriscv/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.sdc</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.9 Beta-4 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Nov  9 00:10:03 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>28142</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>14067</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>50</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>6</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>18</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk27</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>clk27 </td>
</tr>
<tr>
<td>PLL/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>10.417</td>
<td>96.000
<td>0.000</td>
<td>5.208</td>
<td>clk27_ibuf/I</td>
<td>clk27</td>
<td>PLL/CLKOUT </td>
</tr>
<tr>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>20.833</td>
<td>48.000
<td>0.000</td>
<td>10.417</td>
<td>PLL/CLKOUT</td>
<td>PLL/CLKOUT.default_gen_clk</td>
<td>CLKDIV/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk27</td>
<td>27.000(MHz)</td>
<td>216.964(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>PLL/CLKOUT.default_gen_clk</td>
<td>96.000(MHz)</td>
<td>2016.132(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
<td>48.000(MHz)</td>
<td>60.525(MHz)</td>
<td>14</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk27</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk27</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PLL/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PLL/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-2.445</td>
<td>gw2ddrphy_pause1_s0/Q</td>
<td>DQS_1/HOLD</td>
<td>clk27:[R]</td>
<td>PLL/CLKOUT.default_gen_clk:[F]</td>
<td>0.579</td>
<td>-0.485</td>
<td>2.986</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-1.284</td>
<td>gw2ddrphy_pause1_s0/Q</td>
<td>DQS/HOLD</td>
<td>clk27:[R]</td>
<td>PLL/CLKOUT.default_gen_clk:[F]</td>
<td>0.579</td>
<td>-0.485</td>
<td>1.826</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.765</td>
<td>gw2ddrphy_stop1_s0/Q</td>
<td>DHCEN/CE</td>
<td>clk27:[R]</td>
<td>PLL/CLKOUT.default_gen_clk:[F]</td>
<td>0.579</td>
<td>-0.168</td>
<td>1.291</td>
</tr>
<tr>
<td>4</td>
<td>4.311</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_0_s0/Q</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/CsrPlugin_pipelineLiberator_pcValids_1_s1/CE</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>20.833</td>
<td>0.000</td>
<td>16.487</td>
</tr>
<tr>
<td>5</td>
<td>4.570</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_0_s0/Q</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/CsrPlugin_pipelineLiberator_pcValids_2_s1/D</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>20.833</td>
<td>0.000</td>
<td>16.228</td>
</tr>
<tr>
<td>6</td>
<td>4.570</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_0_s0/Q</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/CsrPlugin_pipelineLiberator_pcValids_1_s1/D</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>20.833</td>
<td>0.000</td>
<td>16.228</td>
</tr>
<tr>
<td>7</td>
<td>4.584</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_0_s0/Q</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pcReg_28_s0/D</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>20.833</td>
<td>0.000</td>
<td>16.214</td>
</tr>
<tr>
<td>8</td>
<td>4.612</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_0_s0/Q</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pcReg_27_s0/D</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>20.833</td>
<td>0.000</td>
<td>16.186</td>
</tr>
<tr>
<td>9</td>
<td>4.769</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_0_s0/Q</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pcReg_30_s0/D</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>20.833</td>
<td>0.000</td>
<td>16.029</td>
</tr>
<tr>
<td>10</td>
<td>4.784</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_0_s0/Q</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pcReg_31_s0/D</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>20.833</td>
<td>0.000</td>
<td>16.014</td>
</tr>
<tr>
<td>11</td>
<td>4.890</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_0_s0/Q</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/CsrPlugin_pipelineLiberator_pcValids_2_s1/CE</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>20.833</td>
<td>0.000</td>
<td>15.908</td>
</tr>
<tr>
<td>12</td>
<td>4.890</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_0_s0/Q</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/CsrPlugin_pipelineLiberator_pcValids_0_s1/CE</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>20.833</td>
<td>0.000</td>
<td>15.908</td>
</tr>
<tr>
<td>13</td>
<td>4.947</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_0_s0/Q</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pcReg_25_s0/D</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>20.833</td>
<td>0.000</td>
<td>15.852</td>
</tr>
<tr>
<td>14</td>
<td>4.949</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_0_s0/Q</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_valid_s1/CE</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>20.833</td>
<td>0.000</td>
<td>15.850</td>
</tr>
<tr>
<td>15</td>
<td>4.949</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_0_s0/Q</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid_s1/CE</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>20.833</td>
<td>0.000</td>
<td>15.850</td>
</tr>
<tr>
<td>16</td>
<td>4.958</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_0_s0/Q</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_valid_s1/D</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>20.833</td>
<td>0.000</td>
<td>15.840</td>
</tr>
<tr>
<td>17</td>
<td>4.958</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_0_s0/Q</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid_s1/D</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>20.833</td>
<td>0.000</td>
<td>15.840</td>
</tr>
<tr>
<td>18</td>
<td>4.961</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_0_s0/Q</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_IBusCachedPlugin_injector_decodeInput_valid_s1/CE</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>20.833</td>
<td>0.000</td>
<td>15.837</td>
</tr>
<tr>
<td>19</td>
<td>5.022</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_0_s0/Q</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pcReg_18_s0/D</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>20.833</td>
<td>0.000</td>
<td>15.777</td>
</tr>
<tr>
<td>20</td>
<td>5.035</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_0_s0/Q</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/CsrPlugin_pipelineLiberator_pcValids_0_s1/D</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>20.833</td>
<td>0.000</td>
<td>15.764</td>
</tr>
<tr>
<td>21</td>
<td>5.035</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_0_s0/Q</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_IBusCachedPlugin_injector_decodeInput_valid_s1/D</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>20.833</td>
<td>0.000</td>
<td>15.764</td>
</tr>
<tr>
<td>22</td>
<td>5.068</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_0_s0/Q</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1_s1/CE</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>20.833</td>
<td>0.000</td>
<td>15.730</td>
</tr>
<tr>
<td>23</td>
<td>5.110</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_0_s0/Q</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pcReg_16_s0/D</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>20.833</td>
<td>0.000</td>
<td>15.688</td>
</tr>
<tr>
<td>24</td>
<td>5.126</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_0_s0/Q</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pcReg_15_s0/D</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>20.833</td>
<td>0.000</td>
<td>15.672</td>
</tr>
<tr>
<td>25</td>
<td>5.129</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_0_s0/Q</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pcReg_26_s0/D</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>20.833</td>
<td>0.000</td>
<td>15.669</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.201</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/dataCache_1/stageB_mmuRsp_physicalAddress_30_s0/Q</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/dataCache_1/ways_0_tags_ways_0_tags_0_0_s/DI[19]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
<tr>
<td>2</td>
<td>0.215</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/dataCache_1/stageB_mmuRsp_physicalAddress_24_s0/Q</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/dataCache_1/ways_0_tags_ways_0_tags_0_0_s/DI[13]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.464</td>
</tr>
<tr>
<td>3</td>
<td>0.216</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/dataCache_1/stageB_mmuRsp_physicalAddress_19_s0/Q</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/dataCache_1/ways_0_tags_ways_0_tags_0_0_s/DI[8]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.465</td>
</tr>
<tr>
<td>4</td>
<td>0.216</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/dataCache_1/stageB_mmuRsp_physicalAddress_23_s0/Q</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/dataCache_1/ways_0_tags_ways_0_tags_0_0_s/DI[12]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.465</td>
</tr>
<tr>
<td>5</td>
<td>0.216</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/dataCache_1/stageB_mmuRsp_physicalAddress_14_s0/Q</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/dataCache_1/ways_0_tags_ways_0_tags_0_0_s/DI[3]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.465</td>
</tr>
<tr>
<td>6</td>
<td>0.227</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/dataCache_1/stageB_mmuRsp_physicalAddress_31_s0/Q</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/dataCache_1/ways_0_tags_ways_0_tags_0_0_s/DI[20]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.476</td>
</tr>
<tr>
<td>7</td>
<td>0.317</td>
<td>soclinux_uart_tx_fifo_produce_3_s0/Q</td>
<td>storage_storage_0_0_s/WAD[3]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.329</td>
</tr>
<tr>
<td>8</td>
<td>0.318</td>
<td>leds_re_s0/Q</td>
<td>leds_mode_s0/CE</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.329</td>
</tr>
<tr>
<td>9</td>
<td>0.325</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/dataCache_1/stageB_mmuRsp_physicalAddress_25_s0/Q</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/dataCache_1/ways_0_tags_ways_0_tags_0_0_s/DI[14]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.574</td>
</tr>
<tr>
<td>10</td>
<td>0.326</td>
<td>soclinux_sdram_bankmachine4_produce_2_s0/Q</td>
<td>storage_6_storage_6_0_1_s/WAD[2]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.338</td>
</tr>
<tr>
<td>11</td>
<td>0.327</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/dataCache_1/stageB_mmuRsp_physicalAddress_17_s0/Q</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/dataCache_1/ways_0_tags_ways_0_tags_0_0_s/DI[6]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.576</td>
</tr>
<tr>
<td>12</td>
<td>0.327</td>
<td>soclinux_timer_update_value_re_s0/Q</td>
<td>soclinux_timer_value_status_0_s0/CE</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.338</td>
</tr>
<tr>
<td>13</td>
<td>0.327</td>
<td>soclinux_sdram_bankmachine4_produce_1_s2/Q</td>
<td>storage_6_storage_6_0_1_s/WAD[1]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.339</td>
</tr>
<tr>
<td>14</td>
<td>0.332</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_iBus_cmd_rValid_s5/Q</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_iBus_cmd_rData_fragment_address_8_s0/CE</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.343</td>
</tr>
<tr>
<td>15</td>
<td>0.332</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_iBus_cmd_rValid_s5/Q</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_iBus_cmd_rData_fragment_address_9_s0/CE</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.343</td>
</tr>
<tr>
<td>16</td>
<td>0.332</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_iBus_cmd_rValid_s5/Q</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_iBus_cmd_rData_fragment_address_10_s0/CE</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.343</td>
</tr>
<tr>
<td>17</td>
<td>0.332</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_iBus_cmd_rValid_s5/Q</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_iBus_cmd_rData_fragment_address_14_s0/CE</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.343</td>
</tr>
<tr>
<td>18</td>
<td>0.333</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/peripheralBridge_logic/io_input_cmd_rValid_s1/Q</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/peripheralBridge_logic/io_input_cmd_rData_fragment_mask_1_s0/CE</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.344</td>
</tr>
<tr>
<td>19</td>
<td>0.333</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/peripheralBridge_logic/io_input_cmd_rValid_s1/Q</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/peripheralBridge_logic/io_input_cmd_rData_fragment_address_6_s0/CE</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.344</td>
</tr>
<tr>
<td>20</td>
<td>0.333</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/iArbiter_bmb_cmd_rValid_s5/Q</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/iArbiter_bmb_cmd_rData_fragment_address_7_s0/CE</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.344</td>
</tr>
<tr>
<td>21</td>
<td>0.333</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/iArbiter_bmb_cmd_rValid_s5/Q</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/iArbiter_bmb_cmd_rData_fragment_address_16_s0/CE</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.344</td>
</tr>
<tr>
<td>22</td>
<td>0.334</td>
<td>DQS_1/RPOINT[2]</td>
<td>IDES4_MEM_15/RADDR[2]</td>
<td>PLL/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.334</td>
</tr>
<tr>
<td>23</td>
<td>0.334</td>
<td>DQS_1/RPOINT[1]</td>
<td>IDES4_MEM_15/RADDR[1]</td>
<td>PLL/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.334</td>
</tr>
<tr>
<td>24</td>
<td>0.334</td>
<td>DQS_1/RPOINT[0]</td>
<td>IDES4_MEM_15/RADDR[0]</td>
<td>PLL/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.334</td>
</tr>
<tr>
<td>25</td>
<td>0.334</td>
<td>DQS_1/RPOINT[2]</td>
<td>IDES4_MEM_14/RADDR[2]</td>
<td>PLL/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.334</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.096</td>
<td>gw2ddrphy_reset1_s0/Q</td>
<td>DFFP_3/PRESET</td>
<td>clk27:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>2.315</td>
<td>0.343</td>
<td>2.998</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-1.096</td>
<td>gw2ddrphy_reset1_s0/Q</td>
<td>DFFP_2/PRESET</td>
<td>clk27:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>2.315</td>
<td>0.343</td>
<td>2.998</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.416</td>
<td>gw2ddrphy_reset1_s0/Q</td>
<td>CLKDIV/RESETN</td>
<td>clk27:[R]</td>
<td>PLL/CLKOUT.default_gen_clk:[R]</td>
<td>1.157</td>
<td>-0.736</td>
<td>2.244</td>
</tr>
<tr>
<td>4</td>
<td>3.506</td>
<td>DFFP_3/Q</td>
<td>DQS_1/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/CLKOUT.default_gen_clk:[F]</td>
<td>5.208</td>
<td>-0.828</td>
<td>2.008</td>
</tr>
<tr>
<td>5</td>
<td>3.506</td>
<td>DFFP_3/Q</td>
<td>DQS/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/CLKOUT.default_gen_clk:[F]</td>
<td>5.208</td>
<td>-0.828</td>
<td>2.008</td>
</tr>
<tr>
<td>6</td>
<td>3.842</td>
<td>DFFP_3/Q</td>
<td>OSER4_24/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/CLKOUT.default_gen_clk:[F]</td>
<td>5.208</td>
<td>-0.828</td>
<td>2.008</td>
</tr>
<tr>
<td>7</td>
<td>3.842</td>
<td>DFFP_3/Q</td>
<td>OSER4_23/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/CLKOUT.default_gen_clk:[F]</td>
<td>5.208</td>
<td>-0.828</td>
<td>2.008</td>
</tr>
<tr>
<td>8</td>
<td>3.842</td>
<td>DFFP_3/Q</td>
<td>OSER4_22/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/CLKOUT.default_gen_clk:[F]</td>
<td>5.208</td>
<td>-0.828</td>
<td>2.008</td>
</tr>
<tr>
<td>9</td>
<td>3.842</td>
<td>DFFP_3/Q</td>
<td>OSER4_21/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/CLKOUT.default_gen_clk:[F]</td>
<td>5.208</td>
<td>-0.828</td>
<td>2.008</td>
</tr>
<tr>
<td>10</td>
<td>3.842</td>
<td>DFFP_3/Q</td>
<td>OSER4_20/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/CLKOUT.default_gen_clk:[F]</td>
<td>5.208</td>
<td>-0.828</td>
<td>2.008</td>
</tr>
<tr>
<td>11</td>
<td>3.842</td>
<td>DFFP_3/Q</td>
<td>OSER4_19/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/CLKOUT.default_gen_clk:[F]</td>
<td>5.208</td>
<td>-0.828</td>
<td>2.008</td>
</tr>
<tr>
<td>12</td>
<td>8.702</td>
<td>DFFP_3/Q</td>
<td>DQS_1/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/CLKOUT.default_gen_clk:[R]</td>
<td>10.417</td>
<td>-0.818</td>
<td>2.008</td>
</tr>
<tr>
<td>13</td>
<td>8.702</td>
<td>DFFP_3/Q</td>
<td>DQS/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/CLKOUT.default_gen_clk:[R]</td>
<td>10.417</td>
<td>-0.818</td>
<td>2.008</td>
</tr>
<tr>
<td>14</td>
<td>9.038</td>
<td>DFFP_3/Q</td>
<td>OSER4_24/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/CLKOUT.default_gen_clk:[R]</td>
<td>10.417</td>
<td>-0.818</td>
<td>2.008</td>
</tr>
<tr>
<td>15</td>
<td>9.038</td>
<td>DFFP_3/Q</td>
<td>OSER4_23/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/CLKOUT.default_gen_clk:[R]</td>
<td>10.417</td>
<td>-0.818</td>
<td>2.008</td>
</tr>
<tr>
<td>16</td>
<td>9.038</td>
<td>DFFP_3/Q</td>
<td>OSER4_22/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/CLKOUT.default_gen_clk:[R]</td>
<td>10.417</td>
<td>-0.818</td>
<td>2.008</td>
</tr>
<tr>
<td>17</td>
<td>9.038</td>
<td>DFFP_3/Q</td>
<td>OSER4_21/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/CLKOUT.default_gen_clk:[R]</td>
<td>10.417</td>
<td>-0.818</td>
<td>2.008</td>
</tr>
<tr>
<td>18</td>
<td>9.038</td>
<td>DFFP_3/Q</td>
<td>OSER4_20/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/CLKOUT.default_gen_clk:[R]</td>
<td>10.417</td>
<td>-0.818</td>
<td>2.008</td>
</tr>
<tr>
<td>19</td>
<td>18.327</td>
<td>DFFP_3/Q</td>
<td>DQS_1/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>20.833</td>
<td>0.000</td>
<td>2.008</td>
</tr>
<tr>
<td>20</td>
<td>18.327</td>
<td>DFFP_3/Q</td>
<td>DQS/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>20.833</td>
<td>0.000</td>
<td>2.008</td>
</tr>
<tr>
<td>21</td>
<td>18.672</td>
<td>DFFP_3/Q</td>
<td>OSER4_24/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>20.833</td>
<td>0.000</td>
<td>2.008</td>
</tr>
<tr>
<td>22</td>
<td>18.672</td>
<td>DFFP_3/Q</td>
<td>OSER4_23/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>20.833</td>
<td>0.000</td>
<td>2.008</td>
</tr>
<tr>
<td>23</td>
<td>18.672</td>
<td>DFFP_3/Q</td>
<td>OSER4_22/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>20.833</td>
<td>0.000</td>
<td>2.008</td>
</tr>
<tr>
<td>24</td>
<td>18.672</td>
<td>DFFP_3/Q</td>
<td>OSER4_21/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>20.833</td>
<td>0.000</td>
<td>2.008</td>
</tr>
<tr>
<td>25</td>
<td>18.672</td>
<td>DFFP_3/Q</td>
<td>OSER4_20/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>20.833</td>
<td>0.000</td>
<td>2.008</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.015</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_19/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.187</td>
<td>1.360</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.015</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_18/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.187</td>
<td>1.360</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.015</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_17/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.187</td>
<td>1.360</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.015</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_16/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.187</td>
<td>1.360</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.015</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_15/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.187</td>
<td>1.360</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.015</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_14/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.187</td>
<td>1.360</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-0.015</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_13/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.187</td>
<td>1.360</td>
</tr>
<tr>
<td>8</td>
<td>0.353</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_19/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.819</td>
<td>1.360</td>
</tr>
<tr>
<td>9</td>
<td>0.353</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_18/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.819</td>
<td>1.360</td>
</tr>
<tr>
<td>10</td>
<td>0.353</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_17/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.819</td>
<td>1.360</td>
</tr>
<tr>
<td>11</td>
<td>0.353</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_16/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.819</td>
<td>1.360</td>
</tr>
<tr>
<td>12</td>
<td>0.353</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_15/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.819</td>
<td>1.360</td>
</tr>
<tr>
<td>13</td>
<td>0.353</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_14/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.819</td>
<td>1.360</td>
</tr>
<tr>
<td>14</td>
<td>1.207</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_19/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.360</td>
</tr>
<tr>
<td>15</td>
<td>1.207</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_18/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.360</td>
</tr>
<tr>
<td>16</td>
<td>1.207</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_17/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.360</td>
</tr>
<tr>
<td>17</td>
<td>1.207</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_16/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.360</td>
</tr>
<tr>
<td>18</td>
<td>1.207</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_15/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.360</td>
</tr>
<tr>
<td>19</td>
<td>1.207</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_14/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.360</td>
</tr>
<tr>
<td>20</td>
<td>5.163</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_19/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/CLKOUT.default_gen_clk:[F]</td>
<td>-5.208</td>
<td>-1.219</td>
<td>1.360</td>
</tr>
<tr>
<td>21</td>
<td>5.163</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_18/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/CLKOUT.default_gen_clk:[F]</td>
<td>-5.208</td>
<td>-1.219</td>
<td>1.360</td>
</tr>
<tr>
<td>22</td>
<td>5.163</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_17/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/CLKOUT.default_gen_clk:[F]</td>
<td>-5.208</td>
<td>-1.219</td>
<td>1.360</td>
</tr>
<tr>
<td>23</td>
<td>5.163</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_16/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/CLKOUT.default_gen_clk:[F]</td>
<td>-5.208</td>
<td>-1.219</td>
<td>1.360</td>
</tr>
<tr>
<td>24</td>
<td>5.163</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_15/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/CLKOUT.default_gen_clk:[F]</td>
<td>-5.208</td>
<td>-1.219</td>
<td>1.360</td>
</tr>
<tr>
<td>25</td>
<td>5.163</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_14/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/CLKOUT.default_gen_clk:[F]</td>
<td>-5.208</td>
<td>-1.219</td>
<td>1.360</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>9.340</td>
<td>10.340</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
<td>DFFP_2</td>
</tr>
<tr>
<td>2</td>
<td>9.340</td>
<td>10.340</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
<td>builder_count_11_s0</td>
</tr>
<tr>
<td>3</td>
<td>9.340</td>
<td>10.340</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
<td>builder_count_3_s0</td>
</tr>
<tr>
<td>4</td>
<td>9.340</td>
<td>10.340</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
<td>soclinux_bus_errors_31_s0</td>
</tr>
<tr>
<td>5</td>
<td>9.340</td>
<td>10.340</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
<td>soclinux_bus_errors_29_s0</td>
</tr>
<tr>
<td>6</td>
<td>9.340</td>
<td>10.340</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
<td>soclinux_bus_errors_28_s0</td>
</tr>
<tr>
<td>7</td>
<td>9.340</td>
<td>10.340</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
<td>soclinux_rx_phase_29_s0</td>
</tr>
<tr>
<td>8</td>
<td>9.340</td>
<td>10.340</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
<td>gw2ddrphy_dq_i_bitslip_o_d0_1_s0</td>
</tr>
<tr>
<td>9</td>
<td>9.340</td>
<td>10.340</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
<td>gw2ddrphy_bitslip8_r_2_s0</td>
</tr>
<tr>
<td>10</td>
<td>9.340</td>
<td>10.340</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
<td>builder_soclinux_new_master_rdata_valid1_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.445</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>300.208</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>297.764</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw2ddrphy_pause1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DQS_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>296.296</td>
<td>296.296</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>296.296</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>296.296</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk27_ibuf/I</td>
</tr>
<tr>
<td>296.978</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOT27[A]</td>
<td>clk27_ibuf/O</td>
</tr>
<tr>
<td>297.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C12[1][A]</td>
<td>gw2ddrphy_pause1_s0/CLK</td>
</tr>
<tr>
<td>297.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R39C12[1][A]</td>
<td style=" font-weight:bold;">gw2ddrphy_pause1_s0/Q</td>
</tr>
<tr>
<td>297.615</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C12[3][A]</td>
<td>n21595_s0/I1</td>
</tr>
<tr>
<td>298.170</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C12[3][A]</td>
<td style=" background: #97FFFF;">n21595_s0/F</td>
</tr>
<tr>
<td>300.208</td>
<td>2.038</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C45</td>
<td style=" font-weight:bold;">DQS_1/HOLD</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>296.875</td>
<td>296.875</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>296.875</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>297.968</td>
<td>1.094</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>PLL/CLKOUT</td>
</tr>
<tr>
<td>297.968</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>298.154</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>298.286</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C45</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>298.251</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DQS_1</td>
</tr>
<tr>
<td>297.764</td>
<td>-0.487</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C45</td>
<td>DQS_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.485</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.579</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 18.584%; route: 2.199, 73.648%; tC2Q: 0.232, 7.768%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 58.604%; route: 0.131, 41.396%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.284</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>299.048</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>297.764</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw2ddrphy_pause1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DQS</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>296.296</td>
<td>296.296</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>296.296</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>296.296</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk27_ibuf/I</td>
</tr>
<tr>
<td>296.978</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOT27[A]</td>
<td>clk27_ibuf/O</td>
</tr>
<tr>
<td>297.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C12[1][A]</td>
<td>gw2ddrphy_pause1_s0/CLK</td>
</tr>
<tr>
<td>297.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R39C12[1][A]</td>
<td style=" font-weight:bold;">gw2ddrphy_pause1_s0/Q</td>
</tr>
<tr>
<td>297.615</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C12[3][B]</td>
<td>n21500_s0/I1</td>
</tr>
<tr>
<td>298.170</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C12[3][B]</td>
<td style=" background: #97FFFF;">n21500_s0/F</td>
</tr>
<tr>
<td>299.048</td>
<td>0.878</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C12</td>
<td style=" font-weight:bold;">DQS/HOLD</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>296.875</td>
<td>296.875</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>296.875</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>297.968</td>
<td>1.094</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>PLL/CLKOUT</td>
</tr>
<tr>
<td>297.968</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>298.154</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>298.286</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C12</td>
<td>DQS/FCLK</td>
</tr>
<tr>
<td>298.251</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DQS</td>
</tr>
<tr>
<td>297.764</td>
<td>-0.487</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C12</td>
<td>DQS</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.485</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.579</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 30.390%; route: 1.039, 56.906%; tC2Q: 0.232, 12.704%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 58.604%; route: 0.131, 41.396%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.765</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>298.513</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>297.747</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw2ddrphy_stop1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DHCEN</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>296.296</td>
<td>296.296</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>296.296</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>296.296</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk27_ibuf/I</td>
</tr>
<tr>
<td>296.978</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOT27[A]</td>
<td>clk27_ibuf/O</td>
</tr>
<tr>
<td>297.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C12[0][A]</td>
<td>gw2ddrphy_stop1_s0/CLK</td>
</tr>
<tr>
<td>297.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R38C12[0][A]</td>
<td style=" font-weight:bold;">gw2ddrphy_stop1_s0/Q</td>
</tr>
<tr>
<td>298.513</td>
<td>1.059</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>-</td>
<td style=" font-weight:bold;">DHCEN/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>296.875</td>
<td>296.875</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>296.875</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>297.968</td>
<td>1.094</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>PLL/CLKOUT</td>
</tr>
<tr>
<td>297.968</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>297.933</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DHCEN</td>
</tr>
<tr>
<td>297.747</td>
<td>-0.186</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>-</td>
<td>DHCEN</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.168</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.579</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.059, 82.025%; tC2Q: 0.232, 17.975%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.311</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.070</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.381</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/CsrPlugin_pipelineLiberator_pcValids_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C42[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_0_s0/CLK</td>
</tr>
<tr>
<td>0.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>38</td>
<td>R27C42[0][B]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_0_s0/Q</td>
</tr>
<tr>
<td>2.263</td>
<td>1.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[3][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_0_s0/I1</td>
</tr>
<tr>
<td>2.634</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[3][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_0_s0/F</td>
</tr>
<tr>
<td>3.047</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_0_s/I1</td>
</tr>
<tr>
<td>3.418</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_0_s/COUT</td>
</tr>
<tr>
<td>3.418</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_1_s/CIN</td>
</tr>
<tr>
<td>3.453</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_1_s/COUT</td>
</tr>
<tr>
<td>3.453</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_2_s/CIN</td>
</tr>
<tr>
<td>3.489</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_2_s/COUT</td>
</tr>
<tr>
<td>3.489</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_s/CIN</td>
</tr>
<tr>
<td>3.524</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_s/COUT</td>
</tr>
<tr>
<td>3.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_4_s/CIN</td>
</tr>
<tr>
<td>3.559</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_4_s/COUT</td>
</tr>
<tr>
<td>3.559</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_5_s/CIN</td>
</tr>
<tr>
<td>3.594</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_5_s/COUT</td>
</tr>
<tr>
<td>3.594</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_6_s/CIN</td>
</tr>
<tr>
<td>3.629</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_6_s/COUT</td>
</tr>
<tr>
<td>3.629</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_7_s/CIN</td>
</tr>
<tr>
<td>3.665</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_7_s/COUT</td>
</tr>
<tr>
<td>3.665</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_8_s/CIN</td>
</tr>
<tr>
<td>3.700</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_8_s/COUT</td>
</tr>
<tr>
<td>3.700</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_9_s/CIN</td>
</tr>
<tr>
<td>3.735</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_9_s/COUT</td>
</tr>
<tr>
<td>3.735</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_10_s/CIN</td>
</tr>
<tr>
<td>3.770</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_10_s/COUT</td>
</tr>
<tr>
<td>3.770</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_11_s/CIN</td>
</tr>
<tr>
<td>3.805</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_11_s/COUT</td>
</tr>
<tr>
<td>3.805</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_12_s/CIN</td>
</tr>
<tr>
<td>3.841</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_12_s/COUT</td>
</tr>
<tr>
<td>3.841</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_13_s/CIN</td>
</tr>
<tr>
<td>3.876</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_13_s/COUT</td>
</tr>
<tr>
<td>3.876</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_14_s/CIN</td>
</tr>
<tr>
<td>3.911</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_14_s/COUT</td>
</tr>
<tr>
<td>3.911</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_15_s/CIN</td>
</tr>
<tr>
<td>3.946</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_15_s/COUT</td>
</tr>
<tr>
<td>3.946</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_16_s/CIN</td>
</tr>
<tr>
<td>3.981</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_16_s/COUT</td>
</tr>
<tr>
<td>3.981</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_17_s/CIN</td>
</tr>
<tr>
<td>4.017</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_17_s/COUT</td>
</tr>
<tr>
<td>4.017</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_18_s/CIN</td>
</tr>
<tr>
<td>4.052</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_18_s/COUT</td>
</tr>
<tr>
<td>4.052</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_19_s/CIN</td>
</tr>
<tr>
<td>4.087</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_19_s/COUT</td>
</tr>
<tr>
<td>4.087</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_20_s/CIN</td>
</tr>
<tr>
<td>4.122</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_20_s/COUT</td>
</tr>
<tr>
<td>4.122</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_21_s/CIN</td>
</tr>
<tr>
<td>4.157</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_21_s/COUT</td>
</tr>
<tr>
<td>4.157</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_22_s/CIN</td>
</tr>
<tr>
<td>4.193</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_22_s/COUT</td>
</tr>
<tr>
<td>4.193</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_23_s/CIN</td>
</tr>
<tr>
<td>4.228</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_23_s/COUT</td>
</tr>
<tr>
<td>4.228</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_24_s/CIN</td>
</tr>
<tr>
<td>4.263</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_24_s/COUT</td>
</tr>
<tr>
<td>4.263</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_25_s/CIN</td>
</tr>
<tr>
<td>4.298</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_25_s/COUT</td>
</tr>
<tr>
<td>4.298</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_26_s/CIN</td>
</tr>
<tr>
<td>4.333</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_26_s/COUT</td>
</tr>
<tr>
<td>4.333</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_27_s/CIN</td>
</tr>
<tr>
<td>4.369</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_27_s/COUT</td>
</tr>
<tr>
<td>4.369</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_28_s/CIN</td>
</tr>
<tr>
<td>4.404</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_28_s/COUT</td>
</tr>
<tr>
<td>4.404</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_29_s/CIN</td>
</tr>
<tr>
<td>4.439</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_29_s/COUT</td>
</tr>
<tr>
<td>4.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C41[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_30_s/CIN</td>
</tr>
<tr>
<td>4.474</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C41[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_30_s/COUT</td>
</tr>
<tr>
<td>4.474</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_31_s/CIN</td>
</tr>
<tr>
<td>4.944</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C41[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_31_s/SUM</td>
</tr>
<tr>
<td>4.949</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/execute_SrcPlugin_addSub_31_s0/I0</td>
</tr>
<tr>
<td>5.504</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C41[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/execute_SrcPlugin_addSub_31_s0/F</td>
</tr>
<tr>
<td>6.210</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C42[3][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s9/I2</td>
</tr>
<tr>
<td>6.727</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C42[3][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s9/F</td>
</tr>
<tr>
<td>8.143</td>
<td>1.417</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C42[3][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s7/I3</td>
</tr>
<tr>
<td>8.596</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C42[3][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s7/F</td>
</tr>
<tr>
<td>9.264</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[3][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s6/I0</td>
</tr>
<tr>
<td>9.781</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R11C33[3][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s6/F</td>
</tr>
<tr>
<td>10.568</td>
<td>0.787</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/n17348_s1/I3</td>
</tr>
<tr>
<td>11.085</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R15C36[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/n17348_s1/F</td>
</tr>
<tr>
<td>12.209</td>
<td>1.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C34[3][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pc_30_s12/I3</td>
</tr>
<tr>
<td>12.662</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>69</td>
<td>R6C34[3][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pc_30_s12/F</td>
</tr>
<tr>
<td>15.884</td>
<td>3.223</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C39[3][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/CsrPlugin_pipelineLiberator_pcValids_1_s3/I2</td>
</tr>
<tr>
<td>16.346</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C39[3][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/CsrPlugin_pipelineLiberator_pcValids_1_s3/F</td>
</tr>
<tr>
<td>17.070</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C39[0][A]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/CsrPlugin_pipelineLiberator_pcValids_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>21.416</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C39[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/CsrPlugin_pipelineLiberator_pcValids_1_s1/CLK</td>
</tr>
<tr>
<td>21.381</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C39[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/CsrPlugin_pipelineLiberator_pcValids_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.742, 34.827%; route: 10.513, 63.766%; tC2Q: 0.232, 1.407%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.811</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.381</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/CsrPlugin_pipelineLiberator_pcValids_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C42[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_0_s0/CLK</td>
</tr>
<tr>
<td>0.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>38</td>
<td>R27C42[0][B]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_0_s0/Q</td>
</tr>
<tr>
<td>2.263</td>
<td>1.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[3][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_0_s0/I1</td>
</tr>
<tr>
<td>2.634</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[3][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_0_s0/F</td>
</tr>
<tr>
<td>3.047</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_0_s/I1</td>
</tr>
<tr>
<td>3.418</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_0_s/COUT</td>
</tr>
<tr>
<td>3.418</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_1_s/CIN</td>
</tr>
<tr>
<td>3.453</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_1_s/COUT</td>
</tr>
<tr>
<td>3.453</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_2_s/CIN</td>
</tr>
<tr>
<td>3.489</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_2_s/COUT</td>
</tr>
<tr>
<td>3.489</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_s/CIN</td>
</tr>
<tr>
<td>3.524</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_s/COUT</td>
</tr>
<tr>
<td>3.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_4_s/CIN</td>
</tr>
<tr>
<td>3.559</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_4_s/COUT</td>
</tr>
<tr>
<td>3.559</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_5_s/CIN</td>
</tr>
<tr>
<td>3.594</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_5_s/COUT</td>
</tr>
<tr>
<td>3.594</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_6_s/CIN</td>
</tr>
<tr>
<td>3.629</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_6_s/COUT</td>
</tr>
<tr>
<td>3.629</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_7_s/CIN</td>
</tr>
<tr>
<td>3.665</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_7_s/COUT</td>
</tr>
<tr>
<td>3.665</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_8_s/CIN</td>
</tr>
<tr>
<td>3.700</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_8_s/COUT</td>
</tr>
<tr>
<td>3.700</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_9_s/CIN</td>
</tr>
<tr>
<td>3.735</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_9_s/COUT</td>
</tr>
<tr>
<td>3.735</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_10_s/CIN</td>
</tr>
<tr>
<td>3.770</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_10_s/COUT</td>
</tr>
<tr>
<td>3.770</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_11_s/CIN</td>
</tr>
<tr>
<td>3.805</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_11_s/COUT</td>
</tr>
<tr>
<td>3.805</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_12_s/CIN</td>
</tr>
<tr>
<td>3.841</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_12_s/COUT</td>
</tr>
<tr>
<td>3.841</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_13_s/CIN</td>
</tr>
<tr>
<td>3.876</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_13_s/COUT</td>
</tr>
<tr>
<td>3.876</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_14_s/CIN</td>
</tr>
<tr>
<td>3.911</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_14_s/COUT</td>
</tr>
<tr>
<td>3.911</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_15_s/CIN</td>
</tr>
<tr>
<td>3.946</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_15_s/COUT</td>
</tr>
<tr>
<td>3.946</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_16_s/CIN</td>
</tr>
<tr>
<td>3.981</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_16_s/COUT</td>
</tr>
<tr>
<td>3.981</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_17_s/CIN</td>
</tr>
<tr>
<td>4.017</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_17_s/COUT</td>
</tr>
<tr>
<td>4.017</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_18_s/CIN</td>
</tr>
<tr>
<td>4.052</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_18_s/COUT</td>
</tr>
<tr>
<td>4.052</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_19_s/CIN</td>
</tr>
<tr>
<td>4.087</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_19_s/COUT</td>
</tr>
<tr>
<td>4.087</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_20_s/CIN</td>
</tr>
<tr>
<td>4.122</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_20_s/COUT</td>
</tr>
<tr>
<td>4.122</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_21_s/CIN</td>
</tr>
<tr>
<td>4.157</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_21_s/COUT</td>
</tr>
<tr>
<td>4.157</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_22_s/CIN</td>
</tr>
<tr>
<td>4.193</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_22_s/COUT</td>
</tr>
<tr>
<td>4.193</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_23_s/CIN</td>
</tr>
<tr>
<td>4.228</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_23_s/COUT</td>
</tr>
<tr>
<td>4.228</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_24_s/CIN</td>
</tr>
<tr>
<td>4.263</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_24_s/COUT</td>
</tr>
<tr>
<td>4.263</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_25_s/CIN</td>
</tr>
<tr>
<td>4.298</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_25_s/COUT</td>
</tr>
<tr>
<td>4.298</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_26_s/CIN</td>
</tr>
<tr>
<td>4.333</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_26_s/COUT</td>
</tr>
<tr>
<td>4.333</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_27_s/CIN</td>
</tr>
<tr>
<td>4.369</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_27_s/COUT</td>
</tr>
<tr>
<td>4.369</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_28_s/CIN</td>
</tr>
<tr>
<td>4.404</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_28_s/COUT</td>
</tr>
<tr>
<td>4.404</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_29_s/CIN</td>
</tr>
<tr>
<td>4.439</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_29_s/COUT</td>
</tr>
<tr>
<td>4.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C41[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_30_s/CIN</td>
</tr>
<tr>
<td>4.474</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C41[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_30_s/COUT</td>
</tr>
<tr>
<td>4.474</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_31_s/CIN</td>
</tr>
<tr>
<td>4.944</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C41[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_31_s/SUM</td>
</tr>
<tr>
<td>4.949</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/execute_SrcPlugin_addSub_31_s0/I0</td>
</tr>
<tr>
<td>5.504</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C41[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/execute_SrcPlugin_addSub_31_s0/F</td>
</tr>
<tr>
<td>6.210</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C42[3][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s9/I2</td>
</tr>
<tr>
<td>6.727</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C42[3][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s9/F</td>
</tr>
<tr>
<td>8.143</td>
<td>1.417</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C42[3][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s7/I3</td>
</tr>
<tr>
<td>8.596</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C42[3][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s7/F</td>
</tr>
<tr>
<td>9.264</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[3][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s6/I0</td>
</tr>
<tr>
<td>9.781</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R11C33[3][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s6/F</td>
</tr>
<tr>
<td>10.568</td>
<td>0.787</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/n17348_s1/I3</td>
</tr>
<tr>
<td>11.085</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R15C36[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/n17348_s1/F</td>
</tr>
<tr>
<td>12.209</td>
<td>1.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C34[3][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pc_30_s12/I3</td>
</tr>
<tr>
<td>12.662</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>69</td>
<td>R6C34[3][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pc_30_s12/F</td>
</tr>
<tr>
<td>15.884</td>
<td>3.223</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C39[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/n17775_s4/I3</td>
</tr>
<tr>
<td>16.346</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C39[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/n17775_s4/F</td>
</tr>
<tr>
<td>16.349</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C39[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/n17776_s2/I3</td>
</tr>
<tr>
<td>16.811</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C39[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/n17776_s2/F</td>
</tr>
<tr>
<td>16.811</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C39[1][A]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/CsrPlugin_pipelineLiberator_pcValids_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>21.416</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C39[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/CsrPlugin_pipelineLiberator_pcValids_2_s1/CLK</td>
</tr>
<tr>
<td>21.381</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C39[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/CsrPlugin_pipelineLiberator_pcValids_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.204, 38.229%; route: 9.792, 60.341%; tC2Q: 0.232, 1.430%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.811</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.381</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/CsrPlugin_pipelineLiberator_pcValids_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C42[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_0_s0/CLK</td>
</tr>
<tr>
<td>0.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>38</td>
<td>R27C42[0][B]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_0_s0/Q</td>
</tr>
<tr>
<td>2.263</td>
<td>1.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[3][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_0_s0/I1</td>
</tr>
<tr>
<td>2.634</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[3][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_0_s0/F</td>
</tr>
<tr>
<td>3.047</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_0_s/I1</td>
</tr>
<tr>
<td>3.418</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_0_s/COUT</td>
</tr>
<tr>
<td>3.418</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_1_s/CIN</td>
</tr>
<tr>
<td>3.453</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_1_s/COUT</td>
</tr>
<tr>
<td>3.453</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_2_s/CIN</td>
</tr>
<tr>
<td>3.489</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_2_s/COUT</td>
</tr>
<tr>
<td>3.489</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_s/CIN</td>
</tr>
<tr>
<td>3.524</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_s/COUT</td>
</tr>
<tr>
<td>3.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_4_s/CIN</td>
</tr>
<tr>
<td>3.559</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_4_s/COUT</td>
</tr>
<tr>
<td>3.559</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_5_s/CIN</td>
</tr>
<tr>
<td>3.594</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_5_s/COUT</td>
</tr>
<tr>
<td>3.594</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_6_s/CIN</td>
</tr>
<tr>
<td>3.629</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_6_s/COUT</td>
</tr>
<tr>
<td>3.629</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_7_s/CIN</td>
</tr>
<tr>
<td>3.665</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_7_s/COUT</td>
</tr>
<tr>
<td>3.665</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_8_s/CIN</td>
</tr>
<tr>
<td>3.700</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_8_s/COUT</td>
</tr>
<tr>
<td>3.700</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_9_s/CIN</td>
</tr>
<tr>
<td>3.735</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_9_s/COUT</td>
</tr>
<tr>
<td>3.735</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_10_s/CIN</td>
</tr>
<tr>
<td>3.770</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_10_s/COUT</td>
</tr>
<tr>
<td>3.770</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_11_s/CIN</td>
</tr>
<tr>
<td>3.805</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_11_s/COUT</td>
</tr>
<tr>
<td>3.805</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_12_s/CIN</td>
</tr>
<tr>
<td>3.841</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_12_s/COUT</td>
</tr>
<tr>
<td>3.841</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_13_s/CIN</td>
</tr>
<tr>
<td>3.876</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_13_s/COUT</td>
</tr>
<tr>
<td>3.876</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_14_s/CIN</td>
</tr>
<tr>
<td>3.911</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_14_s/COUT</td>
</tr>
<tr>
<td>3.911</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_15_s/CIN</td>
</tr>
<tr>
<td>3.946</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_15_s/COUT</td>
</tr>
<tr>
<td>3.946</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_16_s/CIN</td>
</tr>
<tr>
<td>3.981</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_16_s/COUT</td>
</tr>
<tr>
<td>3.981</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_17_s/CIN</td>
</tr>
<tr>
<td>4.017</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_17_s/COUT</td>
</tr>
<tr>
<td>4.017</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_18_s/CIN</td>
</tr>
<tr>
<td>4.052</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_18_s/COUT</td>
</tr>
<tr>
<td>4.052</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_19_s/CIN</td>
</tr>
<tr>
<td>4.087</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_19_s/COUT</td>
</tr>
<tr>
<td>4.087</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_20_s/CIN</td>
</tr>
<tr>
<td>4.122</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_20_s/COUT</td>
</tr>
<tr>
<td>4.122</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_21_s/CIN</td>
</tr>
<tr>
<td>4.157</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_21_s/COUT</td>
</tr>
<tr>
<td>4.157</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_22_s/CIN</td>
</tr>
<tr>
<td>4.193</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_22_s/COUT</td>
</tr>
<tr>
<td>4.193</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_23_s/CIN</td>
</tr>
<tr>
<td>4.228</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_23_s/COUT</td>
</tr>
<tr>
<td>4.228</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_24_s/CIN</td>
</tr>
<tr>
<td>4.263</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_24_s/COUT</td>
</tr>
<tr>
<td>4.263</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_25_s/CIN</td>
</tr>
<tr>
<td>4.298</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_25_s/COUT</td>
</tr>
<tr>
<td>4.298</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_26_s/CIN</td>
</tr>
<tr>
<td>4.333</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_26_s/COUT</td>
</tr>
<tr>
<td>4.333</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_27_s/CIN</td>
</tr>
<tr>
<td>4.369</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_27_s/COUT</td>
</tr>
<tr>
<td>4.369</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_28_s/CIN</td>
</tr>
<tr>
<td>4.404</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_28_s/COUT</td>
</tr>
<tr>
<td>4.404</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_29_s/CIN</td>
</tr>
<tr>
<td>4.439</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_29_s/COUT</td>
</tr>
<tr>
<td>4.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C41[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_30_s/CIN</td>
</tr>
<tr>
<td>4.474</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C41[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_30_s/COUT</td>
</tr>
<tr>
<td>4.474</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_31_s/CIN</td>
</tr>
<tr>
<td>4.944</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C41[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_31_s/SUM</td>
</tr>
<tr>
<td>4.949</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/execute_SrcPlugin_addSub_31_s0/I0</td>
</tr>
<tr>
<td>5.504</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C41[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/execute_SrcPlugin_addSub_31_s0/F</td>
</tr>
<tr>
<td>6.210</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C42[3][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s9/I2</td>
</tr>
<tr>
<td>6.727</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C42[3][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s9/F</td>
</tr>
<tr>
<td>8.143</td>
<td>1.417</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C42[3][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s7/I3</td>
</tr>
<tr>
<td>8.596</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C42[3][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s7/F</td>
</tr>
<tr>
<td>9.264</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[3][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s6/I0</td>
</tr>
<tr>
<td>9.781</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R11C33[3][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s6/F</td>
</tr>
<tr>
<td>10.568</td>
<td>0.787</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/n17348_s1/I3</td>
</tr>
<tr>
<td>11.085</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R15C36[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/n17348_s1/F</td>
</tr>
<tr>
<td>12.209</td>
<td>1.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C34[3][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pc_30_s12/I3</td>
</tr>
<tr>
<td>12.662</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>69</td>
<td>R6C34[3][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pc_30_s12/F</td>
</tr>
<tr>
<td>15.884</td>
<td>3.223</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C39[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/n17775_s4/I3</td>
</tr>
<tr>
<td>16.346</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C39[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/n17775_s4/F</td>
</tr>
<tr>
<td>16.349</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C39[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/n17775_s2/I3</td>
</tr>
<tr>
<td>16.811</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C39[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/n17775_s2/F</td>
</tr>
<tr>
<td>16.811</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C39[0][A]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/CsrPlugin_pipelineLiberator_pcValids_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>21.416</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C39[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/CsrPlugin_pipelineLiberator_pcValids_1_s1/CLK</td>
</tr>
<tr>
<td>21.381</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C39[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/CsrPlugin_pipelineLiberator_pcValids_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.204, 38.229%; route: 9.792, 60.341%; tC2Q: 0.232, 1.430%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.584</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.797</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.381</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pcReg_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C42[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_0_s0/CLK</td>
</tr>
<tr>
<td>0.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>38</td>
<td>R27C42[0][B]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_0_s0/Q</td>
</tr>
<tr>
<td>2.263</td>
<td>1.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[3][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_0_s0/I1</td>
</tr>
<tr>
<td>2.634</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[3][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_0_s0/F</td>
</tr>
<tr>
<td>3.047</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_0_s/I1</td>
</tr>
<tr>
<td>3.418</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_0_s/COUT</td>
</tr>
<tr>
<td>3.418</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_1_s/CIN</td>
</tr>
<tr>
<td>3.453</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_1_s/COUT</td>
</tr>
<tr>
<td>3.453</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_2_s/CIN</td>
</tr>
<tr>
<td>3.489</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_2_s/COUT</td>
</tr>
<tr>
<td>3.489</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_s/CIN</td>
</tr>
<tr>
<td>3.524</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_s/COUT</td>
</tr>
<tr>
<td>3.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_4_s/CIN</td>
</tr>
<tr>
<td>3.559</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_4_s/COUT</td>
</tr>
<tr>
<td>3.559</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_5_s/CIN</td>
</tr>
<tr>
<td>3.594</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_5_s/COUT</td>
</tr>
<tr>
<td>3.594</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_6_s/CIN</td>
</tr>
<tr>
<td>3.629</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_6_s/COUT</td>
</tr>
<tr>
<td>3.629</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_7_s/CIN</td>
</tr>
<tr>
<td>3.665</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_7_s/COUT</td>
</tr>
<tr>
<td>3.665</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_8_s/CIN</td>
</tr>
<tr>
<td>3.700</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_8_s/COUT</td>
</tr>
<tr>
<td>3.700</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_9_s/CIN</td>
</tr>
<tr>
<td>3.735</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_9_s/COUT</td>
</tr>
<tr>
<td>3.735</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_10_s/CIN</td>
</tr>
<tr>
<td>3.770</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_10_s/COUT</td>
</tr>
<tr>
<td>3.770</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_11_s/CIN</td>
</tr>
<tr>
<td>3.805</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_11_s/COUT</td>
</tr>
<tr>
<td>3.805</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_12_s/CIN</td>
</tr>
<tr>
<td>3.841</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_12_s/COUT</td>
</tr>
<tr>
<td>3.841</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_13_s/CIN</td>
</tr>
<tr>
<td>3.876</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_13_s/COUT</td>
</tr>
<tr>
<td>3.876</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_14_s/CIN</td>
</tr>
<tr>
<td>3.911</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_14_s/COUT</td>
</tr>
<tr>
<td>3.911</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_15_s/CIN</td>
</tr>
<tr>
<td>3.946</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_15_s/COUT</td>
</tr>
<tr>
<td>3.946</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_16_s/CIN</td>
</tr>
<tr>
<td>3.981</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_16_s/COUT</td>
</tr>
<tr>
<td>3.981</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_17_s/CIN</td>
</tr>
<tr>
<td>4.017</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_17_s/COUT</td>
</tr>
<tr>
<td>4.017</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_18_s/CIN</td>
</tr>
<tr>
<td>4.052</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_18_s/COUT</td>
</tr>
<tr>
<td>4.052</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_19_s/CIN</td>
</tr>
<tr>
<td>4.087</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_19_s/COUT</td>
</tr>
<tr>
<td>4.087</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_20_s/CIN</td>
</tr>
<tr>
<td>4.122</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_20_s/COUT</td>
</tr>
<tr>
<td>4.122</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_21_s/CIN</td>
</tr>
<tr>
<td>4.157</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_21_s/COUT</td>
</tr>
<tr>
<td>4.157</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_22_s/CIN</td>
</tr>
<tr>
<td>4.193</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_22_s/COUT</td>
</tr>
<tr>
<td>4.193</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_23_s/CIN</td>
</tr>
<tr>
<td>4.228</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_23_s/COUT</td>
</tr>
<tr>
<td>4.228</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_24_s/CIN</td>
</tr>
<tr>
<td>4.263</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_24_s/COUT</td>
</tr>
<tr>
<td>4.263</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_25_s/CIN</td>
</tr>
<tr>
<td>4.298</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_25_s/COUT</td>
</tr>
<tr>
<td>4.298</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_26_s/CIN</td>
</tr>
<tr>
<td>4.333</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_26_s/COUT</td>
</tr>
<tr>
<td>4.333</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_27_s/CIN</td>
</tr>
<tr>
<td>4.369</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_27_s/COUT</td>
</tr>
<tr>
<td>4.369</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_28_s/CIN</td>
</tr>
<tr>
<td>4.404</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_28_s/COUT</td>
</tr>
<tr>
<td>4.404</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_29_s/CIN</td>
</tr>
<tr>
<td>4.439</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_29_s/COUT</td>
</tr>
<tr>
<td>4.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C41[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_30_s/CIN</td>
</tr>
<tr>
<td>4.474</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C41[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_30_s/COUT</td>
</tr>
<tr>
<td>4.474</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_31_s/CIN</td>
</tr>
<tr>
<td>4.944</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C41[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_31_s/SUM</td>
</tr>
<tr>
<td>4.949</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/execute_SrcPlugin_addSub_31_s0/I0</td>
</tr>
<tr>
<td>5.504</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C41[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/execute_SrcPlugin_addSub_31_s0/F</td>
</tr>
<tr>
<td>6.210</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C42[3][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s9/I2</td>
</tr>
<tr>
<td>6.727</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C42[3][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s9/F</td>
</tr>
<tr>
<td>8.143</td>
<td>1.417</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C42[3][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s7/I3</td>
</tr>
<tr>
<td>8.596</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C42[3][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s7/F</td>
</tr>
<tr>
<td>9.264</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[3][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s6/I0</td>
</tr>
<tr>
<td>9.781</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R11C33[3][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s6/F</td>
</tr>
<tr>
<td>10.568</td>
<td>0.787</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/n17348_s1/I3</td>
</tr>
<tr>
<td>11.085</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R15C36[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/n17348_s1/F</td>
</tr>
<tr>
<td>12.209</td>
<td>1.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C34[3][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pc_30_s12/I3</td>
</tr>
<tr>
<td>12.662</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>69</td>
<td>R6C34[3][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pc_30_s12/F</td>
</tr>
<tr>
<td>15.095</td>
<td>2.434</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C45[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pc_28_s2/I3</td>
</tr>
<tr>
<td>15.650</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C45[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pc_28_s2/F</td>
</tr>
<tr>
<td>16.335</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C40[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pc_28_s0/I1</td>
</tr>
<tr>
<td>16.797</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C40[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pc_28_s0/F</td>
</tr>
<tr>
<td>16.797</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C40[0][B]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pcReg_28_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>21.416</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C40[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pcReg_28_s0/CLK</td>
</tr>
<tr>
<td>21.381</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C40[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pcReg_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.297, 38.837%; route: 9.685, 59.732%; tC2Q: 0.232, 1.431%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.612</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.769</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.381</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pcReg_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C42[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_0_s0/CLK</td>
</tr>
<tr>
<td>0.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>38</td>
<td>R27C42[0][B]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_0_s0/Q</td>
</tr>
<tr>
<td>2.263</td>
<td>1.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[3][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_0_s0/I1</td>
</tr>
<tr>
<td>2.634</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[3][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_0_s0/F</td>
</tr>
<tr>
<td>3.047</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_0_s/I1</td>
</tr>
<tr>
<td>3.418</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_0_s/COUT</td>
</tr>
<tr>
<td>3.418</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_1_s/CIN</td>
</tr>
<tr>
<td>3.453</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_1_s/COUT</td>
</tr>
<tr>
<td>3.453</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_2_s/CIN</td>
</tr>
<tr>
<td>3.489</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_2_s/COUT</td>
</tr>
<tr>
<td>3.489</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_s/CIN</td>
</tr>
<tr>
<td>3.524</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_s/COUT</td>
</tr>
<tr>
<td>3.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_4_s/CIN</td>
</tr>
<tr>
<td>3.559</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_4_s/COUT</td>
</tr>
<tr>
<td>3.559</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_5_s/CIN</td>
</tr>
<tr>
<td>3.594</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_5_s/COUT</td>
</tr>
<tr>
<td>3.594</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_6_s/CIN</td>
</tr>
<tr>
<td>3.629</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_6_s/COUT</td>
</tr>
<tr>
<td>3.629</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_7_s/CIN</td>
</tr>
<tr>
<td>3.665</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_7_s/COUT</td>
</tr>
<tr>
<td>3.665</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_8_s/CIN</td>
</tr>
<tr>
<td>3.700</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_8_s/COUT</td>
</tr>
<tr>
<td>3.700</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_9_s/CIN</td>
</tr>
<tr>
<td>3.735</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_9_s/COUT</td>
</tr>
<tr>
<td>3.735</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_10_s/CIN</td>
</tr>
<tr>
<td>3.770</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_10_s/COUT</td>
</tr>
<tr>
<td>3.770</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_11_s/CIN</td>
</tr>
<tr>
<td>3.805</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_11_s/COUT</td>
</tr>
<tr>
<td>3.805</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_12_s/CIN</td>
</tr>
<tr>
<td>3.841</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_12_s/COUT</td>
</tr>
<tr>
<td>3.841</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_13_s/CIN</td>
</tr>
<tr>
<td>3.876</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_13_s/COUT</td>
</tr>
<tr>
<td>3.876</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_14_s/CIN</td>
</tr>
<tr>
<td>3.911</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_14_s/COUT</td>
</tr>
<tr>
<td>3.911</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_15_s/CIN</td>
</tr>
<tr>
<td>3.946</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_15_s/COUT</td>
</tr>
<tr>
<td>3.946</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_16_s/CIN</td>
</tr>
<tr>
<td>3.981</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_16_s/COUT</td>
</tr>
<tr>
<td>3.981</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_17_s/CIN</td>
</tr>
<tr>
<td>4.017</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_17_s/COUT</td>
</tr>
<tr>
<td>4.017</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_18_s/CIN</td>
</tr>
<tr>
<td>4.052</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_18_s/COUT</td>
</tr>
<tr>
<td>4.052</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_19_s/CIN</td>
</tr>
<tr>
<td>4.087</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_19_s/COUT</td>
</tr>
<tr>
<td>4.087</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_20_s/CIN</td>
</tr>
<tr>
<td>4.122</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_20_s/COUT</td>
</tr>
<tr>
<td>4.122</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_21_s/CIN</td>
</tr>
<tr>
<td>4.157</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_21_s/COUT</td>
</tr>
<tr>
<td>4.157</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_22_s/CIN</td>
</tr>
<tr>
<td>4.193</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_22_s/COUT</td>
</tr>
<tr>
<td>4.193</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_23_s/CIN</td>
</tr>
<tr>
<td>4.228</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_23_s/COUT</td>
</tr>
<tr>
<td>4.228</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_24_s/CIN</td>
</tr>
<tr>
<td>4.263</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_24_s/COUT</td>
</tr>
<tr>
<td>4.263</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_25_s/CIN</td>
</tr>
<tr>
<td>4.298</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_25_s/COUT</td>
</tr>
<tr>
<td>4.298</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_26_s/CIN</td>
</tr>
<tr>
<td>4.333</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_26_s/COUT</td>
</tr>
<tr>
<td>4.333</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_27_s/CIN</td>
</tr>
<tr>
<td>4.369</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_27_s/COUT</td>
</tr>
<tr>
<td>4.369</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_28_s/CIN</td>
</tr>
<tr>
<td>4.404</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_28_s/COUT</td>
</tr>
<tr>
<td>4.404</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_29_s/CIN</td>
</tr>
<tr>
<td>4.439</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_29_s/COUT</td>
</tr>
<tr>
<td>4.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C41[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_30_s/CIN</td>
</tr>
<tr>
<td>4.474</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C41[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_30_s/COUT</td>
</tr>
<tr>
<td>4.474</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_31_s/CIN</td>
</tr>
<tr>
<td>4.944</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C41[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_31_s/SUM</td>
</tr>
<tr>
<td>4.949</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/execute_SrcPlugin_addSub_31_s0/I0</td>
</tr>
<tr>
<td>5.504</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C41[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/execute_SrcPlugin_addSub_31_s0/F</td>
</tr>
<tr>
<td>6.210</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C42[3][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s9/I2</td>
</tr>
<tr>
<td>6.727</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C42[3][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s9/F</td>
</tr>
<tr>
<td>8.143</td>
<td>1.417</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C42[3][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s7/I3</td>
</tr>
<tr>
<td>8.596</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C42[3][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s7/F</td>
</tr>
<tr>
<td>9.264</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[3][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s6/I0</td>
</tr>
<tr>
<td>9.781</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R11C33[3][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s6/F</td>
</tr>
<tr>
<td>10.568</td>
<td>0.787</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/n17348_s1/I3</td>
</tr>
<tr>
<td>11.085</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R15C36[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/n17348_s1/F</td>
</tr>
<tr>
<td>12.209</td>
<td>1.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C34[3][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pc_30_s12/I3</td>
</tr>
<tr>
<td>12.662</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>69</td>
<td>R6C34[3][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pc_30_s12/F</td>
</tr>
<tr>
<td>14.940</td>
<td>2.278</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C44[3][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pc_27_s2/I3</td>
</tr>
<tr>
<td>15.457</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C44[3][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pc_27_s2/F</td>
</tr>
<tr>
<td>16.307</td>
<td>0.850</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C38[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pc_27_s0/I1</td>
</tr>
<tr>
<td>16.769</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C38[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pc_27_s0/F</td>
</tr>
<tr>
<td>16.769</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C38[0][B]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pcReg_27_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>21.416</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C38[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pcReg_27_s0/CLK</td>
</tr>
<tr>
<td>21.381</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C38[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pcReg_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.259, 38.669%; route: 9.695, 59.898%; tC2Q: 0.232, 1.433%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.769</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.612</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.381</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pcReg_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C42[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_0_s0/CLK</td>
</tr>
<tr>
<td>0.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>38</td>
<td>R27C42[0][B]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_0_s0/Q</td>
</tr>
<tr>
<td>2.263</td>
<td>1.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[3][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_0_s0/I1</td>
</tr>
<tr>
<td>2.634</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[3][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_0_s0/F</td>
</tr>
<tr>
<td>3.047</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_0_s/I1</td>
</tr>
<tr>
<td>3.418</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_0_s/COUT</td>
</tr>
<tr>
<td>3.418</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_1_s/CIN</td>
</tr>
<tr>
<td>3.453</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_1_s/COUT</td>
</tr>
<tr>
<td>3.453</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_2_s/CIN</td>
</tr>
<tr>
<td>3.489</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_2_s/COUT</td>
</tr>
<tr>
<td>3.489</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_s/CIN</td>
</tr>
<tr>
<td>3.524</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_s/COUT</td>
</tr>
<tr>
<td>3.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_4_s/CIN</td>
</tr>
<tr>
<td>3.559</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_4_s/COUT</td>
</tr>
<tr>
<td>3.559</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_5_s/CIN</td>
</tr>
<tr>
<td>3.594</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_5_s/COUT</td>
</tr>
<tr>
<td>3.594</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_6_s/CIN</td>
</tr>
<tr>
<td>3.629</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_6_s/COUT</td>
</tr>
<tr>
<td>3.629</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_7_s/CIN</td>
</tr>
<tr>
<td>3.665</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_7_s/COUT</td>
</tr>
<tr>
<td>3.665</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_8_s/CIN</td>
</tr>
<tr>
<td>3.700</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_8_s/COUT</td>
</tr>
<tr>
<td>3.700</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_9_s/CIN</td>
</tr>
<tr>
<td>3.735</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_9_s/COUT</td>
</tr>
<tr>
<td>3.735</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_10_s/CIN</td>
</tr>
<tr>
<td>3.770</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_10_s/COUT</td>
</tr>
<tr>
<td>3.770</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_11_s/CIN</td>
</tr>
<tr>
<td>3.805</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_11_s/COUT</td>
</tr>
<tr>
<td>3.805</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_12_s/CIN</td>
</tr>
<tr>
<td>3.841</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_12_s/COUT</td>
</tr>
<tr>
<td>3.841</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_13_s/CIN</td>
</tr>
<tr>
<td>3.876</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_13_s/COUT</td>
</tr>
<tr>
<td>3.876</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_14_s/CIN</td>
</tr>
<tr>
<td>3.911</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_14_s/COUT</td>
</tr>
<tr>
<td>3.911</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_15_s/CIN</td>
</tr>
<tr>
<td>3.946</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_15_s/COUT</td>
</tr>
<tr>
<td>3.946</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_16_s/CIN</td>
</tr>
<tr>
<td>3.981</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_16_s/COUT</td>
</tr>
<tr>
<td>3.981</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_17_s/CIN</td>
</tr>
<tr>
<td>4.017</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_17_s/COUT</td>
</tr>
<tr>
<td>4.017</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_18_s/CIN</td>
</tr>
<tr>
<td>4.052</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_18_s/COUT</td>
</tr>
<tr>
<td>4.052</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_19_s/CIN</td>
</tr>
<tr>
<td>4.087</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_19_s/COUT</td>
</tr>
<tr>
<td>4.087</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_20_s/CIN</td>
</tr>
<tr>
<td>4.122</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_20_s/COUT</td>
</tr>
<tr>
<td>4.122</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_21_s/CIN</td>
</tr>
<tr>
<td>4.157</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_21_s/COUT</td>
</tr>
<tr>
<td>4.157</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_22_s/CIN</td>
</tr>
<tr>
<td>4.193</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_22_s/COUT</td>
</tr>
<tr>
<td>4.193</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_23_s/CIN</td>
</tr>
<tr>
<td>4.228</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_23_s/COUT</td>
</tr>
<tr>
<td>4.228</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_24_s/CIN</td>
</tr>
<tr>
<td>4.263</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_24_s/COUT</td>
</tr>
<tr>
<td>4.263</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_25_s/CIN</td>
</tr>
<tr>
<td>4.298</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_25_s/COUT</td>
</tr>
<tr>
<td>4.298</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_26_s/CIN</td>
</tr>
<tr>
<td>4.333</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_26_s/COUT</td>
</tr>
<tr>
<td>4.333</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_27_s/CIN</td>
</tr>
<tr>
<td>4.369</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_27_s/COUT</td>
</tr>
<tr>
<td>4.369</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_28_s/CIN</td>
</tr>
<tr>
<td>4.404</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_28_s/COUT</td>
</tr>
<tr>
<td>4.404</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_29_s/CIN</td>
</tr>
<tr>
<td>4.439</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_29_s/COUT</td>
</tr>
<tr>
<td>4.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C41[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_30_s/CIN</td>
</tr>
<tr>
<td>4.474</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C41[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_30_s/COUT</td>
</tr>
<tr>
<td>4.474</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_31_s/CIN</td>
</tr>
<tr>
<td>4.944</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C41[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_31_s/SUM</td>
</tr>
<tr>
<td>4.949</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/execute_SrcPlugin_addSub_31_s0/I0</td>
</tr>
<tr>
<td>5.504</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C41[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/execute_SrcPlugin_addSub_31_s0/F</td>
</tr>
<tr>
<td>6.210</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C42[3][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s9/I2</td>
</tr>
<tr>
<td>6.727</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C42[3][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s9/F</td>
</tr>
<tr>
<td>8.143</td>
<td>1.417</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C42[3][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s7/I3</td>
</tr>
<tr>
<td>8.596</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C42[3][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s7/F</td>
</tr>
<tr>
<td>9.264</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[3][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s6/I0</td>
</tr>
<tr>
<td>9.781</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R11C33[3][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s6/F</td>
</tr>
<tr>
<td>10.568</td>
<td>0.787</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/n17348_s1/I3</td>
</tr>
<tr>
<td>11.085</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R15C36[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/n17348_s1/F</td>
</tr>
<tr>
<td>12.463</td>
<td>1.378</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C31[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_IBusCachedPlugin_jump_pcLoad_payload_5_0_s14/I0</td>
</tr>
<tr>
<td>13.018</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R6C31[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_IBusCachedPlugin_jump_pcLoad_payload_5_0_s14/F</td>
</tr>
<tr>
<td>14.245</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C35[3][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pc_30_s3/I2</td>
</tr>
<tr>
<td>14.762</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C35[3][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pc_30_s3/F</td>
</tr>
<tr>
<td>16.042</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C40[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pc_30_s0/I2</td>
</tr>
<tr>
<td>16.612</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C40[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pc_30_s0/F</td>
</tr>
<tr>
<td>16.612</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C40[0][A]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pcReg_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>21.416</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C40[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pcReg_30_s0/CLK</td>
</tr>
<tr>
<td>21.381</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C40[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pcReg_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.469, 40.358%; route: 9.328, 58.194%; tC2Q: 0.232, 1.447%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.784</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.597</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.381</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pcReg_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C42[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_0_s0/CLK</td>
</tr>
<tr>
<td>0.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>38</td>
<td>R27C42[0][B]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_0_s0/Q</td>
</tr>
<tr>
<td>2.263</td>
<td>1.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[3][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_0_s0/I1</td>
</tr>
<tr>
<td>2.634</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[3][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_0_s0/F</td>
</tr>
<tr>
<td>3.047</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_0_s/I1</td>
</tr>
<tr>
<td>3.418</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_0_s/COUT</td>
</tr>
<tr>
<td>3.418</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_1_s/CIN</td>
</tr>
<tr>
<td>3.453</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_1_s/COUT</td>
</tr>
<tr>
<td>3.453</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_2_s/CIN</td>
</tr>
<tr>
<td>3.489</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_2_s/COUT</td>
</tr>
<tr>
<td>3.489</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_s/CIN</td>
</tr>
<tr>
<td>3.524</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_s/COUT</td>
</tr>
<tr>
<td>3.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_4_s/CIN</td>
</tr>
<tr>
<td>3.559</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_4_s/COUT</td>
</tr>
<tr>
<td>3.559</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_5_s/CIN</td>
</tr>
<tr>
<td>3.594</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_5_s/COUT</td>
</tr>
<tr>
<td>3.594</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_6_s/CIN</td>
</tr>
<tr>
<td>3.629</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_6_s/COUT</td>
</tr>
<tr>
<td>3.629</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_7_s/CIN</td>
</tr>
<tr>
<td>3.665</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_7_s/COUT</td>
</tr>
<tr>
<td>3.665</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_8_s/CIN</td>
</tr>
<tr>
<td>3.700</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_8_s/COUT</td>
</tr>
<tr>
<td>3.700</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_9_s/CIN</td>
</tr>
<tr>
<td>3.735</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_9_s/COUT</td>
</tr>
<tr>
<td>3.735</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_10_s/CIN</td>
</tr>
<tr>
<td>3.770</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_10_s/COUT</td>
</tr>
<tr>
<td>3.770</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_11_s/CIN</td>
</tr>
<tr>
<td>3.805</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_11_s/COUT</td>
</tr>
<tr>
<td>3.805</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_12_s/CIN</td>
</tr>
<tr>
<td>3.841</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_12_s/COUT</td>
</tr>
<tr>
<td>3.841</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_13_s/CIN</td>
</tr>
<tr>
<td>3.876</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_13_s/COUT</td>
</tr>
<tr>
<td>3.876</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_14_s/CIN</td>
</tr>
<tr>
<td>3.911</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_14_s/COUT</td>
</tr>
<tr>
<td>3.911</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_15_s/CIN</td>
</tr>
<tr>
<td>3.946</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_15_s/COUT</td>
</tr>
<tr>
<td>3.946</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_16_s/CIN</td>
</tr>
<tr>
<td>3.981</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_16_s/COUT</td>
</tr>
<tr>
<td>3.981</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_17_s/CIN</td>
</tr>
<tr>
<td>4.017</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_17_s/COUT</td>
</tr>
<tr>
<td>4.017</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_18_s/CIN</td>
</tr>
<tr>
<td>4.052</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_18_s/COUT</td>
</tr>
<tr>
<td>4.052</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_19_s/CIN</td>
</tr>
<tr>
<td>4.087</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_19_s/COUT</td>
</tr>
<tr>
<td>4.087</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_20_s/CIN</td>
</tr>
<tr>
<td>4.122</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_20_s/COUT</td>
</tr>
<tr>
<td>4.122</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_21_s/CIN</td>
</tr>
<tr>
<td>4.157</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_21_s/COUT</td>
</tr>
<tr>
<td>4.157</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_22_s/CIN</td>
</tr>
<tr>
<td>4.193</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_22_s/COUT</td>
</tr>
<tr>
<td>4.193</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_23_s/CIN</td>
</tr>
<tr>
<td>4.228</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_23_s/COUT</td>
</tr>
<tr>
<td>4.228</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_24_s/CIN</td>
</tr>
<tr>
<td>4.263</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_24_s/COUT</td>
</tr>
<tr>
<td>4.263</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_25_s/CIN</td>
</tr>
<tr>
<td>4.298</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_25_s/COUT</td>
</tr>
<tr>
<td>4.298</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_26_s/CIN</td>
</tr>
<tr>
<td>4.333</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_26_s/COUT</td>
</tr>
<tr>
<td>4.333</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_27_s/CIN</td>
</tr>
<tr>
<td>4.369</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_27_s/COUT</td>
</tr>
<tr>
<td>4.369</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_28_s/CIN</td>
</tr>
<tr>
<td>4.404</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_28_s/COUT</td>
</tr>
<tr>
<td>4.404</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_29_s/CIN</td>
</tr>
<tr>
<td>4.439</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_29_s/COUT</td>
</tr>
<tr>
<td>4.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C41[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_30_s/CIN</td>
</tr>
<tr>
<td>4.474</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C41[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_30_s/COUT</td>
</tr>
<tr>
<td>4.474</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_31_s/CIN</td>
</tr>
<tr>
<td>4.944</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C41[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_31_s/SUM</td>
</tr>
<tr>
<td>4.949</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/execute_SrcPlugin_addSub_31_s0/I0</td>
</tr>
<tr>
<td>5.504</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C41[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/execute_SrcPlugin_addSub_31_s0/F</td>
</tr>
<tr>
<td>6.210</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C42[3][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s9/I2</td>
</tr>
<tr>
<td>6.727</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C42[3][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s9/F</td>
</tr>
<tr>
<td>8.143</td>
<td>1.417</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C42[3][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s7/I3</td>
</tr>
<tr>
<td>8.596</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C42[3][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s7/F</td>
</tr>
<tr>
<td>9.264</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[3][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s6/I0</td>
</tr>
<tr>
<td>9.781</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R11C33[3][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s6/F</td>
</tr>
<tr>
<td>10.568</td>
<td>0.787</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/n17348_s1/I3</td>
</tr>
<tr>
<td>11.085</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R15C36[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/n17348_s1/F</td>
</tr>
<tr>
<td>12.209</td>
<td>1.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C34[3][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pc_30_s12/I3</td>
</tr>
<tr>
<td>12.662</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>69</td>
<td>R6C34[3][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pc_30_s12/F</td>
</tr>
<tr>
<td>14.697</td>
<td>2.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C42[3][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pc_31_s2/I3</td>
</tr>
<tr>
<td>15.252</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C42[3][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pc_31_s2/F</td>
</tr>
<tr>
<td>16.135</td>
<td>0.882</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C40[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pc_31_s0/I1</td>
</tr>
<tr>
<td>16.597</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C40[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pc_31_s0/F</td>
</tr>
<tr>
<td>16.597</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C40[1][A]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pcReg_31_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>21.416</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C40[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pcReg_31_s0/CLK</td>
</tr>
<tr>
<td>21.381</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C40[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pcReg_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.297, 39.322%; route: 9.485, 59.229%; tC2Q: 0.232, 1.449%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.890</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.491</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.381</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/CsrPlugin_pipelineLiberator_pcValids_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C42[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_0_s0/CLK</td>
</tr>
<tr>
<td>0.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>38</td>
<td>R27C42[0][B]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_0_s0/Q</td>
</tr>
<tr>
<td>2.263</td>
<td>1.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[3][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_0_s0/I1</td>
</tr>
<tr>
<td>2.634</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[3][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_0_s0/F</td>
</tr>
<tr>
<td>3.047</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_0_s/I1</td>
</tr>
<tr>
<td>3.418</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_0_s/COUT</td>
</tr>
<tr>
<td>3.418</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_1_s/CIN</td>
</tr>
<tr>
<td>3.453</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_1_s/COUT</td>
</tr>
<tr>
<td>3.453</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_2_s/CIN</td>
</tr>
<tr>
<td>3.489</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_2_s/COUT</td>
</tr>
<tr>
<td>3.489</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_s/CIN</td>
</tr>
<tr>
<td>3.524</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_s/COUT</td>
</tr>
<tr>
<td>3.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_4_s/CIN</td>
</tr>
<tr>
<td>3.559</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_4_s/COUT</td>
</tr>
<tr>
<td>3.559</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_5_s/CIN</td>
</tr>
<tr>
<td>3.594</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_5_s/COUT</td>
</tr>
<tr>
<td>3.594</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_6_s/CIN</td>
</tr>
<tr>
<td>3.629</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_6_s/COUT</td>
</tr>
<tr>
<td>3.629</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_7_s/CIN</td>
</tr>
<tr>
<td>3.665</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_7_s/COUT</td>
</tr>
<tr>
<td>3.665</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_8_s/CIN</td>
</tr>
<tr>
<td>3.700</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_8_s/COUT</td>
</tr>
<tr>
<td>3.700</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_9_s/CIN</td>
</tr>
<tr>
<td>3.735</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_9_s/COUT</td>
</tr>
<tr>
<td>3.735</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_10_s/CIN</td>
</tr>
<tr>
<td>3.770</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_10_s/COUT</td>
</tr>
<tr>
<td>3.770</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_11_s/CIN</td>
</tr>
<tr>
<td>3.805</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_11_s/COUT</td>
</tr>
<tr>
<td>3.805</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_12_s/CIN</td>
</tr>
<tr>
<td>3.841</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_12_s/COUT</td>
</tr>
<tr>
<td>3.841</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_13_s/CIN</td>
</tr>
<tr>
<td>3.876</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_13_s/COUT</td>
</tr>
<tr>
<td>3.876</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_14_s/CIN</td>
</tr>
<tr>
<td>3.911</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_14_s/COUT</td>
</tr>
<tr>
<td>3.911</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_15_s/CIN</td>
</tr>
<tr>
<td>3.946</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_15_s/COUT</td>
</tr>
<tr>
<td>3.946</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_16_s/CIN</td>
</tr>
<tr>
<td>3.981</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_16_s/COUT</td>
</tr>
<tr>
<td>3.981</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_17_s/CIN</td>
</tr>
<tr>
<td>4.017</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_17_s/COUT</td>
</tr>
<tr>
<td>4.017</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_18_s/CIN</td>
</tr>
<tr>
<td>4.052</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_18_s/COUT</td>
</tr>
<tr>
<td>4.052</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_19_s/CIN</td>
</tr>
<tr>
<td>4.087</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_19_s/COUT</td>
</tr>
<tr>
<td>4.087</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_20_s/CIN</td>
</tr>
<tr>
<td>4.122</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_20_s/COUT</td>
</tr>
<tr>
<td>4.122</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_21_s/CIN</td>
</tr>
<tr>
<td>4.157</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_21_s/COUT</td>
</tr>
<tr>
<td>4.157</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_22_s/CIN</td>
</tr>
<tr>
<td>4.193</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_22_s/COUT</td>
</tr>
<tr>
<td>4.193</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_23_s/CIN</td>
</tr>
<tr>
<td>4.228</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_23_s/COUT</td>
</tr>
<tr>
<td>4.228</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_24_s/CIN</td>
</tr>
<tr>
<td>4.263</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_24_s/COUT</td>
</tr>
<tr>
<td>4.263</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_25_s/CIN</td>
</tr>
<tr>
<td>4.298</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_25_s/COUT</td>
</tr>
<tr>
<td>4.298</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_26_s/CIN</td>
</tr>
<tr>
<td>4.333</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_26_s/COUT</td>
</tr>
<tr>
<td>4.333</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_27_s/CIN</td>
</tr>
<tr>
<td>4.369</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_27_s/COUT</td>
</tr>
<tr>
<td>4.369</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_28_s/CIN</td>
</tr>
<tr>
<td>4.404</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_28_s/COUT</td>
</tr>
<tr>
<td>4.404</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_29_s/CIN</td>
</tr>
<tr>
<td>4.439</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_29_s/COUT</td>
</tr>
<tr>
<td>4.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C41[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_30_s/CIN</td>
</tr>
<tr>
<td>4.474</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C41[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_30_s/COUT</td>
</tr>
<tr>
<td>4.474</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_31_s/CIN</td>
</tr>
<tr>
<td>4.944</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C41[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_31_s/SUM</td>
</tr>
<tr>
<td>4.949</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/execute_SrcPlugin_addSub_31_s0/I0</td>
</tr>
<tr>
<td>5.504</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C41[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/execute_SrcPlugin_addSub_31_s0/F</td>
</tr>
<tr>
<td>6.210</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C42[3][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s9/I2</td>
</tr>
<tr>
<td>6.727</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C42[3][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s9/F</td>
</tr>
<tr>
<td>8.143</td>
<td>1.417</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C42[3][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s7/I3</td>
</tr>
<tr>
<td>8.596</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C42[3][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s7/F</td>
</tr>
<tr>
<td>9.264</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[3][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s6/I0</td>
</tr>
<tr>
<td>9.781</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R11C33[3][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s6/F</td>
</tr>
<tr>
<td>10.568</td>
<td>0.787</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/n17348_s1/I3</td>
</tr>
<tr>
<td>11.085</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R15C36[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/n17348_s1/F</td>
</tr>
<tr>
<td>12.209</td>
<td>1.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C34[3][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pc_30_s12/I3</td>
</tr>
<tr>
<td>12.662</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>69</td>
<td>R6C34[3][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pc_30_s12/F</td>
</tr>
<tr>
<td>15.884</td>
<td>3.223</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C39[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/CsrPlugin_pipelineLiberator_pcValids_2_s3/I2</td>
</tr>
<tr>
<td>16.346</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C39[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/CsrPlugin_pipelineLiberator_pcValids_2_s3/F</td>
</tr>
<tr>
<td>16.491</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C39[1][A]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/CsrPlugin_pipelineLiberator_pcValids_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>21.416</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C39[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/CsrPlugin_pipelineLiberator_pcValids_2_s1/CLK</td>
</tr>
<tr>
<td>21.381</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C39[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/CsrPlugin_pipelineLiberator_pcValids_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.742, 36.095%; route: 9.934, 62.446%; tC2Q: 0.232, 1.458%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.890</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.491</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.381</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/CsrPlugin_pipelineLiberator_pcValids_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C42[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_0_s0/CLK</td>
</tr>
<tr>
<td>0.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>38</td>
<td>R27C42[0][B]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_0_s0/Q</td>
</tr>
<tr>
<td>2.263</td>
<td>1.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[3][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_0_s0/I1</td>
</tr>
<tr>
<td>2.634</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[3][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_0_s0/F</td>
</tr>
<tr>
<td>3.047</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_0_s/I1</td>
</tr>
<tr>
<td>3.418</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_0_s/COUT</td>
</tr>
<tr>
<td>3.418</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_1_s/CIN</td>
</tr>
<tr>
<td>3.453</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_1_s/COUT</td>
</tr>
<tr>
<td>3.453</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_2_s/CIN</td>
</tr>
<tr>
<td>3.489</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_2_s/COUT</td>
</tr>
<tr>
<td>3.489</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_s/CIN</td>
</tr>
<tr>
<td>3.524</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_s/COUT</td>
</tr>
<tr>
<td>3.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_4_s/CIN</td>
</tr>
<tr>
<td>3.559</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_4_s/COUT</td>
</tr>
<tr>
<td>3.559</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_5_s/CIN</td>
</tr>
<tr>
<td>3.594</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_5_s/COUT</td>
</tr>
<tr>
<td>3.594</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_6_s/CIN</td>
</tr>
<tr>
<td>3.629</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_6_s/COUT</td>
</tr>
<tr>
<td>3.629</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_7_s/CIN</td>
</tr>
<tr>
<td>3.665</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_7_s/COUT</td>
</tr>
<tr>
<td>3.665</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_8_s/CIN</td>
</tr>
<tr>
<td>3.700</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_8_s/COUT</td>
</tr>
<tr>
<td>3.700</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_9_s/CIN</td>
</tr>
<tr>
<td>3.735</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_9_s/COUT</td>
</tr>
<tr>
<td>3.735</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_10_s/CIN</td>
</tr>
<tr>
<td>3.770</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_10_s/COUT</td>
</tr>
<tr>
<td>3.770</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_11_s/CIN</td>
</tr>
<tr>
<td>3.805</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_11_s/COUT</td>
</tr>
<tr>
<td>3.805</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_12_s/CIN</td>
</tr>
<tr>
<td>3.841</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_12_s/COUT</td>
</tr>
<tr>
<td>3.841</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_13_s/CIN</td>
</tr>
<tr>
<td>3.876</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_13_s/COUT</td>
</tr>
<tr>
<td>3.876</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_14_s/CIN</td>
</tr>
<tr>
<td>3.911</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_14_s/COUT</td>
</tr>
<tr>
<td>3.911</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_15_s/CIN</td>
</tr>
<tr>
<td>3.946</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_15_s/COUT</td>
</tr>
<tr>
<td>3.946</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_16_s/CIN</td>
</tr>
<tr>
<td>3.981</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_16_s/COUT</td>
</tr>
<tr>
<td>3.981</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_17_s/CIN</td>
</tr>
<tr>
<td>4.017</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_17_s/COUT</td>
</tr>
<tr>
<td>4.017</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_18_s/CIN</td>
</tr>
<tr>
<td>4.052</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_18_s/COUT</td>
</tr>
<tr>
<td>4.052</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_19_s/CIN</td>
</tr>
<tr>
<td>4.087</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_19_s/COUT</td>
</tr>
<tr>
<td>4.087</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_20_s/CIN</td>
</tr>
<tr>
<td>4.122</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_20_s/COUT</td>
</tr>
<tr>
<td>4.122</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_21_s/CIN</td>
</tr>
<tr>
<td>4.157</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_21_s/COUT</td>
</tr>
<tr>
<td>4.157</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_22_s/CIN</td>
</tr>
<tr>
<td>4.193</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_22_s/COUT</td>
</tr>
<tr>
<td>4.193</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_23_s/CIN</td>
</tr>
<tr>
<td>4.228</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_23_s/COUT</td>
</tr>
<tr>
<td>4.228</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_24_s/CIN</td>
</tr>
<tr>
<td>4.263</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_24_s/COUT</td>
</tr>
<tr>
<td>4.263</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_25_s/CIN</td>
</tr>
<tr>
<td>4.298</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_25_s/COUT</td>
</tr>
<tr>
<td>4.298</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_26_s/CIN</td>
</tr>
<tr>
<td>4.333</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_26_s/COUT</td>
</tr>
<tr>
<td>4.333</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_27_s/CIN</td>
</tr>
<tr>
<td>4.369</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_27_s/COUT</td>
</tr>
<tr>
<td>4.369</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_28_s/CIN</td>
</tr>
<tr>
<td>4.404</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_28_s/COUT</td>
</tr>
<tr>
<td>4.404</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_29_s/CIN</td>
</tr>
<tr>
<td>4.439</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_29_s/COUT</td>
</tr>
<tr>
<td>4.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C41[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_30_s/CIN</td>
</tr>
<tr>
<td>4.474</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C41[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_30_s/COUT</td>
</tr>
<tr>
<td>4.474</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_31_s/CIN</td>
</tr>
<tr>
<td>4.944</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C41[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_31_s/SUM</td>
</tr>
<tr>
<td>4.949</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/execute_SrcPlugin_addSub_31_s0/I0</td>
</tr>
<tr>
<td>5.504</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C41[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/execute_SrcPlugin_addSub_31_s0/F</td>
</tr>
<tr>
<td>6.210</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C42[3][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s9/I2</td>
</tr>
<tr>
<td>6.727</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C42[3][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s9/F</td>
</tr>
<tr>
<td>8.143</td>
<td>1.417</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C42[3][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s7/I3</td>
</tr>
<tr>
<td>8.596</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C42[3][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s7/F</td>
</tr>
<tr>
<td>9.264</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[3][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s6/I0</td>
</tr>
<tr>
<td>9.781</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R11C33[3][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s6/F</td>
</tr>
<tr>
<td>10.568</td>
<td>0.787</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/n17348_s1/I3</td>
</tr>
<tr>
<td>11.085</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R15C36[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/n17348_s1/F</td>
</tr>
<tr>
<td>12.209</td>
<td>1.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C34[3][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pc_30_s12/I3</td>
</tr>
<tr>
<td>12.662</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>69</td>
<td>R6C34[3][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pc_30_s12/F</td>
</tr>
<tr>
<td>15.884</td>
<td>3.223</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C40[3][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/CsrPlugin_pipelineLiberator_pcValids_0_s3/I2</td>
</tr>
<tr>
<td>16.346</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C40[3][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/CsrPlugin_pipelineLiberator_pcValids_0_s3/F</td>
</tr>
<tr>
<td>16.491</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C40[2][A]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/CsrPlugin_pipelineLiberator_pcValids_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>21.416</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C40[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/CsrPlugin_pipelineLiberator_pcValids_0_s1/CLK</td>
</tr>
<tr>
<td>21.381</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C40[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/CsrPlugin_pipelineLiberator_pcValids_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.742, 36.095%; route: 9.934, 62.446%; tC2Q: 0.232, 1.458%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.947</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.434</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.381</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pcReg_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C42[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_0_s0/CLK</td>
</tr>
<tr>
<td>0.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>38</td>
<td>R27C42[0][B]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_0_s0/Q</td>
</tr>
<tr>
<td>2.263</td>
<td>1.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[3][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_0_s0/I1</td>
</tr>
<tr>
<td>2.634</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[3][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_0_s0/F</td>
</tr>
<tr>
<td>3.047</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_0_s/I1</td>
</tr>
<tr>
<td>3.418</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_0_s/COUT</td>
</tr>
<tr>
<td>3.418</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_1_s/CIN</td>
</tr>
<tr>
<td>3.453</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_1_s/COUT</td>
</tr>
<tr>
<td>3.453</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_2_s/CIN</td>
</tr>
<tr>
<td>3.489</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_2_s/COUT</td>
</tr>
<tr>
<td>3.489</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_s/CIN</td>
</tr>
<tr>
<td>3.524</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_s/COUT</td>
</tr>
<tr>
<td>3.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_4_s/CIN</td>
</tr>
<tr>
<td>3.559</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_4_s/COUT</td>
</tr>
<tr>
<td>3.559</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_5_s/CIN</td>
</tr>
<tr>
<td>3.594</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_5_s/COUT</td>
</tr>
<tr>
<td>3.594</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_6_s/CIN</td>
</tr>
<tr>
<td>3.629</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_6_s/COUT</td>
</tr>
<tr>
<td>3.629</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_7_s/CIN</td>
</tr>
<tr>
<td>3.665</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_7_s/COUT</td>
</tr>
<tr>
<td>3.665</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_8_s/CIN</td>
</tr>
<tr>
<td>3.700</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_8_s/COUT</td>
</tr>
<tr>
<td>3.700</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_9_s/CIN</td>
</tr>
<tr>
<td>3.735</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_9_s/COUT</td>
</tr>
<tr>
<td>3.735</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_10_s/CIN</td>
</tr>
<tr>
<td>3.770</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_10_s/COUT</td>
</tr>
<tr>
<td>3.770</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_11_s/CIN</td>
</tr>
<tr>
<td>3.805</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_11_s/COUT</td>
</tr>
<tr>
<td>3.805</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_12_s/CIN</td>
</tr>
<tr>
<td>3.841</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_12_s/COUT</td>
</tr>
<tr>
<td>3.841</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_13_s/CIN</td>
</tr>
<tr>
<td>3.876</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_13_s/COUT</td>
</tr>
<tr>
<td>3.876</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_14_s/CIN</td>
</tr>
<tr>
<td>3.911</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_14_s/COUT</td>
</tr>
<tr>
<td>3.911</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_15_s/CIN</td>
</tr>
<tr>
<td>3.946</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_15_s/COUT</td>
</tr>
<tr>
<td>3.946</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_16_s/CIN</td>
</tr>
<tr>
<td>3.981</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_16_s/COUT</td>
</tr>
<tr>
<td>3.981</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_17_s/CIN</td>
</tr>
<tr>
<td>4.017</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_17_s/COUT</td>
</tr>
<tr>
<td>4.017</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_18_s/CIN</td>
</tr>
<tr>
<td>4.052</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_18_s/COUT</td>
</tr>
<tr>
<td>4.052</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_19_s/CIN</td>
</tr>
<tr>
<td>4.087</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_19_s/COUT</td>
</tr>
<tr>
<td>4.087</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_20_s/CIN</td>
</tr>
<tr>
<td>4.122</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_20_s/COUT</td>
</tr>
<tr>
<td>4.122</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_21_s/CIN</td>
</tr>
<tr>
<td>4.157</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_21_s/COUT</td>
</tr>
<tr>
<td>4.157</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_22_s/CIN</td>
</tr>
<tr>
<td>4.193</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_22_s/COUT</td>
</tr>
<tr>
<td>4.193</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_23_s/CIN</td>
</tr>
<tr>
<td>4.228</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_23_s/COUT</td>
</tr>
<tr>
<td>4.228</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_24_s/CIN</td>
</tr>
<tr>
<td>4.263</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_24_s/COUT</td>
</tr>
<tr>
<td>4.263</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_25_s/CIN</td>
</tr>
<tr>
<td>4.298</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_25_s/COUT</td>
</tr>
<tr>
<td>4.298</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_26_s/CIN</td>
</tr>
<tr>
<td>4.333</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_26_s/COUT</td>
</tr>
<tr>
<td>4.333</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_27_s/CIN</td>
</tr>
<tr>
<td>4.369</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_27_s/COUT</td>
</tr>
<tr>
<td>4.369</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_28_s/CIN</td>
</tr>
<tr>
<td>4.404</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_28_s/COUT</td>
</tr>
<tr>
<td>4.404</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_29_s/CIN</td>
</tr>
<tr>
<td>4.439</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_29_s/COUT</td>
</tr>
<tr>
<td>4.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C41[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_30_s/CIN</td>
</tr>
<tr>
<td>4.474</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C41[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_30_s/COUT</td>
</tr>
<tr>
<td>4.474</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_31_s/CIN</td>
</tr>
<tr>
<td>4.944</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C41[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_31_s/SUM</td>
</tr>
<tr>
<td>4.949</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/execute_SrcPlugin_addSub_31_s0/I0</td>
</tr>
<tr>
<td>5.504</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C41[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/execute_SrcPlugin_addSub_31_s0/F</td>
</tr>
<tr>
<td>6.210</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C42[3][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s9/I2</td>
</tr>
<tr>
<td>6.727</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C42[3][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s9/F</td>
</tr>
<tr>
<td>8.143</td>
<td>1.417</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C42[3][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s7/I3</td>
</tr>
<tr>
<td>8.596</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C42[3][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s7/F</td>
</tr>
<tr>
<td>9.264</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[3][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s6/I0</td>
</tr>
<tr>
<td>9.781</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R11C33[3][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s6/F</td>
</tr>
<tr>
<td>10.568</td>
<td>0.787</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/n17348_s1/I3</td>
</tr>
<tr>
<td>11.085</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R15C36[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/n17348_s1/F</td>
</tr>
<tr>
<td>12.463</td>
<td>1.378</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C31[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_IBusCachedPlugin_jump_pcLoad_payload_5_0_s14/I0</td>
</tr>
<tr>
<td>13.018</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R6C31[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_IBusCachedPlugin_jump_pcLoad_payload_5_0_s14/F</td>
</tr>
<tr>
<td>14.245</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C35[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pc_25_s3/I2</td>
</tr>
<tr>
<td>14.800</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C35[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pc_25_s3/F</td>
</tr>
<tr>
<td>15.885</td>
<td>1.086</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C40[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pc_25_s0/I3</td>
</tr>
<tr>
<td>16.434</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C40[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pc_25_s0/F</td>
</tr>
<tr>
<td>16.434</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C40[2][A]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pcReg_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>21.416</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C40[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pcReg_25_s0/CLK</td>
</tr>
<tr>
<td>21.381</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C40[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pcReg_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.486, 40.917%; route: 9.134, 57.620%; tC2Q: 0.232, 1.464%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.949</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.432</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.381</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_valid_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C42[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_0_s0/CLK</td>
</tr>
<tr>
<td>0.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>38</td>
<td>R27C42[0][B]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_0_s0/Q</td>
</tr>
<tr>
<td>2.263</td>
<td>1.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[3][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_0_s0/I1</td>
</tr>
<tr>
<td>2.634</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[3][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_0_s0/F</td>
</tr>
<tr>
<td>3.047</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_0_s/I1</td>
</tr>
<tr>
<td>3.418</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_0_s/COUT</td>
</tr>
<tr>
<td>3.418</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_1_s/CIN</td>
</tr>
<tr>
<td>3.453</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_1_s/COUT</td>
</tr>
<tr>
<td>3.453</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_2_s/CIN</td>
</tr>
<tr>
<td>3.489</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_2_s/COUT</td>
</tr>
<tr>
<td>3.489</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_s/CIN</td>
</tr>
<tr>
<td>3.524</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_s/COUT</td>
</tr>
<tr>
<td>3.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_4_s/CIN</td>
</tr>
<tr>
<td>3.559</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_4_s/COUT</td>
</tr>
<tr>
<td>3.559</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_5_s/CIN</td>
</tr>
<tr>
<td>3.594</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_5_s/COUT</td>
</tr>
<tr>
<td>3.594</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_6_s/CIN</td>
</tr>
<tr>
<td>3.629</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_6_s/COUT</td>
</tr>
<tr>
<td>3.629</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_7_s/CIN</td>
</tr>
<tr>
<td>3.665</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_7_s/COUT</td>
</tr>
<tr>
<td>3.665</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_8_s/CIN</td>
</tr>
<tr>
<td>3.700</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_8_s/COUT</td>
</tr>
<tr>
<td>3.700</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_9_s/CIN</td>
</tr>
<tr>
<td>3.735</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_9_s/COUT</td>
</tr>
<tr>
<td>3.735</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_10_s/CIN</td>
</tr>
<tr>
<td>3.770</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_10_s/COUT</td>
</tr>
<tr>
<td>3.770</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_11_s/CIN</td>
</tr>
<tr>
<td>3.805</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_11_s/COUT</td>
</tr>
<tr>
<td>3.805</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_12_s/CIN</td>
</tr>
<tr>
<td>3.841</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_12_s/COUT</td>
</tr>
<tr>
<td>3.841</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_13_s/CIN</td>
</tr>
<tr>
<td>3.876</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_13_s/COUT</td>
</tr>
<tr>
<td>3.876</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_14_s/CIN</td>
</tr>
<tr>
<td>3.911</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_14_s/COUT</td>
</tr>
<tr>
<td>3.911</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_15_s/CIN</td>
</tr>
<tr>
<td>3.946</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_15_s/COUT</td>
</tr>
<tr>
<td>3.946</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_16_s/CIN</td>
</tr>
<tr>
<td>3.981</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_16_s/COUT</td>
</tr>
<tr>
<td>3.981</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_17_s/CIN</td>
</tr>
<tr>
<td>4.017</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_17_s/COUT</td>
</tr>
<tr>
<td>4.017</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_18_s/CIN</td>
</tr>
<tr>
<td>4.052</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_18_s/COUT</td>
</tr>
<tr>
<td>4.052</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_19_s/CIN</td>
</tr>
<tr>
<td>4.087</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_19_s/COUT</td>
</tr>
<tr>
<td>4.087</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_20_s/CIN</td>
</tr>
<tr>
<td>4.122</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_20_s/COUT</td>
</tr>
<tr>
<td>4.122</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_21_s/CIN</td>
</tr>
<tr>
<td>4.157</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_21_s/COUT</td>
</tr>
<tr>
<td>4.157</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_22_s/CIN</td>
</tr>
<tr>
<td>4.193</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_22_s/COUT</td>
</tr>
<tr>
<td>4.193</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_23_s/CIN</td>
</tr>
<tr>
<td>4.228</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_23_s/COUT</td>
</tr>
<tr>
<td>4.228</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_24_s/CIN</td>
</tr>
<tr>
<td>4.263</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_24_s/COUT</td>
</tr>
<tr>
<td>4.263</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_25_s/CIN</td>
</tr>
<tr>
<td>4.298</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_25_s/COUT</td>
</tr>
<tr>
<td>4.298</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_26_s/CIN</td>
</tr>
<tr>
<td>4.333</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_26_s/COUT</td>
</tr>
<tr>
<td>4.333</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_27_s/CIN</td>
</tr>
<tr>
<td>4.369</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_27_s/COUT</td>
</tr>
<tr>
<td>4.369</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_28_s/CIN</td>
</tr>
<tr>
<td>4.404</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_28_s/COUT</td>
</tr>
<tr>
<td>4.404</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_29_s/CIN</td>
</tr>
<tr>
<td>4.439</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_29_s/COUT</td>
</tr>
<tr>
<td>4.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C41[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_30_s/CIN</td>
</tr>
<tr>
<td>4.474</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C41[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_30_s/COUT</td>
</tr>
<tr>
<td>4.474</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_31_s/CIN</td>
</tr>
<tr>
<td>4.944</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C41[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_31_s/SUM</td>
</tr>
<tr>
<td>4.949</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/execute_SrcPlugin_addSub_31_s0/I0</td>
</tr>
<tr>
<td>5.504</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C41[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/execute_SrcPlugin_addSub_31_s0/F</td>
</tr>
<tr>
<td>6.210</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C42[3][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s9/I2</td>
</tr>
<tr>
<td>6.727</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C42[3][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s9/F</td>
</tr>
<tr>
<td>8.143</td>
<td>1.417</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C42[3][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s7/I3</td>
</tr>
<tr>
<td>8.596</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C42[3][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s7/F</td>
</tr>
<tr>
<td>9.264</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[3][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s6/I0</td>
</tr>
<tr>
<td>9.781</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R11C33[3][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s6/F</td>
</tr>
<tr>
<td>10.568</td>
<td>0.787</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/n17348_s1/I3</td>
</tr>
<tr>
<td>11.085</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R15C36[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/n17348_s1/F</td>
</tr>
<tr>
<td>12.209</td>
<td>1.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C34[3][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pc_30_s12/I3</td>
</tr>
<tr>
<td>12.662</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>69</td>
<td>R6C34[3][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pc_30_s12/F</td>
</tr>
<tr>
<td>15.961</td>
<td>3.299</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C47[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid_s3/I2</td>
</tr>
<tr>
<td>16.288</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R23C47[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid_s3/F</td>
</tr>
<tr>
<td>16.432</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C47[0][A]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_valid_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>21.416</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C47[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_valid_s1/CLK</td>
</tr>
<tr>
<td>21.381</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C47[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_valid_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.607, 35.376%; route: 10.011, 63.160%; tC2Q: 0.232, 1.464%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.949</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.432</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.381</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C42[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_0_s0/CLK</td>
</tr>
<tr>
<td>0.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>38</td>
<td>R27C42[0][B]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_0_s0/Q</td>
</tr>
<tr>
<td>2.263</td>
<td>1.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[3][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_0_s0/I1</td>
</tr>
<tr>
<td>2.634</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[3][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_0_s0/F</td>
</tr>
<tr>
<td>3.047</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_0_s/I1</td>
</tr>
<tr>
<td>3.418</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_0_s/COUT</td>
</tr>
<tr>
<td>3.418</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_1_s/CIN</td>
</tr>
<tr>
<td>3.453</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_1_s/COUT</td>
</tr>
<tr>
<td>3.453</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_2_s/CIN</td>
</tr>
<tr>
<td>3.489</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_2_s/COUT</td>
</tr>
<tr>
<td>3.489</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_s/CIN</td>
</tr>
<tr>
<td>3.524</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_s/COUT</td>
</tr>
<tr>
<td>3.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_4_s/CIN</td>
</tr>
<tr>
<td>3.559</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_4_s/COUT</td>
</tr>
<tr>
<td>3.559</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_5_s/CIN</td>
</tr>
<tr>
<td>3.594</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_5_s/COUT</td>
</tr>
<tr>
<td>3.594</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_6_s/CIN</td>
</tr>
<tr>
<td>3.629</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_6_s/COUT</td>
</tr>
<tr>
<td>3.629</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_7_s/CIN</td>
</tr>
<tr>
<td>3.665</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_7_s/COUT</td>
</tr>
<tr>
<td>3.665</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_8_s/CIN</td>
</tr>
<tr>
<td>3.700</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_8_s/COUT</td>
</tr>
<tr>
<td>3.700</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_9_s/CIN</td>
</tr>
<tr>
<td>3.735</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_9_s/COUT</td>
</tr>
<tr>
<td>3.735</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_10_s/CIN</td>
</tr>
<tr>
<td>3.770</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_10_s/COUT</td>
</tr>
<tr>
<td>3.770</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_11_s/CIN</td>
</tr>
<tr>
<td>3.805</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_11_s/COUT</td>
</tr>
<tr>
<td>3.805</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_12_s/CIN</td>
</tr>
<tr>
<td>3.841</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_12_s/COUT</td>
</tr>
<tr>
<td>3.841</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_13_s/CIN</td>
</tr>
<tr>
<td>3.876</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_13_s/COUT</td>
</tr>
<tr>
<td>3.876</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_14_s/CIN</td>
</tr>
<tr>
<td>3.911</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_14_s/COUT</td>
</tr>
<tr>
<td>3.911</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_15_s/CIN</td>
</tr>
<tr>
<td>3.946</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_15_s/COUT</td>
</tr>
<tr>
<td>3.946</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_16_s/CIN</td>
</tr>
<tr>
<td>3.981</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_16_s/COUT</td>
</tr>
<tr>
<td>3.981</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_17_s/CIN</td>
</tr>
<tr>
<td>4.017</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_17_s/COUT</td>
</tr>
<tr>
<td>4.017</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_18_s/CIN</td>
</tr>
<tr>
<td>4.052</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_18_s/COUT</td>
</tr>
<tr>
<td>4.052</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_19_s/CIN</td>
</tr>
<tr>
<td>4.087</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_19_s/COUT</td>
</tr>
<tr>
<td>4.087</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_20_s/CIN</td>
</tr>
<tr>
<td>4.122</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_20_s/COUT</td>
</tr>
<tr>
<td>4.122</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_21_s/CIN</td>
</tr>
<tr>
<td>4.157</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_21_s/COUT</td>
</tr>
<tr>
<td>4.157</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_22_s/CIN</td>
</tr>
<tr>
<td>4.193</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_22_s/COUT</td>
</tr>
<tr>
<td>4.193</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_23_s/CIN</td>
</tr>
<tr>
<td>4.228</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_23_s/COUT</td>
</tr>
<tr>
<td>4.228</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_24_s/CIN</td>
</tr>
<tr>
<td>4.263</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_24_s/COUT</td>
</tr>
<tr>
<td>4.263</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_25_s/CIN</td>
</tr>
<tr>
<td>4.298</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_25_s/COUT</td>
</tr>
<tr>
<td>4.298</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_26_s/CIN</td>
</tr>
<tr>
<td>4.333</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_26_s/COUT</td>
</tr>
<tr>
<td>4.333</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_27_s/CIN</td>
</tr>
<tr>
<td>4.369</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_27_s/COUT</td>
</tr>
<tr>
<td>4.369</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_28_s/CIN</td>
</tr>
<tr>
<td>4.404</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_28_s/COUT</td>
</tr>
<tr>
<td>4.404</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_29_s/CIN</td>
</tr>
<tr>
<td>4.439</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_29_s/COUT</td>
</tr>
<tr>
<td>4.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C41[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_30_s/CIN</td>
</tr>
<tr>
<td>4.474</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C41[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_30_s/COUT</td>
</tr>
<tr>
<td>4.474</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_31_s/CIN</td>
</tr>
<tr>
<td>4.944</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C41[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_31_s/SUM</td>
</tr>
<tr>
<td>4.949</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/execute_SrcPlugin_addSub_31_s0/I0</td>
</tr>
<tr>
<td>5.504</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C41[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/execute_SrcPlugin_addSub_31_s0/F</td>
</tr>
<tr>
<td>6.210</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C42[3][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s9/I2</td>
</tr>
<tr>
<td>6.727</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C42[3][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s9/F</td>
</tr>
<tr>
<td>8.143</td>
<td>1.417</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C42[3][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s7/I3</td>
</tr>
<tr>
<td>8.596</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C42[3][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s7/F</td>
</tr>
<tr>
<td>9.264</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[3][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s6/I0</td>
</tr>
<tr>
<td>9.781</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R11C33[3][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s6/F</td>
</tr>
<tr>
<td>10.568</td>
<td>0.787</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/n17348_s1/I3</td>
</tr>
<tr>
<td>11.085</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R15C36[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/n17348_s1/F</td>
</tr>
<tr>
<td>12.209</td>
<td>1.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C34[3][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pc_30_s12/I3</td>
</tr>
<tr>
<td>12.662</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>69</td>
<td>R6C34[3][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pc_30_s12/F</td>
</tr>
<tr>
<td>15.961</td>
<td>3.299</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C47[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid_s3/I2</td>
</tr>
<tr>
<td>16.288</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R23C47[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid_s3/F</td>
</tr>
<tr>
<td>16.432</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C47[0][B]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>21.416</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C47[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid_s1/CLK</td>
</tr>
<tr>
<td>21.381</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C47[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.607, 35.376%; route: 10.011, 63.160%; tC2Q: 0.232, 1.464%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.958</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.423</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.381</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_valid_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C42[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_0_s0/CLK</td>
</tr>
<tr>
<td>0.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>38</td>
<td>R27C42[0][B]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_0_s0/Q</td>
</tr>
<tr>
<td>2.263</td>
<td>1.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[3][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_0_s0/I1</td>
</tr>
<tr>
<td>2.634</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[3][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_0_s0/F</td>
</tr>
<tr>
<td>3.047</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_0_s/I1</td>
</tr>
<tr>
<td>3.418</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_0_s/COUT</td>
</tr>
<tr>
<td>3.418</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_1_s/CIN</td>
</tr>
<tr>
<td>3.453</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_1_s/COUT</td>
</tr>
<tr>
<td>3.453</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_2_s/CIN</td>
</tr>
<tr>
<td>3.489</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_2_s/COUT</td>
</tr>
<tr>
<td>3.489</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_s/CIN</td>
</tr>
<tr>
<td>3.524</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_s/COUT</td>
</tr>
<tr>
<td>3.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_4_s/CIN</td>
</tr>
<tr>
<td>3.559</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_4_s/COUT</td>
</tr>
<tr>
<td>3.559</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_5_s/CIN</td>
</tr>
<tr>
<td>3.594</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_5_s/COUT</td>
</tr>
<tr>
<td>3.594</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_6_s/CIN</td>
</tr>
<tr>
<td>3.629</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_6_s/COUT</td>
</tr>
<tr>
<td>3.629</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_7_s/CIN</td>
</tr>
<tr>
<td>3.665</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_7_s/COUT</td>
</tr>
<tr>
<td>3.665</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_8_s/CIN</td>
</tr>
<tr>
<td>3.700</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_8_s/COUT</td>
</tr>
<tr>
<td>3.700</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_9_s/CIN</td>
</tr>
<tr>
<td>3.735</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_9_s/COUT</td>
</tr>
<tr>
<td>3.735</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_10_s/CIN</td>
</tr>
<tr>
<td>3.770</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_10_s/COUT</td>
</tr>
<tr>
<td>3.770</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_11_s/CIN</td>
</tr>
<tr>
<td>3.805</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_11_s/COUT</td>
</tr>
<tr>
<td>3.805</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_12_s/CIN</td>
</tr>
<tr>
<td>3.841</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_12_s/COUT</td>
</tr>
<tr>
<td>3.841</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_13_s/CIN</td>
</tr>
<tr>
<td>3.876</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_13_s/COUT</td>
</tr>
<tr>
<td>3.876</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_14_s/CIN</td>
</tr>
<tr>
<td>3.911</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_14_s/COUT</td>
</tr>
<tr>
<td>3.911</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_15_s/CIN</td>
</tr>
<tr>
<td>3.946</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_15_s/COUT</td>
</tr>
<tr>
<td>3.946</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_16_s/CIN</td>
</tr>
<tr>
<td>3.981</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_16_s/COUT</td>
</tr>
<tr>
<td>3.981</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_17_s/CIN</td>
</tr>
<tr>
<td>4.017</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_17_s/COUT</td>
</tr>
<tr>
<td>4.017</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_18_s/CIN</td>
</tr>
<tr>
<td>4.052</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_18_s/COUT</td>
</tr>
<tr>
<td>4.052</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_19_s/CIN</td>
</tr>
<tr>
<td>4.087</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_19_s/COUT</td>
</tr>
<tr>
<td>4.087</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_20_s/CIN</td>
</tr>
<tr>
<td>4.122</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_20_s/COUT</td>
</tr>
<tr>
<td>4.122</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_21_s/CIN</td>
</tr>
<tr>
<td>4.157</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_21_s/COUT</td>
</tr>
<tr>
<td>4.157</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_22_s/CIN</td>
</tr>
<tr>
<td>4.193</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_22_s/COUT</td>
</tr>
<tr>
<td>4.193</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_23_s/CIN</td>
</tr>
<tr>
<td>4.228</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_23_s/COUT</td>
</tr>
<tr>
<td>4.228</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_24_s/CIN</td>
</tr>
<tr>
<td>4.263</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_24_s/COUT</td>
</tr>
<tr>
<td>4.263</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_25_s/CIN</td>
</tr>
<tr>
<td>4.298</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_25_s/COUT</td>
</tr>
<tr>
<td>4.298</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_26_s/CIN</td>
</tr>
<tr>
<td>4.333</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_26_s/COUT</td>
</tr>
<tr>
<td>4.333</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_27_s/CIN</td>
</tr>
<tr>
<td>4.369</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_27_s/COUT</td>
</tr>
<tr>
<td>4.369</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_28_s/CIN</td>
</tr>
<tr>
<td>4.404</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_28_s/COUT</td>
</tr>
<tr>
<td>4.404</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_29_s/CIN</td>
</tr>
<tr>
<td>4.439</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_29_s/COUT</td>
</tr>
<tr>
<td>4.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C41[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_30_s/CIN</td>
</tr>
<tr>
<td>4.474</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C41[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_30_s/COUT</td>
</tr>
<tr>
<td>4.474</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_31_s/CIN</td>
</tr>
<tr>
<td>4.944</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C41[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_31_s/SUM</td>
</tr>
<tr>
<td>4.949</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/execute_SrcPlugin_addSub_31_s0/I0</td>
</tr>
<tr>
<td>5.504</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C41[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/execute_SrcPlugin_addSub_31_s0/F</td>
</tr>
<tr>
<td>6.210</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C42[3][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s9/I2</td>
</tr>
<tr>
<td>6.727</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C42[3][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s9/F</td>
</tr>
<tr>
<td>8.143</td>
<td>1.417</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C42[3][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s7/I3</td>
</tr>
<tr>
<td>8.596</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C42[3][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s7/F</td>
</tr>
<tr>
<td>9.264</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[3][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s6/I0</td>
</tr>
<tr>
<td>9.781</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R11C33[3][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s6/F</td>
</tr>
<tr>
<td>10.568</td>
<td>0.787</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/n17348_s1/I3</td>
</tr>
<tr>
<td>11.085</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R15C36[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/n17348_s1/F</td>
</tr>
<tr>
<td>12.209</td>
<td>1.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C34[3][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pc_30_s12/I3</td>
</tr>
<tr>
<td>12.662</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>69</td>
<td>R6C34[3][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pc_30_s12/F</td>
</tr>
<tr>
<td>15.961</td>
<td>3.299</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C47[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/n17393_s1/I1</td>
</tr>
<tr>
<td>16.423</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C47[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/n17393_s1/F</td>
</tr>
<tr>
<td>16.423</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C47[0][A]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_valid_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>21.416</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C47[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_valid_s1/CLK</td>
</tr>
<tr>
<td>21.381</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C47[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_valid_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.742, 36.249%; route: 9.866, 62.286%; tC2Q: 0.232, 1.465%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.958</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.423</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.381</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C42[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_0_s0/CLK</td>
</tr>
<tr>
<td>0.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>38</td>
<td>R27C42[0][B]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_0_s0/Q</td>
</tr>
<tr>
<td>2.263</td>
<td>1.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[3][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_0_s0/I1</td>
</tr>
<tr>
<td>2.634</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[3][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_0_s0/F</td>
</tr>
<tr>
<td>3.047</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_0_s/I1</td>
</tr>
<tr>
<td>3.418</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_0_s/COUT</td>
</tr>
<tr>
<td>3.418</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_1_s/CIN</td>
</tr>
<tr>
<td>3.453</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_1_s/COUT</td>
</tr>
<tr>
<td>3.453</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_2_s/CIN</td>
</tr>
<tr>
<td>3.489</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_2_s/COUT</td>
</tr>
<tr>
<td>3.489</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_s/CIN</td>
</tr>
<tr>
<td>3.524</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_s/COUT</td>
</tr>
<tr>
<td>3.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_4_s/CIN</td>
</tr>
<tr>
<td>3.559</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_4_s/COUT</td>
</tr>
<tr>
<td>3.559</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_5_s/CIN</td>
</tr>
<tr>
<td>3.594</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_5_s/COUT</td>
</tr>
<tr>
<td>3.594</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_6_s/CIN</td>
</tr>
<tr>
<td>3.629</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_6_s/COUT</td>
</tr>
<tr>
<td>3.629</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_7_s/CIN</td>
</tr>
<tr>
<td>3.665</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_7_s/COUT</td>
</tr>
<tr>
<td>3.665</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_8_s/CIN</td>
</tr>
<tr>
<td>3.700</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_8_s/COUT</td>
</tr>
<tr>
<td>3.700</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_9_s/CIN</td>
</tr>
<tr>
<td>3.735</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_9_s/COUT</td>
</tr>
<tr>
<td>3.735</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_10_s/CIN</td>
</tr>
<tr>
<td>3.770</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_10_s/COUT</td>
</tr>
<tr>
<td>3.770</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_11_s/CIN</td>
</tr>
<tr>
<td>3.805</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_11_s/COUT</td>
</tr>
<tr>
<td>3.805</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_12_s/CIN</td>
</tr>
<tr>
<td>3.841</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_12_s/COUT</td>
</tr>
<tr>
<td>3.841</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_13_s/CIN</td>
</tr>
<tr>
<td>3.876</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_13_s/COUT</td>
</tr>
<tr>
<td>3.876</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_14_s/CIN</td>
</tr>
<tr>
<td>3.911</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_14_s/COUT</td>
</tr>
<tr>
<td>3.911</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_15_s/CIN</td>
</tr>
<tr>
<td>3.946</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_15_s/COUT</td>
</tr>
<tr>
<td>3.946</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_16_s/CIN</td>
</tr>
<tr>
<td>3.981</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_16_s/COUT</td>
</tr>
<tr>
<td>3.981</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_17_s/CIN</td>
</tr>
<tr>
<td>4.017</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_17_s/COUT</td>
</tr>
<tr>
<td>4.017</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_18_s/CIN</td>
</tr>
<tr>
<td>4.052</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_18_s/COUT</td>
</tr>
<tr>
<td>4.052</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_19_s/CIN</td>
</tr>
<tr>
<td>4.087</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_19_s/COUT</td>
</tr>
<tr>
<td>4.087</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_20_s/CIN</td>
</tr>
<tr>
<td>4.122</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_20_s/COUT</td>
</tr>
<tr>
<td>4.122</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_21_s/CIN</td>
</tr>
<tr>
<td>4.157</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_21_s/COUT</td>
</tr>
<tr>
<td>4.157</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_22_s/CIN</td>
</tr>
<tr>
<td>4.193</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_22_s/COUT</td>
</tr>
<tr>
<td>4.193</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_23_s/CIN</td>
</tr>
<tr>
<td>4.228</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_23_s/COUT</td>
</tr>
<tr>
<td>4.228</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_24_s/CIN</td>
</tr>
<tr>
<td>4.263</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_24_s/COUT</td>
</tr>
<tr>
<td>4.263</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_25_s/CIN</td>
</tr>
<tr>
<td>4.298</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_25_s/COUT</td>
</tr>
<tr>
<td>4.298</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_26_s/CIN</td>
</tr>
<tr>
<td>4.333</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_26_s/COUT</td>
</tr>
<tr>
<td>4.333</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_27_s/CIN</td>
</tr>
<tr>
<td>4.369</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_27_s/COUT</td>
</tr>
<tr>
<td>4.369</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_28_s/CIN</td>
</tr>
<tr>
<td>4.404</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_28_s/COUT</td>
</tr>
<tr>
<td>4.404</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_29_s/CIN</td>
</tr>
<tr>
<td>4.439</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_29_s/COUT</td>
</tr>
<tr>
<td>4.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C41[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_30_s/CIN</td>
</tr>
<tr>
<td>4.474</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C41[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_30_s/COUT</td>
</tr>
<tr>
<td>4.474</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_31_s/CIN</td>
</tr>
<tr>
<td>4.944</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C41[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_31_s/SUM</td>
</tr>
<tr>
<td>4.949</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/execute_SrcPlugin_addSub_31_s0/I0</td>
</tr>
<tr>
<td>5.504</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C41[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/execute_SrcPlugin_addSub_31_s0/F</td>
</tr>
<tr>
<td>6.210</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C42[3][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s9/I2</td>
</tr>
<tr>
<td>6.727</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C42[3][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s9/F</td>
</tr>
<tr>
<td>8.143</td>
<td>1.417</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C42[3][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s7/I3</td>
</tr>
<tr>
<td>8.596</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C42[3][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s7/F</td>
</tr>
<tr>
<td>9.264</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[3][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s6/I0</td>
</tr>
<tr>
<td>9.781</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R11C33[3][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s6/F</td>
</tr>
<tr>
<td>10.568</td>
<td>0.787</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/n17348_s1/I3</td>
</tr>
<tr>
<td>11.085</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R15C36[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/n17348_s1/F</td>
</tr>
<tr>
<td>12.209</td>
<td>1.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C34[3][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pc_30_s12/I3</td>
</tr>
<tr>
<td>12.662</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>69</td>
<td>R6C34[3][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pc_30_s12/F</td>
</tr>
<tr>
<td>15.961</td>
<td>3.299</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C47[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/n17389_s1/I1</td>
</tr>
<tr>
<td>16.423</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C47[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/n17389_s1/F</td>
</tr>
<tr>
<td>16.423</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C47[0][B]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>21.416</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C47[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid_s1/CLK</td>
</tr>
<tr>
<td>21.381</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C47[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.742, 36.249%; route: 9.866, 62.286%; tC2Q: 0.232, 1.465%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.961</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.420</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.381</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_IBusCachedPlugin_injector_decodeInput_valid_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C42[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_0_s0/CLK</td>
</tr>
<tr>
<td>0.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>38</td>
<td>R27C42[0][B]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_0_s0/Q</td>
</tr>
<tr>
<td>2.263</td>
<td>1.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[3][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_0_s0/I1</td>
</tr>
<tr>
<td>2.634</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[3][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_0_s0/F</td>
</tr>
<tr>
<td>3.047</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_0_s/I1</td>
</tr>
<tr>
<td>3.418</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_0_s/COUT</td>
</tr>
<tr>
<td>3.418</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_1_s/CIN</td>
</tr>
<tr>
<td>3.453</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_1_s/COUT</td>
</tr>
<tr>
<td>3.453</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_2_s/CIN</td>
</tr>
<tr>
<td>3.489</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_2_s/COUT</td>
</tr>
<tr>
<td>3.489</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_s/CIN</td>
</tr>
<tr>
<td>3.524</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_s/COUT</td>
</tr>
<tr>
<td>3.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_4_s/CIN</td>
</tr>
<tr>
<td>3.559</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_4_s/COUT</td>
</tr>
<tr>
<td>3.559</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_5_s/CIN</td>
</tr>
<tr>
<td>3.594</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_5_s/COUT</td>
</tr>
<tr>
<td>3.594</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_6_s/CIN</td>
</tr>
<tr>
<td>3.629</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_6_s/COUT</td>
</tr>
<tr>
<td>3.629</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_7_s/CIN</td>
</tr>
<tr>
<td>3.665</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_7_s/COUT</td>
</tr>
<tr>
<td>3.665</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_8_s/CIN</td>
</tr>
<tr>
<td>3.700</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_8_s/COUT</td>
</tr>
<tr>
<td>3.700</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_9_s/CIN</td>
</tr>
<tr>
<td>3.735</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_9_s/COUT</td>
</tr>
<tr>
<td>3.735</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_10_s/CIN</td>
</tr>
<tr>
<td>3.770</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_10_s/COUT</td>
</tr>
<tr>
<td>3.770</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_11_s/CIN</td>
</tr>
<tr>
<td>3.805</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_11_s/COUT</td>
</tr>
<tr>
<td>3.805</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_12_s/CIN</td>
</tr>
<tr>
<td>3.841</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_12_s/COUT</td>
</tr>
<tr>
<td>3.841</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_13_s/CIN</td>
</tr>
<tr>
<td>3.876</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_13_s/COUT</td>
</tr>
<tr>
<td>3.876</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_14_s/CIN</td>
</tr>
<tr>
<td>3.911</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_14_s/COUT</td>
</tr>
<tr>
<td>3.911</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_15_s/CIN</td>
</tr>
<tr>
<td>3.946</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_15_s/COUT</td>
</tr>
<tr>
<td>3.946</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_16_s/CIN</td>
</tr>
<tr>
<td>3.981</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_16_s/COUT</td>
</tr>
<tr>
<td>3.981</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_17_s/CIN</td>
</tr>
<tr>
<td>4.017</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_17_s/COUT</td>
</tr>
<tr>
<td>4.017</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_18_s/CIN</td>
</tr>
<tr>
<td>4.052</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_18_s/COUT</td>
</tr>
<tr>
<td>4.052</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_19_s/CIN</td>
</tr>
<tr>
<td>4.087</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_19_s/COUT</td>
</tr>
<tr>
<td>4.087</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_20_s/CIN</td>
</tr>
<tr>
<td>4.122</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_20_s/COUT</td>
</tr>
<tr>
<td>4.122</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_21_s/CIN</td>
</tr>
<tr>
<td>4.157</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_21_s/COUT</td>
</tr>
<tr>
<td>4.157</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_22_s/CIN</td>
</tr>
<tr>
<td>4.193</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_22_s/COUT</td>
</tr>
<tr>
<td>4.193</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_23_s/CIN</td>
</tr>
<tr>
<td>4.228</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_23_s/COUT</td>
</tr>
<tr>
<td>4.228</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_24_s/CIN</td>
</tr>
<tr>
<td>4.263</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_24_s/COUT</td>
</tr>
<tr>
<td>4.263</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_25_s/CIN</td>
</tr>
<tr>
<td>4.298</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_25_s/COUT</td>
</tr>
<tr>
<td>4.298</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_26_s/CIN</td>
</tr>
<tr>
<td>4.333</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_26_s/COUT</td>
</tr>
<tr>
<td>4.333</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_27_s/CIN</td>
</tr>
<tr>
<td>4.369</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_27_s/COUT</td>
</tr>
<tr>
<td>4.369</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_28_s/CIN</td>
</tr>
<tr>
<td>4.404</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_28_s/COUT</td>
</tr>
<tr>
<td>4.404</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_29_s/CIN</td>
</tr>
<tr>
<td>4.439</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_29_s/COUT</td>
</tr>
<tr>
<td>4.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C41[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_30_s/CIN</td>
</tr>
<tr>
<td>4.474</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C41[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_30_s/COUT</td>
</tr>
<tr>
<td>4.474</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_31_s/CIN</td>
</tr>
<tr>
<td>4.944</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C41[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_31_s/SUM</td>
</tr>
<tr>
<td>4.949</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/execute_SrcPlugin_addSub_31_s0/I0</td>
</tr>
<tr>
<td>5.504</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C41[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/execute_SrcPlugin_addSub_31_s0/F</td>
</tr>
<tr>
<td>6.210</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C42[3][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s9/I2</td>
</tr>
<tr>
<td>6.727</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C42[3][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s9/F</td>
</tr>
<tr>
<td>8.143</td>
<td>1.417</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C42[3][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s7/I3</td>
</tr>
<tr>
<td>8.596</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C42[3][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s7/F</td>
</tr>
<tr>
<td>9.264</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[3][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s6/I0</td>
</tr>
<tr>
<td>9.781</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R11C33[3][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s6/F</td>
</tr>
<tr>
<td>10.568</td>
<td>0.787</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/n17348_s1/I3</td>
</tr>
<tr>
<td>11.085</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R15C36[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/n17348_s1/F</td>
</tr>
<tr>
<td>12.209</td>
<td>1.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C34[3][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pc_30_s12/I3</td>
</tr>
<tr>
<td>12.662</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>69</td>
<td>R6C34[3][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pc_30_s12/F</td>
</tr>
<tr>
<td>15.630</td>
<td>2.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C41[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_IBusCachedPlugin_injector_decodeInput_valid_s3/I2</td>
</tr>
<tr>
<td>16.092</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C41[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_IBusCachedPlugin_injector_decodeInput_valid_s3/F</td>
</tr>
<tr>
<td>16.420</td>
<td>0.328</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C40[1][A]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_IBusCachedPlugin_injector_decodeInput_valid_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>21.416</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C40[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_IBusCachedPlugin_injector_decodeInput_valid_s1/CLK</td>
</tr>
<tr>
<td>21.381</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C40[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_IBusCachedPlugin_injector_decodeInput_valid_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.742, 36.256%; route: 9.863, 62.279%; tC2Q: 0.232, 1.465%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.022</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.359</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.381</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pcReg_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C42[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_0_s0/CLK</td>
</tr>
<tr>
<td>0.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>38</td>
<td>R27C42[0][B]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_0_s0/Q</td>
</tr>
<tr>
<td>2.263</td>
<td>1.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[3][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_0_s0/I1</td>
</tr>
<tr>
<td>2.634</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[3][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_0_s0/F</td>
</tr>
<tr>
<td>3.047</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_0_s/I1</td>
</tr>
<tr>
<td>3.418</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_0_s/COUT</td>
</tr>
<tr>
<td>3.418</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_1_s/CIN</td>
</tr>
<tr>
<td>3.453</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_1_s/COUT</td>
</tr>
<tr>
<td>3.453</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_2_s/CIN</td>
</tr>
<tr>
<td>3.489</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_2_s/COUT</td>
</tr>
<tr>
<td>3.489</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_s/CIN</td>
</tr>
<tr>
<td>3.524</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_s/COUT</td>
</tr>
<tr>
<td>3.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_4_s/CIN</td>
</tr>
<tr>
<td>3.559</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_4_s/COUT</td>
</tr>
<tr>
<td>3.559</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_5_s/CIN</td>
</tr>
<tr>
<td>3.594</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_5_s/COUT</td>
</tr>
<tr>
<td>3.594</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_6_s/CIN</td>
</tr>
<tr>
<td>3.629</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_6_s/COUT</td>
</tr>
<tr>
<td>3.629</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_7_s/CIN</td>
</tr>
<tr>
<td>3.665</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_7_s/COUT</td>
</tr>
<tr>
<td>3.665</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_8_s/CIN</td>
</tr>
<tr>
<td>3.700</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_8_s/COUT</td>
</tr>
<tr>
<td>3.700</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_9_s/CIN</td>
</tr>
<tr>
<td>3.735</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_9_s/COUT</td>
</tr>
<tr>
<td>3.735</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_10_s/CIN</td>
</tr>
<tr>
<td>3.770</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_10_s/COUT</td>
</tr>
<tr>
<td>3.770</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_11_s/CIN</td>
</tr>
<tr>
<td>3.805</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_11_s/COUT</td>
</tr>
<tr>
<td>3.805</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_12_s/CIN</td>
</tr>
<tr>
<td>3.841</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_12_s/COUT</td>
</tr>
<tr>
<td>3.841</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_13_s/CIN</td>
</tr>
<tr>
<td>3.876</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_13_s/COUT</td>
</tr>
<tr>
<td>3.876</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_14_s/CIN</td>
</tr>
<tr>
<td>3.911</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_14_s/COUT</td>
</tr>
<tr>
<td>3.911</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_15_s/CIN</td>
</tr>
<tr>
<td>3.946</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_15_s/COUT</td>
</tr>
<tr>
<td>3.946</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_16_s/CIN</td>
</tr>
<tr>
<td>3.981</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_16_s/COUT</td>
</tr>
<tr>
<td>3.981</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_17_s/CIN</td>
</tr>
<tr>
<td>4.017</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_17_s/COUT</td>
</tr>
<tr>
<td>4.017</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_18_s/CIN</td>
</tr>
<tr>
<td>4.052</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_18_s/COUT</td>
</tr>
<tr>
<td>4.052</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_19_s/CIN</td>
</tr>
<tr>
<td>4.087</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_19_s/COUT</td>
</tr>
<tr>
<td>4.087</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_20_s/CIN</td>
</tr>
<tr>
<td>4.122</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_20_s/COUT</td>
</tr>
<tr>
<td>4.122</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_21_s/CIN</td>
</tr>
<tr>
<td>4.157</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_21_s/COUT</td>
</tr>
<tr>
<td>4.157</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_22_s/CIN</td>
</tr>
<tr>
<td>4.193</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_22_s/COUT</td>
</tr>
<tr>
<td>4.193</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_23_s/CIN</td>
</tr>
<tr>
<td>4.228</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_23_s/COUT</td>
</tr>
<tr>
<td>4.228</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_24_s/CIN</td>
</tr>
<tr>
<td>4.263</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_24_s/COUT</td>
</tr>
<tr>
<td>4.263</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_25_s/CIN</td>
</tr>
<tr>
<td>4.298</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_25_s/COUT</td>
</tr>
<tr>
<td>4.298</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_26_s/CIN</td>
</tr>
<tr>
<td>4.333</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_26_s/COUT</td>
</tr>
<tr>
<td>4.333</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_27_s/CIN</td>
</tr>
<tr>
<td>4.369</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_27_s/COUT</td>
</tr>
<tr>
<td>4.369</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_28_s/CIN</td>
</tr>
<tr>
<td>4.404</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_28_s/COUT</td>
</tr>
<tr>
<td>4.404</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_29_s/CIN</td>
</tr>
<tr>
<td>4.439</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_29_s/COUT</td>
</tr>
<tr>
<td>4.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C41[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_30_s/CIN</td>
</tr>
<tr>
<td>4.474</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C41[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_30_s/COUT</td>
</tr>
<tr>
<td>4.474</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_31_s/CIN</td>
</tr>
<tr>
<td>4.944</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C41[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_31_s/SUM</td>
</tr>
<tr>
<td>4.949</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/execute_SrcPlugin_addSub_31_s0/I0</td>
</tr>
<tr>
<td>5.504</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C41[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/execute_SrcPlugin_addSub_31_s0/F</td>
</tr>
<tr>
<td>6.210</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C42[3][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s9/I2</td>
</tr>
<tr>
<td>6.727</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C42[3][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s9/F</td>
</tr>
<tr>
<td>8.143</td>
<td>1.417</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C42[3][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s7/I3</td>
</tr>
<tr>
<td>8.596</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C42[3][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s7/F</td>
</tr>
<tr>
<td>9.264</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[3][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s6/I0</td>
</tr>
<tr>
<td>9.781</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R11C33[3][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s6/F</td>
</tr>
<tr>
<td>10.568</td>
<td>0.787</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/n17348_s1/I3</td>
</tr>
<tr>
<td>11.085</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R15C36[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/n17348_s1/F</td>
</tr>
<tr>
<td>12.463</td>
<td>1.378</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C31[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_IBusCachedPlugin_jump_pcLoad_payload_5_0_s14/I0</td>
</tr>
<tr>
<td>13.018</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R6C31[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_IBusCachedPlugin_jump_pcLoad_payload_5_0_s14/F</td>
</tr>
<tr>
<td>14.333</td>
<td>1.315</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[3][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pc_18_s2/I3</td>
</tr>
<tr>
<td>14.786</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C31[3][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pc_18_s2/F</td>
</tr>
<tr>
<td>15.988</td>
<td>1.202</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C45[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pc_18_s0/I2</td>
</tr>
<tr>
<td>16.359</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C45[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pc_18_s0/F</td>
</tr>
<tr>
<td>16.359</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C45[0][A]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pcReg_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>21.416</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C45[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pcReg_18_s0/CLK</td>
</tr>
<tr>
<td>21.381</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C45[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pcReg_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.206, 39.336%; route: 9.339, 59.193%; tC2Q: 0.232, 1.471%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.035</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.346</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.381</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/CsrPlugin_pipelineLiberator_pcValids_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C42[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_0_s0/CLK</td>
</tr>
<tr>
<td>0.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>38</td>
<td>R27C42[0][B]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_0_s0/Q</td>
</tr>
<tr>
<td>2.263</td>
<td>1.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[3][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_0_s0/I1</td>
</tr>
<tr>
<td>2.634</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[3][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_0_s0/F</td>
</tr>
<tr>
<td>3.047</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_0_s/I1</td>
</tr>
<tr>
<td>3.418</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_0_s/COUT</td>
</tr>
<tr>
<td>3.418</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_1_s/CIN</td>
</tr>
<tr>
<td>3.453</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_1_s/COUT</td>
</tr>
<tr>
<td>3.453</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_2_s/CIN</td>
</tr>
<tr>
<td>3.489</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_2_s/COUT</td>
</tr>
<tr>
<td>3.489</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_s/CIN</td>
</tr>
<tr>
<td>3.524</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_s/COUT</td>
</tr>
<tr>
<td>3.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_4_s/CIN</td>
</tr>
<tr>
<td>3.559</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_4_s/COUT</td>
</tr>
<tr>
<td>3.559</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_5_s/CIN</td>
</tr>
<tr>
<td>3.594</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_5_s/COUT</td>
</tr>
<tr>
<td>3.594</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_6_s/CIN</td>
</tr>
<tr>
<td>3.629</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_6_s/COUT</td>
</tr>
<tr>
<td>3.629</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_7_s/CIN</td>
</tr>
<tr>
<td>3.665</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_7_s/COUT</td>
</tr>
<tr>
<td>3.665</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_8_s/CIN</td>
</tr>
<tr>
<td>3.700</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_8_s/COUT</td>
</tr>
<tr>
<td>3.700</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_9_s/CIN</td>
</tr>
<tr>
<td>3.735</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_9_s/COUT</td>
</tr>
<tr>
<td>3.735</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_10_s/CIN</td>
</tr>
<tr>
<td>3.770</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_10_s/COUT</td>
</tr>
<tr>
<td>3.770</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_11_s/CIN</td>
</tr>
<tr>
<td>3.805</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_11_s/COUT</td>
</tr>
<tr>
<td>3.805</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_12_s/CIN</td>
</tr>
<tr>
<td>3.841</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_12_s/COUT</td>
</tr>
<tr>
<td>3.841</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_13_s/CIN</td>
</tr>
<tr>
<td>3.876</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_13_s/COUT</td>
</tr>
<tr>
<td>3.876</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_14_s/CIN</td>
</tr>
<tr>
<td>3.911</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_14_s/COUT</td>
</tr>
<tr>
<td>3.911</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_15_s/CIN</td>
</tr>
<tr>
<td>3.946</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_15_s/COUT</td>
</tr>
<tr>
<td>3.946</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_16_s/CIN</td>
</tr>
<tr>
<td>3.981</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_16_s/COUT</td>
</tr>
<tr>
<td>3.981</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_17_s/CIN</td>
</tr>
<tr>
<td>4.017</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_17_s/COUT</td>
</tr>
<tr>
<td>4.017</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_18_s/CIN</td>
</tr>
<tr>
<td>4.052</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_18_s/COUT</td>
</tr>
<tr>
<td>4.052</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_19_s/CIN</td>
</tr>
<tr>
<td>4.087</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_19_s/COUT</td>
</tr>
<tr>
<td>4.087</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_20_s/CIN</td>
</tr>
<tr>
<td>4.122</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_20_s/COUT</td>
</tr>
<tr>
<td>4.122</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_21_s/CIN</td>
</tr>
<tr>
<td>4.157</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_21_s/COUT</td>
</tr>
<tr>
<td>4.157</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_22_s/CIN</td>
</tr>
<tr>
<td>4.193</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_22_s/COUT</td>
</tr>
<tr>
<td>4.193</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_23_s/CIN</td>
</tr>
<tr>
<td>4.228</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_23_s/COUT</td>
</tr>
<tr>
<td>4.228</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_24_s/CIN</td>
</tr>
<tr>
<td>4.263</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_24_s/COUT</td>
</tr>
<tr>
<td>4.263</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_25_s/CIN</td>
</tr>
<tr>
<td>4.298</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_25_s/COUT</td>
</tr>
<tr>
<td>4.298</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_26_s/CIN</td>
</tr>
<tr>
<td>4.333</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_26_s/COUT</td>
</tr>
<tr>
<td>4.333</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_27_s/CIN</td>
</tr>
<tr>
<td>4.369</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_27_s/COUT</td>
</tr>
<tr>
<td>4.369</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_28_s/CIN</td>
</tr>
<tr>
<td>4.404</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_28_s/COUT</td>
</tr>
<tr>
<td>4.404</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_29_s/CIN</td>
</tr>
<tr>
<td>4.439</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_29_s/COUT</td>
</tr>
<tr>
<td>4.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C41[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_30_s/CIN</td>
</tr>
<tr>
<td>4.474</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C41[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_30_s/COUT</td>
</tr>
<tr>
<td>4.474</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_31_s/CIN</td>
</tr>
<tr>
<td>4.944</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C41[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_31_s/SUM</td>
</tr>
<tr>
<td>4.949</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/execute_SrcPlugin_addSub_31_s0/I0</td>
</tr>
<tr>
<td>5.504</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C41[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/execute_SrcPlugin_addSub_31_s0/F</td>
</tr>
<tr>
<td>6.210</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C42[3][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s9/I2</td>
</tr>
<tr>
<td>6.727</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C42[3][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s9/F</td>
</tr>
<tr>
<td>8.143</td>
<td>1.417</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C42[3][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s7/I3</td>
</tr>
<tr>
<td>8.596</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C42[3][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s7/F</td>
</tr>
<tr>
<td>9.264</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[3][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s6/I0</td>
</tr>
<tr>
<td>9.781</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R11C33[3][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s6/F</td>
</tr>
<tr>
<td>10.568</td>
<td>0.787</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/n17348_s1/I3</td>
</tr>
<tr>
<td>11.085</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R15C36[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/n17348_s1/F</td>
</tr>
<tr>
<td>12.209</td>
<td>1.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C34[3][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pc_30_s12/I3</td>
</tr>
<tr>
<td>12.662</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>69</td>
<td>R6C34[3][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pc_30_s12/F</td>
</tr>
<tr>
<td>15.884</td>
<td>3.223</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C40[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/n17774_s2/I1</td>
</tr>
<tr>
<td>16.346</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C40[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/n17774_s2/F</td>
</tr>
<tr>
<td>16.346</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C40[2][A]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/CsrPlugin_pipelineLiberator_pcValids_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>21.416</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C40[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/CsrPlugin_pipelineLiberator_pcValids_0_s1/CLK</td>
</tr>
<tr>
<td>21.381</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C40[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/CsrPlugin_pipelineLiberator_pcValids_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.742, 36.426%; route: 9.790, 62.103%; tC2Q: 0.232, 1.472%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.035</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.346</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.381</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_IBusCachedPlugin_injector_decodeInput_valid_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C42[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_0_s0/CLK</td>
</tr>
<tr>
<td>0.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>38</td>
<td>R27C42[0][B]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_0_s0/Q</td>
</tr>
<tr>
<td>2.263</td>
<td>1.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[3][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_0_s0/I1</td>
</tr>
<tr>
<td>2.634</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[3][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_0_s0/F</td>
</tr>
<tr>
<td>3.047</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_0_s/I1</td>
</tr>
<tr>
<td>3.418</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_0_s/COUT</td>
</tr>
<tr>
<td>3.418</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_1_s/CIN</td>
</tr>
<tr>
<td>3.453</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_1_s/COUT</td>
</tr>
<tr>
<td>3.453</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_2_s/CIN</td>
</tr>
<tr>
<td>3.489</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_2_s/COUT</td>
</tr>
<tr>
<td>3.489</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_s/CIN</td>
</tr>
<tr>
<td>3.524</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_s/COUT</td>
</tr>
<tr>
<td>3.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_4_s/CIN</td>
</tr>
<tr>
<td>3.559</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_4_s/COUT</td>
</tr>
<tr>
<td>3.559</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_5_s/CIN</td>
</tr>
<tr>
<td>3.594</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_5_s/COUT</td>
</tr>
<tr>
<td>3.594</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_6_s/CIN</td>
</tr>
<tr>
<td>3.629</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_6_s/COUT</td>
</tr>
<tr>
<td>3.629</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_7_s/CIN</td>
</tr>
<tr>
<td>3.665</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_7_s/COUT</td>
</tr>
<tr>
<td>3.665</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_8_s/CIN</td>
</tr>
<tr>
<td>3.700</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_8_s/COUT</td>
</tr>
<tr>
<td>3.700</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_9_s/CIN</td>
</tr>
<tr>
<td>3.735</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_9_s/COUT</td>
</tr>
<tr>
<td>3.735</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_10_s/CIN</td>
</tr>
<tr>
<td>3.770</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_10_s/COUT</td>
</tr>
<tr>
<td>3.770</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_11_s/CIN</td>
</tr>
<tr>
<td>3.805</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_11_s/COUT</td>
</tr>
<tr>
<td>3.805</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_12_s/CIN</td>
</tr>
<tr>
<td>3.841</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_12_s/COUT</td>
</tr>
<tr>
<td>3.841</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_13_s/CIN</td>
</tr>
<tr>
<td>3.876</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_13_s/COUT</td>
</tr>
<tr>
<td>3.876</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_14_s/CIN</td>
</tr>
<tr>
<td>3.911</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_14_s/COUT</td>
</tr>
<tr>
<td>3.911</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_15_s/CIN</td>
</tr>
<tr>
<td>3.946</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_15_s/COUT</td>
</tr>
<tr>
<td>3.946</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_16_s/CIN</td>
</tr>
<tr>
<td>3.981</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_16_s/COUT</td>
</tr>
<tr>
<td>3.981</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_17_s/CIN</td>
</tr>
<tr>
<td>4.017</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_17_s/COUT</td>
</tr>
<tr>
<td>4.017</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_18_s/CIN</td>
</tr>
<tr>
<td>4.052</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_18_s/COUT</td>
</tr>
<tr>
<td>4.052</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_19_s/CIN</td>
</tr>
<tr>
<td>4.087</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_19_s/COUT</td>
</tr>
<tr>
<td>4.087</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_20_s/CIN</td>
</tr>
<tr>
<td>4.122</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_20_s/COUT</td>
</tr>
<tr>
<td>4.122</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_21_s/CIN</td>
</tr>
<tr>
<td>4.157</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_21_s/COUT</td>
</tr>
<tr>
<td>4.157</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_22_s/CIN</td>
</tr>
<tr>
<td>4.193</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_22_s/COUT</td>
</tr>
<tr>
<td>4.193</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_23_s/CIN</td>
</tr>
<tr>
<td>4.228</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_23_s/COUT</td>
</tr>
<tr>
<td>4.228</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_24_s/CIN</td>
</tr>
<tr>
<td>4.263</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_24_s/COUT</td>
</tr>
<tr>
<td>4.263</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_25_s/CIN</td>
</tr>
<tr>
<td>4.298</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_25_s/COUT</td>
</tr>
<tr>
<td>4.298</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_26_s/CIN</td>
</tr>
<tr>
<td>4.333</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_26_s/COUT</td>
</tr>
<tr>
<td>4.333</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_27_s/CIN</td>
</tr>
<tr>
<td>4.369</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_27_s/COUT</td>
</tr>
<tr>
<td>4.369</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_28_s/CIN</td>
</tr>
<tr>
<td>4.404</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_28_s/COUT</td>
</tr>
<tr>
<td>4.404</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_29_s/CIN</td>
</tr>
<tr>
<td>4.439</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_29_s/COUT</td>
</tr>
<tr>
<td>4.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C41[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_30_s/CIN</td>
</tr>
<tr>
<td>4.474</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C41[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_30_s/COUT</td>
</tr>
<tr>
<td>4.474</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_31_s/CIN</td>
</tr>
<tr>
<td>4.944</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C41[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_31_s/SUM</td>
</tr>
<tr>
<td>4.949</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/execute_SrcPlugin_addSub_31_s0/I0</td>
</tr>
<tr>
<td>5.504</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C41[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/execute_SrcPlugin_addSub_31_s0/F</td>
</tr>
<tr>
<td>6.210</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C42[3][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s9/I2</td>
</tr>
<tr>
<td>6.727</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C42[3][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s9/F</td>
</tr>
<tr>
<td>8.143</td>
<td>1.417</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C42[3][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s7/I3</td>
</tr>
<tr>
<td>8.596</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C42[3][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s7/F</td>
</tr>
<tr>
<td>9.264</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[3][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s6/I0</td>
</tr>
<tr>
<td>9.781</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R11C33[3][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s6/F</td>
</tr>
<tr>
<td>10.568</td>
<td>0.787</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/n17348_s1/I3</td>
</tr>
<tr>
<td>11.085</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R15C36[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/n17348_s1/F</td>
</tr>
<tr>
<td>12.209</td>
<td>1.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C34[3][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pc_30_s12/I3</td>
</tr>
<tr>
<td>12.662</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>69</td>
<td>R6C34[3][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pc_30_s12/F</td>
</tr>
<tr>
<td>15.884</td>
<td>3.223</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C40[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/n17408_s2/I1</td>
</tr>
<tr>
<td>16.346</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C40[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/n17408_s2/F</td>
</tr>
<tr>
<td>16.346</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C40[1][A]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_IBusCachedPlugin_injector_decodeInput_valid_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>21.416</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C40[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_IBusCachedPlugin_injector_decodeInput_valid_s1/CLK</td>
</tr>
<tr>
<td>21.381</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C40[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_IBusCachedPlugin_injector_decodeInput_valid_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.742, 36.426%; route: 9.790, 62.103%; tC2Q: 0.232, 1.472%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.068</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.313</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.381</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C42[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_0_s0/CLK</td>
</tr>
<tr>
<td>0.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>38</td>
<td>R27C42[0][B]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_0_s0/Q</td>
</tr>
<tr>
<td>2.263</td>
<td>1.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[3][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_0_s0/I1</td>
</tr>
<tr>
<td>2.634</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[3][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_0_s0/F</td>
</tr>
<tr>
<td>3.047</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_0_s/I1</td>
</tr>
<tr>
<td>3.418</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_0_s/COUT</td>
</tr>
<tr>
<td>3.418</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_1_s/CIN</td>
</tr>
<tr>
<td>3.453</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_1_s/COUT</td>
</tr>
<tr>
<td>3.453</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_2_s/CIN</td>
</tr>
<tr>
<td>3.489</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_2_s/COUT</td>
</tr>
<tr>
<td>3.489</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_s/CIN</td>
</tr>
<tr>
<td>3.524</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_s/COUT</td>
</tr>
<tr>
<td>3.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_4_s/CIN</td>
</tr>
<tr>
<td>3.559</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_4_s/COUT</td>
</tr>
<tr>
<td>3.559</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_5_s/CIN</td>
</tr>
<tr>
<td>3.594</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_5_s/COUT</td>
</tr>
<tr>
<td>3.594</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_6_s/CIN</td>
</tr>
<tr>
<td>3.629</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_6_s/COUT</td>
</tr>
<tr>
<td>3.629</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_7_s/CIN</td>
</tr>
<tr>
<td>3.665</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_7_s/COUT</td>
</tr>
<tr>
<td>3.665</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_8_s/CIN</td>
</tr>
<tr>
<td>3.700</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_8_s/COUT</td>
</tr>
<tr>
<td>3.700</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_9_s/CIN</td>
</tr>
<tr>
<td>3.735</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_9_s/COUT</td>
</tr>
<tr>
<td>3.735</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_10_s/CIN</td>
</tr>
<tr>
<td>3.770</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_10_s/COUT</td>
</tr>
<tr>
<td>3.770</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_11_s/CIN</td>
</tr>
<tr>
<td>3.805</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_11_s/COUT</td>
</tr>
<tr>
<td>3.805</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_12_s/CIN</td>
</tr>
<tr>
<td>3.841</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_12_s/COUT</td>
</tr>
<tr>
<td>3.841</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_13_s/CIN</td>
</tr>
<tr>
<td>3.876</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_13_s/COUT</td>
</tr>
<tr>
<td>3.876</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_14_s/CIN</td>
</tr>
<tr>
<td>3.911</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_14_s/COUT</td>
</tr>
<tr>
<td>3.911</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_15_s/CIN</td>
</tr>
<tr>
<td>3.946</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_15_s/COUT</td>
</tr>
<tr>
<td>3.946</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_16_s/CIN</td>
</tr>
<tr>
<td>3.981</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_16_s/COUT</td>
</tr>
<tr>
<td>3.981</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_17_s/CIN</td>
</tr>
<tr>
<td>4.017</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_17_s/COUT</td>
</tr>
<tr>
<td>4.017</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_18_s/CIN</td>
</tr>
<tr>
<td>4.052</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_18_s/COUT</td>
</tr>
<tr>
<td>4.052</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_19_s/CIN</td>
</tr>
<tr>
<td>4.087</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_19_s/COUT</td>
</tr>
<tr>
<td>4.087</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_20_s/CIN</td>
</tr>
<tr>
<td>4.122</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_20_s/COUT</td>
</tr>
<tr>
<td>4.122</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_21_s/CIN</td>
</tr>
<tr>
<td>4.157</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_21_s/COUT</td>
</tr>
<tr>
<td>4.157</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_22_s/CIN</td>
</tr>
<tr>
<td>4.193</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_22_s/COUT</td>
</tr>
<tr>
<td>4.193</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_23_s/CIN</td>
</tr>
<tr>
<td>4.228</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_23_s/COUT</td>
</tr>
<tr>
<td>4.228</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_24_s/CIN</td>
</tr>
<tr>
<td>4.263</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_24_s/COUT</td>
</tr>
<tr>
<td>4.263</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_25_s/CIN</td>
</tr>
<tr>
<td>4.298</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_25_s/COUT</td>
</tr>
<tr>
<td>4.298</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_26_s/CIN</td>
</tr>
<tr>
<td>4.333</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_26_s/COUT</td>
</tr>
<tr>
<td>4.333</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_27_s/CIN</td>
</tr>
<tr>
<td>4.369</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_27_s/COUT</td>
</tr>
<tr>
<td>4.369</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_28_s/CIN</td>
</tr>
<tr>
<td>4.404</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_28_s/COUT</td>
</tr>
<tr>
<td>4.404</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_29_s/CIN</td>
</tr>
<tr>
<td>4.439</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_29_s/COUT</td>
</tr>
<tr>
<td>4.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C41[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_30_s/CIN</td>
</tr>
<tr>
<td>4.474</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C41[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_30_s/COUT</td>
</tr>
<tr>
<td>4.474</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_31_s/CIN</td>
</tr>
<tr>
<td>4.944</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C41[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_31_s/SUM</td>
</tr>
<tr>
<td>4.949</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/execute_SrcPlugin_addSub_31_s0/I0</td>
</tr>
<tr>
<td>5.504</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C41[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/execute_SrcPlugin_addSub_31_s0/F</td>
</tr>
<tr>
<td>6.210</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C42[3][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s9/I2</td>
</tr>
<tr>
<td>6.727</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C42[3][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s9/F</td>
</tr>
<tr>
<td>8.143</td>
<td>1.417</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C42[3][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s7/I3</td>
</tr>
<tr>
<td>8.596</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C42[3][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s7/F</td>
</tr>
<tr>
<td>9.264</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[3][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s6/I0</td>
</tr>
<tr>
<td>9.781</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R11C33[3][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s6/F</td>
</tr>
<tr>
<td>10.568</td>
<td>0.787</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/n17348_s1/I3</td>
</tr>
<tr>
<td>11.085</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R15C36[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/n17348_s1/F</td>
</tr>
<tr>
<td>12.209</td>
<td>1.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C34[3][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pc_30_s12/I3</td>
</tr>
<tr>
<td>12.662</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>69</td>
<td>R6C34[3][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pc_30_s12/F</td>
</tr>
<tr>
<td>15.707</td>
<td>3.045</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C47[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1_s3/I3</td>
</tr>
<tr>
<td>16.169</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C47[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1_s3/F</td>
</tr>
<tr>
<td>16.313</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C47[2][A]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>21.416</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C47[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1_s1/CLK</td>
</tr>
<tr>
<td>21.381</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C47[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.742, 36.503%; route: 9.756, 62.023%; tC2Q: 0.232, 1.475%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.110</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.271</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.381</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pcReg_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C42[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_0_s0/CLK</td>
</tr>
<tr>
<td>0.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>38</td>
<td>R27C42[0][B]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_0_s0/Q</td>
</tr>
<tr>
<td>2.263</td>
<td>1.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[3][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_0_s0/I1</td>
</tr>
<tr>
<td>2.634</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[3][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_0_s0/F</td>
</tr>
<tr>
<td>3.047</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_0_s/I1</td>
</tr>
<tr>
<td>3.418</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_0_s/COUT</td>
</tr>
<tr>
<td>3.418</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_1_s/CIN</td>
</tr>
<tr>
<td>3.453</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_1_s/COUT</td>
</tr>
<tr>
<td>3.453</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_2_s/CIN</td>
</tr>
<tr>
<td>3.489</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_2_s/COUT</td>
</tr>
<tr>
<td>3.489</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_s/CIN</td>
</tr>
<tr>
<td>3.524</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_s/COUT</td>
</tr>
<tr>
<td>3.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_4_s/CIN</td>
</tr>
<tr>
<td>3.559</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_4_s/COUT</td>
</tr>
<tr>
<td>3.559</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_5_s/CIN</td>
</tr>
<tr>
<td>3.594</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_5_s/COUT</td>
</tr>
<tr>
<td>3.594</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_6_s/CIN</td>
</tr>
<tr>
<td>3.629</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_6_s/COUT</td>
</tr>
<tr>
<td>3.629</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_7_s/CIN</td>
</tr>
<tr>
<td>3.665</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_7_s/COUT</td>
</tr>
<tr>
<td>3.665</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_8_s/CIN</td>
</tr>
<tr>
<td>3.700</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_8_s/COUT</td>
</tr>
<tr>
<td>3.700</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_9_s/CIN</td>
</tr>
<tr>
<td>3.735</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_9_s/COUT</td>
</tr>
<tr>
<td>3.735</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_10_s/CIN</td>
</tr>
<tr>
<td>3.770</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_10_s/COUT</td>
</tr>
<tr>
<td>3.770</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_11_s/CIN</td>
</tr>
<tr>
<td>3.805</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_11_s/COUT</td>
</tr>
<tr>
<td>3.805</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_12_s/CIN</td>
</tr>
<tr>
<td>3.841</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_12_s/COUT</td>
</tr>
<tr>
<td>3.841</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_13_s/CIN</td>
</tr>
<tr>
<td>3.876</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_13_s/COUT</td>
</tr>
<tr>
<td>3.876</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_14_s/CIN</td>
</tr>
<tr>
<td>3.911</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_14_s/COUT</td>
</tr>
<tr>
<td>3.911</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_15_s/CIN</td>
</tr>
<tr>
<td>3.946</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_15_s/COUT</td>
</tr>
<tr>
<td>3.946</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_16_s/CIN</td>
</tr>
<tr>
<td>3.981</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_16_s/COUT</td>
</tr>
<tr>
<td>3.981</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_17_s/CIN</td>
</tr>
<tr>
<td>4.017</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_17_s/COUT</td>
</tr>
<tr>
<td>4.017</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_18_s/CIN</td>
</tr>
<tr>
<td>4.052</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_18_s/COUT</td>
</tr>
<tr>
<td>4.052</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_19_s/CIN</td>
</tr>
<tr>
<td>4.087</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_19_s/COUT</td>
</tr>
<tr>
<td>4.087</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_20_s/CIN</td>
</tr>
<tr>
<td>4.122</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_20_s/COUT</td>
</tr>
<tr>
<td>4.122</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_21_s/CIN</td>
</tr>
<tr>
<td>4.157</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_21_s/COUT</td>
</tr>
<tr>
<td>4.157</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_22_s/CIN</td>
</tr>
<tr>
<td>4.193</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_22_s/COUT</td>
</tr>
<tr>
<td>4.193</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_23_s/CIN</td>
</tr>
<tr>
<td>4.228</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_23_s/COUT</td>
</tr>
<tr>
<td>4.228</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_24_s/CIN</td>
</tr>
<tr>
<td>4.263</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_24_s/COUT</td>
</tr>
<tr>
<td>4.263</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_25_s/CIN</td>
</tr>
<tr>
<td>4.298</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_25_s/COUT</td>
</tr>
<tr>
<td>4.298</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_26_s/CIN</td>
</tr>
<tr>
<td>4.333</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_26_s/COUT</td>
</tr>
<tr>
<td>4.333</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_27_s/CIN</td>
</tr>
<tr>
<td>4.369</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_27_s/COUT</td>
</tr>
<tr>
<td>4.369</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_28_s/CIN</td>
</tr>
<tr>
<td>4.404</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_28_s/COUT</td>
</tr>
<tr>
<td>4.404</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_29_s/CIN</td>
</tr>
<tr>
<td>4.439</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_29_s/COUT</td>
</tr>
<tr>
<td>4.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C41[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_30_s/CIN</td>
</tr>
<tr>
<td>4.474</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C41[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_30_s/COUT</td>
</tr>
<tr>
<td>4.474</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_31_s/CIN</td>
</tr>
<tr>
<td>4.944</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C41[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_31_s/SUM</td>
</tr>
<tr>
<td>4.949</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/execute_SrcPlugin_addSub_31_s0/I0</td>
</tr>
<tr>
<td>5.504</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C41[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/execute_SrcPlugin_addSub_31_s0/F</td>
</tr>
<tr>
<td>6.210</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C42[3][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s9/I2</td>
</tr>
<tr>
<td>6.727</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C42[3][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s9/F</td>
</tr>
<tr>
<td>8.143</td>
<td>1.417</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C42[3][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s7/I3</td>
</tr>
<tr>
<td>8.596</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C42[3][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s7/F</td>
</tr>
<tr>
<td>9.264</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[3][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s6/I0</td>
</tr>
<tr>
<td>9.781</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R11C33[3][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s6/F</td>
</tr>
<tr>
<td>10.568</td>
<td>0.787</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/n17348_s1/I3</td>
</tr>
<tr>
<td>11.085</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R15C36[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/n17348_s1/F</td>
</tr>
<tr>
<td>12.463</td>
<td>1.378</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C31[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_IBusCachedPlugin_jump_pcLoad_payload_5_0_s14/I0</td>
</tr>
<tr>
<td>13.018</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R6C31[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_IBusCachedPlugin_jump_pcLoad_payload_5_0_s14/F</td>
</tr>
<tr>
<td>14.253</td>
<td>1.234</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C33[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pc_16_s2/I3</td>
</tr>
<tr>
<td>14.770</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C33[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pc_16_s2/F</td>
</tr>
<tr>
<td>15.701</td>
<td>0.931</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pc_16_s0/I2</td>
</tr>
<tr>
<td>16.271</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C38[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pc_16_s0/F</td>
</tr>
<tr>
<td>16.271</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[2][A]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pcReg_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>21.416</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pcReg_16_s0/CLK</td>
</tr>
<tr>
<td>21.381</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C38[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pcReg_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.469, 41.235%; route: 8.987, 57.286%; tC2Q: 0.232, 1.479%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.126</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.255</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.381</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pcReg_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C42[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_0_s0/CLK</td>
</tr>
<tr>
<td>0.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>38</td>
<td>R27C42[0][B]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_0_s0/Q</td>
</tr>
<tr>
<td>2.263</td>
<td>1.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[3][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_0_s0/I1</td>
</tr>
<tr>
<td>2.634</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[3][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_0_s0/F</td>
</tr>
<tr>
<td>3.047</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_0_s/I1</td>
</tr>
<tr>
<td>3.418</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_0_s/COUT</td>
</tr>
<tr>
<td>3.418</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_1_s/CIN</td>
</tr>
<tr>
<td>3.453</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_1_s/COUT</td>
</tr>
<tr>
<td>3.453</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_2_s/CIN</td>
</tr>
<tr>
<td>3.489</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_2_s/COUT</td>
</tr>
<tr>
<td>3.489</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_s/CIN</td>
</tr>
<tr>
<td>3.524</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_s/COUT</td>
</tr>
<tr>
<td>3.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_4_s/CIN</td>
</tr>
<tr>
<td>3.559</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_4_s/COUT</td>
</tr>
<tr>
<td>3.559</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_5_s/CIN</td>
</tr>
<tr>
<td>3.594</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_5_s/COUT</td>
</tr>
<tr>
<td>3.594</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_6_s/CIN</td>
</tr>
<tr>
<td>3.629</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_6_s/COUT</td>
</tr>
<tr>
<td>3.629</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_7_s/CIN</td>
</tr>
<tr>
<td>3.665</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_7_s/COUT</td>
</tr>
<tr>
<td>3.665</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_8_s/CIN</td>
</tr>
<tr>
<td>3.700</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_8_s/COUT</td>
</tr>
<tr>
<td>3.700</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_9_s/CIN</td>
</tr>
<tr>
<td>3.735</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_9_s/COUT</td>
</tr>
<tr>
<td>3.735</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_10_s/CIN</td>
</tr>
<tr>
<td>3.770</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_10_s/COUT</td>
</tr>
<tr>
<td>3.770</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_11_s/CIN</td>
</tr>
<tr>
<td>3.805</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_11_s/COUT</td>
</tr>
<tr>
<td>3.805</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_12_s/CIN</td>
</tr>
<tr>
<td>3.841</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_12_s/COUT</td>
</tr>
<tr>
<td>3.841</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_13_s/CIN</td>
</tr>
<tr>
<td>3.876</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_13_s/COUT</td>
</tr>
<tr>
<td>3.876</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_14_s/CIN</td>
</tr>
<tr>
<td>3.911</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_14_s/COUT</td>
</tr>
<tr>
<td>3.911</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_15_s/CIN</td>
</tr>
<tr>
<td>3.946</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_15_s/COUT</td>
</tr>
<tr>
<td>3.946</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_16_s/CIN</td>
</tr>
<tr>
<td>3.981</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_16_s/COUT</td>
</tr>
<tr>
<td>3.981</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_17_s/CIN</td>
</tr>
<tr>
<td>4.017</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_17_s/COUT</td>
</tr>
<tr>
<td>4.017</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_18_s/CIN</td>
</tr>
<tr>
<td>4.052</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_18_s/COUT</td>
</tr>
<tr>
<td>4.052</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_19_s/CIN</td>
</tr>
<tr>
<td>4.087</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_19_s/COUT</td>
</tr>
<tr>
<td>4.087</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_20_s/CIN</td>
</tr>
<tr>
<td>4.122</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_20_s/COUT</td>
</tr>
<tr>
<td>4.122</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_21_s/CIN</td>
</tr>
<tr>
<td>4.157</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_21_s/COUT</td>
</tr>
<tr>
<td>4.157</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_22_s/CIN</td>
</tr>
<tr>
<td>4.193</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_22_s/COUT</td>
</tr>
<tr>
<td>4.193</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_23_s/CIN</td>
</tr>
<tr>
<td>4.228</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_23_s/COUT</td>
</tr>
<tr>
<td>4.228</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_24_s/CIN</td>
</tr>
<tr>
<td>4.263</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_24_s/COUT</td>
</tr>
<tr>
<td>4.263</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_25_s/CIN</td>
</tr>
<tr>
<td>4.298</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_25_s/COUT</td>
</tr>
<tr>
<td>4.298</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_26_s/CIN</td>
</tr>
<tr>
<td>4.333</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_26_s/COUT</td>
</tr>
<tr>
<td>4.333</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_27_s/CIN</td>
</tr>
<tr>
<td>4.369</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_27_s/COUT</td>
</tr>
<tr>
<td>4.369</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_28_s/CIN</td>
</tr>
<tr>
<td>4.404</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_28_s/COUT</td>
</tr>
<tr>
<td>4.404</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_29_s/CIN</td>
</tr>
<tr>
<td>4.439</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_29_s/COUT</td>
</tr>
<tr>
<td>4.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C41[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_30_s/CIN</td>
</tr>
<tr>
<td>4.474</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C41[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_30_s/COUT</td>
</tr>
<tr>
<td>4.474</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_31_s/CIN</td>
</tr>
<tr>
<td>4.944</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C41[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_31_s/SUM</td>
</tr>
<tr>
<td>4.949</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/execute_SrcPlugin_addSub_31_s0/I0</td>
</tr>
<tr>
<td>5.504</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C41[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/execute_SrcPlugin_addSub_31_s0/F</td>
</tr>
<tr>
<td>6.210</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C42[3][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s9/I2</td>
</tr>
<tr>
<td>6.727</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C42[3][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s9/F</td>
</tr>
<tr>
<td>8.143</td>
<td>1.417</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C42[3][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s7/I3</td>
</tr>
<tr>
<td>8.596</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C42[3][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s7/F</td>
</tr>
<tr>
<td>9.264</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[3][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s6/I0</td>
</tr>
<tr>
<td>9.781</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R11C33[3][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s6/F</td>
</tr>
<tr>
<td>10.568</td>
<td>0.787</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/n17348_s1/I3</td>
</tr>
<tr>
<td>11.085</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R15C36[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/n17348_s1/F</td>
</tr>
<tr>
<td>12.463</td>
<td>1.378</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C31[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_IBusCachedPlugin_jump_pcLoad_payload_5_0_s14/I0</td>
</tr>
<tr>
<td>13.018</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R6C31[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_IBusCachedPlugin_jump_pcLoad_payload_5_0_s14/F</td>
</tr>
<tr>
<td>14.333</td>
<td>1.315</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[3][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pc_15_s2/I3</td>
</tr>
<tr>
<td>14.786</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C31[3][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pc_15_s2/F</td>
</tr>
<tr>
<td>15.884</td>
<td>1.097</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C42[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pc_15_s0/I2</td>
</tr>
<tr>
<td>16.255</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C42[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pc_15_s0/F</td>
</tr>
<tr>
<td>16.255</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C42[0][B]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pcReg_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>21.416</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C42[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pcReg_15_s0/CLK</td>
</tr>
<tr>
<td>21.381</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C42[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pcReg_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.206, 39.600%; route: 9.234, 58.920%; tC2Q: 0.232, 1.480%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.129</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.252</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.381</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pcReg_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C42[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_0_s0/CLK</td>
</tr>
<tr>
<td>0.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>38</td>
<td>R27C42[0][B]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_0_s0/Q</td>
</tr>
<tr>
<td>2.263</td>
<td>1.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[3][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_0_s0/I1</td>
</tr>
<tr>
<td>2.634</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[3][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_0_s0/F</td>
</tr>
<tr>
<td>3.047</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_0_s/I1</td>
</tr>
<tr>
<td>3.418</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_0_s/COUT</td>
</tr>
<tr>
<td>3.418</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_1_s/CIN</td>
</tr>
<tr>
<td>3.453</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_1_s/COUT</td>
</tr>
<tr>
<td>3.453</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_2_s/CIN</td>
</tr>
<tr>
<td>3.489</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_2_s/COUT</td>
</tr>
<tr>
<td>3.489</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_s/CIN</td>
</tr>
<tr>
<td>3.524</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_s/COUT</td>
</tr>
<tr>
<td>3.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_4_s/CIN</td>
</tr>
<tr>
<td>3.559</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_4_s/COUT</td>
</tr>
<tr>
<td>3.559</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C36[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_5_s/CIN</td>
</tr>
<tr>
<td>3.594</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_5_s/COUT</td>
</tr>
<tr>
<td>3.594</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_6_s/CIN</td>
</tr>
<tr>
<td>3.629</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_6_s/COUT</td>
</tr>
<tr>
<td>3.629</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_7_s/CIN</td>
</tr>
<tr>
<td>3.665</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_7_s/COUT</td>
</tr>
<tr>
<td>3.665</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_8_s/CIN</td>
</tr>
<tr>
<td>3.700</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_8_s/COUT</td>
</tr>
<tr>
<td>3.700</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_9_s/CIN</td>
</tr>
<tr>
<td>3.735</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_9_s/COUT</td>
</tr>
<tr>
<td>3.735</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_10_s/CIN</td>
</tr>
<tr>
<td>3.770</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_10_s/COUT</td>
</tr>
<tr>
<td>3.770</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C37[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_11_s/CIN</td>
</tr>
<tr>
<td>3.805</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_11_s/COUT</td>
</tr>
<tr>
<td>3.805</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_12_s/CIN</td>
</tr>
<tr>
<td>3.841</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_12_s/COUT</td>
</tr>
<tr>
<td>3.841</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_13_s/CIN</td>
</tr>
<tr>
<td>3.876</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_13_s/COUT</td>
</tr>
<tr>
<td>3.876</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_14_s/CIN</td>
</tr>
<tr>
<td>3.911</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_14_s/COUT</td>
</tr>
<tr>
<td>3.911</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_15_s/CIN</td>
</tr>
<tr>
<td>3.946</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_15_s/COUT</td>
</tr>
<tr>
<td>3.946</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_16_s/CIN</td>
</tr>
<tr>
<td>3.981</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_16_s/COUT</td>
</tr>
<tr>
<td>3.981</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C38[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_17_s/CIN</td>
</tr>
<tr>
<td>4.017</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_17_s/COUT</td>
</tr>
<tr>
<td>4.017</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_18_s/CIN</td>
</tr>
<tr>
<td>4.052</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_18_s/COUT</td>
</tr>
<tr>
<td>4.052</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_19_s/CIN</td>
</tr>
<tr>
<td>4.087</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_19_s/COUT</td>
</tr>
<tr>
<td>4.087</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_20_s/CIN</td>
</tr>
<tr>
<td>4.122</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_20_s/COUT</td>
</tr>
<tr>
<td>4.122</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_21_s/CIN</td>
</tr>
<tr>
<td>4.157</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_21_s/COUT</td>
</tr>
<tr>
<td>4.157</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_22_s/CIN</td>
</tr>
<tr>
<td>4.193</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_22_s/COUT</td>
</tr>
<tr>
<td>4.193</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C39[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_23_s/CIN</td>
</tr>
<tr>
<td>4.228</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_23_s/COUT</td>
</tr>
<tr>
<td>4.228</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_24_s/CIN</td>
</tr>
<tr>
<td>4.263</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_24_s/COUT</td>
</tr>
<tr>
<td>4.263</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_25_s/CIN</td>
</tr>
<tr>
<td>4.298</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_25_s/COUT</td>
</tr>
<tr>
<td>4.298</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_26_s/CIN</td>
</tr>
<tr>
<td>4.333</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_26_s/COUT</td>
</tr>
<tr>
<td>4.333</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_27_s/CIN</td>
</tr>
<tr>
<td>4.369</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_27_s/COUT</td>
</tr>
<tr>
<td>4.369</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_28_s/CIN</td>
</tr>
<tr>
<td>4.404</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_28_s/COUT</td>
</tr>
<tr>
<td>4.404</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_29_s/CIN</td>
</tr>
<tr>
<td>4.439</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_29_s/COUT</td>
</tr>
<tr>
<td>4.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C41[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_30_s/CIN</td>
</tr>
<tr>
<td>4.474</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C41[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_30_s/COUT</td>
</tr>
<tr>
<td>4.474</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_31_s/CIN</td>
</tr>
<tr>
<td>4.944</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C41[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_31_s/SUM</td>
</tr>
<tr>
<td>4.949</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/execute_SrcPlugin_addSub_31_s0/I0</td>
</tr>
<tr>
<td>5.504</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C41[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/execute_SrcPlugin_addSub_31_s0/F</td>
</tr>
<tr>
<td>6.210</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C42[3][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s9/I2</td>
</tr>
<tr>
<td>6.727</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C42[3][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s9/F</td>
</tr>
<tr>
<td>8.143</td>
<td>1.417</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C42[3][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s7/I3</td>
</tr>
<tr>
<td>8.596</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C42[3][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s7/F</td>
</tr>
<tr>
<td>9.264</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[3][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s6/I0</td>
</tr>
<tr>
<td>9.781</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R11C33[3][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_0_s6/F</td>
</tr>
<tr>
<td>10.568</td>
<td>0.787</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/n17348_s1/I3</td>
</tr>
<tr>
<td>11.085</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R15C36[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/n17348_s1/F</td>
</tr>
<tr>
<td>12.463</td>
<td>1.378</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C31[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_IBusCachedPlugin_jump_pcLoad_payload_5_0_s14/I0</td>
</tr>
<tr>
<td>13.018</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R6C31[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/_zz_IBusCachedPlugin_jump_pcLoad_payload_5_0_s14/F</td>
</tr>
<tr>
<td>14.229</td>
<td>1.211</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C35[3][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pc_26_s1/I2</td>
</tr>
<tr>
<td>14.746</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C35[3][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pc_26_s1/F</td>
</tr>
<tr>
<td>15.682</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C40[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pc_26_s0/I0</td>
</tr>
<tr>
<td>16.252</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C40[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pc_26_s0/F</td>
</tr>
<tr>
<td>16.252</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[1][B]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pcReg_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>21.416</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pcReg_26_s0/CLK</td>
</tr>
<tr>
<td>21.381</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C40[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pcReg_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.469, 41.285%; route: 8.968, 57.234%; tC2Q: 0.232, 1.481%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.201</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.973</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.773</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/dataCache_1/stageB_mmuRsp_physicalAddress_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/dataCache_1/ways_0_tags_ways_0_tags_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C23[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/dataCache_1/stageB_mmuRsp_physicalAddress_30_s0/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C23[2][A]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/dataCache_1/stageB_mmuRsp_physicalAddress_30_s0/Q</td>
</tr>
<tr>
<td>0.973</td>
<td>0.248</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/dataCache_1/ways_0_tags_ways_0_tags_0_0_s/DI[19]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/dataCache_1/ways_0_tags_ways_0_tags_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.773</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/dataCache_1/ways_0_tags_ways_0_tags_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.248, 55.078%; tC2Q: 0.202, 44.922%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.215</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.773</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/dataCache_1/stageB_mmuRsp_physicalAddress_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/dataCache_1/ways_0_tags_ways_0_tags_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C22[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/dataCache_1/stageB_mmuRsp_physicalAddress_24_s0/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C22[2][A]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/dataCache_1/stageB_mmuRsp_physicalAddress_24_s0/Q</td>
</tr>
<tr>
<td>0.987</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/dataCache_1/ways_0_tags_ways_0_tags_0_0_s/DI[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/dataCache_1/ways_0_tags_ways_0_tags_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.773</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/dataCache_1/ways_0_tags_ways_0_tags_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 56.429%; tC2Q: 0.202, 43.571%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.216</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.773</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/dataCache_1/stageB_mmuRsp_physicalAddress_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/dataCache_1/ways_0_tags_ways_0_tags_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C20[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/dataCache_1/stageB_mmuRsp_physicalAddress_19_s0/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R7C20[1][A]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/dataCache_1/stageB_mmuRsp_physicalAddress_19_s0/Q</td>
</tr>
<tr>
<td>0.988</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/dataCache_1/ways_0_tags_ways_0_tags_0_0_s/DI[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/dataCache_1/ways_0_tags_ways_0_tags_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.773</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/dataCache_1/ways_0_tags_ways_0_tags_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.263, 56.538%; tC2Q: 0.202, 43.462%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.216</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.773</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/dataCache_1/stageB_mmuRsp_physicalAddress_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/dataCache_1/ways_0_tags_ways_0_tags_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C20[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/dataCache_1/stageB_mmuRsp_physicalAddress_23_s0/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C20[2][B]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/dataCache_1/stageB_mmuRsp_physicalAddress_23_s0/Q</td>
</tr>
<tr>
<td>0.988</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/dataCache_1/ways_0_tags_ways_0_tags_0_0_s/DI[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/dataCache_1/ways_0_tags_ways_0_tags_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.773</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/dataCache_1/ways_0_tags_ways_0_tags_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.263, 56.544%; tC2Q: 0.202, 43.456%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.216</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.773</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/dataCache_1/stageB_mmuRsp_physicalAddress_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/dataCache_1/ways_0_tags_ways_0_tags_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C20[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/dataCache_1/stageB_mmuRsp_physicalAddress_14_s0/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R7C20[0][A]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/dataCache_1/stageB_mmuRsp_physicalAddress_14_s0/Q</td>
</tr>
<tr>
<td>0.988</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/dataCache_1/ways_0_tags_ways_0_tags_0_0_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/dataCache_1/ways_0_tags_ways_0_tags_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.773</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/dataCache_1/ways_0_tags_ways_0_tags_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.263, 56.544%; tC2Q: 0.202, 43.456%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.227</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.999</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.773</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/dataCache_1/stageB_mmuRsp_physicalAddress_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/dataCache_1/ways_0_tags_ways_0_tags_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/dataCache_1/stageB_mmuRsp_physicalAddress_31_s0/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>59</td>
<td>R11C22[1][A]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/dataCache_1/stageB_mmuRsp_physicalAddress_31_s0/Q</td>
</tr>
<tr>
<td>0.999</td>
<td>0.274</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/dataCache_1/ways_0_tags_ways_0_tags_0_0_s/DI[20]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/dataCache_1/ways_0_tags_ways_0_tags_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.773</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/dataCache_1/ways_0_tags_ways_0_tags_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.274, 57.543%; tC2Q: 0.202, 42.457%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.317</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.853</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.536</td>
</tr>
<tr>
<td class="label">From</td>
<td>soclinux_uart_tx_fifo_produce_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>storage_storage_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C14[2][A]</td>
<td>soclinux_uart_tx_fifo_produce_3_s0/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R39C14[2][A]</td>
<td style=" font-weight:bold;">soclinux_uart_tx_fifo_produce_3_s0/Q</td>
</tr>
<tr>
<td>0.853</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C14</td>
<td style=" font-weight:bold;">storage_storage_0_0_s/WAD[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C14</td>
<td>storage_storage_0_0_s/CLK</td>
</tr>
<tr>
<td>0.536</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C14</td>
<td>storage_storage_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.127, 38.685%; tC2Q: 0.202, 61.315%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.318</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.853</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.535</td>
</tr>
<tr>
<td class="label">From</td>
<td>leds_re_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>leds_mode_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C4[2][B]</td>
<td>leds_re_s0/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R23C4[2][B]</td>
<td style=" font-weight:bold;">leds_re_s0/Q</td>
</tr>
<tr>
<td>0.853</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C4[1][B]</td>
<td style=" font-weight:bold;">leds_mode_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C4[1][B]</td>
<td>leds_mode_s0/CLK</td>
</tr>
<tr>
<td>0.535</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C4[1][B]</td>
<td>leds_mode_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.127, 38.638%; tC2Q: 0.202, 61.362%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.325</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.098</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.773</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/dataCache_1/stageB_mmuRsp_physicalAddress_25_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/dataCache_1/ways_0_tags_ways_0_tags_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C23[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/dataCache_1/stageB_mmuRsp_physicalAddress_25_s0/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C23[2][B]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/dataCache_1/stageB_mmuRsp_physicalAddress_25_s0/Q</td>
</tr>
<tr>
<td>1.098</td>
<td>0.372</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/dataCache_1/ways_0_tags_ways_0_tags_0_0_s/DI[14]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/dataCache_1/ways_0_tags_ways_0_tags_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.773</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/dataCache_1/ways_0_tags_ways_0_tags_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.372, 64.834%; tC2Q: 0.202, 35.166%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.326</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.536</td>
</tr>
<tr>
<td class="label">From</td>
<td>soclinux_sdram_bankmachine4_produce_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>storage_6_storage_6_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C29[0][A]</td>
<td>soclinux_sdram_bankmachine4_produce_2_s0/CLK</td>
</tr>
<tr>
<td>0.725</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R49C29[0][A]</td>
<td style=" font-weight:bold;">soclinux_sdram_bankmachine4_produce_2_s0/Q</td>
</tr>
<tr>
<td>0.862</td>
<td>0.137</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C29</td>
<td style=" font-weight:bold;">storage_6_storage_6_0_1_s/WAD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C29</td>
<td>storage_6_storage_6_0_1_s/CLK</td>
</tr>
<tr>
<td>0.536</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R50C29</td>
<td>storage_6_storage_6_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 40.594%; tC2Q: 0.201, 59.406%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.327</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.099</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.773</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/dataCache_1/stageB_mmuRsp_physicalAddress_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/dataCache_1/ways_0_tags_ways_0_tags_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C20[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/dataCache_1/stageB_mmuRsp_physicalAddress_17_s0/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R6C20[1][A]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/dataCache_1/stageB_mmuRsp_physicalAddress_17_s0/Q</td>
</tr>
<tr>
<td>1.099</td>
<td>0.374</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/dataCache_1/ways_0_tags_ways_0_tags_0_0_s/DI[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/dataCache_1/ways_0_tags_ways_0_tags_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.773</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_logic_cpu/dataCache_1/ways_0_tags_ways_0_tags_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.374, 64.908%; tC2Q: 0.202, 35.092%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.327</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.861</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.535</td>
</tr>
<tr>
<td class="label">From</td>
<td>soclinux_timer_update_value_re_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>soclinux_timer_value_status_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C4[2][B]</td>
<td>soclinux_timer_update_value_re_s0/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>32</td>
<td>R18C4[2][B]</td>
<td style=" font-weight:bold;">soclinux_timer_update_value_re_s0/Q</td>
</tr>
<tr>
<td>0.861</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C4[1][A]</td>
<td style=" font-weight:bold;">soclinux_timer_value_status_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C4[1][A]</td>
<td>soclinux_timer_value_status_0_s0/CLK</td>
</tr>
<tr>
<td>0.535</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C4[1][A]</td>
<td>soclinux_timer_value_status_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 40.192%; tC2Q: 0.202, 59.808%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.327</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.863</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.536</td>
</tr>
<tr>
<td class="label">From</td>
<td>soclinux_sdram_bankmachine4_produce_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>storage_6_storage_6_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C29[1][B]</td>
<td>soclinux_sdram_bankmachine4_produce_1_s2/CLK</td>
</tr>
<tr>
<td>0.725</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R49C29[1][B]</td>
<td style=" font-weight:bold;">soclinux_sdram_bankmachine4_produce_1_s2/Q</td>
</tr>
<tr>
<td>0.863</td>
<td>0.138</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C29</td>
<td style=" font-weight:bold;">storage_6_storage_6_0_1_s/WAD[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C29</td>
<td>storage_6_storage_6_0_1_s/CLK</td>
</tr>
<tr>
<td>0.536</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R50C29</td>
<td>storage_6_storage_6_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.138, 40.758%; tC2Q: 0.201, 59.242%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.332</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.866</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.535</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_iBus_cmd_rValid_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_iBus_cmd_rData_fragment_address_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_iBus_cmd_rValid_s5/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>30</td>
<td>R5C16[0][A]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_iBus_cmd_rValid_s5/Q</td>
</tr>
<tr>
<td>0.866</td>
<td>0.141</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[1][B]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_iBus_cmd_rData_fragment_address_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_iBus_cmd_rData_fragment_address_8_s0/CLK</td>
</tr>
<tr>
<td>0.535</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C16[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_iBus_cmd_rData_fragment_address_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.141, 41.059%; tC2Q: 0.202, 58.941%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.332</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.866</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.535</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_iBus_cmd_rValid_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_iBus_cmd_rData_fragment_address_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_iBus_cmd_rValid_s5/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>30</td>
<td>R5C16[0][A]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_iBus_cmd_rValid_s5/Q</td>
</tr>
<tr>
<td>0.866</td>
<td>0.141</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[2][A]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_iBus_cmd_rData_fragment_address_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_iBus_cmd_rData_fragment_address_9_s0/CLK</td>
</tr>
<tr>
<td>0.535</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C16[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_iBus_cmd_rData_fragment_address_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.141, 41.059%; tC2Q: 0.202, 58.941%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.332</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.866</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.535</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_iBus_cmd_rValid_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_iBus_cmd_rData_fragment_address_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_iBus_cmd_rValid_s5/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>30</td>
<td>R5C16[0][A]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_iBus_cmd_rValid_s5/Q</td>
</tr>
<tr>
<td>0.866</td>
<td>0.141</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[2][B]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_iBus_cmd_rData_fragment_address_10_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_iBus_cmd_rData_fragment_address_10_s0/CLK</td>
</tr>
<tr>
<td>0.535</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C16[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_iBus_cmd_rData_fragment_address_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.141, 41.059%; tC2Q: 0.202, 58.941%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.332</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.866</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.535</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_iBus_cmd_rValid_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_iBus_cmd_rData_fragment_address_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_iBus_cmd_rValid_s5/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>30</td>
<td>R5C16[0][A]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_iBus_cmd_rValid_s5/Q</td>
</tr>
<tr>
<td>0.866</td>
<td>0.141</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[1][A]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_iBus_cmd_rData_fragment_address_14_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_iBus_cmd_rData_fragment_address_14_s0/CLK</td>
</tr>
<tr>
<td>0.535</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C16[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/cores_0_cpu_iBus_cmd_rData_fragment_address_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.141, 41.059%; tC2Q: 0.202, 58.941%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.333</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.868</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.535</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/peripheralBridge_logic/io_input_cmd_rValid_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/peripheralBridge_logic/io_input_cmd_rData_fragment_mask_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C11[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/peripheralBridge_logic/io_input_cmd_rValid_s1/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>96</td>
<td>R23C11[2][A]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/peripheralBridge_logic/io_input_cmd_rValid_s1/Q</td>
</tr>
<tr>
<td>0.868</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C11[1][A]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/peripheralBridge_logic/io_input_cmd_rData_fragment_mask_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C11[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/peripheralBridge_logic/io_input_cmd_rData_fragment_mask_1_s0/CLK</td>
</tr>
<tr>
<td>0.535</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C11[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/peripheralBridge_logic/io_input_cmd_rData_fragment_mask_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.142, 41.255%; tC2Q: 0.202, 58.745%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.333</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.868</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.535</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/peripheralBridge_logic/io_input_cmd_rValid_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/peripheralBridge_logic/io_input_cmd_rData_fragment_address_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C11[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/peripheralBridge_logic/io_input_cmd_rValid_s1/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>96</td>
<td>R23C11[2][A]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/peripheralBridge_logic/io_input_cmd_rValid_s1/Q</td>
</tr>
<tr>
<td>0.868</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C11[1][B]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/peripheralBridge_logic/io_input_cmd_rData_fragment_address_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C11[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/peripheralBridge_logic/io_input_cmd_rData_fragment_address_6_s0/CLK</td>
</tr>
<tr>
<td>0.535</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C11[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/peripheralBridge_logic/io_input_cmd_rData_fragment_address_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.142, 41.255%; tC2Q: 0.202, 58.745%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.333</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.868</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.535</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/iArbiter_bmb_cmd_rValid_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/iArbiter_bmb_cmd_rData_fragment_address_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C14[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/iArbiter_bmb_cmd_rValid_s5/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>34</td>
<td>R4C14[0][A]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/iArbiter_bmb_cmd_rValid_s5/Q</td>
</tr>
<tr>
<td>0.868</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C14[1][B]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/iArbiter_bmb_cmd_rData_fragment_address_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C14[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/iArbiter_bmb_cmd_rData_fragment_address_7_s0/CLK</td>
</tr>
<tr>
<td>0.535</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C14[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/iArbiter_bmb_cmd_rData_fragment_address_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.142, 41.269%; tC2Q: 0.202, 58.731%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.333</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.868</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.535</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/iArbiter_bmb_cmd_rValid_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/iArbiter_bmb_cmd_rData_fragment_address_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C14[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/iArbiter_bmb_cmd_rValid_s5/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>34</td>
<td>R4C14[0][A]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/iArbiter_bmb_cmd_rValid_s5/Q</td>
</tr>
<tr>
<td>0.868</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C14[2][B]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/iArbiter_bmb_cmd_rData_fragment_address_16_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C14[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/iArbiter_bmb_cmd_rData_fragment_address_16_s0/CLK</td>
</tr>
<tr>
<td>0.535</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C14[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc/iArbiter_bmb_cmd_rData_fragment_address_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.142, 41.269%; tC2Q: 0.202, 58.731%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.334</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.677</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.343</td>
</tr>
<tr>
<td class="label">From</td>
<td>DQS_1</td>
</tr>
<tr>
<td class="label">To</td>
<td>IDES4_MEM_15</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>PLL/CLKOUT</td>
</tr>
<tr>
<td>1.094</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>1.250</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>1.343</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>R56C45</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>1.677</td>
<td>0.334</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R56C45</td>
<td style=" font-weight:bold;">DQS_1/RPOINT[2]</td>
</tr>
<tr>
<td>1.677</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB43[A]</td>
<td style=" font-weight:bold;">IDES4_MEM_15/RADDR[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>PLL/CLKOUT</td>
</tr>
<tr>
<td>1.094</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>1.250</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>1.343</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB43[A]</td>
<td>IDES4_MEM_15/FCLK</td>
</tr>
<tr>
<td>1.343</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB43[A]</td>
<td>IDES4_MEM_15</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.334, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.334</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.677</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.343</td>
</tr>
<tr>
<td class="label">From</td>
<td>DQS_1</td>
</tr>
<tr>
<td class="label">To</td>
<td>IDES4_MEM_15</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>PLL/CLKOUT</td>
</tr>
<tr>
<td>1.094</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>1.250</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>1.343</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>R56C45</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>1.677</td>
<td>0.334</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R56C45</td>
<td style=" font-weight:bold;">DQS_1/RPOINT[1]</td>
</tr>
<tr>
<td>1.677</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB43[A]</td>
<td style=" font-weight:bold;">IDES4_MEM_15/RADDR[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>PLL/CLKOUT</td>
</tr>
<tr>
<td>1.094</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>1.250</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>1.343</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB43[A]</td>
<td>IDES4_MEM_15/FCLK</td>
</tr>
<tr>
<td>1.343</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB43[A]</td>
<td>IDES4_MEM_15</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.334, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.334</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.677</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.343</td>
</tr>
<tr>
<td class="label">From</td>
<td>DQS_1</td>
</tr>
<tr>
<td class="label">To</td>
<td>IDES4_MEM_15</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>PLL/CLKOUT</td>
</tr>
<tr>
<td>1.094</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>1.250</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>1.343</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>R56C45</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>1.677</td>
<td>0.334</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R56C45</td>
<td style=" font-weight:bold;">DQS_1/RPOINT[0]</td>
</tr>
<tr>
<td>1.677</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB43[A]</td>
<td style=" font-weight:bold;">IDES4_MEM_15/RADDR[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>PLL/CLKOUT</td>
</tr>
<tr>
<td>1.094</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>1.250</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>1.343</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB43[A]</td>
<td>IDES4_MEM_15/FCLK</td>
</tr>
<tr>
<td>1.343</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB43[A]</td>
<td>IDES4_MEM_15</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.334, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.334</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.677</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.343</td>
</tr>
<tr>
<td class="label">From</td>
<td>DQS_1</td>
</tr>
<tr>
<td class="label">To</td>
<td>IDES4_MEM_14</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>PLL/CLKOUT</td>
</tr>
<tr>
<td>1.094</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>1.250</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>1.343</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>R56C45</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>1.677</td>
<td>0.334</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R56C45</td>
<td style=" font-weight:bold;">DQS_1/RPOINT[2]</td>
</tr>
<tr>
<td>1.677</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB44[A]</td>
<td style=" font-weight:bold;">IDES4_MEM_14/RADDR[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>PLL/CLKOUT</td>
</tr>
<tr>
<td>1.094</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>1.250</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>1.343</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB44[A]</td>
<td>IDES4_MEM_14/FCLK</td>
</tr>
<tr>
<td>1.343</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB44[A]</td>
<td>IDES4_MEM_14</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.334, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.096</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>189.109</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>188.013</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw2ddrphy_reset1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk27_ibuf/I</td>
</tr>
<tr>
<td>185.867</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOT27[A]</td>
<td>clk27_ibuf/O</td>
</tr>
<tr>
<td>186.111</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C13[2][A]</td>
<td>gw2ddrphy_reset1_s0/CLK</td>
</tr>
<tr>
<td>186.343</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R38C13[2][A]</td>
<td style=" font-weight:bold;">gw2ddrphy_reset1_s0/Q</td>
</tr>
<tr>
<td>187.328</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C5[0][B]</td>
<td>n22901_s0/I2</td>
</tr>
<tr>
<td>187.883</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C5[0][B]</td>
<td style=" background: #97FFFF;">n22901_s0/F</td>
</tr>
<tr>
<td>189.109</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C14[2][A]</td>
<td style=" font-weight:bold;">DFFP_3/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>187.500</td>
<td>187.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>187.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>187.839</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>188.083</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C14[2][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>188.048</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DFFP_3</td>
</tr>
<tr>
<td>188.012</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C14[2][A]</td>
<td>DFFP_3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.343</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 18.512%; route: 2.211, 73.750%; tC2Q: 0.232, 7.738%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.096</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>189.109</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>188.013</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw2ddrphy_reset1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DFFP_2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk27_ibuf/I</td>
</tr>
<tr>
<td>185.867</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOT27[A]</td>
<td>clk27_ibuf/O</td>
</tr>
<tr>
<td>186.111</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C13[2][A]</td>
<td>gw2ddrphy_reset1_s0/CLK</td>
</tr>
<tr>
<td>186.343</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R38C13[2][A]</td>
<td style=" font-weight:bold;">gw2ddrphy_reset1_s0/Q</td>
</tr>
<tr>
<td>187.328</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C5[0][B]</td>
<td>n22901_s0/I2</td>
</tr>
<tr>
<td>187.883</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C5[0][B]</td>
<td style=" background: #97FFFF;">n22901_s0/F</td>
</tr>
<tr>
<td>189.109</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C14[2][B]</td>
<td style=" font-weight:bold;">DFFP_2/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>187.500</td>
<td>187.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>187.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>187.839</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>188.083</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C14[2][B]</td>
<td>DFFP_2/CLK</td>
</tr>
<tr>
<td>188.048</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DFFP_2</td>
</tr>
<tr>
<td>188.012</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C14[2][B]</td>
<td>DFFP_2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.343</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 18.512%; route: 2.211, 73.750%; tC2Q: 0.232, 7.738%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.416</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>262.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>262.013</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw2ddrphy_reset1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLKDIV</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>259.259</td>
<td>259.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>259.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>259.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk27_ibuf/I</td>
</tr>
<tr>
<td>259.941</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOT27[A]</td>
<td>clk27_ibuf/O</td>
</tr>
<tr>
<td>260.185</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C13[2][A]</td>
<td>gw2ddrphy_reset1_s0/CLK</td>
</tr>
<tr>
<td>260.417</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R38C13[2][A]</td>
<td style=" font-weight:bold;">gw2ddrphy_reset1_s0/Q</td>
</tr>
<tr>
<td>260.832</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C16[1][A]</td>
<td>n21075_s2/I0</td>
</tr>
<tr>
<td>261.381</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C16[1][A]</td>
<td style=" background: #97FFFF;">n21075_s2/F</td>
</tr>
<tr>
<td>262.429</td>
<td>1.048</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BOTTOMSIDE[0]</td>
<td style=" font-weight:bold;">CLKDIV/RESETN</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>260.416</td>
<td>260.416</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>260.416</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>261.510</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>PLL/CLKOUT</td>
</tr>
<tr>
<td>261.510</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>261.692</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>262.078</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/HCLKIN</td>
</tr>
<tr>
<td>262.043</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV</td>
</tr>
<tr>
<td>262.013</td>
<td>-0.030</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.736</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.157</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.549, 24.462%; route: 1.463, 65.200%; tC2Q: 0.232, 10.338%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.182, 32.023%; route: 0.386, 67.977%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.506</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.591</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.097</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>DQS_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C14[2][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>0.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1338</td>
<td>R36C14[2][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>2.591</td>
<td>1.776</td>
<td>tNET</td>
<td>FF</td>
<td>9</td>
<td>R56C45</td>
<td style=" font-weight:bold;">DQS_1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.208</td>
<td>5.208</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.208</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.302</td>
<td>1.094</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>PLL/CLKOUT</td>
</tr>
<tr>
<td>6.302</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>6.488</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>6.619</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C45</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>6.584</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DQS_1</td>
</tr>
<tr>
<td>6.097</td>
<td>-0.487</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C45</td>
<td>DQS_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.828</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.208</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.776, 88.448%; tC2Q: 0.232, 11.552%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 58.604%; route: 0.131, 41.396%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.506</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.591</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.097</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>DQS</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C14[2][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>0.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1338</td>
<td>R36C14[2][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>2.591</td>
<td>1.776</td>
<td>tNET</td>
<td>FF</td>
<td>9</td>
<td>R56C12</td>
<td style=" font-weight:bold;">DQS/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.208</td>
<td>5.208</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.208</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.302</td>
<td>1.094</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>PLL/CLKOUT</td>
</tr>
<tr>
<td>6.302</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>6.488</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>6.619</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C12</td>
<td>DQS/FCLK</td>
</tr>
<tr>
<td>6.584</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DQS</td>
</tr>
<tr>
<td>6.097</td>
<td>-0.487</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C12</td>
<td>DQS</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.828</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.208</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.776, 88.448%; tC2Q: 0.232, 11.552%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 58.604%; route: 0.131, 41.396%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.842</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.591</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_24</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C14[2][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>0.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1338</td>
<td>R36C14[2][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>2.591</td>
<td>1.776</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB48[A]</td>
<td style=" font-weight:bold;">OSER4_24/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.208</td>
<td>5.208</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.208</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.302</td>
<td>1.094</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>PLL/CLKOUT</td>
</tr>
<tr>
<td>6.302</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>6.488</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>6.619</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB48[A]</td>
<td>OSER4_24/FCLK</td>
</tr>
<tr>
<td>6.584</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_24</td>
</tr>
<tr>
<td>6.433</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB48[A]</td>
<td>OSER4_24</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.828</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.208</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.776, 88.448%; tC2Q: 0.232, 11.552%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 58.604%; route: 0.131, 41.396%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.842</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.591</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_23</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C14[2][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>0.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1338</td>
<td>R36C14[2][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>2.591</td>
<td>1.776</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB34[A]</td>
<td style=" font-weight:bold;">OSER4_23/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.208</td>
<td>5.208</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.208</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.302</td>
<td>1.094</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>PLL/CLKOUT</td>
</tr>
<tr>
<td>6.302</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>6.488</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>6.619</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB34[A]</td>
<td>OSER4_23/FCLK</td>
</tr>
<tr>
<td>6.584</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_23</td>
</tr>
<tr>
<td>6.433</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB34[A]</td>
<td>OSER4_23</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.828</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.208</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.776, 88.448%; tC2Q: 0.232, 11.552%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 58.604%; route: 0.131, 41.396%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.842</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.591</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_22</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C14[2][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>0.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1338</td>
<td>R36C14[2][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>2.591</td>
<td>1.776</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB30[A]</td>
<td style=" font-weight:bold;">OSER4_22/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.208</td>
<td>5.208</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.208</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.302</td>
<td>1.094</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>PLL/CLKOUT</td>
</tr>
<tr>
<td>6.302</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>6.488</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>6.619</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB30[A]</td>
<td>OSER4_22/FCLK</td>
</tr>
<tr>
<td>6.584</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_22</td>
</tr>
<tr>
<td>6.433</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB30[A]</td>
<td>OSER4_22</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.828</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.208</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.776, 88.448%; tC2Q: 0.232, 11.552%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 58.604%; route: 0.131, 41.396%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.842</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.591</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_21</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C14[2][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>0.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1338</td>
<td>R36C14[2][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>2.591</td>
<td>1.776</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB54[A]</td>
<td style=" font-weight:bold;">OSER4_21/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.208</td>
<td>5.208</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.208</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.302</td>
<td>1.094</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>PLL/CLKOUT</td>
</tr>
<tr>
<td>6.302</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>6.488</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>6.619</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB54[A]</td>
<td>OSER4_21/FCLK</td>
</tr>
<tr>
<td>6.584</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_21</td>
</tr>
<tr>
<td>6.433</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB54[A]</td>
<td>OSER4_21</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.828</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.208</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.776, 88.448%; tC2Q: 0.232, 11.552%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 58.604%; route: 0.131, 41.396%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.842</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.591</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_20</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C14[2][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>0.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1338</td>
<td>R36C14[2][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>2.591</td>
<td>1.776</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB52[A]</td>
<td style=" font-weight:bold;">OSER4_20/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.208</td>
<td>5.208</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.208</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.302</td>
<td>1.094</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>PLL/CLKOUT</td>
</tr>
<tr>
<td>6.302</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>6.488</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>6.619</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB52[A]</td>
<td>OSER4_20/FCLK</td>
</tr>
<tr>
<td>6.584</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_20</td>
</tr>
<tr>
<td>6.433</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB52[A]</td>
<td>OSER4_20</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.828</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.208</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.776, 88.448%; tC2Q: 0.232, 11.552%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 58.604%; route: 0.131, 41.396%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.842</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.591</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_19</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C14[2][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>0.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1338</td>
<td>R36C14[2][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>2.591</td>
<td>1.776</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB35[A]</td>
<td style=" font-weight:bold;">OSER4_19/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.208</td>
<td>5.208</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.208</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.302</td>
<td>1.094</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>PLL/CLKOUT</td>
</tr>
<tr>
<td>6.302</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>6.488</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>6.619</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB35[A]</td>
<td>OSER4_19/FCLK</td>
</tr>
<tr>
<td>6.584</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_19</td>
</tr>
<tr>
<td>6.433</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB35[A]</td>
<td>OSER4_19</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.828</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.208</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.776, 88.448%; tC2Q: 0.232, 11.552%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 58.604%; route: 0.131, 41.396%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.702</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.591</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.294</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>DQS_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C14[2][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>0.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1338</td>
<td>R36C14[2][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>2.591</td>
<td>1.776</td>
<td>tNET</td>
<td>FF</td>
<td>9</td>
<td>R56C45</td>
<td style=" font-weight:bold;">DQS_1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>10.417</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.510</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>PLL/CLKOUT</td>
</tr>
<tr>
<td>11.510</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>11.692</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>11.818</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C45</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>11.783</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DQS_1</td>
</tr>
<tr>
<td>11.294</td>
<td>-0.489</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C45</td>
<td>DQS_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.818</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.417</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.776, 88.448%; tC2Q: 0.232, 11.552%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.182, 59.219%; route: 0.125, 40.781%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.702</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.591</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.294</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>DQS</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C14[2][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>0.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1338</td>
<td>R36C14[2][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>2.591</td>
<td>1.776</td>
<td>tNET</td>
<td>FF</td>
<td>9</td>
<td>R56C12</td>
<td style=" font-weight:bold;">DQS/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>10.417</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.510</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>PLL/CLKOUT</td>
</tr>
<tr>
<td>11.510</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>11.692</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>11.818</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C12</td>
<td>DQS/FCLK</td>
</tr>
<tr>
<td>11.783</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DQS</td>
</tr>
<tr>
<td>11.294</td>
<td>-0.489</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C12</td>
<td>DQS</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.818</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.417</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.776, 88.448%; tC2Q: 0.232, 11.552%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.182, 59.219%; route: 0.125, 40.781%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.038</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.591</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.630</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_24</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C14[2][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>0.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1338</td>
<td>R36C14[2][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>2.591</td>
<td>1.776</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB48[A]</td>
<td style=" font-weight:bold;">OSER4_24/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>10.417</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.510</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>PLL/CLKOUT</td>
</tr>
<tr>
<td>11.510</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>11.692</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>11.818</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB48[A]</td>
<td>OSER4_24/FCLK</td>
</tr>
<tr>
<td>11.783</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_24</td>
</tr>
<tr>
<td>11.630</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB48[A]</td>
<td>OSER4_24</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.818</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.417</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.776, 88.448%; tC2Q: 0.232, 11.552%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.182, 59.219%; route: 0.125, 40.781%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.038</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.591</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.630</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_23</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C14[2][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>0.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1338</td>
<td>R36C14[2][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>2.591</td>
<td>1.776</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB34[A]</td>
<td style=" font-weight:bold;">OSER4_23/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>10.417</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.510</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>PLL/CLKOUT</td>
</tr>
<tr>
<td>11.510</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>11.692</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>11.818</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB34[A]</td>
<td>OSER4_23/FCLK</td>
</tr>
<tr>
<td>11.783</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_23</td>
</tr>
<tr>
<td>11.630</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB34[A]</td>
<td>OSER4_23</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.818</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.417</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.776, 88.448%; tC2Q: 0.232, 11.552%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.182, 59.219%; route: 0.125, 40.781%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.038</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.591</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.630</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_22</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C14[2][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>0.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1338</td>
<td>R36C14[2][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>2.591</td>
<td>1.776</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB30[A]</td>
<td style=" font-weight:bold;">OSER4_22/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>10.417</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.510</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>PLL/CLKOUT</td>
</tr>
<tr>
<td>11.510</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>11.692</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>11.818</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB30[A]</td>
<td>OSER4_22/FCLK</td>
</tr>
<tr>
<td>11.783</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_22</td>
</tr>
<tr>
<td>11.630</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB30[A]</td>
<td>OSER4_22</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.818</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.417</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.776, 88.448%; tC2Q: 0.232, 11.552%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.182, 59.219%; route: 0.125, 40.781%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.038</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.591</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.630</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_21</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C14[2][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>0.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1338</td>
<td>R36C14[2][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>2.591</td>
<td>1.776</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB54[A]</td>
<td style=" font-weight:bold;">OSER4_21/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>10.417</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.510</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>PLL/CLKOUT</td>
</tr>
<tr>
<td>11.510</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>11.692</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>11.818</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB54[A]</td>
<td>OSER4_21/FCLK</td>
</tr>
<tr>
<td>11.783</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_21</td>
</tr>
<tr>
<td>11.630</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB54[A]</td>
<td>OSER4_21</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.818</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.417</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.776, 88.448%; tC2Q: 0.232, 11.552%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.182, 59.219%; route: 0.125, 40.781%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.038</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.591</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.630</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_20</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C14[2][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>0.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1338</td>
<td>R36C14[2][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>2.591</td>
<td>1.776</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB52[A]</td>
<td style=" font-weight:bold;">OSER4_20/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>10.417</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.510</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>PLL/CLKOUT</td>
</tr>
<tr>
<td>11.510</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>11.692</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>11.818</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB52[A]</td>
<td>OSER4_20/FCLK</td>
</tr>
<tr>
<td>11.783</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_20</td>
</tr>
<tr>
<td>11.630</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB52[A]</td>
<td>OSER4_20</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.818</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.417</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.776, 88.448%; tC2Q: 0.232, 11.552%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.182, 59.219%; route: 0.125, 40.781%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.327</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.591</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.918</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>DQS_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C14[2][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>0.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1338</td>
<td>R36C14[2][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>2.591</td>
<td>1.776</td>
<td>tNET</td>
<td>FF</td>
<td>9</td>
<td>R56C45</td>
<td style=" font-weight:bold;">DQS_1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>21.416</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C45</td>
<td>DQS_1/PCLK</td>
</tr>
<tr>
<td>20.918</td>
<td>-0.498</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C45</td>
<td>DQS_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.776, 88.448%; tC2Q: 0.232, 11.552%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.327</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.591</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.918</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>DQS</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C14[2][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>0.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1338</td>
<td>R36C14[2][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>2.591</td>
<td>1.776</td>
<td>tNET</td>
<td>FF</td>
<td>9</td>
<td>R56C12</td>
<td style=" font-weight:bold;">DQS/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>21.416</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C12</td>
<td>DQS/PCLK</td>
</tr>
<tr>
<td>20.918</td>
<td>-0.498</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C12</td>
<td>DQS</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.776, 88.448%; tC2Q: 0.232, 11.552%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.672</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.591</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_24</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C14[2][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>0.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1338</td>
<td>R36C14[2][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>2.591</td>
<td>1.776</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB48[A]</td>
<td style=" font-weight:bold;">OSER4_24/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>21.416</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB48[A]</td>
<td>OSER4_24/PCLK</td>
</tr>
<tr>
<td>21.263</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB48[A]</td>
<td>OSER4_24</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.776, 88.448%; tC2Q: 0.232, 11.552%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.672</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.591</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_23</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C14[2][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>0.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1338</td>
<td>R36C14[2][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>2.591</td>
<td>1.776</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB34[A]</td>
<td style=" font-weight:bold;">OSER4_23/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>21.416</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB34[A]</td>
<td>OSER4_23/PCLK</td>
</tr>
<tr>
<td>21.263</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB34[A]</td>
<td>OSER4_23</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.776, 88.448%; tC2Q: 0.232, 11.552%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.672</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.591</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_22</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C14[2][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>0.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1338</td>
<td>R36C14[2][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>2.591</td>
<td>1.776</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB30[A]</td>
<td style=" font-weight:bold;">OSER4_22/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>21.416</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB30[A]</td>
<td>OSER4_22/PCLK</td>
</tr>
<tr>
<td>21.263</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB30[A]</td>
<td>OSER4_22</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.776, 88.448%; tC2Q: 0.232, 11.552%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.672</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.591</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_21</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C14[2][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>0.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1338</td>
<td>R36C14[2][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>2.591</td>
<td>1.776</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB54[A]</td>
<td style=" font-weight:bold;">OSER4_21/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>21.416</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB54[A]</td>
<td>OSER4_21/PCLK</td>
</tr>
<tr>
<td>21.263</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB54[A]</td>
<td>OSER4_21</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.776, 88.448%; tC2Q: 0.232, 11.552%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.672</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.591</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_20</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C14[2][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>0.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1338</td>
<td>R36C14[2][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>2.591</td>
<td>1.776</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB52[A]</td>
<td style=" font-weight:bold;">OSER4_20/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>21.416</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB52[A]</td>
<td>OSER4_20/PCLK</td>
</tr>
<tr>
<td>21.263</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB52[A]</td>
<td>OSER4_20</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.776, 88.448%; tC2Q: 0.232, 11.552%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.899</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_19</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C14[2][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1338</td>
<td>R36C14[2][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>1.884</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB43[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_19/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>PLL/CLKOUT</td>
</tr>
<tr>
<td>1.094</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>1.250</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>1.343</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C45</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>1.711</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R56C45</td>
<td>DQS_1/DQSW270</td>
</tr>
<tr>
<td>1.711</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB43[A]</td>
<td>OSER4_MEM_19/TCLK</td>
</tr>
<tr>
<td>1.746</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_19</td>
</tr>
<tr>
<td>1.899</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB43[A]</td>
<td>OSER4_MEM_19</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.187</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.158, 85.149%; tC2Q: 0.202, 14.851%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.524, 84.890%; route: 0.093, 15.110%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.899</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_18</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C14[2][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1338</td>
<td>R36C14[2][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>1.884</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB44[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_18/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>PLL/CLKOUT</td>
</tr>
<tr>
<td>1.094</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>1.250</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>1.343</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C45</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>1.711</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R56C45</td>
<td>DQS_1/DQSW270</td>
</tr>
<tr>
<td>1.711</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB44[A]</td>
<td>OSER4_MEM_18/TCLK</td>
</tr>
<tr>
<td>1.746</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_18</td>
</tr>
<tr>
<td>1.899</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB44[A]</td>
<td>OSER4_MEM_18</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.187</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.158, 85.149%; tC2Q: 0.202, 14.851%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.524, 84.890%; route: 0.093, 15.110%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.899</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_17</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C14[2][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1338</td>
<td>R36C14[2][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>1.884</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB32[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_17/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>PLL/CLKOUT</td>
</tr>
<tr>
<td>1.094</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>1.250</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>1.343</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C45</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>1.711</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R56C45</td>
<td>DQS_1/DQSW270</td>
</tr>
<tr>
<td>1.711</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB32[A]</td>
<td>OSER4_MEM_17/TCLK</td>
</tr>
<tr>
<td>1.746</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_17</td>
</tr>
<tr>
<td>1.899</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB32[A]</td>
<td>OSER4_MEM_17</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.187</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.158, 85.149%; tC2Q: 0.202, 14.851%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.524, 84.890%; route: 0.093, 15.110%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.899</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_16</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C14[2][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1338</td>
<td>R36C14[2][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>1.884</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB45[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_16/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>PLL/CLKOUT</td>
</tr>
<tr>
<td>1.094</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>1.250</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>1.343</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C45</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>1.711</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R56C45</td>
<td>DQS_1/DQSW270</td>
</tr>
<tr>
<td>1.711</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB45[A]</td>
<td>OSER4_MEM_16/TCLK</td>
</tr>
<tr>
<td>1.746</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_16</td>
</tr>
<tr>
<td>1.899</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB45[A]</td>
<td>OSER4_MEM_16</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.187</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.158, 85.149%; tC2Q: 0.202, 14.851%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.524, 84.890%; route: 0.093, 15.110%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.899</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_15</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C14[2][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1338</td>
<td>R36C14[2][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>1.884</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB38[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_15/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>PLL/CLKOUT</td>
</tr>
<tr>
<td>1.094</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>1.250</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>1.343</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C45</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>1.711</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R56C45</td>
<td>DQS_1/DQSW270</td>
</tr>
<tr>
<td>1.711</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB38[A]</td>
<td>OSER4_MEM_15/TCLK</td>
</tr>
<tr>
<td>1.746</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_15</td>
</tr>
<tr>
<td>1.899</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB38[A]</td>
<td>OSER4_MEM_15</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.187</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.158, 85.149%; tC2Q: 0.202, 14.851%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.524, 84.890%; route: 0.093, 15.110%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.899</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_14</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C14[2][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1338</td>
<td>R36C14[2][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>1.884</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB41[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_14/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>PLL/CLKOUT</td>
</tr>
<tr>
<td>1.094</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>1.250</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>1.343</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C45</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>1.711</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R56C45</td>
<td>DQS_1/DQSW270</td>
</tr>
<tr>
<td>1.711</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB41[A]</td>
<td>OSER4_MEM_14/TCLK</td>
</tr>
<tr>
<td>1.746</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_14</td>
</tr>
<tr>
<td>1.899</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB41[A]</td>
<td>OSER4_MEM_14</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.187</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.158, 85.149%; tC2Q: 0.202, 14.851%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.524, 84.890%; route: 0.093, 15.110%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.899</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_13</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C14[2][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1338</td>
<td>R36C14[2][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>1.884</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB39[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_13/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>PLL/CLKOUT</td>
</tr>
<tr>
<td>1.094</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>1.250</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>1.343</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C45</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>1.711</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R56C45</td>
<td>DQS_1/DQSW270</td>
</tr>
<tr>
<td>1.711</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB39[A]</td>
<td>OSER4_MEM_13/TCLK</td>
</tr>
<tr>
<td>1.746</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_13</td>
</tr>
<tr>
<td>1.899</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB39[A]</td>
<td>OSER4_MEM_13</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.187</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.158, 85.149%; tC2Q: 0.202, 14.851%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.524, 84.890%; route: 0.093, 15.110%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.353</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.531</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_19</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C14[2][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1338</td>
<td>R36C14[2][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>1.884</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB43[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_19/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>PLL/CLKOUT</td>
</tr>
<tr>
<td>1.094</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>1.250</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>1.343</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB43[A]</td>
<td>OSER4_MEM_19/FCLK</td>
</tr>
<tr>
<td>1.378</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_19</td>
</tr>
<tr>
<td>1.531</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB43[A]</td>
<td>OSER4_MEM_19</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.819</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.158, 85.149%; tC2Q: 0.202, 14.851%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.353</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.531</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_18</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C14[2][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1338</td>
<td>R36C14[2][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>1.884</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB44[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_18/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>PLL/CLKOUT</td>
</tr>
<tr>
<td>1.094</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>1.250</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>1.343</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB44[A]</td>
<td>OSER4_MEM_18/FCLK</td>
</tr>
<tr>
<td>1.378</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_18</td>
</tr>
<tr>
<td>1.531</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB44[A]</td>
<td>OSER4_MEM_18</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.819</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.158, 85.149%; tC2Q: 0.202, 14.851%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.353</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.531</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_17</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C14[2][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1338</td>
<td>R36C14[2][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>1.884</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB32[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_17/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>PLL/CLKOUT</td>
</tr>
<tr>
<td>1.094</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>1.250</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>1.343</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB32[A]</td>
<td>OSER4_MEM_17/FCLK</td>
</tr>
<tr>
<td>1.378</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_17</td>
</tr>
<tr>
<td>1.531</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB32[A]</td>
<td>OSER4_MEM_17</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.819</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.158, 85.149%; tC2Q: 0.202, 14.851%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.353</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.531</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_16</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C14[2][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1338</td>
<td>R36C14[2][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>1.884</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB45[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_16/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>PLL/CLKOUT</td>
</tr>
<tr>
<td>1.094</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>1.250</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>1.343</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB45[A]</td>
<td>OSER4_MEM_16/FCLK</td>
</tr>
<tr>
<td>1.378</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_16</td>
</tr>
<tr>
<td>1.531</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB45[A]</td>
<td>OSER4_MEM_16</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.819</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.158, 85.149%; tC2Q: 0.202, 14.851%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.353</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.531</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_15</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C14[2][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1338</td>
<td>R36C14[2][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>1.884</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB38[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_15/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>PLL/CLKOUT</td>
</tr>
<tr>
<td>1.094</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>1.250</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>1.343</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB38[A]</td>
<td>OSER4_MEM_15/FCLK</td>
</tr>
<tr>
<td>1.378</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_15</td>
</tr>
<tr>
<td>1.531</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB38[A]</td>
<td>OSER4_MEM_15</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.819</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.158, 85.149%; tC2Q: 0.202, 14.851%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.353</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.531</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_14</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C14[2][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1338</td>
<td>R36C14[2][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>1.884</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB41[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_14/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>PLL/CLKOUT</td>
</tr>
<tr>
<td>1.094</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>1.250</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>1.343</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB41[A]</td>
<td>OSER4_MEM_14/FCLK</td>
</tr>
<tr>
<td>1.378</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_14</td>
</tr>
<tr>
<td>1.531</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB41[A]</td>
<td>OSER4_MEM_14</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.819</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.158, 85.149%; tC2Q: 0.202, 14.851%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.207</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_19</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C14[2][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1338</td>
<td>R36C14[2][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>1.884</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB43[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_19/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB43[A]</td>
<td>OSER4_MEM_19/PCLK</td>
</tr>
<tr>
<td>0.677</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB43[A]</td>
<td>OSER4_MEM_19</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.158, 85.149%; tC2Q: 0.202, 14.851%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.207</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_18</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C14[2][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1338</td>
<td>R36C14[2][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>1.884</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB44[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_18/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB44[A]</td>
<td>OSER4_MEM_18/PCLK</td>
</tr>
<tr>
<td>0.677</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB44[A]</td>
<td>OSER4_MEM_18</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.158, 85.149%; tC2Q: 0.202, 14.851%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.207</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_17</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C14[2][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1338</td>
<td>R36C14[2][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>1.884</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB32[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_17/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB32[A]</td>
<td>OSER4_MEM_17/PCLK</td>
</tr>
<tr>
<td>0.677</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB32[A]</td>
<td>OSER4_MEM_17</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.158, 85.149%; tC2Q: 0.202, 14.851%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.207</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_16</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C14[2][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1338</td>
<td>R36C14[2][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>1.884</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB45[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_16/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB45[A]</td>
<td>OSER4_MEM_16/PCLK</td>
</tr>
<tr>
<td>0.677</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB45[A]</td>
<td>OSER4_MEM_16</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.158, 85.149%; tC2Q: 0.202, 14.851%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.207</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_15</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C14[2][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1338</td>
<td>R36C14[2][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>1.884</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB38[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_15/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB38[A]</td>
<td>OSER4_MEM_15/PCLK</td>
</tr>
<tr>
<td>0.677</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB38[A]</td>
<td>OSER4_MEM_15</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.158, 85.149%; tC2Q: 0.202, 14.851%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.207</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_14</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C14[2][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1338</td>
<td>R36C14[2][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>1.884</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB41[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_14/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB41[A]</td>
<td>OSER4_MEM_14/PCLK</td>
</tr>
<tr>
<td>0.677</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB41[A]</td>
<td>OSER4_MEM_14</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.158, 85.149%; tC2Q: 0.202, 14.851%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.163</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-3.279</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_19</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C14[2][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1338</td>
<td>R36C14[2][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>1.884</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB43[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_19/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-5.208</td>
<td>-5.208</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-5.208</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-4.115</td>
<td>1.094</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>PLL/CLKOUT</td>
</tr>
<tr>
<td>-4.115</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>-3.953</td>
<td>0.162</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>-3.854</td>
<td>0.099</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C45</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>-3.465</td>
<td>0.389</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R56C45</td>
<td>DQS_1/DQSW270</td>
</tr>
<tr>
<td>-3.465</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB43[A]</td>
<td>OSER4_MEM_19/TCLK</td>
</tr>
<tr>
<td>-3.430</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_19</td>
</tr>
<tr>
<td>-3.279</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB43[A]</td>
<td>OSER4_MEM_19</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.219</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.208</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.158, 85.149%; tC2Q: 0.202, 14.851%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.551, 84.834%; route: 0.099, 15.166%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.163</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-3.279</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_18</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C14[2][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1338</td>
<td>R36C14[2][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>1.884</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB44[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_18/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-5.208</td>
<td>-5.208</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-5.208</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-4.115</td>
<td>1.094</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>PLL/CLKOUT</td>
</tr>
<tr>
<td>-4.115</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>-3.953</td>
<td>0.162</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>-3.854</td>
<td>0.099</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C45</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>-3.465</td>
<td>0.389</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R56C45</td>
<td>DQS_1/DQSW270</td>
</tr>
<tr>
<td>-3.465</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB44[A]</td>
<td>OSER4_MEM_18/TCLK</td>
</tr>
<tr>
<td>-3.430</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_18</td>
</tr>
<tr>
<td>-3.279</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB44[A]</td>
<td>OSER4_MEM_18</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.219</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.208</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.158, 85.149%; tC2Q: 0.202, 14.851%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.551, 84.834%; route: 0.099, 15.166%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.163</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-3.279</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_17</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C14[2][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1338</td>
<td>R36C14[2][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>1.884</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB32[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_17/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-5.208</td>
<td>-5.208</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-5.208</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-4.115</td>
<td>1.094</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>PLL/CLKOUT</td>
</tr>
<tr>
<td>-4.115</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>-3.953</td>
<td>0.162</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>-3.854</td>
<td>0.099</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C45</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>-3.465</td>
<td>0.389</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R56C45</td>
<td>DQS_1/DQSW270</td>
</tr>
<tr>
<td>-3.465</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB32[A]</td>
<td>OSER4_MEM_17/TCLK</td>
</tr>
<tr>
<td>-3.430</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_17</td>
</tr>
<tr>
<td>-3.279</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB32[A]</td>
<td>OSER4_MEM_17</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.219</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.208</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.158, 85.149%; tC2Q: 0.202, 14.851%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.551, 84.834%; route: 0.099, 15.166%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.163</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-3.279</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_16</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C14[2][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1338</td>
<td>R36C14[2][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>1.884</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB45[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_16/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-5.208</td>
<td>-5.208</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-5.208</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-4.115</td>
<td>1.094</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>PLL/CLKOUT</td>
</tr>
<tr>
<td>-4.115</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>-3.953</td>
<td>0.162</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>-3.854</td>
<td>0.099</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C45</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>-3.465</td>
<td>0.389</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R56C45</td>
<td>DQS_1/DQSW270</td>
</tr>
<tr>
<td>-3.465</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB45[A]</td>
<td>OSER4_MEM_16/TCLK</td>
</tr>
<tr>
<td>-3.430</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_16</td>
</tr>
<tr>
<td>-3.279</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB45[A]</td>
<td>OSER4_MEM_16</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.219</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.208</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.158, 85.149%; tC2Q: 0.202, 14.851%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.551, 84.834%; route: 0.099, 15.166%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.163</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-3.279</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_15</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C14[2][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1338</td>
<td>R36C14[2][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>1.884</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB38[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_15/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-5.208</td>
<td>-5.208</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-5.208</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-4.115</td>
<td>1.094</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>PLL/CLKOUT</td>
</tr>
<tr>
<td>-4.115</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>-3.953</td>
<td>0.162</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>-3.854</td>
<td>0.099</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C45</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>-3.465</td>
<td>0.389</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R56C45</td>
<td>DQS_1/DQSW270</td>
</tr>
<tr>
<td>-3.465</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB38[A]</td>
<td>OSER4_MEM_15/TCLK</td>
</tr>
<tr>
<td>-3.430</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_15</td>
</tr>
<tr>
<td>-3.279</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB38[A]</td>
<td>OSER4_MEM_15</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.219</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.208</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.158, 85.149%; tC2Q: 0.202, 14.851%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.551, 84.834%; route: 0.099, 15.166%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.163</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-3.279</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_14</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5623</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C14[2][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1338</td>
<td>R36C14[2][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>1.884</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB41[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_14/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-5.208</td>
<td>-5.208</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-5.208</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-4.115</td>
<td>1.094</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>PLL/CLKOUT</td>
</tr>
<tr>
<td>-4.115</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>-3.953</td>
<td>0.162</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>-3.854</td>
<td>0.099</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C45</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>-3.465</td>
<td>0.389</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R56C45</td>
<td>DQS_1/DQSW270</td>
</tr>
<tr>
<td>-3.465</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB41[A]</td>
<td>OSER4_MEM_14/TCLK</td>
</tr>
<tr>
<td>-3.430</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_14</td>
</tr>
<tr>
<td>-3.279</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB41[A]</td>
<td>OSER4_MEM_14</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.219</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.208</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.158, 85.149%; tC2Q: 0.202, 14.851%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.551, 84.834%; route: 0.099, 15.166%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>9.340</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>10.340</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DFFP_2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.756</td>
<td>0.339</td>
<td>tCL</td>
<td>FF</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>11.017</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>DFFP_2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>21.357</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>DFFP_2/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>9.340</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>10.340</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>builder_count_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.756</td>
<td>0.339</td>
<td>tCL</td>
<td>FF</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>11.017</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>builder_count_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>21.357</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>builder_count_11_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>9.340</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>10.340</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>builder_count_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.756</td>
<td>0.339</td>
<td>tCL</td>
<td>FF</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>11.017</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>builder_count_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>21.357</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>builder_count_3_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>9.340</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>10.340</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>soclinux_bus_errors_31_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.756</td>
<td>0.339</td>
<td>tCL</td>
<td>FF</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>11.017</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>soclinux_bus_errors_31_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>21.357</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>soclinux_bus_errors_31_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>9.340</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>10.340</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>soclinux_bus_errors_29_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.756</td>
<td>0.339</td>
<td>tCL</td>
<td>FF</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>11.017</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>soclinux_bus_errors_29_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>21.357</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>soclinux_bus_errors_29_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>9.340</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>10.340</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>soclinux_bus_errors_28_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.756</td>
<td>0.339</td>
<td>tCL</td>
<td>FF</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>11.017</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>soclinux_bus_errors_28_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>21.357</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>soclinux_bus_errors_28_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>9.340</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>10.340</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>soclinux_rx_phase_29_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.756</td>
<td>0.339</td>
<td>tCL</td>
<td>FF</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>11.017</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>soclinux_rx_phase_29_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>21.357</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>soclinux_rx_phase_29_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>9.340</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>10.340</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw2ddrphy_dq_i_bitslip_o_d0_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.756</td>
<td>0.339</td>
<td>tCL</td>
<td>FF</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>11.017</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>gw2ddrphy_dq_i_bitslip_o_d0_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>21.357</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>gw2ddrphy_dq_i_bitslip_o_d0_1_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>9.340</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>10.340</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw2ddrphy_bitslip8_r_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.756</td>
<td>0.339</td>
<td>tCL</td>
<td>FF</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>11.017</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>gw2ddrphy_bitslip8_r_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>21.357</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>gw2ddrphy_bitslip8_r_2_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>9.340</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>10.340</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>builder_soclinux_new_master_rdata_valid1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.756</td>
<td>0.339</td>
<td>tCL</td>
<td>FF</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>11.017</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>builder_soclinux_new_master_rdata_valid1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>21.357</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>builder_soclinux_new_master_rdata_valid1_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>5623</td>
<td>sys_clk</td>
<td>1.997</td>
<td>0.261</td>
</tr>
<tr>
<td>1338</td>
<td>sys_rst</td>
<td>3.506</td>
<td>2.147</td>
</tr>
<tr>
<td>432</td>
<td>soclinux_sdram_storage[0]</td>
<td>14.764</td>
<td>4.203</td>
</tr>
<tr>
<td>406</td>
<td>systemCd_logic_outputReset</td>
<td>19.045</td>
<td>1.522</td>
</tr>
<tr>
<td>284</td>
<td>execute_to_memory_IS_DBUS_SHARING_8</td>
<td>10.405</td>
<td>5.375</td>
</tr>
<tr>
<td>262</td>
<td>decode_to_execute_PC_31_6</td>
<td>6.328</td>
<td>3.154</td>
</tr>
<tr>
<td>162</td>
<td>memory_to_writeBack_INSTRUCTION_29_8</td>
<td>13.131</td>
<td>3.390</td>
</tr>
<tr>
<td>160</td>
<td>soclinux_data_port_dat_w_127_6</td>
<td>10.733</td>
<td>3.133</td>
</tr>
<tr>
<td>158</td>
<td>sram_adr0[6]</td>
<td>10.250</td>
<td>1.399</td>
</tr>
<tr>
<td>155</td>
<td>toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValidN</td>
<td>15.826</td>
<td>1.748</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R3C37</td>
<td>91.67%</td>
</tr>
<tr>
<td>R29C37</td>
<td>90.28%</td>
</tr>
<tr>
<td>R36C7</td>
<td>90.28%</td>
</tr>
<tr>
<td>R20C27</td>
<td>90.28%</td>
</tr>
<tr>
<td>R21C27</td>
<td>90.28%</td>
</tr>
<tr>
<td>R44C39</td>
<td>90.28%</td>
</tr>
<tr>
<td>R42C9</td>
<td>90.28%</td>
</tr>
<tr>
<td>R13C51</td>
<td>88.89%</td>
</tr>
<tr>
<td>R26C7</td>
<td>88.89%</td>
</tr>
<tr>
<td>R12C36</td>
<td>88.89%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk27 -period 37.037 [get_ports {clk27}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
