<map id="lib/Target/AMDGPU/AMDGPUFrameLowering.h" name="lib/Target/AMDGPU/AMDGPUFrameLowering.h">
<area shape="rect" id="node1" title="Interface to describe a layout of a stack frame on an AMDGPU target." alt="" coords="1795,5,2044,47"/>
<area shape="rect" id="node2" href="$AMDGPUFrameLowering_8cpp.html" title=" " alt="" coords="1535,95,1784,136"/>
<area shape="rect" id="node3" href="$R600FrameLowering_8h.html" title=" " alt="" coords="1808,95,2031,136"/>
<area shape="rect" id="node20" href="$SIFrameLowering_8h.html" title=" " alt="" coords="7373,95,7575,136"/>
<area shape="rect" id="node4" href="$R600FrameLowering_8cpp.html" title=" " alt="" coords="5,259,228,300"/>
<area shape="rect" id="node5" href="$R600Subtarget_8h.html" title="AMDGPU R600 specific subclass of TargetSubtarget." alt="" coords="1791,184,2048,211"/>
<area shape="rect" id="node6" href="$AMDGPUInstCombineIntrinsic_8cpp.html" title=" " alt="" coords="3653,259,3885,300"/>
<area shape="rect" id="node7" href="$AMDGPUTargetMachine_8h.html" title="The AMDGPU TargetMachine interface definition for hw codgen targets." alt="" coords="3381,259,3629,300"/>
<area shape="rect" id="node8" href="$AMDILCFGStructurizer_8cpp.html" title=" " alt="" coords="2061,266,2380,293"/>
<area shape="rect" id="node9" href="$R600AsmPrinter_8cpp.html" title="The R600AsmPrinter is used to print both assembly string and also binary code." alt="" coords="2405,259,2615,300"/>
<area shape="rect" id="node10" href="$R600ClauseMergePass_8cpp.html" title="R600EmitClauseMarker pass emits CFAlu instruction in a conservative maneer." alt="" coords="2639,259,2866,300"/>
<area shape="rect" id="node11" href="$R600ControlFlowFinalizer_8cpp.html" title="This pass compute turns all control flow pseudo instructions into native one computing their address ..." alt="" coords="2890,259,3119,300"/>
<area shape="rect" id="node12" href="$R600EmitClauseMarkers_8cpp.html" title="Add CF_ALU." alt="" coords="3144,259,3356,300"/>
<area shape="rect" id="node13" href="$R600ExpandSpecialInstrs_8cpp.html" title="Vector, Reduction, and Cube instructions need to fill the entire instruction group to work correctly." alt="" coords="252,259,483,300"/>
<area shape="rect" id="node14" href="$R600InstrInfo_8cpp.html" title="R600 Implementation of TargetInstrInfo." alt="" coords="507,259,718,300"/>
<area shape="rect" id="node15" href="$R600ISelLowering_8cpp.html" title="Custom DAG lowering for R600." alt="" coords="743,259,949,300"/>
<area shape="rect" id="node16" href="$R600MachineScheduler_8cpp.html" title="R600 Machine Scheduler interface." alt="" coords="974,259,1211,300"/>
<area shape="rect" id="node17" href="$R600OptimizeVectorRegisters_8cpp.html" title="This pass merges inputs of swizzeable instructions into vector sharing common data and/or have enough..." alt="" coords="1236,259,1477,300"/>
<area shape="rect" id="node18" href="$R600Packetizer_8cpp.html" title="This pass implements instructions packetization for R600." alt="" coords="1502,266,1777,293"/>
<area shape="rect" id="node19" href="$R600RegisterInfo_8cpp.html" title="R600 implementation of the TargetRegisterInfo class." alt="" coords="1801,259,2037,300"/>
<area shape="rect" id="node21" href="$GCNSubtarget_8h.html" title="AMD GCN specific subclass of TargetSubtarget." alt="" coords="7347,184,7601,211"/>
<area shape="rect" id="node48" href="$SIFrameLowering_8cpp.html" title=" " alt="" coords="11571,259,11774,300"/>
<area shape="rect" id="node22" href="$AMDGPUAnnotateKernelFeatures_8cpp.html" title=" " alt="" coords="5883,259,6150,300"/>
<area shape="rect" id="node23" href="$AMDGPUAsmPrinter_8cpp.html" title="The AMDGPUAsmPrinter is used to print both assembly string and also binary code." alt="" coords="6174,259,6411,300"/>
<area shape="rect" id="node24" href="$AMDGPUAtomicOptimizer_8cpp.html" title="This pass optimizes atomic operations by using a single lane of a wavefront to perform the atomic ope..." alt="" coords="6436,259,6691,300"/>
<area shape="rect" id="node25" href="$AMDGPUAttributor_8cpp.html" title=" " alt="" coords="6715,266,7011,293"/>
<area shape="rect" id="node26" href="$AMDGPUHSAMetadataStreamer_8cpp.html" title="AMDGPU HSA Metadata Streamer." alt="" coords="7035,259,7334,300"/>
<area shape="rect" id="node27" href="$AMDGPUISelLowering_8cpp.html" title="This is the parent TargetLowering class for hardware code gen targets." alt="" coords="7358,259,7590,300"/>
<area shape="rect" id="node28" href="$AMDGPULibCalls_8cpp.html" title="This file does AMD library function optimizations." alt="" coords="7614,259,7841,300"/>
<area shape="rect" id="node29" href="$AMDGPULowerKernelArguments_8cpp.html" title=" " alt="" coords="7865,259,8112,300"/>
<area shape="rect" id="node30" href="$AMDGPUMachineCFGStructurizer_8cpp.html" title=" " alt="" coords="8136,259,8399,300"/>
<area shape="rect" id="node31" href="$AMDGPUMIRFormatter_8cpp.html" title="Implementation of AMDGPU overrides of MIRFormatter." alt="" coords="8423,266,8746,293"/>
<area shape="rect" id="node32" href="$AMDGPUPostLegalizerCombiner_8cpp.html" title=" " alt="" coords="8771,259,9007,300"/>
<area shape="rect" id="node33" href="$AMDGPUPreLegalizerCombiner_8cpp.html" title=" " alt="" coords="9031,259,9261,300"/>
<area shape="rect" id="node34" href="$AMDGPUPromoteAlloca_8cpp.html" title=" " alt="" coords="9285,259,9548,300"/>
<area shape="rect" id="node35" href="$AMDGPURegBankCombiner_8cpp.html" title=" " alt="" coords="9572,259,9805,300"/>
<area shape="rect" id="node36" href="$AMDGPURegisterBankInfo_8cpp.html" title="This file implements the targeting of the RegisterBankInfo class for AMDGPU." alt="" coords="9829,259,10092,300"/>
<area shape="rect" id="node37" href="$AMDGPUReplaceLDSUseWithPointer_8cpp.html" title=" " alt="" coords="10116,259,10376,300"/>
<area shape="rect" id="node38" href="$AMDGPUResourceUsageAnalysis_8cpp.html" title="Analyzes how many registers and other resources are used by functions." alt="" coords="10400,259,10668,300"/>
<area shape="rect" id="node39" href="$GCNDPPCombine_8cpp.html" title=" " alt="" coords="10692,266,10981,293"/>
<area shape="rect" id="node40" href="$GCNHazardRecognizer_8cpp.html" title=" " alt="" coords="11006,259,11230,300"/>
<area shape="rect" id="node41" href="$GCNNSAReassign_8cpp.html" title="Try to reassign registers on GFX10+ from non&#45;sequential to sequential in NSA image instructions." alt="" coords="11255,266,11547,293"/>
<area shape="rect" id="node42" href="$GCNPreRAOptimizations_8cpp.html" title="This pass combines split register tuple initialization into a single psuedo:" alt="" coords="3909,259,4108,300"/>
<area shape="rect" id="node43" href="$GCNRegPressure_8h.html" title="This file defines the GCNRegPressure class, which tracks registry pressure by bookkeeping number of S..." alt="" coords="4133,259,4335,300"/>
<area shape="rect" id="node44" href="$SIAnnotateControlFlow_8cpp.html" title="Annotates the control flow with hardware specific intrinsics." alt="" coords="4360,259,4580,300"/>
<area shape="rect" id="node45" href="$SIFixSGPRCopies_8cpp.html" title="Copies from VGPR to SGPR registers are illegal and the register coalescer will sometimes generate the..." alt="" coords="4604,266,4891,293"/>
<area shape="rect" id="node46" href="$SIFixVGPRCopies_8cpp.html" title="Add implicit use of exec to vector register copies." alt="" coords="4915,266,5201,293"/>
<area shape="rect" id="node47" href="$SIFoldOperands_8cpp.html" title=" " alt="" coords="5225,259,5413,300"/>
<area shape="rect" id="node49" href="$SIInsertHardClauses_8cpp.html" title="Insert s_clause instructions to form hard clauses." alt="" coords="5437,259,5636,300"/>
<area shape="rect" id="node50" href="$SIInsertWaitcnts_8cpp.html" title="Insert wait instructions for memory reads and writes." alt="" coords="5660,259,5859,300"/>
</map>
