Info (10281): Verilog HDL Declaration information at source_product_description_info_frame.sv(7): object "VENDOR_NAME" differs only in case from object "vendor_name" in the same scope File: C:/Users/ohnaka/work/github/X68k-KeplerX-RTL/RTL/submodules/hdmi/src/source_product_description_info_frame.sv Line: 7
Info (10281): Verilog HDL Declaration information at source_product_description_info_frame.sv(8): object "PRODUCT_DESCRIPTION" differs only in case from object "product_description" in the same scope File: C:/Users/ohnaka/work/github/X68k-KeplerX-RTL/RTL/submodules/hdmi/src/source_product_description_info_frame.sv Line: 8
Warning (10273): Verilog HDL warning at packet_picker.sv(42): extended using "x" or "z" File: C:/Users/ohnaka/work/github/X68k-KeplerX-RTL/RTL/submodules/hdmi/src/packet_picker.sv Line: 42
Warning (10273): Verilog HDL warning at packet_picker.sv(43): extended using "x" or "z" File: C:/Users/ohnaka/work/github/X68k-KeplerX-RTL/RTL/submodules/hdmi/src/packet_picker.sv Line: 43
Warning (10273): Verilog HDL warning at packet_picker.sv(44): extended using "x" or "z" File: C:/Users/ohnaka/work/github/X68k-KeplerX-RTL/RTL/submodules/hdmi/src/packet_picker.sv Line: 44
Warning (10273): Verilog HDL warning at packet_picker.sv(45): extended using "x" or "z" File: C:/Users/ohnaka/work/github/X68k-KeplerX-RTL/RTL/submodules/hdmi/src/packet_picker.sv Line: 45
Warning (10273): Verilog HDL warning at packet_picker.sv(46): extended using "x" or "z" File: C:/Users/ohnaka/work/github/X68k-KeplerX-RTL/RTL/submodules/hdmi/src/packet_picker.sv Line: 46
Warning (10268): Verilog HDL information at packet_picker.sv(118): always construct contains both blocking and non-blocking assignments File: C:/Users/ohnaka/work/github/X68k-KeplerX-RTL/RTL/submodules/hdmi/src/packet_picker.sv Line: 118
Warning (10273): Verilog HDL warning at packet_picker.sv(161): extended using "x" or "z" File: C:/Users/ohnaka/work/github/X68k-KeplerX-RTL/RTL/submodules/hdmi/src/packet_picker.sv Line: 161
Warning (10268): Verilog HDL information at hdmi.sv(318): always construct contains both blocking and non-blocking assignments File: C:/Users/ohnaka/work/github/X68k-KeplerX-RTL/RTL/submodules/hdmi/src/hdmi.sv Line: 318
Warning (10273): Verilog HDL warning at audio_sample_packet.sv(103): extended using "x" or "z" File: C:/Users/ohnaka/work/github/X68k-KeplerX-RTL/RTL/submodules/hdmi/src/audio_sample_packet.sv Line: 103
Warning (10273): Verilog HDL warning at audio_clock_regeneration_packet.sv(61): extended using "x" or "z" File: C:/Users/ohnaka/work/github/X68k-KeplerX-RTL/RTL/submodules/hdmi/src/audio_clock_regeneration_packet.sv Line: 61
Info (10281): Verilog HDL Declaration information at nios2_system_mm_interconnect_2_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/ohnaka/work/github/X68k-KeplerX-RTL/GreenPAK/fpga-writer/QuartusII/nios2/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_2_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios2_system_mm_interconnect_2_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/ohnaka/work/github/X68k-KeplerX-RTL/GreenPAK/fpga-writer/QuartusII/nios2/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_2_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at nios2_system_mm_interconnect_2_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/ohnaka/work/github/X68k-KeplerX-RTL/GreenPAK/fpga-writer/QuartusII/nios2/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_2_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios2_system_mm_interconnect_2_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/ohnaka/work/github/X68k-KeplerX-RTL/GreenPAK/fpga-writer/QuartusII/nios2/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_2_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object "BYTE_TO_WORD_SHIFT" differs only in case from object "byte_to_word_shift" in the same scope File: C:/Users/ohnaka/work/github/X68k-KeplerX-RTL/GreenPAK/fpga-writer/QuartusII/nios2/nios2_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 139
Info (10281): Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object "addr_incr" differs only in case from object "ADDR_INCR" in the same scope File: C:/Users/ohnaka/work/github/X68k-KeplerX-RTL/GreenPAK/fpga-writer/QuartusII/nios2/nios2_system/synthesis/submodules/altera_wrap_burst_converter.sv Line: 279
Info (10281): Verilog HDL Declaration information at nios2_system_mm_interconnect_1_router_013.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/ohnaka/work/github/X68k-KeplerX-RTL/GreenPAK/fpga-writer/QuartusII/nios2/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_1_router_013.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios2_system_mm_interconnect_1_router_013.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/ohnaka/work/github/X68k-KeplerX-RTL/GreenPAK/fpga-writer/QuartusII/nios2/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_1_router_013.sv Line: 49
Info (10281): Verilog HDL Declaration information at nios2_system_mm_interconnect_1_router_007.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/ohnaka/work/github/X68k-KeplerX-RTL/GreenPAK/fpga-writer/QuartusII/nios2/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_1_router_007.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios2_system_mm_interconnect_1_router_007.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/ohnaka/work/github/X68k-KeplerX-RTL/GreenPAK/fpga-writer/QuartusII/nios2/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_1_router_007.sv Line: 49
Info (10281): Verilog HDL Declaration information at nios2_system_mm_interconnect_1_router_006.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/ohnaka/work/github/X68k-KeplerX-RTL/GreenPAK/fpga-writer/QuartusII/nios2/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_1_router_006.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios2_system_mm_interconnect_1_router_006.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/ohnaka/work/github/X68k-KeplerX-RTL/GreenPAK/fpga-writer/QuartusII/nios2/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_1_router_006.sv Line: 49
Info (10281): Verilog HDL Declaration information at nios2_system_mm_interconnect_1_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/ohnaka/work/github/X68k-KeplerX-RTL/GreenPAK/fpga-writer/QuartusII/nios2/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_1_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios2_system_mm_interconnect_1_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/ohnaka/work/github/X68k-KeplerX-RTL/GreenPAK/fpga-writer/QuartusII/nios2/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_1_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at nios2_system_mm_interconnect_1_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/ohnaka/work/github/X68k-KeplerX-RTL/GreenPAK/fpga-writer/QuartusII/nios2/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_1_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios2_system_mm_interconnect_1_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/ohnaka/work/github/X68k-KeplerX-RTL/GreenPAK/fpga-writer/QuartusII/nios2/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_1_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at nios2_system_mm_interconnect_1_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/ohnaka/work/github/X68k-KeplerX-RTL/GreenPAK/fpga-writer/QuartusII/nios2/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_1_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios2_system_mm_interconnect_1_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/ohnaka/work/github/X68k-KeplerX-RTL/GreenPAK/fpga-writer/QuartusII/nios2/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_1_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at nios2_system_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/ohnaka/work/github/X68k-KeplerX-RTL/GreenPAK/fpga-writer/QuartusII/nios2/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios2_system_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/ohnaka/work/github/X68k-KeplerX-RTL/GreenPAK/fpga-writer/QuartusII/nios2/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at nios2_system_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/ohnaka/work/github/X68k-KeplerX-RTL/GreenPAK/fpga-writer/QuartusII/nios2/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios2_system_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/ohnaka/work/github/X68k-KeplerX-RTL/GreenPAK/fpga-writer/QuartusII/nios2/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router.sv Line: 49
Warning (10273): Verilog HDL warning at altr_i2c_condt_det.v(164): extended using "x" or "z" File: C:/Users/ohnaka/work/github/X68k-KeplerX-RTL/GreenPAK/fpga-writer/QuartusII/nios2/nios2_system/synthesis/submodules/altr_i2c_condt_det.v Line: 164
Info (10281): Verilog HDL Declaration information at altr_i2c_condt_det.v(39): object "bus_idle" differs only in case from object "BUS_IDLE" in the same scope File: C:/Users/ohnaka/work/github/X68k-KeplerX-RTL/GreenPAK/fpga-writer/QuartusII/nios2/nios2_system/synthesis/submodules/altr_i2c_condt_det.v Line: 39
Warning (10273): Verilog HDL warning at altr_i2c_rxshifter.v(264): extended using "x" or "z" File: C:/Users/ohnaka/work/github/X68k-KeplerX-RTL/GreenPAK/fpga-writer/QuartusII/nios2/nios2_system/synthesis/submodules/altr_i2c_rxshifter.v Line: 264
Warning (10273): Verilog HDL warning at altr_i2c_txshifter.v(224): extended using "x" or "z" File: C:/Users/ohnaka/work/github/X68k-KeplerX-RTL/GreenPAK/fpga-writer/QuartusII/nios2/nios2_system/synthesis/submodules/altr_i2c_txshifter.v Line: 224
Warning (10273): Verilog HDL warning at altera_avalon_i2c_condt_det.v(157): extended using "x" or "z" File: C:/Users/ohnaka/work/github/X68k-KeplerX-RTL/GreenPAK/fpga-writer/QuartusII/nios2/nios2_system/synthesis/submodules/altera_avalon_i2c_condt_det.v Line: 157
Info (10281): Verilog HDL Declaration information at altera_avalon_i2c_condt_det.v(38): object "bus_idle" differs only in case from object "BUS_IDLE" in the same scope File: C:/Users/ohnaka/work/github/X68k-KeplerX-RTL/GreenPAK/fpga-writer/QuartusII/nios2/nios2_system/synthesis/submodules/altera_avalon_i2c_condt_det.v Line: 38
Warning (10273): Verilog HDL warning at altera_avalon_i2c_condt_gen.v(127): extended using "x" or "z" File: C:/Users/ohnaka/work/github/X68k-KeplerX-RTL/GreenPAK/fpga-writer/QuartusII/nios2/nios2_system/synthesis/submodules/altera_avalon_i2c_condt_gen.v Line: 127
Warning (10273): Verilog HDL warning at altera_avalon_i2c_condt_gen.v(244): extended using "x" or "z" File: C:/Users/ohnaka/work/github/X68k-KeplerX-RTL/GreenPAK/fpga-writer/QuartusII/nios2/nios2_system/synthesis/submodules/altera_avalon_i2c_condt_gen.v Line: 244
Warning (10273): Verilog HDL warning at altera_avalon_i2c_condt_gen.v(418): extended using "x" or "z" File: C:/Users/ohnaka/work/github/X68k-KeplerX-RTL/GreenPAK/fpga-writer/QuartusII/nios2/nios2_system/synthesis/submodules/altera_avalon_i2c_condt_gen.v Line: 418
Info (10281): Verilog HDL Declaration information at altera_avalon_i2c_condt_gen.v(36): object "start_done" differs only in case from object "START_DONE" in the same scope File: C:/Users/ohnaka/work/github/X68k-KeplerX-RTL/GreenPAK/fpga-writer/QuartusII/nios2/nios2_system/synthesis/submodules/altera_avalon_i2c_condt_gen.v Line: 36
Info (10281): Verilog HDL Declaration information at altera_avalon_i2c_condt_gen.v(45): object "restart_done" differs only in case from object "RESTART_DONE" in the same scope File: C:/Users/ohnaka/work/github/X68k-KeplerX-RTL/GreenPAK/fpga-writer/QuartusII/nios2/nios2_system/synthesis/submodules/altera_avalon_i2c_condt_gen.v Line: 45
Info (10281): Verilog HDL Declaration information at altera_avalon_i2c_condt_gen.v(53): object "stop_done" differs only in case from object "STOP_DONE" in the same scope File: C:/Users/ohnaka/work/github/X68k-KeplerX-RTL/GreenPAK/fpga-writer/QuartusII/nios2/nios2_system/synthesis/submodules/altera_avalon_i2c_condt_gen.v Line: 53
Warning (10273): Verilog HDL warning at altera_avalon_i2c_rxshifter.v(197): extended using "x" or "z" File: C:/Users/ohnaka/work/github/X68k-KeplerX-RTL/GreenPAK/fpga-writer/QuartusII/nios2/nios2_system/synthesis/submodules/altera_avalon_i2c_rxshifter.v Line: 197
Warning (10273): Verilog HDL warning at altera_avalon_i2c_txshifter.v(175): extended using "x" or "z" File: C:/Users/ohnaka/work/github/X68k-KeplerX-RTL/GreenPAK/fpga-writer/QuartusII/nios2/nios2_system/synthesis/submodules/altera_avalon_i2c_txshifter.v Line: 175
