xpm_cdc.sv,systemverilog,xpm,D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../ProjectSSC.srcs/sources_1/ip/clk_wizard"
xpm_VCOMP.vhd,vhdl,xpm,D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../ProjectSSC.srcs/sources_1/ip/clk_wizard"
clk_wizard_sim_netlist.vhdl,vhdl,xil_defaultlib,../../../../ProjectSSC.srcs/sources_1/ip/clk_wizard/clk_wizard_sim_netlist.vhdl,incdir="../../../../ProjectSSC.srcs/sources_1/ip/clk_wizard"
glbl.v,Verilog,xil_defaultlib,glbl.v
