
///////////////////////////////////
// Efinity Synthesis Started 
// Dec 12, 2022 21:48:50
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0010 VERI-ERROR] 'Skeleton_package' is not declared (VERI-1128) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:1)
[EFX-0010 VERI-ERROR] 'NUM_MASTERS' is not declared (VERI-1128) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:35)
[EFX-0010 VERI-ERROR] range must be bounded by constant expressions (VERI-1952) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:35)
[EFX-0010 VERI-ERROR] 'NUM_MASTERS' is not declared (VERI-1128) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:36)
[EFX-0010 VERI-ERROR] range must be bounded by constant expressions (VERI-1952) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:36)
[EFX-0010 VERI-ERROR] 'NUM_SLAVES' is not declared (VERI-1128) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:46)
[EFX-0010 VERI-ERROR] range must be bounded by constant expressions (VERI-1952) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:46)
[EFX-0010 VERI-ERROR] 'NUM_SLAVES' is not declared (VERI-1128) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:47)
[EFX-0010 VERI-ERROR] range must be bounded by constant expressions (VERI-1952) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:47)
[EFX-0010 VERI-ERROR] 'NUM_MASTERS' is not declared (VERI-1128) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:100)
[EFX-0010 VERI-ERROR] 'TEST_RAM_OFFSET' is not declared (VERI-1128) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:137)
[EFX-0010 VERI-ERROR] 'TEST_RAM_OFFSET' is not declared (VERI-1128) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:138)
[EFX-0010 VERI-ERROR] 'USB_IFace_OFFSET' is not declared (VERI-1128) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:142)
[EFX-0010 VERI-ERROR] 'USB_IFace_OFFSET' is not declared (VERI-1128) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:143)
[EFX-0010 VERI-ERROR] procedural assignment to a non-register 'data_bus' is not permitted (VERI-1100) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:175)
[EFX-0010 VERI-ERROR] procedural assignment to a non-register 'data_bus' is not permitted (VERI-1100) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:176)
[EFX-0010 VERI-ERROR] procedural assignment to a non-register 'data_bus' is not permitted (VERI-1100) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:183)
[EFX-0010 VERI-ERROR] procedural assignment to a non-register 'data_bus' is not permitted (VERI-1100) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:184)
[EFX-0010 VERI-ERROR] procedural assignment to a non-register 'data_bus' is not permitted (VERI-1100) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:185)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 12, 2022 21:49:56
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'NUM_MASTERS' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:6)
[EFX-0011 VERI-WARNING] parameter 'NUM_SLAVES' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:7)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:14)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:15)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:18)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:19)
[EFX-0010 VERI-ERROR] procedural assignment to a non-register 'data_bus' is not permitted (VERI-1100) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:175)
[EFX-0010 VERI-ERROR] procedural assignment to a non-register 'data_bus' is not permitted (VERI-1100) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:176)
[EFX-0010 VERI-ERROR] procedural assignment to a non-register 'data_bus' is not permitted (VERI-1100) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:183)
[EFX-0010 VERI-ERROR] procedural assignment to a non-register 'data_bus' is not permitted (VERI-1100) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:184)
[EFX-0010 VERI-ERROR] procedural assignment to a non-register 'data_bus' is not permitted (VERI-1100) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:185)
[EFX-0010 VERI-ERROR] procedural assignment to a non-register 'data_bus' is not permitted (VERI-1100) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:186)
[EFX-0010 VERI-ERROR] procedural assignment to a non-register 'data_bus' is not permitted (VERI-1100) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:187)
[EFX-0010 VERI-ERROR] module 'TrionT8_KIT' is ignored due to previous errors (VERI-1072) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:279)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 12, 2022 21:51:20
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'NUM_MASTERS' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:6)
[EFX-0011 VERI-WARNING] parameter 'NUM_SLAVES' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:7)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:14)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:15)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:18)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:19)
[EFX-0012 VERI-INFO] compiling module 'TrionT8_KIT' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:2)
[EFX-0010 VERI-ERROR] instantiating unknown module 'Prj_PLL' (VERI-1063) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:77)
[EFX-0012 VERI-INFO] module 'TrionT8_KIT' remains a black box due to errors in its contents (VERI-1073) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:2)
[EFX-0021 ERROR] Verific elaboration of module 'TrionT8_KIT' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 12, 2022 22:21:29
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'NUM_MASTERS' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:6)
[EFX-0011 VERI-WARNING] parameter 'NUM_SLAVES' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:7)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:14)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:15)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:18)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:19)
[EFX-0012 VERI-INFO] compiling module 'TrionT8_KIT' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:2)
[EFX-0010 VERI-ERROR] instantiating unknown module 'Arbiter1' (VERI-1063) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:112)
[EFX-0012 VERI-INFO] module 'TrionT8_KIT' remains a black box due to errors in its contents (VERI-1073) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:2)
[EFX-0021 ERROR] Verific elaboration of module 'TrionT8_KIT' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 12, 2022 22:22:15
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'NUM_MASTERS' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:6)
[EFX-0011 VERI-WARNING] parameter 'NUM_SLAVES' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:7)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:14)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:15)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:18)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:19)
[EFX-0012 VERI-INFO] compiling module 'TrionT8_KIT' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:2)
[EFX-0010 VERI-ERROR] instantiating unknown module 'Arbiter1' (VERI-1063) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:112)
[EFX-0012 VERI-INFO] module 'TrionT8_KIT' remains a black box due to errors in its contents (VERI-1073) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:2)
[EFX-0021 ERROR] Verific elaboration of module 'TrionT8_KIT' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 12, 2022 22:22:40
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'NUM_MASTERS' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:6)
[EFX-0011 VERI-WARNING] parameter 'NUM_SLAVES' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:7)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:14)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:15)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:18)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:19)
[EFX-0012 VERI-INFO] compiling module 'TrionT8_KIT' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:2)
[EFX-0012 VERI-INFO] compiling module 'Arbiter1(CLK_MAX_TIMEOUT=12)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Arbiter1.sv:3)
[EFX-0010 VERI-ERROR] instantiating unknown module 'USB_RAM_Reg' (VERI-1063) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:234)
[EFX-0012 VERI-INFO] module 'TrionT8_KIT' remains a black box due to errors in its contents (VERI-1073) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:2)
[EFX-0021 ERROR] Verific elaboration of module 'TrionT8_KIT' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 12, 2022 22:23:06
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'NUM_MASTERS' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:6)
[EFX-0011 VERI-WARNING] parameter 'NUM_SLAVES' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:7)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:14)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:15)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:18)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:19)
[EFX-0011 VERI-WARNING] non-net output port 'AccessRequest' cannot be initialized at declaration in SystemVerilog mode (VERI-2522) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\USB_RAM_Reg.sv:43)
[EFX-0012 VERI-INFO] compiling module 'TrionT8_KIT' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:2)
[EFX-0012 VERI-INFO] compiling module 'Arbiter1(CLK_MAX_TIMEOUT=12)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Arbiter1.sv:3)
[EFX-0012 VERI-INFO] compiling module 'USB_RAM_Reg' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\USB_RAM_Reg.sv:13)
[EFX-0010 VERI-ERROR] instantiating unknown module 'Dual_Port_RAM' (VERI-1063) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\USB_RAM_Reg.sv:371)
[EFX-0012 VERI-INFO] module 'USB_RAM_Reg' remains a black box due to errors in its contents (VERI-1073) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\USB_RAM_Reg.sv:13)
[EFX-0011 VERI-WARNING] actual bit length 16 differs from formal bit length 9 for port 'AddrBus_In' (VERI-1330) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:232)
[EFX-0012 VERI-INFO] module 'TrionT8_KIT' remains a black box due to errors in its contents (VERI-1073) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:2)
[EFX-0021 ERROR] Verific elaboration of module 'TrionT8_KIT' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 12, 2022 22:23:37
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'NUM_MASTERS' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:6)
[EFX-0011 VERI-WARNING] parameter 'NUM_SLAVES' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:7)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:14)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:15)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:18)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:19)
[EFX-0011 VERI-WARNING] non-net output port 'AccessRequest' cannot be initialized at declaration in SystemVerilog mode (VERI-2522) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\USB_RAM_Reg.sv:43)
[EFX-0011 VERI-WARNING] port 'q_a' remains unconnected for this instance (VERI-1927) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:276)
[EFX-0012 VERI-INFO] compiling module 'TrionT8_KIT' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:2)
[EFX-0012 VERI-INFO] compiling module 'Arbiter1(CLK_MAX_TIMEOUT=12)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Arbiter1.sv:3)
[EFX-0012 VERI-INFO] compiling module 'USB_RAM_Reg' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\USB_RAM_Reg.sv:13)
[EFX-0012 VERI-INFO] compiling module 'Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:11)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0011 VERI-WARNING] actual bit length 16 differs from formal bit length 9 for port 'AddrBus_In' (VERI-1330) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:232)
[EFX-0012 VERI-INFO] compiling module 'Dual_Port_RAM(ADDR_WIDTH=8)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:11)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 16 for port 'data_b' (VERI-1330) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:273)
[EFX-0011 VERI-WARNING] net 'clk100' does not have a driver (VDB-1002) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:30)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0265 ERROR] Bi-directional port 'FT_Data_Bus[7]' is not supported in this device.
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 12, 2022 22:36:44
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'NUM_MASTERS' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:6)
[EFX-0011 VERI-WARNING] parameter 'NUM_SLAVES' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:7)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:14)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:15)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:18)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:19)
[EFX-0011 VERI-WARNING] non-net output port 'AccessRequest' cannot be initialized at declaration in SystemVerilog mode (VERI-2522) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\USB_RAM_Reg.sv:43)
[EFX-0011 VERI-WARNING] port 'q_a' remains unconnected for this instance (VERI-1927) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:276)
[EFX-0012 VERI-INFO] compiling module 'TrionT8_KIT' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:2)
[EFX-0012 VERI-INFO] compiling module 'Arbiter1(CLK_MAX_TIMEOUT=12)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Arbiter1.sv:3)
[EFX-0012 VERI-INFO] compiling module 'USB_RAM_Reg' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\USB_RAM_Reg.sv:13)
[EFX-0012 VERI-INFO] compiling module 'Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:11)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0011 VERI-WARNING] actual bit length 16 differs from formal bit length 9 for port 'AddrBus_In' (VERI-1330) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:232)
[EFX-0012 VERI-INFO] compiling module 'Dual_Port_RAM(ADDR_WIDTH=8)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:11)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 16 for port 'data_b' (VERI-1330) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:273)
[EFX-0011 VERI-WARNING] net 'clk100' does not have a driver (VDB-1002) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:30)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0265 ERROR] Bi-directional port 'FT_Data_Bus[7]' is not supported in this device.
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 12, 2022 22:41:37
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'NUM_MASTERS' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:6)
[EFX-0011 VERI-WARNING] parameter 'NUM_SLAVES' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:7)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:14)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:15)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:18)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:19)
[EFX-0012 VERI-INFO] undeclared symbol 'FT_DATA_IN', assumed default net type 'wire' (VERI-2561) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:210)
[EFX-0012 VERI-INFO] undeclared symbol 'FT_DATA_OUT', assumed default net type 'wire' (VERI-2561) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:211)
[EFX-0012 VERI-INFO] undeclared symbol 'FT_DATA_OE', assumed default net type 'wire' (VERI-2561) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:212)
[EFX-0012 VERI-INFO] undeclared symbol 'FT_Data_Bus', assumed default net type 'wire' (VERI-2561) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:237)
[EFX-0011 VERI-WARNING] non-net output port 'AccessRequest' cannot be initialized at declaration in SystemVerilog mode (VERI-2522) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\USB_RAM_Reg.sv:43)
[EFX-0011 VERI-WARNING] port 'q_a' remains unconnected for this instance (VERI-1927) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:276)
[EFX-0012 VERI-INFO] compiling module 'TrionT8_KIT' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:2)
[EFX-0012 VERI-INFO] compiling module 'Arbiter1(CLK_MAX_TIMEOUT=12)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Arbiter1.sv:3)
[EFX-0012 VERI-INFO] compiling module 'USB_RAM_Reg' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\USB_RAM_Reg.sv:13)
[EFX-0012 VERI-INFO] compiling module 'Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:11)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'FT_DATA_In' (VERI-1330) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:210)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'FT_DATA_Out' (VERI-1330) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:211)
[EFX-0011 VERI-WARNING] actual bit length 16 differs from formal bit length 9 for port 'AddrBus_In' (VERI-1330) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:232)
[EFX-0011 VERI-WARNING] expression size 8 truncated to fit in target size 1 (VERI-1209) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:237)
[EFX-0012 VERI-INFO] compiling module 'Dual_Port_RAM(ADDR_WIDTH=8)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:11)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 16 for port 'data_b' (VERI-1330) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:273)
[EFX-0011 VERI-WARNING] net 'clk100' does not have a driver (VDB-1002) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:30)
[EFX-0011 VERI-WARNING] net 'FT_ZZ' does not have a driver (VDB-1002) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:199)
[EFX-0011 VERI-WARNING] net 'FT_DATA_Out[0]' does not have a driver (VDB-1002) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:201)
[EFX-0011 VERI-WARNING] net 'FT_DATA_IN' does not have a driver (VDB-1002) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:210)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'LedR' wire 'LedR' is not driven.
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'ram'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'ram'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0266 WARNING] Module Instance 'USB_RAM_Reg_inst' input pin tied to constant (FT_DATA_In[1]=0).
[EFX-0266 WARNING] Module Instance 'USB_RAM_Reg_inst' input pin tied to constant (FT_DATA_In[2]=0).
[EFX-0266 WARNING] Module Instance 'USB_RAM_Reg_inst' input pin tied to constant (FT_DATA_In[3]=0).
[EFX-0266 WARNING] Module Instance 'USB_RAM_Reg_inst' input pin tied to constant (FT_DATA_In[4]=0).
[EFX-0266 WARNING] Module Instance 'USB_RAM_Reg_inst' input pin tied to constant (FT_DATA_In[5]=0).
[EFX-0266 WARNING] Module Instance 'USB_RAM_Reg_inst' input pin tied to constant (FT_DATA_In[6]=0).
[EFX-0266 WARNING] Module Instance 'USB_RAM_Reg_inst' input pin tied to constant (FT_DATA_In[7]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[0]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[1]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[2]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[3]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[4]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[5]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[6]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[7]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[8]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[9]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[10]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[11]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[12]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[13]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[14]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[15]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (wren_b=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'LedR'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'clk100'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:30)
[EFX-0200 WARNING] Removing redundant signal : clk150. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:31)
[EFX-0200 WARNING] Removing redundant signal : pll_locked. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:32)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[15]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:50)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[14]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:50)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[13]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:50)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[12]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:50)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[11]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:50)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[10]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:50)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[9]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:50)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[8]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:50)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[7]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:50)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[6]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:50)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[5]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:50)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[4]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:50)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[3]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:50)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[2]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:50)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[1]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:50)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[0]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:50)
[EFX-0200 WARNING] Removing redundant signal : USB_Direct_In. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:58)
[EFX-0200 WARNING] Removing redundant signal : USB_AddrBus_In[15]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:59)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FT_ZZ'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:199)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FT_DATA_Out[0]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:201)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FT_DATA_IN'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:210)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "TrionT8_KIT"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Arbiter1(CLK_MAX_TIMEOUT=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Arbiter1(CLK_MAX_TIMEOUT=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "USB_RAM_Reg" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "USB_RAM_Reg" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TrionT8_KIT" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TrionT8_KIT" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 0, ed: 0, lv: 1, pw: 2.97
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0410 ERROR] Signal driving output port 'LedB' is tristated. This is not supported. 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 12, 2022 22:42:52
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'NUM_MASTERS' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:6)
[EFX-0011 VERI-WARNING] parameter 'NUM_SLAVES' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:7)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:14)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:15)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:18)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:19)
[EFX-0012 VERI-INFO] undeclared symbol 'FT_DATA_IN', assumed default net type 'wire' (VERI-2561) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:210)
[EFX-0012 VERI-INFO] undeclared symbol 'FT_DATA_OUT', assumed default net type 'wire' (VERI-2561) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:211)
[EFX-0012 VERI-INFO] undeclared symbol 'FT_DATA_OE', assumed default net type 'wire' (VERI-2561) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:212)
[EFX-0012 VERI-INFO] undeclared symbol 'FT_Data_Bus', assumed default net type 'wire' (VERI-2561) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:237)
[EFX-0011 VERI-WARNING] non-net output port 'AccessRequest' cannot be initialized at declaration in SystemVerilog mode (VERI-2522) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\USB_RAM_Reg.sv:43)
[EFX-0011 VERI-WARNING] port 'q_a' remains unconnected for this instance (VERI-1927) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:276)
[EFX-0012 VERI-INFO] compiling module 'TrionT8_KIT' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:2)
[EFX-0012 VERI-INFO] compiling module 'Arbiter1(CLK_MAX_TIMEOUT=12)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Arbiter1.sv:3)
[EFX-0012 VERI-INFO] compiling module 'USB_RAM_Reg' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\USB_RAM_Reg.sv:13)
[EFX-0012 VERI-INFO] compiling module 'Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:11)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'FT_DATA_In' (VERI-1330) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:210)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'FT_DATA_Out' (VERI-1330) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:211)
[EFX-0011 VERI-WARNING] actual bit length 16 differs from formal bit length 9 for port 'AddrBus_In' (VERI-1330) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:232)
[EFX-0011 VERI-WARNING] expression size 8 truncated to fit in target size 1 (VERI-1209) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:237)
[EFX-0012 VERI-INFO] compiling module 'Dual_Port_RAM(ADDR_WIDTH=8)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:11)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 16 for port 'data_b' (VERI-1330) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:273)
[EFX-0011 VERI-WARNING] net 'clk100' does not have a driver (VDB-1002) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:30)
[EFX-0011 VERI-WARNING] net 'FT_ZZ' does not have a driver (VDB-1002) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:199)
[EFX-0011 VERI-WARNING] net 'FT_DATA_Out[0]' does not have a driver (VDB-1002) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:201)
[EFX-0011 VERI-WARNING] net 'FT_DATA_IN' does not have a driver (VDB-1002) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:210)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'LedR' wire 'LedR' is not driven.
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'ram'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'ram'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0266 WARNING] Module Instance 'USB_RAM_Reg_inst' input pin tied to constant (FT_DATA_In[1]=0).
[EFX-0266 WARNING] Module Instance 'USB_RAM_Reg_inst' input pin tied to constant (FT_DATA_In[2]=0).
[EFX-0266 WARNING] Module Instance 'USB_RAM_Reg_inst' input pin tied to constant (FT_DATA_In[3]=0).
[EFX-0266 WARNING] Module Instance 'USB_RAM_Reg_inst' input pin tied to constant (FT_DATA_In[4]=0).
[EFX-0266 WARNING] Module Instance 'USB_RAM_Reg_inst' input pin tied to constant (FT_DATA_In[5]=0).
[EFX-0266 WARNING] Module Instance 'USB_RAM_Reg_inst' input pin tied to constant (FT_DATA_In[6]=0).
[EFX-0266 WARNING] Module Instance 'USB_RAM_Reg_inst' input pin tied to constant (FT_DATA_In[7]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[0]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[1]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[2]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[3]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[4]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[5]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[6]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[7]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[8]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[9]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[10]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[11]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[12]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[13]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[14]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[15]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (wren_b=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'LedR'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'clk100'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:30)
[EFX-0200 WARNING] Removing redundant signal : clk150. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:31)
[EFX-0200 WARNING] Removing redundant signal : pll_locked. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:32)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[15]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:50)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[14]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:50)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[13]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:50)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[12]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:50)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[11]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:50)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[10]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:50)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[9]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:50)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[8]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:50)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[7]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:50)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[6]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:50)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[5]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:50)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[4]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:50)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[3]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:50)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[2]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:50)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[1]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:50)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[0]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:50)
[EFX-0200 WARNING] Removing redundant signal : USB_Direct_In. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:58)
[EFX-0200 WARNING] Removing redundant signal : USB_AddrBus_In[15]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:59)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FT_ZZ'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:199)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FT_DATA_Out[0]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:201)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FT_DATA_IN'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:210)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "TrionT8_KIT"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Arbiter1(CLK_MAX_TIMEOUT=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Arbiter1(CLK_MAX_TIMEOUT=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "USB_RAM_Reg" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "USB_RAM_Reg" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TrionT8_KIT" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TrionT8_KIT" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 0, ed: 0, lv: 1, pw: 0.94
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0410 ERROR] Signal driving output port 'LedB' is tristated. This is not supported. 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 12, 2022 22:43:00
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'NUM_MASTERS' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:6)
[EFX-0011 VERI-WARNING] parameter 'NUM_SLAVES' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:7)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:14)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:15)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:18)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:19)
[EFX-0012 VERI-INFO] undeclared symbol 'FT_DATA_IN', assumed default net type 'wire' (VERI-2561) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:210)
[EFX-0012 VERI-INFO] undeclared symbol 'FT_DATA_OUT', assumed default net type 'wire' (VERI-2561) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:211)
[EFX-0012 VERI-INFO] undeclared symbol 'FT_DATA_OE', assumed default net type 'wire' (VERI-2561) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:212)
[EFX-0012 VERI-INFO] undeclared symbol 'FT_Data_Bus', assumed default net type 'wire' (VERI-2561) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:237)
[EFX-0011 VERI-WARNING] non-net output port 'AccessRequest' cannot be initialized at declaration in SystemVerilog mode (VERI-2522) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\USB_RAM_Reg.sv:43)
[EFX-0011 VERI-WARNING] port 'q_a' remains unconnected for this instance (VERI-1927) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:276)
[EFX-0012 VERI-INFO] compiling module 'TrionT8_KIT' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:2)
[EFX-0012 VERI-INFO] compiling module 'Arbiter1(CLK_MAX_TIMEOUT=12)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Arbiter1.sv:3)
[EFX-0012 VERI-INFO] compiling module 'USB_RAM_Reg' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\USB_RAM_Reg.sv:13)
[EFX-0012 VERI-INFO] compiling module 'Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:11)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'FT_DATA_In' (VERI-1330) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:210)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'FT_DATA_Out' (VERI-1330) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:211)
[EFX-0011 VERI-WARNING] actual bit length 16 differs from formal bit length 9 for port 'AddrBus_In' (VERI-1330) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:232)
[EFX-0011 VERI-WARNING] expression size 8 truncated to fit in target size 1 (VERI-1209) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:237)
[EFX-0012 VERI-INFO] compiling module 'Dual_Port_RAM(ADDR_WIDTH=8)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:11)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 16 for port 'data_b' (VERI-1330) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:273)
[EFX-0011 VERI-WARNING] net 'clk100' does not have a driver (VDB-1002) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:30)
[EFX-0011 VERI-WARNING] net 'FT_ZZ' does not have a driver (VDB-1002) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:199)
[EFX-0011 VERI-WARNING] net 'FT_DATA_Out[0]' does not have a driver (VDB-1002) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:201)
[EFX-0011 VERI-WARNING] net 'FT_DATA_IN' does not have a driver (VDB-1002) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:210)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'LedR' wire 'LedR' is not driven.
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'ram'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'ram'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0266 WARNING] Module Instance 'USB_RAM_Reg_inst' input pin tied to constant (FT_DATA_In[1]=0).
[EFX-0266 WARNING] Module Instance 'USB_RAM_Reg_inst' input pin tied to constant (FT_DATA_In[2]=0).
[EFX-0266 WARNING] Module Instance 'USB_RAM_Reg_inst' input pin tied to constant (FT_DATA_In[3]=0).
[EFX-0266 WARNING] Module Instance 'USB_RAM_Reg_inst' input pin tied to constant (FT_DATA_In[4]=0).
[EFX-0266 WARNING] Module Instance 'USB_RAM_Reg_inst' input pin tied to constant (FT_DATA_In[5]=0).
[EFX-0266 WARNING] Module Instance 'USB_RAM_Reg_inst' input pin tied to constant (FT_DATA_In[6]=0).
[EFX-0266 WARNING] Module Instance 'USB_RAM_Reg_inst' input pin tied to constant (FT_DATA_In[7]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[0]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[1]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[2]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[3]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[4]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[5]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[6]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[7]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[8]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[9]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[10]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[11]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[12]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[13]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[14]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[15]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (wren_b=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'LedR'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'clk100'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:30)
[EFX-0200 WARNING] Removing redundant signal : clk150. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:31)
[EFX-0200 WARNING] Removing redundant signal : pll_locked. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:32)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[15]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:50)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[14]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:50)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[13]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:50)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[12]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:50)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[11]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:50)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[10]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:50)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[9]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:50)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[8]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:50)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[7]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:50)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[6]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:50)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[5]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:50)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[4]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:50)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[3]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:50)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[2]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:50)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[1]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:50)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[0]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:50)
[EFX-0200 WARNING] Removing redundant signal : USB_Direct_In. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:58)
[EFX-0200 WARNING] Removing redundant signal : USB_AddrBus_In[15]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:59)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FT_ZZ'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:199)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FT_DATA_Out[0]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:201)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FT_DATA_IN'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:210)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "TrionT8_KIT"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Arbiter1(CLK_MAX_TIMEOUT=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Arbiter1(CLK_MAX_TIMEOUT=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "USB_RAM_Reg" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "USB_RAM_Reg" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TrionT8_KIT" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TrionT8_KIT" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 0, ed: 0, lv: 0, pw: 0.00
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port quartz_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port FT_TX_Enable_n is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port FT_RX_Full_n is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port FT_PWR_n is unconnected and will be removed 
[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets. Legal, but will cause router to crash. 
[EFX-0012 VERI-INFO] Found 4 warnings in the post-synthesis netlist. 
[EFX-0012 VERI-INFO] Found 1 errors in the post-synthesis netlist. 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 12, 2022 22:43:15
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'NUM_MASTERS' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:6)
[EFX-0011 VERI-WARNING] parameter 'NUM_SLAVES' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:7)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:14)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:15)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:18)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:19)
[EFX-0012 VERI-INFO] undeclared symbol 'FT_DATA_IN', assumed default net type 'wire' (VERI-2561) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:210)
[EFX-0012 VERI-INFO] undeclared symbol 'FT_DATA_OUT', assumed default net type 'wire' (VERI-2561) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:211)
[EFX-0012 VERI-INFO] undeclared symbol 'FT_DATA_OE', assumed default net type 'wire' (VERI-2561) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:212)
[EFX-0012 VERI-INFO] undeclared symbol 'FT_Data_Bus', assumed default net type 'wire' (VERI-2561) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:237)
[EFX-0011 VERI-WARNING] non-net output port 'AccessRequest' cannot be initialized at declaration in SystemVerilog mode (VERI-2522) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\USB_RAM_Reg.sv:43)
[EFX-0011 VERI-WARNING] port 'q_a' remains unconnected for this instance (VERI-1927) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:276)
[EFX-0012 VERI-INFO] compiling module 'TrionT8_KIT' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:2)
[EFX-0012 VERI-INFO] compiling module 'Arbiter1(CLK_MAX_TIMEOUT=12)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Arbiter1.sv:3)
[EFX-0012 VERI-INFO] compiling module 'USB_RAM_Reg' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\USB_RAM_Reg.sv:13)
[EFX-0012 VERI-INFO] compiling module 'Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:11)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'FT_DATA_In' (VERI-1330) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:210)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'FT_DATA_Out' (VERI-1330) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:211)
[EFX-0011 VERI-WARNING] actual bit length 16 differs from formal bit length 9 for port 'AddrBus_In' (VERI-1330) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:232)
[EFX-0011 VERI-WARNING] expression size 8 truncated to fit in target size 1 (VERI-1209) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:237)
[EFX-0012 VERI-INFO] compiling module 'Dual_Port_RAM(ADDR_WIDTH=8)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:11)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 16 for port 'data_b' (VERI-1330) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:273)
[EFX-0011 VERI-WARNING] net 'clk100' does not have a driver (VDB-1002) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:30)
[EFX-0011 VERI-WARNING] net 'FT_ZZ' does not have a driver (VDB-1002) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:199)
[EFX-0011 VERI-WARNING] net 'FT_DATA_Out[0]' does not have a driver (VDB-1002) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:201)
[EFX-0011 VERI-WARNING] net 'FT_DATA_IN' does not have a driver (VDB-1002) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:210)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'LedR' wire 'LedR' is not driven.
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'ram'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'ram'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0266 WARNING] Module Instance 'USB_RAM_Reg_inst' input pin tied to constant (FT_DATA_In[1]=0).
[EFX-0266 WARNING] Module Instance 'USB_RAM_Reg_inst' input pin tied to constant (FT_DATA_In[2]=0).
[EFX-0266 WARNING] Module Instance 'USB_RAM_Reg_inst' input pin tied to constant (FT_DATA_In[3]=0).
[EFX-0266 WARNING] Module Instance 'USB_RAM_Reg_inst' input pin tied to constant (FT_DATA_In[4]=0).
[EFX-0266 WARNING] Module Instance 'USB_RAM_Reg_inst' input pin tied to constant (FT_DATA_In[5]=0).
[EFX-0266 WARNING] Module Instance 'USB_RAM_Reg_inst' input pin tied to constant (FT_DATA_In[6]=0).
[EFX-0266 WARNING] Module Instance 'USB_RAM_Reg_inst' input pin tied to constant (FT_DATA_In[7]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[0]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[1]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[2]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[3]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[4]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[5]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[6]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[7]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[8]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[9]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[10]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[11]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[12]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[13]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[14]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[15]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (wren_b=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'LedR'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'clk100'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:30)
[EFX-0200 WARNING] Removing redundant signal : clk150. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:31)
[EFX-0200 WARNING] Removing redundant signal : pll_locked. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:32)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[15]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:50)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[14]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:50)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[13]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:50)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[12]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:50)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[11]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:50)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[10]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:50)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[9]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:50)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[8]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:50)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[7]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:50)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[6]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:50)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[5]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:50)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[4]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:50)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[3]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:50)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[2]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:50)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[1]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:50)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[0]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:50)
[EFX-0200 WARNING] Removing redundant signal : USB_Direct_In. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:58)
[EFX-0200 WARNING] Removing redundant signal : USB_AddrBus_In[15]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:59)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FT_ZZ'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:199)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FT_DATA_Out[0]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:201)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FT_DATA_IN'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:210)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "TrionT8_KIT"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Arbiter1(CLK_MAX_TIMEOUT=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Arbiter1(CLK_MAX_TIMEOUT=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "USB_RAM_Reg" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "USB_RAM_Reg" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TrionT8_KIT" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TrionT8_KIT" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 0, ed: 0, lv: 0, pw: 0.00
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port quartz_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port FT_TX_Enable_n is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port FT_RX_Full_n is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port FT_PWR_n is unconnected and will be removed 
[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets. Legal, but will cause router to crash. 
[EFX-0012 VERI-INFO] Found 4 warnings in the post-synthesis netlist. 
[EFX-0012 VERI-INFO] Found 1 errors in the post-synthesis netlist. 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 12, 2022 22:44:37
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'NUM_MASTERS' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:6)
[EFX-0011 VERI-WARNING] parameter 'NUM_SLAVES' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:7)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:14)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:15)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:18)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:19)
[EFX-0012 VERI-INFO] undeclared symbol 'FT_DATA_IN', assumed default net type 'wire' (VERI-2561) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:210)
[EFX-0012 VERI-INFO] undeclared symbol 'FT_DATA_OUT', assumed default net type 'wire' (VERI-2561) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:211)
[EFX-0012 VERI-INFO] undeclared symbol 'FT_DATA_OE', assumed default net type 'wire' (VERI-2561) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:212)
[EFX-0011 VERI-WARNING] non-net output port 'AccessRequest' cannot be initialized at declaration in SystemVerilog mode (VERI-2522) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\USB_RAM_Reg.sv:43)
[EFX-0011 VERI-WARNING] port 'q_a' remains unconnected for this instance (VERI-1927) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:276)
[EFX-0012 VERI-INFO] compiling module 'TrionT8_KIT' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:2)
[EFX-0012 VERI-INFO] compiling module 'Arbiter1(CLK_MAX_TIMEOUT=12)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Arbiter1.sv:3)
[EFX-0012 VERI-INFO] compiling module 'USB_RAM_Reg' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\USB_RAM_Reg.sv:13)
[EFX-0012 VERI-INFO] compiling module 'Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:11)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'FT_DATA_In' (VERI-1330) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:210)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'FT_DATA_Out' (VERI-1330) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:211)
[EFX-0011 VERI-WARNING] actual bit length 16 differs from formal bit length 9 for port 'AddrBus_In' (VERI-1330) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:232)
[EFX-0012 VERI-INFO] compiling module 'Dual_Port_RAM(ADDR_WIDTH=8)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:11)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 16 for port 'data_b' (VERI-1330) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:273)
[EFX-0011 VERI-WARNING] net 'clk100' does not have a driver (VDB-1002) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:30)
[EFX-0011 VERI-WARNING] net 'FT_DATA_IN' does not have a driver (VDB-1002) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:210)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'LedR' wire 'LedR' is not driven.
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'ram'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'ram'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0266 WARNING] Module Instance 'USB_RAM_Reg_inst' input pin tied to constant (FT_DATA_In[1]=0).
[EFX-0266 WARNING] Module Instance 'USB_RAM_Reg_inst' input pin tied to constant (FT_DATA_In[2]=0).
[EFX-0266 WARNING] Module Instance 'USB_RAM_Reg_inst' input pin tied to constant (FT_DATA_In[3]=0).
[EFX-0266 WARNING] Module Instance 'USB_RAM_Reg_inst' input pin tied to constant (FT_DATA_In[4]=0).
[EFX-0266 WARNING] Module Instance 'USB_RAM_Reg_inst' input pin tied to constant (FT_DATA_In[5]=0).
[EFX-0266 WARNING] Module Instance 'USB_RAM_Reg_inst' input pin tied to constant (FT_DATA_In[6]=0).
[EFX-0266 WARNING] Module Instance 'USB_RAM_Reg_inst' input pin tied to constant (FT_DATA_In[7]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[0]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[1]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[2]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[3]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[4]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[5]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[6]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[7]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[8]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[9]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[10]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[11]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[12]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[13]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[14]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[15]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (wren_b=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'LedR'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'clk100'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:30)
[EFX-0200 WARNING] Removing redundant signal : clk150. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:31)
[EFX-0200 WARNING] Removing redundant signal : pll_locked. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:32)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[15]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:50)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[14]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:50)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[13]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:50)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[12]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:50)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[11]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:50)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[10]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:50)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[9]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:50)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[8]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:50)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[7]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:50)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[6]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:50)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[5]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:50)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[4]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:50)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[3]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:50)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[2]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:50)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[1]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:50)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[0]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:50)
[EFX-0200 WARNING] Removing redundant signal : USB_Direct_In. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:58)
[EFX-0200 WARNING] Removing redundant signal : USB_AddrBus_In[15]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:59)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FT_DATA_IN'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:210)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "TrionT8_KIT"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Arbiter1(CLK_MAX_TIMEOUT=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Arbiter1(CLK_MAX_TIMEOUT=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "USB_RAM_Reg" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "USB_RAM_Reg" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TrionT8_KIT" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TrionT8_KIT" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 0, ed: 0, lv: 0, pw: 0.00
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port quartz_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port FT_TX_Enable_n is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port FT_RX_Full_n is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port FT_PWR_n is unconnected and will be removed 
[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets. Legal, but will cause router to crash. 
[EFX-0012 VERI-INFO] Found 4 warnings in the post-synthesis netlist. 
[EFX-0012 VERI-INFO] Found 1 errors in the post-synthesis netlist. 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 12, 2022 22:45:10
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'NUM_MASTERS' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:6)
[EFX-0011 VERI-WARNING] parameter 'NUM_SLAVES' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:7)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:14)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:15)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:18)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:19)
[EFX-0011 VERI-WARNING] non-net output port 'AccessRequest' cannot be initialized at declaration in SystemVerilog mode (VERI-2522) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\USB_RAM_Reg.sv:43)
[EFX-0012 VERI-INFO] compiling module 'TrionT8_KIT' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:2)
[EFX-0012 VERI-INFO] compiling module 'Arbiter1(CLK_MAX_TIMEOUT=12)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Arbiter1.sv:3)
[EFX-0011 VERI-WARNING] net 'clk100' does not have a driver (VDB-1002) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:30)
[EFX-0011 VERI-WARNING] net 'address_valid' does not have a driver (VDB-1002) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:37)
[EFX-0011 VERI-WARNING] net 'dev_sel[1]' does not have a driver (VDB-1002) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:47)
[EFX-0011 VERI-WARNING] net 'USB_AccessRequest' does not have a driver (VDB-1002) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:53)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'FT_WR_Strobe' wire 'FT_WR_Strobe' is not driven.
[EFX-0256 WARNING] The primary output port 'FT_RD_Strobe_n' wire 'FT_RD_Strobe_n' is not driven.
[EFX-0256 WARNING] The primary output port 'USB_Status_LED' wire 'USB_Status_LED' is not driven.
[EFX-0256 WARNING] The primary output port 'LedR' wire 'LedR' is not driven.
[EFX-0256 WARNING] The primary output port 'LedG' wire 'LedG' is not driven.
[EFX-0256 WARNING] The primary output port 'LedB' wire 'LedB' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FT_WR_Strobe'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:11)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FT_RD_Strobe_n'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:12)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'USB_Status_LED'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:15)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'LedR'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'LedG'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:18)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'LedB'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:19)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'clk100'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:30)
[EFX-0200 WARNING] Removing redundant signal : clk150. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:31)
[EFX-0200 WARNING] Removing redundant signal : pll_locked. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'address_valid'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:37)
[EFX-0200 WARNING] Removing redundant signal : address_bus[15]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:43)
[EFX-0200 WARNING] Removing redundant signal : address_bus[14]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:43)
[EFX-0200 WARNING] Removing redundant signal : address_bus[13]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:43)
[EFX-0200 WARNING] Removing redundant signal : address_bus[12]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:43)
[EFX-0200 WARNING] Removing redundant signal : address_bus[11]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:43)
[EFX-0200 WARNING] Removing redundant signal : address_bus[10]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:43)
[EFX-0200 WARNING] Removing redundant signal : address_bus[9]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:43)
[EFX-0200 WARNING] Removing redundant signal : address_bus[8]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:43)
[EFX-0200 WARNING] Removing redundant signal : address_bus[7]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:43)
[EFX-0200 WARNING] Removing redundant signal : address_bus[6]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:43)
[EFX-0200 WARNING] Removing redundant signal : address_bus[5]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:43)
[EFX-0200 WARNING] Removing redundant signal : address_bus[4]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:43)
[EFX-0200 WARNING] Removing redundant signal : address_bus[3]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:43)
[EFX-0200 WARNING] Removing redundant signal : address_bus[2]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:43)
[EFX-0200 WARNING] Removing redundant signal : address_bus[1]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:43)
[EFX-0200 WARNING] Removing redundant signal : address_bus[0]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:43)
[EFX-0200 WARNING] Removing redundant signal : data_bus[15]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:44)
[EFX-0200 WARNING] Removing redundant signal : data_bus[14]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:44)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'dev_sel[1]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:47)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'dev_sel[0]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:47)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "TrionT8_KIT"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Arbiter1(CLK_MAX_TIMEOUT=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Arbiter1(CLK_MAX_TIMEOUT=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TrionT8_KIT" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TrionT8_KIT" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 0, ed: 0, lv: 0, pw: 0.00
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port quartz_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port FT_TX_Enable_n is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port FT_RX_Full_n is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port FT_PWR_n is unconnected and will be removed 
[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets. Legal, but will cause router to crash. 
[EFX-0012 VERI-INFO] Found 4 warnings in the post-synthesis netlist. 
[EFX-0012 VERI-INFO] Found 1 errors in the post-synthesis netlist. 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 12, 2022 22:45:51
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'NUM_MASTERS' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:6)
[EFX-0011 VERI-WARNING] parameter 'NUM_SLAVES' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:7)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:14)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:15)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:18)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:19)
[EFX-0011 VERI-WARNING] /* is inside a comment (VERI-1049) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:70)
[EFX-0012 VERI-INFO] undeclared symbol 'USB_AccessGranted', assumed default net type 'wire' (VERI-2561) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:91)
[EFX-0012 VERI-INFO] undeclared symbol 'RAM_Select', assumed default net type 'wire' (VERI-2561) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:93)
[EFX-0012 VERI-INFO] undeclared symbol 'USB_Select', assumed default net type 'wire' (VERI-2561) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:94)
[EFX-0012 VERI-INFO] undeclared symbol 'clk100', assumed default net type 'wire' (VERI-2561) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:105)
[EFX-0012 VERI-INFO] undeclared symbol 'barq', assumed default net type 'wire' (VERI-2561) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:106)
[EFX-0012 VERI-INFO] undeclared symbol 'bagd', assumed default net type 'wire' (VERI-2561) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:107)
[EFX-0012 VERI-INFO] undeclared symbol 'target_ready', assumed default net type 'wire' (VERI-2561) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:108)
[EFX-0012 VERI-INFO] undeclared symbol 'address_valid', assumed default net type 'wire' (VERI-2561) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:109)
[EFX-0012 VERI-INFO] undeclared symbol 'data_strobe', assumed default net type 'wire' (VERI-2561) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:110)
[EFX-0012 VERI-INFO] undeclared symbol 'arbiter_error', assumed default net type 'wire' (VERI-2561) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:111)
[EFX-0010 VERI-ERROR] */ is outside a comment (VERI-1189) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:129)
[EFX-0010 VERI-ERROR] cannot index into non-array type logic for 'barq' (VERI-1011) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:85)
[EFX-0010 VERI-ERROR] 'USB_AccessRequest' is not declared (VERI-1128) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:85)
[EFX-0010 VERI-ERROR] cannot index into non-array type logic for 'barq' (VERI-1011) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:86)
[EFX-0010 VERI-ERROR] cannot index into non-array type logic for 'barq' (VERI-1011) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:87)
[EFX-0010 VERI-ERROR] cannot index into non-array type logic for 'barq' (VERI-1011) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:88)
[EFX-0010 VERI-ERROR] cannot index into non-array type logic for 'bagd' (VERI-1011) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:91)
[EFX-0010 VERI-ERROR] 'dev_sel' is not declared (VERI-1128) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:93)
[EFX-0010 VERI-ERROR] 'dev_sel' is not declared (VERI-1128) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:94)
[EFX-0010 VERI-ERROR] module 'TrionT8_KIT' is ignored due to previous errors (VERI-1072) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:279)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 13, 2022 20:22:50
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'NUM_MASTERS' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:6)
[EFX-0011 VERI-WARNING] parameter 'NUM_SLAVES' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:7)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:14)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:15)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:18)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:19)
[EFX-0011 VERI-WARNING] /* is inside a comment (VERI-1049) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:64)
[EFX-0010 VERI-ERROR] cannot index into non-array type logic for 'GPIO' (VERI-1011) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:15)
[EFX-0010 VERI-ERROR] module 'TrionT8_KIT' is ignored due to previous errors (VERI-1072) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:259)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 13, 2022 20:23:13
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'NUM_MASTERS' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:6)
[EFX-0011 VERI-WARNING] parameter 'NUM_SLAVES' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:7)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:14)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:15)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:18)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:19)
[EFX-0011 VERI-WARNING] /* is inside a comment (VERI-1049) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:64)
[EFX-0011 VERI-WARNING] non-net output port 'AccessRequest' cannot be initialized at declaration in SystemVerilog mode (VERI-2522) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\USB_RAM_Reg.sv:43)
[EFX-0012 VERI-INFO] compiling module 'TrionT8_KIT' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:2)
[EFX-0010 VERI-ERROR] index 0 is out of range [8:1] for 'GPIO' (VERI-1216) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:15)
[EFX-0012 VERI-INFO] module 'TrionT8_KIT' remains a black box due to errors in its contents (VERI-1073) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:2)
[EFX-0021 ERROR] Verific elaboration of module 'TrionT8_KIT' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 13, 2022 20:23:33
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'NUM_MASTERS' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:6)
[EFX-0011 VERI-WARNING] parameter 'NUM_SLAVES' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:7)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:14)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:15)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:18)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:19)
[EFX-0011 VERI-WARNING] /* is inside a comment (VERI-1049) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:64)
[EFX-0011 VERI-WARNING] non-net output port 'AccessRequest' cannot be initialized at declaration in SystemVerilog mode (VERI-2522) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\USB_RAM_Reg.sv:43)
[EFX-0012 VERI-INFO] compiling module 'TrionT8_KIT' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:2)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'LedR' wire 'LedR' is not driven.
[EFX-0256 WARNING] The primary output port 'LedG' wire 'LedG' is not driven.
[EFX-0256 WARNING] The primary output port 'LedB' wire 'LedB' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[8]' wire 'GPIO[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[7]' wire 'GPIO[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[6]' wire 'GPIO[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[5]' wire 'GPIO[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[4]' wire 'GPIO[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[3]' wire 'GPIO[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[2]' wire 'GPIO[2]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'LedR'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:7)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'LedG'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:8)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'LedB'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:9)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[8]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:11)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[7]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:11)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[6]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:11)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[5]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:11)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[4]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:11)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[3]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:11)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[2]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:11)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "TrionT8_KIT"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TrionT8_KIT" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TrionT8_KIT" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 0, ed: 0, lv: 1, pw: 0.99
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 13, 2022 20:26:12
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'NUM_MASTERS' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:6)
[EFX-0011 VERI-WARNING] parameter 'NUM_SLAVES' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:7)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:14)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:15)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:18)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:19)
[EFX-0011 VERI-WARNING] /* is inside a comment (VERI-1049) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:64)
[EFX-0011 VERI-WARNING] non-net output port 'AccessRequest' cannot be initialized at declaration in SystemVerilog mode (VERI-2522) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\USB_RAM_Reg.sv:43)
[EFX-0012 VERI-INFO] compiling module 'TrionT8_KIT' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:2)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'LedR' wire 'LedR' is not driven.
[EFX-0256 WARNING] The primary output port 'LedG' wire 'LedG' is not driven.
[EFX-0256 WARNING] The primary output port 'LedB' wire 'LedB' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[8]' wire 'GPIO[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[7]' wire 'GPIO[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[6]' wire 'GPIO[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[5]' wire 'GPIO[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[4]' wire 'GPIO[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[3]' wire 'GPIO[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[2]' wire 'GPIO[2]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'LedR'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:7)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'LedG'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:8)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'LedB'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:9)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[8]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:11)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[7]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:11)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[6]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:11)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[5]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:11)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[4]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:11)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[3]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:11)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[2]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:11)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "TrionT8_KIT"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TrionT8_KIT" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TrionT8_KIT" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 0, ed: 0, lv: 1, pw: 0.99
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 13, 2022 20:27:01
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'NUM_MASTERS' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:6)
[EFX-0011 VERI-WARNING] parameter 'NUM_SLAVES' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:7)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:14)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:15)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:18)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:19)
[EFX-0011 VERI-WARNING] /* is inside a comment (VERI-1049) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:64)
[EFX-0011 VERI-WARNING] non-net output port 'AccessRequest' cannot be initialized at declaration in SystemVerilog mode (VERI-2522) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\USB_RAM_Reg.sv:43)
[EFX-0012 VERI-INFO] compiling module 'TrionT8_KIT' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:2)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'LedR' wire 'LedR' is not driven.
[EFX-0256 WARNING] The primary output port 'LedG' wire 'LedG' is not driven.
[EFX-0256 WARNING] The primary output port 'LedB' wire 'LedB' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[8]' wire 'GPIO[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[7]' wire 'GPIO[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[6]' wire 'GPIO[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[5]' wire 'GPIO[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[4]' wire 'GPIO[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[3]' wire 'GPIO[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[2]' wire 'GPIO[2]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'LedR'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:7)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'LedG'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:8)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'LedB'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:9)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[8]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:11)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[7]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:11)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[6]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:11)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[5]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:11)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[4]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:11)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[3]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:11)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[2]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:11)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "TrionT8_KIT"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TrionT8_KIT" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TrionT8_KIT" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 0, ed: 0, lv: 1, pw: 0.99
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 13, 2022 20:30:36
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'NUM_MASTERS' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:6)
[EFX-0011 VERI-WARNING] parameter 'NUM_SLAVES' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:7)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:14)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:15)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:18)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:19)
[EFX-0011 VERI-WARNING] /* is inside a comment (VERI-1049) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:64)
[EFX-0010 VERI-ERROR] 'pll_clk_0' is not declared (VERI-1128) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:16)
[EFX-0010 VERI-ERROR] module 'TrionT8_KIT' is ignored due to previous errors (VERI-1072) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:259)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 13, 2022 21:39:53
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'NUM_MASTERS' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:6)
[EFX-0011 VERI-WARNING] parameter 'NUM_SLAVES' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:7)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:14)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:15)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:18)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:19)
[EFX-0011 VERI-WARNING] /* is inside a comment (VERI-1049) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:64)
[EFX-0010 VERI-ERROR] 'pll_clk_0' is not declared (VERI-1128) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:16)
[EFX-0010 VERI-ERROR] module 'TrionT8_KIT' is ignored due to previous errors (VERI-1072) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:259)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 13, 2022 21:40:55
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'NUM_MASTERS' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:6)
[EFX-0011 VERI-WARNING] parameter 'NUM_SLAVES' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:7)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:14)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:15)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:18)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:19)
[EFX-0011 VERI-WARNING] /* is inside a comment (VERI-1049) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:64)
[EFX-0010 VERI-ERROR] 'pll_clk_0' is not declared (VERI-1128) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:16)
[EFX-0010 VERI-ERROR] module 'TrionT8_KIT' is ignored due to previous errors (VERI-1072) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:259)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 13, 2022 21:42:10
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'NUM_MASTERS' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:6)
[EFX-0011 VERI-WARNING] parameter 'NUM_SLAVES' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:7)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:14)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:15)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:18)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:19)
[EFX-0011 VERI-WARNING] /* is inside a comment (VERI-1049) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:64)
[EFX-0010 VERI-ERROR] 'pll_clk_0' is not declared (VERI-1128) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:15)
[EFX-0010 VERI-ERROR] module 'TrionT8_KIT' is ignored due to previous errors (VERI-1072) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:259)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 13, 2022 21:44:12
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'NUM_MASTERS' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:6)
[EFX-0011 VERI-WARNING] parameter 'NUM_SLAVES' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:7)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:14)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:15)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:18)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:19)
[EFX-0011 VERI-WARNING] /* is inside a comment (VERI-1049) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:64)
[EFX-0011 VERI-WARNING] non-net output port 'AccessRequest' cannot be initialized at declaration in SystemVerilog mode (VERI-2522) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\USB_RAM_Reg.sv:43)
[EFX-0012 VERI-INFO] compiling module 'TrionT8_KIT' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:2)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'LedR' wire 'LedR' is not driven.
[EFX-0256 WARNING] The primary output port 'LedG' wire 'LedG' is not driven.
[EFX-0256 WARNING] The primary output port 'LedB' wire 'LedB' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[8]' wire 'GPIO[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[7]' wire 'GPIO[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[6]' wire 'GPIO[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[5]' wire 'GPIO[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[4]' wire 'GPIO[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[3]' wire 'GPIO[3]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'LedR'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:7)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'LedG'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:8)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'LedB'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:9)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[8]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:11)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[7]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:11)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[6]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:11)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[5]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:11)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[4]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:11)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[3]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:11)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "TrionT8_KIT"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TrionT8_KIT" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TrionT8_KIT" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 0, ed: 0, lv: 1, pw: 1.96
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 13, 2022 22:06:00
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'NUM_MASTERS' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:6)
[EFX-0011 VERI-WARNING] parameter 'NUM_SLAVES' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:7)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:14)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:15)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:18)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:19)
[EFX-0011 VERI-WARNING] /* is inside a comment (VERI-1049) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:64)
[EFX-0011 VERI-WARNING] non-net output port 'AccessRequest' cannot be initialized at declaration in SystemVerilog mode (VERI-2522) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\USB_RAM_Reg.sv:43)
[EFX-0012 VERI-INFO] compiling module 'TrionT8_KIT' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:2)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'LedR' wire 'LedR' is not driven.
[EFX-0256 WARNING] The primary output port 'LedG' wire 'LedG' is not driven.
[EFX-0256 WARNING] The primary output port 'LedB' wire 'LedB' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[8]' wire 'GPIO[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[7]' wire 'GPIO[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[6]' wire 'GPIO[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[5]' wire 'GPIO[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[4]' wire 'GPIO[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[3]' wire 'GPIO[3]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'LedR'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:7)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'LedG'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:8)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'LedB'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:9)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[8]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:11)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[7]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:11)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[6]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:11)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[5]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:11)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[4]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:11)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[3]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:11)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "TrionT8_KIT"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TrionT8_KIT" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TrionT8_KIT" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 0, ed: 0, lv: 1, pw: 1.96
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 13, 2022 22:08:18
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'NUM_MASTERS' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:6)
[EFX-0011 VERI-WARNING] parameter 'NUM_SLAVES' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:7)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:14)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:15)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:18)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:19)
[EFX-0011 VERI-WARNING] /* is inside a comment (VERI-1049) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:70)
[EFX-0010 VERI-ERROR] 'pll_clk_0' is not declared (VERI-1128) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:15)
[EFX-0010 VERI-ERROR] 'pll_clk_0' is not declared (VERI-1128) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:19)
[EFX-0010 VERI-ERROR] module 'TrionT8_KIT' is ignored due to previous errors (VERI-1072) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:265)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 13, 2022 22:08:29
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'NUM_MASTERS' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:6)
[EFX-0011 VERI-WARNING] parameter 'NUM_SLAVES' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:7)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:14)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:15)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:18)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:19)
[EFX-0011 VERI-WARNING] /* is inside a comment (VERI-1049) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:70)
[EFX-0010 VERI-ERROR] 'pll_clk_0' is not declared (VERI-1128) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:15)
[EFX-0010 VERI-ERROR] 'pll_clk_0' is not declared (VERI-1128) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:19)
[EFX-0010 VERI-ERROR] module 'TrionT8_KIT' is ignored due to previous errors (VERI-1072) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:265)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 13, 2022 22:08:46
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'NUM_MASTERS' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:6)
[EFX-0011 VERI-WARNING] parameter 'NUM_SLAVES' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:7)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:14)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:15)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:18)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:19)
[EFX-0011 VERI-WARNING] /* is inside a comment (VERI-1049) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:70)
[EFX-0011 VERI-WARNING] non-net output port 'AccessRequest' cannot be initialized at declaration in SystemVerilog mode (VERI-2522) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\USB_RAM_Reg.sv:43)
[EFX-0012 VERI-INFO] compiling module 'TrionT8_KIT' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:2)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'LedR' wire 'LedR' is not driven.
[EFX-0256 WARNING] The primary output port 'LedG' wire 'LedG' is not driven.
[EFX-0256 WARNING] The primary output port 'LedB' wire 'LedB' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[8]' wire 'GPIO[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[7]' wire 'GPIO[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[6]' wire 'GPIO[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[5]' wire 'GPIO[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[4]' wire 'GPIO[4]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'LedR'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:7)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'LedG'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:8)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'LedB'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:9)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[8]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:11)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[7]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:11)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[6]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:11)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[5]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:11)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[4]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:11)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "TrionT8_KIT"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TrionT8_KIT" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TrionT8_KIT" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 0, ed: 0, lv: 1, pw: 25.27
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 8 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	1
[EFX-0000 INFO] EFX_FF          : 	2
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 13, 2022 22:16:05
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'NUM_MASTERS' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:6)
[EFX-0011 VERI-WARNING] parameter 'NUM_SLAVES' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:7)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:14)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:15)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:18)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:19)
[EFX-0011 VERI-WARNING] /* is inside a comment (VERI-1049) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:70)
[EFX-0011 VERI-WARNING] non-net output port 'AccessRequest' cannot be initialized at declaration in SystemVerilog mode (VERI-2522) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\USB_RAM_Reg.sv:43)
[EFX-0012 VERI-INFO] compiling module 'TrionT8_KIT' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:2)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'LedR' wire 'LedR' is not driven.
[EFX-0256 WARNING] The primary output port 'LedG' wire 'LedG' is not driven.
[EFX-0256 WARNING] The primary output port 'LedB' wire 'LedB' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[8]' wire 'GPIO[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[7]' wire 'GPIO[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[6]' wire 'GPIO[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[5]' wire 'GPIO[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[4]' wire 'GPIO[4]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'LedR'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:7)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'LedG'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:8)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'LedB'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:9)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[8]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:11)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[7]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:11)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[6]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:11)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[5]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:11)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[4]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:11)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "TrionT8_KIT"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TrionT8_KIT" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TrionT8_KIT" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 0, ed: 0, lv: 1, pw: 25.27
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 8 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	1
[EFX-0000 INFO] EFX_FF          : 	2
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 13, 2022 22:16:35
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'NUM_MASTERS' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:6)
[EFX-0011 VERI-WARNING] parameter 'NUM_SLAVES' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:7)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:14)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:15)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:18)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:19)
[EFX-0011 VERI-WARNING] /* is inside a comment (VERI-1049) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:65)
[EFX-0010 VERI-ERROR] 'pll_clk_0' is not declared (VERI-1128) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:15)
[EFX-0010 VERI-ERROR] module 'TrionT8_KIT' is ignored due to previous errors (VERI-1072) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:260)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 13, 2022 22:16:47
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'NUM_MASTERS' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:6)
[EFX-0011 VERI-WARNING] parameter 'NUM_SLAVES' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:7)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:14)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:15)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:18)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:19)
[EFX-0011 VERI-WARNING] /* is inside a comment (VERI-1049) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:65)
[EFX-0011 VERI-WARNING] non-net output port 'AccessRequest' cannot be initialized at declaration in SystemVerilog mode (VERI-2522) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\USB_RAM_Reg.sv:43)
[EFX-0012 VERI-INFO] compiling module 'TrionT8_KIT' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:2)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'LedR' wire 'LedR' is not driven.
[EFX-0256 WARNING] The primary output port 'LedG' wire 'LedG' is not driven.
[EFX-0256 WARNING] The primary output port 'LedB' wire 'LedB' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[8]' wire 'GPIO[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[7]' wire 'GPIO[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[6]' wire 'GPIO[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[5]' wire 'GPIO[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[4]' wire 'GPIO[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[3]' wire 'GPIO[3]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'LedR'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:7)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'LedG'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:8)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'LedB'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:9)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[8]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:11)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[7]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:11)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[6]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:11)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[5]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:11)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[4]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:11)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[3]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:11)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "TrionT8_KIT"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TrionT8_KIT" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TrionT8_KIT" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 0, ed: 0, lv: 1, pw: 1.96
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 13, 2022 22:18:09
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'NUM_MASTERS' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:6)
[EFX-0011 VERI-WARNING] parameter 'NUM_SLAVES' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:7)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:14)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:15)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:18)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:19)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'clk100' is not allowed (VERI-1372) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:25)
[EFX-0011 VERI-WARNING] non-net output port 'AccessRequest' cannot be initialized at declaration in SystemVerilog mode (VERI-2522) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\USB_RAM_Reg.sv:43)
[EFX-0012 VERI-INFO] compiling module 'TrionT8_KIT' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:2)
[EFX-0012 VERI-INFO] compiling module 'Arbiter1(CLK_MAX_TIMEOUT=12)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Arbiter1.sv:3)
[EFX-0011 VERI-WARNING] net 'address_valid' does not have a driver (VDB-1002) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:32)
[EFX-0011 VERI-WARNING] net 'dev_sel[1]' does not have a driver (VDB-1002) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:42)
[EFX-0011 VERI-WARNING] net 'USB_AccessRequest' does not have a driver (VDB-1002) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:48)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'LedR' wire 'LedR' is not driven.
[EFX-0256 WARNING] The primary output port 'LedG' wire 'LedG' is not driven.
[EFX-0256 WARNING] The primary output port 'LedB' wire 'LedB' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[8]' wire 'GPIO[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[7]' wire 'GPIO[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[6]' wire 'GPIO[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[5]' wire 'GPIO[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[4]' wire 'GPIO[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[3]' wire 'GPIO[3]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'LedR'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:7)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'LedG'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:8)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'LedB'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:9)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[8]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:11)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[7]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:11)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[6]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:11)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[5]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:11)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[4]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:11)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[3]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:11)
[EFX-0200 WARNING] Removing redundant signal : clk150. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:26)
[EFX-0200 WARNING] Removing redundant signal : pll_locked. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:27)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'address_valid'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:32)
[EFX-0200 WARNING] Removing redundant signal : address_bus[15]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:38)
[EFX-0200 WARNING] Removing redundant signal : address_bus[14]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:38)
[EFX-0200 WARNING] Removing redundant signal : address_bus[13]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:38)
[EFX-0200 WARNING] Removing redundant signal : address_bus[12]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:38)
[EFX-0200 WARNING] Removing redundant signal : address_bus[11]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:38)
[EFX-0200 WARNING] Removing redundant signal : address_bus[10]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:38)
[EFX-0200 WARNING] Removing redundant signal : address_bus[9]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:38)
[EFX-0200 WARNING] Removing redundant signal : address_bus[8]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:38)
[EFX-0200 WARNING] Removing redundant signal : address_bus[7]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:38)
[EFX-0200 WARNING] Removing redundant signal : address_bus[6]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:38)
[EFX-0200 WARNING] Removing redundant signal : address_bus[5]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:38)
[EFX-0200 WARNING] Removing redundant signal : address_bus[4]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:38)
[EFX-0200 WARNING] Removing redundant signal : address_bus[3]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:38)
[EFX-0200 WARNING] Removing redundant signal : address_bus[2]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:38)
[EFX-0200 WARNING] Removing redundant signal : address_bus[1]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:38)
[EFX-0200 WARNING] Removing redundant signal : address_bus[0]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:38)
[EFX-0200 WARNING] Removing redundant signal : data_bus[15]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:39)
[EFX-0200 WARNING] Removing redundant signal : data_bus[14]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:39)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "TrionT8_KIT"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Arbiter1(CLK_MAX_TIMEOUT=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Arbiter1(CLK_MAX_TIMEOUT=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TrionT8_KIT" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TrionT8_KIT" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 0, ed: 0, lv: 1, pw: 1.96
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 13, 2022 22:28:41
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'NUM_MASTERS' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:6)
[EFX-0011 VERI-WARNING] parameter 'NUM_SLAVES' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:7)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:14)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:15)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:18)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:19)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'clk100' is not allowed (VERI-1372) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:27)
[EFX-0010 VERI-ERROR] 'USB_status' is not declared (VERI-1128) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:65)
[EFX-0010 VERI-ERROR] 'USB_status' is not declared (VERI-1128) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:72)
[EFX-0010 VERI-ERROR] module 'TrionT8_KIT' is ignored due to previous errors (VERI-1072) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:262)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 13, 2022 22:29:18
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'NUM_MASTERS' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:6)
[EFX-0011 VERI-WARNING] parameter 'NUM_SLAVES' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:7)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:14)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:15)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:18)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:19)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'clk100' is not allowed (VERI-1372) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:27)
[EFX-0010 VERI-ERROR] 'FT_PWR_n' is not declared (VERI-1128) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:65)
[EFX-0010 VERI-ERROR] module 'TrionT8_KIT' is ignored due to previous errors (VERI-1072) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:262)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 13, 2022 22:29:43
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'NUM_MASTERS' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:6)
[EFX-0011 VERI-WARNING] parameter 'NUM_SLAVES' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:7)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:14)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:15)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:18)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:19)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'clk100' is not allowed (VERI-1372) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0011 VERI-WARNING] non-net output port 'AccessRequest' cannot be initialized at declaration in SystemVerilog mode (VERI-2522) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\USB_RAM_Reg.sv:43)
[EFX-0012 VERI-INFO] compiling module 'TrionT8_KIT' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:2)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'GPIO[8]' wire 'GPIO[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[7]' wire 'GPIO[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[6]' wire 'GPIO[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[5]' wire 'GPIO[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[4]' wire 'GPIO[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[3]' wire 'GPIO[3]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[8]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:14)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[7]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:14)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[6]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:14)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[5]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:14)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[4]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:14)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[3]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:14)
[EFX-0200 WARNING] Removing redundant signal : clk150. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:29)
[EFX-0200 WARNING] Removing redundant signal : pll_locked. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:30)
[EFX-0200 WARNING] Removing redundant signal : barq[3]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:33)
[EFX-0200 WARNING] Removing redundant signal : barq[2]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:33)
[EFX-0200 WARNING] Removing redundant signal : barq[1]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:33)
[EFX-0200 WARNING] Removing redundant signal : barq[0]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:33)
[EFX-0200 WARNING] Removing redundant signal : bagd[3]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:34)
[EFX-0200 WARNING] Removing redundant signal : bagd[2]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:34)
[EFX-0200 WARNING] Removing redundant signal : bagd[1]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:34)
[EFX-0200 WARNING] Removing redundant signal : bagd[0]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:34)
[EFX-0200 WARNING] Removing redundant signal : address_valid. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:35)
[EFX-0200 WARNING] Removing redundant signal : data_strobe. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:36)
[EFX-0200 WARNING] Removing redundant signal : target_ready. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:37)
[EFX-0200 WARNING] Removing redundant signal : arbiter_error. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:38)
[EFX-0200 WARNING] Removing redundant signal : address_bus[15]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:41)
[EFX-0200 WARNING] Removing redundant signal : address_bus[14]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:41)
[EFX-0200 WARNING] Removing redundant signal : address_bus[13]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:41)
[EFX-0200 WARNING] Removing redundant signal : address_bus[12]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:41)
[EFX-0200 WARNING] Removing redundant signal : address_bus[11]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:41)
[EFX-0200 WARNING] Removing redundant signal : address_bus[10]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:41)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "TrionT8_KIT"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TrionT8_KIT" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TrionT8_KIT" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 0, ed: 0, lv: 1, pw: 4.88
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	1
[EFX-0000 INFO] EFX_FF          : 	1
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 13, 2022 22:31:54
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'NUM_MASTERS' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:6)
[EFX-0011 VERI-WARNING] parameter 'NUM_SLAVES' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:7)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:14)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:15)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:18)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:19)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'clk100' is not allowed (VERI-1372) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0011 VERI-WARNING] non-net output port 'AccessRequest' cannot be initialized at declaration in SystemVerilog mode (VERI-2522) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\USB_RAM_Reg.sv:43)
[EFX-0012 VERI-INFO] compiling module 'TrionT8_KIT' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:2)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'GPIO[8]' wire 'GPIO[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[7]' wire 'GPIO[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[6]' wire 'GPIO[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[5]' wire 'GPIO[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[4]' wire 'GPIO[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[3]' wire 'GPIO[3]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[8]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:14)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[7]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:14)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[6]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:14)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[5]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:14)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[4]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:14)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[3]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:14)
[EFX-0200 WARNING] Removing redundant signal : clk150. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:29)
[EFX-0200 WARNING] Removing redundant signal : pll_locked. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:30)
[EFX-0200 WARNING] Removing redundant signal : barq[3]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:33)
[EFX-0200 WARNING] Removing redundant signal : barq[2]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:33)
[EFX-0200 WARNING] Removing redundant signal : barq[1]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:33)
[EFX-0200 WARNING] Removing redundant signal : barq[0]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:33)
[EFX-0200 WARNING] Removing redundant signal : bagd[3]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:34)
[EFX-0200 WARNING] Removing redundant signal : bagd[2]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:34)
[EFX-0200 WARNING] Removing redundant signal : bagd[1]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:34)
[EFX-0200 WARNING] Removing redundant signal : bagd[0]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:34)
[EFX-0200 WARNING] Removing redundant signal : address_valid. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:35)
[EFX-0200 WARNING] Removing redundant signal : data_strobe. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:36)
[EFX-0200 WARNING] Removing redundant signal : target_ready. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:37)
[EFX-0200 WARNING] Removing redundant signal : arbiter_error. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:38)
[EFX-0200 WARNING] Removing redundant signal : address_bus[15]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:41)
[EFX-0200 WARNING] Removing redundant signal : address_bus[14]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:41)
[EFX-0200 WARNING] Removing redundant signal : address_bus[13]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:41)
[EFX-0200 WARNING] Removing redundant signal : address_bus[12]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:41)
[EFX-0200 WARNING] Removing redundant signal : address_bus[11]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:41)
[EFX-0200 WARNING] Removing redundant signal : address_bus[10]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:41)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "TrionT8_KIT"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TrionT8_KIT" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TrionT8_KIT" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 0, ed: 0, lv: 1, pw: 4.88
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	1
[EFX-0000 INFO] EFX_FF          : 	1
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 13, 2022 22:33:33
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'NUM_MASTERS' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:6)
[EFX-0011 VERI-WARNING] parameter 'NUM_SLAVES' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:7)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:14)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:15)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:18)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:19)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'clk100' is not allowed (VERI-1372) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0011 VERI-WARNING] data object 'USB_status' is already declared (VERI-2170) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:176)
[EFX-0012 VERI-INFO] previous declaration of 'USB_status' is from here (VERI-1967) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:58)
[EFX-0011 VERI-WARNING] second declaration of 'USB_status' is ignored (VERI-1329) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:176)
[EFX-0012 VERI-INFO] undeclared symbol 'FT_TX_Enable_n', assumed default net type 'wire' (VERI-2561) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:180)
[EFX-0012 VERI-INFO] undeclared symbol 'FT_RX_Full_n', assumed default net type 'wire' (VERI-2561) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:181)
[EFX-0012 VERI-INFO] undeclared symbol 'FT_RD_Strobe_n', assumed default net type 'wire' (VERI-2561) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:182)
[EFX-0012 VERI-INFO] undeclared symbol 'FT_WR_Strobe', assumed default net type 'wire' (VERI-2561) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:183)
[EFX-0012 VERI-INFO] undeclared symbol 'FT_DATA_IN', assumed default net type 'wire' (VERI-2561) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:184)
[EFX-0012 VERI-INFO] undeclared symbol 'FT_DATA_OUT', assumed default net type 'wire' (VERI-2561) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:185)
[EFX-0012 VERI-INFO] undeclared symbol 'FT_DATA_OE', assumed default net type 'wire' (VERI-2561) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:186)
[EFX-0011 VERI-WARNING] non-net output port 'AccessRequest' cannot be initialized at declaration in SystemVerilog mode (VERI-2522) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\USB_RAM_Reg.sv:43)
[EFX-0011 VERI-WARNING] port 'q_a' remains unconnected for this instance (VERI-1927) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:253)
[EFX-0012 VERI-INFO] compiling module 'TrionT8_KIT' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:2)
[EFX-0012 VERI-INFO] compiling module 'Arbiter1(CLK_MAX_TIMEOUT=12)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Arbiter1.sv:3)
[EFX-0012 VERI-INFO] compiling module 'USB_RAM_Reg' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\USB_RAM_Reg.sv:13)
[EFX-0012 VERI-INFO] compiling module 'Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:11)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'FT_DATA_In' (VERI-1330) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:184)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'FT_DATA_Out' (VERI-1330) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:185)
[EFX-0011 VERI-WARNING] actual bit length 16 differs from formal bit length 9 for port 'AddrBus_In' (VERI-1330) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:206)
[EFX-0012 VERI-INFO] compiling module 'Dual_Port_RAM(ADDR_WIDTH=8)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:11)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 16 for port 'data_b' (VERI-1330) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:250)
[EFX-0011 VERI-WARNING] net 'FT_TX_Enable_n' does not have a driver (VDB-1002) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:180)
[EFX-0011 VERI-WARNING] net 'FT_RX_Full_n' does not have a driver (VDB-1002) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:181)
[EFX-0011 VERI-WARNING] net 'FT_DATA_IN' does not have a driver (VDB-1002) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:184)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'GPIO[8]' wire 'GPIO[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[7]' wire 'GPIO[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[6]' wire 'GPIO[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[5]' wire 'GPIO[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[4]' wire 'GPIO[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[3]' wire 'GPIO[3]' is not driven.
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'ram'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'ram'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0266 WARNING] Module Instance 'USB_RAM_Reg_inst' input pin tied to constant (FT_DATA_In[1]=0).
[EFX-0266 WARNING] Module Instance 'USB_RAM_Reg_inst' input pin tied to constant (FT_DATA_In[2]=0).
[EFX-0266 WARNING] Module Instance 'USB_RAM_Reg_inst' input pin tied to constant (FT_DATA_In[3]=0).
[EFX-0266 WARNING] Module Instance 'USB_RAM_Reg_inst' input pin tied to constant (FT_DATA_In[4]=0).
[EFX-0266 WARNING] Module Instance 'USB_RAM_Reg_inst' input pin tied to constant (FT_DATA_In[5]=0).
[EFX-0266 WARNING] Module Instance 'USB_RAM_Reg_inst' input pin tied to constant (FT_DATA_In[6]=0).
[EFX-0266 WARNING] Module Instance 'USB_RAM_Reg_inst' input pin tied to constant (FT_DATA_In[7]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[0]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[1]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[2]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[3]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[4]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[5]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[6]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[7]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[8]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[9]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[10]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[11]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[12]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[13]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[14]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[15]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (wren_b=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[8]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:14)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[7]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:14)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[6]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:14)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[5]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:14)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[4]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:14)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[3]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:14)
[EFX-0200 WARNING] Removing redundant signal : clk150. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:29)
[EFX-0200 WARNING] Removing redundant signal : pll_locked. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:30)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[15]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:48)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[14]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:48)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[13]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:48)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[12]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:48)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[11]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:48)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[10]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:48)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[9]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:48)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[8]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:48)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[7]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:48)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[6]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:48)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[5]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:48)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[4]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:48)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[3]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:48)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[2]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:48)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[1]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:48)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[0]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:48)
[EFX-0200 WARNING] Removing redundant signal : USB_Direct_In. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:56)
[EFX-0200 WARNING] Removing redundant signal : USB_AddrBus_In[15]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:57)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FT_TX_Enable_n'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:180)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FT_RX_Full_n'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:181)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FT_DATA_IN'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:184)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "TrionT8_KIT"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Arbiter1(CLK_MAX_TIMEOUT=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Arbiter1(CLK_MAX_TIMEOUT=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "USB_RAM_Reg" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "USB_RAM_Reg" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TrionT8_KIT" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TrionT8_KIT" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk100 with 114 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 463 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 5, ed: 14, lv: 2, pw: 35.42
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n5 with 13 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	1
[EFX-0000 INFO] EFX_FF          : 	1
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 13, 2022 22:39:12
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'NUM_MASTERS' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:6)
[EFX-0011 VERI-WARNING] parameter 'NUM_SLAVES' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:7)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:14)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:15)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:18)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:19)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'clk100' is not allowed (VERI-1372) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0011 VERI-WARNING] data object 'USB_status' is already declared (VERI-2170) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:176)
[EFX-0012 VERI-INFO] previous declaration of 'USB_status' is from here (VERI-1967) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:58)
[EFX-0011 VERI-WARNING] second declaration of 'USB_status' is ignored (VERI-1329) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:176)
[EFX-0012 VERI-INFO] undeclared symbol 'FT_TX_Enable_n', assumed default net type 'wire' (VERI-2561) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:180)
[EFX-0012 VERI-INFO] undeclared symbol 'FT_RX_Full_n', assumed default net type 'wire' (VERI-2561) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:181)
[EFX-0012 VERI-INFO] undeclared symbol 'FT_RD_Strobe_n', assumed default net type 'wire' (VERI-2561) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:182)
[EFX-0012 VERI-INFO] undeclared symbol 'FT_WR_Strobe', assumed default net type 'wire' (VERI-2561) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:183)
[EFX-0012 VERI-INFO] undeclared symbol 'FT_DATA_IN', assumed default net type 'wire' (VERI-2561) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:184)
[EFX-0012 VERI-INFO] undeclared symbol 'FT_DATA_OUT', assumed default net type 'wire' (VERI-2561) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:185)
[EFX-0012 VERI-INFO] undeclared symbol 'FT_DATA_OE', assumed default net type 'wire' (VERI-2561) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:186)
[EFX-0011 VERI-WARNING] non-net output port 'AccessRequest' cannot be initialized at declaration in SystemVerilog mode (VERI-2522) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\USB_RAM_Reg.sv:43)
[EFX-0011 VERI-WARNING] port 'q_a' remains unconnected for this instance (VERI-1927) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:253)
[EFX-0012 VERI-INFO] compiling module 'TrionT8_KIT' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:2)
[EFX-0012 VERI-INFO] compiling module 'Arbiter1(CLK_MAX_TIMEOUT=12)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Arbiter1.sv:3)
[EFX-0012 VERI-INFO] compiling module 'USB_RAM_Reg' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\USB_RAM_Reg.sv:13)
[EFX-0012 VERI-INFO] compiling module 'Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:11)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'FT_DATA_In' (VERI-1330) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:184)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'FT_DATA_Out' (VERI-1330) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:185)
[EFX-0011 VERI-WARNING] actual bit length 16 differs from formal bit length 9 for port 'AddrBus_In' (VERI-1330) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:206)
[EFX-0012 VERI-INFO] compiling module 'Dual_Port_RAM(ADDR_WIDTH=8)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:11)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 16 for port 'data_b' (VERI-1330) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:250)
[EFX-0011 VERI-WARNING] net 'FT_TX_Enable_n' does not have a driver (VDB-1002) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:180)
[EFX-0011 VERI-WARNING] net 'FT_RX_Full_n' does not have a driver (VDB-1002) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:181)
[EFX-0011 VERI-WARNING] net 'FT_DATA_IN' does not have a driver (VDB-1002) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:184)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'GPIO[8]' wire 'GPIO[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[7]' wire 'GPIO[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[6]' wire 'GPIO[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[5]' wire 'GPIO[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[4]' wire 'GPIO[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[3]' wire 'GPIO[3]' is not driven.
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'ram'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'ram'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0266 WARNING] Module Instance 'USB_RAM_Reg_inst' input pin tied to constant (FT_DATA_In[1]=0).
[EFX-0266 WARNING] Module Instance 'USB_RAM_Reg_inst' input pin tied to constant (FT_DATA_In[2]=0).
[EFX-0266 WARNING] Module Instance 'USB_RAM_Reg_inst' input pin tied to constant (FT_DATA_In[3]=0).
[EFX-0266 WARNING] Module Instance 'USB_RAM_Reg_inst' input pin tied to constant (FT_DATA_In[4]=0).
[EFX-0266 WARNING] Module Instance 'USB_RAM_Reg_inst' input pin tied to constant (FT_DATA_In[5]=0).
[EFX-0266 WARNING] Module Instance 'USB_RAM_Reg_inst' input pin tied to constant (FT_DATA_In[6]=0).
[EFX-0266 WARNING] Module Instance 'USB_RAM_Reg_inst' input pin tied to constant (FT_DATA_In[7]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[0]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[1]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[2]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[3]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[4]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[5]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[6]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[7]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[8]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[9]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[10]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[11]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[12]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[13]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[14]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[15]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (wren_b=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[8]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:14)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[7]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:14)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[6]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:14)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[5]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:14)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[4]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:14)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[3]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:14)
[EFX-0200 WARNING] Removing redundant signal : clk150. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:29)
[EFX-0200 WARNING] Removing redundant signal : pll_locked. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:30)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[15]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:48)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[14]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:48)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[13]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:48)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[12]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:48)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[11]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:48)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[10]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:48)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[9]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:48)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[8]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:48)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[7]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:48)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[6]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:48)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[5]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:48)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[4]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:48)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[3]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:48)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[2]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:48)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[1]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:48)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[0]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:48)
[EFX-0200 WARNING] Removing redundant signal : USB_Direct_In. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:56)
[EFX-0200 WARNING] Removing redundant signal : USB_AddrBus_In[15]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:57)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FT_TX_Enable_n'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:180)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FT_RX_Full_n'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:181)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FT_DATA_IN'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:184)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "TrionT8_KIT"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Arbiter1(CLK_MAX_TIMEOUT=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Arbiter1(CLK_MAX_TIMEOUT=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "USB_RAM_Reg" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "USB_RAM_Reg" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TrionT8_KIT" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TrionT8_KIT" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk100 with 114 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 463 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 5, ed: 14, lv: 2, pw: 35.42
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n5 with 13 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	1
[EFX-0000 INFO] EFX_FF          : 	1
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 13, 2022 22:45:10
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'NUM_MASTERS' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:6)
[EFX-0011 VERI-WARNING] parameter 'NUM_SLAVES' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:7)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:14)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:15)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:18)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:19)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'clk100' is not allowed (VERI-1372) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:42)
[EFX-0011 VERI-WARNING] data object 'USB_status' is already declared (VERI-2170) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:190)
[EFX-0012 VERI-INFO] previous declaration of 'USB_status' is from here (VERI-1967) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:72)
[EFX-0011 VERI-WARNING] second declaration of 'USB_status' is ignored (VERI-1329) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:190)
[EFX-0011 VERI-WARNING] non-net output port 'AccessRequest' cannot be initialized at declaration in SystemVerilog mode (VERI-2522) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\USB_RAM_Reg.sv:43)
[EFX-0011 VERI-WARNING] port 'q_a' remains unconnected for this instance (VERI-1927) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:267)
[EFX-0012 VERI-INFO] compiling module 'TrionT8_KIT' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:2)
[EFX-0012 VERI-INFO] compiling module 'Arbiter1(CLK_MAX_TIMEOUT=12)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Arbiter1.sv:3)
[EFX-0012 VERI-INFO] compiling module 'USB_RAM_Reg' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\USB_RAM_Reg.sv:13)
[EFX-0012 VERI-INFO] compiling module 'Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:11)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0011 VERI-WARNING] actual bit length 16 differs from formal bit length 9 for port 'AddrBus_In' (VERI-1330) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:220)
[EFX-0012 VERI-INFO] compiling module 'Dual_Port_RAM(ADDR_WIDTH=8)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:11)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 16 for port 'data_b' (VERI-1330) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:264)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0255 ERROR] The primary input port 'FT_DATA_OE' connected to low level module 'FT_ZZ' output port.
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 13, 2022 22:45:35
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'NUM_MASTERS' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:6)
[EFX-0011 VERI-WARNING] parameter 'NUM_SLAVES' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:7)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:14)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:15)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:18)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:19)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'clk100' is not allowed (VERI-1372) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:42)
[EFX-0011 VERI-WARNING] data object 'USB_status' is already declared (VERI-2170) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:190)
[EFX-0012 VERI-INFO] previous declaration of 'USB_status' is from here (VERI-1967) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:72)
[EFX-0011 VERI-WARNING] second declaration of 'USB_status' is ignored (VERI-1329) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:190)
[EFX-0011 VERI-WARNING] non-net output port 'AccessRequest' cannot be initialized at declaration in SystemVerilog mode (VERI-2522) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\USB_RAM_Reg.sv:43)
[EFX-0011 VERI-WARNING] port 'q_a' remains unconnected for this instance (VERI-1927) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:267)
[EFX-0012 VERI-INFO] compiling module 'TrionT8_KIT' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:2)
[EFX-0012 VERI-INFO] compiling module 'Arbiter1(CLK_MAX_TIMEOUT=12)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Arbiter1.sv:3)
[EFX-0012 VERI-INFO] compiling module 'USB_RAM_Reg' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\USB_RAM_Reg.sv:13)
[EFX-0012 VERI-INFO] compiling module 'Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:11)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0011 VERI-WARNING] actual bit length 16 differs from formal bit length 9 for port 'AddrBus_In' (VERI-1330) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:220)
[EFX-0012 VERI-INFO] compiling module 'Dual_Port_RAM(ADDR_WIDTH=8)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:11)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 16 for port 'data_b' (VERI-1330) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:264)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'GPIO[8]' wire 'GPIO[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[7]' wire 'GPIO[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[6]' wire 'GPIO[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[5]' wire 'GPIO[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[4]' wire 'GPIO[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[3]' wire 'GPIO[3]' is not driven.
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'ram'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'ram'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[0]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[1]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[2]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[3]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[4]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[5]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[6]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[7]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[8]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[9]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[10]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[11]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[12]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[13]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[14]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[15]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (wren_b=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[8]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[7]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[6]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[5]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[4]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[3]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0200 WARNING] Removing redundant signal : clk150. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:43)
[EFX-0200 WARNING] Removing redundant signal : pll_locked. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:44)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[15]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:62)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[14]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:62)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[13]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:62)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[12]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:62)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[11]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:62)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[10]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:62)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[9]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:62)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[8]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:62)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[7]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:62)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[6]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:62)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[5]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:62)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[4]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:62)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[3]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:62)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[2]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:62)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[1]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:62)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[0]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:62)
[EFX-0200 WARNING] Removing redundant signal : USB_Direct_In. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:70)
[EFX-0200 WARNING] Removing redundant signal : USB_AddrBus_In[15]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:71)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "TrionT8_KIT"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Arbiter1(CLK_MAX_TIMEOUT=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Arbiter1(CLK_MAX_TIMEOUT=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "USB_RAM_Reg" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "USB_RAM_Reg" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TrionT8_KIT" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TrionT8_KIT" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk100 with 206 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 62 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 457, ed: 1543, lv: 7, pw: 917.79
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n15 with 206 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	73
[EFX-0000 INFO] EFX_LUT4        : 	459
[EFX-0000 INFO] EFX_FF          : 	206
[EFX-0000 INFO] EFX_RAM_5K      : 	2
[EFX-0000 INFO] EFX_DPRAM_5K    : 	8
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 13, 2022 22:58:49
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'NUM_MASTERS' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:6)
[EFX-0011 VERI-WARNING] parameter 'NUM_SLAVES' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:7)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:14)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:15)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:18)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:19)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'clk100' is not allowed (VERI-1372) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:42)
[EFX-0011 VERI-WARNING] data object 'USB_status' is already declared (VERI-2170) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:190)
[EFX-0012 VERI-INFO] previous declaration of 'USB_status' is from here (VERI-1967) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:72)
[EFX-0011 VERI-WARNING] second declaration of 'USB_status' is ignored (VERI-1329) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:190)
[EFX-0011 VERI-WARNING] non-net output port 'AccessRequest' cannot be initialized at declaration in SystemVerilog mode (VERI-2522) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\USB_RAM_Reg.sv:43)
[EFX-0011 VERI-WARNING] port 'q_a' remains unconnected for this instance (VERI-1927) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:267)
[EFX-0012 VERI-INFO] compiling module 'TrionT8_KIT' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:2)
[EFX-0012 VERI-INFO] compiling module 'Arbiter1(CLK_MAX_TIMEOUT=12)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Arbiter1.sv:3)
[EFX-0012 VERI-INFO] compiling module 'USB_RAM_Reg' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\USB_RAM_Reg.sv:13)
[EFX-0012 VERI-INFO] compiling module 'Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:11)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0011 VERI-WARNING] actual bit length 16 differs from formal bit length 9 for port 'AddrBus_In' (VERI-1330) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:220)
[EFX-0012 VERI-INFO] compiling module 'Dual_Port_RAM(ADDR_WIDTH=8)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:11)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 16 for port 'data_b' (VERI-1330) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:264)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'GPIO[8]' wire 'GPIO[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[7]' wire 'GPIO[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[6]' wire 'GPIO[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[5]' wire 'GPIO[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[4]' wire 'GPIO[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[3]' wire 'GPIO[3]' is not driven.
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'ram'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'ram'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[0]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[1]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[2]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[3]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[4]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[5]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[6]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[7]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[8]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[9]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[10]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[11]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[12]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[13]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[14]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[15]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (wren_b=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[8]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[7]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[6]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[5]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[4]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[3]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0200 WARNING] Removing redundant signal : clk150. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:43)
[EFX-0200 WARNING] Removing redundant signal : pll_locked. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:44)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[15]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:62)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[14]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:62)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[13]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:62)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[12]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:62)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[11]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:62)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[10]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:62)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[9]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:62)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[8]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:62)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[7]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:62)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[6]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:62)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[5]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:62)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[4]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:62)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[3]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:62)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[2]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:62)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[1]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:62)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[0]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:62)
[EFX-0200 WARNING] Removing redundant signal : USB_Direct_In. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:70)
[EFX-0200 WARNING] Removing redundant signal : USB_AddrBus_In[15]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:71)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "TrionT8_KIT"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Arbiter1(CLK_MAX_TIMEOUT=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Arbiter1(CLK_MAX_TIMEOUT=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "USB_RAM_Reg" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "USB_RAM_Reg" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TrionT8_KIT" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TrionT8_KIT" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk100 with 206 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 62 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 457, ed: 1543, lv: 7, pw: 917.79
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n15 with 206 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	73
[EFX-0000 INFO] EFX_LUT4        : 	459
[EFX-0000 INFO] EFX_FF          : 	206
[EFX-0000 INFO] EFX_RAM_5K      : 	2
[EFX-0000 INFO] EFX_DPRAM_5K    : 	8
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 13, 2022 23:25:01
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'NUM_MASTERS' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:6)
[EFX-0011 VERI-WARNING] parameter 'NUM_SLAVES' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:7)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:14)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:15)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:18)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:19)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'clk100' is not allowed (VERI-1372) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:42)
[EFX-0011 VERI-WARNING] data object 'USB_status' is already declared (VERI-2170) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:190)
[EFX-0012 VERI-INFO] previous declaration of 'USB_status' is from here (VERI-1967) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:72)
[EFX-0011 VERI-WARNING] second declaration of 'USB_status' is ignored (VERI-1329) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:190)
[EFX-0011 VERI-WARNING] non-net output port 'AccessRequest' cannot be initialized at declaration in SystemVerilog mode (VERI-2522) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\USB_RAM_Reg.sv:43)
[EFX-0011 VERI-WARNING] port 'q_a' remains unconnected for this instance (VERI-1927) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:267)
[EFX-0012 VERI-INFO] compiling module 'TrionT8_KIT' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:2)
[EFX-0012 VERI-INFO] compiling module 'Arbiter1(CLK_MAX_TIMEOUT=12)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Arbiter1.sv:3)
[EFX-0012 VERI-INFO] compiling module 'USB_RAM_Reg' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\USB_RAM_Reg.sv:13)
[EFX-0012 VERI-INFO] compiling module 'Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:11)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0011 VERI-WARNING] actual bit length 16 differs from formal bit length 9 for port 'AddrBus_In' (VERI-1330) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:220)
[EFX-0012 VERI-INFO] compiling module 'Dual_Port_RAM(ADDR_WIDTH=8)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:11)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 16 for port 'data_b' (VERI-1330) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:264)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'GPIO[8]' wire 'GPIO[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[7]' wire 'GPIO[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[6]' wire 'GPIO[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[5]' wire 'GPIO[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[4]' wire 'GPIO[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[3]' wire 'GPIO[3]' is not driven.
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'ram'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'ram'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[0]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[1]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[2]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[3]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[4]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[5]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[6]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[7]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[8]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[9]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[10]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[11]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[12]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[13]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[14]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[15]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (wren_b=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[8]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[7]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[6]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[5]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[4]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[3]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0200 WARNING] Removing redundant signal : clk150. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:43)
[EFX-0200 WARNING] Removing redundant signal : pll_locked. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:44)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[15]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:62)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[14]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:62)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[13]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:62)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[12]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:62)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[11]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:62)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[10]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:62)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[9]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:62)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[8]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:62)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[7]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:62)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[6]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:62)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[5]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:62)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[4]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:62)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[3]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:62)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[2]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:62)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[1]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:62)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[0]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:62)
[EFX-0200 WARNING] Removing redundant signal : USB_Direct_In. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:70)
[EFX-0200 WARNING] Removing redundant signal : USB_AddrBus_In[15]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:71)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "TrionT8_KIT"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Arbiter1(CLK_MAX_TIMEOUT=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Arbiter1(CLK_MAX_TIMEOUT=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "USB_RAM_Reg" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "USB_RAM_Reg" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TrionT8_KIT" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TrionT8_KIT" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk100 with 205 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 62 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 458, ed: 1553, lv: 7, pw: 930.77
[EFX-0000 INFO] ... LUT mapping end (Real time : 3s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n15 with 205 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port FT_PWR_n is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 1 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	73
[EFX-0000 INFO] EFX_LUT4        : 	459
[EFX-0000 INFO] EFX_FF          : 	205
[EFX-0000 INFO] EFX_RAM_5K      : 	2
[EFX-0000 INFO] EFX_DPRAM_5K    : 	8
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 13, 2022 23:26:43
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'NUM_MASTERS' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:6)
[EFX-0011 VERI-WARNING] parameter 'NUM_SLAVES' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:7)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:14)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:15)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:18)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:19)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'clk100' is not allowed (VERI-1372) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:42)
[EFX-0011 VERI-WARNING] data object 'USB_status' is already declared (VERI-2170) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:190)
[EFX-0012 VERI-INFO] previous declaration of 'USB_status' is from here (VERI-1967) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:72)
[EFX-0011 VERI-WARNING] second declaration of 'USB_status' is ignored (VERI-1329) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:190)
[EFX-0011 VERI-WARNING] non-net output port 'AccessRequest' cannot be initialized at declaration in SystemVerilog mode (VERI-2522) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\USB_RAM_Reg.sv:43)
[EFX-0011 VERI-WARNING] port 'q_a' remains unconnected for this instance (VERI-1927) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:267)
[EFX-0012 VERI-INFO] compiling module 'TrionT8_KIT' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:2)
[EFX-0012 VERI-INFO] compiling module 'Arbiter1(CLK_MAX_TIMEOUT=12)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Arbiter1.sv:3)
[EFX-0012 VERI-INFO] compiling module 'USB_RAM_Reg' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\USB_RAM_Reg.sv:13)
[EFX-0012 VERI-INFO] compiling module 'Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:11)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0011 VERI-WARNING] actual bit length 16 differs from formal bit length 9 for port 'AddrBus_In' (VERI-1330) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:220)
[EFX-0012 VERI-INFO] compiling module 'Dual_Port_RAM(ADDR_WIDTH=8)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:11)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 16 for port 'data_b' (VERI-1330) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:264)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'GPIO[8]' wire 'GPIO[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[7]' wire 'GPIO[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[6]' wire 'GPIO[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[5]' wire 'GPIO[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[4]' wire 'GPIO[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[3]' wire 'GPIO[3]' is not driven.
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'ram'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'ram'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[0]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[1]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[2]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[3]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[4]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[5]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[6]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[7]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[8]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[9]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[10]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[11]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[12]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[13]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[14]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[15]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (wren_b=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[8]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[7]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[6]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[5]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[4]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[3]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0200 WARNING] Removing redundant signal : clk150. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:43)
[EFX-0200 WARNING] Removing redundant signal : pll_locked. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:44)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[15]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:62)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[14]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:62)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[13]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:62)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[12]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:62)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[11]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:62)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[10]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:62)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[9]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:62)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[8]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:62)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[7]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:62)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[6]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:62)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[5]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:62)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[4]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:62)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[3]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:62)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[2]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:62)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[1]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:62)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[0]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:62)
[EFX-0200 WARNING] Removing redundant signal : USB_Direct_In. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:70)
[EFX-0200 WARNING] Removing redundant signal : USB_AddrBus_In[15]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:71)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "TrionT8_KIT"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Arbiter1(CLK_MAX_TIMEOUT=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Arbiter1(CLK_MAX_TIMEOUT=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "USB_RAM_Reg" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "USB_RAM_Reg" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TrionT8_KIT" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TrionT8_KIT" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk100 with 205 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 62 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 462, ed: 1544, lv: 7, pw: 915.08
[EFX-0000 INFO] ... LUT mapping end (Real time : 3s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n15 with 205 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port FT_PWR_n is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 1 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	73
[EFX-0000 INFO] EFX_LUT4        : 	464
[EFX-0000 INFO] EFX_FF          : 	205
[EFX-0000 INFO] EFX_RAM_5K      : 	2
[EFX-0000 INFO] EFX_DPRAM_5K    : 	8
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 13, 2022 23:32:36
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'NUM_MASTERS' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:6)
[EFX-0011 VERI-WARNING] parameter 'NUM_SLAVES' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:7)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:14)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:15)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:18)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:19)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'clk100' is not allowed (VERI-1372) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:42)
[EFX-0011 VERI-WARNING] data object 'USB_status' is already declared (VERI-2170) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:191)
[EFX-0012 VERI-INFO] previous declaration of 'USB_status' is from here (VERI-1967) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:72)
[EFX-0011 VERI-WARNING] second declaration of 'USB_status' is ignored (VERI-1329) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:191)
[EFX-0011 VERI-WARNING] non-net output port 'AccessRequest' cannot be initialized at declaration in SystemVerilog mode (VERI-2522) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\USB_RAM_Reg.sv:43)
[EFX-0011 VERI-WARNING] port 'q_a' remains unconnected for this instance (VERI-1927) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:268)
[EFX-0012 VERI-INFO] compiling module 'TrionT8_KIT' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:2)
[EFX-0012 VERI-INFO] compiling module 'Arbiter1(CLK_MAX_TIMEOUT=12)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Arbiter1.sv:3)
[EFX-0012 VERI-INFO] compiling module 'USB_RAM_Reg' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\USB_RAM_Reg.sv:13)
[EFX-0012 VERI-INFO] compiling module 'Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:11)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0011 VERI-WARNING] actual bit length 16 differs from formal bit length 9 for port 'AddrBus_In' (VERI-1330) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:221)
[EFX-0012 VERI-INFO] compiling module 'Dual_Port_RAM(ADDR_WIDTH=8)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:11)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 16 for port 'data_b' (VERI-1330) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:265)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'GPIO[8]' wire 'GPIO[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[7]' wire 'GPIO[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[6]' wire 'GPIO[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[5]' wire 'GPIO[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[4]' wire 'GPIO[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[3]' wire 'GPIO[3]' is not driven.
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'ram'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'ram'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[0]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[1]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[2]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[3]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[4]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[5]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[6]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[7]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[8]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[9]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[10]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[11]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[12]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[13]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[14]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[15]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (wren_b=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[8]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[7]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[6]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[5]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[4]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[3]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0200 WARNING] Removing redundant signal : clk150. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:43)
[EFX-0200 WARNING] Removing redundant signal : pll_locked. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:44)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[15]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:62)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[14]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:62)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[13]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:62)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[12]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:62)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[11]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:62)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[10]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:62)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[9]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:62)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[8]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:62)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[7]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:62)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[6]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:62)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[5]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:62)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[4]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:62)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[3]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:62)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[2]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:62)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[1]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:62)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[0]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:62)
[EFX-0200 WARNING] Removing redundant signal : USB_Direct_In. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:70)
[EFX-0200 WARNING] Removing redundant signal : USB_AddrBus_In[15]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:71)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "TrionT8_KIT"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Arbiter1(CLK_MAX_TIMEOUT=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Arbiter1(CLK_MAX_TIMEOUT=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "USB_RAM_Reg" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "USB_RAM_Reg" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TrionT8_KIT" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TrionT8_KIT" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk100 with 205 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 62 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 462, ed: 1544, lv: 7, pw: 915.08
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n15 with 205 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port FT_PWR_n is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 1 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	73
[EFX-0000 INFO] EFX_LUT4        : 	464
[EFX-0000 INFO] EFX_FF          : 	205
[EFX-0000 INFO] EFX_RAM_5K      : 	2
[EFX-0000 INFO] EFX_DPRAM_5K    : 	8
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 13, 2022 23:33:25
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'NUM_MASTERS' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:6)
[EFX-0011 VERI-WARNING] parameter 'NUM_SLAVES' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:7)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:14)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:15)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:18)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:19)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'clk100' is not allowed (VERI-1372) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:41)
[EFX-0011 VERI-WARNING] data object 'USB_status' is already declared (VERI-2170) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:190)
[EFX-0012 VERI-INFO] previous declaration of 'USB_status' is from here (VERI-1967) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:71)
[EFX-0011 VERI-WARNING] second declaration of 'USB_status' is ignored (VERI-1329) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:190)
[EFX-0011 VERI-WARNING] non-net output port 'AccessRequest' cannot be initialized at declaration in SystemVerilog mode (VERI-2522) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\USB_RAM_Reg.sv:43)
[EFX-0011 VERI-WARNING] port 'q_a' remains unconnected for this instance (VERI-1927) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:265)
[EFX-0012 VERI-INFO] compiling module 'TrionT8_KIT' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:2)
[EFX-0012 VERI-INFO] compiling module 'Arbiter1(CLK_MAX_TIMEOUT=12)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Arbiter1.sv:3)
[EFX-0012 VERI-INFO] compiling module 'USB_RAM_Reg' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\USB_RAM_Reg.sv:13)
[EFX-0012 VERI-INFO] compiling module 'Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:11)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0011 VERI-WARNING] actual bit length 16 differs from formal bit length 9 for port 'AddrBus_In' (VERI-1330) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:220)
[EFX-0012 VERI-INFO] compiling module 'Dual_Port_RAM(ADDR_WIDTH=8)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:11)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 16 for port 'data_b' (VERI-1330) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:262)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'GPIO[8]' wire 'GPIO[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[7]' wire 'GPIO[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[6]' wire 'GPIO[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[5]' wire 'GPIO[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[4]' wire 'GPIO[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[3]' wire 'GPIO[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[2]' wire 'GPIO[2]' is not driven.
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'ram'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'ram'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[0]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[1]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[2]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[3]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[4]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[5]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[6]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[7]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[8]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[9]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[10]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[11]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[12]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[13]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[14]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[15]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (wren_b=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[8]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[7]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[6]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[5]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[4]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[3]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[2]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0200 WARNING] Removing redundant signal : clk150. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:42)
[EFX-0200 WARNING] Removing redundant signal : pll_locked. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:43)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[15]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[14]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[13]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[12]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[11]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[10]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[9]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[8]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[7]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[6]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[5]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[4]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[3]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[2]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[1]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[0]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_Direct_In. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:69)
[EFX-0200 WARNING] Removing redundant signal : USB_AddrBus_In[15]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:70)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "TrionT8_KIT"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Arbiter1(CLK_MAX_TIMEOUT=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Arbiter1(CLK_MAX_TIMEOUT=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "USB_RAM_Reg" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "USB_RAM_Reg" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TrionT8_KIT" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TrionT8_KIT" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk100 with 205 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 62 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 457, ed: 1541, lv: 7, pw: 906.88
[EFX-0000 INFO] ... LUT mapping end (Real time : 3s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n15 with 205 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port quartz_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port FT_PWR_n is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 2 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	73
[EFX-0000 INFO] EFX_LUT4        : 	459
[EFX-0000 INFO] EFX_FF          : 	205
[EFX-0000 INFO] EFX_RAM_5K      : 	2
[EFX-0000 INFO] EFX_DPRAM_5K    : 	8
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 13, 2022 23:34:15
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'NUM_MASTERS' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:6)
[EFX-0011 VERI-WARNING] parameter 'NUM_SLAVES' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:7)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:14)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:15)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:18)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:19)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'clk100' is not allowed (VERI-1372) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:41)
[EFX-0011 VERI-WARNING] data object 'USB_status' is already declared (VERI-2170) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:190)
[EFX-0012 VERI-INFO] previous declaration of 'USB_status' is from here (VERI-1967) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:71)
[EFX-0011 VERI-WARNING] second declaration of 'USB_status' is ignored (VERI-1329) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:190)
[EFX-0011 VERI-WARNING] non-net output port 'AccessRequest' cannot be initialized at declaration in SystemVerilog mode (VERI-2522) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\USB_RAM_Reg.sv:43)
[EFX-0011 VERI-WARNING] port 'q_a' remains unconnected for this instance (VERI-1927) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:265)
[EFX-0012 VERI-INFO] compiling module 'TrionT8_KIT' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:2)
[EFX-0012 VERI-INFO] compiling module 'Arbiter1(CLK_MAX_TIMEOUT=12)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Arbiter1.sv:3)
[EFX-0012 VERI-INFO] compiling module 'USB_RAM_Reg' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\USB_RAM_Reg.sv:13)
[EFX-0012 VERI-INFO] compiling module 'Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:11)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0011 VERI-WARNING] actual bit length 16 differs from formal bit length 9 for port 'AddrBus_In' (VERI-1330) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:220)
[EFX-0012 VERI-INFO] compiling module 'Dual_Port_RAM(ADDR_WIDTH=8)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:11)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 16 for port 'data_b' (VERI-1330) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:262)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'GPIO[8]' wire 'GPIO[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[7]' wire 'GPIO[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[6]' wire 'GPIO[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[5]' wire 'GPIO[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[4]' wire 'GPIO[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[3]' wire 'GPIO[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[2]' wire 'GPIO[2]' is not driven.
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'ram'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'ram'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[0]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[1]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[2]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[3]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[4]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[5]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[6]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[7]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[8]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[9]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[10]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[11]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[12]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[13]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[14]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[15]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (wren_b=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[8]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[7]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[6]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[5]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[4]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[3]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[2]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0200 WARNING] Removing redundant signal : clk150. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:42)
[EFX-0200 WARNING] Removing redundant signal : pll_locked. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:43)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[15]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[14]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[13]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[12]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[11]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[10]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[9]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[8]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[7]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[6]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[5]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[4]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[3]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[2]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[1]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[0]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_Direct_In. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:69)
[EFX-0200 WARNING] Removing redundant signal : USB_AddrBus_In[15]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:70)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "TrionT8_KIT"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Arbiter1(CLK_MAX_TIMEOUT=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Arbiter1(CLK_MAX_TIMEOUT=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "USB_RAM_Reg" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "USB_RAM_Reg" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TrionT8_KIT" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TrionT8_KIT" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk100 with 205 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 62 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 457, ed: 1541, lv: 7, pw: 906.88
[EFX-0000 INFO] ... LUT mapping end (Real time : 3s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n15 with 205 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port quartz_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port FT_PWR_n is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 2 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	73
[EFX-0000 INFO] EFX_LUT4        : 	459
[EFX-0000 INFO] EFX_FF          : 	205
[EFX-0000 INFO] EFX_RAM_5K      : 	2
[EFX-0000 INFO] EFX_DPRAM_5K    : 	8
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 13, 2022 23:39:05
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'NUM_MASTERS' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:6)
[EFX-0011 VERI-WARNING] parameter 'NUM_SLAVES' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:7)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:14)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:15)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:18)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:19)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'clk100' is not allowed (VERI-1372) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:41)
[EFX-0011 VERI-WARNING] data object 'USB_status' is already declared (VERI-2170) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:191)
[EFX-0012 VERI-INFO] previous declaration of 'USB_status' is from here (VERI-1967) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:71)
[EFX-0011 VERI-WARNING] second declaration of 'USB_status' is ignored (VERI-1329) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:191)
[EFX-0010 VERI-ERROR] syntax error near 'Dual_Port_RAM' (VERI-1137) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:247)
[EFX-0010 VERI-ERROR] module 'TrionT8_KIT' is ignored due to previous errors (VERI-1072) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:269)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 13, 2022 23:39:32
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'NUM_MASTERS' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:6)
[EFX-0011 VERI-WARNING] parameter 'NUM_SLAVES' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:7)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:14)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:15)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:18)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:19)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'clk100' is not allowed (VERI-1372) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:41)
[EFX-0011 VERI-WARNING] data object 'USB_status' is already declared (VERI-2170) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:191)
[EFX-0012 VERI-INFO] previous declaration of 'USB_status' is from here (VERI-1967) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:71)
[EFX-0011 VERI-WARNING] second declaration of 'USB_status' is ignored (VERI-1329) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:191)
[EFX-0010 VERI-ERROR] syntax error near 'Dual_Port_RAM' (VERI-1137) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:247)
[EFX-0010 VERI-ERROR] module 'TrionT8_KIT' is ignored due to previous errors (VERI-1072) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:269)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 13, 2022 23:42:00
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'NUM_MASTERS' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:6)
[EFX-0011 VERI-WARNING] parameter 'NUM_SLAVES' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:7)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:14)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:15)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:18)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:19)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'clk100' is not allowed (VERI-1372) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:41)
[EFX-0011 VERI-WARNING] data object 'USB_status' is already declared (VERI-2170) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:191)
[EFX-0012 VERI-INFO] previous declaration of 'USB_status' is from here (VERI-1967) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:71)
[EFX-0011 VERI-WARNING] second declaration of 'USB_status' is ignored (VERI-1329) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:191)
[EFX-0010 VERI-ERROR] syntax error near 'Dual_Port_RAM' (VERI-1137) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:247)
[EFX-0010 VERI-ERROR] module 'TrionT8_KIT' is ignored due to previous errors (VERI-1072) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:269)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 13, 2022 23:42:15
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'NUM_MASTERS' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:6)
[EFX-0011 VERI-WARNING] parameter 'NUM_SLAVES' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:7)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:14)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:15)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:18)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:19)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'clk100' is not allowed (VERI-1372) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:41)
[EFX-0011 VERI-WARNING] data object 'USB_status' is already declared (VERI-2170) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:191)
[EFX-0012 VERI-INFO] previous declaration of 'USB_status' is from here (VERI-1967) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:71)
[EFX-0011 VERI-WARNING] second declaration of 'USB_status' is ignored (VERI-1329) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:191)
[EFX-0010 VERI-ERROR] syntax error near 'Dual_Port_RAM' (VERI-1137) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:247)
[EFX-0010 VERI-ERROR] module 'TrionT8_KIT' is ignored due to previous errors (VERI-1072) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:269)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 13, 2022 23:42:22
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'NUM_MASTERS' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:6)
[EFX-0011 VERI-WARNING] parameter 'NUM_SLAVES' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:7)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:14)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:15)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:18)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:19)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'clk100' is not allowed (VERI-1372) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:41)
[EFX-0011 VERI-WARNING] data object 'USB_status' is already declared (VERI-2170) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:191)
[EFX-0012 VERI-INFO] previous declaration of 'USB_status' is from here (VERI-1967) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:71)
[EFX-0011 VERI-WARNING] second declaration of 'USB_status' is ignored (VERI-1329) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:191)
[EFX-0011 VERI-WARNING] non-net output port 'AccessRequest' cannot be initialized at declaration in SystemVerilog mode (VERI-2522) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\USB_RAM_Reg.sv:43)
[EFX-0011 VERI-WARNING] port 'q_a' remains unconnected for this instance (VERI-1927) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:266)
[EFX-0012 VERI-INFO] compiling module 'TrionT8_KIT' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:2)
[EFX-0012 VERI-INFO] compiling module 'Arbiter1(CLK_MAX_TIMEOUT=12)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Arbiter1.sv:3)
[EFX-0012 VERI-INFO] compiling module 'USB_RAM_Reg' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\USB_RAM_Reg.sv:13)
[EFX-0012 VERI-INFO] compiling module 'Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:11)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0011 VERI-WARNING] actual bit length 16 differs from formal bit length 9 for port 'AddrBus_In' (VERI-1330) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:221)
[EFX-0012 VERI-INFO] compiling module 'Dual_Port_RAM(ADDR_WIDTH=8)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:11)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 16 for port 'data_b' (VERI-1330) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:263)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'GPIO[8]' wire 'GPIO[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[7]' wire 'GPIO[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[6]' wire 'GPIO[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[5]' wire 'GPIO[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[4]' wire 'GPIO[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[3]' wire 'GPIO[3]' is not driven.
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'ram'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'ram'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[0]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[1]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[2]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[3]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[4]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[5]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[6]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[7]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[8]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[9]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[10]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[11]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[12]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[13]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[14]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[15]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (wren_b=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[8]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[7]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[6]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[5]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[4]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[3]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0200 WARNING] Removing redundant signal : clk150. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:42)
[EFX-0200 WARNING] Removing redundant signal : pll_locked. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:43)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[15]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[14]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[13]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[12]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[11]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[10]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[9]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[8]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[7]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[6]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[5]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[4]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[3]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[2]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[1]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[0]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_Direct_In. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:69)
[EFX-0200 WARNING] Removing redundant signal : USB_AddrBus_In[15]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:70)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "TrionT8_KIT"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Arbiter1(CLK_MAX_TIMEOUT=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Arbiter1(CLK_MAX_TIMEOUT=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "USB_RAM_Reg" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "USB_RAM_Reg" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TrionT8_KIT" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TrionT8_KIT" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk100 with 205 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 62 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 462, ed: 1544, lv: 7, pw: 915.01
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n15 with 205 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port quartz_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port FT_PWR_n is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 2 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	73
[EFX-0000 INFO] EFX_LUT4        : 	464
[EFX-0000 INFO] EFX_FF          : 	205
[EFX-0000 INFO] EFX_RAM_5K      : 	2
[EFX-0000 INFO] EFX_DPRAM_5K    : 	8
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 13, 2022 23:44:31
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'NUM_MASTERS' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:6)
[EFX-0011 VERI-WARNING] parameter 'NUM_SLAVES' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:7)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:14)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:15)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:18)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:19)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'clk100' is not allowed (VERI-1372) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:41)
[EFX-0011 VERI-WARNING] data object 'USB_status' is already declared (VERI-2170) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:191)
[EFX-0012 VERI-INFO] previous declaration of 'USB_status' is from here (VERI-1967) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:71)
[EFX-0011 VERI-WARNING] second declaration of 'USB_status' is ignored (VERI-1329) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:191)
[EFX-0011 VERI-WARNING] non-net output port 'AccessRequest' cannot be initialized at declaration in SystemVerilog mode (VERI-2522) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\USB_RAM_Reg.sv:43)
[EFX-0011 VERI-WARNING] port 'q_a' remains unconnected for this instance (VERI-1927) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:266)
[EFX-0012 VERI-INFO] compiling module 'TrionT8_KIT' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:2)
[EFX-0012 VERI-INFO] compiling module 'Arbiter1(CLK_MAX_TIMEOUT=12)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Arbiter1.sv:3)
[EFX-0012 VERI-INFO] compiling module 'USB_RAM_Reg' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\USB_RAM_Reg.sv:13)
[EFX-0012 VERI-INFO] compiling module 'Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:11)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0011 VERI-WARNING] actual bit length 16 differs from formal bit length 9 for port 'AddrBus_In' (VERI-1330) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:221)
[EFX-0012 VERI-INFO] compiling module 'Dual_Port_RAM(ADDR_WIDTH=8)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:11)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 16 for port 'data_b' (VERI-1330) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:263)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'GPIO[8]' wire 'GPIO[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[7]' wire 'GPIO[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[6]' wire 'GPIO[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[5]' wire 'GPIO[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[4]' wire 'GPIO[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[3]' wire 'GPIO[3]' is not driven.
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'ram'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'ram'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[0]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[1]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[2]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[3]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[4]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[5]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[6]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[7]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[8]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[9]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[10]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[11]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[12]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[13]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[14]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[15]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (wren_b=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[8]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[7]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[6]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[5]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[4]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[3]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0200 WARNING] Removing redundant signal : clk150. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:42)
[EFX-0200 WARNING] Removing redundant signal : pll_locked. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:43)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[15]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[14]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[13]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[12]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[11]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[10]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[9]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[8]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[7]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[6]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[5]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[4]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[3]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[2]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[1]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[0]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_Direct_In. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:69)
[EFX-0200 WARNING] Removing redundant signal : USB_AddrBus_In[15]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:70)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "TrionT8_KIT"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Arbiter1(CLK_MAX_TIMEOUT=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Arbiter1(CLK_MAX_TIMEOUT=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "USB_RAM_Reg" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "USB_RAM_Reg" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TrionT8_KIT" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TrionT8_KIT" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk100 with 205 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 62 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 462, ed: 1544, lv: 7, pw: 914.09
[EFX-0000 INFO] ... LUT mapping end (Real time : 3s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n15 with 205 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port quartz_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port FT_PWR_n is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 2 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	73
[EFX-0000 INFO] EFX_LUT4        : 	464
[EFX-0000 INFO] EFX_FF          : 	205
[EFX-0000 INFO] EFX_RAM_5K      : 	2
[EFX-0000 INFO] EFX_DPRAM_5K    : 	8
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 13, 2022 23:46:28
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'NUM_MASTERS' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:6)
[EFX-0011 VERI-WARNING] parameter 'NUM_SLAVES' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:7)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:14)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:15)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:18)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:19)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'clk100' is not allowed (VERI-1372) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:41)
[EFX-0011 VERI-WARNING] data object 'USB_status' is already declared (VERI-2170) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:191)
[EFX-0012 VERI-INFO] previous declaration of 'USB_status' is from here (VERI-1967) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:71)
[EFX-0011 VERI-WARNING] second declaration of 'USB_status' is ignored (VERI-1329) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:191)
[EFX-0011 VERI-WARNING] non-net output port 'AccessRequest' cannot be initialized at declaration in SystemVerilog mode (VERI-2522) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\USB_RAM_Reg.sv:43)
[EFX-0011 VERI-WARNING] port 'q_a' remains unconnected for this instance (VERI-1927) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:266)
[EFX-0012 VERI-INFO] compiling module 'TrionT8_KIT' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:2)
[EFX-0012 VERI-INFO] compiling module 'Arbiter1(CLK_MAX_TIMEOUT=12)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Arbiter1.sv:3)
[EFX-0012 VERI-INFO] compiling module 'USB_RAM_Reg' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\USB_RAM_Reg.sv:13)
[EFX-0012 VERI-INFO] compiling module 'Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:11)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0011 VERI-WARNING] actual bit length 16 differs from formal bit length 9 for port 'AddrBus_In' (VERI-1330) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:221)
[EFX-0012 VERI-INFO] compiling module 'Dual_Port_RAM(ADDR_WIDTH=8)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:11)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 16 for port 'data_b' (VERI-1330) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:263)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'GPIO[8]' wire 'GPIO[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[7]' wire 'GPIO[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[6]' wire 'GPIO[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[5]' wire 'GPIO[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[4]' wire 'GPIO[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[3]' wire 'GPIO[3]' is not driven.
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'ram'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'ram'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[0]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[1]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[2]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[3]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[4]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[5]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[6]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[7]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[8]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[9]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[10]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[11]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[12]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[13]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[14]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[15]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (wren_b=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[8]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[7]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[6]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[5]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[4]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[3]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0200 WARNING] Removing redundant signal : clk150. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:42)
[EFX-0200 WARNING] Removing redundant signal : pll_locked. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:43)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[15]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[14]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[13]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[12]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[11]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[10]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[9]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[8]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[7]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[6]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[5]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[4]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[3]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[2]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[1]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[0]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_Direct_In. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:69)
[EFX-0200 WARNING] Removing redundant signal : USB_AddrBus_In[15]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:70)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "TrionT8_KIT"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Arbiter1(CLK_MAX_TIMEOUT=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Arbiter1(CLK_MAX_TIMEOUT=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "USB_RAM_Reg" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "USB_RAM_Reg" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TrionT8_KIT" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TrionT8_KIT" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk100 with 205 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 62 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 462, ed: 1544, lv: 7, pw: 915.04
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n15 with 205 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port quartz_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port FT_PWR_n is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 2 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	73
[EFX-0000 INFO] EFX_LUT4        : 	464
[EFX-0000 INFO] EFX_FF          : 	205
[EFX-0000 INFO] EFX_RAM_5K      : 	2
[EFX-0000 INFO] EFX_DPRAM_5K    : 	8
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 13, 2022 23:51:59
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'NUM_MASTERS' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:6)
[EFX-0011 VERI-WARNING] parameter 'NUM_SLAVES' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:7)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:14)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:15)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:18)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:19)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'clk100' is not allowed (VERI-1372) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:41)
[EFX-0011 VERI-WARNING] data object 'USB_status' is already declared (VERI-2170) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:191)
[EFX-0012 VERI-INFO] previous declaration of 'USB_status' is from here (VERI-1967) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:71)
[EFX-0011 VERI-WARNING] second declaration of 'USB_status' is ignored (VERI-1329) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:191)
[EFX-0011 VERI-WARNING] non-net output port 'AccessRequest' cannot be initialized at declaration in SystemVerilog mode (VERI-2522) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\USB_RAM_Reg.sv:43)
[EFX-0011 VERI-WARNING] port 'q_a' remains unconnected for this instance (VERI-1927) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:266)
[EFX-0012 VERI-INFO] compiling module 'TrionT8_KIT' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:2)
[EFX-0010 VERI-ERROR] instantiating unknown module 'arbiter_v1' (VERI-1063) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:113)
[EFX-0012 VERI-INFO] module 'TrionT8_KIT' remains a black box due to errors in its contents (VERI-1073) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:2)
[EFX-0021 ERROR] Verific elaboration of module 'TrionT8_KIT' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 13, 2022 23:52:17
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'NUM_MASTERS' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:6)
[EFX-0011 VERI-WARNING] parameter 'NUM_SLAVES' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:7)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:14)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:15)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:18)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:19)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'clk100' is not allowed (VERI-1372) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:41)
[EFX-0011 VERI-WARNING] data object 'USB_status' is already declared (VERI-2170) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:191)
[EFX-0012 VERI-INFO] previous declaration of 'USB_status' is from here (VERI-1967) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:71)
[EFX-0011 VERI-WARNING] second declaration of 'USB_status' is ignored (VERI-1329) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:191)
[EFX-0011 VERI-WARNING] non-net output port 'AccessRequest' cannot be initialized at declaration in SystemVerilog mode (VERI-2522) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\USB_RAM_Reg.sv:43)
[EFX-0011 VERI-WARNING] port 'q_a' remains unconnected for this instance (VERI-1927) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:266)
[EFX-0012 VERI-INFO] compiling module 'TrionT8_KIT' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:2)
[EFX-0012 VERI-INFO] compiling module 'Arbiter1(CLK_MAX_TIMEOUT=12)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Arbiter1.sv:3)
[EFX-0012 VERI-INFO] compiling module 'USB_RAM_Reg' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\USB_RAM_Reg.sv:13)
[EFX-0012 VERI-INFO] compiling module 'Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:11)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0011 VERI-WARNING] actual bit length 16 differs from formal bit length 9 for port 'AddrBus_In' (VERI-1330) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:221)
[EFX-0012 VERI-INFO] compiling module 'Dual_Port_RAM(ADDR_WIDTH=8)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:11)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 16 for port 'data_b' (VERI-1330) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:263)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'GPIO[8]' wire 'GPIO[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[7]' wire 'GPIO[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[6]' wire 'GPIO[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[5]' wire 'GPIO[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[4]' wire 'GPIO[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[3]' wire 'GPIO[3]' is not driven.
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'ram'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'ram'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[0]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[1]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[2]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[3]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[4]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[5]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[6]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[7]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[8]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[9]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[10]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[11]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[12]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[13]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[14]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[15]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (wren_b=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[8]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[7]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[6]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[5]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[4]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[3]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0200 WARNING] Removing redundant signal : clk150. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:42)
[EFX-0200 WARNING] Removing redundant signal : pll_locked. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:43)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[15]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[14]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[13]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[12]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[11]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[10]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[9]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[8]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[7]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[6]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[5]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[4]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[3]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[2]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[1]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[0]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_Direct_In. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:69)
[EFX-0200 WARNING] Removing redundant signal : USB_AddrBus_In[15]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:70)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "TrionT8_KIT"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Arbiter1(CLK_MAX_TIMEOUT=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Arbiter1(CLK_MAX_TIMEOUT=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "USB_RAM_Reg" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "USB_RAM_Reg" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TrionT8_KIT" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TrionT8_KIT" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk100 with 205 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 62 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 462, ed: 1559, lv: 7, pw: 926.24
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n15 with 205 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port quartz_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port FT_PWR_n is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 2 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	73
[EFX-0000 INFO] EFX_LUT4        : 	464
[EFX-0000 INFO] EFX_FF          : 	205
[EFX-0000 INFO] EFX_RAM_5K      : 	2
[EFX-0000 INFO] EFX_DPRAM_5K    : 	8
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 14, 2022 00:01:02
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'NUM_MASTERS' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:6)
[EFX-0011 VERI-WARNING] parameter 'NUM_SLAVES' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:7)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:14)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:15)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:18)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:19)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'clk100' is not allowed (VERI-1372) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:41)
[EFX-0011 VERI-WARNING] data object 'USB_status' is already declared (VERI-2170) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:191)
[EFX-0012 VERI-INFO] previous declaration of 'USB_status' is from here (VERI-1967) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:71)
[EFX-0011 VERI-WARNING] second declaration of 'USB_status' is ignored (VERI-1329) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:191)
[EFX-0011 VERI-WARNING] non-net output port 'AccessRequest' cannot be initialized at declaration in SystemVerilog mode (VERI-2522) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\USB_RAM_Reg.sv:43)
[EFX-0011 VERI-WARNING] port 'q_a' remains unconnected for this instance (VERI-1927) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:266)
[EFX-0012 VERI-INFO] compiling module 'TrionT8_KIT' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:2)
[EFX-0012 VERI-INFO] compiling module 'Arbiter1(CLK_MAX_TIMEOUT=12)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Arbiter1.sv:3)
[EFX-0012 VERI-INFO] compiling module 'USB_RAM_Reg' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\USB_RAM_Reg.sv:13)
[EFX-0012 VERI-INFO] compiling module 'Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:11)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0011 VERI-WARNING] actual bit length 16 differs from formal bit length 9 for port 'AddrBus_In' (VERI-1330) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:221)
[EFX-0012 VERI-INFO] compiling module 'Dual_Port_RAM(ADDR_WIDTH=8)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:11)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 16 for port 'data_b' (VERI-1330) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:263)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'GPIO[8]' wire 'GPIO[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[7]' wire 'GPIO[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[6]' wire 'GPIO[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[5]' wire 'GPIO[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[4]' wire 'GPIO[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[3]' wire 'GPIO[3]' is not driven.
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'ram'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'ram'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[0]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[1]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[2]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[3]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[4]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[5]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[6]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[7]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[8]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[9]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[10]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[11]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[12]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[13]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[14]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[15]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (wren_b=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[8]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[7]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[6]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[5]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[4]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[3]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0200 WARNING] Removing redundant signal : clk150. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:42)
[EFX-0200 WARNING] Removing redundant signal : pll_locked. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:43)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[15]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[14]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[13]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[12]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[11]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[10]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[9]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[8]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[7]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[6]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[5]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[4]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[3]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[2]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[1]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[0]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_Direct_In. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:69)
[EFX-0200 WARNING] Removing redundant signal : USB_AddrBus_In[15]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:70)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "TrionT8_KIT"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Arbiter1(CLK_MAX_TIMEOUT=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Arbiter1(CLK_MAX_TIMEOUT=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "USB_RAM_Reg" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "USB_RAM_Reg" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TrionT8_KIT" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TrionT8_KIT" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk100 with 205 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 62 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 455, ed: 1530, lv: 7, pw: 922.73
[EFX-0000 INFO] ... LUT mapping end (Real time : 3s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n15 with 205 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port quartz_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port FT_PWR_n is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 2 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	73
[EFX-0000 INFO] EFX_LUT4        : 	456
[EFX-0000 INFO] EFX_FF          : 	205
[EFX-0000 INFO] EFX_RAM_5K      : 	2
[EFX-0000 INFO] EFX_DPRAM_5K    : 	8
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 14, 2022 00:04:40
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'NUM_MASTERS' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:6)
[EFX-0011 VERI-WARNING] parameter 'NUM_SLAVES' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:7)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:14)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:15)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:18)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:19)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'clk100' is not allowed (VERI-1372) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:41)
[EFX-0011 VERI-WARNING] data object 'USB_status' is already declared (VERI-2170) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:191)
[EFX-0012 VERI-INFO] previous declaration of 'USB_status' is from here (VERI-1967) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:71)
[EFX-0011 VERI-WARNING] second declaration of 'USB_status' is ignored (VERI-1329) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:191)
[EFX-0011 VERI-WARNING] non-net output port 'AccessRequest' cannot be initialized at declaration in SystemVerilog mode (VERI-2522) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\USB_RAM_Reg.sv:43)
[EFX-0011 VERI-WARNING] port 'q_a' remains unconnected for this instance (VERI-1927) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:266)
[EFX-0012 VERI-INFO] compiling module 'TrionT8_KIT' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:2)
[EFX-0012 VERI-INFO] compiling module 'Arbiter1(CLK_MAX_TIMEOUT=12)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Arbiter1.sv:3)
[EFX-0012 VERI-INFO] compiling module 'USB_RAM_Reg' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\USB_RAM_Reg.sv:13)
[EFX-0012 VERI-INFO] compiling module 'Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:11)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0011 VERI-WARNING] actual bit length 16 differs from formal bit length 9 for port 'AddrBus_In' (VERI-1330) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:221)
[EFX-0012 VERI-INFO] compiling module 'Dual_Port_RAM(ADDR_WIDTH=8)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:11)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 16 for port 'data_b' (VERI-1330) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:263)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'GPIO[8]' wire 'GPIO[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[7]' wire 'GPIO[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[6]' wire 'GPIO[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[5]' wire 'GPIO[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[4]' wire 'GPIO[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[3]' wire 'GPIO[3]' is not driven.
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'ram'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'ram'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[0]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[1]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[2]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[3]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[4]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[5]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[6]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[7]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[8]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[9]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[10]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[11]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[12]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[13]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[14]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[15]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (wren_b=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[8]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[7]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[6]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[5]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[4]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[3]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0200 WARNING] Removing redundant signal : clk150. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:42)
[EFX-0200 WARNING] Removing redundant signal : pll_locked. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:43)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[15]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[14]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[13]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[12]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[11]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[10]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[9]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[8]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[7]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[6]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[5]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[4]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[3]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[2]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[1]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[0]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_Direct_In. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:69)
[EFX-0200 WARNING] Removing redundant signal : USB_AddrBus_In[15]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:70)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "TrionT8_KIT"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Arbiter1(CLK_MAX_TIMEOUT=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Arbiter1(CLK_MAX_TIMEOUT=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "USB_RAM_Reg" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "USB_RAM_Reg" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TrionT8_KIT" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TrionT8_KIT" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk100 with 205 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 62 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 455, ed: 1530, lv: 7, pw: 922.73
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n15 with 205 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port quartz_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port FT_PWR_n is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 2 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	73
[EFX-0000 INFO] EFX_LUT4        : 	457
[EFX-0000 INFO] EFX_FF          : 	205
[EFX-0000 INFO] EFX_RAM_5K      : 	2
[EFX-0000 INFO] EFX_DPRAM_5K    : 	8
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 14, 2022 00:18:46
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'NUM_MASTERS' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:6)
[EFX-0011 VERI-WARNING] parameter 'NUM_SLAVES' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:7)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:14)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:15)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:18)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:19)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'clk100' is not allowed (VERI-1372) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:41)
[EFX-0011 VERI-WARNING] data object 'USB_status' is already declared (VERI-2170) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:191)
[EFX-0012 VERI-INFO] previous declaration of 'USB_status' is from here (VERI-1967) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:71)
[EFX-0011 VERI-WARNING] second declaration of 'USB_status' is ignored (VERI-1329) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:191)
[EFX-0011 VERI-WARNING] non-net output port 'AccessRequest' cannot be initialized at declaration in SystemVerilog mode (VERI-2522) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\USB_RAM_Reg.sv:43)
[EFX-0011 VERI-WARNING] port 'q_a' remains unconnected for this instance (VERI-1927) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:266)
[EFX-0012 VERI-INFO] compiling module 'TrionT8_KIT' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:2)
[EFX-0012 VERI-INFO] compiling module 'Arbiter1(CLK_MAX_TIMEOUT=12)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Arbiter1.sv:3)
[EFX-0012 VERI-INFO] compiling module 'USB_RAM_Reg' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\USB_RAM_Reg.sv:13)
[EFX-0012 VERI-INFO] compiling module 'Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:11)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0011 VERI-WARNING] actual bit length 16 differs from formal bit length 9 for port 'AddrBus_In' (VERI-1330) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:221)
[EFX-0012 VERI-INFO] compiling module 'Dual_Port_RAM(ADDR_WIDTH=8)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:11)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 16 for port 'data_b' (VERI-1330) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:263)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'GPIO[8]' wire 'GPIO[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[7]' wire 'GPIO[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[6]' wire 'GPIO[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[5]' wire 'GPIO[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[4]' wire 'GPIO[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[3]' wire 'GPIO[3]' is not driven.
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'ram'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'ram'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[0]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[1]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[2]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[3]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[4]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[5]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[6]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[7]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[8]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[9]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[10]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[11]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[12]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[13]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[14]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[15]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (wren_b=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[8]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[7]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[6]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[5]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[4]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[3]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0200 WARNING] Removing redundant signal : clk150. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:42)
[EFX-0200 WARNING] Removing redundant signal : pll_locked. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:43)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[15]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[14]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[13]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[12]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[11]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[10]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[9]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[8]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[7]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[6]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[5]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[4]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[3]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[2]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[1]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[0]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_Direct_In. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:69)
[EFX-0200 WARNING] Removing redundant signal : USB_AddrBus_In[15]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:70)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "TrionT8_KIT"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Arbiter1(CLK_MAX_TIMEOUT=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Arbiter1(CLK_MAX_TIMEOUT=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "USB_RAM_Reg" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "USB_RAM_Reg" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TrionT8_KIT" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TrionT8_KIT" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk100 with 205 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 62 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 462, ed: 1559, lv: 7, pw: 926.45
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n15 with 205 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port quartz_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port FT_PWR_n is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 2 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	73
[EFX-0000 INFO] EFX_LUT4        : 	465
[EFX-0000 INFO] EFX_FF          : 	205
[EFX-0000 INFO] EFX_RAM_5K      : 	2
[EFX-0000 INFO] EFX_DPRAM_5K    : 	8
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 14, 2022 00:26:08
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'NUM_MASTERS' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:6)
[EFX-0011 VERI-WARNING] parameter 'NUM_SLAVES' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:7)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:14)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:15)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:18)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:19)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'clk100' is not allowed (VERI-1372) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:41)
[EFX-0011 VERI-WARNING] data object 'USB_status' is already declared (VERI-2170) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:191)
[EFX-0012 VERI-INFO] previous declaration of 'USB_status' is from here (VERI-1967) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:71)
[EFX-0011 VERI-WARNING] second declaration of 'USB_status' is ignored (VERI-1329) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:191)
[EFX-0011 VERI-WARNING] non-net output port 'AccessRequest' cannot be initialized at declaration in SystemVerilog mode (VERI-2522) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\USB_RAM_Reg.sv:43)
[EFX-0011 VERI-WARNING] port 'q_a' remains unconnected for this instance (VERI-1927) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:266)
[EFX-0012 VERI-INFO] compiling module 'TrionT8_KIT' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:2)
[EFX-0012 VERI-INFO] compiling module 'Arbiter1(CLK_MAX_TIMEOUT=12)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Arbiter1.sv:3)
[EFX-0012 VERI-INFO] compiling module 'USB_RAM_Reg' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\USB_RAM_Reg.sv:13)
[EFX-0012 VERI-INFO] compiling module 'Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:11)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0011 VERI-WARNING] actual bit length 16 differs from formal bit length 9 for port 'AddrBus_In' (VERI-1330) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:221)
[EFX-0012 VERI-INFO] compiling module 'Dual_Port_RAM(ADDR_WIDTH=8)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:11)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 16 for port 'data_b' (VERI-1330) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:263)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'GPIO[8]' wire 'GPIO[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[7]' wire 'GPIO[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[6]' wire 'GPIO[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[5]' wire 'GPIO[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[4]' wire 'GPIO[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[3]' wire 'GPIO[3]' is not driven.
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'ram'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'ram'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[0]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[1]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[2]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[3]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[4]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[5]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[6]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[7]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[8]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[9]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[10]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[11]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[12]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[13]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[14]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[15]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (wren_b=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[8]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[7]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[6]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[5]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[4]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[3]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0200 WARNING] Removing redundant signal : clk150. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:42)
[EFX-0200 WARNING] Removing redundant signal : pll_locked. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:43)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[15]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[14]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[13]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[12]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[11]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[10]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[9]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[8]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[7]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[6]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[5]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[4]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[3]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[2]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[1]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[0]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_Direct_In. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:69)
[EFX-0200 WARNING] Removing redundant signal : USB_AddrBus_In[15]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:70)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "TrionT8_KIT"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Arbiter1(CLK_MAX_TIMEOUT=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Arbiter1(CLK_MAX_TIMEOUT=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "USB_RAM_Reg" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "USB_RAM_Reg" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TrionT8_KIT" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TrionT8_KIT" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk100 with 205 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 62 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 475, ed: 1570, lv: 8, pw: 925.19
[EFX-0000 INFO] ... LUT mapping end (Real time : 3s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n15 with 205 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port quartz_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port FT_PWR_n is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 2 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	73
[EFX-0000 INFO] EFX_LUT4        : 	476
[EFX-0000 INFO] EFX_FF          : 	205
[EFX-0000 INFO] EFX_RAM_5K      : 	2
[EFX-0000 INFO] EFX_DPRAM_5K    : 	8
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 14, 2022 00:30:03
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'NUM_MASTERS' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:6)
[EFX-0011 VERI-WARNING] parameter 'NUM_SLAVES' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:7)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:14)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:15)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:18)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:19)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'clk100' is not allowed (VERI-1372) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:41)
[EFX-0011 VERI-WARNING] data object 'USB_status' is already declared (VERI-2170) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:191)
[EFX-0012 VERI-INFO] previous declaration of 'USB_status' is from here (VERI-1967) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:71)
[EFX-0011 VERI-WARNING] second declaration of 'USB_status' is ignored (VERI-1329) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:191)
[EFX-0011 VERI-WARNING] non-net output port 'AccessRequest' cannot be initialized at declaration in SystemVerilog mode (VERI-2522) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\USB_RAM_Reg.sv:43)
[EFX-0011 VERI-WARNING] port 'q_a' remains unconnected for this instance (VERI-1927) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:266)
[EFX-0012 VERI-INFO] compiling module 'TrionT8_KIT' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:2)
[EFX-0012 VERI-INFO] compiling module 'Arbiter1(CLK_MAX_TIMEOUT=12)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Arbiter1.sv:3)
[EFX-0012 VERI-INFO] compiling module 'USB_RAM_Reg' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\USB_RAM_Reg.sv:13)
[EFX-0012 VERI-INFO] compiling module 'Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:11)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0011 VERI-WARNING] actual bit length 16 differs from formal bit length 9 for port 'AddrBus_In' (VERI-1330) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:221)
[EFX-0012 VERI-INFO] compiling module 'Dual_Port_RAM(ADDR_WIDTH=8)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:11)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 16 for port 'data_b' (VERI-1330) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:263)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'GPIO[8]' wire 'GPIO[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[7]' wire 'GPIO[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[6]' wire 'GPIO[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[5]' wire 'GPIO[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[4]' wire 'GPIO[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[3]' wire 'GPIO[3]' is not driven.
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'ram'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'ram'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[0]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[1]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[2]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[3]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[4]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[5]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[6]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[7]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[8]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[9]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[10]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[11]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[12]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[13]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[14]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[15]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (wren_b=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[8]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[7]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[6]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[5]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[4]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[3]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0200 WARNING] Removing redundant signal : clk150. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:42)
[EFX-0200 WARNING] Removing redundant signal : pll_locked. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:43)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[15]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[14]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[13]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[12]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[11]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[10]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[9]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[8]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[7]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[6]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[5]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[4]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[3]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[2]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[1]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[0]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_Direct_In. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:69)
[EFX-0200 WARNING] Removing redundant signal : USB_AddrBus_In[15]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:70)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "TrionT8_KIT"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Arbiter1(CLK_MAX_TIMEOUT=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Arbiter1(CLK_MAX_TIMEOUT=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "USB_RAM_Reg" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "USB_RAM_Reg" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TrionT8_KIT" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TrionT8_KIT" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk100 with 205 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 62 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 462, ed: 1559, lv: 7, pw: 926.42
[EFX-0000 INFO] ... LUT mapping end (Real time : 3s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n15 with 205 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port quartz_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port FT_PWR_n is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 2 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	73
[EFX-0000 INFO] EFX_LUT4        : 	465
[EFX-0000 INFO] EFX_FF          : 	205
[EFX-0000 INFO] EFX_RAM_5K      : 	2
[EFX-0000 INFO] EFX_DPRAM_5K    : 	8
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 14, 2022 00:33:41
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'NUM_MASTERS' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:6)
[EFX-0011 VERI-WARNING] parameter 'NUM_SLAVES' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:7)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:14)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:15)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:18)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:19)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'clk100' is not allowed (VERI-1372) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:41)
[EFX-0011 VERI-WARNING] data object 'USB_status' is already declared (VERI-2170) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:191)
[EFX-0012 VERI-INFO] previous declaration of 'USB_status' is from here (VERI-1967) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:71)
[EFX-0011 VERI-WARNING] second declaration of 'USB_status' is ignored (VERI-1329) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:191)
[EFX-0011 VERI-WARNING] non-net output port 'AccessRequest' cannot be initialized at declaration in SystemVerilog mode (VERI-2522) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\USB_RAM_Reg.sv:43)
[EFX-0011 VERI-WARNING] port 'q_a' remains unconnected for this instance (VERI-1927) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:266)
[EFX-0012 VERI-INFO] compiling module 'TrionT8_KIT' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:2)
[EFX-0012 VERI-INFO] compiling module 'Arbiter1(CLK_MAX_TIMEOUT=12)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Arbiter1.sv:3)
[EFX-0012 VERI-INFO] compiling module 'USB_RAM_Reg' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\USB_RAM_Reg.sv:13)
[EFX-0012 VERI-INFO] compiling module 'Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:11)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0011 VERI-WARNING] actual bit length 16 differs from formal bit length 9 for port 'AddrBus_In' (VERI-1330) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:221)
[EFX-0012 VERI-INFO] compiling module 'Dual_Port_RAM(ADDR_WIDTH=8)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:11)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 16 for port 'data_b' (VERI-1330) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:263)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'GPIO[8]' wire 'GPIO[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[7]' wire 'GPIO[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[6]' wire 'GPIO[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[5]' wire 'GPIO[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[4]' wire 'GPIO[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[3]' wire 'GPIO[3]' is not driven.
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'ram'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'ram'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[0]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[1]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[2]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[3]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[4]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[5]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[6]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[7]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[8]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[9]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[10]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[11]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[12]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[13]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[14]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[15]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (wren_b=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[8]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[7]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[6]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[5]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[4]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[3]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0200 WARNING] Removing redundant signal : clk150. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:42)
[EFX-0200 WARNING] Removing redundant signal : pll_locked. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:43)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[15]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[14]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[13]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[12]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[11]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[10]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[9]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[8]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[7]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[6]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[5]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[4]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[3]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[2]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[1]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[0]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_Direct_In. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:69)
[EFX-0200 WARNING] Removing redundant signal : USB_AddrBus_In[15]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:70)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "TrionT8_KIT"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Arbiter1(CLK_MAX_TIMEOUT=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Arbiter1(CLK_MAX_TIMEOUT=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "USB_RAM_Reg" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "USB_RAM_Reg" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TrionT8_KIT" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TrionT8_KIT" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk100 with 205 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 62 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 462, ed: 1559, lv: 7, pw: 926.42
[EFX-0000 INFO] ... LUT mapping end (Real time : 3s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n15 with 205 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port quartz_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port FT_PWR_n is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 2 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	73
[EFX-0000 INFO] EFX_LUT4        : 	465
[EFX-0000 INFO] EFX_FF          : 	205
[EFX-0000 INFO] EFX_RAM_5K      : 	2
[EFX-0000 INFO] EFX_DPRAM_5K    : 	8
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 14, 2022 00:36:51
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'NUM_MASTERS' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:6)
[EFX-0011 VERI-WARNING] parameter 'NUM_SLAVES' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:7)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:14)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:15)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:18)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:19)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'clk100' is not allowed (VERI-1372) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:41)
[EFX-0011 VERI-WARNING] data object 'USB_status' is already declared (VERI-2170) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:191)
[EFX-0012 VERI-INFO] previous declaration of 'USB_status' is from here (VERI-1967) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:71)
[EFX-0011 VERI-WARNING] second declaration of 'USB_status' is ignored (VERI-1329) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:191)
[EFX-0011 VERI-WARNING] non-net output port 'AccessRequest' cannot be initialized at declaration in SystemVerilog mode (VERI-2522) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\USB_RAM_Reg.sv:43)
[EFX-0011 VERI-WARNING] port 'q_a' remains unconnected for this instance (VERI-1927) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:266)
[EFX-0012 VERI-INFO] compiling module 'TrionT8_KIT' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:2)
[EFX-0012 VERI-INFO] compiling module 'Arbiter1(CLK_MAX_TIMEOUT=12)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Arbiter1.sv:3)
[EFX-0012 VERI-INFO] compiling module 'USB_RAM_Reg' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\USB_RAM_Reg.sv:13)
[EFX-0012 VERI-INFO] compiling module 'Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:11)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0011 VERI-WARNING] actual bit length 16 differs from formal bit length 9 for port 'AddrBus_In' (VERI-1330) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:221)
[EFX-0012 VERI-INFO] compiling module 'Dual_Port_RAM(ADDR_WIDTH=8)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:11)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 16 for port 'data_b' (VERI-1330) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:263)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'GPIO[8]' wire 'GPIO[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[7]' wire 'GPIO[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[6]' wire 'GPIO[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[5]' wire 'GPIO[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[4]' wire 'GPIO[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[3]' wire 'GPIO[3]' is not driven.
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'ram'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'ram'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[0]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[1]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[2]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[3]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[4]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[5]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[6]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[7]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[8]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[9]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[10]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[11]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[12]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[13]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[14]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[15]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (wren_b=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[8]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[7]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[6]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[5]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[4]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[3]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0200 WARNING] Removing redundant signal : clk150. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:42)
[EFX-0200 WARNING] Removing redundant signal : pll_locked. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:43)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[15]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[14]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[13]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[12]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[11]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[10]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[9]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[8]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[7]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[6]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[5]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[4]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[3]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[2]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[1]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[0]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_Direct_In. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:69)
[EFX-0200 WARNING] Removing redundant signal : USB_AddrBus_In[15]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:70)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "TrionT8_KIT"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Arbiter1(CLK_MAX_TIMEOUT=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Arbiter1(CLK_MAX_TIMEOUT=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "USB_RAM_Reg" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "USB_RAM_Reg" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TrionT8_KIT" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TrionT8_KIT" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk100 with 205 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 62 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 462, ed: 1559, lv: 7, pw: 926.42
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n15 with 205 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port quartz_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port FT_PWR_n is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 2 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	73
[EFX-0000 INFO] EFX_LUT4        : 	465
[EFX-0000 INFO] EFX_FF          : 	205
[EFX-0000 INFO] EFX_RAM_5K      : 	2
[EFX-0000 INFO] EFX_DPRAM_5K    : 	8
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 14, 2022 00:45:05
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'NUM_MASTERS' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:6)
[EFX-0011 VERI-WARNING] parameter 'NUM_SLAVES' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:7)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:14)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:15)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:18)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:19)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'clk100' is not allowed (VERI-1372) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:41)
[EFX-0011 VERI-WARNING] data object 'USB_status' is already declared (VERI-2170) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:191)
[EFX-0012 VERI-INFO] previous declaration of 'USB_status' is from here (VERI-1967) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:71)
[EFX-0011 VERI-WARNING] second declaration of 'USB_status' is ignored (VERI-1329) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:191)
[EFX-0010 VERI-ERROR] syntax error near 'b' (VERI-1137) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:224)
[EFX-0010 VERI-ERROR] module 'TrionT8_KIT' is ignored due to previous errors (VERI-1072) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:269)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 14, 2022 00:45:20
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'NUM_MASTERS' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:6)
[EFX-0011 VERI-WARNING] parameter 'NUM_SLAVES' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:7)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:14)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:15)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:18)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:19)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'clk100' is not allowed (VERI-1372) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:41)
[EFX-0011 VERI-WARNING] data object 'USB_status' is already declared (VERI-2170) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:191)
[EFX-0012 VERI-INFO] previous declaration of 'USB_status' is from here (VERI-1967) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:71)
[EFX-0011 VERI-WARNING] second declaration of 'USB_status' is ignored (VERI-1329) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:191)
[EFX-0010 VERI-ERROR] syntax error near 'always_ff' (VERI-1137) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:228)
[EFX-0010 VERI-ERROR] SystemVerilog 2009 keyword 'always_ff' used in incorrect context (VERI-2344) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:228)
[EFX-0010 VERI-ERROR] module 'TrionT8_KIT' is ignored due to previous errors (VERI-1072) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:269)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 14, 2022 00:45:28
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'NUM_MASTERS' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:6)
[EFX-0011 VERI-WARNING] parameter 'NUM_SLAVES' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:7)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:14)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:15)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:18)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:19)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'clk100' is not allowed (VERI-1372) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:41)
[EFX-0011 VERI-WARNING] data object 'USB_status' is already declared (VERI-2170) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:191)
[EFX-0012 VERI-INFO] previous declaration of 'USB_status' is from here (VERI-1967) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:71)
[EFX-0011 VERI-WARNING] second declaration of 'USB_status' is ignored (VERI-1329) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:191)
[EFX-0010 VERI-ERROR] syntax error near 'always_ff' (VERI-1137) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:228)
[EFX-0010 VERI-ERROR] SystemVerilog 2009 keyword 'always_ff' used in incorrect context (VERI-2344) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:228)
[EFX-0010 VERI-ERROR] module 'TrionT8_KIT' is ignored due to previous errors (VERI-1072) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:269)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 14, 2022 00:45:57
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'NUM_MASTERS' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:6)
[EFX-0011 VERI-WARNING] parameter 'NUM_SLAVES' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:7)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:14)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:15)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:18)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:19)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'clk100' is not allowed (VERI-1372) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:41)
[EFX-0011 VERI-WARNING] data object 'USB_status' is already declared (VERI-2170) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:191)
[EFX-0012 VERI-INFO] previous declaration of 'USB_status' is from here (VERI-1967) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:71)
[EFX-0011 VERI-WARNING] second declaration of 'USB_status' is ignored (VERI-1329) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:191)
[EFX-0011 VERI-WARNING] non-net output port 'AccessRequest' cannot be initialized at declaration in SystemVerilog mode (VERI-2522) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\USB_RAM_Reg.sv:43)
[EFX-0011 VERI-WARNING] port 'q_a' remains unconnected for this instance (VERI-1927) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:266)
[EFX-0012 VERI-INFO] compiling module 'TrionT8_KIT' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:2)
[EFX-0012 VERI-INFO] compiling module 'Arbiter1(CLK_MAX_TIMEOUT=12)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Arbiter1.sv:3)
[EFX-0012 VERI-INFO] compiling module 'USB_RAM_Reg' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\USB_RAM_Reg.sv:13)
[EFX-0012 VERI-INFO] compiling module 'Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:11)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0011 VERI-WARNING] actual bit length 16 differs from formal bit length 9 for port 'AddrBus_In' (VERI-1330) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:221)
[EFX-0012 VERI-INFO] compiling module 'Dual_Port_RAM(ADDR_WIDTH=8)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:11)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 16 for port 'data_b' (VERI-1330) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:263)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'GPIO[8]' wire 'GPIO[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[7]' wire 'GPIO[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[6]' wire 'GPIO[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[5]' wire 'GPIO[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[4]' wire 'GPIO[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[3]' wire 'GPIO[3]' is not driven.
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'ram'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'ram'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[0]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[1]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[2]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[3]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[4]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[5]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[6]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[7]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[8]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[9]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[10]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[11]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[12]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[13]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[14]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[15]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (wren_b=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[8]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[7]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[6]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[5]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[4]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[3]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0200 WARNING] Removing redundant signal : clk150. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:42)
[EFX-0200 WARNING] Removing redundant signal : pll_locked. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:43)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[15]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[14]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[13]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[12]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[11]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[10]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[9]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[8]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[7]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[6]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[5]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[4]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[3]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[2]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[1]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[0]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_Direct_In. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:69)
[EFX-0200 WARNING] Removing redundant signal : USB_AddrBus_In[15]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:70)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "TrionT8_KIT"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Arbiter1(CLK_MAX_TIMEOUT=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Arbiter1(CLK_MAX_TIMEOUT=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "USB_RAM_Reg" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "USB_RAM_Reg" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TrionT8_KIT" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TrionT8_KIT" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk100 with 204 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 62 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 458, ed: 1535, lv: 7, pw: 910.34
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n15 with 204 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port quartz_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port FT_PWR_n is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 2 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	73
[EFX-0000 INFO] EFX_LUT4        : 	459
[EFX-0000 INFO] EFX_FF          : 	204
[EFX-0000 INFO] EFX_RAM_5K      : 	2
[EFX-0000 INFO] EFX_DPRAM_5K    : 	8
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 14, 2022 00:52:36
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'NUM_MASTERS' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:6)
[EFX-0011 VERI-WARNING] parameter 'NUM_SLAVES' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:7)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:14)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:15)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:18)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:19)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'clk100' is not allowed (VERI-1372) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:41)
[EFX-0011 VERI-WARNING] data object 'USB_status' is already declared (VERI-2170) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:191)
[EFX-0012 VERI-INFO] previous declaration of 'USB_status' is from here (VERI-1967) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:71)
[EFX-0011 VERI-WARNING] second declaration of 'USB_status' is ignored (VERI-1329) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:191)
[EFX-0011 VERI-WARNING] non-net output port 'AccessRequest' cannot be initialized at declaration in SystemVerilog mode (VERI-2522) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\USB_RAM_Reg.sv:43)
[EFX-0011 VERI-WARNING] port 'q_a' remains unconnected for this instance (VERI-1927) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:271)
[EFX-0012 VERI-INFO] compiling module 'TrionT8_KIT' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:2)
[EFX-0012 VERI-INFO] compiling module 'Arbiter1(CLK_MAX_TIMEOUT=12)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Arbiter1.sv:3)
[EFX-0012 VERI-INFO] compiling module 'USB_RAM_Reg' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\USB_RAM_Reg.sv:13)
[EFX-0012 VERI-INFO] compiling module 'Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:11)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0011 VERI-WARNING] actual bit length 16 differs from formal bit length 9 for port 'AddrBus_In' (VERI-1330) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:221)
[EFX-0012 VERI-INFO] compiling module 'Dual_Port_RAM(ADDR_WIDTH=8)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:11)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 16 for port 'data_b' (VERI-1330) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:268)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'GPIO[8]' wire 'GPIO[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[7]' wire 'GPIO[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[6]' wire 'GPIO[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[5]' wire 'GPIO[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[4]' wire 'GPIO[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[3]' wire 'GPIO[3]' is not driven.
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'ram'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'ram'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[0]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[1]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[2]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[3]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[4]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[5]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[6]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[7]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[8]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[9]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[10]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[11]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[12]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[13]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[14]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[15]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (wren_b=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[8]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[7]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[6]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[5]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[4]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[3]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0200 WARNING] Removing redundant signal : clk150. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:42)
[EFX-0200 WARNING] Removing redundant signal : pll_locked. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:43)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[15]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[14]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[13]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[12]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[11]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[10]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[9]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[8]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[7]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[6]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[5]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[4]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[3]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[2]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[1]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[0]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_Direct_In. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:69)
[EFX-0200 WARNING] Removing redundant signal : USB_AddrBus_In[15]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:70)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "TrionT8_KIT"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Arbiter1(CLK_MAX_TIMEOUT=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Arbiter1(CLK_MAX_TIMEOUT=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "USB_RAM_Reg" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "USB_RAM_Reg" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TrionT8_KIT" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TrionT8_KIT" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk100 with 205 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 62 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 455, ed: 1542, lv: 7, pw: 910.43
[EFX-0000 INFO] ... LUT mapping end (Real time : 3s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n15 with 205 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port quartz_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port FT_PWR_n is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 2 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	73
[EFX-0000 INFO] EFX_LUT4        : 	457
[EFX-0000 INFO] EFX_FF          : 	205
[EFX-0000 INFO] EFX_RAM_5K      : 	2
[EFX-0000 INFO] EFX_DPRAM_5K    : 	8
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 14, 2022 00:55:19
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'NUM_MASTERS' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:6)
[EFX-0011 VERI-WARNING] parameter 'NUM_SLAVES' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:7)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:14)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:15)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:18)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:19)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'clk100' is not allowed (VERI-1372) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:41)
[EFX-0011 VERI-WARNING] data object 'USB_status' is already declared (VERI-2170) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:191)
[EFX-0012 VERI-INFO] previous declaration of 'USB_status' is from here (VERI-1967) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:71)
[EFX-0011 VERI-WARNING] second declaration of 'USB_status' is ignored (VERI-1329) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:191)
[EFX-0011 VERI-WARNING] non-net output port 'AccessRequest' cannot be initialized at declaration in SystemVerilog mode (VERI-2522) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\USB_RAM_Reg.sv:43)
[EFX-0011 VERI-WARNING] port 'q_a' remains unconnected for this instance (VERI-1927) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:271)
[EFX-0012 VERI-INFO] compiling module 'TrionT8_KIT' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:2)
[EFX-0012 VERI-INFO] compiling module 'Arbiter1(CLK_MAX_TIMEOUT=12)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Arbiter1.sv:3)
[EFX-0012 VERI-INFO] compiling module 'USB_RAM_Reg' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\USB_RAM_Reg.sv:13)
[EFX-0012 VERI-INFO] compiling module 'Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:11)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0011 VERI-WARNING] actual bit length 16 differs from formal bit length 9 for port 'AddrBus_In' (VERI-1330) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:221)
[EFX-0012 VERI-INFO] compiling module 'Dual_Port_RAM(ADDR_WIDTH=8)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:11)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 16 for port 'data_b' (VERI-1330) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:268)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'GPIO[8]' wire 'GPIO[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[7]' wire 'GPIO[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[6]' wire 'GPIO[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[5]' wire 'GPIO[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[4]' wire 'GPIO[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[3]' wire 'GPIO[3]' is not driven.
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'ram'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'ram'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[0]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[1]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[2]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[3]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[4]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[5]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[6]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[7]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[8]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[9]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[10]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[11]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[12]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[13]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[14]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[15]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (wren_b=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[8]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[7]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[6]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[5]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[4]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[3]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0200 WARNING] Removing redundant signal : clk150. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:42)
[EFX-0200 WARNING] Removing redundant signal : pll_locked. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:43)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[15]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[14]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[13]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[12]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[11]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[10]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[9]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[8]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[7]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[6]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[5]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[4]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[3]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[2]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[1]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[0]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_Direct_In. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:69)
[EFX-0200 WARNING] Removing redundant signal : USB_AddrBus_In[15]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:70)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "TrionT8_KIT"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Arbiter1(CLK_MAX_TIMEOUT=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Arbiter1(CLK_MAX_TIMEOUT=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "USB_RAM_Reg" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "USB_RAM_Reg" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TrionT8_KIT" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TrionT8_KIT" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk100 with 205 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 62 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 482, ed: 1606, lv: 7, pw: 939.19
[EFX-0000 INFO] ... LUT mapping end (Real time : 3s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n15 with 205 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port quartz_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port FT_PWR_n is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 2 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	73
[EFX-0000 INFO] EFX_LUT4        : 	483
[EFX-0000 INFO] EFX_FF          : 	205
[EFX-0000 INFO] EFX_RAM_5K      : 	2
[EFX-0000 INFO] EFX_DPRAM_5K    : 	8
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 14, 2022 01:06:07
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'NUM_MASTERS' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:6)
[EFX-0011 VERI-WARNING] parameter 'NUM_SLAVES' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:7)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:14)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:15)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:18)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:19)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'clk100' is not allowed (VERI-1372) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:41)
[EFX-0011 VERI-WARNING] data object 'USB_status' is already declared (VERI-2170) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:191)
[EFX-0012 VERI-INFO] previous declaration of 'USB_status' is from here (VERI-1967) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:71)
[EFX-0011 VERI-WARNING] second declaration of 'USB_status' is ignored (VERI-1329) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:191)
[EFX-0011 VERI-WARNING] non-net output port 'AccessRequest' cannot be initialized at declaration in SystemVerilog mode (VERI-2522) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\USB_RAM_Reg.sv:43)
[EFX-0011 VERI-WARNING] port 'q_a' remains unconnected for this instance (VERI-1927) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:271)
[EFX-0012 VERI-INFO] compiling module 'TrionT8_KIT' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:2)
[EFX-0012 VERI-INFO] compiling module 'Arbiter1(CLK_MAX_TIMEOUT=12)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Arbiter1.sv:3)
[EFX-0012 VERI-INFO] compiling module 'USB_RAM_Reg' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\USB_RAM_Reg.sv:13)
[EFX-0012 VERI-INFO] compiling module 'Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:11)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0011 VERI-WARNING] actual bit length 16 differs from formal bit length 9 for port 'AddrBus_In' (VERI-1330) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:221)
[EFX-0012 VERI-INFO] compiling module 'Dual_Port_RAM(ADDR_WIDTH=8)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:11)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 16 for port 'data_b' (VERI-1330) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:268)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'GPIO[8]' wire 'GPIO[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[7]' wire 'GPIO[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[6]' wire 'GPIO[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[5]' wire 'GPIO[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[4]' wire 'GPIO[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[3]' wire 'GPIO[3]' is not driven.
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'ram'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'ram'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[0]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[1]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[2]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[3]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[4]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[5]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[6]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[7]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[8]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[9]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[10]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[11]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[12]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[13]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[14]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[15]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (wren_b=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[8]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[7]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[6]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[5]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[4]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[3]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0200 WARNING] Removing redundant signal : clk150. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:42)
[EFX-0200 WARNING] Removing redundant signal : pll_locked. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:43)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[15]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[14]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[13]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[12]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[11]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[10]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[9]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[8]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[7]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[6]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[5]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[4]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[3]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[2]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[1]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[0]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_Direct_In. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:69)
[EFX-0200 WARNING] Removing redundant signal : USB_AddrBus_In[15]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:70)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "TrionT8_KIT"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Arbiter1(CLK_MAX_TIMEOUT=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Arbiter1(CLK_MAX_TIMEOUT=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "USB_RAM_Reg" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "USB_RAM_Reg" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TrionT8_KIT" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TrionT8_KIT" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk100 with 206 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 62 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 451, ed: 1525, lv: 7, pw: 921.15
[EFX-0000 INFO] ... LUT mapping end (Real time : 3s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n15 with 206 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port quartz_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port FT_PWR_n is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 2 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	73
[EFX-0000 INFO] EFX_LUT4        : 	453
[EFX-0000 INFO] EFX_FF          : 	206
[EFX-0000 INFO] EFX_RAM_5K      : 	2
[EFX-0000 INFO] EFX_DPRAM_5K    : 	8
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 14, 2022 01:10:37
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'NUM_MASTERS' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:6)
[EFX-0011 VERI-WARNING] parameter 'NUM_SLAVES' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:7)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:14)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:15)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:18)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:19)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'clk100' is not allowed (VERI-1372) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:41)
[EFX-0011 VERI-WARNING] data object 'USB_status' is already declared (VERI-2170) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:191)
[EFX-0012 VERI-INFO] previous declaration of 'USB_status' is from here (VERI-1967) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:71)
[EFX-0011 VERI-WARNING] second declaration of 'USB_status' is ignored (VERI-1329) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:191)
[EFX-0011 VERI-WARNING] non-net output port 'AccessRequest' cannot be initialized at declaration in SystemVerilog mode (VERI-2522) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\USB_RAM_Reg.sv:43)
[EFX-0011 VERI-WARNING] port 'q_a' remains unconnected for this instance (VERI-1927) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:271)
[EFX-0012 VERI-INFO] compiling module 'TrionT8_KIT' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:2)
[EFX-0012 VERI-INFO] compiling module 'Arbiter1(CLK_MAX_TIMEOUT=12)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Arbiter1.sv:3)
[EFX-0012 VERI-INFO] compiling module 'USB_RAM_Reg' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\USB_RAM_Reg.sv:13)
[EFX-0012 VERI-INFO] compiling module 'Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:11)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0011 VERI-WARNING] actual bit length 16 differs from formal bit length 9 for port 'AddrBus_In' (VERI-1330) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:221)
[EFX-0012 VERI-INFO] compiling module 'Dual_Port_RAM(ADDR_WIDTH=8)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:11)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 16 for port 'data_b' (VERI-1330) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:268)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'GPIO[8]' wire 'GPIO[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[7]' wire 'GPIO[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[6]' wire 'GPIO[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[5]' wire 'GPIO[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[4]' wire 'GPIO[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[3]' wire 'GPIO[3]' is not driven.
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'ram'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'ram'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[0]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[1]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[2]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[3]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[4]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[5]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[6]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[7]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[8]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[9]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[10]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[11]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[12]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[13]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[14]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[15]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (wren_b=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[8]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[7]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[6]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[5]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[4]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[3]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0200 WARNING] Removing redundant signal : clk150. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:42)
[EFX-0200 WARNING] Removing redundant signal : pll_locked. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:43)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[15]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[14]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[13]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[12]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[11]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[10]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[9]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[8]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[7]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[6]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[5]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[4]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[3]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[2]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[1]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[0]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_Direct_In. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:69)
[EFX-0200 WARNING] Removing redundant signal : USB_AddrBus_In[15]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:70)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "TrionT8_KIT"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Arbiter1(CLK_MAX_TIMEOUT=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Arbiter1(CLK_MAX_TIMEOUT=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "USB_RAM_Reg" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "USB_RAM_Reg" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TrionT8_KIT" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TrionT8_KIT" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk100 with 206 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 62 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 451, ed: 1525, lv: 7, pw: 921.15
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n15 with 206 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port quartz_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port FT_PWR_n is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 2 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	73
[EFX-0000 INFO] EFX_LUT4        : 	453
[EFX-0000 INFO] EFX_FF          : 	206
[EFX-0000 INFO] EFX_RAM_5K      : 	2
[EFX-0000 INFO] EFX_DPRAM_5K    : 	8
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 14, 2022 01:13:56
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'NUM_MASTERS' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:6)
[EFX-0011 VERI-WARNING] parameter 'NUM_SLAVES' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:7)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:14)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:15)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:18)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:19)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'clk100' is not allowed (VERI-1372) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:41)
[EFX-0011 VERI-WARNING] data object 'USB_status' is already declared (VERI-2170) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:191)
[EFX-0012 VERI-INFO] previous declaration of 'USB_status' is from here (VERI-1967) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:71)
[EFX-0011 VERI-WARNING] second declaration of 'USB_status' is ignored (VERI-1329) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:191)
[EFX-0011 VERI-WARNING] non-net output port 'AccessRequest' cannot be initialized at declaration in SystemVerilog mode (VERI-2522) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\USB_RAM_Reg.sv:43)
[EFX-0011 VERI-WARNING] port 'q_a' remains unconnected for this instance (VERI-1927) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:271)
[EFX-0012 VERI-INFO] compiling module 'TrionT8_KIT' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:2)
[EFX-0012 VERI-INFO] compiling module 'Arbiter1(CLK_MAX_TIMEOUT=12)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Arbiter1.sv:3)
[EFX-0012 VERI-INFO] compiling module 'USB_RAM_Reg' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\USB_RAM_Reg.sv:13)
[EFX-0012 VERI-INFO] compiling module 'Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:11)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0011 VERI-WARNING] actual bit length 16 differs from formal bit length 9 for port 'AddrBus_In' (VERI-1330) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:221)
[EFX-0012 VERI-INFO] compiling module 'Dual_Port_RAM(ADDR_WIDTH=8)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:11)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 16 for port 'data_b' (VERI-1330) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:268)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'GPIO[8]' wire 'GPIO[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[7]' wire 'GPIO[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[6]' wire 'GPIO[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[5]' wire 'GPIO[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[4]' wire 'GPIO[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[3]' wire 'GPIO[3]' is not driven.
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'ram'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'ram'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[0]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[1]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[2]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[3]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[4]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[5]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[6]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[7]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[8]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[9]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[10]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[11]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[12]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[13]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[14]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[15]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (wren_b=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[8]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[7]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[6]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[5]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[4]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[3]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0200 WARNING] Removing redundant signal : clk150. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:42)
[EFX-0200 WARNING] Removing redundant signal : pll_locked. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:43)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[15]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[14]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[13]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[12]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[11]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[10]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[9]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[8]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[7]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[6]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[5]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[4]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[3]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[2]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[1]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[0]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_Direct_In. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:69)
[EFX-0200 WARNING] Removing redundant signal : USB_AddrBus_In[15]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:70)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "TrionT8_KIT"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Arbiter1(CLK_MAX_TIMEOUT=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Arbiter1(CLK_MAX_TIMEOUT=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "USB_RAM_Reg" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "USB_RAM_Reg" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TrionT8_KIT" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TrionT8_KIT" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk100 with 206 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 62 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 451, ed: 1525, lv: 7, pw: 921.15
[EFX-0000 INFO] ... LUT mapping end (Real time : 3s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n15 with 206 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port quartz_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port FT_PWR_n is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 2 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	73
[EFX-0000 INFO] EFX_LUT4        : 	453
[EFX-0000 INFO] EFX_FF          : 	206
[EFX-0000 INFO] EFX_RAM_5K      : 	2
[EFX-0000 INFO] EFX_DPRAM_5K    : 	8
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 14, 2022 01:23:47
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'NUM_MASTERS' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:6)
[EFX-0011 VERI-WARNING] parameter 'NUM_SLAVES' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:7)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:14)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:15)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:18)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:19)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'clk100' is not allowed (VERI-1372) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:41)
[EFX-0011 VERI-WARNING] data object 'USB_status' is already declared (VERI-2170) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:191)
[EFX-0012 VERI-INFO] previous declaration of 'USB_status' is from here (VERI-1967) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:71)
[EFX-0011 VERI-WARNING] second declaration of 'USB_status' is ignored (VERI-1329) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:191)
[EFX-0012 VERI-INFO] undeclared symbol 'FT_DATA_OE', assumed default net type 'wire' (VERI-2561) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:224)
[EFX-0011 VERI-WARNING] non-net output port 'AccessRequest' cannot be initialized at declaration in SystemVerilog mode (VERI-2522) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\USB_RAM_Reg.sv:43)
[EFX-0011 VERI-WARNING] port 'q_a' remains unconnected for this instance (VERI-1927) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:271)
[EFX-0012 VERI-INFO] compiling module 'TrionT8_KIT' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:2)
[EFX-0012 VERI-INFO] compiling module 'Arbiter1(CLK_MAX_TIMEOUT=12)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Arbiter1.sv:3)
[EFX-0012 VERI-INFO] compiling module 'USB_RAM_Reg' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\USB_RAM_Reg.sv:13)
[EFX-0012 VERI-INFO] compiling module 'Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:11)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0011 VERI-WARNING] actual bit length 16 differs from formal bit length 9 for port 'AddrBus_In' (VERI-1330) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:221)
[EFX-0012 VERI-INFO] compiling module 'Dual_Port_RAM(ADDR_WIDTH=8)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:11)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 16 for port 'data_b' (VERI-1330) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:268)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'GPIO[8]' wire 'GPIO[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[7]' wire 'GPIO[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[6]' wire 'GPIO[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[5]' wire 'GPIO[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[4]' wire 'GPIO[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[3]' wire 'GPIO[3]' is not driven.
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'ram'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'ram'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[0]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[1]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[2]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[3]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[4]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[5]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[6]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[7]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[8]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[9]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[10]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[11]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[12]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[13]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[14]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[15]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (wren_b=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[8]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[7]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[6]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[5]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[4]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[3]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0200 WARNING] Removing redundant signal : clk150. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:42)
[EFX-0200 WARNING] Removing redundant signal : pll_locked. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:43)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[15]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[14]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[13]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[12]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[11]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[10]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[9]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[8]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[7]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[6]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[5]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[4]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[3]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[2]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[1]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[0]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_Direct_In. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:69)
[EFX-0200 WARNING] Removing redundant signal : USB_AddrBus_In[15]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:70)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "TrionT8_KIT"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Arbiter1(CLK_MAX_TIMEOUT=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Arbiter1(CLK_MAX_TIMEOUT=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "USB_RAM_Reg" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "USB_RAM_Reg" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TrionT8_KIT" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TrionT8_KIT" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk100 with 206 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 62 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 469, ed: 1590, lv: 7, pw: 931.12
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n15 with 206 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port quartz_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port FT_PWR_n is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 2 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	73
[EFX-0000 INFO] EFX_LUT4        : 	471
[EFX-0000 INFO] EFX_FF          : 	206
[EFX-0000 INFO] EFX_RAM_5K      : 	2
[EFX-0000 INFO] EFX_DPRAM_5K    : 	8
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 14, 2022 01:29:02
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'NUM_MASTERS' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:6)
[EFX-0011 VERI-WARNING] parameter 'NUM_SLAVES' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:7)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:14)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:15)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:18)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:19)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'clk100' is not allowed (VERI-1372) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:41)
[EFX-0011 VERI-WARNING] data object 'USB_status' is already declared (VERI-2170) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:191)
[EFX-0012 VERI-INFO] previous declaration of 'USB_status' is from here (VERI-1967) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:71)
[EFX-0011 VERI-WARNING] second declaration of 'USB_status' is ignored (VERI-1329) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:191)
[EFX-0012 VERI-INFO] undeclared symbol 'FT_DATA_IN', assumed default net type 'wire' (VERI-2561) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:199)
[EFX-0012 VERI-INFO] undeclared symbol 'FT_DATA_OUT', assumed default net type 'wire' (VERI-2561) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:200)
[EFX-0012 VERI-INFO] undeclared symbol 'FT_DATA_OE', assumed default net type 'wire' (VERI-2561) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:224)
[EFX-0010 VERI-ERROR] cannot index into non-array type logic for 'FT_DATA_OUT' (VERI-1011) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:243)
[EFX-0010 VERI-ERROR] module 'TrionT8_KIT' is ignored due to previous errors (VERI-1072) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:274)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 14, 2022 01:30:15
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'NUM_MASTERS' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:6)
[EFX-0011 VERI-WARNING] parameter 'NUM_SLAVES' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:7)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:14)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:15)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:18)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:19)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'clk100' is not allowed (VERI-1372) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:41)
[EFX-0011 VERI-WARNING] data object 'USB_status' is already declared (VERI-2170) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:191)
[EFX-0012 VERI-INFO] previous declaration of 'USB_status' is from here (VERI-1967) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:71)
[EFX-0011 VERI-WARNING] second declaration of 'USB_status' is ignored (VERI-1329) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:191)
[EFX-0011 VERI-WARNING] non-net output port 'AccessRequest' cannot be initialized at declaration in SystemVerilog mode (VERI-2522) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\USB_RAM_Reg.sv:43)
[EFX-0011 VERI-WARNING] port 'q_a' remains unconnected for this instance (VERI-1927) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:271)
[EFX-0012 VERI-INFO] compiling module 'TrionT8_KIT' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:2)
[EFX-0012 VERI-INFO] compiling module 'Arbiter1(CLK_MAX_TIMEOUT=12)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Arbiter1.sv:3)
[EFX-0012 VERI-INFO] compiling module 'USB_RAM_Reg' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\USB_RAM_Reg.sv:13)
[EFX-0012 VERI-INFO] compiling module 'Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:11)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0011 VERI-WARNING] actual bit length 16 differs from formal bit length 9 for port 'AddrBus_In' (VERI-1330) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:221)
[EFX-0012 VERI-INFO] compiling module 'Dual_Port_RAM(ADDR_WIDTH=8)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:11)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 16 for port 'data_b' (VERI-1330) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:268)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'GPIO[8]' wire 'GPIO[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[7]' wire 'GPIO[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[6]' wire 'GPIO[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[5]' wire 'GPIO[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[4]' wire 'GPIO[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[3]' wire 'GPIO[3]' is not driven.
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'ram'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'ram'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[0]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[1]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[2]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[3]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[4]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[5]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[6]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[7]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[8]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[9]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[10]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[11]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[12]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[13]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[14]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[15]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (wren_b=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[8]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[7]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[6]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[5]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[4]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[3]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0200 WARNING] Removing redundant signal : clk150. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:42)
[EFX-0200 WARNING] Removing redundant signal : pll_locked. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:43)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[15]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[14]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[13]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[12]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[11]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[10]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[9]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[8]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[7]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[6]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[5]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[4]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[3]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[2]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[1]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[0]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_Direct_In. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:69)
[EFX-0200 WARNING] Removing redundant signal : USB_AddrBus_In[15]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:70)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "TrionT8_KIT"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Arbiter1(CLK_MAX_TIMEOUT=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Arbiter1(CLK_MAX_TIMEOUT=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "USB_RAM_Reg" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "USB_RAM_Reg" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TrionT8_KIT" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TrionT8_KIT" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk100 with 206 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 62 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 451, ed: 1525, lv: 7, pw: 921.15
[EFX-0000 INFO] ... LUT mapping end (Real time : 3s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n15 with 206 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port quartz_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port FT_PWR_n is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 2 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	73
[EFX-0000 INFO] EFX_LUT4        : 	453
[EFX-0000 INFO] EFX_FF          : 	206
[EFX-0000 INFO] EFX_RAM_5K      : 	2
[EFX-0000 INFO] EFX_DPRAM_5K    : 	8
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 14, 2022 07:54:38
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'NUM_MASTERS' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:6)
[EFX-0011 VERI-WARNING] parameter 'NUM_SLAVES' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:7)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:14)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:15)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:18)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:19)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'clk100' is not allowed (VERI-1372) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:41)
[EFX-0011 VERI-WARNING] data object 'USB_status' is already declared (VERI-2170) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:191)
[EFX-0012 VERI-INFO] previous declaration of 'USB_status' is from here (VERI-1967) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:71)
[EFX-0011 VERI-WARNING] second declaration of 'USB_status' is ignored (VERI-1329) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:191)
[EFX-0011 VERI-WARNING] non-net output port 'AccessRequest' cannot be initialized at declaration in SystemVerilog mode (VERI-2522) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\USB_RAM_Reg.sv:43)
[EFX-0011 VERI-WARNING] port 'q_a' remains unconnected for this instance (VERI-1927) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:271)
[EFX-0012 VERI-INFO] compiling module 'TrionT8_KIT' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:2)
[EFX-0012 VERI-INFO] compiling module 'Arbiter1(CLK_MAX_TIMEOUT=12)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Arbiter1.sv:3)
[EFX-0012 VERI-INFO] compiling module 'USB_RAM_Reg' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\USB_RAM_Reg.sv:13)
[EFX-0012 VERI-INFO] compiling module 'Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:11)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0011 VERI-WARNING] actual bit length 16 differs from formal bit length 9 for port 'AddrBus_In' (VERI-1330) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:221)
[EFX-0012 VERI-INFO] compiling module 'Dual_Port_RAM(ADDR_WIDTH=8)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:11)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 16 for port 'data_b' (VERI-1330) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:268)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'GPIO[8]' wire 'GPIO[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[7]' wire 'GPIO[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[6]' wire 'GPIO[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[5]' wire 'GPIO[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[4]' wire 'GPIO[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[3]' wire 'GPIO[3]' is not driven.
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'ram'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'ram'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[0]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[1]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[2]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[3]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[4]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[5]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[6]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[7]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[8]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[9]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[10]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[11]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[12]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[13]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[14]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[15]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (wren_b=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[8]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[7]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[6]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[5]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[4]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[3]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0200 WARNING] Removing redundant signal : clk150. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:42)
[EFX-0200 WARNING] Removing redundant signal : pll_locked. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:43)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[15]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[14]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[13]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[12]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[11]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[10]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[9]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[8]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[7]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[6]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[5]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[4]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[3]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[2]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[1]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[0]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_Direct_In. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:69)
[EFX-0200 WARNING] Removing redundant signal : USB_AddrBus_In[15]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:70)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "TrionT8_KIT"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Arbiter1(CLK_MAX_TIMEOUT=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Arbiter1(CLK_MAX_TIMEOUT=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "USB_RAM_Reg" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "USB_RAM_Reg" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TrionT8_KIT" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TrionT8_KIT" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk100 with 206 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 62 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 451, ed: 1525, lv: 7, pw: 921.15
[EFX-0000 INFO] ... LUT mapping end (Real time : 3s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n15 with 206 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port quartz_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port FT_PWR_n is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 2 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	73
[EFX-0000 INFO] EFX_LUT4        : 	453
[EFX-0000 INFO] EFX_FF          : 	206
[EFX-0000 INFO] EFX_RAM_5K      : 	2
[EFX-0000 INFO] EFX_DPRAM_5K    : 	8
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 14, 2022 08:00:51
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'NUM_MASTERS' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:6)
[EFX-0011 VERI-WARNING] parameter 'NUM_SLAVES' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:7)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:14)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:15)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:18)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:19)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'clk100' is not allowed (VERI-1372) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:41)
[EFX-0011 VERI-WARNING] data object 'USB_status' is already declared (VERI-2170) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:191)
[EFX-0012 VERI-INFO] previous declaration of 'USB_status' is from here (VERI-1967) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:71)
[EFX-0011 VERI-WARNING] second declaration of 'USB_status' is ignored (VERI-1329) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:191)
[EFX-0011 VERI-WARNING] non-net output port 'AccessRequest' cannot be initialized at declaration in SystemVerilog mode (VERI-2522) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\USB_RAM_Reg.sv:43)
[EFX-0011 VERI-WARNING] port 'q_a' remains unconnected for this instance (VERI-1927) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:271)
[EFX-0012 VERI-INFO] compiling module 'TrionT8_KIT' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:2)
[EFX-0012 VERI-INFO] compiling module 'Arbiter1(CLK_MAX_TIMEOUT=12)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Arbiter1.sv:3)
[EFX-0012 VERI-INFO] compiling module 'USB_RAM_Reg' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\USB_RAM_Reg.sv:13)
[EFX-0012 VERI-INFO] compiling module 'Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:11)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0011 VERI-WARNING] actual bit length 16 differs from formal bit length 9 for port 'AddrBus_In' (VERI-1330) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:221)
[EFX-0012 VERI-INFO] compiling module 'Dual_Port_RAM(ADDR_WIDTH=8)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:11)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 16 for port 'data_b' (VERI-1330) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:268)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'GPIO[8]' wire 'GPIO[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[7]' wire 'GPIO[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[6]' wire 'GPIO[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[5]' wire 'GPIO[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[4]' wire 'GPIO[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[3]' wire 'GPIO[3]' is not driven.
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'ram'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'ram'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[0]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[1]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[2]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[3]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[4]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[5]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[6]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[7]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[8]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[9]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[10]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[11]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[12]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[13]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[14]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[15]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (wren_b=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[8]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[7]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[6]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[5]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[4]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[3]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0200 WARNING] Removing redundant signal : clk150. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:42)
[EFX-0200 WARNING] Removing redundant signal : pll_locked. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:43)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[15]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[14]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[13]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[12]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[11]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[10]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[9]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[8]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[7]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[6]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[5]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[4]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[3]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[2]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[1]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[0]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_Direct_In. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:69)
[EFX-0200 WARNING] Removing redundant signal : USB_AddrBus_In[15]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:70)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "TrionT8_KIT"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Arbiter1(CLK_MAX_TIMEOUT=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Arbiter1(CLK_MAX_TIMEOUT=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "USB_RAM_Reg" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "USB_RAM_Reg" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TrionT8_KIT" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TrionT8_KIT" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk100 with 206 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 62 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 451, ed: 1525, lv: 7, pw: 921.15
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n15 with 206 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port quartz_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port FT_PWR_n is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 2 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	73
[EFX-0000 INFO] EFX_LUT4        : 	453
[EFX-0000 INFO] EFX_FF          : 	206
[EFX-0000 INFO] EFX_RAM_5K      : 	2
[EFX-0000 INFO] EFX_DPRAM_5K    : 	8
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 14, 2022 08:16:06
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'NUM_MASTERS' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:6)
[EFX-0011 VERI-WARNING] parameter 'NUM_SLAVES' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:7)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:14)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:15)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:18)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:19)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'clk100' is not allowed (VERI-1372) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:41)
[EFX-0011 VERI-WARNING] data object 'USB_status' is already declared (VERI-2170) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:191)
[EFX-0012 VERI-INFO] previous declaration of 'USB_status' is from here (VERI-1967) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:71)
[EFX-0011 VERI-WARNING] second declaration of 'USB_status' is ignored (VERI-1329) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:191)
[EFX-0011 VERI-WARNING] non-net output port 'AccessRequest' cannot be initialized at declaration in SystemVerilog mode (VERI-2522) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\USB_RAM_Reg.sv:43)
[EFX-0011 VERI-WARNING] port 'q_a' remains unconnected for this instance (VERI-1927) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:271)
[EFX-0012 VERI-INFO] compiling module 'TrionT8_KIT' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:2)
[EFX-0012 VERI-INFO] compiling module 'Arbiter1(CLK_MAX_TIMEOUT=12)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Arbiter1.sv:3)
[EFX-0012 VERI-INFO] compiling module 'USB_RAM_Reg' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\USB_RAM_Reg.sv:13)
[EFX-0012 VERI-INFO] compiling module 'Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:11)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0011 VERI-WARNING] actual bit length 16 differs from formal bit length 9 for port 'AddrBus_In' (VERI-1330) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:221)
[EFX-0012 VERI-INFO] compiling module 'Dual_Port_RAM(ADDR_WIDTH=8)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:11)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 16 for port 'data_b' (VERI-1330) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:268)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'GPIO[8]' wire 'GPIO[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[7]' wire 'GPIO[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[6]' wire 'GPIO[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[5]' wire 'GPIO[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[4]' wire 'GPIO[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[3]' wire 'GPIO[3]' is not driven.
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'ram'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'ram'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[0]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[1]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[2]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[3]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[4]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[5]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[6]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[7]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[8]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[9]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[10]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[11]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[12]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[13]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[14]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[15]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (wren_b=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[8]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[7]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[6]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[5]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[4]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[3]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0200 WARNING] Removing redundant signal : clk150. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:42)
[EFX-0200 WARNING] Removing redundant signal : pll_locked. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:43)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[15]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[14]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[13]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[12]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[11]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[10]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[9]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[8]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[7]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[6]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[5]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[4]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[3]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[2]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[1]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[0]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_Direct_In. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:69)
[EFX-0200 WARNING] Removing redundant signal : USB_AddrBus_In[15]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:70)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "TrionT8_KIT"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Arbiter1(CLK_MAX_TIMEOUT=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Arbiter1(CLK_MAX_TIMEOUT=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "USB_RAM_Reg" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "USB_RAM_Reg" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TrionT8_KIT" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TrionT8_KIT" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk100 with 206 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 62 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 451, ed: 1525, lv: 7, pw: 921.15
[EFX-0000 INFO] ... LUT mapping end (Real time : 3s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n15 with 206 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port quartz_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port FT_PWR_n is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 2 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	73
[EFX-0000 INFO] EFX_LUT4        : 	453
[EFX-0000 INFO] EFX_FF          : 	206
[EFX-0000 INFO] EFX_RAM_5K      : 	2
[EFX-0000 INFO] EFX_DPRAM_5K    : 	8
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 14, 2022 08:19:10
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'NUM_MASTERS' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:6)
[EFX-0011 VERI-WARNING] parameter 'NUM_SLAVES' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:7)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:14)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:15)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:18)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:19)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'clk100' is not allowed (VERI-1372) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:41)
[EFX-0011 VERI-WARNING] data object 'USB_status' is already declared (VERI-2170) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:191)
[EFX-0012 VERI-INFO] previous declaration of 'USB_status' is from here (VERI-1967) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:71)
[EFX-0011 VERI-WARNING] second declaration of 'USB_status' is ignored (VERI-1329) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:191)
[EFX-0011 VERI-WARNING] non-net output port 'AccessRequest' cannot be initialized at declaration in SystemVerilog mode (VERI-2522) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\USB_RAM_Reg.sv:43)
[EFX-0011 VERI-WARNING] port 'q_a' remains unconnected for this instance (VERI-1927) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:273)
[EFX-0012 VERI-INFO] compiling module 'TrionT8_KIT' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:2)
[EFX-0012 VERI-INFO] compiling module 'Arbiter1(CLK_MAX_TIMEOUT=12)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Arbiter1.sv:3)
[EFX-0012 VERI-INFO] compiling module 'USB_RAM_Reg' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\USB_RAM_Reg.sv:13)
[EFX-0012 VERI-INFO] compiling module 'Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:11)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0011 VERI-WARNING] actual bit length 16 differs from formal bit length 9 for port 'AddrBus_In' (VERI-1330) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:221)
[EFX-0012 VERI-INFO] compiling module 'Dual_Port_RAM(ADDR_WIDTH=8)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:11)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 16 for port 'data_b' (VERI-1330) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:270)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'GPIO[8]' wire 'GPIO[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[7]' wire 'GPIO[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[6]' wire 'GPIO[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[5]' wire 'GPIO[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[4]' wire 'GPIO[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[3]' wire 'GPIO[3]' is not driven.
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'ram'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'ram'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[0]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[1]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[2]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[3]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[4]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[5]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[6]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[7]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[8]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[9]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[10]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[11]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[12]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[13]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[14]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[15]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (wren_b=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[8]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[7]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[6]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[5]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[4]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[3]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0200 WARNING] Removing redundant signal : clk150. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:42)
[EFX-0200 WARNING] Removing redundant signal : pll_locked. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:43)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[15]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[14]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[13]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[12]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[11]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[10]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[9]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[8]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[7]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[6]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[5]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[4]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[3]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[2]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[1]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[0]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_Direct_In. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:69)
[EFX-0200 WARNING] Removing redundant signal : USB_AddrBus_In[15]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:70)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "TrionT8_KIT"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Arbiter1(CLK_MAX_TIMEOUT=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Arbiter1(CLK_MAX_TIMEOUT=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "USB_RAM_Reg" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "USB_RAM_Reg" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TrionT8_KIT" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TrionT8_KIT" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk100 with 206 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 62 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 455, ed: 1519, lv: 7, pw: 909.82
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n15 with 206 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port quartz_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port FT_PWR_n is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 2 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	73
[EFX-0000 INFO] EFX_LUT4        : 	457
[EFX-0000 INFO] EFX_FF          : 	206
[EFX-0000 INFO] EFX_RAM_5K      : 	2
[EFX-0000 INFO] EFX_DPRAM_5K    : 	8
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 14, 2022 08:39:05
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'NUM_MASTERS' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:6)
[EFX-0011 VERI-WARNING] parameter 'NUM_SLAVES' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:7)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:14)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:15)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:18)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:19)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'clk100' is not allowed (VERI-1372) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:41)
[EFX-0011 VERI-WARNING] data object 'USB_status' is already declared (VERI-2170) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:191)
[EFX-0012 VERI-INFO] previous declaration of 'USB_status' is from here (VERI-1967) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:71)
[EFX-0011 VERI-WARNING] second declaration of 'USB_status' is ignored (VERI-1329) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:191)
[EFX-0011 VERI-WARNING] non-net output port 'AccessRequest' cannot be initialized at declaration in SystemVerilog mode (VERI-2522) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\USB_RAM_Reg.sv:43)
[EFX-0011 VERI-WARNING] port 'q_a' remains unconnected for this instance (VERI-1927) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:273)
[EFX-0012 VERI-INFO] compiling module 'TrionT8_KIT' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:2)
[EFX-0012 VERI-INFO] compiling module 'Arbiter1(CLK_MAX_TIMEOUT=12)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Arbiter1.sv:3)
[EFX-0012 VERI-INFO] compiling module 'USB_RAM_Reg' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\USB_RAM_Reg.sv:13)
[EFX-0012 VERI-INFO] compiling module 'Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:11)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0011 VERI-WARNING] actual bit length 16 differs from formal bit length 9 for port 'AddrBus_In' (VERI-1330) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:221)
[EFX-0012 VERI-INFO] compiling module 'Dual_Port_RAM(ADDR_WIDTH=8)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:11)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 16 for port 'data_b' (VERI-1330) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:270)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'GPIO[8]' wire 'GPIO[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[7]' wire 'GPIO[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[6]' wire 'GPIO[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[5]' wire 'GPIO[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[4]' wire 'GPIO[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[3]' wire 'GPIO[3]' is not driven.
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'ram'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'ram'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[0]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[1]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[2]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[3]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[4]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[5]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[6]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[7]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[8]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[9]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[10]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[11]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[12]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[13]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[14]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[15]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (wren_b=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[8]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[7]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[6]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[5]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[4]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[3]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0200 WARNING] Removing redundant signal : clk150. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:42)
[EFX-0200 WARNING] Removing redundant signal : pll_locked. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:43)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[15]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[14]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[13]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[12]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[11]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[10]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[9]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[8]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[7]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[6]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[5]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[4]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[3]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[2]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[1]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[0]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_Direct_In. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:69)
[EFX-0200 WARNING] Removing redundant signal : USB_AddrBus_In[15]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:70)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "TrionT8_KIT"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Arbiter1(CLK_MAX_TIMEOUT=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Arbiter1(CLK_MAX_TIMEOUT=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "USB_RAM_Reg" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "USB_RAM_Reg" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TrionT8_KIT" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TrionT8_KIT" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk100 with 206 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 62 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 455, ed: 1519, lv: 7, pw: 909.82
[EFX-0000 INFO] ... LUT mapping end (Real time : 3s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n15 with 206 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port quartz_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port FT_PWR_n is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 2 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	73
[EFX-0000 INFO] EFX_LUT4        : 	458
[EFX-0000 INFO] EFX_FF          : 	206
[EFX-0000 INFO] EFX_RAM_5K      : 	2
[EFX-0000 INFO] EFX_DPRAM_5K    : 	8
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 14, 2022 08:41:07
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'NUM_MASTERS' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:6)
[EFX-0011 VERI-WARNING] parameter 'NUM_SLAVES' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:7)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:14)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:15)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:18)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:19)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'clk100' is not allowed (VERI-1372) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:41)
[EFX-0011 VERI-WARNING] data object 'USB_status' is already declared (VERI-2170) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:191)
[EFX-0012 VERI-INFO] previous declaration of 'USB_status' is from here (VERI-1967) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:71)
[EFX-0011 VERI-WARNING] second declaration of 'USB_status' is ignored (VERI-1329) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:191)
[EFX-0011 VERI-WARNING] non-net output port 'AccessRequest' cannot be initialized at declaration in SystemVerilog mode (VERI-2522) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\USB_RAM_Reg.sv:43)
[EFX-0011 VERI-WARNING] port 'q_a' remains unconnected for this instance (VERI-1927) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:273)
[EFX-0012 VERI-INFO] compiling module 'TrionT8_KIT' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:2)
[EFX-0012 VERI-INFO] compiling module 'Arbiter1(CLK_MAX_TIMEOUT=12)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Arbiter1.sv:3)
[EFX-0012 VERI-INFO] compiling module 'USB_RAM_Reg' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\USB_RAM_Reg.sv:13)
[EFX-0012 VERI-INFO] compiling module 'Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:11)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0011 VERI-WARNING] actual bit length 16 differs from formal bit length 9 for port 'AddrBus_In' (VERI-1330) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:221)
[EFX-0012 VERI-INFO] compiling module 'Dual_Port_RAM(ADDR_WIDTH=8)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:11)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 16 for port 'data_b' (VERI-1330) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:270)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'FT_DATA_OE' wire 'FT_DATA_OE' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[8]' wire 'GPIO[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[7]' wire 'GPIO[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[6]' wire 'GPIO[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[5]' wire 'GPIO[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[4]' wire 'GPIO[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[3]' wire 'GPIO[3]' is not driven.
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'ram'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'ram'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[0]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[1]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[2]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[3]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[4]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[5]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[6]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[7]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[8]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[9]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[10]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[11]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[12]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[13]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[14]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[15]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (wren_b=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FT_DATA_OE'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:14)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[8]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[7]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[6]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[5]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[4]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[3]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0200 WARNING] Removing redundant signal : clk150. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:42)
[EFX-0200 WARNING] Removing redundant signal : pll_locked. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:43)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[15]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[14]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[13]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[12]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[11]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[10]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[9]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[8]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[7]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[6]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[5]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[4]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[3]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[2]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[1]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[0]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_Direct_In. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:69)
[EFX-0200 WARNING] Removing redundant signal : USB_AddrBus_In[15]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:70)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "TrionT8_KIT"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Arbiter1(CLK_MAX_TIMEOUT=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Arbiter1(CLK_MAX_TIMEOUT=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "USB_RAM_Reg" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "USB_RAM_Reg" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TrionT8_KIT" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TrionT8_KIT" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk100 with 205 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 62 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 457, ed: 1541, lv: 7, pw: 910.39
[EFX-0000 INFO] ... LUT mapping end (Real time : 3s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n15 with 205 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port quartz_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port FT_PWR_n is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 2 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	73
[EFX-0000 INFO] EFX_LUT4        : 	459
[EFX-0000 INFO] EFX_FF          : 	205
[EFX-0000 INFO] EFX_RAM_5K      : 	2
[EFX-0000 INFO] EFX_DPRAM_5K    : 	8
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 14, 2022 08:45:47
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'NUM_MASTERS' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:6)
[EFX-0011 VERI-WARNING] parameter 'NUM_SLAVES' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:7)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:14)
[EFX-0011 VERI-WARNING] parameter 'USB_IFace_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:15)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:18)
[EFX-0011 VERI-WARNING] parameter 'TEST_RAM_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv:19)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'clk100' is not allowed (VERI-1372) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:41)
[EFX-0011 VERI-WARNING] data object 'USB_status' is already declared (VERI-2170) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:191)
[EFX-0012 VERI-INFO] previous declaration of 'USB_status' is from here (VERI-1967) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:71)
[EFX-0011 VERI-WARNING] second declaration of 'USB_status' is ignored (VERI-1329) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:191)
[EFX-0011 VERI-WARNING] non-net output port 'AccessRequest' cannot be initialized at declaration in SystemVerilog mode (VERI-2522) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\USB_RAM_Reg.sv:43)
[EFX-0011 VERI-WARNING] port 'q_a' remains unconnected for this instance (VERI-1927) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:273)
[EFX-0012 VERI-INFO] compiling module 'TrionT8_KIT' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:2)
[EFX-0012 VERI-INFO] compiling module 'Arbiter1(CLK_MAX_TIMEOUT=12)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Arbiter1.sv:3)
[EFX-0012 VERI-INFO] compiling module 'USB_RAM_Reg' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\USB_RAM_Reg.sv:13)
[EFX-0012 VERI-INFO] compiling module 'Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:11)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0011 VERI-WARNING] actual bit length 16 differs from formal bit length 9 for port 'AddrBus_In' (VERI-1330) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:221)
[EFX-0012 VERI-INFO] compiling module 'Dual_Port_RAM(ADDR_WIDTH=8)' (VERI-1018) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:11)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 16 for port 'data_b' (VERI-1330) (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:270)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'FT_DATA_OE' wire 'FT_DATA_OE' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[8]' wire 'GPIO[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[7]' wire 'GPIO[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[6]' wire 'GPIO[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[5]' wire 'GPIO[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[4]' wire 'GPIO[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'GPIO[3]' wire 'GPIO[3]' is not driven.
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'ram'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'ram'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Dual_Port_RAM.sv:26)
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[0]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[1]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[2]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[3]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[4]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[5]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[6]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[7]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[8]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[9]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[10]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[11]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[12]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[13]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[14]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (data_b[15]=0).
[EFX-0266 WARNING] Module Instance 'Dual_Port_RAM_inst' input pin tied to constant (wren_b=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FT_DATA_OE'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:14)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[8]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[7]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[6]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[5]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[4]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'GPIO[3]'. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:28)
[EFX-0200 WARNING] Removing redundant signal : clk150. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:42)
[EFX-0200 WARNING] Removing redundant signal : pll_locked. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:43)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[15]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[14]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[13]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[12]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[11]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[10]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[9]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[8]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[7]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[6]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[5]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[4]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[3]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[2]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[1]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_DataBus_In[0]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:61)
[EFX-0200 WARNING] Removing redundant signal : USB_Direct_In. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:69)
[EFX-0200 WARNING] Removing redundant signal : USB_AddrBus_In[15]. (D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv:70)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "TrionT8_KIT"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Arbiter1(CLK_MAX_TIMEOUT=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Arbiter1(CLK_MAX_TIMEOUT=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=11,NUM_WORDS=2048)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "USB_RAM_Reg" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "USB_RAM_Reg" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Dual_Port_RAM(ADDR_WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TrionT8_KIT" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TrionT8_KIT" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk100 with 205 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 62 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 457, ed: 1541, lv: 7, pw: 910.39
[EFX-0000 INFO] ... LUT mapping end (Real time : 3s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n15 with 205 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port quartz_clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port FT_PWR_n is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 2 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	73
[EFX-0000 INFO] EFX_LUT4        : 	459
[EFX-0000 INFO] EFX_FF          : 	205
[EFX-0000 INFO] EFX_RAM_5K      : 	2
[EFX-0000 INFO] EFX_DPRAM_5K    : 	8
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 
