$date
  Sun May 26 21:33:09 2024
$end
$timescale
  1ns
$end
$scope module Verilog::main $end
  $var wire 1 main.clk clk $end
  $var reg 32 main.counter counter [31:0] $end
  $var wire 1 main.$live $live $end
$upscope $end
$enddefinitions $end
#0
0main.clk
b00111100011010010111100011101111 main.counter
0main.$live
#1
b00111100011010010111100011101110 main.counter
#2
1main.clk
b00111100011010010111100011101101 main.counter
#3
0main.clk
b00111100011010010111100011101100 main.counter
#4
1main.clk
b00111100011010010111100011101011 main.counter
#5
0main.clk
b00111100011010010111100011101010 main.counter
#6
b00111100011010010111100011101001 main.counter
#7
b00111100011010010111100011101000 main.counter
#8
1main.clk
b00111100011010010111100011100111 main.counter
#9
b00111100011010010111100011100110 main.counter
#10
b00111100011010010111100011100101 main.counter
