read -sv run_verilog_mid/adder_32b_8_93_c025b99feecdee2e5ddeaba8cc9c19e6.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_8_93_c025b99feecdee2e5ddeaba8cc9c19e6_yosys.v
