# ballot-tabulator-verilog
A Verilog HDL-based electronic ballot tabulator implemented using finite state machine (FSM) logic. Includes simulation, waveform analysis, and testbench verification.
