-- Copyright (C) 1991-2011 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Full Version"

-- DATE "03/28/2016 10:51:37"

-- 
-- Device: Altera EP2C35F672C6 Package FBGA672
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY CYCLONEII;
LIBRARY IEEE;
USE CYCLONEII.CYCLONEII_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	lights IS
    PORT (
	LEDR : OUT std_logic_vector(17 DOWNTO 0);
	LEDG : OUT std_logic_vector(8 DOWNTO 0);
	HEX0 : OUT std_logic_vector(6 DOWNTO 0);
	HEX1 : OUT std_logic_vector(6 DOWNTO 0);
	HEX2 : OUT std_logic_vector(6 DOWNTO 0);
	HEX3 : OUT std_logic_vector(6 DOWNTO 0);
	VGA_BLANK : OUT std_logic;
	VGA_B : OUT std_logic_vector(9 DOWNTO 0);
	VGA_CLK : OUT std_logic;
	VGA_G : OUT std_logic_vector(9 DOWNTO 0);
	VGA_HS : OUT std_logic;
	VGA_R : OUT std_logic_vector(9 DOWNTO 0);
	VGA_SYNC : OUT std_logic;
	VGA_VS : OUT std_logic;
	altera_reserved_tms : IN std_logic := '0';
	altera_reserved_tck : IN std_logic := '0';
	altera_reserved_tdi : IN std_logic := '0';
	altera_reserved_tdo : OUT std_logic;
	auto_stp_external_clock_0 : IN std_logic := '0';
	SW : IN std_logic_vector(17 DOWNTO 0);
	KEY : IN std_logic_vector(3 DOWNTO 0);
	CLOCK_50 : IN std_logic
	);
END lights;

-- Design Ports Information
-- SW[16]	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[17]	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- KEY[0]	=>  Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- KEY[1]	=>  Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- KEY[2]	=>  Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- LEDR[0]	=>  Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[1]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[2]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[3]	=>  Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[4]	=>  Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[5]	=>  Location: PIN_AD23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[6]	=>  Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[7]	=>  Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[8]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[9]	=>  Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[10]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[11]	=>  Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[12]	=>  Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[13]	=>  Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[14]	=>  Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[15]	=>  Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[16]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[17]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDG[0]	=>  Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDG[1]	=>  Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDG[2]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDG[3]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDG[4]	=>  Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDG[5]	=>  Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDG[6]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDG[7]	=>  Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDG[8]	=>  Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX0[0]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX0[1]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX0[2]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX0[3]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX0[4]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX0[5]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX0[6]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX1[0]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX1[1]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX1[3]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX1[4]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX1[5]	=>  Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX1[6]	=>  Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX2[1]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX2[2]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX2[3]	=>  Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX2[4]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX2[5]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX2[6]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX3[0]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX3[1]	=>  Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX3[2]	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX3[3]	=>  Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX3[4]	=>  Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX3[5]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX3[6]	=>  Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_BLANK	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_B[0]	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_B[1]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_B[2]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_B[3]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_B[4]	=>  Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_B[5]	=>  Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_B[6]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_B[7]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_B[8]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_B[9]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_CLK	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_G[0]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_G[1]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_G[2]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_G[3]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_G[4]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_G[5]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_G[6]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_G[7]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_G[8]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_G[9]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_HS	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_R[0]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_R[1]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_R[2]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_R[3]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_R[4]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_R[5]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_R[6]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_R[7]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_R[8]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_R[9]	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_SYNC	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_VS	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- CLOCK_50	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- KEY[3]	=>  Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[0]	=>  Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[1]	=>  Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[2]	=>  Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[3]	=>  Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[4]	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[5]	=>  Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[6]	=>  Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[7]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[8]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[9]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[10]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[11]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[12]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[13]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[14]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[15]	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- altera_reserved_tms	=>  Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- altera_reserved_tck	=>  Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- altera_reserved_tdi	=>  Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- altera_reserved_tdo	=>  Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- auto_stp_external_clock_0	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


ARCHITECTURE structure OF lights IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_LEDR : std_logic_vector(17 DOWNTO 0);
SIGNAL ww_LEDG : std_logic_vector(8 DOWNTO 0);
SIGNAL ww_HEX0 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX1 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX2 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX3 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_VGA_BLANK : std_logic;
SIGNAL ww_VGA_B : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_VGA_CLK : std_logic;
SIGNAL ww_VGA_G : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_VGA_HS : std_logic;
SIGNAL ww_VGA_R : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_VGA_SYNC : std_logic;
SIGNAL ww_VGA_VS : std_logic;
SIGNAL ww_altera_reserved_tms : std_logic;
SIGNAL ww_altera_reserved_tck : std_logic;
SIGNAL ww_altera_reserved_tdi : std_logic;
SIGNAL ww_altera_reserved_tdo : std_logic;
SIGNAL ww_auto_stp_external_clock_0 : std_logic;
SIGNAL ww_SW : std_logic_vector(17 DOWNTO 0);
SIGNAL ww_KEY : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_CLOCK_50 : std_logic;
SIGNAL \nios_system_inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \nios_system_inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \nios_system_inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a51_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a51_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a51_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a51_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a51_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a48_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a48_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a48_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a48_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a48_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a54_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a54_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a54_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a54_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a54_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a15_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a15_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a15_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a15_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a18_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a18_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a18_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a21_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a21_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a21_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a21_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a45_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a45_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a45_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a45_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a45_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a42_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a42_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a42_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a42_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a42_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a39_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a39_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a39_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a39_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a39_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a36_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a36_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a36_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a36_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a36_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a33_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a33_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a33_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a33_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a33_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a30_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a30_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a30_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a30_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a30_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a27_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a27_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a27_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a27_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a27_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a24_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a24_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a24_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a24_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|mypll|altpll_component|pll_INCLK_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|mypll|altpll_component|pll_CLK_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a52_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a52_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a52_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a52_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a52_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a49_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a49_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a49_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a49_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a49_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a55_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a55_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a55_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a55_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a55_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a16_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a16_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a16_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a16_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a19_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a19_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a19_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a19_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a22_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a22_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a22_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a22_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a46_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a46_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a46_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a46_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a46_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a43_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a43_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a43_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a43_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a43_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a40_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a40_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a40_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a40_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a40_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a37_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a37_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a37_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a37_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a37_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a34_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a34_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a34_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a34_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a34_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a31_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a31_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a31_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a31_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a31_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a28_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a28_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a28_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a28_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a28_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a25_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a25_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a25_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a25_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a53_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a53_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a53_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a53_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a53_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a50_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a50_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a50_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a50_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a50_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a56_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a56_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a56_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a56_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a56_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a20_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a20_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a20_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a20_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a17_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a17_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a17_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a17_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a23_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a23_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a23_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a23_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a47_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a47_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a47_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a47_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a47_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a44_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a44_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a44_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a44_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a44_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a41_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a41_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a41_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a41_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a41_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a38_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a38_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a38_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a38_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a38_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a35_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a35_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a35_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a35_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a35_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a32_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a32_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a32_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a32_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a32_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a29_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a29_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a29_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a29_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a29_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a26_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a26_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a26_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a26_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|mypll|altpll_component|_clk0~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Mux7~2clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \CLOCK_50~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|shadow_jsm|state[0]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_stp_external_clock_0~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \nios_system_inst|nios_system_reset_clk_domain_synch|data_out~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|clr_reg~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \KEY[3]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a48~portadataout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6~portadataout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12~portadataout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a45~portadataout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a42~portadataout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a39~portadataout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a36~portadataout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|mypll|altpll_component|_clk1\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|mypll|altpll_component|_clk2\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4~portadataout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a19~portadataout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13~portadataout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a46~portadataout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a43~portadataout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a34~portadataout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a31~portadataout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a56~portadataout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8~portadataout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2~portadataout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a17~portadataout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14~portadataout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a47~portadataout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a44~portadataout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a41~portadataout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a38~portadataout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a32~portadataout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~10_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~6_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~8_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~10_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~12_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q.Done~regout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[1]~20_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[4]~26_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[8]~34_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[13]~44_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[6]~28_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add1~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x[3]~15_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x[4]~17_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[6]~21_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~2_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~12_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~8_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~10_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~4_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~6_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~15\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~16_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~4_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~6_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~13\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~15\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~14_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~16_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan7~1_cout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan7~3_cout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan7~5_cout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan7~7_cout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan7~9_cout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan7~11_cout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan7~13_cout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan7~15_cout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan7~16_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan6~1_cout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan6~3_cout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan6~5_cout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan6~7_cout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan6~9_cout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan6~11_cout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan6~13_cout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan6~15_cout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan6~16_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~2_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~6_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[2]~15_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~6_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~9_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~12_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~14_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[6]~23_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[7]~25_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~16_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~18_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay[1]~11_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add5~2_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay[4]~17_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay[5]~19_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay[7]~24\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay[8]~25_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add5~8_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add5~10_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add5~15\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add5~16_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata~1_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata~9_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[3]~12_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata~13_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[4]~16_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata~17_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[5]~20_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[7]~26_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[10]~36_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[12]~41_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Mux9~2_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~4_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~5_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[0]~5_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~10_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~12_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~14_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~16_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~18_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~20_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~21_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[2]~19_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|amc|LessThan0~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_SEGDISP_avalon_parallel_port_slave|processor_0_read_data_valid_SEGDISP_avalon_parallel_port_slave_shift_register~regout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|asc|status.00000000000000000000000000000001~regout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux31~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Selector0~1_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Selector0~2_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Selector0~3_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Selector1~1_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Selector1~2_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Selector1~3_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Selector10~1_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Selector9~4_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Selector9~5_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Selector8~1_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Selector7~1_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Selector7~4_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Selector3~2_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Selector3~5_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Selector11~2_combout\ : std_logic;
SIGNAL \nios_system_inst|the_onchip_memory2_0|wren~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_SEGDISP|readdata~2_combout\ : std_logic;
SIGNAL \nios_system_inst|the_LED|readdata~2_combout\ : std_logic;
SIGNAL \nios_system_inst|the_SEGDISP|readdata~3_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux28~2_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux28~3_combout\ : std_logic;
SIGNAL \nios_system_inst|the_SEGDISP|readdata~4_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux27~2_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux27~3_combout\ : std_logic;
SIGNAL \nios_system_inst|the_SEGDISP|readdata~5_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux26~2_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux26~3_combout\ : std_logic;
SIGNAL \nios_system_inst|the_SEGDISP|readdata~6_combout\ : std_logic;
SIGNAL \nios_system_inst|the_LED|readdata~6_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux24~2_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux24~3_combout\ : std_logic;
SIGNAL \nios_system_inst|the_SEGDISP|readdata~8_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux21~2_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux21~3_combout\ : std_logic;
SIGNAL \nios_system_inst|the_LED|readdata~11_combout\ : std_logic;
SIGNAL \nios_system_inst|the_SW|readdata~12_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux19~2_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux19~3_combout\ : std_logic;
SIGNAL \nios_system_inst|the_SEGDISP|readdata~13_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux18~2_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux18~3_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux17~2_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux17~3_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode913w[3]~1_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode913w[3]~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Selector12~1_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Selector14~3_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Selector6~1_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Selector6~2_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Selector6~3_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Selector5~1_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Selector5~2_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Selector5~3_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Selector4~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Selector4~2_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Selector4~4_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Selector2~1_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Selector2~2_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Selector2~3_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Selector13~2_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Selector13~5_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Selector15~3_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Selector15~5_combout\ : std_logic;
SIGNAL \nios_system_inst|the_SEGDISP_avalon_parallel_port_slave|processor_0_read_data_valid_SEGDISP_avalon_parallel_port_slave_shift_register_in~combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|asc|go~2_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|asc|status~35_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|asc|status~36_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|asc|status~37_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|asc|status~38_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Mux20~3_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Equal0~3_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Mux20~4_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Mux20~5_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Mux26~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Mux26~1_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Mux26~2_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Mux26~3_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Mux26~4_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Mux65~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Mux25~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Mux22~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Mux22~1_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Mux40~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|WideOr0~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Mux27~4_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Mux27~5_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|alu|Add0~12_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|alu|Add0~13_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|alu|Add0~14_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|alu|Add0~16_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|alu|Add0~17_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|alu|Add0~21_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|alu|Add0~22_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Mux33~2_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|VGA_BLANK1~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out~7_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Equal0~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|VGA_HS1~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|VGA_HS1~1_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|Selector2~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Mux44~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Mux44~1_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Mux44~2_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Mux44~3_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Mux31~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Mux59~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Mux32~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Mux40~1_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Mux53~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan11~1_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~8_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~25_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~26_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1~7_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1~8_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii~2_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii~6_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1~1_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0ii~1_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0ii~4_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0ii~5_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1ii~7_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux28~4_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux27~4_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux26~4_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux24~4_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux21~4_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux19~4_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux18~4_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux17~4_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Mux20~8_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|alu|Add0~23_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|alu|Add0~24_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|alu|Add0~25_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Mux33~3_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|incr_pc~combout\ : std_logic;
SIGNAL \altera_internal_jtag~TCKUTAP\ : std_logic;
SIGNAL \auto_hub|irf_reg[1][0]~regout\ : std_logic;
SIGNAL \auto_hub|irf_reg[1][6]~regout\ : std_logic;
SIGNAL \auto_hub|tdo~4_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg[1][0]~regout\ : std_logic;
SIGNAL \auto_hub|irf_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|irf_reg[1][0]~2_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg[1][6]~regout\ : std_logic;
SIGNAL \auto_hub|irf_reg~9_combout\ : std_logic;
SIGNAL \auto_hub|irsr_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~6_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|hub_mode_reg[1]~2_combout\ : std_logic;
SIGNAL \auto_hub|irsr_reg[3]~7_combout\ : std_logic;
SIGNAL \auto_hub|irsr_reg[3]~8_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg~8_combout\ : std_logic;
SIGNAL \auto_hub|irsr_reg~12_combout\ : std_logic;
SIGNAL \auto_hub|hub_mode_reg[2]~4_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~11_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~13_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~14_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~15_combout\ : std_logic;
SIGNAL \auto_hub|clr_reg~_wirecell_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state[0]~_wirecell_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~5\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~7\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~9\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~11\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~12_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~1\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~3\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~6\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~9\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~12\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~11_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~13_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~15\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~14_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~15_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~18\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~17_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~17_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~20_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|status_shift_enable~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|bypass_reg_out~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|tdo~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|tdo~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|trigger_out_ff~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|clear_signal~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|status_register|_~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|bypass_reg_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|trigger_out_mode_ff~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|state_status[2]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|state_status[2]~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|trigger_out_ff~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[3]~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Add0~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~9_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Add0~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|status_register|_~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|run~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|trigger_out_mode_ff~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~16_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|status_register|_~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|run~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~9_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|status_load_on~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|status_register|_~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|status_register|_~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|status_register|_~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|status_register|_~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|status_register|_~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|status_register|_~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|status_register|_~9_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|status_register|_~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|status_register|_~11_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|status_register|_~12_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|status_register|_~13_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|status_register|_~14_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|status_register|_~15_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|status_register|_~16_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[3]~11_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|status_shift_enable~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[3]~11_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~12_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~13_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_stp_external_clock_0~combout\ : std_logic;
SIGNAL \altera_internal_jtag~TCKUTAPclkctrl_outclk\ : std_logic;
SIGNAL \auto_stp_external_clock_0~clkctrl_outclk\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|reg_5|Q[15]~feeder_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|reg_2|Q[7]~feeder_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|reg_A|Q[7]~feeder_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|reg_3|Q[8]~feeder_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|reg_3|Q[12]~feeder_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|asc|mode[3]~feeder_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|asc|mode[13]~feeder_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|asc|mode[14]~feeder_combout\ : std_logic;
SIGNAL \nios_system_inst|the_SEGDISP|data_in[0]~feeder_combout\ : std_logic;
SIGNAL \nios_system_inst|the_SEGDISP|data_in[1]~feeder_combout\ : std_logic;
SIGNAL \nios_system_inst|the_SEGDISP|data_in[2]~feeder_combout\ : std_logic;
SIGNAL \nios_system_inst|the_SEGDISP|data_in[5]~feeder_combout\ : std_logic;
SIGNAL \nios_system_inst|the_SEGDISP|data_in[12]~feeder_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|reg_A|Q[3]~feeder_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|reg_5|Q[9]~feeder_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|reg_A|Q[11]~feeder_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|reg_5|Q[13]~feeder_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|reg_A|Q[2]~feeder_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|reg_3|Q[0]~feeder_combout\ : std_logic;
SIGNAL \nios_system_inst|the_LED|data_in[1]~feeder_combout\ : std_logic;
SIGNAL \nios_system_inst|the_LED|data_in[10]~feeder_combout\ : std_logic;
SIGNAL \nios_system_inst|the_LED|data[5]~feeder_combout\ : std_logic;
SIGNAL \nios_system_inst|the_LED|data[10]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|current_offset_delayed[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|current_offset_delayed[1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|current_offset_delayed[2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|current_offset_delayed[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|current_offset_delayed[4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|current_offset_delayed[6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[0]~feeder_combout\ : std_logic;
SIGNAL \nios_system_inst|the_SW|data_in[7]~feeder_combout\ : std_logic;
SIGNAL \nios_system_inst|the_SW|data_in[11]~feeder_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Tstep|Q~4_combout\ : std_logic;
SIGNAL \nios_system_inst|the_SW|data_in[10]~feeder_combout\ : std_logic;
SIGNAL \nios_system_inst|nios_system_reset_clk_domain_synch|data_in_d1~feeder_combout\ : std_logic;
SIGNAL \KEY[3]~clk_delay_ctrl_clkout\ : std_logic;
SIGNAL \KEY[3]~clkctrl_outclk\ : std_logic;
SIGNAL \nios_system_inst|nios_system_reset_clk_domain_synch|data_in_d1~regout\ : std_logic;
SIGNAL \nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\ : std_logic;
SIGNAL \nios_system_inst|the_SW|readdata~11_combout\ : std_logic;
SIGNAL \nios_system_inst|the_SW_avalon_parallel_port_slave|processor_0_read_data_valid_SW_avalon_parallel_port_slave_shift_register_in~combout\ : std_logic;
SIGNAL \nios_system_inst|nios_system_reset_clk_domain_synch|data_out~clkctrl_outclk\ : std_logic;
SIGNAL \nios_system_inst|the_SW_avalon_parallel_port_slave|processor_0_read_data_valid_SW_avalon_parallel_port_slave_shift_register~regout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Mux19~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_SW|readdata~16_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Mux7~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Mux7~1_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Mux7~2_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Mux7~2clkctrl_outclk\ : std_logic;
SIGNAL \nios_system_inst|the_SW|data_in[12]~feeder_combout\ : std_logic;
SIGNAL \nios_system_inst|the_SW|readdata~13_combout\ : std_logic;
SIGNAL \CLOCK_50~combout\ : std_logic;
SIGNAL \CLOCK_50~clkctrl_outclk\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[0]~16_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[0]~17\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[1]~18_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[1]~19\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[2]~20_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[2]~21\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[3]~23\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[4]~24_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[4]~25\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[5]~27\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[6]~29\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[7]~30_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[7]~31\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[8]~32_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Selector7~5_combout\ : std_logic;
SIGNAL \nios_system_inst|the_SEGDISP|data~14_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[8]~33\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[9]~34_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[9]~35\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[10]~37\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[11]~38_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[11]~39\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[12]~41\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[13]~42_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[13]~43\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[14]~44_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Mux62~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Equal1~2_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Selector1~4_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Selector1~5_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Mux20~2_combout\ : std_logic;
SIGNAL \nios_system_inst|the_SW|data_in[9]~feeder_combout\ : std_logic;
SIGNAL \nios_system_inst|the_SW|readdata~10_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|ADDRin~combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|amc|LessThan0~1_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Selector8~4_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Selector8~5_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Selector6~5_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Selector6~4_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Mux44~4_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Selector6~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Selector6~6_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[8]~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Selector5~5_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Selector5~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[10]~36_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Selector5~4_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Selector5~6_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Selector2~4_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Selector2~5_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Selector2~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Selector2~6_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q[13]~feeder_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[8]~1_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\ : std_logic;
SIGNAL \nios_system_inst|the_SW|readdata~8_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q[7]~feeder_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Mux34~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|DOUTin~combout\ : std_logic;
SIGNAL \nios_system_inst|the_LED|data~1_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|asc|mode[15]~4_combout\ : std_logic;
SIGNAL \nios_system_inst|the_LED|data[14]~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_LED|data_in[7]~feeder_combout\ : std_logic;
SIGNAL \nios_system_inst|the_LED|readdata~8_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Equal2~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Mux21~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Mux21~1_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Mux21~2_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Equal2~1_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Equal3~1_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Mux56~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Selector3~1_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Selector3~3_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[12]~40_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Selector3~4_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Selector3~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Selector3~6_combout\ : std_logic;
SIGNAL \nios_system_inst|the_LED_avalon_parallel_port_slave|Equal0~1_combout\ : std_logic;
SIGNAL \nios_system_inst|the_LED_avalon_parallel_port_slave|processor_0_read_data_valid_LED_avalon_parallel_port_slave_shift_register_in~combout\ : std_logic;
SIGNAL \nios_system_inst|the_LED_avalon_parallel_port_slave|processor_0_read_data_valid_LED_avalon_parallel_port_slave_shift_register~regout\ : std_logic;
SIGNAL \nios_system_inst|the_LED|readdata[11]~1_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[3]~22_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Selector12~4_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Selector12~5_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Mux50~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Equal9~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Equal9~1_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Selector12~2_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Selector12~3_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q[3]~feeder_combout\ : std_logic;
SIGNAL \nios_system_inst|the_SEGDISP|data~4_combout\ : std_logic;
SIGNAL \nios_system_inst|the_LED|data[3]~feeder_combout\ : std_logic;
SIGNAL \nios_system_inst|the_LED|data_in[3]~feeder_combout\ : std_logic;
SIGNAL \nios_system_inst|the_LED|readdata~4_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[3]~14_combout\ : std_logic;
SIGNAL \nios_system_inst|the_SW|data_in[3]~feeder_combout\ : std_logic;
SIGNAL \nios_system_inst|the_SW|readdata~4_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[3]~15_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Selector12~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Selector12~6_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Selector10~4_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[5]~26_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Selector10~5_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Mux29~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|RAin~combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Mux47~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|reg_2|Q[4]~feeder_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Selector11~1_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Selector11~3_combout\ : std_logic;
SIGNAL \nios_system_inst|the_SW|data_in[4]~feeder_combout\ : std_logic;
SIGNAL \nios_system_inst|the_SW|readdata~5_combout\ : std_logic;
SIGNAL \nios_system_inst|the_LED|readdata~5_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[4]~18_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[4]~19_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Selector11~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|alu|Add0~18_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Mux31~1_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|AddSub~combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|alu|Add0~19_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|reg_A|Q[0]~feeder_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[0]~17_cout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[0]~19\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[1]~21\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[2]~22_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|RGin~combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Selector13~3_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Selector13~4_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Selector13~6_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Selector13~7_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q[2]~feeder_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_colour[2]~feeder_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|asc|status~34_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_colour[0]~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|asc|mode[15]~5_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_start[0]~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[4]~5_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_end[0]~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|asc|mode[15]~6_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux29~2_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux29~3_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux29~4_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[1]~3_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[2]~8_combout\ : std_logic;
SIGNAL \nios_system_inst|the_SW|data_in[2]~feeder_combout\ : std_logic;
SIGNAL \nios_system_inst|the_SW|readdata~3_combout\ : std_logic;
SIGNAL \nios_system_inst|the_SEGDISP|data~3_combout\ : std_logic;
SIGNAL \nios_system_inst|the_LED|data[2]~feeder_combout\ : std_logic;
SIGNAL \nios_system_inst|the_LED|data_in[2]~feeder_combout\ : std_logic;
SIGNAL \nios_system_inst|the_LED|readdata~3_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[2]~10_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Selector13~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Selector13~1_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|alu|Add0~20_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[2]~23\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[3]~25\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[4]~27\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[5]~28_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Selector10~2_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Selector10~3_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[5]~29\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[6]~30_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Selector9~2_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Selector9~1_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Selector9~3_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Selector9~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Selector9~6_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[6]~6_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[7]~7_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[8]~8_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q[8]~feeder_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q[9]~feeder_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q[10]~feeder_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Selector4~1_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Selector4~3_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Selector4~5_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Selector4~6_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q[11]~feeder_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q[12]~feeder_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q[13]~feeder_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q[14]~feeder_combout\ : std_logic;
SIGNAL \nios_system_inst|the_onchip_memory2_0_s1|Equal0~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[5]~21_combout\ : std_logic;
SIGNAL \nios_system_inst|the_SW|data_in[5]~feeder_combout\ : std_logic;
SIGNAL \nios_system_inst|the_SW|readdata~6_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[5]~22_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Selector10~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Selector10~6_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[5]~5_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[7]~27_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[7]~28_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Selector8~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|alu|Add0~15_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[6]~31\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[7]~32_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Selector8~2_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Selector8~3_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Selector8~6_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|amc|LessThan0~2_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[4]~4_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|asc|mode[9]~feeder_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux22~2_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux22~3_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux22~4_combout\ : std_logic;
SIGNAL \nios_system_inst|the_SEGDISP|data~9_combout\ : std_logic;
SIGNAL \nios_system_inst|the_SEGDISP|readdata~10_combout\ : std_logic;
SIGNAL \nios_system_inst|the_SEGDISP|readdata[11]~1_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[9]~32_combout\ : std_logic;
SIGNAL \nios_system_inst|the_LED|data[9]~feeder_combout\ : std_logic;
SIGNAL \nios_system_inst|the_LED|data_in[9]~feeder_combout\ : std_logic;
SIGNAL \nios_system_inst|the_LED|readdata~10_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[9]~33_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[9]~34_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[0]~18_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|alu|Add0~10_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|alu|Add0~11_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|reg_A|Q[8]~feeder_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[7]~33\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[8]~35\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[9]~37\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[10]~39\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[11]~41\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[12]~42_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Equal0~2_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|alu|Add0~8_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|alu|Add0~9_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[12]~43\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[13]~45\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[14]~46_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[3]~24_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|alu|Add0~7_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[14]~47\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[15]~48_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Equal0~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[9]~36_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[11]~40_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[10]~38_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Equal0~1_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Equal0~4_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Mux19~1_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Mux19~2_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|IRin~combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Mux23~1_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Mux23~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Mux23~2_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Equal1~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Equal6~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Equal7~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Selector1~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Selector1~6_combout\ : std_logic;
SIGNAL \nios_system_inst|the_SEGDISP_avalon_parallel_port_slave|Equal0~1_combout\ : std_logic;
SIGNAL \nios_system_inst|the_SEGDISP|data[5]~1_combout\ : std_logic;
SIGNAL \nios_system_inst|the_SEGDISP|data_in[14]~feeder_combout\ : std_logic;
SIGNAL \nios_system_inst|the_SEGDISP|readdata~15_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[14]~47_combout\ : std_logic;
SIGNAL \nios_system_inst|the_SW|data_in[14]~feeder_combout\ : std_logic;
SIGNAL \nios_system_inst|the_SW|readdata~15_combout\ : std_logic;
SIGNAL \nios_system_inst|the_LED|data[14]~feeder_combout\ : std_logic;
SIGNAL \nios_system_inst|the_LED|data_in[14]~feeder_combout\ : std_logic;
SIGNAL \nios_system_inst|the_LED|readdata~15_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[14]~48_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[14]~49_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Mux28~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Equal1~1_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Equal5~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Selector7~2_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Selector7~3_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux23~2_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux23~3_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux23~4_combout\ : std_logic;
SIGNAL \nios_system_inst|the_SEGDISP|data~8_combout\ : std_logic;
SIGNAL \nios_system_inst|the_SEGDISP|data_in[8]~feeder_combout\ : std_logic;
SIGNAL \nios_system_inst|the_SEGDISP|readdata~9_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[8]~29_combout\ : std_logic;
SIGNAL \nios_system_inst|the_SW|data_in[8]~feeder_combout\ : std_logic;
SIGNAL \nios_system_inst|the_SW|readdata~9_combout\ : std_logic;
SIGNAL \nios_system_inst|the_LED|data[8]~feeder_combout\ : std_logic;
SIGNAL \nios_system_inst|the_LED|data_in[8]~feeder_combout\ : std_logic;
SIGNAL \nios_system_inst|the_LED|readdata~9_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[8]~30_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[8]~31_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Selector7~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Selector7~6_combout\ : std_logic;
SIGNAL \nios_system_inst|the_LED_avalon_parallel_port_slave|Equal0~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0_s1|Equal0~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|asc|mode[11]~feeder_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux20~2_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux20~3_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux20~4_combout\ : std_logic;
SIGNAL \nios_system_inst|the_SEGDISP|data~11_combout\ : std_logic;
SIGNAL \nios_system_inst|the_SEGDISP|readdata~12_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[11]~38_combout\ : std_logic;
SIGNAL \nios_system_inst|the_LED|data_in[11]~feeder_combout\ : std_logic;
SIGNAL \nios_system_inst|the_LED|readdata~12_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[11]~39_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[11]~40_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Mux25~2_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Mux25~1_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Mux25~3_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Equal6~1_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Equal6~2_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Selector15~2_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Selector15~4_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_end[0]~feeder_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[0]~1_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|asc|go~5_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|asc|go~3_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|asc|mode[7]~feeder_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|asc|go~4_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|asc|go~6_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|asc|go~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|asc|go~1_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|asc|go~7_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|asc|go~regout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux31~1_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[0]~2_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[3]~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[0]~4_combout\ : std_logic;
SIGNAL \nios_system_inst|the_SEGDISP|readdata~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[0]~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_SW|readdata~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Selector15~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Selector15~1_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Selector15~6_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Selector15~7_combout\ : std_logic;
SIGNAL \nios_system_inst|the_SEGDISP|data~12_combout\ : std_logic;
SIGNAL \nios_system_inst|the_LED|data[12]~feeder_combout\ : std_logic;
SIGNAL \nios_system_inst|the_LED|data_in[12]~feeder_combout\ : std_logic;
SIGNAL \nios_system_inst|the_LED|readdata~13_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[12]~42_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[12]~43_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Mux24~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Mux24~1_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Equal3~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Equal4~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Selector11~4_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Selector11~5_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Selector11~6_combout\ : std_logic;
SIGNAL \nios_system_inst|the_SEGDISP_avalon_parallel_port_slave|Equal0~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_LED_avalon_parallel_port_slave|Equal0~2_combout\ : std_logic;
SIGNAL \nios_system_inst|the_LED|data~2_combout\ : std_logic;
SIGNAL \nios_system_inst|the_LED|data[15]~feeder_combout\ : std_logic;
SIGNAL \nios_system_inst|the_LED|data_in[15]~feeder_combout\ : std_logic;
SIGNAL \nios_system_inst|the_LED|readdata~16_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[15]~51_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|asc|mode[15]~feeder_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux16~2_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux16~3_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux16~4_combout\ : std_logic;
SIGNAL \nios_system_inst|the_SEGDISP|data_in[15]~feeder_combout\ : std_logic;
SIGNAL \nios_system_inst|the_SEGDISP|readdata~16_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[15]~50_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[15]~52_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Mux36~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|W_D~combout\ : std_logic;
SIGNAL \nios_system_inst|the_SW|readdata[10]~1_combout\ : std_logic;
SIGNAL \nios_system_inst|the_SEGDISP|data~10_combout\ : std_logic;
SIGNAL \nios_system_inst|the_SEGDISP|readdata~11_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[10]~35_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[10]~37_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Mux20~6_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Mux20~7_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Equal10~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Equal10~1_combout\ : std_logic;
SIGNAL \nios_system_inst|the_SW|data_in[1]~feeder_combout\ : std_logic;
SIGNAL \nios_system_inst|the_SW|readdata~2_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Selector14~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_colour[1]~feeder_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux30~2_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux30~3_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux30~4_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[1]~4_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Selector14~1_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Selector14~5_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Selector14~6_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Selector14~2_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Selector14~4_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Selector14~7_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\ : std_logic;
SIGNAL \nios_system_inst|the_SW|readdata~14_combout\ : std_logic;
SIGNAL \nios_system_inst|the_SEGDISP|data~13_combout\ : std_logic;
SIGNAL \nios_system_inst|the_SEGDISP|readdata~14_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[13]~44_combout\ : std_logic;
SIGNAL \nios_system_inst|the_LED|data[13]~feeder_combout\ : std_logic;
SIGNAL \nios_system_inst|the_LED|readdata~14_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[13]~45_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[13]~46_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Mux9~3_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Tstep|Q~6_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Tstep|Q~5_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Mux27~6_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Equal8~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[14]~45\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[15]~46_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Selector0~4_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Selector0~5_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Selector0~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Selector0~6_combout\ : std_logic;
SIGNAL \nios_system_inst|the_SW_avalon_parallel_port_slave|Equal0~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_SW_avalon_parallel_port_slave|Equal0~1_combout\ : std_logic;
SIGNAL \nios_system_inst|the_SEGDISP|data~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_LED|data[0]~feeder_combout\ : std_logic;
SIGNAL \nios_system_inst|the_LED|data_in[0]~feeder_combout\ : std_logic;
SIGNAL \nios_system_inst|the_LED|readdata~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[0]~2_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[0]~3_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata~5_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[1]~6_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[1]~7_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[2]~11_combout\ : std_logic;
SIGNAL \nios_system_inst|the_SW|readdata~7_combout\ : std_logic;
SIGNAL \nios_system_inst|the_SEGDISP|data~7_combout\ : std_logic;
SIGNAL \nios_system_inst|the_LED|data[6]~feeder_combout\ : std_logic;
SIGNAL \nios_system_inst|the_LED|readdata~7_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[6]~24_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|asc|mode[6]~feeder_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux25~2_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux25~3_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux25~4_combout\ : std_logic;
SIGNAL \nios_system_inst|the_SEGDISP|readdata~7_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[6]~23_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[6]~25_combout\ : std_logic;
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Mux9~4_combout\ : std_logic;
SIGNAL \nios_system_inst|the_SEGDISP|data_out[0]~feeder_combout\ : std_logic;
SIGNAL \nios_system_inst|the_SEGDISP|data~2_combout\ : std_logic;
SIGNAL \nios_system_inst|the_SEGDISP|data_out[1]~feeder_combout\ : std_logic;
SIGNAL \nios_system_inst|the_SEGDISP|data_out[2]~feeder_combout\ : std_logic;
SIGNAL \nios_system_inst|the_SEGDISP|data~5_combout\ : std_logic;
SIGNAL \nios_system_inst|the_SEGDISP|data~6_combout\ : std_logic;
SIGNAL \nios_system_inst|the_SEGDISP|data_out[5]~feeder_combout\ : std_logic;
SIGNAL \nios_system_inst|the_SEGDISP|data_out[8]~feeder_combout\ : std_logic;
SIGNAL \nios_system_inst|the_SEGDISP|data_out[12]~feeder_combout\ : std_logic;
SIGNAL \nios_system_inst|the_SEGDISP|data_out[14]~feeder_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|mypll|altpll_component|_clk0\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|mypll|altpll_component|_clk0~clkctrl_outclk\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add0~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add0~1\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add0~2_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add0~3\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add0~4_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add0~5\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add0~6_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add0~7\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add0~8_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add0~9\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add0~10_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter~2_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add0~11\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add0~13\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add0~14_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add0~15\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add0~16_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter~1_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Equal0~1_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Equal0~2_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add1~1\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add1~3\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add1~4_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add1~17\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add1~18_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter~2_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|always1~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter~3_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add1~14_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|always1~1_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add1~10_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|always1~2_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|always1~3_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter~1_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add1~5\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add1~6_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add1~7\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add1~8_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add1~9\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add1~11\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add1~12_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add1~13\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add1~15\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add1~16_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|VGA_VS1~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|VGA_BLANK1~1_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|VGA_BLANK1~regout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|VGA_BLANK~feeder_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|VGA_BLANK~regout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add1~2_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~1\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~3\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~5\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~7\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~9\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~11\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~13\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~15\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~16_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~14_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~4_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~2_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add0~17\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add0~18_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[6]~1\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[7]~3\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[8]~5\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[9]~7\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[10]~9\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[11]~11\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[12]~13\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[13]~15\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[14]~17\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[15]~19\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[16]~20_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[14]~16_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[13]~14_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~1\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~3\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~5\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~7\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~9\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~11\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~13\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~15\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~16_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~14_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~1\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~3\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~5\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~7\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~9\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~11\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~12_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~10_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~8_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~6_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~4_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~2_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan4~1_cout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan4~3_cout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan4~5_cout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan4~7_cout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan4~9_cout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan4~11_cout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan4~13_cout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan4~15_cout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan4~16_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan3~1_cout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan3~3_cout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan3~5_cout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan3~7_cout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan3~9_cout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan3~11_cout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan3~12_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan5~1_cout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan5~3_cout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan5~5_cout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan5~7_cout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan5~9_cout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan5~11_cout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan5~12_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|always0~1_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan1~1_cout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan1~3_cout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan1~5_cout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan1~7_cout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan1~9_cout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan1~11_cout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan1~13_cout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan1~15_cout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan1~16_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~1\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~3\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~5\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~7\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~9\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~11\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~13\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~15\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~16_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~1\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~3\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~5\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~7\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~9\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~11\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~13\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~14_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~12_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~10_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~8_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~6_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~4_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~2_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan2~1_cout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan2~3_cout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan2~5_cout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan2~7_cout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan2~9_cout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan2~11_cout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan2~13_cout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan2~15_cout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan2~16_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~14_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~12_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~10_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~8_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~2_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan0~1_cout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan0~3_cout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan0~5_cout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan0~7_cout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan0~9_cout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan0~11_cout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan0~13_cout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan0~15_cout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan0~16_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|always0~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|always0~2_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q~14_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q.Idle~regout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q~16_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q.Setup~regout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q~13_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q.Setup2~regout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal3~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii~7_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii~8_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii~1_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii~2_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii~3_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii~4_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii~5_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii~6_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0[0]~10\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0[1]~12\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0[2]~14\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0[3]~16\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0[4]~18\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0[5]~20\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0[6]~22\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0[7]~24\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0[8]~26\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan8~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii~7_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q~15_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q.Setup3~regout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal1~1_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x[0]~9_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0[0]~9_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal1~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|WideOr0~combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|xlex1~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x[0]~10\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x[1]~12\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x[2]~13_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0[2]~13_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii~4_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x[2]~14\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x[3]~16\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x[4]~18\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x[5]~19_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0[5]~19_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x[5]~20\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x[6]~22\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x[7]~23_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0[7]~23_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1~2_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii~1_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1~3_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1~4_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii~3_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1~5_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1~6_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x[1]~11_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0[1]~11_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii~5_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan12~1_cout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan12~3_cout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan12~5_cout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan12~7_cout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan12~9_cout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan12~11_cout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan12~13_cout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan12~15_cout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan12~16_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|xlex1~1_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|xlex1~2_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|xlex1~regout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|Selector1~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q.Draw~regout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal0~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|steep~regout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x[6]~21_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0[6]~21_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out~2_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[9]~10_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out[7]~10_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1ii~4_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0ii~3_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1ii~3_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0~3_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1ii~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0ii~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1~2_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0ii~2_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1ii~2_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1~3_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1ii~1_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1~4_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1ii~5_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0~5_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1ii~6_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0ii~6_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0~6_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0ii~7_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0~7_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0ii~8_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1ii~8_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1~8_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan10~1_cout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan10~3_cout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan10~5_cout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan10~7_cout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan10~9_cout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan10~11_cout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan10~13_cout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan10~15_cout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan10~16_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|ystep[1]~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[0]~9_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0~8_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|WideOr2~combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0[8]~25_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii~8_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1~1_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0[4]~17_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0[3]~15_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~1\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~3\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~5\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~7\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~9\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~11\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~13\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~15\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~17\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~18_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~16_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~4_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[0]~12\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[1]~14\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[2]~16\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[3]~18\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[4]~20\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[5]~22\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[6]~24\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[7]~26\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[8]~28\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[9]~29_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[8]~27_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1~5_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1~6_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay[0]~10\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay[1]~12\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay[2]~14\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay[3]~16\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay[4]~18\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay[5]~20\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay[6]~22\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay[7]~23_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0~2_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1~7_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add5~1\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add5~3\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add5~5\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add5~7\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add5~9\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add5~11\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add5~13\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add5~14_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0~1_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan9~1_cout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan9~3_cout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan9~5_cout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan9~7_cout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan9~9_cout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan9~11_cout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan9~13_cout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan9~15_cout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan9~16_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay[6]~21_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add5~12_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[5]~21_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[4]~19_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay[3]~15_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add5~6_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay[2]~13_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add5~4_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[1]~13_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~2_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay[0]~9_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add5~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~1\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~3_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~5_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~1\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~3\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~5\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~7\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~8_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~8_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~6_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~4_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~4\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~7\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~10\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~12_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~23_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~9\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~10_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~10_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~13\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~14_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~24_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~11\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~13\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~15\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~16_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~14_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~12_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~15\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~17\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~19\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~20_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~22_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~17\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~18_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~21\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~27_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~29_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[3]~17_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~11_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[0]~11_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~2_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan11~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan11~2_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[6]~23_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[0]~10\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[1]~12\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[2]~14\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[3]~16\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[4]~18\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[5]~19_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out~4_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[4]~17_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out~3_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[3]~15_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out~6_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out~9_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~1\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~3\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~5\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~7\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~9\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~11\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~13\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~15\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~16_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~14_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~12_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~8_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~6_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~4_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~2_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[5]~20\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[6]~22\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[7]~25\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[8]~26_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0~4_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x[7]~24\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x[8]~25_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out~2_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[1]~11_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out~8_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out~1_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[6]~1\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[7]~3\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[8]~5\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[9]~7\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[10]~9\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[11]~11\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[12]~13\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[13]~15\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[14]~17\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[15]~19\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[16]~20_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[13]~14_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[7]~24_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out~5_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|LessThan3~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|writeEn~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|writeEn~1_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode1035w[3]~2_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[12]~12_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[15]~18_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[12]~12_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode1035w[3]~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[15]~18_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add0~12_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[6]~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[7]~2_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[8]~4_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[9]~6_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[10]~8_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[11]~10_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|asc|colour[0]~feeder_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out~3_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out~4_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[2]~13_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out~5_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out~6_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out~7_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out~8_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[6]~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[7]~2_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[8]~4_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[9]~6_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[10]~8_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[11]~10_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a33~portadataout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode964w[3]~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode964w[3]~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a30~portadataout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~6_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode1005w[3]~3_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode1015w[3]~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a27~portadataout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a24~portadataout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~7_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[0]~6_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode995w[3]~2_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode1066w[3]~2_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode1066w[3]~3_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode1066w[3]~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a51~portadataout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[0]~1_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode1076w[3]~3_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode1076w[3]~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode1076w[3]~2_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a54~portadataout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[0]~2_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode866w[3]~2_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[14]~16_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode883w[3]~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode883w[3]~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3~portadataout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0~portadataout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode903w[3]~2_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode903w[3]~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode903w[3]~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9~portadataout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~1_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[0]~3_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode923w[3]~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode1015w[3]~2_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode923w[3]~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a15~portadataout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode913w[3]~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode933w[3]~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode1005w[3]~2_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode933w[3]~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a18~portadataout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~2_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode943w[3]~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode943w[3]~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a21~portadataout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~3_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[0]~4_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[0]~7_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a22~portadataout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a16~portadataout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~11_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[1]~11_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1~portadataout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode893w[3]~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode893w[3]~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7~portadataout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~8_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10~portadataout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~9_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[0]~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode1055w[3]~2_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode1055w[3]~3_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode1055w[3]~0_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a49~portadataout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a52~portadataout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[1]~8_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a55~portadataout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[1]~9_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[1]~10_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a40~portadataout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a37~portadataout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~13_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[1]~12_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a25~portadataout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a28~portadataout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~15_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[1]~13_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[1]~14_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|VGA_HS1~2_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|VGA_HS1~regout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|VGA_HS~feeder_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|VGA_HS~regout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a20~portadataout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a23~portadataout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~19_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[2]~18_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a53~portadataout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a50~portadataout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[2]~15_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[2]~16_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11~portadataout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5~portadataout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~17_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[2]~17_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a35~portadataout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~22_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a29~portadataout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a26~portadataout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~23_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[2]~20_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[2]~21_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|VGA_VS1~1_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|VGA_VS1~2_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|VGA_VS1~regout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|VGA_VS~feeder_combout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|VGA_VS~regout\ : std_logic;
SIGNAL \altera_reserved_tms~combout\ : std_logic;
SIGNAL \altera_reserved_tck~combout\ : std_logic;
SIGNAL \altera_reserved_tdi~combout\ : std_logic;
SIGNAL \auto_hub|irf_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|node_ena_proc~1_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~8_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~11_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TMSUTAP\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~12_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~9_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~10_combout\ : std_logic;
SIGNAL \auto_hub|virtual_ir_dr_scan_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~1_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~2_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~3_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~5_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~6_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~7_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~4_combout\ : std_logic;
SIGNAL \auto_hub|irsr_reg~5_combout\ : std_logic;
SIGNAL \~QIC_CREATED_GND~I_combout\ : std_logic;
SIGNAL \auto_hub|irsr_reg~4_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TDIUTAP\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|tms_cnt~1_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|tms_cnt~2_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|tms_cnt~0_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~0_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state[0]~clkctrl_outclk\ : std_logic;
SIGNAL \auto_hub|jtag_ir_reg[8]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_ir_reg[6]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|Equal0~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_ir_reg[5]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_ir_reg[4]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_ir_reg[2]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|Equal0~1_combout\ : std_logic;
SIGNAL \auto_hub|Equal1~0_combout\ : std_logic;
SIGNAL \auto_hub|virtual_ir_scan_reg~regout\ : std_logic;
SIGNAL \auto_hub|irsr_reg[0]~2_combout\ : std_logic;
SIGNAL \auto_hub|Equal6~0_combout\ : std_logic;
SIGNAL \auto_hub|hub_mode_reg[1]~1_combout\ : std_logic;
SIGNAL \auto_hub|hub_mode_reg[1]~3_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg~4_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg[1][0]~1_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg[1][0]~2_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg[1][2]~regout\ : std_logic;
SIGNAL \auto_hub|irf_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|irf_reg[1][0]~1_combout\ : std_logic;
SIGNAL \auto_hub|irf_reg[1][0]~3_combout\ : std_logic;
SIGNAL \auto_hub|irf_reg[1][2]~regout\ : std_logic;
SIGNAL \auto_hub|irsr_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|hub_mode_reg[2]~0_combout\ : std_logic;
SIGNAL \auto_hub|reset_ena_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|reset_ena_reg~regout\ : std_logic;
SIGNAL \auto_hub|hub_mode_reg[2]~5_combout\ : std_logic;
SIGNAL \auto_hub|clr_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|clr_reg~regout\ : std_logic;
SIGNAL \auto_hub|clr_reg~clkctrl_outclk\ : std_logic;
SIGNAL \auto_hub|tdo_bypass_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|tdo_bypass_reg~regout\ : std_logic;
SIGNAL \auto_hub|tdo~1_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|word_counter[0]~7_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|word_counter[1]~10\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|word_counter[2]~13_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|clear_signal~combout\ : std_logic;
SIGNAL \auto_hub|Equal0~2_combout\ : std_logic;
SIGNAL \auto_hub|virtual_dr_scan_reg~regout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|word_counter[3]~12_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|word_counter[2]~14\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|word_counter[3]~16\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|word_counter[4]~17_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|word_counter[3]~15_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|word_counter[3]~11_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|word_counter[3]~19_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|word_counter[0]~8\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|word_counter[1]~9_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~4_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~5_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~8_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~10_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~12_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR[0]~16_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~9_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~7_combout\ : std_logic;
SIGNAL \auto_hub|tdo~0_combout\ : std_logic;
SIGNAL \auto_hub|tdo~2_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg[1][4]~regout\ : std_logic;
SIGNAL \auto_hub|irf_reg~7_combout\ : std_logic;
SIGNAL \auto_hub|irf_reg[1][4]~regout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg~7_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg[1][5]~regout\ : std_logic;
SIGNAL \auto_hub|irf_reg~8_combout\ : std_logic;
SIGNAL \auto_hub|irf_reg[1][5]~regout\ : std_logic;
SIGNAL \auto_hub|irsr_reg~11_combout\ : std_logic;
SIGNAL \auto_hub|irsr_reg~10_combout\ : std_logic;
SIGNAL \auto_hub|hub_mode_reg[0]~6_combout\ : std_logic;
SIGNAL \auto_hub|irsr_reg[4]~1_combout\ : std_logic;
SIGNAL \auto_hub|irsr_reg[3]~6_combout\ : std_logic;
SIGNAL \auto_hub|irsr_reg[3]~9_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg[1][3]~regout\ : std_logic;
SIGNAL \auto_hub|irf_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|irf_reg[1][3]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|reset_all~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|reset_all~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\ : std_logic;
SIGNAL \auto_hub|node_ena~0_combout\ : std_logic;
SIGNAL \auto_hub|node_ena~1_combout\ : std_logic;
SIGNAL \auto_hub|node_ena_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|node_ena~2_combout\ : std_logic;
SIGNAL \auto_hub|node_ena~3_combout\ : std_logic;
SIGNAL \auto_hub|node_ena[1]~reg0_regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~combout\ : std_logic;
SIGNAL \auto_signaltap_0|~GND~combout\ : std_logic;
SIGNAL \auto_hub|irsr_reg~13_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg~9_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg[1][7]~regout\ : std_logic;
SIGNAL \auto_hub|irf_reg~10_combout\ : std_logic;
SIGNAL \auto_hub|irf_reg[1][7]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[3]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[5]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~19_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg[1][1]~regout\ : std_logic;
SIGNAL \auto_hub|irf_reg~4_combout\ : std_logic;
SIGNAL \auto_hub|irf_reg[1][1]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|run~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|collect_data~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~13_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~22_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~8\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~10\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~12\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~14\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~16\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~18\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~19_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~11_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~9_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[5]~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|segment_wrapped_delayed~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|segment_wrapped_delayed~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|segment_shift_clk_ena~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|segment_shift_clk_ena~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|base_address~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr_ena~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit1a[0]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit1a[0]~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~1\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~3\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|tdo~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|tdo~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|tdo~4_combout\ : std_logic;
SIGNAL \auto_hub|tdo~3_combout\ : std_logic;
SIGNAL \auto_hub|tdo~5_combout\ : std_logic;
SIGNAL \auto_hub|tdo~regout\ : std_logic;
SIGNAL \auto_hub|tdo~_wirecell_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TDO\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|shadow_jsm|tms_cnt\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|jtag_ir_reg\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|status_register|dffs\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|condition_delay_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|current_segment_delayed\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \KEY~combout\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|Rin\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode1015w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode1035w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode866w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode955w\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode975w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode995w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0ii\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1ii\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|ystep\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_colour\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_start\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \nios_system_inst|the_SW|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios_system_inst|the_SEGDISP|data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios_system_inst|the_SEGDISP|data_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios_system_inst|the_LED|data_in\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|reg_A|Q\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|reg_5|Q\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|reg_3|Q\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|reg_1|Q\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode1015w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode1035w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode975w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode995w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode1015w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode1035w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode866w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode893w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode913w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode933w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode964w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode985w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|hub_info_reg|word_counter\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|shadow_jsm|state\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \auto_hub|hub_mode_reg\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|irsr_reg\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|safe_q\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|current_offset_delayed\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \SW~combout\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|reg_0|Q\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|BusSel\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode1005w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode1025w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode964w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode985w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|address_reg_a\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltax\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|asc|colour\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_end\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|asc|mode\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \nios_system_inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios_system_inst|the_SW|data_in\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \nios_system_inst|the_SEGDISP|data_in\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios_system_inst|the_SEGDISP|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios_system_inst|the_LED|data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios_system_inst|the_LED|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|reg_6|Q\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|reg_4|Q\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \nios_system_inst|the_processor_0|processor_0|p|reg_2|Q\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode1005w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode1025w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode866w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode964w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode985w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode1005w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode1025w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode883w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode903w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode923w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode943w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode975w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode995w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \nios_system_inst|the_SEGDISP|ALT_INV_data_out\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \nios_system_inst|nios_system_reset_clk_domain_synch|ALT_INV_data_out~regout\ : std_logic;
SIGNAL \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TMSUTAP\ : std_logic;
SIGNAL \auto_hub|ALT_INV_virtual_ir_scan_reg~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[3]~11_combout\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\ : std_logic;
SIGNAL \nios_system_inst|nios_system_reset_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\ : std_logic;
SIGNAL \ALT_INV_KEY[3]~clkctrl_outclk\ : std_logic;

BEGIN

LEDR <= ww_LEDR;
LEDG <= ww_LEDG;
HEX0 <= ww_HEX0;
HEX1 <= ww_HEX1;
HEX2 <= ww_HEX2;
HEX3 <= ww_HEX3;
VGA_BLANK <= ww_VGA_BLANK;
VGA_B <= ww_VGA_B;
VGA_CLK <= ww_VGA_CLK;
VGA_G <= ww_VGA_G;
VGA_HS <= ww_VGA_HS;
VGA_R <= ww_VGA_R;
VGA_SYNC <= ww_VGA_SYNC;
VGA_VS <= ww_VGA_VS;
ww_altera_reserved_tms <= altera_reserved_tms;
ww_altera_reserved_tck <= altera_reserved_tck;
ww_altera_reserved_tdi <= altera_reserved_tdi;
altera_reserved_tdo <= ww_altera_reserved_tdo;
ww_auto_stp_external_clock_0 <= auto_stp_external_clock_0;
ww_SW <= SW;
ww_KEY <= KEY;
ww_CLOCK_50 <= CLOCK_50;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\nios_system_inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(15) & \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(14) & 
\nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(13) & \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(12) & \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(11) & 
\nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(10) & \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(9) & \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(8) & 
\nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(7) & \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(6) & \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(5) & 
\nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(4) & \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(3) & \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(2) & 
\nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(1) & \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(0));

\nios_system_inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[8]~8_combout\ & 
\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[7]~7_combout\ & \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[6]~6_combout\ & \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[5]~5_combout\ & 
\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[4]~4_combout\ & \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\ & \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\);

\nios_system_inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(0) <= \nios_system_inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\nios_system_inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(1) <= \nios_system_inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\nios_system_inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(2) <= \nios_system_inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\nios_system_inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(3) <= \nios_system_inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\nios_system_inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(4) <= \nios_system_inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\nios_system_inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(5) <= \nios_system_inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\nios_system_inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(6) <= \nios_system_inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\nios_system_inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(7) <= \nios_system_inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\nios_system_inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(8) <= \nios_system_inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\nios_system_inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(9) <= \nios_system_inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\nios_system_inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(10) <= \nios_system_inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\nios_system_inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(11) <= \nios_system_inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\nios_system_inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(12) <= \nios_system_inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\nios_system_inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(13) <= \nios_system_inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\nios_system_inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(14) <= \nios_system_inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\nios_system_inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(15) <= \nios_system_inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a51_PORTADATAIN_bus\(0) <= vcc;

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a51_PORTBDATAIN_bus\(0) <= \nios_system_inst|the_peripheral_0|peripheral_0|asc|colour\(0);

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a51_PORTAADDR_bus\ <= (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[11]~10_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[10]~8_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[9]~6_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[8]~4_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[7]~2_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[6]~0_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(6) & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(5) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(4) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(3) & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(2) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(1));

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a51_PORTBADDR_bus\ <= (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[11]~10_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[10]~8_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[9]~6_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[8]~4_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[7]~2_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[6]~0_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(5) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(4) & 
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(3) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(2) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(1) & 
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(0));

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a51~portadataout\ <= \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a51_PORTADATAOUT_bus\(0);

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a48_PORTADATAIN_bus\(0) <= vcc;

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a48_PORTBDATAIN_bus\(0) <= \nios_system_inst|the_peripheral_0|peripheral_0|asc|colour\(0);

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a48_PORTAADDR_bus\ <= (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[11]~10_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[10]~8_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[9]~6_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[8]~4_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[7]~2_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[6]~0_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(6) & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(5) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(4) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(3) & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(2) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(1));

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a48_PORTBADDR_bus\ <= (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[11]~10_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[10]~8_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[9]~6_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[8]~4_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[7]~2_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[6]~0_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(5) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(4) & 
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(3) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(2) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(1) & 
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(0));

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a48~portadataout\ <= \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a48_PORTADATAOUT_bus\(0);

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a54_PORTADATAIN_bus\(0) <= vcc;

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a54_PORTBDATAIN_bus\(0) <= \nios_system_inst|the_peripheral_0|peripheral_0|asc|colour\(0);

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a54_PORTAADDR_bus\ <= (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[11]~10_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[10]~8_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[9]~6_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[8]~4_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[7]~2_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[6]~0_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(6) & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(5) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(4) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(3) & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(2) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(1));

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a54_PORTBADDR_bus\ <= (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[11]~10_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[10]~8_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[9]~6_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[8]~4_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[7]~2_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[6]~0_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(5) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(4) & 
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(3) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(2) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(1) & 
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(0));

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a54~portadataout\ <= \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a54_PORTADATAOUT_bus\(0);

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3_PORTADATAIN_bus\(0) <= vcc;

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3_PORTBDATAIN_bus\(0) <= \nios_system_inst|the_peripheral_0|peripheral_0|asc|colour\(0);

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3_PORTAADDR_bus\ <= (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[11]~10_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[10]~8_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[9]~6_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[8]~4_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[7]~2_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[6]~0_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(6) & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(5) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(4) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(3) & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(2) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(1));

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3_PORTBADDR_bus\ <= (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[11]~10_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[10]~8_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[9]~6_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[8]~4_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[7]~2_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[6]~0_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(5) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(4) & 
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(3) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(2) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(1) & 
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(0));

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3~portadataout\ <= \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3_PORTADATAOUT_bus\(0);

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6_PORTADATAIN_bus\(0) <= vcc;

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6_PORTBDATAIN_bus\(0) <= \nios_system_inst|the_peripheral_0|peripheral_0|asc|colour\(0);

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6_PORTAADDR_bus\ <= (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[11]~10_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[10]~8_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[9]~6_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[8]~4_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[7]~2_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[6]~0_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(6) & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(5) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(4) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(3) & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(2) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(1));

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6_PORTBADDR_bus\ <= (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[11]~10_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[10]~8_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[9]~6_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[8]~4_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[7]~2_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[6]~0_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(5) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(4) & 
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(3) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(2) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(1) & 
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(0));

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6~portadataout\ <= \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6_PORTADATAOUT_bus\(0);

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0_PORTADATAIN_bus\(0) <= vcc;

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0_PORTBDATAIN_bus\(0) <= \nios_system_inst|the_peripheral_0|peripheral_0|asc|colour\(0);

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0_PORTAADDR_bus\ <= (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[11]~10_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[10]~8_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[9]~6_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[8]~4_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[7]~2_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[6]~0_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(6) & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(5) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(4) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(3) & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(2) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(1));

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0_PORTBADDR_bus\ <= (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[11]~10_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[10]~8_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[9]~6_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[8]~4_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[7]~2_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[6]~0_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(5) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(4) & 
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(3) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(2) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(1) & 
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(0));

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0~portadataout\ <= \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\(0);

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9_PORTADATAIN_bus\(0) <= vcc;

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9_PORTBDATAIN_bus\(0) <= \nios_system_inst|the_peripheral_0|peripheral_0|asc|colour\(0);

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9_PORTAADDR_bus\ <= (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[11]~10_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[10]~8_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[9]~6_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[8]~4_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[7]~2_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[6]~0_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(6) & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(5) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(4) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(3) & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(2) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(1));

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9_PORTBADDR_bus\ <= (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[11]~10_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[10]~8_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[9]~6_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[8]~4_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[7]~2_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[6]~0_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(5) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(4) & 
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(3) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(2) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(1) & 
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(0));

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9~portadataout\ <= \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9_PORTADATAOUT_bus\(0);

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a15_PORTADATAIN_bus\(0) <= vcc;

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a15_PORTBDATAIN_bus\(0) <= \nios_system_inst|the_peripheral_0|peripheral_0|asc|colour\(0);

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a15_PORTAADDR_bus\ <= (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[11]~10_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[10]~8_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[9]~6_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[8]~4_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[7]~2_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[6]~0_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(6) & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(5) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(4) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(3) & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(2) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(1));

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a15_PORTBADDR_bus\ <= (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[11]~10_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[10]~8_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[9]~6_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[8]~4_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[7]~2_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[6]~0_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(5) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(4) & 
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(3) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(2) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(1) & 
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(0));

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a15~portadataout\ <= \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a15_PORTADATAOUT_bus\(0);

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a18_PORTADATAIN_bus\(0) <= vcc;

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a18_PORTBDATAIN_bus\(0) <= \nios_system_inst|the_peripheral_0|peripheral_0|asc|colour\(0);

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a18_PORTAADDR_bus\ <= (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[11]~10_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[10]~8_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[9]~6_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[8]~4_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[7]~2_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[6]~0_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(6) & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(5) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(4) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(3) & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(2) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(1));

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a18_PORTBADDR_bus\ <= (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[11]~10_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[10]~8_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[9]~6_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[8]~4_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[7]~2_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[6]~0_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(5) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(4) & 
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(3) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(2) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(1) & 
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(0));

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a18~portadataout\ <= \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus\(0);

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12_PORTADATAIN_bus\(0) <= vcc;

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12_PORTBDATAIN_bus\(0) <= \nios_system_inst|the_peripheral_0|peripheral_0|asc|colour\(0);

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12_PORTAADDR_bus\ <= (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[11]~10_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[10]~8_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[9]~6_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[8]~4_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[7]~2_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[6]~0_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(6) & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(5) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(4) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(3) & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(2) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(1));

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12_PORTBADDR_bus\ <= (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[11]~10_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[10]~8_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[9]~6_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[8]~4_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[7]~2_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[6]~0_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(5) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(4) & 
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(3) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(2) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(1) & 
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(0));

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12~portadataout\ <= \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12_PORTADATAOUT_bus\(0);

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a21_PORTADATAIN_bus\(0) <= vcc;

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a21_PORTBDATAIN_bus\(0) <= \nios_system_inst|the_peripheral_0|peripheral_0|asc|colour\(0);

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a21_PORTAADDR_bus\ <= (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[11]~10_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[10]~8_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[9]~6_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[8]~4_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[7]~2_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[6]~0_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(6) & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(5) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(4) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(3) & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(2) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(1));

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a21_PORTBADDR_bus\ <= (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[11]~10_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[10]~8_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[9]~6_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[8]~4_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[7]~2_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[6]~0_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(5) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(4) & 
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(3) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(2) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(1) & 
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(0));

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a21~portadataout\ <= \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a21_PORTADATAOUT_bus\(0);

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a45_PORTADATAIN_bus\(0) <= vcc;

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a45_PORTBDATAIN_bus\(0) <= \nios_system_inst|the_peripheral_0|peripheral_0|asc|colour\(0);

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a45_PORTAADDR_bus\ <= (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[11]~10_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[10]~8_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[9]~6_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[8]~4_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[7]~2_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[6]~0_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(6) & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(5) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(4) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(3) & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(2) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(1));

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a45_PORTBADDR_bus\ <= (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[11]~10_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[10]~8_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[9]~6_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[8]~4_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[7]~2_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[6]~0_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(5) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(4) & 
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(3) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(2) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(1) & 
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(0));

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a45~portadataout\ <= \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a45_PORTADATAOUT_bus\(0);

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a42_PORTADATAIN_bus\(0) <= vcc;

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a42_PORTBDATAIN_bus\(0) <= \nios_system_inst|the_peripheral_0|peripheral_0|asc|colour\(0);

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a42_PORTAADDR_bus\ <= (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[11]~10_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[10]~8_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[9]~6_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[8]~4_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[7]~2_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[6]~0_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(6) & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(5) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(4) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(3) & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(2) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(1));

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a42_PORTBADDR_bus\ <= (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[11]~10_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[10]~8_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[9]~6_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[8]~4_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[7]~2_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[6]~0_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(5) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(4) & 
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(3) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(2) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(1) & 
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(0));

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a42~portadataout\ <= \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a42_PORTADATAOUT_bus\(0);

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a39_PORTADATAIN_bus\(0) <= vcc;

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a39_PORTBDATAIN_bus\(0) <= \nios_system_inst|the_peripheral_0|peripheral_0|asc|colour\(0);

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a39_PORTAADDR_bus\ <= (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[11]~10_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[10]~8_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[9]~6_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[8]~4_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[7]~2_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[6]~0_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(6) & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(5) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(4) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(3) & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(2) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(1));

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a39_PORTBADDR_bus\ <= (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[11]~10_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[10]~8_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[9]~6_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[8]~4_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[7]~2_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[6]~0_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(5) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(4) & 
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(3) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(2) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(1) & 
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(0));

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a39~portadataout\ <= \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a39_PORTADATAOUT_bus\(0);

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a36_PORTADATAIN_bus\(0) <= vcc;

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a36_PORTBDATAIN_bus\(0) <= \nios_system_inst|the_peripheral_0|peripheral_0|asc|colour\(0);

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a36_PORTAADDR_bus\ <= (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[11]~10_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[10]~8_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[9]~6_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[8]~4_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[7]~2_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[6]~0_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(6) & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(5) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(4) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(3) & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(2) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(1));

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a36_PORTBADDR_bus\ <= (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[11]~10_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[10]~8_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[9]~6_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[8]~4_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[7]~2_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[6]~0_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(5) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(4) & 
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(3) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(2) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(1) & 
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(0));

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a36~portadataout\ <= \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a36_PORTADATAOUT_bus\(0);

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a33_PORTADATAIN_bus\(0) <= vcc;

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a33_PORTBDATAIN_bus\(0) <= \nios_system_inst|the_peripheral_0|peripheral_0|asc|colour\(0);

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a33_PORTAADDR_bus\ <= (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[11]~10_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[10]~8_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[9]~6_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[8]~4_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[7]~2_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[6]~0_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(6) & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(5) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(4) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(3) & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(2) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(1));

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a33_PORTBADDR_bus\ <= (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[11]~10_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[10]~8_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[9]~6_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[8]~4_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[7]~2_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[6]~0_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(5) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(4) & 
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(3) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(2) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(1) & 
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(0));

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a33~portadataout\ <= \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a33_PORTADATAOUT_bus\(0);

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a30_PORTADATAIN_bus\(0) <= vcc;

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a30_PORTBDATAIN_bus\(0) <= \nios_system_inst|the_peripheral_0|peripheral_0|asc|colour\(0);

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a30_PORTAADDR_bus\ <= (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[11]~10_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[10]~8_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[9]~6_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[8]~4_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[7]~2_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[6]~0_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(6) & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(5) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(4) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(3) & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(2) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(1));

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a30_PORTBADDR_bus\ <= (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[11]~10_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[10]~8_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[9]~6_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[8]~4_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[7]~2_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[6]~0_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(5) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(4) & 
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(3) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(2) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(1) & 
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(0));

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a30~portadataout\ <= \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a30_PORTADATAOUT_bus\(0);

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a27_PORTADATAIN_bus\(0) <= vcc;

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a27_PORTBDATAIN_bus\(0) <= \nios_system_inst|the_peripheral_0|peripheral_0|asc|colour\(0);

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a27_PORTAADDR_bus\ <= (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[11]~10_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[10]~8_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[9]~6_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[8]~4_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[7]~2_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[6]~0_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(6) & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(5) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(4) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(3) & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(2) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(1));

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a27_PORTBADDR_bus\ <= (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[11]~10_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[10]~8_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[9]~6_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[8]~4_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[7]~2_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[6]~0_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(5) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(4) & 
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(3) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(2) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(1) & 
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(0));

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a27~portadataout\ <= \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a27_PORTADATAOUT_bus\(0);

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a24_PORTADATAIN_bus\(0) <= vcc;

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a24_PORTBDATAIN_bus\(0) <= \nios_system_inst|the_peripheral_0|peripheral_0|asc|colour\(0);

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a24_PORTAADDR_bus\ <= (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[11]~10_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[10]~8_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[9]~6_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[8]~4_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[7]~2_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[6]~0_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(6) & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(5) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(4) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(3) & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(2) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(1));

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a24_PORTBADDR_bus\ <= (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[11]~10_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[10]~8_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[9]~6_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[8]~4_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[7]~2_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[6]~0_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(5) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(4) & 
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(3) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(2) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(1) & 
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(0));

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a24~portadataout\ <= \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a24_PORTADATAOUT_bus\(0);

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|mypll|altpll_component|pll_INCLK_bus\ <= (gnd & \CLOCK_50~combout\);

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|mypll|altpll_component|_clk0\ <= \nios_system_inst|the_peripheral_0|peripheral_0|VGA|mypll|altpll_component|pll_CLK_bus\(0);
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|mypll|altpll_component|_clk1\ <= \nios_system_inst|the_peripheral_0|peripheral_0|VGA|mypll|altpll_component|pll_CLK_bus\(1);
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|mypll|altpll_component|_clk2\ <= \nios_system_inst|the_peripheral_0|peripheral_0|VGA|mypll|altpll_component|pll_CLK_bus\(2);

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a52_PORTADATAIN_bus\(0) <= vcc;

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a52_PORTBDATAIN_bus\(0) <= \nios_system_inst|the_peripheral_0|peripheral_0|asc|colour\(1);

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a52_PORTAADDR_bus\ <= (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[11]~10_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[10]~8_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[9]~6_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[8]~4_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[7]~2_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[6]~0_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(6) & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(5) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(4) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(3) & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(2) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(1));

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a52_PORTBADDR_bus\ <= (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[11]~10_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[10]~8_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[9]~6_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[8]~4_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[7]~2_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[6]~0_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(5) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(4) & 
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(3) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(2) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(1) & 
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(0));

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a52~portadataout\ <= \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a52_PORTADATAOUT_bus\(0);

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a49_PORTADATAIN_bus\(0) <= vcc;

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a49_PORTBDATAIN_bus\(0) <= \nios_system_inst|the_peripheral_0|peripheral_0|asc|colour\(1);

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a49_PORTAADDR_bus\ <= (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[11]~10_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[10]~8_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[9]~6_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[8]~4_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[7]~2_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[6]~0_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(6) & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(5) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(4) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(3) & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(2) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(1));

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a49_PORTBADDR_bus\ <= (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[11]~10_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[10]~8_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[9]~6_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[8]~4_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[7]~2_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[6]~0_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(5) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(4) & 
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(3) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(2) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(1) & 
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(0));

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a49~portadataout\ <= \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a49_PORTADATAOUT_bus\(0);

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a55_PORTADATAIN_bus\(0) <= vcc;

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a55_PORTBDATAIN_bus\(0) <= \nios_system_inst|the_peripheral_0|peripheral_0|asc|colour\(1);

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a55_PORTAADDR_bus\ <= (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[11]~10_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[10]~8_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[9]~6_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[8]~4_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[7]~2_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[6]~0_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(6) & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(5) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(4) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(3) & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(2) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(1));

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a55_PORTBADDR_bus\ <= (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[11]~10_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[10]~8_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[9]~6_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[8]~4_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[7]~2_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[6]~0_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(5) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(4) & 
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(3) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(2) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(1) & 
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(0));

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a55~portadataout\ <= \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a55_PORTADATAOUT_bus\(0);

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4_PORTADATAIN_bus\(0) <= vcc;

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4_PORTBDATAIN_bus\(0) <= \nios_system_inst|the_peripheral_0|peripheral_0|asc|colour\(1);

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4_PORTAADDR_bus\ <= (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[11]~10_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[10]~8_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[9]~6_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[8]~4_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[7]~2_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[6]~0_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(6) & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(5) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(4) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(3) & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(2) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(1));

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4_PORTBADDR_bus\ <= (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[11]~10_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[10]~8_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[9]~6_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[8]~4_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[7]~2_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[6]~0_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(5) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(4) & 
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(3) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(2) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(1) & 
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(0));

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4~portadataout\ <= \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4_PORTADATAOUT_bus\(0);

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7_PORTADATAIN_bus\(0) <= vcc;

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7_PORTBDATAIN_bus\(0) <= \nios_system_inst|the_peripheral_0|peripheral_0|asc|colour\(1);

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7_PORTAADDR_bus\ <= (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[11]~10_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[10]~8_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[9]~6_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[8]~4_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[7]~2_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[6]~0_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(6) & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(5) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(4) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(3) & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(2) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(1));

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7_PORTBADDR_bus\ <= (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[11]~10_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[10]~8_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[9]~6_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[8]~4_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[7]~2_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[6]~0_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(5) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(4) & 
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(3) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(2) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(1) & 
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(0));

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7~portadataout\ <= \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7_PORTADATAOUT_bus\(0);

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1_PORTADATAIN_bus\(0) <= vcc;

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1_PORTBDATAIN_bus\(0) <= \nios_system_inst|the_peripheral_0|peripheral_0|asc|colour\(1);

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1_PORTAADDR_bus\ <= (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[11]~10_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[10]~8_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[9]~6_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[8]~4_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[7]~2_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[6]~0_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(6) & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(5) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(4) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(3) & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(2) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(1));

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1_PORTBADDR_bus\ <= (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[11]~10_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[10]~8_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[9]~6_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[8]~4_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[7]~2_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[6]~0_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(5) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(4) & 
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(3) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(2) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(1) & 
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(0));

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1~portadataout\ <= \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1_PORTADATAOUT_bus\(0);

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10_PORTADATAIN_bus\(0) <= vcc;

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10_PORTBDATAIN_bus\(0) <= \nios_system_inst|the_peripheral_0|peripheral_0|asc|colour\(1);

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10_PORTAADDR_bus\ <= (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[11]~10_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[10]~8_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[9]~6_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[8]~4_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[7]~2_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[6]~0_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(6) & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(5) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(4) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(3) & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(2) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(1));

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10_PORTBADDR_bus\ <= (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[11]~10_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[10]~8_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[9]~6_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[8]~4_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[7]~2_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[6]~0_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(5) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(4) & 
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(3) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(2) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(1) & 
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(0));

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10~portadataout\ <= \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10_PORTADATAOUT_bus\(0);

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a16_PORTADATAIN_bus\(0) <= vcc;

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a16_PORTBDATAIN_bus\(0) <= \nios_system_inst|the_peripheral_0|peripheral_0|asc|colour\(1);

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a16_PORTAADDR_bus\ <= (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[11]~10_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[10]~8_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[9]~6_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[8]~4_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[7]~2_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[6]~0_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(6) & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(5) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(4) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(3) & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(2) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(1));

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a16_PORTBADDR_bus\ <= (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[11]~10_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[10]~8_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[9]~6_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[8]~4_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[7]~2_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[6]~0_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(5) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(4) & 
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(3) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(2) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(1) & 
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(0));

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a16~portadataout\ <= \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a16_PORTADATAOUT_bus\(0);

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a19_PORTADATAIN_bus\(0) <= vcc;

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a19_PORTBDATAIN_bus\(0) <= \nios_system_inst|the_peripheral_0|peripheral_0|asc|colour\(1);

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a19_PORTAADDR_bus\ <= (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[11]~10_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[10]~8_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[9]~6_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[8]~4_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[7]~2_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[6]~0_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(6) & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(5) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(4) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(3) & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(2) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(1));

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a19_PORTBADDR_bus\ <= (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[11]~10_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[10]~8_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[9]~6_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[8]~4_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[7]~2_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[6]~0_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(5) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(4) & 
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(3) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(2) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(1) & 
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(0));

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a19~portadataout\ <= \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a19_PORTADATAOUT_bus\(0);

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13_PORTADATAIN_bus\(0) <= vcc;

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13_PORTBDATAIN_bus\(0) <= \nios_system_inst|the_peripheral_0|peripheral_0|asc|colour\(1);

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13_PORTAADDR_bus\ <= (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[11]~10_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[10]~8_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[9]~6_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[8]~4_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[7]~2_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[6]~0_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(6) & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(5) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(4) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(3) & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(2) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(1));

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13_PORTBADDR_bus\ <= (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[11]~10_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[10]~8_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[9]~6_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[8]~4_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[7]~2_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[6]~0_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(5) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(4) & 
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(3) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(2) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(1) & 
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(0));

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13~portadataout\ <= \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13_PORTADATAOUT_bus\(0);

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a22_PORTADATAIN_bus\(0) <= vcc;

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a22_PORTBDATAIN_bus\(0) <= \nios_system_inst|the_peripheral_0|peripheral_0|asc|colour\(1);

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a22_PORTAADDR_bus\ <= (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[11]~10_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[10]~8_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[9]~6_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[8]~4_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[7]~2_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[6]~0_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(6) & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(5) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(4) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(3) & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(2) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(1));

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a22_PORTBADDR_bus\ <= (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[11]~10_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[10]~8_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[9]~6_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[8]~4_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[7]~2_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[6]~0_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(5) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(4) & 
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(3) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(2) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(1) & 
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(0));

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a22~portadataout\ <= \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a22_PORTADATAOUT_bus\(0);

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a46_PORTADATAIN_bus\(0) <= vcc;

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a46_PORTBDATAIN_bus\(0) <= \nios_system_inst|the_peripheral_0|peripheral_0|asc|colour\(1);

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a46_PORTAADDR_bus\ <= (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[11]~10_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[10]~8_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[9]~6_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[8]~4_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[7]~2_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[6]~0_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(6) & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(5) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(4) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(3) & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(2) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(1));

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a46_PORTBADDR_bus\ <= (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[11]~10_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[10]~8_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[9]~6_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[8]~4_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[7]~2_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[6]~0_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(5) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(4) & 
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(3) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(2) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(1) & 
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(0));

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a46~portadataout\ <= \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a46_PORTADATAOUT_bus\(0);

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a43_PORTADATAIN_bus\(0) <= vcc;

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a43_PORTBDATAIN_bus\(0) <= \nios_system_inst|the_peripheral_0|peripheral_0|asc|colour\(1);

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a43_PORTAADDR_bus\ <= (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[11]~10_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[10]~8_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[9]~6_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[8]~4_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[7]~2_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[6]~0_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(6) & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(5) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(4) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(3) & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(2) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(1));

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a43_PORTBADDR_bus\ <= (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[11]~10_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[10]~8_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[9]~6_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[8]~4_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[7]~2_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[6]~0_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(5) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(4) & 
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(3) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(2) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(1) & 
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(0));

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a43~portadataout\ <= \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a43_PORTADATAOUT_bus\(0);

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a40_PORTADATAIN_bus\(0) <= vcc;

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a40_PORTBDATAIN_bus\(0) <= \nios_system_inst|the_peripheral_0|peripheral_0|asc|colour\(1);

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a40_PORTAADDR_bus\ <= (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[11]~10_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[10]~8_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[9]~6_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[8]~4_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[7]~2_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[6]~0_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(6) & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(5) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(4) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(3) & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(2) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(1));

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a40_PORTBADDR_bus\ <= (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[11]~10_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[10]~8_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[9]~6_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[8]~4_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[7]~2_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[6]~0_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(5) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(4) & 
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(3) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(2) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(1) & 
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(0));

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a40~portadataout\ <= \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a40_PORTADATAOUT_bus\(0);

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a37_PORTADATAIN_bus\(0) <= vcc;

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a37_PORTBDATAIN_bus\(0) <= \nios_system_inst|the_peripheral_0|peripheral_0|asc|colour\(1);

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a37_PORTAADDR_bus\ <= (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[11]~10_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[10]~8_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[9]~6_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[8]~4_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[7]~2_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[6]~0_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(6) & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(5) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(4) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(3) & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(2) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(1));

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a37_PORTBADDR_bus\ <= (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[11]~10_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[10]~8_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[9]~6_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[8]~4_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[7]~2_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[6]~0_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(5) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(4) & 
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(3) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(2) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(1) & 
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(0));

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a37~portadataout\ <= \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a37_PORTADATAOUT_bus\(0);

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a34_PORTADATAIN_bus\(0) <= vcc;

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a34_PORTBDATAIN_bus\(0) <= \nios_system_inst|the_peripheral_0|peripheral_0|asc|colour\(1);

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a34_PORTAADDR_bus\ <= (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[11]~10_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[10]~8_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[9]~6_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[8]~4_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[7]~2_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[6]~0_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(6) & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(5) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(4) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(3) & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(2) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(1));

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a34_PORTBADDR_bus\ <= (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[11]~10_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[10]~8_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[9]~6_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[8]~4_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[7]~2_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[6]~0_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(5) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(4) & 
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(3) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(2) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(1) & 
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(0));

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a34~portadataout\ <= \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a34_PORTADATAOUT_bus\(0);

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a31_PORTADATAIN_bus\(0) <= vcc;

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a31_PORTBDATAIN_bus\(0) <= \nios_system_inst|the_peripheral_0|peripheral_0|asc|colour\(1);

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a31_PORTAADDR_bus\ <= (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[11]~10_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[10]~8_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[9]~6_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[8]~4_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[7]~2_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[6]~0_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(6) & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(5) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(4) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(3) & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(2) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(1));

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a31_PORTBADDR_bus\ <= (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[11]~10_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[10]~8_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[9]~6_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[8]~4_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[7]~2_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[6]~0_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(5) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(4) & 
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(3) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(2) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(1) & 
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(0));

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a31~portadataout\ <= \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a31_PORTADATAOUT_bus\(0);

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a28_PORTADATAIN_bus\(0) <= vcc;

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a28_PORTBDATAIN_bus\(0) <= \nios_system_inst|the_peripheral_0|peripheral_0|asc|colour\(1);

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a28_PORTAADDR_bus\ <= (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[11]~10_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[10]~8_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[9]~6_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[8]~4_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[7]~2_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[6]~0_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(6) & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(5) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(4) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(3) & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(2) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(1));

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a28_PORTBADDR_bus\ <= (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[11]~10_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[10]~8_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[9]~6_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[8]~4_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[7]~2_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[6]~0_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(5) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(4) & 
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(3) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(2) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(1) & 
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(0));

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a28~portadataout\ <= \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a28_PORTADATAOUT_bus\(0);

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a25_PORTADATAIN_bus\(0) <= vcc;

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a25_PORTBDATAIN_bus\(0) <= \nios_system_inst|the_peripheral_0|peripheral_0|asc|colour\(1);

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a25_PORTAADDR_bus\ <= (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[11]~10_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[10]~8_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[9]~6_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[8]~4_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[7]~2_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[6]~0_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(6) & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(5) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(4) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(3) & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(2) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(1));

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a25_PORTBADDR_bus\ <= (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[11]~10_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[10]~8_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[9]~6_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[8]~4_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[7]~2_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[6]~0_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(5) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(4) & 
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(3) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(2) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(1) & 
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(0));

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a25~portadataout\ <= \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a25_PORTADATAOUT_bus\(0);

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a53_PORTADATAIN_bus\(0) <= vcc;

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a53_PORTBDATAIN_bus\(0) <= \nios_system_inst|the_peripheral_0|peripheral_0|asc|colour\(2);

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a53_PORTAADDR_bus\ <= (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[11]~10_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[10]~8_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[9]~6_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[8]~4_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[7]~2_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[6]~0_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(6) & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(5) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(4) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(3) & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(2) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(1));

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a53_PORTBADDR_bus\ <= (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[11]~10_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[10]~8_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[9]~6_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[8]~4_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[7]~2_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[6]~0_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(5) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(4) & 
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(3) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(2) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(1) & 
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(0));

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a53~portadataout\ <= \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a53_PORTADATAOUT_bus\(0);

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a50_PORTADATAIN_bus\(0) <= vcc;

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a50_PORTBDATAIN_bus\(0) <= \nios_system_inst|the_peripheral_0|peripheral_0|asc|colour\(2);

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a50_PORTAADDR_bus\ <= (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[11]~10_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[10]~8_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[9]~6_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[8]~4_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[7]~2_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[6]~0_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(6) & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(5) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(4) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(3) & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(2) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(1));

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a50_PORTBADDR_bus\ <= (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[11]~10_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[10]~8_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[9]~6_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[8]~4_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[7]~2_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[6]~0_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(5) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(4) & 
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(3) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(2) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(1) & 
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(0));

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a50~portadataout\ <= \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a50_PORTADATAOUT_bus\(0);

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a56_PORTADATAIN_bus\(0) <= vcc;

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a56_PORTBDATAIN_bus\(0) <= \nios_system_inst|the_peripheral_0|peripheral_0|asc|colour\(2);

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a56_PORTAADDR_bus\ <= (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[11]~10_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[10]~8_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[9]~6_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[8]~4_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[7]~2_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[6]~0_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(6) & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(5) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(4) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(3) & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(2) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(1));

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a56_PORTBADDR_bus\ <= (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[11]~10_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[10]~8_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[9]~6_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[8]~4_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[7]~2_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[6]~0_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(5) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(4) & 
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(3) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(2) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(1) & 
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(0));

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a56~portadataout\ <= \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a56_PORTADATAOUT_bus\(0);

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5_PORTADATAIN_bus\(0) <= vcc;

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5_PORTBDATAIN_bus\(0) <= \nios_system_inst|the_peripheral_0|peripheral_0|asc|colour\(2);

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5_PORTAADDR_bus\ <= (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[11]~10_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[10]~8_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[9]~6_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[8]~4_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[7]~2_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[6]~0_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(6) & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(5) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(4) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(3) & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(2) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(1));

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5_PORTBADDR_bus\ <= (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[11]~10_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[10]~8_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[9]~6_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[8]~4_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[7]~2_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[6]~0_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(5) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(4) & 
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(3) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(2) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(1) & 
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(0));

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5~portadataout\ <= \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5_PORTADATAOUT_bus\(0);

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8_PORTADATAIN_bus\(0) <= vcc;

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8_PORTBDATAIN_bus\(0) <= \nios_system_inst|the_peripheral_0|peripheral_0|asc|colour\(2);

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8_PORTAADDR_bus\ <= (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[11]~10_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[10]~8_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[9]~6_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[8]~4_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[7]~2_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[6]~0_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(6) & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(5) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(4) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(3) & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(2) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(1));

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8_PORTBADDR_bus\ <= (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[11]~10_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[10]~8_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[9]~6_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[8]~4_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[7]~2_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[6]~0_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(5) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(4) & 
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(3) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(2) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(1) & 
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(0));

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8~portadataout\ <= \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8_PORTADATAOUT_bus\(0);

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2_PORTADATAIN_bus\(0) <= vcc;

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2_PORTBDATAIN_bus\(0) <= \nios_system_inst|the_peripheral_0|peripheral_0|asc|colour\(2);

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2_PORTAADDR_bus\ <= (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[11]~10_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[10]~8_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[9]~6_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[8]~4_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[7]~2_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[6]~0_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(6) & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(5) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(4) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(3) & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(2) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(1));

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2_PORTBADDR_bus\ <= (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[11]~10_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[10]~8_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[9]~6_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[8]~4_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[7]~2_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[6]~0_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(5) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(4) & 
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(3) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(2) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(1) & 
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(0));

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2~portadataout\ <= \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2_PORTADATAOUT_bus\(0);

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11_PORTADATAIN_bus\(0) <= vcc;

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11_PORTBDATAIN_bus\(0) <= \nios_system_inst|the_peripheral_0|peripheral_0|asc|colour\(2);

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11_PORTAADDR_bus\ <= (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[11]~10_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[10]~8_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[9]~6_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[8]~4_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[7]~2_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[6]~0_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(6) & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(5) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(4) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(3) & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(2) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(1));

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11_PORTBADDR_bus\ <= (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[11]~10_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[10]~8_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[9]~6_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[8]~4_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[7]~2_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[6]~0_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(5) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(4) & 
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(3) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(2) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(1) & 
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(0));

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11~portadataout\ <= \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11_PORTADATAOUT_bus\(0);

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a20_PORTADATAIN_bus\(0) <= vcc;

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a20_PORTBDATAIN_bus\(0) <= \nios_system_inst|the_peripheral_0|peripheral_0|asc|colour\(2);

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a20_PORTAADDR_bus\ <= (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[11]~10_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[10]~8_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[9]~6_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[8]~4_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[7]~2_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[6]~0_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(6) & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(5) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(4) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(3) & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(2) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(1));

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a20_PORTBADDR_bus\ <= (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[11]~10_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[10]~8_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[9]~6_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[8]~4_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[7]~2_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[6]~0_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(5) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(4) & 
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(3) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(2) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(1) & 
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(0));

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a20~portadataout\ <= \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a20_PORTADATAOUT_bus\(0);

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a17_PORTADATAIN_bus\(0) <= vcc;

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a17_PORTBDATAIN_bus\(0) <= \nios_system_inst|the_peripheral_0|peripheral_0|asc|colour\(2);

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a17_PORTAADDR_bus\ <= (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[11]~10_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[10]~8_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[9]~6_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[8]~4_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[7]~2_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[6]~0_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(6) & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(5) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(4) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(3) & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(2) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(1));

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a17_PORTBADDR_bus\ <= (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[11]~10_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[10]~8_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[9]~6_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[8]~4_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[7]~2_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[6]~0_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(5) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(4) & 
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(3) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(2) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(1) & 
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(0));

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a17~portadataout\ <= \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a17_PORTADATAOUT_bus\(0);

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14_PORTADATAIN_bus\(0) <= vcc;

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14_PORTBDATAIN_bus\(0) <= \nios_system_inst|the_peripheral_0|peripheral_0|asc|colour\(2);

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14_PORTAADDR_bus\ <= (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[11]~10_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[10]~8_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[9]~6_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[8]~4_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[7]~2_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[6]~0_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(6) & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(5) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(4) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(3) & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(2) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(1));

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14_PORTBADDR_bus\ <= (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[11]~10_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[10]~8_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[9]~6_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[8]~4_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[7]~2_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[6]~0_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(5) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(4) & 
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(3) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(2) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(1) & 
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(0));

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14~portadataout\ <= \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14_PORTADATAOUT_bus\(0);

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a23_PORTADATAIN_bus\(0) <= vcc;

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a23_PORTBDATAIN_bus\(0) <= \nios_system_inst|the_peripheral_0|peripheral_0|asc|colour\(2);

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a23_PORTAADDR_bus\ <= (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[11]~10_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[10]~8_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[9]~6_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[8]~4_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[7]~2_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[6]~0_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(6) & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(5) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(4) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(3) & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(2) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(1));

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a23_PORTBADDR_bus\ <= (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[11]~10_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[10]~8_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[9]~6_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[8]~4_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[7]~2_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[6]~0_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(5) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(4) & 
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(3) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(2) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(1) & 
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(0));

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a23~portadataout\ <= \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a23_PORTADATAOUT_bus\(0);

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a47_PORTADATAIN_bus\(0) <= vcc;

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a47_PORTBDATAIN_bus\(0) <= \nios_system_inst|the_peripheral_0|peripheral_0|asc|colour\(2);

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a47_PORTAADDR_bus\ <= (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[11]~10_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[10]~8_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[9]~6_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[8]~4_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[7]~2_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[6]~0_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(6) & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(5) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(4) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(3) & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(2) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(1));

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a47_PORTBADDR_bus\ <= (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[11]~10_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[10]~8_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[9]~6_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[8]~4_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[7]~2_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[6]~0_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(5) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(4) & 
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(3) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(2) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(1) & 
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(0));

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a47~portadataout\ <= \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a47_PORTADATAOUT_bus\(0);

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a44_PORTADATAIN_bus\(0) <= vcc;

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a44_PORTBDATAIN_bus\(0) <= \nios_system_inst|the_peripheral_0|peripheral_0|asc|colour\(2);

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a44_PORTAADDR_bus\ <= (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[11]~10_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[10]~8_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[9]~6_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[8]~4_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[7]~2_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[6]~0_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(6) & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(5) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(4) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(3) & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(2) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(1));

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a44_PORTBADDR_bus\ <= (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[11]~10_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[10]~8_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[9]~6_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[8]~4_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[7]~2_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[6]~0_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(5) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(4) & 
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(3) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(2) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(1) & 
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(0));

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a44~portadataout\ <= \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a44_PORTADATAOUT_bus\(0);

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a41_PORTADATAIN_bus\(0) <= vcc;

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a41_PORTBDATAIN_bus\(0) <= \nios_system_inst|the_peripheral_0|peripheral_0|asc|colour\(2);

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a41_PORTAADDR_bus\ <= (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[11]~10_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[10]~8_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[9]~6_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[8]~4_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[7]~2_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[6]~0_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(6) & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(5) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(4) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(3) & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(2) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(1));

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a41_PORTBADDR_bus\ <= (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[11]~10_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[10]~8_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[9]~6_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[8]~4_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[7]~2_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[6]~0_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(5) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(4) & 
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(3) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(2) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(1) & 
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(0));

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a41~portadataout\ <= \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a41_PORTADATAOUT_bus\(0);

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a38_PORTADATAIN_bus\(0) <= vcc;

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a38_PORTBDATAIN_bus\(0) <= \nios_system_inst|the_peripheral_0|peripheral_0|asc|colour\(2);

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a38_PORTAADDR_bus\ <= (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[11]~10_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[10]~8_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[9]~6_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[8]~4_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[7]~2_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[6]~0_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(6) & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(5) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(4) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(3) & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(2) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(1));

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a38_PORTBADDR_bus\ <= (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[11]~10_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[10]~8_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[9]~6_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[8]~4_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[7]~2_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[6]~0_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(5) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(4) & 
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(3) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(2) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(1) & 
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(0));

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a38~portadataout\ <= \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a38_PORTADATAOUT_bus\(0);

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a35_PORTADATAIN_bus\(0) <= vcc;

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a35_PORTBDATAIN_bus\(0) <= \nios_system_inst|the_peripheral_0|peripheral_0|asc|colour\(2);

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a35_PORTAADDR_bus\ <= (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[11]~10_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[10]~8_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[9]~6_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[8]~4_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[7]~2_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[6]~0_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(6) & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(5) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(4) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(3) & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(2) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(1));

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a35_PORTBADDR_bus\ <= (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[11]~10_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[10]~8_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[9]~6_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[8]~4_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[7]~2_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[6]~0_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(5) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(4) & 
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(3) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(2) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(1) & 
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(0));

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a35~portadataout\ <= \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a35_PORTADATAOUT_bus\(0);

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a32_PORTADATAIN_bus\(0) <= vcc;

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a32_PORTBDATAIN_bus\(0) <= \nios_system_inst|the_peripheral_0|peripheral_0|asc|colour\(2);

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a32_PORTAADDR_bus\ <= (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[11]~10_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[10]~8_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[9]~6_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[8]~4_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[7]~2_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[6]~0_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(6) & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(5) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(4) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(3) & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(2) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(1));

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a32_PORTBADDR_bus\ <= (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[11]~10_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[10]~8_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[9]~6_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[8]~4_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[7]~2_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[6]~0_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(5) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(4) & 
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(3) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(2) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(1) & 
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(0));

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a32~portadataout\ <= \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a32_PORTADATAOUT_bus\(0);

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a29_PORTADATAIN_bus\(0) <= vcc;

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a29_PORTBDATAIN_bus\(0) <= \nios_system_inst|the_peripheral_0|peripheral_0|asc|colour\(2);

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a29_PORTAADDR_bus\ <= (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[11]~10_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[10]~8_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[9]~6_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[8]~4_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[7]~2_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[6]~0_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(6) & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(5) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(4) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(3) & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(2) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(1));

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a29_PORTBADDR_bus\ <= (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[11]~10_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[10]~8_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[9]~6_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[8]~4_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[7]~2_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[6]~0_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(5) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(4) & 
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(3) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(2) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(1) & 
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(0));

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a29~portadataout\ <= \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a29_PORTADATAOUT_bus\(0);

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a26_PORTADATAIN_bus\(0) <= vcc;

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a26_PORTBDATAIN_bus\(0) <= \nios_system_inst|the_peripheral_0|peripheral_0|asc|colour\(2);

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a26_PORTAADDR_bus\ <= (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[11]~10_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[10]~8_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[9]~6_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[8]~4_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[7]~2_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[6]~0_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(6) & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(5) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(4) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(3) & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(2) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(1));

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a26_PORTBADDR_bus\ <= (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[11]~10_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[10]~8_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[9]~6_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[8]~4_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[7]~2_combout\ & 
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[6]~0_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(5) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(4) & 
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(3) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(2) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(1) & 
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(0));

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a26~portadataout\ <= \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a26_PORTADATAOUT_bus\(0);

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~regout\;

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|current_offset_delayed\(6) & \auto_signaltap_0|sld_signaltap_body|current_offset_delayed\(5)
& \auto_signaltap_0|sld_signaltap_body|current_offset_delayed\(4) & \auto_signaltap_0|sld_signaltap_body|current_offset_delayed\(3) & \auto_signaltap_0|sld_signaltap_body|current_offset_delayed\(2) & 
\auto_signaltap_0|sld_signaltap_body|current_offset_delayed\(1) & \auto_signaltap_0|sld_signaltap_body|current_offset_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(6) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(5) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(4) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(3) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(2) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(1) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(0));

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0~portbdataout\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);

\nios_system_inst|the_peripheral_0|peripheral_0|VGA|mypll|altpll_component|_clk0~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|mypll|altpll_component|_clk0\);

\nios_system_inst|the_processor_0|processor_0|p|Mux7~2clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \nios_system_inst|the_processor_0|processor_0|p|Mux7~2_combout\);

\altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \altera_internal_jtag~TCKUTAP\);

\CLOCK_50~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \CLOCK_50~combout\);

\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \auto_signaltap_0|sld_signaltap_body|reset_all~regout\);

\auto_hub|shadow_jsm|state[0]~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \auto_hub|shadow_jsm|state\(0));

\auto_stp_external_clock_0~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \auto_stp_external_clock_0~combout\);

\nios_system_inst|nios_system_reset_clk_domain_synch|data_out~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\);

\auto_hub|clr_reg~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \auto_hub|clr_reg~regout\);

\KEY[3]~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \KEY[3]~clk_delay_ctrl_clkout\);
\nios_system_inst|the_SEGDISP|ALT_INV_data_out\(0) <= NOT \nios_system_inst|the_SEGDISP|data_out\(0);
\nios_system_inst|the_SEGDISP|ALT_INV_data_out\(1) <= NOT \nios_system_inst|the_SEGDISP|data_out\(1);
\nios_system_inst|the_SEGDISP|ALT_INV_data_out\(2) <= NOT \nios_system_inst|the_SEGDISP|data_out\(2);
\nios_system_inst|the_SEGDISP|ALT_INV_data_out\(3) <= NOT \nios_system_inst|the_SEGDISP|data_out\(3);
\nios_system_inst|the_SEGDISP|ALT_INV_data_out\(4) <= NOT \nios_system_inst|the_SEGDISP|data_out\(4);
\nios_system_inst|the_SEGDISP|ALT_INV_data_out\(5) <= NOT \nios_system_inst|the_SEGDISP|data_out\(5);
\nios_system_inst|the_SEGDISP|ALT_INV_data_out\(6) <= NOT \nios_system_inst|the_SEGDISP|data_out\(6);
\nios_system_inst|the_SEGDISP|ALT_INV_data_out\(8) <= NOT \nios_system_inst|the_SEGDISP|data_out\(8);
\nios_system_inst|the_SEGDISP|ALT_INV_data_out\(9) <= NOT \nios_system_inst|the_SEGDISP|data_out\(9);
\nios_system_inst|the_SEGDISP|ALT_INV_data_out\(10) <= NOT \nios_system_inst|the_SEGDISP|data_out\(10);
\nios_system_inst|the_SEGDISP|ALT_INV_data_out\(11) <= NOT \nios_system_inst|the_SEGDISP|data_out\(11);
\nios_system_inst|the_SEGDISP|ALT_INV_data_out\(12) <= NOT \nios_system_inst|the_SEGDISP|data_out\(12);
\nios_system_inst|the_SEGDISP|ALT_INV_data_out\(13) <= NOT \nios_system_inst|the_SEGDISP|data_out\(13);
\nios_system_inst|the_SEGDISP|ALT_INV_data_out\(14) <= NOT \nios_system_inst|the_SEGDISP|data_out\(14);
\nios_system_inst|nios_system_reset_clk_domain_synch|ALT_INV_data_out~regout\ <= NOT \nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\;
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|ALT_INV_Equal1~0_combout\ <= NOT \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal1~0_combout\;
\ALT_INV_altera_internal_jtag~TMSUTAP\ <= NOT \altera_internal_jtag~TMSUTAP\;
\auto_hub|ALT_INV_virtual_ir_scan_reg~regout\ <= NOT \auto_hub|virtual_ir_scan_reg~regout\;
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[3]~11_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[3]~11_combout\;
\ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\ <= NOT \altera_internal_jtag~TCKUTAPclkctrl_outclk\;
\auto_hub|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\ <= NOT \auto_hub|shadow_jsm|state[0]~clkctrl_outclk\;
\nios_system_inst|nios_system_reset_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\ <= NOT \nios_system_inst|nios_system_reset_clk_domain_synch|data_out~clkctrl_outclk\;
\ALT_INV_KEY[3]~clkctrl_outclk\ <= NOT \KEY[3]~clkctrl_outclk\;

-- Location: M4K_X52_Y18
\nios_system_inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003C00A40070002000A40060002000A40050002000A40040002000A40010002000840080002000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "nios_system:nios_system_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dvb1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 7,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 16,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 127,
	port_a_logical_ram_depth => 128,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 7,
	port_b_data_width => 16,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \nios_system_inst|the_onchip_memory2_0|wren~0_combout\,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \nios_system_inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \nios_system_inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \nios_system_inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: M4K_X13_Y22
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a48\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "nios_system:nios_system_inst|peripheral_0:the_peripheral_0|peripheral:peripheral_0|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_disable_ce_on_output_registers => "on",
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 76800,
	port_b_logical_ram_width => 3,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode1055w[3]~3_combout\,
	clk0 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|mypll|altpll_component|_clk0~clkctrl_outclk\,
	clk1 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode1055w[3]~0_combout\,
	ena1 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode1055w[3]~2_combout\,
	portadatain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a48_PORTADATAIN_bus\,
	portbdatain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a48_PORTBDATAIN_bus\,
	portaaddr => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a48_PORTAADDR_bus\,
	portbaddr => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a48_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a48_PORTADATAOUT_bus\);

-- Location: M4K_X52_Y23
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "nios_system:nios_system_inst|peripheral_0:the_peripheral_0|peripheral:peripheral_0|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_disable_ce_on_output_registers => "on",
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 76800,
	port_b_logical_ram_width => 3,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode893w\(3),
	clk0 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|mypll|altpll_component|_clk0~clkctrl_outclk\,
	clk1 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode893w[3]~0_combout\,
	ena1 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode893w[3]~0_combout\,
	portadatain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6_PORTADATAIN_bus\,
	portbdatain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6_PORTBDATAIN_bus\,
	portaaddr => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6_PORTAADDR_bus\,
	portbaddr => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6_PORTADATAOUT_bus\);

-- Location: M4K_X13_Y26
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "nios_system:nios_system_inst|peripheral_0:the_peripheral_0|peripheral:peripheral_0|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_disable_ce_on_output_registers => "on",
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 76800,
	port_b_logical_ram_width => 3,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode913w\(3),
	clk0 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|mypll|altpll_component|_clk0~clkctrl_outclk\,
	clk1 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode913w[3]~1_combout\,
	ena1 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode913w[3]~0_combout\,
	portadatain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12_PORTADATAIN_bus\,
	portbdatain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12_PORTBDATAIN_bus\,
	portaaddr => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12_PORTAADDR_bus\,
	portbaddr => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12_PORTADATAOUT_bus\);

-- Location: M4K_X52_Y15
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a45\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "nios_system:nios_system_inst|peripheral_0:the_peripheral_0|peripheral:peripheral_0|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_disable_ce_on_output_registers => "on",
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 76800,
	port_b_logical_ram_width => 3,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode1035w\(3),
	clk0 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|mypll|altpll_component|_clk0~clkctrl_outclk\,
	clk1 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode1035w\(3),
	ena1 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode1035w\(3),
	portadatain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a45_PORTADATAIN_bus\,
	portbdatain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a45_PORTBDATAIN_bus\,
	portaaddr => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a45_PORTAADDR_bus\,
	portbaddr => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a45_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a45_PORTADATAOUT_bus\);

-- Location: M4K_X26_Y12
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a42\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "nios_system:nios_system_inst|peripheral_0:the_peripheral_0|peripheral:peripheral_0|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_disable_ce_on_output_registers => "on",
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 76800,
	port_b_logical_ram_width => 3,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode1025w\(3),
	clk0 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|mypll|altpll_component|_clk0~clkctrl_outclk\,
	clk1 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode1025w\(3),
	ena1 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode1025w\(3),
	portadatain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a42_PORTADATAIN_bus\,
	portbdatain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a42_PORTBDATAIN_bus\,
	portaaddr => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a42_PORTAADDR_bus\,
	portbaddr => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a42_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a42_PORTADATAOUT_bus\);

-- Location: M4K_X13_Y9
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a39\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "nios_system:nios_system_inst|peripheral_0:the_peripheral_0|peripheral:peripheral_0|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_disable_ce_on_output_registers => "on",
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 76800,
	port_b_logical_ram_width => 3,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode1015w\(3),
	clk0 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|mypll|altpll_component|_clk0~clkctrl_outclk\,
	clk1 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode1015w\(3),
	ena1 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode1015w\(3),
	portadatain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a39_PORTADATAIN_bus\,
	portbdatain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a39_PORTBDATAIN_bus\,
	portaaddr => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a39_PORTAADDR_bus\,
	portbaddr => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a39_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a39_PORTADATAOUT_bus\);

-- Location: M4K_X13_Y18
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a36\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "nios_system:nios_system_inst|peripheral_0:the_peripheral_0|peripheral:peripheral_0|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_disable_ce_on_output_registers => "on",
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 76800,
	port_b_logical_ram_width => 3,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode1005w\(3),
	clk0 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|mypll|altpll_component|_clk0~clkctrl_outclk\,
	clk1 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode1005w\(3),
	ena1 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode1005w\(3),
	portadatain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a36_PORTADATAIN_bus\,
	portbdatain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a36_PORTBDATAIN_bus\,
	portaaddr => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a36_PORTAADDR_bus\,
	portbaddr => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a36_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a36_PORTADATAOUT_bus\);

-- Location: M4K_X26_Y21
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "nios_system:nios_system_inst|peripheral_0:the_peripheral_0|peripheral:peripheral_0|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_disable_ce_on_output_registers => "on",
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 76800,
	port_b_logical_ram_width => 3,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode883w\(3),
	clk0 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|mypll|altpll_component|_clk0~clkctrl_outclk\,
	clk1 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode883w[3]~0_combout\,
	ena1 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode883w[3]~0_combout\,
	portadatain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4_PORTADATAIN_bus\,
	portbdatain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4_PORTBDATAIN_bus\,
	portaaddr => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4_PORTAADDR_bus\,
	portbaddr => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4_PORTADATAOUT_bus\);

-- Location: M4K_X13_Y16
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a19\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "nios_system:nios_system_inst|peripheral_0:the_peripheral_0|peripheral:peripheral_0|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_disable_ce_on_output_registers => "on",
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 76800,
	port_b_logical_ram_width => 3,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode933w\(3),
	clk0 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|mypll|altpll_component|_clk0~clkctrl_outclk\,
	clk1 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode933w[3]~0_combout\,
	ena1 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode933w[3]~0_combout\,
	portadatain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a19_PORTADATAIN_bus\,
	portbdatain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a19_PORTBDATAIN_bus\,
	portaaddr => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a19_PORTAADDR_bus\,
	portbaddr => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a19_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a19_PORTADATAOUT_bus\);

-- Location: M4K_X13_Y27
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "nios_system:nios_system_inst|peripheral_0:the_peripheral_0|peripheral:peripheral_0|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_disable_ce_on_output_registers => "on",
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 76800,
	port_b_logical_ram_width => 3,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode913w\(3),
	clk0 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|mypll|altpll_component|_clk0~clkctrl_outclk\,
	clk1 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode913w[3]~1_combout\,
	ena1 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode913w[3]~0_combout\,
	portadatain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13_PORTADATAIN_bus\,
	portbdatain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13_PORTBDATAIN_bus\,
	portaaddr => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13_PORTAADDR_bus\,
	portbaddr => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13_PORTADATAOUT_bus\);

-- Location: M4K_X52_Y14
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a46\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "nios_system:nios_system_inst|peripheral_0:the_peripheral_0|peripheral:peripheral_0|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_disable_ce_on_output_registers => "on",
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 76800,
	port_b_logical_ram_width => 3,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode1035w\(3),
	clk0 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|mypll|altpll_component|_clk0~clkctrl_outclk\,
	clk1 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode1035w\(3),
	ena1 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode1035w\(3),
	portadatain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a46_PORTADATAIN_bus\,
	portbdatain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a46_PORTBDATAIN_bus\,
	portaaddr => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a46_PORTAADDR_bus\,
	portbaddr => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a46_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a46_PORTADATAOUT_bus\);

-- Location: M4K_X26_Y11
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a43\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "nios_system:nios_system_inst|peripheral_0:the_peripheral_0|peripheral:peripheral_0|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_disable_ce_on_output_registers => "on",
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 76800,
	port_b_logical_ram_width => 3,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode1025w\(3),
	clk0 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|mypll|altpll_component|_clk0~clkctrl_outclk\,
	clk1 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode1025w\(3),
	ena1 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode1025w\(3),
	portadatain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a43_PORTADATAIN_bus\,
	portbdatain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a43_PORTBDATAIN_bus\,
	portaaddr => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a43_PORTAADDR_bus\,
	portbaddr => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a43_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a43_PORTADATAOUT_bus\);

-- Location: M4K_X26_Y23
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a34\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "nios_system:nios_system_inst|peripheral_0:the_peripheral_0|peripheral:peripheral_0|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_disable_ce_on_output_registers => "on",
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 76800,
	port_b_logical_ram_width => 3,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode995w\(3),
	clk0 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|mypll|altpll_component|_clk0~clkctrl_outclk\,
	clk1 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode995w\(3),
	ena1 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode995w\(3),
	portadatain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a34_PORTADATAIN_bus\,
	portbdatain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a34_PORTBDATAIN_bus\,
	portaaddr => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a34_PORTAADDR_bus\,
	portbaddr => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a34_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a34_PORTADATAOUT_bus\);

-- Location: M4K_X52_Y17
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a31\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "nios_system:nios_system_inst|peripheral_0:the_peripheral_0|peripheral:peripheral_0|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_disable_ce_on_output_registers => "on",
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 76800,
	port_b_logical_ram_width => 3,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode985w\(3),
	clk0 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|mypll|altpll_component|_clk0~clkctrl_outclk\,
	clk1 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode985w\(3),
	ena1 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode985w\(3),
	portadatain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a31_PORTADATAIN_bus\,
	portbdatain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a31_PORTBDATAIN_bus\,
	portaaddr => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a31_PORTAADDR_bus\,
	portbaddr => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a31_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a31_PORTADATAOUT_bus\);

-- Location: M4K_X13_Y23
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a56\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "nios_system:nios_system_inst|peripheral_0:the_peripheral_0|peripheral:peripheral_0|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_disable_ce_on_output_registers => "on",
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 76800,
	port_b_logical_ram_width => 3,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode1076w[3]~3_combout\,
	clk0 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|mypll|altpll_component|_clk0~clkctrl_outclk\,
	clk1 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode1076w[3]~0_combout\,
	ena1 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode1076w[3]~2_combout\,
	portadatain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a56_PORTADATAIN_bus\,
	portbdatain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a56_PORTBDATAIN_bus\,
	portaaddr => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a56_PORTAADDR_bus\,
	portbaddr => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a56_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a56_PORTADATAOUT_bus\);

-- Location: M4K_X52_Y21
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "nios_system:nios_system_inst|peripheral_0:the_peripheral_0|peripheral:peripheral_0|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_disable_ce_on_output_registers => "on",
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 76800,
	port_b_logical_ram_width => 3,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode893w\(3),
	clk0 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|mypll|altpll_component|_clk0~clkctrl_outclk\,
	clk1 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode893w[3]~0_combout\,
	ena1 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode893w[3]~0_combout\,
	portadatain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8_PORTADATAIN_bus\,
	portbdatain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8_PORTBDATAIN_bus\,
	portaaddr => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8_PORTAADDR_bus\,
	portbaddr => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8_PORTADATAOUT_bus\);

-- Location: M4K_X26_Y29
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "nios_system:nios_system_inst|peripheral_0:the_peripheral_0|peripheral:peripheral_0|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_disable_ce_on_output_registers => "on",
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 76800,
	port_b_logical_ram_width => 3,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode866w\(3),
	clk0 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|mypll|altpll_component|_clk0~clkctrl_outclk\,
	clk1 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode866w\(3),
	ena1 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode866w\(3),
	portadatain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2_PORTADATAIN_bus\,
	portbdatain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2_PORTBDATAIN_bus\,
	portaaddr => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2_PORTAADDR_bus\,
	portbaddr => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2_PORTADATAOUT_bus\);

-- Location: M4K_X26_Y16
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a17\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "nios_system:nios_system_inst|peripheral_0:the_peripheral_0|peripheral:peripheral_0|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_disable_ce_on_output_registers => "on",
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 76800,
	port_b_logical_ram_width => 3,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode923w\(3),
	clk0 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|mypll|altpll_component|_clk0~clkctrl_outclk\,
	clk1 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode923w[3]~0_combout\,
	ena1 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode923w[3]~0_combout\,
	portadatain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a17_PORTADATAIN_bus\,
	portbdatain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a17_PORTBDATAIN_bus\,
	portaaddr => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a17_PORTAADDR_bus\,
	portbaddr => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a17_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a17_PORTADATAOUT_bus\);

-- Location: M4K_X26_Y27
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "nios_system:nios_system_inst|peripheral_0:the_peripheral_0|peripheral:peripheral_0|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_disable_ce_on_output_registers => "on",
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 76800,
	port_b_logical_ram_width => 3,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode913w\(3),
	clk0 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|mypll|altpll_component|_clk0~clkctrl_outclk\,
	clk1 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode913w[3]~1_combout\,
	ena1 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode913w[3]~0_combout\,
	portadatain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14_PORTADATAIN_bus\,
	portbdatain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14_PORTBDATAIN_bus\,
	portaaddr => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14_PORTAADDR_bus\,
	portbaddr => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14_PORTADATAOUT_bus\);

-- Location: M4K_X52_Y16
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a47\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "nios_system:nios_system_inst|peripheral_0:the_peripheral_0|peripheral:peripheral_0|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_disable_ce_on_output_registers => "on",
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 76800,
	port_b_logical_ram_width => 3,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode1035w\(3),
	clk0 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|mypll|altpll_component|_clk0~clkctrl_outclk\,
	clk1 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode1035w\(3),
	ena1 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode1035w\(3),
	portadatain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a47_PORTADATAIN_bus\,
	portbdatain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a47_PORTBDATAIN_bus\,
	portaaddr => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a47_PORTAADDR_bus\,
	portbaddr => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a47_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a47_PORTADATAOUT_bus\);

-- Location: M4K_X26_Y13
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a44\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "nios_system:nios_system_inst|peripheral_0:the_peripheral_0|peripheral:peripheral_0|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_disable_ce_on_output_registers => "on",
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 76800,
	port_b_logical_ram_width => 3,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode1025w\(3),
	clk0 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|mypll|altpll_component|_clk0~clkctrl_outclk\,
	clk1 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode1025w\(3),
	ena1 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode1025w\(3),
	portadatain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a44_PORTADATAIN_bus\,
	portbdatain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a44_PORTBDATAIN_bus\,
	portaaddr => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a44_PORTAADDR_bus\,
	portbaddr => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a44_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a44_PORTADATAOUT_bus\);

-- Location: M4K_X13_Y12
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a41\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "nios_system:nios_system_inst|peripheral_0:the_peripheral_0|peripheral:peripheral_0|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_disable_ce_on_output_registers => "on",
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 76800,
	port_b_logical_ram_width => 3,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode1015w\(3),
	clk0 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|mypll|altpll_component|_clk0~clkctrl_outclk\,
	clk1 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode1015w\(3),
	ena1 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode1015w\(3),
	portadatain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a41_PORTADATAIN_bus\,
	portbdatain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a41_PORTBDATAIN_bus\,
	portaaddr => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a41_PORTAADDR_bus\,
	portbaddr => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a41_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a41_PORTADATAOUT_bus\);

-- Location: M4K_X26_Y18
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a38\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "nios_system:nios_system_inst|peripheral_0:the_peripheral_0|peripheral:peripheral_0|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_disable_ce_on_output_registers => "on",
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 76800,
	port_b_logical_ram_width => 3,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode1005w\(3),
	clk0 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|mypll|altpll_component|_clk0~clkctrl_outclk\,
	clk1 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode1005w\(3),
	ena1 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode1005w\(3),
	portadatain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a38_PORTADATAIN_bus\,
	portbdatain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a38_PORTBDATAIN_bus\,
	portaaddr => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a38_PORTAADDR_bus\,
	portbaddr => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a38_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a38_PORTADATAOUT_bus\);

-- Location: M4K_X52_Y19
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a32\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "nios_system:nios_system_inst|peripheral_0:the_peripheral_0|peripheral:peripheral_0|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_disable_ce_on_output_registers => "on",
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 76800,
	port_b_logical_ram_width => 3,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode985w\(3),
	clk0 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|mypll|altpll_component|_clk0~clkctrl_outclk\,
	clk1 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode985w\(3),
	ena1 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode985w\(3),
	portadatain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a32_PORTADATAIN_bus\,
	portbdatain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a32_PORTBDATAIN_bus\,
	portaaddr => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a32_PORTAADDR_bus\,
	portbaddr => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a32_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a32_PORTADATAOUT_bus\);

-- Location: LCFF_X35_Y19_N13
\nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[6]~28_combout\,
	sclr => \nios_system_inst|the_processor_0|processor_0|p|Rin\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q\(6));

-- Location: LCFF_X35_Y17_N3
\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[8]~34_combout\,
	ena => \nios_system_inst|the_processor_0|processor_0|p|RGin~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q\(8));

-- Location: LCFF_X35_Y18_N27
\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[4]~26_combout\,
	ena => \nios_system_inst|the_processor_0|processor_0|p|RGin~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q\(4));

-- Location: LCCOMB_X37_Y21_N6
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~0_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out\(2) & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out\(0) $ (VCC))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out\(2) & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out\(0) & VCC))
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~1\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out\(2) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out\(2),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out\(0),
	datad => VCC,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~0_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~1\);

-- Location: LCCOMB_X37_Y21_N16
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~10_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out\(7) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out\(5) & 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~9\ & VCC)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out\(5) & (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~9\)))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out\(7) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out\(5) & (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~9\)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out\(5) & ((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~9\) # (GND)))))
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~11\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out\(7) & (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out\(5) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~9\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out\(7) & ((!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~9\) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out\(7),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out\(5),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~9\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~10_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~11\);

-- Location: LCCOMB_X23_Y17_N2
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~0_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(3) & 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(1) $ (VCC))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(3) & (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(1) & VCC))
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~1\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(3) & 
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(3),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(1),
	datad => VCC,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~0_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~1\);

-- Location: LCCOMB_X23_Y17_N8
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~6_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(6) & 
-- ((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(4) & (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~5\ & VCC)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(4) & (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~5\)))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(6) & ((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(4) & 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~5\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(4) & 
-- ((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~5\) # (GND)))))
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~7\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(6) & 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(4) & !\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~5\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(6) 
-- & ((!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~5\) # (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(6),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(4),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~5\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~6_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~7\);

-- Location: LCCOMB_X23_Y17_N10
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~8_combout\ = ((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(5) $ 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(7) $ (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~7\)))) # (GND)
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~9\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(5) & 
-- ((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(7)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~7\))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(5) & (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(7) & !\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(5),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(7),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~7\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~8_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~9\);

-- Location: LCCOMB_X23_Y17_N12
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~10_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(6) & 
-- ((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(8) & (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~9\ & VCC)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(8) & (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~9\)))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(6) & ((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(8) & 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~9\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(8) & 
-- ((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~9\) # (GND)))))
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~11\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(6) & 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(8) & !\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~9\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(6) 
-- & ((!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~9\) # (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(6),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(8),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~9\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~10_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~11\);

-- Location: LCCOMB_X23_Y17_N14
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~12_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(7) & 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~11\ $ (GND))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(7) & 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~11\ & VCC))
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~13\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(7) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(7),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~11\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~12_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~13\);

-- Location: LCFF_X35_Y18_N21
\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[1]~20_combout\,
	ena => \nios_system_inst|the_processor_0|processor_0|p|RGin~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q\(1));

-- Location: LCFF_X35_Y17_N13
\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[13]~44_combout\,
	ena => \nios_system_inst|the_processor_0|processor_0|p|RGin~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q\(13));

-- Location: LCFF_X40_Y21_N19
\nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q.Done\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|Selector2~0_combout\,
	sclr => \nios_system_inst|nios_system_reset_clk_domain_synch|ALT_INV_data_out~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q.Done~regout\);

-- Location: LCCOMB_X35_Y18_N20
\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[1]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[1]~20_combout\ = ((\nios_system_inst|the_processor_0|processor_0|p|alu|Add0~21_combout\ $ (\nios_system_inst|the_processor_0|processor_0|p|reg_A|Q\(1) $ 
-- (!\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[0]~19\)))) # (GND)
-- \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[1]~21\ = CARRY((\nios_system_inst|the_processor_0|processor_0|p|alu|Add0~21_combout\ & ((\nios_system_inst|the_processor_0|processor_0|p|reg_A|Q\(1)) # 
-- (!\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[0]~19\))) # (!\nios_system_inst|the_processor_0|processor_0|p|alu|Add0~21_combout\ & (\nios_system_inst|the_processor_0|processor_0|p|reg_A|Q\(1) & 
-- !\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[0]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|alu|Add0~21_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|reg_A|Q\(1),
	datad => VCC,
	cin => \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[0]~19\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[1]~20_combout\,
	cout => \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[1]~21\);

-- Location: LCCOMB_X35_Y18_N26
\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[4]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[4]~26_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|reg_A|Q\(4) & ((\nios_system_inst|the_processor_0|processor_0|p|alu|Add0~18_combout\ & 
-- (\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[3]~25\ & VCC)) # (!\nios_system_inst|the_processor_0|processor_0|p|alu|Add0~18_combout\ & (!\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[3]~25\)))) # 
-- (!\nios_system_inst|the_processor_0|processor_0|p|reg_A|Q\(4) & ((\nios_system_inst|the_processor_0|processor_0|p|alu|Add0~18_combout\ & (!\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[3]~25\)) # 
-- (!\nios_system_inst|the_processor_0|processor_0|p|alu|Add0~18_combout\ & ((\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[3]~25\) # (GND)))))
-- \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[4]~27\ = CARRY((\nios_system_inst|the_processor_0|processor_0|p|reg_A|Q\(4) & (!\nios_system_inst|the_processor_0|processor_0|p|alu|Add0~18_combout\ & 
-- !\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[3]~25\)) # (!\nios_system_inst|the_processor_0|processor_0|p|reg_A|Q\(4) & ((!\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[3]~25\) # 
-- (!\nios_system_inst|the_processor_0|processor_0|p|alu|Add0~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|reg_A|Q\(4),
	datab => \nios_system_inst|the_processor_0|processor_0|p|alu|Add0~18_combout\,
	datad => VCC,
	cin => \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[3]~25\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[4]~26_combout\,
	cout => \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[4]~27\);

-- Location: LCCOMB_X35_Y17_N2
\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[8]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[8]~34_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|alu|Add0~14_combout\ & ((\nios_system_inst|the_processor_0|processor_0|p|reg_A|Q\(8) & 
-- (\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[7]~33\ & VCC)) # (!\nios_system_inst|the_processor_0|processor_0|p|reg_A|Q\(8) & (!\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[7]~33\)))) # 
-- (!\nios_system_inst|the_processor_0|processor_0|p|alu|Add0~14_combout\ & ((\nios_system_inst|the_processor_0|processor_0|p|reg_A|Q\(8) & (!\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[7]~33\)) # 
-- (!\nios_system_inst|the_processor_0|processor_0|p|reg_A|Q\(8) & ((\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[7]~33\) # (GND)))))
-- \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[8]~35\ = CARRY((\nios_system_inst|the_processor_0|processor_0|p|alu|Add0~14_combout\ & (!\nios_system_inst|the_processor_0|processor_0|p|reg_A|Q\(8) & 
-- !\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[7]~33\)) # (!\nios_system_inst|the_processor_0|processor_0|p|alu|Add0~14_combout\ & ((!\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[7]~33\) # 
-- (!\nios_system_inst|the_processor_0|processor_0|p|reg_A|Q\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|alu|Add0~14_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|reg_A|Q\(8),
	datad => VCC,
	cin => \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[7]~33\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[8]~34_combout\,
	cout => \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[8]~35\);

-- Location: LCCOMB_X35_Y17_N12
\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[13]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[13]~44_combout\ = ((\nios_system_inst|the_processor_0|processor_0|p|reg_A|Q\(13) $ (\nios_system_inst|the_processor_0|processor_0|p|alu|Add0~9_combout\ $ 
-- (!\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[12]~43\)))) # (GND)
-- \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[13]~45\ = CARRY((\nios_system_inst|the_processor_0|processor_0|p|reg_A|Q\(13) & ((\nios_system_inst|the_processor_0|processor_0|p|alu|Add0~9_combout\) # 
-- (!\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[12]~43\))) # (!\nios_system_inst|the_processor_0|processor_0|p|reg_A|Q\(13) & (\nios_system_inst|the_processor_0|processor_0|p|alu|Add0~9_combout\ & 
-- !\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[12]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|reg_A|Q\(13),
	datab => \nios_system_inst|the_processor_0|processor_0|p|alu|Add0~9_combout\,
	datad => VCC,
	cin => \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[12]~43\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[13]~44_combout\,
	cout => \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[13]~45\);

-- Location: LCCOMB_X35_Y19_N12
\nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[6]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[6]~28_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|reg_7|Q\(6) & (\nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[5]~27\ $ (GND))) # 
-- (!\nios_system_inst|the_processor_0|processor_0|p|reg_7|Q\(6) & (!\nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[5]~27\ & VCC))
-- \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[6]~29\ = CARRY((\nios_system_inst|the_processor_0|processor_0|p|reg_7|Q\(6) & !\nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[5]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q\(6),
	datad => VCC,
	cin => \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[5]~27\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[6]~28_combout\,
	cout => \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[6]~29\);

-- Location: LCFF_X40_Y23_N21
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[6]~21_combout\,
	sdata => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(6),
	sload => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal1~0_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[6]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y\(6));

-- Location: LCFF_X40_Y22_N13
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x[4]~17_combout\,
	sdata => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0\(4),
	sload => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal1~0_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|xlex1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x\(4));

-- Location: LCFF_X40_Y22_N11
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x[3]~15_combout\,
	sdata => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0\(3),
	sload => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal1~0_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|xlex1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x\(3));

-- Location: LCCOMB_X22_Y17_N10
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add1~0_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(0) & (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Equal0~2_combout\ $ (VCC))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(0) & (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Equal0~2_combout\ & VCC))
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add1~1\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(0) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Equal0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(0),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Equal0~2_combout\,
	datad => VCC,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add1~0_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add1~1\);

-- Location: LCCOMB_X40_Y22_N10
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x[3]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x[3]~15_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x\(3) & (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x[2]~14\)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x\(3) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x[2]~14\) # (GND)))
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x[3]~16\ = CARRY((!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x[2]~14\) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x\(3),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x[2]~14\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x[3]~15_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x[3]~16\);

-- Location: LCCOMB_X40_Y22_N12
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x[4]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x[4]~17_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x\(4) & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x[3]~16\ $ (GND))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x\(4) & (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x[3]~16\ & VCC))
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x[4]~18\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x\(4) & !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x[3]~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x\(4),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x[3]~16\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x[4]~17_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x[4]~18\);

-- Location: LCCOMB_X40_Y23_N20
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[6]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[6]~21_combout\ = ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y\(6) $ (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|ystep\(1) $ 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[5]~20\)))) # (GND)
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[6]~22\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y\(6) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|ystep\(1)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[5]~20\))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y\(6) & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|ystep\(1) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[5]~20\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y\(6),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|ystep\(1),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[5]~20\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[6]~21_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[6]~22\);

-- Location: LCFF_X37_Y24_N17
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[2]~15_combout\,
	sdata => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~8_combout\,
	sload => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|ALT_INV_Equal1~0_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[9]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error\(2));

-- Location: LCFF_X37_Y24_N25
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[6]~23_combout\,
	sdata => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~25_combout\,
	sload => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|ALT_INV_Equal1~0_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[9]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error\(6));

-- Location: LCFF_X37_Y24_N27
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[7]~25_combout\,
	sdata => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~26_combout\,
	sload => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|ALT_INV_Equal1~0_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[9]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error\(7));

-- Location: LCCOMB_X42_Y21_N2
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~2_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(1) & ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(1) & 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~1\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(1) & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~1\ & VCC)))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(1) & ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(1) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~1\) # (GND))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(1) & (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~1\))))
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~3\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(1) & (\nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(1) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~1\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(1) & ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(1)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(1),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(1),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~1\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~2_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~3\);

-- Location: LCCOMB_X42_Y21_N12
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~12_combout\ = ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(6) $ (\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(6) $ 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~11\)))) # (GND)
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~13\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(6) & (\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(6) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~11\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(6) & ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(6)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(6),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(6),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~11\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~12_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~13\);

-- Location: LCCOMB_X44_Y20_N14
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~0_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(0) & ((GND) # (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(0)))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(0) & (\nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(0) $ (GND)))
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~1\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(0)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(0),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(0),
	datad => VCC,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~0_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~1\);

-- Location: LCCOMB_X44_Y20_N22
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~8_combout\ = ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(4) $ (\nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(4) $ 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~7\)))) # (GND)
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~9\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(4) & (\nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(4) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~7\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(4) & ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(4)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(4),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(4),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~7\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~8_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~9\);

-- Location: LCCOMB_X44_Y20_N24
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~10_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(5) & ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(5) & 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~9\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(5) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~9\) # (GND))))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(5) & ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(5) & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~9\ & VCC)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(5) & (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~9\))))
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~11\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(5) & ((!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~9\) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(5)))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(5) & (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(5) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(5),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(5),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~9\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~10_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~11\);

-- Location: LCCOMB_X43_Y20_N12
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~4_combout\ = ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(2) $ (\nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(2) $ 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~3\)))) # (GND)
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~5\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(2) & (\nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(2) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~3\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(2) & ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(2)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(2),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(2),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~3\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~4_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~5\);

-- Location: LCCOMB_X43_Y20_N14
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~6_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(3) & ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(3) & 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~5\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(3) & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~5\ & VCC)))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(3) & ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(3) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~5\) # (GND))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(3) & (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~5\))))
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~7\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(3) & (\nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(3) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~5\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(3) & ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(3)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(3),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(3),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~5\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~6_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~7\);

-- Location: LCCOMB_X43_Y20_N22
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~14_combout\ = !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~13\
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~15\ = CARRY(!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~13\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~13\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~14_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~15\);

-- Location: LCCOMB_X43_Y20_N24
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~16_combout\ = \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~15\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~16_combout\);

-- Location: LCCOMB_X42_Y19_N6
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~4_combout\ = ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(2) $ (\nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(2) $ 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~3\)))) # (GND)
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~5\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(2) & (\nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(2) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~3\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(2) & ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(2)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(2),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(2),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~3\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~4_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~5\);

-- Location: LCCOMB_X42_Y19_N8
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~6_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(3) & ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(3) & 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~5\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(3) & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~5\ & VCC)))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(3) & ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(3) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~5\) # (GND))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(3) & (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~5\))))
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~7\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(3) & (\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(3) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~5\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(3) & ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(3)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(3),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(3),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~5\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~6_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~7\);

-- Location: LCCOMB_X42_Y19_N14
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~12_combout\ = ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(6) $ (\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(6) $ 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~11\)))) # (GND)
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~13\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(6) & ((!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~11\) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(6)))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(6) & (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(6) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(6),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(6),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~11\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~12_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~13\);

-- Location: LCCOMB_X42_Y19_N16
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~14_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(7) & ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(7) & 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~13\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(7) & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~13\ & VCC)))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(7) & ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(7) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~13\) # (GND))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(7) & (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~13\))))
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~15\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(7) & (\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(7) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~13\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(7) & ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(7)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(7),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(7),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~13\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~14_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~15\);

-- Location: LCCOMB_X42_Y19_N18
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~16_combout\ = \nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(8) $ (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~15\ $ 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(8),
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(8),
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~15\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~16_combout\);

-- Location: LCCOMB_X43_Y19_N4
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan7~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan7~1_cout\ = CARRY((!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~0_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~0_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~0_combout\,
	datad => VCC,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan7~1_cout\);

-- Location: LCCOMB_X43_Y19_N6
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan7~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan7~3_cout\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~2_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~2_combout\ & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan7~1_cout\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~2_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~2_combout\) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan7~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~2_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~2_combout\,
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan7~1_cout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan7~3_cout\);

-- Location: LCCOMB_X43_Y19_N8
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan7~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan7~5_cout\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~4_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~4_combout\ & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan7~3_cout\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~4_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~4_combout\) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan7~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~4_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~4_combout\,
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan7~3_cout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan7~5_cout\);

-- Location: LCCOMB_X43_Y19_N10
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan7~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan7~7_cout\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~6_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~6_combout\ & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan7~5_cout\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~6_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~6_combout\) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan7~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~6_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~6_combout\,
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan7~5_cout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan7~7_cout\);

-- Location: LCCOMB_X43_Y19_N12
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan7~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan7~9_cout\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~8_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~8_combout\ & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan7~7_cout\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~8_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~8_combout\) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan7~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~8_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~8_combout\,
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan7~7_cout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan7~9_cout\);

-- Location: LCCOMB_X43_Y19_N14
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan7~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan7~11_cout\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~10_combout\ & ((!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan7~9_cout\) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~10_combout\))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~10_combout\ & (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~10_combout\ & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan7~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~10_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~10_combout\,
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan7~9_cout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan7~11_cout\);

-- Location: LCCOMB_X43_Y19_N16
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan7~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan7~13_cout\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~12_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~12_combout\ & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan7~11_cout\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~12_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~12_combout\) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan7~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~12_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~12_combout\,
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan7~11_cout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan7~13_cout\);

-- Location: LCCOMB_X43_Y19_N18
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan7~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan7~15_cout\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~14_combout\ & ((!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan7~13_cout\) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~14_combout\))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~14_combout\ & (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~14_combout\ & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan7~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~14_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~14_combout\,
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan7~13_cout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan7~15_cout\);

-- Location: LCCOMB_X43_Y19_N20
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan7~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan7~16_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~16_combout\ & ((!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan7~15_cout\) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~16_combout\))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~16_combout\ & (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~16_combout\ & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan7~15_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~16_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~16_combout\,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan7~15_cout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan7~16_combout\);

-- Location: LCCOMB_X41_Y20_N0
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan6~1_cout\ = CARRY((!\nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(0) & \nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(0),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(0),
	datad => VCC,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan6~1_cout\);

-- Location: LCCOMB_X41_Y20_N2
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan6~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan6~3_cout\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(1) & ((!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan6~1_cout\) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(1)))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(1) & (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(1) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan6~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(1),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(1),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan6~1_cout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan6~3_cout\);

-- Location: LCCOMB_X41_Y20_N4
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan6~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan6~5_cout\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(2) & (\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(2) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan6~3_cout\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(2) & ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(2)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan6~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(2),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(2),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan6~3_cout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan6~5_cout\);

-- Location: LCCOMB_X41_Y20_N6
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan6~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan6~7_cout\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(3) & (\nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(3) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan6~5_cout\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(3) & ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(3)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan6~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(3),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(3),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan6~5_cout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan6~7_cout\);

-- Location: LCCOMB_X41_Y20_N8
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan6~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan6~9_cout\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(4) & ((!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan6~7_cout\) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(4)))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(4) & (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(4) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan6~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(4),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(4),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan6~7_cout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan6~9_cout\);

-- Location: LCCOMB_X41_Y20_N10
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan6~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan6~11_cout\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(5) & ((!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan6~9_cout\) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(5)))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(5) & (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(5) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan6~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(5),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(5),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan6~9_cout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan6~11_cout\);

-- Location: LCCOMB_X41_Y20_N12
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan6~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan6~13_cout\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(6) & ((!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan6~11_cout\) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(6)))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(6) & (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(6) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan6~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(6),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(6),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan6~11_cout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan6~13_cout\);

-- Location: LCCOMB_X41_Y20_N14
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan6~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan6~15_cout\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(7) & ((!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan6~13_cout\) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(7)))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(7) & (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(7) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan6~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(7),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(7),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan6~13_cout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan6~15_cout\);

-- Location: LCCOMB_X41_Y20_N16
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan6~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan6~16_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(8) & ((!\nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(8)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan6~15_cout\))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(8) & (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan6~15_cout\ & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(8),
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(8),
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan6~15_cout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan6~16_combout\);

-- Location: LCCOMB_X38_Y22_N8
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~0_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1\(0) & ((GND) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0\(0)))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1\(0) & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0\(0) $ (GND)))
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~1\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1\(0)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1\(0),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0\(0),
	datad => VCC,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~0_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~1\);

-- Location: LCFF_X40_Y24_N9
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay[1]~11_combout\,
	sdata => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add5~2_combout\,
	sload => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan9~16_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay\(1));

-- Location: LCCOMB_X36_Y24_N12
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~2_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay\(1) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error\(1) & 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~1\ & VCC)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error\(1) & (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~1\)))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay\(1) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error\(1) & (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~1\)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error\(1) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~1\) # (GND)))))
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~3\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay\(1) & (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error\(1) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~1\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay\(1) & ((!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~1\) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay\(1),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error\(1),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~1\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~2_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~3\);

-- Location: LCCOMB_X38_Y22_N14
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~6_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1\(3) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0\(3) & 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~5\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0\(3) & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~5\ & VCC)))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1\(3) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0\(3) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~5\) # (GND))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0\(3) & (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~5\))))
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~7\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1\(3) & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0\(3) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~5\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1\(3) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0\(3)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1\(3),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0\(3),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~5\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~6_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~7\);

-- Location: LCCOMB_X37_Y24_N16
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[2]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[2]~15_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~6_combout\ & (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[1]~14\ & VCC)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~6_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[1]~14\ $ (GND)))
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[2]~16\ = CARRY((!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~6_combout\ & !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[1]~14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~6_combout\,
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[1]~14\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[2]~15_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[2]~16\);

-- Location: LCCOMB_X38_Y24_N14
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~6_combout\ = ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltax\(2) $ (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~4_combout\ $ 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~4\)))) # (GND)
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~7\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltax\(2) & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~4_combout\ & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~4\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltax\(2) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~4_combout\) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~4\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltax\(2),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~4_combout\,
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~4\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~6_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~7\);

-- Location: LCCOMB_X38_Y24_N16
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~9_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltax\(3) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~6_combout\ & 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~7\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~6_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~7\) # (GND))))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltax\(3) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~6_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~7\ & VCC)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~6_combout\ & (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~7\))))
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~10\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltax\(3) & ((!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~7\) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~6_combout\))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltax\(3) & (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~6_combout\ & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltax\(3),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~6_combout\,
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~7\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~9_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~10\);

-- Location: LCCOMB_X38_Y22_N20
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~12_combout\ = ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1\(6) $ (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0\(6) $ 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~11\)))) # (GND)
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~13\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1\(6) & ((!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~11\) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0\(6)))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1\(6) & (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0\(6) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1\(6),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0\(6),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~11\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~12_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~13\);

-- Location: LCCOMB_X38_Y22_N22
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~14_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0\(7) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1\(7) & 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~13\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1\(7) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~13\) # (GND))))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0\(7) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1\(7) & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~13\ & VCC)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1\(7) & (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~13\))))
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~15\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0\(7) & ((!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~13\) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1\(7)))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0\(7) & (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1\(7) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0\(7),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1\(7),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~13\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~14_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~15\);

-- Location: LCCOMB_X37_Y24_N24
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[6]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[6]~23_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~14_combout\ & (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[5]~22\ & VCC)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~14_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[5]~22\ $ (GND)))
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[6]~24\ = CARRY((!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~14_combout\ & !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[5]~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~14_combout\,
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[5]~22\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[6]~23_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[6]~24\);

-- Location: LCCOMB_X37_Y24_N26
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[7]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[7]~25_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~16_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[6]~24\) # (GND))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~16_combout\ & (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[6]~24\))
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[7]~26\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~16_combout\) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[6]~24\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~16_combout\,
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[6]~24\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[7]~25_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[7]~26\);

-- Location: LCFF_X40_Y24_N23
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay[8]~25_combout\,
	sdata => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add5~16_combout\,
	sload => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan9~16_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay\(8));

-- Location: LCFF_X40_Y24_N17
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay[5]~19_combout\,
	sdata => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add5~10_combout\,
	sload => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan9~16_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay\(5));

-- Location: LCFF_X40_Y24_N15
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay[4]~17_combout\,
	sdata => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add5~8_combout\,
	sload => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan9~16_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay\(4));

-- Location: LCCOMB_X38_Y24_N22
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~16_combout\ = ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltax\(6) $ (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~12_combout\ $ 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~15\)))) # (GND)
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~17\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltax\(6) & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~12_combout\ & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~15\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltax\(6) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~12_combout\) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltax\(6),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~12_combout\,
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~15\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~16_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~17\);

-- Location: LCCOMB_X38_Y24_N24
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~18_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltax\(7) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~14_combout\ & 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~17\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~14_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~17\) # (GND))))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltax\(7) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~14_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~17\ & VCC)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~14_combout\ & (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~17\))))
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~19\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltax\(7) & ((!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~17\) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~14_combout\))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltax\(7) & (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~14_combout\ & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltax\(7),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~14_combout\,
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~17\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~18_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~19\);

-- Location: LCCOMB_X40_Y24_N8
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay[1]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay[1]~11_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(1) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(1) & 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay[0]~10\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(1) & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay[0]~10\ & VCC)))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(1) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(1) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay[0]~10\) # (GND))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(1) & (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay[0]~10\))))
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay[1]~12\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(1) & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(1) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay[0]~10\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(1) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(1)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay[0]~10\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(1),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(1),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay[0]~10\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay[1]~11_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay[1]~12\);

-- Location: LCCOMB_X41_Y24_N16
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add5~2_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(1) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(1) & 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add5~1\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(1) & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add5~1\ & VCC)))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(1) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(1) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add5~1\) # (GND))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(1) & (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add5~1\))))
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add5~3\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(1) & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(1) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add5~1\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(1) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(1)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add5~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(1),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(1),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add5~1\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add5~2_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add5~3\);

-- Location: LCCOMB_X40_Y24_N14
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay[4]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay[4]~17_combout\ = ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(4) $ (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(4) $ 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay[3]~16\)))) # (GND)
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay[4]~18\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(4) & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(4) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay[3]~16\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(4) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(4)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay[3]~16\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(4),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(4),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay[3]~16\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay[4]~17_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay[4]~18\);

-- Location: LCCOMB_X40_Y24_N16
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay[5]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay[5]~19_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(5) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(5) & 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay[4]~18\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(5) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay[4]~18\) # (GND))))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(5) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(5) & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay[4]~18\ & VCC)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(5) & (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay[4]~18\))))
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay[5]~20\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(5) & ((!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay[4]~18\) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(5)))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(5) & (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(5) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay[4]~18\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(5),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(5),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay[4]~18\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay[5]~19_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay[5]~20\);

-- Location: LCCOMB_X40_Y24_N20
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay[7]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay[7]~23_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(7) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(7) & 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay[6]~22\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(7) & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay[6]~22\ & VCC)))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(7) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(7) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay[6]~22\) # (GND))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(7) & (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay[6]~22\))))
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay[7]~24\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(7) & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(7) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay[6]~22\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(7) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(7)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay[6]~22\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(7),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(7),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay[6]~22\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay[7]~23_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay[7]~24\);

-- Location: LCCOMB_X40_Y24_N22
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay[8]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay[8]~25_combout\ = \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(8) $ (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(8) $ 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay[7]~24\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(8),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(8),
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay[7]~24\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay[8]~25_combout\);

-- Location: LCCOMB_X41_Y24_N22
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add5~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add5~8_combout\ = ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(4) $ (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(4) $ 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add5~7\)))) # (GND)
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add5~9\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(4) & ((!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add5~7\) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(4)))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(4) & (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(4) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add5~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(4),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(4),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add5~7\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add5~8_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add5~9\);

-- Location: LCCOMB_X41_Y24_N24
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add5~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add5~10_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(5) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(5) & 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add5~9\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(5) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add5~9\) # (GND))))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(5) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(5) & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add5~9\ & VCC)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(5) & (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add5~9\))))
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add5~11\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(5) & ((!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add5~9\) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(5)))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(5) & (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(5) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add5~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(5),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(5),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add5~9\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add5~10_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add5~11\);

-- Location: LCCOMB_X41_Y24_N28
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add5~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add5~14_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(7) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(7) & 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add5~13\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(7) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add5~13\) # (GND))))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(7) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(7) & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add5~13\ & VCC)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(7) & (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add5~13\))))
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add5~15\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(7) & ((!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add5~13\) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(7)))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(7) & (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(7) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add5~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(7),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(7),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add5~13\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add5~14_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add5~15\);

-- Location: LCCOMB_X41_Y24_N30
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add5~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add5~16_combout\ = \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(8) $ (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add5~15\ $ 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(8),
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(8),
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add5~15\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add5~16_combout\);

-- Location: LCCOMB_X41_Y18_N20
\nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata~1_combout\ = (\nios_system_inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(0)) # ((\nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(15)) # 
-- ((\nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(12)) # (\nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(0),
	datab => \nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(15),
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(12),
	datad => \nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(14),
	combout => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata~1_combout\);

-- Location: LCFF_X49_Y18_N21
\nios_system_inst|the_SEGDISP|readdata[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_SEGDISP|readdata~2_combout\,
	ena => \nios_system_inst|the_SEGDISP|readdata[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_SEGDISP|readdata\(1));

-- Location: LCFF_X49_Y18_N7
\nios_system_inst|the_LED|readdata[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_LED|readdata~2_combout\,
	ena => \nios_system_inst|the_LED|readdata[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_LED|readdata\(1));

-- Location: LCFF_X49_Y18_N17
\nios_system_inst|the_SEGDISP|readdata[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_SEGDISP|readdata~3_combout\,
	ena => \nios_system_inst|the_SEGDISP|readdata[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_SEGDISP|readdata\(2));

-- Location: LCCOMB_X41_Y18_N14
\nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata~9_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(12)) # ((\nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(15)) # 
-- ((\nios_system_inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(2)) # (\nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(12),
	datab => \nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(15),
	datac => \nios_system_inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(2),
	datad => \nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(14),
	combout => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata~9_combout\);

-- Location: LCFF_X45_Y18_N13
\nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux28~4_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata\(3));

-- Location: LCFF_X49_Y18_N5
\nios_system_inst|the_SEGDISP|readdata[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_SEGDISP|readdata~4_combout\,
	ena => \nios_system_inst|the_SEGDISP|readdata[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_SEGDISP|readdata\(3));

-- Location: LCCOMB_X46_Y18_N0
\nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[3]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[3]~12_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata\(3) & (((\nios_system_inst|the_SEGDISP|readdata\(3)) # 
-- (!\nios_system_inst|the_SEGDISP_avalon_parallel_port_slave|Equal0~1_combout\)))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata\(3) & (!\nios_system_inst|the_peripheral_0_s1|Equal0~0_combout\ & 
-- ((\nios_system_inst|the_SEGDISP|readdata\(3)) # (!\nios_system_inst|the_SEGDISP_avalon_parallel_port_slave|Equal0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata\(3),
	datab => \nios_system_inst|the_peripheral_0_s1|Equal0~0_combout\,
	datac => \nios_system_inst|the_SEGDISP|readdata\(3),
	datad => \nios_system_inst|the_SEGDISP_avalon_parallel_port_slave|Equal0~1_combout\,
	combout => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[3]~12_combout\);

-- Location: LCCOMB_X41_Y18_N8
\nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata~13_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(12)) # ((\nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(15)) # 
-- ((\nios_system_inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(3)) # (\nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(12),
	datab => \nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(15),
	datac => \nios_system_inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(3),
	datad => \nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(14),
	combout => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata~13_combout\);

-- Location: LCFF_X45_Y18_N15
\nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux27~4_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata\(4));

-- Location: LCFF_X49_Y18_N25
\nios_system_inst|the_SEGDISP|readdata[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_SEGDISP|readdata~5_combout\,
	ena => \nios_system_inst|the_SEGDISP|readdata[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_SEGDISP|readdata\(4));

-- Location: LCCOMB_X46_Y18_N10
\nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[4]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[4]~16_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata\(4) & ((\nios_system_inst|the_SEGDISP|readdata\(4)) # 
-- ((!\nios_system_inst|the_SEGDISP_avalon_parallel_port_slave|Equal0~1_combout\)))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata\(4) & (!\nios_system_inst|the_peripheral_0_s1|Equal0~0_combout\ & 
-- ((\nios_system_inst|the_SEGDISP|readdata\(4)) # (!\nios_system_inst|the_SEGDISP_avalon_parallel_port_slave|Equal0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata\(4),
	datab => \nios_system_inst|the_SEGDISP|readdata\(4),
	datac => \nios_system_inst|the_peripheral_0_s1|Equal0~0_combout\,
	datad => \nios_system_inst|the_SEGDISP_avalon_parallel_port_slave|Equal0~1_combout\,
	combout => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[4]~16_combout\);

-- Location: LCCOMB_X41_Y18_N10
\nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata~17_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(12)) # ((\nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(15)) # 
-- ((\nios_system_inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(4)) # (\nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(12),
	datab => \nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(15),
	datac => \nios_system_inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(4),
	datad => \nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(14),
	combout => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata~17_combout\);

-- Location: LCFF_X45_Y18_N9
\nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux26~4_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata\(5));

-- Location: LCFF_X49_Y18_N29
\nios_system_inst|the_SEGDISP|readdata[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_SEGDISP|readdata~6_combout\,
	ena => \nios_system_inst|the_SEGDISP|readdata[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_SEGDISP|readdata\(5));

-- Location: LCCOMB_X40_Y18_N24
\nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[5]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[5]~20_combout\ = (\nios_system_inst|the_SEGDISP_avalon_parallel_port_slave|Equal0~1_combout\ & (\nios_system_inst|the_SEGDISP|readdata\(5) & 
-- ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata\(5)) # (!\nios_system_inst|the_peripheral_0_s1|Equal0~0_combout\)))) # (!\nios_system_inst|the_SEGDISP_avalon_parallel_port_slave|Equal0~1_combout\ & 
-- (((\nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata\(5))) # (!\nios_system_inst|the_peripheral_0_s1|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_SEGDISP_avalon_parallel_port_slave|Equal0~1_combout\,
	datab => \nios_system_inst|the_peripheral_0_s1|Equal0~0_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata\(5),
	datad => \nios_system_inst|the_SEGDISP|readdata\(5),
	combout => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[5]~20_combout\);

-- Location: LCFF_X49_Y18_N15
\nios_system_inst|the_LED|readdata[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_LED|readdata~6_combout\,
	ena => \nios_system_inst|the_LED|readdata[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_LED|readdata\(5));

-- Location: LCFF_X45_Y18_N5
\nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux24~4_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata\(7));

-- Location: LCFF_X47_Y18_N25
\nios_system_inst|the_SEGDISP|readdata[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_SEGDISP|readdata~8_combout\,
	ena => \nios_system_inst|the_SEGDISP|readdata[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_SEGDISP|readdata\(7));

-- Location: LCCOMB_X46_Y18_N28
\nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[7]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[7]~26_combout\ = (\nios_system_inst|the_SEGDISP_avalon_parallel_port_slave|Equal0~1_combout\ & (\nios_system_inst|the_SEGDISP|readdata\(7) & 
-- ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata\(7)) # (!\nios_system_inst|the_peripheral_0_s1|Equal0~0_combout\)))) # (!\nios_system_inst|the_SEGDISP_avalon_parallel_port_slave|Equal0~1_combout\ & 
-- (((\nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata\(7))) # (!\nios_system_inst|the_peripheral_0_s1|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_SEGDISP_avalon_parallel_port_slave|Equal0~1_combout\,
	datab => \nios_system_inst|the_peripheral_0_s1|Equal0~0_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata\(7),
	datad => \nios_system_inst|the_SEGDISP|readdata\(7),
	combout => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[7]~26_combout\);

-- Location: LCFF_X45_Y18_N3
\nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux21~4_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata\(10));

-- Location: LCFF_X47_Y18_N5
\nios_system_inst|the_LED|readdata[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_LED|readdata~11_combout\,
	ena => \nios_system_inst|the_LED|readdata[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_LED|readdata\(10));

-- Location: LCCOMB_X48_Y18_N2
\nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[10]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[10]~36_combout\ = (\nios_system_inst|the_onchip_memory2_0_s1|Equal0~0_combout\ & (\nios_system_inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(10) & 
-- ((\nios_system_inst|the_LED|readdata\(10)) # (!\nios_system_inst|the_LED_avalon_parallel_port_slave|Equal0~2_combout\)))) # (!\nios_system_inst|the_onchip_memory2_0_s1|Equal0~0_combout\ & (((\nios_system_inst|the_LED|readdata\(10))) # 
-- (!\nios_system_inst|the_LED_avalon_parallel_port_slave|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_onchip_memory2_0_s1|Equal0~0_combout\,
	datab => \nios_system_inst|the_LED_avalon_parallel_port_slave|Equal0~2_combout\,
	datac => \nios_system_inst|the_LED|readdata\(10),
	datad => \nios_system_inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(10),
	combout => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[10]~36_combout\);

-- Location: LCFF_X38_Y18_N5
\nios_system_inst|the_SW|readdata[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_SW|readdata~12_combout\,
	ena => \nios_system_inst|the_SW|readdata[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_SW|readdata\(11));

-- Location: LCFF_X45_Y18_N23
\nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux19~4_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata\(12));

-- Location: LCFF_X47_Y18_N11
\nios_system_inst|the_SEGDISP|readdata[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_SEGDISP|readdata~13_combout\,
	ena => \nios_system_inst|the_SEGDISP|readdata[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_SEGDISP|readdata\(12));

-- Location: LCCOMB_X46_Y18_N14
\nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[12]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[12]~41_combout\ = (\nios_system_inst|the_SEGDISP_avalon_parallel_port_slave|Equal0~1_combout\ & (\nios_system_inst|the_SEGDISP|readdata\(12) & 
-- ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata\(12)) # (!\nios_system_inst|the_peripheral_0_s1|Equal0~0_combout\)))) # (!\nios_system_inst|the_SEGDISP_avalon_parallel_port_slave|Equal0~1_combout\ & 
-- (((\nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata\(12))) # (!\nios_system_inst|the_peripheral_0_s1|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_SEGDISP_avalon_parallel_port_slave|Equal0~1_combout\,
	datab => \nios_system_inst|the_peripheral_0_s1|Equal0~0_combout\,
	datac => \nios_system_inst|the_SEGDISP|readdata\(12),
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata\(12),
	combout => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[12]~41_combout\);

-- Location: LCFF_X45_Y18_N1
\nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux18~4_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata\(13));

-- Location: LCFF_X45_Y18_N11
\nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux17~4_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata\(14));

-- Location: LCCOMB_X37_Y16_N14
\nios_system_inst|the_processor_0|processor_0|p|Mux9~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Mux9~2_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(1) & \nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(1),
	datad => \nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(0),
	combout => \nios_system_inst|the_processor_0|processor_0|p|Mux9~2_combout\);

-- Location: LCCOMB_X25_Y21_N2
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~4_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(1) & 
-- ((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(0) & ((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a45~portadataout\))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(0) & (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a42~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(0),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(1),
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a42~portadataout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a45~portadataout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~4_combout\);

-- Location: LCCOMB_X25_Y21_N28
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~5_combout\ = (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(1) & 
-- ((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(0) & ((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a39~portadataout\))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(0) & (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a36~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a36~portadataout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(1),
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(0),
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a39~portadataout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~5_combout\);

-- Location: LCCOMB_X24_Y21_N30
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[0]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[0]~5_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(3) & 
-- ((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~4_combout\) # ((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~5_combout\) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~4_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(2),
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(3),
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~5_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[0]~5_combout\);

-- Location: LCCOMB_X23_Y21_N10
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~10_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(1) & 
-- (((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(0)) # (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a19~portadataout\)))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(1) & (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13~portadataout\ & 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13~portadataout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(1),
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(0),
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a19~portadataout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~10_combout\);

-- Location: LCCOMB_X25_Y21_N26
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~12_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(1) & 
-- ((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(0) & (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a46~portadataout\)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(0) & ((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a43~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(0),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(1),
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a46~portadataout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a43~portadataout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~12_combout\);

-- Location: LCCOMB_X25_Y21_N30
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~14_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(1) & 
-- ((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(0) & (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a34~portadataout\)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(0) & ((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a31~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(0),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(1),
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a34~portadataout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a31~portadataout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~14_combout\);

-- Location: LCCOMB_X23_Y21_N8
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~16_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(1) & 
-- (((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(0)) # (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8~portadataout\)))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(1) & (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2~portadataout\ & 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2~portadataout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(1),
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(0),
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8~portadataout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~16_combout\);

-- Location: LCCOMB_X25_Y21_N10
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~18_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(1) & 
-- (((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(0))))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(1) & 
-- ((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(0) & (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a17~portadataout\)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(0) & ((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a17~portadataout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(1),
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(0),
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14~portadataout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~18_combout\);

-- Location: LCCOMB_X25_Y21_N22
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~20_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(1) & 
-- ((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(0) & (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a47~portadataout\)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(0) & ((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a44~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(0),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(1),
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a47~portadataout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a44~portadataout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~20_combout\);

-- Location: LCCOMB_X25_Y21_N16
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~21_combout\ = (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(1) & 
-- ((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(0) & (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a41~portadataout\)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(0) & ((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a38~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a41~portadataout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(1),
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(0),
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a38~portadataout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~21_combout\);

-- Location: LCCOMB_X24_Y21_N10
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[2]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[2]~19_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(3) & 
-- ((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~20_combout\) # ((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~21_combout\) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~20_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(2),
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(3),
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~21_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[2]~19_combout\);

-- Location: LCFF_X49_Y15_N1
\nios_system_inst|the_SEGDISP|data_in[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_SEGDISP|data_in[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_SEGDISP|data_in\(0));

-- Location: LCFF_X36_Y18_N13
\nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_processor_0|processor_0|p|Selector4~6_combout\,
	ena => \nios_system_inst|the_processor_0|processor_0|p|ADDRin~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(11));

-- Location: LCCOMB_X36_Y18_N2
\nios_system_inst|the_processor_0|processor_0|amc|LessThan0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|amc|LessThan0~0_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(5)) # ((\nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(4)) # 
-- ((\nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(6)) # (\nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(5),
	datab => \nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(4),
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(6),
	datad => \nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(2),
	combout => \nios_system_inst|the_processor_0|processor_0|amc|LessThan0~0_combout\);

-- Location: LCFF_X46_Y18_N5
\nios_system_inst|the_SEGDISP_avalon_parallel_port_slave|processor_0_read_data_valid_SEGDISP_avalon_parallel_port_slave_shift_register\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_SEGDISP_avalon_parallel_port_slave|processor_0_read_data_valid_SEGDISP_avalon_parallel_port_slave_shift_register_in~combout\,
	aclr => \nios_system_inst|nios_system_reset_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_SEGDISP_avalon_parallel_port_slave|processor_0_read_data_valid_SEGDISP_avalon_parallel_port_slave_shift_register~regout\);

-- Location: LCFF_X44_Y18_N29
\nios_system_inst|the_peripheral_0|peripheral_0|asc|status.00000000000000000000000000000001\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|asc|status~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|status.00000000000000000000000000000001~regout\);

-- Location: LCFF_X44_Y18_N15
\nios_system_inst|the_peripheral_0|peripheral_0|asc|mode[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(0),
	sload => VCC,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|asc|mode[15]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|mode\(0));

-- Location: LCCOMB_X44_Y18_N14
\nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux31~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux31~0_combout\ = (\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\ & ((\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\) # 
-- ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|status.00000000000000000000000000000001~regout\)))) # (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\ & 
-- (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|asc|mode\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|asc|mode\(0),
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|asc|status.00000000000000000000000000000001~regout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux31~0_combout\);

-- Location: LCFF_X31_Y18_N17
\nios_system_inst|the_processor_0|processor_0|p|reg_2|Q[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|Selector0~6_combout\,
	sload => VCC,
	ena => \nios_system_inst|the_processor_0|processor_0|p|Rin\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_2|Q\(15));

-- Location: LCFF_X31_Y18_N11
\nios_system_inst|the_processor_0|processor_0|p|reg_5|Q[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_processor_0|processor_0|p|reg_5|Q[15]~feeder_combout\,
	ena => \nios_system_inst|the_processor_0|processor_0|p|Rin\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_5|Q\(15));

-- Location: LCCOMB_X31_Y18_N16
\nios_system_inst|the_processor_0|processor_0|p|Selector0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Selector0~1_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|reg_5|Q\(15) & ((\nios_system_inst|the_processor_0|processor_0|p|Equal6~2_combout\) # 
-- ((\nios_system_inst|the_processor_0|processor_0|p|Equal3~1_combout\ & \nios_system_inst|the_processor_0|processor_0|p|reg_2|Q\(15))))) # (!\nios_system_inst|the_processor_0|processor_0|p|reg_5|Q\(15) & 
-- (\nios_system_inst|the_processor_0|processor_0|p|Equal3~1_combout\ & (\nios_system_inst|the_processor_0|processor_0|p|reg_2|Q\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|reg_5|Q\(15),
	datab => \nios_system_inst|the_processor_0|processor_0|p|Equal3~1_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_2|Q\(15),
	datad => \nios_system_inst|the_processor_0|processor_0|p|Equal6~2_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|Selector0~1_combout\);

-- Location: LCFF_X32_Y18_N9
\nios_system_inst|the_processor_0|processor_0|p|reg_4|Q[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|Selector0~6_combout\,
	sload => VCC,
	ena => \nios_system_inst|the_processor_0|processor_0|p|Rin\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_4|Q\(15));

-- Location: LCCOMB_X32_Y18_N8
\nios_system_inst|the_processor_0|processor_0|p|Selector0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Selector0~2_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Equal9~1_combout\ & ((\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q\(15)) # 
-- ((\nios_system_inst|the_processor_0|processor_0|p|reg_4|Q\(15) & \nios_system_inst|the_processor_0|processor_0|p|Equal5~0_combout\)))) # (!\nios_system_inst|the_processor_0|processor_0|p|Equal9~1_combout\ & 
-- (((\nios_system_inst|the_processor_0|processor_0|p|reg_4|Q\(15) & \nios_system_inst|the_processor_0|processor_0|p|Equal5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Equal9~1_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q\(15),
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_4|Q\(15),
	datad => \nios_system_inst|the_processor_0|processor_0|p|Equal5~0_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|Selector0~2_combout\);

-- Location: LCFF_X32_Y18_N11
\nios_system_inst|the_processor_0|processor_0|p|reg_1|Q[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_processor_0|processor_0|p|Selector0~6_combout\,
	ena => \nios_system_inst|the_processor_0|processor_0|p|Rin\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_1|Q\(15));

-- Location: LCCOMB_X31_Y18_N12
\nios_system_inst|the_processor_0|processor_0|p|Selector0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Selector0~3_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Selector0~1_combout\) # ((\nios_system_inst|the_processor_0|processor_0|p|Selector0~2_combout\) # 
-- ((\nios_system_inst|the_processor_0|processor_0|p|Equal2~1_combout\ & \nios_system_inst|the_processor_0|processor_0|p|reg_1|Q\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Selector0~1_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|Equal2~1_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|Selector0~2_combout\,
	datad => \nios_system_inst|the_processor_0|processor_0|p|reg_1|Q\(15),
	combout => \nios_system_inst|the_processor_0|processor_0|p|Selector0~3_combout\);

-- Location: LCFF_X31_Y18_N15
\nios_system_inst|the_processor_0|processor_0|p|reg_2|Q[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|Selector1~6_combout\,
	sload => VCC,
	ena => \nios_system_inst|the_processor_0|processor_0|p|Rin\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_2|Q\(14));

-- Location: LCFF_X31_Y18_N25
\nios_system_inst|the_processor_0|processor_0|p|reg_5|Q[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|Selector1~6_combout\,
	sload => VCC,
	ena => \nios_system_inst|the_processor_0|processor_0|p|Rin\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_5|Q\(14));

-- Location: LCCOMB_X31_Y18_N14
\nios_system_inst|the_processor_0|processor_0|p|Selector1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Selector1~1_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|reg_5|Q\(14) & ((\nios_system_inst|the_processor_0|processor_0|p|Equal6~2_combout\) # 
-- ((\nios_system_inst|the_processor_0|processor_0|p|Equal3~1_combout\ & \nios_system_inst|the_processor_0|processor_0|p|reg_2|Q\(14))))) # (!\nios_system_inst|the_processor_0|processor_0|p|reg_5|Q\(14) & 
-- (\nios_system_inst|the_processor_0|processor_0|p|Equal3~1_combout\ & (\nios_system_inst|the_processor_0|processor_0|p|reg_2|Q\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|reg_5|Q\(14),
	datab => \nios_system_inst|the_processor_0|processor_0|p|Equal3~1_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_2|Q\(14),
	datad => \nios_system_inst|the_processor_0|processor_0|p|Equal6~2_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|Selector1~1_combout\);

-- Location: LCFF_X32_Y18_N29
\nios_system_inst|the_processor_0|processor_0|p|reg_4|Q[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|Selector1~6_combout\,
	sload => VCC,
	ena => \nios_system_inst|the_processor_0|processor_0|p|Rin\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_4|Q\(14));

-- Location: LCCOMB_X32_Y18_N28
\nios_system_inst|the_processor_0|processor_0|p|Selector1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Selector1~2_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Equal9~1_combout\ & ((\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q\(14)) # 
-- ((\nios_system_inst|the_processor_0|processor_0|p|reg_4|Q\(14) & \nios_system_inst|the_processor_0|processor_0|p|Equal5~0_combout\)))) # (!\nios_system_inst|the_processor_0|processor_0|p|Equal9~1_combout\ & 
-- (((\nios_system_inst|the_processor_0|processor_0|p|reg_4|Q\(14) & \nios_system_inst|the_processor_0|processor_0|p|Equal5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Equal9~1_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q\(14),
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_4|Q\(14),
	datad => \nios_system_inst|the_processor_0|processor_0|p|Equal5~0_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|Selector1~2_combout\);

-- Location: LCFF_X32_Y18_N23
\nios_system_inst|the_processor_0|processor_0|p|reg_1|Q[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|Selector1~6_combout\,
	sload => VCC,
	ena => \nios_system_inst|the_processor_0|processor_0|p|Rin\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_1|Q\(14));

-- Location: LCCOMB_X32_Y18_N22
\nios_system_inst|the_processor_0|processor_0|p|Selector1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Selector1~3_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Selector1~1_combout\) # ((\nios_system_inst|the_processor_0|processor_0|p|Selector1~2_combout\) # 
-- ((\nios_system_inst|the_processor_0|processor_0|p|reg_1|Q\(14) & \nios_system_inst|the_processor_0|processor_0|p|Equal2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Selector1~1_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|Selector1~2_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_1|Q\(14),
	datad => \nios_system_inst|the_processor_0|processor_0|p|Equal2~1_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|Selector1~3_combout\);

-- Location: LCFF_X31_Y18_N19
\nios_system_inst|the_processor_0|processor_0|p|reg_2|Q[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|Selector10~6_combout\,
	sload => VCC,
	ena => \nios_system_inst|the_processor_0|processor_0|p|Rin\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_2|Q\(5));

-- Location: LCFF_X31_Y18_N5
\nios_system_inst|the_processor_0|processor_0|p|reg_5|Q[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|Selector10~6_combout\,
	sload => VCC,
	ena => \nios_system_inst|the_processor_0|processor_0|p|Rin\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_5|Q\(5));

-- Location: LCCOMB_X31_Y18_N18
\nios_system_inst|the_processor_0|processor_0|p|Selector10~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Selector10~1_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|reg_5|Q\(5) & ((\nios_system_inst|the_processor_0|processor_0|p|Equal6~2_combout\) # 
-- ((\nios_system_inst|the_processor_0|processor_0|p|Equal3~1_combout\ & \nios_system_inst|the_processor_0|processor_0|p|reg_2|Q\(5))))) # (!\nios_system_inst|the_processor_0|processor_0|p|reg_5|Q\(5) & 
-- (\nios_system_inst|the_processor_0|processor_0|p|Equal3~1_combout\ & (\nios_system_inst|the_processor_0|processor_0|p|reg_2|Q\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|reg_5|Q\(5),
	datab => \nios_system_inst|the_processor_0|processor_0|p|Equal3~1_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_2|Q\(5),
	datad => \nios_system_inst|the_processor_0|processor_0|p|Equal6~2_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|Selector10~1_combout\);

-- Location: LCFF_X33_Y17_N13
\nios_system_inst|the_processor_0|processor_0|p|reg_0|Q[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|Selector9~6_combout\,
	sload => VCC,
	ena => \nios_system_inst|the_processor_0|processor_0|p|Rin\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_0|Q\(6));

-- Location: LCFF_X33_Y17_N7
\nios_system_inst|the_processor_0|processor_0|p|reg_3|Q[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|Selector9~6_combout\,
	sload => VCC,
	ena => \nios_system_inst|the_processor_0|processor_0|p|Rin\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_3|Q\(6));

-- Location: LCCOMB_X33_Y17_N12
\nios_system_inst|the_processor_0|processor_0|p|Selector9~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Selector9~4_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|reg_3|Q\(6) & ((\nios_system_inst|the_processor_0|processor_0|p|Equal4~0_combout\) # 
-- ((\nios_system_inst|the_processor_0|processor_0|p|Equal1~2_combout\ & \nios_system_inst|the_processor_0|processor_0|p|reg_0|Q\(6))))) # (!\nios_system_inst|the_processor_0|processor_0|p|reg_3|Q\(6) & 
-- (\nios_system_inst|the_processor_0|processor_0|p|Equal1~2_combout\ & (\nios_system_inst|the_processor_0|processor_0|p|reg_0|Q\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|reg_3|Q\(6),
	datab => \nios_system_inst|the_processor_0|processor_0|p|Equal1~2_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_0|Q\(6),
	datad => \nios_system_inst|the_processor_0|processor_0|p|Equal4~0_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|Selector9~4_combout\);

-- Location: LCCOMB_X40_Y18_N12
\nios_system_inst|the_processor_0|processor_0|p|Selector9~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Selector9~5_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Selector9~4_combout\) # ((\nios_system_inst|the_processor_0|processor_0|p|Equal8~0_combout\ & 
-- \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Selector9~4_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|Equal8~0_combout\,
	datad => \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q\(6),
	combout => \nios_system_inst|the_processor_0|processor_0|p|Selector9~5_combout\);

-- Location: LCFF_X31_Y18_N27
\nios_system_inst|the_processor_0|processor_0|p|reg_2|Q[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_processor_0|processor_0|p|reg_2|Q[7]~feeder_combout\,
	ena => \nios_system_inst|the_processor_0|processor_0|p|Rin\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_2|Q\(7));

-- Location: LCFF_X31_Y18_N29
\nios_system_inst|the_processor_0|processor_0|p|reg_5|Q[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|Selector8~6_combout\,
	sload => VCC,
	ena => \nios_system_inst|the_processor_0|processor_0|p|Rin\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_5|Q\(7));

-- Location: LCCOMB_X31_Y18_N28
\nios_system_inst|the_processor_0|processor_0|p|Selector8~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Selector8~1_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Equal6~2_combout\ & ((\nios_system_inst|the_processor_0|processor_0|p|reg_5|Q\(7)) # 
-- ((\nios_system_inst|the_processor_0|processor_0|p|Equal3~1_combout\ & \nios_system_inst|the_processor_0|processor_0|p|reg_2|Q\(7))))) # (!\nios_system_inst|the_processor_0|processor_0|p|Equal6~2_combout\ & 
-- (\nios_system_inst|the_processor_0|processor_0|p|Equal3~1_combout\ & ((\nios_system_inst|the_processor_0|processor_0|p|reg_2|Q\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Equal6~2_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|Equal3~1_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_5|Q\(7),
	datad => \nios_system_inst|the_processor_0|processor_0|p|reg_2|Q\(7),
	combout => \nios_system_inst|the_processor_0|processor_0|p|Selector8~1_combout\);

-- Location: LCFF_X33_Y17_N25
\nios_system_inst|the_processor_0|processor_0|p|reg_0|Q[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_processor_0|processor_0|p|Selector8~6_combout\,
	ena => \nios_system_inst|the_processor_0|processor_0|p|Rin\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_0|Q\(7));

-- Location: LCFF_X34_Y18_N19
\nios_system_inst|the_processor_0|processor_0|p|reg_6|Q[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_processor_0|processor_0|p|Selector7~6_combout\,
	ena => \nios_system_inst|the_processor_0|processor_0|p|Rin\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_6|Q\(8));

-- Location: LCFF_X31_Y18_N7
\nios_system_inst|the_processor_0|processor_0|p|reg_2|Q[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|Selector7~6_combout\,
	sload => VCC,
	ena => \nios_system_inst|the_processor_0|processor_0|p|Rin\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_2|Q\(8));

-- Location: LCFF_X31_Y18_N9
\nios_system_inst|the_processor_0|processor_0|p|reg_5|Q[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|Selector7~6_combout\,
	sload => VCC,
	ena => \nios_system_inst|the_processor_0|processor_0|p|Rin\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_5|Q\(8));

-- Location: LCCOMB_X31_Y18_N6
\nios_system_inst|the_processor_0|processor_0|p|Selector7~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Selector7~1_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|reg_5|Q\(8) & ((\nios_system_inst|the_processor_0|processor_0|p|Equal6~2_combout\) # 
-- ((\nios_system_inst|the_processor_0|processor_0|p|Equal3~1_combout\ & \nios_system_inst|the_processor_0|processor_0|p|reg_2|Q\(8))))) # (!\nios_system_inst|the_processor_0|processor_0|p|reg_5|Q\(8) & 
-- (\nios_system_inst|the_processor_0|processor_0|p|Equal3~1_combout\ & (\nios_system_inst|the_processor_0|processor_0|p|reg_2|Q\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|reg_5|Q\(8),
	datab => \nios_system_inst|the_processor_0|processor_0|p|Equal3~1_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_2|Q\(8),
	datad => \nios_system_inst|the_processor_0|processor_0|p|Equal6~2_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|Selector7~1_combout\);

-- Location: LCFF_X33_Y17_N15
\nios_system_inst|the_processor_0|processor_0|p|reg_0|Q[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|Selector7~6_combout\,
	sload => VCC,
	ena => \nios_system_inst|the_processor_0|processor_0|p|Rin\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_0|Q\(8));

-- Location: LCFF_X33_Y17_N1
\nios_system_inst|the_processor_0|processor_0|p|reg_3|Q[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_processor_0|processor_0|p|reg_3|Q[8]~feeder_combout\,
	ena => \nios_system_inst|the_processor_0|processor_0|p|Rin\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_3|Q\(8));

-- Location: LCCOMB_X33_Y17_N14
\nios_system_inst|the_processor_0|processor_0|p|Selector7~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Selector7~4_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Equal4~0_combout\ & ((\nios_system_inst|the_processor_0|processor_0|p|reg_3|Q\(8)) # 
-- ((\nios_system_inst|the_processor_0|processor_0|p|Equal1~2_combout\ & \nios_system_inst|the_processor_0|processor_0|p|reg_0|Q\(8))))) # (!\nios_system_inst|the_processor_0|processor_0|p|Equal4~0_combout\ & 
-- (\nios_system_inst|the_processor_0|processor_0|p|Equal1~2_combout\ & (\nios_system_inst|the_processor_0|processor_0|p|reg_0|Q\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Equal4~0_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|Equal1~2_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_0|Q\(8),
	datad => \nios_system_inst|the_processor_0|processor_0|p|reg_3|Q\(8),
	combout => \nios_system_inst|the_processor_0|processor_0|p|Selector7~4_combout\);

-- Location: LCFF_X31_Y18_N21
\nios_system_inst|the_processor_0|processor_0|p|reg_5|Q[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|Selector3~6_combout\,
	sload => VCC,
	ena => \nios_system_inst|the_processor_0|processor_0|p|Rin\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_5|Q\(12));

-- Location: LCFF_X32_Y17_N7
\nios_system_inst|the_processor_0|processor_0|p|reg_4|Q[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|Selector3~6_combout\,
	sload => VCC,
	ena => \nios_system_inst|the_processor_0|processor_0|p|Rin\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_4|Q\(12));

-- Location: LCCOMB_X32_Y17_N6
\nios_system_inst|the_processor_0|processor_0|p|Selector3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Selector3~2_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q\(12) & ((\nios_system_inst|the_processor_0|processor_0|p|Equal9~1_combout\) # 
-- ((\nios_system_inst|the_processor_0|processor_0|p|Equal5~0_combout\ & \nios_system_inst|the_processor_0|processor_0|p|reg_4|Q\(12))))) # (!\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q\(12) & 
-- (\nios_system_inst|the_processor_0|processor_0|p|Equal5~0_combout\ & (\nios_system_inst|the_processor_0|processor_0|p|reg_4|Q\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q\(12),
	datab => \nios_system_inst|the_processor_0|processor_0|p|Equal5~0_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_4|Q\(12),
	datad => \nios_system_inst|the_processor_0|processor_0|p|Equal9~1_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|Selector3~2_combout\);

-- Location: LCFF_X33_Y17_N11
\nios_system_inst|the_processor_0|processor_0|p|reg_0|Q[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|Selector3~6_combout\,
	sload => VCC,
	ena => \nios_system_inst|the_processor_0|processor_0|p|Rin\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_0|Q\(12));

-- Location: LCFF_X33_Y19_N1
\nios_system_inst|the_processor_0|processor_0|p|reg_3|Q[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_processor_0|processor_0|p|reg_3|Q[12]~feeder_combout\,
	ena => \nios_system_inst|the_processor_0|processor_0|p|Rin\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_3|Q\(12));

-- Location: LCCOMB_X33_Y17_N10
\nios_system_inst|the_processor_0|processor_0|p|Selector3~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Selector3~5_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Equal4~0_combout\ & ((\nios_system_inst|the_processor_0|processor_0|p|reg_3|Q\(12)) # 
-- ((\nios_system_inst|the_processor_0|processor_0|p|reg_0|Q\(12) & \nios_system_inst|the_processor_0|processor_0|p|Equal1~2_combout\)))) # (!\nios_system_inst|the_processor_0|processor_0|p|Equal4~0_combout\ & 
-- (((\nios_system_inst|the_processor_0|processor_0|p|reg_0|Q\(12) & \nios_system_inst|the_processor_0|processor_0|p|Equal1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Equal4~0_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|reg_3|Q\(12),
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_0|Q\(12),
	datad => \nios_system_inst|the_processor_0|processor_0|p|Equal1~2_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|Selector3~5_combout\);

-- Location: LCFF_X32_Y18_N17
\nios_system_inst|the_processor_0|processor_0|p|reg_4|Q[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|Selector11~6_combout\,
	sload => VCC,
	ena => \nios_system_inst|the_processor_0|processor_0|p|Rin\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_4|Q\(4));

-- Location: LCCOMB_X32_Y18_N16
\nios_system_inst|the_processor_0|processor_0|p|Selector11~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Selector11~2_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q\(4) & ((\nios_system_inst|the_processor_0|processor_0|p|Equal9~1_combout\) # 
-- ((\nios_system_inst|the_processor_0|processor_0|p|Equal5~0_combout\ & \nios_system_inst|the_processor_0|processor_0|p|reg_4|Q\(4))))) # (!\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q\(4) & 
-- (\nios_system_inst|the_processor_0|processor_0|p|Equal5~0_combout\ & (\nios_system_inst|the_processor_0|processor_0|p|reg_4|Q\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q\(4),
	datab => \nios_system_inst|the_processor_0|processor_0|p|Equal5~0_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_4|Q\(4),
	datad => \nios_system_inst|the_processor_0|processor_0|p|Equal9~1_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|Selector11~2_combout\);

-- Location: LCFF_X33_Y19_N29
\nios_system_inst|the_processor_0|processor_0|p|reg_0|Q[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|Selector11~6_combout\,
	sload => VCC,
	ena => \nios_system_inst|the_processor_0|processor_0|p|Rin\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_0|Q\(4));

-- Location: LCCOMB_X41_Y18_N26
\nios_system_inst|the_onchip_memory2_0|wren~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_onchip_memory2_0|wren~0_combout\ = (!\nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(12) & (!\nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(15) & (\nios_system_inst|the_processor_0|processor_0|p|W_D~combout\ 
-- & !\nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(12),
	datab => \nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(15),
	datac => \nios_system_inst|the_processor_0|processor_0|p|W_D~combout\,
	datad => \nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(14),
	combout => \nios_system_inst|the_onchip_memory2_0|wren~0_combout\);

-- Location: LCFF_X49_Y15_N3
\nios_system_inst|the_SEGDISP|data_in[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_SEGDISP|data_in[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_SEGDISP|data_in\(1));

-- Location: LCCOMB_X49_Y18_N20
\nios_system_inst|the_SEGDISP|readdata~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_SEGDISP|readdata~2_combout\ = (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\ & (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\ & 
-- (\nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\ & \nios_system_inst|the_SEGDISP|data_in\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\,
	datac => \nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\,
	datad => \nios_system_inst|the_SEGDISP|data_in\(1),
	combout => \nios_system_inst|the_SEGDISP|readdata~2_combout\);

-- Location: LCFF_X50_Y19_N19
\nios_system_inst|the_LED|data_in[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_LED|data_in[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_LED|data_in\(1));

-- Location: LCCOMB_X49_Y18_N6
\nios_system_inst|the_LED|readdata~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_LED|readdata~2_combout\ = (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\ & (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\ & 
-- (\nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\ & \nios_system_inst|the_LED|data_in\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\,
	datac => \nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\,
	datad => \nios_system_inst|the_LED|data_in\(1),
	combout => \nios_system_inst|the_LED|readdata~2_combout\);

-- Location: LCFF_X49_Y15_N13
\nios_system_inst|the_SEGDISP|data_in[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_SEGDISP|data_in[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_SEGDISP|data_in\(2));

-- Location: LCCOMB_X49_Y18_N16
\nios_system_inst|the_SEGDISP|readdata~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_SEGDISP|readdata~3_combout\ = (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\ & (\nios_system_inst|the_SEGDISP|data_in\(2) & (\nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\ & 
-- !\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\,
	datab => \nios_system_inst|the_SEGDISP|data_in\(2),
	datac => \nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\,
	datad => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\,
	combout => \nios_system_inst|the_SEGDISP|readdata~3_combout\);

-- Location: LCFF_X46_Y19_N7
\nios_system_inst|the_peripheral_0|peripheral_0|asc|mode[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|asc|mode[3]~feeder_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|asc|mode[15]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|mode\(3));

-- Location: LCCOMB_X46_Y19_N4
\nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux28~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux28~2_combout\ = (\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[4]~4_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[4]~5_combout\) # 
-- ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|line_end\(3))))) # (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[4]~4_combout\ & (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[4]~5_combout\ & 
-- ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|mode\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[4]~4_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[4]~5_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_end\(3),
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|asc|mode\(3),
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux28~2_combout\);

-- Location: LCFF_X45_Y19_N27
\nios_system_inst|the_peripheral_0|peripheral_0|asc|line_colour[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(3),
	sload => VCC,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_colour[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_colour\(3));

-- Location: LCCOMB_X45_Y19_N26
\nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux28~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux28~3_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux28~2_combout\ & (((\nios_system_inst|the_peripheral_0|peripheral_0|asc|line_colour\(3)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[4]~5_combout\)))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux28~2_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|asc|line_start\(3) & 
-- ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[4]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_start\(3),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux28~2_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_colour\(3),
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[4]~5_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux28~3_combout\);

-- Location: LCFF_X49_Y15_N15
\nios_system_inst|the_SEGDISP|data_in[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_SEGDISP|data\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_SEGDISP|data_in\(3));

-- Location: LCCOMB_X49_Y18_N4
\nios_system_inst|the_SEGDISP|readdata~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_SEGDISP|readdata~4_combout\ = (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\ & (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\ & 
-- (\nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\ & \nios_system_inst|the_SEGDISP|data_in\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\,
	datac => \nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\,
	datad => \nios_system_inst|the_SEGDISP|data_in\(3),
	combout => \nios_system_inst|the_SEGDISP|readdata~4_combout\);

-- Location: LCFF_X46_Y20_N5
\nios_system_inst|the_peripheral_0|peripheral_0|asc|line_end[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(4),
	sload => VCC,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_end[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_end\(4));

-- Location: LCCOMB_X46_Y20_N4
\nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux27~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux27~2_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[4]~5_combout\ & (\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[4]~4_combout\)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[4]~5_combout\ & ((\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[4]~4_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|asc|line_end\(4))) # 
-- (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[4]~4_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|mode\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[4]~5_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[4]~4_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_end\(4),
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|asc|mode\(4),
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux27~2_combout\);

-- Location: LCFF_X45_Y19_N7
\nios_system_inst|the_peripheral_0|peripheral_0|asc|line_colour[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(4),
	sload => VCC,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_colour[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_colour\(4));

-- Location: LCCOMB_X45_Y19_N6
\nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux27~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux27~3_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux27~2_combout\ & (((\nios_system_inst|the_peripheral_0|peripheral_0|asc|line_colour\(4)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[4]~5_combout\)))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux27~2_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|asc|line_start\(4) & 
-- ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[4]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux27~2_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_start\(4),
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_colour\(4),
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[4]~5_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux27~3_combout\);

-- Location: LCFF_X49_Y15_N25
\nios_system_inst|the_SEGDISP|data_in[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_SEGDISP|data\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_SEGDISP|data_in\(4));

-- Location: LCCOMB_X49_Y18_N24
\nios_system_inst|the_SEGDISP|readdata~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_SEGDISP|readdata~5_combout\ = (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\ & (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\ & 
-- (\nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\ & \nios_system_inst|the_SEGDISP|data_in\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\,
	datac => \nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\,
	datad => \nios_system_inst|the_SEGDISP|data_in\(4),
	combout => \nios_system_inst|the_SEGDISP|readdata~5_combout\);

-- Location: LCFF_X50_Y19_N25
\nios_system_inst|the_LED|data_in[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_LED|data\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_LED|data_in\(4));

-- Location: LCCOMB_X46_Y19_N8
\nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux26~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux26~2_combout\ = (\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[4]~4_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[4]~5_combout\) # 
-- ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|line_end\(5))))) # (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[4]~4_combout\ & (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[4]~5_combout\ & 
-- ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|mode\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[4]~4_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[4]~5_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_end\(5),
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|asc|mode\(5),
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux26~2_combout\);

-- Location: LCFF_X45_Y19_N19
\nios_system_inst|the_peripheral_0|peripheral_0|asc|line_colour[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(5),
	sload => VCC,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_colour[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_colour\(5));

-- Location: LCCOMB_X45_Y19_N18
\nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux26~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux26~3_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux26~2_combout\ & (((\nios_system_inst|the_peripheral_0|peripheral_0|asc|line_colour\(5))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[4]~5_combout\))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux26~2_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[4]~5_combout\ & 
-- ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|line_start\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux26~2_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[4]~5_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_colour\(5),
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_start\(5),
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux26~3_combout\);

-- Location: LCFF_X49_Y15_N19
\nios_system_inst|the_SEGDISP|data_in[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_SEGDISP|data_in[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_SEGDISP|data_in\(5));

-- Location: LCCOMB_X49_Y18_N28
\nios_system_inst|the_SEGDISP|readdata~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_SEGDISP|readdata~6_combout\ = (\nios_system_inst|the_SEGDISP|data_in\(5) & (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\ & (\nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\ & 
-- !\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_SEGDISP|data_in\(5),
	datab => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\,
	datac => \nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\,
	datad => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\,
	combout => \nios_system_inst|the_SEGDISP|readdata~6_combout\);

-- Location: LCFF_X50_Y19_N27
\nios_system_inst|the_LED|data_in[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_LED|data\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_LED|data_in\(5));

-- Location: LCCOMB_X49_Y18_N14
\nios_system_inst|the_LED|readdata~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_LED|readdata~6_combout\ = (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\ & (\nios_system_inst|the_LED|data_in\(5) & (\nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\ & 
-- !\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\,
	datab => \nios_system_inst|the_LED|data_in\(5),
	datac => \nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\,
	datad => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\,
	combout => \nios_system_inst|the_LED|readdata~6_combout\);

-- Location: LCFF_X49_Y15_N29
\nios_system_inst|the_SEGDISP|data_in[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_SEGDISP|data\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_SEGDISP|data_in\(6));

-- Location: LCCOMB_X46_Y19_N16
\nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux24~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux24~2_combout\ = (\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[4]~4_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[4]~5_combout\) # 
-- ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|line_end\(7))))) # (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[4]~4_combout\ & (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[4]~5_combout\ & 
-- ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|mode\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[4]~4_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[4]~5_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_end\(7),
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|asc|mode\(7),
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux24~2_combout\);

-- Location: LCFF_X45_Y19_N3
\nios_system_inst|the_peripheral_0|peripheral_0|asc|line_colour[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(7),
	sload => VCC,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_colour[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_colour\(7));

-- Location: LCCOMB_X45_Y19_N2
\nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux24~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux24~3_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux24~2_combout\ & (((\nios_system_inst|the_peripheral_0|peripheral_0|asc|line_colour\(7))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[4]~5_combout\))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux24~2_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[4]~5_combout\ & 
-- ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|line_start\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux24~2_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[4]~5_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_colour\(7),
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_start\(7),
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux24~3_combout\);

-- Location: LCFF_X47_Y19_N11
\nios_system_inst|the_SEGDISP|data_in[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_SEGDISP|data\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_SEGDISP|data_in\(7));

-- Location: LCCOMB_X47_Y18_N24
\nios_system_inst|the_SEGDISP|readdata~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_SEGDISP|readdata~8_combout\ = (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\ & (\nios_system_inst|the_SEGDISP|data_in\(7) & 
-- (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\ & \nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\,
	datab => \nios_system_inst|the_SEGDISP|data_in\(7),
	datac => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\,
	datad => \nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\,
	combout => \nios_system_inst|the_SEGDISP|readdata~8_combout\);

-- Location: LCFF_X38_Y18_N11
\nios_system_inst|the_SW|data_in[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_SW|data_in[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_SW|data_in\(7));

-- Location: LCFF_X46_Y19_N27
\nios_system_inst|the_peripheral_0|peripheral_0|asc|mode[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(10),
	sload => VCC,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|asc|mode[15]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|mode\(10));

-- Location: LCCOMB_X46_Y19_N0
\nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux21~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux21~2_combout\ = (\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[4]~4_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[4]~5_combout\) # 
-- ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|line_end\(10))))) # (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[4]~4_combout\ & (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[4]~5_combout\ & 
-- ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|mode\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[4]~4_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[4]~5_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_end\(10),
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|asc|mode\(10),
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux21~2_combout\);

-- Location: LCFF_X45_Y20_N3
\nios_system_inst|the_peripheral_0|peripheral_0|asc|line_colour[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(10),
	sload => VCC,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_colour[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_colour\(10));

-- Location: LCCOMB_X45_Y20_N2
\nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux21~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux21~3_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[4]~5_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux21~2_combout\ & 
-- ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|line_colour\(10)))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux21~2_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|asc|line_start\(10))))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[4]~5_combout\ & (((\nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux21~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[4]~5_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_start\(10),
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_colour\(10),
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux21~2_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux21~3_combout\);

-- Location: LCFF_X48_Y19_N21
\nios_system_inst|the_LED|data_in[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_LED|data_in[10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_LED|data_in\(10));

-- Location: LCCOMB_X47_Y18_N4
\nios_system_inst|the_LED|readdata~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_LED|readdata~11_combout\ = (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\ & (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\ & (\nios_system_inst|the_LED|data_in\(10) 
-- & \nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\,
	datac => \nios_system_inst|the_LED|data_in\(10),
	datad => \nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\,
	combout => \nios_system_inst|the_LED|readdata~11_combout\);

-- Location: LCFF_X30_Y18_N23
\nios_system_inst|the_SW|data_in[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_SW|data_in[11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_SW|data_in\(11));

-- Location: LCCOMB_X38_Y18_N4
\nios_system_inst|the_SW|readdata~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_SW|readdata~12_combout\ = (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\ & (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\ & (\nios_system_inst|the_SW|data_in\(11) & 
-- \nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\,
	datac => \nios_system_inst|the_SW|data_in\(11),
	datad => \nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\,
	combout => \nios_system_inst|the_SW|readdata~12_combout\);

-- Location: LCFF_X46_Y20_N13
\nios_system_inst|the_peripheral_0|peripheral_0|asc|mode[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(12),
	sload => VCC,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|asc|mode[15]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|mode\(12));

-- Location: LCCOMB_X46_Y20_N2
\nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux19~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux19~2_combout\ = (\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[4]~4_combout\ & (((\nios_system_inst|the_peripheral_0|peripheral_0|asc|line_end\(12)) # 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[4]~5_combout\)))) # (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[4]~4_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|asc|mode\(12) & 
-- ((!\nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[4]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|asc|mode\(12),
	datab => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[4]~4_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_end\(12),
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[4]~5_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux19~2_combout\);

-- Location: LCFF_X45_Y20_N19
\nios_system_inst|the_peripheral_0|peripheral_0|asc|line_colour[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(12),
	sload => VCC,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_colour[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_colour\(12));

-- Location: LCCOMB_X45_Y20_N18
\nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux19~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux19~3_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[4]~5_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux19~2_combout\ & 
-- ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|line_colour\(12)))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux19~2_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|asc|line_start\(12))))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[4]~5_combout\ & (((\nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux19~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[4]~5_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_start\(12),
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_colour\(12),
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux19~2_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux19~3_combout\);

-- Location: LCFF_X47_Y19_N27
\nios_system_inst|the_SEGDISP|data_in[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_SEGDISP|data_in[12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_SEGDISP|data_in\(12));

-- Location: LCCOMB_X47_Y18_N10
\nios_system_inst|the_SEGDISP|readdata~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_SEGDISP|readdata~13_combout\ = (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\ & (\nios_system_inst|the_SEGDISP|data_in\(12) & 
-- (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\ & \nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\,
	datab => \nios_system_inst|the_SEGDISP|data_in\(12),
	datac => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\,
	datad => \nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\,
	combout => \nios_system_inst|the_SEGDISP|readdata~13_combout\);

-- Location: LCFF_X46_Y20_N1
\nios_system_inst|the_peripheral_0|peripheral_0|asc|mode[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|asc|mode[13]~feeder_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|asc|mode[15]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|mode\(13));

-- Location: LCCOMB_X46_Y20_N6
\nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux18~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux18~2_combout\ = (\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[4]~4_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[4]~5_combout\) # 
-- ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|line_end\(13))))) # (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[4]~4_combout\ & (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[4]~5_combout\ & 
-- ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|mode\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[4]~4_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[4]~5_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_end\(13),
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|asc|mode\(13),
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux18~2_combout\);

-- Location: LCFF_X48_Y20_N27
\nios_system_inst|the_peripheral_0|peripheral_0|asc|line_colour[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(13),
	sload => VCC,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_colour[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_colour\(13));

-- Location: LCCOMB_X48_Y20_N26
\nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux18~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux18~3_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux18~2_combout\ & (((\nios_system_inst|the_peripheral_0|peripheral_0|asc|line_colour\(13))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[4]~5_combout\))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux18~2_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[4]~5_combout\ & 
-- ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|line_start\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux18~2_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[4]~5_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_colour\(13),
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_start\(13),
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux18~3_combout\);

-- Location: LCFF_X45_Y19_N5
\nios_system_inst|the_peripheral_0|peripheral_0|asc|line_start[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(14),
	sload => VCC,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_start[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_start\(14));

-- Location: LCFF_X46_Y20_N21
\nios_system_inst|the_peripheral_0|peripheral_0|asc|mode[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|asc|mode[14]~feeder_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|asc|mode[15]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|mode\(14));

-- Location: LCCOMB_X46_Y20_N18
\nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux17~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux17~2_combout\ = (\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[4]~4_combout\ & (((\nios_system_inst|the_peripheral_0|peripheral_0|asc|line_end\(14)) # 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[4]~5_combout\)))) # (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[4]~4_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|asc|mode\(14) & 
-- ((!\nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[4]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[4]~4_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|asc|mode\(14),
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_end\(14),
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[4]~5_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux17~2_combout\);

-- Location: LCFF_X45_Y19_N31
\nios_system_inst|the_peripheral_0|peripheral_0|asc|line_colour[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(14),
	sload => VCC,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_colour[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_colour\(14));

-- Location: LCCOMB_X45_Y19_N30
\nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux17~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux17~3_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux17~2_combout\ & (((\nios_system_inst|the_peripheral_0|peripheral_0|asc|line_colour\(14)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[4]~5_combout\)))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux17~2_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|asc|line_start\(14) & 
-- ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[4]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux17~2_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_start\(14),
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_colour\(14),
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[4]~5_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux17~3_combout\);

-- Location: LCFF_X40_Y22_N31
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out~7_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out[7]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out\(2));

-- Location: LCCOMB_X24_Y17_N26
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode913w[3]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode913w[3]~1_combout\ = (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[12]~12_combout\ & 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[13]~14_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[14]~16_combout\ & 
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode913w[3]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[12]~12_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[13]~14_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[14]~16_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode913w[3]~0_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode913w[3]~1_combout\);

-- Location: LCCOMB_X36_Y22_N22
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode913w[3]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode913w[3]~0_combout\ = (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[15]~18_combout\ & 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode1005w[3]~2_combout\ & (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[13]~14_combout\ & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[16]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[15]~18_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode1005w[3]~2_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[13]~14_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[16]~20_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode913w[3]~0_combout\);

-- Location: LCCOMB_X25_Y17_N26
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode1035w[3]\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode1035w\(3) = (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[14]~16_combout\ & 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[15]~18_combout\ & (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[16]~20_combout\ & 
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode1035w[3]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[14]~16_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[15]~18_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[16]~20_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode1035w[3]~0_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode1035w\(3));

-- Location: LCCOMB_X35_Y20_N20
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode1035w[3]\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode1035w\(3) = (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[13]~14_combout\ & 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[15]~18_combout\ & (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[16]~20_combout\ & 
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode1015w[3]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[13]~14_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[15]~18_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[16]~20_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode1015w[3]~2_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode1035w\(3));

-- Location: LCCOMB_X24_Y17_N28
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode1025w[3]\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode1025w\(3) = (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[12]~12_combout\ & 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[13]~14_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[14]~16_combout\ & 
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode955w\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[12]~12_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[13]~14_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[14]~16_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode955w\(2),
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode1025w\(3));

-- Location: LCCOMB_X36_Y22_N16
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode1025w[3]\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode1025w\(3) = (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[15]~18_combout\ & 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode1005w[3]~2_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[13]~14_combout\ & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[16]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[15]~18_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode1005w[3]~2_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[13]~14_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[16]~20_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode1025w\(3));

-- Location: LCFF_X33_Y18_N11
\nios_system_inst|the_processor_0|processor_0|p|reg_2|Q[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|Selector12~6_combout\,
	sload => VCC,
	ena => \nios_system_inst|the_processor_0|processor_0|p|Rin\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_2|Q\(3));

-- Location: LCFF_X34_Y18_N15
\nios_system_inst|the_processor_0|processor_0|p|reg_5|Q[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|Selector12~6_combout\,
	sload => VCC,
	ena => \nios_system_inst|the_processor_0|processor_0|p|Rin\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_5|Q\(3));

-- Location: LCCOMB_X33_Y18_N10
\nios_system_inst|the_processor_0|processor_0|p|Selector12~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Selector12~1_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Equal3~1_combout\ & ((\nios_system_inst|the_processor_0|processor_0|p|reg_2|Q\(3)) # 
-- ((\nios_system_inst|the_processor_0|processor_0|p|reg_5|Q\(3) & \nios_system_inst|the_processor_0|processor_0|p|Equal6~2_combout\)))) # (!\nios_system_inst|the_processor_0|processor_0|p|Equal3~1_combout\ & 
-- (\nios_system_inst|the_processor_0|processor_0|p|reg_5|Q\(3) & ((\nios_system_inst|the_processor_0|processor_0|p|Equal6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Equal3~1_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|reg_5|Q\(3),
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_2|Q\(3),
	datad => \nios_system_inst|the_processor_0|processor_0|p|Equal6~2_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|Selector12~1_combout\);

-- Location: LCFF_X33_Y19_N11
\nios_system_inst|the_processor_0|processor_0|p|reg_3|Q[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|Selector12~6_combout\,
	sload => VCC,
	ena => \nios_system_inst|the_processor_0|processor_0|p|Rin\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_3|Q\(3));

-- Location: LCFF_X32_Y18_N15
\nios_system_inst|the_processor_0|processor_0|p|reg_4|Q[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|Selector14~7_combout\,
	sload => VCC,
	ena => \nios_system_inst|the_processor_0|processor_0|p|Rin\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_4|Q\(1));

-- Location: LCCOMB_X32_Y18_N14
\nios_system_inst|the_processor_0|processor_0|p|Selector14~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Selector14~3_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Equal9~1_combout\ & ((\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q\(1)) # 
-- ((\nios_system_inst|the_processor_0|processor_0|p|reg_4|Q\(1) & \nios_system_inst|the_processor_0|processor_0|p|Equal5~0_combout\)))) # (!\nios_system_inst|the_processor_0|processor_0|p|Equal9~1_combout\ & 
-- (((\nios_system_inst|the_processor_0|processor_0|p|reg_4|Q\(1) & \nios_system_inst|the_processor_0|processor_0|p|Equal5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Equal9~1_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q\(1),
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_4|Q\(1),
	datad => \nios_system_inst|the_processor_0|processor_0|p|Equal5~0_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|Selector14~3_combout\);

-- Location: LCFF_X33_Y19_N17
\nios_system_inst|the_processor_0|processor_0|p|reg_3|Q[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|Selector14~7_combout\,
	sload => VCC,
	ena => \nios_system_inst|the_processor_0|processor_0|p|Rin\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_3|Q\(1));

-- Location: LCFF_X33_Y18_N9
\nios_system_inst|the_processor_0|processor_0|p|reg_2|Q[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|Selector6~6_combout\,
	sload => VCC,
	ena => \nios_system_inst|the_processor_0|processor_0|p|Rin\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_2|Q\(9));

-- Location: LCFF_X34_Y18_N11
\nios_system_inst|the_processor_0|processor_0|p|reg_5|Q[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_processor_0|processor_0|p|reg_5|Q[9]~feeder_combout\,
	ena => \nios_system_inst|the_processor_0|processor_0|p|Rin\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_5|Q\(9));

-- Location: LCCOMB_X33_Y18_N8
\nios_system_inst|the_processor_0|processor_0|p|Selector6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Selector6~1_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Equal3~1_combout\ & ((\nios_system_inst|the_processor_0|processor_0|p|reg_2|Q\(9)) # 
-- ((\nios_system_inst|the_processor_0|processor_0|p|reg_5|Q\(9) & \nios_system_inst|the_processor_0|processor_0|p|Equal6~2_combout\)))) # (!\nios_system_inst|the_processor_0|processor_0|p|Equal3~1_combout\ & 
-- (\nios_system_inst|the_processor_0|processor_0|p|reg_5|Q\(9) & ((\nios_system_inst|the_processor_0|processor_0|p|Equal6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Equal3~1_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|reg_5|Q\(9),
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_2|Q\(9),
	datad => \nios_system_inst|the_processor_0|processor_0|p|Equal6~2_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|Selector6~1_combout\);

-- Location: LCFF_X32_Y17_N13
\nios_system_inst|the_processor_0|processor_0|p|reg_4|Q[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|Selector6~6_combout\,
	sload => VCC,
	ena => \nios_system_inst|the_processor_0|processor_0|p|Rin\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_4|Q\(9));

-- Location: LCCOMB_X32_Y17_N12
\nios_system_inst|the_processor_0|processor_0|p|Selector6~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Selector6~2_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q\(9) & ((\nios_system_inst|the_processor_0|processor_0|p|Equal9~1_combout\) # 
-- ((\nios_system_inst|the_processor_0|processor_0|p|Equal5~0_combout\ & \nios_system_inst|the_processor_0|processor_0|p|reg_4|Q\(9))))) # (!\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q\(9) & 
-- (\nios_system_inst|the_processor_0|processor_0|p|Equal5~0_combout\ & (\nios_system_inst|the_processor_0|processor_0|p|reg_4|Q\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q\(9),
	datab => \nios_system_inst|the_processor_0|processor_0|p|Equal5~0_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_4|Q\(9),
	datad => \nios_system_inst|the_processor_0|processor_0|p|Equal9~1_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|Selector6~2_combout\);

-- Location: LCFF_X33_Y18_N19
\nios_system_inst|the_processor_0|processor_0|p|reg_1|Q[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|Selector6~6_combout\,
	sload => VCC,
	ena => \nios_system_inst|the_processor_0|processor_0|p|Rin\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_1|Q\(9));

-- Location: LCCOMB_X33_Y18_N18
\nios_system_inst|the_processor_0|processor_0|p|Selector6~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Selector6~3_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Selector6~2_combout\) # ((\nios_system_inst|the_processor_0|processor_0|p|Selector6~1_combout\) # 
-- ((\nios_system_inst|the_processor_0|processor_0|p|reg_1|Q\(9) & \nios_system_inst|the_processor_0|processor_0|p|Equal2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Selector6~2_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|Selector6~1_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_1|Q\(9),
	datad => \nios_system_inst|the_processor_0|processor_0|p|Equal2~1_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|Selector6~3_combout\);

-- Location: LCFF_X33_Y19_N7
\nios_system_inst|the_processor_0|processor_0|p|reg_3|Q[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|Selector6~6_combout\,
	sload => VCC,
	ena => \nios_system_inst|the_processor_0|processor_0|p|Rin\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_3|Q\(9));

-- Location: LCFF_X33_Y18_N13
\nios_system_inst|the_processor_0|processor_0|p|reg_2|Q[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|Selector5~6_combout\,
	sload => VCC,
	ena => \nios_system_inst|the_processor_0|processor_0|p|Rin\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_2|Q\(10));

-- Location: LCFF_X34_Y18_N29
\nios_system_inst|the_processor_0|processor_0|p|reg_5|Q[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|Selector5~6_combout\,
	sload => VCC,
	ena => \nios_system_inst|the_processor_0|processor_0|p|Rin\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_5|Q\(10));

-- Location: LCCOMB_X33_Y18_N12
\nios_system_inst|the_processor_0|processor_0|p|Selector5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Selector5~1_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Equal3~1_combout\ & ((\nios_system_inst|the_processor_0|processor_0|p|reg_2|Q\(10)) # 
-- ((\nios_system_inst|the_processor_0|processor_0|p|Equal6~2_combout\ & \nios_system_inst|the_processor_0|processor_0|p|reg_5|Q\(10))))) # (!\nios_system_inst|the_processor_0|processor_0|p|Equal3~1_combout\ & 
-- (\nios_system_inst|the_processor_0|processor_0|p|Equal6~2_combout\ & ((\nios_system_inst|the_processor_0|processor_0|p|reg_5|Q\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Equal3~1_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|Equal6~2_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_2|Q\(10),
	datad => \nios_system_inst|the_processor_0|processor_0|p|reg_5|Q\(10),
	combout => \nios_system_inst|the_processor_0|processor_0|p|Selector5~1_combout\);

-- Location: LCFF_X32_Y17_N23
\nios_system_inst|the_processor_0|processor_0|p|reg_4|Q[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|Selector5~6_combout\,
	sload => VCC,
	ena => \nios_system_inst|the_processor_0|processor_0|p|Rin\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_4|Q\(10));

-- Location: LCCOMB_X32_Y17_N22
\nios_system_inst|the_processor_0|processor_0|p|Selector5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Selector5~2_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q\(10) & ((\nios_system_inst|the_processor_0|processor_0|p|Equal9~1_combout\) # 
-- ((\nios_system_inst|the_processor_0|processor_0|p|Equal5~0_combout\ & \nios_system_inst|the_processor_0|processor_0|p|reg_4|Q\(10))))) # (!\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q\(10) & 
-- (\nios_system_inst|the_processor_0|processor_0|p|Equal5~0_combout\ & (\nios_system_inst|the_processor_0|processor_0|p|reg_4|Q\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q\(10),
	datab => \nios_system_inst|the_processor_0|processor_0|p|Equal5~0_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_4|Q\(10),
	datad => \nios_system_inst|the_processor_0|processor_0|p|Equal9~1_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|Selector5~2_combout\);

-- Location: LCFF_X33_Y18_N15
\nios_system_inst|the_processor_0|processor_0|p|reg_1|Q[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|Selector5~6_combout\,
	sload => VCC,
	ena => \nios_system_inst|the_processor_0|processor_0|p|Rin\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_1|Q\(10));

-- Location: LCCOMB_X33_Y18_N14
\nios_system_inst|the_processor_0|processor_0|p|Selector5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Selector5~3_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Selector5~1_combout\) # ((\nios_system_inst|the_processor_0|processor_0|p|Selector5~2_combout\) # 
-- ((\nios_system_inst|the_processor_0|processor_0|p|reg_1|Q\(10) & \nios_system_inst|the_processor_0|processor_0|p|Equal2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Selector5~1_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|Selector5~2_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_1|Q\(10),
	datad => \nios_system_inst|the_processor_0|processor_0|p|Equal2~1_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|Selector5~3_combout\);

-- Location: LCFF_X33_Y19_N3
\nios_system_inst|the_processor_0|processor_0|p|reg_3|Q[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|Selector5~6_combout\,
	sload => VCC,
	ena => \nios_system_inst|the_processor_0|processor_0|p|Rin\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_3|Q\(10));

-- Location: LCFF_X37_Y18_N13
\nios_system_inst|the_processor_0|processor_0|p|reg_6|Q[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|Selector4~6_combout\,
	sload => VCC,
	ena => \nios_system_inst|the_processor_0|processor_0|p|Rin\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_6|Q\(11));

-- Location: LCCOMB_X37_Y18_N12
\nios_system_inst|the_processor_0|processor_0|p|Selector4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Selector4~0_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Equal10~1_combout\ & ((\nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[11]~40_combout\) # 
-- ((\nios_system_inst|the_processor_0|processor_0|p|Equal7~0_combout\ & \nios_system_inst|the_processor_0|processor_0|p|reg_6|Q\(11))))) # (!\nios_system_inst|the_processor_0|processor_0|p|Equal10~1_combout\ & 
-- (\nios_system_inst|the_processor_0|processor_0|p|Equal7~0_combout\ & (\nios_system_inst|the_processor_0|processor_0|p|reg_6|Q\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Equal10~1_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|Equal7~0_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_6|Q\(11),
	datad => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[11]~40_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|Selector4~0_combout\);

-- Location: LCFF_X32_Y17_N9
\nios_system_inst|the_processor_0|processor_0|p|reg_4|Q[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|Selector4~6_combout\,
	sload => VCC,
	ena => \nios_system_inst|the_processor_0|processor_0|p|Rin\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_4|Q\(11));

-- Location: LCCOMB_X32_Y17_N8
\nios_system_inst|the_processor_0|processor_0|p|Selector4~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Selector4~2_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q\(11) & ((\nios_system_inst|the_processor_0|processor_0|p|Equal9~1_combout\) # 
-- ((\nios_system_inst|the_processor_0|processor_0|p|Equal5~0_combout\ & \nios_system_inst|the_processor_0|processor_0|p|reg_4|Q\(11))))) # (!\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q\(11) & 
-- (\nios_system_inst|the_processor_0|processor_0|p|Equal5~0_combout\ & (\nios_system_inst|the_processor_0|processor_0|p|reg_4|Q\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q\(11),
	datab => \nios_system_inst|the_processor_0|processor_0|p|Equal5~0_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_4|Q\(11),
	datad => \nios_system_inst|the_processor_0|processor_0|p|Equal9~1_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|Selector4~2_combout\);

-- Location: LCFF_X33_Y19_N5
\nios_system_inst|the_processor_0|processor_0|p|reg_0|Q[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|Selector4~6_combout\,
	sload => VCC,
	ena => \nios_system_inst|the_processor_0|processor_0|p|Rin\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_0|Q\(11));

-- Location: LCFF_X34_Y19_N31
\nios_system_inst|the_processor_0|processor_0|p|reg_3|Q[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|Selector4~6_combout\,
	sload => VCC,
	ena => \nios_system_inst|the_processor_0|processor_0|p|Rin\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_3|Q\(11));

-- Location: LCCOMB_X33_Y19_N4
\nios_system_inst|the_processor_0|processor_0|p|Selector4~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Selector4~4_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|reg_3|Q\(11) & ((\nios_system_inst|the_processor_0|processor_0|p|Equal4~0_combout\) # 
-- ((\nios_system_inst|the_processor_0|processor_0|p|Equal1~2_combout\ & \nios_system_inst|the_processor_0|processor_0|p|reg_0|Q\(11))))) # (!\nios_system_inst|the_processor_0|processor_0|p|reg_3|Q\(11) & 
-- (\nios_system_inst|the_processor_0|processor_0|p|Equal1~2_combout\ & (\nios_system_inst|the_processor_0|processor_0|p|reg_0|Q\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|reg_3|Q\(11),
	datab => \nios_system_inst|the_processor_0|processor_0|p|Equal1~2_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_0|Q\(11),
	datad => \nios_system_inst|the_processor_0|processor_0|p|Equal4~0_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|Selector4~4_combout\);

-- Location: LCFF_X33_Y18_N21
\nios_system_inst|the_processor_0|processor_0|p|reg_2|Q[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|Selector2~6_combout\,
	sload => VCC,
	ena => \nios_system_inst|the_processor_0|processor_0|p|Rin\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_2|Q\(13));

-- Location: LCFF_X34_Y18_N25
\nios_system_inst|the_processor_0|processor_0|p|reg_5|Q[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_processor_0|processor_0|p|reg_5|Q[13]~feeder_combout\,
	ena => \nios_system_inst|the_processor_0|processor_0|p|Rin\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_5|Q\(13));

-- Location: LCCOMB_X33_Y18_N20
\nios_system_inst|the_processor_0|processor_0|p|Selector2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Selector2~1_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Equal3~1_combout\ & ((\nios_system_inst|the_processor_0|processor_0|p|reg_2|Q\(13)) # 
-- ((\nios_system_inst|the_processor_0|processor_0|p|Equal6~2_combout\ & \nios_system_inst|the_processor_0|processor_0|p|reg_5|Q\(13))))) # (!\nios_system_inst|the_processor_0|processor_0|p|Equal3~1_combout\ & 
-- (\nios_system_inst|the_processor_0|processor_0|p|Equal6~2_combout\ & ((\nios_system_inst|the_processor_0|processor_0|p|reg_5|Q\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Equal3~1_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|Equal6~2_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_2|Q\(13),
	datad => \nios_system_inst|the_processor_0|processor_0|p|reg_5|Q\(13),
	combout => \nios_system_inst|the_processor_0|processor_0|p|Selector2~1_combout\);

-- Location: LCFF_X32_Y17_N27
\nios_system_inst|the_processor_0|processor_0|p|reg_4|Q[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|Selector2~6_combout\,
	sload => VCC,
	ena => \nios_system_inst|the_processor_0|processor_0|p|Rin\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_4|Q\(13));

-- Location: LCCOMB_X32_Y17_N26
\nios_system_inst|the_processor_0|processor_0|p|Selector2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Selector2~2_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q\(13) & ((\nios_system_inst|the_processor_0|processor_0|p|Equal9~1_combout\) # 
-- ((\nios_system_inst|the_processor_0|processor_0|p|Equal5~0_combout\ & \nios_system_inst|the_processor_0|processor_0|p|reg_4|Q\(13))))) # (!\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q\(13) & 
-- (\nios_system_inst|the_processor_0|processor_0|p|Equal5~0_combout\ & (\nios_system_inst|the_processor_0|processor_0|p|reg_4|Q\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q\(13),
	datab => \nios_system_inst|the_processor_0|processor_0|p|Equal5~0_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_4|Q\(13),
	datad => \nios_system_inst|the_processor_0|processor_0|p|Equal9~1_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|Selector2~2_combout\);

-- Location: LCFF_X33_Y18_N31
\nios_system_inst|the_processor_0|processor_0|p|reg_1|Q[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|Selector2~6_combout\,
	sload => VCC,
	ena => \nios_system_inst|the_processor_0|processor_0|p|Rin\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_1|Q\(13));

-- Location: LCCOMB_X33_Y18_N30
\nios_system_inst|the_processor_0|processor_0|p|Selector2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Selector2~3_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Selector2~1_combout\) # ((\nios_system_inst|the_processor_0|processor_0|p|Selector2~2_combout\) # 
-- ((\nios_system_inst|the_processor_0|processor_0|p|reg_1|Q\(13) & \nios_system_inst|the_processor_0|processor_0|p|Equal2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Selector2~1_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|Selector2~2_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_1|Q\(13),
	datad => \nios_system_inst|the_processor_0|processor_0|p|Equal2~1_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|Selector2~3_combout\);

-- Location: LCFF_X33_Y18_N25
\nios_system_inst|the_processor_0|processor_0|p|reg_2|Q[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|Selector13~7_combout\,
	sload => VCC,
	ena => \nios_system_inst|the_processor_0|processor_0|p|Rin\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_2|Q\(2));

-- Location: LCFF_X34_Y18_N5
\nios_system_inst|the_processor_0|processor_0|p|reg_5|Q[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|Selector13~7_combout\,
	sload => VCC,
	ena => \nios_system_inst|the_processor_0|processor_0|p|Rin\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_5|Q\(2));

-- Location: LCCOMB_X33_Y18_N24
\nios_system_inst|the_processor_0|processor_0|p|Selector13~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Selector13~2_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Equal3~1_combout\ & ((\nios_system_inst|the_processor_0|processor_0|p|reg_2|Q\(2)) # 
-- ((\nios_system_inst|the_processor_0|processor_0|p|Equal6~2_combout\ & \nios_system_inst|the_processor_0|processor_0|p|reg_5|Q\(2))))) # (!\nios_system_inst|the_processor_0|processor_0|p|Equal3~1_combout\ & 
-- (\nios_system_inst|the_processor_0|processor_0|p|Equal6~2_combout\ & ((\nios_system_inst|the_processor_0|processor_0|p|reg_5|Q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Equal3~1_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|Equal6~2_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_2|Q\(2),
	datad => \nios_system_inst|the_processor_0|processor_0|p|reg_5|Q\(2),
	combout => \nios_system_inst|the_processor_0|processor_0|p|Selector13~2_combout\);

-- Location: LCFF_X34_Y19_N7
\nios_system_inst|the_processor_0|processor_0|p|reg_0|Q[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|Selector13~7_combout\,
	sload => VCC,
	ena => \nios_system_inst|the_processor_0|processor_0|p|Rin\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_0|Q\(2));

-- Location: LCFF_X34_Y19_N1
\nios_system_inst|the_processor_0|processor_0|p|reg_3|Q[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|Selector13~7_combout\,
	sload => VCC,
	ena => \nios_system_inst|the_processor_0|processor_0|p|Rin\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_3|Q\(2));

-- Location: LCCOMB_X34_Y19_N6
\nios_system_inst|the_processor_0|processor_0|p|Selector13~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Selector13~5_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Equal4~0_combout\ & ((\nios_system_inst|the_processor_0|processor_0|p|reg_3|Q\(2)) # 
-- ((\nios_system_inst|the_processor_0|processor_0|p|Equal1~2_combout\ & \nios_system_inst|the_processor_0|processor_0|p|reg_0|Q\(2))))) # (!\nios_system_inst|the_processor_0|processor_0|p|Equal4~0_combout\ & 
-- (\nios_system_inst|the_processor_0|processor_0|p|Equal1~2_combout\ & (\nios_system_inst|the_processor_0|processor_0|p|reg_0|Q\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Equal4~0_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|Equal1~2_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_0|Q\(2),
	datad => \nios_system_inst|the_processor_0|processor_0|p|reg_3|Q\(2),
	combout => \nios_system_inst|the_processor_0|processor_0|p|Selector13~5_combout\);

-- Location: LCFF_X34_Y18_N1
\nios_system_inst|the_processor_0|processor_0|p|reg_5|Q[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|Selector15~7_combout\,
	sload => VCC,
	ena => \nios_system_inst|the_processor_0|processor_0|p|Rin\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_5|Q\(0));

-- Location: LCFF_X32_Y17_N5
\nios_system_inst|the_processor_0|processor_0|p|reg_4|Q[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|Selector15~7_combout\,
	sload => VCC,
	ena => \nios_system_inst|the_processor_0|processor_0|p|Rin\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_4|Q\(0));

-- Location: LCCOMB_X32_Y17_N4
\nios_system_inst|the_processor_0|processor_0|p|Selector15~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Selector15~3_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q\(0) & ((\nios_system_inst|the_processor_0|processor_0|p|Equal9~1_combout\) # 
-- ((\nios_system_inst|the_processor_0|processor_0|p|Equal5~0_combout\ & \nios_system_inst|the_processor_0|processor_0|p|reg_4|Q\(0))))) # (!\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q\(0) & 
-- (\nios_system_inst|the_processor_0|processor_0|p|Equal5~0_combout\ & (\nios_system_inst|the_processor_0|processor_0|p|reg_4|Q\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q\(0),
	datab => \nios_system_inst|the_processor_0|processor_0|p|Equal5~0_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_4|Q\(0),
	datad => \nios_system_inst|the_processor_0|processor_0|p|Equal9~1_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|Selector15~3_combout\);

-- Location: LCFF_X34_Y19_N13
\nios_system_inst|the_processor_0|processor_0|p|reg_0|Q[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|Selector15~7_combout\,
	sload => VCC,
	ena => \nios_system_inst|the_processor_0|processor_0|p|Rin\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_0|Q\(0));

-- Location: LCFF_X34_Y19_N23
\nios_system_inst|the_processor_0|processor_0|p|reg_3|Q[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_processor_0|processor_0|p|reg_3|Q[0]~feeder_combout\,
	ena => \nios_system_inst|the_processor_0|processor_0|p|Rin\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_3|Q\(0));

-- Location: LCCOMB_X34_Y19_N12
\nios_system_inst|the_processor_0|processor_0|p|Selector15~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Selector15~5_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Equal4~0_combout\ & ((\nios_system_inst|the_processor_0|processor_0|p|reg_3|Q\(0)) # 
-- ((\nios_system_inst|the_processor_0|processor_0|p|Equal1~2_combout\ & \nios_system_inst|the_processor_0|processor_0|p|reg_0|Q\(0))))) # (!\nios_system_inst|the_processor_0|processor_0|p|Equal4~0_combout\ & 
-- (\nios_system_inst|the_processor_0|processor_0|p|Equal1~2_combout\ & (\nios_system_inst|the_processor_0|processor_0|p|reg_0|Q\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Equal4~0_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|Equal1~2_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_0|Q\(0),
	datad => \nios_system_inst|the_processor_0|processor_0|p|reg_3|Q\(0),
	combout => \nios_system_inst|the_processor_0|processor_0|p|Selector15~5_combout\);

-- Location: LCCOMB_X46_Y18_N4
\nios_system_inst|the_SEGDISP_avalon_parallel_port_slave|processor_0_read_data_valid_SEGDISP_avalon_parallel_port_slave_shift_register_in\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_SEGDISP_avalon_parallel_port_slave|processor_0_read_data_valid_SEGDISP_avalon_parallel_port_slave_shift_register_in~combout\ = (!\nios_system_inst|the_processor_0|processor_0|p|W_D~combout\ & 
-- (!\nios_system_inst|the_SEGDISP_avalon_parallel_port_slave|processor_0_read_data_valid_SEGDISP_avalon_parallel_port_slave_shift_register~regout\ & \nios_system_inst|the_SEGDISP_avalon_parallel_port_slave|Equal0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_processor_0|processor_0|p|W_D~combout\,
	datac => \nios_system_inst|the_SEGDISP_avalon_parallel_port_slave|processor_0_read_data_valid_SEGDISP_avalon_parallel_port_slave_shift_register~regout\,
	datad => \nios_system_inst|the_SEGDISP_avalon_parallel_port_slave|Equal0~1_combout\,
	combout => \nios_system_inst|the_SEGDISP_avalon_parallel_port_slave|processor_0_read_data_valid_SEGDISP_avalon_parallel_port_slave_shift_register_in~combout\);

-- Location: LCCOMB_X46_Y20_N12
\nios_system_inst|the_peripheral_0|peripheral_0|asc|go~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|asc|go~2_combout\ = (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|mode\(15) & (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|mode\(14) & 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|mode\(12) & !\nios_system_inst|the_peripheral_0|peripheral_0|asc|mode\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|asc|mode\(15),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|asc|mode\(14),
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|asc|mode\(12),
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|asc|mode\(13),
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|go~2_combout\);

-- Location: LCCOMB_X44_Y18_N24
\nios_system_inst|the_peripheral_0|peripheral_0|asc|status~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|asc|status~35_combout\ = (\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\ & (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\ & 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q.Done~regout\ & !\nios_system_inst|the_processor_0|processor_0|p|W_D~combout\))) # (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\ & 
-- (\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\ & (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q.Done~regout\ & \nios_system_inst|the_processor_0|processor_0|p|W_D~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q.Done~regout\,
	datad => \nios_system_inst|the_processor_0|processor_0|p|W_D~combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|status~35_combout\);

-- Location: LCCOMB_X44_Y18_N2
\nios_system_inst|the_peripheral_0|peripheral_0|asc|status~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|asc|status~36_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|W_D~combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|asc|mode\(0) & 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|asc|go~6_combout\))) # (!\nios_system_inst|the_processor_0|processor_0|p|W_D~combout\ & (((\nios_system_inst|the_peripheral_0_s1|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|W_D~combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|asc|mode\(0),
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|asc|go~6_combout\,
	datad => \nios_system_inst|the_peripheral_0_s1|Equal0~0_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|status~36_combout\);

-- Location: LCCOMB_X44_Y18_N4
\nios_system_inst|the_peripheral_0|peripheral_0|asc|status~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|asc|status~37_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q.Done~regout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|status.00000000000000000000000000000001~regout\) # 
-- ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|status~36_combout\ & !\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[4]~4_combout\)))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q.Done~regout\ & 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|asc|status~36_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|status.00000000000000000000000000000001~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q.Done~regout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|asc|status~36_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[4]~4_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|asc|status.00000000000000000000000000000001~regout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|status~37_combout\);

-- Location: LCCOMB_X44_Y18_N28
\nios_system_inst|the_peripheral_0|peripheral_0|asc|status~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|asc|status~38_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|asc|status~35_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|status~37_combout\ & 
-- ((!\nios_system_inst|the_peripheral_0|peripheral_0|asc|mode[15]~5_combout\) # (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|status.00000000000000000000000000000001~regout\))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|status~37_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|asc|status.00000000000000000000000000000001~regout\)))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|status~35_combout\ 
-- & (((\nios_system_inst|the_peripheral_0|peripheral_0|asc|status.00000000000000000000000000000001~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|asc|status~35_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|asc|status~37_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|asc|status.00000000000000000000000000000001~regout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|asc|mode[15]~5_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|status~38_combout\);

-- Location: LCCOMB_X38_Y16_N2
\nios_system_inst|the_processor_0|processor_0|p|Mux20~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Mux20~3_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(0) & (((\nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(6) & 
-- \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(8))))) # (!\nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(0) & (\nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(7) & 
-- ((!\nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(7),
	datab => \nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(0),
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(6),
	datad => \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(8),
	combout => \nios_system_inst|the_processor_0|processor_0|p|Mux20~3_combout\);

-- Location: LCCOMB_X32_Y18_N12
\nios_system_inst|the_processor_0|processor_0|p|Equal0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Equal0~3_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q\(6)) # ((\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q\(1)) # 
-- ((\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q\(4)) # (\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q\(6),
	datab => \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q\(1),
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q\(4),
	datad => \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q\(2),
	combout => \nios_system_inst|the_processor_0|processor_0|p|Equal0~3_combout\);

-- Location: LCCOMB_X38_Y16_N4
\nios_system_inst|the_processor_0|processor_0|p|Mux20~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Mux20~4_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(7) & (((\nios_system_inst|the_processor_0|processor_0|p|Equal0~4_combout\ & 
-- \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(8))))) # (!\nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(7) & (((\nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(8))) # 
-- (!\nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(7),
	datab => \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(6),
	datac => \nios_system_inst|the_processor_0|processor_0|p|Equal0~4_combout\,
	datad => \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(8),
	combout => \nios_system_inst|the_processor_0|processor_0|p|Mux20~4_combout\);

-- Location: LCCOMB_X38_Y16_N14
\nios_system_inst|the_processor_0|processor_0|p|Mux20~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Mux20~5_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(7) & (\nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(0) & 
-- !\nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(7),
	datab => \nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(0),
	datad => \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(8),
	combout => \nios_system_inst|the_processor_0|processor_0|p|Mux20~5_combout\);

-- Location: LCCOMB_X37_Y17_N26
\nios_system_inst|the_processor_0|processor_0|p|Mux26~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Mux26~0_combout\ = (!\nios_system_inst|the_processor_0|processor_0|p|Mux20~5_combout\ & (\nios_system_inst|the_processor_0|processor_0|p|Mux20~3_combout\ & 
-- ((\nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(0)) # (!\nios_system_inst|the_processor_0|processor_0|p|Mux20~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Mux20~5_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|Mux20~4_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(0),
	datad => \nios_system_inst|the_processor_0|processor_0|p|Mux20~3_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|Mux26~0_combout\);

-- Location: LCCOMB_X36_Y16_N16
\nios_system_inst|the_processor_0|processor_0|p|Mux26~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Mux26~1_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Mux26~0_combout\ & (!\nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(3) & 
-- (\nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(5) & \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Mux26~0_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(3),
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(5),
	datad => \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(4),
	combout => \nios_system_inst|the_processor_0|processor_0|p|Mux26~1_combout\);

-- Location: LCFF_X37_Y17_N3
\nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[7]~28_combout\,
	ena => \nios_system_inst|the_processor_0|processor_0|p|IRin~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(0));

-- Location: LCCOMB_X37_Y17_N20
\nios_system_inst|the_processor_0|processor_0|p|Mux26~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Mux26~2_combout\ = (!\nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(0) & ((\nios_system_inst|the_processor_0|processor_0|p|Mux20~5_combout\) # 
-- ((\nios_system_inst|the_processor_0|processor_0|p|Mux20~4_combout\ & !\nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(0),
	datab => \nios_system_inst|the_processor_0|processor_0|p|Mux20~4_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(0),
	datad => \nios_system_inst|the_processor_0|processor_0|p|Mux20~5_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|Mux26~2_combout\);

-- Location: LCFF_X48_Y18_N21
\nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[8]~31_combout\,
	ena => \nios_system_inst|the_processor_0|processor_0|p|IRin~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(1));

-- Location: LCCOMB_X48_Y18_N8
\nios_system_inst|the_processor_0|processor_0|p|Mux26~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Mux26~3_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(1) & \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(1),
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(2),
	combout => \nios_system_inst|the_processor_0|processor_0|p|Mux26~3_combout\);

-- Location: LCCOMB_X35_Y16_N6
\nios_system_inst|the_processor_0|processor_0|p|Mux26~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Mux26~4_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Mux20~2_combout\ & ((\nios_system_inst|the_processor_0|processor_0|p|Mux26~1_combout\) # 
-- ((\nios_system_inst|the_processor_0|processor_0|p|Mux26~2_combout\ & \nios_system_inst|the_processor_0|processor_0|p|Mux26~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Mux26~2_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|Mux20~2_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|Mux26~1_combout\,
	datad => \nios_system_inst|the_processor_0|processor_0|p|Mux26~3_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|Mux26~4_combout\);

-- Location: LCCOMB_X38_Y16_N8
\nios_system_inst|the_processor_0|processor_0|p|Mux65~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Mux65~0_combout\ = (((\nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(6) & \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(8))) # 
-- (!\nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(2))) # (!\nios_system_inst|the_processor_0|processor_0|p|Mux9~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Mux9~2_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(6),
	datac => \nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(2),
	datad => \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(8),
	combout => \nios_system_inst|the_processor_0|processor_0|p|Mux65~0_combout\);

-- Location: LCCOMB_X37_Y17_N6
\nios_system_inst|the_processor_0|processor_0|p|Mux25~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Mux25~0_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(0) & ((\nios_system_inst|the_processor_0|processor_0|p|Mux20~5_combout\) # 
-- ((\nios_system_inst|the_processor_0|processor_0|p|Mux20~4_combout\ & !\nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(0),
	datab => \nios_system_inst|the_processor_0|processor_0|p|Mux20~4_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(0),
	datad => \nios_system_inst|the_processor_0|processor_0|p|Mux20~5_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|Mux25~0_combout\);

-- Location: LCCOMB_X36_Y16_N4
\nios_system_inst|the_processor_0|processor_0|p|Mux22~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Mux22~0_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Mux26~0_combout\ & (!\nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(3) & 
-- (!\nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(5) & \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Mux26~0_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(3),
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(5),
	datad => \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(4),
	combout => \nios_system_inst|the_processor_0|processor_0|p|Mux22~0_combout\);

-- Location: LCCOMB_X35_Y16_N2
\nios_system_inst|the_processor_0|processor_0|p|Mux22~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Mux22~1_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Mux20~2_combout\ & ((\nios_system_inst|the_processor_0|processor_0|p|Mux22~0_combout\) # 
-- ((\nios_system_inst|the_processor_0|processor_0|p|Mux26~2_combout\ & \nios_system_inst|the_processor_0|processor_0|p|Mux23~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Mux26~2_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|Mux23~1_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|Mux20~2_combout\,
	datad => \nios_system_inst|the_processor_0|processor_0|p|Mux22~0_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|Mux22~1_combout\);

-- Location: LCCOMB_X37_Y17_N24
\nios_system_inst|the_processor_0|processor_0|p|Mux40~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Mux40~0_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(3) & (\nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(5) & 
-- \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(3),
	datab => \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(5),
	datad => \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(4),
	combout => \nios_system_inst|the_processor_0|processor_0|p|Mux40~0_combout\);

-- Location: LCCOMB_X38_Y16_N26
\nios_system_inst|the_processor_0|processor_0|p|WideOr0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|WideOr0~0_combout\ = (!\nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(7) & !\nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(7),
	datad => \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(8),
	combout => \nios_system_inst|the_processor_0|processor_0|p|WideOr0~0_combout\);

-- Location: LCCOMB_X37_Y17_N18
\nios_system_inst|the_processor_0|processor_0|p|Mux27~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Mux27~4_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Mux40~0_combout\ & ((\nios_system_inst|the_processor_0|processor_0|p|Mux20~3_combout\) # 
-- ((!\nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(0) & \nios_system_inst|the_processor_0|processor_0|p|WideOr0~0_combout\)))) # (!\nios_system_inst|the_processor_0|processor_0|p|Mux40~0_combout\ & 
-- (((!\nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(0) & \nios_system_inst|the_processor_0|processor_0|p|WideOr0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Mux40~0_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|Mux20~3_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(0),
	datad => \nios_system_inst|the_processor_0|processor_0|p|WideOr0~0_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|Mux27~4_combout\);

-- Location: LCCOMB_X37_Y16_N12
\nios_system_inst|the_processor_0|processor_0|p|Mux27~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Mux27~5_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Mux20~8_combout\ & (\nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(0) & 
-- ((\nios_system_inst|the_processor_0|processor_0|p|Mux26~3_combout\)))) # (!\nios_system_inst|the_processor_0|processor_0|p|Mux20~8_combout\ & (((\nios_system_inst|the_processor_0|processor_0|p|Mux27~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(0),
	datab => \nios_system_inst|the_processor_0|processor_0|p|Mux20~8_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|Mux27~4_combout\,
	datad => \nios_system_inst|the_processor_0|processor_0|p|Mux26~3_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|Mux27~5_combout\);

-- Location: LCFF_X36_Y17_N3
\nios_system_inst|the_processor_0|processor_0|p|reg_A|Q[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|Selector0~6_combout\,
	sload => VCC,
	ena => \nios_system_inst|the_processor_0|processor_0|p|RAin~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_A|Q\(15));

-- Location: LCFF_X34_Y17_N11
\nios_system_inst|the_processor_0|processor_0|p|reg_A|Q[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_processor_0|processor_0|p|Selector1~6_combout\,
	ena => \nios_system_inst|the_processor_0|processor_0|p|RAin~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_A|Q\(14));

-- Location: LCFF_X36_Y18_N9
\nios_system_inst|the_processor_0|processor_0|p|reg_A|Q[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_processor_0|processor_0|p|Selector2~6_combout\,
	ena => \nios_system_inst|the_processor_0|processor_0|p|RAin~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_A|Q\(13));

-- Location: LCFF_X36_Y17_N27
\nios_system_inst|the_processor_0|processor_0|p|reg_A|Q[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_processor_0|processor_0|p|Selector3~6_combout\,
	ena => \nios_system_inst|the_processor_0|processor_0|p|RAin~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_A|Q\(12));

-- Location: LCFF_X36_Y17_N17
\nios_system_inst|the_processor_0|processor_0|p|reg_A|Q[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_processor_0|processor_0|p|reg_A|Q[11]~feeder_combout\,
	ena => \nios_system_inst|the_processor_0|processor_0|p|RAin~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_A|Q\(11));

-- Location: LCCOMB_X36_Y17_N18
\nios_system_inst|the_processor_0|processor_0|p|alu|Add0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|alu|Add0~12_combout\ = \nios_system_inst|the_processor_0|processor_0|p|AddSub~combout\ $ (((\nios_system_inst|the_processor_0|processor_0|p|alu|Add0~24_combout\) # 
-- (\nios_system_inst|the_processor_0|processor_0|p|Selector5~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|alu|Add0~24_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|Selector5~0_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|AddSub~combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|alu|Add0~12_combout\);

-- Location: LCCOMB_X35_Y17_N24
\nios_system_inst|the_processor_0|processor_0|p|alu|Add0~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|alu|Add0~13_combout\ = \nios_system_inst|the_processor_0|processor_0|p|AddSub~combout\ $ (((\nios_system_inst|the_processor_0|processor_0|p|alu|Add0~25_combout\) # 
-- (\nios_system_inst|the_processor_0|processor_0|p|Selector6~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_processor_0|processor_0|p|alu|Add0~25_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|Selector6~0_combout\,
	datad => \nios_system_inst|the_processor_0|processor_0|p|AddSub~combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|alu|Add0~13_combout\);

-- Location: LCCOMB_X34_Y17_N14
\nios_system_inst|the_processor_0|processor_0|p|alu|Add0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|alu|Add0~14_combout\ = \nios_system_inst|the_processor_0|processor_0|p|AddSub~combout\ $ (((\nios_system_inst|the_processor_0|processor_0|p|Selector7~3_combout\) # 
-- ((\nios_system_inst|the_processor_0|processor_0|p|Selector7~0_combout\) # (\nios_system_inst|the_processor_0|processor_0|p|Selector7~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Selector7~3_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|Selector7~0_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|AddSub~combout\,
	datad => \nios_system_inst|the_processor_0|processor_0|p|Selector7~5_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|alu|Add0~14_combout\);

-- Location: LCFF_X34_Y17_N3
\nios_system_inst|the_processor_0|processor_0|p|reg_A|Q[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_processor_0|processor_0|p|reg_A|Q[7]~feeder_combout\,
	ena => \nios_system_inst|the_processor_0|processor_0|p|RAin~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_A|Q\(7));

-- Location: LCCOMB_X40_Y18_N8
\nios_system_inst|the_processor_0|processor_0|p|alu|Add0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|alu|Add0~16_combout\ = \nios_system_inst|the_processor_0|processor_0|p|AddSub~combout\ $ (((\nios_system_inst|the_processor_0|processor_0|p|Selector9~5_combout\) # 
-- ((\nios_system_inst|the_processor_0|processor_0|p|Selector9~3_combout\) # (\nios_system_inst|the_processor_0|processor_0|p|Selector9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Selector9~5_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|Selector9~3_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|AddSub~combout\,
	datad => \nios_system_inst|the_processor_0|processor_0|p|Selector9~0_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|alu|Add0~16_combout\);

-- Location: LCCOMB_X35_Y18_N4
\nios_system_inst|the_processor_0|processor_0|p|alu|Add0~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|alu|Add0~17_combout\ = \nios_system_inst|the_processor_0|processor_0|p|AddSub~combout\ $ (((\nios_system_inst|the_processor_0|processor_0|p|Selector10~5_combout\) # 
-- ((\nios_system_inst|the_processor_0|processor_0|p|Selector10~3_combout\) # (\nios_system_inst|the_processor_0|processor_0|p|Selector10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|AddSub~combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|Selector10~5_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|Selector10~3_combout\,
	datad => \nios_system_inst|the_processor_0|processor_0|p|Selector10~0_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|alu|Add0~17_combout\);

-- Location: LCFF_X36_Y19_N25
\nios_system_inst|the_processor_0|processor_0|p|reg_A|Q[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|Selector11~6_combout\,
	sload => VCC,
	ena => \nios_system_inst|the_processor_0|processor_0|p|RAin~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_A|Q\(4));

-- Location: LCFF_X36_Y18_N7
\nios_system_inst|the_processor_0|processor_0|p|reg_A|Q[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_processor_0|processor_0|p|reg_A|Q[3]~feeder_combout\,
	ena => \nios_system_inst|the_processor_0|processor_0|p|RAin~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_A|Q\(3));

-- Location: LCFF_X36_Y19_N19
\nios_system_inst|the_processor_0|processor_0|p|reg_A|Q[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_processor_0|processor_0|p|reg_A|Q[2]~feeder_combout\,
	ena => \nios_system_inst|the_processor_0|processor_0|p|RAin~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_A|Q\(2));

-- Location: LCCOMB_X35_Y18_N8
\nios_system_inst|the_processor_0|processor_0|p|alu|Add0~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|alu|Add0~21_combout\ = \nios_system_inst|the_processor_0|processor_0|p|AddSub~combout\ $ (((\nios_system_inst|the_processor_0|processor_0|p|Selector14~1_combout\) # 
-- ((\nios_system_inst|the_processor_0|processor_0|p|Selector14~6_combout\) # (\nios_system_inst|the_processor_0|processor_0|p|Selector14~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|AddSub~combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|Selector14~1_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|Selector14~6_combout\,
	datad => \nios_system_inst|the_processor_0|processor_0|p|Selector14~4_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|alu|Add0~21_combout\);

-- Location: LCCOMB_X36_Y19_N22
\nios_system_inst|the_processor_0|processor_0|p|alu|Add0~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|alu|Add0~22_combout\ = \nios_system_inst|the_processor_0|processor_0|p|AddSub~combout\ $ (((\nios_system_inst|the_processor_0|processor_0|p|Selector15~4_combout\) # 
-- ((\nios_system_inst|the_processor_0|processor_0|p|Selector15~1_combout\) # (\nios_system_inst|the_processor_0|processor_0|p|Selector15~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|AddSub~combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|Selector15~4_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|Selector15~1_combout\,
	datad => \nios_system_inst|the_processor_0|processor_0|p|Selector15~6_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|alu|Add0~22_combout\);

-- Location: LCCOMB_X38_Y16_N12
\nios_system_inst|the_processor_0|processor_0|p|Mux33~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Mux33~2_combout\ = ((!\nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(7) & ((\nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(6)) # 
-- (\nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(8))))) # (!\nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(7),
	datab => \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(6),
	datac => \nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(2),
	datad => \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(8),
	combout => \nios_system_inst|the_processor_0|processor_0|p|Mux33~2_combout\);

-- Location: LCFF_X50_Y19_N1
\nios_system_inst|the_LED|data[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_SEGDISP|data~2_combout\,
	sload => VCC,
	ena => \nios_system_inst|the_LED|data[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_LED|data\(1));

-- Location: LCFF_X50_Y19_N15
\nios_system_inst|the_LED|data[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_SEGDISP|data~5_combout\,
	sload => VCC,
	ena => \nios_system_inst|the_LED|data[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_LED|data\(4));

-- Location: LCFF_X50_Y19_N9
\nios_system_inst|the_LED|data[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_LED|data[5]~feeder_combout\,
	ena => \nios_system_inst|the_LED|data[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_LED|data\(5));

-- Location: LCFF_X47_Y19_N5
\nios_system_inst|the_SEGDISP|data[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_LED|data~1_combout\,
	ena => \nios_system_inst|the_SEGDISP|data[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_SEGDISP|data\(7));

-- Location: LCFF_X48_Y19_N11
\nios_system_inst|the_LED|data[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_LED|data[10]~feeder_combout\,
	ena => \nios_system_inst|the_LED|data[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_LED|data\(10));

-- Location: LCCOMB_X22_Y17_N6
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|VGA_BLANK1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|VGA_BLANK1~0_combout\ = (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(9) & (((!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(7) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(8))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(9),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(7),
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(9),
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(8),
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|VGA_BLANK1~0_combout\);

-- Location: LCCOMB_X40_Y22_N30
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out~7_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|steep~regout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x\(2)))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|steep~regout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y\(2),
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x\(2),
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|steep~regout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out~7_combout\);

-- Location: LCCOMB_X22_Y16_N24
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Equal0~0_combout\ = (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(6) & (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(0) & 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(1) & !\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(6),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(0),
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(1),
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(5),
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Equal0~0_combout\);

-- Location: LCCOMB_X22_Y16_N20
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|VGA_HS1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|VGA_HS1~0_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(3)) # ((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(2)) # 
-- ((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(0) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(3),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(0),
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(2),
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(1),
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|VGA_HS1~0_combout\);

-- Location: LCCOMB_X22_Y16_N30
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|VGA_HS1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|VGA_HS1~1_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(5) & (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|VGA_HS1~0_combout\ & 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(4) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(6)))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(5) & 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(6) & ((!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(4)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|VGA_HS1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|VGA_HS1~0_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(5),
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(4),
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(6),
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|VGA_HS1~1_combout\);

-- Location: LCCOMB_X40_Y21_N18
\nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|Selector2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|Selector2~0_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q.Draw~regout\ & (((\nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q.Done~regout\ & 
-- \nios_system_inst|the_peripheral_0|peripheral_0|asc|go~regout\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|xlex1~regout\))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q.Draw~regout\ & 
-- (((\nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q.Done~regout\ & \nios_system_inst|the_peripheral_0|peripheral_0|asc|go~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q.Draw~regout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|xlex1~regout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q.Done~regout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|asc|go~regout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|Selector2~0_combout\);

-- Location: LCCOMB_X37_Y16_N6
\nios_system_inst|the_processor_0|processor_0|p|Mux44~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Mux44~0_combout\ = (!\nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(0) & (\nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(7) & (\nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(1) 
-- $ (\nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(1),
	datab => \nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(0),
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(7),
	datad => \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(8),
	combout => \nios_system_inst|the_processor_0|processor_0|p|Mux44~0_combout\);

-- Location: LCCOMB_X37_Y16_N16
\nios_system_inst|the_processor_0|processor_0|p|Mux44~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Mux44~1_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Mux44~0_combout\ & ((\nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(1)) # 
-- ((\nios_system_inst|the_processor_0|processor_0|p|Equal0~4_combout\)))) # (!\nios_system_inst|the_processor_0|processor_0|p|Mux44~0_combout\ & (\nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(1) & 
-- ((\nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Mux44~0_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(1),
	datac => \nios_system_inst|the_processor_0|processor_0|p|Equal0~4_combout\,
	datad => \nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(0),
	combout => \nios_system_inst|the_processor_0|processor_0|p|Mux44~1_combout\);

-- Location: LCCOMB_X37_Y16_N10
\nios_system_inst|the_processor_0|processor_0|p|Mux44~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Mux44~2_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(1) & (\nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(0) & 
-- ((\nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(8))))) # (!\nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(1) & (!\nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(0) & 
-- (!\nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(7) & !\nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(1),
	datab => \nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(0),
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(7),
	datad => \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(8),
	combout => \nios_system_inst|the_processor_0|processor_0|p|Mux44~2_combout\);

-- Location: LCCOMB_X37_Y16_N28
\nios_system_inst|the_processor_0|processor_0|p|Mux44~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Mux44~3_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(2) & ((\nios_system_inst|the_processor_0|processor_0|p|Mux44~2_combout\ & 
-- ((!\nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(6)))) # (!\nios_system_inst|the_processor_0|processor_0|p|Mux44~2_combout\ & (\nios_system_inst|the_processor_0|processor_0|p|Mux44~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Mux44~2_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(2),
	datac => \nios_system_inst|the_processor_0|processor_0|p|Mux44~1_combout\,
	datad => \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(6),
	combout => \nios_system_inst|the_processor_0|processor_0|p|Mux44~3_combout\);

-- Location: LCCOMB_X37_Y16_N22
\nios_system_inst|the_processor_0|processor_0|p|Mux31~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Mux31~0_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(2) & (!\nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(1) & (\nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(7) 
-- & \nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(2),
	datab => \nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(1),
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(7),
	datad => \nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(0),
	combout => \nios_system_inst|the_processor_0|processor_0|p|Mux31~0_combout\);

-- Location: LCCOMB_X36_Y16_N14
\nios_system_inst|the_processor_0|processor_0|p|Mux59~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Mux59~0_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Mux44~3_combout\ & (\nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(3) & 
-- (!\nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(5) & !\nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Mux44~3_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(3),
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(5),
	datad => \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(4),
	combout => \nios_system_inst|the_processor_0|processor_0|p|Mux59~0_combout\);

-- Location: LCCOMB_X38_Y16_N10
\nios_system_inst|the_processor_0|processor_0|p|Mux32~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Mux32~0_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Mux19~0_combout\ & (((\nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(6) & 
-- \nios_system_inst|the_processor_0|processor_0|p|WideOr0~0_combout\)) # (!\nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(2),
	datab => \nios_system_inst|the_processor_0|processor_0|p|Mux19~0_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(6),
	datad => \nios_system_inst|the_processor_0|processor_0|p|WideOr0~0_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|Mux32~0_combout\);

-- Location: LCCOMB_X36_Y16_N8
\nios_system_inst|the_processor_0|processor_0|p|Mux40~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Mux40~1_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Mux44~3_combout\ & (\nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(3) & 
-- (\nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(5) & \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Mux44~3_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(3),
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(5),
	datad => \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(4),
	combout => \nios_system_inst|the_processor_0|processor_0|p|Mux40~1_combout\);

-- Location: LCCOMB_X36_Y16_N28
\nios_system_inst|the_processor_0|processor_0|p|Mux53~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Mux53~0_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Mux44~3_combout\ & (\nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(3) & 
-- (!\nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(5) & \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Mux44~3_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(3),
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(5),
	datad => \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(4),
	combout => \nios_system_inst|the_processor_0|processor_0|p|Mux53~0_combout\);

-- Location: LCCOMB_X37_Y24_N10
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan11~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan11~1_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error\(4)) # ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error\(5)) # 
-- ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error\(6)) # (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error\(4),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error\(5),
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error\(6),
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error\(7),
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan11~1_combout\);

-- Location: LCFF_X42_Y19_N11
\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_end\(4),
	sload => VCC,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|asc|go~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(4));

-- Location: LCFF_X44_Y20_N25
\nios_system_inst|the_peripheral_0|peripheral_0|asc|y0[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_start\(14),
	sload => VCC,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|asc|go~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(5));

-- Location: LCFF_X41_Y22_N7
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1~7_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1\(1));

-- Location: LCFF_X42_Y22_N23
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1~8_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1\(0));

-- Location: LCFF_X42_Y21_N23
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii~2_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii\(4));

-- Location: LCFF_X42_Y22_N21
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii~6_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii\(0));

-- Location: LCFF_X41_Y20_N19
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1~1_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(7));

-- Location: LCFF_X38_Y22_N9
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltax[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~0_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltax\(0));

-- Location: LCFF_X38_Y22_N13
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltax[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~4_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltax\(2));

-- Location: LCCOMB_X37_Y24_N8
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~8_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan11~2_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~6_combout\))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan11~2_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~4_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan11~2_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~6_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~8_combout\);

-- Location: LCFF_X38_Y22_N15
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltax[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~6_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltax\(3));

-- Location: LCFF_X38_Y22_N25
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltax[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~16_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltax\(8));

-- Location: LCFF_X38_Y22_N23
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltax[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~14_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltax\(7));

-- Location: LCFF_X38_Y22_N21
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltax[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~12_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltax\(6));

-- Location: LCCOMB_X38_Y24_N6
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~25_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan11~2_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~16_combout\))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan11~2_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~12_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan11~2_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~16_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~25_combout\);

-- Location: LCCOMB_X38_Y24_N8
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~26_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan11~2_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~18_combout\)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan11~2_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~18_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan11~2_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~14_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~26_combout\);

-- Location: LCFF_X42_Y21_N31
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0ii[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0ii~1_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0ii\(4));

-- Location: LCCOMB_X41_Y22_N6
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1~7_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan8~0_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii\(1))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan8~0_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan8~0_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii\(1),
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii\(1),
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1~7_combout\);

-- Location: LCCOMB_X42_Y22_N22
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1~8_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan8~0_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii\(0)))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan8~0_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii\(0),
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii\(0),
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan8~0_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1~8_combout\);

-- Location: LCFF_X41_Y21_N7
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0ii[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0ii~4_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0ii\(8));

-- Location: LCFF_X42_Y20_N31
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0ii[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0ii~5_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0ii\(3));

-- Location: LCFF_X43_Y20_N5
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1ii[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1ii~7_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1ii\(1));

-- Location: LCCOMB_X42_Y21_N22
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii~2_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|always0~2_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(4)))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|always0~2_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(4),
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|always0~2_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(4),
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii~2_combout\);

-- Location: LCCOMB_X42_Y22_N20
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii~6_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|always0~2_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(0)))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|always0~2_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(0),
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(0),
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|always0~2_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii~6_combout\);

-- Location: LCCOMB_X41_Y20_N18
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1~1_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan8~0_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0ii\(7))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan8~0_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1ii\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0ii\(7),
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1ii\(7),
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan8~0_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1~1_combout\);

-- Location: LCCOMB_X42_Y21_N30
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0ii~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0ii~1_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|always0~2_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(4))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|always0~2_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(4),
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|always0~2_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(4),
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0ii~1_combout\);

-- Location: LCCOMB_X41_Y21_N6
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0ii~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0ii~4_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|always0~2_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|always0~2_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(8),
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0ii~4_combout\);

-- Location: LCCOMB_X42_Y20_N30
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0ii~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0ii~5_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|always0~2_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(3)))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|always0~2_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|always0~2_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(3),
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(3),
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0ii~5_combout\);

-- Location: LCCOMB_X43_Y20_N4
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1ii~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1ii~7_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|always0~2_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(1))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|always0~2_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(1),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|always0~2_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(1),
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1ii~7_combout\);

-- Location: LCCOMB_X45_Y18_N12
\nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux28~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux28~4_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux28~3_combout\ & ((\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[4]~4_combout\) # 
-- (\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\ $ (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[4]~4_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux28~3_combout\,
	datad => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux28~4_combout\);

-- Location: LCCOMB_X45_Y18_N14
\nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux27~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux27~4_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux27~3_combout\ & ((\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[4]~4_combout\) # 
-- (\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\ $ (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[4]~4_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux27~3_combout\,
	datad => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux27~4_combout\);

-- Location: LCCOMB_X45_Y18_N8
\nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux26~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux26~4_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux26~3_combout\ & ((\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[4]~4_combout\) # 
-- (\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\ $ (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[4]~4_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux26~3_combout\,
	datad => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux26~4_combout\);

-- Location: LCCOMB_X45_Y18_N4
\nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux24~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux24~4_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux24~3_combout\ & ((\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[4]~4_combout\) # 
-- (\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\ $ (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[4]~4_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux24~3_combout\,
	datad => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux24~4_combout\);

-- Location: LCCOMB_X45_Y18_N2
\nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux21~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux21~4_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux21~3_combout\ & ((\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[4]~4_combout\) # 
-- (\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\ $ (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[4]~4_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux21~3_combout\,
	datad => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux21~4_combout\);

-- Location: LCCOMB_X45_Y18_N22
\nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux19~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux19~4_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux19~3_combout\ & ((\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[4]~4_combout\) # 
-- (\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\ $ (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[4]~4_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux19~3_combout\,
	datad => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux19~4_combout\);

-- Location: LCCOMB_X45_Y18_N0
\nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux18~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux18~4_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux18~3_combout\ & ((\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[4]~4_combout\) # 
-- (\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\ $ (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[4]~4_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux18~3_combout\,
	datad => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux18~4_combout\);

-- Location: LCCOMB_X45_Y18_N10
\nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux17~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux17~4_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux17~3_combout\ & ((\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[4]~4_combout\) # 
-- (\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\ $ (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[4]~4_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux17~3_combout\,
	datad => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux17~4_combout\);

-- Location: LCCOMB_X35_Y21_N28
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode913w[3]\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode913w\(3) = (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode866w[3]~2_combout\ & 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[12]~12_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[14]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode866w[3]~2_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[12]~12_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[14]~16_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode913w\(3));

-- Location: LCCOMB_X35_Y21_N24
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode1035w[3]\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode1035w\(3) = (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[14]~16_combout\ & 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode1035w[3]~2_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[12]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[14]~16_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode1035w[3]~2_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[12]~12_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode1035w\(3));

-- Location: LCCOMB_X35_Y21_N26
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode1025w[3]\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode1025w\(3) = (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[14]~16_combout\ & 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode1035w[3]~2_combout\ & !\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[12]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[14]~16_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode1035w[3]~2_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[12]~12_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode1025w\(3));

-- Location: LCCOMB_X37_Y16_N2
\nios_system_inst|the_processor_0|processor_0|p|Mux20~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Mux20~8_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(0) & (!\nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(8) & 
-- (\nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(7)))) # (!\nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(0) & (((\nios_system_inst|the_processor_0|processor_0|p|Mux20~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(8),
	datab => \nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(0),
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(7),
	datad => \nios_system_inst|the_processor_0|processor_0|p|Mux20~4_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|Mux20~8_combout\);

-- Location: LCCOMB_X36_Y17_N12
\nios_system_inst|the_processor_0|processor_0|p|alu|Add0~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|alu|Add0~23_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Selector3~3_combout\) # ((\nios_system_inst|the_processor_0|processor_0|p|Selector3~5_combout\) # 
-- ((\nios_system_inst|the_processor_0|processor_0|p|Equal8~0_combout\ & \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Selector3~3_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|Equal8~0_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q\(12),
	datad => \nios_system_inst|the_processor_0|processor_0|p|Selector3~5_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|alu|Add0~23_combout\);

-- Location: LCCOMB_X36_Y17_N6
\nios_system_inst|the_processor_0|processor_0|p|alu|Add0~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|alu|Add0~24_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Selector5~3_combout\) # ((\nios_system_inst|the_processor_0|processor_0|p|Selector5~5_combout\) # 
-- ((\nios_system_inst|the_processor_0|processor_0|p|Equal8~0_combout\ & \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Selector5~3_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|Selector5~5_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|Equal8~0_combout\,
	datad => \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q\(10),
	combout => \nios_system_inst|the_processor_0|processor_0|p|alu|Add0~24_combout\);

-- Location: LCCOMB_X34_Y17_N6
\nios_system_inst|the_processor_0|processor_0|p|alu|Add0~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|alu|Add0~25_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Selector6~3_combout\) # ((\nios_system_inst|the_processor_0|processor_0|p|Selector6~5_combout\) # 
-- ((\nios_system_inst|the_processor_0|processor_0|p|Equal8~0_combout\ & \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Selector6~3_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|Selector6~5_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|Equal8~0_combout\,
	datad => \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q\(9),
	combout => \nios_system_inst|the_processor_0|processor_0|p|alu|Add0~25_combout\);

-- Location: LCCOMB_X41_Y18_N12
\nios_system_inst|the_processor_0|processor_0|p|Mux33~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Mux33~3_combout\ = (!\nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(0) & (!\nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(1) & 
-- \nios_system_inst|the_processor_0|processor_0|p|Mux33~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(0),
	datab => \nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(1),
	datad => \nios_system_inst|the_processor_0|processor_0|p|Mux33~2_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|Mux33~3_combout\);

-- Location: LCCOMB_X35_Y16_N12
\nios_system_inst|the_processor_0|processor_0|p|BusSel[3]\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|BusSel\(3) = (GLOBAL(\nios_system_inst|the_processor_0|processor_0|p|Mux7~2clkctrl_outclk\) & (\nios_system_inst|the_processor_0|processor_0|p|Mux26~4_combout\)) # 
-- (!GLOBAL(\nios_system_inst|the_processor_0|processor_0|p|Mux7~2clkctrl_outclk\) & ((\nios_system_inst|the_processor_0|processor_0|p|BusSel\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Mux26~4_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|Mux7~2clkctrl_outclk\,
	datad => \nios_system_inst|the_processor_0|processor_0|p|BusSel\(3),
	combout => \nios_system_inst|the_processor_0|processor_0|p|BusSel\(3));

-- Location: LCCOMB_X34_Y16_N10
\nios_system_inst|the_processor_0|processor_0|p|BusSel[7]\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|BusSel\(7) = (GLOBAL(\nios_system_inst|the_processor_0|processor_0|p|Mux7~2clkctrl_outclk\) & (\nios_system_inst|the_processor_0|processor_0|p|Mux22~1_combout\)) # 
-- (!GLOBAL(\nios_system_inst|the_processor_0|processor_0|p|Mux7~2clkctrl_outclk\) & ((\nios_system_inst|the_processor_0|processor_0|p|BusSel\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Mux22~1_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|Mux7~2clkctrl_outclk\,
	datad => \nios_system_inst|the_processor_0|processor_0|p|BusSel\(7),
	combout => \nios_system_inst|the_processor_0|processor_0|p|BusSel\(7));

-- Location: LCCOMB_X37_Y19_N0
\nios_system_inst|the_processor_0|processor_0|p|incr_pc\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|incr_pc~combout\ = (GLOBAL(\nios_system_inst|the_processor_0|processor_0|p|Mux7~2clkctrl_outclk\) & (\nios_system_inst|the_processor_0|processor_0|p|Mux32~0_combout\)) # 
-- (!GLOBAL(\nios_system_inst|the_processor_0|processor_0|p|Mux7~2clkctrl_outclk\) & ((\nios_system_inst|the_processor_0|processor_0|p|incr_pc~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_processor_0|processor_0|p|Mux32~0_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|Mux7~2clkctrl_outclk\,
	datad => \nios_system_inst|the_processor_0|processor_0|p|incr_pc~combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|incr_pc~combout\);

-- Location: JTAG_X1_Y19_N0
altera_internal_jtag : cycloneii_jtag
PORT MAP (
	tms => \altera_reserved_tms~combout\,
	tck => \altera_reserved_tck~combout\,
	tdi => \altera_reserved_tdi~combout\,
	tdouser => \auto_hub|tdo~_wirecell_combout\,
	tdo => \altera_internal_jtag~TDO\,
	tmsutap => \altera_internal_jtag~TMSUTAP\,
	tckutap => \altera_internal_jtag~TCKUTAP\,
	tdiutap => \altera_internal_jtag~TDIUTAP\);

-- Location: LCFF_X32_Y20_N9
\auto_hub|irf_reg[1][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|irf_reg~0_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|irf_reg[1][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|irf_reg[1][0]~regout\);

-- Location: LCFF_X32_Y20_N5
\auto_hub|irf_reg[1][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|irf_reg~9_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|irf_reg[1][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|irf_reg[1][6]~regout\);

-- Location: LCFF_X33_Y20_N25
\auto_hub|irsr_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|irsr_reg~0_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|irsr_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|irsr_reg\(0));

-- Location: LCCOMB_X31_Y20_N2
\auto_hub|tdo~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|shadow_jsm|state\(3),
	datad => \auto_hub|shadow_jsm|state\(4),
	combout => \auto_hub|tdo~4_combout\);

-- Location: LCFF_X33_Y20_N31
\auto_hub|shadow_irf_reg[1][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|shadow_irf_reg~0_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_irf_reg[1][0]~regout\);

-- Location: LCCOMB_X32_Y20_N8
\auto_hub|irf_reg~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|irsr_reg\(0),
	datac => \auto_hub|hub_mode_reg\(1),
	datad => \auto_hub|shadow_irf_reg[1][0]~regout\,
	combout => \auto_hub|irf_reg~0_combout\);

-- Location: LCCOMB_X31_Y20_N24
\auto_hub|irf_reg[1][0]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(0),
	datab => \auto_hub|irsr_reg\(8),
	datac => \auto_hub|irsr_reg\(2),
	datad => \auto_hub|irsr_reg\(1),
	combout => \auto_hub|irf_reg[1][0]~2_combout\);

-- Location: LCFF_X33_Y20_N7
\auto_hub|shadow_irf_reg[1][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|shadow_irf_reg~8_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_irf_reg[1][6]~regout\);

-- Location: LCFF_X33_Y20_N17
\auto_hub|irsr_reg[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|irsr_reg~12_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|irsr_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|irsr_reg\(6));

-- Location: LCCOMB_X32_Y20_N4
\auto_hub|irf_reg~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(6),
	datac => \auto_hub|hub_mode_reg\(1),
	datad => \auto_hub|shadow_irf_reg[1][6]~regout\,
	combout => \auto_hub|irf_reg~9_combout\);

-- Location: LCFF_X33_Y21_N15
\auto_hub|jtag_ir_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_hub|jtag_ir_reg\(1),
	aclr => \auto_hub|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_ir_reg\(0));

-- Location: LCCOMB_X33_Y20_N24
\auto_hub|irsr_reg~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][0]~regout\,
	datab => \auto_hub|irsr_reg\(1),
	datac => \auto_hub|shadow_jsm|state\(3),
	combout => \auto_hub|irsr_reg~0_combout\);

-- Location: LCCOMB_X21_Y23_N14
\auto_hub|hub_info_reg|WORD_SR~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|virtual_ir_scan_reg~regout\,
	datac => \auto_hub|shadow_jsm|state\(4),
	datad => \auto_hub|shadow_jsm|state\(8),
	combout => \auto_hub|hub_info_reg|WORD_SR~6_combout\);

-- Location: LCCOMB_X33_Y20_N30
\auto_hub|shadow_irf_reg~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][0]~regout\,
	datab => \auto_hub|shadow_jsm|state\(3),
	datac => \auto_hub|irsr_reg\(0),
	combout => \auto_hub|shadow_irf_reg~0_combout\);

-- Location: LCCOMB_X31_Y20_N12
\auto_hub|hub_mode_reg[1]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(2),
	datab => \auto_hub|hub_mode_reg\(1),
	datac => \auto_hub|irsr_reg\(0),
	datad => \auto_hub|irsr_reg\(1),
	combout => \auto_hub|hub_mode_reg[1]~2_combout\);

-- Location: LCCOMB_X32_Y21_N16
\auto_hub|irsr_reg[3]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(4),
	datab => \auto_hub|hub_mode_reg\(0),
	datad => \auto_hub|shadow_jsm|state\(3),
	combout => \auto_hub|irsr_reg[3]~7_combout\);

-- Location: LCCOMB_X32_Y21_N18
\auto_hub|irsr_reg[3]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg[3]~7_combout\,
	datab => \auto_hub|irsr_reg\(3),
	datac => \auto_hub|irsr_reg\(8),
	datad => \auto_hub|shadow_jsm|state\(3),
	combout => \auto_hub|irsr_reg[3]~8_combout\);

-- Location: LCCOMB_X33_Y20_N6
\auto_hub|shadow_irf_reg~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(6),
	datab => \auto_hub|irf_reg[1][6]~regout\,
	datac => \auto_hub|shadow_jsm|state\(3),
	combout => \auto_hub|shadow_irf_reg~8_combout\);

-- Location: LCCOMB_X33_Y20_N16
\auto_hub|irsr_reg~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(7),
	datab => \auto_hub|irf_reg[1][6]~regout\,
	datac => \auto_hub|shadow_jsm|state\(3),
	combout => \auto_hub|irsr_reg~12_combout\);

-- Location: LCCOMB_X32_Y21_N20
\auto_hub|hub_mode_reg[2]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|hub_mode_reg\(1),
	datac => \auto_hub|irsr_reg\(8),
	combout => \auto_hub|hub_mode_reg[2]~4_combout\);

-- Location: LCFF_X22_Y23_N25
\auto_hub|hub_info_reg|WORD_SR[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|hub_info_reg|WORD_SR~15_combout\,
	ena => \auto_hub|hub_info_reg|WORD_SR[0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|hub_info_reg|WORD_SR\(3));

-- Location: LCCOMB_X21_Y23_N0
\auto_hub|hub_info_reg|WORD_SR~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|word_counter\(1),
	datab => \auto_hub|hub_info_reg|WORD_SR\(3),
	datac => \auto_hub|shadow_jsm|state\(4),
	combout => \auto_hub|hub_info_reg|WORD_SR~11_combout\);

-- Location: LCCOMB_X21_Y23_N18
\auto_hub|hub_info_reg|WORD_SR~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|word_counter\(1),
	datab => \auto_hub|hub_info_reg|word_counter\(4),
	datac => \auto_hub|hub_info_reg|word_counter\(2),
	datad => \auto_hub|hub_info_reg|word_counter\(3),
	combout => \auto_hub|hub_info_reg|WORD_SR~13_combout\);

-- Location: LCCOMB_X21_Y23_N28
\auto_hub|hub_info_reg|WORD_SR~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(8),
	datab => \auto_hub|virtual_ir_scan_reg~regout\,
	datac => \auto_hub|shadow_jsm|state\(4),
	datad => \auto_hub|hub_info_reg|word_counter\(0),
	combout => \auto_hub|hub_info_reg|WORD_SR~14_combout\);

-- Location: LCCOMB_X22_Y23_N24
\auto_hub|hub_info_reg|WORD_SR~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|WORD_SR~6_combout\,
	datab => \auto_hub|hub_info_reg|WORD_SR~13_combout\,
	datac => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|hub_info_reg|WORD_SR~14_combout\,
	combout => \auto_hub|hub_info_reg|WORD_SR~15_combout\);

-- Location: LCFF_X46_Y22_N13
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~combout\,
	sdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q\(2));

-- Location: LCCOMB_X46_Y22_N12
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q\(2),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~COUT\);

-- Location: LCFF_X48_Y24_N17
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \auto_stp_external_clock_0~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~13_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(4));

-- Location: LCFF_X48_Y24_N19
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \auto_stp_external_clock_0~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~15_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(5));

-- Location: LCFF_X48_Y24_N21
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \auto_stp_external_clock_0~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~17_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(6));

-- Location: LCCOMB_X48_Y25_N12
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~regout\,
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~1\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~2_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~3\);

-- Location: LCCOMB_X48_Y25_N14
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~regout\,
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~3\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~4_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~5\);

-- Location: LCCOMB_X48_Y25_N16
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~regout\,
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~5\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~6_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~7\);

-- Location: LCCOMB_X48_Y25_N18
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~regout\,
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~7\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~8_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~9\);

-- Location: LCCOMB_X48_Y25_N20
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~regout\,
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~9\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~10_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~11\);

-- Location: LCCOMB_X48_Y25_N22
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~regout\,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~11\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~12_combout\);

-- Location: LCCOMB_X47_Y24_N12
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(0),
	datad => VCC,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~0_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~1\);

-- Location: LCCOMB_X47_Y24_N14
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(1),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~1\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~2_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~3\);

-- Location: LCCOMB_X47_Y24_N16
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(2),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~3\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~5_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~6\);

-- Location: LCCOMB_X47_Y24_N18
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(3),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~6\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~8_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~9\);

-- Location: LCCOMB_X47_Y24_N20
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(4),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~9\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~11_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~12\);

-- Location: LCCOMB_X48_Y24_N16
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(4),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~12\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~13_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~14\);

-- Location: LCCOMB_X47_Y24_N22
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(5),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~12\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~14_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~15\);

-- Location: LCCOMB_X48_Y24_N18
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(5),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~14\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~15_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~16\);

-- Location: LCCOMB_X47_Y24_N24
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(6),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~15\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~17_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~18\);

-- Location: LCCOMB_X48_Y24_N20
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(6),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~16\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~17_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~18\);

-- Location: LCCOMB_X47_Y24_N26
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~20\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(7),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~18\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~20_combout\);

-- Location: M4K_X52_Y24
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gm14:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 7,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 127,
	port_a_logical_ram_depth => 128,
	port_a_logical_ram_width => 1,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 7,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 127,
	port_b_logical_ram_depth => 128,
	port_b_logical_ram_width => 1,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \auto_signaltap_0|sld_signaltap_body|segment_shift_clk_ena~regout\,
	portbrewe => VCC,
	clk0 => \auto_stp_external_clock_0~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|segment_shift_clk_ena~regout\,
	ena1 => \auto_hub|irf_reg[1][4]~regout\,
	portadatain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCFF_X53_Y24_N5
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit1a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~combout\,
	sdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(0));

-- Location: LCFF_X53_Y24_N7
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit1a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~combout\,
	sdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(1));

-- Location: LCFF_X53_Y24_N9
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit1a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~combout\,
	sdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(2));

-- Location: LCFF_X53_Y24_N11
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit1a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~combout\,
	sdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(3));

-- Location: LCFF_X53_Y24_N13
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit1a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~combout\,
	sdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(4));

-- Location: LCFF_X53_Y24_N15
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit1a[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~combout\,
	sdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(5));

-- Location: LCFF_X53_Y24_N17
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit1a[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~combout\,
	sdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(6));

-- Location: LCCOMB_X53_Y24_N4
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(0),
	datad => VCC,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~COUT\);

-- Location: LCCOMB_X53_Y24_N6
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(1),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~COUT\);

-- Location: LCCOMB_X53_Y24_N8
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(2),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~COUT\);

-- Location: LCCOMB_X53_Y24_N10
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(3),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~COUT\);

-- Location: LCCOMB_X53_Y24_N12
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(4),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~COUT\);

-- Location: LCCOMB_X53_Y24_N14
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(5),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~COUT\);

-- Location: LCCOMB_X53_Y24_N16
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(6),
	cin => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~combout\);

-- Location: LCFF_X24_Y23_N25
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~4_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[3]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR\(0));

-- Location: LCCOMB_X47_Y23_N8
\auto_signaltap_0|sld_signaltap_body|status_shift_enable~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][1]~regout\,
	datac => \auto_hub|irf_reg[1][6]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|status_shift_enable~2_combout\);

-- Location: LCFF_X47_Y23_N27
\auto_signaltap_0|sld_signaltap_body|status_register|dffs[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|status_register|_~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|status_shift_enable~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(0));

-- Location: LCFF_X46_Y23_N19
\auto_signaltap_0|sld_signaltap_body|bypass_reg_out\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|bypass_reg_out~0_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|bypass_reg_out~regout\);

-- Location: LCCOMB_X47_Y23_N28
\auto_signaltap_0|sld_signaltap_body|tdo~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr_ena~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|bypass_reg_out~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|status_shift_enable~2_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|tdo~2_combout\);

-- Location: LCCOMB_X47_Y22_N28
\auto_signaltap_0|sld_signaltap_body|tdo~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][5]~regout\,
	datab => \auto_hub|irf_reg[1][4]~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|tdo~2_combout\,
	datad => \auto_hub|irf_reg[1][7]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|tdo~3_combout\);

-- Location: LCFF_X49_Y22_N13
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(1));

-- Location: LCFF_X24_Y23_N3
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~10_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[3]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(3));

-- Location: LCCOMB_X24_Y23_N20
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(3),
	datac => \auto_hub|shadow_jsm|state\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~2_combout\);

-- Location: LCFF_X24_Y23_N31
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~9_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[3]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(1));

-- Location: LCFF_X24_Y23_N1
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~12_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[3]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(2));

-- Location: LCFF_X24_Y23_N11
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~13_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[3]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(0));

-- Location: LCCOMB_X24_Y23_N28
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(1),
	datac => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~2_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~3_combout\);

-- Location: LCFF_X25_Y23_N25
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~6_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[3]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR\(1));

-- Location: LCCOMB_X24_Y23_N14
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|clear_signal\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(8),
	datad => \auto_hub|virtual_ir_scan_reg~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|clear_signal~combout\);

-- Location: LCCOMB_X24_Y23_N24
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(4),
	datab => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~3_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|clear_signal~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~4_combout\);

-- Location: LCFF_X48_Y23_N19
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var\ : cycloneii_lcell_ff
PORT MAP (
	clk => \auto_stp_external_clock_0~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~regout\);

-- Location: LCFF_X47_Y23_N25
\auto_signaltap_0|sld_signaltap_body|status_register|dffs[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|status_register|_~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|status_shift_enable~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(1));

-- Location: LCCOMB_X47_Y23_N2
\auto_signaltap_0|sld_signaltap_body|status_load_on~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|node_ena[1]~reg0_regout\,
	datab => \auto_hub|virtual_ir_scan_reg~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|status_shift_enable~2_combout\,
	datad => \auto_hub|shadow_jsm|state\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout\);

-- Location: LCCOMB_X47_Y23_N26
\auto_signaltap_0|sld_signaltap_body|status_register|_~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(1),
	datab => \auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|run~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|status_register|_~0_combout\);

-- Location: LCCOMB_X46_Y23_N18
\auto_signaltap_0|sld_signaltap_body|bypass_reg_out~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|node_ena[1]~reg0_regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|bypass_reg_out~regout\,
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \auto_signaltap_0|sld_signaltap_body|bypass_reg_out~0_combout\);

-- Location: LCFF_X50_Y24_N5
\auto_signaltap_0|sld_signaltap_body|trigger_out_mode_ff\ : cycloneii_lcell_ff
PORT MAP (
	clk => \auto_stp_external_clock_0~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|trigger_out_mode_ff~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|trigger_out_mode_ff~regout\);

-- Location: LCCOMB_X47_Y23_N20
\auto_signaltap_0|sld_signaltap_body|state_status[2]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|segment_shift_clk_ena~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|state_status[2]~0_combout\);

-- Location: LCCOMB_X47_Y23_N14
\auto_signaltap_0|sld_signaltap_body|state_status[2]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|state_status[2]~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|run~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|state_status[2]~1_combout\);

-- Location: LCCOMB_X50_Y24_N22
\auto_signaltap_0|sld_signaltap_body|trigger_out_ff~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011111000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|state_status[2]~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|trigger_out_mode_ff~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|trigger_out_ff~0_combout\);

-- Location: LCFF_X49_Y22_N7
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1_combout\,
	ena => \auto_hub|irf_reg[1][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(1));

-- Location: LCFF_X49_Y22_N1
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(2));

-- Location: LCCOMB_X49_Y22_N12
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(1),
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1_combout\);

-- Location: LCFF_X47_Y24_N31
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \auto_stp_external_clock_0~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~10_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(3));

-- Location: LCFF_X47_Y24_N11
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \auto_stp_external_clock_0~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~16_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(5));

-- Location: LCCOMB_X48_Y24_N6
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(5),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(5),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(4),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2_combout\);

-- Location: LCCOMB_X24_Y23_N8
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[3]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(1),
	datac => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(3),
	datad => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[3]~8_combout\);

-- Location: LCCOMB_X24_Y23_N26
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Add0~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(1),
	datac => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(3),
	datad => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Add0~0_combout\);

-- Location: LCCOMB_X24_Y23_N30
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[3]~8_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(1),
	datad => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|clear_signal~combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~9_combout\);

-- Location: LCCOMB_X24_Y23_N12
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Add0~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(1),
	datad => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Add0~1_combout\);

-- Location: LCCOMB_X24_Y23_N22
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(1),
	datac => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~2_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~5_combout\);

-- Location: LCFF_X25_Y23_N3
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~8_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[3]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR\(2));

-- Location: LCCOMB_X25_Y23_N24
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|clear_signal~combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~5_combout\,
	datac => \auto_hub|shadow_jsm|state\(4),
	datad => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~6_combout\);

-- Location: LCCOMB_X48_Y23_N18
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0_combout\);

-- Location: LCFF_X47_Y23_N19
\auto_signaltap_0|sld_signaltap_body|status_register|dffs[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|status_register|_~2_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|status_shift_enable~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(2));

-- Location: LCCOMB_X47_Y23_N24
\auto_signaltap_0|sld_signaltap_body|status_register|_~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|state_status[2]~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|run~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|status_register|_~1_combout\);

-- Location: LCFF_X47_Y23_N13
\auto_signaltap_0|sld_signaltap_body|ela_control|run\ : cycloneii_lcell_ff
PORT MAP (
	clk => \auto_stp_external_clock_0~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|ela_control|run~0_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|run~regout\);

-- Location: LCCOMB_X50_Y24_N4
\auto_signaltap_0|sld_signaltap_body|trigger_out_mode_ff~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|trigger_out_mode_ff~regout\,
	datad => \auto_hub|irf_reg[1][1]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|trigger_out_mode_ff~0_combout\);

-- Location: LCFF_X48_Y25_N11
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \auto_stp_external_clock_0~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~regout\);

-- Location: LCFF_X48_Y25_N13
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \auto_stp_external_clock_0~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~regout\);

-- Location: LCFF_X48_Y25_N17
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \auto_stp_external_clock_0~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~regout\);

-- Location: LCCOMB_X47_Y25_N0
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~6_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~4_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~2_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0_combout\);

-- Location: LCFF_X48_Y25_N19
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \auto_stp_external_clock_0~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~regout\);

-- Location: LCFF_X48_Y25_N1
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \auto_stp_external_clock_0~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~regout\);

-- Location: LCFF_X48_Y25_N23
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \auto_stp_external_clock_0~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~regout\);

-- Location: LCCOMB_X47_Y25_N10
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~8_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~12_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~10_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1_combout\);

-- Location: LCFF_X48_Y22_N3
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \auto_stp_external_clock_0~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~regout\);

-- Location: LCFF_X50_Y22_N5
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \auto_stp_external_clock_0~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~regout\);

-- Location: LCCOMB_X49_Y22_N6
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1_combout\);

-- Location: LCFF_X49_Y22_N11
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2_combout\,
	ena => \auto_hub|irf_reg[1][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(2));

-- Location: LCFF_X49_Y22_N29
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(3));

-- Location: LCCOMB_X49_Y22_N0
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(2),
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2_combout\);

-- Location: LCCOMB_X47_Y24_N30
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~8_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[5]~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~10_combout\);

-- Location: LCCOMB_X47_Y24_N10
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~14_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[5]~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~16_combout\);

-- Location: LCFF_X25_Y23_N29
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~10_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[3]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR\(3));

-- Location: LCCOMB_X24_Y23_N16
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(1),
	datac => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~2_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~7_combout\);

-- Location: LCCOMB_X25_Y23_N2
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|clear_signal~combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~7_combout\,
	datac => \auto_hub|shadow_jsm|state\(4),
	datad => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~8_combout\);

-- Location: LCFF_X47_Y23_N1
\auto_signaltap_0|sld_signaltap_body|status_register|dffs[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|status_register|_~3_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|status_shift_enable~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(3));

-- Location: LCCOMB_X47_Y23_N18
\auto_signaltap_0|sld_signaltap_body|status_register|_~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|state_status[2]~1_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|status_register|_~2_combout\);

-- Location: LCCOMB_X47_Y23_N12
\auto_signaltap_0|sld_signaltap_body|ela_control|run~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][1]~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|condition_delay_reg\(3),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|run~0_combout\);

-- Location: LCCOMB_X47_Y25_N28
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[5]~1_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~8_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4_combout\);

-- Location: LCCOMB_X48_Y25_N0
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[5]~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~10_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5_combout\);

-- Location: LCCOMB_X47_Y25_N14
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~12_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[5]~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6_combout\);

-- Location: LCFF_X48_Y22_N13
\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \auto_stp_external_clock_0~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(0));

-- Location: LCFF_X48_Y22_N15
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \auto_stp_external_clock_0~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~regout\);

-- Location: LCFF_X50_Y22_N31
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \auto_stp_external_clock_0~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~regout\);

-- Location: LCCOMB_X49_Y22_N10
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2_combout\);

-- Location: LCFF_X49_Y22_N23
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3_combout\,
	ena => \auto_hub|irf_reg[1][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(3));

-- Location: LCFF_X49_Y22_N17
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(4));

-- Location: LCCOMB_X49_Y22_N28
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(4),
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3_combout\);

-- Location: LCCOMB_X24_Y23_N18
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(1),
	datac => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~2_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~9_combout\);

-- Location: LCCOMB_X25_Y23_N28
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|clear_signal~combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~9_combout\,
	datac => \auto_hub|shadow_jsm|state\(4),
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~10_combout\);

-- Location: LCFF_X47_Y23_N11
\auto_signaltap_0|sld_signaltap_body|status_register|dffs[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|status_register|_~4_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|status_shift_enable~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(4));

-- Location: LCCOMB_X47_Y23_N4
\auto_signaltap_0|sld_signaltap_body|status_load_on~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|node_ena[1]~reg0_regout\,
	datab => \auto_hub|irf_reg[1][6]~regout\,
	datac => \auto_hub|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|irf_reg[1][1]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|status_load_on~1_combout\);

-- Location: LCCOMB_X47_Y23_N0
\auto_signaltap_0|sld_signaltap_body|status_register|_~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(3),
	datac => \auto_signaltap_0|sld_signaltap_body|status_load_on~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|status_register|_~3_combout\);

-- Location: LCFF_X48_Y25_N3
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \auto_stp_external_clock_0~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~regout\);

-- Location: LCFF_X46_Y25_N25
\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \auto_stp_external_clock_0~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(1));

-- Location: LCFF_X48_Y22_N9
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \auto_stp_external_clock_0~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~regout\);

-- Location: LCFF_X50_Y22_N1
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \auto_stp_external_clock_0~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~regout\);

-- Location: LCCOMB_X49_Y22_N22
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3_combout\);

-- Location: LCFF_X49_Y22_N27
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4_combout\,
	ena => \auto_hub|irf_reg[1][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(4));

-- Location: LCFF_X49_Y22_N5
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(5));

-- Location: LCCOMB_X49_Y22_N16
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(5),
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4_combout\);

-- Location: LCFF_X47_Y25_N13
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(5));

-- Location: LCFF_X46_Y23_N25
\auto_signaltap_0|sld_signaltap_body|status_register|dffs[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|status_register|_~5_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|status_shift_enable~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(5));

-- Location: LCCOMB_X47_Y23_N10
\auto_signaltap_0|sld_signaltap_body|status_register|_~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(3),
	datab => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(5),
	datac => \auto_signaltap_0|sld_signaltap_body|status_load_on~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|current_segment_delayed\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|status_register|_~4_combout\);

-- Location: LCFF_X45_Y25_N25
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \auto_stp_external_clock_0~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~regout\);

-- Location: LCFF_X49_Y25_N1
\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \auto_stp_external_clock_0~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(2));

-- Location: LCFF_X48_Y22_N11
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \auto_stp_external_clock_0~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~regout\);

-- Location: LCFF_X50_Y22_N19
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \auto_stp_external_clock_0~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(3),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~regout\);

-- Location: LCCOMB_X49_Y22_N26
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4_combout\);

-- Location: LCFF_X49_Y22_N15
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5_combout\,
	ena => \auto_hub|irf_reg[1][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(5));

-- Location: LCFF_X49_Y22_N25
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(6));

-- Location: LCCOMB_X49_Y22_N4
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(6),
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(5),
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5_combout\);

-- Location: LCFF_X46_Y25_N19
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(6));

-- Location: LCFF_X47_Y25_N29
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \auto_stp_external_clock_0~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(4));

-- Location: LCCOMB_X47_Y25_N12
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(4),
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(6),
	datac => \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5_combout\);

-- Location: LCFF_X46_Y23_N11
\auto_signaltap_0|sld_signaltap_body|status_register|dffs[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|status_register|_~6_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|status_shift_enable~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(6));

-- Location: LCCOMB_X46_Y23_N24
\auto_signaltap_0|sld_signaltap_body|status_register|_~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(6),
	datac => \auto_hub|shadow_jsm|state\(3),
	datad => \auto_signaltap_0|sld_signaltap_body|status_load_on~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|status_register|_~5_combout\);

-- Location: LCFF_X48_Y25_N5
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \auto_stp_external_clock_0~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~regout\);

-- Location: LCFF_X46_Y25_N21
\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \auto_stp_external_clock_0~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(3));

-- Location: LCFF_X48_Y22_N29
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \auto_stp_external_clock_0~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~regout\);

-- Location: LCFF_X50_Y22_N13
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \auto_stp_external_clock_0~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(4),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~regout\);

-- Location: LCCOMB_X49_Y22_N14
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5_combout\);

-- Location: LCFF_X49_Y22_N3
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6_combout\,
	ena => \auto_hub|irf_reg[1][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(6));

-- Location: LCFF_X49_Y22_N21
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(7));

-- Location: LCCOMB_X49_Y22_N24
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(7),
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6_combout\);

-- Location: LCFF_X47_Y25_N31
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(7));

-- Location: LCFF_X45_Y25_N19
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \auto_stp_external_clock_0~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(5));

-- Location: LCCOMB_X46_Y25_N18
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(4),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(5),
	datac => \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(7),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6_combout\);

-- Location: LCFF_X46_Y23_N29
\auto_signaltap_0|sld_signaltap_body|status_register|dffs[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|status_register|_~7_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|status_shift_enable~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(7));

-- Location: LCCOMB_X46_Y23_N10
\auto_signaltap_0|sld_signaltap_body|status_register|_~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(7),
	datac => \auto_hub|shadow_jsm|state\(3),
	datad => \auto_signaltap_0|sld_signaltap_body|status_load_on~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|status_register|_~6_combout\);

-- Location: LCFF_X45_Y25_N13
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \auto_stp_external_clock_0~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~regout\);

-- Location: LCFF_X46_Y25_N23
\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \auto_stp_external_clock_0~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(4));

-- Location: LCFF_X48_Y22_N31
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \auto_stp_external_clock_0~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~regout\);

-- Location: LCFF_X50_Y22_N15
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \auto_stp_external_clock_0~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(5),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~regout\);

-- Location: LCCOMB_X49_Y22_N2
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6_combout\);

-- Location: LCFF_X46_Y22_N7
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7_combout\,
	ena => \auto_hub|irf_reg[1][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(7));

-- Location: LCFF_X49_Y22_N31
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(8));

-- Location: LCCOMB_X49_Y22_N20
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(7),
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7_combout\);

-- Location: LCFF_X46_Y25_N17
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(8));

-- Location: LCFF_X47_Y25_N15
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \auto_stp_external_clock_0~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(6));

-- Location: LCCOMB_X47_Y25_N30
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(4),
	datab => \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(6),
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7_combout\);

-- Location: LCFF_X46_Y23_N31
\auto_signaltap_0|sld_signaltap_body|status_register|dffs[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|status_register|_~8_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|status_shift_enable~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(8));

-- Location: LCCOMB_X46_Y23_N28
\auto_signaltap_0|sld_signaltap_body|status_register|_~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(8),
	datac => \auto_hub|shadow_jsm|state\(3),
	datad => \auto_signaltap_0|sld_signaltap_body|status_load_on~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|status_register|_~7_combout\);

-- Location: LCFF_X45_Y25_N15
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \auto_stp_external_clock_0~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~regout\);

-- Location: LCFF_X49_Y25_N27
\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \auto_stp_external_clock_0~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(5));

-- Location: LCFF_X48_Y22_N17
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \auto_stp_external_clock_0~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(6),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~regout\);

-- Location: LCFF_X50_Y22_N9
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \auto_stp_external_clock_0~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(6),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~regout\);

-- Location: LCCOMB_X46_Y22_N6
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7_combout\);

-- Location: LCFF_X46_Y22_N25
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8_combout\,
	ena => \auto_hub|irf_reg[1][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(8));

-- Location: LCFF_X47_Y22_N23
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(9));

-- Location: LCCOMB_X49_Y22_N30
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(8),
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(9),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8_combout\);

-- Location: LCFF_X46_Y25_N27
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(9));

-- Location: LCCOMB_X46_Y25_N16
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(4),
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(9),
	datac => \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8_combout\);

-- Location: LCFF_X46_Y23_N9
\auto_signaltap_0|sld_signaltap_body|status_register|dffs[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|status_register|_~9_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|status_shift_enable~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(9));

-- Location: LCCOMB_X46_Y23_N30
\auto_signaltap_0|sld_signaltap_body|status_register|_~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(9),
	datac => \auto_hub|shadow_jsm|state\(3),
	datad => \auto_signaltap_0|sld_signaltap_body|status_load_on~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|status_register|_~8_combout\);

-- Location: LCFF_X48_Y25_N7
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \auto_stp_external_clock_0~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~regout\);

-- Location: LCFF_X46_Y25_N29
\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \auto_stp_external_clock_0~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(6));

-- Location: LCFF_X48_Y22_N19
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \auto_stp_external_clock_0~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~regout\);

-- Location: LCFF_X50_Y22_N11
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \auto_stp_external_clock_0~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~regout\);

-- Location: LCCOMB_X46_Y22_N24
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8_combout\);

-- Location: LCFF_X47_Y22_N9
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9_combout\,
	ena => \auto_hub|irf_reg[1][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(9));

-- Location: LCFF_X47_Y22_N19
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(10));

-- Location: LCCOMB_X47_Y22_N22
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(9),
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(10),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9_combout\);

-- Location: LCFF_X46_Y25_N7
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(10));

-- Location: LCCOMB_X46_Y25_N26
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(4),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(10),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9_combout\);

-- Location: LCFF_X46_Y23_N27
\auto_signaltap_0|sld_signaltap_body|status_register|dffs[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|status_register|_~10_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|status_shift_enable~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(10));

-- Location: LCCOMB_X46_Y23_N8
\auto_signaltap_0|sld_signaltap_body|status_register|_~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(10),
	datac => \auto_hub|shadow_jsm|state\(3),
	datad => \auto_signaltap_0|sld_signaltap_body|status_load_on~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|status_register|_~9_combout\);

-- Location: LCFF_X45_Y25_N17
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \auto_stp_external_clock_0~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~regout\);

-- Location: LCFF_X49_Y25_N21
\auto_signaltap_0|sld_signaltap_body|current_offset_delayed[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \auto_stp_external_clock_0~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|current_offset_delayed[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|current_offset_delayed\(0));

-- Location: LCFF_X48_Y22_N21
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \auto_stp_external_clock_0~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|current_offset_delayed\(1),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~regout\);

-- Location: LCFF_X50_Y22_N21
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \auto_stp_external_clock_0~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~regout\);

-- Location: LCCOMB_X47_Y22_N8
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9_combout\);

-- Location: LCFF_X47_Y22_N21
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10_combout\,
	ena => \auto_hub|irf_reg[1][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(10));

-- Location: LCFF_X47_Y22_N31
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(11));

-- Location: LCCOMB_X47_Y22_N18
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(10),
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(11),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10_combout\);

-- Location: LCFF_X46_Y25_N9
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(11));

-- Location: LCCOMB_X46_Y25_N6
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(11),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~regout\,
	datad => \auto_hub|shadow_jsm|state\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10_combout\);

-- Location: LCFF_X46_Y23_N21
\auto_signaltap_0|sld_signaltap_body|status_register|dffs[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|status_register|_~11_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|status_shift_enable~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(11));

-- Location: LCCOMB_X46_Y23_N26
\auto_signaltap_0|sld_signaltap_body|status_register|_~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(11),
	datac => \auto_hub|shadow_jsm|state\(3),
	datad => \auto_signaltap_0|sld_signaltap_body|status_load_on~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|status_register|_~10_combout\);

-- Location: LCFF_X49_Y25_N15
\auto_signaltap_0|sld_signaltap_body|current_offset_delayed[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \auto_stp_external_clock_0~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|current_offset_delayed[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|current_offset_delayed\(1));

-- Location: LCFF_X48_Y22_N7
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \auto_stp_external_clock_0~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~regout\);

-- Location: LCFF_X50_Y22_N23
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \auto_stp_external_clock_0~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|current_offset_delayed\(2),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~regout\);

-- Location: LCCOMB_X47_Y22_N20
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10_combout\);

-- Location: LCFF_X47_Y22_N17
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11_combout\,
	ena => \auto_hub|irf_reg[1][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(11));

-- Location: LCFF_X47_Y22_N27
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(12));

-- Location: LCCOMB_X47_Y22_N30
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(11),
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(12),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11_combout\);

-- Location: LCFF_X46_Y25_N3
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(12));

-- Location: LCCOMB_X46_Y25_N8
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(12),
	datac => \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\,
	datad => \auto_hub|shadow_jsm|state\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11_combout\);

-- Location: LCFF_X46_Y23_N15
\auto_signaltap_0|sld_signaltap_body|status_register|dffs[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|status_register|_~12_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|status_shift_enable~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(12));

-- Location: LCCOMB_X46_Y23_N20
\auto_signaltap_0|sld_signaltap_body|status_register|_~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(12),
	datac => \auto_hub|shadow_jsm|state\(3),
	datad => \auto_signaltap_0|sld_signaltap_body|status_load_on~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|status_register|_~11_combout\);

-- Location: LCFF_X49_Y25_N17
\auto_signaltap_0|sld_signaltap_body|current_offset_delayed[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \auto_stp_external_clock_0~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|current_offset_delayed[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|current_offset_delayed\(2));

-- Location: LCFF_X48_Y22_N25
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \auto_stp_external_clock_0~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~regout\);

-- Location: LCFF_X50_Y22_N17
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \auto_stp_external_clock_0~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~regout\);

-- Location: LCCOMB_X47_Y22_N16
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11_combout\);

-- Location: LCFF_X47_Y22_N13
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12_combout\,
	ena => \auto_hub|irf_reg[1][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(12));

-- Location: LCFF_X47_Y22_N7
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(13));

-- Location: LCCOMB_X47_Y22_N26
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(13),
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(12),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12_combout\);

-- Location: LCFF_X46_Y25_N13
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(13));

-- Location: LCCOMB_X46_Y25_N2
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~regout\,
	datab => \auto_hub|shadow_jsm|state\(4),
	datac => \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(13),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12_combout\);

-- Location: LCFF_X46_Y23_N1
\auto_signaltap_0|sld_signaltap_body|status_register|dffs[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|status_register|_~13_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|status_shift_enable~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(13));

-- Location: LCCOMB_X46_Y23_N14
\auto_signaltap_0|sld_signaltap_body|status_register|_~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(13),
	datac => \auto_hub|shadow_jsm|state\(3),
	datad => \auto_signaltap_0|sld_signaltap_body|status_load_on~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|status_register|_~12_combout\);

-- Location: LCFF_X49_Y25_N19
\auto_signaltap_0|sld_signaltap_body|current_offset_delayed[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \auto_stp_external_clock_0~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|current_offset_delayed[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|current_offset_delayed\(3));

-- Location: LCFF_X48_Y22_N27
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \auto_stp_external_clock_0~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|current_offset_delayed\(4),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~regout\);

-- Location: LCFF_X50_Y22_N27
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \auto_stp_external_clock_0~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~regout\);

-- Location: LCCOMB_X47_Y22_N12
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12_combout\);

-- Location: LCFF_X47_Y22_N1
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13_combout\,
	ena => \auto_hub|irf_reg[1][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(13));

-- Location: LCFF_X47_Y22_N11
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(14));

-- Location: LCCOMB_X47_Y22_N6
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(14),
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(13),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13_combout\);

-- Location: LCFF_X46_Y25_N31
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(14));

-- Location: LCCOMB_X46_Y25_N12
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(4),
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(14),
	datac => \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13_combout\);

-- Location: LCFF_X46_Y23_N3
\auto_signaltap_0|sld_signaltap_body|status_register|dffs[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|status_register|_~14_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|status_shift_enable~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(14));

-- Location: LCCOMB_X46_Y23_N0
\auto_signaltap_0|sld_signaltap_body|status_register|_~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(14),
	datac => \auto_hub|shadow_jsm|state\(3),
	datad => \auto_signaltap_0|sld_signaltap_body|status_load_on~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|status_register|_~13_combout\);

-- Location: LCFF_X49_Y25_N13
\auto_signaltap_0|sld_signaltap_body|current_offset_delayed[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \auto_stp_external_clock_0~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|current_offset_delayed[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|current_offset_delayed\(4));

-- Location: LCFF_X49_Y25_N23
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \auto_stp_external_clock_0~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|current_offset_delayed\(5),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~regout\);

-- Location: LCFF_X51_Y22_N25
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \auto_stp_external_clock_0~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|current_offset_delayed\(5),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~regout\);

-- Location: LCCOMB_X47_Y22_N0
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13_combout\);

-- Location: LCFF_X50_Y22_N29
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14_combout\,
	ena => \auto_hub|irf_reg[1][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(14));

-- Location: LCCOMB_X47_Y22_N10
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(14),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14_combout\);

-- Location: LCFF_X46_Y25_N1
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(0));

-- Location: LCCOMB_X46_Y25_N30
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(4),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14_combout\);

-- Location: LCFF_X46_Y23_N13
\auto_signaltap_0|sld_signaltap_body|status_register|dffs[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|status_register|_~15_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|status_shift_enable~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(15));

-- Location: LCCOMB_X46_Y23_N2
\auto_signaltap_0|sld_signaltap_body|status_register|_~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(15),
	datac => \auto_hub|shadow_jsm|state\(3),
	datad => \auto_signaltap_0|sld_signaltap_body|status_load_on~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|status_register|_~14_combout\);

-- Location: LCFF_X49_Y25_N9
\auto_signaltap_0|sld_signaltap_body|current_offset_delayed[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \auto_stp_external_clock_0~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|current_offset_delayed\(5));

-- Location: LCFF_X48_Y22_N5
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \auto_stp_external_clock_0~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~regout\);

-- Location: LCFF_X50_Y22_N7
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \auto_stp_external_clock_0~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|current_offset_delayed\(6),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~regout\);

-- Location: LCCOMB_X50_Y22_N28
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14_combout\);

-- Location: LCFF_X46_Y23_N23
\auto_signaltap_0|sld_signaltap_body|status_register|dffs[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|status_register|_~16_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|status_shift_enable~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(16));

-- Location: LCCOMB_X46_Y23_N12
\auto_signaltap_0|sld_signaltap_body|status_register|_~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(16),
	datac => \auto_hub|shadow_jsm|state\(3),
	datad => \auto_signaltap_0|sld_signaltap_body|status_load_on~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|status_register|_~15_combout\);

-- Location: LCFF_X48_Y22_N23
\auto_signaltap_0|sld_signaltap_body|current_offset_delayed[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \auto_stp_external_clock_0~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|current_offset_delayed[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|current_offset_delayed\(6));

-- Location: LCFF_X51_Y24_N5
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \auto_stp_external_clock_0~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~regout\);

-- Location: LCCOMB_X46_Y23_N22
\auto_signaltap_0|sld_signaltap_body|status_register|_~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|shadow_jsm|state\(3),
	datad => \auto_signaltap_0|sld_signaltap_body|status_load_on~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|status_register|_~16_combout\);

-- Location: LCFF_X51_Y24_N23
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \auto_stp_external_clock_0~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~regout\);

-- Location: LCCOMB_X46_Y22_N2
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][4]~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr_ena~0_combout\,
	datad => \auto_hub|irf_reg[1][1]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\);

-- Location: LCFF_X51_Y24_N9
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \auto_stp_external_clock_0~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~regout\);

-- Location: LCFF_X51_Y24_N27
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \auto_stp_external_clock_0~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~regout\);

-- Location: LCFF_X51_Y24_N29
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \auto_stp_external_clock_0~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(0));

-- Location: LCCOMB_X24_Y23_N4
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[3]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(8),
	datab => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr_ena~0_combout\,
	datad => \auto_hub|virtual_ir_scan_reg~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[3]~11_combout\);

-- Location: LCCOMB_X46_Y22_N28
\auto_signaltap_0|sld_signaltap_body|status_shift_enable~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][1]~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr_ena~0_combout\,
	datad => \auto_hub|irf_reg[1][6]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|status_shift_enable~3_combout\);

-- Location: LCCOMB_X24_Y23_N2
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(8),
	datab => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Add0~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[3]~8_combout\,
	datad => \auto_hub|virtual_ir_scan_reg~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~10_combout\);

-- Location: LCCOMB_X24_Y23_N6
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[3]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(8),
	datab => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr_ena~0_combout\,
	datac => \auto_hub|shadow_jsm|state\(4),
	datad => \auto_hub|virtual_ir_scan_reg~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[3]~11_combout\);

-- Location: LCCOMB_X24_Y23_N0
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Add0~1_combout\,
	datab => \auto_hub|shadow_jsm|state\(8),
	datac => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[3]~8_combout\,
	datad => \auto_hub|virtual_ir_scan_reg~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~12_combout\);

-- Location: LCCOMB_X24_Y23_N10
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(8),
	datab => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[3]~8_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(0),
	datad => \auto_hub|virtual_ir_scan_reg~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~13_combout\);

-- Location: LCCOMB_X50_Y24_N12
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(2),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(1),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0_combout\);

-- Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\KEY[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_KEY(3),
	combout => \KEY~combout\(3));

-- Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(7),
	combout => \SW~combout\(7));

-- Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(11),
	combout => \SW~combout\(11));

-- Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\auto_stp_external_clock_0~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_auto_stp_external_clock_0,
	combout => \auto_stp_external_clock_0~combout\);

-- Location: CLKCTRL_G0
\altera_internal_jtag~TCKUTAPclkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\);

-- Location: CLKCTRL_G11
\auto_stp_external_clock_0~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \auto_stp_external_clock_0~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \auto_stp_external_clock_0~clkctrl_outclk\);

-- Location: LCCOMB_X31_Y18_N10
\nios_system_inst|the_processor_0|processor_0|p|reg_5|Q[15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|reg_5|Q[15]~feeder_combout\ = \nios_system_inst|the_processor_0|processor_0|p|Selector0~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios_system_inst|the_processor_0|processor_0|p|Selector0~6_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|reg_5|Q[15]~feeder_combout\);

-- Location: LCCOMB_X31_Y18_N26
\nios_system_inst|the_processor_0|processor_0|p|reg_2|Q[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|reg_2|Q[7]~feeder_combout\ = \nios_system_inst|the_processor_0|processor_0|p|Selector8~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios_system_inst|the_processor_0|processor_0|p|Selector8~6_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|reg_2|Q[7]~feeder_combout\);

-- Location: LCCOMB_X34_Y17_N2
\nios_system_inst|the_processor_0|processor_0|p|reg_A|Q[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|reg_A|Q[7]~feeder_combout\ = \nios_system_inst|the_processor_0|processor_0|p|Selector8~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios_system_inst|the_processor_0|processor_0|p|Selector8~6_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|reg_A|Q[7]~feeder_combout\);

-- Location: LCCOMB_X33_Y17_N0
\nios_system_inst|the_processor_0|processor_0|p|reg_3|Q[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|reg_3|Q[8]~feeder_combout\ = \nios_system_inst|the_processor_0|processor_0|p|Selector7~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios_system_inst|the_processor_0|processor_0|p|Selector7~6_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|reg_3|Q[8]~feeder_combout\);

-- Location: LCCOMB_X33_Y19_N0
\nios_system_inst|the_processor_0|processor_0|p|reg_3|Q[12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|reg_3|Q[12]~feeder_combout\ = \nios_system_inst|the_processor_0|processor_0|p|Selector3~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios_system_inst|the_processor_0|processor_0|p|Selector3~6_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|reg_3|Q[12]~feeder_combout\);

-- Location: LCCOMB_X46_Y19_N6
\nios_system_inst|the_peripheral_0|peripheral_0|asc|mode[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|asc|mode[3]~feeder_combout\ = \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(3),
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|mode[3]~feeder_combout\);

-- Location: LCCOMB_X46_Y20_N0
\nios_system_inst|the_peripheral_0|peripheral_0|asc|mode[13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|asc|mode[13]~feeder_combout\ = \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(13),
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|mode[13]~feeder_combout\);

-- Location: LCCOMB_X46_Y20_N20
\nios_system_inst|the_peripheral_0|peripheral_0|asc|mode[14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|asc|mode[14]~feeder_combout\ = \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(14),
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|mode[14]~feeder_combout\);

-- Location: LCCOMB_X49_Y15_N0
\nios_system_inst|the_SEGDISP|data_in[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_SEGDISP|data_in[0]~feeder_combout\ = \nios_system_inst|the_SEGDISP|data\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios_system_inst|the_SEGDISP|data\(0),
	combout => \nios_system_inst|the_SEGDISP|data_in[0]~feeder_combout\);

-- Location: LCCOMB_X49_Y15_N2
\nios_system_inst|the_SEGDISP|data_in[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_SEGDISP|data_in[1]~feeder_combout\ = \nios_system_inst|the_SEGDISP|data\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios_system_inst|the_SEGDISP|data\(1),
	combout => \nios_system_inst|the_SEGDISP|data_in[1]~feeder_combout\);

-- Location: LCCOMB_X49_Y15_N12
\nios_system_inst|the_SEGDISP|data_in[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_SEGDISP|data_in[2]~feeder_combout\ = \nios_system_inst|the_SEGDISP|data\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios_system_inst|the_SEGDISP|data\(2),
	combout => \nios_system_inst|the_SEGDISP|data_in[2]~feeder_combout\);

-- Location: LCCOMB_X49_Y15_N18
\nios_system_inst|the_SEGDISP|data_in[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_SEGDISP|data_in[5]~feeder_combout\ = \nios_system_inst|the_SEGDISP|data\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios_system_inst|the_SEGDISP|data\(5),
	combout => \nios_system_inst|the_SEGDISP|data_in[5]~feeder_combout\);

-- Location: LCCOMB_X47_Y19_N26
\nios_system_inst|the_SEGDISP|data_in[12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_SEGDISP|data_in[12]~feeder_combout\ = \nios_system_inst|the_SEGDISP|data\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios_system_inst|the_SEGDISP|data\(12),
	combout => \nios_system_inst|the_SEGDISP|data_in[12]~feeder_combout\);

-- Location: LCCOMB_X36_Y18_N6
\nios_system_inst|the_processor_0|processor_0|p|reg_A|Q[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|reg_A|Q[3]~feeder_combout\ = \nios_system_inst|the_processor_0|processor_0|p|Selector12~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios_system_inst|the_processor_0|processor_0|p|Selector12~6_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|reg_A|Q[3]~feeder_combout\);

-- Location: LCCOMB_X34_Y18_N10
\nios_system_inst|the_processor_0|processor_0|p|reg_5|Q[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|reg_5|Q[9]~feeder_combout\ = \nios_system_inst|the_processor_0|processor_0|p|Selector6~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios_system_inst|the_processor_0|processor_0|p|Selector6~6_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|reg_5|Q[9]~feeder_combout\);

-- Location: LCCOMB_X36_Y17_N16
\nios_system_inst|the_processor_0|processor_0|p|reg_A|Q[11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|reg_A|Q[11]~feeder_combout\ = \nios_system_inst|the_processor_0|processor_0|p|Selector4~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios_system_inst|the_processor_0|processor_0|p|Selector4~6_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|reg_A|Q[11]~feeder_combout\);

-- Location: LCCOMB_X34_Y18_N24
\nios_system_inst|the_processor_0|processor_0|p|reg_5|Q[13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|reg_5|Q[13]~feeder_combout\ = \nios_system_inst|the_processor_0|processor_0|p|Selector2~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios_system_inst|the_processor_0|processor_0|p|Selector2~6_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|reg_5|Q[13]~feeder_combout\);

-- Location: LCCOMB_X36_Y19_N18
\nios_system_inst|the_processor_0|processor_0|p|reg_A|Q[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|reg_A|Q[2]~feeder_combout\ = \nios_system_inst|the_processor_0|processor_0|p|Selector13~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios_system_inst|the_processor_0|processor_0|p|Selector13~7_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|reg_A|Q[2]~feeder_combout\);

-- Location: LCCOMB_X34_Y19_N22
\nios_system_inst|the_processor_0|processor_0|p|reg_3|Q[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|reg_3|Q[0]~feeder_combout\ = \nios_system_inst|the_processor_0|processor_0|p|Selector15~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios_system_inst|the_processor_0|processor_0|p|Selector15~7_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|reg_3|Q[0]~feeder_combout\);

-- Location: LCCOMB_X50_Y19_N18
\nios_system_inst|the_LED|data_in[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_LED|data_in[1]~feeder_combout\ = \nios_system_inst|the_LED|data\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios_system_inst|the_LED|data\(1),
	combout => \nios_system_inst|the_LED|data_in[1]~feeder_combout\);

-- Location: LCCOMB_X48_Y19_N20
\nios_system_inst|the_LED|data_in[10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_LED|data_in[10]~feeder_combout\ = \nios_system_inst|the_LED|data\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios_system_inst|the_LED|data\(10),
	combout => \nios_system_inst|the_LED|data_in[10]~feeder_combout\);

-- Location: LCCOMB_X50_Y19_N8
\nios_system_inst|the_LED|data[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_LED|data[5]~feeder_combout\ = \nios_system_inst|the_SEGDISP|data~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios_system_inst|the_SEGDISP|data~6_combout\,
	combout => \nios_system_inst|the_LED|data[5]~feeder_combout\);

-- Location: LCCOMB_X48_Y19_N10
\nios_system_inst|the_LED|data[10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_LED|data[10]~feeder_combout\ = \nios_system_inst|the_SEGDISP|data~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios_system_inst|the_SEGDISP|data~10_combout\,
	combout => \nios_system_inst|the_LED|data[10]~feeder_combout\);

-- Location: LCCOMB_X46_Y25_N0
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0~portbdataout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0]~feeder_combout\);

-- Location: LCCOMB_X49_Y25_N20
\auto_signaltap_0|sld_signaltap_body|current_offset_delayed[0]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|current_offset_delayed[0]~feeder_combout\);

-- Location: LCCOMB_X49_Y25_N14
\auto_signaltap_0|sld_signaltap_body|current_offset_delayed[1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|current_offset_delayed[1]~feeder_combout\);

-- Location: LCCOMB_X49_Y25_N16
\auto_signaltap_0|sld_signaltap_body|current_offset_delayed[2]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|current_offset_delayed[2]~feeder_combout\);

-- Location: LCCOMB_X49_Y25_N18
\auto_signaltap_0|sld_signaltap_body|current_offset_delayed[3]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|current_offset_delayed[3]~feeder_combout\);

-- Location: LCCOMB_X49_Y25_N12
\auto_signaltap_0|sld_signaltap_body|current_offset_delayed[4]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|current_offset_delayed[4]~feeder_combout\);

-- Location: LCCOMB_X48_Y22_N22
\auto_signaltap_0|sld_signaltap_body|current_offset_delayed[6]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|current_offset_delayed[6]~feeder_combout\);

-- Location: LCCOMB_X45_Y25_N24
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~feeder_combout\);

-- Location: LCCOMB_X45_Y25_N12
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~feeder_combout\);

-- Location: LCCOMB_X48_Y25_N6
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~feeder_combout\);

-- Location: LCCOMB_X45_Y25_N16
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~feeder_combout\);

-- Location: LCCOMB_X48_Y22_N2
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder_combout\);

-- Location: LCCOMB_X50_Y22_N4
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder_combout\);

-- Location: LCCOMB_X48_Y22_N14
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder_combout\);

-- Location: LCCOMB_X50_Y22_N30
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder_combout\);

-- Location: LCCOMB_X46_Y25_N24
\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[1]~feeder_combout\);

-- Location: LCCOMB_X48_Y22_N8
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder_combout\);

-- Location: LCCOMB_X50_Y22_N0
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder_combout\);

-- Location: LCCOMB_X48_Y22_N10
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~feeder_combout\);

-- Location: LCCOMB_X46_Y25_N20
\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[3]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[3]~feeder_combout\);

-- Location: LCCOMB_X48_Y22_N28
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder_combout\);

-- Location: LCCOMB_X46_Y25_N22
\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[4]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[4]~feeder_combout\);

-- Location: LCCOMB_X48_Y22_N30
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(5),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~feeder_combout\);

-- Location: LCCOMB_X46_Y25_N28
\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[6]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[6]~feeder_combout\);

-- Location: LCCOMB_X48_Y22_N18
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|current_offset_delayed\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder_combout\);

-- Location: LCCOMB_X50_Y22_N10
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|current_offset_delayed\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder_combout\);

-- Location: LCCOMB_X50_Y22_N20
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|current_offset_delayed\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~feeder_combout\);

-- Location: LCCOMB_X48_Y22_N6
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|current_offset_delayed\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~feeder_combout\);

-- Location: LCCOMB_X50_Y22_N16
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|current_offset_delayed\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~feeder_combout\);

-- Location: LCCOMB_X48_Y22_N24
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|current_offset_delayed\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~feeder_combout\);

-- Location: LCCOMB_X50_Y22_N26
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|current_offset_delayed\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~feeder_combout\);

-- Location: LCCOMB_X48_Y22_N4
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|current_offset_delayed\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~feeder_combout\);

-- Location: LCCOMB_X51_Y24_N4
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder_combout\);

-- Location: LCCOMB_X51_Y24_N8
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder_combout\);

-- Location: LCCOMB_X51_Y24_N26
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder_combout\);

-- Location: LCCOMB_X51_Y24_N28
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[0]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SW~combout\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[0]~feeder_combout\);

-- Location: LCCOMB_X38_Y18_N10
\nios_system_inst|the_SW|data_in[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_SW|data_in[7]~feeder_combout\ = \SW~combout\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SW~combout\(7),
	combout => \nios_system_inst|the_SW|data_in[7]~feeder_combout\);

-- Location: LCCOMB_X30_Y18_N22
\nios_system_inst|the_SW|data_in[11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_SW|data_in[11]~feeder_combout\ = \SW~combout\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SW~combout\(11),
	combout => \nios_system_inst|the_SW|data_in[11]~feeder_combout\);

-- Location: LCCOMB_X37_Y16_N4
\nios_system_inst|the_processor_0|processor_0|p|Tstep|Q~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Tstep|Q~4_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(0) & (((!\nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(1))))) # 
-- (!\nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(0) & (\nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(1) & ((!\nios_system_inst|the_processor_0|processor_0|p|Mux9~3_combout\) # 
-- (!\nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(2),
	datab => \nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(0),
	datac => \nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(1),
	datad => \nios_system_inst|the_processor_0|processor_0|p|Mux9~3_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|Tstep|Q~4_combout\);

-- Location: LCFF_X37_Y16_N5
\nios_system_inst|the_processor_0|processor_0|p|Tstep|Q[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_processor_0|processor_0|p|Tstep|Q~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(1));

-- Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(13),
	combout => \SW~combout\(13));

-- Location: LCFF_X30_Y18_N11
\nios_system_inst|the_SW|data_in[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \SW~combout\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_SW|data_in\(13));

-- Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(10),
	combout => \SW~combout\(10));

-- Location: LCCOMB_X38_Y18_N20
\nios_system_inst|the_SW|data_in[10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_SW|data_in[10]~feeder_combout\ = \SW~combout\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SW~combout\(10),
	combout => \nios_system_inst|the_SW|data_in[10]~feeder_combout\);

-- Location: LCFF_X38_Y18_N21
\nios_system_inst|the_SW|data_in[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_SW|data_in[10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_SW|data_in\(10));

-- Location: LCCOMB_X47_Y19_N16
\nios_system_inst|nios_system_reset_clk_domain_synch|data_in_d1~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|nios_system_reset_clk_domain_synch|data_in_d1~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \nios_system_inst|nios_system_reset_clk_domain_synch|data_in_d1~feeder_combout\);

-- Location: CLKDELAYCTRL_G7
\KEY[3]~clk_delay_ctrl\ : cycloneii_clk_delay_ctrl
-- pragma translate_off
GENERIC MAP (
	delay_chain_mode => "none",
	use_new_style_dq_detection => "false")
-- pragma translate_on
PORT MAP (
	clk => \KEY~combout\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	clkout => \KEY[3]~clk_delay_ctrl_clkout\);

-- Location: CLKCTRL_G7
\KEY[3]~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \KEY[3]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \KEY[3]~clkctrl_outclk\);

-- Location: LCFF_X47_Y19_N17
\nios_system_inst|nios_system_reset_clk_domain_synch|data_in_d1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|nios_system_reset_clk_domain_synch|data_in_d1~feeder_combout\,
	aclr => \ALT_INV_KEY[3]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|nios_system_reset_clk_domain_synch|data_in_d1~regout\);

-- Location: LCFF_X47_Y19_N9
\nios_system_inst|nios_system_reset_clk_domain_synch|data_out\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|nios_system_reset_clk_domain_synch|data_in_d1~regout\,
	aclr => \ALT_INV_KEY[3]~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\);

-- Location: LCCOMB_X38_Y18_N18
\nios_system_inst|the_SW|readdata~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_SW|readdata~11_combout\ = (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\ & (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\ & (\nios_system_inst|the_SW|data_in\(10) & 
-- \nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\,
	datac => \nios_system_inst|the_SW|data_in\(10),
	datad => \nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\,
	combout => \nios_system_inst|the_SW|readdata~11_combout\);

-- Location: LCCOMB_X44_Y18_N22
\nios_system_inst|the_SW_avalon_parallel_port_slave|processor_0_read_data_valid_SW_avalon_parallel_port_slave_shift_register_in\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_SW_avalon_parallel_port_slave|processor_0_read_data_valid_SW_avalon_parallel_port_slave_shift_register_in~combout\ = (!\nios_system_inst|the_processor_0|processor_0|p|W_D~combout\ & 
-- (!\nios_system_inst|the_SW_avalon_parallel_port_slave|processor_0_read_data_valid_SW_avalon_parallel_port_slave_shift_register~regout\ & \nios_system_inst|the_SW_avalon_parallel_port_slave|Equal0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|W_D~combout\,
	datac => \nios_system_inst|the_SW_avalon_parallel_port_slave|processor_0_read_data_valid_SW_avalon_parallel_port_slave_shift_register~regout\,
	datad => \nios_system_inst|the_SW_avalon_parallel_port_slave|Equal0~1_combout\,
	combout => \nios_system_inst|the_SW_avalon_parallel_port_slave|processor_0_read_data_valid_SW_avalon_parallel_port_slave_shift_register_in~combout\);

-- Location: CLKCTRL_G4
\nios_system_inst|nios_system_reset_clk_domain_synch|data_out~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \nios_system_inst|nios_system_reset_clk_domain_synch|data_out~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \nios_system_inst|nios_system_reset_clk_domain_synch|data_out~clkctrl_outclk\);

-- Location: LCFF_X44_Y18_N23
\nios_system_inst|the_SW_avalon_parallel_port_slave|processor_0_read_data_valid_SW_avalon_parallel_port_slave_shift_register\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_SW_avalon_parallel_port_slave|processor_0_read_data_valid_SW_avalon_parallel_port_slave_shift_register_in~combout\,
	aclr => \nios_system_inst|nios_system_reset_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_SW_avalon_parallel_port_slave|processor_0_read_data_valid_SW_avalon_parallel_port_slave_shift_register~regout\);

-- Location: LCCOMB_X37_Y16_N24
\nios_system_inst|the_processor_0|processor_0|p|Mux19~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Mux19~0_combout\ = (!\nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(1) & !\nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(1),
	datad => \nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(0),
	combout => \nios_system_inst|the_processor_0|processor_0|p|Mux19~0_combout\);

-- Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(15),
	combout => \SW~combout\(15));

-- Location: LCFF_X30_Y18_N21
\nios_system_inst|the_SW|data_in[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \SW~combout\(15),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_SW|data_in\(15));

-- Location: LCCOMB_X38_Y18_N12
\nios_system_inst|the_SW|readdata~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_SW|readdata~16_combout\ = (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\ & (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\ & (\nios_system_inst|the_SW|data_in\(15) & 
-- \nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\,
	datac => \nios_system_inst|the_SW|data_in\(15),
	datad => \nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\,
	combout => \nios_system_inst|the_SW|readdata~16_combout\);

-- Location: LCFF_X38_Y18_N13
\nios_system_inst|the_SW|readdata[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_SW|readdata~16_combout\,
	ena => \nios_system_inst|the_SW|readdata[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_SW|readdata\(15));

-- Location: LCCOMB_X38_Y16_N20
\nios_system_inst|the_processor_0|processor_0|p|Mux7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Mux7~0_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(6) & (\nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(7) & 
-- ((\nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(8))))) # (!\nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(6) & (\nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(1) & 
-- (\nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(7) $ (!\nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(7),
	datab => \nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(1),
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(6),
	datad => \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(8),
	combout => \nios_system_inst|the_processor_0|processor_0|p|Mux7~0_combout\);

-- Location: LCCOMB_X38_Y16_N6
\nios_system_inst|the_processor_0|processor_0|p|Mux7~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Mux7~1_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(7) & (!\nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(1) & 
-- ((!\nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(8))))) # (!\nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(7) & (((\nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(6)) # 
-- (\nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(7),
	datab => \nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(1),
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(6),
	datad => \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(8),
	combout => \nios_system_inst|the_processor_0|processor_0|p|Mux7~1_combout\);

-- Location: LCCOMB_X38_Y16_N16
\nios_system_inst|the_processor_0|processor_0|p|Mux7~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Mux7~2_combout\ = ((\nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(0) & (!\nios_system_inst|the_processor_0|processor_0|p|Mux7~0_combout\ & 
-- \nios_system_inst|the_processor_0|processor_0|p|Mux7~1_combout\)) # (!\nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(0) & ((\nios_system_inst|the_processor_0|processor_0|p|Mux7~1_combout\) # 
-- (!\nios_system_inst|the_processor_0|processor_0|p|Mux7~0_combout\)))) # (!\nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111101010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(2),
	datab => \nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(0),
	datac => \nios_system_inst|the_processor_0|processor_0|p|Mux7~0_combout\,
	datad => \nios_system_inst|the_processor_0|processor_0|p|Mux7~1_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|Mux7~2_combout\);

-- Location: CLKCTRL_G12
\nios_system_inst|the_processor_0|processor_0|p|Mux7~2clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \nios_system_inst|the_processor_0|processor_0|p|Mux7~2clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \nios_system_inst|the_processor_0|processor_0|p|Mux7~2clkctrl_outclk\);

-- Location: LCCOMB_X34_Y16_N22
\nios_system_inst|the_processor_0|processor_0|p|BusSel[0]\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|BusSel\(0) = (GLOBAL(\nios_system_inst|the_processor_0|processor_0|p|Mux7~2clkctrl_outclk\) & (!\nios_system_inst|the_processor_0|processor_0|p|Mux65~0_combout\)) # 
-- (!GLOBAL(\nios_system_inst|the_processor_0|processor_0|p|Mux7~2clkctrl_outclk\) & ((\nios_system_inst|the_processor_0|processor_0|p|BusSel\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Mux65~0_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|Mux7~2clkctrl_outclk\,
	datad => \nios_system_inst|the_processor_0|processor_0|p|BusSel\(0),
	combout => \nios_system_inst|the_processor_0|processor_0|p|BusSel\(0));

-- Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(12),
	combout => \SW~combout\(12));

-- Location: LCCOMB_X30_Y18_N8
\nios_system_inst|the_SW|data_in[12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_SW|data_in[12]~feeder_combout\ = \SW~combout\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SW~combout\(12),
	combout => \nios_system_inst|the_SW|data_in[12]~feeder_combout\);

-- Location: LCFF_X30_Y18_N9
\nios_system_inst|the_SW|data_in[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_SW|data_in[12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_SW|data_in\(12));

-- Location: LCCOMB_X38_Y18_N30
\nios_system_inst|the_SW|readdata~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_SW|readdata~13_combout\ = (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\ & (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\ & (\nios_system_inst|the_SW|data_in\(12) & 
-- \nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\,
	datac => \nios_system_inst|the_SW|data_in\(12),
	datad => \nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\,
	combout => \nios_system_inst|the_SW|readdata~13_combout\);

-- Location: LCFF_X38_Y18_N31
\nios_system_inst|the_SW|readdata[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_SW|readdata~13_combout\,
	ena => \nios_system_inst|the_SW|readdata[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_SW|readdata\(12));

-- Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\CLOCK_50~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_CLOCK_50,
	combout => \CLOCK_50~combout\);

-- Location: CLKCTRL_G2
\CLOCK_50~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \CLOCK_50~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \CLOCK_50~clkctrl_outclk\);

-- Location: LCCOMB_X35_Y19_N0
\nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[0]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[0]~16_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|incr_pc~combout\ & (\nios_system_inst|the_processor_0|processor_0|p|reg_7|Q\(0) $ (VCC))) # 
-- (!\nios_system_inst|the_processor_0|processor_0|p|incr_pc~combout\ & (\nios_system_inst|the_processor_0|processor_0|p|reg_7|Q\(0) & VCC))
-- \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[0]~17\ = CARRY((\nios_system_inst|the_processor_0|processor_0|p|incr_pc~combout\ & \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|incr_pc~combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q\(0),
	datad => VCC,
	combout => \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[0]~16_combout\,
	cout => \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[0]~17\);

-- Location: LCCOMB_X32_Y19_N0
\nios_system_inst|the_processor_0|processor_0|p|Rin[0]\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Rin\(0) = (GLOBAL(\nios_system_inst|the_processor_0|processor_0|p|Mux7~2clkctrl_outclk\) & (\nios_system_inst|the_processor_0|processor_0|p|Mux40~1_combout\)) # 
-- (!GLOBAL(\nios_system_inst|the_processor_0|processor_0|p|Mux7~2clkctrl_outclk\) & ((\nios_system_inst|the_processor_0|processor_0|p|Rin\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Mux40~1_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|Mux7~2clkctrl_outclk\,
	datad => \nios_system_inst|the_processor_0|processor_0|p|Rin\(0),
	combout => \nios_system_inst|the_processor_0|processor_0|p|Rin\(0));

-- Location: LCFF_X35_Y19_N1
\nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[0]~16_combout\,
	sclr => \nios_system_inst|the_processor_0|processor_0|p|Rin\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q\(0));

-- Location: LCCOMB_X35_Y19_N2
\nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[1]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[1]~18_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|reg_7|Q\(1) & (!\nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[0]~17\)) # 
-- (!\nios_system_inst|the_processor_0|processor_0|p|reg_7|Q\(1) & ((\nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[0]~17\) # (GND)))
-- \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[1]~19\ = CARRY((!\nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[0]~17\) # (!\nios_system_inst|the_processor_0|processor_0|p|reg_7|Q\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q\(1),
	datad => VCC,
	cin => \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[0]~17\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[1]~18_combout\,
	cout => \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[1]~19\);

-- Location: LCFF_X35_Y19_N3
\nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[1]~18_combout\,
	sclr => \nios_system_inst|the_processor_0|processor_0|p|Rin\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q\(1));

-- Location: LCCOMB_X35_Y19_N4
\nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[2]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[2]~20_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|reg_7|Q\(2) & (\nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[1]~19\ $ (GND))) # 
-- (!\nios_system_inst|the_processor_0|processor_0|p|reg_7|Q\(2) & (!\nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[1]~19\ & VCC))
-- \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[2]~21\ = CARRY((\nios_system_inst|the_processor_0|processor_0|p|reg_7|Q\(2) & !\nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[1]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q\(2),
	datad => VCC,
	cin => \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[1]~19\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[2]~20_combout\,
	cout => \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[2]~21\);

-- Location: LCFF_X35_Y19_N5
\nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[2]~20_combout\,
	sclr => \nios_system_inst|the_processor_0|processor_0|p|Rin\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q\(2));

-- Location: LCCOMB_X35_Y19_N6
\nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[3]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[3]~22_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|reg_7|Q\(3) & (!\nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[2]~21\)) # 
-- (!\nios_system_inst|the_processor_0|processor_0|p|reg_7|Q\(3) & ((\nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[2]~21\) # (GND)))
-- \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[3]~23\ = CARRY((!\nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[2]~21\) # (!\nios_system_inst|the_processor_0|processor_0|p|reg_7|Q\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q\(3),
	datad => VCC,
	cin => \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[2]~21\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[3]~22_combout\,
	cout => \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[3]~23\);

-- Location: LCCOMB_X35_Y19_N8
\nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[4]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[4]~24_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|reg_7|Q\(4) & (\nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[3]~23\ $ (GND))) # 
-- (!\nios_system_inst|the_processor_0|processor_0|p|reg_7|Q\(4) & (!\nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[3]~23\ & VCC))
-- \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[4]~25\ = CARRY((\nios_system_inst|the_processor_0|processor_0|p|reg_7|Q\(4) & !\nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[3]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q\(4),
	datad => VCC,
	cin => \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[3]~23\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[4]~24_combout\,
	cout => \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[4]~25\);

-- Location: LCFF_X35_Y19_N9
\nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[4]~24_combout\,
	sclr => \nios_system_inst|the_processor_0|processor_0|p|Rin\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q\(4));

-- Location: LCCOMB_X35_Y19_N10
\nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[5]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[5]~26_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|reg_7|Q\(5) & (!\nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[4]~25\)) # 
-- (!\nios_system_inst|the_processor_0|processor_0|p|reg_7|Q\(5) & ((\nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[4]~25\) # (GND)))
-- \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[5]~27\ = CARRY((!\nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[4]~25\) # (!\nios_system_inst|the_processor_0|processor_0|p|reg_7|Q\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q\(5),
	datad => VCC,
	cin => \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[4]~25\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[5]~26_combout\,
	cout => \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[5]~27\);

-- Location: LCCOMB_X35_Y19_N14
\nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[7]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[7]~30_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|reg_7|Q\(7) & (!\nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[6]~29\)) # 
-- (!\nios_system_inst|the_processor_0|processor_0|p|reg_7|Q\(7) & ((\nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[6]~29\) # (GND)))
-- \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[7]~31\ = CARRY((!\nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[6]~29\) # (!\nios_system_inst|the_processor_0|processor_0|p|reg_7|Q\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q\(7),
	datad => VCC,
	cin => \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[6]~29\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[7]~30_combout\,
	cout => \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[7]~31\);

-- Location: LCFF_X35_Y19_N15
\nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[7]~30_combout\,
	sclr => \nios_system_inst|the_processor_0|processor_0|p|Rin\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q\(7));

-- Location: LCCOMB_X35_Y19_N16
\nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[8]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[8]~32_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|reg_7|Q\(8) & (\nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[7]~31\ $ (GND))) # 
-- (!\nios_system_inst|the_processor_0|processor_0|p|reg_7|Q\(8) & (!\nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[7]~31\ & VCC))
-- \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[8]~33\ = CARRY((\nios_system_inst|the_processor_0|processor_0|p|reg_7|Q\(8) & !\nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[7]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q\(8),
	datad => VCC,
	cin => \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[7]~31\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[8]~32_combout\,
	cout => \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[8]~33\);

-- Location: LCFF_X35_Y19_N17
\nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[8]~32_combout\,
	sclr => \nios_system_inst|the_processor_0|processor_0|p|Rin\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q\(8));

-- Location: LCCOMB_X34_Y17_N30
\nios_system_inst|the_processor_0|processor_0|p|Selector7~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Selector7~5_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Selector7~4_combout\) # ((\nios_system_inst|the_processor_0|processor_0|p|Equal8~0_combout\ & 
-- \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Selector7~4_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|Equal8~0_combout\,
	datad => \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q\(8),
	combout => \nios_system_inst|the_processor_0|processor_0|p|Selector7~5_combout\);

-- Location: LCCOMB_X49_Y19_N10
\nios_system_inst|the_SEGDISP|data~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_SEGDISP|data~14_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(14) & \nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(14),
	datad => \nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\,
	combout => \nios_system_inst|the_SEGDISP|data~14_combout\);

-- Location: LCCOMB_X35_Y19_N18
\nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[9]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[9]~34_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|reg_7|Q\(9) & (!\nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[8]~33\)) # 
-- (!\nios_system_inst|the_processor_0|processor_0|p|reg_7|Q\(9) & ((\nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[8]~33\) # (GND)))
-- \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[9]~35\ = CARRY((!\nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[8]~33\) # (!\nios_system_inst|the_processor_0|processor_0|p|reg_7|Q\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q\(9),
	datad => VCC,
	cin => \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[8]~33\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[9]~34_combout\,
	cout => \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[9]~35\);

-- Location: LCFF_X35_Y19_N19
\nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[9]~34_combout\,
	sclr => \nios_system_inst|the_processor_0|processor_0|p|Rin\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q\(9));

-- Location: LCCOMB_X35_Y19_N20
\nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[10]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[10]~36_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|reg_7|Q\(10) & (\nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[9]~35\ $ (GND))) # 
-- (!\nios_system_inst|the_processor_0|processor_0|p|reg_7|Q\(10) & (!\nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[9]~35\ & VCC))
-- \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[10]~37\ = CARRY((\nios_system_inst|the_processor_0|processor_0|p|reg_7|Q\(10) & !\nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[9]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q\(10),
	datad => VCC,
	cin => \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[9]~35\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[10]~36_combout\,
	cout => \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[10]~37\);

-- Location: LCCOMB_X35_Y19_N22
\nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[11]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[11]~38_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|reg_7|Q\(11) & (!\nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[10]~37\)) # 
-- (!\nios_system_inst|the_processor_0|processor_0|p|reg_7|Q\(11) & ((\nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[10]~37\) # (GND)))
-- \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[11]~39\ = CARRY((!\nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[10]~37\) # (!\nios_system_inst|the_processor_0|processor_0|p|reg_7|Q\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q\(11),
	datad => VCC,
	cin => \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[10]~37\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[11]~38_combout\,
	cout => \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[11]~39\);

-- Location: LCFF_X35_Y19_N23
\nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[11]~38_combout\,
	sclr => \nios_system_inst|the_processor_0|processor_0|p|Rin\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q\(11));

-- Location: LCCOMB_X35_Y19_N24
\nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[12]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[12]~40_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|reg_7|Q\(12) & (\nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[11]~39\ $ (GND))) # 
-- (!\nios_system_inst|the_processor_0|processor_0|p|reg_7|Q\(12) & (!\nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[11]~39\ & VCC))
-- \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[12]~41\ = CARRY((\nios_system_inst|the_processor_0|processor_0|p|reg_7|Q\(12) & !\nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[11]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q\(12),
	datad => VCC,
	cin => \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[11]~39\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[12]~40_combout\,
	cout => \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[12]~41\);

-- Location: LCCOMB_X35_Y19_N26
\nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[13]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[13]~42_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|reg_7|Q\(13) & (!\nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[12]~41\)) # 
-- (!\nios_system_inst|the_processor_0|processor_0|p|reg_7|Q\(13) & ((\nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[12]~41\) # (GND)))
-- \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[13]~43\ = CARRY((!\nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[12]~41\) # (!\nios_system_inst|the_processor_0|processor_0|p|reg_7|Q\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q\(13),
	datad => VCC,
	cin => \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[12]~41\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[13]~42_combout\,
	cout => \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[13]~43\);

-- Location: LCFF_X35_Y19_N27
\nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[13]~42_combout\,
	sclr => \nios_system_inst|the_processor_0|processor_0|p|Rin\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q\(13));

-- Location: LCCOMB_X35_Y19_N28
\nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[14]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[14]~44_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|reg_7|Q\(14) & (\nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[13]~43\ $ (GND))) # 
-- (!\nios_system_inst|the_processor_0|processor_0|p|reg_7|Q\(14) & (!\nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[13]~43\ & VCC))
-- \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[14]~45\ = CARRY((\nios_system_inst|the_processor_0|processor_0|p|reg_7|Q\(14) & !\nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[13]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q\(14),
	datad => VCC,
	cin => \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[13]~43\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[14]~44_combout\,
	cout => \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[14]~45\);

-- Location: LCFF_X35_Y19_N29
\nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[14]~44_combout\,
	sclr => \nios_system_inst|the_processor_0|processor_0|p|Rin\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q\(14));

-- Location: LCCOMB_X33_Y19_N22
\nios_system_inst|the_processor_0|processor_0|p|Rin[4]\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Rin\(4) = (GLOBAL(\nios_system_inst|the_processor_0|processor_0|p|Mux7~2clkctrl_outclk\) & (\nios_system_inst|the_processor_0|processor_0|p|Mux53~0_combout\)) # 
-- (!GLOBAL(\nios_system_inst|the_processor_0|processor_0|p|Mux7~2clkctrl_outclk\) & ((\nios_system_inst|the_processor_0|processor_0|p|Rin\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Mux53~0_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|Mux7~2clkctrl_outclk\,
	datad => \nios_system_inst|the_processor_0|processor_0|p|Rin\(4),
	combout => \nios_system_inst|the_processor_0|processor_0|p|Rin\(4));

-- Location: LCFF_X33_Y17_N31
\nios_system_inst|the_processor_0|processor_0|p|reg_3|Q[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|Selector1~6_combout\,
	sload => VCC,
	ena => \nios_system_inst|the_processor_0|processor_0|p|Rin\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_3|Q\(14));

-- Location: LCCOMB_X36_Y16_N2
\nios_system_inst|the_processor_0|processor_0|p|Mux62~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Mux62~0_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Mux44~3_combout\ & (!\nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(3) & 
-- (!\nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(5) & !\nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Mux44~3_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(3),
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(5),
	datad => \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(4),
	combout => \nios_system_inst|the_processor_0|processor_0|p|Mux62~0_combout\);

-- Location: LCCOMB_X33_Y17_N22
\nios_system_inst|the_processor_0|processor_0|p|Rin[7]\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Rin\(7) = (GLOBAL(\nios_system_inst|the_processor_0|processor_0|p|Mux7~2clkctrl_outclk\) & (\nios_system_inst|the_processor_0|processor_0|p|Mux62~0_combout\)) # 
-- (!GLOBAL(\nios_system_inst|the_processor_0|processor_0|p|Mux7~2clkctrl_outclk\) & ((\nios_system_inst|the_processor_0|processor_0|p|Rin\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_processor_0|processor_0|p|Mux62~0_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|Mux7~2clkctrl_outclk\,
	datad => \nios_system_inst|the_processor_0|processor_0|p|Rin\(7),
	combout => \nios_system_inst|the_processor_0|processor_0|p|Rin\(7));

-- Location: LCFF_X33_Y17_N29
\nios_system_inst|the_processor_0|processor_0|p|reg_0|Q[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|Selector1~6_combout\,
	sload => VCC,
	ena => \nios_system_inst|the_processor_0|processor_0|p|Rin\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_0|Q\(14));

-- Location: LCCOMB_X34_Y16_N28
\nios_system_inst|the_processor_0|processor_0|p|Equal1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Equal1~2_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Equal1~0_combout\ & (\nios_system_inst|the_processor_0|processor_0|p|BusSel\(9) & 
-- (!\nios_system_inst|the_processor_0|processor_0|p|BusSel\(5) & \nios_system_inst|the_processor_0|processor_0|p|Equal1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Equal1~0_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|BusSel\(9),
	datac => \nios_system_inst|the_processor_0|processor_0|p|BusSel\(5),
	datad => \nios_system_inst|the_processor_0|processor_0|p|Equal1~1_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|Equal1~2_combout\);

-- Location: LCCOMB_X33_Y17_N28
\nios_system_inst|the_processor_0|processor_0|p|Selector1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Selector1~4_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Equal4~0_combout\ & ((\nios_system_inst|the_processor_0|processor_0|p|reg_3|Q\(14)) # 
-- ((\nios_system_inst|the_processor_0|processor_0|p|reg_0|Q\(14) & \nios_system_inst|the_processor_0|processor_0|p|Equal1~2_combout\)))) # (!\nios_system_inst|the_processor_0|processor_0|p|Equal4~0_combout\ & 
-- (((\nios_system_inst|the_processor_0|processor_0|p|reg_0|Q\(14) & \nios_system_inst|the_processor_0|processor_0|p|Equal1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Equal4~0_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|reg_3|Q\(14),
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_0|Q\(14),
	datad => \nios_system_inst|the_processor_0|processor_0|p|Equal1~2_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|Selector1~4_combout\);

-- Location: LCCOMB_X34_Y17_N0
\nios_system_inst|the_processor_0|processor_0|p|Selector1~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Selector1~5_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Selector1~3_combout\) # ((\nios_system_inst|the_processor_0|processor_0|p|Selector1~4_combout\) # 
-- ((\nios_system_inst|the_processor_0|processor_0|p|reg_7|Q\(14) & \nios_system_inst|the_processor_0|processor_0|p|Equal8~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Selector1~3_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q\(14),
	datac => \nios_system_inst|the_processor_0|processor_0|p|Equal8~0_combout\,
	datad => \nios_system_inst|the_processor_0|processor_0|p|Selector1~4_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|Selector1~5_combout\);

-- Location: LCCOMB_X38_Y17_N16
\nios_system_inst|the_processor_0|processor_0|p|Mux20~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Mux20~2_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(2) & !\nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(2),
	datad => \nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(1),
	combout => \nios_system_inst|the_processor_0|processor_0|p|Mux20~2_combout\);

-- Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(9),
	combout => \SW~combout\(9));

-- Location: LCCOMB_X30_Y18_N4
\nios_system_inst|the_SW|data_in[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_SW|data_in[9]~feeder_combout\ = \SW~combout\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SW~combout\(9),
	combout => \nios_system_inst|the_SW|data_in[9]~feeder_combout\);

-- Location: LCFF_X30_Y18_N5
\nios_system_inst|the_SW|data_in[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_SW|data_in[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_SW|data_in\(9));

-- Location: LCCOMB_X38_Y18_N0
\nios_system_inst|the_SW|readdata~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_SW|readdata~10_combout\ = (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\ & (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\ & (\nios_system_inst|the_SW|data_in\(9) & 
-- \nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\,
	datac => \nios_system_inst|the_SW|data_in\(9),
	datad => \nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\,
	combout => \nios_system_inst|the_SW|readdata~10_combout\);

-- Location: LCFF_X38_Y18_N1
\nios_system_inst|the_SW|readdata[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_SW|readdata~10_combout\,
	ena => \nios_system_inst|the_SW|readdata[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_SW|readdata\(9));

-- Location: LCCOMB_X41_Y18_N6
\nios_system_inst|the_processor_0|processor_0|p|ADDRin\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|ADDRin~combout\ = (GLOBAL(\nios_system_inst|the_processor_0|processor_0|p|Mux7~2clkctrl_outclk\) & (\nios_system_inst|the_processor_0|processor_0|p|Mux33~3_combout\)) # 
-- (!GLOBAL(\nios_system_inst|the_processor_0|processor_0|p|Mux7~2clkctrl_outclk\) & ((\nios_system_inst|the_processor_0|processor_0|p|ADDRin~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Mux33~3_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|Mux7~2clkctrl_outclk\,
	datad => \nios_system_inst|the_processor_0|processor_0|p|ADDRin~combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|ADDRin~combout\);

-- Location: LCFF_X36_Y18_N1
\nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|Selector15~7_combout\,
	sload => VCC,
	ena => \nios_system_inst|the_processor_0|processor_0|p|ADDRin~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(0));

-- Location: LCCOMB_X36_Y18_N0
\nios_system_inst|the_processor_0|processor_0|amc|LessThan0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|amc|LessThan0~1_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(3)) # ((\nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(0)) # 
-- (\nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(3),
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(0),
	datad => \nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(1),
	combout => \nios_system_inst|the_processor_0|processor_0|amc|LessThan0~1_combout\);

-- Location: LCFF_X33_Y17_N19
\nios_system_inst|the_processor_0|processor_0|p|reg_3|Q[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|Selector8~6_combout\,
	sload => VCC,
	ena => \nios_system_inst|the_processor_0|processor_0|p|Rin\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_3|Q\(7));

-- Location: LCCOMB_X33_Y17_N18
\nios_system_inst|the_processor_0|processor_0|p|Selector8~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Selector8~4_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|reg_0|Q\(7) & ((\nios_system_inst|the_processor_0|processor_0|p|Equal1~2_combout\) # 
-- ((\nios_system_inst|the_processor_0|processor_0|p|reg_3|Q\(7) & \nios_system_inst|the_processor_0|processor_0|p|Equal4~0_combout\)))) # (!\nios_system_inst|the_processor_0|processor_0|p|reg_0|Q\(7) & 
-- (((\nios_system_inst|the_processor_0|processor_0|p|reg_3|Q\(7) & \nios_system_inst|the_processor_0|processor_0|p|Equal4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|reg_0|Q\(7),
	datab => \nios_system_inst|the_processor_0|processor_0|p|Equal1~2_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_3|Q\(7),
	datad => \nios_system_inst|the_processor_0|processor_0|p|Equal4~0_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|Selector8~4_combout\);

-- Location: LCCOMB_X33_Y17_N4
\nios_system_inst|the_processor_0|processor_0|p|Selector8~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Selector8~5_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Selector8~4_combout\) # ((\nios_system_inst|the_processor_0|processor_0|p|reg_7|Q\(7) & 
-- \nios_system_inst|the_processor_0|processor_0|p|Equal8~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q\(7),
	datab => \nios_system_inst|the_processor_0|processor_0|p|Selector8~4_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|Equal8~0_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|Selector8~5_combout\);

-- Location: LCFF_X33_Y19_N13
\nios_system_inst|the_processor_0|processor_0|p|reg_0|Q[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|Selector6~6_combout\,
	sload => VCC,
	ena => \nios_system_inst|the_processor_0|processor_0|p|Rin\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_0|Q\(9));

-- Location: LCCOMB_X33_Y19_N12
\nios_system_inst|the_processor_0|processor_0|p|Selector6~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Selector6~5_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|reg_3|Q\(9) & ((\nios_system_inst|the_processor_0|processor_0|p|Equal4~0_combout\) # 
-- ((\nios_system_inst|the_processor_0|processor_0|p|reg_0|Q\(9) & \nios_system_inst|the_processor_0|processor_0|p|Equal1~2_combout\)))) # (!\nios_system_inst|the_processor_0|processor_0|p|reg_3|Q\(9) & 
-- (((\nios_system_inst|the_processor_0|processor_0|p|reg_0|Q\(9) & \nios_system_inst|the_processor_0|processor_0|p|Equal1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|reg_3|Q\(9),
	datab => \nios_system_inst|the_processor_0|processor_0|p|Equal4~0_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_0|Q\(9),
	datad => \nios_system_inst|the_processor_0|processor_0|p|Equal1~2_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|Selector6~5_combout\);

-- Location: LCCOMB_X34_Y19_N20
\nios_system_inst|the_processor_0|processor_0|p|Selector6~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Selector6~4_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Equal8~0_combout\ & \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_processor_0|processor_0|p|Equal8~0_combout\,
	datad => \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q\(9),
	combout => \nios_system_inst|the_processor_0|processor_0|p|Selector6~4_combout\);

-- Location: LCCOMB_X36_Y16_N22
\nios_system_inst|the_processor_0|processor_0|p|Mux44~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Mux44~4_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Mux44~3_combout\ & (!\nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(3) & 
-- (\nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(5) & \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Mux44~3_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(3),
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(5),
	datad => \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(4),
	combout => \nios_system_inst|the_processor_0|processor_0|p|Mux44~4_combout\);

-- Location: LCCOMB_X37_Y18_N18
\nios_system_inst|the_processor_0|processor_0|p|Rin[1]\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Rin\(1) = (GLOBAL(\nios_system_inst|the_processor_0|processor_0|p|Mux7~2clkctrl_outclk\) & (\nios_system_inst|the_processor_0|processor_0|p|Mux44~4_combout\)) # 
-- (!GLOBAL(\nios_system_inst|the_processor_0|processor_0|p|Mux7~2clkctrl_outclk\) & ((\nios_system_inst|the_processor_0|processor_0|p|Rin\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Mux7~2clkctrl_outclk\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|Mux44~4_combout\,
	datad => \nios_system_inst|the_processor_0|processor_0|p|Rin\(1),
	combout => \nios_system_inst|the_processor_0|processor_0|p|Rin\(1));

-- Location: LCFF_X37_Y17_N15
\nios_system_inst|the_processor_0|processor_0|p|reg_6|Q[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|Selector6~6_combout\,
	sload => VCC,
	ena => \nios_system_inst|the_processor_0|processor_0|p|Rin\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_6|Q\(9));

-- Location: LCCOMB_X37_Y17_N14
\nios_system_inst|the_processor_0|processor_0|p|Selector6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Selector6~0_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Equal10~1_combout\ & ((\nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[9]~34_combout\) # 
-- ((\nios_system_inst|the_processor_0|processor_0|p|reg_6|Q\(9) & \nios_system_inst|the_processor_0|processor_0|p|Equal7~0_combout\)))) # (!\nios_system_inst|the_processor_0|processor_0|p|Equal10~1_combout\ & 
-- (((\nios_system_inst|the_processor_0|processor_0|p|reg_6|Q\(9) & \nios_system_inst|the_processor_0|processor_0|p|Equal7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Equal10~1_combout\,
	datab => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[9]~34_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_6|Q\(9),
	datad => \nios_system_inst|the_processor_0|processor_0|p|Equal7~0_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|Selector6~0_combout\);

-- Location: LCCOMB_X34_Y17_N18
\nios_system_inst|the_processor_0|processor_0|p|Selector6~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Selector6~6_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Selector6~3_combout\) # ((\nios_system_inst|the_processor_0|processor_0|p|Selector6~5_combout\) # 
-- ((\nios_system_inst|the_processor_0|processor_0|p|Selector6~4_combout\) # (\nios_system_inst|the_processor_0|processor_0|p|Selector6~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Selector6~3_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|Selector6~5_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|Selector6~4_combout\,
	datad => \nios_system_inst|the_processor_0|processor_0|p|Selector6~0_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|Selector6~6_combout\);

-- Location: LCFF_X41_Y18_N25
\nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|Selector6~6_combout\,
	sload => VCC,
	ena => \nios_system_inst|the_processor_0|processor_0|p|ADDRin~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(9));

-- Location: LCCOMB_X41_Y18_N24
\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[8]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[8]~0_combout\ = (!\nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(12) & (!\nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(15) & 
-- (!\nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(9) & !\nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(12),
	datab => \nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(15),
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(9),
	datad => \nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(14),
	combout => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[8]~0_combout\);

-- Location: LCFF_X33_Y19_N9
\nios_system_inst|the_processor_0|processor_0|p|reg_0|Q[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|Selector5~6_combout\,
	sload => VCC,
	ena => \nios_system_inst|the_processor_0|processor_0|p|Rin\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_0|Q\(10));

-- Location: LCCOMB_X33_Y19_N8
\nios_system_inst|the_processor_0|processor_0|p|Selector5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Selector5~5_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|reg_3|Q\(10) & ((\nios_system_inst|the_processor_0|processor_0|p|Equal4~0_combout\) # 
-- ((\nios_system_inst|the_processor_0|processor_0|p|reg_0|Q\(10) & \nios_system_inst|the_processor_0|processor_0|p|Equal1~2_combout\)))) # (!\nios_system_inst|the_processor_0|processor_0|p|reg_3|Q\(10) & 
-- (((\nios_system_inst|the_processor_0|processor_0|p|reg_0|Q\(10) & \nios_system_inst|the_processor_0|processor_0|p|Equal1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|reg_3|Q\(10),
	datab => \nios_system_inst|the_processor_0|processor_0|p|Equal4~0_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_0|Q\(10),
	datad => \nios_system_inst|the_processor_0|processor_0|p|Equal1~2_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|Selector5~5_combout\);

-- Location: LCFF_X37_Y18_N27
\nios_system_inst|the_processor_0|processor_0|p|reg_6|Q[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|Selector5~6_combout\,
	sload => VCC,
	ena => \nios_system_inst|the_processor_0|processor_0|p|Rin\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_6|Q\(10));

-- Location: LCCOMB_X37_Y18_N26
\nios_system_inst|the_processor_0|processor_0|p|Selector5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Selector5~0_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Equal10~1_combout\ & ((\nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[10]~37_combout\) # 
-- ((\nios_system_inst|the_processor_0|processor_0|p|Equal7~0_combout\ & \nios_system_inst|the_processor_0|processor_0|p|reg_6|Q\(10))))) # (!\nios_system_inst|the_processor_0|processor_0|p|Equal10~1_combout\ & 
-- (\nios_system_inst|the_processor_0|processor_0|p|Equal7~0_combout\ & (\nios_system_inst|the_processor_0|processor_0|p|reg_6|Q\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Equal10~1_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|Equal7~0_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_6|Q\(10),
	datad => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[10]~37_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|Selector5~0_combout\);

-- Location: LCFF_X35_Y19_N21
\nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[10]~36_combout\,
	sclr => \nios_system_inst|the_processor_0|processor_0|p|Rin\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q\(10));

-- Location: LCCOMB_X36_Y17_N28
\nios_system_inst|the_processor_0|processor_0|p|Selector5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Selector5~4_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Equal8~0_combout\ & \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios_system_inst|the_processor_0|processor_0|p|Equal8~0_combout\,
	datad => \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q\(10),
	combout => \nios_system_inst|the_processor_0|processor_0|p|Selector5~4_combout\);

-- Location: LCCOMB_X36_Y17_N30
\nios_system_inst|the_processor_0|processor_0|p|Selector5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Selector5~6_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Selector5~3_combout\) # ((\nios_system_inst|the_processor_0|processor_0|p|Selector5~5_combout\) # 
-- ((\nios_system_inst|the_processor_0|processor_0|p|Selector5~0_combout\) # (\nios_system_inst|the_processor_0|processor_0|p|Selector5~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Selector5~3_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|Selector5~5_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|Selector5~0_combout\,
	datad => \nios_system_inst|the_processor_0|processor_0|p|Selector5~4_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|Selector5~6_combout\);

-- Location: LCFF_X36_Y18_N27
\nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|Selector5~6_combout\,
	sload => VCC,
	ena => \nios_system_inst|the_processor_0|processor_0|p|ADDRin~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(10));

-- Location: LCCOMB_X34_Y19_N24
\nios_system_inst|the_processor_0|processor_0|p|Selector2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Selector2~4_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|reg_7|Q\(13) & \nios_system_inst|the_processor_0|processor_0|p|Equal8~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q\(13),
	datad => \nios_system_inst|the_processor_0|processor_0|p|Equal8~0_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|Selector2~4_combout\);

-- Location: LCFF_X34_Y19_N3
\nios_system_inst|the_processor_0|processor_0|p|reg_0|Q[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|Selector2~6_combout\,
	sload => VCC,
	ena => \nios_system_inst|the_processor_0|processor_0|p|Rin\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_0|Q\(13));

-- Location: LCFF_X34_Y19_N29
\nios_system_inst|the_processor_0|processor_0|p|reg_3|Q[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|Selector2~6_combout\,
	sload => VCC,
	ena => \nios_system_inst|the_processor_0|processor_0|p|Rin\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_3|Q\(13));

-- Location: LCCOMB_X34_Y19_N2
\nios_system_inst|the_processor_0|processor_0|p|Selector2~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Selector2~5_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Equal4~0_combout\ & ((\nios_system_inst|the_processor_0|processor_0|p|reg_3|Q\(13)) # 
-- ((\nios_system_inst|the_processor_0|processor_0|p|Equal1~2_combout\ & \nios_system_inst|the_processor_0|processor_0|p|reg_0|Q\(13))))) # (!\nios_system_inst|the_processor_0|processor_0|p|Equal4~0_combout\ & 
-- (\nios_system_inst|the_processor_0|processor_0|p|Equal1~2_combout\ & (\nios_system_inst|the_processor_0|processor_0|p|reg_0|Q\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Equal4~0_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|Equal1~2_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_0|Q\(13),
	datad => \nios_system_inst|the_processor_0|processor_0|p|reg_3|Q\(13),
	combout => \nios_system_inst|the_processor_0|processor_0|p|Selector2~5_combout\);

-- Location: LCFF_X37_Y18_N31
\nios_system_inst|the_processor_0|processor_0|p|reg_6|Q[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|Selector2~6_combout\,
	sload => VCC,
	ena => \nios_system_inst|the_processor_0|processor_0|p|Rin\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_6|Q\(13));

-- Location: LCCOMB_X37_Y18_N30
\nios_system_inst|the_processor_0|processor_0|p|Selector2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Selector2~0_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Equal10~1_combout\ & ((\nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[13]~46_combout\) # 
-- ((\nios_system_inst|the_processor_0|processor_0|p|Equal7~0_combout\ & \nios_system_inst|the_processor_0|processor_0|p|reg_6|Q\(13))))) # (!\nios_system_inst|the_processor_0|processor_0|p|Equal10~1_combout\ & 
-- (\nios_system_inst|the_processor_0|processor_0|p|Equal7~0_combout\ & (\nios_system_inst|the_processor_0|processor_0|p|reg_6|Q\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Equal10~1_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|Equal7~0_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_6|Q\(13),
	datad => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[13]~46_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|Selector2~0_combout\);

-- Location: LCCOMB_X36_Y18_N8
\nios_system_inst|the_processor_0|processor_0|p|Selector2~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Selector2~6_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Selector2~3_combout\) # ((\nios_system_inst|the_processor_0|processor_0|p|Selector2~4_combout\) # 
-- ((\nios_system_inst|the_processor_0|processor_0|p|Selector2~5_combout\) # (\nios_system_inst|the_processor_0|processor_0|p|Selector2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Selector2~3_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|Selector2~4_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|Selector2~5_combout\,
	datad => \nios_system_inst|the_processor_0|processor_0|p|Selector2~0_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|Selector2~6_combout\);

-- Location: LCCOMB_X36_Y18_N30
\nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q[13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q[13]~feeder_combout\ = \nios_system_inst|the_processor_0|processor_0|p|Selector2~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios_system_inst|the_processor_0|processor_0|p|Selector2~6_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q[13]~feeder_combout\);

-- Location: LCFF_X36_Y18_N31
\nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q[13]~feeder_combout\,
	ena => \nios_system_inst|the_processor_0|processor_0|p|ADDRin~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(13));

-- Location: LCCOMB_X36_Y18_N26
\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[8]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[8]~1_combout\ = (!\nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(11) & (\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[8]~0_combout\ & 
-- (!\nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(10) & !\nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(11),
	datab => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[8]~0_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(10),
	datad => \nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(13),
	combout => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[8]~1_combout\);

-- Location: LCCOMB_X36_Y18_N4
\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\ = (\nios_system_inst|the_processor_0|processor_0|amc|LessThan0~2_combout\ & (\nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(2))) # 
-- (!\nios_system_inst|the_processor_0|processor_0|amc|LessThan0~2_combout\ & ((\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[8]~1_combout\ & ((\nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(0)))) # 
-- (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[8]~1_combout\ & (\nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(2),
	datab => \nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(0),
	datac => \nios_system_inst|the_processor_0|processor_0|amc|LessThan0~2_combout\,
	datad => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[8]~1_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\);

-- Location: LCCOMB_X38_Y18_N28
\nios_system_inst|the_SW|readdata~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_SW|readdata~8_combout\ = (\nios_system_inst|the_SW|data_in\(7) & (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\ & (\nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\ & 
-- !\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_SW|data_in\(7),
	datab => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\,
	datac => \nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\,
	datad => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\,
	combout => \nios_system_inst|the_SW|readdata~8_combout\);

-- Location: LCFF_X38_Y18_N29
\nios_system_inst|the_SW|readdata[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_SW|readdata~8_combout\,
	ena => \nios_system_inst|the_SW|readdata[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_SW|readdata\(7));

-- Location: LCCOMB_X34_Y17_N26
\nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q[7]~feeder_combout\ = \nios_system_inst|the_processor_0|processor_0|p|Selector8~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios_system_inst|the_processor_0|processor_0|p|Selector8~6_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q[7]~feeder_combout\);

-- Location: LCCOMB_X36_Y19_N2
\nios_system_inst|the_processor_0|processor_0|p|Mux34~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Mux34~0_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(6) & (\nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(0) & (\nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(8) 
-- & \nios_system_inst|the_processor_0|processor_0|p|Mux20~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(6),
	datab => \nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(0),
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(8),
	datad => \nios_system_inst|the_processor_0|processor_0|p|Mux20~2_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|Mux34~0_combout\);

-- Location: LCCOMB_X36_Y19_N28
\nios_system_inst|the_processor_0|processor_0|p|DOUTin\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|DOUTin~combout\ = (GLOBAL(\nios_system_inst|the_processor_0|processor_0|p|Mux7~2clkctrl_outclk\) & (\nios_system_inst|the_processor_0|processor_0|p|Mux34~0_combout\)) # 
-- (!GLOBAL(\nios_system_inst|the_processor_0|processor_0|p|Mux7~2clkctrl_outclk\) & ((\nios_system_inst|the_processor_0|processor_0|p|DOUTin~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_processor_0|processor_0|p|Mux34~0_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|Mux7~2clkctrl_outclk\,
	datad => \nios_system_inst|the_processor_0|processor_0|p|DOUTin~combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|DOUTin~combout\);

-- Location: LCFF_X34_Y17_N27
\nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q[7]~feeder_combout\,
	ena => \nios_system_inst|the_processor_0|processor_0|p|DOUTin~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(7));

-- Location: LCCOMB_X47_Y19_N4
\nios_system_inst|the_LED|data~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_LED|data~1_combout\ = (\nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\ & \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(7),
	combout => \nios_system_inst|the_LED|data~1_combout\);

-- Location: LCCOMB_X47_Y19_N6
\nios_system_inst|the_peripheral_0|peripheral_0|asc|mode[15]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|asc|mode[15]~4_combout\ = (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\ & (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\ & 
-- \nios_system_inst|the_processor_0|processor_0|p|W_D~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|W_D~combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|mode[15]~4_combout\);

-- Location: LCCOMB_X49_Y19_N22
\nios_system_inst|the_LED|data[14]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_LED|data[14]~0_combout\ = ((\nios_system_inst|the_LED_avalon_parallel_port_slave|Equal0~2_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|asc|mode[15]~4_combout\)) # 
-- (!\nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_LED_avalon_parallel_port_slave|Equal0~2_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|asc|mode[15]~4_combout\,
	datad => \nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\,
	combout => \nios_system_inst|the_LED|data[14]~0_combout\);

-- Location: LCFF_X50_Y19_N13
\nios_system_inst|the_LED|data[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_LED|data~1_combout\,
	sload => VCC,
	ena => \nios_system_inst|the_LED|data[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_LED|data\(7));

-- Location: LCCOMB_X51_Y18_N10
\nios_system_inst|the_LED|data_in[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_LED|data_in[7]~feeder_combout\ = \nios_system_inst|the_LED|data\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios_system_inst|the_LED|data\(7),
	combout => \nios_system_inst|the_LED|data_in[7]~feeder_combout\);

-- Location: LCFF_X51_Y18_N11
\nios_system_inst|the_LED|data_in[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_LED|data_in[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_LED|data_in\(7));

-- Location: LCCOMB_X49_Y18_N12
\nios_system_inst|the_LED|readdata~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_LED|readdata~8_combout\ = (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\ & (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\ & 
-- (\nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\ & \nios_system_inst|the_LED|data_in\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\,
	datac => \nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\,
	datad => \nios_system_inst|the_LED|data_in\(7),
	combout => \nios_system_inst|the_LED|readdata~8_combout\);

-- Location: LCCOMB_X34_Y16_N30
\nios_system_inst|the_processor_0|processor_0|p|Equal2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Equal2~0_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Equal1~1_combout\ & (!\nios_system_inst|the_processor_0|processor_0|p|BusSel\(9) & 
-- (!\nios_system_inst|the_processor_0|processor_0|p|BusSel\(5) & !\nios_system_inst|the_processor_0|processor_0|p|BusSel\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Equal1~1_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|BusSel\(9),
	datac => \nios_system_inst|the_processor_0|processor_0|p|BusSel\(5),
	datad => \nios_system_inst|the_processor_0|processor_0|p|BusSel\(0),
	combout => \nios_system_inst|the_processor_0|processor_0|p|Equal2~0_combout\);

-- Location: LCCOMB_X36_Y16_N30
\nios_system_inst|the_processor_0|processor_0|p|Mux21~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Mux21~0_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Mux26~0_combout\ & (\nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(3) & 
-- (!\nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(5) & !\nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Mux26~0_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(3),
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(5),
	datad => \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(4),
	combout => \nios_system_inst|the_processor_0|processor_0|p|Mux21~0_combout\);

-- Location: LCCOMB_X48_Y18_N12
\nios_system_inst|the_processor_0|processor_0|p|Mux21~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Mux21~1_combout\ = (!\nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(1) & !\nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(1),
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(2),
	combout => \nios_system_inst|the_processor_0|processor_0|p|Mux21~1_combout\);

-- Location: LCCOMB_X35_Y16_N28
\nios_system_inst|the_processor_0|processor_0|p|Mux21~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Mux21~2_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Mux20~2_combout\ & ((\nios_system_inst|the_processor_0|processor_0|p|Mux21~0_combout\) # 
-- ((\nios_system_inst|the_processor_0|processor_0|p|Mux25~0_combout\ & \nios_system_inst|the_processor_0|processor_0|p|Mux21~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Mux25~0_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|Mux21~0_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|Mux20~2_combout\,
	datad => \nios_system_inst|the_processor_0|processor_0|p|Mux21~1_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|Mux21~2_combout\);

-- Location: LCCOMB_X34_Y16_N12
\nios_system_inst|the_processor_0|processor_0|p|BusSel[8]\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|BusSel\(8) = (GLOBAL(\nios_system_inst|the_processor_0|processor_0|p|Mux7~2clkctrl_outclk\) & (\nios_system_inst|the_processor_0|processor_0|p|Mux21~2_combout\)) # 
-- (!GLOBAL(\nios_system_inst|the_processor_0|processor_0|p|Mux7~2clkctrl_outclk\) & ((\nios_system_inst|the_processor_0|processor_0|p|BusSel\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_processor_0|processor_0|p|Mux21~2_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|Mux7~2clkctrl_outclk\,
	datad => \nios_system_inst|the_processor_0|processor_0|p|BusSel\(8),
	combout => \nios_system_inst|the_processor_0|processor_0|p|BusSel\(8));

-- Location: LCCOMB_X34_Y16_N24
\nios_system_inst|the_processor_0|processor_0|p|Equal2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Equal2~1_combout\ = (!\nios_system_inst|the_processor_0|processor_0|p|BusSel\(7) & (\nios_system_inst|the_processor_0|processor_0|p|Equal2~0_combout\ & 
-- (!\nios_system_inst|the_processor_0|processor_0|p|BusSel\(6) & \nios_system_inst|the_processor_0|processor_0|p|BusSel\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|BusSel\(7),
	datab => \nios_system_inst|the_processor_0|processor_0|p|Equal2~0_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|BusSel\(6),
	datad => \nios_system_inst|the_processor_0|processor_0|p|BusSel\(8),
	combout => \nios_system_inst|the_processor_0|processor_0|p|Equal2~1_combout\);

-- Location: LCCOMB_X40_Y18_N10
\nios_system_inst|the_processor_0|processor_0|p|Rin[6]\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Rin\(6) = (GLOBAL(\nios_system_inst|the_processor_0|processor_0|p|Mux7~2clkctrl_outclk\) & (\nios_system_inst|the_processor_0|processor_0|p|Mux59~0_combout\)) # 
-- (!GLOBAL(\nios_system_inst|the_processor_0|processor_0|p|Mux7~2clkctrl_outclk\) & ((\nios_system_inst|the_processor_0|processor_0|p|Rin\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Mux59~0_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|Mux7~2clkctrl_outclk\,
	datad => \nios_system_inst|the_processor_0|processor_0|p|Rin\(6),
	combout => \nios_system_inst|the_processor_0|processor_0|p|Rin\(6));

-- Location: LCFF_X32_Y17_N17
\nios_system_inst|the_processor_0|processor_0|p|reg_1|Q[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|Selector3~6_combout\,
	sload => VCC,
	ena => \nios_system_inst|the_processor_0|processor_0|p|Rin\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_1|Q\(12));

-- Location: LCCOMB_X34_Y16_N8
\nios_system_inst|the_processor_0|processor_0|p|Equal3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Equal3~1_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|BusSel\(7) & (\nios_system_inst|the_processor_0|processor_0|p|Equal3~0_combout\ & 
-- (!\nios_system_inst|the_processor_0|processor_0|p|BusSel\(6) & \nios_system_inst|the_processor_0|processor_0|p|Equal1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|BusSel\(7),
	datab => \nios_system_inst|the_processor_0|processor_0|p|Equal3~0_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|BusSel\(6),
	datad => \nios_system_inst|the_processor_0|processor_0|p|Equal1~1_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|Equal3~1_combout\);

-- Location: LCCOMB_X36_Y16_N0
\nios_system_inst|the_processor_0|processor_0|p|Mux56~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Mux56~0_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Mux44~3_combout\ & (!\nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(3) & 
-- (!\nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(5) & \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Mux44~3_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(3),
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(5),
	datad => \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(4),
	combout => \nios_system_inst|the_processor_0|processor_0|p|Mux56~0_combout\);

-- Location: LCCOMB_X36_Y16_N6
\nios_system_inst|the_processor_0|processor_0|p|Rin[5]\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Rin\(5) = (GLOBAL(\nios_system_inst|the_processor_0|processor_0|p|Mux7~2clkctrl_outclk\) & (\nios_system_inst|the_processor_0|processor_0|p|Mux56~0_combout\)) # 
-- (!GLOBAL(\nios_system_inst|the_processor_0|processor_0|p|Mux7~2clkctrl_outclk\) & ((\nios_system_inst|the_processor_0|processor_0|p|Rin\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_processor_0|processor_0|p|Mux56~0_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|Mux7~2clkctrl_outclk\,
	datad => \nios_system_inst|the_processor_0|processor_0|p|Rin\(5),
	combout => \nios_system_inst|the_processor_0|processor_0|p|Rin\(5));

-- Location: LCFF_X31_Y18_N3
\nios_system_inst|the_processor_0|processor_0|p|reg_2|Q[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|Selector3~6_combout\,
	sload => VCC,
	ena => \nios_system_inst|the_processor_0|processor_0|p|Rin\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_2|Q\(12));

-- Location: LCCOMB_X31_Y18_N2
\nios_system_inst|the_processor_0|processor_0|p|Selector3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Selector3~1_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|reg_5|Q\(12) & ((\nios_system_inst|the_processor_0|processor_0|p|Equal6~2_combout\) # 
-- ((\nios_system_inst|the_processor_0|processor_0|p|Equal3~1_combout\ & \nios_system_inst|the_processor_0|processor_0|p|reg_2|Q\(12))))) # (!\nios_system_inst|the_processor_0|processor_0|p|reg_5|Q\(12) & 
-- (\nios_system_inst|the_processor_0|processor_0|p|Equal3~1_combout\ & (\nios_system_inst|the_processor_0|processor_0|p|reg_2|Q\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|reg_5|Q\(12),
	datab => \nios_system_inst|the_processor_0|processor_0|p|Equal3~1_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_2|Q\(12),
	datad => \nios_system_inst|the_processor_0|processor_0|p|Equal6~2_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|Selector3~1_combout\);

-- Location: LCCOMB_X32_Y17_N16
\nios_system_inst|the_processor_0|processor_0|p|Selector3~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Selector3~3_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Selector3~2_combout\) # ((\nios_system_inst|the_processor_0|processor_0|p|Selector3~1_combout\) # 
-- ((\nios_system_inst|the_processor_0|processor_0|p|Equal2~1_combout\ & \nios_system_inst|the_processor_0|processor_0|p|reg_1|Q\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Selector3~2_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|Equal2~1_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_1|Q\(12),
	datad => \nios_system_inst|the_processor_0|processor_0|p|Selector3~1_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|Selector3~3_combout\);

-- Location: LCFF_X35_Y19_N25
\nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[12]~40_combout\,
	sclr => \nios_system_inst|the_processor_0|processor_0|p|Rin\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q\(12));

-- Location: LCCOMB_X36_Y17_N24
\nios_system_inst|the_processor_0|processor_0|p|Selector3~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Selector3~4_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Equal8~0_combout\ & \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_processor_0|processor_0|p|Equal8~0_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q\(12),
	combout => \nios_system_inst|the_processor_0|processor_0|p|Selector3~4_combout\);

-- Location: LCFF_X37_Y18_N9
\nios_system_inst|the_processor_0|processor_0|p|reg_6|Q[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|Selector3~6_combout\,
	sload => VCC,
	ena => \nios_system_inst|the_processor_0|processor_0|p|Rin\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_6|Q\(12));

-- Location: LCCOMB_X37_Y18_N8
\nios_system_inst|the_processor_0|processor_0|p|Selector3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Selector3~0_combout\ = (\nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[12]~43_combout\ & ((\nios_system_inst|the_processor_0|processor_0|p|Equal10~1_combout\) # 
-- ((\nios_system_inst|the_processor_0|processor_0|p|Equal7~0_combout\ & \nios_system_inst|the_processor_0|processor_0|p|reg_6|Q\(12))))) # (!\nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[12]~43_combout\ & 
-- (\nios_system_inst|the_processor_0|processor_0|p|Equal7~0_combout\ & (\nios_system_inst|the_processor_0|processor_0|p|reg_6|Q\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[12]~43_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|Equal7~0_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_6|Q\(12),
	datad => \nios_system_inst|the_processor_0|processor_0|p|Equal10~1_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|Selector3~0_combout\);

-- Location: LCCOMB_X36_Y17_N26
\nios_system_inst|the_processor_0|processor_0|p|Selector3~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Selector3~6_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Selector3~5_combout\) # ((\nios_system_inst|the_processor_0|processor_0|p|Selector3~3_combout\) # 
-- ((\nios_system_inst|the_processor_0|processor_0|p|Selector3~4_combout\) # (\nios_system_inst|the_processor_0|processor_0|p|Selector3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Selector3~5_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|Selector3~3_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|Selector3~4_combout\,
	datad => \nios_system_inst|the_processor_0|processor_0|p|Selector3~0_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|Selector3~6_combout\);

-- Location: LCFF_X41_Y18_N21
\nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|Selector3~6_combout\,
	sload => VCC,
	ena => \nios_system_inst|the_processor_0|processor_0|p|ADDRin~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(12));

-- Location: LCCOMB_X41_Y18_N16
\nios_system_inst|the_LED_avalon_parallel_port_slave|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_LED_avalon_parallel_port_slave|Equal0~1_combout\ = (!\nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(14) & (!\nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(15) & 
-- (!\nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(4) & \nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(14),
	datab => \nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(15),
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(4),
	datad => \nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(12),
	combout => \nios_system_inst|the_LED_avalon_parallel_port_slave|Equal0~1_combout\);

-- Location: LCCOMB_X42_Y18_N12
\nios_system_inst|the_LED_avalon_parallel_port_slave|processor_0_read_data_valid_LED_avalon_parallel_port_slave_shift_register_in\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_LED_avalon_parallel_port_slave|processor_0_read_data_valid_LED_avalon_parallel_port_slave_shift_register_in~combout\ = (!\nios_system_inst|the_processor_0|processor_0|p|W_D~combout\ & 
-- (\nios_system_inst|the_LED_avalon_parallel_port_slave|Equal0~0_combout\ & (!\nios_system_inst|the_LED_avalon_parallel_port_slave|processor_0_read_data_valid_LED_avalon_parallel_port_slave_shift_register~regout\ & 
-- \nios_system_inst|the_LED_avalon_parallel_port_slave|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|W_D~combout\,
	datab => \nios_system_inst|the_LED_avalon_parallel_port_slave|Equal0~0_combout\,
	datac => \nios_system_inst|the_LED_avalon_parallel_port_slave|processor_0_read_data_valid_LED_avalon_parallel_port_slave_shift_register~regout\,
	datad => \nios_system_inst|the_LED_avalon_parallel_port_slave|Equal0~1_combout\,
	combout => \nios_system_inst|the_LED_avalon_parallel_port_slave|processor_0_read_data_valid_LED_avalon_parallel_port_slave_shift_register_in~combout\);

-- Location: LCFF_X42_Y18_N13
\nios_system_inst|the_LED_avalon_parallel_port_slave|processor_0_read_data_valid_LED_avalon_parallel_port_slave_shift_register\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_LED_avalon_parallel_port_slave|processor_0_read_data_valid_LED_avalon_parallel_port_slave_shift_register_in~combout\,
	aclr => \nios_system_inst|nios_system_reset_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_LED_avalon_parallel_port_slave|processor_0_read_data_valid_LED_avalon_parallel_port_slave_shift_register~regout\);

-- Location: LCCOMB_X49_Y18_N22
\nios_system_inst|the_LED|readdata[11]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_LED|readdata[11]~1_combout\ = ((\nios_system_inst|the_LED_avalon_parallel_port_slave|Equal0~2_combout\ & ((\nios_system_inst|the_processor_0|processor_0|p|W_D~combout\) # 
-- (!\nios_system_inst|the_LED_avalon_parallel_port_slave|processor_0_read_data_valid_LED_avalon_parallel_port_slave_shift_register~regout\)))) # (!\nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_LED_avalon_parallel_port_slave|Equal0~2_combout\,
	datab => \nios_system_inst|the_LED_avalon_parallel_port_slave|processor_0_read_data_valid_LED_avalon_parallel_port_slave_shift_register~regout\,
	datac => \nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\,
	datad => \nios_system_inst|the_processor_0|processor_0|p|W_D~combout\,
	combout => \nios_system_inst|the_LED|readdata[11]~1_combout\);

-- Location: LCFF_X49_Y18_N13
\nios_system_inst|the_LED|readdata[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_LED|readdata~8_combout\,
	ena => \nios_system_inst|the_LED|readdata[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_LED|readdata\(7));

-- Location: LCFF_X35_Y19_N7
\nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[3]~22_combout\,
	sclr => \nios_system_inst|the_processor_0|processor_0|p|Rin\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q\(3));

-- Location: LCFF_X33_Y19_N25
\nios_system_inst|the_processor_0|processor_0|p|reg_0|Q[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|Selector12~6_combout\,
	sload => VCC,
	ena => \nios_system_inst|the_processor_0|processor_0|p|Rin\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_0|Q\(3));

-- Location: LCCOMB_X33_Y19_N24
\nios_system_inst|the_processor_0|processor_0|p|Selector12~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Selector12~4_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|reg_3|Q\(3) & ((\nios_system_inst|the_processor_0|processor_0|p|Equal4~0_combout\) # 
-- ((\nios_system_inst|the_processor_0|processor_0|p|reg_0|Q\(3) & \nios_system_inst|the_processor_0|processor_0|p|Equal1~2_combout\)))) # (!\nios_system_inst|the_processor_0|processor_0|p|reg_3|Q\(3) & 
-- (((\nios_system_inst|the_processor_0|processor_0|p|reg_0|Q\(3) & \nios_system_inst|the_processor_0|processor_0|p|Equal1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|reg_3|Q\(3),
	datab => \nios_system_inst|the_processor_0|processor_0|p|Equal4~0_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_0|Q\(3),
	datad => \nios_system_inst|the_processor_0|processor_0|p|Equal1~2_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|Selector12~4_combout\);

-- Location: LCCOMB_X33_Y19_N20
\nios_system_inst|the_processor_0|processor_0|p|Selector12~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Selector12~5_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Selector12~4_combout\) # ((\nios_system_inst|the_processor_0|processor_0|p|Equal8~0_combout\ & 
-- \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Equal8~0_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q\(3),
	datac => \nios_system_inst|the_processor_0|processor_0|p|Selector12~4_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|Selector12~5_combout\);

-- Location: LCCOMB_X36_Y16_N20
\nios_system_inst|the_processor_0|processor_0|p|Mux50~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Mux50~0_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Mux44~3_combout\ & (!\nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(3) & 
-- (\nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(5) & !\nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Mux44~3_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(3),
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(5),
	datad => \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(4),
	combout => \nios_system_inst|the_processor_0|processor_0|p|Mux50~0_combout\);

-- Location: LCCOMB_X32_Y18_N30
\nios_system_inst|the_processor_0|processor_0|p|Rin[3]\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Rin\(3) = (GLOBAL(\nios_system_inst|the_processor_0|processor_0|p|Mux7~2clkctrl_outclk\) & (\nios_system_inst|the_processor_0|processor_0|p|Mux50~0_combout\)) # 
-- (!GLOBAL(\nios_system_inst|the_processor_0|processor_0|p|Mux7~2clkctrl_outclk\) & ((\nios_system_inst|the_processor_0|processor_0|p|Rin\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_processor_0|processor_0|p|Mux50~0_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|Mux7~2clkctrl_outclk\,
	datad => \nios_system_inst|the_processor_0|processor_0|p|Rin\(3),
	combout => \nios_system_inst|the_processor_0|processor_0|p|Rin\(3));

-- Location: LCFF_X32_Y18_N3
\nios_system_inst|the_processor_0|processor_0|p|reg_4|Q[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|Selector12~6_combout\,
	sload => VCC,
	ena => \nios_system_inst|the_processor_0|processor_0|p|Rin\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_4|Q\(3));

-- Location: LCCOMB_X35_Y16_N18
\nios_system_inst|the_processor_0|processor_0|p|Equal9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Equal9~0_combout\ = (!\nios_system_inst|the_processor_0|processor_0|p|BusSel\(3) & (!\nios_system_inst|the_processor_0|processor_0|p|BusSel\(4) & (!\nios_system_inst|the_processor_0|processor_0|p|BusSel\(2) 
-- & \nios_system_inst|the_processor_0|processor_0|p|BusSel\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|BusSel\(3),
	datab => \nios_system_inst|the_processor_0|processor_0|p|BusSel\(4),
	datac => \nios_system_inst|the_processor_0|processor_0|p|BusSel\(2),
	datad => \nios_system_inst|the_processor_0|processor_0|p|BusSel\(1),
	combout => \nios_system_inst|the_processor_0|processor_0|p|Equal9~0_combout\);

-- Location: LCCOMB_X34_Y16_N2
\nios_system_inst|the_processor_0|processor_0|p|Equal9~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Equal9~1_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Equal1~0_combout\ & (!\nios_system_inst|the_processor_0|processor_0|p|BusSel\(9) & 
-- (!\nios_system_inst|the_processor_0|processor_0|p|BusSel\(5) & \nios_system_inst|the_processor_0|processor_0|p|Equal9~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Equal1~0_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|BusSel\(9),
	datac => \nios_system_inst|the_processor_0|processor_0|p|BusSel\(5),
	datad => \nios_system_inst|the_processor_0|processor_0|p|Equal9~0_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|Equal9~1_combout\);

-- Location: LCCOMB_X32_Y18_N2
\nios_system_inst|the_processor_0|processor_0|p|Selector12~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Selector12~2_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q\(3) & ((\nios_system_inst|the_processor_0|processor_0|p|Equal9~1_combout\) # 
-- ((\nios_system_inst|the_processor_0|processor_0|p|Equal5~0_combout\ & \nios_system_inst|the_processor_0|processor_0|p|reg_4|Q\(3))))) # (!\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q\(3) & 
-- (\nios_system_inst|the_processor_0|processor_0|p|Equal5~0_combout\ & (\nios_system_inst|the_processor_0|processor_0|p|reg_4|Q\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q\(3),
	datab => \nios_system_inst|the_processor_0|processor_0|p|Equal5~0_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_4|Q\(3),
	datad => \nios_system_inst|the_processor_0|processor_0|p|Equal9~1_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|Selector12~2_combout\);

-- Location: LCFF_X32_Y18_N5
\nios_system_inst|the_processor_0|processor_0|p|reg_1|Q[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|Selector12~6_combout\,
	sload => VCC,
	ena => \nios_system_inst|the_processor_0|processor_0|p|Rin\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_1|Q\(3));

-- Location: LCCOMB_X32_Y18_N4
\nios_system_inst|the_processor_0|processor_0|p|Selector12~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Selector12~3_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Selector12~1_combout\) # ((\nios_system_inst|the_processor_0|processor_0|p|Selector12~2_combout\) # 
-- ((\nios_system_inst|the_processor_0|processor_0|p|reg_1|Q\(3) & \nios_system_inst|the_processor_0|processor_0|p|Equal2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Selector12~1_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|Selector12~2_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_1|Q\(3),
	datad => \nios_system_inst|the_processor_0|processor_0|p|Equal2~1_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|Selector12~3_combout\);

-- Location: LCFF_X37_Y17_N9
\nios_system_inst|the_processor_0|processor_0|p|reg_6|Q[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|Selector12~6_combout\,
	sload => VCC,
	ena => \nios_system_inst|the_processor_0|processor_0|p|Rin\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_6|Q\(3));

-- Location: LCCOMB_X36_Y19_N0
\nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q[3]~feeder_combout\ = \nios_system_inst|the_processor_0|processor_0|p|Selector12~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios_system_inst|the_processor_0|processor_0|p|Selector12~6_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q[3]~feeder_combout\);

-- Location: LCFF_X36_Y19_N1
\nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q[3]~feeder_combout\,
	ena => \nios_system_inst|the_processor_0|processor_0|p|DOUTin~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(3));

-- Location: LCCOMB_X49_Y19_N2
\nios_system_inst|the_SEGDISP|data~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_SEGDISP|data~4_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(3) & \nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(3),
	datad => \nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\,
	combout => \nios_system_inst|the_SEGDISP|data~4_combout\);

-- Location: LCCOMB_X50_Y19_N28
\nios_system_inst|the_LED|data[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_LED|data[3]~feeder_combout\ = \nios_system_inst|the_SEGDISP|data~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios_system_inst|the_SEGDISP|data~4_combout\,
	combout => \nios_system_inst|the_LED|data[3]~feeder_combout\);

-- Location: LCFF_X50_Y19_N29
\nios_system_inst|the_LED|data[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_LED|data[3]~feeder_combout\,
	ena => \nios_system_inst|the_LED|data[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_LED|data\(3));

-- Location: LCCOMB_X50_Y19_N6
\nios_system_inst|the_LED|data_in[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_LED|data_in[3]~feeder_combout\ = \nios_system_inst|the_LED|data\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios_system_inst|the_LED|data\(3),
	combout => \nios_system_inst|the_LED|data_in[3]~feeder_combout\);

-- Location: LCFF_X50_Y19_N7
\nios_system_inst|the_LED|data_in[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_LED|data_in[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_LED|data_in\(3));

-- Location: LCCOMB_X49_Y18_N30
\nios_system_inst|the_LED|readdata~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_LED|readdata~4_combout\ = (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\ & (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\ & 
-- (\nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\ & \nios_system_inst|the_LED|data_in\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\,
	datac => \nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\,
	datad => \nios_system_inst|the_LED|data_in\(3),
	combout => \nios_system_inst|the_LED|readdata~4_combout\);

-- Location: LCFF_X49_Y18_N31
\nios_system_inst|the_LED|readdata[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_LED|readdata~4_combout\,
	ena => \nios_system_inst|the_LED|readdata[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_LED|readdata\(3));

-- Location: LCCOMB_X42_Y18_N8
\nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[3]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[3]~14_combout\ = (\nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata~13_combout\ & (((\nios_system_inst|the_LED|readdata\(3)) # 
-- (!\nios_system_inst|the_LED_avalon_parallel_port_slave|Equal0~0_combout\)) # (!\nios_system_inst|the_LED_avalon_parallel_port_slave|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata~13_combout\,
	datab => \nios_system_inst|the_LED_avalon_parallel_port_slave|Equal0~1_combout\,
	datac => \nios_system_inst|the_LED|readdata\(3),
	datad => \nios_system_inst|the_LED_avalon_parallel_port_slave|Equal0~0_combout\,
	combout => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[3]~14_combout\);

-- Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(3),
	combout => \SW~combout\(3));

-- Location: LCCOMB_X41_Y19_N22
\nios_system_inst|the_SW|data_in[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_SW|data_in[3]~feeder_combout\ = \SW~combout\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SW~combout\(3),
	combout => \nios_system_inst|the_SW|data_in[3]~feeder_combout\);

-- Location: LCFF_X41_Y19_N23
\nios_system_inst|the_SW|data_in[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_SW|data_in[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_SW|data_in\(3));

-- Location: LCCOMB_X42_Y18_N2
\nios_system_inst|the_SW|readdata~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_SW|readdata~4_combout\ = (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\ & (\nios_system_inst|the_SW|data_in\(3) & (\nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\ & 
-- !\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\,
	datab => \nios_system_inst|the_SW|data_in\(3),
	datac => \nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\,
	datad => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\,
	combout => \nios_system_inst|the_SW|readdata~4_combout\);

-- Location: LCFF_X42_Y18_N3
\nios_system_inst|the_SW|readdata[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_SW|readdata~4_combout\,
	ena => \nios_system_inst|the_SW|readdata[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_SW|readdata\(3));

-- Location: LCCOMB_X42_Y18_N28
\nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[3]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[3]~15_combout\ = (\nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[3]~12_combout\ & 
-- (\nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[3]~14_combout\ & ((\nios_system_inst|the_SW|readdata\(3)) # (!\nios_system_inst|the_SW_avalon_parallel_port_slave|Equal0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[3]~12_combout\,
	datab => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[3]~14_combout\,
	datac => \nios_system_inst|the_SW_avalon_parallel_port_slave|Equal0~1_combout\,
	datad => \nios_system_inst|the_SW|readdata\(3),
	combout => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[3]~15_combout\);

-- Location: LCCOMB_X37_Y17_N8
\nios_system_inst|the_processor_0|processor_0|p|Selector12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Selector12~0_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Equal7~0_combout\ & ((\nios_system_inst|the_processor_0|processor_0|p|reg_6|Q\(3)) # 
-- ((\nios_system_inst|the_processor_0|processor_0|p|Equal10~1_combout\ & \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[3]~15_combout\)))) # (!\nios_system_inst|the_processor_0|processor_0|p|Equal7~0_combout\ & 
-- (\nios_system_inst|the_processor_0|processor_0|p|Equal10~1_combout\ & ((\nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[3]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Equal7~0_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|Equal10~1_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_6|Q\(3),
	datad => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[3]~15_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|Selector12~0_combout\);

-- Location: LCCOMB_X36_Y18_N16
\nios_system_inst|the_processor_0|processor_0|p|Selector12~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Selector12~6_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Selector12~5_combout\) # ((\nios_system_inst|the_processor_0|processor_0|p|Selector12~3_combout\) # 
-- (\nios_system_inst|the_processor_0|processor_0|p|Selector12~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_processor_0|processor_0|p|Selector12~5_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|Selector12~3_combout\,
	datad => \nios_system_inst|the_processor_0|processor_0|p|Selector12~0_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|Selector12~6_combout\);

-- Location: LCFF_X36_Y18_N17
\nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_processor_0|processor_0|p|Selector12~6_combout\,
	ena => \nios_system_inst|the_processor_0|processor_0|p|ADDRin~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(3));

-- Location: LCFF_X33_Y17_N27
\nios_system_inst|the_processor_0|processor_0|p|reg_3|Q[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|Selector10~6_combout\,
	sload => VCC,
	ena => \nios_system_inst|the_processor_0|processor_0|p|Rin\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_3|Q\(5));

-- Location: LCFF_X33_Y17_N9
\nios_system_inst|the_processor_0|processor_0|p|reg_0|Q[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|Selector10~6_combout\,
	sload => VCC,
	ena => \nios_system_inst|the_processor_0|processor_0|p|Rin\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_0|Q\(5));

-- Location: LCCOMB_X33_Y17_N8
\nios_system_inst|the_processor_0|processor_0|p|Selector10~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Selector10~4_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Equal4~0_combout\ & ((\nios_system_inst|the_processor_0|processor_0|p|reg_3|Q\(5)) # 
-- ((\nios_system_inst|the_processor_0|processor_0|p|reg_0|Q\(5) & \nios_system_inst|the_processor_0|processor_0|p|Equal1~2_combout\)))) # (!\nios_system_inst|the_processor_0|processor_0|p|Equal4~0_combout\ & 
-- (((\nios_system_inst|the_processor_0|processor_0|p|reg_0|Q\(5) & \nios_system_inst|the_processor_0|processor_0|p|Equal1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Equal4~0_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|reg_3|Q\(5),
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_0|Q\(5),
	datad => \nios_system_inst|the_processor_0|processor_0|p|Equal1~2_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|Selector10~4_combout\);

-- Location: LCFF_X35_Y19_N11
\nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[5]~26_combout\,
	sclr => \nios_system_inst|the_processor_0|processor_0|p|Rin\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q\(5));

-- Location: LCCOMB_X34_Y19_N10
\nios_system_inst|the_processor_0|processor_0|p|Selector10~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Selector10~5_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Selector10~4_combout\) # ((\nios_system_inst|the_processor_0|processor_0|p|reg_7|Q\(5) & 
-- \nios_system_inst|the_processor_0|processor_0|p|Equal8~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_processor_0|processor_0|p|Selector10~4_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q\(5),
	datad => \nios_system_inst|the_processor_0|processor_0|p|Equal8~0_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|Selector10~5_combout\);

-- Location: LCFF_X32_Y18_N1
\nios_system_inst|the_processor_0|processor_0|p|reg_4|Q[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|Selector10~6_combout\,
	sload => VCC,
	ena => \nios_system_inst|the_processor_0|processor_0|p|Rin\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_4|Q\(5));

-- Location: LCCOMB_X38_Y16_N28
\nios_system_inst|the_processor_0|processor_0|p|Mux29~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Mux29~0_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(7) & (\nios_system_inst|the_processor_0|processor_0|p|Mux19~0_combout\ & 
-- (\nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(2) & !\nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(7),
	datab => \nios_system_inst|the_processor_0|processor_0|p|Mux19~0_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(2),
	datad => \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(8),
	combout => \nios_system_inst|the_processor_0|processor_0|p|Mux29~0_combout\);

-- Location: LCCOMB_X36_Y19_N30
\nios_system_inst|the_processor_0|processor_0|p|RAin\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|RAin~combout\ = (GLOBAL(\nios_system_inst|the_processor_0|processor_0|p|Mux7~2clkctrl_outclk\) & (\nios_system_inst|the_processor_0|processor_0|p|Mux29~0_combout\)) # 
-- (!GLOBAL(\nios_system_inst|the_processor_0|processor_0|p|Mux7~2clkctrl_outclk\) & ((\nios_system_inst|the_processor_0|processor_0|p|RAin~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_processor_0|processor_0|p|Mux29~0_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|Mux7~2clkctrl_outclk\,
	datad => \nios_system_inst|the_processor_0|processor_0|p|RAin~combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|RAin~combout\);

-- Location: LCFF_X36_Y18_N15
\nios_system_inst|the_processor_0|processor_0|p|reg_A|Q[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_processor_0|processor_0|p|Selector10~6_combout\,
	ena => \nios_system_inst|the_processor_0|processor_0|p|RAin~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_A|Q\(5));

-- Location: LCFF_X32_Y17_N3
\nios_system_inst|the_processor_0|processor_0|p|reg_1|Q[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|Selector11~6_combout\,
	sload => VCC,
	ena => \nios_system_inst|the_processor_0|processor_0|p|Rin\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_1|Q\(4));

-- Location: LCCOMB_X36_Y16_N10
\nios_system_inst|the_processor_0|processor_0|p|Mux47~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Mux47~0_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Mux44~3_combout\ & (\nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(3) & 
-- (\nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(5) & !\nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Mux44~3_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(3),
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(5),
	datad => \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(4),
	combout => \nios_system_inst|the_processor_0|processor_0|p|Mux47~0_combout\);

-- Location: LCCOMB_X31_Y18_N30
\nios_system_inst|the_processor_0|processor_0|p|Rin[2]\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Rin\(2) = (GLOBAL(\nios_system_inst|the_processor_0|processor_0|p|Mux7~2clkctrl_outclk\) & (\nios_system_inst|the_processor_0|processor_0|p|Mux47~0_combout\)) # 
-- (!GLOBAL(\nios_system_inst|the_processor_0|processor_0|p|Mux7~2clkctrl_outclk\) & ((\nios_system_inst|the_processor_0|processor_0|p|Rin\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_processor_0|processor_0|p|Mux47~0_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|Mux7~2clkctrl_outclk\,
	datad => \nios_system_inst|the_processor_0|processor_0|p|Rin\(2),
	combout => \nios_system_inst|the_processor_0|processor_0|p|Rin\(2));

-- Location: LCFF_X34_Y18_N21
\nios_system_inst|the_processor_0|processor_0|p|reg_5|Q[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|Selector11~6_combout\,
	sload => VCC,
	ena => \nios_system_inst|the_processor_0|processor_0|p|Rin\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_5|Q\(4));

-- Location: LCCOMB_X33_Y18_N16
\nios_system_inst|the_processor_0|processor_0|p|reg_2|Q[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|reg_2|Q[4]~feeder_combout\ = \nios_system_inst|the_processor_0|processor_0|p|Selector11~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios_system_inst|the_processor_0|processor_0|p|Selector11~6_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|reg_2|Q[4]~feeder_combout\);

-- Location: LCFF_X33_Y18_N17
\nios_system_inst|the_processor_0|processor_0|p|reg_2|Q[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_processor_0|processor_0|p|reg_2|Q[4]~feeder_combout\,
	ena => \nios_system_inst|the_processor_0|processor_0|p|Rin\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_2|Q\(4));

-- Location: LCCOMB_X34_Y18_N20
\nios_system_inst|the_processor_0|processor_0|p|Selector11~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Selector11~1_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Equal3~1_combout\ & ((\nios_system_inst|the_processor_0|processor_0|p|reg_2|Q\(4)) # 
-- ((\nios_system_inst|the_processor_0|processor_0|p|Equal6~2_combout\ & \nios_system_inst|the_processor_0|processor_0|p|reg_5|Q\(4))))) # (!\nios_system_inst|the_processor_0|processor_0|p|Equal3~1_combout\ & 
-- (\nios_system_inst|the_processor_0|processor_0|p|Equal6~2_combout\ & (\nios_system_inst|the_processor_0|processor_0|p|reg_5|Q\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Equal3~1_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|Equal6~2_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_5|Q\(4),
	datad => \nios_system_inst|the_processor_0|processor_0|p|reg_2|Q\(4),
	combout => \nios_system_inst|the_processor_0|processor_0|p|Selector11~1_combout\);

-- Location: LCCOMB_X32_Y17_N2
\nios_system_inst|the_processor_0|processor_0|p|Selector11~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Selector11~3_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Selector11~2_combout\) # ((\nios_system_inst|the_processor_0|processor_0|p|Selector11~1_combout\) # 
-- ((\nios_system_inst|the_processor_0|processor_0|p|Equal2~1_combout\ & \nios_system_inst|the_processor_0|processor_0|p|reg_1|Q\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Selector11~2_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|Equal2~1_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_1|Q\(4),
	datad => \nios_system_inst|the_processor_0|processor_0|p|Selector11~1_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|Selector11~3_combout\);

-- Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(4),
	combout => \SW~combout\(4));

-- Location: LCCOMB_X41_Y19_N24
\nios_system_inst|the_SW|data_in[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_SW|data_in[4]~feeder_combout\ = \SW~combout\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SW~combout\(4),
	combout => \nios_system_inst|the_SW|data_in[4]~feeder_combout\);

-- Location: LCFF_X41_Y19_N25
\nios_system_inst|the_SW|data_in[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_SW|data_in[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_SW|data_in\(4));

-- Location: LCCOMB_X42_Y18_N0
\nios_system_inst|the_SW|readdata~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_SW|readdata~5_combout\ = (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\ & (\nios_system_inst|the_SW|data_in\(4) & (\nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\ & 
-- !\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\,
	datab => \nios_system_inst|the_SW|data_in\(4),
	datac => \nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\,
	datad => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\,
	combout => \nios_system_inst|the_SW|readdata~5_combout\);

-- Location: LCFF_X42_Y18_N1
\nios_system_inst|the_SW|readdata[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_SW|readdata~5_combout\,
	ena => \nios_system_inst|the_SW|readdata[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_SW|readdata\(4));

-- Location: LCCOMB_X49_Y18_N10
\nios_system_inst|the_LED|readdata~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_LED|readdata~5_combout\ = (\nios_system_inst|the_LED|data_in\(4) & (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\ & (\nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\ & 
-- !\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_LED|data_in\(4),
	datab => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\,
	datac => \nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\,
	datad => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\,
	combout => \nios_system_inst|the_LED|readdata~5_combout\);

-- Location: LCFF_X49_Y18_N11
\nios_system_inst|the_LED|readdata[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_LED|readdata~5_combout\,
	ena => \nios_system_inst|the_LED|readdata[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_LED|readdata\(4));

-- Location: LCCOMB_X42_Y18_N30
\nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[4]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[4]~18_combout\ = (\nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata~17_combout\ & (((\nios_system_inst|the_LED|readdata\(4)) # 
-- (!\nios_system_inst|the_LED_avalon_parallel_port_slave|Equal0~0_combout\)) # (!\nios_system_inst|the_LED_avalon_parallel_port_slave|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata~17_combout\,
	datab => \nios_system_inst|the_LED_avalon_parallel_port_slave|Equal0~1_combout\,
	datac => \nios_system_inst|the_LED_avalon_parallel_port_slave|Equal0~0_combout\,
	datad => \nios_system_inst|the_LED|readdata\(4),
	combout => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[4]~18_combout\);

-- Location: LCCOMB_X42_Y18_N10
\nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[4]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[4]~19_combout\ = (\nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[4]~16_combout\ & 
-- (\nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[4]~18_combout\ & ((\nios_system_inst|the_SW|readdata\(4)) # (!\nios_system_inst|the_SW_avalon_parallel_port_slave|Equal0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[4]~16_combout\,
	datab => \nios_system_inst|the_SW|readdata\(4),
	datac => \nios_system_inst|the_SW_avalon_parallel_port_slave|Equal0~1_combout\,
	datad => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[4]~18_combout\,
	combout => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[4]~19_combout\);

-- Location: LCFF_X37_Y17_N23
\nios_system_inst|the_processor_0|processor_0|p|reg_6|Q[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|Selector11~6_combout\,
	sload => VCC,
	ena => \nios_system_inst|the_processor_0|processor_0|p|Rin\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_6|Q\(4));

-- Location: LCCOMB_X37_Y17_N22
\nios_system_inst|the_processor_0|processor_0|p|Selector11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Selector11~0_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Equal10~1_combout\ & ((\nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[4]~19_combout\) # 
-- ((\nios_system_inst|the_processor_0|processor_0|p|reg_6|Q\(4) & \nios_system_inst|the_processor_0|processor_0|p|Equal7~0_combout\)))) # (!\nios_system_inst|the_processor_0|processor_0|p|Equal10~1_combout\ & 
-- (((\nios_system_inst|the_processor_0|processor_0|p|reg_6|Q\(4) & \nios_system_inst|the_processor_0|processor_0|p|Equal7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Equal10~1_combout\,
	datab => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[4]~19_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_6|Q\(4),
	datad => \nios_system_inst|the_processor_0|processor_0|p|Equal7~0_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|Selector11~0_combout\);

-- Location: LCCOMB_X36_Y19_N14
\nios_system_inst|the_processor_0|processor_0|p|alu|Add0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|alu|Add0~18_combout\ = \nios_system_inst|the_processor_0|processor_0|p|AddSub~combout\ $ (((\nios_system_inst|the_processor_0|processor_0|p|Selector11~5_combout\) # 
-- ((\nios_system_inst|the_processor_0|processor_0|p|Selector11~3_combout\) # (\nios_system_inst|the_processor_0|processor_0|p|Selector11~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|AddSub~combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|Selector11~5_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|Selector11~3_combout\,
	datad => \nios_system_inst|the_processor_0|processor_0|p|Selector11~0_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|alu|Add0~18_combout\);

-- Location: LCCOMB_X35_Y18_N2
\nios_system_inst|the_processor_0|processor_0|p|Mux31~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Mux31~1_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Mux31~0_combout\ & \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Mux31~0_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(6),
	combout => \nios_system_inst|the_processor_0|processor_0|p|Mux31~1_combout\);

-- Location: LCCOMB_X35_Y18_N12
\nios_system_inst|the_processor_0|processor_0|p|AddSub\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|AddSub~combout\ = (GLOBAL(\nios_system_inst|the_processor_0|processor_0|p|Mux7~2clkctrl_outclk\) & (\nios_system_inst|the_processor_0|processor_0|p|Mux31~1_combout\)) # 
-- (!GLOBAL(\nios_system_inst|the_processor_0|processor_0|p|Mux7~2clkctrl_outclk\) & ((\nios_system_inst|the_processor_0|processor_0|p|AddSub~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_processor_0|processor_0|p|Mux31~1_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|Mux7~2clkctrl_outclk\,
	datad => \nios_system_inst|the_processor_0|processor_0|p|AddSub~combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|AddSub~combout\);

-- Location: LCCOMB_X36_Y18_N28
\nios_system_inst|the_processor_0|processor_0|p|alu|Add0~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|alu|Add0~19_combout\ = \nios_system_inst|the_processor_0|processor_0|p|AddSub~combout\ $ (((\nios_system_inst|the_processor_0|processor_0|p|Selector12~0_combout\) # 
-- ((\nios_system_inst|the_processor_0|processor_0|p|Selector12~5_combout\) # (\nios_system_inst|the_processor_0|processor_0|p|Selector12~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Selector12~0_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|Selector12~5_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|Selector12~3_combout\,
	datad => \nios_system_inst|the_processor_0|processor_0|p|AddSub~combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|alu|Add0~19_combout\);

-- Location: LCFF_X36_Y19_N21
\nios_system_inst|the_processor_0|processor_0|p|reg_A|Q[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|Selector14~7_combout\,
	sload => VCC,
	ena => \nios_system_inst|the_processor_0|processor_0|p|RAin~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_A|Q\(1));

-- Location: LCCOMB_X36_Y19_N8
\nios_system_inst|the_processor_0|processor_0|p|reg_A|Q[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|reg_A|Q[0]~feeder_combout\ = \nios_system_inst|the_processor_0|processor_0|p|Selector15~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios_system_inst|the_processor_0|processor_0|p|Selector15~7_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|reg_A|Q[0]~feeder_combout\);

-- Location: LCFF_X36_Y19_N9
\nios_system_inst|the_processor_0|processor_0|p|reg_A|Q[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_processor_0|processor_0|p|reg_A|Q[0]~feeder_combout\,
	ena => \nios_system_inst|the_processor_0|processor_0|p|RAin~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_A|Q\(0));

-- Location: LCCOMB_X35_Y18_N16
\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[0]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[0]~17_cout\ = CARRY(\nios_system_inst|the_processor_0|processor_0|p|AddSub~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|AddSub~combout\,
	datad => VCC,
	cout => \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[0]~17_cout\);

-- Location: LCCOMB_X35_Y18_N18
\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[0]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[0]~18_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|alu|Add0~22_combout\ & ((\nios_system_inst|the_processor_0|processor_0|p|reg_A|Q\(0) & 
-- (\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[0]~17_cout\ & VCC)) # (!\nios_system_inst|the_processor_0|processor_0|p|reg_A|Q\(0) & (!\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[0]~17_cout\)))) # 
-- (!\nios_system_inst|the_processor_0|processor_0|p|alu|Add0~22_combout\ & ((\nios_system_inst|the_processor_0|processor_0|p|reg_A|Q\(0) & (!\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[0]~17_cout\)) # 
-- (!\nios_system_inst|the_processor_0|processor_0|p|reg_A|Q\(0) & ((\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[0]~17_cout\) # (GND)))))
-- \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[0]~19\ = CARRY((\nios_system_inst|the_processor_0|processor_0|p|alu|Add0~22_combout\ & (!\nios_system_inst|the_processor_0|processor_0|p|reg_A|Q\(0) & 
-- !\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[0]~17_cout\)) # (!\nios_system_inst|the_processor_0|processor_0|p|alu|Add0~22_combout\ & ((!\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[0]~17_cout\) # 
-- (!\nios_system_inst|the_processor_0|processor_0|p|reg_A|Q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|alu|Add0~22_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|reg_A|Q\(0),
	datad => VCC,
	cin => \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[0]~17_cout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[0]~18_combout\,
	cout => \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[0]~19\);

-- Location: LCCOMB_X35_Y18_N22
\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[2]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[2]~22_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|reg_A|Q\(2) & ((\nios_system_inst|the_processor_0|processor_0|p|alu|Add0~20_combout\ & 
-- (\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[1]~21\ & VCC)) # (!\nios_system_inst|the_processor_0|processor_0|p|alu|Add0~20_combout\ & (!\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[1]~21\)))) # 
-- (!\nios_system_inst|the_processor_0|processor_0|p|reg_A|Q\(2) & ((\nios_system_inst|the_processor_0|processor_0|p|alu|Add0~20_combout\ & (!\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[1]~21\)) # 
-- (!\nios_system_inst|the_processor_0|processor_0|p|alu|Add0~20_combout\ & ((\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[1]~21\) # (GND)))))
-- \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[2]~23\ = CARRY((\nios_system_inst|the_processor_0|processor_0|p|reg_A|Q\(2) & (!\nios_system_inst|the_processor_0|processor_0|p|alu|Add0~20_combout\ & 
-- !\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[1]~21\)) # (!\nios_system_inst|the_processor_0|processor_0|p|reg_A|Q\(2) & ((!\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[1]~21\) # 
-- (!\nios_system_inst|the_processor_0|processor_0|p|alu|Add0~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|reg_A|Q\(2),
	datab => \nios_system_inst|the_processor_0|processor_0|p|alu|Add0~20_combout\,
	datad => VCC,
	cin => \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[1]~21\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[2]~22_combout\,
	cout => \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[2]~23\);

-- Location: LCCOMB_X35_Y18_N6
\nios_system_inst|the_processor_0|processor_0|p|RGin\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|RGin~combout\ = (GLOBAL(\nios_system_inst|the_processor_0|processor_0|p|Mux7~2clkctrl_outclk\) & (\nios_system_inst|the_processor_0|processor_0|p|Mux31~0_combout\)) # 
-- (!GLOBAL(\nios_system_inst|the_processor_0|processor_0|p|Mux7~2clkctrl_outclk\) & ((\nios_system_inst|the_processor_0|processor_0|p|RGin~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Mux31~0_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|Mux7~2clkctrl_outclk\,
	datad => \nios_system_inst|the_processor_0|processor_0|p|RGin~combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|RGin~combout\);

-- Location: LCFF_X35_Y18_N23
\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[2]~22_combout\,
	ena => \nios_system_inst|the_processor_0|processor_0|p|RGin~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q\(2));

-- Location: LCFF_X32_Y18_N25
\nios_system_inst|the_processor_0|processor_0|p|reg_4|Q[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|Selector13~7_combout\,
	sload => VCC,
	ena => \nios_system_inst|the_processor_0|processor_0|p|Rin\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_4|Q\(2));

-- Location: LCCOMB_X32_Y18_N24
\nios_system_inst|the_processor_0|processor_0|p|Selector13~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Selector13~3_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Equal9~1_combout\ & ((\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q\(2)) # 
-- ((\nios_system_inst|the_processor_0|processor_0|p|reg_4|Q\(2) & \nios_system_inst|the_processor_0|processor_0|p|Equal5~0_combout\)))) # (!\nios_system_inst|the_processor_0|processor_0|p|Equal9~1_combout\ & 
-- (((\nios_system_inst|the_processor_0|processor_0|p|reg_4|Q\(2) & \nios_system_inst|the_processor_0|processor_0|p|Equal5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Equal9~1_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q\(2),
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_4|Q\(2),
	datad => \nios_system_inst|the_processor_0|processor_0|p|Equal5~0_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|Selector13~3_combout\);

-- Location: LCFF_X33_Y18_N3
\nios_system_inst|the_processor_0|processor_0|p|reg_1|Q[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|Selector13~7_combout\,
	sload => VCC,
	ena => \nios_system_inst|the_processor_0|processor_0|p|Rin\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_1|Q\(2));

-- Location: LCCOMB_X33_Y18_N2
\nios_system_inst|the_processor_0|processor_0|p|Selector13~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Selector13~4_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Selector13~2_combout\) # ((\nios_system_inst|the_processor_0|processor_0|p|Selector13~3_combout\) # 
-- ((\nios_system_inst|the_processor_0|processor_0|p|reg_1|Q\(2) & \nios_system_inst|the_processor_0|processor_0|p|Equal2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Selector13~2_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|Selector13~3_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_1|Q\(2),
	datad => \nios_system_inst|the_processor_0|processor_0|p|Equal2~1_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|Selector13~4_combout\);

-- Location: LCCOMB_X34_Y19_N26
\nios_system_inst|the_processor_0|processor_0|p|Selector13~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Selector13~6_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Selector13~5_combout\) # ((\nios_system_inst|the_processor_0|processor_0|p|Equal8~0_combout\ & 
-- \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Selector13~5_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|Equal8~0_combout\,
	datad => \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q\(2),
	combout => \nios_system_inst|the_processor_0|processor_0|p|Selector13~6_combout\);

-- Location: LCCOMB_X35_Y18_N10
\nios_system_inst|the_processor_0|processor_0|p|Selector13~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Selector13~7_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Selector13~1_combout\) # ((\nios_system_inst|the_processor_0|processor_0|p|Selector13~4_combout\) # 
-- (\nios_system_inst|the_processor_0|processor_0|p|Selector13~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_processor_0|processor_0|p|Selector13~1_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|Selector13~4_combout\,
	datad => \nios_system_inst|the_processor_0|processor_0|p|Selector13~6_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|Selector13~7_combout\);

-- Location: LCCOMB_X36_Y19_N6
\nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q[2]~feeder_combout\ = \nios_system_inst|the_processor_0|processor_0|p|Selector13~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios_system_inst|the_processor_0|processor_0|p|Selector13~7_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q[2]~feeder_combout\);

-- Location: LCFF_X36_Y19_N7
\nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q[2]~feeder_combout\,
	ena => \nios_system_inst|the_processor_0|processor_0|p|DOUTin~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(2));

-- Location: LCCOMB_X45_Y20_N30
\nios_system_inst|the_peripheral_0|peripheral_0|asc|line_colour[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_colour[2]~feeder_combout\ = \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(2),
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_colour[2]~feeder_combout\);

-- Location: LCCOMB_X44_Y18_N8
\nios_system_inst|the_peripheral_0|peripheral_0|asc|status~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|asc|status~34_combout\ = (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\ & \nios_system_inst|the_processor_0|processor_0|p|W_D~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\,
	datad => \nios_system_inst|the_processor_0|processor_0|p|W_D~combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|status~34_combout\);

-- Location: LCCOMB_X44_Y18_N10
\nios_system_inst|the_peripheral_0|peripheral_0|asc|line_colour[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_colour[0]~0_combout\ = (\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|asc|status~34_combout\ & 
-- (\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[4]~4_combout\ & \nios_system_inst|the_peripheral_0_s1|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|asc|status~34_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[4]~4_combout\,
	datad => \nios_system_inst|the_peripheral_0_s1|Equal0~0_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_colour[0]~0_combout\);

-- Location: LCFF_X45_Y20_N31
\nios_system_inst|the_peripheral_0|peripheral_0|asc|line_colour[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_colour[2]~feeder_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_colour[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_colour\(2));

-- Location: LCCOMB_X44_Y18_N30
\nios_system_inst|the_peripheral_0|peripheral_0|asc|mode[15]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|asc|mode[15]~5_combout\ = (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[4]~4_combout\ & \nios_system_inst|the_peripheral_0_s1|Equal0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[4]~4_combout\,
	datad => \nios_system_inst|the_peripheral_0_s1|Equal0~0_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|mode[15]~5_combout\);

-- Location: LCCOMB_X44_Y18_N6
\nios_system_inst|the_peripheral_0|peripheral_0|asc|line_start[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_start[0]~0_combout\ = (\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|asc|mode[15]~5_combout\ & 
-- (\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\ & \nios_system_inst|the_processor_0|processor_0|p|W_D~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|asc|mode[15]~5_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\,
	datad => \nios_system_inst|the_processor_0|processor_0|p|W_D~combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_start[0]~0_combout\);

-- Location: LCFF_X45_Y20_N13
\nios_system_inst|the_peripheral_0|peripheral_0|asc|line_start[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(2),
	sload => VCC,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_start[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_start\(2));

-- Location: LCCOMB_X45_Y19_N22
\nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[4]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[4]~5_combout\ = (\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[4]~4_combout\ & ((\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\))) # 
-- (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[4]~4_combout\ & (\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[4]~4_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\,
	datad => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[4]~5_combout\);

-- Location: LCCOMB_X46_Y20_N26
\nios_system_inst|the_peripheral_0|peripheral_0|asc|line_end[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_end[0]~0_combout\ = (\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[4]~4_combout\ & (\nios_system_inst|the_peripheral_0_s1|Equal0~0_combout\ & 
-- \nios_system_inst|the_peripheral_0|peripheral_0|asc|mode[15]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[4]~4_combout\,
	datac => \nios_system_inst|the_peripheral_0_s1|Equal0~0_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|asc|mode[15]~4_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_end[0]~0_combout\);

-- Location: LCFF_X46_Y19_N25
\nios_system_inst|the_peripheral_0|peripheral_0|asc|line_end[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(2),
	sload => VCC,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_end[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_end\(2));

-- Location: LCCOMB_X46_Y20_N14
\nios_system_inst|the_peripheral_0|peripheral_0|asc|mode[15]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|asc|mode[15]~6_combout\ = (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[4]~4_combout\ & (\nios_system_inst|the_peripheral_0_s1|Equal0~0_combout\ & 
-- \nios_system_inst|the_peripheral_0|peripheral_0|asc|mode[15]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[4]~4_combout\,
	datac => \nios_system_inst|the_peripheral_0_s1|Equal0~0_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|asc|mode[15]~4_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|mode[15]~6_combout\);

-- Location: LCFF_X46_Y19_N11
\nios_system_inst|the_peripheral_0|peripheral_0|asc|mode[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(2),
	sload => VCC,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|asc|mode[15]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|mode\(2));

-- Location: LCCOMB_X46_Y19_N24
\nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux29~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux29~2_combout\ = (\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[4]~4_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[4]~5_combout\) # 
-- ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|line_end\(2))))) # (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[4]~4_combout\ & (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[4]~5_combout\ & 
-- ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|mode\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[4]~4_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[4]~5_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_end\(2),
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|asc|mode\(2),
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux29~2_combout\);

-- Location: LCCOMB_X45_Y20_N12
\nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux29~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux29~3_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[4]~5_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux29~2_combout\ & 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|asc|line_colour\(2))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux29~2_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|line_start\(2)))))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[4]~5_combout\ & (((\nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux29~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[4]~5_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_colour\(2),
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_start\(2),
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux29~2_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux29~3_combout\);

-- Location: LCCOMB_X45_Y18_N18
\nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux29~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux29~4_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux29~3_combout\ & ((\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[4]~4_combout\) # 
-- (\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\ $ (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux29~3_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[4]~4_combout\,
	datad => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux29~4_combout\);

-- Location: LCCOMB_X45_Y18_N30
\nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[1]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[1]~3_combout\ = (!\nios_system_inst|the_processor_0|processor_0|p|W_D~combout\ & (\nios_system_inst|the_peripheral_0_s1|Equal0~0_combout\ & 
-- ((!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[4]~4_combout\) # (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|W_D~combout\,
	datac => \nios_system_inst|the_peripheral_0_s1|Equal0~0_combout\,
	datad => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[4]~4_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[1]~3_combout\);

-- Location: LCFF_X45_Y18_N19
\nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux29~4_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata\(2));

-- Location: LCCOMB_X46_Y18_N6
\nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[2]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[2]~8_combout\ = (\nios_system_inst|the_SEGDISP|readdata\(2) & ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata\(2)) # 
-- ((!\nios_system_inst|the_peripheral_0_s1|Equal0~0_combout\)))) # (!\nios_system_inst|the_SEGDISP|readdata\(2) & (!\nios_system_inst|the_SEGDISP_avalon_parallel_port_slave|Equal0~1_combout\ & 
-- ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata\(2)) # (!\nios_system_inst|the_peripheral_0_s1|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_SEGDISP|readdata\(2),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata\(2),
	datac => \nios_system_inst|the_peripheral_0_s1|Equal0~0_combout\,
	datad => \nios_system_inst|the_SEGDISP_avalon_parallel_port_slave|Equal0~1_combout\,
	combout => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[2]~8_combout\);

-- Location: LCFF_X34_Y18_N27
\nios_system_inst|the_processor_0|processor_0|p|reg_6|Q[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|Selector13~7_combout\,
	sload => VCC,
	ena => \nios_system_inst|the_processor_0|processor_0|p|Rin\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_6|Q\(2));

-- Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(2),
	combout => \SW~combout\(2));

-- Location: LCCOMB_X41_Y19_N12
\nios_system_inst|the_SW|data_in[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_SW|data_in[2]~feeder_combout\ = \SW~combout\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SW~combout\(2),
	combout => \nios_system_inst|the_SW|data_in[2]~feeder_combout\);

-- Location: LCFF_X41_Y19_N13
\nios_system_inst|the_SW|data_in[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_SW|data_in[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_SW|data_in\(2));

-- Location: LCCOMB_X42_Y18_N22
\nios_system_inst|the_SW|readdata~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_SW|readdata~3_combout\ = (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\ & (\nios_system_inst|the_SW|data_in\(2) & (\nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\ & 
-- !\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\,
	datab => \nios_system_inst|the_SW|data_in\(2),
	datac => \nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\,
	datad => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\,
	combout => \nios_system_inst|the_SW|readdata~3_combout\);

-- Location: LCFF_X42_Y18_N23
\nios_system_inst|the_SW|readdata[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_SW|readdata~3_combout\,
	ena => \nios_system_inst|the_SW|readdata[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_SW|readdata\(2));

-- Location: LCCOMB_X49_Y19_N24
\nios_system_inst|the_SEGDISP|data~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_SEGDISP|data~3_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(2) & \nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(2),
	datad => \nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\,
	combout => \nios_system_inst|the_SEGDISP|data~3_combout\);

-- Location: LCCOMB_X50_Y19_N10
\nios_system_inst|the_LED|data[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_LED|data[2]~feeder_combout\ = \nios_system_inst|the_SEGDISP|data~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios_system_inst|the_SEGDISP|data~3_combout\,
	combout => \nios_system_inst|the_LED|data[2]~feeder_combout\);

-- Location: LCFF_X50_Y19_N11
\nios_system_inst|the_LED|data[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_LED|data[2]~feeder_combout\,
	ena => \nios_system_inst|the_LED|data[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_LED|data\(2));

-- Location: LCCOMB_X50_Y19_N20
\nios_system_inst|the_LED|data_in[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_LED|data_in[2]~feeder_combout\ = \nios_system_inst|the_LED|data\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios_system_inst|the_LED|data\(2),
	combout => \nios_system_inst|the_LED|data_in[2]~feeder_combout\);

-- Location: LCFF_X50_Y19_N21
\nios_system_inst|the_LED|data_in[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_LED|data_in[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_LED|data_in\(2));

-- Location: LCCOMB_X49_Y18_N2
\nios_system_inst|the_LED|readdata~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_LED|readdata~3_combout\ = (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\ & (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\ & 
-- (\nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\ & \nios_system_inst|the_LED|data_in\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\,
	datac => \nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\,
	datad => \nios_system_inst|the_LED|data_in\(2),
	combout => \nios_system_inst|the_LED|readdata~3_combout\);

-- Location: LCFF_X49_Y18_N3
\nios_system_inst|the_LED|readdata[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_LED|readdata~3_combout\,
	ena => \nios_system_inst|the_LED|readdata[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_LED|readdata\(2));

-- Location: LCCOMB_X42_Y18_N4
\nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[2]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[2]~10_combout\ = (\nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata~9_combout\ & (((\nios_system_inst|the_LED|readdata\(2)) # 
-- (!\nios_system_inst|the_LED_avalon_parallel_port_slave|Equal0~0_combout\)) # (!\nios_system_inst|the_LED_avalon_parallel_port_slave|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata~9_combout\,
	datab => \nios_system_inst|the_LED_avalon_parallel_port_slave|Equal0~1_combout\,
	datac => \nios_system_inst|the_LED_avalon_parallel_port_slave|Equal0~0_combout\,
	datad => \nios_system_inst|the_LED|readdata\(2),
	combout => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[2]~10_combout\);

-- Location: LCCOMB_X37_Y17_N0
\nios_system_inst|the_processor_0|processor_0|p|Selector13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Selector13~0_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Equal10~1_combout\ & (\nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[2]~10_combout\ & 
-- ((\nios_system_inst|the_SW|readdata\(2)) # (!\nios_system_inst|the_SW_avalon_parallel_port_slave|Equal0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Equal10~1_combout\,
	datab => \nios_system_inst|the_SW|readdata\(2),
	datac => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[2]~10_combout\,
	datad => \nios_system_inst|the_SW_avalon_parallel_port_slave|Equal0~1_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|Selector13~0_combout\);

-- Location: LCCOMB_X34_Y18_N26
\nios_system_inst|the_processor_0|processor_0|p|Selector13~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Selector13~1_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Equal7~0_combout\ & ((\nios_system_inst|the_processor_0|processor_0|p|reg_6|Q\(2)) # 
-- ((\nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[2]~8_combout\ & \nios_system_inst|the_processor_0|processor_0|p|Selector13~0_combout\)))) # (!\nios_system_inst|the_processor_0|processor_0|p|Equal7~0_combout\ & 
-- (\nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[2]~8_combout\ & ((\nios_system_inst|the_processor_0|processor_0|p|Selector13~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Equal7~0_combout\,
	datab => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[2]~8_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_6|Q\(2),
	datad => \nios_system_inst|the_processor_0|processor_0|p|Selector13~0_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|Selector13~1_combout\);

-- Location: LCCOMB_X35_Y18_N14
\nios_system_inst|the_processor_0|processor_0|p|alu|Add0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|alu|Add0~20_combout\ = \nios_system_inst|the_processor_0|processor_0|p|AddSub~combout\ $ (((\nios_system_inst|the_processor_0|processor_0|p|Selector13~1_combout\) # 
-- ((\nios_system_inst|the_processor_0|processor_0|p|Selector13~4_combout\) # (\nios_system_inst|the_processor_0|processor_0|p|Selector13~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|AddSub~combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|Selector13~1_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|Selector13~4_combout\,
	datad => \nios_system_inst|the_processor_0|processor_0|p|Selector13~6_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|alu|Add0~20_combout\);

-- Location: LCCOMB_X35_Y18_N24
\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[3]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[3]~24_combout\ = ((\nios_system_inst|the_processor_0|processor_0|p|reg_A|Q\(3) $ (\nios_system_inst|the_processor_0|processor_0|p|alu|Add0~19_combout\ $ 
-- (!\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[2]~23\)))) # (GND)
-- \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[3]~25\ = CARRY((\nios_system_inst|the_processor_0|processor_0|p|reg_A|Q\(3) & ((\nios_system_inst|the_processor_0|processor_0|p|alu|Add0~19_combout\) # 
-- (!\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[2]~23\))) # (!\nios_system_inst|the_processor_0|processor_0|p|reg_A|Q\(3) & (\nios_system_inst|the_processor_0|processor_0|p|alu|Add0~19_combout\ & 
-- !\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[2]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|reg_A|Q\(3),
	datab => \nios_system_inst|the_processor_0|processor_0|p|alu|Add0~19_combout\,
	datad => VCC,
	cin => \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[2]~23\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[3]~24_combout\,
	cout => \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[3]~25\);

-- Location: LCCOMB_X35_Y18_N28
\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[5]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[5]~28_combout\ = ((\nios_system_inst|the_processor_0|processor_0|p|alu|Add0~17_combout\ $ (\nios_system_inst|the_processor_0|processor_0|p|reg_A|Q\(5) $ 
-- (!\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[4]~27\)))) # (GND)
-- \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[5]~29\ = CARRY((\nios_system_inst|the_processor_0|processor_0|p|alu|Add0~17_combout\ & ((\nios_system_inst|the_processor_0|processor_0|p|reg_A|Q\(5)) # 
-- (!\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[4]~27\))) # (!\nios_system_inst|the_processor_0|processor_0|p|alu|Add0~17_combout\ & (\nios_system_inst|the_processor_0|processor_0|p|reg_A|Q\(5) & 
-- !\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[4]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|alu|Add0~17_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|reg_A|Q\(5),
	datad => VCC,
	cin => \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[4]~27\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[5]~28_combout\,
	cout => \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[5]~29\);

-- Location: LCFF_X35_Y18_N29
\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[5]~28_combout\,
	ena => \nios_system_inst|the_processor_0|processor_0|p|RGin~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q\(5));

-- Location: LCCOMB_X32_Y18_N0
\nios_system_inst|the_processor_0|processor_0|p|Selector10~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Selector10~2_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Equal5~0_combout\ & ((\nios_system_inst|the_processor_0|processor_0|p|reg_4|Q\(5)) # 
-- ((\nios_system_inst|the_processor_0|processor_0|p|Equal9~1_combout\ & \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q\(5))))) # (!\nios_system_inst|the_processor_0|processor_0|p|Equal5~0_combout\ & 
-- (\nios_system_inst|the_processor_0|processor_0|p|Equal9~1_combout\ & ((\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Equal5~0_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|Equal9~1_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_4|Q\(5),
	datad => \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q\(5),
	combout => \nios_system_inst|the_processor_0|processor_0|p|Selector10~2_combout\);

-- Location: LCFF_X32_Y18_N27
\nios_system_inst|the_processor_0|processor_0|p|reg_1|Q[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|Selector10~6_combout\,
	sload => VCC,
	ena => \nios_system_inst|the_processor_0|processor_0|p|Rin\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_1|Q\(5));

-- Location: LCCOMB_X32_Y18_N26
\nios_system_inst|the_processor_0|processor_0|p|Selector10~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Selector10~3_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Selector10~1_combout\) # ((\nios_system_inst|the_processor_0|processor_0|p|Selector10~2_combout\) # 
-- ((\nios_system_inst|the_processor_0|processor_0|p|reg_1|Q\(5) & \nios_system_inst|the_processor_0|processor_0|p|Equal2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Selector10~1_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|Selector10~2_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_1|Q\(5),
	datad => \nios_system_inst|the_processor_0|processor_0|p|Equal2~1_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|Selector10~3_combout\);

-- Location: LCFF_X40_Y18_N21
\nios_system_inst|the_processor_0|processor_0|p|reg_6|Q[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|Selector10~6_combout\,
	sload => VCC,
	ena => \nios_system_inst|the_processor_0|processor_0|p|Rin\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_6|Q\(5));

-- Location: LCFF_X34_Y17_N29
\nios_system_inst|the_processor_0|processor_0|p|reg_A|Q[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|Selector9~6_combout\,
	sload => VCC,
	ena => \nios_system_inst|the_processor_0|processor_0|p|RAin~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_A|Q\(6));

-- Location: LCCOMB_X35_Y18_N30
\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[6]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[6]~30_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|alu|Add0~16_combout\ & ((\nios_system_inst|the_processor_0|processor_0|p|reg_A|Q\(6) & 
-- (\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[5]~29\ & VCC)) # (!\nios_system_inst|the_processor_0|processor_0|p|reg_A|Q\(6) & (!\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[5]~29\)))) # 
-- (!\nios_system_inst|the_processor_0|processor_0|p|alu|Add0~16_combout\ & ((\nios_system_inst|the_processor_0|processor_0|p|reg_A|Q\(6) & (!\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[5]~29\)) # 
-- (!\nios_system_inst|the_processor_0|processor_0|p|reg_A|Q\(6) & ((\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[5]~29\) # (GND)))))
-- \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[6]~31\ = CARRY((\nios_system_inst|the_processor_0|processor_0|p|alu|Add0~16_combout\ & (!\nios_system_inst|the_processor_0|processor_0|p|reg_A|Q\(6) & 
-- !\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[5]~29\)) # (!\nios_system_inst|the_processor_0|processor_0|p|alu|Add0~16_combout\ & ((!\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[5]~29\) # 
-- (!\nios_system_inst|the_processor_0|processor_0|p|reg_A|Q\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|alu|Add0~16_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|reg_A|Q\(6),
	datad => VCC,
	cin => \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[5]~29\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[6]~30_combout\,
	cout => \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[6]~31\);

-- Location: LCFF_X35_Y18_N31
\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[6]~30_combout\,
	ena => \nios_system_inst|the_processor_0|processor_0|p|RGin~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q\(6));

-- Location: LCFF_X32_Y18_N21
\nios_system_inst|the_processor_0|processor_0|p|reg_4|Q[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|Selector9~6_combout\,
	sload => VCC,
	ena => \nios_system_inst|the_processor_0|processor_0|p|Rin\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_4|Q\(6));

-- Location: LCCOMB_X32_Y18_N20
\nios_system_inst|the_processor_0|processor_0|p|Selector9~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Selector9~2_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Equal9~1_combout\ & ((\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q\(6)) # 
-- ((\nios_system_inst|the_processor_0|processor_0|p|reg_4|Q\(6) & \nios_system_inst|the_processor_0|processor_0|p|Equal5~0_combout\)))) # (!\nios_system_inst|the_processor_0|processor_0|p|Equal9~1_combout\ & 
-- (((\nios_system_inst|the_processor_0|processor_0|p|reg_4|Q\(6) & \nios_system_inst|the_processor_0|processor_0|p|Equal5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Equal9~1_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q\(6),
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_4|Q\(6),
	datad => \nios_system_inst|the_processor_0|processor_0|p|Equal5~0_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|Selector9~2_combout\);

-- Location: LCFF_X40_Y18_N3
\nios_system_inst|the_processor_0|processor_0|p|reg_1|Q[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|Selector9~6_combout\,
	sload => VCC,
	ena => \nios_system_inst|the_processor_0|processor_0|p|Rin\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_1|Q\(6));

-- Location: LCFF_X31_Y18_N23
\nios_system_inst|the_processor_0|processor_0|p|reg_2|Q[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|Selector9~6_combout\,
	sload => VCC,
	ena => \nios_system_inst|the_processor_0|processor_0|p|Rin\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_2|Q\(6));

-- Location: LCFF_X31_Y18_N1
\nios_system_inst|the_processor_0|processor_0|p|reg_5|Q[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|Selector9~6_combout\,
	sload => VCC,
	ena => \nios_system_inst|the_processor_0|processor_0|p|Rin\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_5|Q\(6));

-- Location: LCCOMB_X31_Y18_N22
\nios_system_inst|the_processor_0|processor_0|p|Selector9~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Selector9~1_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Equal6~2_combout\ & ((\nios_system_inst|the_processor_0|processor_0|p|reg_5|Q\(6)) # 
-- ((\nios_system_inst|the_processor_0|processor_0|p|Equal3~1_combout\ & \nios_system_inst|the_processor_0|processor_0|p|reg_2|Q\(6))))) # (!\nios_system_inst|the_processor_0|processor_0|p|Equal6~2_combout\ & 
-- (\nios_system_inst|the_processor_0|processor_0|p|Equal3~1_combout\ & (\nios_system_inst|the_processor_0|processor_0|p|reg_2|Q\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Equal6~2_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|Equal3~1_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_2|Q\(6),
	datad => \nios_system_inst|the_processor_0|processor_0|p|reg_5|Q\(6),
	combout => \nios_system_inst|the_processor_0|processor_0|p|Selector9~1_combout\);

-- Location: LCCOMB_X40_Y18_N2
\nios_system_inst|the_processor_0|processor_0|p|Selector9~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Selector9~3_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Selector9~2_combout\) # ((\nios_system_inst|the_processor_0|processor_0|p|Selector9~1_combout\) # 
-- ((\nios_system_inst|the_processor_0|processor_0|p|Equal2~1_combout\ & \nios_system_inst|the_processor_0|processor_0|p|reg_1|Q\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Equal2~1_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|Selector9~2_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_1|Q\(6),
	datad => \nios_system_inst|the_processor_0|processor_0|p|Selector9~1_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|Selector9~3_combout\);

-- Location: LCFF_X40_Y18_N31
\nios_system_inst|the_processor_0|processor_0|p|reg_6|Q[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_processor_0|processor_0|p|Selector9~6_combout\,
	ena => \nios_system_inst|the_processor_0|processor_0|p|Rin\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_6|Q\(6));

-- Location: LCCOMB_X40_Y18_N0
\nios_system_inst|the_processor_0|processor_0|p|Selector9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Selector9~0_combout\ = (\nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[6]~25_combout\ & ((\nios_system_inst|the_processor_0|processor_0|p|Equal10~1_combout\) # 
-- ((\nios_system_inst|the_processor_0|processor_0|p|reg_6|Q\(6) & \nios_system_inst|the_processor_0|processor_0|p|Equal7~0_combout\)))) # (!\nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[6]~25_combout\ & 
-- (\nios_system_inst|the_processor_0|processor_0|p|reg_6|Q\(6) & ((\nios_system_inst|the_processor_0|processor_0|p|Equal7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[6]~25_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|reg_6|Q\(6),
	datac => \nios_system_inst|the_processor_0|processor_0|p|Equal10~1_combout\,
	datad => \nios_system_inst|the_processor_0|processor_0|p|Equal7~0_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|Selector9~0_combout\);

-- Location: LCCOMB_X40_Y18_N30
\nios_system_inst|the_processor_0|processor_0|p|Selector9~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Selector9~6_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Selector9~5_combout\) # ((\nios_system_inst|the_processor_0|processor_0|p|Selector9~3_combout\) # 
-- (\nios_system_inst|the_processor_0|processor_0|p|Selector9~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Selector9~5_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|Selector9~3_combout\,
	datad => \nios_system_inst|the_processor_0|processor_0|p|Selector9~0_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|Selector9~6_combout\);

-- Location: LCFF_X36_Y18_N3
\nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|Selector9~6_combout\,
	sload => VCC,
	ena => \nios_system_inst|the_processor_0|processor_0|p|ADDRin~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(6));

-- Location: LCCOMB_X44_Y18_N18
\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[6]~6_combout\ = (\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[8]~1_combout\ & ((\nios_system_inst|the_processor_0|processor_0|amc|LessThan0~2_combout\ & 
-- (\nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(6))) # (!\nios_system_inst|the_processor_0|processor_0|amc|LessThan0~2_combout\ & ((\nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(4)))))) # 
-- (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[8]~1_combout\ & (\nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[8]~1_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(6),
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(4),
	datad => \nios_system_inst|the_processor_0|processor_0|amc|LessThan0~2_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[6]~6_combout\);

-- Location: LCCOMB_X44_Y18_N12
\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[7]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[7]~7_combout\ = (\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[8]~1_combout\ & ((\nios_system_inst|the_processor_0|processor_0|amc|LessThan0~2_combout\ & 
-- (\nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(7))) # (!\nios_system_inst|the_processor_0|processor_0|amc|LessThan0~2_combout\ & ((\nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(5)))))) # 
-- (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[8]~1_combout\ & (\nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[8]~1_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(7),
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(5),
	datad => \nios_system_inst|the_processor_0|processor_0|amc|LessThan0~2_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[7]~7_combout\);

-- Location: LCCOMB_X36_Y18_N22
\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[8]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[8]~8_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(8)) # ((!\nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(7) & 
-- (\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[8]~1_combout\ & \nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(7),
	datab => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[8]~1_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(8),
	datad => \nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(6),
	combout => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[8]~8_combout\);

-- Location: LCFF_X36_Y19_N5
\nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|Selector14~7_combout\,
	sload => VCC,
	ena => \nios_system_inst|the_processor_0|processor_0|p|DOUTin~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(1));

-- Location: LCFF_X36_Y19_N17
\nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_processor_0|processor_0|p|Selector11~6_combout\,
	ena => \nios_system_inst|the_processor_0|processor_0|p|DOUTin~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(4));

-- Location: LCFF_X36_Y19_N11
\nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|Selector10~6_combout\,
	sload => VCC,
	ena => \nios_system_inst|the_processor_0|processor_0|p|DOUTin~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(5));

-- Location: LCFF_X34_Y17_N9
\nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|Selector9~6_combout\,
	sload => VCC,
	ena => \nios_system_inst|the_processor_0|processor_0|p|DOUTin~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(6));

-- Location: LCCOMB_X34_Y17_N20
\nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q[8]~feeder_combout\ = \nios_system_inst|the_processor_0|processor_0|p|Selector7~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios_system_inst|the_processor_0|processor_0|p|Selector7~6_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q[8]~feeder_combout\);

-- Location: LCFF_X34_Y17_N21
\nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q[8]~feeder_combout\,
	ena => \nios_system_inst|the_processor_0|processor_0|p|DOUTin~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(8));

-- Location: LCCOMB_X34_Y17_N22
\nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q[9]~feeder_combout\ = \nios_system_inst|the_processor_0|processor_0|p|Selector6~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios_system_inst|the_processor_0|processor_0|p|Selector6~6_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q[9]~feeder_combout\);

-- Location: LCFF_X34_Y17_N23
\nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q[9]~feeder_combout\,
	ena => \nios_system_inst|the_processor_0|processor_0|p|DOUTin~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(9));

-- Location: LCCOMB_X36_Y17_N4
\nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q[10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q[10]~feeder_combout\ = \nios_system_inst|the_processor_0|processor_0|p|Selector5~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios_system_inst|the_processor_0|processor_0|p|Selector5~6_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q[10]~feeder_combout\);

-- Location: LCFF_X36_Y17_N5
\nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q[10]~feeder_combout\,
	ena => \nios_system_inst|the_processor_0|processor_0|p|DOUTin~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(10));

-- Location: LCFF_X33_Y18_N1
\nios_system_inst|the_processor_0|processor_0|p|reg_2|Q[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|Selector4~6_combout\,
	sload => VCC,
	ena => \nios_system_inst|the_processor_0|processor_0|p|Rin\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_2|Q\(11));

-- Location: LCFF_X34_Y18_N23
\nios_system_inst|the_processor_0|processor_0|p|reg_5|Q[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|Selector4~6_combout\,
	sload => VCC,
	ena => \nios_system_inst|the_processor_0|processor_0|p|Rin\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_5|Q\(11));

-- Location: LCCOMB_X33_Y18_N0
\nios_system_inst|the_processor_0|processor_0|p|Selector4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Selector4~1_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Equal3~1_combout\ & ((\nios_system_inst|the_processor_0|processor_0|p|reg_2|Q\(11)) # 
-- ((\nios_system_inst|the_processor_0|processor_0|p|Equal6~2_combout\ & \nios_system_inst|the_processor_0|processor_0|p|reg_5|Q\(11))))) # (!\nios_system_inst|the_processor_0|processor_0|p|Equal3~1_combout\ & 
-- (\nios_system_inst|the_processor_0|processor_0|p|Equal6~2_combout\ & ((\nios_system_inst|the_processor_0|processor_0|p|reg_5|Q\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Equal3~1_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|Equal6~2_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_2|Q\(11),
	datad => \nios_system_inst|the_processor_0|processor_0|p|reg_5|Q\(11),
	combout => \nios_system_inst|the_processor_0|processor_0|p|Selector4~1_combout\);

-- Location: LCFF_X33_Y18_N27
\nios_system_inst|the_processor_0|processor_0|p|reg_1|Q[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|Selector4~6_combout\,
	sload => VCC,
	ena => \nios_system_inst|the_processor_0|processor_0|p|Rin\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_1|Q\(11));

-- Location: LCCOMB_X33_Y18_N26
\nios_system_inst|the_processor_0|processor_0|p|Selector4~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Selector4~3_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Selector4~2_combout\) # ((\nios_system_inst|the_processor_0|processor_0|p|Selector4~1_combout\) # 
-- ((\nios_system_inst|the_processor_0|processor_0|p|reg_1|Q\(11) & \nios_system_inst|the_processor_0|processor_0|p|Equal2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Selector4~2_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|Selector4~1_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_1|Q\(11),
	datad => \nios_system_inst|the_processor_0|processor_0|p|Equal2~1_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|Selector4~3_combout\);

-- Location: LCCOMB_X36_Y17_N0
\nios_system_inst|the_processor_0|processor_0|p|Selector4~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Selector4~5_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Selector4~4_combout\) # ((\nios_system_inst|the_processor_0|processor_0|p|Equal8~0_combout\ & 
-- \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Selector4~4_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|Equal8~0_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q\(11),
	combout => \nios_system_inst|the_processor_0|processor_0|p|Selector4~5_combout\);

-- Location: LCCOMB_X36_Y18_N12
\nios_system_inst|the_processor_0|processor_0|p|Selector4~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Selector4~6_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Selector4~0_combout\) # ((\nios_system_inst|the_processor_0|processor_0|p|Selector4~3_combout\) # 
-- (\nios_system_inst|the_processor_0|processor_0|p|Selector4~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Selector4~0_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|Selector4~3_combout\,
	datad => \nios_system_inst|the_processor_0|processor_0|p|Selector4~5_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|Selector4~6_combout\);

-- Location: LCCOMB_X36_Y17_N22
\nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q[11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q[11]~feeder_combout\ = \nios_system_inst|the_processor_0|processor_0|p|Selector4~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios_system_inst|the_processor_0|processor_0|p|Selector4~6_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q[11]~feeder_combout\);

-- Location: LCFF_X36_Y17_N23
\nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q[11]~feeder_combout\,
	ena => \nios_system_inst|the_processor_0|processor_0|p|DOUTin~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(11));

-- Location: LCCOMB_X36_Y17_N8
\nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q[12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q[12]~feeder_combout\ = \nios_system_inst|the_processor_0|processor_0|p|Selector3~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios_system_inst|the_processor_0|processor_0|p|Selector3~6_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q[12]~feeder_combout\);

-- Location: LCFF_X36_Y17_N9
\nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q[12]~feeder_combout\,
	ena => \nios_system_inst|the_processor_0|processor_0|p|DOUTin~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(12));

-- Location: LCCOMB_X38_Y19_N0
\nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q[13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q[13]~feeder_combout\ = \nios_system_inst|the_processor_0|processor_0|p|Selector2~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios_system_inst|the_processor_0|processor_0|p|Selector2~6_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q[13]~feeder_combout\);

-- Location: LCFF_X38_Y19_N1
\nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q[13]~feeder_combout\,
	ena => \nios_system_inst|the_processor_0|processor_0|p|DOUTin~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(13));

-- Location: LCCOMB_X34_Y17_N16
\nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q[14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q[14]~feeder_combout\ = \nios_system_inst|the_processor_0|processor_0|p|Selector1~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios_system_inst|the_processor_0|processor_0|p|Selector1~6_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q[14]~feeder_combout\);

-- Location: LCFF_X34_Y17_N17
\nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q[14]~feeder_combout\,
	ena => \nios_system_inst|the_processor_0|processor_0|p|DOUTin~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(14));

-- Location: LCFF_X36_Y17_N11
\nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|Selector0~6_combout\,
	sload => VCC,
	ena => \nios_system_inst|the_processor_0|processor_0|p|DOUTin~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(15));

-- Location: LCCOMB_X41_Y18_N28
\nios_system_inst|the_onchip_memory2_0_s1|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_onchip_memory2_0_s1|Equal0~0_combout\ = (!\nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(15) & (!\nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(12) & 
-- !\nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(15),
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(12),
	datad => \nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(14),
	combout => \nios_system_inst|the_onchip_memory2_0_s1|Equal0~0_combout\);

-- Location: LCCOMB_X40_Y18_N26
\nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[5]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[5]~21_combout\ = (\nios_system_inst|the_LED|readdata\(5) & (((\nios_system_inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(5)) # 
-- (!\nios_system_inst|the_onchip_memory2_0_s1|Equal0~0_combout\)))) # (!\nios_system_inst|the_LED|readdata\(5) & (!\nios_system_inst|the_LED_avalon_parallel_port_slave|Equal0~2_combout\ & 
-- ((\nios_system_inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(5)) # (!\nios_system_inst|the_onchip_memory2_0_s1|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_LED|readdata\(5),
	datab => \nios_system_inst|the_LED_avalon_parallel_port_slave|Equal0~2_combout\,
	datac => \nios_system_inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(5),
	datad => \nios_system_inst|the_onchip_memory2_0_s1|Equal0~0_combout\,
	combout => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[5]~21_combout\);

-- Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(5),
	combout => \SW~combout\(5));

-- Location: LCCOMB_X38_Y18_N16
\nios_system_inst|the_SW|data_in[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_SW|data_in[5]~feeder_combout\ = \SW~combout\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SW~combout\(5),
	combout => \nios_system_inst|the_SW|data_in[5]~feeder_combout\);

-- Location: LCFF_X38_Y18_N17
\nios_system_inst|the_SW|data_in[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_SW|data_in[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_SW|data_in\(5));

-- Location: LCCOMB_X38_Y18_N8
\nios_system_inst|the_SW|readdata~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_SW|readdata~6_combout\ = (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\ & (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\ & (\nios_system_inst|the_SW|data_in\(5) & 
-- \nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\,
	datac => \nios_system_inst|the_SW|data_in\(5),
	datad => \nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\,
	combout => \nios_system_inst|the_SW|readdata~6_combout\);

-- Location: LCFF_X38_Y18_N9
\nios_system_inst|the_SW|readdata[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_SW|readdata~6_combout\,
	ena => \nios_system_inst|the_SW|readdata[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_SW|readdata\(5));

-- Location: LCCOMB_X40_Y18_N28
\nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[5]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[5]~22_combout\ = (\nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[5]~20_combout\ & 
-- (\nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[5]~21_combout\ & ((\nios_system_inst|the_SW|readdata\(5)) # (!\nios_system_inst|the_SW_avalon_parallel_port_slave|Equal0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[5]~20_combout\,
	datab => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[5]~21_combout\,
	datac => \nios_system_inst|the_SW_avalon_parallel_port_slave|Equal0~1_combout\,
	datad => \nios_system_inst|the_SW|readdata\(5),
	combout => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[5]~22_combout\);

-- Location: LCCOMB_X40_Y18_N20
\nios_system_inst|the_processor_0|processor_0|p|Selector10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Selector10~0_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Equal10~1_combout\ & ((\nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[5]~22_combout\) # 
-- ((\nios_system_inst|the_processor_0|processor_0|p|Equal7~0_combout\ & \nios_system_inst|the_processor_0|processor_0|p|reg_6|Q\(5))))) # (!\nios_system_inst|the_processor_0|processor_0|p|Equal10~1_combout\ & 
-- (\nios_system_inst|the_processor_0|processor_0|p|Equal7~0_combout\ & (\nios_system_inst|the_processor_0|processor_0|p|reg_6|Q\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Equal10~1_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|Equal7~0_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_6|Q\(5),
	datad => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[5]~22_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|Selector10~0_combout\);

-- Location: LCCOMB_X36_Y18_N14
\nios_system_inst|the_processor_0|processor_0|p|Selector10~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Selector10~6_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Selector10~5_combout\) # ((\nios_system_inst|the_processor_0|processor_0|p|Selector10~3_combout\) # 
-- (\nios_system_inst|the_processor_0|processor_0|p|Selector10~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_processor_0|processor_0|p|Selector10~5_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|Selector10~3_combout\,
	datad => \nios_system_inst|the_processor_0|processor_0|p|Selector10~0_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|Selector10~6_combout\);

-- Location: LCFF_X36_Y18_N25
\nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|Selector10~6_combout\,
	sload => VCC,
	ena => \nios_system_inst|the_processor_0|processor_0|p|ADDRin~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(5));

-- Location: LCCOMB_X44_Y18_N0
\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[5]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[5]~5_combout\ = (\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[8]~1_combout\ & ((\nios_system_inst|the_processor_0|processor_0|amc|LessThan0~2_combout\ & 
-- ((\nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(5)))) # (!\nios_system_inst|the_processor_0|processor_0|amc|LessThan0~2_combout\ & (\nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(3))))) # 
-- (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[8]~1_combout\ & (((\nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[8]~1_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(3),
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(5),
	datad => \nios_system_inst|the_processor_0|processor_0|amc|LessThan0~2_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[5]~5_combout\);

-- Location: LCCOMB_X48_Y18_N0
\nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[7]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[7]~27_combout\ = (\nios_system_inst|the_onchip_memory2_0_s1|Equal0~0_combout\ & (\nios_system_inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(7) & 
-- ((\nios_system_inst|the_LED|readdata\(7)) # (!\nios_system_inst|the_LED_avalon_parallel_port_slave|Equal0~2_combout\)))) # (!\nios_system_inst|the_onchip_memory2_0_s1|Equal0~0_combout\ & (((\nios_system_inst|the_LED|readdata\(7))) # 
-- (!\nios_system_inst|the_LED_avalon_parallel_port_slave|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_onchip_memory2_0_s1|Equal0~0_combout\,
	datab => \nios_system_inst|the_LED_avalon_parallel_port_slave|Equal0~2_combout\,
	datac => \nios_system_inst|the_LED|readdata\(7),
	datad => \nios_system_inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(7),
	combout => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[7]~27_combout\);

-- Location: LCCOMB_X37_Y17_N2
\nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[7]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[7]~28_combout\ = (\nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[7]~26_combout\ & 
-- (\nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[7]~27_combout\ & ((\nios_system_inst|the_SW|readdata\(7)) # (!\nios_system_inst|the_SW_avalon_parallel_port_slave|Equal0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[7]~26_combout\,
	datab => \nios_system_inst|the_SW_avalon_parallel_port_slave|Equal0~1_combout\,
	datac => \nios_system_inst|the_SW|readdata\(7),
	datad => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[7]~27_combout\,
	combout => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[7]~28_combout\);

-- Location: LCFF_X37_Y17_N29
\nios_system_inst|the_processor_0|processor_0|p|reg_6|Q[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|Selector8~6_combout\,
	sload => VCC,
	ena => \nios_system_inst|the_processor_0|processor_0|p|Rin\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_6|Q\(7));

-- Location: LCCOMB_X37_Y17_N28
\nios_system_inst|the_processor_0|processor_0|p|Selector8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Selector8~0_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Equal10~1_combout\ & ((\nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[7]~28_combout\) # 
-- ((\nios_system_inst|the_processor_0|processor_0|p|reg_6|Q\(7) & \nios_system_inst|the_processor_0|processor_0|p|Equal7~0_combout\)))) # (!\nios_system_inst|the_processor_0|processor_0|p|Equal10~1_combout\ & 
-- (((\nios_system_inst|the_processor_0|processor_0|p|reg_6|Q\(7) & \nios_system_inst|the_processor_0|processor_0|p|Equal7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Equal10~1_combout\,
	datab => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[7]~28_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_6|Q\(7),
	datad => \nios_system_inst|the_processor_0|processor_0|p|Equal7~0_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|Selector8~0_combout\);

-- Location: LCCOMB_X33_Y17_N20
\nios_system_inst|the_processor_0|processor_0|p|alu|Add0~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|alu|Add0~15_combout\ = \nios_system_inst|the_processor_0|processor_0|p|AddSub~combout\ $ (((\nios_system_inst|the_processor_0|processor_0|p|Selector8~3_combout\) # 
-- ((\nios_system_inst|the_processor_0|processor_0|p|Selector8~5_combout\) # (\nios_system_inst|the_processor_0|processor_0|p|Selector8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|AddSub~combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|Selector8~3_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|Selector8~5_combout\,
	datad => \nios_system_inst|the_processor_0|processor_0|p|Selector8~0_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|alu|Add0~15_combout\);

-- Location: LCCOMB_X35_Y17_N0
\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[7]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[7]~32_combout\ = ((\nios_system_inst|the_processor_0|processor_0|p|reg_A|Q\(7) $ (\nios_system_inst|the_processor_0|processor_0|p|alu|Add0~15_combout\ $ 
-- (!\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[6]~31\)))) # (GND)
-- \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[7]~33\ = CARRY((\nios_system_inst|the_processor_0|processor_0|p|reg_A|Q\(7) & ((\nios_system_inst|the_processor_0|processor_0|p|alu|Add0~15_combout\) # 
-- (!\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[6]~31\))) # (!\nios_system_inst|the_processor_0|processor_0|p|reg_A|Q\(7) & (\nios_system_inst|the_processor_0|processor_0|p|alu|Add0~15_combout\ & 
-- !\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[6]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|reg_A|Q\(7),
	datab => \nios_system_inst|the_processor_0|processor_0|p|alu|Add0~15_combout\,
	datad => VCC,
	cin => \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[6]~31\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[7]~32_combout\,
	cout => \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[7]~33\);

-- Location: LCFF_X35_Y17_N1
\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[7]~32_combout\,
	ena => \nios_system_inst|the_processor_0|processor_0|p|RGin~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q\(7));

-- Location: LCFF_X32_Y18_N7
\nios_system_inst|the_processor_0|processor_0|p|reg_4|Q[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|Selector8~6_combout\,
	sload => VCC,
	ena => \nios_system_inst|the_processor_0|processor_0|p|Rin\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_4|Q\(7));

-- Location: LCCOMB_X32_Y18_N6
\nios_system_inst|the_processor_0|processor_0|p|Selector8~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Selector8~2_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Equal9~1_combout\ & ((\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q\(7)) # 
-- ((\nios_system_inst|the_processor_0|processor_0|p|reg_4|Q\(7) & \nios_system_inst|the_processor_0|processor_0|p|Equal5~0_combout\)))) # (!\nios_system_inst|the_processor_0|processor_0|p|Equal9~1_combout\ & 
-- (((\nios_system_inst|the_processor_0|processor_0|p|reg_4|Q\(7) & \nios_system_inst|the_processor_0|processor_0|p|Equal5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Equal9~1_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q\(7),
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_4|Q\(7),
	datad => \nios_system_inst|the_processor_0|processor_0|p|Equal5~0_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|Selector8~2_combout\);

-- Location: LCFF_X32_Y17_N25
\nios_system_inst|the_processor_0|processor_0|p|reg_1|Q[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|Selector8~6_combout\,
	sload => VCC,
	ena => \nios_system_inst|the_processor_0|processor_0|p|Rin\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_1|Q\(7));

-- Location: LCCOMB_X32_Y17_N24
\nios_system_inst|the_processor_0|processor_0|p|Selector8~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Selector8~3_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Selector8~1_combout\) # ((\nios_system_inst|the_processor_0|processor_0|p|Selector8~2_combout\) # 
-- ((\nios_system_inst|the_processor_0|processor_0|p|reg_1|Q\(7) & \nios_system_inst|the_processor_0|processor_0|p|Equal2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Selector8~1_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|Selector8~2_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_1|Q\(7),
	datad => \nios_system_inst|the_processor_0|processor_0|p|Equal2~1_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|Selector8~3_combout\);

-- Location: LCCOMB_X33_Y17_N24
\nios_system_inst|the_processor_0|processor_0|p|Selector8~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Selector8~6_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Selector8~3_combout\) # ((\nios_system_inst|the_processor_0|processor_0|p|Selector8~5_combout\) # 
-- (\nios_system_inst|the_processor_0|processor_0|p|Selector8~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_processor_0|processor_0|p|Selector8~3_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|Selector8~5_combout\,
	datad => \nios_system_inst|the_processor_0|processor_0|p|Selector8~0_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|Selector8~6_combout\);

-- Location: LCFF_X36_Y18_N21
\nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|Selector8~6_combout\,
	sload => VCC,
	ena => \nios_system_inst|the_processor_0|processor_0|p|ADDRin~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(7));

-- Location: LCCOMB_X36_Y18_N20
\nios_system_inst|the_processor_0|processor_0|amc|LessThan0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|amc|LessThan0~2_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(8)) # ((\nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(7) & 
-- ((\nios_system_inst|the_processor_0|processor_0|amc|LessThan0~0_combout\) # (\nios_system_inst|the_processor_0|processor_0|amc|LessThan0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|amc|LessThan0~0_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|amc|LessThan0~1_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(7),
	datad => \nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(8),
	combout => \nios_system_inst|the_processor_0|processor_0|amc|LessThan0~2_combout\);

-- Location: LCFF_X35_Y18_N11
\nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_processor_0|processor_0|p|Selector13~7_combout\,
	ena => \nios_system_inst|the_processor_0|processor_0|p|ADDRin~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(2));

-- Location: LCCOMB_X44_Y18_N16
\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[4]~4_combout\ = (\nios_system_inst|the_processor_0|processor_0|amc|LessThan0~2_combout\ & (\nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(4))) # 
-- (!\nios_system_inst|the_processor_0|processor_0|amc|LessThan0~2_combout\ & ((\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[8]~1_combout\ & ((\nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(2)))) # 
-- (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[8]~1_combout\ & (\nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(4),
	datab => \nios_system_inst|the_processor_0|processor_0|amc|LessThan0~2_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[8]~1_combout\,
	datad => \nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(2),
	combout => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[4]~4_combout\);

-- Location: LCFF_X45_Y20_N5
\nios_system_inst|the_peripheral_0|peripheral_0|asc|line_start[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(9),
	sload => VCC,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_start[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_start\(9));

-- Location: LCFF_X45_Y20_N23
\nios_system_inst|the_peripheral_0|peripheral_0|asc|line_colour[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(9),
	sload => VCC,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_colour[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_colour\(9));

-- Location: LCFF_X46_Y19_N21
\nios_system_inst|the_peripheral_0|peripheral_0|asc|line_end[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(9),
	sload => VCC,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_end[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_end\(9));

-- Location: LCCOMB_X46_Y19_N30
\nios_system_inst|the_peripheral_0|peripheral_0|asc|mode[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|asc|mode[9]~feeder_combout\ = \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(9),
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|mode[9]~feeder_combout\);

-- Location: LCFF_X46_Y19_N31
\nios_system_inst|the_peripheral_0|peripheral_0|asc|mode[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|asc|mode[9]~feeder_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|asc|mode[15]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|mode\(9));

-- Location: LCCOMB_X46_Y19_N20
\nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux22~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux22~2_combout\ = (\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[4]~4_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[4]~5_combout\) # 
-- ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|line_end\(9))))) # (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[4]~4_combout\ & (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[4]~5_combout\ & 
-- ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|mode\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[4]~4_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[4]~5_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_end\(9),
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|asc|mode\(9),
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux22~2_combout\);

-- Location: LCCOMB_X45_Y20_N22
\nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux22~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux22~3_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[4]~5_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux22~2_combout\ & 
-- ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|line_colour\(9)))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux22~2_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|asc|line_start\(9))))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[4]~5_combout\ & (((\nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux22~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[4]~5_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_start\(9),
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_colour\(9),
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux22~2_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux22~3_combout\);

-- Location: LCCOMB_X45_Y18_N24
\nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux22~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux22~4_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux22~3_combout\ & ((\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[4]~4_combout\) # 
-- (\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\ $ (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[4]~4_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux22~3_combout\,
	datad => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux22~4_combout\);

-- Location: LCFF_X45_Y18_N25
\nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux22~4_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata\(9));

-- Location: LCCOMB_X49_Y19_N4
\nios_system_inst|the_SEGDISP|data~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_SEGDISP|data~9_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(9) & \nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(9),
	datad => \nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\,
	combout => \nios_system_inst|the_SEGDISP|data~9_combout\);

-- Location: LCFF_X49_Y19_N5
\nios_system_inst|the_SEGDISP|data[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_SEGDISP|data~9_combout\,
	ena => \nios_system_inst|the_SEGDISP|data[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_SEGDISP|data\(9));

-- Location: LCFF_X50_Y18_N9
\nios_system_inst|the_SEGDISP|data_in[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_SEGDISP|data\(9),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_SEGDISP|data_in\(9));

-- Location: LCCOMB_X47_Y18_N30
\nios_system_inst|the_SEGDISP|readdata~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_SEGDISP|readdata~10_combout\ = (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\ & (\nios_system_inst|the_SEGDISP|data_in\(9) & 
-- (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\ & \nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\,
	datab => \nios_system_inst|the_SEGDISP|data_in\(9),
	datac => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\,
	datad => \nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\,
	combout => \nios_system_inst|the_SEGDISP|readdata~10_combout\);

-- Location: LCCOMB_X47_Y19_N8
\nios_system_inst|the_SEGDISP|readdata[11]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_SEGDISP|readdata[11]~1_combout\ = ((\nios_system_inst|the_SEGDISP_avalon_parallel_port_slave|Equal0~1_combout\ & ((\nios_system_inst|the_processor_0|processor_0|p|W_D~combout\) # 
-- (!\nios_system_inst|the_SEGDISP_avalon_parallel_port_slave|processor_0_read_data_valid_SEGDISP_avalon_parallel_port_slave_shift_register~regout\)))) # (!\nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_SEGDISP_avalon_parallel_port_slave|processor_0_read_data_valid_SEGDISP_avalon_parallel_port_slave_shift_register~regout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|W_D~combout\,
	datac => \nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\,
	datad => \nios_system_inst|the_SEGDISP_avalon_parallel_port_slave|Equal0~1_combout\,
	combout => \nios_system_inst|the_SEGDISP|readdata[11]~1_combout\);

-- Location: LCFF_X47_Y18_N31
\nios_system_inst|the_SEGDISP|readdata[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_SEGDISP|readdata~10_combout\,
	ena => \nios_system_inst|the_SEGDISP|readdata[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_SEGDISP|readdata\(9));

-- Location: LCCOMB_X46_Y18_N24
\nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[9]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[9]~32_combout\ = (\nios_system_inst|the_SEGDISP_avalon_parallel_port_slave|Equal0~1_combout\ & (\nios_system_inst|the_SEGDISP|readdata\(9) & 
-- ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata\(9)) # (!\nios_system_inst|the_peripheral_0_s1|Equal0~0_combout\)))) # (!\nios_system_inst|the_SEGDISP_avalon_parallel_port_slave|Equal0~1_combout\ & 
-- (((\nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata\(9))) # (!\nios_system_inst|the_peripheral_0_s1|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_SEGDISP_avalon_parallel_port_slave|Equal0~1_combout\,
	datab => \nios_system_inst|the_peripheral_0_s1|Equal0~0_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata\(9),
	datad => \nios_system_inst|the_SEGDISP|readdata\(9),
	combout => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[9]~32_combout\);

-- Location: LCCOMB_X48_Y19_N0
\nios_system_inst|the_LED|data[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_LED|data[9]~feeder_combout\ = \nios_system_inst|the_SEGDISP|data~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios_system_inst|the_SEGDISP|data~9_combout\,
	combout => \nios_system_inst|the_LED|data[9]~feeder_combout\);

-- Location: LCFF_X48_Y19_N1
\nios_system_inst|the_LED|data[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_LED|data[9]~feeder_combout\,
	ena => \nios_system_inst|the_LED|data[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_LED|data\(9));

-- Location: LCCOMB_X48_Y19_N18
\nios_system_inst|the_LED|data_in[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_LED|data_in[9]~feeder_combout\ = \nios_system_inst|the_LED|data\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios_system_inst|the_LED|data\(9),
	combout => \nios_system_inst|the_LED|data_in[9]~feeder_combout\);

-- Location: LCFF_X48_Y19_N19
\nios_system_inst|the_LED|data_in[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_LED|data_in[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_LED|data_in\(9));

-- Location: LCCOMB_X47_Y18_N16
\nios_system_inst|the_LED|readdata~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_LED|readdata~10_combout\ = (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\ & (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\ & (\nios_system_inst|the_LED|data_in\(9) & 
-- \nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\,
	datac => \nios_system_inst|the_LED|data_in\(9),
	datad => \nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\,
	combout => \nios_system_inst|the_LED|readdata~10_combout\);

-- Location: LCFF_X47_Y18_N17
\nios_system_inst|the_LED|readdata[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_LED|readdata~10_combout\,
	ena => \nios_system_inst|the_LED|readdata[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_LED|readdata\(9));

-- Location: LCCOMB_X48_Y18_N30
\nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[9]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[9]~33_combout\ = (\nios_system_inst|the_onchip_memory2_0_s1|Equal0~0_combout\ & (\nios_system_inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(9) & 
-- ((\nios_system_inst|the_LED|readdata\(9)) # (!\nios_system_inst|the_LED_avalon_parallel_port_slave|Equal0~2_combout\)))) # (!\nios_system_inst|the_onchip_memory2_0_s1|Equal0~0_combout\ & ((\nios_system_inst|the_LED|readdata\(9)) # 
-- ((!\nios_system_inst|the_LED_avalon_parallel_port_slave|Equal0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_onchip_memory2_0_s1|Equal0~0_combout\,
	datab => \nios_system_inst|the_LED|readdata\(9),
	datac => \nios_system_inst|the_LED_avalon_parallel_port_slave|Equal0~2_combout\,
	datad => \nios_system_inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(9),
	combout => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[9]~33_combout\);

-- Location: LCCOMB_X48_Y18_N16
\nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[9]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[9]~34_combout\ = (\nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[9]~32_combout\ & 
-- (\nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[9]~33_combout\ & ((\nios_system_inst|the_SW|readdata\(9)) # (!\nios_system_inst|the_SW_avalon_parallel_port_slave|Equal0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_SW_avalon_parallel_port_slave|Equal0~1_combout\,
	datab => \nios_system_inst|the_SW|readdata\(9),
	datac => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[9]~32_combout\,
	datad => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[9]~33_combout\,
	combout => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[9]~34_combout\);

-- Location: LCFF_X35_Y18_N19
\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[0]~18_combout\,
	ena => \nios_system_inst|the_processor_0|processor_0|p|RGin~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q\(0));

-- Location: LCCOMB_X36_Y17_N20
\nios_system_inst|the_processor_0|processor_0|p|alu|Add0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|alu|Add0~10_combout\ = \nios_system_inst|the_processor_0|processor_0|p|AddSub~combout\ $ (((\nios_system_inst|the_processor_0|processor_0|p|alu|Add0~23_combout\) # 
-- (\nios_system_inst|the_processor_0|processor_0|p|Selector3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|alu|Add0~23_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|AddSub~combout\,
	datad => \nios_system_inst|the_processor_0|processor_0|p|Selector3~0_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|alu|Add0~10_combout\);

-- Location: LCCOMB_X36_Y17_N14
\nios_system_inst|the_processor_0|processor_0|p|alu|Add0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|alu|Add0~11_combout\ = \nios_system_inst|the_processor_0|processor_0|p|AddSub~combout\ $ (((\nios_system_inst|the_processor_0|processor_0|p|Selector4~0_combout\) # 
-- ((\nios_system_inst|the_processor_0|processor_0|p|Selector4~3_combout\) # (\nios_system_inst|the_processor_0|processor_0|p|Selector4~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Selector4~0_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|Selector4~3_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|AddSub~combout\,
	datad => \nios_system_inst|the_processor_0|processor_0|p|Selector4~5_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|alu|Add0~11_combout\);

-- Location: LCFF_X36_Y17_N31
\nios_system_inst|the_processor_0|processor_0|p|reg_A|Q[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_processor_0|processor_0|p|Selector5~6_combout\,
	ena => \nios_system_inst|the_processor_0|processor_0|p|RAin~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_A|Q\(10));

-- Location: LCFF_X34_Y17_N19
\nios_system_inst|the_processor_0|processor_0|p|reg_A|Q[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_processor_0|processor_0|p|Selector6~6_combout\,
	ena => \nios_system_inst|the_processor_0|processor_0|p|RAin~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_A|Q\(9));

-- Location: LCCOMB_X34_Y17_N24
\nios_system_inst|the_processor_0|processor_0|p|reg_A|Q[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|reg_A|Q[8]~feeder_combout\ = \nios_system_inst|the_processor_0|processor_0|p|Selector7~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios_system_inst|the_processor_0|processor_0|p|Selector7~6_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|reg_A|Q[8]~feeder_combout\);

-- Location: LCFF_X34_Y17_N25
\nios_system_inst|the_processor_0|processor_0|p|reg_A|Q[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_processor_0|processor_0|p|reg_A|Q[8]~feeder_combout\,
	ena => \nios_system_inst|the_processor_0|processor_0|p|RAin~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_A|Q\(8));

-- Location: LCCOMB_X35_Y17_N4
\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[9]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[9]~36_combout\ = ((\nios_system_inst|the_processor_0|processor_0|p|alu|Add0~13_combout\ $ (\nios_system_inst|the_processor_0|processor_0|p|reg_A|Q\(9) $ 
-- (!\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[8]~35\)))) # (GND)
-- \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[9]~37\ = CARRY((\nios_system_inst|the_processor_0|processor_0|p|alu|Add0~13_combout\ & ((\nios_system_inst|the_processor_0|processor_0|p|reg_A|Q\(9)) # 
-- (!\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[8]~35\))) # (!\nios_system_inst|the_processor_0|processor_0|p|alu|Add0~13_combout\ & (\nios_system_inst|the_processor_0|processor_0|p|reg_A|Q\(9) & 
-- !\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[8]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|alu|Add0~13_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|reg_A|Q\(9),
	datad => VCC,
	cin => \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[8]~35\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[9]~36_combout\,
	cout => \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[9]~37\);

-- Location: LCCOMB_X35_Y17_N6
\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[10]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[10]~38_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|alu|Add0~12_combout\ & ((\nios_system_inst|the_processor_0|processor_0|p|reg_A|Q\(10) & 
-- (\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[9]~37\ & VCC)) # (!\nios_system_inst|the_processor_0|processor_0|p|reg_A|Q\(10) & (!\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[9]~37\)))) # 
-- (!\nios_system_inst|the_processor_0|processor_0|p|alu|Add0~12_combout\ & ((\nios_system_inst|the_processor_0|processor_0|p|reg_A|Q\(10) & (!\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[9]~37\)) # 
-- (!\nios_system_inst|the_processor_0|processor_0|p|reg_A|Q\(10) & ((\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[9]~37\) # (GND)))))
-- \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[10]~39\ = CARRY((\nios_system_inst|the_processor_0|processor_0|p|alu|Add0~12_combout\ & (!\nios_system_inst|the_processor_0|processor_0|p|reg_A|Q\(10) & 
-- !\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[9]~37\)) # (!\nios_system_inst|the_processor_0|processor_0|p|alu|Add0~12_combout\ & ((!\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[9]~37\) # 
-- (!\nios_system_inst|the_processor_0|processor_0|p|reg_A|Q\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|alu|Add0~12_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|reg_A|Q\(10),
	datad => VCC,
	cin => \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[9]~37\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[10]~38_combout\,
	cout => \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[10]~39\);

-- Location: LCCOMB_X35_Y17_N8
\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[11]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[11]~40_combout\ = ((\nios_system_inst|the_processor_0|processor_0|p|reg_A|Q\(11) $ (\nios_system_inst|the_processor_0|processor_0|p|alu|Add0~11_combout\ $ 
-- (!\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[10]~39\)))) # (GND)
-- \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[11]~41\ = CARRY((\nios_system_inst|the_processor_0|processor_0|p|reg_A|Q\(11) & ((\nios_system_inst|the_processor_0|processor_0|p|alu|Add0~11_combout\) # 
-- (!\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[10]~39\))) # (!\nios_system_inst|the_processor_0|processor_0|p|reg_A|Q\(11) & (\nios_system_inst|the_processor_0|processor_0|p|alu|Add0~11_combout\ & 
-- !\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[10]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|reg_A|Q\(11),
	datab => \nios_system_inst|the_processor_0|processor_0|p|alu|Add0~11_combout\,
	datad => VCC,
	cin => \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[10]~39\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[11]~40_combout\,
	cout => \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[11]~41\);

-- Location: LCCOMB_X35_Y17_N10
\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[12]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[12]~42_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|reg_A|Q\(12) & ((\nios_system_inst|the_processor_0|processor_0|p|alu|Add0~10_combout\ & 
-- (\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[11]~41\ & VCC)) # (!\nios_system_inst|the_processor_0|processor_0|p|alu|Add0~10_combout\ & (!\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[11]~41\)))) # 
-- (!\nios_system_inst|the_processor_0|processor_0|p|reg_A|Q\(12) & ((\nios_system_inst|the_processor_0|processor_0|p|alu|Add0~10_combout\ & (!\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[11]~41\)) # 
-- (!\nios_system_inst|the_processor_0|processor_0|p|alu|Add0~10_combout\ & ((\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[11]~41\) # (GND)))))
-- \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[12]~43\ = CARRY((\nios_system_inst|the_processor_0|processor_0|p|reg_A|Q\(12) & (!\nios_system_inst|the_processor_0|processor_0|p|alu|Add0~10_combout\ & 
-- !\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[11]~41\)) # (!\nios_system_inst|the_processor_0|processor_0|p|reg_A|Q\(12) & ((!\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[11]~41\) # 
-- (!\nios_system_inst|the_processor_0|processor_0|p|alu|Add0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|reg_A|Q\(12),
	datab => \nios_system_inst|the_processor_0|processor_0|p|alu|Add0~10_combout\,
	datad => VCC,
	cin => \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[11]~41\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[12]~42_combout\,
	cout => \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[12]~43\);

-- Location: LCFF_X35_Y17_N11
\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[12]~42_combout\,
	ena => \nios_system_inst|the_processor_0|processor_0|p|RGin~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q\(12));

-- Location: LCCOMB_X35_Y17_N28
\nios_system_inst|the_processor_0|processor_0|p|Equal0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Equal0~2_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q\(13)) # ((\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q\(7)) # 
-- ((\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q\(0)) # (\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q\(13),
	datab => \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q\(7),
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q\(0),
	datad => \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q\(12),
	combout => \nios_system_inst|the_processor_0|processor_0|p|Equal0~2_combout\);

-- Location: LCCOMB_X34_Y17_N4
\nios_system_inst|the_processor_0|processor_0|p|alu|Add0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|alu|Add0~8_combout\ = \nios_system_inst|the_processor_0|processor_0|p|AddSub~combout\ $ (((\nios_system_inst|the_processor_0|processor_0|p|Selector1~5_combout\) # 
-- (\nios_system_inst|the_processor_0|processor_0|p|Selector1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_processor_0|processor_0|p|Selector1~5_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|AddSub~combout\,
	datad => \nios_system_inst|the_processor_0|processor_0|p|Selector1~0_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|alu|Add0~8_combout\);

-- Location: LCCOMB_X36_Y18_N10
\nios_system_inst|the_processor_0|processor_0|p|alu|Add0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|alu|Add0~9_combout\ = \nios_system_inst|the_processor_0|processor_0|p|AddSub~combout\ $ (\nios_system_inst|the_processor_0|processor_0|p|Selector2~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|AddSub~combout\,
	datad => \nios_system_inst|the_processor_0|processor_0|p|Selector2~6_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|alu|Add0~9_combout\);

-- Location: LCCOMB_X35_Y17_N14
\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[14]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[14]~46_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|reg_A|Q\(14) & ((\nios_system_inst|the_processor_0|processor_0|p|alu|Add0~8_combout\ & 
-- (\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[13]~45\ & VCC)) # (!\nios_system_inst|the_processor_0|processor_0|p|alu|Add0~8_combout\ & (!\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[13]~45\)))) # 
-- (!\nios_system_inst|the_processor_0|processor_0|p|reg_A|Q\(14) & ((\nios_system_inst|the_processor_0|processor_0|p|alu|Add0~8_combout\ & (!\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[13]~45\)) # 
-- (!\nios_system_inst|the_processor_0|processor_0|p|alu|Add0~8_combout\ & ((\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[13]~45\) # (GND)))))
-- \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[14]~47\ = CARRY((\nios_system_inst|the_processor_0|processor_0|p|reg_A|Q\(14) & (!\nios_system_inst|the_processor_0|processor_0|p|alu|Add0~8_combout\ & 
-- !\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[13]~45\)) # (!\nios_system_inst|the_processor_0|processor_0|p|reg_A|Q\(14) & ((!\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[13]~45\) # 
-- (!\nios_system_inst|the_processor_0|processor_0|p|alu|Add0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|reg_A|Q\(14),
	datab => \nios_system_inst|the_processor_0|processor_0|p|alu|Add0~8_combout\,
	datad => VCC,
	cin => \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[13]~45\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[14]~46_combout\,
	cout => \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[14]~47\);

-- Location: LCFF_X35_Y17_N15
\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[14]~46_combout\,
	ena => \nios_system_inst|the_processor_0|processor_0|p|RGin~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q\(14));

-- Location: LCFF_X35_Y18_N25
\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[3]~24_combout\,
	ena => \nios_system_inst|the_processor_0|processor_0|p|RGin~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q\(3));

-- Location: LCCOMB_X40_Y18_N14
\nios_system_inst|the_processor_0|processor_0|p|alu|Add0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|alu|Add0~7_combout\ = \nios_system_inst|the_processor_0|processor_0|p|AddSub~combout\ $ (\nios_system_inst|the_processor_0|processor_0|p|Selector0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios_system_inst|the_processor_0|processor_0|p|AddSub~combout\,
	datad => \nios_system_inst|the_processor_0|processor_0|p|Selector0~6_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|alu|Add0~7_combout\);

-- Location: LCCOMB_X35_Y17_N16
\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[15]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[15]~48_combout\ = \nios_system_inst|the_processor_0|processor_0|p|reg_A|Q\(15) $ (\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[14]~47\ $ 
-- (!\nios_system_inst|the_processor_0|processor_0|p|alu|Add0~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|reg_A|Q\(15),
	datad => \nios_system_inst|the_processor_0|processor_0|p|alu|Add0~7_combout\,
	cin => \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[14]~47\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[15]~48_combout\);

-- Location: LCFF_X35_Y17_N17
\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[15]~48_combout\,
	ena => \nios_system_inst|the_processor_0|processor_0|p|RGin~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q\(15));

-- Location: LCCOMB_X32_Y18_N18
\nios_system_inst|the_processor_0|processor_0|p|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Equal0~0_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q\(5)) # ((\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q\(14)) # 
-- ((\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q\(3)) # (\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q\(5),
	datab => \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q\(14),
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q\(3),
	datad => \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q\(15),
	combout => \nios_system_inst|the_processor_0|processor_0|p|Equal0~0_combout\);

-- Location: LCFF_X35_Y17_N5
\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[9]~36_combout\,
	ena => \nios_system_inst|the_processor_0|processor_0|p|RGin~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q\(9));

-- Location: LCFF_X35_Y17_N9
\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[11]~40_combout\,
	ena => \nios_system_inst|the_processor_0|processor_0|p|RGin~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q\(11));

-- Location: LCFF_X35_Y17_N7
\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q[10]~38_combout\,
	ena => \nios_system_inst|the_processor_0|processor_0|p|RGin~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q\(10));

-- Location: LCCOMB_X35_Y17_N26
\nios_system_inst|the_processor_0|processor_0|p|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Equal0~1_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q\(8)) # ((\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q\(9)) # 
-- ((\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q\(11)) # (\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q\(8),
	datab => \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q\(9),
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q\(11),
	datad => \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q\(10),
	combout => \nios_system_inst|the_processor_0|processor_0|p|Equal0~1_combout\);

-- Location: LCCOMB_X35_Y17_N22
\nios_system_inst|the_processor_0|processor_0|p|Equal0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Equal0~4_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Equal0~3_combout\) # ((\nios_system_inst|the_processor_0|processor_0|p|Equal0~2_combout\) # 
-- ((\nios_system_inst|the_processor_0|processor_0|p|Equal0~0_combout\) # (\nios_system_inst|the_processor_0|processor_0|p|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Equal0~3_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|Equal0~2_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|Equal0~0_combout\,
	datad => \nios_system_inst|the_processor_0|processor_0|p|Equal0~1_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|Equal0~4_combout\);

-- Location: LCCOMB_X38_Y16_N30
\nios_system_inst|the_processor_0|processor_0|p|Mux19~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Mux19~1_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(7) & (\nios_system_inst|the_processor_0|processor_0|p|Mux19~0_combout\ & 
-- (\nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(2) & \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(7),
	datab => \nios_system_inst|the_processor_0|processor_0|p|Mux19~0_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(2),
	datad => \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(8),
	combout => \nios_system_inst|the_processor_0|processor_0|p|Mux19~1_combout\);

-- Location: LCCOMB_X38_Y16_N0
\nios_system_inst|the_processor_0|processor_0|p|Mux19~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Mux19~2_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Mux9~2_combout\ & (((!\nios_system_inst|the_processor_0|processor_0|p|Equal0~4_combout\ & 
-- \nios_system_inst|the_processor_0|processor_0|p|Mux19~1_combout\)) # (!\nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(2)))) # (!\nios_system_inst|the_processor_0|processor_0|p|Mux9~2_combout\ & 
-- (!\nios_system_inst|the_processor_0|processor_0|p|Equal0~4_combout\ & ((\nios_system_inst|the_processor_0|processor_0|p|Mux19~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Mux9~2_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|Equal0~4_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(2),
	datad => \nios_system_inst|the_processor_0|processor_0|p|Mux19~1_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|Mux19~2_combout\);

-- Location: LCCOMB_X37_Y18_N16
\nios_system_inst|the_processor_0|processor_0|p|IRin\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|IRin~combout\ = (GLOBAL(\nios_system_inst|the_processor_0|processor_0|p|Mux7~2clkctrl_outclk\) & (\nios_system_inst|the_processor_0|processor_0|p|Mux19~2_combout\)) # 
-- (!GLOBAL(\nios_system_inst|the_processor_0|processor_0|p|Mux7~2clkctrl_outclk\) & ((\nios_system_inst|the_processor_0|processor_0|p|IRin~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_processor_0|processor_0|p|Mux19~2_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|IRin~combout\,
	datad => \nios_system_inst|the_processor_0|processor_0|p|Mux7~2clkctrl_outclk\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|IRin~combout\);

-- Location: LCFF_X48_Y18_N17
\nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[9]~34_combout\,
	ena => \nios_system_inst|the_processor_0|processor_0|p|IRin~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(2));

-- Location: LCCOMB_X48_Y18_N18
\nios_system_inst|the_processor_0|processor_0|p|Mux23~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Mux23~1_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(1) & !\nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(1),
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(2),
	combout => \nios_system_inst|the_processor_0|processor_0|p|Mux23~1_combout\);

-- Location: LCCOMB_X36_Y16_N26
\nios_system_inst|the_processor_0|processor_0|p|Mux23~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Mux23~0_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Mux26~0_combout\ & (\nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(3) & 
-- (!\nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(5) & \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Mux26~0_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(3),
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(5),
	datad => \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(4),
	combout => \nios_system_inst|the_processor_0|processor_0|p|Mux23~0_combout\);

-- Location: LCCOMB_X35_Y16_N24
\nios_system_inst|the_processor_0|processor_0|p|Mux23~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Mux23~2_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Mux20~2_combout\ & ((\nios_system_inst|the_processor_0|processor_0|p|Mux23~0_combout\) # 
-- ((\nios_system_inst|the_processor_0|processor_0|p|Mux25~0_combout\ & \nios_system_inst|the_processor_0|processor_0|p|Mux23~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Mux25~0_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|Mux20~2_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|Mux23~1_combout\,
	datad => \nios_system_inst|the_processor_0|processor_0|p|Mux23~0_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|Mux23~2_combout\);

-- Location: LCCOMB_X34_Y16_N0
\nios_system_inst|the_processor_0|processor_0|p|BusSel[6]\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|BusSel\(6) = (GLOBAL(\nios_system_inst|the_processor_0|processor_0|p|Mux7~2clkctrl_outclk\) & (\nios_system_inst|the_processor_0|processor_0|p|Mux23~2_combout\)) # 
-- (!GLOBAL(\nios_system_inst|the_processor_0|processor_0|p|Mux7~2clkctrl_outclk\) & ((\nios_system_inst|the_processor_0|processor_0|p|BusSel\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_processor_0|processor_0|p|Mux23~2_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|Mux7~2clkctrl_outclk\,
	datad => \nios_system_inst|the_processor_0|processor_0|p|BusSel\(6),
	combout => \nios_system_inst|the_processor_0|processor_0|p|BusSel\(6));

-- Location: LCCOMB_X34_Y16_N16
\nios_system_inst|the_processor_0|processor_0|p|Equal1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Equal1~0_combout\ = (!\nios_system_inst|the_processor_0|processor_0|p|BusSel\(7) & (!\nios_system_inst|the_processor_0|processor_0|p|BusSel\(0) & (!\nios_system_inst|the_processor_0|processor_0|p|BusSel\(6) 
-- & !\nios_system_inst|the_processor_0|processor_0|p|BusSel\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|BusSel\(7),
	datab => \nios_system_inst|the_processor_0|processor_0|p|BusSel\(0),
	datac => \nios_system_inst|the_processor_0|processor_0|p|BusSel\(6),
	datad => \nios_system_inst|the_processor_0|processor_0|p|BusSel\(8),
	combout => \nios_system_inst|the_processor_0|processor_0|p|Equal1~0_combout\);

-- Location: LCCOMB_X35_Y16_N8
\nios_system_inst|the_processor_0|processor_0|p|Equal6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Equal6~0_combout\ = (!\nios_system_inst|the_processor_0|processor_0|p|BusSel\(9) & (\nios_system_inst|the_processor_0|processor_0|p|Equal1~0_combout\ & 
-- (!\nios_system_inst|the_processor_0|processor_0|p|BusSel\(5) & !\nios_system_inst|the_processor_0|processor_0|p|BusSel\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|BusSel\(9),
	datab => \nios_system_inst|the_processor_0|processor_0|p|Equal1~0_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|BusSel\(5),
	datad => \nios_system_inst|the_processor_0|processor_0|p|BusSel\(1),
	combout => \nios_system_inst|the_processor_0|processor_0|p|Equal6~0_combout\);

-- Location: LCCOMB_X35_Y16_N10
\nios_system_inst|the_processor_0|processor_0|p|Equal7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Equal7~0_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|BusSel\(3) & (!\nios_system_inst|the_processor_0|processor_0|p|BusSel\(2) & 
-- (\nios_system_inst|the_processor_0|processor_0|p|Equal6~0_combout\ & !\nios_system_inst|the_processor_0|processor_0|p|BusSel\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|BusSel\(3),
	datab => \nios_system_inst|the_processor_0|processor_0|p|BusSel\(2),
	datac => \nios_system_inst|the_processor_0|processor_0|p|Equal6~0_combout\,
	datad => \nios_system_inst|the_processor_0|processor_0|p|BusSel\(4),
	combout => \nios_system_inst|the_processor_0|processor_0|p|Equal7~0_combout\);

-- Location: LCFF_X37_Y18_N15
\nios_system_inst|the_processor_0|processor_0|p|reg_6|Q[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|Selector1~6_combout\,
	sload => VCC,
	ena => \nios_system_inst|the_processor_0|processor_0|p|Rin\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_6|Q\(14));

-- Location: LCCOMB_X37_Y18_N14
\nios_system_inst|the_processor_0|processor_0|p|Selector1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Selector1~0_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Equal10~1_combout\ & ((\nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[14]~49_combout\) # 
-- ((\nios_system_inst|the_processor_0|processor_0|p|Equal7~0_combout\ & \nios_system_inst|the_processor_0|processor_0|p|reg_6|Q\(14))))) # (!\nios_system_inst|the_processor_0|processor_0|p|Equal10~1_combout\ & 
-- (\nios_system_inst|the_processor_0|processor_0|p|Equal7~0_combout\ & (\nios_system_inst|the_processor_0|processor_0|p|reg_6|Q\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Equal10~1_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|Equal7~0_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_6|Q\(14),
	datad => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[14]~49_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|Selector1~0_combout\);

-- Location: LCCOMB_X34_Y17_N10
\nios_system_inst|the_processor_0|processor_0|p|Selector1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Selector1~6_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Selector1~5_combout\) # (\nios_system_inst|the_processor_0|processor_0|p|Selector1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_processor_0|processor_0|p|Selector1~5_combout\,
	datad => \nios_system_inst|the_processor_0|processor_0|p|Selector1~0_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|Selector1~6_combout\);

-- Location: LCFF_X41_Y18_N3
\nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|Selector1~6_combout\,
	sload => VCC,
	ena => \nios_system_inst|the_processor_0|processor_0|p|ADDRin~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(14));

-- Location: LCCOMB_X41_Y18_N2
\nios_system_inst|the_SEGDISP_avalon_parallel_port_slave|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_SEGDISP_avalon_parallel_port_slave|Equal0~1_combout\ = (!\nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(12) & (\nios_system_inst|the_SEGDISP_avalon_parallel_port_slave|Equal0~0_combout\ & 
-- (\nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(14) & \nios_system_inst|the_LED_avalon_parallel_port_slave|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(12),
	datab => \nios_system_inst|the_SEGDISP_avalon_parallel_port_slave|Equal0~0_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(14),
	datad => \nios_system_inst|the_LED_avalon_parallel_port_slave|Equal0~0_combout\,
	combout => \nios_system_inst|the_SEGDISP_avalon_parallel_port_slave|Equal0~1_combout\);

-- Location: LCCOMB_X49_Y19_N28
\nios_system_inst|the_SEGDISP|data[5]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_SEGDISP|data[5]~1_combout\ = ((\nios_system_inst|the_SEGDISP_avalon_parallel_port_slave|Equal0~1_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|asc|mode[15]~4_combout\)) # 
-- (!\nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_SEGDISP_avalon_parallel_port_slave|Equal0~1_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|asc|mode[15]~4_combout\,
	datad => \nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\,
	combout => \nios_system_inst|the_SEGDISP|data[5]~1_combout\);

-- Location: LCFF_X49_Y19_N11
\nios_system_inst|the_SEGDISP|data[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_SEGDISP|data~14_combout\,
	ena => \nios_system_inst|the_SEGDISP|data[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_SEGDISP|data\(14));

-- Location: LCCOMB_X49_Y19_N26
\nios_system_inst|the_SEGDISP|data_in[14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_SEGDISP|data_in[14]~feeder_combout\ = \nios_system_inst|the_SEGDISP|data\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios_system_inst|the_SEGDISP|data\(14),
	combout => \nios_system_inst|the_SEGDISP|data_in[14]~feeder_combout\);

-- Location: LCFF_X49_Y19_N27
\nios_system_inst|the_SEGDISP|data_in[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_SEGDISP|data_in[14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_SEGDISP|data_in\(14));

-- Location: LCCOMB_X47_Y18_N26
\nios_system_inst|the_SEGDISP|readdata~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_SEGDISP|readdata~15_combout\ = (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\ & (\nios_system_inst|the_SEGDISP|data_in\(14) & 
-- (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\ & \nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\,
	datab => \nios_system_inst|the_SEGDISP|data_in\(14),
	datac => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\,
	datad => \nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\,
	combout => \nios_system_inst|the_SEGDISP|readdata~15_combout\);

-- Location: LCFF_X47_Y18_N27
\nios_system_inst|the_SEGDISP|readdata[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_SEGDISP|readdata~15_combout\,
	ena => \nios_system_inst|the_SEGDISP|readdata[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_SEGDISP|readdata\(14));

-- Location: LCCOMB_X46_Y18_N2
\nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[14]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[14]~47_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata\(14) & (((\nios_system_inst|the_SEGDISP|readdata\(14)) # 
-- (!\nios_system_inst|the_SEGDISP_avalon_parallel_port_slave|Equal0~1_combout\)))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata\(14) & (!\nios_system_inst|the_peripheral_0_s1|Equal0~0_combout\ & 
-- ((\nios_system_inst|the_SEGDISP|readdata\(14)) # (!\nios_system_inst|the_SEGDISP_avalon_parallel_port_slave|Equal0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata\(14),
	datab => \nios_system_inst|the_peripheral_0_s1|Equal0~0_combout\,
	datac => \nios_system_inst|the_SEGDISP|readdata\(14),
	datad => \nios_system_inst|the_SEGDISP_avalon_parallel_port_slave|Equal0~1_combout\,
	combout => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[14]~47_combout\);

-- Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(14),
	combout => \SW~combout\(14));

-- Location: LCCOMB_X38_Y18_N14
\nios_system_inst|the_SW|data_in[14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_SW|data_in[14]~feeder_combout\ = \SW~combout\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SW~combout\(14),
	combout => \nios_system_inst|the_SW|data_in[14]~feeder_combout\);

-- Location: LCFF_X38_Y18_N15
\nios_system_inst|the_SW|data_in[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_SW|data_in[14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_SW|data_in\(14));

-- Location: LCCOMB_X38_Y18_N26
\nios_system_inst|the_SW|readdata~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_SW|readdata~15_combout\ = (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\ & (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\ & (\nios_system_inst|the_SW|data_in\(14) & 
-- \nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\,
	datac => \nios_system_inst|the_SW|data_in\(14),
	datad => \nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\,
	combout => \nios_system_inst|the_SW|readdata~15_combout\);

-- Location: LCFF_X38_Y18_N27
\nios_system_inst|the_SW|readdata[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_SW|readdata~15_combout\,
	ena => \nios_system_inst|the_SW|readdata[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_SW|readdata\(14));

-- Location: LCCOMB_X50_Y19_N30
\nios_system_inst|the_LED|data[14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_LED|data[14]~feeder_combout\ = \nios_system_inst|the_SEGDISP|data~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios_system_inst|the_SEGDISP|data~14_combout\,
	combout => \nios_system_inst|the_LED|data[14]~feeder_combout\);

-- Location: LCFF_X50_Y19_N31
\nios_system_inst|the_LED|data[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_LED|data[14]~feeder_combout\,
	ena => \nios_system_inst|the_LED|data[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_LED|data\(14));

-- Location: LCCOMB_X50_Y19_N4
\nios_system_inst|the_LED|data_in[14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_LED|data_in[14]~feeder_combout\ = \nios_system_inst|the_LED|data\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios_system_inst|the_LED|data\(14),
	combout => \nios_system_inst|the_LED|data_in[14]~feeder_combout\);

-- Location: LCFF_X50_Y19_N5
\nios_system_inst|the_LED|data_in[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_LED|data_in[14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_LED|data_in\(14));

-- Location: LCCOMB_X47_Y18_N20
\nios_system_inst|the_LED|readdata~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_LED|readdata~15_combout\ = (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\ & (\nios_system_inst|the_LED|data_in\(14) & (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\ 
-- & \nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\,
	datab => \nios_system_inst|the_LED|data_in\(14),
	datac => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\,
	datad => \nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\,
	combout => \nios_system_inst|the_LED|readdata~15_combout\);

-- Location: LCFF_X47_Y18_N21
\nios_system_inst|the_LED|readdata[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_LED|readdata~15_combout\,
	ena => \nios_system_inst|the_LED|readdata[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_LED|readdata\(14));

-- Location: LCCOMB_X48_Y18_N26
\nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[14]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[14]~48_combout\ = (\nios_system_inst|the_onchip_memory2_0_s1|Equal0~0_combout\ & (\nios_system_inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(14) & 
-- ((\nios_system_inst|the_LED|readdata\(14)) # (!\nios_system_inst|the_LED_avalon_parallel_port_slave|Equal0~2_combout\)))) # (!\nios_system_inst|the_onchip_memory2_0_s1|Equal0~0_combout\ & (((\nios_system_inst|the_LED|readdata\(14))) # 
-- (!\nios_system_inst|the_LED_avalon_parallel_port_slave|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_onchip_memory2_0_s1|Equal0~0_combout\,
	datab => \nios_system_inst|the_LED_avalon_parallel_port_slave|Equal0~2_combout\,
	datac => \nios_system_inst|the_LED|readdata\(14),
	datad => \nios_system_inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(14),
	combout => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[14]~48_combout\);

-- Location: LCCOMB_X37_Y18_N24
\nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[14]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[14]~49_combout\ = (\nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[14]~47_combout\ & 
-- (\nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[14]~48_combout\ & ((\nios_system_inst|the_SW|readdata\(14)) # (!\nios_system_inst|the_SW_avalon_parallel_port_slave|Equal0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_SW_avalon_parallel_port_slave|Equal0~1_combout\,
	datab => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[14]~47_combout\,
	datac => \nios_system_inst|the_SW|readdata\(14),
	datad => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[14]~48_combout\,
	combout => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[14]~49_combout\);

-- Location: LCFF_X37_Y18_N25
\nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[14]~49_combout\,
	ena => \nios_system_inst|the_processor_0|processor_0|p|IRin~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(7));

-- Location: LCCOMB_X37_Y16_N26
\nios_system_inst|the_processor_0|processor_0|p|Mux28~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Mux28~0_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(2) & (\nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(1) & (\nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(7) 
-- & !\nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(2),
	datab => \nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(1),
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(7),
	datad => \nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(0),
	combout => \nios_system_inst|the_processor_0|processor_0|p|Mux28~0_combout\);

-- Location: LCCOMB_X37_Y16_N30
\nios_system_inst|the_processor_0|processor_0|p|BusSel[1]\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|BusSel\(1) = (GLOBAL(\nios_system_inst|the_processor_0|processor_0|p|Mux7~2clkctrl_outclk\) & (\nios_system_inst|the_processor_0|processor_0|p|Mux28~0_combout\)) # 
-- (!GLOBAL(\nios_system_inst|the_processor_0|processor_0|p|Mux7~2clkctrl_outclk\) & ((\nios_system_inst|the_processor_0|processor_0|p|BusSel\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_processor_0|processor_0|p|Mux28~0_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|Mux7~2clkctrl_outclk\,
	datad => \nios_system_inst|the_processor_0|processor_0|p|BusSel\(1),
	combout => \nios_system_inst|the_processor_0|processor_0|p|BusSel\(1));

-- Location: LCCOMB_X35_Y16_N4
\nios_system_inst|the_processor_0|processor_0|p|Equal1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Equal1~1_combout\ = (!\nios_system_inst|the_processor_0|processor_0|p|BusSel\(3) & (!\nios_system_inst|the_processor_0|processor_0|p|BusSel\(4) & (!\nios_system_inst|the_processor_0|processor_0|p|BusSel\(2) 
-- & !\nios_system_inst|the_processor_0|processor_0|p|BusSel\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|BusSel\(3),
	datab => \nios_system_inst|the_processor_0|processor_0|p|BusSel\(4),
	datac => \nios_system_inst|the_processor_0|processor_0|p|BusSel\(2),
	datad => \nios_system_inst|the_processor_0|processor_0|p|BusSel\(1),
	combout => \nios_system_inst|the_processor_0|processor_0|p|Equal1~1_combout\);

-- Location: LCCOMB_X34_Y16_N4
\nios_system_inst|the_processor_0|processor_0|p|Equal5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Equal5~0_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Equal1~0_combout\ & (!\nios_system_inst|the_processor_0|processor_0|p|BusSel\(9) & 
-- (\nios_system_inst|the_processor_0|processor_0|p|BusSel\(5) & \nios_system_inst|the_processor_0|processor_0|p|Equal1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Equal1~0_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|BusSel\(9),
	datac => \nios_system_inst|the_processor_0|processor_0|p|BusSel\(5),
	datad => \nios_system_inst|the_processor_0|processor_0|p|Equal1~1_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|Equal5~0_combout\);

-- Location: LCFF_X32_Y17_N19
\nios_system_inst|the_processor_0|processor_0|p|reg_4|Q[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|Selector7~6_combout\,
	sload => VCC,
	ena => \nios_system_inst|the_processor_0|processor_0|p|Rin\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_4|Q\(8));

-- Location: LCCOMB_X32_Y17_N18
\nios_system_inst|the_processor_0|processor_0|p|Selector7~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Selector7~2_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q\(8) & ((\nios_system_inst|the_processor_0|processor_0|p|Equal9~1_combout\) # 
-- ((\nios_system_inst|the_processor_0|processor_0|p|Equal5~0_combout\ & \nios_system_inst|the_processor_0|processor_0|p|reg_4|Q\(8))))) # (!\nios_system_inst|the_processor_0|processor_0|p|reg_G|Q\(8) & 
-- (\nios_system_inst|the_processor_0|processor_0|p|Equal5~0_combout\ & (\nios_system_inst|the_processor_0|processor_0|p|reg_4|Q\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|reg_G|Q\(8),
	datab => \nios_system_inst|the_processor_0|processor_0|p|Equal5~0_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_4|Q\(8),
	datad => \nios_system_inst|the_processor_0|processor_0|p|Equal9~1_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|Selector7~2_combout\);

-- Location: LCFF_X32_Y17_N21
\nios_system_inst|the_processor_0|processor_0|p|reg_1|Q[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|Selector7~6_combout\,
	sload => VCC,
	ena => \nios_system_inst|the_processor_0|processor_0|p|Rin\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_1|Q\(8));

-- Location: LCCOMB_X32_Y17_N20
\nios_system_inst|the_processor_0|processor_0|p|Selector7~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Selector7~3_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Selector7~1_combout\) # ((\nios_system_inst|the_processor_0|processor_0|p|Selector7~2_combout\) # 
-- ((\nios_system_inst|the_processor_0|processor_0|p|reg_1|Q\(8) & \nios_system_inst|the_processor_0|processor_0|p|Equal2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Selector7~1_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|Selector7~2_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_1|Q\(8),
	datad => \nios_system_inst|the_processor_0|processor_0|p|Equal2~1_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|Selector7~3_combout\);

-- Location: LCFF_X45_Y20_N1
\nios_system_inst|the_peripheral_0|peripheral_0|asc|line_start[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(8),
	sload => VCC,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_start[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_start\(8));

-- Location: LCFF_X45_Y20_N11
\nios_system_inst|the_peripheral_0|peripheral_0|asc|line_colour[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(8),
	sload => VCC,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_colour[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_colour\(8));

-- Location: LCFF_X47_Y20_N27
\nios_system_inst|the_peripheral_0|peripheral_0|asc|line_end[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(8),
	sload => VCC,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_end[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_end\(8));

-- Location: LCFF_X46_Y20_N25
\nios_system_inst|the_peripheral_0|peripheral_0|asc|mode[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(8),
	sload => VCC,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|asc|mode[15]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|mode\(8));

-- Location: LCCOMB_X47_Y20_N26
\nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux23~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux23~2_combout\ = (\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[4]~4_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[4]~5_combout\) # 
-- ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|line_end\(8))))) # (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[4]~4_combout\ & (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[4]~5_combout\ & 
-- ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|mode\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[4]~4_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[4]~5_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_end\(8),
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|asc|mode\(8),
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux23~2_combout\);

-- Location: LCCOMB_X45_Y20_N10
\nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux23~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux23~3_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[4]~5_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux23~2_combout\ & 
-- ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|line_colour\(8)))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux23~2_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|asc|line_start\(8))))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[4]~5_combout\ & (((\nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux23~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[4]~5_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_start\(8),
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_colour\(8),
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux23~2_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux23~3_combout\);

-- Location: LCCOMB_X45_Y18_N6
\nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux23~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux23~4_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux23~3_combout\ & ((\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[4]~4_combout\) # 
-- (\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\ $ (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux23~3_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[4]~4_combout\,
	datad => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux23~4_combout\);

-- Location: LCFF_X45_Y18_N7
\nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux23~4_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata\(8));

-- Location: LCCOMB_X49_Y19_N18
\nios_system_inst|the_SEGDISP|data~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_SEGDISP|data~8_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(8) & \nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(8),
	datad => \nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\,
	combout => \nios_system_inst|the_SEGDISP|data~8_combout\);

-- Location: LCFF_X49_Y19_N19
\nios_system_inst|the_SEGDISP|data[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_SEGDISP|data~8_combout\,
	ena => \nios_system_inst|the_SEGDISP|data[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_SEGDISP|data\(8));

-- Location: LCCOMB_X50_Y18_N22
\nios_system_inst|the_SEGDISP|data_in[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_SEGDISP|data_in[8]~feeder_combout\ = \nios_system_inst|the_SEGDISP|data\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios_system_inst|the_SEGDISP|data\(8),
	combout => \nios_system_inst|the_SEGDISP|data_in[8]~feeder_combout\);

-- Location: LCFF_X50_Y18_N23
\nios_system_inst|the_SEGDISP|data_in[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_SEGDISP|data_in[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_SEGDISP|data_in\(8));

-- Location: LCCOMB_X47_Y18_N18
\nios_system_inst|the_SEGDISP|readdata~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_SEGDISP|readdata~9_combout\ = (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\ & (\nios_system_inst|the_SEGDISP|data_in\(8) & 
-- (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\ & \nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\,
	datab => \nios_system_inst|the_SEGDISP|data_in\(8),
	datac => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\,
	datad => \nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\,
	combout => \nios_system_inst|the_SEGDISP|readdata~9_combout\);

-- Location: LCFF_X47_Y18_N19
\nios_system_inst|the_SEGDISP|readdata[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_SEGDISP|readdata~9_combout\,
	ena => \nios_system_inst|the_SEGDISP|readdata[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_SEGDISP|readdata\(8));

-- Location: LCCOMB_X46_Y18_N22
\nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[8]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[8]~29_combout\ = (\nios_system_inst|the_SEGDISP_avalon_parallel_port_slave|Equal0~1_combout\ & (\nios_system_inst|the_SEGDISP|readdata\(8) & 
-- ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata\(8)) # (!\nios_system_inst|the_peripheral_0_s1|Equal0~0_combout\)))) # (!\nios_system_inst|the_SEGDISP_avalon_parallel_port_slave|Equal0~1_combout\ & 
-- (((\nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata\(8))) # (!\nios_system_inst|the_peripheral_0_s1|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_SEGDISP_avalon_parallel_port_slave|Equal0~1_combout\,
	datab => \nios_system_inst|the_peripheral_0_s1|Equal0~0_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata\(8),
	datad => \nios_system_inst|the_SEGDISP|readdata\(8),
	combout => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[8]~29_combout\);

-- Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(8),
	combout => \SW~combout\(8));

-- Location: LCCOMB_X30_Y18_N18
\nios_system_inst|the_SW|data_in[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_SW|data_in[8]~feeder_combout\ = \SW~combout\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SW~combout\(8),
	combout => \nios_system_inst|the_SW|data_in[8]~feeder_combout\);

-- Location: LCFF_X30_Y18_N19
\nios_system_inst|the_SW|data_in[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_SW|data_in[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_SW|data_in\(8));

-- Location: LCCOMB_X38_Y18_N22
\nios_system_inst|the_SW|readdata~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_SW|readdata~9_combout\ = (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\ & (\nios_system_inst|the_SW|data_in\(8) & (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\ & 
-- \nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\,
	datab => \nios_system_inst|the_SW|data_in\(8),
	datac => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\,
	datad => \nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\,
	combout => \nios_system_inst|the_SW|readdata~9_combout\);

-- Location: LCFF_X38_Y18_N23
\nios_system_inst|the_SW|readdata[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_SW|readdata~9_combout\,
	ena => \nios_system_inst|the_SW|readdata[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_SW|readdata\(8));

-- Location: LCCOMB_X48_Y19_N30
\nios_system_inst|the_LED|data[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_LED|data[8]~feeder_combout\ = \nios_system_inst|the_SEGDISP|data~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios_system_inst|the_SEGDISP|data~8_combout\,
	combout => \nios_system_inst|the_LED|data[8]~feeder_combout\);

-- Location: LCFF_X48_Y19_N31
\nios_system_inst|the_LED|data[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_LED|data[8]~feeder_combout\,
	ena => \nios_system_inst|the_LED|data[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_LED|data\(8));

-- Location: LCCOMB_X48_Y19_N8
\nios_system_inst|the_LED|data_in[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_LED|data_in[8]~feeder_combout\ = \nios_system_inst|the_LED|data\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios_system_inst|the_LED|data\(8),
	combout => \nios_system_inst|the_LED|data_in[8]~feeder_combout\);

-- Location: LCFF_X48_Y19_N9
\nios_system_inst|the_LED|data_in[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_LED|data_in[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_LED|data_in\(8));

-- Location: LCCOMB_X47_Y18_N28
\nios_system_inst|the_LED|readdata~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_LED|readdata~9_combout\ = (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\ & (\nios_system_inst|the_LED|data_in\(8) & (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\ & 
-- \nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\,
	datab => \nios_system_inst|the_LED|data_in\(8),
	datac => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\,
	datad => \nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\,
	combout => \nios_system_inst|the_LED|readdata~9_combout\);

-- Location: LCFF_X47_Y18_N29
\nios_system_inst|the_LED|readdata[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_LED|readdata~9_combout\,
	ena => \nios_system_inst|the_LED|readdata[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_LED|readdata\(8));

-- Location: LCCOMB_X48_Y18_N10
\nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[8]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[8]~30_combout\ = (\nios_system_inst|the_onchip_memory2_0_s1|Equal0~0_combout\ & (\nios_system_inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(8) & 
-- ((\nios_system_inst|the_LED|readdata\(8)) # (!\nios_system_inst|the_LED_avalon_parallel_port_slave|Equal0~2_combout\)))) # (!\nios_system_inst|the_onchip_memory2_0_s1|Equal0~0_combout\ & ((\nios_system_inst|the_LED|readdata\(8)) # 
-- ((!\nios_system_inst|the_LED_avalon_parallel_port_slave|Equal0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_onchip_memory2_0_s1|Equal0~0_combout\,
	datab => \nios_system_inst|the_LED|readdata\(8),
	datac => \nios_system_inst|the_LED_avalon_parallel_port_slave|Equal0~2_combout\,
	datad => \nios_system_inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(8),
	combout => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[8]~30_combout\);

-- Location: LCCOMB_X48_Y18_N20
\nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[8]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[8]~31_combout\ = (\nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[8]~29_combout\ & 
-- (\nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[8]~30_combout\ & ((\nios_system_inst|the_SW|readdata\(8)) # (!\nios_system_inst|the_SW_avalon_parallel_port_slave|Equal0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_SW_avalon_parallel_port_slave|Equal0~1_combout\,
	datab => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[8]~29_combout\,
	datac => \nios_system_inst|the_SW|readdata\(8),
	datad => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[8]~30_combout\,
	combout => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[8]~31_combout\);

-- Location: LCCOMB_X34_Y17_N12
\nios_system_inst|the_processor_0|processor_0|p|Selector7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Selector7~0_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|reg_6|Q\(8) & ((\nios_system_inst|the_processor_0|processor_0|p|Equal7~0_combout\) # 
-- ((\nios_system_inst|the_processor_0|processor_0|p|Equal10~1_combout\ & \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[8]~31_combout\)))) # (!\nios_system_inst|the_processor_0|processor_0|p|reg_6|Q\(8) & 
-- (\nios_system_inst|the_processor_0|processor_0|p|Equal10~1_combout\ & (\nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[8]~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|reg_6|Q\(8),
	datab => \nios_system_inst|the_processor_0|processor_0|p|Equal10~1_combout\,
	datac => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[8]~31_combout\,
	datad => \nios_system_inst|the_processor_0|processor_0|p|Equal7~0_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|Selector7~0_combout\);

-- Location: LCCOMB_X34_Y18_N18
\nios_system_inst|the_processor_0|processor_0|p|Selector7~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Selector7~6_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Selector7~5_combout\) # ((\nios_system_inst|the_processor_0|processor_0|p|Selector7~3_combout\) # 
-- (\nios_system_inst|the_processor_0|processor_0|p|Selector7~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_processor_0|processor_0|p|Selector7~5_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|Selector7~3_combout\,
	datad => \nios_system_inst|the_processor_0|processor_0|p|Selector7~0_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|Selector7~6_combout\);

-- Location: LCFF_X36_Y18_N23
\nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|Selector7~6_combout\,
	sload => VCC,
	ena => \nios_system_inst|the_processor_0|processor_0|p|ADDRin~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(8));

-- Location: LCCOMB_X36_Y18_N24
\nios_system_inst|the_LED_avalon_parallel_port_slave|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_LED_avalon_parallel_port_slave|Equal0~0_combout\ = (!\nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(7) & (!\nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(8) & 
-- (!\nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(5) & !\nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(7),
	datab => \nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(8),
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(5),
	datad => \nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(6),
	combout => \nios_system_inst|the_LED_avalon_parallel_port_slave|Equal0~0_combout\);

-- Location: LCCOMB_X41_Y18_N0
\nios_system_inst|the_peripheral_0_s1|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0_s1|Equal0~0_combout\ = (!\nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(12) & (\nios_system_inst|the_LED_avalon_parallel_port_slave|Equal0~0_combout\ & 
-- (\nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(15) & \nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(12),
	datab => \nios_system_inst|the_LED_avalon_parallel_port_slave|Equal0~0_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(15),
	datad => \nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(14),
	combout => \nios_system_inst|the_peripheral_0_s1|Equal0~0_combout\);

-- Location: LCFF_X45_Y20_N29
\nios_system_inst|the_peripheral_0|peripheral_0|asc|line_start[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(11),
	sload => VCC,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_start[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_start\(11));

-- Location: LCFF_X45_Y20_N7
\nios_system_inst|the_peripheral_0|peripheral_0|asc|line_colour[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(11),
	sload => VCC,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_colour[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_colour\(11));

-- Location: LCCOMB_X46_Y19_N14
\nios_system_inst|the_peripheral_0|peripheral_0|asc|mode[11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|asc|mode[11]~feeder_combout\ = \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(11),
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|mode[11]~feeder_combout\);

-- Location: LCFF_X46_Y19_N15
\nios_system_inst|the_peripheral_0|peripheral_0|asc|mode[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|asc|mode[11]~feeder_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|asc|mode[15]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|mode\(11));

-- Location: LCFF_X46_Y19_N13
\nios_system_inst|the_peripheral_0|peripheral_0|asc|line_end[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(11),
	sload => VCC,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_end[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_end\(11));

-- Location: LCCOMB_X46_Y19_N12
\nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux20~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux20~2_combout\ = (\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[4]~4_combout\ & (((\nios_system_inst|the_peripheral_0|peripheral_0|asc|line_end\(11)) # 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[4]~5_combout\)))) # (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[4]~4_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|asc|mode\(11) & 
-- ((!\nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[4]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[4]~4_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|asc|mode\(11),
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_end\(11),
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[4]~5_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux20~2_combout\);

-- Location: LCCOMB_X45_Y20_N6
\nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux20~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux20~3_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[4]~5_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux20~2_combout\ & 
-- ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|line_colour\(11)))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux20~2_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|asc|line_start\(11))))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[4]~5_combout\ & (((\nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux20~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[4]~5_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_start\(11),
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_colour\(11),
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux20~2_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux20~3_combout\);

-- Location: LCCOMB_X45_Y18_N20
\nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux20~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux20~4_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux20~3_combout\ & ((\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[4]~4_combout\) # 
-- (\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\ $ (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[4]~4_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux20~3_combout\,
	datad => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux20~4_combout\);

-- Location: LCFF_X45_Y18_N21
\nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux20~4_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata\(11));

-- Location: LCCOMB_X49_Y19_N8
\nios_system_inst|the_SEGDISP|data~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_SEGDISP|data~11_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(11) & \nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(11),
	datad => \nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\,
	combout => \nios_system_inst|the_SEGDISP|data~11_combout\);

-- Location: LCFF_X49_Y19_N9
\nios_system_inst|the_SEGDISP|data[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_SEGDISP|data~11_combout\,
	ena => \nios_system_inst|the_SEGDISP|data[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_SEGDISP|data\(11));

-- Location: LCFF_X49_Y15_N23
\nios_system_inst|the_SEGDISP|data_in[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_SEGDISP|data\(11),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_SEGDISP|data_in\(11));

-- Location: LCCOMB_X47_Y18_N22
\nios_system_inst|the_SEGDISP|readdata~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_SEGDISP|readdata~12_combout\ = (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\ & (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\ & 
-- (\nios_system_inst|the_SEGDISP|data_in\(11) & \nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\,
	datac => \nios_system_inst|the_SEGDISP|data_in\(11),
	datad => \nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\,
	combout => \nios_system_inst|the_SEGDISP|readdata~12_combout\);

-- Location: LCFF_X47_Y18_N23
\nios_system_inst|the_SEGDISP|readdata[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_SEGDISP|readdata~12_combout\,
	ena => \nios_system_inst|the_SEGDISP|readdata[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_SEGDISP|readdata\(11));

-- Location: LCCOMB_X46_Y18_N12
\nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[11]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[11]~38_combout\ = (\nios_system_inst|the_SEGDISP_avalon_parallel_port_slave|Equal0~1_combout\ & (\nios_system_inst|the_SEGDISP|readdata\(11) & 
-- ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata\(11)) # (!\nios_system_inst|the_peripheral_0_s1|Equal0~0_combout\)))) # (!\nios_system_inst|the_SEGDISP_avalon_parallel_port_slave|Equal0~1_combout\ & 
-- (((\nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata\(11))) # (!\nios_system_inst|the_peripheral_0_s1|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_SEGDISP_avalon_parallel_port_slave|Equal0~1_combout\,
	datab => \nios_system_inst|the_peripheral_0_s1|Equal0~0_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata\(11),
	datad => \nios_system_inst|the_SEGDISP|readdata\(11),
	combout => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[11]~38_combout\);

-- Location: LCFF_X48_Y19_N29
\nios_system_inst|the_LED|data[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_SEGDISP|data~11_combout\,
	sload => VCC,
	ena => \nios_system_inst|the_LED|data[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_LED|data\(11));

-- Location: LCCOMB_X48_Y19_N6
\nios_system_inst|the_LED|data_in[11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_LED|data_in[11]~feeder_combout\ = \nios_system_inst|the_LED|data\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios_system_inst|the_LED|data\(11),
	combout => \nios_system_inst|the_LED|data_in[11]~feeder_combout\);

-- Location: LCFF_X48_Y19_N7
\nios_system_inst|the_LED|data_in[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_LED|data_in[11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_LED|data_in\(11));

-- Location: LCCOMB_X47_Y18_N0
\nios_system_inst|the_LED|readdata~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_LED|readdata~12_combout\ = (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\ & (\nios_system_inst|the_LED|data_in\(11) & (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\ 
-- & \nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\,
	datab => \nios_system_inst|the_LED|data_in\(11),
	datac => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\,
	datad => \nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\,
	combout => \nios_system_inst|the_LED|readdata~12_combout\);

-- Location: LCFF_X47_Y18_N1
\nios_system_inst|the_LED|readdata[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_LED|readdata~12_combout\,
	ena => \nios_system_inst|the_LED|readdata[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_LED|readdata\(11));

-- Location: LCCOMB_X48_Y18_N28
\nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[11]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[11]~39_combout\ = (\nios_system_inst|the_onchip_memory2_0_s1|Equal0~0_combout\ & (\nios_system_inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(11) & 
-- ((\nios_system_inst|the_LED|readdata\(11)) # (!\nios_system_inst|the_LED_avalon_parallel_port_slave|Equal0~2_combout\)))) # (!\nios_system_inst|the_onchip_memory2_0_s1|Equal0~0_combout\ & (((\nios_system_inst|the_LED|readdata\(11))) # 
-- (!\nios_system_inst|the_LED_avalon_parallel_port_slave|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_onchip_memory2_0_s1|Equal0~0_combout\,
	datab => \nios_system_inst|the_LED_avalon_parallel_port_slave|Equal0~2_combout\,
	datac => \nios_system_inst|the_LED|readdata\(11),
	datad => \nios_system_inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(11),
	combout => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[11]~39_combout\);

-- Location: LCCOMB_X37_Y18_N10
\nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[11]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[11]~40_combout\ = (\nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[11]~38_combout\ & 
-- (\nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[11]~39_combout\ & ((\nios_system_inst|the_SW|readdata\(11)) # (!\nios_system_inst|the_SW_avalon_parallel_port_slave|Equal0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_SW|readdata\(11),
	datab => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[11]~38_combout\,
	datac => \nios_system_inst|the_SW_avalon_parallel_port_slave|Equal0~1_combout\,
	datad => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[11]~39_combout\,
	combout => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[11]~40_combout\);

-- Location: LCFF_X37_Y18_N11
\nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[11]~40_combout\,
	ena => \nios_system_inst|the_processor_0|processor_0|p|IRin~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(4));

-- Location: LCCOMB_X36_Y16_N12
\nios_system_inst|the_processor_0|processor_0|p|Mux25~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Mux25~2_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Mux26~0_combout\ & (\nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(3) & 
-- (\nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(5) & !\nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Mux26~0_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(3),
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(5),
	datad => \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(4),
	combout => \nios_system_inst|the_processor_0|processor_0|p|Mux25~2_combout\);

-- Location: LCCOMB_X48_Y18_N22
\nios_system_inst|the_processor_0|processor_0|p|Mux25~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Mux25~1_combout\ = (!\nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(1) & \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(1),
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(2),
	combout => \nios_system_inst|the_processor_0|processor_0|p|Mux25~1_combout\);

-- Location: LCCOMB_X35_Y16_N26
\nios_system_inst|the_processor_0|processor_0|p|Mux25~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Mux25~3_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Mux20~2_combout\ & ((\nios_system_inst|the_processor_0|processor_0|p|Mux25~2_combout\) # 
-- ((\nios_system_inst|the_processor_0|processor_0|p|Mux25~0_combout\ & \nios_system_inst|the_processor_0|processor_0|p|Mux25~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Mux25~0_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|Mux25~2_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|Mux20~2_combout\,
	datad => \nios_system_inst|the_processor_0|processor_0|p|Mux25~1_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|Mux25~3_combout\);

-- Location: LCCOMB_X35_Y16_N22
\nios_system_inst|the_processor_0|processor_0|p|BusSel[4]\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|BusSel\(4) = (GLOBAL(\nios_system_inst|the_processor_0|processor_0|p|Mux7~2clkctrl_outclk\) & (\nios_system_inst|the_processor_0|processor_0|p|Mux25~3_combout\)) # 
-- (!GLOBAL(\nios_system_inst|the_processor_0|processor_0|p|Mux7~2clkctrl_outclk\) & ((\nios_system_inst|the_processor_0|processor_0|p|BusSel\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_processor_0|processor_0|p|Mux25~3_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|Mux7~2clkctrl_outclk\,
	datad => \nios_system_inst|the_processor_0|processor_0|p|BusSel\(4),
	combout => \nios_system_inst|the_processor_0|processor_0|p|BusSel\(4));

-- Location: LCCOMB_X35_Y16_N14
\nios_system_inst|the_processor_0|processor_0|p|Equal6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Equal6~1_combout\ = (!\nios_system_inst|the_processor_0|processor_0|p|BusSel\(3) & (!\nios_system_inst|the_processor_0|processor_0|p|BusSel\(9) & (!\nios_system_inst|the_processor_0|processor_0|p|BusSel\(5) 
-- & !\nios_system_inst|the_processor_0|processor_0|p|BusSel\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|BusSel\(3),
	datab => \nios_system_inst|the_processor_0|processor_0|p|BusSel\(9),
	datac => \nios_system_inst|the_processor_0|processor_0|p|BusSel\(5),
	datad => \nios_system_inst|the_processor_0|processor_0|p|BusSel\(1),
	combout => \nios_system_inst|the_processor_0|processor_0|p|Equal6~1_combout\);

-- Location: LCCOMB_X35_Y16_N0
\nios_system_inst|the_processor_0|processor_0|p|Equal6~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Equal6~2_combout\ = (!\nios_system_inst|the_processor_0|processor_0|p|BusSel\(2) & (\nios_system_inst|the_processor_0|processor_0|p|BusSel\(4) & 
-- (\nios_system_inst|the_processor_0|processor_0|p|Equal6~1_combout\ & \nios_system_inst|the_processor_0|processor_0|p|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|BusSel\(2),
	datab => \nios_system_inst|the_processor_0|processor_0|p|BusSel\(4),
	datac => \nios_system_inst|the_processor_0|processor_0|p|Equal6~1_combout\,
	datad => \nios_system_inst|the_processor_0|processor_0|p|Equal1~0_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|Equal6~2_combout\);

-- Location: LCFF_X33_Y18_N5
\nios_system_inst|the_processor_0|processor_0|p|reg_2|Q[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|Selector15~7_combout\,
	sload => VCC,
	ena => \nios_system_inst|the_processor_0|processor_0|p|Rin\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_2|Q\(0));

-- Location: LCCOMB_X33_Y18_N4
\nios_system_inst|the_processor_0|processor_0|p|Selector15~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Selector15~2_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|reg_5|Q\(0) & ((\nios_system_inst|the_processor_0|processor_0|p|Equal6~2_combout\) # 
-- ((\nios_system_inst|the_processor_0|processor_0|p|reg_2|Q\(0) & \nios_system_inst|the_processor_0|processor_0|p|Equal3~1_combout\)))) # (!\nios_system_inst|the_processor_0|processor_0|p|reg_5|Q\(0) & 
-- (((\nios_system_inst|the_processor_0|processor_0|p|reg_2|Q\(0) & \nios_system_inst|the_processor_0|processor_0|p|Equal3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|reg_5|Q\(0),
	datab => \nios_system_inst|the_processor_0|processor_0|p|Equal6~2_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_2|Q\(0),
	datad => \nios_system_inst|the_processor_0|processor_0|p|Equal3~1_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|Selector15~2_combout\);

-- Location: LCFF_X33_Y18_N7
\nios_system_inst|the_processor_0|processor_0|p|reg_1|Q[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|Selector15~7_combout\,
	sload => VCC,
	ena => \nios_system_inst|the_processor_0|processor_0|p|Rin\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_1|Q\(0));

-- Location: LCCOMB_X33_Y18_N6
\nios_system_inst|the_processor_0|processor_0|p|Selector15~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Selector15~4_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Selector15~3_combout\) # ((\nios_system_inst|the_processor_0|processor_0|p|Selector15~2_combout\) # 
-- ((\nios_system_inst|the_processor_0|processor_0|p|reg_1|Q\(0) & \nios_system_inst|the_processor_0|processor_0|p|Equal2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Selector15~3_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|Selector15~2_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_1|Q\(0),
	datad => \nios_system_inst|the_processor_0|processor_0|p|Equal2~1_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|Selector15~4_combout\);

-- Location: LCFF_X45_Y19_N25
\nios_system_inst|the_peripheral_0|peripheral_0|asc|line_colour[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(0),
	sload => VCC,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_colour[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_colour\(0));

-- Location: LCCOMB_X47_Y20_N16
\nios_system_inst|the_peripheral_0|peripheral_0|asc|line_end[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_end[0]~feeder_combout\ = \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(0),
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_end[0]~feeder_combout\);

-- Location: LCFF_X47_Y20_N17
\nios_system_inst|the_peripheral_0|peripheral_0|asc|line_end[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_end[0]~feeder_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_end[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_end\(0));

-- Location: LCCOMB_X45_Y19_N24
\nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[0]~1_combout\ = (\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[4]~4_combout\ & ((\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\ & 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|asc|line_colour\(0))) # (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|line_end\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[4]~4_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_colour\(0),
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_end\(0),
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[0]~1_combout\);

-- Location: LCFF_X45_Y19_N11
\nios_system_inst|the_peripheral_0|peripheral_0|asc|line_start[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(0),
	sload => VCC,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_start[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_start\(0));

-- Location: LCFF_X46_Y20_N11
\nios_system_inst|the_peripheral_0|peripheral_0|asc|mode[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(1),
	sload => VCC,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|asc|mode[15]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|mode\(1));

-- Location: LCCOMB_X46_Y20_N10
\nios_system_inst|the_peripheral_0|peripheral_0|asc|go~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|asc|go~5_combout\ = (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|mode\(3) & (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|mode\(2) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|asc|mode\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|asc|mode\(3),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|asc|mode\(2),
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|asc|mode\(1),
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|go~5_combout\);

-- Location: LCCOMB_X46_Y20_N24
\nios_system_inst|the_peripheral_0|peripheral_0|asc|go~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|asc|go~3_combout\ = (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|mode\(10) & (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|mode\(11) & 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|mode\(8) & !\nios_system_inst|the_peripheral_0|peripheral_0|asc|mode\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|asc|mode\(10),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|asc|mode\(11),
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|asc|mode\(8),
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|asc|mode\(9),
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|go~3_combout\);

-- Location: LCCOMB_X46_Y19_N2
\nios_system_inst|the_peripheral_0|peripheral_0|asc|mode[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|asc|mode[7]~feeder_combout\ = \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(7),
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|mode[7]~feeder_combout\);

-- Location: LCFF_X46_Y19_N3
\nios_system_inst|the_peripheral_0|peripheral_0|asc|mode[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|asc|mode[7]~feeder_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|asc|mode[15]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|mode\(7));

-- Location: LCFF_X46_Y20_N23
\nios_system_inst|the_peripheral_0|peripheral_0|asc|mode[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(4),
	sload => VCC,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|asc|mode[15]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|mode\(4));

-- Location: LCFF_X46_Y19_N19
\nios_system_inst|the_peripheral_0|peripheral_0|asc|mode[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(5),
	sload => VCC,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|asc|mode[15]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|mode\(5));

-- Location: LCCOMB_X46_Y20_N22
\nios_system_inst|the_peripheral_0|peripheral_0|asc|go~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|asc|go~4_combout\ = (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|mode\(6) & (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|mode\(7) & 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|mode\(4) & !\nios_system_inst|the_peripheral_0|peripheral_0|asc|mode\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|asc|mode\(6),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|asc|mode\(7),
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|asc|mode\(4),
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|asc|mode\(5),
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|go~4_combout\);

-- Location: LCCOMB_X46_Y20_N28
\nios_system_inst|the_peripheral_0|peripheral_0|asc|go~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|asc|go~6_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|asc|go~2_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|asc|go~5_combout\ & 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|asc|go~3_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|asc|go~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|asc|go~2_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|asc|go~5_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|asc|go~3_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|asc|go~4_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|go~6_combout\);

-- Location: LCCOMB_X44_Y18_N20
\nios_system_inst|the_peripheral_0|peripheral_0|asc|go~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|asc|go~0_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|W_D~combout\ & (\nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(3) & 
-- (!\nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(4) & !\nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|W_D~combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(3),
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(4),
	datad => \nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(2),
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|go~0_combout\);

-- Location: LCCOMB_X42_Y19_N24
\nios_system_inst|the_peripheral_0|peripheral_0|asc|go~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|asc|go~1_combout\ = (\nios_system_inst|the_peripheral_0_s1|Equal0~0_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|asc|go~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios_system_inst|the_peripheral_0_s1|Equal0~0_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|asc|go~0_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|go~1_combout\);

-- Location: LCCOMB_X44_Y18_N26
\nios_system_inst|the_peripheral_0|peripheral_0|asc|go~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|asc|go~7_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|asc|go~6_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|go~1_combout\ & 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q.Done~regout\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|go~1_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|go~regout\))))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|go~6_combout\ & (((\nios_system_inst|the_peripheral_0|peripheral_0|asc|go~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q.Done~regout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|asc|go~6_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|asc|go~regout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|asc|go~1_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|go~7_combout\);

-- Location: LCFF_X44_Y18_N27
\nios_system_inst|the_peripheral_0|peripheral_0|asc|go\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|asc|go~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|go~regout\);

-- Location: LCCOMB_X45_Y19_N10
\nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux31~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux31~1_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux31~0_combout\ & (((\nios_system_inst|the_peripheral_0|peripheral_0|asc|line_start\(0))) # 
-- (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux31~0_combout\ & (\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\ & 
-- ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|go~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux31~0_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_start\(0),
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|asc|go~regout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux31~1_combout\);

-- Location: LCCOMB_X45_Y19_N12
\nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[0]~2_combout\ = (\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[4]~4_combout\ & (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\ & 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[0]~1_combout\))) # (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[4]~4_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux31~1_combout\) # 
-- ((!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[4]~4_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[0]~1_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux31~1_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[0]~2_combout\);

-- Location: LCCOMB_X46_Y18_N30
\nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[3]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[3]~0_combout\ = (\nios_system_inst|the_peripheral_0_s1|Equal0~0_combout\ & !\nios_system_inst|the_processor_0|processor_0|p|W_D~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_peripheral_0_s1|Equal0~0_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|W_D~combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[3]~0_combout\);

-- Location: LCCOMB_X46_Y18_N16
\nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[0]~4_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[1]~3_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[0]~2_combout\ & 
-- ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[3]~0_combout\)))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[1]~3_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata\(0)) # 
-- ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[0]~2_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[3]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[1]~3_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[0]~2_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata\(0),
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[3]~0_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[0]~4_combout\);

-- Location: LCFF_X46_Y18_N17
\nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata\(0));

-- Location: LCCOMB_X49_Y18_N8
\nios_system_inst|the_SEGDISP|readdata~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_SEGDISP|readdata~0_combout\ = (\nios_system_inst|the_SEGDISP|data_in\(0) & (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\ & (\nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\ & 
-- !\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_SEGDISP|data_in\(0),
	datab => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\,
	datac => \nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\,
	datad => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\,
	combout => \nios_system_inst|the_SEGDISP|readdata~0_combout\);

-- Location: LCFF_X49_Y18_N9
\nios_system_inst|the_SEGDISP|readdata[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_SEGDISP|readdata~0_combout\,
	ena => \nios_system_inst|the_SEGDISP|readdata[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_SEGDISP|readdata\(0));

-- Location: LCCOMB_X46_Y18_N26
\nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[0]~0_combout\ = (\nios_system_inst|the_SEGDISP_avalon_parallel_port_slave|Equal0~1_combout\ & (\nios_system_inst|the_SEGDISP|readdata\(0) & 
-- ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata\(0)) # (!\nios_system_inst|the_peripheral_0_s1|Equal0~0_combout\)))) # (!\nios_system_inst|the_SEGDISP_avalon_parallel_port_slave|Equal0~1_combout\ & 
-- (((\nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata\(0))) # (!\nios_system_inst|the_peripheral_0_s1|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_SEGDISP_avalon_parallel_port_slave|Equal0~1_combout\,
	datab => \nios_system_inst|the_peripheral_0_s1|Equal0~0_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata\(0),
	datad => \nios_system_inst|the_SEGDISP|readdata\(0),
	combout => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[0]~0_combout\);

-- Location: LCFF_X34_Y18_N31
\nios_system_inst|the_processor_0|processor_0|p|reg_6|Q[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|Selector15~7_combout\,
	sload => VCC,
	ena => \nios_system_inst|the_processor_0|processor_0|p|Rin\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_6|Q\(0));

-- Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(0),
	combout => \SW~combout\(0));

-- Location: LCFF_X41_Y19_N17
\nios_system_inst|the_SW|data_in[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \SW~combout\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_SW|data_in\(0));

-- Location: LCCOMB_X42_Y18_N26
\nios_system_inst|the_SW|readdata~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_SW|readdata~0_combout\ = (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\ & (\nios_system_inst|the_SW|data_in\(0) & (\nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\ & 
-- !\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\,
	datab => \nios_system_inst|the_SW|data_in\(0),
	datac => \nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\,
	datad => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\,
	combout => \nios_system_inst|the_SW|readdata~0_combout\);

-- Location: LCFF_X42_Y18_N27
\nios_system_inst|the_SW|readdata[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_SW|readdata~0_combout\,
	ena => \nios_system_inst|the_SW|readdata[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_SW|readdata\(0));

-- Location: LCCOMB_X42_Y18_N14
\nios_system_inst|the_processor_0|processor_0|p|Selector15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Selector15~0_combout\ = (\nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[0]~2_combout\ & (\nios_system_inst|the_processor_0|processor_0|p|Equal10~1_combout\ & 
-- ((\nios_system_inst|the_SW|readdata\(0)) # (!\nios_system_inst|the_SW_avalon_parallel_port_slave|Equal0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[0]~2_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|Equal10~1_combout\,
	datac => \nios_system_inst|the_SW_avalon_parallel_port_slave|Equal0~1_combout\,
	datad => \nios_system_inst|the_SW|readdata\(0),
	combout => \nios_system_inst|the_processor_0|processor_0|p|Selector15~0_combout\);

-- Location: LCCOMB_X34_Y18_N30
\nios_system_inst|the_processor_0|processor_0|p|Selector15~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Selector15~1_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Equal7~0_combout\ & ((\nios_system_inst|the_processor_0|processor_0|p|reg_6|Q\(0)) # 
-- ((\nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[0]~0_combout\ & \nios_system_inst|the_processor_0|processor_0|p|Selector15~0_combout\)))) # (!\nios_system_inst|the_processor_0|processor_0|p|Equal7~0_combout\ & 
-- (\nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[0]~0_combout\ & ((\nios_system_inst|the_processor_0|processor_0|p|Selector15~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Equal7~0_combout\,
	datab => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[0]~0_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_6|Q\(0),
	datad => \nios_system_inst|the_processor_0|processor_0|p|Selector15~0_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|Selector15~1_combout\);

-- Location: LCCOMB_X36_Y19_N12
\nios_system_inst|the_processor_0|processor_0|p|Selector15~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Selector15~6_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Selector15~5_combout\) # ((\nios_system_inst|the_processor_0|processor_0|p|reg_7|Q\(0) & 
-- \nios_system_inst|the_processor_0|processor_0|p|Equal8~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Selector15~5_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q\(0),
	datad => \nios_system_inst|the_processor_0|processor_0|p|Equal8~0_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|Selector15~6_combout\);

-- Location: LCCOMB_X36_Y19_N26
\nios_system_inst|the_processor_0|processor_0|p|Selector15~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Selector15~7_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Selector15~4_combout\) # ((\nios_system_inst|the_processor_0|processor_0|p|Selector15~1_combout\) # 
-- (\nios_system_inst|the_processor_0|processor_0|p|Selector15~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_processor_0|processor_0|p|Selector15~4_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|Selector15~1_combout\,
	datad => \nios_system_inst|the_processor_0|processor_0|p|Selector15~6_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|Selector15~7_combout\);

-- Location: LCFF_X36_Y19_N27
\nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_processor_0|processor_0|p|Selector15~7_combout\,
	ena => \nios_system_inst|the_processor_0|processor_0|p|DOUTin~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(0));

-- Location: LCCOMB_X47_Y19_N22
\nios_system_inst|the_SEGDISP|data~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_SEGDISP|data~12_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(12) & \nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(12),
	datac => \nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\,
	combout => \nios_system_inst|the_SEGDISP|data~12_combout\);

-- Location: LCCOMB_X48_Y19_N22
\nios_system_inst|the_LED|data[12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_LED|data[12]~feeder_combout\ = \nios_system_inst|the_SEGDISP|data~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios_system_inst|the_SEGDISP|data~12_combout\,
	combout => \nios_system_inst|the_LED|data[12]~feeder_combout\);

-- Location: LCFF_X48_Y19_N23
\nios_system_inst|the_LED|data[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_LED|data[12]~feeder_combout\,
	ena => \nios_system_inst|the_LED|data[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_LED|data\(12));

-- Location: LCCOMB_X48_Y19_N16
\nios_system_inst|the_LED|data_in[12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_LED|data_in[12]~feeder_combout\ = \nios_system_inst|the_LED|data\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios_system_inst|the_LED|data\(12),
	combout => \nios_system_inst|the_LED|data_in[12]~feeder_combout\);

-- Location: LCFF_X48_Y19_N17
\nios_system_inst|the_LED|data_in[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_LED|data_in[12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_LED|data_in\(12));

-- Location: LCCOMB_X47_Y18_N12
\nios_system_inst|the_LED|readdata~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_LED|readdata~13_combout\ = (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\ & (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\ & (\nios_system_inst|the_LED|data_in\(12) 
-- & \nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\,
	datac => \nios_system_inst|the_LED|data_in\(12),
	datad => \nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\,
	combout => \nios_system_inst|the_LED|readdata~13_combout\);

-- Location: LCFF_X47_Y18_N13
\nios_system_inst|the_LED|readdata[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_LED|readdata~13_combout\,
	ena => \nios_system_inst|the_LED|readdata[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_LED|readdata\(12));

-- Location: LCCOMB_X48_Y18_N6
\nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[12]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[12]~42_combout\ = (\nios_system_inst|the_onchip_memory2_0_s1|Equal0~0_combout\ & (\nios_system_inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(12) & 
-- ((\nios_system_inst|the_LED|readdata\(12)) # (!\nios_system_inst|the_LED_avalon_parallel_port_slave|Equal0~2_combout\)))) # (!\nios_system_inst|the_onchip_memory2_0_s1|Equal0~0_combout\ & (((\nios_system_inst|the_LED|readdata\(12))) # 
-- (!\nios_system_inst|the_LED_avalon_parallel_port_slave|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_onchip_memory2_0_s1|Equal0~0_combout\,
	datab => \nios_system_inst|the_LED_avalon_parallel_port_slave|Equal0~2_combout\,
	datac => \nios_system_inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(12),
	datad => \nios_system_inst|the_LED|readdata\(12),
	combout => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[12]~42_combout\);

-- Location: LCCOMB_X37_Y18_N20
\nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[12]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[12]~43_combout\ = (\nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[12]~41_combout\ & 
-- (\nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[12]~42_combout\ & ((\nios_system_inst|the_SW|readdata\(12)) # (!\nios_system_inst|the_SW_avalon_parallel_port_slave|Equal0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[12]~41_combout\,
	datab => \nios_system_inst|the_SW|readdata\(12),
	datac => \nios_system_inst|the_SW_avalon_parallel_port_slave|Equal0~1_combout\,
	datad => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[12]~42_combout\,
	combout => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[12]~43_combout\);

-- Location: LCFF_X37_Y18_N21
\nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[12]~43_combout\,
	ena => \nios_system_inst|the_processor_0|processor_0|p|IRin~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(5));

-- Location: LCCOMB_X36_Y16_N18
\nios_system_inst|the_processor_0|processor_0|p|Mux24~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Mux24~0_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Mux26~0_combout\ & (!\nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(3) & 
-- (\nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(5) & !\nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Mux26~0_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(3),
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(5),
	datad => \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(4),
	combout => \nios_system_inst|the_processor_0|processor_0|p|Mux24~0_combout\);

-- Location: LCCOMB_X35_Y16_N16
\nios_system_inst|the_processor_0|processor_0|p|Mux24~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Mux24~1_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Mux20~2_combout\ & ((\nios_system_inst|the_processor_0|processor_0|p|Mux24~0_combout\) # 
-- ((\nios_system_inst|the_processor_0|processor_0|p|Mux26~2_combout\ & \nios_system_inst|the_processor_0|processor_0|p|Mux25~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Mux26~2_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|Mux24~0_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|Mux20~2_combout\,
	datad => \nios_system_inst|the_processor_0|processor_0|p|Mux25~1_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|Mux24~1_combout\);

-- Location: LCCOMB_X32_Y16_N0
\nios_system_inst|the_processor_0|processor_0|p|BusSel[5]\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|BusSel\(5) = (GLOBAL(\nios_system_inst|the_processor_0|processor_0|p|Mux7~2clkctrl_outclk\) & (\nios_system_inst|the_processor_0|processor_0|p|Mux24~1_combout\)) # 
-- (!GLOBAL(\nios_system_inst|the_processor_0|processor_0|p|Mux7~2clkctrl_outclk\) & ((\nios_system_inst|the_processor_0|processor_0|p|BusSel\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_processor_0|processor_0|p|Mux24~1_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|Mux7~2clkctrl_outclk\,
	datad => \nios_system_inst|the_processor_0|processor_0|p|BusSel\(5),
	combout => \nios_system_inst|the_processor_0|processor_0|p|BusSel\(5));

-- Location: LCCOMB_X34_Y16_N6
\nios_system_inst|the_processor_0|processor_0|p|Equal3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Equal3~0_combout\ = (!\nios_system_inst|the_processor_0|processor_0|p|BusSel\(8) & (!\nios_system_inst|the_processor_0|processor_0|p|BusSel\(0) & (!\nios_system_inst|the_processor_0|processor_0|p|BusSel\(5) 
-- & !\nios_system_inst|the_processor_0|processor_0|p|BusSel\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|BusSel\(8),
	datab => \nios_system_inst|the_processor_0|processor_0|p|BusSel\(0),
	datac => \nios_system_inst|the_processor_0|processor_0|p|BusSel\(5),
	datad => \nios_system_inst|the_processor_0|processor_0|p|BusSel\(9),
	combout => \nios_system_inst|the_processor_0|processor_0|p|Equal3~0_combout\);

-- Location: LCCOMB_X34_Y16_N18
\nios_system_inst|the_processor_0|processor_0|p|Equal4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Equal4~0_combout\ = (!\nios_system_inst|the_processor_0|processor_0|p|BusSel\(7) & (\nios_system_inst|the_processor_0|processor_0|p|Equal3~0_combout\ & 
-- (\nios_system_inst|the_processor_0|processor_0|p|BusSel\(6) & \nios_system_inst|the_processor_0|processor_0|p|Equal1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|BusSel\(7),
	datab => \nios_system_inst|the_processor_0|processor_0|p|Equal3~0_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|BusSel\(6),
	datad => \nios_system_inst|the_processor_0|processor_0|p|Equal1~1_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|Equal4~0_combout\);

-- Location: LCFF_X33_Y19_N27
\nios_system_inst|the_processor_0|processor_0|p|reg_3|Q[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|Selector11~6_combout\,
	sload => VCC,
	ena => \nios_system_inst|the_processor_0|processor_0|p|Rin\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_3|Q\(4));

-- Location: LCCOMB_X33_Y19_N26
\nios_system_inst|the_processor_0|processor_0|p|Selector11~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Selector11~4_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|reg_0|Q\(4) & ((\nios_system_inst|the_processor_0|processor_0|p|Equal1~2_combout\) # 
-- ((\nios_system_inst|the_processor_0|processor_0|p|Equal4~0_combout\ & \nios_system_inst|the_processor_0|processor_0|p|reg_3|Q\(4))))) # (!\nios_system_inst|the_processor_0|processor_0|p|reg_0|Q\(4) & 
-- (\nios_system_inst|the_processor_0|processor_0|p|Equal4~0_combout\ & (\nios_system_inst|the_processor_0|processor_0|p|reg_3|Q\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|reg_0|Q\(4),
	datab => \nios_system_inst|the_processor_0|processor_0|p|Equal4~0_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_3|Q\(4),
	datad => \nios_system_inst|the_processor_0|processor_0|p|Equal1~2_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|Selector11~4_combout\);

-- Location: LCCOMB_X33_Y19_N30
\nios_system_inst|the_processor_0|processor_0|p|Selector11~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Selector11~5_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Selector11~4_combout\) # ((\nios_system_inst|the_processor_0|processor_0|p|Equal8~0_combout\ & 
-- \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_processor_0|processor_0|p|Selector11~4_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|Equal8~0_combout\,
	datad => \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q\(4),
	combout => \nios_system_inst|the_processor_0|processor_0|p|Selector11~5_combout\);

-- Location: LCCOMB_X36_Y19_N16
\nios_system_inst|the_processor_0|processor_0|p|Selector11~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Selector11~6_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Selector11~5_combout\) # ((\nios_system_inst|the_processor_0|processor_0|p|Selector11~3_combout\) # 
-- (\nios_system_inst|the_processor_0|processor_0|p|Selector11~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_processor_0|processor_0|p|Selector11~5_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|Selector11~3_combout\,
	datad => \nios_system_inst|the_processor_0|processor_0|p|Selector11~0_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|Selector11~6_combout\);

-- Location: LCFF_X41_Y18_N23
\nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|Selector11~6_combout\,
	sload => VCC,
	ena => \nios_system_inst|the_processor_0|processor_0|p|ADDRin~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(4));

-- Location: LCCOMB_X41_Y18_N22
\nios_system_inst|the_SEGDISP_avalon_parallel_port_slave|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_SEGDISP_avalon_parallel_port_slave|Equal0~0_combout\ = (!\nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(4) & !\nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(4),
	datad => \nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(15),
	combout => \nios_system_inst|the_SEGDISP_avalon_parallel_port_slave|Equal0~0_combout\);

-- Location: LCCOMB_X41_Y18_N30
\nios_system_inst|the_LED_avalon_parallel_port_slave|Equal0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_LED_avalon_parallel_port_slave|Equal0~2_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(12) & (\nios_system_inst|the_SEGDISP_avalon_parallel_port_slave|Equal0~0_combout\ & 
-- (!\nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(14) & \nios_system_inst|the_LED_avalon_parallel_port_slave|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(12),
	datab => \nios_system_inst|the_SEGDISP_avalon_parallel_port_slave|Equal0~0_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(14),
	datad => \nios_system_inst|the_LED_avalon_parallel_port_slave|Equal0~0_combout\,
	combout => \nios_system_inst|the_LED_avalon_parallel_port_slave|Equal0~2_combout\);

-- Location: LCCOMB_X47_Y19_N18
\nios_system_inst|the_LED|data~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_LED|data~2_combout\ = (\nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\ & \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\,
	datad => \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(15),
	combout => \nios_system_inst|the_LED|data~2_combout\);

-- Location: LCCOMB_X48_Y19_N2
\nios_system_inst|the_LED|data[15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_LED|data[15]~feeder_combout\ = \nios_system_inst|the_LED|data~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios_system_inst|the_LED|data~2_combout\,
	combout => \nios_system_inst|the_LED|data[15]~feeder_combout\);

-- Location: LCFF_X48_Y19_N3
\nios_system_inst|the_LED|data[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_LED|data[15]~feeder_combout\,
	ena => \nios_system_inst|the_LED|data[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_LED|data\(15));

-- Location: LCCOMB_X48_Y19_N12
\nios_system_inst|the_LED|data_in[15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_LED|data_in[15]~feeder_combout\ = \nios_system_inst|the_LED|data\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios_system_inst|the_LED|data\(15),
	combout => \nios_system_inst|the_LED|data_in[15]~feeder_combout\);

-- Location: LCFF_X48_Y19_N13
\nios_system_inst|the_LED|data_in[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_LED|data_in[15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_LED|data_in\(15));

-- Location: LCCOMB_X48_Y18_N4
\nios_system_inst|the_LED|readdata~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_LED|readdata~16_combout\ = (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\ & (\nios_system_inst|the_LED|data_in\(15) & (\nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\ & 
-- !\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\,
	datab => \nios_system_inst|the_LED|data_in\(15),
	datac => \nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\,
	datad => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\,
	combout => \nios_system_inst|the_LED|readdata~16_combout\);

-- Location: LCFF_X48_Y18_N5
\nios_system_inst|the_LED|readdata[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_LED|readdata~16_combout\,
	ena => \nios_system_inst|the_LED|readdata[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_LED|readdata\(15));

-- Location: LCCOMB_X48_Y18_N14
\nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[15]~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[15]~51_combout\ = (\nios_system_inst|the_onchip_memory2_0_s1|Equal0~0_combout\ & (\nios_system_inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(15) & 
-- ((\nios_system_inst|the_LED|readdata\(15)) # (!\nios_system_inst|the_LED_avalon_parallel_port_slave|Equal0~2_combout\)))) # (!\nios_system_inst|the_onchip_memory2_0_s1|Equal0~0_combout\ & (((\nios_system_inst|the_LED|readdata\(15))) # 
-- (!\nios_system_inst|the_LED_avalon_parallel_port_slave|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_onchip_memory2_0_s1|Equal0~0_combout\,
	datab => \nios_system_inst|the_LED_avalon_parallel_port_slave|Equal0~2_combout\,
	datac => \nios_system_inst|the_LED|readdata\(15),
	datad => \nios_system_inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(15),
	combout => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[15]~51_combout\);

-- Location: LCFF_X45_Y20_N21
\nios_system_inst|the_peripheral_0|peripheral_0|asc|line_start[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(15),
	sload => VCC,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_start[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_start\(15));

-- Location: LCFF_X45_Y20_N15
\nios_system_inst|the_peripheral_0|peripheral_0|asc|line_colour[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(15),
	sload => VCC,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_colour[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_colour\(15));

-- Location: LCCOMB_X46_Y20_N8
\nios_system_inst|the_peripheral_0|peripheral_0|asc|mode[15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|asc|mode[15]~feeder_combout\ = \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(15),
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|mode[15]~feeder_combout\);

-- Location: LCFF_X46_Y20_N9
\nios_system_inst|the_peripheral_0|peripheral_0|asc|mode[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|asc|mode[15]~feeder_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|asc|mode[15]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|mode\(15));

-- Location: LCFF_X46_Y20_N31
\nios_system_inst|the_peripheral_0|peripheral_0|asc|line_end[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(15),
	sload => VCC,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_end[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_end\(15));

-- Location: LCCOMB_X46_Y20_N30
\nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux16~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux16~2_combout\ = (\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[4]~4_combout\ & (((\nios_system_inst|the_peripheral_0|peripheral_0|asc|line_end\(15)) # 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[4]~5_combout\)))) # (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[4]~4_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|asc|mode\(15) & 
-- ((!\nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[4]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[4]~4_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|asc|mode\(15),
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_end\(15),
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[4]~5_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux16~2_combout\);

-- Location: LCCOMB_X45_Y20_N14
\nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux16~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux16~3_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[4]~5_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux16~2_combout\ & 
-- ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|line_colour\(15)))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux16~2_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|asc|line_start\(15))))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[4]~5_combout\ & (((\nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux16~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[4]~5_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_start\(15),
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_colour\(15),
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux16~2_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux16~3_combout\);

-- Location: LCCOMB_X45_Y18_N28
\nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux16~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux16~4_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux16~3_combout\ & ((\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[4]~4_combout\) # 
-- (\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\ $ (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux16~3_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[4]~4_combout\,
	datad => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux16~4_combout\);

-- Location: LCFF_X45_Y18_N29
\nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux16~4_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata\(15));

-- Location: LCFF_X47_Y19_N19
\nios_system_inst|the_SEGDISP|data[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_LED|data~2_combout\,
	ena => \nios_system_inst|the_SEGDISP|data[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_SEGDISP|data\(15));

-- Location: LCCOMB_X47_Y19_N30
\nios_system_inst|the_SEGDISP|data_in[15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_SEGDISP|data_in[15]~feeder_combout\ = \nios_system_inst|the_SEGDISP|data\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios_system_inst|the_SEGDISP|data\(15),
	combout => \nios_system_inst|the_SEGDISP|data_in[15]~feeder_combout\);

-- Location: LCFF_X47_Y19_N31
\nios_system_inst|the_SEGDISP|data_in[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_SEGDISP|data_in[15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_SEGDISP|data_in\(15));

-- Location: LCCOMB_X47_Y18_N6
\nios_system_inst|the_SEGDISP|readdata~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_SEGDISP|readdata~16_combout\ = (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\ & (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\ & 
-- (\nios_system_inst|the_SEGDISP|data_in\(15) & \nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\,
	datac => \nios_system_inst|the_SEGDISP|data_in\(15),
	datad => \nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\,
	combout => \nios_system_inst|the_SEGDISP|readdata~16_combout\);

-- Location: LCFF_X47_Y18_N7
\nios_system_inst|the_SEGDISP|readdata[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_SEGDISP|readdata~16_combout\,
	ena => \nios_system_inst|the_SEGDISP|readdata[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_SEGDISP|readdata\(15));

-- Location: LCCOMB_X43_Y18_N16
\nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[15]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[15]~50_combout\ = (\nios_system_inst|the_peripheral_0_s1|Equal0~0_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata\(15) & 
-- ((\nios_system_inst|the_SEGDISP|readdata\(15)) # (!\nios_system_inst|the_SEGDISP_avalon_parallel_port_slave|Equal0~1_combout\)))) # (!\nios_system_inst|the_peripheral_0_s1|Equal0~0_combout\ & (((\nios_system_inst|the_SEGDISP|readdata\(15)) # 
-- (!\nios_system_inst|the_SEGDISP_avalon_parallel_port_slave|Equal0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0_s1|Equal0~0_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata\(15),
	datac => \nios_system_inst|the_SEGDISP_avalon_parallel_port_slave|Equal0~1_combout\,
	datad => \nios_system_inst|the_SEGDISP|readdata\(15),
	combout => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[15]~50_combout\);

-- Location: LCCOMB_X37_Y18_N2
\nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[15]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[15]~52_combout\ = (\nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[15]~51_combout\ & 
-- (\nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[15]~50_combout\ & ((\nios_system_inst|the_SW|readdata\(15)) # (!\nios_system_inst|the_SW_avalon_parallel_port_slave|Equal0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_SW_avalon_parallel_port_slave|Equal0~1_combout\,
	datab => \nios_system_inst|the_SW|readdata\(15),
	datac => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[15]~51_combout\,
	datad => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[15]~50_combout\,
	combout => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[15]~52_combout\);

-- Location: LCFF_X37_Y18_N3
\nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[15]~52_combout\,
	ena => \nios_system_inst|the_processor_0|processor_0|p|IRin~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(8));

-- Location: LCCOMB_X38_Y16_N18
\nios_system_inst|the_processor_0|processor_0|p|Mux36~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Mux36~0_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(2) & (!\nios_system_inst|the_processor_0|processor_0|p|Mux19~0_combout\ & 
-- (\nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(6) & \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(2),
	datab => \nios_system_inst|the_processor_0|processor_0|p|Mux19~0_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(6),
	datad => \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(8),
	combout => \nios_system_inst|the_processor_0|processor_0|p|Mux36~0_combout\);

-- Location: LCCOMB_X38_Y16_N22
\nios_system_inst|the_processor_0|processor_0|p|W_D\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|W_D~combout\ = (GLOBAL(\nios_system_inst|the_processor_0|processor_0|p|Mux7~2clkctrl_outclk\) & (\nios_system_inst|the_processor_0|processor_0|p|Mux36~0_combout\)) # 
-- (!GLOBAL(\nios_system_inst|the_processor_0|processor_0|p|Mux7~2clkctrl_outclk\) & ((\nios_system_inst|the_processor_0|processor_0|p|W_D~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_processor_0|processor_0|p|Mux36~0_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|Mux7~2clkctrl_outclk\,
	datad => \nios_system_inst|the_processor_0|processor_0|p|W_D~combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|W_D~combout\);

-- Location: LCCOMB_X38_Y18_N6
\nios_system_inst|the_SW|readdata[10]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_SW|readdata[10]~1_combout\ = ((\nios_system_inst|the_SW_avalon_parallel_port_slave|Equal0~1_combout\ & ((\nios_system_inst|the_processor_0|processor_0|p|W_D~combout\) # 
-- (!\nios_system_inst|the_SW_avalon_parallel_port_slave|processor_0_read_data_valid_SW_avalon_parallel_port_slave_shift_register~regout\)))) # (!\nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_SW_avalon_parallel_port_slave|Equal0~1_combout\,
	datab => \nios_system_inst|the_SW_avalon_parallel_port_slave|processor_0_read_data_valid_SW_avalon_parallel_port_slave_shift_register~regout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|W_D~combout\,
	datad => \nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\,
	combout => \nios_system_inst|the_SW|readdata[10]~1_combout\);

-- Location: LCFF_X38_Y18_N19
\nios_system_inst|the_SW|readdata[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_SW|readdata~11_combout\,
	ena => \nios_system_inst|the_SW|readdata[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_SW|readdata\(10));

-- Location: LCCOMB_X49_Y19_N30
\nios_system_inst|the_SEGDISP|data~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_SEGDISP|data~10_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(10) & \nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(10),
	datad => \nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\,
	combout => \nios_system_inst|the_SEGDISP|data~10_combout\);

-- Location: LCFF_X49_Y19_N31
\nios_system_inst|the_SEGDISP|data[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_SEGDISP|data~10_combout\,
	ena => \nios_system_inst|the_SEGDISP|data[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_SEGDISP|data\(10));

-- Location: LCFF_X50_Y18_N3
\nios_system_inst|the_SEGDISP|data_in[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_SEGDISP|data\(10),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_SEGDISP|data_in\(10));

-- Location: LCCOMB_X47_Y18_N2
\nios_system_inst|the_SEGDISP|readdata~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_SEGDISP|readdata~11_combout\ = (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\ & (\nios_system_inst|the_SEGDISP|data_in\(10) & 
-- (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\ & \nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\,
	datab => \nios_system_inst|the_SEGDISP|data_in\(10),
	datac => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\,
	datad => \nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\,
	combout => \nios_system_inst|the_SEGDISP|readdata~11_combout\);

-- Location: LCFF_X47_Y18_N3
\nios_system_inst|the_SEGDISP|readdata[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_SEGDISP|readdata~11_combout\,
	ena => \nios_system_inst|the_SEGDISP|readdata[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_SEGDISP|readdata\(10));

-- Location: LCCOMB_X46_Y18_N18
\nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[10]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[10]~35_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata\(10) & (((\nios_system_inst|the_SEGDISP|readdata\(10))) # 
-- (!\nios_system_inst|the_SEGDISP_avalon_parallel_port_slave|Equal0~1_combout\))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata\(10) & (!\nios_system_inst|the_peripheral_0_s1|Equal0~0_combout\ & 
-- ((\nios_system_inst|the_SEGDISP|readdata\(10)) # (!\nios_system_inst|the_SEGDISP_avalon_parallel_port_slave|Equal0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata\(10),
	datab => \nios_system_inst|the_SEGDISP_avalon_parallel_port_slave|Equal0~1_combout\,
	datac => \nios_system_inst|the_peripheral_0_s1|Equal0~0_combout\,
	datad => \nios_system_inst|the_SEGDISP|readdata\(10),
	combout => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[10]~35_combout\);

-- Location: LCCOMB_X37_Y18_N0
\nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[10]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[10]~37_combout\ = (\nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[10]~36_combout\ & 
-- (\nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[10]~35_combout\ & ((\nios_system_inst|the_SW|readdata\(10)) # (!\nios_system_inst|the_SW_avalon_parallel_port_slave|Equal0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[10]~36_combout\,
	datab => \nios_system_inst|the_SW|readdata\(10),
	datac => \nios_system_inst|the_SW_avalon_parallel_port_slave|Equal0~1_combout\,
	datad => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[10]~35_combout\,
	combout => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[10]~37_combout\);

-- Location: LCFF_X37_Y18_N1
\nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[10]~37_combout\,
	ena => \nios_system_inst|the_processor_0|processor_0|p|IRin~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(3));

-- Location: LCCOMB_X36_Y16_N24
\nios_system_inst|the_processor_0|processor_0|p|Mux20~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Mux20~6_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Mux26~0_combout\ & (!\nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(3) & 
-- (!\nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(5) & !\nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Mux26~0_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(3),
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(5),
	datad => \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(4),
	combout => \nios_system_inst|the_processor_0|processor_0|p|Mux20~6_combout\);

-- Location: LCCOMB_X35_Y16_N30
\nios_system_inst|the_processor_0|processor_0|p|Mux20~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Mux20~7_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Mux20~2_combout\ & ((\nios_system_inst|the_processor_0|processor_0|p|Mux20~6_combout\) # 
-- ((\nios_system_inst|the_processor_0|processor_0|p|Mux26~2_combout\ & \nios_system_inst|the_processor_0|processor_0|p|Mux21~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Mux26~2_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|Mux20~6_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|Mux20~2_combout\,
	datad => \nios_system_inst|the_processor_0|processor_0|p|Mux21~1_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|Mux20~7_combout\);

-- Location: LCCOMB_X34_Y16_N14
\nios_system_inst|the_processor_0|processor_0|p|BusSel[9]\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|BusSel\(9) = (GLOBAL(\nios_system_inst|the_processor_0|processor_0|p|Mux7~2clkctrl_outclk\) & (\nios_system_inst|the_processor_0|processor_0|p|Mux20~7_combout\)) # 
-- (!GLOBAL(\nios_system_inst|the_processor_0|processor_0|p|Mux7~2clkctrl_outclk\) & ((\nios_system_inst|the_processor_0|processor_0|p|BusSel\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_processor_0|processor_0|p|Mux20~7_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|Mux7~2clkctrl_outclk\,
	datad => \nios_system_inst|the_processor_0|processor_0|p|BusSel\(9),
	combout => \nios_system_inst|the_processor_0|processor_0|p|BusSel\(9));

-- Location: LCCOMB_X34_Y16_N26
\nios_system_inst|the_processor_0|processor_0|p|Equal10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Equal10~0_combout\ = (!\nios_system_inst|the_processor_0|processor_0|p|BusSel\(7) & (\nios_system_inst|the_processor_0|processor_0|p|BusSel\(0) & (!\nios_system_inst|the_processor_0|processor_0|p|BusSel\(6) 
-- & !\nios_system_inst|the_processor_0|processor_0|p|BusSel\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|BusSel\(7),
	datab => \nios_system_inst|the_processor_0|processor_0|p|BusSel\(0),
	datac => \nios_system_inst|the_processor_0|processor_0|p|BusSel\(6),
	datad => \nios_system_inst|the_processor_0|processor_0|p|BusSel\(8),
	combout => \nios_system_inst|the_processor_0|processor_0|p|Equal10~0_combout\);

-- Location: LCCOMB_X34_Y16_N20
\nios_system_inst|the_processor_0|processor_0|p|Equal10~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Equal10~1_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Equal1~1_combout\ & (!\nios_system_inst|the_processor_0|processor_0|p|BusSel\(9) & 
-- (!\nios_system_inst|the_processor_0|processor_0|p|BusSel\(5) & \nios_system_inst|the_processor_0|processor_0|p|Equal10~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Equal1~1_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|BusSel\(9),
	datac => \nios_system_inst|the_processor_0|processor_0|p|BusSel\(5),
	datad => \nios_system_inst|the_processor_0|processor_0|p|Equal10~0_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|Equal10~1_combout\);

-- Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(1),
	combout => \SW~combout\(1));

-- Location: LCCOMB_X41_Y19_N26
\nios_system_inst|the_SW|data_in[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_SW|data_in[1]~feeder_combout\ = \SW~combout\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SW~combout\(1),
	combout => \nios_system_inst|the_SW|data_in[1]~feeder_combout\);

-- Location: LCFF_X41_Y19_N27
\nios_system_inst|the_SW|data_in[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_SW|data_in[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_SW|data_in\(1));

-- Location: LCCOMB_X42_Y18_N18
\nios_system_inst|the_SW|readdata~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_SW|readdata~2_combout\ = (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\ & (\nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\ & 
-- (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\ & \nios_system_inst|the_SW|data_in\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\,
	datab => \nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\,
	datac => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\,
	datad => \nios_system_inst|the_SW|data_in\(1),
	combout => \nios_system_inst|the_SW|readdata~2_combout\);

-- Location: LCFF_X42_Y18_N19
\nios_system_inst|the_SW|readdata[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_SW|readdata~2_combout\,
	ena => \nios_system_inst|the_SW|readdata[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_SW|readdata\(1));

-- Location: LCCOMB_X37_Y17_N4
\nios_system_inst|the_processor_0|processor_0|p|Selector14~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Selector14~0_combout\ = (\nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[1]~6_combout\ & (\nios_system_inst|the_processor_0|processor_0|p|Equal10~1_combout\ & 
-- ((\nios_system_inst|the_SW|readdata\(1)) # (!\nios_system_inst|the_SW_avalon_parallel_port_slave|Equal0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[1]~6_combout\,
	datab => \nios_system_inst|the_SW_avalon_parallel_port_slave|Equal0~1_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|Equal10~1_combout\,
	datad => \nios_system_inst|the_SW|readdata\(1),
	combout => \nios_system_inst|the_processor_0|processor_0|p|Selector14~0_combout\);

-- Location: LCFF_X37_Y17_N11
\nios_system_inst|the_processor_0|processor_0|p|reg_6|Q[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|Selector14~7_combout\,
	sload => VCC,
	ena => \nios_system_inst|the_processor_0|processor_0|p|Rin\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_6|Q\(1));

-- Location: LCCOMB_X45_Y20_N26
\nios_system_inst|the_peripheral_0|peripheral_0|asc|line_colour[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_colour[1]~feeder_combout\ = \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(1),
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_colour[1]~feeder_combout\);

-- Location: LCFF_X45_Y20_N27
\nios_system_inst|the_peripheral_0|peripheral_0|asc|line_colour[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_colour[1]~feeder_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_colour[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_colour\(1));

-- Location: LCFF_X45_Y20_N25
\nios_system_inst|the_peripheral_0|peripheral_0|asc|line_start[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(1),
	sload => VCC,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_start[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_start\(1));

-- Location: LCFF_X46_Y20_N17
\nios_system_inst|the_peripheral_0|peripheral_0|asc|line_end[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(1),
	sload => VCC,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_end[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_end\(1));

-- Location: LCCOMB_X46_Y20_N16
\nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux30~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux30~2_combout\ = (\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[4]~4_combout\ & (((\nios_system_inst|the_peripheral_0|peripheral_0|asc|line_end\(1)) # 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[4]~5_combout\)))) # (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[4]~4_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|asc|mode\(1) & 
-- ((!\nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[4]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|asc|mode\(1),
	datab => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[4]~4_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_end\(1),
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[4]~5_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux30~2_combout\);

-- Location: LCCOMB_X45_Y20_N24
\nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux30~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux30~3_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[4]~5_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux30~2_combout\ & 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|asc|line_colour\(1))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux30~2_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|line_start\(1)))))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[4]~5_combout\ & (((\nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux30~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[4]~5_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_colour\(1),
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_start\(1),
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux30~2_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux30~3_combout\);

-- Location: LCCOMB_X45_Y18_N16
\nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux30~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux30~4_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux30~3_combout\ & ((\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[4]~4_combout\) # 
-- (\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\ $ (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[4]~4_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux30~3_combout\,
	datad => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux30~4_combout\);

-- Location: LCFF_X45_Y18_N17
\nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux30~4_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata\(1));

-- Location: LCCOMB_X46_Y18_N20
\nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[1]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[1]~4_combout\ = (\nios_system_inst|the_SEGDISP|readdata\(1) & ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata\(1)) # 
-- ((!\nios_system_inst|the_peripheral_0_s1|Equal0~0_combout\)))) # (!\nios_system_inst|the_SEGDISP|readdata\(1) & (!\nios_system_inst|the_SEGDISP_avalon_parallel_port_slave|Equal0~1_combout\ & 
-- ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata\(1)) # (!\nios_system_inst|the_peripheral_0_s1|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_SEGDISP|readdata\(1),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata\(1),
	datac => \nios_system_inst|the_peripheral_0_s1|Equal0~0_combout\,
	datad => \nios_system_inst|the_SEGDISP_avalon_parallel_port_slave|Equal0~1_combout\,
	combout => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[1]~4_combout\);

-- Location: LCCOMB_X37_Y17_N10
\nios_system_inst|the_processor_0|processor_0|p|Selector14~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Selector14~1_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Equal7~0_combout\ & ((\nios_system_inst|the_processor_0|processor_0|p|reg_6|Q\(1)) # 
-- ((\nios_system_inst|the_processor_0|processor_0|p|Selector14~0_combout\ & \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[1]~4_combout\)))) # (!\nios_system_inst|the_processor_0|processor_0|p|Equal7~0_combout\ & 
-- (\nios_system_inst|the_processor_0|processor_0|p|Selector14~0_combout\ & ((\nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[1]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Equal7~0_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|Selector14~0_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_6|Q\(1),
	datad => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[1]~4_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|Selector14~1_combout\);

-- Location: LCFF_X33_Y19_N15
\nios_system_inst|the_processor_0|processor_0|p|reg_0|Q[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|Selector14~7_combout\,
	sload => VCC,
	ena => \nios_system_inst|the_processor_0|processor_0|p|Rin\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_0|Q\(1));

-- Location: LCCOMB_X33_Y19_N14
\nios_system_inst|the_processor_0|processor_0|p|Selector14~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Selector14~5_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|reg_3|Q\(1) & ((\nios_system_inst|the_processor_0|processor_0|p|Equal4~0_combout\) # 
-- ((\nios_system_inst|the_processor_0|processor_0|p|reg_0|Q\(1) & \nios_system_inst|the_processor_0|processor_0|p|Equal1~2_combout\)))) # (!\nios_system_inst|the_processor_0|processor_0|p|reg_3|Q\(1) & 
-- (((\nios_system_inst|the_processor_0|processor_0|p|reg_0|Q\(1) & \nios_system_inst|the_processor_0|processor_0|p|Equal1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|reg_3|Q\(1),
	datab => \nios_system_inst|the_processor_0|processor_0|p|Equal4~0_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_0|Q\(1),
	datad => \nios_system_inst|the_processor_0|processor_0|p|Equal1~2_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|Selector14~5_combout\);

-- Location: LCCOMB_X33_Y19_N18
\nios_system_inst|the_processor_0|processor_0|p|Selector14~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Selector14~6_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Selector14~5_combout\) # ((\nios_system_inst|the_processor_0|processor_0|p|Equal8~0_combout\ & 
-- \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Equal8~0_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|Selector14~5_combout\,
	datad => \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q\(1),
	combout => \nios_system_inst|the_processor_0|processor_0|p|Selector14~6_combout\);

-- Location: LCFF_X33_Y18_N29
\nios_system_inst|the_processor_0|processor_0|p|reg_2|Q[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|Selector14~7_combout\,
	sload => VCC,
	ena => \nios_system_inst|the_processor_0|processor_0|p|Rin\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_2|Q\(1));

-- Location: LCFF_X34_Y18_N9
\nios_system_inst|the_processor_0|processor_0|p|reg_5|Q[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|Selector14~7_combout\,
	sload => VCC,
	ena => \nios_system_inst|the_processor_0|processor_0|p|Rin\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_5|Q\(1));

-- Location: LCCOMB_X33_Y18_N28
\nios_system_inst|the_processor_0|processor_0|p|Selector14~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Selector14~2_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Equal3~1_combout\ & ((\nios_system_inst|the_processor_0|processor_0|p|reg_2|Q\(1)) # 
-- ((\nios_system_inst|the_processor_0|processor_0|p|Equal6~2_combout\ & \nios_system_inst|the_processor_0|processor_0|p|reg_5|Q\(1))))) # (!\nios_system_inst|the_processor_0|processor_0|p|Equal3~1_combout\ & 
-- (\nios_system_inst|the_processor_0|processor_0|p|Equal6~2_combout\ & ((\nios_system_inst|the_processor_0|processor_0|p|reg_5|Q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Equal3~1_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|Equal6~2_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_2|Q\(1),
	datad => \nios_system_inst|the_processor_0|processor_0|p|reg_5|Q\(1),
	combout => \nios_system_inst|the_processor_0|processor_0|p|Selector14~2_combout\);

-- Location: LCFF_X33_Y18_N23
\nios_system_inst|the_processor_0|processor_0|p|reg_1|Q[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|Selector14~7_combout\,
	sload => VCC,
	ena => \nios_system_inst|the_processor_0|processor_0|p|Rin\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_1|Q\(1));

-- Location: LCCOMB_X33_Y18_N22
\nios_system_inst|the_processor_0|processor_0|p|Selector14~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Selector14~4_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Selector14~3_combout\) # ((\nios_system_inst|the_processor_0|processor_0|p|Selector14~2_combout\) # 
-- ((\nios_system_inst|the_processor_0|processor_0|p|reg_1|Q\(1) & \nios_system_inst|the_processor_0|processor_0|p|Equal2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Selector14~3_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|Selector14~2_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_1|Q\(1),
	datad => \nios_system_inst|the_processor_0|processor_0|p|Equal2~1_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|Selector14~4_combout\);

-- Location: LCCOMB_X35_Y18_N0
\nios_system_inst|the_processor_0|processor_0|p|Selector14~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Selector14~7_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Selector14~1_combout\) # ((\nios_system_inst|the_processor_0|processor_0|p|Selector14~6_combout\) # 
-- (\nios_system_inst|the_processor_0|processor_0|p|Selector14~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_processor_0|processor_0|p|Selector14~1_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|Selector14~6_combout\,
	datad => \nios_system_inst|the_processor_0|processor_0|p|Selector14~4_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|Selector14~7_combout\);

-- Location: LCFF_X35_Y18_N1
\nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_processor_0|processor_0|p|Selector14~7_combout\,
	ena => \nios_system_inst|the_processor_0|processor_0|p|ADDRin~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(1));

-- Location: LCCOMB_X36_Y18_N18
\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\ = (\nios_system_inst|the_processor_0|processor_0|amc|LessThan0~2_combout\ & (((\nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(3))))) # 
-- (!\nios_system_inst|the_processor_0|processor_0|amc|LessThan0~2_combout\ & ((\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[8]~1_combout\ & (\nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(1))) # 
-- (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[8]~1_combout\ & ((\nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|amc|LessThan0~2_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(1),
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(3),
	datad => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[8]~1_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\);

-- Location: LCCOMB_X38_Y18_N24
\nios_system_inst|the_SW|readdata~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_SW|readdata~14_combout\ = (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\ & (\nios_system_inst|the_SW|data_in\(13) & (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\ & 
-- \nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\,
	datab => \nios_system_inst|the_SW|data_in\(13),
	datac => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\,
	datad => \nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\,
	combout => \nios_system_inst|the_SW|readdata~14_combout\);

-- Location: LCFF_X38_Y18_N25
\nios_system_inst|the_SW|readdata[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_SW|readdata~14_combout\,
	ena => \nios_system_inst|the_SW|readdata[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_SW|readdata\(13));

-- Location: LCCOMB_X47_Y19_N14
\nios_system_inst|the_SEGDISP|data~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_SEGDISP|data~13_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(13) & \nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(13),
	datac => \nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\,
	combout => \nios_system_inst|the_SEGDISP|data~13_combout\);

-- Location: LCFF_X47_Y19_N15
\nios_system_inst|the_SEGDISP|data[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_SEGDISP|data~13_combout\,
	ena => \nios_system_inst|the_SEGDISP|data[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_SEGDISP|data\(13));

-- Location: LCFF_X47_Y19_N21
\nios_system_inst|the_SEGDISP|data_in[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_SEGDISP|data\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_SEGDISP|data_in\(13));

-- Location: LCCOMB_X47_Y18_N14
\nios_system_inst|the_SEGDISP|readdata~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_SEGDISP|readdata~14_combout\ = (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\ & (\nios_system_inst|the_SEGDISP|data_in\(13) & 
-- (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\ & \nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\,
	datab => \nios_system_inst|the_SEGDISP|data_in\(13),
	datac => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\,
	datad => \nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\,
	combout => \nios_system_inst|the_SEGDISP|readdata~14_combout\);

-- Location: LCFF_X47_Y18_N15
\nios_system_inst|the_SEGDISP|readdata[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_SEGDISP|readdata~14_combout\,
	ena => \nios_system_inst|the_SEGDISP|readdata[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_SEGDISP|readdata\(13));

-- Location: LCCOMB_X46_Y18_N8
\nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[13]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[13]~44_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata\(13) & (((\nios_system_inst|the_SEGDISP|readdata\(13)) # 
-- (!\nios_system_inst|the_SEGDISP_avalon_parallel_port_slave|Equal0~1_combout\)))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata\(13) & (!\nios_system_inst|the_peripheral_0_s1|Equal0~0_combout\ & 
-- ((\nios_system_inst|the_SEGDISP|readdata\(13)) # (!\nios_system_inst|the_SEGDISP_avalon_parallel_port_slave|Equal0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata\(13),
	datab => \nios_system_inst|the_peripheral_0_s1|Equal0~0_combout\,
	datac => \nios_system_inst|the_SEGDISP|readdata\(13),
	datad => \nios_system_inst|the_SEGDISP_avalon_parallel_port_slave|Equal0~1_combout\,
	combout => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[13]~44_combout\);

-- Location: LCCOMB_X48_Y19_N24
\nios_system_inst|the_LED|data[13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_LED|data[13]~feeder_combout\ = \nios_system_inst|the_SEGDISP|data~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios_system_inst|the_SEGDISP|data~13_combout\,
	combout => \nios_system_inst|the_LED|data[13]~feeder_combout\);

-- Location: LCFF_X48_Y19_N25
\nios_system_inst|the_LED|data[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_LED|data[13]~feeder_combout\,
	ena => \nios_system_inst|the_LED|data[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_LED|data\(13));

-- Location: LCFF_X48_Y19_N27
\nios_system_inst|the_LED|data_in[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_LED|data\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_LED|data_in\(13));

-- Location: LCCOMB_X47_Y18_N8
\nios_system_inst|the_LED|readdata~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_LED|readdata~14_combout\ = (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\ & (\nios_system_inst|the_LED|data_in\(13) & (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\ 
-- & \nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\,
	datab => \nios_system_inst|the_LED|data_in\(13),
	datac => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\,
	datad => \nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\,
	combout => \nios_system_inst|the_LED|readdata~14_combout\);

-- Location: LCFF_X47_Y18_N9
\nios_system_inst|the_LED|readdata[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_LED|readdata~14_combout\,
	ena => \nios_system_inst|the_LED|readdata[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_LED|readdata\(13));

-- Location: LCCOMB_X48_Y18_N24
\nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[13]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[13]~45_combout\ = (\nios_system_inst|the_onchip_memory2_0_s1|Equal0~0_combout\ & (\nios_system_inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(13) & 
-- ((\nios_system_inst|the_LED|readdata\(13)) # (!\nios_system_inst|the_LED_avalon_parallel_port_slave|Equal0~2_combout\)))) # (!\nios_system_inst|the_onchip_memory2_0_s1|Equal0~0_combout\ & (((\nios_system_inst|the_LED|readdata\(13))) # 
-- (!\nios_system_inst|the_LED_avalon_parallel_port_slave|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_onchip_memory2_0_s1|Equal0~0_combout\,
	datab => \nios_system_inst|the_LED_avalon_parallel_port_slave|Equal0~2_combout\,
	datac => \nios_system_inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(13),
	datad => \nios_system_inst|the_LED|readdata\(13),
	combout => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[13]~45_combout\);

-- Location: LCCOMB_X37_Y18_N22
\nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[13]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[13]~46_combout\ = (\nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[13]~44_combout\ & 
-- (\nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[13]~45_combout\ & ((\nios_system_inst|the_SW|readdata\(13)) # (!\nios_system_inst|the_SW_avalon_parallel_port_slave|Equal0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_SW_avalon_parallel_port_slave|Equal0~1_combout\,
	datab => \nios_system_inst|the_SW|readdata\(13),
	datac => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[13]~44_combout\,
	datad => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[13]~45_combout\,
	combout => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[13]~46_combout\);

-- Location: LCFF_X37_Y18_N23
\nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[13]~46_combout\,
	ena => \nios_system_inst|the_processor_0|processor_0|p|IRin~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(6));

-- Location: LCCOMB_X38_Y16_N24
\nios_system_inst|the_processor_0|processor_0|p|Mux9~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Mux9~3_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(7) & ((\nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(1)) # 
-- ((\nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(8))))) # (!\nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(7) & (((!\nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(6) & 
-- !\nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(7),
	datab => \nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(1),
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(6),
	datad => \nios_system_inst|the_processor_0|processor_0|p|reg_IR|Q\(8),
	combout => \nios_system_inst|the_processor_0|processor_0|p|Mux9~3_combout\);

-- Location: LCCOMB_X37_Y16_N18
\nios_system_inst|the_processor_0|processor_0|p|Tstep|Q~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Tstep|Q~6_combout\ = (!\nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(0) & ((!\nios_system_inst|the_processor_0|processor_0|p|Mux9~3_combout\) # 
-- (!\nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(2),
	datac => \nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(0),
	datad => \nios_system_inst|the_processor_0|processor_0|p|Mux9~3_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|Tstep|Q~6_combout\);

-- Location: LCFF_X37_Y16_N19
\nios_system_inst|the_processor_0|processor_0|p|Tstep|Q[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_processor_0|processor_0|p|Tstep|Q~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(0));

-- Location: LCCOMB_X37_Y16_N0
\nios_system_inst|the_processor_0|processor_0|p|Tstep|Q~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Tstep|Q~5_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(0) & (\nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(1) $ 
-- ((\nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(2))))) # (!\nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(0) & (((\nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(2) & 
-- !\nios_system_inst|the_processor_0|processor_0|p|Mux9~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(1),
	datab => \nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(0),
	datac => \nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(2),
	datad => \nios_system_inst|the_processor_0|processor_0|p|Mux9~3_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|Tstep|Q~5_combout\);

-- Location: LCFF_X37_Y16_N1
\nios_system_inst|the_processor_0|processor_0|p|Tstep|Q[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_processor_0|processor_0|p|Tstep|Q~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(2));

-- Location: LCCOMB_X37_Y16_N20
\nios_system_inst|the_processor_0|processor_0|p|Mux27~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Mux27~6_combout\ = (!\nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(1) & ((\nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(2) & 
-- (\nios_system_inst|the_processor_0|processor_0|p|Mux27~5_combout\)) # (!\nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(2) & ((!\nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Mux27~5_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(2),
	datac => \nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(1),
	datad => \nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(0),
	combout => \nios_system_inst|the_processor_0|processor_0|p|Mux27~6_combout\);

-- Location: LCCOMB_X33_Y16_N0
\nios_system_inst|the_processor_0|processor_0|p|BusSel[2]\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|BusSel\(2) = (GLOBAL(\nios_system_inst|the_processor_0|processor_0|p|Mux7~2clkctrl_outclk\) & (\nios_system_inst|the_processor_0|processor_0|p|Mux27~6_combout\)) # 
-- (!GLOBAL(\nios_system_inst|the_processor_0|processor_0|p|Mux7~2clkctrl_outclk\) & ((\nios_system_inst|the_processor_0|processor_0|p|BusSel\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_processor_0|processor_0|p|Mux27~6_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|Mux7~2clkctrl_outclk\,
	datad => \nios_system_inst|the_processor_0|processor_0|p|BusSel\(2),
	combout => \nios_system_inst|the_processor_0|processor_0|p|BusSel\(2));

-- Location: LCCOMB_X35_Y16_N20
\nios_system_inst|the_processor_0|processor_0|p|Equal8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Equal8~0_combout\ = (!\nios_system_inst|the_processor_0|processor_0|p|BusSel\(3) & (\nios_system_inst|the_processor_0|processor_0|p|BusSel\(2) & 
-- (\nios_system_inst|the_processor_0|processor_0|p|Equal6~0_combout\ & !\nios_system_inst|the_processor_0|processor_0|p|BusSel\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|BusSel\(3),
	datab => \nios_system_inst|the_processor_0|processor_0|p|BusSel\(2),
	datac => \nios_system_inst|the_processor_0|processor_0|p|Equal6~0_combout\,
	datad => \nios_system_inst|the_processor_0|processor_0|p|BusSel\(4),
	combout => \nios_system_inst|the_processor_0|processor_0|p|Equal8~0_combout\);

-- Location: LCCOMB_X35_Y19_N30
\nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[15]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[15]~46_combout\ = \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[14]~45\ $ (\nios_system_inst|the_processor_0|processor_0|p|reg_7|Q\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q\(15),
	cin => \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[14]~45\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[15]~46_combout\);

-- Location: LCFF_X35_Y19_N31
\nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q[15]~46_combout\,
	sclr => \nios_system_inst|the_processor_0|processor_0|p|Rin\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q\(15));

-- Location: LCCOMB_X34_Y19_N8
\nios_system_inst|the_processor_0|processor_0|p|Selector0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Selector0~4_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Equal8~0_combout\ & \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_processor_0|processor_0|p|Equal8~0_combout\,
	datad => \nios_system_inst|the_processor_0|processor_0|p|reg_7|Q\(15),
	combout => \nios_system_inst|the_processor_0|processor_0|p|Selector0~4_combout\);

-- Location: LCFF_X33_Y17_N3
\nios_system_inst|the_processor_0|processor_0|p|reg_3|Q[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|Selector0~6_combout\,
	sload => VCC,
	ena => \nios_system_inst|the_processor_0|processor_0|p|Rin\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_3|Q\(15));

-- Location: LCFF_X33_Y17_N17
\nios_system_inst|the_processor_0|processor_0|p|reg_0|Q[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|Selector0~6_combout\,
	sload => VCC,
	ena => \nios_system_inst|the_processor_0|processor_0|p|Rin\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_0|Q\(15));

-- Location: LCCOMB_X33_Y17_N16
\nios_system_inst|the_processor_0|processor_0|p|Selector0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Selector0~5_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Equal4~0_combout\ & ((\nios_system_inst|the_processor_0|processor_0|p|reg_3|Q\(15)) # 
-- ((\nios_system_inst|the_processor_0|processor_0|p|reg_0|Q\(15) & \nios_system_inst|the_processor_0|processor_0|p|Equal1~2_combout\)))) # (!\nios_system_inst|the_processor_0|processor_0|p|Equal4~0_combout\ & 
-- (((\nios_system_inst|the_processor_0|processor_0|p|reg_0|Q\(15) & \nios_system_inst|the_processor_0|processor_0|p|Equal1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Equal4~0_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|reg_3|Q\(15),
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_0|Q\(15),
	datad => \nios_system_inst|the_processor_0|processor_0|p|Equal1~2_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|Selector0~5_combout\);

-- Location: LCFF_X37_Y18_N29
\nios_system_inst|the_processor_0|processor_0|p|reg_6|Q[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|Selector0~6_combout\,
	sload => VCC,
	ena => \nios_system_inst|the_processor_0|processor_0|p|Rin\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_6|Q\(15));

-- Location: LCCOMB_X37_Y18_N28
\nios_system_inst|the_processor_0|processor_0|p|Selector0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Selector0~0_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Equal10~1_combout\ & ((\nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[15]~52_combout\) # 
-- ((\nios_system_inst|the_processor_0|processor_0|p|Equal7~0_combout\ & \nios_system_inst|the_processor_0|processor_0|p|reg_6|Q\(15))))) # (!\nios_system_inst|the_processor_0|processor_0|p|Equal10~1_combout\ & 
-- (\nios_system_inst|the_processor_0|processor_0|p|Equal7~0_combout\ & (\nios_system_inst|the_processor_0|processor_0|p|reg_6|Q\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Equal10~1_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|Equal7~0_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_6|Q\(15),
	datad => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[15]~52_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|Selector0~0_combout\);

-- Location: LCCOMB_X32_Y18_N10
\nios_system_inst|the_processor_0|processor_0|p|Selector0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Selector0~6_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Selector0~3_combout\) # ((\nios_system_inst|the_processor_0|processor_0|p|Selector0~4_combout\) # 
-- ((\nios_system_inst|the_processor_0|processor_0|p|Selector0~5_combout\) # (\nios_system_inst|the_processor_0|processor_0|p|Selector0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Selector0~3_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|p|Selector0~4_combout\,
	datac => \nios_system_inst|the_processor_0|processor_0|p|Selector0~5_combout\,
	datad => \nios_system_inst|the_processor_0|processor_0|p|Selector0~0_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|Selector0~6_combout\);

-- Location: LCFF_X41_Y18_N1
\nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|Selector0~6_combout\,
	sload => VCC,
	ena => \nios_system_inst|the_processor_0|processor_0|p|ADDRin~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(15));

-- Location: LCCOMB_X41_Y18_N18
\nios_system_inst|the_SW_avalon_parallel_port_slave|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_SW_avalon_parallel_port_slave|Equal0~0_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(15) & (!\nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(4) & 
-- !\nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(15),
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(4),
	datad => \nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(14),
	combout => \nios_system_inst|the_SW_avalon_parallel_port_slave|Equal0~0_combout\);

-- Location: LCCOMB_X42_Y18_N20
\nios_system_inst|the_SW_avalon_parallel_port_slave|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_SW_avalon_parallel_port_slave|Equal0~1_combout\ = (!\nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(12) & (\nios_system_inst|the_SW_avalon_parallel_port_slave|Equal0~0_combout\ & 
-- \nios_system_inst|the_LED_avalon_parallel_port_slave|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(12),
	datab => \nios_system_inst|the_SW_avalon_parallel_port_slave|Equal0~0_combout\,
	datac => \nios_system_inst|the_LED_avalon_parallel_port_slave|Equal0~0_combout\,
	combout => \nios_system_inst|the_SW_avalon_parallel_port_slave|Equal0~1_combout\);

-- Location: LCCOMB_X49_Y19_N12
\nios_system_inst|the_SEGDISP|data~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_SEGDISP|data~0_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(0) & \nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(0),
	datad => \nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\,
	combout => \nios_system_inst|the_SEGDISP|data~0_combout\);

-- Location: LCCOMB_X50_Y19_N22
\nios_system_inst|the_LED|data[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_LED|data[0]~feeder_combout\ = \nios_system_inst|the_SEGDISP|data~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios_system_inst|the_SEGDISP|data~0_combout\,
	combout => \nios_system_inst|the_LED|data[0]~feeder_combout\);

-- Location: LCFF_X50_Y19_N23
\nios_system_inst|the_LED|data[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_LED|data[0]~feeder_combout\,
	ena => \nios_system_inst|the_LED|data[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_LED|data\(0));

-- Location: LCCOMB_X50_Y19_N16
\nios_system_inst|the_LED|data_in[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_LED|data_in[0]~feeder_combout\ = \nios_system_inst|the_LED|data\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios_system_inst|the_LED|data\(0),
	combout => \nios_system_inst|the_LED|data_in[0]~feeder_combout\);

-- Location: LCFF_X50_Y19_N17
\nios_system_inst|the_LED|data_in[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_LED|data_in[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_LED|data_in\(0));

-- Location: LCCOMB_X49_Y18_N18
\nios_system_inst|the_LED|readdata~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_LED|readdata~0_combout\ = (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\ & (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\ & 
-- (\nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\ & \nios_system_inst|the_LED|data_in\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\,
	datac => \nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\,
	datad => \nios_system_inst|the_LED|data_in\(0),
	combout => \nios_system_inst|the_LED|readdata~0_combout\);

-- Location: LCFF_X49_Y18_N19
\nios_system_inst|the_LED|readdata[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_LED|readdata~0_combout\,
	ena => \nios_system_inst|the_LED|readdata[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_LED|readdata\(0));

-- Location: LCCOMB_X42_Y18_N24
\nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[0]~2_combout\ = (\nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata~1_combout\ & (((\nios_system_inst|the_LED|readdata\(0)) # 
-- (!\nios_system_inst|the_LED_avalon_parallel_port_slave|Equal0~0_combout\)) # (!\nios_system_inst|the_LED_avalon_parallel_port_slave|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata~1_combout\,
	datab => \nios_system_inst|the_LED_avalon_parallel_port_slave|Equal0~1_combout\,
	datac => \nios_system_inst|the_LED|readdata\(0),
	datad => \nios_system_inst|the_LED_avalon_parallel_port_slave|Equal0~0_combout\,
	combout => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[0]~2_combout\);

-- Location: LCCOMB_X42_Y18_N6
\nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[0]~3_combout\ = (\nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[0]~2_combout\ & 
-- (\nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[0]~0_combout\ & ((\nios_system_inst|the_SW|readdata\(0)) # (!\nios_system_inst|the_SW_avalon_parallel_port_slave|Equal0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_SW_avalon_parallel_port_slave|Equal0~1_combout\,
	datab => \nios_system_inst|the_SW|readdata\(0),
	datac => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[0]~2_combout\,
	datad => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[0]~0_combout\,
	combout => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[0]~3_combout\);

-- Location: LCCOMB_X41_Y18_N4
\nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata~5_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(12)) # ((\nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(15)) # 
-- ((\nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(14)) # (\nios_system_inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(12),
	datab => \nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(15),
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_ADDR|Q\(14),
	datad => \nios_system_inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(1),
	combout => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata~5_combout\);

-- Location: LCCOMB_X42_Y18_N16
\nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[1]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[1]~6_combout\ = (\nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata~5_combout\ & ((\nios_system_inst|the_LED|readdata\(1)) # 
-- ((!\nios_system_inst|the_LED_avalon_parallel_port_slave|Equal0~1_combout\) # (!\nios_system_inst|the_LED_avalon_parallel_port_slave|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_LED|readdata\(1),
	datab => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata~5_combout\,
	datac => \nios_system_inst|the_LED_avalon_parallel_port_slave|Equal0~0_combout\,
	datad => \nios_system_inst|the_LED_avalon_parallel_port_slave|Equal0~1_combout\,
	combout => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[1]~6_combout\);

-- Location: LCCOMB_X37_Y17_N16
\nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[1]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[1]~7_combout\ = (\nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[1]~6_combout\ & 
-- (\nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[1]~4_combout\ & ((\nios_system_inst|the_SW|readdata\(1)) # (!\nios_system_inst|the_SW_avalon_parallel_port_slave|Equal0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[1]~6_combout\,
	datab => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[1]~4_combout\,
	datac => \nios_system_inst|the_SW|readdata\(1),
	datad => \nios_system_inst|the_SW_avalon_parallel_port_slave|Equal0~1_combout\,
	combout => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[1]~7_combout\);

-- Location: LCCOMB_X34_Y18_N16
\nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[2]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[2]~11_combout\ = (\nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[2]~10_combout\ & 
-- (\nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[2]~8_combout\ & ((\nios_system_inst|the_SW|readdata\(2)) # (!\nios_system_inst|the_SW_avalon_parallel_port_slave|Equal0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[2]~10_combout\,
	datab => \nios_system_inst|the_SW|readdata\(2),
	datac => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[2]~8_combout\,
	datad => \nios_system_inst|the_SW_avalon_parallel_port_slave|Equal0~1_combout\,
	combout => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[2]~11_combout\);

-- Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(6),
	combout => \SW~combout\(6));

-- Location: LCFF_X30_Y18_N1
\nios_system_inst|the_SW|data_in[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \SW~combout\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_SW|data_in\(6));

-- Location: LCCOMB_X38_Y18_N2
\nios_system_inst|the_SW|readdata~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_SW|readdata~7_combout\ = (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\ & (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\ & (\nios_system_inst|the_SW|data_in\(6) & 
-- \nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\,
	datac => \nios_system_inst|the_SW|data_in\(6),
	datad => \nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\,
	combout => \nios_system_inst|the_SW|readdata~7_combout\);

-- Location: LCFF_X38_Y18_N3
\nios_system_inst|the_SW|readdata[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_SW|readdata~7_combout\,
	ena => \nios_system_inst|the_SW|readdata[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_SW|readdata\(6));

-- Location: LCCOMB_X49_Y19_N0
\nios_system_inst|the_SEGDISP|data~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_SEGDISP|data~7_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(6) & \nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(6),
	datad => \nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\,
	combout => \nios_system_inst|the_SEGDISP|data~7_combout\);

-- Location: LCCOMB_X50_Y19_N2
\nios_system_inst|the_LED|data[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_LED|data[6]~feeder_combout\ = \nios_system_inst|the_SEGDISP|data~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios_system_inst|the_SEGDISP|data~7_combout\,
	combout => \nios_system_inst|the_LED|data[6]~feeder_combout\);

-- Location: LCFF_X50_Y19_N3
\nios_system_inst|the_LED|data[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_LED|data[6]~feeder_combout\,
	ena => \nios_system_inst|the_LED|data[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_LED|data\(6));

-- Location: LCFF_X51_Y18_N17
\nios_system_inst|the_LED|data_in[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_LED|data\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_LED|data_in\(6));

-- Location: LCCOMB_X49_Y18_N26
\nios_system_inst|the_LED|readdata~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_LED|readdata~7_combout\ = (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\ & (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\ & 
-- (\nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\ & \nios_system_inst|the_LED|data_in\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\,
	datac => \nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\,
	datad => \nios_system_inst|the_LED|data_in\(6),
	combout => \nios_system_inst|the_LED|readdata~7_combout\);

-- Location: LCFF_X49_Y18_N27
\nios_system_inst|the_LED|readdata[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_LED|readdata~7_combout\,
	ena => \nios_system_inst|the_LED|readdata[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_LED|readdata\(6));

-- Location: LCCOMB_X40_Y18_N16
\nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[6]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[6]~24_combout\ = (\nios_system_inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(6) & (((\nios_system_inst|the_LED|readdata\(6))) # 
-- (!\nios_system_inst|the_LED_avalon_parallel_port_slave|Equal0~2_combout\))) # (!\nios_system_inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(6) & (!\nios_system_inst|the_onchip_memory2_0_s1|Equal0~0_combout\ & 
-- ((\nios_system_inst|the_LED|readdata\(6)) # (!\nios_system_inst|the_LED_avalon_parallel_port_slave|Equal0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(6),
	datab => \nios_system_inst|the_LED_avalon_parallel_port_slave|Equal0~2_combout\,
	datac => \nios_system_inst|the_LED|readdata\(6),
	datad => \nios_system_inst|the_onchip_memory2_0_s1|Equal0~0_combout\,
	combout => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[6]~24_combout\);

-- Location: LCFF_X45_Y19_N15
\nios_system_inst|the_peripheral_0|peripheral_0|asc|line_colour[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(6),
	sload => VCC,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_colour[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_colour\(6));

-- Location: LCFF_X46_Y19_N29
\nios_system_inst|the_peripheral_0|peripheral_0|asc|line_end[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(6),
	sload => VCC,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_end[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_end\(6));

-- Location: LCCOMB_X46_Y19_N22
\nios_system_inst|the_peripheral_0|peripheral_0|asc|mode[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|asc|mode[6]~feeder_combout\ = \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(6),
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|mode[6]~feeder_combout\);

-- Location: LCFF_X46_Y19_N23
\nios_system_inst|the_peripheral_0|peripheral_0|asc|mode[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|asc|mode[6]~feeder_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|asc|mode[15]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|mode\(6));

-- Location: LCCOMB_X46_Y19_N28
\nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux25~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux25~2_combout\ = (\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[4]~4_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[4]~5_combout\) # 
-- ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|line_end\(6))))) # (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[4]~4_combout\ & (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[4]~5_combout\ & 
-- ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|mode\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[4]~4_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[4]~5_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_end\(6),
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|asc|mode\(6),
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux25~2_combout\);

-- Location: LCCOMB_X45_Y19_N14
\nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux25~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux25~3_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[4]~5_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux25~2_combout\ & 
-- ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|line_colour\(6)))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux25~2_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|asc|line_start\(6))))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[4]~5_combout\ & (((\nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux25~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_start\(6),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[4]~5_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_colour\(6),
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux25~2_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux25~3_combout\);

-- Location: LCCOMB_X45_Y18_N26
\nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux25~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux25~4_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux25~3_combout\ & ((\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[4]~4_combout\) # 
-- (\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\ $ (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\,
	datab => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[4]~4_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux25~3_combout\,
	datad => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux25~4_combout\);

-- Location: LCFF_X45_Y18_N27
\nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|asc|Mux25~4_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata\(6));

-- Location: LCCOMB_X49_Y18_N0
\nios_system_inst|the_SEGDISP|readdata~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_SEGDISP|readdata~7_combout\ = (\nios_system_inst|the_SEGDISP|data_in\(6) & (!\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\ & (\nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\ & 
-- !\nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_SEGDISP|data_in\(6),
	datab => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[3]~2_combout\,
	datac => \nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\,
	datad => \nios_system_inst|the_processor_0|processor_0|amc|avalon_address[2]~3_combout\,
	combout => \nios_system_inst|the_SEGDISP|readdata~7_combout\);

-- Location: LCFF_X49_Y18_N1
\nios_system_inst|the_SEGDISP|readdata[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_SEGDISP|readdata~7_combout\,
	ena => \nios_system_inst|the_SEGDISP|readdata[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_SEGDISP|readdata\(6));

-- Location: LCCOMB_X40_Y18_N22
\nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[6]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[6]~23_combout\ = (\nios_system_inst|the_SEGDISP_avalon_parallel_port_slave|Equal0~1_combout\ & (\nios_system_inst|the_SEGDISP|readdata\(6) & 
-- ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata\(6)) # (!\nios_system_inst|the_peripheral_0_s1|Equal0~0_combout\)))) # (!\nios_system_inst|the_SEGDISP_avalon_parallel_port_slave|Equal0~1_combout\ & 
-- (((\nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata\(6))) # (!\nios_system_inst|the_peripheral_0_s1|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_SEGDISP_avalon_parallel_port_slave|Equal0~1_combout\,
	datab => \nios_system_inst|the_peripheral_0_s1|Equal0~0_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|asc|readdata\(6),
	datad => \nios_system_inst|the_SEGDISP|readdata\(6),
	combout => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[6]~23_combout\);

-- Location: LCCOMB_X40_Y18_N18
\nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[6]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[6]~25_combout\ = (\nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[6]~24_combout\ & 
-- (\nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[6]~23_combout\ & ((\nios_system_inst|the_SW|readdata\(6)) # (!\nios_system_inst|the_SW_avalon_parallel_port_slave|Equal0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_SW|readdata\(6),
	datab => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[6]~24_combout\,
	datac => \nios_system_inst|the_SW_avalon_parallel_port_slave|Equal0~1_combout\,
	datad => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[6]~23_combout\,
	combout => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[6]~25_combout\);

-- Location: LCCOMB_X37_Y16_N8
\nios_system_inst|the_processor_0|processor_0|p|Mux9~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_processor_0|processor_0|p|Mux9~4_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(2) & ((\nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(0) & (\nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(1))) 
-- # (!\nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(0) & ((\nios_system_inst|the_processor_0|processor_0|p|Mux9~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(0),
	datab => \nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(1),
	datac => \nios_system_inst|the_processor_0|processor_0|p|Tstep|Q\(2),
	datad => \nios_system_inst|the_processor_0|processor_0|p|Mux9~3_combout\,
	combout => \nios_system_inst|the_processor_0|processor_0|p|Mux9~4_combout\);

-- Location: LCFF_X49_Y19_N13
\nios_system_inst|the_SEGDISP|data[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_SEGDISP|data~0_combout\,
	ena => \nios_system_inst|the_SEGDISP|data[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_SEGDISP|data\(0));

-- Location: LCCOMB_X49_Y15_N8
\nios_system_inst|the_SEGDISP|data_out[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_SEGDISP|data_out[0]~feeder_combout\ = \nios_system_inst|the_SEGDISP|data\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios_system_inst|the_SEGDISP|data\(0),
	combout => \nios_system_inst|the_SEGDISP|data_out[0]~feeder_combout\);

-- Location: LCFF_X49_Y15_N9
\nios_system_inst|the_SEGDISP|data_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_SEGDISP|data_out[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_SEGDISP|data_out\(0));

-- Location: LCCOMB_X49_Y19_N6
\nios_system_inst|the_SEGDISP|data~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_SEGDISP|data~2_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(1) & \nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(1),
	datad => \nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\,
	combout => \nios_system_inst|the_SEGDISP|data~2_combout\);

-- Location: LCFF_X49_Y19_N7
\nios_system_inst|the_SEGDISP|data[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_SEGDISP|data~2_combout\,
	ena => \nios_system_inst|the_SEGDISP|data[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_SEGDISP|data\(1));

-- Location: LCCOMB_X49_Y15_N10
\nios_system_inst|the_SEGDISP|data_out[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_SEGDISP|data_out[1]~feeder_combout\ = \nios_system_inst|the_SEGDISP|data\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios_system_inst|the_SEGDISP|data\(1),
	combout => \nios_system_inst|the_SEGDISP|data_out[1]~feeder_combout\);

-- Location: LCFF_X49_Y15_N11
\nios_system_inst|the_SEGDISP|data_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_SEGDISP|data_out[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_SEGDISP|data_out\(1));

-- Location: LCFF_X49_Y19_N25
\nios_system_inst|the_SEGDISP|data[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_SEGDISP|data~3_combout\,
	ena => \nios_system_inst|the_SEGDISP|data[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_SEGDISP|data\(2));

-- Location: LCCOMB_X49_Y15_N20
\nios_system_inst|the_SEGDISP|data_out[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_SEGDISP|data_out[2]~feeder_combout\ = \nios_system_inst|the_SEGDISP|data\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios_system_inst|the_SEGDISP|data\(2),
	combout => \nios_system_inst|the_SEGDISP|data_out[2]~feeder_combout\);

-- Location: LCFF_X49_Y15_N21
\nios_system_inst|the_SEGDISP|data_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_SEGDISP|data_out[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_SEGDISP|data_out\(2));

-- Location: LCFF_X49_Y19_N3
\nios_system_inst|the_SEGDISP|data[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_SEGDISP|data~4_combout\,
	ena => \nios_system_inst|the_SEGDISP|data[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_SEGDISP|data\(3));

-- Location: LCFF_X49_Y15_N31
\nios_system_inst|the_SEGDISP|data_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_SEGDISP|data\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_SEGDISP|data_out\(3));

-- Location: LCCOMB_X49_Y19_N20
\nios_system_inst|the_SEGDISP|data~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_SEGDISP|data~5_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(4) & \nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(4),
	datad => \nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\,
	combout => \nios_system_inst|the_SEGDISP|data~5_combout\);

-- Location: LCFF_X49_Y19_N21
\nios_system_inst|the_SEGDISP|data[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_SEGDISP|data~5_combout\,
	ena => \nios_system_inst|the_SEGDISP|data[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_SEGDISP|data\(4));

-- Location: LCFF_X49_Y15_N17
\nios_system_inst|the_SEGDISP|data_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_SEGDISP|data\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_SEGDISP|data_out\(4));

-- Location: LCCOMB_X49_Y19_N14
\nios_system_inst|the_SEGDISP|data~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_SEGDISP|data~6_combout\ = (\nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(5) & \nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(5),
	datad => \nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\,
	combout => \nios_system_inst|the_SEGDISP|data~6_combout\);

-- Location: LCFF_X49_Y19_N15
\nios_system_inst|the_SEGDISP|data[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_SEGDISP|data~6_combout\,
	ena => \nios_system_inst|the_SEGDISP|data[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_SEGDISP|data\(5));

-- Location: LCCOMB_X49_Y15_N26
\nios_system_inst|the_SEGDISP|data_out[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_SEGDISP|data_out[5]~feeder_combout\ = \nios_system_inst|the_SEGDISP|data\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios_system_inst|the_SEGDISP|data\(5),
	combout => \nios_system_inst|the_SEGDISP|data_out[5]~feeder_combout\);

-- Location: LCFF_X49_Y15_N27
\nios_system_inst|the_SEGDISP|data_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_SEGDISP|data_out[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_SEGDISP|data_out\(5));

-- Location: LCFF_X49_Y19_N1
\nios_system_inst|the_SEGDISP|data[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_SEGDISP|data~7_combout\,
	ena => \nios_system_inst|the_SEGDISP|data[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_SEGDISP|data\(6));

-- Location: LCFF_X49_Y15_N5
\nios_system_inst|the_SEGDISP|data_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_SEGDISP|data\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_SEGDISP|data_out\(6));

-- Location: LCCOMB_X50_Y18_N0
\nios_system_inst|the_SEGDISP|data_out[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_SEGDISP|data_out[8]~feeder_combout\ = \nios_system_inst|the_SEGDISP|data\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios_system_inst|the_SEGDISP|data\(8),
	combout => \nios_system_inst|the_SEGDISP|data_out[8]~feeder_combout\);

-- Location: LCFF_X50_Y18_N1
\nios_system_inst|the_SEGDISP|data_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_SEGDISP|data_out[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_SEGDISP|data_out\(8));

-- Location: LCFF_X50_Y18_N19
\nios_system_inst|the_SEGDISP|data_out[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_SEGDISP|data\(9),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_SEGDISP|data_out\(9));

-- Location: LCFF_X50_Y18_N5
\nios_system_inst|the_SEGDISP|data_out[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_SEGDISP|data\(10),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_SEGDISP|data_out\(10));

-- Location: LCFF_X49_Y15_N7
\nios_system_inst|the_SEGDISP|data_out[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_SEGDISP|data\(11),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_SEGDISP|data_out\(11));

-- Location: LCFF_X47_Y19_N23
\nios_system_inst|the_SEGDISP|data[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_SEGDISP|data~12_combout\,
	ena => \nios_system_inst|the_SEGDISP|data[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_SEGDISP|data\(12));

-- Location: LCCOMB_X47_Y19_N28
\nios_system_inst|the_SEGDISP|data_out[12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_SEGDISP|data_out[12]~feeder_combout\ = \nios_system_inst|the_SEGDISP|data\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios_system_inst|the_SEGDISP|data\(12),
	combout => \nios_system_inst|the_SEGDISP|data_out[12]~feeder_combout\);

-- Location: LCFF_X47_Y19_N29
\nios_system_inst|the_SEGDISP|data_out[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_SEGDISP|data_out[12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_SEGDISP|data_out\(12));

-- Location: LCFF_X47_Y19_N3
\nios_system_inst|the_SEGDISP|data_out[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_SEGDISP|data\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_SEGDISP|data_out\(13));

-- Location: LCCOMB_X49_Y19_N16
\nios_system_inst|the_SEGDISP|data_out[14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_SEGDISP|data_out[14]~feeder_combout\ = \nios_system_inst|the_SEGDISP|data\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios_system_inst|the_SEGDISP|data\(14),
	combout => \nios_system_inst|the_SEGDISP|data_out[14]~feeder_combout\);

-- Location: LCFF_X49_Y19_N17
\nios_system_inst|the_SEGDISP|data_out[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_SEGDISP|data_out[14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_SEGDISP|data_out\(14));

-- Location: PLL_1
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|mypll|altpll_component|pll\ : cycloneii_pll
-- pragma translate_off
GENERIC MAP (
	bandwidth => 0,
	bandwidth_type => "low",
	c0_high => 16,
	c0_initial => 1,
	c0_low => 16,
	c0_mode => "even",
	c0_ph => 0,
	c1_mode => "bypass",
	c1_ph => 0,
	c2_mode => "bypass",
	c2_ph => 0,
	charge_pump_current => 80,
	clk0_counter => "c0",
	clk0_divide_by => 2,
	clk0_duty_cycle => 50,
	clk0_multiply_by => 1,
	clk0_phase_shift => "0",
	clk1_duty_cycle => 50,
	clk1_phase_shift => "0",
	clk2_duty_cycle => 50,
	clk2_phase_shift => "0",
	compensate_clock => "clk0",
	gate_lock_counter => 0,
	gate_lock_signal => "no",
	inclk0_input_frequency => 20000,
	inclk1_input_frequency => 20000,
	invalid_lock_multiplier => 5,
	loop_filter_c => 3,
	loop_filter_r => " 2.500000",
	m => 16,
	m_initial => 1,
	m_ph => 0,
	n => 1,
	operation_mode => "normal",
	pfd_max => 100000,
	pfd_min => 2484,
	pll_compensation_delay => 5370,
	self_reset_on_gated_loss_lock => "off",
	sim_gate_lock_device_behavior => "off",
	simulation_type => "timing",
	valid_lock_multiplier => 1,
	vco_center => 1333,
	vco_max => 2000,
	vco_min => 1000)
-- pragma translate_on
PORT MAP (
	inclk => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|mypll|altpll_component|pll_INCLK_bus\,
	clk => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|mypll|altpll_component|pll_CLK_bus\);

-- Location: CLKCTRL_G3
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|mypll|altpll_component|_clk0~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|mypll|altpll_component|_clk0~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|mypll|altpll_component|_clk0~clkctrl_outclk\);

-- Location: LCCOMB_X22_Y16_N0
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add0~0_combout\ = \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(0) $ (VCC)
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add0~1\ = CARRY(\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(0),
	datad => VCC,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add0~0_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add0~1\);

-- Location: LCFF_X22_Y16_N1
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|mypll|altpll_component|_clk0~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add0~0_combout\,
	aclr => \nios_system_inst|nios_system_reset_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(0));

-- Location: LCCOMB_X22_Y16_N2
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add0~2_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(1) & (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add0~1\)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(1) & ((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add0~1\) # (GND)))
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add0~3\ = CARRY((!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add0~1\) # (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(1),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add0~1\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add0~2_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add0~3\);

-- Location: LCFF_X22_Y16_N3
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|mypll|altpll_component|_clk0~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add0~2_combout\,
	aclr => \nios_system_inst|nios_system_reset_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(1));

-- Location: LCCOMB_X22_Y16_N4
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add0~4_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(2) & (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add0~3\ $ (GND))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(2) & (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add0~3\ & VCC))
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add0~5\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(2) & !\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(2),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add0~3\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add0~4_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add0~5\);

-- Location: LCFF_X22_Y16_N5
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|mypll|altpll_component|_clk0~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add0~4_combout\,
	aclr => \nios_system_inst|nios_system_reset_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(2));

-- Location: LCCOMB_X22_Y16_N6
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add0~6_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(3) & (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add0~5\)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(3) & ((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add0~5\) # (GND)))
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add0~7\ = CARRY((!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add0~5\) # (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(3),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add0~5\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add0~6_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add0~7\);

-- Location: LCFF_X22_Y16_N7
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|mypll|altpll_component|_clk0~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add0~6_combout\,
	aclr => \nios_system_inst|nios_system_reset_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(3));

-- Location: LCCOMB_X22_Y16_N8
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add0~8_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(4) & (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add0~7\ $ (GND))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(4) & (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add0~7\ & VCC))
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add0~9\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(4) & !\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(4),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add0~7\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add0~8_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add0~9\);

-- Location: LCFF_X22_Y16_N9
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|mypll|altpll_component|_clk0~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add0~8_combout\,
	aclr => \nios_system_inst|nios_system_reset_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(4));

-- Location: LCCOMB_X22_Y16_N10
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add0~10_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(5) & (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add0~9\)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(5) & ((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add0~9\) # (GND)))
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add0~11\ = CARRY((!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add0~9\) # (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(5),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add0~9\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add0~10_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add0~11\);

-- Location: LCCOMB_X23_Y16_N18
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter~2_combout\ = (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Equal0~2_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add0~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Equal0~2_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add0~10_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter~2_combout\);

-- Location: LCFF_X23_Y16_N19
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|mypll|altpll_component|_clk0~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter~2_combout\,
	aclr => \nios_system_inst|nios_system_reset_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(5));

-- Location: LCCOMB_X22_Y16_N12
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add0~12_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(6) & (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add0~11\ $ (GND))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(6) & (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add0~11\ & VCC))
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add0~13\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(6) & !\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(6),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add0~11\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add0~12_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add0~13\);

-- Location: LCCOMB_X22_Y16_N14
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add0~14_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(7) & (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add0~13\)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(7) & ((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add0~13\) # (GND)))
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add0~15\ = CARRY((!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add0~13\) # (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(7),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add0~13\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add0~14_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add0~15\);

-- Location: LCFF_X22_Y16_N15
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|mypll|altpll_component|_clk0~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add0~14_combout\,
	aclr => \nios_system_inst|nios_system_reset_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(7));

-- Location: LCCOMB_X22_Y16_N16
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add0~16_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(8) & (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add0~15\ $ (GND))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(8) & (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add0~15\ & VCC))
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add0~17\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(8) & !\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(8),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add0~15\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add0~16_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add0~17\);

-- Location: LCCOMB_X23_Y16_N0
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter~1_combout\ = (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Equal0~2_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add0~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Equal0~2_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add0~16_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter~1_combout\);

-- Location: LCFF_X23_Y16_N1
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|mypll|altpll_component|_clk0~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter~1_combout\,
	aclr => \nios_system_inst|nios_system_reset_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(8));

-- Location: LCCOMB_X22_Y17_N8
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Equal0~1_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(9) & (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(4) & 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(7) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(9),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(4),
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(7),
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(8),
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Equal0~1_combout\);

-- Location: LCCOMB_X22_Y16_N26
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Equal0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Equal0~2_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Equal0~0_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(2) & 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(3) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Equal0~0_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(2),
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(3),
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Equal0~1_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Equal0~2_combout\);

-- Location: LCCOMB_X22_Y17_N12
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add1~2_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(1) & (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add1~1\)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(1) & ((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add1~1\) # (GND)))
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add1~3\ = CARRY((!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add1~1\) # (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(1),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add1~1\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add1~2_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add1~3\);

-- Location: LCCOMB_X22_Y17_N14
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add1~4_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(2) & (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add1~3\ $ (GND))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(2) & (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add1~3\ & VCC))
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add1~5\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(2) & !\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(2),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add1~3\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add1~4_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add1~5\);

-- Location: LCCOMB_X22_Y17_N26
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add1~16_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(8) & (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add1~15\ $ (GND))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(8) & (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add1~15\ & VCC))
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add1~17\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(8) & !\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(8),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add1~15\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add1~16_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add1~17\);

-- Location: LCCOMB_X22_Y17_N28
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add1~18_combout\ = \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(9) $ (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add1~17\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(9),
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add1~17\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add1~18_combout\);

-- Location: LCCOMB_X22_Y17_N4
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter~2_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add1~18_combout\ & !\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|always1~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add1~18_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|always1~3_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter~2_combout\);

-- Location: LCFF_X22_Y17_N5
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|mypll|altpll_component|_clk0~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter~2_combout\,
	aclr => \nios_system_inst|nios_system_reset_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(9));

-- Location: LCCOMB_X23_Y17_N22
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|always1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|always1~0_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(2) & (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(9) & 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(3) & !\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(2),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(9),
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(3),
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(4),
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|always1~0_combout\);

-- Location: LCCOMB_X22_Y17_N30
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter~3_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add1~0_combout\ & !\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|always1~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add1~0_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|always1~3_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter~3_combout\);

-- Location: LCFF_X22_Y17_N31
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|mypll|altpll_component|_clk0~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter~3_combout\,
	aclr => \nios_system_inst|nios_system_reset_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(0));

-- Location: LCCOMB_X22_Y17_N24
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add1~14_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(7) & (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add1~13\)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(7) & ((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add1~13\) # (GND)))
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add1~15\ = CARRY((!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add1~13\) # (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(7),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add1~13\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add1~14_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add1~15\);

-- Location: LCFF_X22_Y17_N25
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|mypll|altpll_component|_clk0~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add1~14_combout\,
	aclr => \nios_system_inst|nios_system_reset_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(7));

-- Location: LCCOMB_X23_Y17_N24
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|always1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|always1~1_combout\ = (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(1) & (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(8) & 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(0) & !\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(1),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(8),
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(0),
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(7),
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|always1~1_combout\);

-- Location: LCCOMB_X22_Y17_N20
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add1~10_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(5) & (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add1~9\)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(5) & ((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add1~9\) # (GND)))
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add1~11\ = CARRY((!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add1~9\) # (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(5),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add1~9\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add1~10_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add1~11\);

-- Location: LCFF_X22_Y17_N21
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|mypll|altpll_component|_clk0~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add1~10_combout\,
	aclr => \nios_system_inst|nios_system_reset_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(5));

-- Location: LCCOMB_X23_Y17_N26
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|always1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|always1~2_combout\ = (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(5) & !\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(5),
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(6),
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|always1~2_combout\);

-- Location: LCCOMB_X23_Y17_N20
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|always1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|always1~3_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Equal0~2_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|always1~0_combout\ & 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|always1~1_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|always1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Equal0~2_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|always1~0_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|always1~1_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|always1~2_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|always1~3_combout\);

-- Location: LCCOMB_X22_Y17_N2
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter~1_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add1~4_combout\ & !\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|always1~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add1~4_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|always1~3_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter~1_combout\);

-- Location: LCFF_X22_Y17_N3
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|mypll|altpll_component|_clk0~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter~1_combout\,
	aclr => \nios_system_inst|nios_system_reset_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(2));

-- Location: LCCOMB_X22_Y17_N16
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add1~6_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(3) & (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add1~5\)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(3) & ((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add1~5\) # (GND)))
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add1~7\ = CARRY((!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add1~5\) # (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(3),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add1~5\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add1~6_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add1~7\);

-- Location: LCCOMB_X22_Y17_N0
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter~0_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add1~6_combout\ & !\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|always1~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add1~6_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|always1~3_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter~0_combout\);

-- Location: LCFF_X22_Y17_N1
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|mypll|altpll_component|_clk0~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter~0_combout\,
	aclr => \nios_system_inst|nios_system_reset_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(3));

-- Location: LCCOMB_X22_Y17_N18
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add1~8_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(4) & (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add1~7\ $ (GND))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(4) & (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add1~7\ & VCC))
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add1~9\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(4) & !\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(4),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add1~7\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add1~8_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add1~9\);

-- Location: LCFF_X22_Y17_N19
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|mypll|altpll_component|_clk0~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add1~8_combout\,
	aclr => \nios_system_inst|nios_system_reset_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(4));

-- Location: LCCOMB_X22_Y17_N22
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add1~12_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(6) & (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add1~11\ $ (GND))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(6) & (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add1~11\ & VCC))
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add1~13\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(6) & !\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(6),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add1~11\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add1~12_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add1~13\);

-- Location: LCFF_X22_Y17_N23
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|mypll|altpll_component|_clk0~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add1~12_combout\,
	aclr => \nios_system_inst|nios_system_reset_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(6));

-- Location: LCFF_X22_Y17_N27
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|mypll|altpll_component|_clk0~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add1~16_combout\,
	aclr => \nios_system_inst|nios_system_reset_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(8));

-- Location: LCCOMB_X23_Y17_N28
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|VGA_VS1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|VGA_VS1~0_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(6) & (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(8) & 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(5) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(6),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(8),
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(5),
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(7),
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|VGA_VS1~0_combout\);

-- Location: LCCOMB_X19_Y17_N2
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|VGA_BLANK1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|VGA_BLANK1~1_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|VGA_BLANK1~0_combout\ & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|VGA_VS1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|VGA_BLANK1~0_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|VGA_VS1~0_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|VGA_BLANK1~1_combout\);

-- Location: LCFF_X19_Y17_N3
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|VGA_BLANK1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|mypll|altpll_component|_clk0~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|VGA_BLANK1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|VGA_BLANK1~regout\);

-- Location: LCCOMB_X19_Y17_N16
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|VGA_BLANK~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|VGA_BLANK~feeder_combout\ = \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|VGA_BLANK1~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|VGA_BLANK1~regout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|VGA_BLANK~feeder_combout\);

-- Location: LCFF_X19_Y17_N17
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|VGA_BLANK\ : cycloneii_lcell_ff
PORT MAP (
	clk => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|mypll|altpll_component|_clk0~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|VGA_BLANK~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|VGA_BLANK~regout\);

-- Location: LCFF_X22_Y17_N13
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|mypll|altpll_component|_clk0~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add1~2_combout\,
	aclr => \nios_system_inst|nios_system_reset_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(1));

-- Location: LCCOMB_X23_Y17_N4
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~2_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(2) & 
-- ((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(4) & (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~1\ & VCC)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(4) & (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~1\)))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(2) & ((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(4) & 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~1\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(4) & 
-- ((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~1\) # (GND)))))
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~3\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(2) & 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(4) & !\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~1\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(2) 
-- & ((!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~1\) # (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(2),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(4),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~1\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~2_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~3\);

-- Location: LCCOMB_X23_Y17_N6
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~4_combout\ = ((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(3) $ 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(5) $ (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~3\)))) # (GND)
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~5\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(3) & 
-- ((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(5)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~3\))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(3) & (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(5) & !\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(3),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(5),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~3\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~4_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~5\);

-- Location: LCCOMB_X23_Y17_N16
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~14_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(8) & 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~13\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(8) & 
-- ((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~13\) # (GND)))
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~15\ = CARRY((!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~13\) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(8),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~13\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~14_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~15\);

-- Location: LCCOMB_X23_Y17_N18
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~16_combout\ = !\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~15\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~16_combout\);

-- Location: LCCOMB_X22_Y16_N18
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add0~18_combout\ = \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add0~17\ $ (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(9),
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add0~17\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add0~18_combout\);

-- Location: LCCOMB_X22_Y16_N28
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter~0_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add0~18_combout\ & !\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Equal0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add0~18_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Equal0~2_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter~0_combout\);

-- Location: LCFF_X22_Y16_N29
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|mypll|altpll_component|_clk0~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter~0_combout\,
	aclr => \nios_system_inst|nios_system_reset_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(9));

-- Location: LCCOMB_X24_Y17_N0
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[6]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[6]~0_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(7) & 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(1) $ (VCC))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(7) & (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(1) & VCC))
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[6]~1\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(7) & 
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(7),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(1),
	datad => VCC,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[6]~0_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[6]~1\);

-- Location: LCCOMB_X24_Y17_N2
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[7]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[7]~2_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(2) & 
-- ((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(8) & (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[6]~1\ & VCC)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(8) & (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[6]~1\)))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(2) & ((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(8) & 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[6]~1\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(8) & 
-- ((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[6]~1\) # (GND)))))
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[7]~3\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(2) & 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(8) & !\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[6]~1\)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(2) & ((!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[6]~1\) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(2),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(8),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[6]~1\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[7]~2_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[7]~3\);

-- Location: LCCOMB_X24_Y17_N4
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[8]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[8]~4_combout\ = ((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~0_combout\ $ 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(9) $ (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[7]~3\)))) # (GND)
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[8]~5\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~0_combout\ & 
-- ((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(9)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[7]~3\))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~0_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(9) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[7]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~0_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(9),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[7]~3\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[8]~4_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[8]~5\);

-- Location: LCCOMB_X24_Y17_N6
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[9]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[9]~6_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~2_combout\ & 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[8]~5\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~2_combout\ & 
-- ((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[8]~5\) # (GND)))
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[9]~7\ = CARRY((!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[8]~5\) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~2_combout\,
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[8]~5\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[9]~6_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[9]~7\);

-- Location: LCCOMB_X24_Y17_N8
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[10]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[10]~8_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~4_combout\ & 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[9]~7\ $ (GND))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~4_combout\ & 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[9]~7\ & VCC))
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[10]~9\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~4_combout\ & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[9]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~4_combout\,
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[9]~7\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[10]~8_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[10]~9\);

-- Location: LCCOMB_X24_Y17_N10
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[11]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[11]~10_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~6_combout\ & 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[10]~9\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~6_combout\ & 
-- ((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[10]~9\) # (GND)))
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[11]~11\ = CARRY((!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[10]~9\) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~6_combout\,
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[10]~9\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[11]~10_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[11]~11\);

-- Location: LCCOMB_X24_Y17_N12
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[12]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[12]~12_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~8_combout\ & 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[11]~11\ $ (GND))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~8_combout\ & 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[11]~11\ & VCC))
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[12]~13\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~8_combout\ & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[11]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~8_combout\,
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[11]~11\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[12]~12_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[12]~13\);

-- Location: LCCOMB_X24_Y17_N14
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[13]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[13]~14_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~10_combout\ & 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[12]~13\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~10_combout\ & 
-- ((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[12]~13\) # (GND)))
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[13]~15\ = CARRY((!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[12]~13\) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~10_combout\,
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[12]~13\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[13]~14_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[13]~15\);

-- Location: LCCOMB_X24_Y17_N16
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[14]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[14]~16_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~12_combout\ & 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[13]~15\ $ (GND))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~12_combout\ & 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[13]~15\ & VCC))
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[14]~17\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~12_combout\ & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[13]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~12_combout\,
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[13]~15\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[14]~16_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[14]~17\);

-- Location: LCCOMB_X24_Y17_N18
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[15]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[15]~18_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~14_combout\ & 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[14]~17\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~14_combout\ & 
-- ((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[14]~17\) # (GND)))
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[15]~19\ = CARRY((!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[14]~17\) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~14_combout\,
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[14]~17\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[15]~18_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[15]~19\);

-- Location: LCCOMB_X24_Y17_N20
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[16]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[16]~20_combout\ = \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[15]~19\ $ 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|Add0~16_combout\,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[15]~19\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[16]~20_combout\);

-- Location: LCFF_X24_Y17_N21
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|address_reg_a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|mypll|altpll_component|_clk0~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[16]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|address_reg_a\(4));

-- Location: LCFF_X24_Y21_N13
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|mypll|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|address_reg_a\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(4));

-- Location: LCFF_X24_Y17_N17
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|address_reg_a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|mypll|altpll_component|_clk0~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[14]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|address_reg_a\(2));

-- Location: LCFF_X24_Y21_N19
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|mypll|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|address_reg_a\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(2));

-- Location: LCFF_X24_Y17_N15
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|address_reg_a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|mypll|altpll_component|_clk0~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[13]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|address_reg_a\(1));

-- Location: LCFF_X23_Y21_N19
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|mypll|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|address_reg_a\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(1));

-- Location: LCFF_X44_Y20_N27
\nios_system_inst|the_peripheral_0|peripheral_0|asc|y0[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_start\(15),
	sload => VCC,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|asc|go~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(6));

-- Location: LCFF_X46_Y20_N19
\nios_system_inst|the_peripheral_0|peripheral_0|asc|line_end[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(14),
	sload => VCC,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_end[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_end\(14));

-- Location: LCFF_X43_Y20_N19
\nios_system_inst|the_peripheral_0|peripheral_0|asc|y1[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_end\(14),
	sload => VCC,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|asc|go~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(5));

-- Location: LCFF_X46_Y20_N7
\nios_system_inst|the_peripheral_0|peripheral_0|asc|line_end[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(13),
	sload => VCC,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_end[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_end\(13));

-- Location: LCFF_X43_Y20_N17
\nios_system_inst|the_peripheral_0|peripheral_0|asc|y1[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_end\(13),
	sload => VCC,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|asc|go~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(4));

-- Location: LCFF_X46_Y20_N3
\nios_system_inst|the_peripheral_0|peripheral_0|asc|line_end[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(12),
	sload => VCC,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_end[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_end\(12));

-- Location: LCFF_X43_Y20_N15
\nios_system_inst|the_peripheral_0|peripheral_0|asc|y1[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_end\(12),
	sload => VCC,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|asc|go~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(3));

-- Location: LCFF_X44_Y20_N19
\nios_system_inst|the_peripheral_0|peripheral_0|asc|y0[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_start\(11),
	sload => VCC,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|asc|go~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(2));

-- Location: LCFF_X45_Y20_N17
\nios_system_inst|the_peripheral_0|peripheral_0|asc|line_start[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(10),
	sload => VCC,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_start[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_start\(10));

-- Location: LCFF_X44_Y20_N17
\nios_system_inst|the_peripheral_0|peripheral_0|asc|y0[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_start\(10),
	sload => VCC,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|asc|go~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(1));

-- Location: LCFF_X44_Y20_N15
\nios_system_inst|the_peripheral_0|peripheral_0|asc|y0[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_start\(9),
	sload => VCC,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|asc|go~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(0));

-- Location: LCCOMB_X44_Y20_N16
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~2_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(1) & ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(1) & 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~1\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(1) & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~1\ & VCC)))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(1) & ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(1) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~1\) # (GND))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(1) & (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~1\))))
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~3\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(1) & (\nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(1) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~1\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(1) & ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(1)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(1),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(1),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~1\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~2_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~3\);

-- Location: LCCOMB_X44_Y20_N18
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~4_combout\ = ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(2) $ (\nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(2) $ 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~3\)))) # (GND)
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~5\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(2) & ((!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~3\) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(2)))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(2) & (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(2) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(2),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(2),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~3\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~4_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~5\);

-- Location: LCCOMB_X44_Y20_N20
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~6_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(3) & ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(3) & 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~5\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(3) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~5\) # (GND))))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(3) & ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(3) & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~5\ & VCC)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(3) & (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~5\))))
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~7\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(3) & ((!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~5\) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(3)))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(3) & (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(3) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(3),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(3),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~5\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~6_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~7\);

-- Location: LCCOMB_X44_Y20_N26
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~12_combout\ = ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(6) $ (\nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(6) $ 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~11\)))) # (GND)
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~13\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(6) & ((!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~11\) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(6)))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(6) & (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(6) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(6),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(6),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~11\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~12_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~13\);

-- Location: LCCOMB_X44_Y20_N28
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~14_combout\ = !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~13\
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~15\ = CARRY(!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~13\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~13\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~14_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~15\);

-- Location: LCCOMB_X44_Y20_N30
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~16_combout\ = \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~15\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~16_combout\);

-- Location: LCFF_X42_Y19_N15
\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_end\(6),
	sload => VCC,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|asc|go~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(6));

-- Location: LCFF_X45_Y19_N9
\nios_system_inst|the_peripheral_0|peripheral_0|asc|line_start[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(5),
	sload => VCC,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_start[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_start\(5));

-- Location: LCFF_X42_Y21_N11
\nios_system_inst|the_peripheral_0|peripheral_0|asc|x0[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_start\(5),
	sload => VCC,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|asc|go~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(5));

-- Location: LCFF_X45_Y19_N29
\nios_system_inst|the_peripheral_0|peripheral_0|asc|line_start[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(4),
	sload => VCC,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_start[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_start\(4));

-- Location: LCFF_X42_Y21_N9
\nios_system_inst|the_peripheral_0|peripheral_0|asc|x0[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_start\(4),
	sload => VCC,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|asc|go~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(4));

-- Location: LCFF_X46_Y19_N5
\nios_system_inst|the_peripheral_0|peripheral_0|asc|line_end[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(3),
	sload => VCC,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_end[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_end\(3));

-- Location: LCFF_X42_Y19_N9
\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_end\(3),
	sload => VCC,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|asc|go~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(3));

-- Location: LCFF_X42_Y21_N5
\nios_system_inst|the_peripheral_0|peripheral_0|asc|x0[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_start\(2),
	sload => VCC,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|asc|go~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(2));

-- Location: LCFF_X42_Y19_N5
\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_end\(1),
	sload => VCC,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|asc|go~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(1));

-- Location: LCFF_X42_Y21_N1
\nios_system_inst|the_peripheral_0|peripheral_0|asc|x0[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_start\(0),
	sload => VCC,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|asc|go~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(0));

-- Location: LCCOMB_X42_Y19_N2
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~0_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(0) & (\nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(0) $ (VCC))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(0) & ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(0)) # (GND)))
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~1\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(0)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(0),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(0),
	datad => VCC,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~0_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~1\);

-- Location: LCCOMB_X42_Y19_N4
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~2_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(1) & ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(1) & 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~1\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(1) & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~1\ & VCC)))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(1) & ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(1) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~1\) # (GND))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(1) & (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~1\))))
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~3\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(1) & (\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(1) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~1\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(1) & ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(1)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(1),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(1),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~1\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~2_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~3\);

-- Location: LCCOMB_X42_Y19_N10
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~8_combout\ = ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(4) $ (\nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(4) $ 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~7\)))) # (GND)
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~9\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(4) & (\nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(4) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~7\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(4) & ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(4)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(4),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(4),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~7\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~8_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~9\);

-- Location: LCCOMB_X42_Y19_N12
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~10_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(5) & ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(5) & 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~9\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(5) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~9\) # (GND))))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(5) & ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(5) & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~9\ & VCC)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(5) & (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~9\))))
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~11\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(5) & ((!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~9\) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(5)))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(5) & (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(5) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(5),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(5),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~9\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~10_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~11\);

-- Location: LCCOMB_X44_Y19_N2
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan4~1_cout\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~0_combout\ & !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~0_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~0_combout\,
	datad => VCC,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan4~1_cout\);

-- Location: LCCOMB_X44_Y19_N4
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan4~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan4~3_cout\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~2_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~2_combout\ & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan4~1_cout\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~2_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~2_combout\) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan4~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~2_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~2_combout\,
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan4~1_cout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan4~3_cout\);

-- Location: LCCOMB_X44_Y19_N6
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan4~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan4~5_cout\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~4_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~4_combout\ & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan4~3_cout\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~4_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~4_combout\) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan4~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~4_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~4_combout\,
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan4~3_cout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan4~5_cout\);

-- Location: LCCOMB_X44_Y19_N8
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan4~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan4~7_cout\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~6_combout\ & ((!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan4~5_cout\) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~6_combout\))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~6_combout\ & (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~6_combout\ & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan4~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~6_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~6_combout\,
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan4~5_cout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan4~7_cout\);

-- Location: LCCOMB_X44_Y19_N10
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan4~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan4~9_cout\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~8_combout\ & ((!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan4~7_cout\) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~8_combout\))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~8_combout\ & (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~8_combout\ & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan4~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~8_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~8_combout\,
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan4~7_cout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan4~9_cout\);

-- Location: LCCOMB_X44_Y19_N12
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan4~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan4~11_cout\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~10_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~10_combout\ & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan4~9_cout\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~10_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~10_combout\) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan4~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~10_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~10_combout\,
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan4~9_cout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan4~11_cout\);

-- Location: LCCOMB_X44_Y19_N14
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan4~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan4~13_cout\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~12_combout\ & ((!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan4~11_cout\) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~12_combout\))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~12_combout\ & (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~12_combout\ & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan4~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~12_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~12_combout\,
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan4~11_cout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan4~13_cout\);

-- Location: LCCOMB_X44_Y19_N16
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan4~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan4~15_cout\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~14_combout\ & ((!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan4~13_cout\) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~14_combout\))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~14_combout\ & (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~14_combout\ & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan4~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~14_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~14_combout\,
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan4~13_cout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan4~15_cout\);

-- Location: LCCOMB_X44_Y19_N18
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan4~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan4~16_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~16_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~16_combout\ & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan4~15_cout\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~16_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~16_combout\) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan4~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add3~16_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~16_combout\,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan4~15_cout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan4~16_combout\);

-- Location: LCCOMB_X44_Y20_N0
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan3~1_cout\ = CARRY((!\nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(0) & \nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(0),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(0),
	datad => VCC,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan3~1_cout\);

-- Location: LCCOMB_X44_Y20_N2
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan3~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan3~3_cout\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(1) & ((!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan3~1_cout\) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(1)))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(1) & (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(1) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan3~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(1),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(1),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan3~1_cout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan3~3_cout\);

-- Location: LCCOMB_X44_Y20_N4
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan3~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan3~5_cout\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(2) & (\nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(2) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan3~3_cout\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(2) & ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(2)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan3~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(2),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(2),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan3~3_cout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan3~5_cout\);

-- Location: LCCOMB_X44_Y20_N6
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan3~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan3~7_cout\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(3) & (\nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(3) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan3~5_cout\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(3) & ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(3)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan3~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(3),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(3),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan3~5_cout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan3~7_cout\);

-- Location: LCCOMB_X44_Y20_N8
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan3~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan3~9_cout\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(4) & ((!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan3~7_cout\) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(4)))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(4) & (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(4) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan3~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(4),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(4),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan3~7_cout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan3~9_cout\);

-- Location: LCCOMB_X44_Y20_N10
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan3~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan3~11_cout\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(5) & (\nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(5) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan3~9_cout\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(5) & ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(5)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan3~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(5),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(5),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan3~9_cout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan3~11_cout\);

-- Location: LCCOMB_X44_Y20_N12
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan3~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan3~12_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(6) & (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan3~11_cout\ & 
-- \nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(6))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(6) & ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(6)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan3~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(6),
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(6),
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan3~11_cout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan3~12_combout\);

-- Location: LCFF_X43_Y20_N21
\nios_system_inst|the_peripheral_0|peripheral_0|asc|y1[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_end\(15),
	sload => VCC,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|asc|go~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(6));

-- Location: LCFF_X45_Y20_N9
\nios_system_inst|the_peripheral_0|peripheral_0|asc|line_start[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(12),
	sload => VCC,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_start[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_start\(12));

-- Location: LCFF_X44_Y20_N21
\nios_system_inst|the_peripheral_0|peripheral_0|asc|y0[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_start\(12),
	sload => VCC,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|asc|go~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(3));

-- Location: LCFF_X43_Y20_N13
\nios_system_inst|the_peripheral_0|peripheral_0|asc|y1[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_end\(11),
	sload => VCC,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|asc|go~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(2));

-- Location: LCFF_X46_Y19_N1
\nios_system_inst|the_peripheral_0|peripheral_0|asc|line_end[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(10),
	sload => VCC,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_end[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_end\(10));

-- Location: LCFF_X43_Y20_N11
\nios_system_inst|the_peripheral_0|peripheral_0|asc|y1[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_end\(10),
	sload => VCC,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|asc|go~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(1));

-- Location: LCFF_X43_Y20_N9
\nios_system_inst|the_peripheral_0|peripheral_0|asc|y1[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_end\(9),
	sload => VCC,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|asc|go~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(0));

-- Location: LCCOMB_X42_Y20_N16
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan5~1_cout\ = CARRY((!\nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(0) & \nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(0),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(0),
	datad => VCC,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan5~1_cout\);

-- Location: LCCOMB_X42_Y20_N18
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan5~3_cout\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(1) & ((!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan5~1_cout\) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(1)))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(1) & (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(1) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan5~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(1),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(1),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan5~1_cout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan5~3_cout\);

-- Location: LCCOMB_X42_Y20_N20
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan5~5_cout\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(2) & (\nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(2) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan5~3_cout\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(2) & ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(2)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan5~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(2),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(2),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan5~3_cout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan5~5_cout\);

-- Location: LCCOMB_X42_Y20_N22
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan5~7_cout\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(3) & (\nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(3) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan5~5_cout\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(3) & ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(3)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan5~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(3),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(3),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan5~5_cout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan5~7_cout\);

-- Location: LCCOMB_X42_Y20_N24
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan5~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan5~9_cout\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(4) & (\nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(4) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan5~7_cout\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(4) & ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(4)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan5~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(4),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(4),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan5~7_cout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan5~9_cout\);

-- Location: LCCOMB_X42_Y20_N26
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan5~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan5~11_cout\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(5) & ((!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan5~9_cout\) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(5)))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(5) & (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(5) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan5~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(5),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(5),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan5~9_cout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan5~11_cout\);

-- Location: LCCOMB_X42_Y20_N28
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan5~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan5~12_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(6) & ((!\nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(6)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan5~11_cout\))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(6) & (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan5~11_cout\ & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(6),
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(6),
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan5~11_cout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan5~12_combout\);

-- Location: LCCOMB_X44_Y21_N8
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|always0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|always0~1_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan7~16_combout\ & (((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan4~16_combout\ & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan3~12_combout\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan5~12_combout\))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan7~16_combout\ & 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan4~16_combout\ & (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan3~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan7~16_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan4~16_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan3~12_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan5~12_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|always0~1_combout\);

-- Location: LCFF_X42_Y19_N19
\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_end\(8),
	sload => VCC,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|asc|go~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(8));

-- Location: LCFF_X45_Y19_N1
\nios_system_inst|the_peripheral_0|peripheral_0|asc|line_start[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(7),
	sload => VCC,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_start[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_start\(7));

-- Location: LCFF_X42_Y21_N15
\nios_system_inst|the_peripheral_0|peripheral_0|asc|x0[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_start\(7),
	sload => VCC,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|asc|go~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(7));

-- Location: LCFF_X45_Y19_N21
\nios_system_inst|the_peripheral_0|peripheral_0|asc|line_start[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(6),
	sload => VCC,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_start[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_start\(6));

-- Location: LCFF_X42_Y21_N13
\nios_system_inst|the_peripheral_0|peripheral_0|asc|x0[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_start\(6),
	sload => VCC,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|asc|go~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(6));

-- Location: LCFF_X46_Y19_N9
\nios_system_inst|the_peripheral_0|peripheral_0|asc|line_end[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(5),
	sload => VCC,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_end[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_end\(5));

-- Location: LCFF_X42_Y19_N13
\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_end\(5),
	sload => VCC,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|asc|go~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(5));

-- Location: LCFF_X42_Y19_N7
\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_end\(2),
	sload => VCC,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|asc|go~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(2));

-- Location: LCCOMB_X41_Y21_N10
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan1~1_cout\ = CARRY((!\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(0) & \nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(0),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(0),
	datad => VCC,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan1~1_cout\);

-- Location: LCCOMB_X41_Y21_N12
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan1~3_cout\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(1) & (\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(1) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan1~1_cout\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(1) & ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(1)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan1~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(1),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(1),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan1~1_cout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan1~3_cout\);

-- Location: LCCOMB_X41_Y21_N14
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan1~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan1~5_cout\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(2) & ((!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan1~3_cout\) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(2)))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(2) & (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(2) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(2),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(2),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan1~3_cout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan1~5_cout\);

-- Location: LCCOMB_X41_Y21_N16
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan1~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan1~7_cout\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(3) & (\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(3) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan1~5_cout\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(3) & ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(3)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan1~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(3),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(3),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan1~5_cout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan1~7_cout\);

-- Location: LCCOMB_X41_Y21_N18
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan1~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan1~9_cout\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(4) & (\nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(4) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan1~7_cout\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(4) & ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(4)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan1~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(4),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(4),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan1~7_cout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan1~9_cout\);

-- Location: LCCOMB_X41_Y21_N20
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan1~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan1~11_cout\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(5) & (\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(5) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan1~9_cout\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(5) & ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(5)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan1~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(5),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(5),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan1~9_cout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan1~11_cout\);

-- Location: LCCOMB_X41_Y21_N22
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan1~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan1~13_cout\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(6) & (\nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(6) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan1~11_cout\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(6) & ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(6)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan1~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(6),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(6),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan1~11_cout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan1~13_cout\);

-- Location: LCCOMB_X41_Y21_N24
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan1~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan1~15_cout\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(7) & ((!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan1~13_cout\) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(7)))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(7) & (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(7) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan1~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(7),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(7),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan1~13_cout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan1~15_cout\);

-- Location: LCCOMB_X41_Y21_N26
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan1~16_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(8) & ((!\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(8)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan1~15_cout\))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(8) & (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan1~15_cout\ & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(8),
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(8),
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan1~15_cout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan1~16_combout\);

-- Location: LCFF_X42_Y21_N3
\nios_system_inst|the_peripheral_0|peripheral_0|asc|x0[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_start\(1),
	sload => VCC,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|asc|go~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(1));

-- Location: LCCOMB_X42_Y21_N0
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~0_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(0) & ((GND) # (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(0)))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(0) & (\nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(0) $ (GND)))
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~1\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(0)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(0),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(0),
	datad => VCC,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~0_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~1\);

-- Location: LCCOMB_X42_Y21_N4
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~4_combout\ = ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(2) $ (\nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(2) $ 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~3\)))) # (GND)
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~5\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(2) & ((!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~3\) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(2)))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(2) & (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(2) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(2),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(2),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~3\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~4_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~5\);

-- Location: LCCOMB_X42_Y21_N6
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~6_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(3) & ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(3) & 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~5\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(3) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~5\) # (GND))))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(3) & ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(3) & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~5\ & VCC)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(3) & (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~5\))))
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~7\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(3) & ((!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~5\) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(3)))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(3) & (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(3) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(3),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(3),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~5\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~6_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~7\);

-- Location: LCCOMB_X42_Y21_N8
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~8_combout\ = ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(4) $ (\nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(4) $ 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~7\)))) # (GND)
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~9\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(4) & ((!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~7\) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(4)))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(4) & (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(4) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(4),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(4),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~7\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~8_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~9\);

-- Location: LCCOMB_X42_Y21_N10
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~10_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(5) & ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(5) & 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~9\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(5) & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~9\ & VCC)))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(5) & ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(5) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~9\) # (GND))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(5) & (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~9\))))
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~11\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(5) & (\nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(5) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~9\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(5) & ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(5)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(5),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(5),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~9\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~10_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~11\);

-- Location: LCCOMB_X42_Y21_N14
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~14_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(7) & ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(7) & 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~13\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(7) & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~13\ & VCC)))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(7) & ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(7) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~13\) # (GND))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(7) & (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~13\))))
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~15\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(7) & (\nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(7) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~13\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(7) & ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(7)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(7),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(7),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~13\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~14_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~15\);

-- Location: LCCOMB_X42_Y21_N16
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~16_combout\ = \nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(8) $ (\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(8) $ 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(8),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(8),
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~15\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~16_combout\);

-- Location: LCFF_X48_Y20_N1
\nios_system_inst|the_peripheral_0|peripheral_0|asc|line_start[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(13),
	sload => VCC,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_start[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_start\(13));

-- Location: LCFF_X44_Y20_N23
\nios_system_inst|the_peripheral_0|peripheral_0|asc|y0[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_start\(13),
	sload => VCC,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|asc|go~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(4));

-- Location: LCCOMB_X43_Y20_N8
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~0_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(0) & (\nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(0) $ (VCC))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(0) & ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(0)) # (GND)))
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~1\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(0)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(0),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(0),
	datad => VCC,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~0_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~1\);

-- Location: LCCOMB_X43_Y20_N10
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~2_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(1) & ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(1) & 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~1\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(1) & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~1\ & VCC)))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(1) & ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(1) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~1\) # (GND))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(1) & (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~1\))))
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~3\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(1) & (\nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(1) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~1\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(1) & ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(1)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(1),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(1),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~1\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~2_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~3\);

-- Location: LCCOMB_X43_Y20_N16
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~8_combout\ = ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(4) $ (\nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(4) $ 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~7\)))) # (GND)
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~9\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(4) & (\nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(4) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~7\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(4) & ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(4)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(4),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(4),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~7\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~8_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~9\);

-- Location: LCCOMB_X43_Y20_N18
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~10_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(5) & ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(5) & 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~9\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(5) & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~9\ & VCC)))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(5) & ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(5) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~9\) # (GND))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(5) & (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~9\))))
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~11\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(5) & (\nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(5) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~9\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(5) & ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(5)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(5),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(5),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~9\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~10_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~11\);

-- Location: LCCOMB_X43_Y20_N20
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~12_combout\ = ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(6) $ (\nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(6) $ 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~11\)))) # (GND)
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~13\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(6) & ((!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~11\) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(6)))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(6) & (!\nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(6) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(6),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(6),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~11\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~12_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~13\);

-- Location: LCCOMB_X43_Y21_N8
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan2~1_cout\ = CARRY((!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~0_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~0_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~0_combout\,
	datad => VCC,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan2~1_cout\);

-- Location: LCCOMB_X43_Y21_N10
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan2~3_cout\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~2_combout\ & ((!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan2~1_cout\) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~2_combout\))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~2_combout\ & (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~2_combout\ & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan2~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~2_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~2_combout\,
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan2~1_cout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan2~3_cout\);

-- Location: LCCOMB_X43_Y21_N12
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan2~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan2~5_cout\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~4_combout\ & ((!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan2~3_cout\) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~4_combout\))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~4_combout\ & (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~4_combout\ & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan2~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~4_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~4_combout\,
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan2~3_cout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan2~5_cout\);

-- Location: LCCOMB_X43_Y21_N14
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan2~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan2~7_cout\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~6_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~6_combout\ & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan2~5_cout\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~6_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~6_combout\) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan2~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~6_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~6_combout\,
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan2~5_cout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan2~7_cout\);

-- Location: LCCOMB_X43_Y21_N16
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan2~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan2~9_cout\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~8_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~8_combout\ & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan2~7_cout\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~8_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~8_combout\) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan2~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~8_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~8_combout\,
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan2~7_cout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan2~9_cout\);

-- Location: LCCOMB_X43_Y21_N18
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan2~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan2~11_cout\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~10_combout\ & ((!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan2~9_cout\) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~10_combout\))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~10_combout\ & (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~10_combout\ & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan2~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~10_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~10_combout\,
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan2~9_cout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan2~11_cout\);

-- Location: LCCOMB_X43_Y21_N20
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan2~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan2~13_cout\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~12_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~12_combout\ & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan2~11_cout\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~12_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~12_combout\) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan2~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~12_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~12_combout\,
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan2~11_cout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan2~13_cout\);

-- Location: LCCOMB_X43_Y21_N22
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan2~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan2~15_cout\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~14_combout\ & ((!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan2~13_cout\) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~14_combout\))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~14_combout\ & (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~14_combout\ & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan2~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~14_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~14_combout\,
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan2~13_cout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan2~15_cout\);

-- Location: LCCOMB_X43_Y21_N24
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan2~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan2~16_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~16_combout\ & ((!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~16_combout\) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan2~15_cout\))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~16_combout\ & (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan2~15_cout\ & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add2~16_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~16_combout\,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan2~15_cout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan2~16_combout\);

-- Location: LCCOMB_X44_Y21_N10
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan0~1_cout\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~0_combout\ & !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~0_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~0_combout\,
	datad => VCC,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan0~1_cout\);

-- Location: LCCOMB_X44_Y21_N12
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan0~3_cout\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~2_combout\ & ((!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan0~1_cout\) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~2_combout\))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~2_combout\ & (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~2_combout\ & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan0~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~2_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~2_combout\,
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan0~1_cout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan0~3_cout\);

-- Location: LCCOMB_X44_Y21_N14
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan0~5_cout\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~4_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~4_combout\ & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan0~3_cout\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~4_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~4_combout\) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan0~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~4_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~4_combout\,
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan0~3_cout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan0~5_cout\);

-- Location: LCCOMB_X44_Y21_N16
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan0~7_cout\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~6_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~6_combout\ & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan0~5_cout\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~6_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~6_combout\) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan0~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~6_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~6_combout\,
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan0~5_cout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan0~7_cout\);

-- Location: LCCOMB_X44_Y21_N18
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan0~9_cout\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~8_combout\ & ((!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan0~7_cout\) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~8_combout\))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~8_combout\ & (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~8_combout\ & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan0~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~8_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~8_combout\,
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan0~7_cout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan0~9_cout\);

-- Location: LCCOMB_X44_Y21_N20
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan0~11_cout\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~10_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~10_combout\ & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan0~9_cout\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~10_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~10_combout\) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan0~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~10_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~10_combout\,
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan0~9_cout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan0~11_cout\);

-- Location: LCCOMB_X44_Y21_N22
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan0~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan0~13_cout\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~12_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~12_combout\ & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan0~11_cout\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~12_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~12_combout\) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan0~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~12_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~12_combout\,
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan0~11_cout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan0~13_cout\);

-- Location: LCCOMB_X44_Y21_N24
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan0~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan0~15_cout\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~14_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~14_combout\ & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan0~13_cout\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~14_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~14_combout\) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan0~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~14_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~14_combout\,
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan0~13_cout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan0~15_cout\);

-- Location: LCCOMB_X44_Y21_N26
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan0~16_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~16_combout\ & (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan0~15_cout\ & 
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~16_combout\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~16_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~16_combout\) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan0~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add0~16_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add1~16_combout\,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan0~15_cout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan0~16_combout\);

-- Location: LCCOMB_X44_Y21_N6
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|always0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|always0~0_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan5~12_combout\ & (((!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan3~12_combout\ & 
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan0~16_combout\)))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan5~12_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan2~16_combout\) # 
-- ((!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan3~12_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan5~12_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan2~16_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan3~12_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan0~16_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|always0~0_combout\);

-- Location: LCCOMB_X44_Y21_N4
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|always0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|always0~2_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan6~16_combout\ & (((!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan1~16_combout\ & 
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|always0~0_combout\)))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan6~16_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|always0~1_combout\) # 
-- ((!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan1~16_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|always0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan6~16_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|always0~1_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan1~16_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|always0~0_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|always0~2_combout\);

-- Location: LCCOMB_X47_Y19_N12
\nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q~14_combout\ = (\nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|go~regout\) # 
-- ((!\nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q.Done~regout\ & \nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q.Idle~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q.Done~regout\,
	datab => \nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q.Idle~regout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|asc|go~regout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q~14_combout\);

-- Location: LCFF_X47_Y19_N13
\nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q.Idle\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q.Idle~regout\);

-- Location: LCCOMB_X47_Y19_N24
\nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q~16_combout\ = (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q.Idle~regout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|asc|go~regout\ & 
-- \nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q.Idle~regout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|asc|go~regout\,
	datac => \nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q~16_combout\);

-- Location: LCFF_X47_Y19_N25
\nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q.Setup\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q.Setup~regout\);

-- Location: LCCOMB_X47_Y19_N0
\nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q~13_combout\ = (\nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\ & \nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q.Setup~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q.Setup~regout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q~13_combout\);

-- Location: LCFF_X47_Y19_N1
\nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q.Setup2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q.Setup2~regout\);

-- Location: LCCOMB_X40_Y21_N0
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal3~0_combout\ = (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q.Setup~regout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q.Idle~regout\ & 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q.Draw~regout\ & !\nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q.Setup2~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q.Setup~regout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q.Idle~regout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q.Draw~regout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q.Setup2~regout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal3~0_combout\);

-- Location: LCFF_X42_Y21_N17
\nios_system_inst|the_peripheral_0|peripheral_0|asc|x0[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_start\(8),
	sload => VCC,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|asc|go~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(8));

-- Location: LCCOMB_X41_Y21_N30
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii~7_combout\ = (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|always0~2_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|always0~2_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(8),
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii~7_combout\);

-- Location: LCFF_X41_Y21_N31
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii~7_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii\(8));

-- Location: LCFF_X46_Y19_N17
\nios_system_inst|the_peripheral_0|peripheral_0|asc|line_end[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(7),
	sload => VCC,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_end[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_end\(7));

-- Location: LCFF_X42_Y19_N17
\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_end\(7),
	sload => VCC,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|asc|go~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(7));

-- Location: LCCOMB_X41_Y20_N30
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii~8_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(7) & !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|always0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(7),
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|always0~2_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii~8_combout\);

-- Location: LCFF_X41_Y20_N31
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii~8_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii\(7));

-- Location: LCCOMB_X42_Y21_N18
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii~0_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|always0~2_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(6)))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|always0~2_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(6),
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|always0~2_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(6),
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii~0_combout\);

-- Location: LCFF_X42_Y21_N19
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii~0_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii\(6));

-- Location: LCCOMB_X42_Y20_N10
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii~1_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|always0~2_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(5)))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|always0~2_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|always0~2_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(5),
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(5),
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii~1_combout\);

-- Location: LCFF_X42_Y20_N11
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii~1_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii\(5));

-- Location: LCCOMB_X42_Y21_N28
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii~2_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|always0~2_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(4)))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|always0~2_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(4),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|always0~2_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(4),
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii~2_combout\);

-- Location: LCFF_X42_Y21_N29
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii~2_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii\(4));

-- Location: LCCOMB_X42_Y20_N14
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii~3_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|always0~2_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(3)))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|always0~2_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(3),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(3),
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|always0~2_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii~3_combout\);

-- Location: LCFF_X42_Y20_N15
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii~3_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii\(3));

-- Location: LCCOMB_X43_Y20_N26
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii~4_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|always0~2_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(2)))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|always0~2_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(2),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(2),
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|always0~2_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii~4_combout\);

-- Location: LCFF_X43_Y20_N27
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii~4_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii\(2));

-- Location: LCCOMB_X43_Y20_N6
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii~5_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|always0~2_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(1))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|always0~2_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(1),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(1),
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|always0~2_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii~5_combout\);

-- Location: LCFF_X43_Y20_N7
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii~5_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii\(1));

-- Location: LCFF_X42_Y19_N3
\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_end\(0),
	sload => VCC,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|asc|go~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(0));

-- Location: LCCOMB_X42_Y22_N30
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii~6_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|always0~2_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(0))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|always0~2_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(0),
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(0),
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|always0~2_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii~6_combout\);

-- Location: LCFF_X42_Y22_N31
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii~6_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii\(0));

-- Location: LCCOMB_X42_Y22_N0
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0[0]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0[0]~9_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii\(0) & ((VCC) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii\(0))))
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0[0]~10\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii\(0) & !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii\(0),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii\(0),
	datad => VCC,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0[0]~9_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0[0]~10\);

-- Location: LCCOMB_X42_Y22_N2
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0[1]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0[1]~11_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii\(1) & ((VCC) # ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii\(1) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0[0]~10\)))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii\(1) & (GND))
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0[1]~12\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii\(1) & ((!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0[0]~10\) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii\(1)))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii\(1) & (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii\(1) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0[0]~10\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii\(1),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii\(1),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0[0]~10\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0[1]~11_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0[1]~12\);

-- Location: LCCOMB_X42_Y22_N4
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0[2]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0[2]~13_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii\(2) & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii\(2) & ((VCC) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0[1]~12\)))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii\(2) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii\(2)) # 
-- ((!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0[1]~12\ & GND))))
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0[2]~14\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii\(2) & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii\(2) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0[1]~12\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii\(2) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii\(2)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0[1]~12\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii\(2),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii\(2),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0[1]~12\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0[2]~13_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0[2]~14\);

-- Location: LCCOMB_X42_Y22_N6
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0[3]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0[3]~15_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii\(3) & ((VCC) # ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii\(3) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0[2]~14\)))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii\(3) & (GND))
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0[3]~16\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii\(3) & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii\(3) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0[2]~14\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii\(3) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii\(3)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0[2]~14\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii\(3),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii\(3),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0[2]~14\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0[3]~15_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0[3]~16\);

-- Location: LCCOMB_X42_Y22_N8
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0[4]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0[4]~17_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii\(4) & (((VCC) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0[3]~16\)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii\(4)))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii\(4) & (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii\(4) & 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0[3]~16\ & GND)))
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0[4]~18\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii\(4) & ((!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0[3]~16\) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii\(4)))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii\(4) & (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii\(4) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0[3]~16\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii\(4),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii\(4),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0[3]~16\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0[4]~17_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0[4]~18\);

-- Location: LCCOMB_X42_Y22_N10
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0[5]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0[5]~19_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii\(5) & ((VCC) # ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii\(5) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0[4]~18\)))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii\(5) & (GND))
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0[5]~20\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii\(5) & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii\(5) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0[4]~18\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii\(5) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii\(5)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0[4]~18\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii\(5),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii\(5),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0[4]~18\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0[5]~19_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0[5]~20\);

-- Location: LCCOMB_X42_Y22_N12
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0[6]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0[6]~21_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii\(6) & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii\(6) & ((VCC) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0[5]~20\)))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii\(6) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii\(6)) # 
-- ((!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0[5]~20\ & GND))))
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0[6]~22\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii\(6) & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii\(6) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0[5]~20\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii\(6) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii\(6)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0[5]~20\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii\(6),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii\(6),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0[5]~20\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0[6]~21_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0[6]~22\);

-- Location: LCCOMB_X42_Y22_N14
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0[7]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0[7]~23_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii\(7) & ((VCC) # ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii\(7) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0[6]~22\)))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii\(7) & (GND))
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0[7]~24\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii\(7) & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii\(7) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0[6]~22\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii\(7) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii\(7)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0[6]~22\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii\(7),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii\(7),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0[6]~22\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0[7]~23_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0[7]~24\);

-- Location: LCCOMB_X42_Y22_N16
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0[8]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0[8]~25_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii\(8) & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii\(8) & ((VCC) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0[7]~24\)))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii\(8) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii\(8)) # 
-- ((!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0[7]~24\ & GND))))
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0[8]~26\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii\(8) & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii\(8) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0[7]~24\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii\(8) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii\(8)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0[7]~24\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii\(8),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii\(8),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0[7]~24\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0[8]~25_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0[8]~26\);

-- Location: LCCOMB_X42_Y22_N18
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan8~0_combout\ = \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0[8]~26\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0[8]~26\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan8~0_combout\);

-- Location: LCCOMB_X41_Y21_N28
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii~7_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(8) & !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|always0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(8),
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|always0~2_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii~7_combout\);

-- Location: LCFF_X41_Y21_N29
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii~7_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii\(8));

-- Location: LCCOMB_X41_Y21_N0
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1~0_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan8~0_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii\(8))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan8~0_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii\(8),
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan8~0_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii\(8),
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1~0_combout\);

-- Location: LCCOMB_X40_Y21_N8
\nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q~15_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q.Setup2~regout\ & \nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q.Setup2~regout\,
	datad => \nios_system_inst|nios_system_reset_clk_domain_synch|data_out~regout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q~15_combout\);

-- Location: LCFF_X40_Y21_N9
\nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q.Setup3\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q.Setup3~regout\);

-- Location: LCCOMB_X40_Y21_N20
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal1~1_combout\ = (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q.Draw~regout\ & (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q.Setup3~regout\ & 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q.Idle~regout\ & \nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q.Setup2~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q.Draw~regout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q.Setup3~regout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q.Idle~regout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q.Setup2~regout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal1~1_combout\);

-- Location: LCFF_X41_Y21_N1
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1~0_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1\(8));

-- Location: LCCOMB_X40_Y22_N4
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x[0]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x[0]~9_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal3~0_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x\(0) $ (VCC))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal3~0_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x\(0) & VCC))
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x[0]~10\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal3~0_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal3~0_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x\(0),
	datad => VCC,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x[0]~9_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x[0]~10\);

-- Location: LCFF_X42_Y22_N1
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0[0]~9_combout\,
	sdata => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii\(0),
	sload => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan8~0_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0\(0));

-- Location: LCCOMB_X40_Y21_N10
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal1~0_combout\ = (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q.Draw~regout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q.Setup3~regout\ & 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q.Idle~regout\ & !\nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q.Setup2~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q.Draw~regout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q.Setup3~regout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q.Idle~regout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q.Setup2~regout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal1~0_combout\);

-- Location: LCCOMB_X40_Y21_N2
\nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|WideOr0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|WideOr0~combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q.Setup~regout\) # ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q.Setup2~regout\) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q.Idle~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q.Setup~regout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q.Idle~regout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q.Setup2~regout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|WideOr0~combout\);

-- Location: LCCOMB_X40_Y21_N12
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|xlex1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|xlex1~0_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q.Draw~regout\) # (((\nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q.Setup3~regout\) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|WideOr0~combout\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q.Idle~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q.Draw~regout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q.Idle~regout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q.Setup3~regout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|WideOr0~combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|xlex1~0_combout\);

-- Location: LCFF_X40_Y22_N5
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x[0]~9_combout\,
	sdata => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0\(0),
	sload => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal1~0_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|xlex1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x\(0));

-- Location: LCCOMB_X40_Y22_N6
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x[1]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x[1]~11_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x\(1) & (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x[0]~10\)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x\(1) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x[0]~10\) # (GND)))
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x[1]~12\ = CARRY((!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x[0]~10\) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x\(1),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x[0]~10\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x[1]~11_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x[1]~12\);

-- Location: LCCOMB_X40_Y22_N8
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x[2]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x[2]~13_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x\(2) & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x[1]~12\ $ (GND))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x\(2) & (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x[1]~12\ & VCC))
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x[2]~14\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x\(2) & !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x[1]~12\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x\(2),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x[1]~12\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x[2]~13_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x[2]~14\);

-- Location: LCCOMB_X43_Y20_N0
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii~4_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|always0~2_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(2))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|always0~2_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(2),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(2),
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|always0~2_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii~4_combout\);

-- Location: LCFF_X43_Y20_N1
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii~4_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii\(2));

-- Location: LCFF_X42_Y22_N5
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0[2]~13_combout\,
	sdata => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii\(2),
	sload => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan8~0_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0\(2));

-- Location: LCFF_X40_Y22_N9
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x[2]~13_combout\,
	sdata => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0\(2),
	sload => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal1~0_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|xlex1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x\(2));

-- Location: LCCOMB_X40_Y22_N14
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x[5]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x[5]~19_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x\(5) & (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x[4]~18\)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x\(5) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x[4]~18\) # (GND)))
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x[5]~20\ = CARRY((!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x[4]~18\) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x\(5),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x[4]~18\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x[5]~19_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x[5]~20\);

-- Location: LCFF_X42_Y22_N11
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0[5]~19_combout\,
	sdata => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii\(5),
	sload => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan8~0_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0\(5));

-- Location: LCFF_X40_Y22_N15
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x[5]~19_combout\,
	sdata => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0\(5),
	sload => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal1~0_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|xlex1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x\(5));

-- Location: LCCOMB_X40_Y22_N16
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x[6]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x[6]~21_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x\(6) & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x[5]~20\ $ (GND))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x\(6) & (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x[5]~20\ & VCC))
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x[6]~22\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x\(6) & !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x[5]~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x\(6),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x[5]~20\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x[6]~21_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x[6]~22\);

-- Location: LCCOMB_X40_Y22_N18
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x[7]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x[7]~23_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x\(7) & (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x[6]~22\)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x\(7) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x[6]~22\) # (GND)))
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x[7]~24\ = CARRY((!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x[6]~22\) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x\(7),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x[6]~22\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x[7]~23_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x[7]~24\);

-- Location: LCFF_X42_Y22_N15
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0[7]~23_combout\,
	sdata => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii\(7),
	sload => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan8~0_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0\(7));

-- Location: LCFF_X40_Y22_N19
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x[7]~23_combout\,
	sdata => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0\(7),
	sload => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal1~0_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|xlex1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x\(7));

-- Location: LCCOMB_X42_Y19_N26
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii~0_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|always0~2_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(6))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|always0~2_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(6),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(6),
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|always0~2_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii~0_combout\);

-- Location: LCFF_X42_Y19_N27
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii~0_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii\(6));

-- Location: LCCOMB_X41_Y22_N30
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1~2_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan8~0_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii\(6)))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan8~0_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii\(6),
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii\(6),
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan8~0_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1~2_combout\);

-- Location: LCFF_X41_Y22_N31
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1~2_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1\(6));

-- Location: LCCOMB_X42_Y20_N12
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii~1_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|always0~2_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(5))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|always0~2_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(5),
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|always0~2_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(5),
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii~1_combout\);

-- Location: LCFF_X42_Y20_N13
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii~1_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii\(5));

-- Location: LCCOMB_X41_Y22_N8
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1~3_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan8~0_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii\(5)))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan8~0_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii\(5),
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii\(5),
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan8~0_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1~3_combout\);

-- Location: LCFF_X41_Y22_N9
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1~3_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1\(5));

-- Location: LCCOMB_X42_Y22_N24
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1~4_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan8~0_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii\(4))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan8~0_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii\(4),
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii\(4),
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan8~0_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1~4_combout\);

-- Location: LCFF_X42_Y22_N25
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1~4_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1\(4));

-- Location: LCFF_X45_Y19_N17
\nios_system_inst|the_peripheral_0|peripheral_0|asc|line_start[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_processor_0|processor_0|p|reg_DOUT|Q\(3),
	sload => VCC,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_start[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_start\(3));

-- Location: LCFF_X42_Y21_N7
\nios_system_inst|the_peripheral_0|peripheral_0|asc|x0[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_start\(3),
	sload => VCC,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|asc|go~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(3));

-- Location: LCCOMB_X42_Y20_N0
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii~3_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|always0~2_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(3))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|always0~2_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|always0~2_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(3),
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(3),
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii~3_combout\);

-- Location: LCFF_X42_Y20_N1
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii~3_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii\(3));

-- Location: LCCOMB_X42_Y20_N8
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1~5_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan8~0_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii\(3))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan8~0_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan8~0_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii\(3),
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii\(3),
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1~5_combout\);

-- Location: LCFF_X42_Y20_N9
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1~5_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1\(3));

-- Location: LCCOMB_X41_Y22_N2
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1~6_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan8~0_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii\(2))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan8~0_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan8~0_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii\(2),
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii\(2),
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1~6_combout\);

-- Location: LCFF_X41_Y22_N3
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1~6_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1\(2));

-- Location: LCCOMB_X43_Y20_N28
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii~5_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|always0~2_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(1)))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|always0~2_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(1),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|always0~2_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(1),
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii~5_combout\);

-- Location: LCFF_X43_Y20_N29
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii~5_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii\(1));

-- Location: LCFF_X42_Y22_N3
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0[1]~11_combout\,
	sdata => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii\(1),
	sload => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan8~0_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0\(1));

-- Location: LCFF_X40_Y22_N7
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x[1]~11_combout\,
	sdata => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0\(1),
	sload => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal1~0_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|xlex1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x\(1));

-- Location: LCCOMB_X41_Y22_N12
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan12~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan12~1_cout\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1\(0) & !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1\(0),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x\(0),
	datad => VCC,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan12~1_cout\);

-- Location: LCCOMB_X41_Y22_N14
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan12~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan12~3_cout\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1\(1) & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x\(1) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan12~1_cout\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1\(1) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x\(1)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan12~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1\(1),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x\(1),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan12~1_cout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan12~3_cout\);

-- Location: LCCOMB_X41_Y22_N16
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan12~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan12~5_cout\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x\(2) & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1\(2) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan12~3_cout\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x\(2) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1\(2)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan12~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x\(2),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1\(2),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan12~3_cout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan12~5_cout\);

-- Location: LCCOMB_X41_Y22_N18
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan12~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan12~7_cout\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x\(3) & ((!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan12~5_cout\) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1\(3)))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x\(3) & (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1\(3) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan12~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x\(3),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1\(3),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan12~5_cout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan12~7_cout\);

-- Location: LCCOMB_X41_Y22_N20
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan12~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan12~9_cout\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x\(4) & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1\(4) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan12~7_cout\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x\(4) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1\(4)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan12~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x\(4),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1\(4),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan12~7_cout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan12~9_cout\);

-- Location: LCCOMB_X41_Y22_N22
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan12~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan12~11_cout\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x\(5) & ((!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan12~9_cout\) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1\(5)))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x\(5) & (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1\(5) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan12~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x\(5),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1\(5),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan12~9_cout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan12~11_cout\);

-- Location: LCCOMB_X41_Y22_N24
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan12~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan12~13_cout\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x\(6) & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1\(6) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan12~11_cout\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x\(6) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1\(6)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan12~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x\(6),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1\(6),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan12~11_cout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan12~13_cout\);

-- Location: LCCOMB_X41_Y22_N26
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan12~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan12~15_cout\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1\(7) & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x\(7) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan12~13_cout\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1\(7) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x\(7)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan12~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1\(7),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x\(7),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan12~13_cout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan12~15_cout\);

-- Location: LCCOMB_X41_Y22_N28
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan12~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan12~16_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x\(8) & (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan12~15_cout\ & 
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1\(8))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x\(8) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1\(8)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan12~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x\(8),
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1\(8),
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan12~15_cout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan12~16_combout\);

-- Location: LCCOMB_X40_Y21_N26
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|xlex1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|xlex1~1_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal1~0_combout\) # ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal3~0_combout\ & 
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan12~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal3~0_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan12~16_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal1~0_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|xlex1~1_combout\);

-- Location: LCCOMB_X40_Y21_N14
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|xlex1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|xlex1~2_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|xlex1~0_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|xlex1~1_combout\) # 
-- ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|xlex1~regout\ & !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal3~0_combout\)))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|xlex1~0_combout\ & 
-- (((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|xlex1~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|xlex1~0_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|xlex1~1_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|xlex1~regout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal3~0_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|xlex1~2_combout\);

-- Location: LCFF_X40_Y21_N15
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|xlex1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|xlex1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|xlex1~regout\);

-- Location: LCCOMB_X40_Y21_N24
\nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|Selector1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|Selector1~0_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q.Setup3~regout\) # ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|xlex1~regout\ & 
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q.Draw~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|xlex1~regout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q.Draw~regout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q.Setup3~regout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|Selector1~0_combout\);

-- Location: LCFF_X40_Y21_N25
\nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q.Draw\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|Selector1~0_combout\,
	sclr => \nios_system_inst|nios_system_reset_clk_domain_synch|ALT_INV_data_out~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q.Draw~regout\);

-- Location: LCCOMB_X40_Y21_N16
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal0~0_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q.Setup~regout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q.Idle~regout\ & 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q.Draw~regout\ & !\nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q.Setup2~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q.Setup~regout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q.Idle~regout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q.Draw~regout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q.Setup2~regout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal0~0_combout\);

-- Location: LCFF_X44_Y21_N5
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|steep\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|always0~2_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|steep~regout\);

-- Location: LCFF_X42_Y22_N13
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0[6]~21_combout\,
	sdata => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii\(6),
	sload => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan8~0_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0\(6));

-- Location: LCFF_X40_Y22_N17
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x[6]~21_combout\,
	sdata => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0\(6),
	sload => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal1~0_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|xlex1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x\(6));

-- Location: LCCOMB_X44_Y21_N0
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out~2_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|steep~regout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x\(6)))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|steep~regout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y\(6),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|steep~regout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x\(6),
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out~2_combout\);

-- Location: LCCOMB_X40_Y21_N28
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[9]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[9]~10_combout\ = (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|WideOr0~combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q.Draw~regout\) # 
-- ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q.Setup3~regout\) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q.Idle~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q.Draw~regout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q.Idle~regout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q.Setup3~regout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|WideOr0~combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[9]~10_combout\);

-- Location: LCCOMB_X40_Y21_N6
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out[7]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out[7]~10_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[9]~10_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q.Draw~regout\) # 
-- ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q.Setup2~regout\) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q.Idle~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q.Draw~regout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[9]~10_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q.Idle~regout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q.Setup2~regout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out[7]~10_combout\);

-- Location: LCFF_X44_Y21_N1
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out~2_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out[7]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out\(6));

-- Location: LCCOMB_X41_Y21_N4
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1ii~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1ii~4_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(8) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|always0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(8),
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|always0~2_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1ii~4_combout\);

-- Location: LCFF_X41_Y21_N5
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1ii[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1ii~4_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1ii\(8));

-- Location: LCCOMB_X41_Y21_N8
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1~0_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan8~0_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0ii\(8))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan8~0_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1ii\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0ii\(8),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1ii\(8),
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan8~0_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1~0_combout\);

-- Location: LCFF_X41_Y21_N9
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1~0_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(8));

-- Location: LCCOMB_X41_Y20_N22
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0ii~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0ii~3_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(7) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|always0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(7),
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|always0~2_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0ii~3_combout\);

-- Location: LCFF_X41_Y20_N23
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0ii[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0ii~3_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0ii\(7));

-- Location: LCCOMB_X41_Y20_N20
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1ii~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1ii~3_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(7) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|always0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(7),
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|always0~2_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1ii~3_combout\);

-- Location: LCFF_X41_Y20_N21
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1ii[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1ii~3_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1ii\(7));

-- Location: LCCOMB_X41_Y20_N26
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0~3_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan8~0_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1ii\(7)))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan8~0_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0ii\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0ii\(7),
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1ii\(7),
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan8~0_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0~3_combout\);

-- Location: LCFF_X41_Y20_N27
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0~3_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(7));

-- Location: LCCOMB_X42_Y21_N24
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1ii~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1ii~0_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|always0~2_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(6)))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|always0~2_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(6),
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|always0~2_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(6),
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1ii~0_combout\);

-- Location: LCFF_X42_Y21_N25
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1ii[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1ii~0_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1ii\(6));

-- Location: LCCOMB_X42_Y21_N26
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0ii~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0ii~0_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|always0~2_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(6))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|always0~2_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(6),
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|always0~2_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(6),
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0ii~0_combout\);

-- Location: LCFF_X42_Y21_N27
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0ii[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0ii~0_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0ii\(6));

-- Location: LCCOMB_X42_Y24_N24
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1~2_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan8~0_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0ii\(6)))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan8~0_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1ii\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan8~0_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1ii\(6),
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0ii\(6),
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1~2_combout\);

-- Location: LCFF_X42_Y24_N25
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1~2_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(6));

-- Location: LCCOMB_X42_Y20_N4
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0ii~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0ii~2_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|always0~2_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(5)))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|always0~2_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(5),
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|always0~2_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(5),
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0ii~2_combout\);

-- Location: LCFF_X42_Y20_N5
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0ii[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0ii~2_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0ii\(5));

-- Location: LCCOMB_X42_Y20_N2
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1ii~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1ii~2_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|always0~2_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(5))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|always0~2_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|always0~2_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(5),
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(5),
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1ii~2_combout\);

-- Location: LCFF_X42_Y20_N3
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1ii[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1ii~2_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1ii\(5));

-- Location: LCCOMB_X42_Y24_N26
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1~3_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan8~0_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0ii\(5))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan8~0_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1ii\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0ii\(5),
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan8~0_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1ii\(5),
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1~3_combout\);

-- Location: LCFF_X42_Y24_N27
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1~3_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(5));

-- Location: LCCOMB_X42_Y21_N20
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1ii~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1ii~1_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|always0~2_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(4))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|always0~2_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(4),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|always0~2_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(4),
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1ii~1_combout\);

-- Location: LCFF_X42_Y21_N21
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1ii[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1ii~1_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1ii\(4));

-- Location: LCCOMB_X42_Y24_N28
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1~4_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan8~0_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0ii\(4))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan8~0_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1ii\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0ii\(4),
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan8~0_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1ii\(4),
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1~4_combout\);

-- Location: LCFF_X42_Y24_N29
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1~4_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(4));

-- Location: LCCOMB_X42_Y20_N6
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1ii~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1ii~5_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|always0~2_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(3))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|always0~2_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(3),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(3),
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|always0~2_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1ii~5_combout\);

-- Location: LCFF_X42_Y20_N7
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1ii[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1ii~5_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1ii\(3));

-- Location: LCCOMB_X43_Y24_N0
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0~5_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan8~0_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1ii\(3)))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan8~0_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0ii\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0ii\(3),
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan8~0_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1ii\(3),
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0~5_combout\);

-- Location: LCFF_X43_Y24_N1
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0~5_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(3));

-- Location: LCCOMB_X43_Y20_N2
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1ii~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1ii~6_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|always0~2_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(2)))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|always0~2_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(2),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(2),
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|always0~2_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1ii~6_combout\);

-- Location: LCFF_X43_Y20_N3
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1ii[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1ii~6_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1ii\(2));

-- Location: LCCOMB_X43_Y24_N6
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0ii~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0ii~6_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|always0~2_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(2)))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|always0~2_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(2),
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(2),
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|always0~2_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0ii~6_combout\);

-- Location: LCFF_X43_Y24_N7
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0ii[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0ii~6_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0ii\(2));

-- Location: LCCOMB_X43_Y24_N2
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0~6_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan8~0_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1ii\(2))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan8~0_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0ii\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1ii\(2),
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan8~0_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0ii\(2),
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0~6_combout\);

-- Location: LCFF_X43_Y24_N3
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0~6_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(2));

-- Location: LCCOMB_X43_Y20_N30
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0ii~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0ii~7_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|always0~2_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(1)))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|always0~2_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(1),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(1),
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|always0~2_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0ii~7_combout\);

-- Location: LCFF_X43_Y20_N31
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0ii[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0ii~7_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0ii\(1));

-- Location: LCCOMB_X42_Y24_N4
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0~7_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan8~0_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1ii\(1))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan8~0_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0ii\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1ii\(1),
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan8~0_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0ii\(1),
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0~7_combout\);

-- Location: LCFF_X42_Y24_N5
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0~7_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(1));

-- Location: LCCOMB_X42_Y22_N26
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0ii~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0ii~8_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|always0~2_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(0))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|always0~2_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(0),
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|asc|y0\(0),
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|always0~2_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0ii~8_combout\);

-- Location: LCFF_X42_Y22_N27
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0ii[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0ii~8_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0ii\(0));

-- Location: LCCOMB_X42_Y22_N28
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1ii~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1ii~8_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|always0~2_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(0)))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|always0~2_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|asc|y1\(0),
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x1\(0),
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|always0~2_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1ii~8_combout\);

-- Location: LCFF_X42_Y22_N29
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1ii[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1ii~8_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1ii\(0));

-- Location: LCCOMB_X43_Y24_N4
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1~8_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan8~0_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0ii\(0))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan8~0_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1ii\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0ii\(0),
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan8~0_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1ii\(0),
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1~8_combout\);

-- Location: LCFF_X43_Y24_N5
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1~8_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(0));

-- Location: LCCOMB_X43_Y24_N10
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan10~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan10~1_cout\ = CARRY((!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(0) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(0),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(0),
	datad => VCC,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan10~1_cout\);

-- Location: LCCOMB_X43_Y24_N12
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan10~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan10~3_cout\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(1) & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(1) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan10~1_cout\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(1) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(1)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan10~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(1),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(1),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan10~1_cout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan10~3_cout\);

-- Location: LCCOMB_X43_Y24_N14
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan10~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan10~5_cout\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(2) & ((!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan10~3_cout\) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(2)))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(2) & (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(2) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan10~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(2),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(2),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan10~3_cout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan10~5_cout\);

-- Location: LCCOMB_X43_Y24_N16
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan10~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan10~7_cout\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(3) & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(3) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan10~5_cout\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(3) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(3)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan10~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(3),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(3),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan10~5_cout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan10~7_cout\);

-- Location: LCCOMB_X43_Y24_N18
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan10~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan10~9_cout\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(4) & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(4) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan10~7_cout\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(4) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(4)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan10~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(4),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(4),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan10~7_cout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan10~9_cout\);

-- Location: LCCOMB_X43_Y24_N20
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan10~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan10~11_cout\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(5) & ((!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan10~9_cout\) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(5)))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(5) & (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(5) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan10~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(5),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(5),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan10~9_cout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan10~11_cout\);

-- Location: LCCOMB_X43_Y24_N22
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan10~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan10~13_cout\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(6) & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(6) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan10~11_cout\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(6) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(6)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan10~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(6),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(6),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan10~11_cout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan10~13_cout\);

-- Location: LCCOMB_X43_Y24_N24
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan10~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan10~15_cout\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(7) & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(7) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan10~13_cout\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(7) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(7)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan10~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(7),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(7),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan10~13_cout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan10~15_cout\);

-- Location: LCCOMB_X43_Y24_N26
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan10~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan10~16_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(8) & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(8) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan10~15_cout\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(8) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(8)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan10~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(8),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(8),
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan10~15_cout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan10~16_combout\);

-- Location: LCCOMB_X40_Y24_N24
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|ystep[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|ystep[1]~0_combout\ = !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan10~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan10~16_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|ystep[1]~0_combout\);

-- Location: LCFF_X40_Y24_N25
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|ystep[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|ystep[1]~0_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|ystep\(1));

-- Location: LCCOMB_X40_Y23_N8
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[0]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[0]~9_combout\ = \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y\(0) $ (VCC)
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[0]~10\ = CARRY(\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y\(0),
	datad => VCC,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[0]~9_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[0]~10\);

-- Location: LCCOMB_X43_Y24_N28
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0~8_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan8~0_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1ii\(0)))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan8~0_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0ii\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0ii\(0),
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan8~0_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1ii\(0),
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0~8_combout\);

-- Location: LCFF_X43_Y24_N29
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0~8_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(0));

-- Location: LCCOMB_X40_Y21_N30
\nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|WideOr2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|WideOr2~combout\ = ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q.Draw~regout\) # (\nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q.Setup2~regout\)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q.Idle~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q.Idle~regout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q.Draw~regout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q.Setup2~regout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|WideOr2~combout\);

-- Location: LCFF_X42_Y22_N17
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0[8]~25_combout\,
	sdata => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii\(8),
	sload => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan8~0_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0\(8));

-- Location: LCCOMB_X41_Y20_N24
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii~8_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(7) & !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|always0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|asc|x0\(7),
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|always0~2_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii~8_combout\);

-- Location: LCFF_X41_Y20_N25
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii~8_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii\(7));

-- Location: LCCOMB_X41_Y20_N28
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1~1_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan8~0_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii\(7)))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan8~0_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii\(7),
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0ii\(7),
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan8~0_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1~1_combout\);

-- Location: LCFF_X41_Y20_N29
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1~1_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1\(7));

-- Location: LCFF_X42_Y22_N9
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0[4]~17_combout\,
	sdata => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii\(4),
	sload => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan8~0_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0\(4));

-- Location: LCFF_X42_Y22_N7
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0[3]~15_combout\,
	sdata => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1ii\(3),
	sload => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan8~0_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0\(3));

-- Location: LCCOMB_X38_Y22_N10
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~2_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1\(1) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0\(1) & 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~1\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0\(1) & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~1\ & VCC)))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1\(1) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0\(1) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~1\) # (GND))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0\(1) & (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~1\))))
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~3\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1\(1) & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0\(1) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~1\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1\(1) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0\(1)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1\(1),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0\(1),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~1\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~2_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~3\);

-- Location: LCCOMB_X38_Y22_N12
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~4_combout\ = ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0\(2) $ (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1\(2) $ 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~3\)))) # (GND)
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~5\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0\(2) & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1\(2) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~3\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0\(2) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1\(2)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0\(2),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1\(2),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~3\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~4_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~5\);

-- Location: LCCOMB_X38_Y22_N16
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~8_combout\ = ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1\(4) $ (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0\(4) $ 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~7\)))) # (GND)
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~9\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1\(4) & ((!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~7\) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0\(4)))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1\(4) & (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0\(4) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1\(4),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0\(4),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~7\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~8_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~9\);

-- Location: LCCOMB_X38_Y22_N18
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~10_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0\(5) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1\(5) & 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~9\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1\(5) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~9\) # (GND))))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0\(5) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1\(5) & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~9\ & VCC)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1\(5) & (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~9\))))
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~11\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0\(5) & ((!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~9\) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1\(5)))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0\(5) & (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1\(5) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0\(5),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1\(5),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~9\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~10_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~11\);

-- Location: LCCOMB_X38_Y22_N24
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~16_combout\ = ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1\(8) $ (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0\(8) $ 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~15\)))) # (GND)
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~17\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1\(8) & ((!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~15\) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0\(8)))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1\(8) & (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0\(8) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x1\(8),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0\(8),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~15\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~16_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~17\);

-- Location: LCCOMB_X38_Y22_N26
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~18_combout\ = \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~17\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~17\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~18_combout\);

-- Location: LCCOMB_X37_Y24_N12
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[0]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[0]~11_combout\ = \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~2_combout\ $ (GND)
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[0]~12\ = CARRY(!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~2_combout\,
	datad => VCC,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[0]~11_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[0]~12\);

-- Location: LCCOMB_X37_Y24_N14
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[1]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[1]~13_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~4_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[0]~12\) # (GND))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~4_combout\ & (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[0]~12\))
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[1]~14\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~4_combout\) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[0]~12\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~4_combout\,
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[0]~12\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[1]~13_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[1]~14\);

-- Location: LCCOMB_X37_Y24_N18
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[3]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[3]~17_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~8_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[2]~16\) # (GND))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~8_combout\ & (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[2]~16\))
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[3]~18\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~8_combout\) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[2]~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~8_combout\,
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[2]~16\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[3]~17_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[3]~18\);

-- Location: LCCOMB_X37_Y24_N20
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[4]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[4]~19_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~10_combout\ & (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[3]~18\ & VCC)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~10_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[3]~18\ $ (GND)))
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[4]~20\ = CARRY((!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~10_combout\ & !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[3]~18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~10_combout\,
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[3]~18\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[4]~19_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[4]~20\);

-- Location: LCCOMB_X37_Y24_N22
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[5]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[5]~21_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~12_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[4]~20\) # (GND))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~12_combout\ & (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[4]~20\))
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[5]~22\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~12_combout\) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[4]~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~12_combout\,
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[4]~20\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[5]~21_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[5]~22\);

-- Location: LCCOMB_X37_Y24_N28
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[8]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[8]~27_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~18_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[7]~26\ $ (GND))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~18_combout\ & (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[7]~26\ & VCC))
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[8]~28\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~18_combout\ & !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[7]~26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~18_combout\,
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[7]~26\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[8]~27_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[8]~28\);

-- Location: LCCOMB_X37_Y24_N30
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[9]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[9]~29_combout\ = !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[8]~28\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[8]~28\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[9]~29_combout\);

-- Location: LCCOMB_X43_Y24_N30
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1~5_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan8~0_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0ii\(3))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan8~0_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1ii\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0ii\(3),
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan8~0_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1ii\(3),
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1~5_combout\);

-- Location: LCFF_X43_Y24_N31
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1~5_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(3));

-- Location: LCCOMB_X43_Y24_N8
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1~6_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan8~0_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0ii\(2)))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan8~0_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1ii\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1ii\(2),
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan8~0_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0ii\(2),
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1~6_combout\);

-- Location: LCFF_X43_Y24_N9
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1~6_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(2));

-- Location: LCCOMB_X40_Y24_N6
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay[0]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay[0]~9_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(0) & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(0) $ (VCC))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(0) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(0)) # (GND)))
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay[0]~10\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(0)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(0),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(0),
	datad => VCC,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay[0]~9_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay[0]~10\);

-- Location: LCCOMB_X40_Y24_N10
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay[2]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay[2]~13_combout\ = ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(2) $ (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(2) $ 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay[1]~12\)))) # (GND)
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay[2]~14\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(2) & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(2) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay[1]~12\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(2) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(2)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay[1]~12\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(2),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(2),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay[1]~12\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay[2]~13_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay[2]~14\);

-- Location: LCCOMB_X40_Y24_N12
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay[3]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay[3]~15_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(3) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(3) & 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay[2]~14\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(3) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay[2]~14\) # (GND))))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(3) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(3) & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay[2]~14\ & VCC)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(3) & (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay[2]~14\))))
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay[3]~16\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(3) & ((!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay[2]~14\) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(3)))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(3) & (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(3) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay[2]~14\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(3),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(3),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay[2]~14\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay[3]~15_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay[3]~16\);

-- Location: LCCOMB_X40_Y24_N18
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay[6]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay[6]~21_combout\ = ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(6) $ (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(6) $ 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay[5]~20\)))) # (GND)
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay[6]~22\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(6) & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(6) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay[5]~20\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(6) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(6)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay[5]~20\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(6),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(6),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay[5]~20\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay[6]~21_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay[6]~22\);

-- Location: LCCOMB_X42_Y24_N0
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0~0_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan8~0_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1ii\(6))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan8~0_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0ii\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan8~0_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1ii\(6),
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0ii\(6),
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0~0_combout\);

-- Location: LCFF_X42_Y24_N1
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0~0_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(6));

-- Location: LCCOMB_X40_Y23_N0
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0~2_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan8~0_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1ii\(5))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan8~0_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0ii\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1ii\(5),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0ii\(5),
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan8~0_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0~2_combout\);

-- Location: LCFF_X40_Y23_N1
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0~2_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(5));

-- Location: LCCOMB_X42_Y24_N30
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1~7_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan8~0_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0ii\(1)))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan8~0_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1ii\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1ii\(1),
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan8~0_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0ii\(1),
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1~7_combout\);

-- Location: LCFF_X42_Y24_N31
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1~7_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(1));

-- Location: LCCOMB_X41_Y24_N14
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add5~0_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(0) & ((GND) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(0)))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(0) & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(0) $ (GND)))
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add5~1\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(0)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(0),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(0),
	datad => VCC,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add5~0_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add5~1\);

-- Location: LCCOMB_X41_Y24_N18
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add5~4_combout\ = ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(2) $ (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(2) $ 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add5~3\)))) # (GND)
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add5~5\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(2) & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(2) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add5~3\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(2) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(2)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add5~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(2),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(2),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add5~3\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add5~4_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add5~5\);

-- Location: LCCOMB_X41_Y24_N20
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add5~6_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(3) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(3) & 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add5~5\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(3) & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add5~5\ & VCC)))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(3) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(3) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add5~5\) # (GND))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(3) & (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add5~5\))))
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add5~7\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(3) & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(3) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add5~5\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(3) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(3)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add5~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(3),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(3),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add5~5\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add5~6_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add5~7\);

-- Location: LCCOMB_X41_Y24_N26
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add5~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add5~12_combout\ = ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(6) $ (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(6) $ 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add5~11\)))) # (GND)
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add5~13\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(6) & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(6) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add5~11\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(6) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(6)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add5~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(6),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(6),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add5~11\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add5~12_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add5~13\);

-- Location: LCCOMB_X42_Y24_N2
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0~1_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan8~0_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1ii\(4)))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan8~0_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0ii\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0ii\(4),
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan8~0_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1ii\(4),
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0~1_combout\);

-- Location: LCFF_X42_Y24_N3
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0~1_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(4));

-- Location: LCCOMB_X42_Y24_N6
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan9~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan9~1_cout\ = CARRY((!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(0) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(0),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(0),
	datad => VCC,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan9~1_cout\);

-- Location: LCCOMB_X42_Y24_N8
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan9~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan9~3_cout\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(1) & ((!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan9~1_cout\) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(1)))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(1) & (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(1) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan9~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(1),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(1),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan9~1_cout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan9~3_cout\);

-- Location: LCCOMB_X42_Y24_N10
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan9~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan9~5_cout\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(2) & ((!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan9~3_cout\) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(2)))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(2) & (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(2) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan9~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(2),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(2),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan9~3_cout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan9~5_cout\);

-- Location: LCCOMB_X42_Y24_N12
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan9~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan9~7_cout\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(3) & ((!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan9~5_cout\) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(3)))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(3) & (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(3) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan9~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(3),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(3),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan9~5_cout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan9~7_cout\);

-- Location: LCCOMB_X42_Y24_N14
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan9~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan9~9_cout\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(4) & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(4) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan9~7_cout\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(4) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(4)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan9~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(4),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(4),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan9~7_cout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan9~9_cout\);

-- Location: LCCOMB_X42_Y24_N16
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan9~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan9~11_cout\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(5) & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(5) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan9~9_cout\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(5) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(5)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan9~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(5),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(5),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan9~9_cout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan9~11_cout\);

-- Location: LCCOMB_X42_Y24_N18
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan9~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan9~13_cout\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(6) & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(6) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan9~11_cout\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(6) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(6)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan9~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(6),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(6),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan9~11_cout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan9~13_cout\);

-- Location: LCCOMB_X42_Y24_N20
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan9~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan9~15_cout\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(7) & ((!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan9~13_cout\) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(7)))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(7) & (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(7) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan9~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(7),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(7),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan9~13_cout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan9~15_cout\);

-- Location: LCCOMB_X42_Y24_N22
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan9~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan9~16_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(8) & ((!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(8)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan9~15_cout\))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(8) & (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan9~15_cout\ & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(8),
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1\(8),
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan9~15_cout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan9~16_combout\);

-- Location: LCFF_X40_Y24_N21
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay[7]~23_combout\,
	sdata => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add5~14_combout\,
	sload => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan9~16_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay\(7));

-- Location: LCFF_X40_Y24_N19
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay[6]~21_combout\,
	sdata => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add5~12_combout\,
	sload => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan9~16_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay\(6));

-- Location: LCFF_X40_Y24_N13
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay[3]~15_combout\,
	sdata => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add5~6_combout\,
	sload => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan9~16_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay\(3));

-- Location: LCFF_X40_Y24_N11
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay[2]~13_combout\,
	sdata => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add5~4_combout\,
	sload => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan9~16_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay\(2));

-- Location: LCFF_X38_Y22_N11
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltax[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~2_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltax\(1));

-- Location: LCFF_X40_Y24_N7
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay[0]~9_combout\,
	sdata => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add5~0_combout\,
	sload => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan9~16_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay\(0));

-- Location: LCCOMB_X36_Y24_N10
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~0_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error\(0) & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay\(0) $ (VCC))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error\(0) & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay\(0) & VCC))
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~1\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error\(0) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error\(0),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay\(0),
	datad => VCC,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~0_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~1\);

-- Location: LCCOMB_X38_Y24_N10
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~0_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltax\(0) & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~0_combout\ $ (VCC))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltax\(0) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~0_combout\) # (GND)))
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~1\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~0_combout\) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltax\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltax\(0),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~0_combout\,
	datad => VCC,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~0_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~1\);

-- Location: LCCOMB_X38_Y24_N12
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~3_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~2_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltax\(1) & 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~1\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltax\(1) & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~1\ & VCC)))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~2_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltax\(1) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~1\) # (GND))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltax\(1) & (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~1\))))
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~4\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~2_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltax\(1) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~1\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~2_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltax\(1)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~2_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltax\(1),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~1\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~3_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~4\);

-- Location: LCCOMB_X37_Y24_N6
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~5_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan11~2_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~3_combout\))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan11~2_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~2_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan11~2_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~3_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~5_combout\);

-- Location: LCFF_X37_Y24_N15
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[1]~13_combout\,
	sdata => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~5_combout\,
	sload => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|ALT_INV_Equal1~0_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[9]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error\(1));

-- Location: LCCOMB_X36_Y24_N14
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~4_combout\ = ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error\(2) $ (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay\(2) $ 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~3\)))) # (GND)
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~5\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error\(2) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay\(2)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~3\))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error\(2) & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay\(2) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error\(2),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay\(2),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~3\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~4_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~5\);

-- Location: LCCOMB_X36_Y24_N16
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~6_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error\(3) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay\(3) & 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~5\ & VCC)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay\(3) & (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~5\)))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error\(3) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay\(3) & (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~5\)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay\(3) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~5\) # (GND)))))
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~7\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error\(3) & (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay\(3) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~5\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error\(3) & ((!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~5\) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error\(3),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay\(3),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~5\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~6_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~7\);

-- Location: LCCOMB_X36_Y24_N18
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~8_combout\ = ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay\(4) $ (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error\(4) $ 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~7\)))) # (GND)
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~9\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay\(4) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error\(4)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~7\))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay\(4) & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error\(4) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay\(4),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error\(4),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~7\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~8_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~9\);

-- Location: LCFF_X38_Y22_N17
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltax[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~8_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltax\(4));

-- Location: LCCOMB_X38_Y24_N18
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~12_combout\ = ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~8_combout\ $ (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltax\(4) $ 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~10\)))) # (GND)
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~13\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~8_combout\ & ((!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~10\) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltax\(4)))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~8_combout\ & (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltax\(4) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~10\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~8_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltax\(4),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~10\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~12_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~13\);

-- Location: LCCOMB_X38_Y24_N4
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~23_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan11~2_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~12_combout\))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan11~2_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan11~2_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~8_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~12_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~23_combout\);

-- Location: LCFF_X37_Y24_N21
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[4]~19_combout\,
	sdata => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~23_combout\,
	sload => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|ALT_INV_Equal1~0_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[9]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error\(4));

-- Location: LCCOMB_X36_Y24_N20
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~10_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay\(5) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error\(5) & 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~9\ & VCC)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error\(5) & (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~9\)))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay\(5) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error\(5) & (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~9\)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error\(5) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~9\) # (GND)))))
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~11\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay\(5) & (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error\(5) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~9\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay\(5) & ((!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~9\) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay\(5),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error\(5),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~9\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~10_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~11\);

-- Location: LCFF_X38_Y22_N19
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltax[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add6~10_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltax\(5));

-- Location: LCCOMB_X38_Y24_N20
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~14_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~10_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltax\(5) & 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~13\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltax\(5) & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~13\ & VCC)))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~10_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltax\(5) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~13\) # (GND))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltax\(5) & (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~13\))))
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~15\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~10_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltax\(5) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~13\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~10_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltax\(5)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~10_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltax\(5),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~13\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~14_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~15\);

-- Location: LCCOMB_X37_Y24_N2
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~24_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan11~2_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~14_combout\))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan11~2_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan11~2_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~10_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~14_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~24_combout\);

-- Location: LCFF_X37_Y24_N23
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[5]~21_combout\,
	sdata => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~24_combout\,
	sload => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|ALT_INV_Equal1~0_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[9]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error\(5));

-- Location: LCCOMB_X36_Y24_N22
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~12_combout\ = ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error\(6) $ (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay\(6) $ 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~11\)))) # (GND)
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~13\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error\(6) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay\(6)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~11\))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error\(6) & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay\(6) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error\(6),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay\(6),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~11\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~12_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~13\);

-- Location: LCCOMB_X36_Y24_N24
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~14_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error\(7) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay\(7) & 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~13\ & VCC)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay\(7) & (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~13\)))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error\(7) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay\(7) & (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~13\)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay\(7) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~13\) # (GND)))))
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~15\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error\(7) & (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay\(7) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~13\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error\(7) & ((!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~13\) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error\(7),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay\(7),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~13\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~14_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~15\);

-- Location: LCCOMB_X36_Y24_N26
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~16_combout\ = ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay\(8) $ (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error\(8) $ 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~15\)))) # (GND)
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~17\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay\(8) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error\(8)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~15\))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay\(8) & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error\(8) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltay\(8),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error\(8),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~15\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~16_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~17\);

-- Location: LCCOMB_X38_Y24_N26
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~20_combout\ = ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltax\(8) $ (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~16_combout\ $ 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~19\)))) # (GND)
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~21\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltax\(8) & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~16_combout\ & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~19\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltax\(8) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~16_combout\) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|deltax\(8),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~16_combout\,
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~19\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~20_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~21\);

-- Location: LCCOMB_X36_Y24_N0
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~22_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan11~2_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~20_combout\))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan11~2_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan11~2_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~16_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~20_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~22_combout\);

-- Location: LCFF_X37_Y24_N29
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[8]~27_combout\,
	sdata => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~22_combout\,
	sload => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|ALT_INV_Equal1~0_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[9]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error\(8));

-- Location: LCCOMB_X36_Y24_N28
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~18_combout\ = \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~17\ $ (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error\(9),
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~17\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~18_combout\);

-- Location: LCCOMB_X38_Y24_N28
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~27_combout\ = \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~21\ $ (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~18_combout\,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~21\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~27_combout\);

-- Location: LCCOMB_X38_Y24_N30
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~29_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan11~2_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~27_combout\))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan11~2_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~18_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan11~2_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~27_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~29_combout\);

-- Location: LCFF_X37_Y24_N31
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[9]~29_combout\,
	sdata => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~29_combout\,
	sload => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|ALT_INV_Equal1~0_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[9]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error\(9));

-- Location: LCCOMB_X38_Y24_N2
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~11_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan11~2_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~9_combout\)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan11~2_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~9_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan11~2_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~6_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~11_combout\);

-- Location: LCFF_X37_Y24_N19
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[3]~17_combout\,
	sdata => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~11_combout\,
	sload => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|ALT_INV_Equal1~0_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[9]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error\(3));

-- Location: LCCOMB_X38_Y24_N0
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~2_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan11~2_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~0_combout\))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan11~2_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add10~0_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan11~2_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~0_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~2_combout\);

-- Location: LCFF_X37_Y24_N13
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[0]~11_combout\,
	sdata => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Add8~2_combout\,
	sload => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|ALT_INV_Equal1~0_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[9]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error\(0));

-- Location: LCCOMB_X37_Y24_N0
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan11~0_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error\(2)) # ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error\(3)) # 
-- ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error\(1)) # (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error\(2),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error\(3),
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error\(1),
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error\(0),
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan11~0_combout\);

-- Location: LCCOMB_X37_Y24_N4
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan11~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan11~2_combout\ = (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error\(9) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan11~1_combout\) # 
-- ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error\(8)) # (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan11~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan11~1_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error\(9),
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error\(8),
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan11~0_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan11~2_combout\);

-- Location: LCCOMB_X40_Y21_N22
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[6]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[6]~23_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[9]~10_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan11~2_combout\) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|WideOr2~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|WideOr2~combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan11~2_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|error[9]~10_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[6]~23_combout\);

-- Location: LCFF_X40_Y23_N9
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[0]~9_combout\,
	sdata => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(0),
	sload => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal1~0_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[6]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y\(0));

-- Location: LCCOMB_X40_Y23_N10
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[1]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[1]~11_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y\(1) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|ystep\(1) & 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[0]~10\ & VCC)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|ystep\(1) & (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[0]~10\)))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y\(1) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|ystep\(1) & (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[0]~10\)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|ystep\(1) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[0]~10\) # (GND)))))
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[1]~12\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y\(1) & (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|ystep\(1) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[0]~10\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y\(1) & ((!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[0]~10\) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|ystep\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y\(1),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|ystep\(1),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[0]~10\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[1]~11_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[1]~12\);

-- Location: LCCOMB_X40_Y23_N12
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[2]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[2]~13_combout\ = ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y\(2) $ (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|ystep\(1) $ 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[1]~12\)))) # (GND)
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[2]~14\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y\(2) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|ystep\(1)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[1]~12\))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y\(2) & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|ystep\(1) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[1]~12\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y\(2),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|ystep\(1),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[1]~12\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[2]~13_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[2]~14\);

-- Location: LCCOMB_X40_Y23_N14
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[3]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[3]~15_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y\(3) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|ystep\(1) & 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[2]~14\ & VCC)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|ystep\(1) & (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[2]~14\)))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y\(3) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|ystep\(1) & (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[2]~14\)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|ystep\(1) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[2]~14\) # (GND)))))
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[3]~16\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y\(3) & (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|ystep\(1) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[2]~14\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y\(3) & ((!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[2]~14\) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|ystep\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y\(3),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|ystep\(1),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[2]~14\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[3]~15_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[3]~16\);

-- Location: LCCOMB_X40_Y23_N16
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[4]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[4]~17_combout\ = ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y\(4) $ (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|ystep\(1) $ 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[3]~16\)))) # (GND)
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[4]~18\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y\(4) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|ystep\(1)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[3]~16\))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y\(4) & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|ystep\(1) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[3]~16\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y\(4),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|ystep\(1),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[3]~16\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[4]~17_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[4]~18\);

-- Location: LCCOMB_X40_Y23_N18
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[5]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[5]~19_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y\(5) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|ystep\(1) & 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[4]~18\ & VCC)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|ystep\(1) & (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[4]~18\)))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y\(5) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|ystep\(1) & (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[4]~18\)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|ystep\(1) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[4]~18\) # (GND)))))
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[5]~20\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y\(5) & (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|ystep\(1) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[4]~18\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y\(5) & ((!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[4]~18\) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|ystep\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y\(5),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|ystep\(1),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[4]~18\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[5]~19_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[5]~20\);

-- Location: LCFF_X40_Y23_N19
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[5]~19_combout\,
	sdata => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(5),
	sload => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal1~0_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[6]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y\(5));

-- Location: LCCOMB_X36_Y22_N2
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out~4_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|steep~regout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x\(5))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|steep~regout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x\(5),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y\(5),
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|steep~regout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out~4_combout\);

-- Location: LCFF_X36_Y22_N3
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out~4_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out[7]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out\(5));

-- Location: LCFF_X40_Y23_N17
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[4]~17_combout\,
	sdata => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(4),
	sload => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal1~0_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[6]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y\(4));

-- Location: LCCOMB_X36_Y22_N24
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out~3_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|steep~regout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x\(4))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|steep~regout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x\(4),
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|steep~regout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y\(4),
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out~3_combout\);

-- Location: LCFF_X36_Y22_N25
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out~3_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out[7]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out\(4));

-- Location: LCFF_X40_Y23_N15
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[3]~15_combout\,
	sdata => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(3),
	sload => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal1~0_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[6]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y\(3));

-- Location: LCCOMB_X40_Y22_N26
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out~6_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|steep~regout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x\(3))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|steep~regout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x\(3),
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y\(3),
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|steep~regout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out~6_combout\);

-- Location: LCFF_X40_Y22_N27
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out~6_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out[7]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out\(3));

-- Location: LCCOMB_X41_Y22_N10
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out~9_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|steep~regout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x\(0))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|steep~regout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|steep~regout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x\(0),
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y\(0),
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out~9_combout\);

-- Location: LCFF_X41_Y22_N11
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out~9_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out[7]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out\(0));

-- Location: LCCOMB_X37_Y21_N8
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~2_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out\(1) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out\(3) & 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~1\ & VCC)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out\(3) & (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~1\)))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out\(1) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out\(3) & (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~1\)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out\(3) & ((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~1\) # (GND)))))
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~3\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out\(1) & (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out\(3) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~1\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out\(1) & ((!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~1\) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out\(1),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out\(3),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~1\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~2_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~3\);

-- Location: LCCOMB_X37_Y21_N10
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~4_combout\ = ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out\(2) $ (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out\(4) $ 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~3\)))) # (GND)
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~5\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out\(2) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out\(4)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~3\))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out\(2) & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out\(4) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out\(2),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out\(4),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~3\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~4_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~5\);

-- Location: LCCOMB_X37_Y21_N12
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~6_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out\(3) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out\(5) & 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~5\ & VCC)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out\(5) & (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~5\)))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out\(3) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out\(5) & (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~5\)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out\(5) & ((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~5\) # (GND)))))
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~7\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out\(3) & (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out\(5) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~5\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out\(3) & ((!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~5\) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out\(3),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out\(5),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~5\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~6_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~7\);

-- Location: LCCOMB_X37_Y21_N14
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~8_combout\ = ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out\(4) $ (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out\(6) $ 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~7\)))) # (GND)
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~9\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out\(4) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out\(6)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~7\))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out\(4) & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out\(6) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out\(4),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out\(6),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~7\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~8_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~9\);

-- Location: LCCOMB_X37_Y21_N18
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~12_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out\(6) & (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~11\ $ (GND))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out\(6) & (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~11\ & VCC))
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~13\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out\(6) & !\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out\(6),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~11\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~12_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~13\);

-- Location: LCCOMB_X37_Y21_N20
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~14_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out\(7) & (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~13\)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out\(7) & ((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~13\) # (GND)))
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~15\ = CARRY((!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~13\) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out\(7),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~13\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~14_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~15\);

-- Location: LCCOMB_X37_Y21_N22
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~16_combout\ = !\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~15\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~16_combout\);

-- Location: LCCOMB_X40_Y23_N22
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[7]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[7]~24_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y\(7) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|ystep\(1) & 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[6]~22\ & VCC)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|ystep\(1) & (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[6]~22\)))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y\(7) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|ystep\(1) & (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[6]~22\)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|ystep\(1) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[6]~22\) # (GND)))))
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[7]~25\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y\(7) & (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|ystep\(1) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[6]~22\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y\(7) & ((!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[6]~22\) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|ystep\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y\(7),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|ystep\(1),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[6]~22\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[7]~24_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[7]~25\);

-- Location: LCCOMB_X40_Y23_N24
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[8]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[8]~26_combout\ = \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|ystep\(1) $ (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[7]~25\ $ 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|ystep\(1),
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y\(8),
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[7]~25\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[8]~26_combout\);

-- Location: LCCOMB_X41_Y21_N2
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0~4_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan8~0_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1ii\(8)))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan8~0_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0ii\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0ii\(8),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y1ii\(8),
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|LessThan8~0_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0~4_combout\);

-- Location: LCFF_X41_Y21_N3
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0~4_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(8));

-- Location: LCFF_X40_Y23_N25
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[8]~26_combout\,
	sdata => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(8),
	sload => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal1~0_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[6]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y\(8));

-- Location: LCCOMB_X40_Y22_N20
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x[8]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x[8]~25_combout\ = \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x\(8) $ (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x[7]~24\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x\(8),
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x[7]~24\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x[8]~25_combout\);

-- Location: LCFF_X40_Y22_N21
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x[8]~25_combout\,
	sdata => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x0\(8),
	sload => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal1~0_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|xlex1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x\(8));

-- Location: LCCOMB_X41_Y22_N0
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out~2_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|steep~regout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y\(8))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|steep~regout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|steep~regout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y\(8),
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x\(8),
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out~2_combout\);

-- Location: LCFF_X41_Y22_N1
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out~2_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out[7]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(8));

-- Location: LCFF_X40_Y23_N11
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[1]~11_combout\,
	sdata => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(1),
	sload => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal1~0_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[6]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y\(1));

-- Location: LCCOMB_X40_Y22_N24
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out~8_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|steep~regout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x\(1))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|steep~regout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x\(1),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y\(1),
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|steep~regout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out~8_combout\);

-- Location: LCFF_X40_Y22_N25
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out~8_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out[7]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out\(1));

-- Location: LCCOMB_X44_Y21_N2
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out~1_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|steep~regout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y\(6))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|steep~regout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y\(6),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|steep~regout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x\(6),
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out~1_combout\);

-- Location: LCFF_X44_Y21_N3
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out~1_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out[7]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(6));

-- Location: LCCOMB_X36_Y21_N0
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[6]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[6]~0_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out\(0) & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(6) $ (VCC))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out\(0) & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(6) & VCC))
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[6]~1\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out\(0) & \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out\(0),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(6),
	datad => VCC,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[6]~0_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[6]~1\);

-- Location: LCCOMB_X36_Y21_N2
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[7]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[7]~2_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(7) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out\(1) & 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[6]~1\ & VCC)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out\(1) & 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[6]~1\)))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(7) & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out\(1) & 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[6]~1\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out\(1) & 
-- ((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[6]~1\) # (GND)))))
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[7]~3\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(7) & (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out\(1) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[6]~1\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(7) & 
-- ((!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[6]~1\) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(7),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out\(1),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[6]~1\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[7]~2_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[7]~3\);

-- Location: LCCOMB_X36_Y21_N4
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[8]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[8]~4_combout\ = ((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~0_combout\ $ 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(8) $ (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[7]~3\)))) # (GND)
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[8]~5\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~0_combout\ & 
-- ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(8)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[7]~3\))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~0_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(8) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[7]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~0_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(8),
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[7]~3\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[8]~4_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[8]~5\);

-- Location: LCCOMB_X36_Y21_N6
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[9]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[9]~6_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~2_combout\ & 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[8]~5\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~2_combout\ & 
-- ((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[8]~5\) # (GND)))
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[9]~7\ = CARRY((!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[8]~5\) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~2_combout\,
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[8]~5\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[9]~6_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[9]~7\);

-- Location: LCCOMB_X36_Y21_N8
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[10]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[10]~8_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~4_combout\ & 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[9]~7\ $ (GND))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~4_combout\ & 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[9]~7\ & VCC))
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[10]~9\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~4_combout\ & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[9]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~4_combout\,
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[9]~7\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[10]~8_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[10]~9\);

-- Location: LCCOMB_X36_Y21_N10
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[11]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[11]~10_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~6_combout\ & 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[10]~9\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~6_combout\ & 
-- ((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[10]~9\) # (GND)))
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[11]~11\ = CARRY((!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[10]~9\) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~6_combout\,
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[10]~9\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[11]~10_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[11]~11\);

-- Location: LCCOMB_X36_Y21_N12
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[12]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[12]~12_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~8_combout\ & 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[11]~11\ $ (GND))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~8_combout\ & 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[11]~11\ & VCC))
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[12]~13\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~8_combout\ & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[11]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~8_combout\,
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[11]~11\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[12]~12_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[12]~13\);

-- Location: LCCOMB_X36_Y21_N14
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[13]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[13]~14_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~10_combout\ & 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[12]~13\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~10_combout\ & 
-- ((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[12]~13\) # (GND)))
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[13]~15\ = CARRY((!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[12]~13\) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~10_combout\,
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[12]~13\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[13]~14_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[13]~15\);

-- Location: LCCOMB_X36_Y21_N16
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[14]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[14]~16_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~12_combout\ & 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[13]~15\ $ (GND))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~12_combout\ & 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[13]~15\ & VCC))
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[14]~17\ = CARRY((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~12_combout\ & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[13]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~12_combout\,
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[13]~15\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[14]~16_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[14]~17\);

-- Location: LCCOMB_X36_Y21_N18
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[15]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[15]~18_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~14_combout\ & 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[14]~17\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~14_combout\ & 
-- ((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[14]~17\) # (GND)))
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[15]~19\ = CARRY((!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[14]~17\) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~14_combout\,
	datad => VCC,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[14]~17\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[15]~18_combout\,
	cout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[15]~19\);

-- Location: LCCOMB_X36_Y21_N20
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[16]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[16]~20_combout\ = \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[15]~19\ $ 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|Add0~16_combout\,
	cin => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[15]~19\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[16]~20_combout\);

-- Location: LCFF_X40_Y23_N23
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[7]~24_combout\,
	sdata => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(7),
	sload => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal1~0_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[6]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y\(7));

-- Location: LCCOMB_X36_Y22_N28
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out~5_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|steep~regout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x\(7))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|steep~regout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|steep~regout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x\(7),
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y\(7),
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out~5_combout\);

-- Location: LCFF_X36_Y22_N29
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out~5_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out[7]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out\(7));

-- Location: LCCOMB_X36_Y22_N30
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|LessThan3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|LessThan3~0_combout\ = (((!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out\(7)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out\(6))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out\(5))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out\(4),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out\(5),
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out\(6),
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out\(7),
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|LessThan3~0_combout\);

-- Location: LCCOMB_X40_Y22_N0
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out~0_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|steep~regout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y\(7)))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|steep~regout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x\(7),
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y\(7),
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|steep~regout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out~0_combout\);

-- Location: LCFF_X40_Y22_N1
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out~0_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out[7]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(7));

-- Location: LCCOMB_X40_Y21_N4
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|writeEn~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|writeEn~0_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q.Draw~regout\ & (((!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(7) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(6))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|fsm|y_Q.Draw~regout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(7),
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(6),
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(8),
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|writeEn~0_combout\);

-- Location: LCCOMB_X36_Y22_N8
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|writeEn~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|writeEn~1_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|LessThan3~0_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|writeEn~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|LessThan3~0_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|writeEn~0_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|writeEn~1_combout\);

-- Location: LCCOMB_X35_Y21_N8
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode1035w[3]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode1035w[3]~2_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[15]~18_combout\ & 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[16]~20_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[13]~14_combout\ & 
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|writeEn~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[15]~18_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[16]~20_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[13]~14_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|writeEn~1_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode1035w[3]~2_combout\);

-- Location: LCCOMB_X35_Y21_N12
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode995w[3]\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode995w\(3) = (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[14]~16_combout\ & 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode1035w[3]~2_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[12]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[14]~16_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode1035w[3]~2_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[12]~12_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode995w\(3));

-- Location: LCCOMB_X25_Y16_N4
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode1035w[3]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode1035w[3]~0_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[13]~14_combout\ & 
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[12]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[13]~14_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[12]~12_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode1035w[3]~0_combout\);

-- Location: LCCOMB_X25_Y17_N0
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode995w[3]\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode995w\(3) = (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[14]~16_combout\ & 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[15]~18_combout\ & (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[16]~20_combout\ & 
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode1035w[3]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[14]~16_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[15]~18_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[16]~20_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode1035w[3]~0_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode995w\(3));

-- Location: LCCOMB_X36_Y21_N26
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode995w[3]\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode995w\(3) = (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode995w[3]~2_combout\ & 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[13]~14_combout\ & (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[16]~20_combout\ & 
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[15]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode995w[3]~2_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[13]~14_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[16]~20_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[15]~18_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode995w\(3));

-- Location: LCFF_X22_Y16_N13
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|mypll|altpll_component|_clk0~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|Add0~12_combout\,
	aclr => \nios_system_inst|nios_system_reset_clk_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(6));

-- Location: LCCOMB_X42_Y19_N0
\nios_system_inst|the_peripheral_0|peripheral_0|asc|colour[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|asc|colour[0]~feeder_combout\ = \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_colour\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_colour\(0),
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|colour[0]~feeder_combout\);

-- Location: LCFF_X42_Y19_N1
\nios_system_inst|the_peripheral_0|peripheral_0|asc|colour[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|asc|colour[0]~feeder_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|asc|go~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|colour\(0));

-- Location: LCCOMB_X41_Y22_N4
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out~3_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|steep~regout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y\(0)))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|steep~regout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|steep~regout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x\(0),
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y\(0),
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out~3_combout\);

-- Location: LCFF_X41_Y22_N5
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out~3_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out[7]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(0));

-- Location: LCCOMB_X40_Y22_N2
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out~4_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|steep~regout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y\(1)))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|steep~regout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x\(1),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y\(1),
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|steep~regout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out~4_combout\);

-- Location: LCFF_X40_Y22_N3
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out~4_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out[7]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(1));

-- Location: LCFF_X40_Y23_N13
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[2]~13_combout\,
	sdata => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y0\(2),
	sload => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|Equal1~0_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y[6]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y\(2));

-- Location: LCCOMB_X40_Y22_N28
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out~5_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|steep~regout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y\(2))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|steep~regout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y\(2),
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x\(2),
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|steep~regout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out~5_combout\);

-- Location: LCFF_X40_Y22_N29
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out~5_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out[7]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(2));

-- Location: LCCOMB_X40_Y22_N22
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out~6_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|steep~regout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y\(3)))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|steep~regout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x\(3),
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y\(3),
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|steep~regout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out~6_combout\);

-- Location: LCFF_X40_Y22_N23
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out~6_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out[7]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(3));

-- Location: LCCOMB_X36_Y22_N12
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out~7_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|steep~regout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y\(4)))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|steep~regout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x\(4),
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|steep~regout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y\(4),
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out~7_combout\);

-- Location: LCFF_X36_Y22_N13
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out~7_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out[7]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(4));

-- Location: LCCOMB_X36_Y22_N6
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out~8_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|steep~regout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y\(5)))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|steep~regout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x\(5),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y\(5),
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|steep~regout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out~8_combout\);

-- Location: LCFF_X36_Y22_N7
\nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out~8_combout\,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|y_out[7]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|lda|v|x_out\(5));

-- Location: M4K_X26_Y24
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a33\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "nios_system:nios_system_inst|peripheral_0:the_peripheral_0|peripheral:peripheral_0|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_disable_ce_on_output_registers => "on",
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 76800,
	port_b_logical_ram_width => 3,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode995w\(3),
	clk0 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|mypll|altpll_component|_clk0~clkctrl_outclk\,
	clk1 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode995w\(3),
	ena1 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode995w\(3),
	portadatain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a33_PORTADATAIN_bus\,
	portbdatain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a33_PORTBDATAIN_bus\,
	portaaddr => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a33_PORTAADDR_bus\,
	portbaddr => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a33_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a33_PORTADATAOUT_bus\);

-- Location: LCCOMB_X35_Y21_N6
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode985w[3]\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode985w\(3) = (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[14]~16_combout\ & 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode1035w[3]~2_combout\ & !\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[12]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[14]~16_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode1035w[3]~2_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[12]~12_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode985w\(3));

-- Location: LCCOMB_X25_Y16_N10
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode964w[3]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode964w[3]~0_combout\ = (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[12]~12_combout\ & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[14]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[12]~12_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[14]~16_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode964w[3]~0_combout\);

-- Location: LCCOMB_X25_Y17_N10
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode985w[3]\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode985w\(3) = (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[13]~14_combout\ & 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[15]~18_combout\ & (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[16]~20_combout\ & 
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode964w[3]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[13]~14_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[15]~18_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[16]~20_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode964w[3]~0_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode985w\(3));

-- Location: LCCOMB_X35_Y20_N2
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode964w[3]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode964w[3]~0_combout\ = (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[14]~16_combout\ & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[12]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[14]~16_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[12]~12_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode964w[3]~0_combout\);

-- Location: LCCOMB_X35_Y21_N10
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode985w[3]\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode985w\(3) = (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[15]~18_combout\ & 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode964w[3]~0_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[13]~14_combout\ & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[16]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[15]~18_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode964w[3]~0_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[13]~14_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[16]~20_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode985w\(3));

-- Location: M4K_X52_Y20
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a30\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "nios_system:nios_system_inst|peripheral_0:the_peripheral_0|peripheral:peripheral_0|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_disable_ce_on_output_registers => "on",
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 76800,
	port_b_logical_ram_width => 3,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode985w\(3),
	clk0 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|mypll|altpll_component|_clk0~clkctrl_outclk\,
	clk1 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode985w\(3),
	ena1 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode985w\(3),
	portadatain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a30_PORTADATAIN_bus\,
	portbdatain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a30_PORTBDATAIN_bus\,
	portaaddr => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a30_PORTAADDR_bus\,
	portbaddr => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a30_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a30_PORTADATAOUT_bus\);

-- Location: LCCOMB_X25_Y21_N14
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~6_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(1) & 
-- ((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(0) & (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a33~portadataout\)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(0) & ((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a30~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(0),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(1),
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a33~portadataout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a30~portadataout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~6_combout\);

-- Location: LCCOMB_X35_Y20_N22
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode1005w[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode1005w[3]~3_combout\ = (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[13]~14_combout\ & 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[15]~18_combout\ & (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[16]~20_combout\ & 
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|writeEn~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[13]~14_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[15]~18_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[16]~20_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|writeEn~1_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode1005w[3]~3_combout\);

-- Location: LCCOMB_X35_Y20_N28
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode975w[3]\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode975w\(3) = (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[14]~16_combout\ & 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode1005w[3]~3_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[12]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[14]~16_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode1005w[3]~3_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[12]~12_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode975w\(3));

-- Location: LCCOMB_X25_Y16_N0
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode1015w[3]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode1015w[3]~0_combout\ = (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[13]~14_combout\ & 
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[12]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[13]~14_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[12]~12_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode1015w[3]~0_combout\);

-- Location: LCCOMB_X25_Y17_N20
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode975w[3]\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode975w\(3) = (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[14]~16_combout\ & 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[15]~18_combout\ & (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[16]~20_combout\ & 
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode1015w[3]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[14]~16_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[15]~18_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[16]~20_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode1015w[3]~0_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode975w\(3));

-- Location: LCCOMB_X36_Y21_N28
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode975w[3]\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode975w\(3) = (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode995w[3]~2_combout\ & 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[13]~14_combout\ & (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[16]~20_combout\ & 
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[15]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode995w[3]~2_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[13]~14_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[16]~20_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[15]~18_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode975w\(3));

-- Location: M4K_X13_Y20
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a27\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "nios_system:nios_system_inst|peripheral_0:the_peripheral_0|peripheral:peripheral_0|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_disable_ce_on_output_registers => "on",
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 76800,
	port_b_logical_ram_width => 3,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode975w\(3),
	clk0 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|mypll|altpll_component|_clk0~clkctrl_outclk\,
	clk1 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode975w\(3),
	ena1 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode975w\(3),
	portadatain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a27_PORTADATAIN_bus\,
	portbdatain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a27_PORTBDATAIN_bus\,
	portaaddr => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a27_PORTAADDR_bus\,
	portbaddr => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a27_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a27_PORTADATAOUT_bus\);

-- Location: LCCOMB_X35_Y20_N14
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode964w[3]\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode964w\(3) = (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[14]~16_combout\ & 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode1005w[3]~3_combout\ & !\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[12]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[14]~16_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode1005w[3]~3_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[12]~12_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode964w\(3));

-- Location: LCCOMB_X25_Y17_N6
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode964w[3]\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode964w\(3) = (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[13]~14_combout\ & 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[15]~18_combout\ & (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[16]~20_combout\ & 
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode964w[3]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[13]~14_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[15]~18_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[16]~20_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode964w[3]~0_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode964w\(3));

-- Location: LCCOMB_X35_Y20_N4
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode964w[3]\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode964w\(3) = (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[13]~14_combout\ & 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[15]~18_combout\ & (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[16]~20_combout\ & 
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode964w[3]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[13]~14_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[15]~18_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[16]~20_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode964w[3]~0_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode964w\(3));

-- Location: M4K_X26_Y9
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a24\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "nios_system:nios_system_inst|peripheral_0:the_peripheral_0|peripheral:peripheral_0|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_disable_ce_on_output_registers => "on",
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 76800,
	port_b_logical_ram_width => 3,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode964w\(3),
	clk0 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|mypll|altpll_component|_clk0~clkctrl_outclk\,
	clk1 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode964w\(3),
	ena1 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode964w\(3),
	portadatain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a24_PORTADATAIN_bus\,
	portbdatain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a24_PORTBDATAIN_bus\,
	portaaddr => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a24_PORTAADDR_bus\,
	portbaddr => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a24_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a24_PORTADATAOUT_bus\);

-- Location: LCCOMB_X25_Y21_N24
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~7_combout\ = (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(1) & 
-- ((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(0) & (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a27~portadataout\)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(0) & ((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a24~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(0),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(1),
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a27~portadataout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a24~portadataout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~7_combout\);

-- Location: LCCOMB_X24_Y21_N24
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[0]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[0]~6_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[0]~5_combout\ & 
-- ((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(2)) # ((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~6_combout\) # 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[0]~5_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(2),
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~6_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~7_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[0]~6_combout\);

-- Location: LCCOMB_X35_Y20_N0
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode995w[3]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode995w[3]~2_combout\ = (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[14]~16_combout\ & 
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[12]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[14]~16_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[12]~12_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode995w[3]~2_combout\);

-- Location: LCCOMB_X36_Y22_N18
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode1066w[3]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode1066w[3]~2_combout\ = (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[15]~18_combout\ & 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode995w[3]~2_combout\ & (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[13]~14_combout\ & 
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[16]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[15]~18_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode995w[3]~2_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[13]~14_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[16]~20_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode1066w[3]~2_combout\);

-- Location: LCCOMB_X36_Y22_N26
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode1066w[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode1066w[3]~3_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|LessThan3~0_combout\ & 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode1066w[3]~2_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|writeEn~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|LessThan3~0_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode1066w[3]~2_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|writeEn~0_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode1066w[3]~3_combout\);

-- Location: LCCOMB_X25_Y17_N16
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode1066w[3]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode1066w[3]~0_combout\ = (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[14]~16_combout\ & 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[15]~18_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[16]~20_combout\ & 
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode1015w[3]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[14]~16_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[15]~18_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[16]~20_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode1015w[3]~0_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode1066w[3]~0_combout\);

-- Location: M4K_X13_Y14
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a51\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "nios_system:nios_system_inst|peripheral_0:the_peripheral_0|peripheral:peripheral_0|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_disable_ce_on_output_registers => "on",
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 76800,
	port_b_logical_ram_width => 3,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode1066w[3]~3_combout\,
	clk0 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|mypll|altpll_component|_clk0~clkctrl_outclk\,
	clk1 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode1066w[3]~0_combout\,
	ena1 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode1066w[3]~2_combout\,
	portadatain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a51_PORTADATAIN_bus\,
	portbdatain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a51_PORTBDATAIN_bus\,
	portaaddr => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a51_PORTAADDR_bus\,
	portbaddr => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a51_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a51_PORTADATAOUT_bus\);

-- Location: LCFF_X24_Y17_N13
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|address_reg_a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|mypll|altpll_component|_clk0~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[12]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|address_reg_a\(0));

-- Location: LCFF_X23_Y21_N25
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|mypll|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|address_reg_a\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(0));

-- Location: LCCOMB_X23_Y21_N24
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[0]~1_combout\ = (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(1) & 
-- ((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(0) & ((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a51~portadataout\))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(0) & (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a48~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a48~portadataout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a51~portadataout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(0),
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(1),
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[0]~1_combout\);

-- Location: LCCOMB_X36_Y22_N14
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode1076w[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode1076w[3]~3_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode1076w[3]~2_combout\ 
-- & (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|LessThan3~0_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|writeEn~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode1076w[3]~2_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|LessThan3~0_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|writeEn~0_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode1076w[3]~3_combout\);

-- Location: LCCOMB_X25_Y17_N18
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode1076w[3]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode1076w[3]~0_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[13]~14_combout\ & 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[15]~18_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[16]~20_combout\ & 
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode964w[3]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[13]~14_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[15]~18_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[16]~20_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode964w[3]~0_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode1076w[3]~0_combout\);

-- Location: LCCOMB_X36_Y22_N10
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode1076w[3]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode1076w[3]~2_combout\ = (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[15]~18_combout\ & 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode964w[3]~0_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[13]~14_combout\ & 
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[16]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[15]~18_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode964w[3]~0_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[13]~14_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[16]~20_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode1076w[3]~2_combout\);

-- Location: M4K_X13_Y25
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a54\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "nios_system:nios_system_inst|peripheral_0:the_peripheral_0|peripheral:peripheral_0|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_disable_ce_on_output_registers => "on",
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 76800,
	port_b_logical_ram_width => 3,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode1076w[3]~3_combout\,
	clk0 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|mypll|altpll_component|_clk0~clkctrl_outclk\,
	clk1 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode1076w[3]~0_combout\,
	ena1 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode1076w[3]~2_combout\,
	portadatain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a54_PORTADATAIN_bus\,
	portbdatain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a54_PORTBDATAIN_bus\,
	portaaddr => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a54_PORTAADDR_bus\,
	portbaddr => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a54_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a54_PORTADATAOUT_bus\);

-- Location: LCCOMB_X23_Y21_N18
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[0]~2_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[0]~1_combout\) # 
-- ((!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(0) & (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(1) & 
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a54~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(0),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[0]~1_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(1),
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a54~portadataout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[0]~2_combout\);

-- Location: LCCOMB_X35_Y21_N16
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode866w[3]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode866w[3]~2_combout\ = (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[15]~18_combout\ & 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[16]~20_combout\ & (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[13]~14_combout\ & 
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|writeEn~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[15]~18_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[16]~20_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[13]~14_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|writeEn~1_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode866w[3]~2_combout\);

-- Location: LCCOMB_X36_Y21_N30
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode883w[3]\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode883w\(3) = (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode866w[3]~2_combout\ & 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[14]~16_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[12]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode866w[3]~2_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[14]~16_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[12]~12_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode883w\(3));

-- Location: LCCOMB_X25_Y17_N28
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode883w[3]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode883w[3]~0_combout\ = (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[14]~16_combout\ & 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[15]~18_combout\ & (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[16]~20_combout\ & 
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode1015w[3]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[14]~16_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[15]~18_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[16]~20_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode1015w[3]~0_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode883w[3]~0_combout\);

-- Location: LCCOMB_X36_Y21_N22
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode883w[3]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode883w[3]~0_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode995w[3]~2_combout\ & 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[13]~14_combout\ & (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[16]~20_combout\ & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[15]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode995w[3]~2_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[13]~14_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[16]~20_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[15]~18_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode883w[3]~0_combout\);

-- Location: M4K_X26_Y22
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "nios_system:nios_system_inst|peripheral_0:the_peripheral_0|peripheral:peripheral_0|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_disable_ce_on_output_registers => "on",
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 76800,
	port_b_logical_ram_width => 3,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode883w\(3),
	clk0 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|mypll|altpll_component|_clk0~clkctrl_outclk\,
	clk1 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode883w[3]~0_combout\,
	ena1 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode883w[3]~0_combout\,
	portadatain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3_PORTADATAIN_bus\,
	portbdatain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3_PORTBDATAIN_bus\,
	portaaddr => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3_PORTAADDR_bus\,
	portbaddr => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3_PORTADATAOUT_bus\);

-- Location: LCCOMB_X35_Y21_N14
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode866w[3]\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode866w\(3) = (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode866w[3]~2_combout\ & 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[12]~12_combout\ & !\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[14]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode866w[3]~2_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[12]~12_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[14]~16_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode866w\(3));

-- Location: LCCOMB_X25_Y17_N8
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode866w[3]\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode866w\(3) = (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[13]~14_combout\ & 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[15]~18_combout\ & (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[16]~20_combout\ & 
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode964w[3]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[13]~14_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[15]~18_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[16]~20_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode964w[3]~0_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode866w\(3));

-- Location: LCCOMB_X35_Y21_N30
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode866w[3]\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode866w\(3) = (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[15]~18_combout\ & 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode964w[3]~0_combout\ & (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[13]~14_combout\ & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[16]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[15]~18_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode964w[3]~0_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[13]~14_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[16]~20_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode866w\(3));

-- Location: M4K_X26_Y26
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "nios_system:nios_system_inst|peripheral_0:the_peripheral_0|peripheral:peripheral_0|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_disable_ce_on_output_registers => "on",
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 76800,
	port_b_logical_ram_width => 3,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode866w\(3),
	clk0 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|mypll|altpll_component|_clk0~clkctrl_outclk\,
	clk1 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode866w\(3),
	ena1 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode866w\(3),
	portadatain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0_PORTADATAIN_bus\,
	portbdatain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0_PORTBDATAIN_bus\,
	portaaddr => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0_PORTAADDR_bus\,
	portbaddr => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X23_Y21_N20
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~0_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(1) & 
-- ((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6~portadataout\) # ((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(0))))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(1) & (((!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(0) & 
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6~portadataout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(1),
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(0),
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0~portadataout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~0_combout\);

-- Location: LCCOMB_X35_Y21_N2
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode903w[3]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode903w[3]~2_combout\ = (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[15]~18_combout\ & 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[16]~20_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[13]~14_combout\ & 
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|writeEn~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[15]~18_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[16]~20_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[13]~14_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|writeEn~1_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode903w[3]~2_combout\);

-- Location: LCCOMB_X35_Y21_N0
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode903w[3]\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode903w\(3) = (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[14]~16_combout\ & 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[12]~12_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode903w[3]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[14]~16_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[12]~12_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode903w[3]~2_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode903w\(3));

-- Location: LCCOMB_X25_Y17_N2
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode903w[3]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode903w[3]~0_combout\ = (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[14]~16_combout\ & 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[15]~18_combout\ & (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[16]~20_combout\ & 
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode1035w[3]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[14]~16_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[15]~18_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[16]~20_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode1035w[3]~0_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode903w[3]~0_combout\);

-- Location: LCCOMB_X36_Y21_N24
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode903w[3]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode903w[3]~0_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode995w[3]~2_combout\ & 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[13]~14_combout\ & (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[16]~20_combout\ & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[15]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode995w[3]~2_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[13]~14_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[16]~20_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[15]~18_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode903w[3]~0_combout\);

-- Location: M4K_X52_Y26
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "nios_system:nios_system_inst|peripheral_0:the_peripheral_0|peripheral:peripheral_0|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_disable_ce_on_output_registers => "on",
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 76800,
	port_b_logical_ram_width => 3,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode903w\(3),
	clk0 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|mypll|altpll_component|_clk0~clkctrl_outclk\,
	clk1 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode903w[3]~0_combout\,
	ena1 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode903w[3]~0_combout\,
	portadatain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9_PORTADATAIN_bus\,
	portbdatain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9_PORTBDATAIN_bus\,
	portaaddr => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9_PORTAADDR_bus\,
	portbaddr => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9_PORTADATAOUT_bus\);

-- Location: LCCOMB_X23_Y21_N14
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~1_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(0) & 
-- ((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~0_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9~portadataout\))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~0_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3~portadataout\)))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(0) & (((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(0),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3~portadataout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~0_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9~portadataout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~1_combout\);

-- Location: LCCOMB_X24_Y21_N12
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[0]~3_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[0]~0_combout\ & 
-- ((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(4) & (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[0]~2_combout\)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(4) & ((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[0]~0_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[0]~2_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(4),
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~1_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[0]~3_combout\);

-- Location: LCCOMB_X35_Y20_N6
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode923w[3]\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode923w\(3) = (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[14]~16_combout\ & 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode866w[3]~2_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[12]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[14]~16_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode866w[3]~2_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[12]~12_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode923w\(3));

-- Location: LCCOMB_X25_Y17_N12
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode923w[3]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode923w[3]~0_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[14]~16_combout\ & 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[15]~18_combout\ & (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[16]~20_combout\ & 
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode1015w[3]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[14]~16_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[15]~18_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[16]~20_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode1015w[3]~0_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode923w[3]~0_combout\);

-- Location: LCCOMB_X35_Y20_N12
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode1015w[3]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode1015w[3]~2_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[14]~16_combout\ & 
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[12]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[14]~16_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[12]~12_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode1015w[3]~2_combout\);

-- Location: LCCOMB_X35_Y20_N30
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode923w[3]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode923w[3]~0_combout\ = (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[13]~14_combout\ & 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[15]~18_combout\ & (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[16]~20_combout\ & 
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode1015w[3]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[13]~14_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[15]~18_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[16]~20_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode1015w[3]~2_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode923w[3]~0_combout\);

-- Location: M4K_X26_Y14
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a15\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "nios_system:nios_system_inst|peripheral_0:the_peripheral_0|peripheral:peripheral_0|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_disable_ce_on_output_registers => "on",
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 76800,
	port_b_logical_ram_width => 3,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode923w\(3),
	clk0 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|mypll|altpll_component|_clk0~clkctrl_outclk\,
	clk1 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode923w[3]~0_combout\,
	ena1 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode923w[3]~0_combout\,
	portadatain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a15_PORTADATAIN_bus\,
	portbdatain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a15_PORTBDATAIN_bus\,
	portaaddr => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a15_PORTAADDR_bus\,
	portbaddr => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a15_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a15_PORTADATAOUT_bus\);

-- Location: LCCOMB_X35_Y21_N18
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode933w[3]\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode933w\(3) = (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[14]~16_combout\ & 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[12]~12_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode903w[3]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[14]~16_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[12]~12_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode903w[3]~2_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode933w\(3));

-- Location: LCCOMB_X25_Y17_N30
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode913w[3]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode913w[3]~0_combout\ = (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[16]~20_combout\ & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[15]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[16]~20_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[15]~18_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode913w[3]~0_combout\);

-- Location: LCCOMB_X24_Y17_N24
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode933w[3]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode933w[3]~0_combout\ = (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[12]~12_combout\ & 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[13]~14_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[14]~16_combout\ & 
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode913w[3]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[12]~12_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[13]~14_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[14]~16_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode913w[3]~0_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode933w[3]~0_combout\);

-- Location: LCCOMB_X35_Y20_N16
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode1005w[3]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode1005w[3]~2_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[14]~16_combout\ & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[12]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[14]~16_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[12]~12_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode1005w[3]~2_combout\);

-- Location: LCCOMB_X36_Y22_N4
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode933w[3]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode933w[3]~0_combout\ = (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[15]~18_combout\ & 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode1005w[3]~2_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[13]~14_combout\ & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[16]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[15]~18_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode1005w[3]~2_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[13]~14_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[16]~20_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode933w[3]~0_combout\);

-- Location: M4K_X13_Y15
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a18\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "nios_system:nios_system_inst|peripheral_0:the_peripheral_0|peripheral:peripheral_0|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_disable_ce_on_output_registers => "on",
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 76800,
	port_b_logical_ram_width => 3,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode933w\(3),
	clk0 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|mypll|altpll_component|_clk0~clkctrl_outclk\,
	clk1 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode933w[3]~0_combout\,
	ena1 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode933w[3]~0_combout\,
	portadatain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a18_PORTADATAIN_bus\,
	portbdatain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a18_PORTBDATAIN_bus\,
	portaaddr => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a18_PORTAADDR_bus\,
	portbaddr => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a18_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus\);

-- Location: LCCOMB_X23_Y21_N0
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~2_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(1) & 
-- (((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(0)) # (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a18~portadataout\)))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(1) & (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12~portadataout\ & 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12~portadataout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(1),
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(0),
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a18~portadataout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~2_combout\);

-- Location: LCCOMB_X35_Y21_N22
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode943w[3]\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode943w\(3) = (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[14]~16_combout\ & 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[12]~12_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode903w[3]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[14]~16_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[12]~12_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode903w[3]~2_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode943w\(3));

-- Location: LCCOMB_X25_Y17_N24
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode943w[3]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode943w[3]~0_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[14]~16_combout\ & 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[15]~18_combout\ & (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[16]~20_combout\ & 
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode1035w[3]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[14]~16_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[15]~18_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[16]~20_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode1035w[3]~0_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode943w[3]~0_combout\);

-- Location: LCCOMB_X35_Y20_N10
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode943w[3]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode943w[3]~0_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[13]~14_combout\ & 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[15]~18_combout\ & (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[16]~20_combout\ & 
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode1015w[3]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[13]~14_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[15]~18_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[16]~20_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode1015w[3]~2_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode943w[3]~0_combout\);

-- Location: M4K_X52_Y22
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a21\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "nios_system:nios_system_inst|peripheral_0:the_peripheral_0|peripheral:peripheral_0|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_disable_ce_on_output_registers => "on",
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 76800,
	port_b_logical_ram_width => 3,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode943w\(3),
	clk0 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|mypll|altpll_component|_clk0~clkctrl_outclk\,
	clk1 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode943w[3]~0_combout\,
	ena1 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode943w[3]~0_combout\,
	portadatain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a21_PORTADATAIN_bus\,
	portbdatain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a21_PORTBDATAIN_bus\,
	portaaddr => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a21_PORTAADDR_bus\,
	portbaddr => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a21_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a21_PORTADATAOUT_bus\);

-- Location: LCCOMB_X25_Y21_N8
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~3_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(0) & 
-- ((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~2_combout\ & ((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a21~portadataout\))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~2_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a15~portadataout\)))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(0) & (((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(0),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a15~portadataout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~2_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a21~portadataout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~3_combout\);

-- Location: LCCOMB_X24_Y21_N18
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[0]~4_combout\ = (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(3) & 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~3_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(3),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~3_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(2),
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[0]~4_combout\);

-- Location: LCCOMB_X24_Y21_N2
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[0]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[0]~7_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[0]~3_combout\) # 
-- ((!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(4) & ((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[0]~6_combout\) # 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[0]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(4),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[0]~6_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[0]~3_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[0]~4_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[0]~7_combout\);

-- Location: LCFF_X24_Y17_N19
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|address_reg_a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|mypll|altpll_component|_clk0~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[15]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|address_reg_a\(3));

-- Location: LCFF_X24_Y21_N17
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|mypll|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|address_reg_a\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(3));

-- Location: LCFF_X42_Y19_N21
\nios_system_inst|the_peripheral_0|peripheral_0|asc|colour[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_colour\(1),
	sload => VCC,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|asc|go~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|colour\(1));

-- Location: M4K_X52_Y29
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a22\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "nios_system:nios_system_inst|peripheral_0:the_peripheral_0|peripheral:peripheral_0|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_disable_ce_on_output_registers => "on",
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 76800,
	port_b_logical_ram_width => 3,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode943w\(3),
	clk0 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|mypll|altpll_component|_clk0~clkctrl_outclk\,
	clk1 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode943w[3]~0_combout\,
	ena1 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode943w[3]~0_combout\,
	portadatain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a22_PORTADATAIN_bus\,
	portbdatain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a22_PORTBDATAIN_bus\,
	portaaddr => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a22_PORTAADDR_bus\,
	portbaddr => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a22_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a22_PORTADATAOUT_bus\);

-- Location: M4K_X26_Y15
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a16\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "nios_system:nios_system_inst|peripheral_0:the_peripheral_0|peripheral:peripheral_0|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_disable_ce_on_output_registers => "on",
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 76800,
	port_b_logical_ram_width => 3,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode923w\(3),
	clk0 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|mypll|altpll_component|_clk0~clkctrl_outclk\,
	clk1 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode923w[3]~0_combout\,
	ena1 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode923w[3]~0_combout\,
	portadatain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a16_PORTADATAIN_bus\,
	portbdatain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a16_PORTBDATAIN_bus\,
	portaaddr => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a16_PORTAADDR_bus\,
	portbaddr => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a16_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a16_PORTADATAOUT_bus\);

-- Location: LCCOMB_X27_Y21_N8
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~11_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~10_combout\ & 
-- ((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a22~portadataout\) # ((!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(0))))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~10_combout\ & (((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(0) & 
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a16~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~10_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a22~portadataout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(0),
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a16~portadataout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~11_combout\);

-- Location: LCCOMB_X24_Y21_N22
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[1]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[1]~11_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(2) & 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(3) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(2),
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(3),
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~11_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[1]~11_combout\);

-- Location: M4K_X26_Y28
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "nios_system:nios_system_inst|peripheral_0:the_peripheral_0|peripheral:peripheral_0|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_disable_ce_on_output_registers => "on",
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 76800,
	port_b_logical_ram_width => 3,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode866w\(3),
	clk0 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|mypll|altpll_component|_clk0~clkctrl_outclk\,
	clk1 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode866w\(3),
	ena1 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode866w\(3),
	portadatain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1_PORTADATAIN_bus\,
	portbdatain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1_PORTBDATAIN_bus\,
	portaaddr => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1_PORTAADDR_bus\,
	portbaddr => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1_PORTADATAOUT_bus\);

-- Location: LCCOMB_X35_Y21_N20
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode893w[3]\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode893w\(3) = (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[14]~16_combout\ & 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[12]~12_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode903w[3]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[14]~16_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[12]~12_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode903w[3]~2_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode893w\(3));

-- Location: LCCOMB_X25_Y17_N22
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode893w[3]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode893w[3]~0_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[13]~14_combout\ & 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[15]~18_combout\ & (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[16]~20_combout\ & 
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode964w[3]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[13]~14_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[15]~18_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[16]~20_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode964w[3]~0_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode893w[3]~0_combout\);

-- Location: LCCOMB_X35_Y21_N4
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode893w[3]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode893w[3]~0_combout\ = (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[15]~18_combout\ & 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode964w[3]~0_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[13]~14_combout\ & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[16]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[15]~18_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode964w[3]~0_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[13]~14_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[16]~20_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode893w[3]~0_combout\);

-- Location: M4K_X52_Y25
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "nios_system:nios_system_inst|peripheral_0:the_peripheral_0|peripheral:peripheral_0|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_disable_ce_on_output_registers => "on",
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 76800,
	port_b_logical_ram_width => 3,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode893w\(3),
	clk0 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|mypll|altpll_component|_clk0~clkctrl_outclk\,
	clk1 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode893w[3]~0_combout\,
	ena1 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode893w[3]~0_combout\,
	portadatain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7_PORTADATAIN_bus\,
	portbdatain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7_PORTBDATAIN_bus\,
	portaaddr => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7_PORTAADDR_bus\,
	portbaddr => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7_PORTADATAOUT_bus\);

-- Location: LCCOMB_X23_Y21_N22
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~8_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(0) & 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(1))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(0) & 
-- ((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(1) & ((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7~portadataout\))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(1) & (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(0),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(1),
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1~portadataout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7~portadataout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~8_combout\);

-- Location: M4K_X52_Y28
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "nios_system:nios_system_inst|peripheral_0:the_peripheral_0|peripheral:peripheral_0|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_disable_ce_on_output_registers => "on",
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 76800,
	port_b_logical_ram_width => 3,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode903w\(3),
	clk0 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|mypll|altpll_component|_clk0~clkctrl_outclk\,
	clk1 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode903w[3]~0_combout\,
	ena1 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode903w[3]~0_combout\,
	portadatain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10_PORTADATAIN_bus\,
	portbdatain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10_PORTBDATAIN_bus\,
	portaaddr => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10_PORTAADDR_bus\,
	portbaddr => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10_PORTADATAOUT_bus\);

-- Location: LCCOMB_X23_Y21_N16
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~9_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~8_combout\ & 
-- (((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10~portadataout\) # (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(0))))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~8_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4~portadataout\ & 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4~portadataout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~8_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(0),
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10~portadataout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~9_combout\);

-- Location: LCCOMB_X24_Y21_N16
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[0]~0_combout\ = (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(3) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(3),
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(2),
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[0]~0_combout\);

-- Location: LCCOMB_X36_Y22_N0
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode1055w[3]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode1055w[3]~2_combout\ = (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[15]~18_combout\ & 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode964w[3]~0_combout\ & (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[13]~14_combout\ & 
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[16]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[15]~18_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode964w[3]~0_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[13]~14_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[16]~20_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode1055w[3]~2_combout\);

-- Location: LCCOMB_X36_Y22_N20
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode1055w[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode1055w[3]~3_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|LessThan3~0_combout\ & 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode1055w[3]~2_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|writeEn~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|LessThan3~0_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode1055w[3]~2_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|writeEn~0_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode1055w[3]~3_combout\);

-- Location: LCCOMB_X24_Y17_N30
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode1055w[3]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode1055w[3]~0_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[16]~20_combout\ & 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[13]~14_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode964w[3]~0_combout\ & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[15]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[16]~20_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[13]~14_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode964w[3]~0_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[15]~18_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode1055w[3]~0_combout\);

-- Location: M4K_X13_Y28
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a49\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "nios_system:nios_system_inst|peripheral_0:the_peripheral_0|peripheral:peripheral_0|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_disable_ce_on_output_registers => "on",
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 76800,
	port_b_logical_ram_width => 3,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode1055w[3]~3_combout\,
	clk0 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|mypll|altpll_component|_clk0~clkctrl_outclk\,
	clk1 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode1055w[3]~0_combout\,
	ena1 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode1055w[3]~2_combout\,
	portadatain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a49_PORTADATAIN_bus\,
	portbdatain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a49_PORTBDATAIN_bus\,
	portaaddr => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a49_PORTAADDR_bus\,
	portbaddr => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a49_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a49_PORTADATAOUT_bus\);

-- Location: M4K_X13_Y11
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a52\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "nios_system:nios_system_inst|peripheral_0:the_peripheral_0|peripheral:peripheral_0|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_disable_ce_on_output_registers => "on",
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 76800,
	port_b_logical_ram_width => 3,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode1066w[3]~3_combout\,
	clk0 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|mypll|altpll_component|_clk0~clkctrl_outclk\,
	clk1 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode1066w[3]~0_combout\,
	ena1 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode1066w[3]~2_combout\,
	portadatain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a52_PORTADATAIN_bus\,
	portbdatain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a52_PORTBDATAIN_bus\,
	portaaddr => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a52_PORTAADDR_bus\,
	portbaddr => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a52_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a52_PORTADATAOUT_bus\);

-- Location: LCCOMB_X23_Y21_N2
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[1]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[1]~8_combout\ = (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(1) & 
-- ((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(0) & ((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a52~portadataout\))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(0) & (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a49~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(0),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a49~portadataout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a52~portadataout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(1),
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[1]~8_combout\);

-- Location: M4K_X13_Y24
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a55\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "nios_system:nios_system_inst|peripheral_0:the_peripheral_0|peripheral:peripheral_0|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_disable_ce_on_output_registers => "on",
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 76800,
	port_b_logical_ram_width => 3,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode1076w[3]~3_combout\,
	clk0 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|mypll|altpll_component|_clk0~clkctrl_outclk\,
	clk1 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode1076w[3]~0_combout\,
	ena1 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode1076w[3]~2_combout\,
	portadatain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a55_PORTADATAIN_bus\,
	portbdatain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a55_PORTBDATAIN_bus\,
	portaaddr => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a55_PORTAADDR_bus\,
	portbaddr => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a55_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a55_PORTADATAOUT_bus\);

-- Location: LCCOMB_X23_Y21_N12
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[1]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[1]~9_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[1]~8_combout\) # 
-- ((!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(0) & (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a55~portadataout\ & 
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(0),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[1]~8_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a55~portadataout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(1),
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[1]~9_combout\);

-- Location: LCCOMB_X24_Y21_N4
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[1]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[1]~10_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[0]~0_combout\ & 
-- ((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(4) & ((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[1]~9_combout\))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(4) & (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(4),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~9_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[0]~0_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[1]~9_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[1]~10_combout\);

-- Location: LCCOMB_X35_Y20_N8
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode1015w[3]\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode1015w\(3) = (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[14]~16_combout\ & 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode1005w[3]~3_combout\ & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[12]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[14]~16_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode1005w[3]~3_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[12]~12_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode1015w\(3));

-- Location: LCCOMB_X25_Y17_N14
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode1015w[3]\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode1015w\(3) = (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[14]~16_combout\ & 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[15]~18_combout\ & (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[16]~20_combout\ & 
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode1015w[3]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[14]~16_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[15]~18_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[16]~20_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode1015w[3]~0_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode1015w\(3));

-- Location: LCCOMB_X35_Y20_N24
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode1015w[3]\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode1015w\(3) = (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[13]~14_combout\ & 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[15]~18_combout\ & (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[16]~20_combout\ & 
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode1015w[3]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[13]~14_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[15]~18_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[16]~20_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode1015w[3]~2_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode1015w\(3));

-- Location: M4K_X13_Y10
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a40\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "nios_system:nios_system_inst|peripheral_0:the_peripheral_0|peripheral:peripheral_0|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_disable_ce_on_output_registers => "on",
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 76800,
	port_b_logical_ram_width => 3,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode1015w\(3),
	clk0 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|mypll|altpll_component|_clk0~clkctrl_outclk\,
	clk1 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode1015w\(3),
	ena1 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode1015w\(3),
	portadatain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a40_PORTADATAIN_bus\,
	portbdatain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a40_PORTBDATAIN_bus\,
	portaaddr => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a40_PORTAADDR_bus\,
	portbaddr => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a40_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a40_PORTADATAOUT_bus\);

-- Location: LCCOMB_X35_Y20_N18
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode1005w[3]\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode1005w\(3) = (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[14]~16_combout\ & 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode1005w[3]~3_combout\ & !\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[12]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[14]~16_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode1005w[3]~3_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[12]~12_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode1005w\(3));

-- Location: LCCOMB_X25_Y17_N4
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode955w[2]\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode955w\(2) = (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[16]~20_combout\ & 
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[15]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[16]~20_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[15]~18_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode955w\(2));

-- Location: LCCOMB_X24_Y17_N22
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode1005w[3]\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode1005w\(3) = (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[12]~12_combout\ & 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[13]~14_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[14]~16_combout\ & 
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode955w\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[12]~12_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[13]~14_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|controller_translator|mem_address[14]~16_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode955w\(2),
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode1005w\(3));

-- Location: LCCOMB_X35_Y20_N26
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode1005w[3]\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode1005w\(3) = (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[13]~14_combout\ & 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[15]~18_combout\ & (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[16]~20_combout\ & 
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode1005w[3]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[13]~14_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[15]~18_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|user_input_translator|mem_address[16]~20_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode1005w[3]~2_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode1005w\(3));

-- Location: M4K_X26_Y19
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a37\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "nios_system:nios_system_inst|peripheral_0:the_peripheral_0|peripheral:peripheral_0|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_disable_ce_on_output_registers => "on",
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 76800,
	port_b_logical_ram_width => 3,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode1005w\(3),
	clk0 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|mypll|altpll_component|_clk0~clkctrl_outclk\,
	clk1 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode1005w\(3),
	ena1 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode1005w\(3),
	portadatain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a37_PORTADATAIN_bus\,
	portbdatain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a37_PORTBDATAIN_bus\,
	portaaddr => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a37_PORTAADDR_bus\,
	portbaddr => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a37_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a37_PORTADATAOUT_bus\);

-- Location: LCCOMB_X25_Y21_N12
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~13_combout\ = (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(1) & 
-- ((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(0) & (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a40~portadataout\)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(0) & ((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a37~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(0),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(1),
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a40~portadataout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a37~portadataout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~13_combout\);

-- Location: LCCOMB_X24_Y21_N0
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[1]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[1]~12_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(3) & 
-- ((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~12_combout\) # ((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~13_combout\) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~12_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(2),
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(3),
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~13_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[1]~12_combout\);

-- Location: M4K_X26_Y10
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a25\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "nios_system:nios_system_inst|peripheral_0:the_peripheral_0|peripheral:peripheral_0|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_disable_ce_on_output_registers => "on",
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 76800,
	port_b_logical_ram_width => 3,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode964w\(3),
	clk0 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|mypll|altpll_component|_clk0~clkctrl_outclk\,
	clk1 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode964w\(3),
	ena1 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode964w\(3),
	portadatain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a25_PORTADATAIN_bus\,
	portbdatain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a25_PORTBDATAIN_bus\,
	portaaddr => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a25_PORTAADDR_bus\,
	portbaddr => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a25_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a25_PORTADATAOUT_bus\);

-- Location: M4K_X13_Y21
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a28\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "nios_system:nios_system_inst|peripheral_0:the_peripheral_0|peripheral:peripheral_0|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_disable_ce_on_output_registers => "on",
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 76800,
	port_b_logical_ram_width => 3,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode975w\(3),
	clk0 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|mypll|altpll_component|_clk0~clkctrl_outclk\,
	clk1 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode975w\(3),
	ena1 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode975w\(3),
	portadatain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a28_PORTADATAIN_bus\,
	portbdatain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a28_PORTBDATAIN_bus\,
	portaaddr => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a28_PORTAADDR_bus\,
	portbaddr => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a28_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a28_PORTADATAOUT_bus\);

-- Location: LCCOMB_X25_Y21_N0
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~15_combout\ = (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(1) & 
-- ((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(0) & ((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a28~portadataout\))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(0) & (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a25~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(0),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(1),
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a25~portadataout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a28~portadataout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~15_combout\);

-- Location: LCCOMB_X24_Y21_N26
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[1]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[1]~13_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[1]~12_combout\ & 
-- ((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~14_combout\) # ((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~15_combout\) # 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~14_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[1]~12_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~15_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(2),
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[1]~13_combout\);

-- Location: LCCOMB_X24_Y21_N20
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[1]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[1]~14_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[1]~10_combout\) # 
-- ((!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(4) & ((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[1]~11_combout\) # 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[1]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(4),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[1]~11_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[1]~10_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[1]~13_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[1]~14_combout\);

-- Location: LCCOMB_X22_Y16_N22
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|VGA_HS1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|VGA_HS1~2_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|VGA_HS1~1_combout\) # (((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(8)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(9))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|VGA_HS1~1_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(7),
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(8),
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|xCounter\(9),
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|VGA_HS1~2_combout\);

-- Location: LCFF_X22_Y16_N23
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|VGA_HS1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|mypll|altpll_component|_clk0~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|VGA_HS1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|VGA_HS1~regout\);

-- Location: LCCOMB_X16_Y32_N24
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|VGA_HS~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|VGA_HS~feeder_combout\ = \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|VGA_HS1~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|VGA_HS1~regout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|VGA_HS~feeder_combout\);

-- Location: LCFF_X16_Y32_N25
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|VGA_HS\ : cycloneii_lcell_ff
PORT MAP (
	clk => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|mypll|altpll_component|_clk0~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|VGA_HS~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|VGA_HS~regout\);

-- Location: LCFF_X42_Y19_N23
\nios_system_inst|the_peripheral_0|peripheral_0|asc|colour[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nios_system_inst|the_peripheral_0|peripheral_0|asc|line_colour\(2),
	sload => VCC,
	ena => \nios_system_inst|the_peripheral_0|peripheral_0|asc|go~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|asc|colour\(2));

-- Location: M4K_X13_Y17
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a20\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "nios_system:nios_system_inst|peripheral_0:the_peripheral_0|peripheral:peripheral_0|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_disable_ce_on_output_registers => "on",
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 76800,
	port_b_logical_ram_width => 3,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode933w\(3),
	clk0 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|mypll|altpll_component|_clk0~clkctrl_outclk\,
	clk1 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode933w[3]~0_combout\,
	ena1 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode933w[3]~0_combout\,
	portadatain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a20_PORTADATAIN_bus\,
	portbdatain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a20_PORTBDATAIN_bus\,
	portaaddr => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a20_PORTAADDR_bus\,
	portbaddr => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a20_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a20_PORTADATAOUT_bus\);

-- Location: M4K_X26_Y30
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a23\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "nios_system:nios_system_inst|peripheral_0:the_peripheral_0|peripheral:peripheral_0|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_disable_ce_on_output_registers => "on",
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 76800,
	port_b_logical_ram_width => 3,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode943w\(3),
	clk0 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|mypll|altpll_component|_clk0~clkctrl_outclk\,
	clk1 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode943w[3]~0_combout\,
	ena1 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode943w[3]~0_combout\,
	portadatain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a23_PORTADATAIN_bus\,
	portbdatain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a23_PORTBDATAIN_bus\,
	portaaddr => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a23_PORTAADDR_bus\,
	portbaddr => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a23_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a23_PORTADATAOUT_bus\);

-- Location: LCCOMB_X25_Y21_N4
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~19_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~18_combout\ & 
-- (((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a23~portadataout\)) # (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(1)))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~18_combout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(1) & 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a20~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~18_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(1),
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a20~portadataout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a23~portadataout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~19_combout\);

-- Location: LCCOMB_X24_Y21_N8
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[2]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[2]~18_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(2) & 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(3) & \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(2),
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(3),
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~19_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[2]~18_combout\);

-- Location: M4K_X13_Y13
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a53\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "nios_system:nios_system_inst|peripheral_0:the_peripheral_0|peripheral:peripheral_0|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_disable_ce_on_output_registers => "on",
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 76800,
	port_b_logical_ram_width => 3,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode1066w[3]~3_combout\,
	clk0 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|mypll|altpll_component|_clk0~clkctrl_outclk\,
	clk1 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode1066w[3]~0_combout\,
	ena1 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode1066w[3]~2_combout\,
	portadatain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a53_PORTADATAIN_bus\,
	portbdatain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a53_PORTBDATAIN_bus\,
	portaaddr => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a53_PORTAADDR_bus\,
	portbaddr => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a53_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a53_PORTADATAOUT_bus\);

-- Location: M4K_X13_Y29
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a50\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "nios_system:nios_system_inst|peripheral_0:the_peripheral_0|peripheral:peripheral_0|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_disable_ce_on_output_registers => "on",
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 76800,
	port_b_logical_ram_width => 3,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode1055w[3]~3_combout\,
	clk0 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|mypll|altpll_component|_clk0~clkctrl_outclk\,
	clk1 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode1055w[3]~0_combout\,
	ena1 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode1055w[3]~2_combout\,
	portadatain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a50_PORTADATAIN_bus\,
	portbdatain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a50_PORTBDATAIN_bus\,
	portaaddr => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a50_PORTAADDR_bus\,
	portbaddr => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a50_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a50_PORTADATAOUT_bus\);

-- Location: LCCOMB_X23_Y21_N28
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[2]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[2]~15_combout\ = (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(1) & 
-- ((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(0) & (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a53~portadataout\)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(0) & ((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a50~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(0),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a53~portadataout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a50~portadataout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(1),
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[2]~15_combout\);

-- Location: LCCOMB_X23_Y21_N6
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[2]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[2]~16_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[2]~15_combout\) # 
-- ((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a56~portadataout\ & (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(1) & 
-- !\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a56~portadataout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(1),
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(0),
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[2]~15_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[2]~16_combout\);

-- Location: M4K_X52_Y27
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "nios_system:nios_system_inst|peripheral_0:the_peripheral_0|peripheral:peripheral_0|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_disable_ce_on_output_registers => "on",
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 76800,
	port_b_logical_ram_width => 3,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode903w\(3),
	clk0 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|mypll|altpll_component|_clk0~clkctrl_outclk\,
	clk1 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode903w[3]~0_combout\,
	ena1 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode903w[3]~0_combout\,
	portadatain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11_PORTADATAIN_bus\,
	portbdatain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11_PORTBDATAIN_bus\,
	portaaddr => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11_PORTAADDR_bus\,
	portbaddr => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11_PORTADATAOUT_bus\);

-- Location: M4K_X26_Y20
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "nios_system:nios_system_inst|peripheral_0:the_peripheral_0|peripheral:peripheral_0|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_disable_ce_on_output_registers => "on",
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 76800,
	port_b_logical_ram_width => 3,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode883w\(3),
	clk0 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|mypll|altpll_component|_clk0~clkctrl_outclk\,
	clk1 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode883w[3]~0_combout\,
	ena1 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode883w[3]~0_combout\,
	portadatain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5_PORTADATAIN_bus\,
	portbdatain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5_PORTBDATAIN_bus\,
	portaaddr => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5_PORTAADDR_bus\,
	portbaddr => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5_PORTADATAOUT_bus\);

-- Location: LCCOMB_X27_Y21_N18
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~17_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~16_combout\ & 
-- ((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11~portadataout\) # ((!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(0))))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~16_combout\ & (((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(0) & 
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~16_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11~portadataout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(0),
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5~portadataout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~17_combout\);

-- Location: LCCOMB_X24_Y21_N14
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[2]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[2]~17_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[0]~0_combout\ & 
-- ((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(4) & (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[2]~16_combout\)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(4) & ((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~17_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[0]~0_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[2]~16_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~17_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(4),
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[2]~17_combout\);

-- Location: M4K_X26_Y25
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a35\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "nios_system:nios_system_inst|peripheral_0:the_peripheral_0|peripheral:peripheral_0|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_disable_ce_on_output_registers => "on",
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 76800,
	port_b_logical_ram_width => 3,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode995w\(3),
	clk0 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|mypll|altpll_component|_clk0~clkctrl_outclk\,
	clk1 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode995w\(3),
	ena1 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode995w\(3),
	portadatain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a35_PORTADATAIN_bus\,
	portbdatain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a35_PORTBDATAIN_bus\,
	portaaddr => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a35_PORTAADDR_bus\,
	portbaddr => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a35_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a35_PORTADATAOUT_bus\);

-- Location: LCCOMB_X23_Y21_N26
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~22_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(1) & 
-- ((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(0) & ((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a35~portadataout\))) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(0) & (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a32~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a32~portadataout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(1),
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(0),
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a35~portadataout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~22_combout\);

-- Location: M4K_X13_Y19
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a29\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "nios_system:nios_system_inst|peripheral_0:the_peripheral_0|peripheral:peripheral_0|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_disable_ce_on_output_registers => "on",
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 76800,
	port_b_logical_ram_width => 3,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode975w\(3),
	clk0 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|mypll|altpll_component|_clk0~clkctrl_outclk\,
	clk1 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode975w\(3),
	ena1 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode975w\(3),
	portadatain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a29_PORTADATAIN_bus\,
	portbdatain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a29_PORTBDATAIN_bus\,
	portaaddr => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a29_PORTAADDR_bus\,
	portbaddr => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a29_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a29_PORTADATAOUT_bus\);

-- Location: M4K_X26_Y17
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a26\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "nios_system:nios_system_inst|peripheral_0:the_peripheral_0|peripheral:peripheral_0|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_disable_ce_on_output_registers => "on",
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 76800,
	port_b_logical_ram_width => 3,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode964w\(3),
	clk0 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|mypll|altpll_component|_clk0~clkctrl_outclk\,
	clk1 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode964w\(3),
	ena1 => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode964w\(3),
	portadatain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a26_PORTADATAIN_bus\,
	portbdatain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a26_PORTBDATAIN_bus\,
	portaaddr => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a26_PORTAADDR_bus\,
	portbaddr => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a26_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a26_PORTADATAOUT_bus\);

-- Location: LCCOMB_X23_Y21_N4
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~23_combout\ = (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(1) & 
-- ((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(0) & (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a29~portadataout\)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(0) & ((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a26~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(0),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(1),
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a29~portadataout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a26~portadataout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~23_combout\);

-- Location: LCCOMB_X24_Y21_N28
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[2]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[2]~20_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[2]~19_combout\ & 
-- ((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~22_combout\) # ((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~23_combout\) # 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[2]~19_combout\,
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~22_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|_~23_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(2),
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[2]~20_combout\);

-- Location: LCCOMB_X24_Y21_N6
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[2]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[2]~21_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[2]~17_combout\) # 
-- ((!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(4) & ((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[2]~18_combout\) # 
-- (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[2]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a\(4),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[2]~18_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[2]~17_combout\,
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[2]~20_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[2]~21_combout\);

-- Location: LCCOMB_X23_Y17_N30
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|VGA_VS1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|VGA_VS1~1_combout\ = ((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(9)) # ((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(4)) # 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(3)))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(2),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(9),
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(3),
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(4),
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|VGA_VS1~1_combout\);

-- Location: LCCOMB_X23_Y17_N0
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|VGA_VS1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|VGA_VS1~2_combout\ = (\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|VGA_VS1~1_combout\) # ((\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(1) $ 
-- (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(0))) # (!\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|VGA_VS1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(1),
	datab => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|VGA_VS1~1_combout\,
	datac => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|yCounter\(0),
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|VGA_VS1~0_combout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|VGA_VS1~2_combout\);

-- Location: LCFF_X23_Y17_N1
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|VGA_VS1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|mypll|altpll_component|_clk0~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|VGA_VS1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|VGA_VS1~regout\);

-- Location: LCCOMB_X15_Y33_N8
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|VGA_VS~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|VGA_VS~feeder_combout\ = \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|VGA_VS1~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|VGA_VS1~regout\,
	combout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|VGA_VS~feeder_combout\);

-- Location: LCFF_X15_Y33_N9
\nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|VGA_VS\ : cycloneii_lcell_ff
PORT MAP (
	clk => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|mypll|altpll_component|_clk0~clkctrl_outclk\,
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|VGA_VS~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|VGA_VS~regout\);

-- Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\altera_reserved_tms~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_altera_reserved_tms,
	combout => \altera_reserved_tms~combout\);

-- Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\altera_reserved_tck~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_altera_reserved_tck,
	combout => \altera_reserved_tck~combout\);

-- Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\altera_reserved_tdi~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_altera_reserved_tdi,
	combout => \altera_reserved_tdi~combout\);

-- Location: LCCOMB_X31_Y21_N18
\auto_hub|irf_proc~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|shadow_jsm|state\(7),
	datad => \auto_hub|shadow_jsm|state\(5),
	combout => \auto_hub|irf_proc~0_combout\);

-- Location: LCFF_X31_Y21_N19
\auto_hub|shadow_jsm|state[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|irf_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_jsm|state\(8));

-- Location: LCCOMB_X31_Y21_N20
\auto_hub|node_ena_proc~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|shadow_jsm|state\(2),
	combout => \auto_hub|node_ena_proc~1_combout\);

-- Location: LCFF_X31_Y21_N21
\auto_hub|shadow_jsm|state[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|node_ena_proc~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_jsm|state\(9));

-- Location: LCCOMB_X31_Y21_N22
\auto_hub|shadow_jsm|state~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|shadow_jsm|state\(9),
	combout => \auto_hub|shadow_jsm|state~8_combout\);

-- Location: LCFF_X31_Y21_N23
\auto_hub|shadow_jsm|state[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|shadow_jsm|state~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_jsm|state\(10));

-- Location: LCCOMB_X32_Y21_N12
\auto_hub|shadow_jsm|state~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|shadow_jsm|state\(13),
	datad => \auto_hub|shadow_jsm|state\(12),
	combout => \auto_hub|shadow_jsm|state~11_combout\);

-- Location: LCFF_X32_Y21_N13
\auto_hub|shadow_jsm|state[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|shadow_jsm|state~11_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_jsm|state\(13));

-- Location: LCCOMB_X32_Y21_N28
\auto_hub|shadow_jsm|state~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|shadow_jsm|state\(13),
	combout => \auto_hub|shadow_jsm|state~12_combout\);

-- Location: LCFF_X32_Y21_N29
\auto_hub|shadow_jsm|state[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|shadow_jsm|state~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_jsm|state\(14));

-- Location: LCCOMB_X32_Y21_N26
\auto_hub|shadow_jsm|state~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|shadow_jsm|state\(10),
	datac => \auto_hub|shadow_jsm|state\(11),
	datad => \auto_hub|shadow_jsm|state\(14),
	combout => \auto_hub|shadow_jsm|state~9_combout\);

-- Location: LCFF_X32_Y21_N27
\auto_hub|shadow_jsm|state[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|shadow_jsm|state~9_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_jsm|state\(11));

-- Location: LCCOMB_X32_Y21_N2
\auto_hub|shadow_jsm|state~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|shadow_jsm|state\(10),
	datad => \auto_hub|shadow_jsm|state\(11),
	combout => \auto_hub|shadow_jsm|state~10_combout\);

-- Location: LCFF_X32_Y21_N3
\auto_hub|shadow_jsm|state[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|shadow_jsm|state~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_jsm|state\(12));

-- Location: LCCOMB_X32_Y21_N30
\auto_hub|virtual_ir_dr_scan_proc~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|shadow_jsm|state\(12),
	datad => \auto_hub|shadow_jsm|state\(14),
	combout => \auto_hub|virtual_ir_dr_scan_proc~0_combout\);

-- Location: LCFF_X32_Y21_N31
\auto_hub|shadow_jsm|state[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_jsm|state\(15));

-- Location: LCCOMB_X32_Y21_N8
\auto_hub|shadow_jsm|state~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(0),
	datab => \auto_hub|shadow_jsm|state\(8),
	datac => \auto_hub|shadow_jsm|state\(1),
	datad => \auto_hub|shadow_jsm|state\(15),
	combout => \auto_hub|shadow_jsm|state~1_combout\);

-- Location: LCFF_X32_Y21_N9
\auto_hub|shadow_jsm|state[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|shadow_jsm|state~1_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_jsm|state\(1));

-- Location: LCCOMB_X32_Y21_N24
\auto_hub|shadow_jsm|state~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|shadow_jsm|state\(8),
	datac => \auto_hub|shadow_jsm|state\(1),
	datad => \auto_hub|shadow_jsm|state\(15),
	combout => \auto_hub|shadow_jsm|state~2_combout\);

-- Location: LCFF_X32_Y21_N25
\auto_hub|shadow_jsm|state[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|shadow_jsm|state~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_jsm|state\(2));

-- Location: LCCOMB_X31_Y21_N16
\auto_hub|shadow_jsm|state~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|shadow_jsm|state\(2),
	combout => \auto_hub|shadow_jsm|state~3_combout\);

-- Location: LCFF_X31_Y21_N17
\auto_hub|shadow_jsm|state[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|shadow_jsm|state~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_jsm|state\(3));

-- Location: LCCOMB_X32_Y22_N18
\auto_hub|shadow_jsm|state~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|shadow_jsm|state\(3),
	datad => \auto_hub|shadow_jsm|state\(4),
	combout => \auto_hub|shadow_jsm|state~5_combout\);

-- Location: LCFF_X32_Y22_N19
\auto_hub|shadow_jsm|state[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|shadow_jsm|state~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_jsm|state\(5));

-- Location: LCCOMB_X31_Y22_N2
\auto_hub|shadow_jsm|state~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|shadow_jsm|state\(6),
	datad => \auto_hub|shadow_jsm|state\(5),
	combout => \auto_hub|shadow_jsm|state~6_combout\);

-- Location: LCFF_X31_Y22_N3
\auto_hub|shadow_jsm|state[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|shadow_jsm|state~6_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_jsm|state\(6));

-- Location: LCCOMB_X32_Y22_N4
\auto_hub|shadow_jsm|state~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|shadow_jsm|state\(6),
	combout => \auto_hub|shadow_jsm|state~7_combout\);

-- Location: LCFF_X32_Y22_N5
\auto_hub|shadow_jsm|state[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|shadow_jsm|state~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_jsm|state\(7));

-- Location: LCCOMB_X31_Y22_N16
\auto_hub|shadow_jsm|state~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(3),
	datac => \auto_hub|shadow_jsm|state\(4),
	datad => \auto_hub|shadow_jsm|state\(7),
	combout => \auto_hub|shadow_jsm|state~4_combout\);

-- Location: LCFF_X31_Y22_N17
\auto_hub|shadow_jsm|state[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|shadow_jsm|state~4_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_jsm|state\(4));

-- Location: LCCOMB_X32_Y22_N16
\auto_hub|irsr_reg~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|irsr_reg\(8),
	datad => \auto_hub|shadow_jsm|state\(4),
	combout => \auto_hub|irsr_reg~5_combout\);

-- Location: LCCOMB_X32_Y22_N24
\~QIC_CREATED_GND~I\ : cycloneii_lcell_comb
-- Equation(s):
-- \~QIC_CREATED_GND~I_combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~QIC_CREATED_GND~I_combout\);

-- Location: LCCOMB_X33_Y20_N4
\auto_hub|irsr_reg~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][1]~regout\,
	datac => \auto_hub|shadow_jsm|state\(3),
	datad => \auto_hub|irsr_reg\(2),
	combout => \auto_hub|irsr_reg~4_combout\);

-- Location: LCCOMB_X31_Y21_N28
\auto_hub|shadow_jsm|tms_cnt~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|shadow_jsm|tms_cnt\(0),
	datad => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|shadow_jsm|tms_cnt~1_combout\);

-- Location: LCFF_X31_Y21_N29
\auto_hub|shadow_jsm|tms_cnt[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|shadow_jsm|tms_cnt~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_jsm|tms_cnt\(0));

-- Location: LCCOMB_X31_Y21_N2
\auto_hub|shadow_jsm|tms_cnt~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|shadow_jsm|tms_cnt\(1),
	datad => \auto_hub|shadow_jsm|tms_cnt\(0),
	combout => \auto_hub|shadow_jsm|tms_cnt~2_combout\);

-- Location: LCFF_X31_Y21_N3
\auto_hub|shadow_jsm|tms_cnt[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|shadow_jsm|tms_cnt~2_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_jsm|tms_cnt\(1));

-- Location: LCCOMB_X31_Y21_N0
\auto_hub|shadow_jsm|tms_cnt~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|shadow_jsm|tms_cnt\(1),
	datac => \auto_hub|shadow_jsm|tms_cnt\(2),
	datad => \auto_hub|shadow_jsm|tms_cnt\(0),
	combout => \auto_hub|shadow_jsm|tms_cnt~0_combout\);

-- Location: LCFF_X31_Y21_N1
\auto_hub|shadow_jsm|tms_cnt[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|shadow_jsm|tms_cnt~0_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_jsm|tms_cnt\(2));

-- Location: LCCOMB_X31_Y21_N14
\auto_hub|shadow_jsm|state~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(9),
	datab => \auto_hub|shadow_jsm|tms_cnt\(2),
	datac => \auto_hub|shadow_jsm|state\(0),
	datad => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|shadow_jsm|state~0_combout\);

-- Location: LCFF_X31_Y21_N15
\auto_hub|shadow_jsm|state[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|shadow_jsm|state~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_jsm|state\(0));

-- Location: CLKCTRL_G9
\auto_hub|shadow_jsm|state[0]~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \auto_hub|shadow_jsm|state[0]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \auto_hub|shadow_jsm|state[0]~clkctrl_outclk\);

-- Location: LCFF_X33_Y21_N31
\auto_hub|jtag_ir_reg[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \altera_internal_jtag~TDIUTAP\,
	aclr => \auto_hub|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_ir_reg\(9));

-- Location: LCCOMB_X33_Y21_N24
\auto_hub|jtag_ir_reg[8]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_ir_reg\(9),
	combout => \auto_hub|jtag_ir_reg[8]~feeder_combout\);

-- Location: LCFF_X33_Y21_N25
\auto_hub|jtag_ir_reg[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_ir_reg[8]~feeder_combout\,
	aclr => \auto_hub|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \auto_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_ir_reg\(8));

-- Location: LCFF_X33_Y21_N19
\auto_hub|jtag_ir_reg[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_hub|jtag_ir_reg\(8),
	aclr => \auto_hub|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_ir_reg\(7));

-- Location: LCCOMB_X33_Y21_N28
\auto_hub|jtag_ir_reg[6]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_ir_reg\(7),
	combout => \auto_hub|jtag_ir_reg[6]~feeder_combout\);

-- Location: LCFF_X33_Y21_N29
\auto_hub|jtag_ir_reg[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_ir_reg[6]~feeder_combout\,
	aclr => \auto_hub|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \auto_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_ir_reg\(6));

-- Location: LCCOMB_X33_Y21_N30
\auto_hub|Equal0~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_ir_reg\(8),
	datab => \auto_hub|jtag_ir_reg\(7),
	datac => \auto_hub|jtag_ir_reg\(9),
	datad => \auto_hub|jtag_ir_reg\(6),
	combout => \auto_hub|Equal0~0_combout\);

-- Location: LCCOMB_X33_Y21_N26
\auto_hub|jtag_ir_reg[5]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_ir_reg\(6),
	combout => \auto_hub|jtag_ir_reg[5]~feeder_combout\);

-- Location: LCFF_X33_Y21_N27
\auto_hub|jtag_ir_reg[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_ir_reg[5]~feeder_combout\,
	aclr => \auto_hub|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \auto_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_ir_reg\(5));

-- Location: LCCOMB_X33_Y21_N4
\auto_hub|jtag_ir_reg[4]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_ir_reg\(5),
	combout => \auto_hub|jtag_ir_reg[4]~feeder_combout\);

-- Location: LCFF_X33_Y21_N5
\auto_hub|jtag_ir_reg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_ir_reg[4]~feeder_combout\,
	aclr => \auto_hub|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \auto_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_ir_reg\(4));

-- Location: LCFF_X33_Y21_N23
\auto_hub|jtag_ir_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_hub|jtag_ir_reg\(4),
	aclr => \auto_hub|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_ir_reg\(3));

-- Location: LCCOMB_X33_Y21_N8
\auto_hub|jtag_ir_reg[2]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_ir_reg\(3),
	combout => \auto_hub|jtag_ir_reg[2]~feeder_combout\);

-- Location: LCFF_X33_Y21_N9
\auto_hub|jtag_ir_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_ir_reg[2]~feeder_combout\,
	aclr => \auto_hub|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \auto_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_ir_reg\(2));

-- Location: LCFF_X33_Y21_N21
\auto_hub|jtag_ir_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_hub|jtag_ir_reg\(2),
	aclr => \auto_hub|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_ir_reg\(1));

-- Location: LCCOMB_X33_Y21_N22
\auto_hub|Equal0~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_ir_reg\(2),
	datab => \auto_hub|jtag_ir_reg\(4),
	datac => \auto_hub|jtag_ir_reg\(3),
	datad => \auto_hub|jtag_ir_reg\(5),
	combout => \auto_hub|Equal0~1_combout\);

-- Location: LCCOMB_X33_Y21_N0
\auto_hub|Equal1~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_ir_reg\(0),
	datab => \auto_hub|Equal0~0_combout\,
	datac => \auto_hub|jtag_ir_reg\(1),
	datad => \auto_hub|Equal0~1_combout\,
	combout => \auto_hub|Equal1~0_combout\);

-- Location: LCFF_X33_Y21_N1
\auto_hub|virtual_ir_scan_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|Equal1~0_combout\,
	aclr => \auto_hub|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \auto_hub|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|virtual_ir_scan_reg~regout\);

-- Location: LCCOMB_X33_Y21_N16
\auto_hub|irsr_reg[0]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg[4]~1_combout\,
	datab => \auto_hub|shadow_jsm|state\(3),
	datac => \auto_hub|shadow_jsm|state\(4),
	datad => \auto_hub|virtual_ir_scan_reg~regout\,
	combout => \auto_hub|irsr_reg[0]~2_combout\);

-- Location: LCFF_X33_Y20_N5
\auto_hub|irsr_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|irsr_reg~4_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|irsr_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|irsr_reg\(1));

-- Location: LCCOMB_X31_Y20_N8
\auto_hub|Equal6~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(0),
	datac => \auto_hub|irsr_reg\(2),
	datad => \auto_hub|irsr_reg\(1),
	combout => \auto_hub|Equal6~0_combout\);

-- Location: LCCOMB_X31_Y20_N10
\auto_hub|hub_mode_reg[1]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|reset_ena_reg_proc~0_combout\,
	datac => \auto_hub|Equal6~0_combout\,
	datad => \auto_hub|irsr_reg\(8),
	combout => \auto_hub|hub_mode_reg[1]~1_combout\);

-- Location: LCCOMB_X31_Y20_N20
\auto_hub|hub_mode_reg[1]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_mode_reg[1]~2_combout\,
	datab => \auto_hub|hub_mode_reg[2]~0_combout\,
	datac => \auto_hub|hub_mode_reg\(1),
	datad => \auto_hub|hub_mode_reg[1]~1_combout\,
	combout => \auto_hub|hub_mode_reg[1]~3_combout\);

-- Location: LCFF_X31_Y20_N21
\auto_hub|hub_mode_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|hub_mode_reg[1]~3_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|hub_mode_reg\(1));

-- Location: LCCOMB_X33_Y20_N2
\auto_hub|shadow_irf_reg~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][2]~regout\,
	datac => \auto_hub|shadow_jsm|state\(3),
	datad => \auto_hub|irsr_reg\(2),
	combout => \auto_hub|shadow_irf_reg~4_combout\);

-- Location: LCCOMB_X31_Y21_N24
\auto_hub|shadow_irf_reg[1][0]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|irsr_reg\(8),
	datac => \auto_hub|shadow_jsm|state\(7),
	datad => \auto_hub|shadow_jsm|state\(5),
	combout => \auto_hub|shadow_irf_reg[1][0]~1_combout\);

-- Location: LCCOMB_X32_Y21_N4
\auto_hub|shadow_irf_reg[1][0]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_mode_reg\(1),
	datab => \auto_hub|shadow_irf_reg[1][0]~1_combout\,
	datac => \auto_hub|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|shadow_jsm|state\(3),
	combout => \auto_hub|shadow_irf_reg[1][0]~2_combout\);

-- Location: LCFF_X33_Y20_N3
\auto_hub|shadow_irf_reg[1][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|shadow_irf_reg~4_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_irf_reg[1][2]~regout\);

-- Location: LCCOMB_X32_Y20_N12
\auto_hub|irf_reg~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(2),
	datac => \auto_hub|hub_mode_reg\(1),
	datad => \auto_hub|shadow_irf_reg[1][2]~regout\,
	combout => \auto_hub|irf_reg~5_combout\);

-- Location: LCCOMB_X31_Y20_N6
\auto_hub|irf_reg[1][0]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(3),
	datab => \auto_hub|hub_mode_reg\(1),
	datac => \auto_hub|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|irsr_reg\(8),
	combout => \auto_hub|irf_reg[1][0]~1_combout\);

-- Location: LCCOMB_X31_Y20_N18
\auto_hub|irf_reg[1][0]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][0]~2_combout\,
	datab => \auto_hub|irf_proc~0_combout\,
	datac => \auto_hub|hub_mode_reg\(1),
	datad => \auto_hub|irf_reg[1][0]~1_combout\,
	combout => \auto_hub|irf_reg[1][0]~3_combout\);

-- Location: LCFF_X32_Y20_N13
\auto_hub|irf_reg[1][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|irf_reg~5_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|irf_reg[1][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|irf_reg[1][2]~regout\);

-- Location: LCCOMB_X33_Y20_N26
\auto_hub|irsr_reg~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(3),
	datac => \auto_hub|shadow_jsm|state\(3),
	datad => \auto_hub|irf_reg[1][2]~regout\,
	combout => \auto_hub|irsr_reg~3_combout\);

-- Location: LCFF_X33_Y20_N27
\auto_hub|irsr_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|irsr_reg~3_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|irsr_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|irsr_reg\(2));

-- Location: LCCOMB_X31_Y20_N22
\auto_hub|hub_mode_reg[2]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(0),
	datac => \auto_hub|irsr_reg\(2),
	datad => \auto_hub|irsr_reg\(1),
	combout => \auto_hub|hub_mode_reg[2]~0_combout\);

-- Location: LCCOMB_X31_Y21_N10
\auto_hub|reset_ena_reg_proc~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(7),
	datab => \auto_hub|shadow_jsm|state\(5),
	datac => \auto_hub|virtual_ir_scan_reg~regout\,
	datad => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|reset_ena_reg_proc~0_combout\);

-- Location: LCFF_X31_Y21_N11
\auto_hub|reset_ena_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|reset_ena_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|reset_ena_reg~regout\);

-- Location: LCCOMB_X32_Y21_N0
\auto_hub|hub_mode_reg[2]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_mode_reg[2]~4_combout\,
	datab => \auto_hub|hub_mode_reg[2]~0_combout\,
	datac => \auto_hub|hub_mode_reg\(2),
	datad => \auto_hub|reset_ena_reg~regout\,
	combout => \auto_hub|hub_mode_reg[2]~5_combout\);

-- Location: LCFF_X32_Y21_N1
\auto_hub|hub_mode_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|hub_mode_reg[2]~5_combout\,
	aclr => \auto_hub|ALT_INV_virtual_ir_scan_reg~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|hub_mode_reg\(2));

-- Location: LCCOMB_X32_Y21_N22
\auto_hub|clr_reg_proc~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|shadow_jsm|state\(1),
	datad => \auto_hub|hub_mode_reg\(2),
	combout => \auto_hub|clr_reg_proc~0_combout\);

-- Location: LCFF_X32_Y21_N23
\auto_hub|clr_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|clr_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|clr_reg~regout\);

-- Location: CLKCTRL_G8
\auto_hub|clr_reg~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \auto_hub|clr_reg~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \auto_hub|clr_reg~clkctrl_outclk\);

-- Location: LCFF_X32_Y22_N17
\auto_hub|irsr_reg[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|irsr_reg~5_combout\,
	sdata => \~QIC_CREATED_GND~I_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	sload => \auto_hub|shadow_jsm|state\(3),
	ena => \auto_hub|virtual_ir_scan_reg~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|irsr_reg\(8));

-- Location: LCCOMB_X32_Y22_N22
\auto_hub|tdo_bypass_reg~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|tdo_bypass_reg~regout\,
	datad => \auto_hub|shadow_jsm|state\(4),
	combout => \auto_hub|tdo_bypass_reg~0_combout\);

-- Location: LCFF_X32_Y22_N23
\auto_hub|tdo_bypass_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|tdo_bypass_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|tdo_bypass_reg~regout\);

-- Location: LCCOMB_X31_Y20_N4
\auto_hub|tdo~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(0),
	datab => \auto_hub|irsr_reg\(8),
	datac => \auto_hub|tdo_bypass_reg~regout\,
	combout => \auto_hub|tdo~1_combout\);

-- Location: LCCOMB_X21_Y23_N4
\auto_hub|hub_info_reg|word_counter[0]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|hub_info_reg|word_counter\(0),
	datad => VCC,
	combout => \auto_hub|hub_info_reg|word_counter[0]~7_combout\,
	cout => \auto_hub|hub_info_reg|word_counter[0]~8\);

-- Location: LCCOMB_X21_Y23_N6
\auto_hub|hub_info_reg|word_counter[1]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|word_counter\(1),
	datad => VCC,
	cin => \auto_hub|hub_info_reg|word_counter[0]~8\,
	combout => \auto_hub|hub_info_reg|word_counter[1]~9_combout\,
	cout => \auto_hub|hub_info_reg|word_counter[1]~10\);

-- Location: LCCOMB_X21_Y23_N8
\auto_hub|hub_info_reg|word_counter[2]~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|hub_info_reg|word_counter\(2),
	datad => VCC,
	cin => \auto_hub|hub_info_reg|word_counter[1]~10\,
	combout => \auto_hub|hub_info_reg|word_counter[2]~13_combout\,
	cout => \auto_hub|hub_info_reg|word_counter[2]~14\);

-- Location: LCCOMB_X22_Y23_N12
\auto_hub|hub_info_reg|clear_signal\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(8),
	datad => \auto_hub|virtual_ir_scan_reg~regout\,
	combout => \auto_hub|hub_info_reg|clear_signal~combout\);

-- Location: LCCOMB_X33_Y21_N2
\auto_hub|Equal0~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_ir_reg\(0),
	datab => \auto_hub|Equal0~0_combout\,
	datac => \auto_hub|jtag_ir_reg\(1),
	datad => \auto_hub|Equal0~1_combout\,
	combout => \auto_hub|Equal0~2_combout\);

-- Location: LCFF_X33_Y21_N3
\auto_hub|virtual_dr_scan_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|Equal0~2_combout\,
	aclr => \auto_hub|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \auto_hub|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|virtual_dr_scan_reg~regout\);

-- Location: LCCOMB_X21_Y23_N20
\auto_hub|hub_info_reg|word_counter[3]~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(3),
	datab => \auto_hub|hub_info_reg|clear_signal~combout\,
	datac => \auto_hub|shadow_jsm|state\(4),
	datad => \auto_hub|virtual_dr_scan_reg~regout\,
	combout => \auto_hub|hub_info_reg|word_counter[3]~12_combout\);

-- Location: LCFF_X21_Y23_N9
\auto_hub|hub_info_reg|word_counter[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|hub_info_reg|word_counter[2]~13_combout\,
	sclr => \auto_hub|hub_info_reg|word_counter[3]~19_combout\,
	ena => \auto_hub|hub_info_reg|word_counter[3]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|hub_info_reg|word_counter\(2));

-- Location: LCCOMB_X21_Y23_N10
\auto_hub|hub_info_reg|word_counter[3]~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|word_counter\(3),
	datad => VCC,
	cin => \auto_hub|hub_info_reg|word_counter[2]~14\,
	combout => \auto_hub|hub_info_reg|word_counter[3]~15_combout\,
	cout => \auto_hub|hub_info_reg|word_counter[3]~16\);

-- Location: LCCOMB_X21_Y23_N12
\auto_hub|hub_info_reg|word_counter[4]~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|hub_info_reg|word_counter\(4),
	cin => \auto_hub|hub_info_reg|word_counter[3]~16\,
	combout => \auto_hub|hub_info_reg|word_counter[4]~17_combout\);

-- Location: LCFF_X21_Y23_N13
\auto_hub|hub_info_reg|word_counter[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|hub_info_reg|word_counter[4]~17_combout\,
	sclr => \auto_hub|hub_info_reg|word_counter[3]~19_combout\,
	ena => \auto_hub|hub_info_reg|word_counter[3]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|hub_info_reg|word_counter\(4));

-- Location: LCFF_X21_Y23_N11
\auto_hub|hub_info_reg|word_counter[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|hub_info_reg|word_counter[3]~15_combout\,
	sclr => \auto_hub|hub_info_reg|word_counter[3]~19_combout\,
	ena => \auto_hub|hub_info_reg|word_counter[3]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|hub_info_reg|word_counter\(3));

-- Location: LCCOMB_X21_Y23_N26
\auto_hub|hub_info_reg|word_counter[3]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|word_counter\(1),
	datab => \auto_hub|hub_info_reg|word_counter\(4),
	datac => \auto_hub|hub_info_reg|word_counter\(0),
	datad => \auto_hub|hub_info_reg|word_counter\(3),
	combout => \auto_hub|hub_info_reg|word_counter[3]~11_combout\);

-- Location: LCCOMB_X21_Y23_N30
\auto_hub|hub_info_reg|word_counter[3]~19\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(8),
	datab => \auto_hub|hub_info_reg|word_counter\(2),
	datac => \auto_hub|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|hub_info_reg|word_counter[3]~11_combout\,
	combout => \auto_hub|hub_info_reg|word_counter[3]~19_combout\);

-- Location: LCFF_X21_Y23_N5
\auto_hub|hub_info_reg|word_counter[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|hub_info_reg|word_counter[0]~7_combout\,
	sclr => \auto_hub|hub_info_reg|word_counter[3]~19_combout\,
	ena => \auto_hub|hub_info_reg|word_counter[3]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|hub_info_reg|word_counter\(0));

-- Location: LCFF_X21_Y23_N7
\auto_hub|hub_info_reg|word_counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|hub_info_reg|word_counter[1]~9_combout\,
	sclr => \auto_hub|hub_info_reg|word_counter[3]~19_combout\,
	ena => \auto_hub|hub_info_reg|word_counter[3]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|hub_info_reg|word_counter\(1));

-- Location: LCCOMB_X21_Y23_N16
\auto_hub|hub_info_reg|WORD_SR~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(8),
	datab => \auto_hub|virtual_ir_scan_reg~regout\,
	datac => \auto_hub|shadow_jsm|state\(4),
	datad => \auto_hub|hub_info_reg|word_counter\(1),
	combout => \auto_hub|hub_info_reg|WORD_SR~4_combout\);

-- Location: LCCOMB_X21_Y23_N2
\auto_hub|hub_info_reg|WORD_SR~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|hub_info_reg|word_counter\(0),
	datac => \auto_hub|hub_info_reg|word_counter\(2),
	datad => \auto_hub|hub_info_reg|word_counter\(3),
	combout => \auto_hub|hub_info_reg|WORD_SR~5_combout\);

-- Location: LCCOMB_X21_Y23_N24
\auto_hub|hub_info_reg|WORD_SR~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|word_counter\(4),
	datab => \auto_hub|hub_info_reg|word_counter\(0),
	datac => \auto_hub|hub_info_reg|word_counter\(2),
	datad => \auto_hub|hub_info_reg|word_counter\(3),
	combout => \auto_hub|hub_info_reg|WORD_SR~8_combout\);

-- Location: LCCOMB_X21_Y23_N22
\auto_hub|hub_info_reg|WORD_SR~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|word_counter\(4),
	datab => \auto_hub|hub_info_reg|word_counter\(0),
	datac => \auto_hub|hub_info_reg|word_counter\(2),
	datad => \auto_hub|hub_info_reg|word_counter\(3),
	combout => \auto_hub|hub_info_reg|WORD_SR~10_combout\);

-- Location: LCCOMB_X22_Y23_N6
\auto_hub|hub_info_reg|WORD_SR~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|WORD_SR~11_combout\,
	datab => \auto_hub|hub_info_reg|WORD_SR~10_combout\,
	datac => \auto_hub|shadow_jsm|state\(4),
	datad => \auto_hub|hub_info_reg|clear_signal~combout\,
	combout => \auto_hub|hub_info_reg|WORD_SR~12_combout\);

-- Location: LCCOMB_X22_Y23_N2
\auto_hub|hub_info_reg|WORD_SR[0]~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|clear_signal~combout\,
	datab => \auto_hub|shadow_jsm|state\(4),
	datac => \auto_hub|shadow_jsm|state\(3),
	datad => \auto_hub|virtual_dr_scan_reg~regout\,
	combout => \auto_hub|hub_info_reg|WORD_SR[0]~16_combout\);

-- Location: LCFF_X22_Y23_N7
\auto_hub|hub_info_reg|WORD_SR[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|hub_info_reg|WORD_SR~12_combout\,
	ena => \auto_hub|hub_info_reg|WORD_SR[0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|hub_info_reg|WORD_SR\(2));

-- Location: LCCOMB_X22_Y23_N26
\auto_hub|hub_info_reg|WORD_SR~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|WORD_SR~6_combout\,
	datab => \auto_hub|hub_info_reg|WORD_SR~4_combout\,
	datac => \auto_hub|hub_info_reg|WORD_SR~8_combout\,
	datad => \auto_hub|hub_info_reg|WORD_SR\(2),
	combout => \auto_hub|hub_info_reg|WORD_SR~9_combout\);

-- Location: LCFF_X22_Y23_N27
\auto_hub|hub_info_reg|WORD_SR[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|hub_info_reg|WORD_SR~9_combout\,
	ena => \auto_hub|hub_info_reg|WORD_SR[0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|hub_info_reg|WORD_SR\(1));

-- Location: LCCOMB_X22_Y23_N16
\auto_hub|hub_info_reg|WORD_SR~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|WORD_SR~6_combout\,
	datab => \auto_hub|hub_info_reg|WORD_SR~4_combout\,
	datac => \auto_hub|hub_info_reg|WORD_SR~5_combout\,
	datad => \auto_hub|hub_info_reg|WORD_SR\(1),
	combout => \auto_hub|hub_info_reg|WORD_SR~7_combout\);

-- Location: LCFF_X22_Y23_N17
\auto_hub|hub_info_reg|WORD_SR[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|hub_info_reg|WORD_SR~7_combout\,
	ena => \auto_hub|hub_info_reg|WORD_SR[0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|hub_info_reg|WORD_SR\(0));

-- Location: LCCOMB_X31_Y20_N26
\auto_hub|tdo~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(2),
	datab => \auto_hub|hub_info_reg|WORD_SR\(0),
	datac => \auto_hub|tdo_bypass_reg~regout\,
	datad => \auto_hub|irsr_reg\(1),
	combout => \auto_hub|tdo~0_combout\);

-- Location: LCCOMB_X31_Y20_N14
\auto_hub|tdo~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(0),
	datab => \auto_hub|tdo~1_combout\,
	datac => \auto_hub|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|tdo~0_combout\,
	combout => \auto_hub|tdo~2_combout\);

-- Location: LCCOMB_X33_Y20_N14
\auto_hub|shadow_irf_reg~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|irf_reg[1][4]~regout\,
	datac => \auto_hub|shadow_jsm|state\(3),
	datad => \auto_hub|irsr_reg\(4),
	combout => \auto_hub|shadow_irf_reg~6_combout\);

-- Location: LCFF_X33_Y20_N15
\auto_hub|shadow_irf_reg[1][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|shadow_irf_reg~6_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_irf_reg[1][4]~regout\);

-- Location: LCCOMB_X32_Y20_N24
\auto_hub|irf_reg~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_mode_reg\(1),
	datab => \auto_hub|shadow_irf_reg[1][4]~regout\,
	datac => \auto_hub|irsr_reg\(4),
	combout => \auto_hub|irf_reg~7_combout\);

-- Location: LCFF_X32_Y20_N25
\auto_hub|irf_reg[1][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|irf_reg~7_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|irf_reg[1][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|irf_reg[1][4]~regout\);

-- Location: LCCOMB_X33_Y20_N18
\auto_hub|shadow_irf_reg~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|irf_reg[1][5]~regout\,
	datac => \auto_hub|shadow_jsm|state\(3),
	datad => \auto_hub|irsr_reg\(5),
	combout => \auto_hub|shadow_irf_reg~7_combout\);

-- Location: LCFF_X33_Y20_N19
\auto_hub|shadow_irf_reg[1][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|shadow_irf_reg~7_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_irf_reg[1][5]~regout\);

-- Location: LCCOMB_X32_Y20_N18
\auto_hub|irf_reg~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|irsr_reg\(5),
	datac => \auto_hub|hub_mode_reg\(1),
	datad => \auto_hub|shadow_irf_reg[1][5]~regout\,
	combout => \auto_hub|irf_reg~8_combout\);

-- Location: LCFF_X32_Y20_N19
\auto_hub|irf_reg[1][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|irf_reg~8_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|irf_reg[1][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|irf_reg[1][5]~regout\);

-- Location: LCCOMB_X33_Y20_N28
\auto_hub|irsr_reg~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(6),
	datab => \auto_hub|irf_reg[1][5]~regout\,
	datac => \auto_hub|shadow_jsm|state\(3),
	combout => \auto_hub|irsr_reg~11_combout\);

-- Location: LCFF_X33_Y20_N29
\auto_hub|irsr_reg[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|irsr_reg~11_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|irsr_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|irsr_reg\(5));

-- Location: LCCOMB_X33_Y20_N0
\auto_hub|irsr_reg~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|irf_reg[1][4]~regout\,
	datac => \auto_hub|shadow_jsm|state\(3),
	datad => \auto_hub|irsr_reg\(5),
	combout => \auto_hub|irsr_reg~10_combout\);

-- Location: LCFF_X33_Y20_N1
\auto_hub|irsr_reg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|irsr_reg~10_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|irsr_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|irsr_reg\(4));

-- Location: LCCOMB_X31_Y20_N28
\auto_hub|hub_mode_reg[0]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|reset_ena_reg_proc~0_combout\,
	datab => \auto_hub|Equal6~0_combout\,
	datac => \auto_hub|hub_mode_reg\(0),
	datad => \auto_hub|irsr_reg\(8),
	combout => \auto_hub|hub_mode_reg[0]~6_combout\);

-- Location: LCFF_X31_Y20_N29
\auto_hub|hub_mode_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|hub_mode_reg[0]~6_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|hub_mode_reg\(0));

-- Location: LCCOMB_X32_Y21_N10
\auto_hub|irsr_reg[4]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(3),
	datab => \auto_hub|hub_mode_reg\(0),
	datac => \auto_hub|irsr_reg\(8),
	combout => \auto_hub|irsr_reg[4]~1_combout\);

-- Location: LCCOMB_X32_Y21_N6
\auto_hub|irsr_reg[3]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][3]~regout\,
	datab => \auto_hub|shadow_jsm|state\(3),
	datac => \auto_hub|irsr_reg\(4),
	datad => \auto_hub|irsr_reg[4]~1_combout\,
	combout => \auto_hub|irsr_reg[3]~6_combout\);

-- Location: LCCOMB_X32_Y20_N0
\auto_hub|irsr_reg[3]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg[3]~8_combout\,
	datab => \auto_hub|irsr_reg[3]~6_combout\,
	datac => \auto_hub|irsr_reg\(3),
	datad => \auto_hub|virtual_ir_scan_reg~regout\,
	combout => \auto_hub|irsr_reg[3]~9_combout\);

-- Location: LCFF_X32_Y20_N1
\auto_hub|irsr_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|irsr_reg[3]~9_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|irsr_reg\(3));

-- Location: LCCOMB_X33_Y20_N12
\auto_hub|shadow_irf_reg~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(3),
	datac => \auto_hub|shadow_jsm|state\(3),
	datad => \auto_hub|irf_reg[1][3]~regout\,
	combout => \auto_hub|shadow_irf_reg~5_combout\);

-- Location: LCFF_X33_Y20_N13
\auto_hub|shadow_irf_reg[1][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|shadow_irf_reg~5_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_irf_reg[1][3]~regout\);

-- Location: LCCOMB_X32_Y20_N14
\auto_hub|irf_reg~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_mode_reg\(1),
	datab => \auto_hub|irsr_reg\(3),
	datac => \auto_hub|shadow_irf_reg[1][3]~regout\,
	combout => \auto_hub|irf_reg~6_combout\);

-- Location: LCFF_X32_Y20_N15
\auto_hub|irf_reg[1][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|irf_reg~6_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|irf_reg[1][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|irf_reg[1][3]~regout\);

-- Location: LCCOMB_X49_Y24_N2
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]~feeder_combout\);

-- Location: LCCOMB_X34_Y20_N0
\auto_signaltap_0|sld_signaltap_body|reset_all~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][0]~regout\,
	datad => \auto_hub|clr_reg~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|reset_all~0_combout\);

-- Location: LCFF_X34_Y20_N1
\auto_signaltap_0|sld_signaltap_body|reset_all\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|reset_all~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\);

-- Location: CLKCTRL_G5
\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\);

-- Location: LCCOMB_X31_Y21_N8
\auto_hub|node_ena~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|shadow_jsm|state\(4),
	datad => \auto_hub|irsr_reg\(8),
	combout => \auto_hub|node_ena~0_combout\);

-- Location: LCCOMB_X31_Y21_N26
\auto_hub|node_ena~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|hub_mode_reg\(1),
	datac => \auto_hub|node_ena~0_combout\,
	datad => \auto_hub|shadow_jsm|state\(2),
	combout => \auto_hub|node_ena~1_combout\);

-- Location: LCCOMB_X31_Y21_N4
\auto_hub|node_ena_proc~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|shadow_jsm|state\(4),
	datad => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|node_ena_proc~0_combout\);

-- Location: LCCOMB_X31_Y21_N30
\auto_hub|node_ena~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|virtual_ir_scan_reg~regout\,
	datab => \auto_hub|node_ena_proc~0_combout\,
	datac => \auto_hub|virtual_dr_scan_reg~regout\,
	datad => \auto_hub|shadow_jsm|state\(15),
	combout => \auto_hub|node_ena~2_combout\);

-- Location: LCCOMB_X31_Y21_N12
\auto_hub|node_ena~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|node_ena_proc~1_combout\,
	datab => \auto_hub|node_ena~1_combout\,
	datac => \auto_hub|node_ena[1]~reg0_regout\,
	datad => \auto_hub|node_ena~2_combout\,
	combout => \auto_hub|node_ena~3_combout\);

-- Location: LCFF_X31_Y21_N13
\auto_hub|node_ena[1]~reg0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|node_ena~3_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|node_ena[1]~reg0_regout\);

-- Location: LCCOMB_X46_Y23_N4
\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][3]~regout\,
	datab => \auto_hub|node_ena[1]~reg0_regout\,
	datac => \auto_hub|shadow_jsm|state\(4),
	datad => \auto_hub|virtual_ir_scan_reg~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\);

-- Location: LCFF_X49_Y24_N3
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(2));

-- Location: LCFF_X50_Y24_N13
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(2),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(1));

-- Location: LCFF_X49_Y24_N1
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(1),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(0));

-- Location: LCCOMB_X49_Y24_N10
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder_combout\);

-- Location: LCFF_X49_Y24_N11
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(9));

-- Location: LCCOMB_X49_Y24_N8
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(9),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder_combout\);

-- Location: LCFF_X49_Y24_N9
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(8));

-- Location: LCFF_X49_Y24_N31
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(8),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(7));

-- Location: LCCOMB_X49_Y24_N28
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(7),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder_combout\);

-- Location: LCFF_X49_Y24_N29
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(6));

-- Location: LCCOMB_X50_Y24_N8
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder_combout\);

-- Location: LCFF_X50_Y24_N9
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(5));

-- Location: LCFF_X50_Y24_N25
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(5),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(4));

-- Location: LCFF_X50_Y24_N21
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(4),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(3));

-- Location: LCFF_X50_Y24_N27
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(3),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(2));

-- Location: LCCOMB_X50_Y24_N14
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]~feeder_combout\);

-- Location: LCFF_X50_Y24_N15
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(1));

-- Location: LCFF_X50_Y24_N19
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(1),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(0));

-- Location: LCCOMB_X50_Y24_N2
\auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~feeder_combout\);

-- Location: LCFF_X50_Y24_N3
\auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(3));

-- Location: LCCOMB_X50_Y24_N10
\auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder_combout\);

-- Location: LCFF_X50_Y24_N11
\auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(2));

-- Location: LCCOMB_X50_Y24_N28
\auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder_combout\);

-- Location: LCFF_X50_Y24_N29
\auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(1));

-- Location: LCCOMB_X50_Y24_N16
\auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder_combout\);

-- Location: LCFF_X50_Y24_N17
\auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(0));

-- Location: LCFF_X50_Y24_N31
\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(0),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(6));

-- Location: LCCOMB_X49_Y24_N22
\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder_combout\);

-- Location: LCFF_X49_Y24_N23
\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(5));

-- Location: LCCOMB_X49_Y24_N12
\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[4]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(5),
	combout => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[4]~feeder_combout\);

-- Location: LCFF_X49_Y24_N13
\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[4]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(4));

-- Location: LCCOMB_X49_Y24_N26
\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[3]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[3]~feeder_combout\);

-- Location: LCFF_X49_Y24_N27
\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[3]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(3));

-- Location: LCCOMB_X49_Y24_N24
\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[2]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[2]~feeder_combout\);

-- Location: LCFF_X49_Y24_N25
\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[2]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(2));

-- Location: LCCOMB_X48_Y24_N8
\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]~feeder_combout\);

-- Location: LCFF_X48_Y24_N9
\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(1));

-- Location: LCFF_X48_Y24_N5
\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(1),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(0));

-- Location: LCCOMB_X46_Y22_N8
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q\(0),
	datad => VCC,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~COUT\);

-- Location: LCCOMB_X46_Y22_N22
\auto_signaltap_0|~GND\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \auto_signaltap_0|~GND~combout\);

-- Location: LCCOMB_X33_Y20_N20
\auto_hub|irsr_reg~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|irf_reg[1][7]~regout\,
	datac => \auto_hub|shadow_jsm|state\(3),
	datad => \auto_hub|irsr_reg\(8),
	combout => \auto_hub|irsr_reg~13_combout\);

-- Location: LCFF_X33_Y20_N21
\auto_hub|irsr_reg[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|irsr_reg~13_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|irsr_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|irsr_reg\(7));

-- Location: LCCOMB_X33_Y20_N10
\auto_hub|shadow_irf_reg~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(7),
	datab => \auto_hub|irf_reg[1][7]~regout\,
	datac => \auto_hub|shadow_jsm|state\(3),
	combout => \auto_hub|shadow_irf_reg~9_combout\);

-- Location: LCFF_X33_Y20_N11
\auto_hub|shadow_irf_reg[1][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|shadow_irf_reg~9_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_irf_reg[1][7]~regout\);

-- Location: LCCOMB_X32_Y20_N6
\auto_hub|irf_reg~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_mode_reg\(1),
	datab => \auto_hub|irsr_reg\(7),
	datac => \auto_hub|shadow_irf_reg[1][7]~regout\,
	combout => \auto_hub|irf_reg~10_combout\);

-- Location: LCFF_X32_Y20_N7
\auto_hub|irf_reg[1][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|irf_reg~10_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|irf_reg[1][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|irf_reg[1][7]~regout\);

-- Location: LCCOMB_X46_Y22_N0
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|node_ena[1]~reg0_regout\,
	datab => \auto_hub|shadow_jsm|state\(4),
	datac => \auto_hub|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|irf_reg[1][7]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\);

-- Location: LCCOMB_X46_Y22_N10
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q\(1),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~COUT\);

-- Location: LCCOMB_X46_Y22_N14
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q\(3),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~COUT\);

-- Location: LCFF_X46_Y22_N15
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~combout\,
	sdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q\(3));

-- Location: LCCOMB_X46_Y22_N16
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~0_combout\);

-- Location: LCCOMB_X46_Y22_N4
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[3]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[3]~0_combout\);

-- Location: LCFF_X46_Y22_N9
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~combout\,
	sdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q\(0));

-- Location: LCFF_X46_Y22_N11
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~combout\,
	sdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q\(1));

-- Location: LCCOMB_X46_Y22_N18
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q\(2),
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q\(3),
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout\);

-- Location: LCCOMB_X51_Y24_N24
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[0]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SW~combout\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[0]~feeder_combout\);

-- Location: LCFF_X51_Y24_N25
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \auto_stp_external_clock_0~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(0));

-- Location: LCFF_X51_Y24_N19
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff\ : cycloneii_lcell_ff
PORT MAP (
	clk => \auto_stp_external_clock_0~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~regout\);

-- Location: LCCOMB_X50_Y24_N0
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1_combout\);

-- Location: LCFF_X50_Y24_N1
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff\ : cycloneii_lcell_ff
PORT MAP (
	clk => \auto_stp_external_clock_0~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff~regout\);

-- Location: LCCOMB_X50_Y24_N6
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|run~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0_combout\);

-- Location: LCFF_X50_Y24_N7
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed\ : cycloneii_lcell_ff
PORT MAP (
	clk => \auto_stp_external_clock_0~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~regout\);

-- Location: LCCOMB_X50_Y24_N18
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[5]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[5]~0_combout\);

-- Location: LCCOMB_X47_Y24_N4
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~19\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~17_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[5]~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~19_combout\);

-- Location: LCCOMB_X33_Y20_N8
\auto_hub|shadow_irf_reg~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][1]~regout\,
	datab => \auto_hub|irsr_reg\(1),
	datac => \auto_hub|shadow_jsm|state\(3),
	combout => \auto_hub|shadow_irf_reg~3_combout\);

-- Location: LCFF_X33_Y20_N9
\auto_hub|shadow_irf_reg[1][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|shadow_irf_reg~3_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_irf_reg[1][1]~regout\);

-- Location: LCCOMB_X32_Y20_N2
\auto_hub|irf_reg~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(1),
	datab => \auto_hub|shadow_irf_reg[1][1]~regout\,
	datac => \auto_hub|hub_mode_reg\(1),
	combout => \auto_hub|irf_reg~4_combout\);

-- Location: LCFF_X32_Y20_N3
\auto_hub|irf_reg[1][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|irf_reg~4_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|irf_reg[1][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|irf_reg[1][1]~regout\);

-- Location: LCFF_X47_Y23_N15
\auto_signaltap_0|sld_signaltap_body|run\ : cycloneii_lcell_ff
PORT MAP (
	clk => \auto_stp_external_clock_0~clkctrl_outclk\,
	sdata => \auto_hub|irf_reg[1][1]~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|run~regout\);

-- Location: LCCOMB_X49_Y23_N12
\auto_signaltap_0|sld_signaltap_body|condition_delay_reg[0]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[0]~feeder_combout\);

-- Location: LCFF_X49_Y23_N13
\auto_signaltap_0|sld_signaltap_body|condition_delay_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \auto_stp_external_clock_0~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|condition_delay_reg\(0));

-- Location: LCCOMB_X49_Y23_N2
\auto_signaltap_0|sld_signaltap_body|condition_delay_reg[1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|condition_delay_reg\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[1]~feeder_combout\);

-- Location: LCFF_X49_Y23_N3
\auto_signaltap_0|sld_signaltap_body|condition_delay_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \auto_stp_external_clock_0~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|condition_delay_reg\(1));

-- Location: LCCOMB_X49_Y23_N8
\auto_signaltap_0|sld_signaltap_body|condition_delay_reg[2]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|condition_delay_reg\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[2]~feeder_combout\);

-- Location: LCFF_X49_Y23_N9
\auto_signaltap_0|sld_signaltap_body|condition_delay_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \auto_stp_external_clock_0~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|condition_delay_reg\(2));

-- Location: LCFF_X47_Y23_N23
\auto_signaltap_0|sld_signaltap_body|condition_delay_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \auto_stp_external_clock_0~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|condition_delay_reg\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|condition_delay_reg\(3));

-- Location: LCCOMB_X47_Y23_N22
\auto_signaltap_0|sld_signaltap_body|collect_data\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|run~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|condition_delay_reg\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|collect_data~combout\);

-- Location: LCFF_X47_Y24_N5
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \auto_stp_external_clock_0~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~19_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(6));

-- Location: LCCOMB_X47_Y24_N8
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~11_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[5]~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~13_combout\);

-- Location: LCFF_X47_Y24_N9
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \auto_stp_external_clock_0~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~13_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(4));

-- Location: LCCOMB_X48_Y24_N0
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(5),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(6),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(7),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout\);

-- Location: LCCOMB_X48_Y25_N30
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout\);

-- Location: LCCOMB_X47_Y24_N6
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~22\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~20_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[5]~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~22_combout\);

-- Location: LCFF_X47_Y24_N7
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \auto_stp_external_clock_0~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~22_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(7));

-- Location: LCCOMB_X48_Y24_N10
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(1),
	datab => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(0),
	datad => VCC,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~7_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~8\);

-- Location: LCCOMB_X48_Y24_N12
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(2),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~8\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~9_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~10\);

-- Location: LCCOMB_X48_Y24_N14
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(3),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~10\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~11_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~12\);

-- Location: LCCOMB_X48_Y24_N22
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~19\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~18\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~19_combout\);

-- Location: LCCOMB_X47_Y23_N6
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[5]~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|run~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|condition_delay_reg\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\);

-- Location: LCFF_X48_Y24_N23
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \auto_stp_external_clock_0~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~19_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(7));

-- Location: LCCOMB_X48_Y24_N26
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(6),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(7),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(6),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(7),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3_combout\);

-- Location: LCFF_X48_Y24_N15
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \auto_stp_external_clock_0~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~11_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(3));

-- Location: LCFF_X48_Y24_N13
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \auto_stp_external_clock_0~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~9_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(2));

-- Location: LCCOMB_X48_Y24_N24
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(3),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(2),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(3),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1_combout\);

-- Location: LCCOMB_X47_Y24_N2
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~2_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[5]~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~4_combout\);

-- Location: LCFF_X47_Y24_N3
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \auto_stp_external_clock_0~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~4_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(1));

-- Location: LCFF_X48_Y24_N3
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \auto_stp_external_clock_0~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(0),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(0));

-- Location: LCFF_X48_Y24_N11
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \auto_stp_external_clock_0~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~7_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(1));

-- Location: LCCOMB_X48_Y24_N2
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(1),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0_combout\);

-- Location: LCCOMB_X48_Y24_N30
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\);

-- Location: LCCOMB_X47_Y24_N28
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~5_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[5]~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~7_combout\);

-- Location: LCFF_X47_Y24_N29
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \auto_stp_external_clock_0~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~7_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(2));

-- Location: LCCOMB_X47_Y24_N0
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[5]~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter~2_combout\);

-- Location: LCFF_X47_Y24_N1
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \auto_stp_external_clock_0~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter~2_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(0));

-- Location: LCCOMB_X48_Y24_N28
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(3),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(2),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout\);

-- Location: LCCOMB_X48_Y25_N28
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[5]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[5]~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[5]~1_combout\);

-- Location: LCCOMB_X48_Y25_N26
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder_combout\);

-- Location: LCFF_X48_Y25_N27
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set\ : cycloneii_lcell_ff
PORT MAP (
	clk => \auto_stp_external_clock_0~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout\);

-- Location: LCCOMB_X47_Y25_N20
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[5]~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2_combout\);

-- Location: LCCOMB_X48_Y23_N0
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3_combout\);

-- Location: LCFF_X48_Y23_N1
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped\ : cycloneii_lcell_ff
PORT MAP (
	clk => \auto_stp_external_clock_0~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~regout\);

-- Location: LCCOMB_X48_Y23_N10
\auto_signaltap_0|sld_signaltap_body|segment_wrapped_delayed~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|segment_wrapped_delayed~feeder_combout\);

-- Location: LCFF_X48_Y23_N11
\auto_signaltap_0|sld_signaltap_body|segment_wrapped_delayed\ : cycloneii_lcell_ff
PORT MAP (
	clk => \auto_stp_external_clock_0~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|segment_wrapped_delayed~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|segment_wrapped_delayed~regout\);

-- Location: LCCOMB_X50_Y22_N24
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|segment_wrapped_delayed~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder_combout\);

-- Location: LCCOMB_X48_Y23_N28
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|done~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout\);

-- Location: LCFF_X48_Y23_N29
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done\ : cycloneii_lcell_ff
PORT MAP (
	clk => \auto_stp_external_clock_0~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~regout\);

-- Location: LCCOMB_X48_Y23_N22
\auto_signaltap_0|sld_signaltap_body|segment_shift_clk_ena~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|segment_shift_clk_ena~0_combout\);

-- Location: LCFF_X48_Y23_N23
\auto_signaltap_0|sld_signaltap_body|segment_shift_clk_ena\ : cycloneii_lcell_ff
PORT MAP (
	clk => \auto_stp_external_clock_0~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|segment_shift_clk_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|segment_shift_clk_ena~regout\);

-- Location: LCCOMB_X48_Y25_N8
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[5]~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\);

-- Location: LCFF_X48_Y25_N9
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var\ : cycloneii_lcell_ff
PORT MAP (
	clk => \auto_stp_external_clock_0~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~regout\);

-- Location: LCCOMB_X48_Y23_N6
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|current_segment_delayed\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|segment_shift_clk_ena~regout\,
	datac => \auto_hub|irf_reg[1][2]~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\);

-- Location: LCFF_X50_Y22_N25
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \auto_stp_external_clock_0~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~regout\);

-- Location: LCCOMB_X48_Y22_N0
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|segment_wrapped_delayed~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder_combout\);

-- Location: LCCOMB_X48_Y25_N24
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|base_address~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[5]~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|base_address~0_combout\);

-- Location: LCFF_X48_Y25_N25
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \auto_stp_external_clock_0~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|base_address~0_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~regout\);

-- Location: LCFF_X48_Y23_N13
\auto_signaltap_0|sld_signaltap_body|current_segment_delayed[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \auto_stp_external_clock_0~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|current_segment_delayed\(0));

-- Location: LCCOMB_X48_Y23_N12
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][2]~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|segment_shift_clk_ena~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|current_segment_delayed\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\);

-- Location: LCFF_X48_Y22_N1
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \auto_stp_external_clock_0~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~regout\);

-- Location: LCCOMB_X46_Y21_N12
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|safe_q\(0),
	datad => VCC,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~COUT\);

-- Location: LCCOMB_X46_Y21_N14
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0_combout\);

-- Location: LCCOMB_X46_Y23_N16
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr_ena~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(4),
	datab => \auto_hub|node_ena[1]~reg0_regout\,
	datac => \auto_hub|shadow_jsm|state\(3),
	datad => \auto_hub|virtual_ir_scan_reg~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr_ena~0_combout\);

-- Location: LCCOMB_X46_Y22_N30
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit1a[0]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][1]~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr_ena~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit1a[0]~0_combout\);

-- Location: LCCOMB_X46_Y22_N26
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit1a[0]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][7]~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|safe_q\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit1a[0]~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit1a[0]~1_combout\);

-- Location: LCCOMB_X46_Y22_N20
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q\(2),
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q\(3),
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0_combout\);

-- Location: LCFF_X46_Y21_N13
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit1a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~combout\,
	sdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit1a[0]~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|safe_q\(0));

-- Location: LCCOMB_X50_Y22_N2
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|safe_q\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~feeder_combout\);

-- Location: LCFF_X50_Y22_N3
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~feeder_combout\,
	ena => \auto_hub|irf_reg[1][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0));

-- Location: LCCOMB_X49_Y22_N18
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0_combout\);

-- Location: LCFF_X49_Y22_N19
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0_combout\,
	ena => \auto_hub|irf_reg[1][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(0));

-- Location: LCCOMB_X49_Y22_N8
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(1),
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0_combout\);

-- Location: LCFF_X49_Y22_N9
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(0));

-- Location: LCCOMB_X46_Y23_N6
\auto_signaltap_0|sld_signaltap_body|sdr~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|node_ena[1]~reg0_regout\,
	datad => \auto_hub|virtual_ir_scan_reg~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\);

-- Location: LCCOMB_X47_Y25_N8
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~2_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[5]~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1_combout\);

-- Location: LCCOMB_X47_Y23_N30
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|condition_delay_reg\(3),
	datac => \auto_signaltap_0|sld_signaltap_body|run~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\);

-- Location: LCFF_X47_Y25_N9
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \auto_stp_external_clock_0~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(1));

-- Location: LCCOMB_X47_Y25_N2
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~6_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[5]~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3_combout\);

-- Location: LCFF_X47_Y25_N3
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \auto_stp_external_clock_0~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(3));

-- Location: LCCOMB_X47_Y25_N16
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(5),
	datab => \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\,
	datac => \auto_hub|shadow_jsm|state\(4),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4_combout\);

-- Location: LCFF_X47_Y25_N17
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(4));

-- Location: LCFF_X48_Y25_N15
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \auto_stp_external_clock_0~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~regout\);

-- Location: LCCOMB_X48_Y25_N10
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~regout\,
	datad => VCC,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~0_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~1\);

-- Location: LCCOMB_X48_Y25_N4
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[5]~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~4_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2_combout\);

-- Location: LCCOMB_X47_Y25_N26
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2]~feeder_combout\);

-- Location: LCFF_X47_Y25_N27
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \auto_stp_external_clock_0~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(2));

-- Location: LCCOMB_X47_Y25_N22
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(4),
	datab => \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(4),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3_combout\);

-- Location: LCFF_X47_Y25_N23
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(3));

-- Location: LCCOMB_X47_Y25_N4
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(4),
	datab => \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(1),
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2_combout\);

-- Location: LCFF_X47_Y25_N5
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(2));

-- Location: LCCOMB_X48_Y25_N2
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[5]~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0_combout\);

-- Location: LCCOMB_X47_Y25_N6
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~feeder_combout\);

-- Location: LCFF_X47_Y25_N7
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \auto_stp_external_clock_0~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(0));

-- Location: LCCOMB_X47_Y25_N18
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(4),
	datab => \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(2),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1_combout\);

-- Location: LCFF_X47_Y25_N19
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(1));

-- Location: LCCOMB_X47_Y23_N16
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[5]~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0_combout\);

-- Location: LCCOMB_X48_Y23_N8
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|collect_data~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1_combout\);

-- Location: LCFF_X48_Y23_N9
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig\ : cycloneii_lcell_ff
PORT MAP (
	clk => \auto_stp_external_clock_0~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~regout\);

-- Location: LCCOMB_X47_Y25_N24
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(4),
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(1),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0_combout\);

-- Location: LCFF_X47_Y25_N25
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(0));

-- Location: LCCOMB_X47_Y22_N24
\auto_signaltap_0|sld_signaltap_body|tdo~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(0),
	datac => \auto_hub|irf_reg[1][4]~regout\,
	datad => \auto_hub|irf_reg[1][5]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|tdo~0_combout\);

-- Location: LCCOMB_X47_Y22_N2
\auto_signaltap_0|sld_signaltap_body|tdo~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][3]~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|tdo~0_combout\,
	datad => \auto_hub|irf_reg[1][7]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|tdo~1_combout\);

-- Location: LCCOMB_X48_Y24_N4
\auto_signaltap_0|sld_signaltap_body|tdo~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|tdo~3_combout\,
	datab => \auto_hub|irf_reg[1][3]~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|tdo~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|tdo~4_combout\);

-- Location: LCCOMB_X31_Y20_N0
\auto_hub|tdo~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(0),
	datab => \auto_hub|irsr_reg\(8),
	datac => \auto_hub|virtual_ir_scan_reg~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|tdo~4_combout\,
	combout => \auto_hub|tdo~3_combout\);

-- Location: LCCOMB_X31_Y20_N16
\auto_hub|tdo~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|tdo~4_combout\,
	datab => \auto_hub|tdo~2_combout\,
	datac => \auto_hub|tdo~regout\,
	datad => \auto_hub|tdo~3_combout\,
	combout => \auto_hub|tdo~5_combout\);

-- Location: LCFF_X31_Y20_N17
\auto_hub|tdo\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|tdo~5_combout\,
	aclr => \auto_hub|shadow_jsm|state\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|tdo~regout\);

-- Location: LCCOMB_X31_Y20_N30
\auto_hub|tdo~_wirecell\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|tdo~regout\,
	combout => \auto_hub|tdo~_wirecell_combout\);

-- Location: LCCOMB_X32_Y21_N14
\auto_hub|clr_reg~_wirecell\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|clr_reg~regout\,
	combout => \auto_hub|clr_reg~_wirecell_combout\);

-- Location: LCCOMB_X31_Y21_N6
\auto_hub|shadow_jsm|state[0]~_wirecell\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|shadow_jsm|state\(0),
	combout => \auto_hub|shadow_jsm|state[0]~_wirecell_combout\);

-- Location: LCFF_X50_Y24_N23
\auto_signaltap_0|sld_signaltap_body|trigger_out_ff\ : cycloneii_lcell_ff
PORT MAP (
	clk => \auto_stp_external_clock_0~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|trigger_out_ff~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|trigger_out_ff~regout\);

-- Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(16));

-- Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(17));

-- Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\KEY[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_KEY(0));

-- Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\KEY[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_KEY(1));

-- Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\KEY[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_KEY(2));

-- Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(0));

-- Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[1]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(1));

-- Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[2]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(2));

-- Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[3]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(3));

-- Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[4]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(4));

-- Location: PIN_AD23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[5]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(5));

-- Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[6]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(6));

-- Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[7]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(7));

-- Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[8]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(8));

-- Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[9]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(9));

-- Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[10]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(10));

-- Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[11]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(11));

-- Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[12]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(12));

-- Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[13]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(13));

-- Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[14]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(14));

-- Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios_system_inst|the_processor_0_avalon_master|processor_0_avalon_master_readdata[15]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(15));

-- Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(16));

-- Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios_system_inst|the_processor_0|processor_0|p|Mux9~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(17));

-- Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDG[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDG(0));

-- Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDG[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDG(1));

-- Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDG[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDG(2));

-- Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDG[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDG(3));

-- Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDG[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDG(4));

-- Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDG[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDG(5));

-- Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDG[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDG(6));

-- Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDG[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDG(7));

-- Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDG[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDG(8));

-- Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX0[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios_system_inst|the_SEGDISP|ALT_INV_data_out\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX0(0));

-- Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX0[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios_system_inst|the_SEGDISP|ALT_INV_data_out\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX0(1));

-- Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX0[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios_system_inst|the_SEGDISP|ALT_INV_data_out\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX0(2));

-- Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX0[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios_system_inst|the_SEGDISP|ALT_INV_data_out\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX0(3));

-- Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX0[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios_system_inst|the_SEGDISP|ALT_INV_data_out\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX0(4));

-- Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX0[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios_system_inst|the_SEGDISP|ALT_INV_data_out\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX0(5));

-- Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX0[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios_system_inst|the_SEGDISP|ALT_INV_data_out\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX0(6));

-- Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX1[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios_system_inst|the_SEGDISP|ALT_INV_data_out\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX1(0));

-- Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX1[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios_system_inst|the_SEGDISP|ALT_INV_data_out\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX1(1));

-- Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX1[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios_system_inst|the_SEGDISP|ALT_INV_data_out\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX1(2));

-- Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX1[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios_system_inst|the_SEGDISP|ALT_INV_data_out\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX1(3));

-- Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX1[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios_system_inst|the_SEGDISP|ALT_INV_data_out\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX1(4));

-- Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX1[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios_system_inst|the_SEGDISP|ALT_INV_data_out\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX1(5));

-- Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX1[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios_system_inst|the_SEGDISP|ALT_INV_data_out\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX1(6));

-- Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX2[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX2(0));

-- Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX2[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX2(1));

-- Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX2[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX2(2));

-- Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX2[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX2(3));

-- Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX2[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX2(4));

-- Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX2[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX2(5));

-- Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX2[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX2(6));

-- Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX3[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX3(0));

-- Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX3[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX3(1));

-- Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX3[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX3(2));

-- Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX3[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX3(3));

-- Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX3[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX3(4));

-- Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX3[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX3(5));

-- Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX3[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX3(6));

-- Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_BLANK~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|VGA_BLANK~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_BLANK);

-- Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_B[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_B(0));

-- Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_B[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_B(1));

-- Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_B[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_B(2));

-- Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_B[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_B(3));

-- Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_B[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_B(4));

-- Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_B[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_B(5));

-- Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_B[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_B(6));

-- Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_B[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_B(7));

-- Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_B[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_B(8));

-- Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_B[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_B(9));

-- Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_CLK~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|mypll|altpll_component|_clk0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_CLK);

-- Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_G[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[1]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_G(0));

-- Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_G[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[1]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_G(1));

-- Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_G[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[1]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_G(2));

-- Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_G[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[1]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_G(3));

-- Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_G[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[1]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_G(4));

-- Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_G[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[1]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_G(5));

-- Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_G[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[1]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_G(6));

-- Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_G[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[1]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_G(7));

-- Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_G[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[1]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_G(8));

-- Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_G[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[1]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_G(9));

-- Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_HS~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|VGA_HS~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_HS);

-- Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_R[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[2]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_R(0));

-- Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_R[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[2]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_R(1));

-- Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_R[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[2]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_R(2));

-- Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_R[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[2]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_R(3));

-- Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_R[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[2]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_R(4));

-- Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_R[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[2]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_R(5));

-- Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_R[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[2]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_R(6));

-- Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_R[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[2]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_R(7));

-- Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_R[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[2]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_R(8));

-- Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_R[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|VideoMemory|auto_generated|altsyncram1|mux5|result_node[2]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_R(9));

-- Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_SYNC~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_SYNC);

-- Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_VS~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \nios_system_inst|the_peripheral_0|peripheral_0|VGA|controller|VGA_VS~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_VS);

-- Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\altera_reserved_tdo~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \altera_internal_jtag~TDO\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_altera_reserved_tdo);
END structure;


