--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml MAIN_VHDL.twx MAIN_VHDL.ncd -o MAIN_VHDL.twr MAIN_VHDL.pcf
-ucf main.ucf

Design file:              MAIN_VHDL.ncd
Physical constraint file: MAIN_VHDL.pcf
Device,package,speed:     xc3s200,tq144,-5 (PRODUCTION 1.39 2012-04-23)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CX
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
resetin     |    7.091(R)|   -3.015(R)|cxc               |   0.000|
            |    6.084(F)|   -2.155(F)|cxc               |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock RX
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
resetin     |    5.061(R)|   -0.795(R)|RX_IBUF           |   0.000|
------------+------------+------------+------------------+--------+

Clock CX to Pad
--------------+------------+------------------+--------+
              | clk (edge) |                  | Clock  |
Destination   |   to PAD   |Internal Clock(s) | Phase  |
--------------+------------+------------------+--------+
PROTOTYPE_o<6>|    8.677(F)|cxc               |   0.000|
TX            |    8.333(F)|cxc               |   0.000|
eval<0>       |   11.110(F)|cxc               |   0.000|
eval<1>       |   10.862(F)|cxc               |   0.000|
eval<2>       |   10.624(F)|cxc               |   0.000|
eval<3>       |   10.467(F)|cxc               |   0.000|
eval<4>       |   12.595(F)|cxc               |   0.000|
eval<5>       |   11.620(F)|cxc               |   0.000|
eval<6>       |   10.787(F)|cxc               |   0.000|
eval<7>       |   11.136(F)|cxc               |   0.000|
eval<8>       |   10.719(F)|cxc               |   0.000|
eval<9>       |   11.639(F)|cxc               |   0.000|
eval<10>      |   10.024(F)|cxc               |   0.000|
eval<11>      |   10.853(F)|cxc               |   0.000|
eval<12>      |   11.472(F)|cxc               |   0.000|
eval<13>      |   11.579(F)|cxc               |   0.000|
eval<14>      |   10.366(F)|cxc               |   0.000|
eval<15>      |   10.197(F)|cxc               |   0.000|
eval<16>      |   11.462(F)|cxc               |   0.000|
eval<17>      |   10.924(F)|cxc               |   0.000|
eval<18>      |   10.942(F)|cxc               |   0.000|
eval<19>      |    9.580(F)|cxc               |   0.000|
eval<20>      |   10.528(F)|cxc               |   0.000|
eval<21>      |   11.452(F)|cxc               |   0.000|
eval<22>      |   10.382(F)|cxc               |   0.000|
eval<23>      |   10.496(F)|cxc               |   0.000|
eval<24>      |   11.373(F)|cxc               |   0.000|
eval<25>      |   11.454(F)|cxc               |   0.000|
eval<26>      |   10.621(F)|cxc               |   0.000|
eval<27>      |   10.393(F)|cxc               |   0.000|
eval<28>      |   11.463(F)|cxc               |   0.000|
eval<29>      |   11.914(F)|cxc               |   0.000|
eval<30>      |   10.508(F)|cxc               |   0.000|
eval<31>      |   10.048(F)|cxc               |   0.000|
--------------+------------+------------------+--------+

Clock clk37 to Pad
--------------+------------+------------------+--------+
              | clk (edge) |                  | Clock  |
Destination   |   to PAD   |Internal Clock(s) | Phase  |
--------------+------------+------------------+--------+
PROTOTYPE_o<7>|   10.383(R)|clk2x             |   0.000|
--------------+------------+------------------+--------+

Clock to Setup on destination clock CX
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CX             |    7.447|         |    3.762|    6.378|
RX             |    8.069|    2.686|    6.764|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RX
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CX             |    4.662|    6.426|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk37
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk37          |    4.894|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
sens<0>        |PROTOTYPE_o<2> |    8.528|
---------------+---------------+---------+


Analysis completed Wed Mar 26 10:15:41 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 166 MB



