Fitter report for C5G_BSOD
Tue Aug 02 23:39:32 2016
Quartus Prime Version 16.0.1 Build 218 06/01/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Fitter Netlist Optimizations
  7. Ignored Assignments
  8. Incremental Compilation Preservation Summary
  9. Incremental Compilation Partition Settings
 10. Incremental Compilation Placement Preservation
 11. Pin-Out File
 12. Fitter Resource Usage Summary
 13. Fitter Partition Statistics
 14. Input Pins
 15. Output Pins
 16. Bidir Pins
 17. I/O Bank Usage
 18. All Package Pins
 19. DLL Summary
 20. Optimized GXB Elements
 21. PLL Usage Summary
 22. Fitter Resource Utilization by Entity
 23. Delay Chain Summary
 24. Pad To Core Delay Chain Fanout
 25. Control Signals
 26. Global & Other Fast Signals
 27. Non-Global High Fan-Out Signals
 28. Fitter RAM Summary
 29. Routing Usage Summary
 30. I/O Rules Summary
 31. I/O Rules Details
 32. I/O Rules Matrix
 33. Fitter Device Options
 34. Operating Settings and Conditions
 35. Estimated Delay Added for Hold Timing Summary
 36. Estimated Delay Added for Hold Timing Details
 37. Fitter Messages
 38. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Fitter Summary                                                                ;
+---------------------------------+---------------------------------------------+
; Fitter Status                   ; Successful - Tue Aug 02 23:39:32 2016       ;
; Quartus Prime Version           ; 16.0.1 Build 218 06/01/2016 SJ Lite Edition ;
; Revision Name                   ; C5G_BSOD                                    ;
; Top-level Entity Name           ; C5G_BSOD                                    ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CGXFC5C6F27C7                              ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; 2,739 / 29,080 ( 9 % )                      ;
; Total registers                 ; 4408                                        ;
; Total pins                      ; 170 / 364 ( 47 % )                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 571,392 / 4,567,040 ( 13 % )                ;
; Total RAM Blocks                ; 73 / 446 ( 16 % )                           ;
; Total DSP Blocks                ; 0 / 150 ( 0 % )                             ;
; Total HSSI RX PCSs              ; 0 / 6 ( 0 % )                               ;
; Total HSSI PMA RX Deserializers ; 0 / 6 ( 0 % )                               ;
; Total HSSI TX PCSs              ; 0 / 6 ( 0 % )                               ;
; Total HSSI PMA TX Serializers   ; 0 / 6 ( 0 % )                               ;
; Total PLLs                      ; 2 / 12 ( 17 % )                             ;
; Total DLLs                      ; 1 / 4 ( 25 % )                              ;
+---------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; 5CGXFC5C6F27C7                        ;                                       ;
; Maximum processors allowed for parallel compilation                        ; 1                                     ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Regenerate Full Fit Report During ECO Compiles                             ; On                                    ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; On                                    ; Off                                   ;
; Perform Register Duplication for Performance                               ; On                                    ; Off                                   ;
; Perform Register Retiming for Performance                                  ; On                                    ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; On                                    ; Off                                   ;
; Fitter Effort                                                              ; Standard Fit                          ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Extra                                 ; Normal                                ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                         ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                                ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                           ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                           ; Care                                  ; Care                                  ;
; PowerPlay Power Optimization During Fitting                                ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization                       ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Clamping Diode                                                             ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                             ; On                                    ; On                                    ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------+
; I/O Assignment Warnings                                ;
+-----------------+--------------------------------------+
; Pin Name        ; Reason                               ;
+-----------------+--------------------------------------+
; LEDG[0]         ; Missing drive strength and slew rate ;
; LEDG[1]         ; Missing drive strength and slew rate ;
; LEDG[2]         ; Missing drive strength and slew rate ;
; LEDG[3]         ; Missing drive strength and slew rate ;
; LEDG[4]         ; Missing drive strength and slew rate ;
; LEDG[5]         ; Missing drive strength and slew rate ;
; LEDG[6]         ; Missing drive strength and slew rate ;
; LEDG[7]         ; Missing drive strength and slew rate ;
; LEDR[0]         ; Missing drive strength and slew rate ;
; LEDR[1]         ; Missing drive strength and slew rate ;
; LEDR[2]         ; Missing drive strength and slew rate ;
; LEDR[3]         ; Missing drive strength and slew rate ;
; LEDR[4]         ; Missing drive strength and slew rate ;
; LEDR[5]         ; Missing drive strength and slew rate ;
; LEDR[6]         ; Missing drive strength and slew rate ;
; LEDR[7]         ; Missing drive strength and slew rate ;
; LEDR[8]         ; Missing drive strength and slew rate ;
; LEDR[9]         ; Missing drive strength and slew rate ;
; HDMI_TX_CLK     ; Missing drive strength and slew rate ;
; HDMI_TX_D[0]    ; Missing drive strength and slew rate ;
; HDMI_TX_D[1]    ; Missing drive strength and slew rate ;
; HDMI_TX_D[2]    ; Missing drive strength and slew rate ;
; HDMI_TX_D[3]    ; Missing drive strength and slew rate ;
; HDMI_TX_D[4]    ; Missing drive strength and slew rate ;
; HDMI_TX_D[5]    ; Missing drive strength and slew rate ;
; HDMI_TX_D[6]    ; Missing drive strength and slew rate ;
; HDMI_TX_D[7]    ; Missing drive strength and slew rate ;
; HDMI_TX_D[8]    ; Missing drive strength and slew rate ;
; HDMI_TX_D[9]    ; Missing drive strength and slew rate ;
; HDMI_TX_D[10]   ; Missing drive strength and slew rate ;
; HDMI_TX_D[11]   ; Missing drive strength and slew rate ;
; HDMI_TX_D[12]   ; Missing drive strength and slew rate ;
; HDMI_TX_D[13]   ; Missing drive strength and slew rate ;
; HDMI_TX_D[14]   ; Missing drive strength and slew rate ;
; HDMI_TX_D[15]   ; Missing drive strength and slew rate ;
; HDMI_TX_D[16]   ; Missing drive strength and slew rate ;
; HDMI_TX_D[17]   ; Missing drive strength and slew rate ;
; HDMI_TX_D[18]   ; Missing drive strength and slew rate ;
; HDMI_TX_D[19]   ; Missing drive strength and slew rate ;
; HDMI_TX_D[20]   ; Missing drive strength and slew rate ;
; HDMI_TX_D[21]   ; Missing drive strength and slew rate ;
; HDMI_TX_D[22]   ; Missing drive strength and slew rate ;
; HDMI_TX_D[23]   ; Missing drive strength and slew rate ;
; HDMI_TX_DE      ; Missing drive strength and slew rate ;
; HDMI_TX_HS      ; Missing drive strength and slew rate ;
; HDMI_TX_VS      ; Missing drive strength and slew rate ;
; I2C_SCL         ; Missing drive strength and slew rate ;
; HDMI_RX_RST_n   ; Missing drive strength and slew rate ;
; HDMI_RX_I2C_SCL ; Missing drive strength and slew rate ;
; SD_CLK          ; Missing drive strength and slew rate ;
; DDR2LP_CKE[1]   ; Missing drive strength and slew rate ;
; DDR2LP_CS_n[1]  ; Missing drive strength and slew rate ;
; HDMI_SW         ; Missing drive strength and slew rate ;
; SD_CMD          ; Missing drive strength and slew rate ;
; SD_DAT[0]       ; Missing drive strength and slew rate ;
; SD_DAT[1]       ; Missing drive strength and slew rate ;
; SD_DAT[2]       ; Missing drive strength and slew rate ;
; SD_DAT[3]       ; Missing drive strength and slew rate ;
; I2C_SDA         ; Missing drive strength and slew rate ;
; HDMI_RX_I2C_SDA ; Missing drive strength and slew rate ;
+-----------------+--------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                     ; Action          ; Operation                                         ; Reason                     ; Node Port                ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                   ; Destination Port         ; Destination Port Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_pll0:pll0|pll_afi_clk~CLKENA0                                                                                                                                                                                                                                                 ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_pll0:pll0|pll_afi_half_clk~CLKENA0                                                                                                                                                                                                                                            ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_pll0:pll0|pll_avl_clk~CLKENA0                                                                                                                                                                                                                                                 ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_pll0:pll0|pll_avl_clk~CLKENA0                                                                                                                                                                                                                                                 ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_pll0:pll0|pll_avl_clk~CLKENA0_Duplicate                                                                                                                                                                                                                                                 ; OUTCLK                   ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_pll0:pll0|pll_config_clk~CLKENA0                                                                                                                                                                                                                                              ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_pll0:pll0|pll_config_clk~CLKENA0                                                                                                                                                                                                                                              ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_pll0:pll0|pll_config_clk~CLKENA0_Duplicate                                                                                                                                                                                                                                              ; OUTCLK                   ;                       ;
; hdmi_tx_pll:pll|hdmi_tx_pll_0002:hdmi_tx_pll_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                                                                                                                                                         ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; hdmi_tx_pll:pll|hdmi_tx_pll_0002:hdmi_tx_pll_inst|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0                                                                                                                                                                                                                                                         ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; DDR2LP_CA[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_CK_n~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_CA[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_CK_n~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_CA[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_CK_n~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_CA[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_CK_n~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_CA[4]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_CK_n~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_CA[5]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_CK_n~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_CA[6]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_CK_n~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_CA[7]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_CK_n~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_CA[8]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_CK_n~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_CA[9]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_CK_n~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_CKE[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                             ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_CKE[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                             ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_CK_p~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_CK_n~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_CS_n[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_CK_n~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_CS_n[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_CK_n~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DM[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                             ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                             ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DM[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                             ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DQS_n[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                             ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DQS_n[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                             ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DQS_n[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                             ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DQS_n[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                             ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DQS_p[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                             ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DQS_p[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                             ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DQS_p[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                             ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                             ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DQ[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                             ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DQ[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                             ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DQ[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                             ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DQ[4]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                             ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DQ[5]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                             ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DQ[6]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                             ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DQ[7]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                             ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DQ[8]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                             ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DQ[9]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                             ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DQ[10]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                             ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DQ[11]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                             ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DQ[12]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                             ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DQ[13]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                             ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DQ[14]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                             ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DQ[15]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                             ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                             ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DQ[17]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                             ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DQ[18]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                             ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DQ[19]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                             ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DQ[20]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                             ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DQ[21]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                             ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DQ[22]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                             ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DQ[23]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                             ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DQ[24]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                             ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DQ[25]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                             ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DQ[26]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                             ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DQ[27]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                             ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DQ[28]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                             ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DQ[29]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                             ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DQ[30]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                             ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DQ[31]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                             ; SERIESTERMINATIONCONTROL ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[0]                                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                             ; SERIESTERMINATIONCONTROL ;                       ;
; CLOCK_50_B6A~inputCLKENA0                                                                                                                                                                                                                                                                                                                                ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].phy_clk_out[0]                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                                                                           ; OUTCLK                   ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[0].acv_ac_ldc|leveled_dqs_clocks[0]                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                                                                           ; CLKOUT                   ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[0].acv_ac_ldc|phy_clk_dqs_2x                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                                                                           ; OUTCLK                   ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[1].acv_ac_ldc|adc_clk_cps                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                                                 ; CLKOUT                   ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[1].acv_ac_ldc|leveled_dqs_clocks[0]                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                                                                           ; CLKOUT                   ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[1].acv_ac_ldc|phy_clk_dqs_2x                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                                                                           ; OUTCLK                   ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[2].acv_ac_ldc|adc_clk_cps                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                                                 ; CLKOUT                   ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[2].acv_ac_ldc|leveled_dqs_clocks[0]                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                                                                           ; CLKOUT                   ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[2].acv_ac_ldc|phy_clk_dqs_2x                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                                                                           ; OUTCLK                   ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[3].acv_ac_ldc|adc_clk_cps                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                                                 ; CLKOUT                   ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[3].acv_ac_ldc|leveled_dqs_clocks[0]                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                                                                           ; CLKOUT                   ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[3].acv_ac_ldc|phy_clk_dqs_2x                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                                                                           ; OUTCLK                   ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[4].acv_ac_ldc|adc_clk_cps                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                                                 ; CLKOUT                   ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[4].acv_ac_ldc|leveled_dqs_clocks[0]                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                                                                           ; CLKOUT                   ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[4].acv_ac_ldc|phy_clk_dqs_2x                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                                                                           ; OUTCLK                   ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[5].acv_ac_ldc|adc_clk_cps                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                                                 ; CLKOUT                   ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[5].acv_ac_ldc|leveled_dqs_clocks[0]                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                                                                           ; CLKOUT                   ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[5].acv_ac_ldc|phy_clk_dqs_2x                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                                                                           ; OUTCLK                   ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[6].acv_ac_ldc|adc_clk_cps                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                                                 ; CLKOUT                   ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[6].acv_ac_ldc|leveled_dqs_clocks[0]                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                                                                           ; CLKOUT                   ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[6].acv_ac_ldc|phy_clk_dqs_2x                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                                                                           ; OUTCLK                   ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[7].acv_ac_ldc|adc_clk_cps                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                                                 ; CLKOUT                   ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[7].acv_ac_ldc|leveled_dqs_clocks[0]                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                                                                           ; CLKOUT                   ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[7].acv_ac_ldc|phy_clk_dqs_2x                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                                                                           ; OUTCLK                   ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[8].acv_ac_ldc|leveled_dqs_clocks[0]                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                                                                           ; CLKOUT                   ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[8].acv_ac_ldc|phy_clk_dqs_2x                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                                                                           ; OUTCLK                   ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[9].acv_ac_ldc|adc_clk_cps                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                                                 ; CLKOUT                   ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[9].acv_ac_ldc|leveled_dqs_clocks[0]                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                                                                           ; CLKOUT                   ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[9].acv_ac_ldc|phy_clk_dqs_2x                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                                                                           ; OUTCLK                   ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[13].acv_ac_ldc|adc_clk_cps                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                                                 ; CLKOUT                   ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[13].acv_ac_ldc|leveled_dqs_clocks[0]                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                                                                           ; CLKOUT                   ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[13].acv_ac_ldc|phy_clk_dqs_2x                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                                                                           ; OUTCLK                   ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[14].acv_ac_ldc|leveled_dqs_clocks[0]                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|leveled_dqs_clocks[0]                                                         ; CLKOUT                   ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[14].acv_ac_ldc|phy_clk_dqs_2x                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                                                                           ; OUTCLK                   ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|phy_clk_dqs_2x                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                                                                           ; OUTCLK                   ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|leveled_dq_clocks[0]                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|leveled_dq_clocks[0]                                                          ; CLKOUT                   ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|leveled_dqs_clocks[0]                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|leveled_dqs_clocks[0]                                                         ; CLKOUT                   ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|leveled_hr_clocks[0]                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|leveled_hr_clocks[0]                                                          ; CLKOUT                   ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|phy_clk_dqs_2x                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                                                                           ; OUTCLK                   ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|leveled_dq_clocks[0]                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|leveled_dq_clocks[0]                                                          ; CLKOUT                   ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|leveled_dqs_clocks[0]                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|leveled_dqs_clocks[0]                                                         ; CLKOUT                   ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|leveled_hr_clocks[0]                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|leveled_hr_clocks[0]                                                          ; CLKOUT                   ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|phy_clk_dqs_2x                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                                                                           ; OUTCLK                   ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|leveled_dqs_clocks[0]                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                    ; CLKOUT                   ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|leveled_hr_clocks[0]                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_ldc:memphy_ldc|leveled_hr_clocks[0]                                                                                                                                                                                     ; CLKOUT                   ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|phy_clk_dqs_2x                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                                                                           ; OUTCLK                   ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_pll0:pll0|pll_mem_phy_clk                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; DIVCLK                   ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_pll0:pll0|pll_afi_clk                                                                                                                                                                                                                                                                   ; DIVCLK                   ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|Add0~1                                                                                                                                                                                                           ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_wr_dst_reg                                                                                                                                                                                                     ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_wr_dst_reg~0                                                                                                                                                                                                   ; Deleted         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|R_src1[2]~2                                                                                                                                                                                                      ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_data_master_translator|read_accepted~1                                                                                                                                      ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_data_master_translator|read_accepted~1_RESYN226_BDD227                                                                                                                      ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_data_master_translator|read_accepted~1_RESYN228_BDD229                                                                                                                      ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|Add4~29                                                                                                                                                                                                                        ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|Add6~30                                                                                                                                                                                                                        ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|Decoder3~1                                                                                                                                                                                                                     ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|Decoder3~11                                                                                                                                                                                                                    ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|Decoder3~13                                                                                                                                                                                                                    ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|Decoder3~15                                                                                                                                                                                                                    ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|Decoder3~17                                                                                                                                                                                                                    ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|Decoder3~23                                                                                                                                                                                                                    ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|Decoder3~25                                                                                                                                                                                                                    ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|Decoder3~27                                                                                                                                                                                                                    ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|Decoder3~29                                                                                                                                                                                                                    ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|Selector6~0                                                                                                                                                                                                                    ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|Add1~2                                                                                                                                                                                                                         ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|Add2~2                                                                                                                                                                                                                         ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|Add3~2                                                                                                                                                                                                                         ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|Add4~2                                                                                                                                                                                                                         ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|Add5~38                                                                                                                                                                                                                        ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|Add15~78                                                                                                                                                                                                                       ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|Equal20~3                                                                                                                                                                                                                      ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|Selector4~1                                                                                                                                                                                                                    ; Deleted         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|Selector4~2                                                                                                                                                                                                                    ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|Selector4~2_RESYN214_BDD215                                                                                                                                                                                                    ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|Selector4~2_RESYN216_BDD217                                                                                                                                                                                                    ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|Selector6~3                                                                                                                                                                                                                    ; Deleted         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|Selector6~4                                                                                                                                                                                                                    ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|Selector6~4_RESYN232_BDD233                                                                                                                                                                                                    ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|Selector6~4_RESYN234_BDD235                                                                                                                                                                                                    ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|Selector6~4_RESYN236_BDD237                                                                                                                                                                                                    ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|Selector11~0                                                                                                                                                                                                                   ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|Selector11~0_RESYN254_BDD255                                                                                                                                                                                                   ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|Selector11~0_RESYN256_BDD257                                                                                                                                                                                                   ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|Selector27~0                                                                                                                                                                                                                   ; Deleted         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|Selector27~3                                                                                                                                                                                                                   ; Deleted         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|Selector27~4                                                                                                                                                                                                                   ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|Selector27~4_RESYN200_BDD201                                                                                                                                                                                                   ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|Selector27~4_RESYN202_BDD203                                                                                                                                                                                                   ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|afi_mux_delay[2]~5                                                                                                                                                                                                             ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|afi_mux_delay[2]~5_RESYN210_BDD211                                                                                                                                                                                             ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|afi_mux_delay[2]~5_RESYN212_BDD213                                                                                                                                                                                             ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|afi_mux_delay[5]~0                                                                                                                                                                                                             ; Deleted         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|delay_result~0                                                                                                                                                                                                                 ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|phase_result~20                                                                                                                                                                                                                ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|refresh_cnt~1                                                                                                                                                                                                                  ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~15                                                                                                                                                                                                                    ; Deleted         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~16                                                                                                                                                                                                                    ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~16_RESYN258_BDD259                                                                                                                                                                                                    ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~16_RESYN260_BDD261                                                                                                                                                                                                    ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~17                                                                                                                                                                                                                    ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~17_RESYN262_BDD263                                                                                                                                                                                                    ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~17_RESYN264_BDD265                                                                                                                                                                                                    ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trcd[0]~1                                                                                                                                                                                                                      ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trcd[0]~1_RESYN222_BDD223                                                                                                                                                                                                      ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trcd[1]~4                                                                                                                                                                                                                      ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trcd[1]~4_RESYN224_BDD225                                                                                                                                                                                                      ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trcd[3]~3                                                                                                                                                                                                                      ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trcd[3]~3_RESYN250_BDD251                                                                                                                                                                                                      ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trcd[3]~3_RESYN252_BDD253                                                                                                                                                                                                      ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trcd[4]~2                                                                                                                                                                                                                      ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trcd[4]~2_RESYN246_BDD247                                                                                                                                                                                                      ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trcd[4]~2_RESYN248_BDD249                                                                                                                                                                                                      ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|vfifo_wait[0]~1                                                                                                                                                                                                                ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|vfifo_wait[0]~1_RESYN218_BDD219                                                                                                                                                                                                ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|vfifo_wait[1]~4                                                                                                                                                                                                                ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|vfifo_wait[1]~4_RESYN220_BDD221                                                                                                                                                                                                ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|vfifo_wait[3]~3                                                                                                                                                                                                                ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|vfifo_wait[3]~3_RESYN242_BDD243                                                                                                                                                                                                ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|vfifo_wait[3]~3_RESYN244_BDD245                                                                                                                                                                                                ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|vfifo_wait[4]~2                                                                                                                                                                                                                ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|vfifo_wait[4]~2_RESYN238_BDD239                                                                                                                                                                                                ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|vfifo_wait[4]~2_RESYN240_BDD241                                                                                                                                                                                                ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add1~1                                                                                                                                                                                            ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~30                                                                                                                                                                                           ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter~8                                                                                                                                                                                         ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped~2                                                                                                                                                                               ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|Add2~62                                                                                                                                                                                                                                                                                                     ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|Add3~62                                                                                                                                                                                                                                                                                                     ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|Add5~2                                                                                                                                                                                                                                                                                                      ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|LessThan0~3                                                                                                                                                                                                                                                                                                 ; Deleted         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|LessThan0~4                                                                                                                                                                                                                                                                                                 ; Deleted         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|LessThan0~5                                                                                                                                                                                                                                                                                                 ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|LessThan0~5_RESYN206_BDD207                                                                                                                                                                                                                                                                                 ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|LessThan0~5_RESYN206_RESYN466_BDD467                                                                                                                                                                                                                                                                        ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|LessThan0~5_RESYN208_BDD209                                                                                                                                                                                                                                                                                 ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|LessThan0~5_RESYN208_RESYN468_BDD469                                                                                                                                                                                                                                                                        ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|Selector19~3                                                                                                                                                                                                                                                                                                ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|Selector35~0                                                                                                                                                                                                                                                                                                ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|always0~1                                                                                                                                                                                                                                                                                                   ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|always0~1_RESYN196_BDD197                                                                                                                                                                                                                                                                                   ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|always0~3                                                                                                                                                                                                                                                                                                   ; Deleted         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|always0~13                                                                                                                                                                                                                                                                                                  ; Deleted         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|always0~16                                                                                                                                                                                                                                                                                                  ; Deleted         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|always0~17                                                                                                                                                                                                                                                                                                  ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|always0~17_RESYN464_BDD465                                                                                                                                                                                                                                                                                  ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|always0~17_RESYN464_RESYN472_BDD473                                                                                                                                                                                                                                                                         ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|always0~17_RESYN464_RESYN474_BDD475                                                                                                                                                                                                                                                                         ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|b_out~2                                                                                                                                                                                                                                                                                                     ; Deleted         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|b_out~3                                                                                                                                                                                                                                                                                                     ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|b_out~3_RESYN198_BDD199                                                                                                                                                                                                                                                                                     ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|ramp_values~16                                                                                                                                                                                                                                                                                              ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|read_state.0010~0                                                                                                                                                                                                                                                                                           ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|read_state.0010~0_RESYN230_BDD231                                                                                                                                                                                                                                                                           ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|read_state.0010~0_RESYN230_RESYN470_BDD471                                                                                                                                                                                                                                                                  ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|read_state.0010~1                                                                                                                                                                                                                                                                                           ; Deleted         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[0]                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[0]                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[1]                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[1]                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[2]                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[2]                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[3]                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[3]                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[4]                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[4]                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[5]                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[5]                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[6]                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[6]                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[7]                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[7]                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[8]                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[8]                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[9]                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[9]                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[10]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[10]                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[11]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[11]                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[12]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[12]                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[13]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[13]                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[14]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[14]                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[15]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[15]                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[16]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[16]                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[17]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[17]                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[18]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[18]                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[19]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[19]                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[20]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[20]                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[21]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[21]                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[22]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[22]                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[23]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[23]                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[24]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[24]                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[25]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[25]                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[26]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[26]                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[27]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[27]                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[28]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[28]                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[29]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[29]                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[30]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[30]                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[31]                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[31]                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:fpga_lpddr2_Verify|c_state[1]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Avalon_bus_RW_Test:fpga_lpddr2_Verify|c_state[1]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; Avalon_bus_RW_Test:fpga_lpddr2_Verify|c_state[3]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Avalon_bus_RW_Test:fpga_lpddr2_Verify|c_state[3]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; cont[3]                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cont[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; cont[7]                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cont[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; cont[13]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cont[13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; cont[17]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cont[17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; cont[29]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cont[29]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[7]                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[7]~DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[9]                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[9]~DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[14]                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[14]~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_cnt[1]                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_cnt[1]~DUPLICATE                                                                                                                                                                                               ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[0]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[0]~DUPLICATE                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[4]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[4]~DUPLICATE                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[5]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[5]~DUPLICATE                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[15]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[15]~DUPLICATE                                                                                                                                                                                           ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[17]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[17]~DUPLICATE                                                                                                                                                                                           ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[18]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[18]~DUPLICATE                                                                                                                                                                                           ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[20]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[20]~DUPLICATE                                                                                                                                                                                           ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[21]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[21]~DUPLICATE                                                                                                                                                                                           ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[22]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[22]~DUPLICATE                                                                                                                                                                                           ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[23]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[23]~DUPLICATE                                                                                                                                                                                           ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[25]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[25]~DUPLICATE                                                                                                                                                                                           ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[26]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[26]~DUPLICATE                                                                                                                                                                                           ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[27]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[27]~DUPLICATE                                                                                                                                                                                           ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[29]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[29]~DUPLICATE                                                                                                                                                                                           ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[31]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[31]~DUPLICATE                                                                                                                                                                                           ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src2[1]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src2[1]~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|R_ctrl_break                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|R_ctrl_break~DUPLICATE                                                                                                                                                                                                     ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[4]                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[4]~DUPLICATE                                                                                                                                                                                                  ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[7]                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[7]~DUPLICATE                                                                                                                                                                                                  ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[9]                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[9]~DUPLICATE                                                                                                                                                                                                  ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[12]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[12]~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[15]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[15]~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[16]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[16]~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[19]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[19]~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_status_reg_pie                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_status_reg_pie~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_byte2_data[5]                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_byte2_data[5]~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_byte3_data[0]                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_byte3_data[0]~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_byteenable[1]                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_byteenable[1]~DUPLICATE                                                                                                                                                                                                  ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_read                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_read~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_writedata[13]                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_writedata[13]~DUPLICATE                                                                                                                                                                                                  ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[0][59]~DUPLICATE                                                                                                                                                     ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                    ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo|mem_used[1]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                    ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_data_master_agent|hold_waitrequest                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_data_master_agent|hold_waitrequest~DUPLICATE                                                                                                                                               ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]~DUPLICATE                                                                                                                ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~DUPLICATE                                                                                                                    ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]~DUPLICATE                                                                                                                    ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem_used[1]                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                         ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem_used[0]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                          ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:trk_mm_bridge_m0_limiter|last_channel[1]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:trk_mm_bridge_m0_limiter|last_channel[1]~DUPLICATE                                                                                                                                               ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:trk_mm_bridge_m0_limiter|last_dest_id[0]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:trk_mm_bridge_m0_limiter|last_dest_id[0]~DUPLICATE                                                                                                                                               ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state.READ2                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state.READ2~DUPLICATE                                                                                                                                                                                                                  ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|avl_cmd_rfile_latency[0]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|avl_cmd_rfile_latency[0]~DUPLICATE                                                                                                                                                                                                       ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|avl_cmd_rfile_latency[1]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|avl_cmd_rfile_latency[1]~DUPLICATE                                                                                                                                                                                                       ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|parallel_rfile_addr[0]                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|parallel_rfile_addr[0]~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|parallel_rfile_addr[1]                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|parallel_rfile_addr[1]~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|parallel_rfile_addr[2]                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|parallel_rfile_addr[2]~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|parallel_rfile_addr[4]                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|parallel_rfile_addr[4]~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|parallel_rfile_addr[5]                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|parallel_rfile_addr[5]~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[0][0]                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[0][0]~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[0][1]                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[0][1]~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[0][5]                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[0][5]~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[0][6]                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[0][6]~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[0][7]                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[0][7]~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[0][10]                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[0][10]~DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[0][11]                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[0][11]~DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[0][12]                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[0][12]~DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[0][13]                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[0][13]~DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[1][0]                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[1][0]~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[1][2]                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[1][2]~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[1][5]                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[1][5]~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[1][11]                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[1][11]~DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[1][13]                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[1][13]~DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[2][1]                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[2][1]~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[2][5]                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[2][5]~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[2][6]                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[2][6]~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[2][11]                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[2][11]~DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[2][12]                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[2][12]~DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[3][4]                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[3][4]~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[3][11]                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[3][11]~DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[3][13]                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[3][13]~DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[17]                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[17]~DUPLICATE                                                                                                                                                          ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|delay[19]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|delay[19]~DUPLICATE                                                                                                                                                                                                                      ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|delay[25]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|delay[25]~DUPLICATE                                                                                                                                                                                                                      ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|delay[30]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|delay[30]~DUPLICATE                                                                                                                                                                                                                      ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|longidle_counter[6]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|longidle_counter[6]~DUPLICATE                                                                                                                                                                                                            ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|longidle_counter[23]                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|longidle_counter[23]~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|phase[0]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|phase[0]~DUPLICATE                                                                                                                                                                                                                       ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|phase[1]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|phase[1]~DUPLICATE                                                                                                                                                                                                                       ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|refresh_cnt[7]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|refresh_cnt[7]~DUPLICATE                                                                                                                                                                                                                 ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|refresh_cnt[11]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|refresh_cnt[11]~DUPLICATE                                                                                                                                                                                                                ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|refresh_cnt[15]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|refresh_cnt[15]~DUPLICATE                                                                                                                                                                                                                ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|refresh_cnt[20]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|refresh_cnt[20]~DUPLICATE                                                                                                                                                                                                                ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_address[4]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_address[4]~DUPLICATE                                                                                                                                                                                                                ;                          ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_writedata[3]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_writedata[3]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[0]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[0]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|c_state.ST_IDLE                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|c_state.ST_IDLE~DUPLICATE                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|c_state.ST_READ                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|c_state.ST_READ~DUPLICATE                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|core_cmd[0]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|core_cmd[0]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|dcnt[0]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|dcnt[0]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|dcnt[1]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|dcnt[1]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|dcnt[2]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|dcnt[2]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|c_state[9]                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|c_state[9]~DUPLICATE                                                                                                                                                                                                                                                   ;                          ;                       ;
; hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|c_state[13]                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|c_state[13]~DUPLICATE                                                                                                                                                                                                                                                  ;                          ;                       ;
; hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|c_state[14]                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|c_state[14]~DUPLICATE                                                                                                                                                                                                                                                  ;                          ;                       ;
; hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|clk_en                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|clk_en~DUPLICATE                                                                                                                                                                                                                                                       ;                          ;                       ;
; hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|cnt[0]                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|cnt[0]~DUPLICATE                                                                                                                                                                                                                                                       ;                          ;                       ;
; hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|dscl_oen                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|dscl_oen~DUPLICATE                                                                                                                                                                                                                                                     ;                          ;                       ;
; hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|fSCL[1]                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|fSCL[1]~DUPLICATE                                                                                                                                                                                                                                                      ;                          ;                       ;
; hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|sSCL                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|sSCL~DUPLICATE                                                                                                                                                                                                                                                         ;                          ;                       ;
; hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|scl_oen                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|scl_oen~DUPLICATE                                                                                                                                                                                                                                                      ;                          ;                       ;
; hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|sda_oen                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|sda_oen~DUPLICATE                                                                                                                                                                                                                                                      ;                          ;                       ;
; hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|sr[4]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|sr[4]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|sr[6]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|sr[6]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; sample[2]                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sample[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~DUPLICATE                             ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~DUPLICATE ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]~DUPLICATE ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]~DUPLICATE ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]~DUPLICATE                                                                                                                                                                                                                       ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[5]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[5]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[28]                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[28]~DUPLICATE                                                                                                                                         ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[62]                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[62]~DUPLICATE                                                                                                                                         ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[69]                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[69]~DUPLICATE                                                                                                                                         ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[71]                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[71]~DUPLICATE                                                                                                                                         ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[94]                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[94]~DUPLICATE                                                                                                                                         ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]~DUPLICATE                                                                        ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57]                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57]~DUPLICATE                                                                       ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]~DUPLICATE                                                                       ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105]                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105]~DUPLICATE                                                                      ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[183]                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[183]~DUPLICATE                                                                      ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[261]                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[261]~DUPLICATE                                                                      ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[264]                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[264]~DUPLICATE                                                                      ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_f9i:auto_generated|counter_reg_bit[0]                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_f9i:auto_generated|counter_reg_bit[0]~DUPLICATE                                                        ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_82j:auto_generated|counter_reg_bit[11]                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_82j:auto_generated|counter_reg_bit[11]~DUPLICATE                                                                                ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]~DUPLICATE                                                                                                                                                                                                                          ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                     ;                          ;                       ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|dat_count[3]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|dat_count[3]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|h_count[0]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_sync_vg_pattern:vg|sync_vg:sync_vg|h_count[0]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|h_count[1]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_sync_vg_pattern:vg|sync_vg:sync_vg|h_count[1]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|h_count[5]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_sync_vg_pattern:vg|sync_vg:sync_vg|h_count[5]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|h_count[11]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_sync_vg_pattern:vg|sync_vg:sync_vg|h_count[11]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|v_count[0]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_sync_vg_pattern:vg|sync_vg:sync_vg|v_count[0]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|v_count[2]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_sync_vg_pattern:vg|sync_vg:sync_vg|v_count[2]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|v_count[5]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_sync_vg_pattern:vg|sync_vg:sync_vg|v_count[5]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|v_count[6]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_sync_vg_pattern:vg|sync_vg:sync_vg|v_count[6]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|v_count[8]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_sync_vg_pattern:vg|sync_vg:sync_vg|v_count[8]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|v_count[10]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_sync_vg_pattern:vg|sync_vg:sync_vg|v_count[10]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|vs_out                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_sync_vg_pattern:vg|sync_vg:sync_vg|vs_out~DUPLICATE                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------+----------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+---------------------+----------------------------+
; Name                                                      ; Ignored Entity                                     ; Ignored From ; Ignored To                                                                                              ; Ignored Value       ; Ignored Source             ;
+-----------------------------------------------------------+----------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+---------------------+----------------------------+
; Location                                                  ;                                                    ;              ; GPIO[28]                                                                                                ; PIN_W20             ; QSF Assignment             ;
; Location                                                  ;                                                    ;              ; GPIO[29]                                                                                                ; PIN_Y24             ; QSF Assignment             ;
; Location                                                  ;                                                    ;              ; GPIO[31]                                                                                                ; PIN_AA23            ; QSF Assignment             ;
; I/O Standard                                              ; C5G_BSOD                                           ;              ; CLOCK_125_p(n)                                                                                          ; LVDS                ; QSF Assignment             ;
; I/O Standard                                              ; C5G_BSOD                                           ;              ; GPIO[28]                                                                                                ; 3.3-V LVTTL         ; QSF Assignment             ;
; I/O Standard                                              ; C5G_BSOD                                           ;              ; GPIO[29]                                                                                                ; 3.3-V LVTTL         ; QSF Assignment             ;
; I/O Standard                                              ; C5G_BSOD                                           ;              ; GPIO[31]                                                                                                ; 3.3-V LVTTL         ; QSF Assignment             ;
; PLL Compensation Mode                                     ; C5G_BSOD                                           ;              ; comb_3|fpga_lpddr2_inst|pll0|fbout                                                                      ; DIRECT              ; QSF Assignment             ;
; Global Signal                                             ; C5G_BSOD                                           ;              ; comb_3|fpga_lpddr2_inst|p0|umemphy|uio_pads|dq_ddio[0].read_capture_clk_buffer                          ; OFF                 ; QSF Assignment             ;
; Global Signal                                             ; C5G_BSOD                                           ;              ; comb_3|fpga_lpddr2_inst|p0|umemphy|uio_pads|dq_ddio[1].read_capture_clk_buffer                          ; OFF                 ; QSF Assignment             ;
; Global Signal                                             ; C5G_BSOD                                           ;              ; comb_3|fpga_lpddr2_inst|p0|umemphy|uio_pads|dq_ddio[2].read_capture_clk_buffer                          ; OFF                 ; QSF Assignment             ;
; Global Signal                                             ; C5G_BSOD                                           ;              ; comb_3|fpga_lpddr2_inst|p0|umemphy|uio_pads|dq_ddio[3].read_capture_clk_buffer                          ; OFF                 ; QSF Assignment             ;
; Global Signal                                             ; C5G_BSOD                                           ;              ; comb_3|fpga_lpddr2_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[0]                             ; OFF                 ; QSF Assignment             ;
; Global Signal                                             ; C5G_BSOD                                           ;              ; comb_3|fpga_lpddr2_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[1]                             ; OFF                 ; QSF Assignment             ;
; Global Signal                                             ; C5G_BSOD                                           ;              ; comb_3|fpga_lpddr2_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[2]                             ; OFF                 ; QSF Assignment             ;
; Global Signal                                             ; C5G_BSOD                                           ;              ; comb_3|fpga_lpddr2_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[3]                             ; OFF                 ; QSF Assignment             ;
; Global Signal                                             ; C5G_BSOD                                           ;              ; comb_3|fpga_lpddr2_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[0]                            ; OFF                 ; QSF Assignment             ;
; Global Signal                                             ; C5G_BSOD                                           ;              ; comb_3|fpga_lpddr2_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[1]                            ; OFF                 ; QSF Assignment             ;
; Global Signal                                             ; C5G_BSOD                                           ;              ; comb_3|fpga_lpddr2_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[2]                            ; OFF                 ; QSF Assignment             ;
; Global Signal                                             ; C5G_BSOD                                           ;              ; comb_3|fpga_lpddr2_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[3]                            ; OFF                 ; QSF Assignment             ;
; Global Signal                                             ; C5G_BSOD                                           ;              ; comb_3|fpga_lpddr2_inst|p0|umemphy|ureset|phy_reset_mem_stable_n                                        ; OFF                 ; QSF Assignment             ;
; Global Signal                                             ; C5G_BSOD                                           ;              ; comb_3|fpga_lpddr2_inst|p0|umemphy|ureset|phy_reset_n                                                   ; OFF                 ; QSF Assignment             ;
; Global Signal                                             ; C5G_BSOD                                           ;              ; comb_3|fpga_lpddr2_inst|pll0|pll_avl_clk                                                                ; DUAL-REGIONAL CLOCK ; QSF Assignment             ;
; Global Signal                                             ; C5G_BSOD                                           ;              ; comb_3|fpga_lpddr2_inst|pll0|pll_config_clk                                                             ; DUAL-REGIONAL CLOCK ; QSF Assignment             ;
; Global Signal                                             ; C5G_BSOD                                           ;              ; comb_3|fpga_lpddr2_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|rw_soft_reset_n           ; OFF                 ; QSF Assignment             ;
; Global Signal                                             ; C5G_BSOD                                           ;              ; fpga_lpddr2_inst|fpga_lpddr2_inst|p0|umemphy|uio_pads|dq_ddio[0].read_capture_clk_buffer                ; OFF                 ; QSF Assignment             ;
; Global Signal                                             ; C5G_BSOD                                           ;              ; fpga_lpddr2_inst|fpga_lpddr2_inst|p0|umemphy|uio_pads|dq_ddio[1].read_capture_clk_buffer                ; OFF                 ; QSF Assignment             ;
; Global Signal                                             ; C5G_BSOD                                           ;              ; fpga_lpddr2_inst|fpga_lpddr2_inst|p0|umemphy|uio_pads|dq_ddio[2].read_capture_clk_buffer                ; OFF                 ; QSF Assignment             ;
; Global Signal                                             ; C5G_BSOD                                           ;              ; fpga_lpddr2_inst|fpga_lpddr2_inst|p0|umemphy|uio_pads|dq_ddio[3].read_capture_clk_buffer                ; OFF                 ; QSF Assignment             ;
; Global Signal                                             ; C5G_BSOD                                           ;              ; fpga_lpddr2_inst|fpga_lpddr2_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[0]                   ; OFF                 ; QSF Assignment             ;
; Global Signal                                             ; C5G_BSOD                                           ;              ; fpga_lpddr2_inst|fpga_lpddr2_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[1]                   ; OFF                 ; QSF Assignment             ;
; Global Signal                                             ; C5G_BSOD                                           ;              ; fpga_lpddr2_inst|fpga_lpddr2_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[2]                   ; OFF                 ; QSF Assignment             ;
; Global Signal                                             ; C5G_BSOD                                           ;              ; fpga_lpddr2_inst|fpga_lpddr2_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[3]                   ; OFF                 ; QSF Assignment             ;
; Global Signal                                             ; C5G_BSOD                                           ;              ; fpga_lpddr2_inst|fpga_lpddr2_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[0]                  ; OFF                 ; QSF Assignment             ;
; Global Signal                                             ; C5G_BSOD                                           ;              ; fpga_lpddr2_inst|fpga_lpddr2_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[1]                  ; OFF                 ; QSF Assignment             ;
; Global Signal                                             ; C5G_BSOD                                           ;              ; fpga_lpddr2_inst|fpga_lpddr2_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[2]                  ; OFF                 ; QSF Assignment             ;
; Global Signal                                             ; C5G_BSOD                                           ;              ; fpga_lpddr2_inst|fpga_lpddr2_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[3]                  ; OFF                 ; QSF Assignment             ;
; Global Signal                                             ; C5G_BSOD                                           ;              ; fpga_lpddr2_inst|fpga_lpddr2_inst|p0|umemphy|ureset|phy_reset_mem_stable_n                              ; OFF                 ; QSF Assignment             ;
; Global Signal                                             ; C5G_BSOD                                           ;              ; fpga_lpddr2_inst|fpga_lpddr2_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|rw_soft_reset_n ; OFF                 ; QSF Assignment             ;
; Enable Beneficial Skew Optimization for non global clocks ; C5G_BSOD                                           ;              ; comb_3|fpga_lpddr2_inst                                                                                 ; ON                  ; QSF Assignment             ;
; Fast Output Enable Register                               ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2 ;              ; output_path_gen[0].oe_reg                                                                               ; on                  ; Compiler or HDL Assignment ;
; Fast Output Enable Register                               ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2 ;              ; output_path_gen[1].oe_reg                                                                               ; on                  ; Compiler or HDL Assignment ;
; Fast Output Enable Register                               ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2 ;              ; output_path_gen[2].oe_reg                                                                               ; on                  ; Compiler or HDL Assignment ;
; Fast Output Enable Register                               ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2 ;              ; output_path_gen[3].oe_reg                                                                               ; on                  ; Compiler or HDL Assignment ;
; Fast Output Enable Register                               ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2 ;              ; output_path_gen[4].oe_reg                                                                               ; on                  ; Compiler or HDL Assignment ;
; Fast Output Enable Register                               ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2 ;              ; output_path_gen[5].oe_reg                                                                               ; on                  ; Compiler or HDL Assignment ;
; Fast Output Enable Register                               ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2 ;              ; output_path_gen[6].oe_reg                                                                               ; on                  ; Compiler or HDL Assignment ;
; Fast Output Enable Register                               ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2 ;              ; output_path_gen[7].oe_reg                                                                               ; on                  ; Compiler or HDL Assignment ;
+-----------------------------------------------------------+----------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+---------------------+----------------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 9147 ) ; 0.00 % ( 0 / 9147 )        ; 0.00 % ( 0 / 9147 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 9147 ) ; 0.00 % ( 0 / 9147 )        ; 0.00 % ( 0 / 9147 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 5622 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 181 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; sld_signaltap:auto_signaltap_0 ; 0.00 % ( 0 / 2514 )   ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 830 )    ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in Z:/C5G_BSOD/C5G_BSOD.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 2,739 / 29,080        ; 9 %   ;
; ALMs needed [=A-B+C]                                        ; 2,739                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 3,478 / 29,080        ; 12 %  ;
;         [a] ALMs used for LUT logic and registers           ; 874                   ;       ;
;         [b] ALMs used for LUT logic                         ; 1,469                 ;       ;
;         [c] ALMs used for registers                         ; 1,095                 ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 40                    ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 765 / 29,080          ; 3 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 26 / 29,080           ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 1                     ;       ;
;         [c] Due to LAB input limits                         ; 25                    ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 487 / 2,908           ; 17 %  ;
;     -- Logic LABs                                           ; 483                   ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 4                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 3,815                 ;       ;
;     -- 7 input functions                                    ; 24                    ;       ;
;     -- 6 input functions                                    ; 818                   ;       ;
;     -- 5 input functions                                    ; 814                   ;       ;
;     -- 4 input functions                                    ; 646                   ;       ;
;     -- <=3 input functions                                  ; 1,513                 ;       ;
; Combinational ALUT usage for route-throughs                 ; 1,489                 ;       ;
; Memory ALUT usage                                           ; 70                    ;       ;
;     -- 64-address deep                                      ; 0                     ;       ;
;     -- 32-address deep                                      ; 70                    ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 4,208                 ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 3,936 / 58,160        ; 7 %   ;
;         -- Secondary logic registers                        ; 272 / 58,160          ; < 1 % ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 4,057                 ;       ;
;         -- Routing optimization registers                   ; 151                   ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 170 / 364             ; 47 %  ;
;     -- Clock pins                                           ; 10 / 14               ; 71 %  ;
;     -- Dedicated input pins                                 ; 3 / 23                ; 13 %  ;
; I/O registers                                               ; 200                   ;       ;
;                                                             ;                       ;       ;
; Global signals                                              ; 11                    ;       ;
; M10K blocks                                                 ; 73 / 446              ; 16 %  ;
; Total MLAB memory bits                                      ; 1,728                 ;       ;
; Total block memory bits                                     ; 571,392 / 4,567,040   ; 13 %  ;
; Total block memory implementation bits                      ; 747,520 / 4,567,040   ; 16 %  ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 0 / 150               ; 0 %   ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 2 / 6                 ; 33 %  ;
; Global clocks                                               ; 5 / 16                ; 31 %  ;
; Quadrant clocks                                             ; 5 / 88                ; 6 %   ;
; Horizontal periphery clocks                                 ; 0 / 12                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 88                ; 0 %   ;
; SERDES Receivers                                            ; 0 / 88                ; 0 %   ;
; JTAGs                                                       ; 1 / 1                 ; 100 % ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Hard IPs                                                    ; 0 / 2                 ; 0 %   ;
; Standard RX PCSs                                            ; 0 / 6                 ; 0 %   ;
; HSSI PMA RX Deserializers                                   ; 0 / 6                 ; 0 %   ;
; Standard TX PCSs                                            ; 0 / 6                 ; 0 %   ;
; HSSI PMA TX Serializers                                     ; 0 / 6                 ; 0 %   ;
; Channel PLLs                                                ; 0 / 6                 ; 0 %   ;
; Impedance control blocks                                    ; 1 / 3                 ; 33 %  ;
; Hard Memory Controllers                                     ; 1 / 2                 ; 50 %  ;
; Average interconnect usage (total/H/V)                      ; 4.9% / 5.1% / 4.3%    ;       ;
; Peak interconnect usage (total/H/V)                         ; 29.7% / 30.9% / 26.4% ;       ;
; Maximum fan-out                                             ; 1527                  ;       ;
; Highest non-global fan-out                                  ; 1416                  ;       ;
; Total fan-out                                               ; 37427                 ;       ;
; Average fan-out                                             ; 3.52                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                                  ;
+-------------------------------------------------------------+-----------------------+----------------------+--------------------------------+--------------------------------+
; Statistic                                                   ; Top                   ; sld_hub:auto_hub     ; sld_signaltap:auto_signaltap_0 ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+-----------------------+----------------------+--------------------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 2387 / 29080 ( 8 % )  ; 65 / 29080 ( < 1 % ) ; 602 / 29080 ( 2 % )            ; 11 / 29080 ( < 1 % )           ;
; ALMs needed [=A-B+C]                                        ; 2387                  ; 65                   ; 602                            ; 11                             ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 2411 / 29080 ( 8 % )  ; 73 / 29080 ( < 1 % ) ; 961 / 29080 ( 3 % )            ; 34 / 29080 ( < 1 % )           ;
;         [a] ALMs used for LUT logic and registers           ; 633                   ; 21                   ; 218                            ; 2                              ;
;         [b] ALMs used for LUT logic                         ; 1344                  ; 28                   ; 94                             ; 3                              ;
;         [c] ALMs used for registers                         ; 394                   ; 24                   ; 649                            ; 29                             ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 40                    ; 0                    ; 0                              ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 50 / 29080 ( < 1 % )  ; 8 / 29080 ( < 1 % )  ; 359 / 29080 ( 1 % )            ; 23 / 29080 ( < 1 % )           ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 26 / 29080 ( < 1 % )  ; 0 / 29080 ( 0 % )    ; 0 / 29080 ( 0 % )              ; 0 / 29080 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                     ; 0                    ; 0                              ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 1                     ; 0                    ; 0                              ; 0                              ;
;         [c] Due to LAB input limits                         ; 25                    ; 0                    ; 0                              ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                     ; 0                    ; 0                              ; 0                              ;
;                                                             ;                       ;                      ;                                ;                                ;
; Difficulty packing design                                   ; Low                   ; Low                  ; Low                            ; Low                            ;
;                                                             ;                       ;                      ;                                ;                                ;
; Total LABs:  partially or completely used                   ; 338 / 2908 ( 12 % )   ; 10 / 2908 ( < 1 % )  ; 145 / 2908 ( 5 % )             ; 23 / 2908 ( < 1 % )            ;
;     -- Logic LABs                                           ; 334                   ; 10                   ; 145                            ; 23                             ;
;     -- Memory LABs (up to half of total LABs)               ; 4                     ; 0                    ; 0                              ; 0                              ;
;                                                             ;                       ;                      ;                                ;                                ;
; Combinational ALUT usage for logic                          ; 3217                  ; 91                   ; 570                            ; 7                              ;
;     -- 7 input functions                                    ; 22                    ; 1                    ; 0                              ; 1                              ;
;     -- 6 input functions                                    ; 708                   ; 12                   ; 97                             ; 1                              ;
;     -- 5 input functions                                    ; 663                   ; 24                   ; 127                            ; 0                              ;
;     -- 4 input functions                                    ; 603                   ; 15                   ; 26                             ; 2                              ;
;     -- <=3 input functions                                  ; 1151                  ; 39                   ; 320                            ; 3                              ;
; Combinational ALUT usage for route-throughs                 ; 594                   ; 27                   ; 824                            ; 44                             ;
; Memory ALUT usage                                           ; 70                    ; 0                    ; 0                              ; 0                              ;
;     -- 64-address deep                                      ; 0                     ; 0                    ; 0                              ; 0                              ;
;     -- 32-address deep                                      ; 70                    ; 0                    ; 0                              ; 0                              ;
;                                                             ;                       ;                      ;                                ;                                ;
; Dedicated logic registers                                   ; 0                     ; 0                    ; 0                              ; 0                              ;
;     -- By type:                                             ;                       ;                      ;                                ;                                ;
;         -- Primary logic registers                          ; 2053 / 58160 ( 4 % )  ; 89 / 58160 ( < 1 % ) ; 1734 / 58160 ( 3 % )           ; 60 / 58160 ( < 1 % )           ;
;         -- Secondary logic registers                        ; 133 / 58160 ( < 1 % ) ; 5 / 58160 ( < 1 % )  ; 132 / 58160 ( < 1 % )          ; 2 / 58160 ( < 1 % )            ;
;     -- By function:                                         ;                       ;                      ;                                ;                                ;
;         -- Design implementation registers                  ; 2058                  ; 90                   ; 1847                           ; 62                             ;
;         -- Routing optimization registers                   ; 128                   ; 4                    ; 19                             ; 0                              ;
;                                                             ;                       ;                      ;                                ;                                ;
;                                                             ;                       ;                      ;                                ;                                ;
; Virtual pins                                                ; 0                     ; 0                    ; 0                              ; 0                              ;
; I/O pins                                                    ; 107                   ; 0                    ; 0                              ; 63                             ;
; I/O registers                                               ; 0                     ; 0                    ; 0                              ; 200                            ;
; Total block memory bits                                     ; 165888                ; 0                    ; 405504                         ; 0                              ;
; Total block memory implementation bits                      ; 235520                ; 0                    ; 512000                         ; 0                              ;
; JTAG                                                        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                  ; 1 / 1 ( 100 % )                ;
; M10K block                                                  ; 23 / 446 ( 5 % )      ; 0 / 446 ( 0 % )      ; 50 / 446 ( 11 % )              ; 0 / 446 ( 0 % )                ;
; DLL                                                         ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )        ; 0 / 4 ( 0 % )                  ; 1 / 4 ( 25 % )                 ;
; Clock enable block                                          ; 1 / 116 ( < 1 % )     ; 0 / 116 ( 0 % )      ; 0 / 116 ( 0 % )                ; 9 / 116 ( 7 % )                ;
; Impedance control block                                     ; 0 / 3 ( 0 % )         ; 0 / 3 ( 0 % )        ; 0 / 3 ( 0 % )                  ; 1 / 3 ( 33 % )                 ;
; Double data rate I/O output circuitry                       ; 0 / 1161 ( 0 % )      ; 0 / 1161 ( 0 % )     ; 0 / 1161 ( 0 % )               ; 156 / 1161 ( 13 % )            ;
; Double data rate I/O input circuitry                        ; 0 / 352 ( 0 % )       ; 0 / 352 ( 0 % )      ; 0 / 352 ( 0 % )                ; 32 / 352 ( 9 % )               ;
; Double data rate I/O output circuitry                       ; 0 / 352 ( 0 % )       ; 0 / 352 ( 0 % )      ; 0 / 352 ( 0 % )                ; 53 / 352 ( 15 % )              ;
; Double data rate I/O output enable circuitry                ; 0 / 373 ( 0 % )       ; 0 / 373 ( 0 % )      ; 0 / 373 ( 0 % )                ; 36 / 373 ( 9 % )               ;
; Impedance logic block                                       ; 0 / 8 ( 0 % )         ; 0 / 8 ( 0 % )        ; 0 / 8 ( 0 % )                  ; 2 / 8 ( 25 % )                 ;
; DQS pin delay chain                                         ; 0 / 21 ( 0 % )        ; 0 / 21 ( 0 % )       ; 0 / 21 ( 0 % )                 ; 4 / 21 ( 19 % )                ;
; DQS pin enable control                                      ; 0 / 21 ( 0 % )        ; 0 / 21 ( 0 % )       ; 0 / 21 ( 0 % )                 ; 4 / 21 ( 19 % )                ;
; Delay chain                                                 ; 0 / 1140 ( 0 % )      ; 0 / 1140 ( 0 % )     ; 0 / 1140 ( 0 % )               ; 120 / 1140 ( 10 % )            ;
; Pin configuration                                           ; 0 / 336 ( 0 % )       ; 0 / 336 ( 0 % )      ; 0 / 336 ( 0 % )                ; 40 / 336 ( 11 % )              ;
; DQS pin configuration                                       ; 0 / 21 ( 0 % )        ; 0 / 21 ( 0 % )       ; 0 / 21 ( 0 % )                 ; 4 / 21 ( 19 % )                ;
; Signal Splitter                                             ; 0 / 352 ( 0 % )       ; 0 / 352 ( 0 % )      ; 0 / 352 ( 0 % )                ; 5 / 352 ( 1 % )                ;
; Leveling delay chain                                        ; 0 / 48 ( 0 % )        ; 0 / 48 ( 0 % )       ; 0 / 48 ( 0 % )                 ; 7 / 48 ( 14 % )                ;
; Clock Phase Select                                          ; 0 / 147 ( 0 % )       ; 0 / 147 ( 0 % )      ; 0 / 147 ( 0 % )                ; 24 / 147 ( 16 % )              ;
; PHY Clock Buffer                                            ; 0 / 12 ( 0 % )        ; 0 / 12 ( 0 % )       ; 0 / 12 ( 0 % )                 ; 1 / 12 ( 8 % )                 ;
; Read FIFO Read Clock Select Block                           ; 0 / 352 ( 0 % )       ; 0 / 352 ( 0 % )      ; 0 / 352 ( 0 % )                ; 32 / 352 ( 9 % )               ;
; LFIFO                                                       ; 0 / 21 ( 0 % )        ; 0 / 21 ( 0 % )       ; 0 / 21 ( 0 % )                 ; 4 / 21 ( 19 % )                ;
; Fractional PLL                                              ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )                  ; 2 / 6 ( 33 % )                 ;
; Hard Memory Controller                                      ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )        ; 0 / 2 ( 0 % )                  ; 1 / 2 ( 50 % )                 ;
; IR FIFO USERDES Block                                       ; 0 / 352 ( 0 % )       ; 0 / 352 ( 0 % )      ; 0 / 352 ( 0 % )                ; 32 / 352 ( 9 % )               ;
; Hard Memory PHY                                             ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )        ; 0 / 2 ( 0 % )                  ; 1 / 2 ( 50 % )                 ;
; PLL DLL Output                                              ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )                  ; 1 / 6 ( 16 % )                 ;
; PLL LVDS Output                                             ; 0 / 12 ( 0 % )        ; 0 / 12 ( 0 % )       ; 0 / 12 ( 0 % )                 ; 2 / 12 ( 16 % )                ;
; PLL Output Counter                                          ; 0 / 54 ( 0 % )        ; 0 / 54 ( 0 % )       ; 0 / 54 ( 0 % )                 ; 8 / 54 ( 14 % )                ;
; PLL Reconfiguration Block                                   ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )                  ; 2 / 6 ( 33 % )                 ;
; PLL Reference Clock Select Block                            ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )                  ; 2 / 6 ( 33 % )                 ;
; VFIFO                                                       ; 0 / 21 ( 0 % )        ; 0 / 21 ( 0 % )       ; 0 / 21 ( 0 % )                 ; 4 / 21 ( 19 % )                ;
;                                                             ;                       ;                      ;                                ;                                ;
; Connections                                                 ;                       ;                      ;                                ;                                ;
;     -- Input Connections                                    ; 2588                  ; 137                  ; 2670                           ; 418                            ;
;     -- Registered Input Connections                         ; 2199                  ; 103                  ; 1975                           ; 62                             ;
;     -- Output Connections                                   ; 680                   ; 285                  ; 34                             ; 4814                           ;
;     -- Registered Output Connections                        ; 543                   ; 285                  ; 0                              ; 261                            ;
;                                                             ;                       ;                      ;                                ;                                ;
; Internal Connections                                        ;                       ;                      ;                                ;                                ;
;     -- Total Connections                                    ; 25455                 ; 965                  ; 10830                          ; 10781                          ;
;     -- Registered Connections                               ; 12965                 ; 751                  ; 7503                           ; 428                            ;
;                                                             ;                       ;                      ;                                ;                                ;
; External Connections                                        ;                       ;                      ;                                ;                                ;
;     -- Top                                                  ; 14                    ; 0                    ; 296                            ; 2958                           ;
;     -- sld_hub:auto_hub                                     ; 0                     ; 20                   ; 276                            ; 126                            ;
;     -- sld_signaltap:auto_signaltap_0                       ; 296                   ; 276                  ; 64                             ; 2068                           ;
;     -- hard_block:auto_generated_inst                       ; 2958                  ; 126                  ; 2068                           ; 80                             ;
;                                                             ;                       ;                      ;                                ;                                ;
; Partition Interface                                         ;                       ;                      ;                                ;                                ;
;     -- Input Ports                                          ; 54                    ; 45                   ; 362                            ; 430                            ;
;     -- Output Ports                                         ; 72                    ; 62                   ; 211                            ; 150                            ;
;     -- Bidir Ports                                          ; 47                    ; 0                    ; 0                              ; 0                              ;
;                                                             ;                       ;                      ;                                ;                                ;
; Registered Ports                                            ;                       ;                      ;                                ;                                ;
;     -- Registered Input Ports                               ; 0                     ; 4                    ; 85                             ; 2                              ;
;     -- Registered Output Ports                              ; 0                     ; 29                   ; 197                            ; 57                             ;
;                                                             ;                       ;                      ;                                ;                                ;
; Port Connectivity                                           ;                       ;                      ;                                ;                                ;
;     -- Input Ports driven by GND                            ; 0                     ; 0                    ; 19                             ; 32                             ;
;     -- Output Ports driven by GND                           ; 0                     ; 28                   ; 2                              ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                     ; 0                    ; 13                             ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                     ; 0                    ; 1                              ; 0                              ;
;     -- Input Ports with no Source                           ; 0                     ; 25                   ; 3                              ; 0                              ;
;     -- Output Ports with no Source                          ; 0                     ; 0                    ; 0                              ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                     ; 30                   ; 17                             ; 188                            ;
;     -- Output Ports with no Fanout                          ; 0                     ; 29                   ; 199                            ; 0                              ;
+-------------------------------------------------------------+-----------------------+----------------------+--------------------------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                    ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; Name           ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; CLOCK_125_p    ; U12   ; 4A       ; 38           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; LVDS         ; Off         ; --                        ; User                 ; no        ;
; CLOCK_125_p(n) ; V12   ; 4A       ; 38           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; LVDS         ; Off         ; --                        ; User                 ; no        ;
; CLOCK_50_B5B   ; R20   ; 5B       ; 68           ; 22           ; 43           ; 179                   ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; CLOCK_50_B6A   ; N20   ; 6A       ; 68           ; 32           ; 43           ; 71                    ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; CLOCK_50_B7A   ; H12   ; 7A       ; 38           ; 61           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; CLOCK_50_B8A   ; M10   ; 8A       ; 21           ; 61           ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; CPU_RESET_n    ; AB24  ; 5A       ; 68           ; 12           ; 54           ; 107                   ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; DDR2LP_OCT_RZQ ; AE11  ; 4A       ; 32           ; 0            ; 91           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.2 V        ; Off         ; --                        ; User                 ; no        ;
; HDMI_RX_CLK    ; V22   ; 5A       ; 68           ; 12           ; 3            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; HDMI_RX_DE     ; K25   ; 6A       ; 68           ; 40           ; 43           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; HDMI_RX_D[0]   ; E26   ; 6A       ; 68           ; 37           ; 54           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; HDMI_RX_D[10]  ; R8    ; 3A       ; 7            ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; HDMI_RX_D[11]  ; R9    ; 3A       ; 6            ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; HDMI_RX_D[12]  ; R10   ; 3A       ; 6            ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; HDMI_RX_D[13]  ; F26   ; 6A       ; 68           ; 33           ; 37           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; HDMI_RX_D[14]  ; Y9    ; 3A       ; 4            ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; HDMI_RX_D[15]  ; G26   ; 6A       ; 68           ; 33           ; 54           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; HDMI_RX_D[16]  ; Y8    ; 3A       ; 6            ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; HDMI_RX_D[17]  ; AA7   ; 3A       ; 6            ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; HDMI_RX_D[18]  ; AA6   ; 3A       ; 4            ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; HDMI_RX_D[19]  ; AD7   ; 3A       ; 7            ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; HDMI_RX_D[1]   ; K26   ; 6A       ; 68           ; 40           ; 60           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; HDMI_RX_D[20]  ; AD6   ; 3A       ; 7            ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; HDMI_RX_D[21]  ; U20   ; 5A       ; 68           ; 13           ; 20           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; HDMI_RX_D[22]  ; V20   ; 5A       ; 68           ; 10           ; 60           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; HDMI_RX_D[23]  ; W21   ; 5A       ; 68           ; 11           ; 20           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; HDMI_RX_D[2]   ; M26   ; 6A       ; 68           ; 37           ; 20           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; HDMI_RX_D[3]   ; M21   ; 6A       ; 68           ; 32           ; 60           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; HDMI_RX_D[4]   ; P20   ; 5B       ; 68           ; 22           ; 60           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; HDMI_RX_D[5]   ; T22   ; 5B       ; 68           ; 14           ; 60           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; HDMI_RX_D[6]   ; T19   ; 5A       ; 68           ; 13           ; 3            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; HDMI_RX_D[7]   ; U19   ; 5A       ; 68           ; 10           ; 43           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; HDMI_RX_D[8]   ; U22   ; 5A       ; 68           ; 12           ; 20           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; HDMI_RX_D[9]   ; P8    ; 3A       ; 7            ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; HDMI_RX_HS     ; D26   ; 6A       ; 68           ; 37           ; 37           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; HDMI_RX_INT    ; AC23  ; 5A       ; 68           ; 10           ; 94           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; HDMI_RX_VS     ; T21   ; 5B       ; 68           ; 14           ; 43           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; HDMI_TX_INT    ; T12   ; 3B       ; 15           ; 0            ; 17           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.2 V        ; Off         ; --                        ; User                 ; no        ;
; KEY[0]         ; P11   ; 3B       ; 21           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.2 V        ; Off         ; --                        ; User                 ; no        ;
; KEY[1]         ; P12   ; 3B       ; 21           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.2 V        ; Off         ; --                        ; User                 ; no        ;
; KEY[2]         ; Y15   ; 4A       ; 46           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.2 V        ; Off         ; --                        ; User                 ; no        ;
; KEY[3]         ; Y16   ; 4A       ; 46           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.2 V        ; Off         ; --                        ; User                 ; no        ;
; SW[0]          ; AC9   ; 3B       ; 14           ; 0            ; 34           ; 6                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.2 V        ; Off         ; --                        ; User                 ; no        ;
; SW[1]          ; AE10  ; 4A       ; 36           ; 0            ; 51           ; 7                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.2 V        ; Off         ; --                        ; User                 ; no        ;
; SW[2]          ; AD13  ; 4A       ; 34           ; 0            ; 34           ; 6                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.2 V        ; Off         ; --                        ; User                 ; no        ;
; SW[3]          ; AC8   ; 3B       ; 14           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.2 V        ; Off         ; --                        ; User                 ; no        ;
; SW[4]          ; W11   ; 3B       ; 10           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.2 V        ; Off         ; --                        ; User                 ; no        ;
; SW[5]          ; AB10  ; 3B       ; 12           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.2 V        ; Off         ; --                        ; User                 ; no        ;
; SW[6]          ; V10   ; 3B       ; 17           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.2 V        ; Off         ; --                        ; User                 ; no        ;
; SW[7]          ; AC10  ; 3B       ; 12           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.2 V        ; Off         ; --                        ; User                 ; no        ;
; SW[8]          ; Y11   ; 3B       ; 10           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.2 V        ; Off         ; --                        ; User                 ; no        ;
; SW[9]          ; AE19  ; 4A       ; 50           ; 0            ; 34           ; 8                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.2 V        ; Off         ; --                        ; User                 ; no        ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+-------------------------+------------------+-----------------------------------+-------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name            ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard            ; Current Strength ; Termination                       ; Termination Control Block                                                                             ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+-------------------------+------------------+-----------------------------------+-------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; DDR2LP_CA[0]    ; AE6   ; 3B       ; 21           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Series 34 Ohm with Calibration    ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR2LP_CA[1]    ; AF6   ; 3B       ; 21           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Series 34 Ohm with Calibration    ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR2LP_CA[2]    ; AF7   ; 3B       ; 19           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Series 34 Ohm with Calibration    ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR2LP_CA[3]    ; AF8   ; 3B       ; 19           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Series 34 Ohm with Calibration    ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR2LP_CA[4]    ; U10   ; 3B       ; 19           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Series 34 Ohm with Calibration    ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR2LP_CA[5]    ; U11   ; 3B       ; 19           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Series 34 Ohm with Calibration    ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR2LP_CA[6]    ; AE9   ; 3B       ; 18           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Series 34 Ohm with Calibration    ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR2LP_CA[7]    ; AF9   ; 3B       ; 18           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Series 34 Ohm with Calibration    ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR2LP_CA[8]    ; AB12  ; 3B       ; 14           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Series 34 Ohm with Calibration    ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR2LP_CA[9]    ; AB11  ; 3B       ; 14           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Series 34 Ohm with Calibration    ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR2LP_CKE[0]   ; AF14  ; 4A       ; 44           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Series 34 Ohm with Calibration    ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR2LP_CKE[1]   ; AE13  ; 4A       ; 42           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Series 34 Ohm with Calibration    ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR2LP_CK_n     ; P10   ; 3B       ; 18           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.2-V HSUL ; Default          ; Series 34 Ohm with Calibration    ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR2LP_CK_p     ; N10   ; 3B       ; 18           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.2-V HSUL ; Default          ; Series 34 Ohm with Calibration    ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR2LP_CS_n[0]  ; R11   ; 3B       ; 12           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Series 34 Ohm with Calibration    ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR2LP_CS_n[1]  ; T11   ; 3B       ; 12           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Series 34 Ohm with Calibration    ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR2LP_DM[0]    ; AF11  ; 4A       ; 38           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Series 34 Ohm with Calibration    ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR2LP_DM[1]    ; AE18  ; 4A       ; 46           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Series 34 Ohm with Calibration    ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR2LP_DM[2]    ; AE20  ; 4A       ; 53           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Series 34 Ohm with Calibration    ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR2LP_DM[3]    ; AE24  ; 4A       ; 61           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Series 34 Ohm with Calibration    ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_RX_I2C_SCL ; AA22  ; 5A       ; 68           ; 11           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL             ; 16mA             ; Off                               ; --                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_RX_RST_n   ; AC22  ; 5A       ; 68           ; 10           ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL             ; 16mA             ; Off                               ; --                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_SW         ; Y23   ; 5A       ; 68           ; 13           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL             ; 16mA             ; Off                               ; --                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_CLK     ; Y25   ; 5B       ; 68           ; 24           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL             ; 16mA             ; Off                               ; --                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_DE      ; Y26   ; 5B       ; 68           ; 24           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL             ; 16mA             ; Off                               ; --                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[0]    ; V23   ; 5B       ; 68           ; 14           ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL             ; 16mA             ; Off                               ; --                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[10]   ; R23   ; 5B       ; 68           ; 17           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL             ; 16mA             ; Off                               ; --                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[11]   ; R25   ; 5B       ; 68           ; 19           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL             ; 16mA             ; Off                               ; --                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[12]   ; P22   ; 5B       ; 68           ; 26           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL             ; 16mA             ; Off                               ; --                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[13]   ; P23   ; 5B       ; 68           ; 17           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL             ; 16mA             ; Off                               ; --                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[14]   ; N25   ; 5B       ; 68           ; 27           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL             ; 16mA             ; Off                               ; --                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[15]   ; P26   ; 5B       ; 68           ; 27           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL             ; 16mA             ; Off                               ; --                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[16]   ; P21   ; 5B       ; 68           ; 26           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL             ; 16mA             ; Off                               ; --                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[17]   ; R24   ; 5B       ; 68           ; 19           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL             ; 16mA             ; Off                               ; --                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[18]   ; R26   ; 5B       ; 68           ; 24           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL             ; 16mA             ; Off                               ; --                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[19]   ; AB26  ; 5B       ; 68           ; 22           ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL             ; 16mA             ; Off                               ; --                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[1]    ; AA26  ; 5B       ; 68           ; 22           ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL             ; 16mA             ; Off                               ; --                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[20]   ; AA24  ; 5B       ; 68           ; 16           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL             ; 16mA             ; Off                               ; --                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[21]   ; AB25  ; 5B       ; 68           ; 16           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL             ; 16mA             ; Off                               ; --                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[22]   ; AC25  ; 5B       ; 68           ; 17           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL             ; 16mA             ; Off                               ; --                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[23]   ; AD25  ; 5B       ; 68           ; 17           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL             ; 16mA             ; Off                               ; --                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[2]    ; W25   ; 5B       ; 68           ; 26           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL             ; 16mA             ; Off                               ; --                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[3]    ; W26   ; 5B       ; 68           ; 26           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL             ; 16mA             ; Off                               ; --                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[4]    ; V24   ; 5B       ; 68           ; 14           ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL             ; 16mA             ; Off                               ; --                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[5]    ; V25   ; 5B       ; 68           ; 19           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL             ; 16mA             ; Off                               ; --                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[6]    ; U24   ; 5B       ; 68           ; 19           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL             ; 16mA             ; Off                               ; --                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[7]    ; T23   ; 5B       ; 68           ; 16           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL             ; 16mA             ; Off                               ; --                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[8]    ; T24   ; 5B       ; 68           ; 16           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL             ; 16mA             ; Off                               ; --                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[9]    ; T26   ; 5B       ; 68           ; 24           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL             ; 16mA             ; Off                               ; --                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_HS      ; U26   ; 5B       ; 68           ; 27           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL             ; 16mA             ; Off                               ; --                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_VS      ; U25   ; 5B       ; 68           ; 27           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL             ; 16mA             ; Off                               ; --                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; I2C_SCL         ; B7    ; 8A       ; 19           ; 61           ; 51           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 2.5 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDG[0]         ; L7    ; 8A       ; 10           ; 61           ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDG[1]         ; K6    ; 8A       ; 10           ; 61           ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDG[2]         ; D8    ; 8A       ; 10           ; 61           ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDG[3]         ; E9    ; 8A       ; 10           ; 61           ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDG[4]         ; A5    ; 8A       ; 21           ; 61           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDG[5]         ; B6    ; 8A       ; 21           ; 61           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDG[6]         ; H8    ; 8A       ; 19           ; 61           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDG[7]         ; H9    ; 8A       ; 19           ; 61           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[0]         ; F7    ; 8A       ; 14           ; 61           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[1]         ; F6    ; 8A       ; 15           ; 61           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[2]         ; G6    ; 8A       ; 15           ; 61           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[3]         ; G7    ; 8A       ; 14           ; 61           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[4]         ; J8    ; 8A       ; 14           ; 61           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[5]         ; J7    ; 8A       ; 12           ; 61           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[6]         ; K10   ; 8A       ; 12           ; 61           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[7]         ; K8    ; 8A       ; 14           ; 61           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[8]         ; H7    ; 8A       ; 12           ; 61           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[9]         ; J10   ; 8A       ; 12           ; 61           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SD_CLK          ; AB6   ; 3A       ; 4            ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL             ; 16mA             ; Off                               ; --                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+-------------------------+------------------+-----------------------------------+-------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+-------------------------+------------------+-------------------+-----------------------------------+-------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name            ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard            ; Current Strength ; Input Termination ; Output Termination                ; Termination Control Block                                                                             ; Output Buffer Pre-emphasis ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group                                                                                                                                                                                                                                                                                          ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+-------------------------+------------------+-------------------+-----------------------------------+-------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DDR2LP_DQS_n[0] ; W13   ; 4A       ; 34           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.2-V HSUL ; Default          ; Off               ; Series 34 Ohm with Calibration    ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|diff_oe_bar             ;
; DDR2LP_DQS_n[1] ; V14   ; 4A       ; 42           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.2-V HSUL ; Default          ; Off               ; Series 34 Ohm with Calibration    ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|diff_oe_bar             ;
; DDR2LP_DQS_n[2] ; W15   ; 4A       ; 50           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.2-V HSUL ; Default          ; Off               ; Series 34 Ohm with Calibration    ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|diff_oe_bar             ;
; DDR2LP_DQS_n[3] ; W17   ; 4A       ; 57           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.2-V HSUL ; Default          ; Off               ; Series 34 Ohm with Calibration    ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|diff_oe_bar             ;
; DDR2LP_DQS_p[0] ; V13   ; 4A       ; 34           ; 0            ; 0            ; 18                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.2-V HSUL ; Default          ; Off               ; Series 34 Ohm with Calibration    ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|diff_oe                 ;
; DDR2LP_DQS_p[1] ; U14   ; 4A       ; 42           ; 0            ; 0            ; 18                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.2-V HSUL ; Default          ; Off               ; Series 34 Ohm with Calibration    ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|diff_oe                 ;
; DDR2LP_DQS_p[2] ; V15   ; 4A       ; 50           ; 0            ; 0            ; 18                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.2-V HSUL ; Default          ; Off               ; Series 34 Ohm with Calibration    ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|diff_oe                 ;
; DDR2LP_DQS_p[3] ; W16   ; 4A       ; 57           ; 0            ; 0            ; 18                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.2-V HSUL ; Default          ; Off               ; Series 34 Ohm with Calibration    ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|diff_oe                 ;
; DDR2LP_DQ[0]    ; AA14  ; 4A       ; 32           ; 0            ; 57           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; DDR2LP_DQ[10]   ; AC14  ; 4A       ; 40           ; 0            ; 74           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; DDR2LP_DQ[11]   ; AF13  ; 4A       ; 42           ; 0            ; 51           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; DDR2LP_DQ[12]   ; AB16  ; 4A       ; 44           ; 0            ; 17           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; DDR2LP_DQ[13]   ; AA16  ; 4A       ; 44           ; 0            ; 0            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; DDR2LP_DQ[14]   ; AE14  ; 4A       ; 44           ; 0            ; 34           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; DDR2LP_DQ[15]   ; AF18  ; 4A       ; 46           ; 0            ; 51           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; DDR2LP_DQ[16]   ; AD16  ; 4A       ; 48           ; 0            ; 57           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; DDR2LP_DQ[17]   ; AD17  ; 4A       ; 48           ; 0            ; 40           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; DDR2LP_DQ[18]   ; AC18  ; 4A       ; 48           ; 0            ; 74           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; DDR2LP_DQ[19]   ; AF19  ; 4A       ; 50           ; 0            ; 51           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; DDR2LP_DQ[1]    ; Y14   ; 4A       ; 32           ; 0            ; 40           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; DDR2LP_DQ[20]   ; AC17  ; 4A       ; 51           ; 0            ; 17           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; DDR2LP_DQ[21]   ; AB17  ; 4A       ; 51           ; 0            ; 0            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; DDR2LP_DQ[22]   ; AF21  ; 4A       ; 51           ; 0            ; 34           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; DDR2LP_DQ[23]   ; AE21  ; 4A       ; 53           ; 0            ; 51           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; DDR2LP_DQ[24]   ; AE15  ; 4A       ; 55           ; 0            ; 57           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; DDR2LP_DQ[25]   ; AE16  ; 4A       ; 55           ; 0            ; 40           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; DDR2LP_DQ[26]   ; AC20  ; 4A       ; 55           ; 0            ; 74           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; DDR2LP_DQ[27]   ; AD21  ; 4A       ; 57           ; 0            ; 51           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; DDR2LP_DQ[28]   ; AF16  ; 4A       ; 59           ; 0            ; 17           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; DDR2LP_DQ[29]   ; AF17  ; 4A       ; 59           ; 0            ; 0            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; DDR2LP_DQ[2]    ; AD11  ; 4A       ; 32           ; 0            ; 74           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; DDR2LP_DQ[30]   ; AD23  ; 4A       ; 59           ; 0            ; 34           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; DDR2LP_DQ[31]   ; AF23  ; 4A       ; 61           ; 0            ; 51           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; DDR2LP_DQ[3]    ; AD12  ; 4A       ; 34           ; 0            ; 51           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; DDR2LP_DQ[4]    ; Y13   ; 4A       ; 36           ; 0            ; 17           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; DDR2LP_DQ[5]    ; W12   ; 4A       ; 36           ; 0            ; 0            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; DDR2LP_DQ[6]    ; AD10  ; 4A       ; 36           ; 0            ; 34           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; DDR2LP_DQ[7]    ; AF12  ; 4A       ; 38           ; 0            ; 51           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; DDR2LP_DQ[8]    ; AC15  ; 4A       ; 40           ; 0            ; 57           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; DDR2LP_DQ[9]    ; AB15  ; 4A       ; 40           ; 0            ; 40           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HDMI_RX_I2C_SDA ; AC24  ; 5A       ; 68           ; 12           ; 37           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL             ; 16mA             ; Off               ; Off                               ; --                                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                            ;
; I2C_SDA         ; G11   ; 7A       ; 38           ; 61           ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                   ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|sda_oen~DUPLICATE (inverted)                                                                                                                                                                                     ;
; SD_CMD          ; W8    ; 3A       ; 4            ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL             ; 16mA             ; Off               ; Off                               ; --                                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                            ;
; SD_DAT[0]       ; U7    ; 3A       ; 2            ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL             ; 16mA             ; Off               ; Off                               ; --                                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                            ;
; SD_DAT[1]       ; T7    ; 3A       ; 2            ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL             ; 16mA             ; Off               ; Off                               ; --                                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                            ;
; SD_DAT[2]       ; V8    ; 3A       ; 2            ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL             ; 16mA             ; Off               ; Off                               ; --                                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                            ;
; SD_DAT[3]       ; T8    ; 3A       ; 2            ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL             ; 16mA             ; Off               ; Off                               ; --                                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                            ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+-------------------------+------------------+-------------------+-----------------------------------+-------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; I/O Bank Usage                                                              ;
+----------+-------------------+---------------+--------------+---------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+-------------------+---------------+--------------+---------------+
; B1L      ; 0 / 14 ( 0 % )    ; --            ; --           ; --            ;
; B0L      ; 0 / 14 ( 0 % )    ; --            ; --           ; --            ;
; 3A       ; 16 / 16 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 3B       ; 24 / 32 ( 75 % )  ; 1.2V          ; --           ; 2.5V          ;
; 4A       ; 54 / 80 ( 68 % )  ; 1.2V          ; 0.6V         ; 2.5V          ;
; 5A       ; 13 / 16 ( 81 % )  ; 3.3V          ; --           ; 3.3V          ;
; 5B       ; 32 / 32 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 6A       ; 9 / 48 ( 19 % )   ; 3.3V          ; --           ; 3.3V          ;
; 7A       ; 2 / 80 ( 3 % )    ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 20 / 32 ( 63 % )  ; 2.5V          ; --           ; 2.5V          ;
+----------+-------------------+---------------+--------------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                       ;
+----------+------------+----------+---------------------------------+--------+-------------------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                  ; Dir.   ; I/O Standard            ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+---------------------------------+--------+-------------------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ; 396        ; 9A       ; ^MSEL2                          ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; A3       ;            ;          ; DNU                             ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; A4       ;            ;          ; DNU                             ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; A5       ; 344        ; 8A       ; LEDG[4]                         ; output ; 2.5 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A6       ; 392        ; 9A       ; ^CONF_DONE                      ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; A7       ; 348        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; A8       ; 308        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 310        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ;            ; 7A       ; VCCIO7A                         ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; A11      ; 322        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; A12      ; 332        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; A13      ; 330        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 300        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; A15      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; A16      ; 294        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; A17      ; 292        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; A18      ; 290        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 288        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; A20      ;            ; 7A       ; VCCIO7A                         ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; A21      ; 274        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; A22      ; 270        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; A23      ; 268        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; A24      ; 269        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; A25      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AA1      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AA3      ; 14         ; B0L      ; GXB_NC                          ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; AA4      ; 15         ; B0L      ; GXB_NC                          ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; AA5      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AA6      ; 45         ; 3A       ; HDMI_RX_D[18]                   ; input  ; 3.3-V LVTTL             ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA7      ; 47         ; 3A       ; HDMI_RX_D[17]                   ; input  ; 3.3-V LVTTL             ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA8      ;            ; --       ; VCC_AUX                         ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA9      ;            ; --       ; VCCPGM                          ; power  ;                         ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3B       ; VCCIO3B                         ; power  ;                         ; 1.2V                ; --           ;                 ; --       ; --           ;
; AA11     ;            ; 3B, 4A   ; VCCPD3B4A                       ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA12     ;            ;          ; NC                              ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; AA13     ;            ; 3B, 4A   ; VCCPD3B4A                       ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA14     ; 87         ; 4A       ; DDR2LP_DQ[0]                    ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA15     ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AA16     ; 113        ; 4A       ; DDR2LP_DQ[13]                   ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA17     ;            ; 3B, 4A   ; VCCPD3B4A                       ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA18     ; 151        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA19     ;            ; 3B, 4A   ; VCCPD3B4A                       ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA20     ;            ; 4A       ; VCCIO4A                         ; power  ;                         ; 1.2V                ; --           ;                 ; --       ; --           ;
; AA21     ; 163        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA22     ; 170        ; 5A       ; HDMI_RX_I2C_SCL                 ; output ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA23     ; 172        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA24     ; 187        ; 5B       ; HDMI_TX_D[20]                   ; output ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA25     ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AA26     ; 201        ; 5B       ; HDMI_TX_D[1]                    ; output ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB1      ; 21         ; B0L      ; GND                             ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; AB2      ; 20         ; B0L      ; GND                             ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AB4      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AB5      ; 33         ; 3A       ; ^AS_DATA2, DATA2                ;        ;                         ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB6      ; 43         ; 3A       ; SD_CLK                          ; output ; 3.3-V LVTTL             ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB7      ;            ;          ; NC                              ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; AB8      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AB9      ;            ; 3A       ; VCCPD3A                         ; power  ;                         ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB10     ; 61         ; 3B       ; SW[5]                           ; input  ; 1.2 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB11     ; 63         ; 3B       ; DDR2LP_CA[9]                    ; output ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB12     ; 65         ; 3B       ; DDR2LP_CA[8]                    ; output ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB13     ;            ; 4A       ; VCCIO4A                         ; power  ;                         ; 1.2V                ; --           ;                 ; --       ; --           ;
; AB14     ;            ; --       ; VCC_AUX                         ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB15     ; 105        ; 4A       ; DDR2LP_DQ[9]                    ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB16     ; 111        ; 4A       ; DDR2LP_DQ[12]                   ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB17     ; 129        ; 4A       ; DDR2LP_DQ[21]                   ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB18     ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AB19     ; 160        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB20     ;            ; --       ; VCC_AUX                         ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB21     ;            ; 3B, 4A   ; VCCPD3B4A                       ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB22     ; 165        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB23     ;            ; 5A       ; VCCIO5A                         ; power  ;                         ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB24     ; 176        ; 5A       ; CPU_RESET_n                     ; input  ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB25     ; 189        ; 5B       ; HDMI_TX_D[21]                   ; output ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB26     ; 199        ; 5B       ; HDMI_TX_D[19]                   ; output ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC1      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AC2      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AC3      ; 18         ; B0L      ; GXB_NC                          ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; AC4      ; 19         ; B0L      ; GXB_NC                          ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; AC5      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AC6      ;            ; 3A       ; VCCIO3A                         ; power  ;                         ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC7      ;            ; 3A       ; VREFB3AN0                       ; power  ;                         ;                     ; --           ;                 ; --       ; --           ;
; AC8      ; 62         ; 3B       ; SW[3]                           ; input  ; 1.2 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC9      ; 64         ; 3B       ; SW[0]                           ; input  ; 1.2 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC10     ; 59         ; 3B       ; SW[7]                           ; input  ; 1.2 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC11     ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AC12     ;            ; 3B       ; VREFB3BN0                       ; power  ;                         ;                     ; --           ;                 ; --       ; --           ;
; AC13     ; 102        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC14     ; 104        ; 4A       ; DDR2LP_DQ[10]                   ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC15     ; 103        ; 4A       ; DDR2LP_DQ[8]                    ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC16     ;            ; 4A       ; VCCIO4A                         ; power  ;                         ; 1.2V                ; --           ;                 ; --       ; --           ;
; AC17     ; 127        ; 4A       ; DDR2LP_DQ[20]                   ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC18     ; 120        ; 4A       ; DDR2LP_DQ[18]                   ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC19     ; 158        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC20     ; 136        ; 4A       ; DDR2LP_DQ[26]                   ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC21     ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AC22     ; 166        ; 5A       ; HDMI_RX_RST_n                   ; output ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC23     ; 168        ; 5A       ; HDMI_RX_INT                     ; input  ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC24     ; 174        ; 5A       ; HDMI_RX_I2C_SDA                 ; bidir  ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC25     ; 193        ; 5B       ; HDMI_TX_D[22]                   ; output ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC26     ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AD1      ; 25         ; B0L      ; GND                             ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; AD2      ; 24         ; B0L      ; GND                             ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; AD3      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AD4      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AD5      ; 35         ; 3A       ; ^AS_DATA1, DATA1                ;        ;                         ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AD6      ; 51         ; 3A       ; HDMI_RX_D[20]                   ; input  ; 3.3-V LVTTL             ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD7      ; 53         ; 3A       ; HDMI_RX_D[19]                   ; input  ; 3.3-V LVTTL             ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD8      ; 73         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD9      ;            ; 3B       ; VCCIO3B                         ; power  ;                         ; 1.2V                ; --           ;                 ; --       ; --           ;
; AD10     ; 96         ; 4A       ; DDR2LP_DQ[6]                    ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD11     ; 88         ; 4A       ; DDR2LP_DQ[2]                    ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD12     ; 91         ; 4A       ; DDR2LP_DQ[3]                    ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD13     ; 93         ; 4A       ; SW[2]                           ; input  ; 1.2 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD14     ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AD15     ;            ; 4A       ; VREFB4AN0                       ; power  ;                         ; 0.6V                ; --           ;                 ; --       ; --           ;
; AD16     ; 119        ; 4A       ; DDR2LP_DQ[16]                   ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD17     ; 121        ; 4A       ; DDR2LP_DQ[17]                   ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD18     ; 118        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD19     ;            ; 4A       ; VCCIO4A                         ; power  ;                         ; 1.2V                ; --           ;                 ; --       ; --           ;
; AD20     ; 134        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD21     ; 139        ; 4A       ; DDR2LP_DQ[27]                   ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD22     ; 141        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD23     ; 144        ; 4A       ; DDR2LP_DQ[30]                   ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD24     ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AD25     ; 191        ; 5B       ; HDMI_TX_D[23]                   ; output ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD26     ; 157        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE1      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AE2      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AE3      ; 22         ; B0L      ; GXB_NC                          ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; AE4      ; 23         ; B0L      ; GXB_NC                          ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; AE5      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AE6      ; 85         ; 3B       ; DDR2LP_CA[0]                    ; output ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE7      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AE8      ; 71         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE9      ; 77         ; 3B       ; DDR2LP_CA[6]                    ; output ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE10     ; 94         ; 4A       ; SW[1]                           ; input  ; 1.2 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE11     ; 86         ; 4A       ; DDR2LP_OCT_RZQ                  ; input  ; 1.2 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE12     ;            ; 4A       ; VCCIO4A                         ; power  ;                         ; 1.2V                ; --           ;                 ; --       ; --           ;
; AE13     ; 109        ; 4A       ; DDR2LP_CKE[1]                   ; output ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE14     ; 112        ; 4A       ; DDR2LP_DQ[14]                   ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE15     ; 135        ; 4A       ; DDR2LP_DQ[24]                   ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE16     ; 137        ; 4A       ; DDR2LP_DQ[25]                   ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE17     ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AE18     ; 117        ; 4A       ; DDR2LP_DM[1]                    ; output ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE19     ; 125        ; 4A       ; SW[9]                           ; input  ; 1.2 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE20     ; 133        ; 4A       ; DDR2LP_DM[2]                    ; output ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE21     ; 131        ; 4A       ; DDR2LP_DQ[23]                   ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE22     ;            ; 4A       ; VCCIO4A                         ; power  ;                         ; 1.2V                ; --           ;                 ; --       ; --           ;
; AE23     ; 142        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE24     ; 149        ; 4A       ; DDR2LP_DM[3]                    ; output ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE25     ; 152        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE26     ; 155        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF2      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AF4      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AF5      ; 37         ; 3A       ; ^AS_DATA0, ASDO, DATA0          ;        ;                         ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AF6      ; 83         ; 3B       ; DDR2LP_CA[1]                    ; output ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF7      ; 80         ; 3B       ; DDR2LP_CA[2]                    ; output ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF8      ; 78         ; 3B       ; DDR2LP_CA[3]                    ; output ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF9      ; 75         ; 3B       ; DDR2LP_CA[7]                    ; output ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF10     ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AF11     ; 101        ; 4A       ; DDR2LP_DM[0]                    ; output ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF12     ; 99         ; 4A       ; DDR2LP_DQ[7]                    ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF13     ; 107        ; 4A       ; DDR2LP_DQ[11]                   ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF14     ; 110        ; 4A       ; DDR2LP_CKE[0]                   ; output ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF15     ;            ; 4A       ; VCCIO4A                         ; power  ;                         ; 1.2V                ; --           ;                 ; --       ; --           ;
; AF16     ; 143        ; 4A       ; DDR2LP_DQ[28]                   ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF17     ; 145        ; 4A       ; DDR2LP_DQ[29]                   ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF18     ; 115        ; 4A       ; DDR2LP_DQ[15]                   ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF19     ; 123        ; 4A       ; DDR2LP_DQ[19]                   ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF20     ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AF21     ; 128        ; 4A       ; DDR2LP_DQ[22]                   ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF22     ; 126        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF23     ; 147        ; 4A       ; DDR2LP_DQ[31]                   ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF24     ; 150        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF25     ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; B1       ;            ;          ; RREF                            ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; B2       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; B3       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; B4       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; B5       ; 394        ; 9A       ; ^nSTATUS                        ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; B6       ; 346        ; 8A       ; LEDG[5]                         ; output ; 2.5 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B7       ; 350        ; 8A       ; I2C_SCL                         ; output ; 2.5 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B8       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; B9       ; 314        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; B10      ; 320        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; B11      ; 334        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 328        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ;            ; 7A       ; VCCIO7A                         ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; B14      ; 302        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; B15      ; 304        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; B16      ;            ; 7A       ; VREFB7AN0                       ; power  ;                         ;                     ; --           ;                 ; --       ; --           ;
; B17      ; 298        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; B18      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; B19      ; 282        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; B20      ; 278        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; B21      ; 276        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; B22      ; 272        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; B23      ;            ; 7A       ; VCCIO7A                         ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; B24      ; 267        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; B25      ; 247        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; B26      ; 249        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; C1       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; C2       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; C3       ;            ;          ; NC                              ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; C4       ;            ;          ; NC                              ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; C6       ;            ; 8A       ; VCCIO8A                         ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; C7       ; 358        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; C8       ;            ; 8A       ; VREFB8AN0                       ; power  ;                         ;                     ; --           ;                 ; --       ; --           ;
; C9       ; 312        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 318        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; C11      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; C12      ; 338        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; C13      ; 336        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; C14      ; 307        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; C15      ; 306        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; C16      ;            ; 7A       ; VCCIO7A                         ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; C17      ; 296        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; C18      ; 286        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 284        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; C20      ; 280        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; C21      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; C22      ; 266        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; C23      ; 264        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; C24      ;            ;          ; DNU                             ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; C25      ; 253        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; C26      ;            ; 6A       ; VCCIO6A                         ; power  ;                         ; 3.3V                ; --           ;                 ; --       ; --           ;
; D1       ;            ;          ; NC                              ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; D2       ;            ;          ; NC                              ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; D3       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; D4       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; D5       ; 395        ; 9A       ; ^nCE                            ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; D6       ; 352        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; D7       ; 356        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; D8       ; 372        ; 8A       ; LEDG[2]                         ; output ; 2.5 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D9       ;            ; 8A       ; VCCIO8A                         ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; D10      ; 316        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; D11      ; 340        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; D12      ; 342        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; D13      ; 341        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; D14      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; D15      ; 309        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; D16      ; 317        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; D17      ; 293        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; D18      ; 291        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; D19      ;            ; 7A       ; VCCIO7A                         ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; D20      ; 277        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; D21      ; 275        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; D22      ; 255        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; D23      ; 262        ; 7A       ; ^GND                            ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; D24      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; D25      ; 251        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; D26      ; 227        ; 6A       ; HDMI_RX_HS                      ; input  ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; E1       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; E2       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; E3       ;            ;          ; NC                              ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; E4       ;            ;          ; NC                              ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; E5       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; E6       ; 354        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; E7       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; E8       ;            ; --       ; VCCBAT                          ; power  ;                         ; 1.2V                ; --           ;                 ; --       ; --           ;
; E9       ; 374        ; 8A       ; LEDG[3]                         ; output ; 2.5 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E10      ; 324        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; E11      ; 326        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; E12      ;            ; 7A       ; VCCIO7A                         ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; E13      ; 339        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; E14      ;            ; --       ; VCC_AUX                         ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; E15      ; 325        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; E16      ; 315        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; E17      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; E18      ; 299        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; E19      ; 285        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; E20      ; 283        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; E21      ; 259        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; E22      ;            ; 6A       ; VCCIO6A                         ; power  ;                         ; 3.3V                ; --           ;                 ; --       ; --           ;
; E23      ; 257        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; E24      ; 231        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; E25      ; 233        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; E26      ; 229        ; 6A       ; HDMI_RX_D[0]                    ; input  ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; F1       ;            ;          ; NC                              ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;          ; NC                              ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; F3       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; F4       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; F5       ; 398        ; 9A       ; ^nCONFIG                        ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; F6       ; 360        ; 8A       ; LEDR[1]                         ; output ; 2.5 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F7       ; 366        ; 8A       ; LEDR[0]                         ; output ; 2.5 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F8       ;            ; --       ; VCCPGM                          ; power  ;                         ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; F9       ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; F10      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; F11      ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; F12      ; 333        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; F13      ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; F14      ;            ;          ; DNU                             ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; F15      ;            ; 7A       ; VCCIO7A                         ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; F16      ; 323        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; F17      ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; F18      ; 301        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; F19      ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; F20      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; F21      ; 260        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; F22      ; 261        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; F23      ; 243        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; F24      ; 235        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; F25      ;            ; 6A       ; VCCIO6A                         ; power  ;                         ; 3.3V                ; --           ;                 ; --       ; --           ;
; F26      ; 219        ; 6A       ; HDMI_RX_D[13]                   ; input  ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; G1       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;          ; NC                              ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; G4       ;            ;          ; NC                              ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; G5       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; G6       ; 362        ; 8A       ; LEDR[2]                         ; output ; 2.5 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G7       ; 364        ; 8A       ; LEDR[3]                         ; output ; 2.5 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G8       ;            ; 8A       ; VCCIO8A                         ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; G9       ;            ; --       ; VCC_AUX                         ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; G10      ; 357        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; G11      ; 329        ; 7A       ; I2C_SDA                         ; bidir  ; 2.5 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G12      ; 331        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; G13      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; G14      ; 313        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; G15      ; 311        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; G16      ; 279        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; G17      ; 281        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; G18      ;            ; 7A       ; VCCIO7A                         ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; G19      ;            ; --       ; VCC_AUX                         ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; G20      ; 258        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; G21      ;            ; --       ; VCCA_FPLL                       ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; G22      ; 245        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; G23      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; G24      ; 237        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; G25      ; 223        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; G26      ; 221        ; 6A       ; HDMI_RX_D[15]                   ; input  ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; H1       ;            ;          ; NC                              ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;          ; NC                              ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; H5       ; 400        ; 9A       ; ^GND                            ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; H6       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; H7       ; 368        ; 8A       ; LEDR[8]                         ; output ; 2.5 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H8       ; 347        ; 8A       ; LEDG[6]                         ; output ; 2.5 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H9       ; 349        ; 8A       ; LEDG[7]                         ; output ; 2.5 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H10      ; 355        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; H11      ;            ; 7A       ; VCCIO7A                         ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; H12      ; 327        ; 7A       ; CLOCK_50_B7A                    ; input  ; 2.5 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H13      ; 297        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; H14      ; 295        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; H15      ; 263        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; H16      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; H17      ; 273        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ; 271        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; H19      ; 250        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; H20      ; 252        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; H21      ;            ; 6A       ; VCCIO6A                         ; power  ;                         ; 3.3V                ; --           ;                 ; --       ; --           ;
; H22      ; 242        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; H23      ; 239        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; H24      ; 241        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; H25      ; 225        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; H26      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; J1       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ; --       ; VCCL_GXBL                       ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; J4       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; J5       ; 399        ; 9A       ; ^MSEL4                          ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; J6       ;            ; --       ; VCCA_FPLL                       ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; J7       ; 370        ; 8A       ; LEDR[5]                         ; output ; 2.5 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J8       ; 365        ; 8A       ; LEDR[4]                         ; output ; 2.5 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J9       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; J10      ; 369        ; 8A       ; LEDR[9]                         ; output ; 2.5 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J11      ; 289        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; J12      ; 287        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; J13      ;            ; --       ; VCC                             ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; J14      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; J15      ;            ; --       ; VCC                             ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; J16      ; 265        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; J17      ;            ; --       ; VCC                             ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; J18      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; J19      ;            ; --       ; VCC                             ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; J20      ; 254        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; J21      ; 256        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; J22      ;            ; 6A       ; VCCPD6A                         ; power  ;                         ; 3.3V                ; --           ;                 ; --       ; --           ;
; J23      ; 244        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; J24      ;            ; 6A       ; VCCIO6A                         ; power  ;                         ; 3.3V                ; --           ;                 ; --       ; --           ;
; J25      ; 215        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; J26      ; 217        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; K1       ; 2          ; B1L      ; GXB_NC                          ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; K2       ; 3          ; B1L      ; GXB_NC                          ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; K4       ;            ; --       ; VCCE_GXBL                       ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; K5       ; 397        ; 9A       ; ^MSEL3                          ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; K6       ; 373        ; 8A       ; LEDG[1]                         ; output ; 2.5 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K7       ;            ; 8A       ; VCCIO8A                         ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; K8       ; 363        ; 8A       ; LEDR[7]                         ; output ; 2.5 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K9       ; 361        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; K10      ; 367        ; 8A       ; LEDR[6]                         ; output ; 2.5 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K11      ; 305        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; K12      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; K13      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; K14      ;            ; --       ; VCC                             ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; K15      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; K16      ;            ; --       ; VCC                             ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; K17      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; K18      ;            ; --       ; VCC                             ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; K19      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; K20      ;            ; --       ; VCC                             ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; K21      ; 248        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; K22      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; K23      ; 236        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; K24      ; 234        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; K25      ; 230        ; 6A       ; HDMI_RX_DE                      ; input  ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; K26      ; 232        ; 6A       ; HDMI_RX_D[1]                    ; input  ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; L1       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ; --       ; VCCH_GXBL                       ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; L4       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; L5       ;            ;          ; NC                              ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; L6       ; 393        ; 9A       ; ^MSEL1                          ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; L7       ; 371        ; 8A       ; LEDG[0]                         ; output ; 2.5 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; L8       ; 359        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; L9       ; 353        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; L10      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; L11      ; 337        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; L12      ; 303        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; L13      ;            ; --       ; VCC                             ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; L14      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; L15      ;            ; --       ; VCC                             ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; L16      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; L17      ;            ; --       ; VCC                             ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; L18      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; L19      ;            ; --       ; VCC                             ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; L20      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; L21      ;            ; 6A       ; VCCPD6A                         ; power  ;                         ; 3.3V                ; --           ;                 ; --       ; --           ;
; L22      ; 246        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; L23      ; 238        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; L24      ; 240        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; L25      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; L26      ;            ; 6A       ; VREFB6AN0                       ; power  ;                         ;                     ; --           ;                 ; --       ; --           ;
; M1       ; 5          ; B1L      ; GND                             ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; M2       ; 4          ; B1L      ; GND                             ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ; --       ; VCCE_GXBL                       ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; M5       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; M6       ;            ;          ; NC                              ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; M7       ; 391        ; 9A       ; ^MSEL0                          ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; M8       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; M9       ; 351        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; M10      ; 345        ; 8A       ; CLOCK_50_B8A                    ; input  ; 2.5 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; M11      ; 335        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; M12      ; 321        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; M13      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; M14      ;            ; --       ; VCC                             ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; M15      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; M16      ;            ; --       ; VCC                             ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; M17      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; M18      ;            ; --       ; VCC                             ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; M19      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; M20      ;            ; --       ; VCC                             ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; M21      ; 216        ; 6A       ; HDMI_RX_D[3]                    ; input  ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; M22      ; 224        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; M23      ;            ; 6A       ; VCCIO6A                         ; power  ;                         ; 3.3V                ; --           ;                 ; --       ; --           ;
; M24      ; 220        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; M25      ; 226        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 228        ; 6A       ; HDMI_RX_D[2]                    ; input  ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; N1       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ; --       ; VCCL_GXBL                       ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; N4       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --       ; VCCE_GXBL                       ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; N6       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; N7       ; 1          ; B1L      ; GND                             ;        ;                         ;                     ; Row I/O      ;                 ; --       ; --           ;
; N8       ; 36         ; 3A       ; ^DCLK                           ;        ;                         ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; N9       ; 343        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; N10      ; 76         ; 3B       ; DDR2LP_CK_p                     ; output ; Differential 1.2-V HSUL ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; N11      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; N12      ; 319        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; N13      ;            ; --       ; VCC                             ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; N14      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; N15      ;            ; --       ; VCC                             ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; N16      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; N17      ;            ; --       ; VCC                             ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; N18      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; N19      ;            ; --       ; VCC                             ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; N20      ; 214        ; 6A       ; CLOCK_50_B6A                    ; input  ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; N21      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; N22      ;            ; 5B       ; VCCPD5B                         ; power  ;                         ; 3.3V                ; --           ;                 ; --       ; --           ;
; N23      ; 222        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; N24      ; 218        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; N25      ; 210        ; 5B       ; HDMI_TX_D[14]                   ; output ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; N26      ;            ; 5B       ; VCCIO5B                         ; power  ;                         ; 3.3V                ; --           ;                 ; --       ; --           ;
; P1       ; 6          ; B1L      ; GXB_NC                          ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; P2       ; 7          ; B1L      ; GXB_NC                          ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; P4       ;            ; --       ; VCCE_GXBL                       ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; P6       ; 0          ; B1L      ; GND                             ;        ;                         ;                     ; Row I/O      ;                 ; --       ; --           ;
; P7       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; P8       ; 52         ; 3A       ; HDMI_RX_D[9]                    ; input  ; 3.3-V LVTTL             ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; P9       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; P10      ; 74         ; 3B       ; DDR2LP_CK_n                     ; output ; Differential 1.2-V HSUL ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; P11      ; 84         ; 3B       ; KEY[0]                          ; input  ; 1.2 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; P12      ; 82         ; 3B       ; KEY[1]                          ; input  ; 1.2 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; P13      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; P14      ;            ; --       ; VCC                             ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; P15      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; P16      ;            ; --       ; VCC                             ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; P17      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; P18      ;            ; --       ; VCC                             ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; P19      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; P20      ; 200        ; 5B       ; HDMI_RX_D[4]                    ; input  ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; P21      ; 206        ; 5B       ; HDMI_TX_D[16]                   ; output ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; P22      ; 208        ; 5B       ; HDMI_TX_D[12]                   ; output ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; P23      ; 192        ; 5B       ; HDMI_TX_D[13]                   ; output ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; P24      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; P25      ;            ; 5B       ; VREFB5BN0                       ; power  ;                         ;                     ; --           ;                 ; --       ; --           ;
; P26      ; 212        ; 5B       ; HDMI_TX_D[15]                   ; output ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R1       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ; --       ; VCCH_GXBL                       ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; R4       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; R5       ;            ; --       ; VCCE_GXBL                       ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; R6       ; 30         ; 3A       ; altera_reserved_tms             ; input  ; 3.3-V LVTTL             ;                     ; --           ; N               ; no       ; Off          ;
; R7       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; R8       ; 50         ; 3A       ; HDMI_RX_D[10]                   ; input  ; 3.3-V LVTTL             ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; R9       ; 48         ; 3A       ; HDMI_RX_D[11]                   ; input  ; 3.3-V LVTTL             ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; R10      ; 46         ; 3A       ; HDMI_RX_D[12]                   ; input  ; 3.3-V LVTTL             ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; R11      ; 60         ; 3B       ; DDR2LP_CS_n[0]                  ; output ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; R12      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; R13      ;            ; --       ; VCC                             ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; R14      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; R15      ;            ; --       ; VCC                             ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; R16      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; R17      ;            ; --       ; VCC                             ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; R18      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; R19      ;            ; --       ; VCC                             ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; R20      ; 198        ; 5B       ; CLOCK_50_B5B                    ; input  ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R21      ;            ; 5B       ; VCCPD5B                         ; power  ;                         ; 3.3V                ; --           ;                 ; --       ; --           ;
; R22      ;            ; 5B       ; VCCIO5B                         ; power  ;                         ; 3.3V                ; --           ;                 ; --       ; --           ;
; R23      ; 190        ; 5B       ; HDMI_TX_D[10]                   ; output ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R24      ; 194        ; 5B       ; HDMI_TX_D[17]                   ; output ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R25      ; 196        ; 5B       ; HDMI_TX_D[11]                   ; output ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R26      ; 204        ; 5B       ; HDMI_TX_D[18]                   ; output ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; T1       ; 9          ; B1L      ; GND                             ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; T2       ; 8          ; B1L      ; GND                             ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; T4       ;            ; --       ; VCCH_GXBL                       ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; T5       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; T6       ; 34         ; 3A       ; altera_reserved_tdi             ; input  ; 3.3-V LVTTL             ;                     ; --           ; N               ; no       ; Off          ;
; T7       ; 38         ; 3A       ; SD_DAT[1]                       ; bidir  ; 3.3-V LVTTL             ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T8       ; 40         ; 3A       ; SD_DAT[3]                       ; bidir  ; 3.3-V LVTTL             ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T9       ; 56         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; T10      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; T11      ; 58         ; 3B       ; DDR2LP_CS_n[1]                  ; output ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T12      ; 66         ; 3B       ; HDMI_TX_INT                     ; input  ; 1.2 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T13      ; 68         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; T14      ;            ; --       ; VCC                             ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; T15      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; T16      ;            ; --       ; VCC                             ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; T17      ; 132        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; T18      ;            ; --       ; VCC                             ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; T19      ; 179        ; 5A       ; HDMI_RX_D[6]                    ; input  ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; T20      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; T21      ; 182        ; 5B       ; HDMI_RX_VS                      ; input  ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; T22      ; 184        ; 5B       ; HDMI_RX_D[5]                    ; input  ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; T23      ; 186        ; 5B       ; HDMI_TX_D[7]                    ; output ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; T24      ; 188        ; 5B       ; HDMI_TX_D[8]                    ; output ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; T25      ;            ; 5B       ; VCCIO5B                         ; power  ;                         ; 3.3V                ; --           ;                 ; --       ; --           ;
; T26      ; 202        ; 5B       ; HDMI_TX_D[9]                    ; output ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; U1       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ; --       ; VCCL_GXBL                       ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; U4       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; U5       ;            ; --       ; VCCE_GXBL                       ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; U6       ; 31         ; 3A       ; ^AS_DATA3, DATA3                ;        ;                         ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; U7       ; 39         ; 3A       ; SD_DAT[0]                       ; bidir  ; 3.3-V LVTTL             ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U8       ;            ; 3B       ; VCCIO3B                         ; power  ;                         ; 1.2V                ; --           ;                 ; --       ; --           ;
; U9       ; 54         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; U10      ; 81         ; 3B       ; DDR2LP_CA[4]                    ; output ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U11      ; 79         ; 3B       ; DDR2LP_CA[5]                    ; output ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U12      ; 100        ; 4A       ; CLOCK_125_p                     ; input  ; LVDS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U13      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; U14      ; 108        ; 4A       ; DDR2LP_DQS_p[1]                 ; bidir  ; Differential 1.2-V HSUL ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U15      ; 148        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; U16      ; 146        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; U17      ; 130        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; U18      ;            ; 4A       ; VCCIO4A                         ; power  ;                         ; 1.2V                ; --           ;                 ; --       ; --           ;
; U19      ; 167        ; 5A       ; HDMI_RX_D[7]                    ; input  ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; U20      ; 181        ; 5A       ; HDMI_RX_D[21]                   ; input  ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; U21      ;            ; 5A       ; VCCPD5A                         ; power  ;                         ; 3.3V                ; --           ;                 ; --       ; --           ;
; U22      ; 177        ; 5A       ; HDMI_RX_D[8]                    ; input  ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; U23      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; U24      ; 195        ; 5B       ; HDMI_TX_D[6]                    ; output ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; U25      ; 211        ; 5B       ; HDMI_TX_VS                      ; output ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; U26      ; 213        ; 5B       ; HDMI_TX_HS                      ; output ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V1       ; 13         ; B1L      ; GND                             ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; V2       ; 12         ; B1L      ; GND                             ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; V3       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; V6       ; 26         ; B0L      ; GND                             ;        ;                         ;                     ; Row I/O      ;                 ; --       ; --           ;
; V7       ; 28         ; 3A       ; altera_reserved_tdo             ; output ; 3.3-V LVTTL             ;                     ; --           ; N               ; no       ; Off          ;
; V8       ; 41         ; 3A       ; SD_DAT[2]                       ; bidir  ; 3.3-V LVTTL             ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V9       ; 70         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; V10      ; 72         ; 3B       ; SW[6]                           ; input  ; 1.2 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V11      ;            ; 3B       ; VCCIO3B                         ; power  ;                         ; 1.2V                ; --           ;                 ; --       ; --           ;
; V12      ; 98         ; 4A       ; CLOCK_125_p(n)                  ; input  ; LVDS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V13      ; 92         ; 4A       ; DDR2LP_DQS_p[0]                 ; bidir  ; Differential 1.2-V HSUL ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V14      ; 106        ; 4A       ; DDR2LP_DQS_n[1]                 ; bidir  ; Differential 1.2-V HSUL ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V15      ; 124        ; 4A       ; DDR2LP_DQS_p[2]                 ; bidir  ; Differential 1.2-V HSUL ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V16      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; V17      ; 154        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; V18      ; 156        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; V19      ; 164        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; V20      ; 169        ; 5A       ; HDMI_RX_D[22]                   ; input  ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V21      ;            ; 5A       ; VCCIO5A                         ; power  ;                         ; 3.3V                ; --           ;                 ; --       ; --           ;
; V22      ; 175        ; 5A       ; HDMI_RX_CLK                     ; input  ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V23      ; 183        ; 5B       ; HDMI_TX_D[0]                    ; output ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V24      ; 185        ; 5B       ; HDMI_TX_D[4]                    ; output ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V25      ; 197        ; 5B       ; HDMI_TX_D[5]                    ; output ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V26      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; W1       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; W3       ; 10         ; B1L      ; GXB_NC                          ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; W4       ; 11         ; B1L      ; GXB_NC                          ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; W6       ; 27         ; B0L      ; GND                             ;        ;                         ;                     ; Row I/O      ;                 ; --       ; --           ;
; W7       ;            ; --       ; VCCA_FPLL                       ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; W8       ; 42         ; 3A       ; SD_CMD                          ; bidir  ; 3.3-V LVTTL             ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W9       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; W10      ; 69         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; W11      ; 57         ; 3B       ; SW[4]                           ; input  ; 1.2 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W12      ; 97         ; 4A       ; DDR2LP_DQ[5]                    ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W13      ; 90         ; 4A       ; DDR2LP_DQS_n[0]                 ; bidir  ; Differential 1.2-V HSUL ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W14      ;            ; 4A       ; VCCIO4A                         ; power  ;                         ; 1.2V                ; --           ;                 ; --       ; --           ;
; W15      ; 122        ; 4A       ; DDR2LP_DQS_n[2]                 ; bidir  ; Differential 1.2-V HSUL ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W16      ; 140        ; 4A       ; DDR2LP_DQS_p[3]                 ; bidir  ; Differential 1.2-V HSUL ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W17      ; 138        ; 4A       ; DDR2LP_DQS_n[3]                 ; bidir  ; Differential 1.2-V HSUL ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W18      ; 162        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; W19      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; W20      ; 171        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; W21      ; 173        ; 5A       ; HDMI_RX_D[23]                   ; input  ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W22      ;            ; --       ; VCCPGM                          ; power  ;                         ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; W23      ;            ; 5A       ; VREFB5AN0                       ; power  ;                         ;                     ; --           ;                 ; --       ; --           ;
; W24      ;            ; 5B       ; VCCIO5B                         ; power  ;                         ; 3.3V                ; --           ;                 ; --       ; --           ;
; W25      ; 207        ; 5B       ; HDMI_TX_D[2]                    ; output ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W26      ; 209        ; 5B       ; HDMI_TX_D[3]                    ; output ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y1       ; 17         ; B0L      ; GND                             ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; Y2       ; 16         ; B0L      ; GND                             ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; Y4       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; Y5       ; 32         ; 3A       ; altera_reserved_tck             ; input  ; 3.3-V LVTTL             ;                     ; --           ; N               ; no       ; Off          ;
; Y6       ; 29         ; 3A       ; ^nCSO, DATA4                    ;        ;                         ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; Y7       ;            ; 3A       ; VCCIO3A                         ; power  ;                         ; 3.3V                ; --           ;                 ; --       ; --           ;
; Y8       ; 49         ; 3A       ; HDMI_RX_D[16]                   ; input  ; 3.3-V LVTTL             ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y9       ; 44         ; 3A       ; HDMI_RX_D[14]                   ; input  ; 3.3-V LVTTL             ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y10      ; 67         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y11      ; 55         ; 3B       ; SW[8]                           ; input  ; 1.2 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y12      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; Y13      ; 95         ; 4A       ; DDR2LP_DQ[4]                    ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y14      ; 89         ; 4A       ; DDR2LP_DQ[1]                    ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y15      ; 116        ; 4A       ; KEY[2]                          ; input  ; 1.2 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y16      ; 114        ; 4A       ; KEY[3]                          ; input  ; 1.2 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y17      ;            ; 4A       ; VCCIO4A                         ; power  ;                         ; 1.2V                ; --           ;                 ; --       ; --           ;
; Y18      ; 153        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y19      ; 159        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y20      ; 161        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y21      ;            ; --       ; VCCA_FPLL                       ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y22      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; Y23      ; 178        ; 5A       ; HDMI_SW                         ; output ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y24      ; 180        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y25      ; 203        ; 5B       ; HDMI_TX_CLK                     ; output ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y26      ; 205        ; 5B       ; HDMI_TX_DE                      ; output ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
+----------+------------+----------+---------------------------------+--------+-------------------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL Summary                                                                                                                                                                                        ;
+----------------------------------------------------------------------------------------------------------+---------------+----------------------+-------------------------+------------------------+
; DLL                                                                                                      ; Location      ; Low Jitter/Fast Lock ; Cycles Required to Lock ; Delay Control Out Mode ;
+----------------------------------------------------------------------------------------------------------+---------------+----------------------+-------------------------+------------------------+
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_dll_cyclonev:dll0|dll_wys_m ; DLL_X68_Y3_N3 ; Low Jitter           ; 1280                    ; normal                 ;
+----------------------------------------------------------------------------------------------------------+---------------+----------------------+-------------------------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Optimized GXB Elements                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Preserved Component                                                                                                                                                   ; Removed Component                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Output Counters                                                                                                                                                   ;                                                                                                                                                                                                                                                                                                 ;
;  fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_pll0:pll0|pll1~PLL_OUTPUT_COUNTER                                                         ;                                                                                                                                                                                                                                                                                                 ;
;   --                                                                                                                                                                  ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_pll0:pll0|pll2_phy~PLL_OUTPUT_COUNTER                                                                                                                                                                                ;
; PHY Clock Buffers                                                                                                                                                     ;                                                                                                                                                                                                                                                                                                 ;
;  fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_ldc:memphy_ldc|phy_clkbuf ;                                                                                                                                                                                                                                                                                                 ;
;   --                                                                                                                                                                  ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[0].acv_ac_ldc|phy_clkbuf               ;
;   --                                                                                                                                                                  ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[1].acv_ac_ldc|phy_clkbuf               ;
;   --                                                                                                                                                                  ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[2].acv_ac_ldc|phy_clkbuf               ;
;   --                                                                                                                                                                  ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[3].acv_ac_ldc|phy_clkbuf               ;
;   --                                                                                                                                                                  ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[4].acv_ac_ldc|phy_clkbuf               ;
;   --                                                                                                                                                                  ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[5].acv_ac_ldc|phy_clkbuf               ;
;   --                                                                                                                                                                  ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[6].acv_ac_ldc|phy_clkbuf               ;
;   --                                                                                                                                                                  ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[7].acv_ac_ldc|phy_clkbuf               ;
;   --                                                                                                                                                                  ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[8].acv_ac_ldc|phy_clkbuf               ;
;   --                                                                                                                                                                  ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[9].acv_ac_ldc|phy_clkbuf               ;
;   --                                                                                                                                                                  ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[14].acv_ac_ldc|phy_clkbuf              ;
;   --                                                                                                                                                                  ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[13].acv_ac_ldc|phy_clkbuf              ;
;   --                                                                                                                                                                  ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|phy_clkbuf ;
;   --                                                                                                                                                                  ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|phy_clkbuf ;
;   --                                                                                                                                                                  ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|phy_clkbuf ;
;   --                                                                                                                                                                  ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|phy_clkbuf ;
;   --                                                                                                                                                                  ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].phy_clkbuf                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage Summary                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
;                                                                                                                             ;                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
; hdmi_tx_pll:pll|hdmi_tx_pll_0002:hdmi_tx_pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                    ;                                                                                                                              ;
;     -- PLL Type                                                                                                             ; Fractional PLL                                                                                                               ;
;     -- PLL Location                                                                                                         ; FRACTIONALPLL_X0_Y1_N0                                                                                                       ;
;     -- PLL Feedback clock type                                                                                              ; Global Clock                                                                                                                 ;
;     -- PLL Bandwidth                                                                                                        ; Auto                                                                                                                         ;
;         -- PLL Bandwidth Range                                                                                              ; 2100000 to 1400000 Hz                                                                                                        ;
;     -- Reference Clock Frequency                                                                                            ; 50.0 MHz                                                                                                                     ;
;     -- Reference Clock Sourced by                                                                                           ; Dedicated Pin                                                                                                                ;
;     -- PLL VCO Frequency                                                                                                    ; 593.999999 MHz                                                                                                               ;
;     -- PLL Operation Mode                                                                                                   ; Normal                                                                                                                       ;
;     -- PLL Freq Min Lock                                                                                                    ; 50.000000 MHz                                                                                                                ;
;     -- PLL Freq Max Lock                                                                                                    ; 67.340067 MHz                                                                                                                ;
;     -- PLL Enable                                                                                                           ; On                                                                                                                           ;
;     -- PLL Fractional Division                                                                                              ; 3779571135 / 4294967296                                                                                                      ;
;     -- M Counter                                                                                                            ; 11                                                                                                                           ;
;     -- N Counter                                                                                                            ; 1                                                                                                                            ;
;     -- PLL Refclk Select                                                                                                    ;                                                                                                                              ;
;             -- PLL Refclk Select Location                                                                                   ; PLLREFCLKSELECT_X0_Y7_N0                                                                                                     ;
;             -- PLL Reference Clock Input 0 source                                                                           ; core_ref_clk                                                                                                                 ;
;             -- PLL Reference Clock Input 1 source                                                                           ; ref_clk1                                                                                                                     ;
;             -- ADJPLLIN source                                                                                              ; N/A                                                                                                                          ;
;             -- CORECLKIN source                                                                                             ; ALTCLKCTRL:altclk|ALTCLKCTRL_altclkctrl_0:altclkctrl_0|ALTCLKCTRL_altclkctrl_0_sub:ALTCLKCTRL_altclkctrl_0_sub_component|sd1 ;
;             -- IQTXRXCLKIN source                                                                                           ; N/A                                                                                                                          ;
;             -- PLLIQCLKIN source                                                                                            ; N/A                                                                                                                          ;
;             -- RXIQCLKIN source                                                                                             ; N/A                                                                                                                          ;
;             -- CLKIN(0) source                                                                                              ; N/A                                                                                                                          ;
;             -- CLKIN(1) source                                                                                              ; N/A                                                                                                                          ;
;             -- CLKIN(2) source                                                                                              ; N/A                                                                                                                          ;
;             -- CLKIN(3) source                                                                                              ; N/A                                                                                                                          ;
;     -- PLL Output Counter                                                                                                   ;                                                                                                                              ;
;         -- hdmi_tx_pll:pll|hdmi_tx_pll_0002:hdmi_tx_pll_inst|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER     ;                                                                                                                              ;
;             -- Output Clock Frequency                                                                                       ; 148.499999 MHz                                                                                                               ;
;             -- Output Clock Location                                                                                        ; PLLOUTPUTCOUNTER_X0_Y6_N1                                                                                                    ;
;             -- C Counter Odd Divider Even Duty Enable                                                                       ; Off                                                                                                                          ;
;             -- Duty Cycle                                                                                                   ; 50.0000                                                                                                                      ;
;             -- Phase Shift                                                                                                  ; 0.000000 degrees                                                                                                             ;
;             -- C Counter                                                                                                    ; 4                                                                                                                            ;
;             -- C Counter PH Mux PRST                                                                                        ; 0                                                                                                                            ;
;             -- C Counter PRST                                                                                               ; 1                                                                                                                            ;
;         -- hdmi_tx_pll:pll|hdmi_tx_pll_0002:hdmi_tx_pll_inst|altera_pll:altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER     ;                                                                                                                              ;
;             -- Output Clock Frequency                                                                                       ; 296.999999 MHz                                                                                                               ;
;             -- Output Clock Location                                                                                        ; PLLOUTPUTCOUNTER_X0_Y0_N1                                                                                                    ;
;             -- C Counter Odd Divider Even Duty Enable                                                                       ; Off                                                                                                                          ;
;             -- Duty Cycle                                                                                                   ; 50.0000                                                                                                                      ;
;             -- Phase Shift                                                                                                  ; 0.000000 degrees                                                                                                             ;
;             -- C Counter                                                                                                    ; 2                                                                                                                            ;
;             -- C Counter PH Mux PRST                                                                                        ; 0                                                                                                                            ;
;             -- C Counter PRST                                                                                               ; 1                                                                                                                            ;
;                                                                                                                             ;                                                                                                                              ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_pll0:pll0|pll1~FRACTIONAL_PLL                    ;                                                                                                                              ;
;     -- PLL Type                                                                                                             ; Integer PLL                                                                                                                  ;
;     -- PLL Location                                                                                                         ; FRACTIONALPLL_X68_Y1_N0                                                                                                      ;
;     -- PLL Feedback clock type                                                                                              ; none                                                                                                                         ;
;     -- PLL Bandwidth                                                                                                        ; Auto                                                                                                                         ;
;         -- PLL Bandwidth Range                                                                                              ; 800000 to 400000 Hz                                                                                                          ;
;     -- Reference Clock Frequency                                                                                            ; 50.0 MHz                                                                                                                     ;
;     -- Reference Clock Sourced by                                                                                           ; Dedicated Pin                                                                                                                ;
;     -- PLL VCO Frequency                                                                                                    ; 660.0 MHz                                                                                                                    ;
;     -- PLL Operation Mode                                                                                                   ; Direct                                                                                                                       ;
;     -- PLL Freq Min Lock                                                                                                    ; 45.454546 MHz                                                                                                                ;
;     -- PLL Freq Max Lock                                                                                                    ; 121.212121 MHz                                                                                                               ;
;     -- PLL Enable                                                                                                           ; On                                                                                                                           ;
;     -- PLL Fractional Division                                                                                              ; N/A                                                                                                                          ;
;     -- M Counter                                                                                                            ; 66                                                                                                                           ;
;     -- N Counter                                                                                                            ; 5                                                                                                                            ;
;     -- PLL Refclk Select                                                                                                    ;                                                                                                                              ;
;             -- PLL Refclk Select Location                                                                                   ; PLLREFCLKSELECT_X68_Y7_N0                                                                                                    ;
;             -- PLL Reference Clock Input 0 source                                                                           ; clk_2                                                                                                                        ;
;             -- PLL Reference Clock Input 1 source                                                                           ; ref_clk1                                                                                                                     ;
;             -- ADJPLLIN source                                                                                              ; N/A                                                                                                                          ;
;             -- CORECLKIN source                                                                                             ; N/A                                                                                                                          ;
;             -- IQTXRXCLKIN source                                                                                           ; N/A                                                                                                                          ;
;             -- PLLIQCLKIN source                                                                                            ; N/A                                                                                                                          ;
;             -- RXIQCLKIN source                                                                                             ; N/A                                                                                                                          ;
;             -- CLKIN(0) source                                                                                              ; N/A                                                                                                                          ;
;             -- CLKIN(1) source                                                                                              ; N/A                                                                                                                          ;
;             -- CLKIN(2) source                                                                                              ; CLOCK_50_B5B~input                                                                                                           ;
;             -- CLKIN(3) source                                                                                              ; N/A                                                                                                                          ;
;     -- PLL Output Counter                                                                                                   ;                                                                                                                              ;
;         -- fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_pll0:pll0|pll1~PLL_OUTPUT_COUNTER     ;                                                                                                                              ;
;             -- Output Clock Frequency                                                                                       ; 330.0 MHz                                                                                                                    ;
;             -- Output Clock Location                                                                                        ; PLLOUTPUTCOUNTER_X68_Y2_N1                                                                                                   ;
;             -- C Counter Odd Divider Even Duty Enable                                                                       ; Off                                                                                                                          ;
;             -- Duty Cycle                                                                                                   ; 50.0000                                                                                                                      ;
;             -- Phase Shift                                                                                                  ; 0.000000 degrees                                                                                                             ;
;             -- C Counter                                                                                                    ; 2                                                                                                                            ;
;             -- C Counter PH Mux PRST                                                                                        ; 0                                                                                                                            ;
;             -- C Counter PRST                                                                                               ; 1                                                                                                                            ;
;         -- fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_pll0:pll0|pll5~PLL_OUTPUT_COUNTER     ;                                                                                                                              ;
;             -- Output Clock Frequency                                                                                       ; 165.0 MHz                                                                                                                    ;
;             -- Output Clock Location                                                                                        ; PLLOUTPUTCOUNTER_X68_Y7_N1                                                                                                   ;
;             -- C Counter Odd Divider Even Duty Enable                                                                       ; Off                                                                                                                          ;
;             -- Duty Cycle                                                                                                   ; 50.0000                                                                                                                      ;
;             -- Phase Shift                                                                                                  ; 0.000000 degrees                                                                                                             ;
;             -- C Counter                                                                                                    ; 4                                                                                                                            ;
;             -- C Counter PH Mux PRST                                                                                        ; 0                                                                                                                            ;
;             -- C Counter PRST                                                                                               ; 1                                                                                                                            ;
;         -- fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_pll0:pll0|pll6~PLL_OUTPUT_COUNTER     ;                                                                                                                              ;
;             -- Output Clock Frequency                                                                                       ; 66.0 MHz                                                                                                                     ;
;             -- Output Clock Location                                                                                        ; PLLOUTPUTCOUNTER_X68_Y8_N1                                                                                                   ;
;             -- C Counter Odd Divider Even Duty Enable                                                                       ; Off                                                                                                                          ;
;             -- Duty Cycle                                                                                                   ; 50.0000                                                                                                                      ;
;             -- Phase Shift                                                                                                  ; 355.500000 degrees                                                                                                           ;
;             -- C Counter                                                                                                    ; 10                                                                                                                           ;
;             -- C Counter PH Mux PRST                                                                                        ; 7                                                                                                                            ;
;             -- C Counter PRST                                                                                               ; 10                                                                                                                           ;
;         -- fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_pll0:pll0|pll7~PLL_OUTPUT_COUNTER     ;                                                                                                                              ;
;             -- Output Clock Frequency                                                                                       ; 22.0 MHz                                                                                                                     ;
;             -- Output Clock Location                                                                                        ; PLLOUTPUTCOUNTER_X68_Y0_N1                                                                                                   ;
;             -- C Counter Odd Divider Even Duty Enable                                                                       ; Off                                                                                                                          ;
;             -- Duty Cycle                                                                                                   ; 50.0000                                                                                                                      ;
;             -- Phase Shift                                                                                                  ; 0.000000 degrees                                                                                                             ;
;             -- C Counter                                                                                                    ; 30                                                                                                                           ;
;             -- C Counter PH Mux PRST                                                                                        ; 0                                                                                                                            ;
;             -- C Counter PRST                                                                                               ; 1                                                                                                                            ;
;         -- fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_pll0:pll0|pll3~PLL_OUTPUT_COUNTER     ;                                                                                                                              ;
;             -- Output Clock Frequency                                                                                       ; 330.0 MHz                                                                                                                    ;
;             -- Output Clock Location                                                                                        ; PLLOUTPUTCOUNTER_X68_Y1_N1                                                                                                   ;
;             -- C Counter Odd Divider Even Duty Enable                                                                       ; Off                                                                                                                          ;
;             -- Duty Cycle                                                                                                   ; 50.0000                                                                                                                      ;
;             -- Phase Shift                                                                                                  ; 270.000000 degrees                                                                                                           ;
;             -- C Counter                                                                                                    ; 2                                                                                                                            ;
;             -- C Counter PH Mux PRST                                                                                        ; 4                                                                                                                            ;
;             -- C Counter PRST                                                                                               ; 2                                                                                                                            ;
;         -- fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_pll0:pll0|pll6_phy~PLL_OUTPUT_COUNTER ;                                                                                                                              ;
;             -- Output Clock Frequency                                                                                       ; 66.0 MHz                                                                                                                     ;
;             -- Output Clock Location                                                                                        ; PLLOUTPUTCOUNTER_X68_Y3_N1                                                                                                   ;
;             -- C Counter Odd Divider Even Duty Enable                                                                       ; Off                                                                                                                          ;
;             -- Duty Cycle                                                                                                   ; 50.0000                                                                                                                      ;
;             -- Phase Shift                                                                                                  ; 355.500000 degrees                                                                                                           ;
;             -- C Counter                                                                                                    ; 10                                                                                                                           ;
;             -- C Counter PH Mux PRST                                                                                        ; 7                                                                                                                            ;
;             -- C Counter PRST                                                                                               ; 10                                                                                                                           ;
;                                                                                                                             ;                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                                          ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                  ; Entity Name                                                          ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+--------------+
; |C5G_BSOD                                                                                                                                           ; 2738.5 (41.6)        ; 3477.0 (44.1)                    ; 763.5 (2.5)                                       ; 25.0 (0.0)                       ; 40.0 (0.0)           ; 3815 (78)           ; 4208 (71)                 ; 200 (200)     ; 571392            ; 73    ; 0          ; 170  ; 0            ; |C5G_BSOD                                                                                                                                                                                                                                                                                                                                            ; C5G_BSOD                                                             ; work         ;
;    |ALTCLKCTRL:altclk|                                                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|ALTCLKCTRL:altclk                                                                                                                                                                                                                                                                                                                          ; ALTCLKCTRL                                                           ; ALTCLKCTRL   ;
;       |ALTCLKCTRL_altclkctrl_0:altclkctrl_0|                                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|ALTCLKCTRL:altclk|ALTCLKCTRL_altclkctrl_0:altclkctrl_0                                                                                                                                                                                                                                                                                     ; ALTCLKCTRL_altclkctrl_0                                              ; ALTCLKCTRL   ;
;          |ALTCLKCTRL_altclkctrl_0_sub:ALTCLKCTRL_altclkctrl_0_sub_component|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|ALTCLKCTRL:altclk|ALTCLKCTRL_altclkctrl_0:altclkctrl_0|ALTCLKCTRL_altclkctrl_0_sub:ALTCLKCTRL_altclkctrl_0_sub_component                                                                                                                                                                                                                   ; ALTCLKCTRL_altclkctrl_0_sub                                          ; ALTCLKCTRL   ;
;    |Avalon_bus_RW_Test:fpga_lpddr2_Verify|                                                                                                          ; 27.7 (27.7)          ; 38.1 (38.1)                      ; 10.4 (10.4)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (41)             ; 63 (63)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|Avalon_bus_RW_Test:fpga_lpddr2_Verify                                                                                                                                                                                                                                                                                                      ; Avalon_bus_RW_Test                                                   ; work         ;
;    |fpga_lpddr2:fpga_lpddr2_inst|                                                                                                                   ; 1641.9 (0.0)         ; 1914.2 (0.0)                     ; 297.3 (0.0)                                       ; 25.0 (0.0)                       ; 40.0 (0.0)           ; 2365 (0)            ; 1644 (0)                  ; 0 (0)         ; 116736            ; 18    ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst                                                                                                                                                                                                                                                                                                               ; fpga_lpddr2                                                          ; fpga_lpddr2  ;
;       |fpga_lpddr2_0002:fpga_lpddr2_inst|                                                                                                           ; 1641.9 (0.0)         ; 1914.2 (0.0)                     ; 297.3 (0.0)                                       ; 25.0 (0.0)                       ; 40.0 (0.0)           ; 2365 (0)            ; 1644 (0)                  ; 0 (0)         ; 116736            ; 18    ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst                                                                                                                                                                                                                                                                             ; fpga_lpddr2_0002                                                     ; fpga_lpddr2  ;
;          |altera_mem_if_dll_cyclonev:dll0|                                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_dll_cyclonev:dll0                                                                                                                                                                                                                                             ; altera_mem_if_dll_cyclonev                                           ; fpga_lpddr2  ;
;          |altera_mem_if_hard_memory_controller_top_cyclonev:c0|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                                                                                                                                                                                        ; altera_mem_if_hard_memory_controller_top_cyclonev                    ; fpga_lpddr2  ;
;          |altera_mem_if_oct_cyclonev:oct0|                                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0                                                                                                                                                                                                                                             ; altera_mem_if_oct_cyclonev                                           ; fpga_lpddr2  ;
;          |fpga_lpddr2_p0:p0|                                                                                                                        ; 6.3 (0.0)            ; 15.1 (0.0)                       ; 8.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 29 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0                                                                                                                                                                                                                                                           ; fpga_lpddr2_p0                                                       ; fpga_lpddr2  ;
;             |fpga_lpddr2_p0_acv_hard_memphy:umemphy|                                                                                                ; 6.3 (6.0)            ; 15.1 (6.5)                       ; 8.8 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (12)             ; 29 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy                                                                                                                                                                                                                    ; fpga_lpddr2_p0_acv_hard_memphy                                       ; fpga_lpddr2  ;
;                |fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads                                                                                                                                                                           ; fpga_lpddr2_p0_acv_hard_io_pads                                      ; fpga_lpddr2  ;
;                   |fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads                                                                                                                      ; fpga_lpddr2_p0_acv_hard_addr_cmd_pads                                ; fpga_lpddr2  ;
;                      |altddio_out:clock_gen[0].umem_ck_pad|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad                                                                                 ; altddio_out                                                          ; work         ;
;                         |ddio_out_uqe:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated                                                     ; ddio_out_uqe                                                         ; work         ;
;                      |fpga_lpddr2_p0_acv_ldc:address_gen[0].acv_ac_ldc|                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[0].acv_ac_ldc                                                                     ; fpga_lpddr2_p0_acv_ldc                                               ; fpga_lpddr2  ;
;                      |fpga_lpddr2_p0_acv_ldc:address_gen[14].acv_ac_ldc|                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[14].acv_ac_ldc                                                                    ; fpga_lpddr2_p0_acv_ldc                                               ; fpga_lpddr2  ;
;                      |fpga_lpddr2_p0_acv_ldc:address_gen[8].acv_ac_ldc|                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[8].acv_ac_ldc                                                                     ; fpga_lpddr2_p0_acv_ldc                                               ; fpga_lpddr2  ;
;                      |fpga_lpddr2_p0_clock_pair_generator:clock_gen[0].uclk_generator|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_clock_pair_generator:clock_gen[0].uclk_generator                                                      ; fpga_lpddr2_p0_clock_pair_generator                                  ; fpga_lpddr2  ;
;                      |fpga_lpddr2_p0_generic_ddio:uaddress_pad|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_generic_ddio:uaddress_pad                                                                             ; fpga_lpddr2_p0_generic_ddio                                          ; fpga_lpddr2  ;
;                      |fpga_lpddr2_p0_generic_ddio:ucmd_pad|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_generic_ddio:ucmd_pad                                                                                 ; fpga_lpddr2_p0_generic_ddio                                          ; fpga_lpddr2  ;
;                   |fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                                                                                          ; fpga_lpddr2_p0_altdqdqs                                              ; fpga_lpddr2  ;
;                      |altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst                                                       ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2                   ; fpga_lpddr2  ;
;                   |fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs                                                                                                                          ; fpga_lpddr2_p0_altdqdqs                                              ; fpga_lpddr2  ;
;                      |altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst                                                       ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2                   ; fpga_lpddr2  ;
;                   |fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs                                                                                                                          ; fpga_lpddr2_p0_altdqdqs                                              ; fpga_lpddr2  ;
;                      |altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst                                                       ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2                   ; fpga_lpddr2  ;
;                   |fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs                                                                                                                          ; fpga_lpddr2_p0_altdqdqs                                              ; fpga_lpddr2  ;
;                      |altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst                                                       ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2                   ; fpga_lpddr2  ;
;                |fpga_lpddr2_p0_acv_ldc:memphy_ldc|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_ldc:memphy_ldc                                                                                                                                                                                  ; fpga_lpddr2_p0_acv_ldc                                               ; fpga_lpddr2  ;
;                |fpga_lpddr2_p0_reset:ureset|                                                                                                        ; 0.3 (0.3)            ; 8.6 (0.3)                        ; 8.3 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (1)               ; 17 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_reset:ureset                                                                                                                                                                                        ; fpga_lpddr2_p0_reset                                                 ; fpga_lpddr2  ;
;                   |fpga_lpddr2_p0_reset_sync:ureset_avl_clk|                                                                                        ; 0.0 (0.0)            ; 0.8 (0.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_reset:ureset|fpga_lpddr2_p0_reset_sync:ureset_avl_clk                                                                                                                                               ; fpga_lpddr2_p0_reset_sync                                            ; fpga_lpddr2  ;
;                   |fpga_lpddr2_p0_reset_sync:ureset_scc_clk|                                                                                        ; 0.0 (0.0)            ; 7.5 (7.5)                        ; 7.5 (7.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_reset:ureset|fpga_lpddr2_p0_reset_sync:ureset_scc_clk                                                                                                                                               ; fpga_lpddr2_p0_reset_sync                                            ; fpga_lpddr2  ;
;          |fpga_lpddr2_pll0:pll0|                                                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_pll0:pll0                                                                                                                                                                                                                                                       ; fpga_lpddr2_pll0                                                     ; fpga_lpddr2  ;
;          |fpga_lpddr2_s0:s0|                                                                                                                        ; 1635.7 (0.0)         ; 1899.1 (0.0)                     ; 288.4 (0.0)                                       ; 25.0 (0.0)                       ; 40.0 (0.0)           ; 2350 (0)            ; 1615 (0)                  ; 0 (0)         ; 116736            ; 18    ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0                                                                                                                                                                                                                                                           ; fpga_lpddr2_s0                                                       ; fpga_lpddr2  ;
;             |altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|                                                                                ; 262.5 (262.1)        ; 300.6 (300.3)                    ; 43.6 (43.6)                                       ; 5.5 (5.5)                        ; 0.0 (0.0)            ; 421 (421)           ; 333 (332)                 ; 0 (0)         ; 2048              ; 2     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst                                                                                                                                                                                                    ; altera_mem_if_sequencer_cpu_cv_synth_cpu_inst                        ; fpga_lpddr2  ;
;                |altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a| ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a                                                                 ; altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module ; fpga_lpddr2  ;
;                   |altsyncram:the_altsyncram|                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram                                       ; altsyncram                                                           ; work         ;
;                      |altsyncram_mri1:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram|altsyncram_mri1:auto_generated        ; altsyncram_mri1                                                      ; work         ;
;                |altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b| ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b                                                                 ; altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module ; fpga_lpddr2  ;
;                   |altsyncram:the_altsyncram|                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b|altsyncram:the_altsyncram                                       ; altsyncram                                                           ; work         ;
;                      |altsyncram_mri1:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b|altsyncram:the_altsyncram|altsyncram_mri1:auto_generated        ; altsyncram_mri1                                                      ; work         ;
;                |altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench|              ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench                                                                              ; altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench             ; fpga_lpddr2  ;
;             |altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|                                                                             ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 114688            ; 16    ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem                                                                                                                                                                                                 ; altera_mem_if_sequencer_mem_no_ifdef_params                          ; fpga_lpddr2  ;
;                |altsyncram:the_altsyncram|                                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 114688            ; 16    ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram                                                                                                                                                                       ; altsyncram                                                           ; work         ;
;                   |altsyncram_2mj1:auto_generated|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 114688            ; 16    ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram|altsyncram_2mj1:auto_generated                                                                                                                                        ; altsyncram_2mj1                                                      ; work         ;
;             |altera_mem_if_sequencer_rst:sequencer_rst|                                                                                             ; 4.7 (4.7)            ; 7.0 (7.0)                        ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst                                                                                                                                                                                                                 ; altera_mem_if_sequencer_rst                                          ; fpga_lpddr2  ;
;             |altera_mem_if_simple_avalon_mm_bridge:hphy_bridge|                                                                                     ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_simple_avalon_mm_bridge:hphy_bridge                                                                                                                                                                                                         ; altera_mem_if_simple_avalon_mm_bridge                                ; fpga_lpddr2  ;
;             |fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|                                                                                    ; 185.7 (0.0)          ; 219.7 (0.0)                      ; 37.0 (0.0)                                        ; 3.0 (0.0)                        ; 0.0 (0.0)            ; 348 (0)             ; 102 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                        ; fpga_lpddr2_s0_mm_interconnect_0                                     ; fpga_lpddr2  ;
;                |altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|                                                                                ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo                                                                                                                                                    ; altera_avalon_sc_fifo                                                ; fpga_lpddr2  ;
;                |altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|                                                                              ; 3.2 (3.2)            ; 3.8 (3.8)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo                                                                                                                                                  ; altera_avalon_sc_fifo                                                ; fpga_lpddr2  ;
;                |altera_avalon_sc_fifo:sequencer_trk_mgr_inst_trks_agent_rsp_fifo|                                                                   ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_trk_mgr_inst_trks_agent_rsp_fifo                                                                                                                                       ; altera_avalon_sc_fifo                                                ; fpga_lpddr2  ;
;                |altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo|                                                                              ; 6.3 (6.3)            ; 7.2 (7.2)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo                                                                                                                                                  ; altera_avalon_sc_fifo                                                ; fpga_lpddr2  ;
;                |altera_merlin_master_agent:cpu_inst_data_master_agent|                                                                              ; -0.2 (-0.2)          ; 0.4 (0.4)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_data_master_agent                                                                                                                                                  ; altera_merlin_master_agent                                           ; fpga_lpddr2  ;
;                |altera_merlin_master_translator:cpu_inst_data_master_translator|                                                                    ; 7.0 (7.0)            ; 8.5 (8.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_data_master_translator                                                                                                                                        ; altera_merlin_master_translator                                      ; fpga_lpddr2  ;
;                |altera_merlin_master_translator:cpu_inst_instruction_master_translator|                                                             ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_instruction_master_translator                                                                                                                                 ; altera_merlin_master_translator                                      ; fpga_lpddr2  ;
;                |altera_merlin_master_translator:sequencer_trk_mgr_inst_trkm_translator|                                                             ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:sequencer_trk_mgr_inst_trkm_translator                                                                                                                                 ; altera_merlin_master_translator                                      ; fpga_lpddr2  ;
;                |altera_merlin_slave_agent:hphy_bridge_s0_agent|                                                                                     ; 4.7 (4.7)            ; 4.7 (4.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hphy_bridge_s0_agent                                                                                                                                                         ; altera_merlin_slave_agent                                            ; fpga_lpddr2  ;
;                |altera_merlin_slave_agent:sequencer_mem_s1_agent|                                                                                   ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_mem_s1_agent                                                                                                                                                       ; altera_merlin_slave_agent                                            ; fpga_lpddr2  ;
;                |altera_merlin_slave_agent:sequencer_trk_mgr_inst_trks_agent|                                                                        ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_trk_mgr_inst_trks_agent                                                                                                                                            ; altera_merlin_slave_agent                                            ; fpga_lpddr2  ;
;                |altera_merlin_slave_translator:hphy_bridge_s0_translator|                                                                           ; 1.7 (1.7)            ; 16.5 (16.5)                      ; 15.0 (15.0)                                       ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 2 (2)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hphy_bridge_s0_translator                                                                                                                                               ; altera_merlin_slave_translator                                       ; fpga_lpddr2  ;
;                |altera_merlin_slave_translator:sequencer_mem_s1_translator|                                                                         ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_mem_s1_translator                                                                                                                                             ; altera_merlin_slave_translator                                       ; fpga_lpddr2  ;
;                |altera_merlin_slave_translator:sequencer_trk_mgr_inst_trks_translator|                                                              ; 12.9 (12.9)          ; 13.3 (13.3)                      ; 2.0 (2.0)                                         ; 1.6 (1.6)                        ; 0.0 (0.0)            ; 4 (4)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_trk_mgr_inst_trks_translator                                                                                                                                  ; altera_merlin_slave_translator                                       ; fpga_lpddr2  ;
;                |fpga_lpddr2_s0_mm_interconnect_0_cmd_demux:cmd_demux|                                                                               ; 7.2 (7.2)            ; 7.5 (7.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                   ; fpga_lpddr2_s0_mm_interconnect_0_cmd_demux                           ; fpga_lpddr2  ;
;                |fpga_lpddr2_s0_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                       ; 3.7 (3.7)            ; 4.0 (4.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                           ; fpga_lpddr2_s0_mm_interconnect_0_cmd_demux_001                       ; fpga_lpddr2  ;
;                |fpga_lpddr2_s0_mm_interconnect_0_cmd_demux_001:rsp_demux|                                                                           ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_demux_001:rsp_demux                                                                                                                                               ; fpga_lpddr2_s0_mm_interconnect_0_cmd_demux_001                       ; fpga_lpddr2  ;
;                |fpga_lpddr2_s0_mm_interconnect_0_cmd_demux_001:rsp_demux_001|                                                                       ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_demux_001:rsp_demux_001                                                                                                                                           ; fpga_lpddr2_s0_mm_interconnect_0_cmd_demux_001                       ; fpga_lpddr2  ;
;                |fpga_lpddr2_s0_mm_interconnect_0_cmd_demux_001:rsp_demux_002|                                                                       ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_demux_001:rsp_demux_002                                                                                                                                           ; fpga_lpddr2_s0_mm_interconnect_0_cmd_demux_001                       ; fpga_lpddr2  ;
;                |fpga_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux|                                                                                   ; 31.5 (29.2)          ; 38.4 (35.4)                      ; 6.9 (6.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 73 (69)             ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                       ; fpga_lpddr2_s0_mm_interconnect_0_cmd_mux                             ; fpga_lpddr2  ;
;                   |altera_merlin_arbitrator:arb|                                                                                                    ; 2.3 (1.7)            ; 3.0 (2.0)                        ; 0.7 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (3)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                          ; altera_merlin_arbitrator                                             ; fpga_lpddr2  ;
;                      |altera_merlin_arb_adder:adder|                                                                                                ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                            ; altera_merlin_arb_adder                                              ; fpga_lpddr2  ;
;                |fpga_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux_001|                                                                               ; 31.3 (25.3)          ; 32.6 (26.1)                      ; 1.8 (1.3)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 58 (51)             ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                   ; fpga_lpddr2_s0_mm_interconnect_0_cmd_mux                             ; fpga_lpddr2  ;
;                   |altera_merlin_arbitrator:arb|                                                                                                    ; 6.0 (5.0)            ; 6.5 (5.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (6)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                      ; altera_merlin_arbitrator                                             ; fpga_lpddr2  ;
;                      |altera_merlin_arb_adder:adder|                                                                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                        ; altera_merlin_arb_adder                                              ; fpga_lpddr2  ;
;                |fpga_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux_002|                                                                               ; 25.0 (23.5)          ; 26.5 (24.2)                      ; 1.5 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 55 (51)             ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                   ; fpga_lpddr2_s0_mm_interconnect_0_cmd_mux                             ; fpga_lpddr2  ;
;                   |altera_merlin_arbitrator:arb|                                                                                                    ; 1.5 (1.5)            ; 2.3 (2.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                      ; altera_merlin_arbitrator                                             ; fpga_lpddr2  ;
;                |fpga_lpddr2_s0_mm_interconnect_0_router:router|                                                                                     ; 3.8 (3.8)            ; 3.8 (3.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_router:router                                                                                                                                                         ; fpga_lpddr2_s0_mm_interconnect_0_router                              ; fpga_lpddr2  ;
;                |fpga_lpddr2_s0_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                   ; 25.6 (25.6)          ; 26.7 (26.7)                      ; 1.8 (1.8)                                         ; 0.8 (0.8)                        ; 0.0 (0.0)            ; 49 (49)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                       ; fpga_lpddr2_s0_mm_interconnect_0_rsp_mux                             ; fpga_lpddr2  ;
;                |fpga_lpddr2_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                           ; 9.8 (9.8)            ; 14.5 (14.5)                      ; 4.7 (4.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                               ; fpga_lpddr2_s0_mm_interconnect_0_rsp_mux_001                         ; fpga_lpddr2  ;
;             |fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|                                                                                    ; 28.9 (0.0)           ; 29.3 (0.0)                       ; 1.2 (0.0)                                         ; 0.8 (0.0)                        ; 0.0 (0.0)            ; 39 (0)              ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                        ; fpga_lpddr2_s0_mm_interconnect_1                                     ; fpga_lpddr2  ;
;                |altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|                                                                   ; 3.2 (3.2)            ; 3.5 (3.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo                                                                                                                                       ; altera_avalon_sc_fifo                                                ; fpga_lpddr2  ;
;                |altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|                                                                    ; 2.4 (2.4)            ; 2.6 (2.6)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo                                                                                                                                        ; altera_avalon_sc_fifo                                                ; fpga_lpddr2  ;
;                |altera_merlin_slave_agent:sequencer_reg_file_inst_avl_agent|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sequencer_reg_file_inst_avl_agent                                                                                                                                            ; altera_merlin_slave_agent                                            ; fpga_lpddr2  ;
;                |altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent|                                                                         ; 1.7 (1.7)            ; 2.0 (2.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent                                                                                                                                             ; altera_merlin_slave_agent                                            ; fpga_lpddr2  ;
;                |altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|                                                              ; 0.3 (0.3)            ; 1.0 (1.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator                                                                                                                                  ; altera_merlin_slave_translator                                       ; fpga_lpddr2  ;
;                |altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator|                                                               ; 8.5 (8.5)            ; 8.5 (8.5)                        ; 0.8 (0.8)                                         ; 0.8 (0.8)                        ; 0.0 (0.0)            ; 7 (7)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator                                                                                                                                   ; altera_merlin_slave_translator                                       ; fpga_lpddr2  ;
;                |altera_merlin_traffic_limiter:trk_mm_bridge_m0_limiter|                                                                             ; 4.5 (4.5)            ; 4.5 (4.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:trk_mm_bridge_m0_limiter                                                                                                                                                 ; altera_merlin_traffic_limiter                                        ; fpga_lpddr2  ;
;                |fpga_lpddr2_s0_mm_interconnect_1_cmd_demux:cmd_demux|                                                                               ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|fpga_lpddr2_s0_mm_interconnect_1_cmd_demux:cmd_demux                                                                                                                                                   ; fpga_lpddr2_s0_mm_interconnect_1_cmd_demux                           ; fpga_lpddr2  ;
;                |fpga_lpddr2_s0_mm_interconnect_1_router:router|                                                                                     ; 5.2 (5.2)            ; 5.2 (5.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|fpga_lpddr2_s0_mm_interconnect_1_router:router                                                                                                                                                         ; fpga_lpddr2_s0_mm_interconnect_1_router                              ; fpga_lpddr2  ;
;             |sequencer_reg_file:sequencer_reg_file_inst|                                                                                            ; 27.0 (5.8)           ; 27.6 (6.2)                       ; 0.6 (0.3)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 9 (9)               ; 9 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst                                                                                                                                                                                                                ; sequencer_reg_file                                                   ; fpga_lpddr2  ;
;                |altsyncram:altsyncram_component|                                                                                                    ; 21.2 (0.0)           ; 21.4 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component                                                                                                                                                                                ; altsyncram                                                           ; work         ;
;                   |altsyncram_c9v1:auto_generated|                                                                                                  ; 21.2 (21.2)          ; 21.4 (21.4)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated                                                                                                                                                 ; altsyncram_c9v1                                                      ; work         ;
;             |sequencer_scc_mgr:sequencer_scc_mgr_inst|                                                                                              ; 343.3 (305.8)        ; 391.4 (347.0)                    ; 50.0 (43.0)                                       ; 1.8 (1.8)                        ; 20.0 (0.0)           ; 473 (447)           ; 335 (310)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst                                                                                                                                                                                                                  ; sequencer_scc_mgr                                                    ; fpga_lpddr2  ;
;                |sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|                                                                             ; 6.9 (6.3)            ; 11.8 (11.2)                      ; 4.8 (4.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (3)               ; 25 (25)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper                                                                                                                                                           ; sequencer_scc_acv_wrapper                                            ; fpga_lpddr2  ;
;                   |sequencer_scc_acv_phase_decode:sequencer_scc_phase_decode_dqe_inst|                                                              ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|sequencer_scc_acv_phase_decode:sequencer_scc_phase_decode_dqe_inst                                                                                        ; sequencer_scc_acv_phase_decode                                       ; fpga_lpddr2  ;
;                |sequencer_scc_reg_file:sequencer_scc_reg_file_inst|                                                                                 ; 30.5 (0.0)           ; 32.7 (0.0)                       ; 2.2 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 21 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst                                                                                                                                                               ; sequencer_scc_reg_file                                               ; fpga_lpddr2  ;
;                   |altdpram:altdpram_component|                                                                                                     ; 30.5 (0.0)           ; 32.7 (0.0)                       ; 2.2 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 21 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component                                                                                                                                   ; altdpram                                                             ; work         ;
;                      |dpram_k3s1:auto_generated|                                                                                                    ; 30.5 (20.0)          ; 32.7 (20.0)                      ; 2.2 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 21 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated                                                                                                         ; dpram_k3s1                                                           ; work         ;
;                         |decode_5la:wr_decode|                                                                                                      ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|decode_5la:wr_decode                                                                                    ; decode_5la                                                           ; work         ;
;                         |mux_7hb:rd_mux|                                                                                                            ; 10.0 (10.0)          ; 11.7 (11.7)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|mux_7hb:rd_mux                                                                                          ; mux_7hb                                                              ; work         ;
;             |sequencer_trk_mgr:sequencer_trk_mgr_inst|                                                                                              ; 781.8 (781.8)        ; 921.7 (921.7)                    ; 153.8 (153.8)                                     ; 13.9 (13.9)                      ; 0.0 (0.0)            ; 1048 (1048)         ; 787 (787)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst                                                                                                                                                                                                                  ; sequencer_trk_mgr                                                    ; fpga_lpddr2  ;
;    |hdmi_rx_ctrl:hdmi_rx|                                                                                                                           ; 18.5 (16.2)          ; 18.5 (16.3)                      ; 0.0 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (30)             ; 29 (25)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|hdmi_rx_ctrl:hdmi_rx                                                                                                                                                                                                                                                                                                                       ; hdmi_rx_ctrl                                                         ; work         ;
;       |i2c_master_byte_ctrl:i2c_controller|                                                                                                         ; 2.3 (0.0)            ; 2.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller                                                                                                                                                                                                                                                                                   ; i2c_master_byte_ctrl                                                 ; work         ;
;          |i2c_master_bit_ctrl:bit_controller|                                                                                                       ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller                                                                                                                                                                                                                                                ; i2c_master_bit_ctrl                                                  ; work         ;
;    |hdmi_tx_ctrl:hdmi_tx|                                                                                                                           ; 146.0 (70.2)         ; 167.0 (82.3)                     ; 21.0 (12.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 230 (106)           ; 148 (43)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|hdmi_tx_ctrl:hdmi_tx                                                                                                                                                                                                                                                                                                                       ; hdmi_tx_ctrl                                                         ; work         ;
;       |hdmi_tx_setup:setupmem|                                                                                                                      ; 8.3 (8.3)            ; 9.7 (9.7)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|hdmi_tx_ctrl:hdmi_tx|hdmi_tx_setup:setupmem                                                                                                                                                                                                                                                                                                ; hdmi_tx_setup                                                        ; work         ;
;       |i2c_master_byte_ctrl:i2c_controller|                                                                                                         ; 67.5 (23.2)          ; 75.0 (24.8)                      ; 7.5 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 107 (34)            ; 88 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller                                                                                                                                                                                                                                                                                   ; i2c_master_byte_ctrl                                                 ; work         ;
;          |i2c_master_bit_ctrl:bit_controller|                                                                                                       ; 44.3 (44.3)          ; 50.3 (50.3)                      ; 5.9 (5.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 73 (73)             ; 55 (55)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller                                                                                                                                                                                                                                                ; i2c_master_bit_ctrl                                                  ; work         ;
;    |hdmi_tx_pll:pll|                                                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|hdmi_tx_pll:pll                                                                                                                                                                                                                                                                                                                            ; hdmi_tx_pll                                                          ; hdmi_tx_pll  ;
;       |hdmi_tx_pll_0002:hdmi_tx_pll_inst|                                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|hdmi_tx_pll:pll|hdmi_tx_pll_0002:hdmi_tx_pll_inst                                                                                                                                                                                                                                                                                          ; hdmi_tx_pll_0002                                                     ; hdmi_tx_pll  ;
;          |altera_pll:altera_pll_i|                                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|hdmi_tx_pll:pll|hdmi_tx_pll_0002:hdmi_tx_pll_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                  ; altera_pll                                                           ; work         ;
;    |sld_hub:auto_hub|                                                                                                                               ; 63.5 (0.5)           ; 72.5 (0.5)                       ; 9.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 91 (1)              ; 94 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                                                              ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|             ; 63.0 (0.0)           ; 72.0 (0.0)                       ; 9.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 90 (0)              ; 94 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input                                          ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                                       ; 63.0 (0.0)           ; 72.0 (0.0)                       ; 9.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 90 (0)              ; 94 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                                                          ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                                   ; 63.0 (1.1)           ; 72.0 (2.8)                       ; 9.0 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 90 (1)              ; 94 (5)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab                                              ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                                        ; 61.9 (0.0)           ; 69.2 (0.0)                       ; 7.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 89 (0)              ; 89 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric                                    ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                                    ; 61.9 (41.7)          ; 69.2 (47.7)                      ; 7.3 (6.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 89 (56)             ; 89 (58)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                                                         ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                                      ; 9.3 (9.3)            ; 10.8 (10.8)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                                                           ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                                    ; 10.7 (10.7)          ; 10.7 (10.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                                                       ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                                 ; 564.5 (25.1)         ; 961.0 (87.4)                     ; 396.5 (62.3)                                      ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 570 (2)             ; 1866 (196)                ; 0 (0)         ; 405504            ; 50    ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                                                        ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                                       ; 539.4 (0.0)          ; 873.6 (0.0)                      ; 334.2 (0.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 568 (0)             ; 1670 (0)                  ; 0 (0)         ; 405504            ; 50    ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                                                   ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                                   ; 539.4 (82.8)         ; 873.6 (242.6)                    ; 334.2 (159.8)                                     ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 568 (67)            ; 1670 (481)                ; 0 (0)         ; 405504            ; 50    ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb                                                  ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                                        ; 13.5 (12.8)          ; 32.7 (31.7)                      ; 19.2 (18.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 76 (76)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                                                             ; work         ;
;                |lpm_decode:wdecoder|                                                                                                                ; 0.7 (0.0)            ; 1.0 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                                                           ; work         ;
;                   |decode_vnf:auto_generated|                                                                                                       ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                   ; decode_vnf                                                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 405504            ; 50    ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                                                           ; work         ;
;                |altsyncram_c884:auto_generated|                                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 405504            ; 50    ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c884:auto_generated                                                                                                                                                 ; altsyncram_c884                                                      ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                                        ; 2.1 (2.1)            ; 4.6 (4.6)                        ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                                                         ; work         ;
;             |lpm_shiftreg:status_register|                                                                                                          ; 9.0 (9.0)            ; 10.0 (10.0)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                                                         ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                               ; 3.2 (3.2)            ; 8.2 (8.2)                        ; 5.0 (5.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                                                        ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                            ; 43.0 (43.0)          ; 52.2 (52.2)                      ; 9.2 (9.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 75 (75)             ; 69 (69)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                                                   ; work         ;
;             |sld_ela_control:ela_control|                                                                                                           ; 267.6 (0.8)          ; 401.1 (2.1)                      ; 133.6 (1.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 337 (2)             ; 816 (4)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                                                      ; work         ;
;                |lpm_shiftreg:\storage_on_enable_bit:trigger_condition_deserialize|                                                                  ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_on_enable_bit:trigger_condition_deserialize                                                                                                                                  ; lpm_shiftreg                                                         ; work         ;
;                |lpm_shiftreg:\storage_transition:transition_detector_setup_bits|                                                                    ; 27.5 (27.5)          ; 42.4 (42.4)                      ; 14.9 (14.9)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 103 (103)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits                                                                                                                                    ; lpm_shiftreg                                                         ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                            ; 1.0 (1.0)            ; 1.8 (1.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                                                         ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                             ; 108.2 (0.0)          ; 224.3 (0.0)                      ; 116.1 (0.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 98 (0)              ; 497 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger                                    ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                                      ; 31.0 (31.0)          ; 120.3 (120.3)                    ; 89.3 (89.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 301 (301)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                                                         ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                                  ; 77.2 (0.0)           ; 104.0 (0.0)                      ; 26.9 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 98 (0)              ; 196 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                                        ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                                       ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                                       ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                                       ; 1.0 (1.0)            ; 1.1 (1.1)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                                       ; 0.5 (0.5)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                                       ; 0.9 (0.9)            ; 1.1 (1.1)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                                       ; 1.1 (1.1)            ; 1.1 (1.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                                       ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                                       ; 1.1 (1.1)            ; 1.3 (1.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                                       ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                                       ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                                        ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                                       ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                                       ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                                       ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                                       ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                                       ; 1.0 (1.0)            ; 1.3 (1.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                                       ; 0.3 (0.3)            ; 1.3 (1.3)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                                       ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                                       ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                                       ; 0.5 (0.5)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                                       ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                                        ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                                       ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                                       ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                                       ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                                       ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                                       ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                                       ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                                       ; 0.5 (0.5)            ; 1.1 (1.1)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                                       ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                                       ; 0.5 (0.5)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                                       ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                                        ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                                       ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                                       ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                                       ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                                       ; 0.5 (0.5)            ; 1.1 (1.1)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                                       ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                                       ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                                       ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                                       ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                                       ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                                       ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                                        ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                                       ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                                       ; 1.0 (1.0)            ; 1.3 (1.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                                       ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                                       ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                                       ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                                       ; 1.1 (1.1)            ; 1.1 (1.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                                       ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                                       ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                                       ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                                       ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                                        ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                                       ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                                       ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                                       ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                                       ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                                       ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                                       ; 1.0 (1.0)            ; 1.3 (1.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                                       ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                                       ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                                       ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                                       ; 0.8 (0.8)            ; 0.9 (0.9)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                                        ; 1.0 (1.0)            ; 1.3 (1.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                                       ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                                       ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                                       ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                                       ; 0.8 (0.8)            ; 0.9 (0.9)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                                       ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                                       ; 0.5 (0.5)            ; 1.1 (1.1)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                                       ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                                       ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                                       ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                                       ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                                        ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                                       ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                                       ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                                       ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                                       ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                                       ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                                       ; 0.9 (0.9)            ; 0.9 (0.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                                       ; 1.1 (1.1)            ; 1.1 (1.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                                       ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                                       ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                                       ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                                        ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                                       ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                                       ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                                       ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                                       ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                                       ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                                       ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                                       ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                                       ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                                        ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                                                            ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                                      ; 16.3 (13.1)          ; 16.3 (13.1)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 11 (1)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr                                             ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                                         ; 2.5 (2.5)            ; 3.3 (3.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                                                         ; work         ;
;                |sld_transition_detector:\storage_transition:transition_detector|                                                                    ; 113.3 (13.8)         ; 114.0 (14.7)                     ; 0.7 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 216 (20)            ; 196 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector                                                                                                                                    ; sld_transition_detector                                              ; work         ;
;                   |sld_transition_detect:\td:0:td|                                                                                                  ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:0:td                                                                                                     ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:10:td|                                                                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:10:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:11:td|                                                                                                 ; 1.0 (1.0)            ; 1.3 (1.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:11:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:12:td|                                                                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:12:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:13:td|                                                                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:13:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:14:td|                                                                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:14:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:15:td|                                                                                                 ; 1.0 (1.0)            ; 1.3 (1.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:15:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:16:td|                                                                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:16:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:17:td|                                                                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:17:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:18:td|                                                                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:18:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:19:td|                                                                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:19:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:1:td|                                                                                                  ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:1:td                                                                                                     ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:20:td|                                                                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:20:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:21:td|                                                                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:21:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:22:td|                                                                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:22:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:23:td|                                                                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:23:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:24:td|                                                                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:24:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:25:td|                                                                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:25:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:26:td|                                                                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:26:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:27:td|                                                                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:27:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:28:td|                                                                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:28:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:29:td|                                                                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:29:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:2:td|                                                                                                  ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:2:td                                                                                                     ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:30:td|                                                                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:30:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:31:td|                                                                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:31:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:32:td|                                                                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:32:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:33:td|                                                                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:33:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:34:td|                                                                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:34:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:35:td|                                                                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:35:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:36:td|                                                                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:36:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:37:td|                                                                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:37:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:38:td|                                                                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:38:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:39:td|                                                                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:39:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:3:td|                                                                                                  ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:3:td                                                                                                     ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:40:td|                                                                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:40:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:41:td|                                                                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:41:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:42:td|                                                                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:42:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:43:td|                                                                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:43:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:44:td|                                                                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:44:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:45:td|                                                                                                 ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:45:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:46:td|                                                                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:46:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:47:td|                                                                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:47:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:48:td|                                                                                                 ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:48:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:49:td|                                                                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:49:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:4:td|                                                                                                  ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:4:td                                                                                                     ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:50:td|                                                                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:50:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:51:td|                                                                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:51:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:52:td|                                                                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:52:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:53:td|                                                                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:53:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:54:td|                                                                                                 ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:54:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:55:td|                                                                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:55:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:56:td|                                                                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:56:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:57:td|                                                                                                 ; 1.0 (1.0)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:57:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:58:td|                                                                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:58:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:59:td|                                                                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:59:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:5:td|                                                                                                  ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:5:td                                                                                                     ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:60:td|                                                                                                 ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:60:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:61:td|                                                                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:61:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:62:td|                                                                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:62:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:63:td|                                                                                                 ; 1.0 (1.0)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:63:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:64:td|                                                                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:64:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:65:td|                                                                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:65:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:66:td|                                                                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:66:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:67:td|                                                                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:67:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:68:td|                                                                                                 ; 1.0 (1.0)            ; 1.3 (1.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:68:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:69:td|                                                                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:69:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:6:td|                                                                                                  ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:6:td                                                                                                     ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:70:td|                                                                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:70:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:71:td|                                                                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:71:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:72:td|                                                                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:72:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:73:td|                                                                                                 ; 1.0 (1.0)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:73:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:74:td|                                                                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:74:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:75:td|                                                                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:75:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:76:td|                                                                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:76:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:77:td|                                                                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:77:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:78:td|                                                                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:78:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:79:td|                                                                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:79:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:7:td|                                                                                                  ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:7:td                                                                                                     ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:80:td|                                                                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:80:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:81:td|                                                                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:81:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:82:td|                                                                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:82:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:83:td|                                                                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:83:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:84:td|                                                                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:84:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:85:td|                                                                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:85:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:86:td|                                                                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:86:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:87:td|                                                                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:87:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:88:td|                                                                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:88:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:89:td|                                                                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:89:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:8:td|                                                                                                  ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:8:td                                                                                                     ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:90:td|                                                                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:90:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:91:td|                                                                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:91:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:92:td|                                                                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:92:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:93:td|                                                                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:93:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:94:td|                                                                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:94:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:95:td|                                                                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:95:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:96:td|                                                                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:96:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:97:td|                                                                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:97:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:9:td|                                                                                                  ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:9:td                                                                                                     ; sld_transition_detect                                                ; work         ;
;             |sld_gap_detector:\stp_non_zero_ram_gen:gap_detect_on:gap_detector|                                                                     ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_gap_detector:\stp_non_zero_ram_gen:gap_detect_on:gap_detector                                                                                                                                                              ; sld_gap_detector                                                     ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                                      ; 103.2 (6.3)          ; 103.8 (6.8)                      ; 0.7 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 45 (12)             ; 176 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr                                               ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                                          ; 7.8 (0.0)            ; 7.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                                                          ; work         ;
;                   |cntr_f9i:auto_generated|                                                                                                         ; 7.8 (7.8)            ; 7.8 (7.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_f9i:auto_generated                                                             ; cntr_f9i                                                             ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                                   ; 6.0 (0.0)            ; 6.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                                                          ; work         ;
;                   |cntr_82j:auto_generated|                                                                                                         ; 6.0 (6.0)            ; 6.0 (6.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_82j:auto_generated                                                                                      ; cntr_82j                                                             ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                                         ; 6.0 (0.0)            ; 6.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                                                          ; work         ;
;                   |cntr_29i:auto_generated|                                                                                                         ; 6.0 (6.0)            ; 6.0 (6.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_29i:auto_generated                                                                            ; cntr_29i                                                             ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                            ; 2.0 (0.0)            ; 2.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                                                          ; work         ;
;                   |cntr_kri:auto_generated|                                                                                                         ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                               ; cntr_kri                                                             ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                                   ; 12.3 (12.3)          ; 12.5 (12.5)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 25 (25)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                                                         ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                                    ; 49.5 (49.5)          ; 49.7 (49.7)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 99 (99)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                                                         ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                                 ; 13.0 (13.0)          ; 13.0 (13.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 25 (25)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                                                         ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                                 ; 14.3 (14.3)          ; 17.7 (17.7)                      ; 3.3 (3.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                                                           ; work         ;
;    |top_sync_vg_pattern:vg|                                                                                                                         ; 234.8 (4.7)          ; 261.7 (11.7)                     ; 26.8 (7.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 406 (0)             ; 293 (27)                  ; 0 (0)         ; 49152             ; 5     ; 0          ; 0    ; 0            ; |C5G_BSOD|top_sync_vg_pattern:vg                                                                                                                                                                                                                                                                                                                     ; top_sync_vg_pattern                                                  ; work         ;
;       |pattern_vg:pattern_vg|                                                                                                                       ; 193.7 (132.0)        ; 210.5 (144.5)                    ; 16.8 (12.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 342 (236)           ; 204 (123)                 ; 0 (0)         ; 49152             ; 5     ; 0          ; 0    ; 0            ; |C5G_BSOD|top_sync_vg_pattern:vg|pattern_vg:pattern_vg                                                                                                                                                                                                                                                                                               ; pattern_vg                                                           ; work         ;
;          |ca_prng:prng|                                                                                                                             ; 18.5 (18.5)          ; 18.5 (18.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (33)             ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|top_sync_vg_pattern:vg|pattern_vg:pattern_vg|ca_prng:prng                                                                                                                                                                                                                                                                                  ; ca_prng                                                              ; work         ;
;          |fifo:fifo_inst|                                                                                                                           ; 42.7 (0.0)           ; 47.5 (0.0)                       ; 4.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 73 (0)              ; 49 (0)                    ; 0 (0)         ; 49152             ; 5     ; 0          ; 0    ; 0            ; |C5G_BSOD|top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst                                                                                                                                                                                                                                                                                ; fifo                                                                 ; work         ;
;             |scfifo:scfifo_component|                                                                                                               ; 42.7 (0.0)           ; 47.5 (0.0)                       ; 4.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 73 (0)              ; 49 (0)                    ; 0 (0)         ; 49152             ; 5     ; 0          ; 0    ; 0            ; |C5G_BSOD|top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst|scfifo:scfifo_component                                                                                                                                                                                                                                                        ; scfifo                                                               ; work         ;
;                |scfifo_d5a1:auto_generated|                                                                                                         ; 42.7 (0.0)           ; 47.5 (0.0)                       ; 4.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 73 (0)              ; 49 (0)                    ; 0 (0)         ; 49152             ; 5     ; 0          ; 0    ; 0            ; |C5G_BSOD|top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst|scfifo:scfifo_component|scfifo_d5a1:auto_generated                                                                                                                                                                                                                             ; scfifo_d5a1                                                          ; work         ;
;                   |a_dpfifo_0t91:dpfifo|                                                                                                            ; 42.7 (24.0)          ; 47.5 (28.8)                      ; 4.8 (4.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 73 (38)             ; 49 (17)                   ; 0 (0)         ; 49152             ; 5     ; 0          ; 0    ; 0            ; |C5G_BSOD|top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst|scfifo:scfifo_component|scfifo_d5a1:auto_generated|a_dpfifo_0t91:dpfifo                                                                                                                                                                                                        ; a_dpfifo_0t91                                                        ; work         ;
;                      |altsyncram_j9i1:FIFOram|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 49152             ; 5     ; 0          ; 0    ; 0            ; |C5G_BSOD|top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst|scfifo:scfifo_component|scfifo_d5a1:auto_generated|a_dpfifo_0t91:dpfifo|altsyncram_j9i1:FIFOram                                                                                                                                                                                ; altsyncram_j9i1                                                      ; work         ;
;                      |cntr_947:usedw_counter|                                                                                                       ; 6.2 (6.2)            ; 6.5 (6.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst|scfifo:scfifo_component|scfifo_d5a1:auto_generated|a_dpfifo_0t91:dpfifo|cntr_947:usedw_counter                                                                                                                                                                                 ; cntr_947                                                             ; work         ;
;                      |cntr_s3b:rd_ptr_msb|                                                                                                          ; 6.0 (6.0)            ; 6.0 (6.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst|scfifo:scfifo_component|scfifo_d5a1:auto_generated|a_dpfifo_0t91:dpfifo|cntr_s3b:rd_ptr_msb                                                                                                                                                                                    ; cntr_s3b                                                             ; work         ;
;                      |cntr_t3b:wr_ptr|                                                                                                              ; 6.2 (6.2)            ; 6.2 (6.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst|scfifo:scfifo_component|scfifo_d5a1:auto_generated|a_dpfifo_0t91:dpfifo|cntr_t3b:wr_ptr                                                                                                                                                                                        ; cntr_t3b                                                             ; work         ;
;       |sync_vg:sync_vg|                                                                                                                             ; 36.5 (36.5)          ; 39.5 (39.5)                      ; 3.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 64 (64)             ; 62 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G_BSOD|top_sync_vg_pattern:vg|sync_vg:sync_vg                                                                                                                                                                                                                                                                                                     ; sync_vg                                                              ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                                ;
+-----------------+----------+------+------+------+------+------+-------+--------+------------------------+--------------------------+
; Name            ; Pin Type ; D1   ; D3_0 ; D3_1 ; D4   ; D5   ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+-----------------+----------+------+------+------+------+------+-------+--------+------------------------+--------------------------+
; CLOCK_125_p     ; Input    ; --   ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; CLOCK_50_B7A    ; Input    ; --   ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; CLOCK_50_B8A    ; Input    ; --   ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; LEDG[0]         ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDG[1]         ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDG[2]         ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDG[3]         ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDG[4]         ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDG[5]         ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDG[6]         ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDG[7]         ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[0]         ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[1]         ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[2]         ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[3]         ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[4]         ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[5]         ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[6]         ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[7]         ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[8]         ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[9]         ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SW[3]           ; Input    ; --   ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; SW[4]           ; Input    ; --   ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; SW[5]           ; Input    ; --   ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; SW[6]           ; Input    ; --   ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; SW[7]           ; Input    ; --   ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; SW[8]           ; Input    ; --   ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[1]          ; Input    ; --   ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[2]          ; Input    ; --   ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[3]          ; Input    ; --   ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_CLK     ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[0]    ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[1]    ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[2]    ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[3]    ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[4]    ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[5]    ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[6]    ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[7]    ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[8]    ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[9]    ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[10]   ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[11]   ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[12]   ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[13]   ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[14]   ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[15]   ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[16]   ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[17]   ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[18]   ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[19]   ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[20]   ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[21]   ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[22]   ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[23]   ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_DE      ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_HS      ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_VS      ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; I2C_SCL         ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_RX_RST_n   ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_RX_CLK     ; Input    ; --   ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HDMI_RX_D[0]    ; Input    ; --   ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HDMI_RX_D[1]    ; Input    ; --   ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HDMI_RX_D[2]    ; Input    ; --   ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HDMI_RX_D[3]    ; Input    ; --   ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HDMI_RX_D[4]    ; Input    ; --   ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HDMI_RX_D[5]    ; Input    ; --   ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HDMI_RX_D[6]    ; Input    ; --   ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HDMI_RX_D[7]    ; Input    ; --   ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HDMI_RX_D[8]    ; Input    ; --   ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HDMI_RX_D[9]    ; Input    ; --   ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HDMI_RX_D[10]   ; Input    ; --   ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HDMI_RX_D[11]   ; Input    ; --   ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HDMI_RX_D[12]   ; Input    ; --   ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HDMI_RX_D[13]   ; Input    ; --   ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HDMI_RX_D[14]   ; Input    ; --   ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HDMI_RX_D[15]   ; Input    ; --   ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HDMI_RX_D[16]   ; Input    ; --   ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HDMI_RX_D[17]   ; Input    ; --   ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HDMI_RX_D[18]   ; Input    ; --   ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HDMI_RX_D[19]   ; Input    ; --   ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HDMI_RX_D[20]   ; Input    ; --   ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HDMI_RX_D[21]   ; Input    ; --   ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HDMI_RX_D[22]   ; Input    ; --   ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HDMI_RX_D[23]   ; Input    ; --   ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HDMI_RX_DE      ; Input    ; --   ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HDMI_RX_HS      ; Input    ; --   ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HDMI_RX_INT     ; Input    ; --   ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HDMI_RX_VS      ; Input    ; --   ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HDMI_RX_I2C_SCL ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SD_CLK          ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DDR2LP_CA[0]    ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; (0)    ; --                     ; --                       ;
; DDR2LP_CA[1]    ; Output   ; --   ; --   ; --   ; --   ; (1)  ; --    ; (0)    ; --                     ; --                       ;
; DDR2LP_CA[2]    ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; (0)    ; --                     ; --                       ;
; DDR2LP_CA[3]    ; Output   ; --   ; --   ; --   ; --   ; (1)  ; --    ; (0)    ; --                     ; --                       ;
; DDR2LP_CA[4]    ; Output   ; --   ; --   ; --   ; --   ; (4)  ; --    ; (0)    ; --                     ; --                       ;
; DDR2LP_CA[5]    ; Output   ; --   ; --   ; --   ; --   ; (3)  ; --    ; (0)    ; --                     ; --                       ;
; DDR2LP_CA[6]    ; Output   ; --   ; --   ; --   ; --   ; (1)  ; --    ; (0)    ; --                     ; --                       ;
; DDR2LP_CA[7]    ; Output   ; --   ; --   ; --   ; --   ; (1)  ; --    ; (0)    ; --                     ; --                       ;
; DDR2LP_CA[8]    ; Output   ; --   ; --   ; --   ; --   ; (5)  ; --    ; (0)    ; --                     ; --                       ;
; DDR2LP_CA[9]    ; Output   ; --   ; --   ; --   ; --   ; (5)  ; --    ; (0)    ; --                     ; --                       ;
; DDR2LP_CKE[0]   ; Output   ; --   ; --   ; --   ; --   ; (1)  ; --    ; (0)    ; --                     ; --                       ;
; DDR2LP_CKE[1]   ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; (0)    ; --                     ; --                       ;
; DDR2LP_CK_n     ; Output   ; --   ; --   ; --   ; --   ; (3)  ; (0)   ; (0)    ; --                     ; --                       ;
; DDR2LP_CK_p     ; Output   ; --   ; --   ; --   ; --   ; (3)  ; (0)   ; (0)    ; --                     ; --                       ;
; DDR2LP_CS_n[0]  ; Output   ; --   ; --   ; --   ; --   ; (5)  ; --    ; (0)    ; --                     ; --                       ;
; DDR2LP_CS_n[1]  ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; (0)    ; --                     ; --                       ;
; DDR2LP_DM[0]    ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; DDR2LP_DM[1]    ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; DDR2LP_DM[2]    ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; DDR2LP_DM[3]    ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; HDMI_SW         ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SD_CMD          ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SD_DAT[0]       ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SD_DAT[1]       ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SD_DAT[2]       ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SD_DAT[3]       ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; I2C_SDA         ; Bidir    ; --   ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_RX_I2C_SDA ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DDR2LP_DQ[0]    ; Bidir    ; (7)  ; (0)  ; --   ; --   ; (2)  ; (2)   ; (0)    ; --                     ; --                       ;
; DDR2LP_DQ[1]    ; Bidir    ; (3)  ; (0)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; DDR2LP_DQ[2]    ; Bidir    ; (4)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; DDR2LP_DQ[3]    ; Bidir    ; (5)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; DDR2LP_DQ[4]    ; Bidir    ; (8)  ; (0)  ; --   ; --   ; (2)  ; (2)   ; (0)    ; --                     ; --                       ;
; DDR2LP_DQ[5]    ; Bidir    ; (3)  ; (0)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; DDR2LP_DQ[6]    ; Bidir    ; (3)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; DDR2LP_DQ[7]    ; Bidir    ; (4)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; DDR2LP_DQ[8]    ; Bidir    ; (7)  ; (0)  ; --   ; --   ; (2)  ; (2)   ; (0)    ; --                     ; --                       ;
; DDR2LP_DQ[9]    ; Bidir    ; (3)  ; (0)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; DDR2LP_DQ[10]   ; Bidir    ; (4)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; DDR2LP_DQ[11]   ; Bidir    ; (4)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; DDR2LP_DQ[12]   ; Bidir    ; (7)  ; (0)  ; --   ; --   ; (2)  ; (2)   ; (0)    ; --                     ; --                       ;
; DDR2LP_DQ[13]   ; Bidir    ; (3)  ; (0)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; DDR2LP_DQ[14]   ; Bidir    ; (3)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; DDR2LP_DQ[15]   ; Bidir    ; (4)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; DDR2LP_DQ[16]   ; Bidir    ; (7)  ; (0)  ; --   ; --   ; (2)  ; (2)   ; (0)    ; --                     ; --                       ;
; DDR2LP_DQ[17]   ; Bidir    ; (2)  ; (0)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; DDR2LP_DQ[18]   ; Bidir    ; (3)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; DDR2LP_DQ[19]   ; Bidir    ; (4)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; DDR2LP_DQ[20]   ; Bidir    ; (7)  ; (0)  ; --   ; --   ; (2)  ; (2)   ; (0)    ; --                     ; --                       ;
; DDR2LP_DQ[21]   ; Bidir    ; (3)  ; (0)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; DDR2LP_DQ[22]   ; Bidir    ; (3)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; DDR2LP_DQ[23]   ; Bidir    ; (4)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; DDR2LP_DQ[24]   ; Bidir    ; (6)  ; (0)  ; --   ; --   ; (1)  ; (1)   ; (0)    ; --                     ; --                       ;
; DDR2LP_DQ[25]   ; Bidir    ; (2)  ; (0)  ; --   ; --   ; (2)  ; (2)   ; (0)    ; --                     ; --                       ;
; DDR2LP_DQ[26]   ; Bidir    ; (4)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; DDR2LP_DQ[27]   ; Bidir    ; (4)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; DDR2LP_DQ[28]   ; Bidir    ; (6)  ; (0)  ; --   ; --   ; (1)  ; (1)   ; (0)    ; --                     ; --                       ;
; DDR2LP_DQ[29]   ; Bidir    ; (2)  ; (0)  ; --   ; --   ; (2)  ; (2)   ; (0)    ; --                     ; --                       ;
; DDR2LP_DQ[30]   ; Bidir    ; (3)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; DDR2LP_DQ[31]   ; Bidir    ; (4)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; DDR2LP_DQS_n[0] ; Bidir    ; --   ; --   ; --   ; (0)  ; (1)  ; (1)   ; (0)    ; (0)                    ; (0)                      ;
; DDR2LP_DQS_n[1] ; Bidir    ; --   ; --   ; --   ; (0)  ; (1)  ; (1)   ; (0)    ; (0)                    ; (0)                      ;
; DDR2LP_DQS_n[2] ; Bidir    ; --   ; --   ; --   ; (0)  ; (1)  ; (1)   ; (0)    ; (0)                    ; (0)                      ;
; DDR2LP_DQS_n[3] ; Bidir    ; --   ; --   ; --   ; (0)  ; (1)  ; (1)   ; (0)    ; (0)                    ; (0)                      ;
; DDR2LP_DQS_p[0] ; Bidir    ; --   ; --   ; --   ; (0)  ; (1)  ; (1)   ; (0)    ; (0)                    ; (0)                      ;
; DDR2LP_DQS_p[1] ; Bidir    ; --   ; --   ; --   ; (0)  ; (1)  ; (1)   ; (0)    ; (0)                    ; (0)                      ;
; DDR2LP_DQS_p[2] ; Bidir    ; --   ; --   ; --   ; (0)  ; (1)  ; (1)   ; (0)    ; (0)                    ; (0)                      ;
; DDR2LP_DQS_p[3] ; Bidir    ; --   ; --   ; --   ; (0)  ; (1)  ; (1)   ; (0)    ; (0)                    ; (0)                      ;
; CPU_RESET_n     ; Input    ; --   ; --   ; (0)  ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; SW[9]           ; Input    ; --   ; --   ; (0)  ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; DDR2LP_OCT_RZQ  ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; CLOCK_50_B6A    ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; CLOCK_50_B5B    ; Input    ; --   ; (0)  ; (0)  ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; SW[0]           ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; SW[1]           ; Input    ; --   ; --   ; (0)  ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; SW[2]           ; Input    ; --   ; --   ; (0)  ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[0]          ; Input    ; --   ; --   ; (0)  ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_INT     ; Input    ; --   ; --   ; (0)  ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; CLOCK_125_p(n)  ; Input    ; --   ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
+-----------------+----------+------+------+------+------+------+-------+--------+------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                                                                                                                               ; Pad To Core Index ; Setting ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; CLOCK_125_p                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; CLOCK_50_B7A                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; CLOCK_50_B8A                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; SW[3]                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; SW[4]                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; SW[5]                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; SW[6]                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; SW[7]                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; SW[8]                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; KEY[1]                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; KEY[2]                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; KEY[3]                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HDMI_RX_CLK                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; HDMI_RX_D[0]                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HDMI_RX_D[1]                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HDMI_RX_D[2]                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HDMI_RX_D[3]                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HDMI_RX_D[4]                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HDMI_RX_D[5]                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HDMI_RX_D[6]                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HDMI_RX_D[7]                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HDMI_RX_D[8]                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HDMI_RX_D[9]                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HDMI_RX_D[10]                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; HDMI_RX_D[11]                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; HDMI_RX_D[12]                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; HDMI_RX_D[13]                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; HDMI_RX_D[14]                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; HDMI_RX_D[15]                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; HDMI_RX_D[16]                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; HDMI_RX_D[17]                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; HDMI_RX_D[18]                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; HDMI_RX_D[19]                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; HDMI_RX_D[20]                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; HDMI_RX_D[21]                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; HDMI_RX_D[22]                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; HDMI_RX_D[23]                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; HDMI_RX_DE                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HDMI_RX_HS                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HDMI_RX_INT                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; HDMI_RX_VS                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; SD_CMD                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; SD_DAT[0]                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; SD_DAT[1]                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; SD_DAT[2]                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; SD_DAT[3]                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; I2C_SDA                                                                                                                                                                                                                                                                                                           ;                   ;         ;
;      - hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|cSDA[0]                                                                                                                                                                                                        ; 0                 ; 0       ;
; HDMI_RX_I2C_SDA                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; DDR2LP_DQ[0]                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; DDR2LP_DQ[1]                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; DDR2LP_DQ[2]                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; DDR2LP_DQ[3]                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; DDR2LP_DQ[4]                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; DDR2LP_DQ[5]                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; DDR2LP_DQ[6]                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; DDR2LP_DQ[7]                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; DDR2LP_DQ[8]                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; DDR2LP_DQ[9]                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; DDR2LP_DQ[10]                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; DDR2LP_DQ[11]                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; DDR2LP_DQ[12]                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; DDR2LP_DQ[13]                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; DDR2LP_DQ[14]                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; DDR2LP_DQ[15]                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; DDR2LP_DQ[16]                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; DDR2LP_DQ[17]                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; DDR2LP_DQ[18]                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; DDR2LP_DQ[19]                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; DDR2LP_DQ[20]                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; DDR2LP_DQ[21]                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; DDR2LP_DQ[22]                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; DDR2LP_DQ[23]                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; DDR2LP_DQ[24]                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; DDR2LP_DQ[25]                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; DDR2LP_DQ[26]                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; DDR2LP_DQ[27]                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; DDR2LP_DQ[28]                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; DDR2LP_DQ[29]                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; DDR2LP_DQ[30]                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; DDR2LP_DQ[31]                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; DDR2LP_DQS_n[0]                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; DDR2LP_DQS_n[1]                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; DDR2LP_DQS_n[2]                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; DDR2LP_DQS_n[3]                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; DDR2LP_DQS_p[0]                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; DDR2LP_DQS_p[1]                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; DDR2LP_DQS_p[2]                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; DDR2LP_DQS_p[3]                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; CPU_RESET_n                                                                                                                                                                                                                                                                                                       ;                   ;         ;
;      - fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst                                                                                                                                                                               ; 1                 ; 0       ;
;      - fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst                                                                                                                                                                               ; 1                 ; 0       ;
;      - fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst                                                                                                                                                                               ; 1                 ; 0       ;
;      - hdmi_rx_ctrl:hdmi_rx|startup_delay[16]                                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - hdmi_rx_ctrl:hdmi_rx|startup_delay[17]                                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - hdmi_rx_ctrl:hdmi_rx|startup_delay[18]                                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - hdmi_rx_ctrl:hdmi_rx|startup_delay[19]                                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - hdmi_rx_ctrl:hdmi_rx|startup_delay[20]                                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - hdmi_rx_ctrl:hdmi_rx|startup_delay[21]                                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - hdmi_rx_ctrl:hdmi_rx|startup_delay[22]                                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - hdmi_rx_ctrl:hdmi_rx|startup_delay[23]                                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - hdmi_rx_ctrl:hdmi_rx|startup_delay[0]                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - hdmi_rx_ctrl:hdmi_rx|startup_delay[1]                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - hdmi_rx_ctrl:hdmi_rx|startup_delay[2]                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - hdmi_rx_ctrl:hdmi_rx|startup_delay[3]                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - hdmi_rx_ctrl:hdmi_rx|startup_delay[4]                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - hdmi_rx_ctrl:hdmi_rx|startup_delay[5]                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - hdmi_rx_ctrl:hdmi_rx|startup_delay[6]                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - hdmi_rx_ctrl:hdmi_rx|startup_delay[7]                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - hdmi_rx_ctrl:hdmi_rx|startup_delay[8]                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - hdmi_rx_ctrl:hdmi_rx|startup_delay[9]                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - hdmi_rx_ctrl:hdmi_rx|startup_delay[10]                                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - hdmi_rx_ctrl:hdmi_rx|startup_delay[11]                                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - hdmi_rx_ctrl:hdmi_rx|startup_delay[12]                                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - hdmi_rx_ctrl:hdmi_rx|startup_delay[13]                                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - hdmi_rx_ctrl:hdmi_rx|startup_delay[14]                                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - hdmi_rx_ctrl:hdmi_rx|startup_delay[15]                                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - hdmi_rx_ctrl:hdmi_rx|ready                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hdmi_tx_ctrl:hdmi_tx|startupstep[0]                                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - hdmi_tx_ctrl:hdmi_tx|hdmi_tx_setup:setupmem|addr[1]                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - hdmi_tx_ctrl:hdmi_tx|hdmi_tx_setup:setupmem|register[6]                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - hdmi_tx_ctrl:hdmi_tx|hdmi_tx_setup:setupmem|value[6]                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - hdmi_tx_ctrl:hdmi_tx|hdmi_tx_setup:setupmem|value[7]                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - hdmi_tx_ctrl:hdmi_tx|hdmi_tx_setup:setupmem|register[7]                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - hdmi_tx_ctrl:hdmi_tx|hdmi_tx_setup:setupmem|register[5]                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - hdmi_tx_ctrl:hdmi_tx|hdmi_tx_setup:setupmem|value[5]                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - hdmi_tx_ctrl:hdmi_tx|hdmi_tx_setup:setupmem|register[4]                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - hdmi_tx_ctrl:hdmi_tx|hdmi_tx_setup:setupmem|value[4]                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - hdmi_tx_ctrl:hdmi_tx|hdmi_tx_setup:setupmem|register[3]                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - hdmi_tx_ctrl:hdmi_tx|hdmi_tx_setup:setupmem|value[3]                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - hdmi_tx_ctrl:hdmi_tx|hdmi_tx_setup:setupmem|value[2]                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - hdmi_tx_ctrl:hdmi_tx|hdmi_tx_setup:setupmem|register[2]                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - hdmi_tx_ctrl:hdmi_tx|hdmi_tx_setup:setupmem|register[1]                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - hdmi_tx_ctrl:hdmi_tx|hdmi_tx_setup:setupmem|value[1]                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - hdmi_tx_ctrl:hdmi_tx|hdmi_tx_setup:setupmem|register[0]                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - hdmi_tx_ctrl:hdmi_tx|hdmi_tx_setup:setupmem|value[0]                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - hdmi_tx_ctrl:hdmi_tx|i2c_command.I2C_READ_LAST                                                                                                                                                                                                                                                             ; 1                 ; 0       ;
;      - hdmi_tx_ctrl:hdmi_tx|i2c_command.I2C_START                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hdmi_tx_ctrl:hdmi_tx|i2c_command.I2C_WRITE_LAST                                                                                                                                                                                                                                                            ; 1                 ; 0       ;
;      - hdmi_tx_ctrl:hdmi_tx|ctrlstate.TXENABLE                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - hdmi_tx_ctrl:hdmi_tx|ctrlstep.0110                                                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - hdmi_tx_ctrl:hdmi_tx|ctrlstep.0101                                                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - hdmi_tx_ctrl:hdmi_tx|ctrlstep.0011                                                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - hdmi_tx_ctrl:hdmi_tx|ctrlstep.0111                                                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - hdmi_tx_ctrl:hdmi_tx|ctrlstep.0010                                                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - hdmi_tx_ctrl:hdmi_tx|ctrlstep.0001                                                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - hdmi_tx_ctrl:hdmi_tx|ctrlstate.TXHPDINT                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - hdmi_tx_ctrl:hdmi_tx|ctrlstate.TXINT                                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - hdmi_tx_ctrl:hdmi_tx|ctrlstep.0100                                                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - hdmi_tx_ctrl:hdmi_tx|i2c_command~15                                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - counter[26]                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - comb~0                                                                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|ca_prng:prng|ca_state_reg~0                                                                                                                                                                                                                                   ; 1                 ; 0       ;
;      - comb~1                                                                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - comb~2                                                                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - counter[25]                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[0]~0                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst|scfifo:scfifo_component|scfifo_d5a1:auto_generated|a_dpfifo_0t91:dpfifo|valid_rreq                                                                                                                                                             ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst|scfifo:scfifo_component|scfifo_d5a1:auto_generated|a_dpfifo_0t91:dpfifo|rd_ptr_lsb~1                                                                                                                                                           ; 1                 ; 0       ;
;      - counter[24]                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - hdmi_tx_ctrl:hdmi_tx|i2c_ctrl~3                                                                                                                                                                                                                                                                            ; 1                 ; 0       ;
;      - hdmi_tx_ctrl:hdmi_tx|i2c_ctrl~4                                                                                                                                                                                                                                                                            ; 1                 ; 0       ;
;      - hdmi_tx_ctrl:hdmi_tx|i2c_ctrl~5                                                                                                                                                                                                                                                                            ; 1                 ; 0       ;
;      - hdmi_tx_ctrl:hdmi_tx|i2c_ctrl~6                                                                                                                                                                                                                                                                            ; 1                 ; 0       ;
;      - counter[23]                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - hdmi_tx_ctrl:hdmi_tx|ctrlstep.0100~0                                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - hdmi_tx_ctrl:hdmi_tx|i2c_dout[7]~0                                                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - counter[22]                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - hdmi_tx_ctrl:hdmi_tx|ctrlstate~16                                                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - hdmi_tx_ctrl:hdmi_tx|ctrlstep~24                                                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - hdmi_tx_ctrl:hdmi_tx|last_i2c_in[7]~0                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - hdmi_tx_ctrl:hdmi_tx|last_i2c_in[3]~1                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - counter[21]                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - hdmi_tx_ctrl:hdmi_tx|setupaddr[4]~0                                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - counter[20]                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - counter[19]                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - counter[18]                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - counter[17]                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - counter[16]                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - counter[15]                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - counter[14]                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - counter[13]                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - counter[12]                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - counter[11]                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - counter[10]                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - counter[9]                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - counter[8]                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - counter[7]                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - counter[6]                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - counter[5]                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - counter[4]                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - counter[3]                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - counter[2]                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - counter[1]                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - counter[0]                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - HDMI_RX_RST_n~output                                                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - hdmi_tx_pll:pll|hdmi_tx_pll_0002:hdmi_tx_pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                                                                                                                                                                                                   ; 1                 ; 0       ;
; SW[9]                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - comb~0                                                                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|ca_prng:prng|ca_state_reg~0                                                                                                                                                                                                                                   ; 1                 ; 0       ;
;      - comb~1                                                                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - comb~2                                                                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[0]~0                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst|scfifo:scfifo_component|scfifo_d5a1:auto_generated|a_dpfifo_0t91:dpfifo|valid_rreq                                                                                                                                                             ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst|scfifo:scfifo_component|scfifo_d5a1:auto_generated|a_dpfifo_0t91:dpfifo|rd_ptr_lsb~1                                                                                                                                                           ; 1                 ; 0       ;
;      - HDMI_SW~output                                                                                                                                                                                                                                                                                             ; 1                 ; 0       ;
; DDR2LP_OCT_RZQ                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; CLOCK_50_B6A                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; CLOCK_50_B5B                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - ALTCLKCTRL:altclk|ALTCLKCTRL_altclkctrl_0:altclkctrl_0|ALTCLKCTRL_altclkctrl_0_sub:ALTCLKCTRL_altclkctrl_0_sub_component|sd1                                                                                                                                                                               ; 1                 ; 0       ;
; SW[0]                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|Mux23~1                                                                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|b_out[0]~5                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|b_out[0]~7                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|ramp_values[12]~1                                                                                                                                                                                                                                             ; 0                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|load_init_pattern~0                                                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|next_pattern~0                                                                                                                                                                                                                                                ; 0                 ; 0       ;
; SW[1]                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|Mux23~1                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|b_out[0]~5                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|b_out[0]~6                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|b_out[0]~7                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|ramp_values[12]~1                                                                                                                                                                                                                                             ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|load_init_pattern~0                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|next_pattern~0                                                                                                                                                                                                                                                ; 1                 ; 0       ;
; SW[2]                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|b_out[0]~5                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|b_out[0]~6                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|b_out[0]~7                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|ramp_values[12]~1                                                                                                                                                                                                                                             ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|load_init_pattern~0                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - top_sync_vg_pattern:vg|pattern_vg:pattern_vg|next_pattern~0                                                                                                                                                                                                                                                ; 1                 ; 0       ;
; KEY[0]                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - sample[0]~feeder                                                                                                                                                                                                                                                                                           ; 1                 ; 0       ;
; HDMI_TX_INT                                                                                                                                                                                                                                                                                                       ;                   ;         ;
;      - hdmi_tx_ctrl:hdmi_tx|Selector89~0                                                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - hdmi_tx_ctrl:hdmi_tx|ctrlstate~16                                                                                                                                                                                                                                                                          ; 1                 ; 0       ;
; CLOCK_125_p(n)                                                                                                                                                                                                                                                                                                    ;                   ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+-----------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                       ; Location                   ; Fan-Out ; Usage                                   ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+-----------------------------------------+--------+----------------------+------------------+---------------------------+
; Avalon_bus_RW_Test:fpga_lpddr2_Verify|Mux0~1                                                                                                                                                                                                                                                                                                               ; LABCELL_X33_Y4_N24         ; 27      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; Avalon_bus_RW_Test:fpga_lpddr2_Verify|avl_address[22]~0                                                                                                                                                                                                                                                                                                    ; MLABCELL_X32_Y2_N21        ; 27      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Avalon_bus_RW_Test:fpga_lpddr2_Verify|avl_writedata[0]~0                                                                                                                                                                                                                                                                                                   ; LABCELL_X33_Y2_N39         ; 27      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; CLOCK_50_B5B                                                                                                                                                                                                                                                                                                                                               ; PIN_R20                    ; 178     ; Clock                                   ; yes    ; Regional Clock       ; RCLK33           ; --                        ;
; CLOCK_50_B6A                                                                                                                                                                                                                                                                                                                                               ; PIN_N20                    ; 71      ; Clock                                   ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; CPU_RESET_n                                                                                                                                                                                                                                                                                                                                                ; PIN_AB24                   ; 105     ; Clock enable, Sync. clear               ; no     ; --                   ; --               ; --                        ;
; Equal0~6                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X27_Y8_N12         ; 37      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; Equal1~0                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X27_Y8_N15         ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; Equal2~0                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X33_Y2_N30         ; 38      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                               ; JTAG_X0_Y3_N3              ; 867     ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                               ; JTAG_X0_Y3_N3              ; 23      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; comb~0                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X28_Y2_N6          ; 221     ; Async. clear, Clock enable, Sync. clear ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                                         ; CLKPHASESELECT_X17_Y0_N4   ; 8       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[14].acv_ac_ldc|adc_clk_cps                                                                        ; CLKPHASESELECT_X40_Y0_N4   ; 1       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                                         ; CLKPHASESELECT_X10_Y0_N4   ; 3       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oebout[0]                                          ; PSEUDODIFFOUT_X18_Y0_N3    ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oeout[0]                                           ; PSEUDODIFFOUT_X18_Y0_N3    ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|mem_ck_source[0]                                                                                                                     ; CLKPHASESELECT_X17_Y0_N1   ; 1       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|diff_oe                                                               ; PSEUDODIFFOUT_X34_Y0_N3    ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|diff_oe_bar                                                           ; PSEUDODIFFOUT_X34_Y0_N3    ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|dq_shifted_clock                                                      ; CLKPHASESELECT_X32_Y0_N5   ; 17      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|dqs_enable_int                                                        ; DELAYCHAIN_X32_Y0_N14      ; 2       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|dqs_shifted_clock                                                     ; CLKPHASESELECT_X32_Y0_N1   ; 12      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|dqsbusout                                                             ; DELAYCHAIN_X32_Y0_N19      ; 17      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|hr_seq_clock                                                          ; CLKPHASESELECT_X32_Y0_N6   ; 41      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[0].delayed_oe_1                                               ; DELAYCHAIN_X32_Y0_N64      ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[1].delayed_oe_1                                               ; DELAYCHAIN_X32_Y0_N47      ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[2].delayed_oe_1                                               ; DELAYCHAIN_X32_Y0_N81      ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[3].delayed_oe_1                                               ; DELAYCHAIN_X34_Y0_N58      ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[4].delayed_oe_1                                               ; DELAYCHAIN_X36_Y0_N24      ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[5].delayed_oe_1                                               ; DELAYCHAIN_X36_Y0_N7       ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[6].delayed_oe_1                                               ; DELAYCHAIN_X36_Y0_N41      ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[7].delayed_oe_1                                               ; DELAYCHAIN_X38_Y0_N58      ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|diff_oe                                                               ; PSEUDODIFFOUT_X42_Y0_N3    ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|diff_oe_bar                                                           ; PSEUDODIFFOUT_X42_Y0_N3    ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|dq_shifted_clock                                                      ; CLKPHASESELECT_X40_Y0_N5   ; 17      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|dqs_enable_int                                                        ; DELAYCHAIN_X40_Y0_N14      ; 2       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|dqs_shifted_clock                                                     ; CLKPHASESELECT_X40_Y0_N1   ; 12      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|dqsbusout                                                             ; DELAYCHAIN_X40_Y0_N19      ; 17      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|hr_seq_clock                                                          ; CLKPHASESELECT_X40_Y0_N6   ; 41      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[0].delayed_oe_1                                               ; DELAYCHAIN_X40_Y0_N64      ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[1].delayed_oe_1                                               ; DELAYCHAIN_X40_Y0_N47      ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[2].delayed_oe_1                                               ; DELAYCHAIN_X40_Y0_N81      ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[3].delayed_oe_1                                               ; DELAYCHAIN_X42_Y0_N58      ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[4].delayed_oe_1                                               ; DELAYCHAIN_X44_Y0_N24      ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[5].delayed_oe_1                                               ; DELAYCHAIN_X44_Y0_N7       ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[6].delayed_oe_1                                               ; DELAYCHAIN_X44_Y0_N41      ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[7].delayed_oe_1                                               ; DELAYCHAIN_X46_Y0_N58      ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|diff_oe                                                               ; PSEUDODIFFOUT_X50_Y0_N3    ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|diff_oe_bar                                                           ; PSEUDODIFFOUT_X50_Y0_N3    ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|dq_shifted_clock                                                      ; CLKPHASESELECT_X48_Y0_N5   ; 17      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|dqs_enable_int                                                        ; DELAYCHAIN_X48_Y0_N14      ; 2       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|dqs_shifted_clock                                                     ; CLKPHASESELECT_X48_Y0_N1   ; 12      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|dqsbusout                                                             ; DELAYCHAIN_X48_Y0_N19      ; 17      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|hr_seq_clock                                                          ; CLKPHASESELECT_X48_Y0_N6   ; 41      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[0].delayed_oe_1                                               ; DELAYCHAIN_X48_Y0_N64      ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[1].delayed_oe_1                                               ; DELAYCHAIN_X48_Y0_N47      ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[2].delayed_oe_1                                               ; DELAYCHAIN_X48_Y0_N81      ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[3].delayed_oe_1                                               ; DELAYCHAIN_X50_Y0_N58      ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[4].delayed_oe_1                                               ; DELAYCHAIN_X51_Y0_N24      ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[5].delayed_oe_1                                               ; DELAYCHAIN_X51_Y0_N7       ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[6].delayed_oe_1                                               ; DELAYCHAIN_X51_Y0_N41      ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[7].delayed_oe_1                                               ; DELAYCHAIN_X53_Y0_N58      ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|diff_oe                                                               ; PSEUDODIFFOUT_X57_Y0_N3    ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|diff_oe_bar                                                           ; PSEUDODIFFOUT_X57_Y0_N3    ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|dq_shifted_clock                                                      ; CLKPHASESELECT_X55_Y0_N5   ; 17      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|dqs_enable_int                                                        ; DELAYCHAIN_X55_Y0_N14      ; 2       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|dqs_shifted_clock                                                     ; CLKPHASESELECT_X55_Y0_N1   ; 12      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|dqsbusout                                                             ; DELAYCHAIN_X55_Y0_N19      ; 17      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|hr_seq_clock                                                          ; CLKPHASESELECT_X55_Y0_N6   ; 41      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[0].delayed_oe_1                                               ; DELAYCHAIN_X55_Y0_N64      ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[1].delayed_oe_1                                               ; DELAYCHAIN_X55_Y0_N47      ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[2].delayed_oe_1                                               ; DELAYCHAIN_X55_Y0_N81      ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[3].delayed_oe_1                                               ; DELAYCHAIN_X57_Y0_N58      ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[4].delayed_oe_1                                               ; DELAYCHAIN_X59_Y0_N24      ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[5].delayed_oe_1                                               ; DELAYCHAIN_X59_Y0_N7       ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[6].delayed_oe_1                                               ; DELAYCHAIN_X59_Y0_N41      ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[7].delayed_oe_1                                               ; DELAYCHAIN_X61_Y0_N58      ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_reset:ureset|fpga_lpddr2_p0_reset_sync:ureset_scc_clk|reset_reg[14]                                                                                                                                                 ; FF_X35_Y2_N35              ; 172     ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_reset:ureset|phy_reset_n                                                                                                                                                                                            ; LABCELL_X36_Y2_N51         ; 17      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_pll0:pll0|pll2_phy~PLL_LVDS_OUTPUT_O_LOADEN                                                                                                                                                                                                                                     ; PLLLVDSOUTPUT_X68_Y2_N2    ; 1       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_pll0:pll0|pll2_phy~PLL_LVDS_OUTPUT_O_LVDSCLK                                                                                                                                                                                                                                    ; PLLLVDSOUTPUT_X68_Y2_N2    ; 1       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_pll0:pll0|pll3~PLL_DLL_OUTPUT_O_CLKOUT                                                                                                                                                                                                                                          ; PLLDLLOUTPUT_X68_Y7_N2     ; 1       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_pll0:pll0|pll3~PLL_LVDS_OUTPUT_O_LOADEN                                                                                                                                                                                                                                         ; PLLLVDSOUTPUT_X68_Y1_N2    ; 1       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_pll0:pll0|pll_afi_clk                                                                                                                                                                                                                                                           ; PLLOUTPUTCOUNTER_X68_Y2_N1 ; 9       ; Clock                                   ; yes    ; Global Clock         ; GCLK11           ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_pll0:pll0|pll_afi_half_clk                                                                                                                                                                                                                                                      ; PLLOUTPUTCOUNTER_X68_Y7_N1 ; 65      ; Clock                                   ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_pll0:pll0|pll_avl_clk                                                                                                                                                                                                                                                           ; PLLOUTPUTCOUNTER_X68_Y8_N1 ; 1489    ; Clock                                   ; yes    ; Regional Clock       ; RCLK22           ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_pll0:pll0|pll_avl_clk                                                                                                                                                                                                                                                           ; PLLOUTPUTCOUNTER_X68_Y8_N1 ; 23      ; Clock                                   ; yes    ; Regional Clock       ; RCLK32           ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_pll0:pll0|pll_config_clk                                                                                                                                                                                                                                                        ; PLLOUTPUTCOUNTER_X68_Y0_N1 ; 113     ; Clock                                   ; yes    ; Regional Clock       ; RCLK38           ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_pll0:pll0|pll_config_clk                                                                                                                                                                                                                                                        ; PLLOUTPUTCOUNTER_X68_Y0_N1 ; 165     ; Clock                                   ; yes    ; Regional Clock       ; RCLK20           ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_pll0:pll0|pll_locked                                                                                                                                                                                                                                                            ; FRACTIONALPLL_X68_Y1_N0    ; 3       ; Async. load                             ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[4]                                                                                                                                                                                                            ; FF_X42_Y4_N53              ; 48      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_alu_result~1                                                                                                                                                                                                     ; LABCELL_X43_Y5_N0          ; 70      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_new_inst                                                                                                                                                                                                         ; FF_X40_Y3_N41              ; 60      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src1[18]~0                                                                                                                                                                                                       ; MLABCELL_X42_Y3_N18        ; 17      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_valid                                                                                                                                                                                                            ; FF_X38_Y3_N20              ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|Equal0~0                                                                                                                                                                                                           ; LABCELL_X46_Y3_N42         ; 11      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|F_pc_sel_nxt.10~0                                                                                                                                                                                                  ; LABCELL_X38_Y2_N42         ; 13      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|F_valid~0                                                                                                                                                                                                          ; LABCELL_X43_Y8_N0          ; 36      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|R_src2_hi~1                                                                                                                                                                                                        ; LABCELL_X45_Y2_N51         ; 16      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|R_src2_lo~0                                                                                                                                                                                                        ; LABCELL_X45_Y2_N27         ; 17      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|R_src2_use_imm                                                                                                                                                                                                     ; FF_X42_Y1_N38              ; 33      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_rf_wren                                                                                                                                                                                                          ; MLABCELL_X42_Y4_N9         ; 2       ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_status_reg_pie_inst_nxt~0                                                                                                                                                                                        ; LABCELL_X45_Y2_N45         ; 17      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_valid                                                                                                                                                                                                            ; FF_X38_Y3_N38              ; 17      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_aligning_data                                                                                                                                                                                                ; FF_X40_Y3_N14              ; 28      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_byte0_data[2]~0                                                                                                                                                                                              ; LABCELL_X46_Y4_N42         ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_byte1_data_en~0                                                                                                                                                                                              ; LABCELL_X46_Y4_N54         ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_rshift8~0                                                                                                                                                                                                    ; LABCELL_X46_Y4_N45         ; 17      ; Clock enable, Sync. load                ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|wren~0                                                                                                                                                                                                          ; LABCELL_X41_Y7_N57         ; 16      ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_early_rst                                                                                                                                                                                                                     ; FF_X40_Y1_N52              ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst                                                                                                                                                                                                                      ; FF_X40_Y1_N49              ; 1416    ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|always0~0                                                                                                                                                        ; LABCELL_X43_Y8_N33         ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_trk_mgr_inst_trks_translator|av_readdata_pre[2]~0                                                                                                                             ; LABCELL_X61_Y8_N51         ; 32      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sequencer_reg_file_inst_avl_agent|m0_write                                                                                                                                                   ; LABCELL_X38_Y5_N51         ; 33      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:trk_mm_bridge_m0_limiter|save_dest_id~0                                                                                                                                                  ; MLABCELL_X37_Y5_N0         ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|Equal15~2                                                                                                                                                                                                                        ; LABCELL_X35_Y1_N27         ; 33      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|always15~3                                                                                                                                                                                                                       ; LABCELL_X36_Y9_N9          ; 19      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|always15~4                                                                                                                                                                                                                       ; LABCELL_X36_Y9_N3          ; 17      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|always15~5                                                                                                                                                                                                                       ; LABCELL_X36_Y9_N36         ; 19      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|always15~6                                                                                                                                                                                                                       ; LABCELL_X36_Y9_N0          ; 23      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|always5~0                                                                                                                                                                                                                        ; LABCELL_X38_Y6_N33         ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|always8~0                                                                                                                                                                                                                        ; LABCELL_X23_Y5_N36         ; 29      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[0][4]~35                                                                                                                                                                                                          ; LABCELL_X36_Y9_N21         ; 23      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[1][0]~26                                                                                                                                                                                                          ; LABCELL_X36_Y9_N18         ; 19      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[2][1]~8                                                                                                                                                                                                           ; LABCELL_X36_Y9_N15         ; 19      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[3][5]~17                                                                                                                                                                                                          ; LABCELL_X36_Y9_N57         ; 17      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dq_ena[0]~0                                                                                                                                                                                                                  ; LABCELL_X36_Y3_N57         ; 32      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dqs_cfg_curr[27]~0                                                                                                                                                                                                           ; MLABCELL_X32_Y3_N45        ; 33      ; Sync. clear, Sync. load                 ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dqs_cfg_curr_p[0][21]~7                                                                                                                                                                                                      ; LABCELL_X23_Y5_N12         ; 24      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dqs_cfg_curr_p~2                                                                                                                                                                                                             ; LABCELL_X23_Y5_N3          ; 30      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_io_cfg_next[20]~4                                                                                                                                                                                                            ; MLABCELL_X32_Y4_N57        ; 20      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr.STATE_SCC_LOAD                                                                                                                                                                                                    ; FF_X35_Y3_N8               ; 24      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|decode_5la:wr_decode|eq_node[0]~1                                                                                       ; LABCELL_X33_Y7_N24         ; 19      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|decode_5la:wr_decode|eq_node[1]~0                                                                                       ; LABCELL_X33_Y7_N9          ; 19      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|Equal10~0                                                                                                                                                                                                                        ; LABCELL_X56_Y1_N15         ; 13      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|Equal9~2                                                                                                                                                                                                                         ; LABCELL_X56_Y1_N18         ; 12      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|Selector12~0                                                                                                                                                                                                                     ; LABCELL_X65_Y4_N45         ; 33      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|Selector14~0                                                                                                                                                                                                                     ; LABCELL_X58_Y7_N24         ; 35      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|Selector15~0                                                                                                                                                                                                                     ; LABCELL_X58_Y7_N45         ; 35      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|WideOr25                                                                                                                                                                                                                         ; LABCELL_X45_Y6_N48         ; 34      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|WideOr32~0                                                                                                                                                                                                                       ; LABCELL_X45_Y6_N21         ; 15      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|WideOr41~1                                                                                                                                                                                                                       ; LABCELL_X65_Y6_N12         ; 27      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|afi_seq_busy[0]                                                                                                                                                                                                                  ; MLABCELL_X60_Y2_N9         ; 28      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|always3~0                                                                                                                                                                                                                        ; MLABCELL_X47_Y6_N15        ; 29      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|always7~1                                                                                                                                                                                                                        ; LABCELL_X51_Y4_N12         ; 53      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_long_ack~0                                                                                                                                                                                                                   ; MLABCELL_X60_Y2_N6         ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state.TRK_MGR_STATE_REFRESH                                                                                                                                                                                                  ; FF_X55_Y1_N14              ; 17      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state.TRK_MGR_STATE_UPDATE                                                                                                                                                                                                   ; FF_X54_Y2_N35              ; 39      ; Sync. clear, Sync. load                 ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state.TRK_MGR_STATE_WR_DELAY                                                                                                                                                                                                 ; FF_X59_Y8_N47              ; 78      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state.TRK_MGR_STATE_WR_PHASE                                                                                                                                                                                                 ; FF_X48_Y5_N32              ; 36      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|count[26]~0                                                                                                                                                                                                                      ; LABCELL_X54_Y2_N24         ; 32      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|count[26]~10                                                                                                                                                                                                                     ; LABCELL_X54_Y2_N12         ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|longidle_counter[0]~0                                                                                                                                                                                                            ; MLABCELL_X60_Y2_N24        ; 26      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|longidle_outer_loop[21]~0                                                                                                                                                                                                        ; LABCELL_X51_Y1_N51         ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|phase_result[9]~21                                                                                                                                                                                                               ; LABCELL_X64_Y8_N6          ; 33      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|phase_result[9]~22                                                                                                                                                                                                               ; LABCELL_X61_Y7_N6          ; 33      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|refresh_cnt[6]~0                                                                                                                                                                                                                 ; MLABCELL_X47_Y8_N48        ; 27      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~0                                                                                                                                                                                                                       ; LABCELL_X51_Y4_N6          ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~1                                                                                                                                                                                                                       ; LABCELL_X51_Y6_N57         ; 31      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~10                                                                                                                                                                                                                      ; LABCELL_X54_Y5_N9          ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~11                                                                                                                                                                                                                      ; LABCELL_X54_Y5_N6          ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~13                                                                                                                                                                                                                      ; LABCELL_X51_Y4_N36         ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~16                                                                                                                                                                                                                      ; MLABCELL_X55_Y6_N6         ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~17                                                                                                                                                                                                                      ; LABCELL_X53_Y6_N18         ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~18                                                                                                                                                                                                                      ; LABCELL_X54_Y5_N12         ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~19                                                                                                                                                                                                                      ; LABCELL_X54_Y6_N42         ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~5                                                                                                                                                                                                                       ; LABCELL_X51_Y4_N45         ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~7                                                                                                                                                                                                                       ; LABCELL_X51_Y4_N39         ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~9                                                                                                                                                                                                                       ; LABCELL_X51_Y4_N9          ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|substate[4]~1                                                                                                                                                                                                                    ; LABCELL_X46_Y7_N0          ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trfc[6]~0                                                                                                                                                                                                                        ; MLABCELL_X55_Y1_N48        ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trks_waitrequest~0                                                                                                                                                                                                               ; LABCELL_X54_Y5_N24         ; 393     ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|WideNor1                                                                                                                                                                                                                                                       ; LABCELL_X21_Y7_N45         ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; hdmi_rx_ctrl:hdmi_rx|ready                                                                                                                                                                                                                                                                                                                                 ; FF_X22_Y8_N38              ; 14      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; hdmi_tx_ctrl:hdmi_tx|ctrlstep.0100~0                                                                                                                                                                                                                                                                                                                       ; MLABCELL_X19_Y6_N36        ; 13      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; hdmi_tx_ctrl:hdmi_tx|i2c_dout[7]~0                                                                                                                                                                                                                                                                                                                         ; LABCELL_X18_Y6_N15         ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|core_cmd[3]~10                                                                                                                                                                                                                                                                                    ; MLABCELL_X19_Y8_N48        ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|al                                                                                                                                                                                                                                                             ; FF_X14_Y8_N56              ; 46      ; Sync. clear, Sync. load                 ; no     ; --                   ; --               ; --                        ;
; hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|c_state[0]~0                                                                                                                                                                                                                                                   ; LABCELL_X15_Y8_N0          ; 20      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|ld                                                                                                                                                                                                                                                                                                ; FF_X18_Y8_N32              ; 14      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|sr[1]~0                                                                                                                                                                                                                                                                                           ; MLABCELL_X19_Y7_N33        ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; hdmi_tx_ctrl:hdmi_tx|last_i2c_in[3]~1                                                                                                                                                                                                                                                                                                                      ; LABCELL_X18_Y6_N18         ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; hdmi_tx_ctrl:hdmi_tx|last_i2c_in[7]~0                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X19_Y7_N57        ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; hdmi_tx_ctrl:hdmi_tx|setupaddr[4]~0                                                                                                                                                                                                                                                                                                                        ; LABCELL_X15_Y6_N0          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; hdmi_tx_pll:pll|hdmi_tx_pll_0002:hdmi_tx_pll_inst|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                                                                                                                                   ; PLLOUTPUTCOUNTER_X0_Y6_N1  ; 1414    ; Clock                                   ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; hdmi_tx_pll:pll|hdmi_tx_pll_0002:hdmi_tx_pll_inst|altera_pll:altera_pll_i|outclk_wire[1]                                                                                                                                                                                                                                                                   ; PLLOUTPUTCOUNTER_X0_Y0_N1  ; 79      ; Clock                                   ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                   ; FF_X1_Y3_N38               ; 27      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3                      ; LABCELL_X2_Y2_N36          ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0           ; LABCELL_X2_Y2_N0           ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0                           ; LABCELL_X4_Y2_N15          ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                             ; FF_X2_Y3_N44               ; 57      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                             ; FF_X2_Y3_N32               ; 33      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1                             ; MLABCELL_X3_Y3_N30         ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~0                             ; LABCELL_X2_Y2_N51          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1              ; LABCELL_X1_Y3_N33          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~2      ; LABCELL_X1_Y3_N39          ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~1 ; LABCELL_X1_Y3_N30          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]        ; FF_X4_Y2_N53               ; 15      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]       ; FF_X4_Y2_N47               ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]        ; FF_X2_Y2_N50               ; 55      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                 ; LABCELL_X4_Y2_N57          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                       ; FF_X4_Y2_N38               ; 57      ; Async. clear, Clock enable              ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                     ; MLABCELL_X3_Y3_N24         ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated|eq_node[0]~1                                                                                                                      ; LABCELL_X7_Y7_N51          ; 25      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated|eq_node[1]~0                                                                                                                      ; LABCELL_X7_Y7_N42          ; 25      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                                                                                                       ; FF_X4_Y4_N23               ; 25      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                                                    ; FF_X3_Y7_N55               ; 53      ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|cdr~0                                                                                                                                                                                                                                          ; MLABCELL_X3_Y4_N57         ; 14      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|collect_data                                                                                                                                                                                                                                   ; MLABCELL_X3_Y7_N51         ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~0                                                                                                                                                                                                                                    ; MLABCELL_X3_Y4_N15         ; 33      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~1                                                                                                                                                                                                                                    ; LABCELL_X2_Y6_N33          ; 33      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                      ; FF_X3_Y6_N47               ; 644     ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sdr                                                                                                                                                                                                                                            ; MLABCELL_X3_Y4_N42         ; 25      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]~1                                                                                                                                                                                              ; MLABCELL_X3_Y4_N24         ; 13      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]~1                                                                                                                                                                                        ; MLABCELL_X8_Y9_N39         ; 13      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0                                                                                                                                                                  ; MLABCELL_X3_Y7_N18         ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]~0                                                                                                                                                                           ; MLABCELL_X6_Y8_N57         ; 25      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|process_1~0                                                                                                                                                                                         ; MLABCELL_X3_Y7_N57         ; 30      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_shift_var~0                                                                                                                                                                                 ; LABCELL_X7_Y9_N6           ; 26      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0                                                                                                                                                      ; LABCELL_X4_Y4_N39          ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                                                                                            ; LABCELL_X4_Y4_N27          ; 13      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_f9i:auto_generated|cout_actual                                                                 ; LABCELL_X2_Y4_N33          ; 8       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_29i:auto_generated|cout_actual                                                                                ; LABCELL_X4_Y4_N30          ; 5       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated|cout_actual                                                                                   ; MLABCELL_X3_Y4_N18         ; 1       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena                                                                                                                                             ; LABCELL_X2_Y4_N27          ; 9       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load                                                                                                                                                ; LABCELL_X4_Y4_N42          ; 98      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                                                                                                  ; LABCELL_X4_Y4_N18          ; 13      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_buf_read_reset                                                                                                                                         ; MLABCELL_X3_Y4_N6          ; 1       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena                                                                                                                                      ; LABCELL_X4_Y4_N24          ; 5       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load                                                                                                                                         ; LABCELL_X4_Y5_N18          ; 24      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]~5                                                                                                                                                                                                             ; LABCELL_X4_Y6_N48          ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]~1                                                                                                                                                                                                        ; LABCELL_X4_Y6_N51          ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~0                                                                                                                                                                                                                          ; MLABCELL_X3_Y4_N48         ; 19      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_gen~0                                                                                                                                                                                                                                  ; MLABCELL_X3_Y4_N54         ; 13      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]~0                                                                                                                                                                                                                          ; MLABCELL_X3_Y4_N30         ; 33      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]~0                                                                                                                                                                                                                     ; MLABCELL_X3_Y4_N39         ; 17      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                                                                              ; LABCELL_X4_Y5_N48          ; 431     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|always0~19                                                                                                                                                                                                                                                                                                    ; LABCELL_X27_Y3_N45         ; 16      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|b_out[0]~7                                                                                                                                                                                                                                                                                                    ; LABCELL_X27_Y4_N12         ; 24      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|ca_prng:prng|ca_state_reg~0                                                                                                                                                                                                                                                                                   ; LABCELL_X31_Y3_N54         ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|dat_count[6]~0                                                                                                                                                                                                                                                                                                ; LABCELL_X27_Y1_N36         ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst|scfifo:scfifo_component|scfifo_d5a1:auto_generated|a_dpfifo_0t91:dpfifo|cntr_947:usedw_counter|_~0                                                                                                                                                                                             ; LABCELL_X28_Y1_N54         ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst|scfifo:scfifo_component|scfifo_d5a1:auto_generated|a_dpfifo_0t91:dpfifo|cntr_s3b:rd_ptr_msb|_~0                                                                                                                                                                                                ; LABCELL_X30_Y5_N39         ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst|scfifo:scfifo_component|scfifo_d5a1:auto_generated|a_dpfifo_0t91:dpfifo|cntr_t3b:wr_ptr|_~0                                                                                                                                                                                                    ; LABCELL_X28_Y2_N24         ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst|scfifo:scfifo_component|scfifo_d5a1:auto_generated|a_dpfifo_0t91:dpfifo|rd_ptr_lsb~1                                                                                                                                                                                                           ; LABCELL_X28_Y2_N0          ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst|scfifo:scfifo_component|scfifo_d5a1:auto_generated|a_dpfifo_0t91:dpfifo|valid_wreq                                                                                                                                                                                                             ; LABCELL_X28_Y2_N42         ; 17      ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_clr                                                                                                                                                                                                                                                                                                      ; FF_X30_Y2_N41              ; 54      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[0]~0                                                                                                                                                                                                                                                                                                ; LABCELL_X30_Y2_N36         ; 25      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|ramp_values[12]~1                                                                                                                                                                                                                                                                                             ; LABCELL_X27_Y3_N51         ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|Equal0~2                                                                                                                                                                                                                                                                                                            ; MLABCELL_X25_Y5_N15        ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|Equal1~2                                                                                                                                                                                                                                                                                                            ; LABCELL_X27_Y5_N42         ; 18      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|LessThan0~1                                                                                                                                                                                                                                                                                                         ; LABCELL_X28_Y3_N42         ; 16      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+-----------------------------------------+--------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                                                                     ; Location                   ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+----------------------+------------------+---------------------------+
; ALTCLKCTRL:altclk|ALTCLKCTRL_altclkctrl_0:altclkctrl_0|ALTCLKCTRL_altclkctrl_0_sub:ALTCLKCTRL_altclkctrl_0_sub_component|wire_sd1_outclk ; CLKCTRL_R33                ; 178     ; Regional Clock       ; RCLK33           ; --                        ;
; CLOCK_50_B6A                                                                                                                             ; PIN_N20                    ; 71      ; Global Clock         ; GCLK8            ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_pll0:pll0|pll_afi_clk                                         ; PLLOUTPUTCOUNTER_X68_Y2_N1 ; 9       ; Global Clock         ; GCLK11           ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_pll0:pll0|pll_afi_half_clk                                    ; PLLOUTPUTCOUNTER_X68_Y7_N1 ; 65      ; Global Clock         ; GCLK4            ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_pll0:pll0|pll_avl_clk                                         ; PLLOUTPUTCOUNTER_X68_Y8_N1 ; 1489    ; Regional Clock       ; RCLK22           ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_pll0:pll0|pll_avl_clk                                         ; PLLOUTPUTCOUNTER_X68_Y8_N1 ; 23      ; Regional Clock       ; RCLK32           ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_pll0:pll0|pll_config_clk                                      ; PLLOUTPUTCOUNTER_X68_Y0_N1 ; 113     ; Regional Clock       ; RCLK38           ; --                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_pll0:pll0|pll_config_clk                                      ; PLLOUTPUTCOUNTER_X68_Y0_N1 ; 165     ; Regional Clock       ; RCLK20           ; --                        ;
; hdmi_tx_pll:pll|hdmi_tx_pll_0002:hdmi_tx_pll_inst|altera_pll:altera_pll_i|fboutclk_wire[0]                                               ; FRACTIONALPLL_X0_Y1_N0     ; 1       ; Global Clock         ; --               ; --                        ;
; hdmi_tx_pll:pll|hdmi_tx_pll_0002:hdmi_tx_pll_inst|altera_pll:altera_pll_i|outclk_wire[0]                                                 ; PLLOUTPUTCOUNTER_X0_Y6_N1  ; 1414    ; Global Clock         ; GCLK7            ; --                        ;
; hdmi_tx_pll:pll|hdmi_tx_pll_0002:hdmi_tx_pll_inst|altera_pll:altera_pll_i|outclk_wire[1]                                                 ; PLLOUTPUTCOUNTER_X0_Y0_N1  ; 79      ; Global Clock         ; GCLK2            ; --                        ;
+------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                  ; Fan-Out ;
+---------------------------------------------------------------------------------------------------------------------------------------+---------+
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst ; 1416    ;
; altera_internal_jtag~TCKUTAP                                                                                                          ; 867     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                 ; 644     ;
+---------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-----------------------+
; Name                                                                                                                                                                                                                                                                                                                                           ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLAB cells ; MIF                              ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-----------------------+
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram|altsyncram_mri1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0          ; None                             ; M10K_X39_Y4_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                   ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b|altsyncram:the_altsyncram|altsyncram_mri1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0          ; None                             ; M10K_X44_Y4_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                   ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram|altsyncram_2mj1:auto_generated|ALTSYNCRAM                                                                                                                                 ; AUTO ; Single Port      ; Single Clock ; 3584         ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 114688 ; 3584                        ; 32                          ; --                          ; --                          ; 114688              ; 16          ; 0          ; fpga_lpddr2_s0_sequencer_mem.hex ; M10K_X39_Y6_N0, M10K_X39_Y8_N0, M10K_X39_Y5_N0, M10K_X57_Y7_N0, M10K_X57_Y3_N0, M10K_X39_Y7_N0, M10K_X44_Y8_N0, M10K_X44_Y7_N0, M10K_X39_Y1_N0, M10K_X39_Y3_N0, M10K_X44_Y3_N0, M10K_X44_Y2_N0, M10K_X44_Y5_N0, M10K_X44_Y6_N0, M10K_X44_Y1_N0, M10K_X39_Y2_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                   ; MLAB ; Simple Dual Port ; Single Clock ; 16           ; 32           ; 16           ; 32           ; yes                    ; no                      ; no                     ; yes                     ; 512    ; 16                          ; 32                          ; 16                          ; 32                          ; 512                 ; 0           ; 32         ; None                             ; LAB_X42_Y7_N0, LAB_X47_Y3_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                      ;                 ;                 ;          ;                        ;                       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|ALTDPRAM_INSTANCE                                                                                           ; MLAB ; Simple Dual Port ; Single Clock ; 64           ; 19           ; 64           ; 19           ; yes                    ; no                      ; no                     ; no                      ; 1216   ; 64                          ; 19                          ; 64                          ; 19                          ; 1216                ; 0           ; 38         ; None                             ; LAB_X32_Y6_N0, LAB_X32_Y7_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                      ;                 ;                 ;          ;                        ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c884:auto_generated|ALTSYNCRAM                                                                                                                                          ; AUTO ; Simple Dual Port ; Dual Clocks  ; 4096         ; 99           ; 4096         ; 99           ; yes                    ; no                      ; yes                    ; no                      ; 405504 ; 4096                        ; 99                          ; 4096                        ; 99                          ; 405504              ; 50          ; 0          ; None                             ; M10K_X5_Y13_N0, M10K_X12_Y14_N0, M10K_X20_Y14_N0, M10K_X20_Y15_N0, M10K_X20_Y13_N0, M10K_X20_Y16_N0, M10K_X20_Y12_N0, M10K_X12_Y16_N0, M10K_X20_Y10_N0, M10K_X29_Y10_N0, M10K_X20_Y4_N0, M10K_X12_Y12_N0, M10K_X12_Y8_N0, M10K_X20_Y8_N0, M10K_X5_Y4_N0, M10K_X5_Y10_N0, M10K_X5_Y6_N0, M10K_X12_Y7_N0, M10K_X12_Y9_N0, M10K_X12_Y17_N0, M10K_X20_Y7_N0, M10K_X12_Y6_N0, M10K_X20_Y1_N0, M10K_X5_Y3_N0, M10K_X5_Y9_N0, M10K_X5_Y12_N0, M10K_X12_Y11_N0, M10K_X5_Y11_N0, M10K_X12_Y15_N0, M10K_X29_Y8_N0, M10K_X20_Y11_N0, M10K_X5_Y8_N0, M10K_X12_Y2_N0, M10K_X5_Y1_N0, M10K_X20_Y9_N0, M10K_X5_Y2_N0, M10K_X20_Y6_N0, M10K_X20_Y2_N0, M10K_X12_Y13_N0, M10K_X20_Y3_N0, M10K_X5_Y7_N0, M10K_X20_Y5_N0, M10K_X12_Y1_N0, M10K_X12_Y3_N0, M10K_X12_Y5_N0, M10K_X29_Y1_N0, M10K_X12_Y4_N0, M10K_X5_Y5_N0, M10K_X12_Y10_N0, M10K_X29_Y2_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst|scfifo:scfifo_component|scfifo_d5a1:auto_generated|a_dpfifo_0t91:dpfifo|altsyncram_j9i1:FIFOram|ALTSYNCRAM                                                                                                                                                                         ; AUTO ; Simple Dual Port ; Single Clock ; 2048         ; 32           ; 2048         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 65536  ; 2048                        ; 24                          ; 2048                        ; 24                          ; 49152               ; 5           ; 0          ; None                             ; M10K_X29_Y6_N0, M10K_X29_Y4_N0, M10K_X29_Y5_N0, M10K_X29_Y3_N0, M10K_X29_Y7_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-----------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+---------------------------------------------------------+
; Routing Usage Summary                                   ;
+------------------------------+--------------------------+
; Routing Resource Type        ; Usage                    ;
+------------------------------+--------------------------+
; Block interconnects          ; 12,085 / 217,884 ( 6 % ) ;
; C12 interconnects            ; 179 / 10,080 ( 2 % )     ;
; C2 interconnects             ; 4,053 / 87,208 ( 5 % )   ;
; C4 interconnects             ; 2,197 / 41,360 ( 5 % )   ;
; DQS bus muxes                ; 4 / 21 ( 19 % )          ;
; DQS-18 I/O buses             ; 0 / 21 ( 0 % )           ;
; DQS-9 I/O buses              ; 4 / 21 ( 19 % )          ;
; Direct links                 ; 987 / 217,884 ( < 1 % )  ;
; Global clocks                ; 5 / 16 ( 31 % )          ;
; Horizontal periphery clocks  ; 0 / 12 ( 0 % )           ;
; Local interconnects          ; 2,067 / 58,160 ( 4 % )   ;
; Quadrant clocks              ; 5 / 88 ( 6 % )           ;
; R14 interconnects            ; 393 / 9,228 ( 4 % )      ;
; R14/C12 interconnect drivers ; 479 / 15,096 ( 3 % )     ;
; R3 interconnects             ; 5,283 / 94,896 ( 6 % )   ;
; R6 interconnects             ; 8,133 / 194,640 ( 4 % )  ;
; Spine clocks                 ; 19 / 180 ( 11 % )        ;
; Wire stub REs                ; 0 / 11,606 ( 0 % )       ;
+------------------------------+--------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 16    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area                   ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                    ;                   ;
; Pass         ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                    ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; No Current Strength assignments found.                                   ; I/O                    ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; No Current Strength assignments found.                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                    ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Pass         ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; 0 such failures found.                                                   ; I/O                    ;                   ;
; ----         ; ----      ; Disclaimer                        ; LVDS rules are checked but not reported.                                           ; None     ; ----                                                                     ; Differential Signaling ;                   ;
; ----         ; ----      ; Disclaimer                        ; Memory interface related rules are checked but not reported.                       ; None     ; ----                                                                     ; Memory Interfaces      ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                                                     ; On Chip Termination    ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass          ; 170          ; 0            ; 170          ; 0            ; 32           ; 174       ; 170          ; 0            ; 174       ; 174       ; 0            ; 80           ; 0            ; 0            ; 0            ; 0            ; 80           ; 0            ; 0            ; 0            ; 8            ; 80           ; 0            ; 0            ; 0            ; 0            ; 0            ; 71           ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable  ; 4            ; 174          ; 4            ; 174          ; 142          ; 0         ; 4            ; 174          ; 0         ; 0         ; 174          ; 94           ; 174          ; 174          ; 174          ; 174          ; 94           ; 174          ; 174          ; 174          ; 166          ; 94           ; 174          ; 174          ; 174          ; 174          ; 174          ; 103          ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; CLOCK_125_p         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CLOCK_50_B7A        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLOCK_50_B8A        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDG[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDG[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDG[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDG[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDG[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDG[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDG[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDG[7]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDR[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDR[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDR[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDR[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDR[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDR[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDR[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDR[7]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDR[8]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDR[9]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; SW[3]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[4]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[5]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[6]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[7]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[8]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[2]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[3]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_CLK         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[0]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[1]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[2]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[3]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[4]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[5]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[6]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[7]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[8]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[9]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[10]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[11]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[12]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[13]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[14]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[15]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[16]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[17]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[18]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[19]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[20]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[21]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[22]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[23]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_DE          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_HS          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_VS          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; I2C_SCL             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_RX_RST_n       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_RX_CLK         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_RX_D[0]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_RX_D[1]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_RX_D[2]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_RX_D[3]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_RX_D[4]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_RX_D[5]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_RX_D[6]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_RX_D[7]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_RX_D[8]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_RX_D[9]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_RX_D[10]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_RX_D[11]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_RX_D[12]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_RX_D[13]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_RX_D[14]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_RX_D[15]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_RX_D[16]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_RX_D[17]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_RX_D[18]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_RX_D[19]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_RX_D[20]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_RX_D[21]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_RX_D[22]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_RX_D[23]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_RX_DE          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_RX_HS          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_RX_INT         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_RX_VS          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_RX_I2C_SCL     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; SD_CLK              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DDR2LP_CA[0]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR2LP_CA[1]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR2LP_CA[2]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR2LP_CA[3]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR2LP_CA[4]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR2LP_CA[5]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR2LP_CA[6]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR2LP_CA[7]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR2LP_CA[8]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR2LP_CA[9]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR2LP_CKE[0]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR2LP_CKE[1]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR2LP_CK_n         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DDR2LP_CK_p         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DDR2LP_CS_n[0]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR2LP_CS_n[1]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR2LP_DM[0]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR2LP_DM[1]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR2LP_DM[2]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR2LP_DM[3]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_SW             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; SD_CMD              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; SD_DAT[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; SD_DAT[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; SD_DAT[2]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; SD_DAT[3]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; I2C_SDA             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_RX_I2C_SDA     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DDR2LP_DQ[0]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR2LP_DQ[1]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR2LP_DQ[2]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR2LP_DQ[3]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR2LP_DQ[4]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR2LP_DQ[5]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR2LP_DQ[6]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR2LP_DQ[7]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR2LP_DQ[8]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR2LP_DQ[9]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR2LP_DQ[10]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR2LP_DQ[11]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR2LP_DQ[12]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR2LP_DQ[13]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR2LP_DQ[14]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR2LP_DQ[15]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR2LP_DQ[16]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR2LP_DQ[17]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR2LP_DQ[18]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR2LP_DQ[19]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR2LP_DQ[20]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR2LP_DQ[21]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR2LP_DQ[22]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR2LP_DQ[23]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR2LP_DQ[24]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR2LP_DQ[25]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR2LP_DQ[26]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR2LP_DQ[27]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR2LP_DQ[28]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR2LP_DQ[29]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR2LP_DQ[30]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR2LP_DQ[31]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR2LP_DQS_n[0]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DDR2LP_DQS_n[1]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DDR2LP_DQS_n[2]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DDR2LP_DQS_n[3]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DDR2LP_DQS_p[0]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DDR2LP_DQS_p[1]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DDR2LP_DQS_p[2]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DDR2LP_DQS_p[3]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CPU_RESET_n         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[9]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR2LP_OCT_RZQ      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLOCK_50_B6A        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLOCK_50_B5B        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[0]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[1]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[2]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_INT         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CLOCK_125_p(n)      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------------+
; Source Clock(s)                                                                                                                                                                                                                   ; Destination Clock(s)                                                        ; Delay Added in ns ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------------+
; altera_reserved_tck                                                                                                                                                                                                               ; altera_reserved_tck                                                         ; 730.3             ;
; pll|hdmi_tx_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                                       ; pll|hdmi_tx_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 380.7             ;
; pll|hdmi_tx_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                                       ; pll|hdmi_tx_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 266.9             ;
; fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll6~PLL_OUTPUT_COUNTER|divclk                                                                                                                                                             ; fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll6~PLL_OUTPUT_COUNTER|divclk       ; 119.5             ;
; pll|hdmi_tx_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk,fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll5~PLL_OUTPUT_COUNTER|divclk,I/O                                                                             ; pll|hdmi_tx_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 60.2              ;
; fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll5~PLL_OUTPUT_COUNTER|divclk                                                                                                                                                             ; pll|hdmi_tx_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 43.0              ;
; CLOCK_50_B5B                                                                                                                                                                                                                      ; CLOCK_50_B5B                                                                ; 34.8              ;
; CLOCK_50_B6A                                                                                                                                                                                                                      ; fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll5~PLL_OUTPUT_COUNTER|divclk       ; 27.8              ;
; pll|hdmi_tx_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk,pll|hdmi_tx_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk,fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll5~PLL_OUTPUT_COUNTER|divclk,I/O ; pll|hdmi_tx_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 27.2              ;
; altera_reserved_tck,I/O                                                                                                                                                                                                           ; altera_reserved_tck                                                         ; 21.1              ;
; fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll5~PLL_OUTPUT_COUNTER|divclk,I/O                                                                                                                                                         ; pll|hdmi_tx_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 20.1              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                     ; Destination Register                                                                                                                                                                                                                                                                                                                        ; Delay Added in ns ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; sample[3]                                                                                                                                                                                                                                                                                                                                           ; Avalon_bus_RW_Test:fpga_lpddr2_Verify|pre_button[0]                                                                                                                                                                                                                                                                                         ; 4.970             ;
; sample[4]                                                                                                                                                                                                                                                                                                                                           ; Avalon_bus_RW_Test:fpga_lpddr2_Verify|pre_button[0]                                                                                                                                                                                                                                                                                         ; 4.945             ;
; sample[0]                                                                                                                                                                                                                                                                                                                                           ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_94                                                                                                                                                                                                          ; 4.741             ;
; sample[1]                                                                                                                                                                                                                                                                                                                                           ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_94                                                                                                                                                                                                          ; 4.680             ;
; sample[2]                                                                                                                                                                                                                                                                                                                                           ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|hphy_inst~FF_87                                                                                                                                                                                                     ; 4.332             ;
; Avalon_bus_RW_Test:fpga_lpddr2_Verify|c_state[3]                                                                                                                                                                                                                                                                                                    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst|scfifo:scfifo_component|scfifo_d5a1:auto_generated|a_dpfifo_0t91:dpfifo|cntr_947:usedw_counter|counter_reg_bit[10]                                                                                                                                                              ; 3.616             ;
; Avalon_bus_RW_Test:fpga_lpddr2_Verify|c_state[1]                                                                                                                                                                                                                                                                                                    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst|scfifo:scfifo_component|scfifo_d5a1:auto_generated|a_dpfifo_0t91:dpfifo|cntr_947:usedw_counter|counter_reg_bit[10]                                                                                                                                                              ; 3.587             ;
; Avalon_bus_RW_Test:fpga_lpddr2_Verify|c_state[0]                                                                                                                                                                                                                                                                                                    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst|scfifo:scfifo_component|scfifo_d5a1:auto_generated|a_dpfifo_0t91:dpfifo|cntr_947:usedw_counter|counter_reg_bit[10]                                                                                                                                                              ; 3.287             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_f9i:auto_generated|counter_reg_bit[6]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_82j:auto_generated|counter_reg_bit[11]                                                                   ; 2.646             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_f9i:auto_generated|counter_reg_bit[5]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_82j:auto_generated|counter_reg_bit[11]                                                                   ; 2.607             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_f9i:auto_generated|counter_reg_bit[4]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_82j:auto_generated|counter_reg_bit[11]                                                                   ; 2.581             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_f9i:auto_generated|counter_reg_bit[3]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_82j:auto_generated|counter_reg_bit[11]                                                                   ; 2.575             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_f9i:auto_generated|counter_reg_bit[2]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_82j:auto_generated|counter_reg_bit[11]                                                                   ; 2.526             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                         ; 2.403             ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_doing_scan_r                                                                                                                                                                                                          ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr.STATE_SCC_IDLE                                                                                                                                                                                     ; 2.401             ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr.STATE_SCC_DONE                                                                                                                                                                                             ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr.STATE_SCC_IDLE                                                                                                                                                                                     ; 2.401             ;
; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                         ; 2.270             ;
; altera_internal_jtag~FF_17                                                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                         ; 2.270             ;
; altera_internal_jtag~FF_36                                                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                         ; 2.270             ;
; Avalon_bus_RW_Test:fpga_lpddr2_Verify|avl_burstbegin                                                                                                                                                                                                                                                                                                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_1443                                                                                                                                                                                                        ; 2.196             ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[19]                                                                                                                                                                                                                                                                                          ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst|scfifo:scfifo_component|scfifo_d5a1:auto_generated|a_dpfifo_0t91:dpfifo|altsyncram_j9i1:FIFOram|ram_block1a19~porta_datain_reg0                                                                                                                                                 ; 2.049             ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[18]                                                                                                                                                                                                                                                                                          ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst|scfifo:scfifo_component|scfifo_d5a1:auto_generated|a_dpfifo_0t91:dpfifo|altsyncram_j9i1:FIFOram|ram_block1a18~porta_datain_reg0                                                                                                                                                 ; 2.049             ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[17]                                                                                                                                                                                                                                                                                          ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst|scfifo:scfifo_component|scfifo_d5a1:auto_generated|a_dpfifo_0t91:dpfifo|altsyncram_j9i1:FIFOram|ram_block1a17~porta_datain_reg0                                                                                                                                                 ; 2.049             ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[15]                                                                                                                                                                                                                                                                                          ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst|scfifo:scfifo_component|scfifo_d5a1:auto_generated|a_dpfifo_0t91:dpfifo|altsyncram_j9i1:FIFOram|ram_block1a15~porta_datain_reg0                                                                                                                                                 ; 2.049             ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[9]                                                                                                                                                                                                                                                                                           ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst|scfifo:scfifo_component|scfifo_d5a1:auto_generated|a_dpfifo_0t91:dpfifo|altsyncram_j9i1:FIFOram|ram_block1a9~porta_datain_reg0                                                                                                                                                  ; 2.044             ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[8]                                                                                                                                                                                                                                                                                           ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst|scfifo:scfifo_component|scfifo_d5a1:auto_generated|a_dpfifo_0t91:dpfifo|altsyncram_j9i1:FIFOram|ram_block1a8~porta_datain_reg0                                                                                                                                                  ; 2.044             ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[7]                                                                                                                                                                                                                                                                                           ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst|scfifo:scfifo_component|scfifo_d5a1:auto_generated|a_dpfifo_0t91:dpfifo|altsyncram_j9i1:FIFOram|ram_block1a7~porta_datain_reg0                                                                                                                                                  ; 2.044             ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[6]                                                                                                                                                                                                                                                                                           ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst|scfifo:scfifo_component|scfifo_d5a1:auto_generated|a_dpfifo_0t91:dpfifo|altsyncram_j9i1:FIFOram|ram_block1a6~porta_datain_reg0                                                                                                                                                  ; 2.044             ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[5]                                                                                                                                                                                                                                                                                           ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst|scfifo:scfifo_component|scfifo_d5a1:auto_generated|a_dpfifo_0t91:dpfifo|altsyncram_j9i1:FIFOram|ram_block1a5~porta_datain_reg0                                                                                                                                                  ; 2.044             ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[4]                                                                                                                                                                                                                                                                                           ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst|scfifo:scfifo_component|scfifo_d5a1:auto_generated|a_dpfifo_0t91:dpfifo|altsyncram_j9i1:FIFOram|ram_block1a4~porta_datain_reg0                                                                                                                                                  ; 1.987             ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[3]                                                                                                                                                                                                                                                                                           ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst|scfifo:scfifo_component|scfifo_d5a1:auto_generated|a_dpfifo_0t91:dpfifo|altsyncram_j9i1:FIFOram|ram_block1a3~porta_datain_reg0                                                                                                                                                  ; 1.987             ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[2]                                                                                                                                                                                                                                                                                           ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst|scfifo:scfifo_component|scfifo_d5a1:auto_generated|a_dpfifo_0t91:dpfifo|altsyncram_j9i1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                                                  ; 1.987             ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[1]                                                                                                                                                                                                                                                                                           ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst|scfifo:scfifo_component|scfifo_d5a1:auto_generated|a_dpfifo_0t91:dpfifo|altsyncram_j9i1:FIFOram|ram_block1a1~porta_datain_reg0                                                                                                                                                  ; 1.987             ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_shift_cnt_curr[7]                                                                                                                                                                                                     ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr.STATE_SCC_IDLE                                                                                                                                                                                     ; 1.980             ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_shift_cnt_curr[5]                                                                                                                                                                                                     ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr.STATE_SCC_IDLE                                                                                                                                                                                     ; 1.965             ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_shift_cnt_curr[6]                                                                                                                                                                                                     ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr.STATE_SCC_IDLE                                                                                                                                                                                     ; 1.963             ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr.STATE_SCC_LOAD                                                                                                                                                                                             ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr.STATE_SCC_IDLE                                                                                                                                                                                     ; 1.949             ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_shift_cnt_curr[4]                                                                                                                                                                                                     ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr.STATE_SCC_IDLE                                                                                                                                                                                     ; 1.942             ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_shift_cnt_curr[3]                                                                                                                                                                                                     ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr.STATE_SCC_IDLE                                                                                                                                                                                     ; 1.942             ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_shift_cnt_curr[2]                                                                                                                                                                                                     ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr.STATE_SCC_IDLE                                                                                                                                                                                     ; 1.942             ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[16]                                                                                                                                                                                                                                                                                          ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst|scfifo:scfifo_component|scfifo_d5a1:auto_generated|a_dpfifo_0t91:dpfifo|altsyncram_j9i1:FIFOram|ram_block1a16~porta_datain_reg0                                                                                                                                                 ; 1.922             ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[14]                                                                                                                                                                                                                                                                                          ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst|scfifo:scfifo_component|scfifo_d5a1:auto_generated|a_dpfifo_0t91:dpfifo|altsyncram_j9i1:FIFOram|ram_block1a14~porta_datain_reg0                                                                                                                                                 ; 1.873             ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[10]                                                                                                                                                                                                                                                                                          ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst|scfifo:scfifo_component|scfifo_d5a1:auto_generated|a_dpfifo_0t91:dpfifo|altsyncram_j9i1:FIFOram|ram_block1a10~porta_datain_reg0                                                                                                                                                 ; 1.833             ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_clr                                                                                                                                                                                                                                                                                               ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst|scfifo:scfifo_component|scfifo_d5a1:auto_generated|a_dpfifo_0t91:dpfifo|rd_ptr_lsb                                                                                                                                                                                              ; 1.794             ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[13]                                                                                                                                                                                                                                                                                          ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst|scfifo:scfifo_component|scfifo_d5a1:auto_generated|a_dpfifo_0t91:dpfifo|altsyncram_j9i1:FIFOram|ram_block1a13~porta_datain_reg0                                                                                                                                                 ; 1.786             ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[11]                                                                                                                                                                                                                                                                                          ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst|scfifo:scfifo_component|scfifo_d5a1:auto_generated|a_dpfifo_0t91:dpfifo|altsyncram_j9i1:FIFOram|ram_block1a11~porta_datain_reg0                                                                                                                                                 ; 1.786             ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[0]                                                                                                                                                                                                                                                                                           ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst|scfifo:scfifo_component|scfifo_d5a1:auto_generated|a_dpfifo_0t91:dpfifo|altsyncram_j9i1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                  ; 1.772             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_29i:auto_generated|counter_reg_bit[3]                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_29i:auto_generated|counter_reg_bit[1]                                                          ; 1.725             ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[12]                                                                                                                                                                                                                                                                                          ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst|scfifo:scfifo_component|scfifo_d5a1:auto_generated|a_dpfifo_0t91:dpfifo|altsyncram_j9i1:FIFOram|ram_block1a12~porta_datain_reg0                                                                                                                                                 ; 1.699             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_29i:auto_generated|counter_reg_bit[4]                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_29i:auto_generated|counter_reg_bit[1]                                                          ; 1.676             ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[23]                                                                                                                                                                                                                                                                                          ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst|scfifo:scfifo_component|scfifo_d5a1:auto_generated|a_dpfifo_0t91:dpfifo|altsyncram_j9i1:FIFOram|ram_block1a23~porta_datain_reg0                                                                                                                                                 ; 1.651             ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[22]                                                                                                                                                                                                                                                                                          ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst|scfifo:scfifo_component|scfifo_d5a1:auto_generated|a_dpfifo_0t91:dpfifo|altsyncram_j9i1:FIFOram|ram_block1a22~porta_datain_reg0                                                                                                                                                 ; 1.651             ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[21]                                                                                                                                                                                                                                                                                          ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst|scfifo:scfifo_component|scfifo_d5a1:auto_generated|a_dpfifo_0t91:dpfifo|altsyncram_j9i1:FIFOram|ram_block1a21~porta_datain_reg0                                                                                                                                                 ; 1.651             ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[20]                                                                                                                                                                                                                                                                                          ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst|scfifo:scfifo_component|scfifo_d5a1:auto_generated|a_dpfifo_0t91:dpfifo|altsyncram_j9i1:FIFOram|ram_block1a20~porta_datain_reg0                                                                                                                                                 ; 1.651             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_29i:auto_generated|counter_reg_bit[2]                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_29i:auto_generated|counter_reg_bit[1]                                                          ; 1.637             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_29i:auto_generated|counter_reg_bit[0]                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_29i:auto_generated|counter_reg_bit[1]                                                          ; 1.634             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_29i:auto_generated|counter_reg_bit[1]                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_29i:auto_generated|counter_reg_bit[1]                                                          ; 1.579             ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[7]                                                                                                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[43]                                                                                                                                                                                                                                                                                          ; 1.511             ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_shift_cnt_curr[1]                                                                                                                                                                                                     ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr.STATE_SCC_IDLE                                                                                                                                                                                     ; 1.509             ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_go_ena_r[1]                                                                                                                                                                                                           ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr.STATE_SCC_IDLE                                                                                                                                                                                     ; 1.509             ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_go_ena_r[0]                                                                                                                                                                                                           ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr.STATE_SCC_IDLE                                                                                                                                                                                     ; 1.509             ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_shift_cnt_curr[0]                                                                                                                                                                                                     ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr.STATE_SCC_IDLE                                                                                                                                                                                     ; 1.509             ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_go_ena_r[3]                                                                                                                                                                                                           ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr.STATE_SCC_IDLE                                                                                                                                                                                     ; 1.509             ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_go_ena_r[2]                                                                                                                                                                                                           ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr.STATE_SCC_IDLE                                                                                                                                                                                     ; 1.509             ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr.STATE_SCC_IDLE                                                                                                                                                                                             ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr.STATE_SCC_IDLE                                                                                                                                                                                     ; 1.509             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_f9i:auto_generated|counter_reg_bit[1]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_f9i:auto_generated|counter_reg_bit[0]                                           ; 1.492             ;
; SW[9]                                                                                                                                                                                                                                                                                                                                               ; top_sync_vg_pattern:vg|sync_vg:sync_vg|vs_out                                                                                                                                                                                                                                                                                               ; 1.485             ;
; CPU_RESET_n                                                                                                                                                                                                                                                                                                                                         ; top_sync_vg_pattern:vg|sync_vg:sync_vg|vs_out                                                                                                                                                                                                                                                                                               ; 1.485             ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|read_state.0011                                                                                                                                                                                                                                                                                        ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst|scfifo:scfifo_component|scfifo_d5a1:auto_generated|a_dpfifo_0t91:dpfifo|cntr_947:usedw_counter|counter_reg_bit[10]                                                                                                                                                              ; 1.471             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_f9i:auto_generated|counter_reg_bit[0]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_f9i:auto_generated|counter_reg_bit[0]                                           ; 1.440             ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[8]                                                                                                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[44]                                                                                                                                                                                                                                                                                       ; 1.403             ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[23]                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[39]                                                                                                                                                                                                                                                                                       ; 1.380             ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[9]                                                                                                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:45:td|previous                                                                                            ; 1.373             ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[11]                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:27:td|transition_found                                                                                    ; 1.309             ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[21]                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:37:td|transition_found                                                                                    ; 1.303             ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[12]                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:28:td|previous                                                                                            ; 1.297             ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[19]                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:35:td|previous                                                                                            ; 1.290             ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[22]                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:38:td|previous                                                                                            ; 1.285             ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[20]                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:36:td|transition_found                                                                                    ; 1.285             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] ; 1.280             ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst|scfifo:scfifo_component|scfifo_d5a1:auto_generated|a_dpfifo_0t91:dpfifo|low_addressa[0]                                                                                                                                                                                                 ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst|scfifo:scfifo_component|scfifo_d5a1:auto_generated|a_dpfifo_0t91:dpfifo|altsyncram_j9i1:FIFOram|ram_block1a15~portb_address_reg0                                                                                                                                                ; 1.271             ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst|scfifo:scfifo_component|scfifo_d5a1:auto_generated|a_dpfifo_0t91:dpfifo|rd_ptr_lsb                                                                                                                                                                                                      ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst|scfifo:scfifo_component|scfifo_d5a1:auto_generated|a_dpfifo_0t91:dpfifo|altsyncram_j9i1:FIFOram|ram_block1a15~portb_address_reg0                                                                                                                                                ; 1.271             ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst|scfifo:scfifo_component|scfifo_d5a1:auto_generated|a_dpfifo_0t91:dpfifo|empty_dff                                                                                                                                                                                                       ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst|scfifo:scfifo_component|scfifo_d5a1:auto_generated|a_dpfifo_0t91:dpfifo|altsyncram_j9i1:FIFOram|ram_block1a15~portb_address_reg0                                                                                                                                                ; 1.271             ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|de_out                                                                                                                                                                                                                                                                                                       ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst|scfifo:scfifo_component|scfifo_d5a1:auto_generated|a_dpfifo_0t91:dpfifo|altsyncram_j9i1:FIFOram|ram_block1a15~portb_address_reg0                                                                                                                                                ; 1.271             ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst|scfifo:scfifo_component|scfifo_d5a1:auto_generated|a_dpfifo_0t91:dpfifo|full_dff                                                                                                                                                                                                        ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst|scfifo:scfifo_component|scfifo_d5a1:auto_generated|a_dpfifo_0t91:dpfifo|cntr_947:usedw_counter|counter_reg_bit[10]                                                                                                                                                              ; 1.262             ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_5                                                                                                                                                                                                                   ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst|scfifo:scfifo_component|scfifo_d5a1:auto_generated|a_dpfifo_0t91:dpfifo|cntr_947:usedw_counter|counter_reg_bit[10]                                                                                                                                                              ; 1.262             ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_data_master_translator|write_accepted                                                                                                                                  ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem_used[0]                                                                                                                             ; 1.259             ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[10]                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:26:td|transition_found                                                                                    ; 1.252             ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|i_read                                                                                                                                                                                                      ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                   ; 1.241             ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[16]                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:32:td|previous                                                                                            ; 1.241             ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[17]                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:33:td|previous                                                                                            ; 1.238             ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_instruction_master_translator|read_accepted                                                                                                                            ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                   ; 1.235             ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[26]                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:42:td|transition_found                                                                                    ; 1.227             ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[25]                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:41:td|transition_found                                                                                    ; 1.214             ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst|scfifo:scfifo_component|scfifo_d5a1:auto_generated|a_dpfifo_0t91:dpfifo|low_addressa[6]                                                                                                                                                                                                 ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst|scfifo:scfifo_component|scfifo_d5a1:auto_generated|a_dpfifo_0t91:dpfifo|altsyncram_j9i1:FIFOram|ram_block1a15~portb_address_reg0                                                                                                                                                ; 1.214             ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst|scfifo:scfifo_component|scfifo_d5a1:auto_generated|a_dpfifo_0t91:dpfifo|cntr_s3b:rd_ptr_msb|counter_reg_bit[5]                                                                                                                                                                          ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst|scfifo:scfifo_component|scfifo_d5a1:auto_generated|a_dpfifo_0t91:dpfifo|altsyncram_j9i1:FIFOram|ram_block1a15~portb_address_reg0                                                                                                                                                ; 1.214             ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst|scfifo:scfifo_component|scfifo_d5a1:auto_generated|a_dpfifo_0t91:dpfifo|cntr_s3b:rd_ptr_msb|counter_reg_bit[9]                                                                                                                                                                          ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst|scfifo:scfifo_component|scfifo_d5a1:auto_generated|a_dpfifo_0t91:dpfifo|altsyncram_j9i1:FIFOram|ram_block1a15~portb_address_reg0                                                                                                                                                ; 1.214             ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst|scfifo:scfifo_component|scfifo_d5a1:auto_generated|a_dpfifo_0t91:dpfifo|low_addressa[10]                                                                                                                                                                                                ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst|scfifo:scfifo_component|scfifo_d5a1:auto_generated|a_dpfifo_0t91:dpfifo|altsyncram_j9i1:FIFOram|ram_block1a15~portb_address_reg0                                                                                                                                                ; 1.214             ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[0]                                                                                                                                                                                                     ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_status_reg_pie                                                                                                                                                                                    ; 1.211             ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_write                                                                                                                                                                                                                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem_used[0]                                                                                                                             ; 1.206             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (12473): User specified to use only one processors but 2 processors were detected which could be used to decrease run time.
Info (119006): Selected device 5CGXFC5C6F27C7 for design "C5G_BSOD"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171004): Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (184025): 1 differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins.
    Info (184026): differential I/O pin "CLOCK_125_p" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "CLOCK_125_p(n)". File: Z:/C5G_BSOD/C5G_BSOD.v Line: 15
Info (184020): Starting Fitter periphery placement operations
Warning (177007): PLL(s) placed in location FRACTIONALPLL_X0_Y1_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks
    Info (177008): PLL hdmi_tx_pll:pll|hdmi_tx_pll_0002:hdmi_tx_pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL
Info (11178): Promoted 7 clocks (4 global, 2 dual-regional, 1 regional)
    Info (11162): ALTCLKCTRL:altclk|ALTCLKCTRL_altclkctrl_0:altclkctrl_0|ALTCLKCTRL_altclkctrl_0_sub:ALTCLKCTRL_altclkctrl_0_sub_component|sd1 with 159 fanout uses regional clock CLKCTRL_R33
        Info (11177): Node drives Regional Clock Region 2 from (0, 0) to (26, 8)
    Info (11162): fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_pll0:pll0|pll_avl_clk~CLKENA0 with 1646 fanout uses dual-regional clock CLKCTRL_R32 and CLKCTRL_R22
        Info (11177): Node drives Regional Clock Regions 2 and 3 from (0, 0) to (68, 8)
        Info (11561): fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_pll0:pll0|pll_avl_clk~CLKENA0_Duplicate with 0 fanout was merged with this clock
    Info (11162): fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_pll0:pll0|pll_config_clk~CLKENA0 with 277 fanout uses dual-regional clock CLKCTRL_R38 and CLKCTRL_R20
        Info (11177): Node drives Regional Clock Regions 2 and 3 from (0, 0) to (68, 8)
        Info (11561): fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_pll0:pll0|pll_config_clk~CLKENA0_Duplicate with 0 fanout was merged with this clock
    Info (11162): hdmi_tx_pll:pll|hdmi_tx_pll_0002:hdmi_tx_pll_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 1492 fanout uses global clock CLKCTRL_G7
    Info (11162): hdmi_tx_pll:pll|hdmi_tx_pll_0002:hdmi_tx_pll_inst|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0 with 80 fanout uses global clock CLKCTRL_G2
    Info (11162): fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_pll0:pll0|pll_afi_clk~CLKENA0 with 9 fanout uses global clock CLKCTRL_G11
    Info (11162): fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_pll0:pll0|pll_afi_half_clk~CLKENA0 with 65 fanout uses global clock CLKCTRL_G4
Info (11191): Automatically promoted 1 clock (1 global)
    Info (11162): CLOCK_50_B6A~inputCLKENA0 with 65 fanout uses global clock CLKCTRL_G8
Warning (16406): 1 global input pin(s) will use non-dedicated clock routing
    Warning (16469): Source REFCLK I/O cannot be routed using dedicated clock routing for regional clock driver ALTCLKCTRL:altclk|ALTCLKCTRL_altclkctrl_0:altclkctrl_0|ALTCLKCTRL_altclkctrl_0_sub:ALTCLKCTRL_altclkctrl_0_sub_component|sd1, placed at CLKCTRL_R33
        Info (179012): Refclk input I/O pad CLOCK_50_B5B is placed onto PIN_R20
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:03
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'C5G_BSOD.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {pll|hdmi_tx_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -divide_by 128 -multiply_by 1521 -duty_cycle 50.00 -name {pll|hdmi_tx_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {pll|hdmi_tx_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {pll|hdmi_tx_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 4 -duty_cycle 50.00 -name {pll|hdmi_tx_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} {pll|hdmi_tx_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {pll|hdmi_tx_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 2 -duty_cycle 50.00 -name {pll|hdmi_tx_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk} {pll|hdmi_tx_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll1~FRACTIONAL_PLL|refclkin} -divide_by 5 -multiply_by 66 -duty_cycle 50.00 -name {fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll1~FRACTIONAL_PLL|vcoph[0]} {fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll1~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll1~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 2 -duty_cycle 50.00 -name {fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll1~PLL_OUTPUT_COUNTER|divclk} {fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll1~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll5~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 4 -duty_cycle 50.00 -name {fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll5~PLL_OUTPUT_COUNTER|divclk} {fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll5~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll6~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 10 -phase 355.51 -duty_cycle 50.00 -name {fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll6~PLL_OUTPUT_COUNTER|divclk} {fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll6~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll7~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 30 -duty_cycle 50.00 -name {fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll7~PLL_OUTPUT_COUNTER|divclk} {fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll7~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll3~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 2 -phase 269.94 -duty_cycle 50.00 -name {fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk} {fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll6_phy~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 10 -phase 355.51 -duty_cycle 50.00 -name {fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll6_phy~PLL_OUTPUT_COUNTER|divclk} {fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll6_phy~PLL_OUTPUT_COUNTER|divclk}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332104): Reading SDC File: 'fpga_lpddr2/fpga_lpddr2_p0.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: fpga_lpddr2_inst|fpga_lpddr2_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: fpga_lpddr2_inst|fpga_lpddr2_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1  from: datain  to: dataout
    Info (332098): Cell: fpga_lpddr2_inst|fpga_lpddr2_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: fpga_lpddr2_inst|fpga_lpddr2_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: fpga_lpddr2_inst|fpga_lpddr2_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: fpga_lpddr2_inst|fpga_lpddr2_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: fpga_lpddr2_inst|fpga_lpddr2_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1  from: datain  to: dataout
    Info (332098): Cell: fpga_lpddr2_inst|fpga_lpddr2_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: fpga_lpddr2_inst|fpga_lpddr2_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: fpga_lpddr2_inst|fpga_lpddr2_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: fpga_lpddr2_inst|fpga_lpddr2_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: fpga_lpddr2_inst|fpga_lpddr2_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1  from: datain  to: dataout
    Info (332098): Cell: fpga_lpddr2_inst|fpga_lpddr2_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: fpga_lpddr2_inst|fpga_lpddr2_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: fpga_lpddr2_inst|fpga_lpddr2_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: fpga_lpddr2_inst|fpga_lpddr2_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: fpga_lpddr2_inst|fpga_lpddr2_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1  from: datain  to: dataout
    Info (332098): Cell: fpga_lpddr2_inst|fpga_lpddr2_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: fpga_lpddr2_inst|fpga_lpddr2_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: fpga_lpddr2_inst|fpga_lpddr2_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: fpga_lpddr2_inst|fpga_lpddr2_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]  from: muxsel  to: dataout
    Info (332098): Cell: fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll1~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll1~PLL_REFCLK_SELECT  from: clkin[2]  to: clkout
    Info (332098): Cell: fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll2_phy~PLL_LVDS_OUTPUT  from: ccout[0]  to: lvdsclk
    Info (332098): Cell: fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll2_phy~PLL_LVDS_OUTPUT  from: ccout[1]  to: loaden
    Info (332098): Cell: fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll3~PLL_LVDS_OUTPUT  from: ccout[1]  to: loaden
    Info (332098): Cell: fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll3~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll5~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll6_phy~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll6~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll7~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: pll|hdmi_tx_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: pll|hdmi_tx_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: pll|hdmi_tx_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout
    Info (332098): Cell: pll|hdmi_tx_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from DDR2LP_DQS_p[0]_IN (Rise) to DDR2LP_DQS_p[0]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080
    Info (332172): Setup clock transfer from DDR2LP_DQS_p[0]_IN (Rise) to DDR2LP_DQS_p[0]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080
    Info (332172): Setup clock transfer from DDR2LP_DQS_p[1]_IN (Rise) to DDR2LP_DQS_p[1]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080
    Info (332172): Setup clock transfer from DDR2LP_DQS_p[1]_IN (Rise) to DDR2LP_DQS_p[1]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080
    Info (332172): Setup clock transfer from DDR2LP_DQS_p[2]_IN (Rise) to DDR2LP_DQS_p[2]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080
    Info (332172): Setup clock transfer from DDR2LP_DQS_p[2]_IN (Rise) to DDR2LP_DQS_p[2]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080
    Info (332172): Setup clock transfer from DDR2LP_DQS_p[3]_IN (Rise) to DDR2LP_DQS_p[3]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080
    Info (332172): Setup clock transfer from DDR2LP_DQS_p[3]_IN (Rise) to DDR2LP_DQS_p[3]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080
    Info (332172): Setup clock transfer from fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Rise) to DDR2LP_DQS_p[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180
    Info (332172): Hold clock transfer from fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Rise) to DDR2LP_DQS_p[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Fall) to DDR2LP_DQS_p[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180
    Info (332172): Hold clock transfer from fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Fall) to DDR2LP_DQS_p[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll1~PLL_OUTPUT_COUNTER|divclk (Rise) to DDR2LP_DQS_p[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180
    Info (332172): Hold clock transfer from fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll1~PLL_OUTPUT_COUNTER|divclk (Rise) to DDR2LP_DQS_p[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from fpga_lpddr2_inst|fpga_lpddr2_inst|fpga_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180
    Info (332172): Hold clock transfer from fpga_lpddr2_inst|fpga_lpddr2_inst|fpga_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Setup clock transfer from fpga_lpddr2_inst|fpga_lpddr2_inst|fpga_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180
    Info (332172): Hold clock transfer from fpga_lpddr2_inst|fpga_lpddr2_inst|fpga_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Setup clock transfer from fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Rise) to DDR2LP_DQS_p[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180
    Info (332172): Hold clock transfer from fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Rise) to DDR2LP_DQS_p[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Fall) to DDR2LP_DQS_p[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180
    Info (332172): Hold clock transfer from fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Fall) to DDR2LP_DQS_p[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll1~PLL_OUTPUT_COUNTER|divclk (Rise) to DDR2LP_DQS_p[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180
    Info (332172): Hold clock transfer from fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll1~PLL_OUTPUT_COUNTER|divclk (Rise) to DDR2LP_DQS_p[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from fpga_lpddr2_inst|fpga_lpddr2_inst|fpga_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180
    Info (332172): Hold clock transfer from fpga_lpddr2_inst|fpga_lpddr2_inst|fpga_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Setup clock transfer from fpga_lpddr2_inst|fpga_lpddr2_inst|fpga_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180
    Info (332172): Hold clock transfer from fpga_lpddr2_inst|fpga_lpddr2_inst|fpga_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Setup clock transfer from fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Rise) to DDR2LP_DQS_p[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180
    Info (332172): Hold clock transfer from fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Rise) to DDR2LP_DQS_p[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Fall) to DDR2LP_DQS_p[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180
    Info (332172): Hold clock transfer from fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Fall) to DDR2LP_DQS_p[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll1~PLL_OUTPUT_COUNTER|divclk (Rise) to DDR2LP_DQS_p[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180
    Info (332172): Hold clock transfer from fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll1~PLL_OUTPUT_COUNTER|divclk (Rise) to DDR2LP_DQS_p[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from fpga_lpddr2_inst|fpga_lpddr2_inst|fpga_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180
    Info (332172): Hold clock transfer from fpga_lpddr2_inst|fpga_lpddr2_inst|fpga_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Setup clock transfer from fpga_lpddr2_inst|fpga_lpddr2_inst|fpga_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180
    Info (332172): Hold clock transfer from fpga_lpddr2_inst|fpga_lpddr2_inst|fpga_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Setup clock transfer from fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Rise) to DDR2LP_DQS_p[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180
    Info (332172): Hold clock transfer from fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Rise) to DDR2LP_DQS_p[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Fall) to DDR2LP_DQS_p[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180
    Info (332172): Hold clock transfer from fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Fall) to DDR2LP_DQS_p[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll1~PLL_OUTPUT_COUNTER|divclk (Rise) to DDR2LP_DQS_p[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180
    Info (332172): Hold clock transfer from fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll1~PLL_OUTPUT_COUNTER|divclk (Rise) to DDR2LP_DQS_p[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from fpga_lpddr2_inst|fpga_lpddr2_inst|fpga_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180
    Info (332172): Hold clock transfer from fpga_lpddr2_inst|fpga_lpddr2_inst|fpga_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Setup clock transfer from fpga_lpddr2_inst|fpga_lpddr2_inst|fpga_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180
    Info (332172): Hold clock transfer from fpga_lpddr2_inst|fpga_lpddr2_inst|fpga_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Setup clock transfer from fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Rise) to DDR2LP_DQS_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170
    Info (332172): Hold clock transfer from fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Rise) to DDR2LP_DQS_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120
    Info (332172): Setup clock transfer from fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Fall) to DDR2LP_DQS_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170
    Info (332172): Hold clock transfer from fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Fall) to DDR2LP_DQS_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120
    Info (332172): Setup clock transfer from fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Rise) to DDR2LP_DQS_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170
    Info (332172): Hold clock transfer from fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Rise) to DDR2LP_DQS_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120
    Info (332172): Setup clock transfer from fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Fall) to DDR2LP_DQS_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170
    Info (332172): Hold clock transfer from fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Fall) to DDR2LP_DQS_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120
    Info (332172): Setup clock transfer from fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Rise) to DDR2LP_DQS_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170
    Info (332172): Hold clock transfer from fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Rise) to DDR2LP_DQS_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120
    Info (332172): Setup clock transfer from fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Fall) to DDR2LP_DQS_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170
    Info (332172): Hold clock transfer from fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Fall) to DDR2LP_DQS_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120
    Info (332172): Setup clock transfer from fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Rise) to DDR2LP_DQS_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170
    Info (332172): Hold clock transfer from fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Rise) to DDR2LP_DQS_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120
    Info (332172): Setup clock transfer from fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Fall) to DDR2LP_DQS_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170
    Info (332172): Hold clock transfer from fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Fall) to DDR2LP_DQS_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 31 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   33.333 altera_reserved_tck
    Info (332111):   20.000 CLOCK_50_B5B
    Info (332111):   20.000 CLOCK_50_B6A
    Info (332111):   20.000 CLOCK_50_B7A
    Info (332111):   20.000 CLOCK_50_B8A
    Info (332111):    8.000  CLOCK_125_p
    Info (332111):    3.030  DDR2LP_CK_n
    Info (332111):    3.030  DDR2LP_CK_p
    Info (332111):    3.030 DDR2LP_DQS_n[0]_OUT
    Info (332111):    3.030 DDR2LP_DQS_n[1]_OUT
    Info (332111):    3.030 DDR2LP_DQS_n[2]_OUT
    Info (332111):    3.030 DDR2LP_DQS_n[3]_OUT
    Info (332111):    3.030 DDR2LP_DQS_p[0]_IN
    Info (332111):    3.030 DDR2LP_DQS_p[0]_OUT
    Info (332111):    3.030 DDR2LP_DQS_p[1]_IN
    Info (332111):    3.030 DDR2LP_DQS_p[1]_OUT
    Info (332111):    3.030 DDR2LP_DQS_p[2]_IN
    Info (332111):    3.030 DDR2LP_DQS_p[2]_OUT
    Info (332111):    3.030 DDR2LP_DQS_p[3]_IN
    Info (332111):    3.030 DDR2LP_DQS_p[3]_OUT
    Info (332111):    3.030 fpga_lpddr2_inst|fpga_lpddr2_inst|fpga_lpddr2_p0_sampling_clock
    Info (332111):    1.515 fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll1~FRACTIONAL_PLL|vcoph[0]
    Info (332111):    3.030 fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll1~PLL_OUTPUT_COUNTER|divclk
    Info (332111):    3.030 fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk
    Info (332111):    6.060 fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll5~PLL_OUTPUT_COUNTER|divclk
    Info (332111):   15.151 fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll6_phy~PLL_OUTPUT_COUNTER|divclk
    Info (332111):   15.151 fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll6~PLL_OUTPUT_COUNTER|divclk
    Info (332111):   45.454 fpga_lpddr2_inst|fpga_lpddr2_inst|pll0|pll7~PLL_OUTPUT_COUNTER|divclk
    Info (332111):    1.683 pll|hdmi_tx_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]
    Info (332111):    6.732 pll|hdmi_tx_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332111):    3.366 pll|hdmi_tx_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 32 registers into blocks of type MLAB cell
Info (128000): Starting physical synthesis optimizations for speed
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 289 ps
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:33
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "GPIO[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[31]" is assigned to location or region, but does not exist in design
Info (11798): Fitter preparation operations ending: elapsed time is 00:01:17
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:42
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:01:01
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 4% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11
Info (170194): Fitter routing operations ending: elapsed time is 00:00:39
Info (11888): Total time spent on timing analysis during the Fitter is 36.50 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:01:34
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169064): Following 6 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin SD_CMD has a permanently disabled output enable File: Z:/C5G_BSOD/C5G_BSOD.v Line: 59
    Info (169065): Pin SD_DAT[0] has a permanently disabled output enable File: Z:/C5G_BSOD/C5G_BSOD.v Line: 60
    Info (169065): Pin SD_DAT[1] has a permanently disabled output enable File: Z:/C5G_BSOD/C5G_BSOD.v Line: 60
    Info (169065): Pin SD_DAT[2] has a permanently disabled output enable File: Z:/C5G_BSOD/C5G_BSOD.v Line: 60
    Info (169065): Pin SD_DAT[3] has a permanently disabled output enable File: Z:/C5G_BSOD/C5G_BSOD.v Line: 60
    Info (169065): Pin HDMI_RX_I2C_SDA has a permanently enabled output enable File: Z:/C5G_BSOD/C5G_BSOD.v Line: 55
Warning (169069): Following 1 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results
    Info (169070): Pin DDR2LP_CKE[1] has GND driving its datain port File: Z:/C5G_BSOD/C5G_BSOD.v Line: 64
Info (144001): Generated suppressed messages file Z:/C5G_BSOD/C5G_BSOD.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 13 warnings
    Info: Peak virtual memory: 3214 megabytes
    Info: Processing ended: Tue Aug 02 23:39:40 2016
    Info: Elapsed time: 00:06:54
    Info: Total CPU time (on all processors): 00:06:00


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in Z:/C5G_BSOD/C5G_BSOD.fit.smsg.


