Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc6slx25t-3-fgg484

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\Shichen Lu\MB_top_syncedClocks\shiftreg_nonoverlap_clkgen.v" into library work
Parsing module <shiftreg_nonoverlap_clkgen>.
Analyzing Verilog file "D:\Shichen Lu\MB_top_syncedClocks\freqchng_mux.v" into library work
Parsing module <freqchng_mux>.
Analyzing Verilog file "D:\Shichen Lu\MB_top_syncedClocks\freqchng_clkgen.v" into library work
Parsing module <freqchng_clkgen>.
Analyzing Verilog file "D:\Shichen Lu\MB_top_syncedClocks\top.v" into library work
Parsing module <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <top>.

Elaborating module <freqchng_clkgen>.

Elaborating module <BUFG>.

Elaborating module <PLL_BASE(BANDWIDTH="OPTIMIZED",CLK_FEEDBACK="CLKFBOUT",COMPENSATION="SYSTEM_SYNCHRONOUS",DIVCLK_DIVIDE=1,CLKFBOUT_MULT=4,CLKFBOUT_PHASE=0.0,CLKOUT0_DIVIDE=125,CLKOUT0_PHASE=0.0,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT1_DIVIDE=63,CLKOUT1_PHASE=0.0,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT2_DIVIDE=25,CLKOUT2_PHASE=0.0,CLKOUT2_DUTY_CYCLE=0.5,CLKOUT3_DIVIDE=13,CLKOUT3_PHASE=0.0,CLKOUT3_DUTY_CYCLE=0.5,CLKOUT4_DIVIDE=6,CLKOUT4_PHASE=0.0,CLKOUT4_DUTY_CYCLE=0.5,CLKOUT5_DIVIDE=3,CLKOUT5_PHASE=0.0,CLKOUT5_DUTY_CYCLE=0.5,CLKIN_PERIOD=10.0,REF_JITTER=0.01)>.
WARNING:HDLCompiler:1127 - "D:\Shichen Lu\MB_top_syncedClocks\top.v" Line 79: Assignment to LOCKED ignored, since the identifier is never used

Elaborating module <freqchng_mux>.

Elaborating module <BUFGMUX(CLK_SEL_TYPE="SYNC")>.

Elaborating module <shiftreg_nonoverlap_clkgen>.

Elaborating module <ODDR2(DDR_ALIGNMENT="NONE",INIT=1'b0,SRTYPE="SYNC")>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "D:\Shichen Lu\MB_top_syncedClocks\top.v".
INFO:Xst:3210 - "D:\Shichen Lu\MB_top_syncedClocks\top.v" line 76: Output port <LOCKED> of the instance <freqchng> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <top> synthesized.

Synthesizing Unit <freqchng_clkgen>.
    Related source file is "D:\Shichen Lu\MB_top_syncedClocks\freqchng_clkgen.v".
    Summary:
	no macro.
Unit <freqchng_clkgen> synthesized.

Synthesizing Unit <freqchng_mux>.
    Related source file is "D:\Shichen Lu\MB_top_syncedClocks\freqchng_mux.v".
    Summary:
	no macro.
Unit <freqchng_mux> synthesized.

Synthesizing Unit <shiftreg_nonoverlap_clkgen>.
    Related source file is "D:\Shichen Lu\MB_top_syncedClocks\shiftreg_nonoverlap_clkgen.v".
        SR_MODL_INIT = 32'b11111111111111110000000000000000
WARNING:Xst:647 - Input <SET<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SET<31:20>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RESET> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <CLK_OUT_MOD>.
    Found 1-bit register for signal <CLK_OUT_MODN>.
    Found 5-bit register for signal <count>.
    Found 1-bit register for signal <CLK_OUT_MODL>.
    Found 5-bit subtractor for signal <n0037> created at line 74.
    Found 5-bit subtractor for signal <n0040> created at line 76.
    Found 5-bit subtractor for signal <count[4]_GND_7_o_sub_15_OUT> created at line 78.
    Found 5-bit adder for signal <PHASE_SEL[4]_GND_7_o_add_5_OUT> created at line 74.
    Found 5-bit adder for signal <PHASE_SEL[4]_GND_7_o_add_11_OUT> created at line 76.
    Found 5-bit comparator equal for signal <count[4]_PHASE_SEL[4]_equal_4_o> created at line 73
    Found 5-bit comparator equal for signal <count[4]_PHASE_SEL[4]_equal_7_o> created at line 74
    Found 5-bit comparator equal for signal <count[4]_PHASE_SEL[4]_equal_9_o> created at line 75
    Found 5-bit comparator equal for signal <count[4]_PHASE_SEL[4]_equal_13_o> created at line 76
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred   8 D-type flip-flop(s).
	inferred   4 Comparator(s).
Unit <shiftreg_nonoverlap_clkgen> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 5
 5-bit adder                                           : 2
 5-bit subtractor                                      : 3
# Registers                                            : 4
 1-bit register                                        : 3
 5-bit register                                        : 1
# Comparators                                          : 4
 5-bit comparator equal                                : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <shiftreg_nonoverlap_clkgen>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <shiftreg_nonoverlap_clkgen> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 5-bit adder                                           : 2
 5-bit subtractor                                      : 2
# Counters                                             : 1
 5-bit down counter                                    : 1
# Registers                                            : 3
 Flip-Flops                                            : 3
# Comparators                                          : 4
 5-bit comparator equal                                : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:1901 - Instance freqchng/pll_base_inst in unit freqchng/pll_base_inst of type PLL_BASE has been replaced by PLL_ADV

Optimizing unit <top> ...

Optimizing unit <shiftreg_nonoverlap_clkgen> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 8
 Flip-Flops                                            : 8

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 30
#      GND                         : 1
#      INV                         : 4
#      LUT2                        : 3
#      LUT3                        : 2
#      LUT4                        : 4
#      LUT5                        : 3
#      LUT6                        : 12
#      VCC                         : 1
# FlipFlops/Latches                : 11
#      FD                          : 2
#      FDR                         : 1
#      FDS                         : 5
#      ODDR2                       : 3
# Clock Buffers                    : 7
#      BUFG                        : 2
#      BUFGMUX                     : 5
# IO Buffers                       : 16
#      IBUF                        : 12
#      IBUFG                       : 1
#      OBUF                        : 3
# Others                           : 1
#      PLL_ADV                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx25tfgg484-3 


Slice Logic Utilization: 
 Number of Slice Registers:              11  out of  30064     0%  
 Number of Slice LUTs:                   28  out of  15032     0%  
    Number used as Logic:                28  out of  15032     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     31
   Number with an unused Flip Flop:      20  out of     31    64%  
   Number with an unused LUT:             3  out of     31     9%  
   Number of fully used LUT-FF pairs:     8  out of     31    25%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                          17
 Number of bonded IOBs:                  16  out of    250     6%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                7  out of     16    43%  
 Number of PLL_ADVs:                      1  out of      2    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-------------------------+-------+
Clock Signal                       | Clock buffer(FF name)   | Load  |
-----------------------------------+-------------------------+-------+
tpno/CLK_OUT_MOD                   | NONE(ODDR2_CLK_MOD_buf) | 2     |
tpno/CLK_OUT_MODN                  | NONE(ODDR2_CLKN_MOD_buf)| 2     |
tpno/CLK_OUT_MODL                  | NONE(ODDR2_CLKL_MOD_buf)| 2     |
freqmux/W_freq0123                 | BUFGMUX                 | 8     |
-----------------------------------+-------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.422ns (Maximum Frequency: 292.222MHz)
   Minimum input arrival time before clock: 6.072ns
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 1.872ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'freqmux/W_freq0123'
  Clock period: 3.422ns (frequency: 292.223MHz)
  Total number of paths / destination ports: 73 / 14
-------------------------------------------------------------------------
Delay:               3.422ns (Levels of Logic = 3)
  Source:            tpno/count_1 (FF)
  Destination:       tpno/CLK_OUT_MODN (FF)
  Source Clock:      freqmux/W_freq0123 rising
  Destination Clock: freqmux/W_freq0123 rising

  Data Path: tpno/count_1 to tpno/CLK_OUT_MODN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q             10   0.447   0.961  tpno/count_1 (tpno/count_1)
     LUT4:I2->O            2   0.203   0.617  tpno/count[4]_PHASE_SEL[4]_equal_9_o5_SW0 (N2)
     LUT6:I5->O            1   0.205   0.684  tpno/count[4]_PHASE_SEL[4]_equal_9_o5 (tpno/count[4]_PHASE_SEL[4]_equal_9_o)
     LUT3:I1->O            1   0.203   0.000  tpno/CLK_OUT_MODN_rstpot (tpno/CLK_OUT_MODN_rstpot)
     FD:D                      0.102          tpno/CLK_OUT_MODN
    ----------------------------------------
    Total                      3.422ns (1.160ns logic, 2.262ns route)
                                       (33.9% logic, 66.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'freqmux/W_freq0123'
  Total number of paths / destination ports: 58 / 2
-------------------------------------------------------------------------
Offset:              6.072ns (Levels of Logic = 6)
  Source:            W_PHASE_SEL<1> (PAD)
  Destination:       tpno/CLK_OUT_MODN (FF)
  Destination Clock: freqmux/W_freq0123 rising

  Data Path: W_PHASE_SEL<1> to tpno/CLK_OUT_MODN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.222   0.992  W_PHASE_SEL_1_IBUF (W_PHASE_SEL_1_IBUF)
     LUT4:I0->O            3   0.203   0.651  tpno/count[4]_PHASE_SEL[4]_equal_13_o221 (tpno/count[4]_PHASE_SEL[4]_equal_13_o22)
     LUT6:I5->O            1   0.205   0.924  tpno/Madd_PHASE_SEL[4]_GND_7_o_add_11_OUT_xor<0>51 (tpno/PHASE_SEL[4]_GND_7_o_add_11_OUT<4>)
     LUT6:I1->O            1   0.203   0.580  tpno/count[4]_PHASE_SEL[4]_equal_13_o5_SW0 (N6)
     LUT6:I5->O            1   0.205   0.580  tpno/count[4]_PHASE_SEL[4]_equal_13_o5 (tpno/count[4]_PHASE_SEL[4]_equal_13_o)
     LUT3:I2->O            1   0.205   0.000  tpno/CLK_OUT_MODN_rstpot (tpno/CLK_OUT_MODN_rstpot)
     FD:D                      0.102          tpno/CLK_OUT_MODN
    ----------------------------------------
    Total                      6.072ns (2.345ns logic, 3.727ns route)
                                       (38.6% logic, 61.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Delay:               1.872ns (Levels of Logic = 1)
  Source:            W_FREQ_SEL<0> (PAD)
  Destination:       freqmux/MUX_0c:S (PAD)

  Data Path: W_FREQ_SEL<0> to freqmux/MUX_0c:S
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.222   0.650  W_FREQ_SEL_0_IBUF (W_FREQ_SEL_0_IBUF)
    BUFGMUX:S                  0.000          freqmux/MUX_0c
    ----------------------------------------
    Total                      1.872ns (1.222ns logic, 0.650ns route)
                                       (65.3% logic, 34.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock freqmux/W_freq0123
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
freqmux/W_freq0123|    3.422|         |         |         |
------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.80 secs
 
--> 

Total memory usage is 256496 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    3 (   0 filtered)

