{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1730237846090 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730237846090 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 29 17:37:26 2024 " "Processing started: Tue Oct 29 17:37:26 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730237846090 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730237846090 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off russian_core -c russian_core " "Command: quartus_map --read_settings_files=on --write_settings_files=off russian_core -c russian_core" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730237846090 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1730237847069 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1730237847069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi/i2c/i2c_hdmi_config.v 3 3 " "Found 3 design units, including 3 entities, in source file hdmi/i2c/i2c_hdmi_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_WRITE_WDATA " "Found entity 1: I2C_WRITE_WDATA" {  } { { "hdmi/i2c/I2C_WRITE_WDATA.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/hdmi/i2c/I2C_WRITE_WDATA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730237854407 ""} { "Info" "ISGN_ENTITY_NAME" "2 I2C_Controller " "Found entity 2: I2C_Controller" {  } { { "hdmi/i2c/I2C_Controller.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/hdmi/i2c/I2C_Controller.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730237854407 ""} { "Info" "ISGN_ENTITY_NAME" "3 I2C_HDMI_Config " "Found entity 3: I2C_HDMI_Config" {  } { { "hdmi/i2c/I2C_HDMI_Config.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/hdmi/i2c/I2C_HDMI_Config.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730237854407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730237854407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi/sync_vg.v 1 1 " "Found 1 design units, including 1 entities, in source file hdmi/sync_vg.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_vg " "Found entity 1: sync_vg" {  } { { "hdmi/sync_vg.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/hdmi/sync_vg.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730237854414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730237854414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi/pattern_vg.v 1 1 " "Found 1 design units, including 1 entities, in source file hdmi/pattern_vg.v" { { "Info" "ISGN_ENTITY_NAME" "1 pattern_vg " "Found entity 1: pattern_vg" {  } { { "hdmi/pattern_vg.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/hdmi/pattern_vg.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730237854417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730237854417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi/top_sync_vg_pattern.v 1 1 " "Found 1 design units, including 1 entities, in source file hdmi/top_sync_vg_pattern.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_sync_vg_pattern " "Found entity 1: top_sync_vg_pattern" {  } { { "hdmi/top_sync_vg_pattern.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/hdmi/top_sync_vg_pattern.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730237854422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730237854422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "apu/verilog/noise_table.v 1 1 " "Found 1 design units, including 1 entities, in source file apu/verilog/noise_table.v" { { "Info" "ISGN_ENTITY_NAME" "1 NOISE_TABLE " "Found entity 1: NOISE_TABLE" {  } { { "apu/Verilog/NOISE_TABLE.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/NOISE_TABLE.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730237854427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730237854427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "apu/verilog/length_table.v 1 1 " "Found 1 design units, including 1 entities, in source file apu/verilog/length_table.v" { { "Info" "ISGN_ENTITY_NAME" "1 LENGTH_TABLE " "Found entity 1: LENGTH_TABLE" {  } { { "apu/Verilog/LENGTH_TABLE.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/LENGTH_TABLE.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730237854431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730237854431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "apu/verilog/dpcm_table.v 1 1 " "Found 1 design units, including 1 entities, in source file apu/verilog/dpcm_table.v" { { "Info" "ISGN_ENTITY_NAME" "1 DPCM_TABLE " "Found entity 1: DPCM_TABLE" {  } { { "apu/Verilog/DPCM_TABLE.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/DPCM_TABLE.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730237854436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730237854436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ppu/verilog/palette_rgb_table.v 1 1 " "Found 1 design units, including 1 entities, in source file ppu/verilog/palette_rgb_table.v" { { "Info" "ISGN_ENTITY_NAME" "1 PALETTE_RGB_TABLE " "Found entity 1: PALETTE_RGB_TABLE" {  } { { "ppu/Verilog/PALETTE_RGB_TABLE.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/PALETTE_RGB_TABLE.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730237854441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730237854441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ppu/verilog/palette_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ppu/verilog/palette_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 PALETTE_RAM " "Found entity 1: PALETTE_RAM" {  } { { "ppu/Verilog/PALETTE_RAM.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/PALETTE_RAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730237854446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730237854446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ppu/verilog/oam2_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ppu/verilog/oam2_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 OAM2_RAM " "Found entity 1: OAM2_RAM" {  } { { "ppu/Verilog/OAM2_RAM.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/OAM2_RAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730237854451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730237854451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ppu/verilog/oam_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ppu/verilog/oam_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 OAM_RAM " "Found entity 1: OAM_RAM" {  } { { "ppu/Verilog/OAM_RAM.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/OAM_RAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730237854455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730237854455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/verilog/mos6502_wbcd.v 15 15 " "Found 15 design units, including 15 entities, in source file cpu/verilog/mos6502_wbcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 MOS6502_WBCD " "Found entity 1: MOS6502_WBCD" {  } { { "cpu/Verilog/MOS6502_WBCD.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730237854469 ""} { "Info" "ISGN_ENTITY_NAME" "2 PREDECODE_IR " "Found entity 2: PREDECODE_IR" {  } { { "cpu/Verilog/MOS6502_WBCD.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v" 372 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730237854469 ""} { "Info" "ISGN_ENTITY_NAME" "3 EXTRA_COUNTER " "Found entity 3: EXTRA_COUNTER" {  } { { "cpu/Verilog/MOS6502_WBCD.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v" 402 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730237854469 ""} { "Info" "ISGN_ENTITY_NAME" "4 DECODER " "Found entity 4: DECODER" {  } { { "cpu/Verilog/MOS6502_WBCD.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v" 448 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730237854469 ""} { "Info" "ISGN_ENTITY_NAME" "5 RANDOM_LOGIC " "Found entity 5: RANDOM_LOGIC" {  } { { "cpu/Verilog/MOS6502_WBCD.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v" 599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730237854469 ""} { "Info" "ISGN_ENTITY_NAME" "6 FLAGS " "Found entity 6: FLAGS" {  } { { "cpu/Verilog/MOS6502_WBCD.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v" 912 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730237854469 ""} { "Info" "ISGN_ENTITY_NAME" "7 BUS_CONTROL " "Found entity 7: BUS_CONTROL" {  } { { "cpu/Verilog/MOS6502_WBCD.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v" 1013 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730237854469 ""} { "Info" "ISGN_ENTITY_NAME" "8 INT_RESET_CONTROL " "Found entity 8: INT_RESET_CONTROL" {  } { { "cpu/Verilog/MOS6502_WBCD.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v" 1102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730237854469 ""} { "Info" "ISGN_ENTITY_NAME" "9 REGS_CONTROL " "Found entity 9: REGS_CONTROL" {  } { { "cpu/Verilog/MOS6502_WBCD.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v" 1171 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730237854469 ""} { "Info" "ISGN_ENTITY_NAME" "10 PC_SETUP " "Found entity 10: PC_SETUP" {  } { { "cpu/Verilog/MOS6502_WBCD.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v" 1225 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730237854469 ""} { "Info" "ISGN_ENTITY_NAME" "11 ALU_SETUP " "Found entity 11: ALU_SETUP" {  } { { "cpu/Verilog/MOS6502_WBCD.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v" 1294 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730237854469 ""} { "Info" "ISGN_ENTITY_NAME" "12 DISPATCH " "Found entity 12: DISPATCH" {  } { { "cpu/Verilog/MOS6502_WBCD.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v" 1402 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730237854469 ""} { "Info" "ISGN_ENTITY_NAME" "13 BUS_MUX " "Found entity 13: BUS_MUX" {  } { { "cpu/Verilog/MOS6502_WBCD.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v" 1522 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730237854469 ""} { "Info" "ISGN_ENTITY_NAME" "14 ALU " "Found entity 14: ALU" {  } { { "cpu/Verilog/MOS6502_WBCD.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v" 1595 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730237854469 ""} { "Info" "ISGN_ENTITY_NAME" "15 PC " "Found entity 15: PC" {  } { { "cpu/Verilog/MOS6502_WBCD.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v" 1704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730237854469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730237854469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ppu/verilog/rp2c02.v 15 15 " "Found 15 design units, including 15 entities, in source file ppu/verilog/rp2c02.v" { { "Info" "ISGN_ENTITY_NAME" "1 RP2C02 " "Found entity 1: RP2C02" {  } { { "ppu/Verilog/RP2C02.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730237854484 ""} { "Info" "ISGN_ENTITY_NAME" "2 REGISTER_SELECT " "Found entity 2: REGISTER_SELECT" {  } { { "ppu/Verilog/RP2C02.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 444 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730237854484 ""} { "Info" "ISGN_ENTITY_NAME" "3 REG2000_2001 " "Found entity 3: REG2000_2001" {  } { { "ppu/Verilog/RP2C02.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 504 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730237854484 ""} { "Info" "ISGN_ENTITY_NAME" "4 READBUSMUX " "Found entity 4: READBUSMUX" {  } { { "ppu/Verilog/RP2C02.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730237854484 ""} { "Info" "ISGN_ENTITY_NAME" "5 TIMING_COUNTER " "Found entity 5: TIMING_COUNTER" {  } { { "ppu/Verilog/RP2C02.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730237854484 ""} { "Info" "ISGN_ENTITY_NAME" "6 ADDRESS_BUS_CONTROL " "Found entity 6: ADDRESS_BUS_CONTROL" {  } { { "ppu/Verilog/RP2C02.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 833 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730237854484 ""} { "Info" "ISGN_ENTITY_NAME" "7 BG_COLOR " "Found entity 7: BG_COLOR" {  } { { "ppu/Verilog/RP2C02.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 898 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730237854484 ""} { "Info" "ISGN_ENTITY_NAME" "8 PAR_GEN " "Found entity 8: PAR_GEN" {  } { { "ppu/Verilog/RP2C02.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 1009 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730237854484 ""} { "Info" "ISGN_ENTITY_NAME" "9 OBJ_EVAL " "Found entity 9: OBJ_EVAL" {  } { { "ppu/Verilog/RP2C02.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 1182 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730237854484 ""} { "Info" "ISGN_ENTITY_NAME" "10 OAM " "Found entity 10: OAM" {  } { { "ppu/Verilog/RP2C02.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 1243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730237854484 ""} { "Info" "ISGN_ENTITY_NAME" "11 OBJ_FIFO " "Found entity 11: OBJ_FIFO" {  } { { "ppu/Verilog/RP2C02.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 1354 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730237854484 ""} { "Info" "ISGN_ENTITY_NAME" "12 FIFO_HPOSCNT " "Found entity 12: FIFO_HPOSCNT" {  } { { "ppu/Verilog/RP2C02.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 1482 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730237854484 ""} { "Info" "ISGN_ENTITY_NAME" "13 SHIFTREG " "Found entity 13: SHIFTREG" {  } { { "ppu/Verilog/RP2C02.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 1519 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730237854484 ""} { "Info" "ISGN_ENTITY_NAME" "14 VID_MUX " "Found entity 14: VID_MUX" {  } { { "ppu/Verilog/RP2C02.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 1545 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730237854484 ""} { "Info" "ISGN_ENTITY_NAME" "15 PALETTE " "Found entity 15: PALETTE" {  } { { "ppu/Verilog/RP2C02.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 1596 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730237854484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730237854484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "apu/verilog/rp2a03.v 11 11 " "Found 11 design units, including 11 entities, in source file apu/verilog/rp2a03.v" { { "Info" "ISGN_ENTITY_NAME" "1 RP2A03 " "Found entity 1: RP2A03" {  } { { "apu/Verilog/RP2A03.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730237854498 ""} { "Info" "ISGN_ENTITY_NAME" "2 CDIV " "Found entity 2: CDIV" {  } { { "apu/Verilog/RP2A03.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v" 391 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730237854498 ""} { "Info" "ISGN_ENTITY_NAME" "3 REG_SEL " "Found entity 3: REG_SEL" {  } { { "apu/Verilog/RP2A03.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v" 438 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730237854498 ""} { "Info" "ISGN_ENTITY_NAME" "4 LFO " "Found entity 4: LFO" {  } { { "apu/Verilog/RP2A03.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v" 510 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730237854498 ""} { "Info" "ISGN_ENTITY_NAME" "5 SQUARE_CHANNEL " "Found entity 5: SQUARE_CHANNEL" {  } { { "apu/Verilog/RP2A03.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v" 595 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730237854498 ""} { "Info" "ISGN_ENTITY_NAME" "6 TRIANGLE_CHANNEL " "Found entity 6: TRIANGLE_CHANNEL" {  } { { "apu/Verilog/RP2A03.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v" 710 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730237854498 ""} { "Info" "ISGN_ENTITY_NAME" "7 NOISE_CHANNEL " "Found entity 7: NOISE_CHANNEL" {  } { { "apu/Verilog/RP2A03.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v" 789 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730237854498 ""} { "Info" "ISGN_ENTITY_NAME" "8 DPCM_CHANNEL " "Found entity 8: DPCM_CHANNEL" {  } { { "apu/Verilog/RP2A03.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v" 856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730237854498 ""} { "Info" "ISGN_ENTITY_NAME" "9 SPRITE_DMA " "Found entity 9: SPRITE_DMA" {  } { { "apu/Verilog/RP2A03.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v" 1026 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730237854498 ""} { "Info" "ISGN_ENTITY_NAME" "10 LENGTH_COUNTER " "Found entity 10: LENGTH_COUNTER" {  } { { "apu/Verilog/RP2A03.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v" 1097 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730237854498 ""} { "Info" "ISGN_ENTITY_NAME" "11 ENVELOPE_GEN " "Found entity 11: ENVELOPE_GEN" {  } { { "apu/Verilog/RP2A03.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v" 1148 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730237854498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730237854498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "russian_core.v 1 1 " "Found 1 design units, including 1 entities, in source file russian_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 russian_core " "Found entity 1: russian_core" {  } { { "russian_core.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730237854504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730237854504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbitlatch.v 1 1 " "Found 1 design units, including 1 entities, in source file nbitlatch.v" { { "Info" "ISGN_ENTITY_NAME" "1 nbitlatch " "Found entity 1: nbitlatch" {  } { { "nbitlatch.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/nbitlatch.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730237854507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730237854507 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "singleportram.v(72) " "Verilog HDL warning at singleportram.v(72): extended using \"x\" or \"z\"" {  } { { "singleportram.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/singleportram.v" 72 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1730237854513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singleportram.v 1 1 " "Found 1 design units, including 1 entities, in source file singleportram.v" { { "Info" "ISGN_ENTITY_NAME" "1 singleportram " "Found entity 1: singleportram" {  } { { "singleportram.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/singleportram.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730237854514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730237854514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ls139.v 1 1 " "Found 1 design units, including 1 entities, in source file ls139.v" { { "Info" "ISGN_ENTITY_NAME" "1 ls139 " "Found entity 1: ls139" {  } { { "ls139.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ls139.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730237854516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730237854516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkpll.v 1 1 " "Found 1 design units, including 1 entities, in source file clkpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkpll " "Found entity 1: clkpll" {  } { { "clkpll.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/clkpll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730237854521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730237854521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkpll/clkpll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file clkpll/clkpll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkpll_0002 " "Found entity 1: clkpll_0002" {  } { { "clkpll/clkpll_0002.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/clkpll/clkpll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730237854525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730237854525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/clock_divider.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730237854529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730237854529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timing_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file timing_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 timing_generator " "Found entity 1: timing_generator" {  } { { "timing_generator.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/timing_generator.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730237854535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730237854535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memcontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file memcontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemController " "Found entity 1: MemController" {  } { { "MemController.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/MemController.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730237854539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730237854539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_ram/game_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file game_ram/game_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 game_ram " "Found entity 1: game_ram" {  } { { "game_ram/game_ram.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/game_ram/game_ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730237854544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730237854544 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "HDMI_toplevel.v(50) " "Verilog HDL Module Instantiation warning at HDMI_toplevel.v(50): ignored dangling comma in List of Port Connections" {  } { { "hdmi/HDMI_toplevel.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/hdmi/HDMI_toplevel.v" 50 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1730237854547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi/hdmi_toplevel.v 1 1 " "Found 1 design units, including 1 entities, in source file hdmi/hdmi_toplevel.v" { { "Info" "ISGN_ENTITY_NAME" "1 HDMI_toplevel " "Found entity 1: HDMI_toplevel" {  } { { "hdmi/HDMI_toplevel.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/hdmi/HDMI_toplevel.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730237854548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730237854548 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "datacontroller.v(40) " "Verilog HDL warning at datacontroller.v(40): extended using \"x\" or \"z\"" {  } { { "datacontroller.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/datacontroller.v" 40 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1730237854550 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "datacontroller.v(42) " "Verilog HDL warning at datacontroller.v(42): extended using \"x\" or \"z\"" {  } { { "datacontroller.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/datacontroller.v" 42 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1730237854550 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "datacontroller.v(43) " "Verilog HDL warning at datacontroller.v(43): extended using \"x\" or \"z\"" {  } { { "datacontroller.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/datacontroller.v" 43 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1730237854550 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "datacontroller.v(48) " "Verilog HDL warning at datacontroller.v(48): extended using \"x\" or \"z\"" {  } { { "datacontroller.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/datacontroller.v" 48 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1730237854550 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "datacontroller.v(50) " "Verilog HDL warning at datacontroller.v(50): extended using \"x\" or \"z\"" {  } { { "datacontroller.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/datacontroller.v" 50 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1730237854550 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "datacontroller.v(51) " "Verilog HDL warning at datacontroller.v(51): extended using \"x\" or \"z\"" {  } { { "datacontroller.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/datacontroller.v" 51 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1730237854550 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "datacontroller.v(56) " "Verilog HDL warning at datacontroller.v(56): extended using \"x\" or \"z\"" {  } { { "datacontroller.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/datacontroller.v" 56 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1730237854551 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "datacontroller.v(58) " "Verilog HDL warning at datacontroller.v(58): extended using \"x\" or \"z\"" {  } { { "datacontroller.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/datacontroller.v" 58 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1730237854551 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "datacontroller.v(59) " "Verilog HDL warning at datacontroller.v(59): extended using \"x\" or \"z\"" {  } { { "datacontroller.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/datacontroller.v" 59 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1730237854551 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "datacontroller.v(64) " "Verilog HDL warning at datacontroller.v(64): extended using \"x\" or \"z\"" {  } { { "datacontroller.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/datacontroller.v" 64 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1730237854551 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "datacontroller.v(66) " "Verilog HDL warning at datacontroller.v(66): extended using \"x\" or \"z\"" {  } { { "datacontroller.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/datacontroller.v" 66 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1730237854551 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "datacontroller.v(67) " "Verilog HDL warning at datacontroller.v(67): extended using \"x\" or \"z\"" {  } { { "datacontroller.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/datacontroller.v" 67 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1730237854551 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "datacontroller.v(72) " "Verilog HDL warning at datacontroller.v(72): extended using \"x\" or \"z\"" {  } { { "datacontroller.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/datacontroller.v" 72 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1730237854551 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "datacontroller.v(73) " "Verilog HDL warning at datacontroller.v(73): extended using \"x\" or \"z\"" {  } { { "datacontroller.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/datacontroller.v" 73 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1730237854551 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "datacontroller.v(75) " "Verilog HDL warning at datacontroller.v(75): extended using \"x\" or \"z\"" {  } { { "datacontroller.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/datacontroller.v" 75 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1730237854551 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "datacontroller.v(80) " "Verilog HDL warning at datacontroller.v(80): extended using \"x\" or \"z\"" {  } { { "datacontroller.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/datacontroller.v" 80 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1730237854551 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "datacontroller.v(81) " "Verilog HDL warning at datacontroller.v(81): extended using \"x\" or \"z\"" {  } { { "datacontroller.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/datacontroller.v" 81 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1730237854552 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "datacontroller.v(83) " "Verilog HDL warning at datacontroller.v(83): extended using \"x\" or \"z\"" {  } { { "datacontroller.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/datacontroller.v" 83 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1730237854552 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "datacontroller.v(104) " "Verilog HDL warning at datacontroller.v(104): extended using \"x\" or \"z\"" {  } { { "datacontroller.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/datacontroller.v" 104 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1730237854552 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "datacontroller.v(105) " "Verilog HDL warning at datacontroller.v(105): extended using \"x\" or \"z\"" {  } { { "datacontroller.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/datacontroller.v" 105 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1730237854552 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "datacontroller.v(107) " "Verilog HDL warning at datacontroller.v(107): extended using \"x\" or \"z\"" {  } { { "datacontroller.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/datacontroller.v" 107 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1730237854552 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "datacontroller.v(113) " "Verilog HDL warning at datacontroller.v(113): extended using \"x\" or \"z\"" {  } { { "datacontroller.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/datacontroller.v" 113 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1730237854552 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "datacontroller.v(114) " "Verilog HDL warning at datacontroller.v(114): extended using \"x\" or \"z\"" {  } { { "datacontroller.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/datacontroller.v" 114 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1730237854552 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "datacontroller.v(115) " "Verilog HDL warning at datacontroller.v(115): extended using \"x\" or \"z\"" {  } { { "datacontroller.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/datacontroller.v" 115 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1730237854552 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "datacontroller.v(119) " "Verilog HDL warning at datacontroller.v(119): extended using \"x\" or \"z\"" {  } { { "datacontroller.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/datacontroller.v" 119 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1730237854552 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "datacontroller.v(120) " "Verilog HDL warning at datacontroller.v(120): extended using \"x\" or \"z\"" {  } { { "datacontroller.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/datacontroller.v" 120 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1730237854553 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "datacontroller.v(121) " "Verilog HDL warning at datacontroller.v(121): extended using \"x\" or \"z\"" {  } { { "datacontroller.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/datacontroller.v" 121 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1730237854553 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "datacontroller.v(122) " "Verilog HDL warning at datacontroller.v(122): extended using \"x\" or \"z\"" {  } { { "datacontroller.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/datacontroller.v" 122 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1730237854553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datacontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file datacontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 datacontroller " "Found entity 1: datacontroller" {  } { { "datacontroller.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/datacontroller.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730237854553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730237854553 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "de top_sync_vg_pattern.v(231) " "Verilog HDL Implicit Net warning at top_sync_vg_pattern.v(231): created implicit net for \"de\"" {  } { { "hdmi/top_sync_vg_pattern.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/hdmi/top_sync_vg_pattern.v" 231 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730237854555 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "vs top_sync_vg_pattern.v(233) " "Verilog HDL Implicit Net warning at top_sync_vg_pattern.v(233): created implicit net for \"vs\"" {  } { { "hdmi/top_sync_vg_pattern.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/hdmi/top_sync_vg_pattern.v" 233 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730237854555 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hs top_sync_vg_pattern.v(243) " "Verilog HDL Implicit Net warning at top_sync_vg_pattern.v(243): created implicit net for \"hs\"" {  } { { "hdmi/top_sync_vg_pattern.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/hdmi/top_sync_vg_pattern.v" 243 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730237854555 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "field top_sync_vg_pattern.v(245) " "Verilog HDL Implicit Net warning at top_sync_vg_pattern.v(245): created implicit net for \"field\"" {  } { { "hdmi/top_sync_vg_pattern.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/hdmi/top_sync_vg_pattern.v" 245 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730237854555 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "vs_out top_sync_vg_pattern.v(283) " "Verilog HDL Implicit Net warning at top_sync_vg_pattern.v(283): created implicit net for \"vs_out\"" {  } { { "hdmi/top_sync_vg_pattern.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/hdmi/top_sync_vg_pattern.v" 283 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730237854555 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hs_out top_sync_vg_pattern.v(285) " "Verilog HDL Implicit Net warning at top_sync_vg_pattern.v(285): created implicit net for \"hs_out\"" {  } { { "hdmi/top_sync_vg_pattern.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/hdmi/top_sync_vg_pattern.v" 285 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730237854555 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "de_out top_sync_vg_pattern.v(287) " "Verilog HDL Implicit Net warning at top_sync_vg_pattern.v(287): created implicit net for \"de_out\"" {  } { { "hdmi/top_sync_vg_pattern.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/hdmi/top_sync_vg_pattern.v" 287 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730237854556 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ram_readenable russian_core.v(166) " "Verilog HDL Implicit Net warning at russian_core.v(166): created implicit net for \"ram_readenable\"" {  } { { "russian_core.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v" 166 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730237854556 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ram_writeenable russian_core.v(167) " "Verilog HDL Implicit Net warning at russian_core.v(167): created implicit net for \"ram_writeenable\"" {  } { { "russian_core.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v" 167 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730237854556 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "russian_core " "Elaborating entity \"russian_core\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1730237854708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkpll_0002 clkpll_0002:nesclk " "Elaborating entity \"clkpll_0002\" for hierarchy \"clkpll_0002:nesclk\"" {  } { { "russian_core.v" "nesclk" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730237854752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll clkpll_0002:nesclk\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"clkpll_0002:nesclk\|altera_pll:altera_pll_i\"" {  } { { "clkpll/clkpll_0002.v" "altera_pll_i" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/clkpll/clkpll_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730237854821 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1730237854843 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clkpll_0002:nesclk\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"clkpll_0002:nesclk\|altera_pll:altera_pll_i\"" {  } { { "clkpll/clkpll_0002.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/clkpll/clkpll_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730237854867 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clkpll_0002:nesclk\|altera_pll:altera_pll_i " "Instantiated megafunction \"clkpll_0002:nesclk\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237854868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237854868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237854868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237854868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 21.477272 MHz " "Parameter \"output_clock_frequency0\" = \"21.477272 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237854868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237854868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237854868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237854868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237854868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237854868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237854868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237854868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237854868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237854868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237854868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237854868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237854868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237854868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237854868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237854868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237854868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237854868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237854868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237854868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237854868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237854868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237854868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237854868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237854868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237854868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237854868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237854868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237854868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237854868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237854868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237854868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237854868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237854868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237854868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237854868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237854868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237854868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237854868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237854868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237854868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237854868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237854868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237854868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237854868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237854868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237854868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237854868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237854868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237854868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237854868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237854868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237854868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237854868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237854868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237854868 ""}  } { { "clkpll/clkpll_0002.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/clkpll/clkpll_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1730237854868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:clkdivider " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:clkdivider\"" {  } { { "russian_core.v" "clkdivider" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730237854873 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 clock_divider.v(40) " "Verilog HDL assignment warning at clock_divider.v(40): truncated value with size 32 to match size of target (28)" {  } { { "clock_divider.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/clock_divider.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730237854875 "|russian_core|clock_divider:clkdivider"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RP2A03 RP2A03:apu " "Elaborating entity \"RP2A03\" for hierarchy \"RP2A03:apu\"" {  } { { "russian_core.v" "apu" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730237854892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CDIV RP2A03:apu\|CDIV:MOD_CDIV " "Elaborating entity \"CDIV\" for hierarchy \"RP2A03:apu\|CDIV:MOD_CDIV\"" {  } { { "apu/Verilog/RP2A03.v" "MOD_CDIV" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730237854915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MOS6502_WBCD RP2A03:apu\|MOS6502_WBCD:MOD_MOS6502_WBCD " "Elaborating entity \"MOS6502_WBCD\" for hierarchy \"RP2A03:apu\|MOS6502_WBCD:MOD_MOS6502_WBCD\"" {  } { { "apu/Verilog/RP2A03.v" "MOD_MOS6502_WBCD" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730237854927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PREDECODE_IR RP2A03:apu\|MOS6502_WBCD:MOD_MOS6502_WBCD\|PREDECODE_IR:MOD_PREDECODE_IR " "Elaborating entity \"PREDECODE_IR\" for hierarchy \"RP2A03:apu\|MOS6502_WBCD:MOD_MOS6502_WBCD\|PREDECODE_IR:MOD_PREDECODE_IR\"" {  } { { "cpu/Verilog/MOS6502_WBCD.v" "MOD_PREDECODE_IR" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730237854967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXTRA_COUNTER RP2A03:apu\|MOS6502_WBCD:MOD_MOS6502_WBCD\|EXTRA_COUNTER:MOD_EXTRA_COUNTER " "Elaborating entity \"EXTRA_COUNTER\" for hierarchy \"RP2A03:apu\|MOS6502_WBCD:MOD_MOS6502_WBCD\|EXTRA_COUNTER:MOD_EXTRA_COUNTER\"" {  } { { "cpu/Verilog/MOS6502_WBCD.v" "MOD_EXTRA_COUNTER" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730237854979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECODER RP2A03:apu\|MOS6502_WBCD:MOD_MOS6502_WBCD\|DECODER:MOD_DECODER " "Elaborating entity \"DECODER\" for hierarchy \"RP2A03:apu\|MOS6502_WBCD:MOD_MOS6502_WBCD\|DECODER:MOD_DECODER\"" {  } { { "cpu/Verilog/MOS6502_WBCD.v" "MOD_DECODER" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730237854990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RANDOM_LOGIC RP2A03:apu\|MOS6502_WBCD:MOD_MOS6502_WBCD\|RANDOM_LOGIC:MOD_RANDOM_LOGIC " "Elaborating entity \"RANDOM_LOGIC\" for hierarchy \"RP2A03:apu\|MOS6502_WBCD:MOD_MOS6502_WBCD\|RANDOM_LOGIC:MOD_RANDOM_LOGIC\"" {  } { { "cpu/Verilog/MOS6502_WBCD.v" "MOD_RANDOM_LOGIC" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730237855022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FLAGS RP2A03:apu\|MOS6502_WBCD:MOD_MOS6502_WBCD\|RANDOM_LOGIC:MOD_RANDOM_LOGIC\|FLAGS:MOD_FLAGS " "Elaborating entity \"FLAGS\" for hierarchy \"RP2A03:apu\|MOS6502_WBCD:MOD_MOS6502_WBCD\|RANDOM_LOGIC:MOD_RANDOM_LOGIC\|FLAGS:MOD_FLAGS\"" {  } { { "cpu/Verilog/MOS6502_WBCD.v" "MOD_FLAGS" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v" 729 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730237855055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUS_CONTROL RP2A03:apu\|MOS6502_WBCD:MOD_MOS6502_WBCD\|RANDOM_LOGIC:MOD_RANDOM_LOGIC\|BUS_CONTROL:MOD_BUS_CONTROL " "Elaborating entity \"BUS_CONTROL\" for hierarchy \"RP2A03:apu\|MOS6502_WBCD:MOD_MOS6502_WBCD\|RANDOM_LOGIC:MOD_RANDOM_LOGIC\|BUS_CONTROL:MOD_BUS_CONTROL\"" {  } { { "cpu/Verilog/MOS6502_WBCD.v" "MOD_BUS_CONTROL" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v" 766 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730237855082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INT_RESET_CONTROL RP2A03:apu\|MOS6502_WBCD:MOD_MOS6502_WBCD\|RANDOM_LOGIC:MOD_RANDOM_LOGIC\|INT_RESET_CONTROL:MOD_INT_RESET_CONTROL " "Elaborating entity \"INT_RESET_CONTROL\" for hierarchy \"RP2A03:apu\|MOS6502_WBCD:MOD_MOS6502_WBCD\|RANDOM_LOGIC:MOD_RANDOM_LOGIC\|INT_RESET_CONTROL:MOD_INT_RESET_CONTROL\"" {  } { { "cpu/Verilog/MOS6502_WBCD.v" "MOD_INT_RESET_CONTROL" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v" 786 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730237855102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGS_CONTROL RP2A03:apu\|MOS6502_WBCD:MOD_MOS6502_WBCD\|RANDOM_LOGIC:MOD_RANDOM_LOGIC\|REGS_CONTROL:MOD_REGS_CONTROL " "Elaborating entity \"REGS_CONTROL\" for hierarchy \"RP2A03:apu\|MOS6502_WBCD:MOD_MOS6502_WBCD\|RANDOM_LOGIC:MOD_RANDOM_LOGIC\|REGS_CONTROL:MOD_REGS_CONTROL\"" {  } { { "cpu/Verilog/MOS6502_WBCD.v" "MOD_REGS_CONTROL" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v" 807 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730237855124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_SETUP RP2A03:apu\|MOS6502_WBCD:MOD_MOS6502_WBCD\|RANDOM_LOGIC:MOD_RANDOM_LOGIC\|PC_SETUP:MOD_PC_SETUP " "Elaborating entity \"PC_SETUP\" for hierarchy \"RP2A03:apu\|MOS6502_WBCD:MOD_MOS6502_WBCD\|RANDOM_LOGIC:MOD_RANDOM_LOGIC\|PC_SETUP:MOD_PC_SETUP\"" {  } { { "cpu/Verilog/MOS6502_WBCD.v" "MOD_PC_SETUP" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v" 831 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730237855145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_SETUP RP2A03:apu\|MOS6502_WBCD:MOD_MOS6502_WBCD\|RANDOM_LOGIC:MOD_RANDOM_LOGIC\|ALU_SETUP:MOD_ALU_SETUP " "Elaborating entity \"ALU_SETUP\" for hierarchy \"RP2A03:apu\|MOS6502_WBCD:MOD_MOS6502_WBCD\|RANDOM_LOGIC:MOD_RANDOM_LOGIC\|ALU_SETUP:MOD_ALU_SETUP\"" {  } { { "cpu/Verilog/MOS6502_WBCD.v" "MOD_ALU_SETUP" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v" 870 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730237855165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DISPATCH RP2A03:apu\|MOS6502_WBCD:MOD_MOS6502_WBCD\|RANDOM_LOGIC:MOD_RANDOM_LOGIC\|DISPATCH:MOD_DISPATCH " "Elaborating entity \"DISPATCH\" for hierarchy \"RP2A03:apu\|MOS6502_WBCD:MOD_MOS6502_WBCD\|RANDOM_LOGIC:MOD_RANDOM_LOGIC\|DISPATCH:MOD_DISPATCH\"" {  } { { "cpu/Verilog/MOS6502_WBCD.v" "MOD_DISPATCH" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v" 905 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730237855189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU RP2A03:apu\|MOS6502_WBCD:MOD_MOS6502_WBCD\|ALU:MOD_ALU " "Elaborating entity \"ALU\" for hierarchy \"RP2A03:apu\|MOS6502_WBCD:MOD_MOS6502_WBCD\|ALU:MOD_ALU\"" {  } { { "cpu/Verilog/MOS6502_WBCD.v" "MOD_ALU" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730237855211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUS_MUX RP2A03:apu\|MOS6502_WBCD:MOD_MOS6502_WBCD\|BUS_MUX:MOD_BUS_MUX " "Elaborating entity \"BUS_MUX\" for hierarchy \"RP2A03:apu\|MOS6502_WBCD:MOD_MOS6502_WBCD\|BUS_MUX:MOD_BUS_MUX\"" {  } { { "cpu/Verilog/MOS6502_WBCD.v" "MOD_BUS_MUX" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730237855237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC RP2A03:apu\|MOS6502_WBCD:MOD_MOS6502_WBCD\|PC:MOD_PC " "Elaborating entity \"PC\" for hierarchy \"RP2A03:apu\|MOS6502_WBCD:MOD_MOS6502_WBCD\|PC:MOD_PC\"" {  } { { "cpu/Verilog/MOS6502_WBCD.v" "MOD_PC" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730237855260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_SEL RP2A03:apu\|REG_SEL:MOD_REG_SEL " "Elaborating entity \"REG_SEL\" for hierarchy \"RP2A03:apu\|REG_SEL:MOD_REG_SEL\"" {  } { { "apu/Verilog/RP2A03.v" "MOD_REG_SEL" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730237855279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFO RP2A03:apu\|LFO:MOD_LFO " "Elaborating entity \"LFO\" for hierarchy \"RP2A03:apu\|LFO:MOD_LFO\"" {  } { { "apu/Verilog/RP2A03.v" "MOD_LFO" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730237855295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_CHANNEL RP2A03:apu\|SQUARE_CHANNEL:MOD_SQUARE_CHANNEL_A " "Elaborating entity \"SQUARE_CHANNEL\" for hierarchy \"RP2A03:apu\|SQUARE_CHANNEL:MOD_SQUARE_CHANNEL_A\"" {  } { { "apu/Verilog/RP2A03.v" "MOD_SQUARE_CHANNEL_A" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730237855319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ENVELOPE_GEN RP2A03:apu\|SQUARE_CHANNEL:MOD_SQUARE_CHANNEL_A\|ENVELOPE_GEN:MOD_ENVELOPE_GEN " "Elaborating entity \"ENVELOPE_GEN\" for hierarchy \"RP2A03:apu\|SQUARE_CHANNEL:MOD_SQUARE_CHANNEL_A\|ENVELOPE_GEN:MOD_ENVELOPE_GEN\"" {  } { { "apu/Verilog/RP2A03.v" "MOD_ENVELOPE_GEN" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v" 680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730237855366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TRIANGLE_CHANNEL RP2A03:apu\|TRIANGLE_CHANNEL:MOD_TRIANGLE_CHANNEL " "Elaborating entity \"TRIANGLE_CHANNEL\" for hierarchy \"RP2A03:apu\|TRIANGLE_CHANNEL:MOD_TRIANGLE_CHANNEL\"" {  } { { "apu/Verilog/RP2A03.v" "MOD_TRIANGLE_CHANNEL" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730237855402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOISE_CHANNEL RP2A03:apu\|NOISE_CHANNEL:MOD_NOISE_CHANNEL " "Elaborating entity \"NOISE_CHANNEL\" for hierarchy \"RP2A03:apu\|NOISE_CHANNEL:MOD_NOISE_CHANNEL\"" {  } { { "apu/Verilog/RP2A03.v" "MOD_NOISE_CHANNEL" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730237855436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOISE_TABLE RP2A03:apu\|NOISE_CHANNEL:MOD_NOISE_CHANNEL\|NOISE_TABLE:MOD_NOISE_TABLE " "Elaborating entity \"NOISE_TABLE\" for hierarchy \"RP2A03:apu\|NOISE_CHANNEL:MOD_NOISE_CHANNEL\|NOISE_TABLE:MOD_NOISE_TABLE\"" {  } { { "apu/Verilog/RP2A03.v" "MOD_NOISE_TABLE" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v" 835 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730237855460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RP2A03:apu\|NOISE_CHANNEL:MOD_NOISE_CHANNEL\|NOISE_TABLE:MOD_NOISE_TABLE\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RP2A03:apu\|NOISE_CHANNEL:MOD_NOISE_CHANNEL\|NOISE_TABLE:MOD_NOISE_TABLE\|altsyncram:altsyncram_component\"" {  } { { "apu/Verilog/NOISE_TABLE.v" "altsyncram_component" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/NOISE_TABLE.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730237855594 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RP2A03:apu\|NOISE_CHANNEL:MOD_NOISE_CHANNEL\|NOISE_TABLE:MOD_NOISE_TABLE\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RP2A03:apu\|NOISE_CHANNEL:MOD_NOISE_CHANNEL\|NOISE_TABLE:MOD_NOISE_TABLE\|altsyncram:altsyncram_component\"" {  } { { "apu/Verilog/NOISE_TABLE.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/NOISE_TABLE.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730237855620 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RP2A03:apu\|NOISE_CHANNEL:MOD_NOISE_CHANNEL\|NOISE_TABLE:MOD_NOISE_TABLE\|altsyncram:altsyncram_component " "Instantiated megafunction \"RP2A03:apu\|NOISE_CHANNEL:MOD_NOISE_CHANNEL\|NOISE_TABLE:MOD_NOISE_TABLE\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237855620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237855620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file NOISE_TABLE.mif " "Parameter \"init_file\" = \"NOISE_TABLE.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237855620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237855620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237855620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237855620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237855620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237855620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237855620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237855620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237855620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 11 " "Parameter \"width_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237855620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237855620 ""}  } { { "apu/Verilog/NOISE_TABLE.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/NOISE_TABLE.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1730237855620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cud1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cud1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cud1 " "Found entity 1: altsyncram_cud1" {  } { { "db/altsyncram_cud1.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_cud1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730237855713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730237855713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cud1 RP2A03:apu\|NOISE_CHANNEL:MOD_NOISE_CHANNEL\|NOISE_TABLE:MOD_NOISE_TABLE\|altsyncram:altsyncram_component\|altsyncram_cud1:auto_generated " "Elaborating entity \"altsyncram_cud1\" for hierarchy \"RP2A03:apu\|NOISE_CHANNEL:MOD_NOISE_CHANNEL\|NOISE_TABLE:MOD_NOISE_TABLE\|altsyncram:altsyncram_component\|altsyncram_cud1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730237855713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DPCM_CHANNEL RP2A03:apu\|DPCM_CHANNEL:MOD_DPCM_CHANNEL " "Elaborating entity \"DPCM_CHANNEL\" for hierarchy \"RP2A03:apu\|DPCM_CHANNEL:MOD_DPCM_CHANNEL\"" {  } { { "apu/Verilog/RP2A03.v" "MOD_DPCM_CHANNEL" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730237855792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DPCM_TABLE RP2A03:apu\|DPCM_CHANNEL:MOD_DPCM_CHANNEL\|DPCM_TABLE:MOD_DPCM_TABLE " "Elaborating entity \"DPCM_TABLE\" for hierarchy \"RP2A03:apu\|DPCM_CHANNEL:MOD_DPCM_CHANNEL\|DPCM_TABLE:MOD_DPCM_TABLE\"" {  } { { "apu/Verilog/RP2A03.v" "MOD_DPCM_TABLE" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v" 963 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730237855820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RP2A03:apu\|DPCM_CHANNEL:MOD_DPCM_CHANNEL\|DPCM_TABLE:MOD_DPCM_TABLE\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RP2A03:apu\|DPCM_CHANNEL:MOD_DPCM_CHANNEL\|DPCM_TABLE:MOD_DPCM_TABLE\|altsyncram:altsyncram_component\"" {  } { { "apu/Verilog/DPCM_TABLE.v" "altsyncram_component" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/DPCM_TABLE.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730237855867 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RP2A03:apu\|DPCM_CHANNEL:MOD_DPCM_CHANNEL\|DPCM_TABLE:MOD_DPCM_TABLE\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RP2A03:apu\|DPCM_CHANNEL:MOD_DPCM_CHANNEL\|DPCM_TABLE:MOD_DPCM_TABLE\|altsyncram:altsyncram_component\"" {  } { { "apu/Verilog/DPCM_TABLE.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/DPCM_TABLE.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730237855889 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RP2A03:apu\|DPCM_CHANNEL:MOD_DPCM_CHANNEL\|DPCM_TABLE:MOD_DPCM_TABLE\|altsyncram:altsyncram_component " "Instantiated megafunction \"RP2A03:apu\|DPCM_CHANNEL:MOD_DPCM_CHANNEL\|DPCM_TABLE:MOD_DPCM_TABLE\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237855889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237855889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DPCM_TABLE.mif " "Parameter \"init_file\" = \"DPCM_TABLE.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237855889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237855889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237855889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237855889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237855889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237855889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237855889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237855889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237855889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237855889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237855889 ""}  } { { "apu/Verilog/DPCM_TABLE.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/DPCM_TABLE.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1730237855889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9pd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9pd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9pd1 " "Found entity 1: altsyncram_9pd1" {  } { { "db/altsyncram_9pd1.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_9pd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730237855972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730237855972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9pd1 RP2A03:apu\|DPCM_CHANNEL:MOD_DPCM_CHANNEL\|DPCM_TABLE:MOD_DPCM_TABLE\|altsyncram:altsyncram_component\|altsyncram_9pd1:auto_generated " "Elaborating entity \"altsyncram_9pd1\" for hierarchy \"RP2A03:apu\|DPCM_CHANNEL:MOD_DPCM_CHANNEL\|DPCM_TABLE:MOD_DPCM_TABLE\|altsyncram:altsyncram_component\|altsyncram_9pd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730237855973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPRITE_DMA RP2A03:apu\|SPRITE_DMA:MOD_SPRITE_DMA " "Elaborating entity \"SPRITE_DMA\" for hierarchy \"RP2A03:apu\|SPRITE_DMA:MOD_SPRITE_DMA\"" {  } { { "apu/Verilog/RP2A03.v" "MOD_SPRITE_DMA" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730237856022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LENGTH_TABLE RP2A03:apu\|LENGTH_TABLE:MOD_LENGTH_TABLE " "Elaborating entity \"LENGTH_TABLE\" for hierarchy \"RP2A03:apu\|LENGTH_TABLE:MOD_LENGTH_TABLE\"" {  } { { "apu/Verilog/RP2A03.v" "MOD_LENGTH_TABLE" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730237856040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RP2A03:apu\|LENGTH_TABLE:MOD_LENGTH_TABLE\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RP2A03:apu\|LENGTH_TABLE:MOD_LENGTH_TABLE\|altsyncram:altsyncram_component\"" {  } { { "apu/Verilog/LENGTH_TABLE.v" "altsyncram_component" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/LENGTH_TABLE.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730237856083 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RP2A03:apu\|LENGTH_TABLE:MOD_LENGTH_TABLE\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RP2A03:apu\|LENGTH_TABLE:MOD_LENGTH_TABLE\|altsyncram:altsyncram_component\"" {  } { { "apu/Verilog/LENGTH_TABLE.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/LENGTH_TABLE.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730237856104 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RP2A03:apu\|LENGTH_TABLE:MOD_LENGTH_TABLE\|altsyncram:altsyncram_component " "Instantiated megafunction \"RP2A03:apu\|LENGTH_TABLE:MOD_LENGTH_TABLE\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237856104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237856104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file LENGTH_TABLE.mif " "Parameter \"init_file\" = \"LENGTH_TABLE.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237856104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237856104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237856104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237856104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237856104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237856104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237856104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237856104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237856104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237856104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237856104 ""}  } { { "apu/Verilog/LENGTH_TABLE.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/LENGTH_TABLE.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1730237856104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_60e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_60e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_60e1 " "Found entity 1: altsyncram_60e1" {  } { { "db/altsyncram_60e1.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_60e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730237856218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730237856218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_60e1 RP2A03:apu\|LENGTH_TABLE:MOD_LENGTH_TABLE\|altsyncram:altsyncram_component\|altsyncram_60e1:auto_generated " "Elaborating entity \"altsyncram_60e1\" for hierarchy \"RP2A03:apu\|LENGTH_TABLE:MOD_LENGTH_TABLE\|altsyncram:altsyncram_component\|altsyncram_60e1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730237856220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LENGTH_COUNTER RP2A03:apu\|LENGTH_COUNTER:LENGTH_COUNTER_SQA " "Elaborating entity \"LENGTH_COUNTER\" for hierarchy \"RP2A03:apu\|LENGTH_COUNTER:LENGTH_COUNTER_SQA\"" {  } { { "apu/Verilog/RP2A03.v" "LENGTH_COUNTER_SQA" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730237856291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemController MemController:memory_controller " "Elaborating entity \"MemController\" for hierarchy \"MemController:memory_controller\"" {  } { { "russian_core.v" "memory_controller" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730237856310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_ram game_ram:cartridge " "Elaborating entity \"game_ram\" for hierarchy \"game_ram:cartridge\"" {  } { { "russian_core.v" "cartridge" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730237856353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram game_ram:cartridge\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"game_ram:cartridge\|altsyncram:altsyncram_component\"" {  } { { "game_ram/game_ram.v" "altsyncram_component" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/game_ram/game_ram.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730237856379 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "game_ram:cartridge\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"game_ram:cartridge\|altsyncram:altsyncram_component\"" {  } { { "game_ram/game_ram.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/game_ram/game_ram.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730237856402 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "game_ram:cartridge\|altsyncram:altsyncram_component " "Instantiated megafunction \"game_ram:cartridge\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237856403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237856403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../prog_rom.mif " "Parameter \"init_file\" = \"../prog_rom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237856403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237856403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=game " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=game\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237856403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237856403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237856403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237856403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237856403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237856403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237856403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237856403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237856403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237856403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237856403 ""}  } { { "game_ram/game_ram.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/game_ram/game_ram.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1730237856403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dir1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dir1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dir1 " "Found entity 1: altsyncram_dir1" {  } { { "db/altsyncram_dir1.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_dir1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730237856487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730237856487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dir1 game_ram:cartridge\|altsyncram:altsyncram_component\|altsyncram_dir1:auto_generated " "Elaborating entity \"altsyncram_dir1\" for hierarchy \"game_ram:cartridge\|altsyncram:altsyncram_component\|altsyncram_dir1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730237856488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cth2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cth2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cth2 " "Found entity 1: altsyncram_cth2" {  } { { "db/altsyncram_cth2.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_cth2.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730237856603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730237856603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cth2 game_ram:cartridge\|altsyncram:altsyncram_component\|altsyncram_dir1:auto_generated\|altsyncram_cth2:altsyncram1 " "Elaborating entity \"altsyncram_cth2\" for hierarchy \"game_ram:cartridge\|altsyncram:altsyncram_component\|altsyncram_dir1:auto_generated\|altsyncram_cth2:altsyncram1\"" {  } { { "db/altsyncram_dir1.tdf" "altsyncram1" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_dir1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730237856604 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "32767 65535 0 1 1 " "32767 out of 65535 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "32768 65534 " "Addresses ranging from 32768 to 65534 are not initialized" {  } { { "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/prog_rom.mif" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/prog_rom.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1730237856872 ""}  } { { "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/prog_rom.mif" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/prog_rom.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1730237856872 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "65536 65535 C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/prog_rom.mif " "Memory depth (65536) in the design file differs from memory depth (65535) in the Memory Initialization File \"C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/prog_rom.mif\" -- setting initial value for remaining addresses to 0" {  } { { "game_ram/game_ram.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/game_ram/game_ram.v" 89 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1730237856876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dla " "Found entity 1: decode_dla" {  } { { "db/decode_dla.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/decode_dla.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730237857130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730237857130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_dla game_ram:cartridge\|altsyncram:altsyncram_component\|altsyncram_dir1:auto_generated\|altsyncram_cth2:altsyncram1\|decode_dla:decode4 " "Elaborating entity \"decode_dla\" for hierarchy \"game_ram:cartridge\|altsyncram:altsyncram_component\|altsyncram_dir1:auto_generated\|altsyncram_cth2:altsyncram1\|decode_dla:decode4\"" {  } { { "db/altsyncram_cth2.tdf" "decode4" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_cth2.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730237857131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_61a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_61a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_61a " "Found entity 1: decode_61a" {  } { { "db/decode_61a.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/decode_61a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730237857203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730237857203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_61a game_ram:cartridge\|altsyncram:altsyncram_component\|altsyncram_dir1:auto_generated\|altsyncram_cth2:altsyncram1\|decode_61a:rden_decode_b " "Elaborating entity \"decode_61a\" for hierarchy \"game_ram:cartridge\|altsyncram:altsyncram_component\|altsyncram_dir1:auto_generated\|altsyncram_cth2:altsyncram1\|decode_61a:rden_decode_b\"" {  } { { "db/altsyncram_cth2.tdf" "rden_decode_b" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_cth2.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730237857204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tfb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tfb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tfb " "Found entity 1: mux_tfb" {  } { { "db/mux_tfb.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/mux_tfb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730237857291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730237857291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_tfb game_ram:cartridge\|altsyncram:altsyncram_component\|altsyncram_dir1:auto_generated\|altsyncram_cth2:altsyncram1\|mux_tfb:mux6 " "Elaborating entity \"mux_tfb\" for hierarchy \"game_ram:cartridge\|altsyncram:altsyncram_component\|altsyncram_dir1:auto_generated\|altsyncram_cth2:altsyncram1\|mux_tfb:mux6\"" {  } { { "db/altsyncram_cth2.tdf" "mux6" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_cth2.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730237857292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom game_ram:cartridge\|altsyncram:altsyncram_component\|altsyncram_dir1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"game_ram:cartridge\|altsyncram:altsyncram_component\|altsyncram_dir1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_dir1.tdf" "mgl_prim2" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_dir1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730237858279 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "game_ram:cartridge\|altsyncram:altsyncram_component\|altsyncram_dir1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"game_ram:cartridge\|altsyncram:altsyncram_component\|altsyncram_dir1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_dir1.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_dir1.tdf" 39 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730237858332 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "game_ram:cartridge\|altsyncram:altsyncram_component\|altsyncram_dir1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"game_ram:cartridge\|altsyncram:altsyncram_component\|altsyncram_dir1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237858332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237858332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237858332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1734438245 " "Parameter \"NODE_NAME\" = \"1734438245\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237858332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 65536 " "Parameter \"NUMWORDS\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237858332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237858332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237858332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 16 " "Parameter \"WIDTHAD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237858332 ""}  } { { "db/altsyncram_dir1.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_dir1.tdf" 39 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1730237858332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter game_ram:cartridge\|altsyncram:altsyncram_component\|altsyncram_dir1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"game_ram:cartridge\|altsyncram:altsyncram_component\|altsyncram_dir1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730237858656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl game_ram:cartridge\|altsyncram:altsyncram_component\|altsyncram_dir1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"game_ram:cartridge\|altsyncram:altsyncram_component\|altsyncram_dir1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730237858934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr game_ram:cartridge\|altsyncram:altsyncram_component\|altsyncram_dir1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"game_ram:cartridge\|altsyncram:altsyncram_component\|altsyncram_dir1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730237859206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datacontroller datacontroller:datacontrol " "Elaborating entity \"datacontroller\" for hierarchy \"datacontroller:datacontrol\"" {  } { { "russian_core.v" "datacontrol" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730237859302 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1730237859888 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.10.29.17:37:42 Progress: Loading sldd11ddedf/alt_sld_fab_wrapper_hw.tcl " "2024.10.29.17:37:42 Progress: Loading sldd11ddedf/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730237862236 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730237864065 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730237864181 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730237866933 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730237867062 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730237867177 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730237867308 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730237867313 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730237867313 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1730237868061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd11ddedf/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd11ddedf/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldd11ddedf/alt_sld_fab.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/ip/sldd11ddedf/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730237868494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730237868494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd11ddedf/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd11ddedf/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldd11ddedf/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/ip/sldd11ddedf/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730237868692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730237868692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd11ddedf/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd11ddedf/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldd11ddedf/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/ip/sldd11ddedf/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730237868762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730237868762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd11ddedf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd11ddedf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldd11ddedf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/ip/sldd11ddedf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730237868883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730237868883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd11ddedf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldd11ddedf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldd11ddedf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/ip/sldd11ddedf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730237869066 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldd11ddedf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/ip/sldd11ddedf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730237869066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730237869066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd11ddedf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd11ddedf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldd11ddedf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/ip/sldd11ddedf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730237869197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730237869197 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP2A03:apu\|NOISE_CHANNEL:MOD_NOISE_CHANNEL\|NOISE_TABLE:MOD_NOISE_TABLE\|altsyncram:altsyncram_component\|altsyncram_cud1:auto_generated\|q_a\[0\] " "Synthesized away node \"RP2A03:apu\|NOISE_CHANNEL:MOD_NOISE_CHANNEL\|NOISE_TABLE:MOD_NOISE_TABLE\|altsyncram:altsyncram_component\|altsyncram_cud1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_cud1.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_cud1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "apu/Verilog/NOISE_TABLE.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/NOISE_TABLE.v" 81 0 0 } } { "apu/Verilog/RP2A03.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v" 835 0 0 } } { "apu/Verilog/RP2A03.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v" 273 0 0 } } { "russian_core.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v" 94 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730237870924 "|russian_core|RP2A03:apu|NOISE_CHANNEL:MOD_NOISE_CHANNEL|NOISE_TABLE:MOD_NOISE_TABLE|altsyncram:altsyncram_component|altsyncram_cud1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP2A03:apu\|NOISE_CHANNEL:MOD_NOISE_CHANNEL\|NOISE_TABLE:MOD_NOISE_TABLE\|altsyncram:altsyncram_component\|altsyncram_cud1:auto_generated\|q_a\[1\] " "Synthesized away node \"RP2A03:apu\|NOISE_CHANNEL:MOD_NOISE_CHANNEL\|NOISE_TABLE:MOD_NOISE_TABLE\|altsyncram:altsyncram_component\|altsyncram_cud1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_cud1.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_cud1.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "apu/Verilog/NOISE_TABLE.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/NOISE_TABLE.v" 81 0 0 } } { "apu/Verilog/RP2A03.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v" 835 0 0 } } { "apu/Verilog/RP2A03.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v" 273 0 0 } } { "russian_core.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v" 94 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730237870924 "|russian_core|RP2A03:apu|NOISE_CHANNEL:MOD_NOISE_CHANNEL|NOISE_TABLE:MOD_NOISE_TABLE|altsyncram:altsyncram_component|altsyncram_cud1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP2A03:apu\|NOISE_CHANNEL:MOD_NOISE_CHANNEL\|NOISE_TABLE:MOD_NOISE_TABLE\|altsyncram:altsyncram_component\|altsyncram_cud1:auto_generated\|q_a\[2\] " "Synthesized away node \"RP2A03:apu\|NOISE_CHANNEL:MOD_NOISE_CHANNEL\|NOISE_TABLE:MOD_NOISE_TABLE\|altsyncram:altsyncram_component\|altsyncram_cud1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_cud1.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_cud1.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "apu/Verilog/NOISE_TABLE.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/NOISE_TABLE.v" 81 0 0 } } { "apu/Verilog/RP2A03.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v" 835 0 0 } } { "apu/Verilog/RP2A03.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v" 273 0 0 } } { "russian_core.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v" 94 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730237870924 "|russian_core|RP2A03:apu|NOISE_CHANNEL:MOD_NOISE_CHANNEL|NOISE_TABLE:MOD_NOISE_TABLE|altsyncram:altsyncram_component|altsyncram_cud1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP2A03:apu\|NOISE_CHANNEL:MOD_NOISE_CHANNEL\|NOISE_TABLE:MOD_NOISE_TABLE\|altsyncram:altsyncram_component\|altsyncram_cud1:auto_generated\|q_a\[3\] " "Synthesized away node \"RP2A03:apu\|NOISE_CHANNEL:MOD_NOISE_CHANNEL\|NOISE_TABLE:MOD_NOISE_TABLE\|altsyncram:altsyncram_component\|altsyncram_cud1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_cud1.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_cud1.tdf" 98 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "apu/Verilog/NOISE_TABLE.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/NOISE_TABLE.v" 81 0 0 } } { "apu/Verilog/RP2A03.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v" 835 0 0 } } { "apu/Verilog/RP2A03.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v" 273 0 0 } } { "russian_core.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v" 94 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730237870924 "|russian_core|RP2A03:apu|NOISE_CHANNEL:MOD_NOISE_CHANNEL|NOISE_TABLE:MOD_NOISE_TABLE|altsyncram:altsyncram_component|altsyncram_cud1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP2A03:apu\|NOISE_CHANNEL:MOD_NOISE_CHANNEL\|NOISE_TABLE:MOD_NOISE_TABLE\|altsyncram:altsyncram_component\|altsyncram_cud1:auto_generated\|q_a\[4\] " "Synthesized away node \"RP2A03:apu\|NOISE_CHANNEL:MOD_NOISE_CHANNEL\|NOISE_TABLE:MOD_NOISE_TABLE\|altsyncram:altsyncram_component\|altsyncram_cud1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_cud1.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_cud1.tdf" 119 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "apu/Verilog/NOISE_TABLE.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/NOISE_TABLE.v" 81 0 0 } } { "apu/Verilog/RP2A03.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v" 835 0 0 } } { "apu/Verilog/RP2A03.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v" 273 0 0 } } { "russian_core.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v" 94 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730237870924 "|russian_core|RP2A03:apu|NOISE_CHANNEL:MOD_NOISE_CHANNEL|NOISE_TABLE:MOD_NOISE_TABLE|altsyncram:altsyncram_component|altsyncram_cud1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP2A03:apu\|NOISE_CHANNEL:MOD_NOISE_CHANNEL\|NOISE_TABLE:MOD_NOISE_TABLE\|altsyncram:altsyncram_component\|altsyncram_cud1:auto_generated\|q_a\[5\] " "Synthesized away node \"RP2A03:apu\|NOISE_CHANNEL:MOD_NOISE_CHANNEL\|NOISE_TABLE:MOD_NOISE_TABLE\|altsyncram:altsyncram_component\|altsyncram_cud1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_cud1.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_cud1.tdf" 140 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "apu/Verilog/NOISE_TABLE.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/NOISE_TABLE.v" 81 0 0 } } { "apu/Verilog/RP2A03.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v" 835 0 0 } } { "apu/Verilog/RP2A03.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v" 273 0 0 } } { "russian_core.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v" 94 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730237870924 "|russian_core|RP2A03:apu|NOISE_CHANNEL:MOD_NOISE_CHANNEL|NOISE_TABLE:MOD_NOISE_TABLE|altsyncram:altsyncram_component|altsyncram_cud1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP2A03:apu\|NOISE_CHANNEL:MOD_NOISE_CHANNEL\|NOISE_TABLE:MOD_NOISE_TABLE\|altsyncram:altsyncram_component\|altsyncram_cud1:auto_generated\|q_a\[6\] " "Synthesized away node \"RP2A03:apu\|NOISE_CHANNEL:MOD_NOISE_CHANNEL\|NOISE_TABLE:MOD_NOISE_TABLE\|altsyncram:altsyncram_component\|altsyncram_cud1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_cud1.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_cud1.tdf" 161 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "apu/Verilog/NOISE_TABLE.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/NOISE_TABLE.v" 81 0 0 } } { "apu/Verilog/RP2A03.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v" 835 0 0 } } { "apu/Verilog/RP2A03.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v" 273 0 0 } } { "russian_core.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v" 94 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730237870924 "|russian_core|RP2A03:apu|NOISE_CHANNEL:MOD_NOISE_CHANNEL|NOISE_TABLE:MOD_NOISE_TABLE|altsyncram:altsyncram_component|altsyncram_cud1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP2A03:apu\|NOISE_CHANNEL:MOD_NOISE_CHANNEL\|NOISE_TABLE:MOD_NOISE_TABLE\|altsyncram:altsyncram_component\|altsyncram_cud1:auto_generated\|q_a\[7\] " "Synthesized away node \"RP2A03:apu\|NOISE_CHANNEL:MOD_NOISE_CHANNEL\|NOISE_TABLE:MOD_NOISE_TABLE\|altsyncram:altsyncram_component\|altsyncram_cud1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_cud1.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_cud1.tdf" 182 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "apu/Verilog/NOISE_TABLE.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/NOISE_TABLE.v" 81 0 0 } } { "apu/Verilog/RP2A03.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v" 835 0 0 } } { "apu/Verilog/RP2A03.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v" 273 0 0 } } { "russian_core.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v" 94 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730237870924 "|russian_core|RP2A03:apu|NOISE_CHANNEL:MOD_NOISE_CHANNEL|NOISE_TABLE:MOD_NOISE_TABLE|altsyncram:altsyncram_component|altsyncram_cud1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP2A03:apu\|NOISE_CHANNEL:MOD_NOISE_CHANNEL\|NOISE_TABLE:MOD_NOISE_TABLE\|altsyncram:altsyncram_component\|altsyncram_cud1:auto_generated\|q_a\[8\] " "Synthesized away node \"RP2A03:apu\|NOISE_CHANNEL:MOD_NOISE_CHANNEL\|NOISE_TABLE:MOD_NOISE_TABLE\|altsyncram:altsyncram_component\|altsyncram_cud1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_cud1.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_cud1.tdf" 203 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "apu/Verilog/NOISE_TABLE.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/NOISE_TABLE.v" 81 0 0 } } { "apu/Verilog/RP2A03.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v" 835 0 0 } } { "apu/Verilog/RP2A03.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v" 273 0 0 } } { "russian_core.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v" 94 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730237870924 "|russian_core|RP2A03:apu|NOISE_CHANNEL:MOD_NOISE_CHANNEL|NOISE_TABLE:MOD_NOISE_TABLE|altsyncram:altsyncram_component|altsyncram_cud1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP2A03:apu\|NOISE_CHANNEL:MOD_NOISE_CHANNEL\|NOISE_TABLE:MOD_NOISE_TABLE\|altsyncram:altsyncram_component\|altsyncram_cud1:auto_generated\|q_a\[9\] " "Synthesized away node \"RP2A03:apu\|NOISE_CHANNEL:MOD_NOISE_CHANNEL\|NOISE_TABLE:MOD_NOISE_TABLE\|altsyncram:altsyncram_component\|altsyncram_cud1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_cud1.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_cud1.tdf" 224 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "apu/Verilog/NOISE_TABLE.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/NOISE_TABLE.v" 81 0 0 } } { "apu/Verilog/RP2A03.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v" 835 0 0 } } { "apu/Verilog/RP2A03.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v" 273 0 0 } } { "russian_core.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v" 94 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730237870924 "|russian_core|RP2A03:apu|NOISE_CHANNEL:MOD_NOISE_CHANNEL|NOISE_TABLE:MOD_NOISE_TABLE|altsyncram:altsyncram_component|altsyncram_cud1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP2A03:apu\|NOISE_CHANNEL:MOD_NOISE_CHANNEL\|NOISE_TABLE:MOD_NOISE_TABLE\|altsyncram:altsyncram_component\|altsyncram_cud1:auto_generated\|q_a\[10\] " "Synthesized away node \"RP2A03:apu\|NOISE_CHANNEL:MOD_NOISE_CHANNEL\|NOISE_TABLE:MOD_NOISE_TABLE\|altsyncram:altsyncram_component\|altsyncram_cud1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_cud1.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_cud1.tdf" 245 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "apu/Verilog/NOISE_TABLE.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/NOISE_TABLE.v" 81 0 0 } } { "apu/Verilog/RP2A03.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v" 835 0 0 } } { "apu/Verilog/RP2A03.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v" 273 0 0 } } { "russian_core.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v" 94 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730237870924 "|russian_core|RP2A03:apu|NOISE_CHANNEL:MOD_NOISE_CHANNEL|NOISE_TABLE:MOD_NOISE_TABLE|altsyncram:altsyncram_component|altsyncram_cud1:auto_generated|ram_block1a10"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1730237870924 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1730237870924 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RP2A03:apu\|M2_out " "Converted tri-state buffer \"RP2A03:apu\|M2_out\" feeding internal logic into a wire" {  } { { "apu/Verilog/RP2A03.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1730237871559 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1730237871559 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1730237872497 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "datacontroller:datacontrol\|data_cpu\[0\] debug_dataoutput\[0\] " "Removed fan-out from the always-disabled I/O buffer \"datacontroller:datacontrol\|data_cpu\[0\]\" to the node \"debug_dataoutput\[0\]\"" {  } { { "datacontroller.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/datacontroller.v" 31 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237872663 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "datacontroller:datacontrol\|data_cpu\[1\] debug_dataoutput\[1\] " "Removed fan-out from the always-disabled I/O buffer \"datacontroller:datacontrol\|data_cpu\[1\]\" to the node \"debug_dataoutput\[1\]\"" {  } { { "datacontroller.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/datacontroller.v" 31 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237872663 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "datacontroller:datacontrol\|data_cpu\[2\] debug_dataoutput\[2\] " "Removed fan-out from the always-disabled I/O buffer \"datacontroller:datacontrol\|data_cpu\[2\]\" to the node \"debug_dataoutput\[2\]\"" {  } { { "datacontroller.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/datacontroller.v" 31 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237872663 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "datacontroller:datacontrol\|data_cpu\[3\] debug_dataoutput\[3\] " "Removed fan-out from the always-disabled I/O buffer \"datacontroller:datacontrol\|data_cpu\[3\]\" to the node \"debug_dataoutput\[3\]\"" {  } { { "datacontroller.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/datacontroller.v" 31 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237872663 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "datacontroller:datacontrol\|data_cpu\[4\] debug_dataoutput\[4\] " "Removed fan-out from the always-disabled I/O buffer \"datacontroller:datacontrol\|data_cpu\[4\]\" to the node \"debug_dataoutput\[4\]\"" {  } { { "datacontroller.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/datacontroller.v" 31 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237872663 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "datacontroller:datacontrol\|data_cpu\[5\] debug_dataoutput\[5\] " "Removed fan-out from the always-disabled I/O buffer \"datacontroller:datacontrol\|data_cpu\[5\]\" to the node \"debug_dataoutput\[5\]\"" {  } { { "datacontroller.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/datacontroller.v" 31 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237872663 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "datacontroller:datacontrol\|data_cpu\[6\] debug_dataoutput\[6\] " "Removed fan-out from the always-disabled I/O buffer \"datacontroller:datacontrol\|data_cpu\[6\]\" to the node \"debug_dataoutput\[6\]\"" {  } { { "datacontroller.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/datacontroller.v" 31 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237872663 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "datacontroller:datacontrol\|data_cpu\[7\] debug_dataoutput\[7\] " "Removed fan-out from the always-disabled I/O buffer \"datacontroller:datacontrol\|data_cpu\[7\]\" to the node \"debug_dataoutput\[7\]\"" {  } { { "datacontroller.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/datacontroller.v" 31 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1730237872663 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "Analysis & Synthesis" 0 -1 1730237872663 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RP2A03:apu\|ADDR_BUS\[0\] MemController:memory_controller\|address_out\[0\] " "Converted the fan-out from the tri-state buffer \"RP2A03:apu\|ADDR_BUS\[0\]\" to the node \"MemController:memory_controller\|address_out\[0\]\" into an OR gate" {  } { { "apu/Verilog/RP2A03.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v" 44 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1730237872664 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RP2A03:apu\|ADDR_BUS\[1\] MemController:memory_controller\|address_out\[1\] " "Converted the fan-out from the tri-state buffer \"RP2A03:apu\|ADDR_BUS\[1\]\" to the node \"MemController:memory_controller\|address_out\[1\]\" into an OR gate" {  } { { "apu/Verilog/RP2A03.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v" 44 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1730237872664 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RP2A03:apu\|ADDR_BUS\[2\] MemController:memory_controller\|address_out\[2\] " "Converted the fan-out from the tri-state buffer \"RP2A03:apu\|ADDR_BUS\[2\]\" to the node \"MemController:memory_controller\|address_out\[2\]\" into an OR gate" {  } { { "apu/Verilog/RP2A03.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v" 44 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1730237872664 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RP2A03:apu\|ADDR_BUS\[3\] MemController:memory_controller\|address_out\[3\] " "Converted the fan-out from the tri-state buffer \"RP2A03:apu\|ADDR_BUS\[3\]\" to the node \"MemController:memory_controller\|address_out\[3\]\" into an OR gate" {  } { { "apu/Verilog/RP2A03.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v" 44 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1730237872664 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RP2A03:apu\|ADDR_BUS\[4\] MemController:memory_controller\|address_out\[4\] " "Converted the fan-out from the tri-state buffer \"RP2A03:apu\|ADDR_BUS\[4\]\" to the node \"MemController:memory_controller\|address_out\[4\]\" into an OR gate" {  } { { "apu/Verilog/RP2A03.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v" 44 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1730237872664 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RP2A03:apu\|ADDR_BUS\[5\] MemController:memory_controller\|address_out\[5\] " "Converted the fan-out from the tri-state buffer \"RP2A03:apu\|ADDR_BUS\[5\]\" to the node \"MemController:memory_controller\|address_out\[5\]\" into an OR gate" {  } { { "apu/Verilog/RP2A03.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v" 44 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1730237872664 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RP2A03:apu\|ADDR_BUS\[6\] MemController:memory_controller\|address_out\[6\] " "Converted the fan-out from the tri-state buffer \"RP2A03:apu\|ADDR_BUS\[6\]\" to the node \"MemController:memory_controller\|address_out\[6\]\" into an OR gate" {  } { { "apu/Verilog/RP2A03.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v" 44 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1730237872664 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RP2A03:apu\|ADDR_BUS\[7\] MemController:memory_controller\|address_out\[7\] " "Converted the fan-out from the tri-state buffer \"RP2A03:apu\|ADDR_BUS\[7\]\" to the node \"MemController:memory_controller\|address_out\[7\]\" into an OR gate" {  } { { "apu/Verilog/RP2A03.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v" 44 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1730237872664 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RP2A03:apu\|ADDR_BUS\[8\] MemController:memory_controller\|address_out\[8\] " "Converted the fan-out from the tri-state buffer \"RP2A03:apu\|ADDR_BUS\[8\]\" to the node \"MemController:memory_controller\|address_out\[8\]\" into an OR gate" {  } { { "apu/Verilog/RP2A03.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v" 44 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1730237872664 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RP2A03:apu\|ADDR_BUS\[9\] MemController:memory_controller\|address_out\[9\] " "Converted the fan-out from the tri-state buffer \"RP2A03:apu\|ADDR_BUS\[9\]\" to the node \"MemController:memory_controller\|address_out\[9\]\" into an OR gate" {  } { { "apu/Verilog/RP2A03.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v" 44 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1730237872664 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RP2A03:apu\|ADDR_BUS\[10\] MemController:memory_controller\|address_out\[10\] " "Converted the fan-out from the tri-state buffer \"RP2A03:apu\|ADDR_BUS\[10\]\" to the node \"MemController:memory_controller\|address_out\[10\]\" into an OR gate" {  } { { "apu/Verilog/RP2A03.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v" 44 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1730237872664 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RP2A03:apu\|ADDR_BUS\[11\] MemController:memory_controller\|address_out\[11\] " "Converted the fan-out from the tri-state buffer \"RP2A03:apu\|ADDR_BUS\[11\]\" to the node \"MemController:memory_controller\|address_out\[11\]\" into an OR gate" {  } { { "apu/Verilog/RP2A03.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v" 44 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1730237872664 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RP2A03:apu\|ADDR_BUS\[12\] MemController:memory_controller\|address_out\[12\] " "Converted the fan-out from the tri-state buffer \"RP2A03:apu\|ADDR_BUS\[12\]\" to the node \"MemController:memory_controller\|address_out\[12\]\" into an OR gate" {  } { { "apu/Verilog/RP2A03.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v" 44 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1730237872664 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RP2A03:apu\|ADDR_BUS\[13\] MemController:memory_controller\|address_out\[13\] " "Converted the fan-out from the tri-state buffer \"RP2A03:apu\|ADDR_BUS\[13\]\" to the node \"MemController:memory_controller\|address_out\[13\]\" into an OR gate" {  } { { "apu/Verilog/RP2A03.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v" 44 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1730237872664 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RP2A03:apu\|ADDR_BUS\[14\] MemController:memory_controller\|address_out\[14\] " "Converted the fan-out from the tri-state buffer \"RP2A03:apu\|ADDR_BUS\[14\]\" to the node \"MemController:memory_controller\|address_out\[14\]\" into an OR gate" {  } { { "apu/Verilog/RP2A03.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v" 44 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1730237872664 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RP2A03:apu\|ADDR_BUS\[15\] game_ram:cartridge\|altsyncram:altsyncram_component\|altsyncram_dir1:auto_generated\|altsyncram_cth2:altsyncram1\|decode_dla:rden_decode_a\|w_anode862w\[3\] " "Converted the fan-out from the tri-state buffer \"RP2A03:apu\|ADDR_BUS\[15\]\" to the node \"game_ram:cartridge\|altsyncram:altsyncram_component\|altsyncram_dir1:auto_generated\|altsyncram_cth2:altsyncram1\|decode_dla:rden_decode_a\|w_anode862w\[3\]\" into an OR gate" {  } { { "apu/Verilog/RP2A03.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v" 44 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1730237872664 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1730237872664 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RP2A03:apu\|MOS6502_WBCD:MOD_MOS6502_WBCD\|DOUT\[0\] game_ram:cartridge\|altsyncram:altsyncram_component\|altsyncram_dir1:auto_generated\|altsyncram_cth2:altsyncram1\|ram_block3a0 " "Converted the fan-out from the tri-state buffer \"RP2A03:apu\|MOS6502_WBCD:MOD_MOS6502_WBCD\|DOUT\[0\]\" to the node \"game_ram:cartridge\|altsyncram:altsyncram_component\|altsyncram_dir1:auto_generated\|altsyncram_cth2:altsyncram1\|ram_block3a0\" into an OR gate" {  } { { "cpu/Verilog/MOS6502_WBCD.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1730237872670 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RP2A03:apu\|MOS6502_WBCD:MOD_MOS6502_WBCD\|DOUT\[1\] game_ram:cartridge\|altsyncram:altsyncram_component\|altsyncram_dir1:auto_generated\|altsyncram_cth2:altsyncram1\|ram_block3a1 " "Converted the fan-out from the tri-state buffer \"RP2A03:apu\|MOS6502_WBCD:MOD_MOS6502_WBCD\|DOUT\[1\]\" to the node \"game_ram:cartridge\|altsyncram:altsyncram_component\|altsyncram_dir1:auto_generated\|altsyncram_cth2:altsyncram1\|ram_block3a1\" into an OR gate" {  } { { "cpu/Verilog/MOS6502_WBCD.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1730237872670 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RP2A03:apu\|MOS6502_WBCD:MOD_MOS6502_WBCD\|DOUT\[2\] game_ram:cartridge\|altsyncram:altsyncram_component\|altsyncram_dir1:auto_generated\|altsyncram_cth2:altsyncram1\|ram_block3a2 " "Converted the fan-out from the tri-state buffer \"RP2A03:apu\|MOS6502_WBCD:MOD_MOS6502_WBCD\|DOUT\[2\]\" to the node \"game_ram:cartridge\|altsyncram:altsyncram_component\|altsyncram_dir1:auto_generated\|altsyncram_cth2:altsyncram1\|ram_block3a2\" into an OR gate" {  } { { "cpu/Verilog/MOS6502_WBCD.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1730237872670 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RP2A03:apu\|MOS6502_WBCD:MOD_MOS6502_WBCD\|DOUT\[3\] RP2A03:apu\|LENGTH_TABLE:MOD_LENGTH_TABLE\|altsyncram:altsyncram_component\|altsyncram_60e1:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"RP2A03:apu\|MOS6502_WBCD:MOD_MOS6502_WBCD\|DOUT\[3\]\" to the node \"RP2A03:apu\|LENGTH_TABLE:MOD_LENGTH_TABLE\|altsyncram:altsyncram_component\|altsyncram_60e1:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "cpu/Verilog/MOS6502_WBCD.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1730237872670 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RP2A03:apu\|MOS6502_WBCD:MOD_MOS6502_WBCD\|DOUT\[4\] RP2A03:apu\|LENGTH_TABLE:MOD_LENGTH_TABLE\|altsyncram:altsyncram_component\|altsyncram_60e1:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"RP2A03:apu\|MOS6502_WBCD:MOD_MOS6502_WBCD\|DOUT\[4\]\" to the node \"RP2A03:apu\|LENGTH_TABLE:MOD_LENGTH_TABLE\|altsyncram:altsyncram_component\|altsyncram_60e1:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "cpu/Verilog/MOS6502_WBCD.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1730237872670 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RP2A03:apu\|MOS6502_WBCD:MOD_MOS6502_WBCD\|DOUT\[5\] RP2A03:apu\|LENGTH_TABLE:MOD_LENGTH_TABLE\|altsyncram:altsyncram_component\|altsyncram_60e1:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"RP2A03:apu\|MOS6502_WBCD:MOD_MOS6502_WBCD\|DOUT\[5\]\" to the node \"RP2A03:apu\|LENGTH_TABLE:MOD_LENGTH_TABLE\|altsyncram:altsyncram_component\|altsyncram_60e1:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "cpu/Verilog/MOS6502_WBCD.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1730237872670 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RP2A03:apu\|MOS6502_WBCD:MOD_MOS6502_WBCD\|DOUT\[6\] RP2A03:apu\|LENGTH_TABLE:MOD_LENGTH_TABLE\|altsyncram:altsyncram_component\|altsyncram_60e1:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"RP2A03:apu\|MOS6502_WBCD:MOD_MOS6502_WBCD\|DOUT\[6\]\" to the node \"RP2A03:apu\|LENGTH_TABLE:MOD_LENGTH_TABLE\|altsyncram:altsyncram_component\|altsyncram_60e1:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "cpu/Verilog/MOS6502_WBCD.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1730237872670 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RP2A03:apu\|MOS6502_WBCD:MOD_MOS6502_WBCD\|DOUT\[7\] RP2A03:apu\|LENGTH_TABLE:MOD_LENGTH_TABLE\|altsyncram:altsyncram_component\|altsyncram_60e1:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"RP2A03:apu\|MOS6502_WBCD:MOD_MOS6502_WBCD\|DOUT\[7\]\" to the node \"RP2A03:apu\|LENGTH_TABLE:MOD_LENGTH_TABLE\|altsyncram:altsyncram_component\|altsyncram_60e1:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "cpu/Verilog/MOS6502_WBCD.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1730237872670 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1730237872670 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730237874083 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 " "9 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1730237875676 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "RP2A03:apu\|DPCM_CHANNEL:MOD_DPCM_CHANNEL\|DPCM_TABLE:MOD_DPCM_TABLE\|altsyncram:altsyncram_component\|altsyncram_9pd1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"RP2A03:apu\|DPCM_CHANNEL:MOD_DPCM_CHANNEL\|DPCM_TABLE:MOD_DPCM_TABLE\|altsyncram:altsyncram_component\|altsyncram_9pd1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_9pd1.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_9pd1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "apu/Verilog/DPCM_TABLE.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/DPCM_TABLE.v" 81 0 0 } } { "apu/Verilog/RP2A03.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v" 963 0 0 } } { "apu/Verilog/RP2A03.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v" 297 0 0 } } { "russian_core.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v" 94 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730237875763 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "clkpll 16 " "Ignored 16 assignments for entity \"clkpll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity clkpll -sip clkpll.sip -library lib_clkpll " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity clkpll -sip clkpll.sip -library lib_clkpll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1730237875848 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 20.1 -entity clkpll -sip clkpll.sip -library lib_clkpll " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 20.1 -entity clkpll -sip clkpll.sip -library lib_clkpll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1730237875848 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity clkpll -sip clkpll.sip -library lib_clkpll " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity clkpll -sip clkpll.sip -library lib_clkpll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1730237875848 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1730237875848 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/output_files/russian_core.map.smsg " "Generated suppressed messages file C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/output_files/russian_core.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730237876277 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "14 0 1 0 0 " "Adding 14 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1730237878053 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730237878053 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "26 " "Design contains 26 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "debug_addressinput\[0\] " "No output dependent on input pin \"debug_addressinput\[0\]\"" {  } { { "russian_core.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730237878478 "|russian_core|debug_addressinput[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "debug_addressinput\[1\] " "No output dependent on input pin \"debug_addressinput\[1\]\"" {  } { { "russian_core.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730237878478 "|russian_core|debug_addressinput[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "debug_addressinput\[2\] " "No output dependent on input pin \"debug_addressinput\[2\]\"" {  } { { "russian_core.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730237878478 "|russian_core|debug_addressinput[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "debug_addressinput\[3\] " "No output dependent on input pin \"debug_addressinput\[3\]\"" {  } { { "russian_core.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730237878478 "|russian_core|debug_addressinput[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "debug_addressinput\[4\] " "No output dependent on input pin \"debug_addressinput\[4\]\"" {  } { { "russian_core.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730237878478 "|russian_core|debug_addressinput[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "debug_addressinput\[5\] " "No output dependent on input pin \"debug_addressinput\[5\]\"" {  } { { "russian_core.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730237878478 "|russian_core|debug_addressinput[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "debug_addressinput\[6\] " "No output dependent on input pin \"debug_addressinput\[6\]\"" {  } { { "russian_core.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730237878478 "|russian_core|debug_addressinput[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "debug_addressinput\[7\] " "No output dependent on input pin \"debug_addressinput\[7\]\"" {  } { { "russian_core.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730237878478 "|russian_core|debug_addressinput[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "debug_addressinput\[8\] " "No output dependent on input pin \"debug_addressinput\[8\]\"" {  } { { "russian_core.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730237878478 "|russian_core|debug_addressinput[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "debug_addressinput\[9\] " "No output dependent on input pin \"debug_addressinput\[9\]\"" {  } { { "russian_core.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730237878478 "|russian_core|debug_addressinput[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "debug_addressinput\[10\] " "No output dependent on input pin \"debug_addressinput\[10\]\"" {  } { { "russian_core.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730237878478 "|russian_core|debug_addressinput[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "debug_addressinput\[11\] " "No output dependent on input pin \"debug_addressinput\[11\]\"" {  } { { "russian_core.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730237878478 "|russian_core|debug_addressinput[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "debug_addressinput\[12\] " "No output dependent on input pin \"debug_addressinput\[12\]\"" {  } { { "russian_core.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730237878478 "|russian_core|debug_addressinput[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "debug_addressinput\[13\] " "No output dependent on input pin \"debug_addressinput\[13\]\"" {  } { { "russian_core.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730237878478 "|russian_core|debug_addressinput[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "debug_addressinput\[14\] " "No output dependent on input pin \"debug_addressinput\[14\]\"" {  } { { "russian_core.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730237878478 "|russian_core|debug_addressinput[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "debug_addressinput\[15\] " "No output dependent on input pin \"debug_addressinput\[15\]\"" {  } { { "russian_core.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730237878478 "|russian_core|debug_addressinput[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "debug_datainput\[0\] " "No output dependent on input pin \"debug_datainput\[0\]\"" {  } { { "russian_core.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730237878478 "|russian_core|debug_datainput[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "debug_datainput\[1\] " "No output dependent on input pin \"debug_datainput\[1\]\"" {  } { { "russian_core.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730237878478 "|russian_core|debug_datainput[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "debug_datainput\[2\] " "No output dependent on input pin \"debug_datainput\[2\]\"" {  } { { "russian_core.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730237878478 "|russian_core|debug_datainput[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "debug_datainput\[3\] " "No output dependent on input pin \"debug_datainput\[3\]\"" {  } { { "russian_core.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730237878478 "|russian_core|debug_datainput[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "debug_datainput\[4\] " "No output dependent on input pin \"debug_datainput\[4\]\"" {  } { { "russian_core.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730237878478 "|russian_core|debug_datainput[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "debug_datainput\[5\] " "No output dependent on input pin \"debug_datainput\[5\]\"" {  } { { "russian_core.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730237878478 "|russian_core|debug_datainput[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "debug_datainput\[6\] " "No output dependent on input pin \"debug_datainput\[6\]\"" {  } { { "russian_core.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730237878478 "|russian_core|debug_datainput[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "debug_datainput\[7\] " "No output dependent on input pin \"debug_datainput\[7\]\"" {  } { { "russian_core.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730237878478 "|russian_core|debug_datainput[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "debug_addresselect\[0\] " "No output dependent on input pin \"debug_addresselect\[0\]\"" {  } { { "russian_core.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730237878478 "|russian_core|debug_addresselect[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "debug_addresselect\[1\] " "No output dependent on input pin \"debug_addresselect\[1\]\"" {  } { { "russian_core.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730237878478 "|russian_core|debug_addresselect[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1730237878478 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1357 " "Implemented 1357 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "33 " "Implemented 33 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1730237878485 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1730237878485 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1215 " "Implemented 1215 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1730237878485 ""} { "Info" "ICUT_CUT_TM_RAMS" "81 " "Implemented 81 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1730237878485 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1730237878485 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1730237878485 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 97 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 97 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4955 " "Peak virtual memory: 4955 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1730237878539 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 29 17:37:58 2024 " "Processing ended: Tue Oct 29 17:37:58 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1730237878539 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1730237878539 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1730237878539 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1730237878539 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1730237879877 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730237879878 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 29 17:37:59 2024 " "Processing started: Tue Oct 29 17:37:59 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730237879878 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1730237879878 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off russian_core -c russian_core " "Command: quartus_fit --read_settings_files=off --write_settings_files=off russian_core -c russian_core" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1730237879878 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1730237879933 ""}
{ "Info" "0" "" "Project  = russian_core" {  } {  } 0 0 "Project  = russian_core" 0 0 "Fitter" 0 0 1730237879934 ""}
{ "Info" "0" "" "Revision = russian_core" {  } {  } 0 0 "Revision = russian_core" 0 0 "Fitter" 0 0 1730237879934 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1730237880153 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1730237880153 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "russian_core 5CSEBA6U23I7 " "Selected device 5CSEBA6U23I7 for design \"russian_core\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1730237880173 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1730237880210 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1730237880210 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK clkpll_0002:nesclk\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"clkpll_0002:nesclk\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1730237880292 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1730237880562 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1730237880616 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1730237880777 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1730237880801 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "24 55 " "No exact pin location assignment(s) for 24 pins of 55 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1730237881050 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1730237890228 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clkpll_0002:nesclk\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 29 global CLKCTRL_G8 " "clkpll_0002:nesclk\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 29 fanout uses global clock CLKCTRL_G8" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1730237890518 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1730237890518 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1730237890519 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1730237892781 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1730237892781 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1730237892781 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1730237892781 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1730237892781 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "russian_core.sdc " "Synopsys Design Constraints File file not found: 'russian_core.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1730237892801 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RP2A03:apu\|CDIV:MOD_CDIV\|DIV0 " "Node: RP2A03:apu\|CDIV:MOD_CDIV\|DIV0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register game_ram:cartridge\|altsyncram:altsyncram_component\|altsyncram_dir1:auto_generated\|altsyncram_cth2:altsyncram1\|ram_block3a24~porta_memory_reg RP2A03:apu\|CDIV:MOD_CDIV\|DIV0 " "Register game_ram:cartridge\|altsyncram:altsyncram_component\|altsyncram_dir1:auto_generated\|altsyncram_cth2:altsyncram1\|ram_block3a24~porta_memory_reg is being clocked by RP2A03:apu\|CDIV:MOD_CDIV\|DIV0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1730237892815 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1730237892815 "|russian_core|RP2A03:apu|CDIV:MOD_CDIV|DIV0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "debug_manualclock " "Node: debug_manualclock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register RP2A03:apu\|SPRITE_DMA:MOD_SPRITE_DMA\|SPR_AD\[7\] debug_manualclock " "Register RP2A03:apu\|SPRITE_DMA:MOD_SPRITE_DMA\|SPR_AD\[7\] is being clocked by debug_manualclock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1730237892815 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1730237892815 "|russian_core|debug_manualclock"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk50mhz " "Node: clk50mhz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clock_divider:clkdivider\|out clk50mhz " "Register clock_divider:clkdivider\|out is being clocked by clk50mhz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1730237892816 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1730237892816 "|russian_core|clk50mhz"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1730237892850 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1730237892850 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: nesclk\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: nesclk\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1730237892855 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1730237892855 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1730237892857 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1730237892857 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1730237892857 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1730237892857 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1730237892857 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1730237892981 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1730237892984 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1730237892991 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1730237893003 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1730237893004 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1730237893006 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1730237893371 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1730237893378 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1730237893378 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_CLK " "Node \"HDMI_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730237893710 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_DE " "Node \"HDMI_DE\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_DE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730237893710 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_HS " "Node \"HDMI_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730237893710 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_I2S0 " "Node \"HDMI_I2S0\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_I2S0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730237893710 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_LRCLK " "Node \"HDMI_LRCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_LRCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730237893710 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_MCLK " "Node \"HDMI_MCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_MCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730237893710 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_READY " "Node \"HDMI_READY\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_READY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730237893710 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_RGB\[0\] " "Node \"HDMI_RGB\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_RGB\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730237893710 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_RGB\[10\] " "Node \"HDMI_RGB\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_RGB\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730237893710 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_RGB\[11\] " "Node \"HDMI_RGB\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_RGB\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730237893710 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_RGB\[12\] " "Node \"HDMI_RGB\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_RGB\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730237893710 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_RGB\[13\] " "Node \"HDMI_RGB\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_RGB\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730237893710 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_RGB\[14\] " "Node \"HDMI_RGB\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_RGB\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730237893710 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_RGB\[15\] " "Node \"HDMI_RGB\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_RGB\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730237893710 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_RGB\[16\] " "Node \"HDMI_RGB\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_RGB\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730237893710 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_RGB\[17\] " "Node \"HDMI_RGB\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_RGB\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730237893710 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_RGB\[18\] " "Node \"HDMI_RGB\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_RGB\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730237893710 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_RGB\[19\] " "Node \"HDMI_RGB\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_RGB\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730237893710 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_RGB\[1\] " "Node \"HDMI_RGB\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_RGB\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730237893710 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_RGB\[20\] " "Node \"HDMI_RGB\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_RGB\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730237893710 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_RGB\[21\] " "Node \"HDMI_RGB\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_RGB\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730237893710 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_RGB\[22\] " "Node \"HDMI_RGB\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_RGB\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730237893710 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_RGB\[23\] " "Node \"HDMI_RGB\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_RGB\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730237893710 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_RGB\[2\] " "Node \"HDMI_RGB\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_RGB\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730237893710 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_RGB\[3\] " "Node \"HDMI_RGB\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_RGB\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730237893710 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_RGB\[4\] " "Node \"HDMI_RGB\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_RGB\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730237893710 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_RGB\[5\] " "Node \"HDMI_RGB\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_RGB\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730237893710 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_RGB\[6\] " "Node \"HDMI_RGB\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_RGB\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730237893710 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_RGB\[7\] " "Node \"HDMI_RGB\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_RGB\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730237893710 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_RGB\[8\] " "Node \"HDMI_RGB\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_RGB\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730237893710 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_RGB\[9\] " "Node \"HDMI_RGB\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_RGB\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730237893710 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_SCL " "Node \"HDMI_SCL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730237893710 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_SCLK " "Node \"HDMI_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730237893710 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_SDA " "Node \"HDMI_SDA\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730237893710 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TXINT " "Node \"HDMI_TXINT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TXINT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730237893710 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_VS " "Node \"HDMI_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730237893710 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "clk50 " "Node \"clk50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1730237893710 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1730237893710 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:13 " "Fitter preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1730237893714 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1730237904928 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1730237905870 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:40 " "Fitter placement preparation operations ending: elapsed time is 00:00:40" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1730237945114 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1730237964368 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1730237966669 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1730237966669 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1730237967901 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "10 X0_Y0 X10_Y10 " "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10" {  } { { "loc" "" { Generic "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/" { { 1 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10"} { { 12 { 0 ""} 0 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1730237972164 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1730237972164 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1730237974521 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1730237974521 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1730237974527 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.29 " "Total time spent on timing analysis during the Fitter is 2.29 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1730237976781 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1730237976850 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1730237977561 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1730237977562 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1730237979117 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:07 " "Fitter post-fit operations ending: elapsed time is 00:00:07" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1730237983533 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1730237983803 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/output_files/russian_core.fit.smsg " "Generated suppressed messages file C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/output_files/russian_core.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1730237983999 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 50 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 50 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7037 " "Peak virtual memory: 7037 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1730237985068 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 29 17:39:45 2024 " "Processing ended: Tue Oct 29 17:39:45 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1730237985068 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:46 " "Elapsed time: 00:01:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1730237985068 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:05 " "Total CPU time (on all processors): 00:02:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1730237985068 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1730237985068 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1730237986804 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730237986805 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 29 17:39:46 2024 " "Processing started: Tue Oct 29 17:39:46 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730237986805 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1730237986805 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off russian_core -c russian_core " "Command: quartus_asm --read_settings_files=off --write_settings_files=off russian_core -c russian_core" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1730237986805 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1730237987510 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1730237992745 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4878 " "Peak virtual memory: 4878 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1730237994760 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 29 17:39:54 2024 " "Processing ended: Tue Oct 29 17:39:54 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1730237994760 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1730237994760 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1730237994760 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1730237994760 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1730237995481 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1730237995904 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730237995904 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 29 17:39:55 2024 " "Processing started: Tue Oct 29 17:39:55 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730237995904 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1730237995904 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta russian_core -c russian_core " "Command: quartus_sta russian_core -c russian_core" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1730237995904 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1730237995971 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "clkpll 16 " "Ignored 16 assignments for entity \"clkpll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity clkpll -sip clkpll.sip -library lib_clkpll " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity clkpll -sip clkpll.sip -library lib_clkpll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1730237996324 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 20.1 -entity clkpll -sip clkpll.sip -library lib_clkpll " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 20.1 -entity clkpll -sip clkpll.sip -library lib_clkpll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1730237996324 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity clkpll -sip clkpll.sip -library lib_clkpll " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity clkpll -sip clkpll.sip -library lib_clkpll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1730237996324 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1730237996324 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1730237996410 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1730237996410 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730237996450 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730237996450 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1730237996926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1730237996926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1730237996926 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1730237996926 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1730237996926 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "russian_core.sdc " "Synopsys Design Constraints File file not found: 'russian_core.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1730237996935 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RP2A03:apu\|CDIV:MOD_CDIV\|DIV0 " "Node: RP2A03:apu\|CDIV:MOD_CDIV\|DIV0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register game_ram:cartridge\|altsyncram:altsyncram_component\|altsyncram_dir1:auto_generated\|altsyncram_cth2:altsyncram1\|ram_block3a0~porta_datain_reg9 RP2A03:apu\|CDIV:MOD_CDIV\|DIV0 " "Register game_ram:cartridge\|altsyncram:altsyncram_component\|altsyncram_dir1:auto_generated\|altsyncram_cth2:altsyncram1\|ram_block3a0~porta_datain_reg9 is being clocked by RP2A03:apu\|CDIV:MOD_CDIV\|DIV0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1730237996942 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1730237996942 "|russian_core|RP2A03:apu|CDIV:MOD_CDIV|DIV0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "debug_manualclock " "Node: debug_manualclock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register RP2A03:apu\|SPRITE_DMA:MOD_SPRITE_DMA\|DIR_TOGGLE_FF debug_manualclock " "Register RP2A03:apu\|SPRITE_DMA:MOD_SPRITE_DMA\|DIR_TOGGLE_FF is being clocked by debug_manualclock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1730237996942 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1730237996942 "|russian_core|debug_manualclock"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk50mhz " "Node: clk50mhz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clock_divider:clkdivider\|out clk50mhz " "Register clock_divider:clkdivider\|out is being clocked by clk50mhz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1730237996942 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1730237996942 "|russian_core|clk50mhz"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1730237996946 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1730237996988 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: nesclk\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: nesclk\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1730237996991 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1730237996991 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1730237996993 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 100C Model" 0 0 "Timing Analyzer" 0 0 1730237997001 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 11.637 " "Worst-case setup slack is 11.637" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730237997028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730237997028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.637               0.000 altera_reserved_tck  " "   11.637               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730237997028 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730237997028 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.721 " "Worst-case hold slack is 0.721" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730237997035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730237997035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.721               0.000 altera_reserved_tck  " "    0.721               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730237997035 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730237997035 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 30.104 " "Worst-case recovery slack is 30.104" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730237997038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730237997038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.104               0.000 altera_reserved_tck  " "   30.104               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730237997038 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730237997038 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.057 " "Worst-case removal slack is 1.057" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730237997043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730237997043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.057               0.000 altera_reserved_tck  " "    1.057               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730237997043 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730237997043 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.112 " "Worst-case minimum pulse width slack is 15.112" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730237997045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730237997045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.112               0.000 altera_reserved_tck  " "   15.112               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730237997045 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730237997045 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1730237997072 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1730237997096 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1730237999062 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RP2A03:apu\|CDIV:MOD_CDIV\|DIV0 " "Node: RP2A03:apu\|CDIV:MOD_CDIV\|DIV0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register game_ram:cartridge\|altsyncram:altsyncram_component\|altsyncram_dir1:auto_generated\|altsyncram_cth2:altsyncram1\|ram_block3a0~porta_datain_reg9 RP2A03:apu\|CDIV:MOD_CDIV\|DIV0 " "Register game_ram:cartridge\|altsyncram:altsyncram_component\|altsyncram_dir1:auto_generated\|altsyncram_cth2:altsyncram1\|ram_block3a0~porta_datain_reg9 is being clocked by RP2A03:apu\|CDIV:MOD_CDIV\|DIV0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1730237999223 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1730237999223 "|russian_core|RP2A03:apu|CDIV:MOD_CDIV|DIV0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "debug_manualclock " "Node: debug_manualclock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register RP2A03:apu\|SPRITE_DMA:MOD_SPRITE_DMA\|DIR_TOGGLE_FF debug_manualclock " "Register RP2A03:apu\|SPRITE_DMA:MOD_SPRITE_DMA\|DIR_TOGGLE_FF is being clocked by debug_manualclock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1730237999223 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1730237999223 "|russian_core|debug_manualclock"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk50mhz " "Node: clk50mhz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clock_divider:clkdivider\|out clk50mhz " "Register clock_divider:clkdivider\|out is being clocked by clk50mhz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1730237999223 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1730237999223 "|russian_core|clk50mhz"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1730237999268 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: nesclk\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: nesclk\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1730237999271 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1730237999271 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 11.673 " "Worst-case setup slack is 11.673" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730237999285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730237999285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.673               0.000 altera_reserved_tck  " "   11.673               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730237999285 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730237999285 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.585 " "Worst-case hold slack is 0.585" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730237999292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730237999292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.585               0.000 altera_reserved_tck  " "    0.585               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730237999292 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730237999292 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 30.212 " "Worst-case recovery slack is 30.212" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730237999298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730237999298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.212               0.000 altera_reserved_tck  " "   30.212               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730237999298 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730237999298 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.953 " "Worst-case removal slack is 0.953" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730237999306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730237999306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.953               0.000 altera_reserved_tck  " "    0.953               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730237999306 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730237999306 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.142 " "Worst-case minimum pulse width slack is 15.142" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730237999311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730237999311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.142               0.000 altera_reserved_tck  " "   15.142               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730237999311 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730237999311 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 100C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 100C Model" 0 0 "Timing Analyzer" 0 0 1730237999348 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1730237999571 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1730238000790 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RP2A03:apu\|CDIV:MOD_CDIV\|DIV0 " "Node: RP2A03:apu\|CDIV:MOD_CDIV\|DIV0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register game_ram:cartridge\|altsyncram:altsyncram_component\|altsyncram_dir1:auto_generated\|altsyncram_cth2:altsyncram1\|ram_block3a0~porta_datain_reg9 RP2A03:apu\|CDIV:MOD_CDIV\|DIV0 " "Register game_ram:cartridge\|altsyncram:altsyncram_component\|altsyncram_dir1:auto_generated\|altsyncram_cth2:altsyncram1\|ram_block3a0~porta_datain_reg9 is being clocked by RP2A03:apu\|CDIV:MOD_CDIV\|DIV0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1730238000962 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1730238000962 "|russian_core|RP2A03:apu|CDIV:MOD_CDIV|DIV0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "debug_manualclock " "Node: debug_manualclock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register RP2A03:apu\|SPRITE_DMA:MOD_SPRITE_DMA\|DIR_TOGGLE_FF debug_manualclock " "Register RP2A03:apu\|SPRITE_DMA:MOD_SPRITE_DMA\|DIR_TOGGLE_FF is being clocked by debug_manualclock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1730238000963 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1730238000963 "|russian_core|debug_manualclock"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk50mhz " "Node: clk50mhz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clock_divider:clkdivider\|out clk50mhz " "Register clock_divider:clkdivider\|out is being clocked by clk50mhz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1730238000963 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1730238000963 "|russian_core|clk50mhz"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1730238001009 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: nesclk\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: nesclk\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1730238001012 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1730238001012 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.303 " "Worst-case setup slack is 14.303" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730238001018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730238001018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.303               0.000 altera_reserved_tck  " "   14.303               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730238001018 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730238001018 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.291 " "Worst-case hold slack is 0.291" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730238001023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730238001023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.291               0.000 altera_reserved_tck  " "    0.291               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730238001023 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730238001023 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 31.282 " "Worst-case recovery slack is 31.282" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730238001027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730238001027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.282               0.000 altera_reserved_tck  " "   31.282               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730238001027 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730238001027 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.406 " "Worst-case removal slack is 0.406" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730238001031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730238001031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.406               0.000 altera_reserved_tck  " "    0.406               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730238001031 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730238001031 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 14.920 " "Worst-case minimum pulse width slack is 14.920" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730238001032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730238001032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.920               0.000 altera_reserved_tck  " "   14.920               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730238001032 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730238001032 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1730238001059 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RP2A03:apu\|CDIV:MOD_CDIV\|DIV0 " "Node: RP2A03:apu\|CDIV:MOD_CDIV\|DIV0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register game_ram:cartridge\|altsyncram:altsyncram_component\|altsyncram_dir1:auto_generated\|altsyncram_cth2:altsyncram1\|ram_block3a0~porta_datain_reg9 RP2A03:apu\|CDIV:MOD_CDIV\|DIV0 " "Register game_ram:cartridge\|altsyncram:altsyncram_component\|altsyncram_dir1:auto_generated\|altsyncram_cth2:altsyncram1\|ram_block3a0~porta_datain_reg9 is being clocked by RP2A03:apu\|CDIV:MOD_CDIV\|DIV0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1730238001217 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1730238001217 "|russian_core|RP2A03:apu|CDIV:MOD_CDIV|DIV0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "debug_manualclock " "Node: debug_manualclock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register RP2A03:apu\|SPRITE_DMA:MOD_SPRITE_DMA\|DIR_TOGGLE_FF debug_manualclock " "Register RP2A03:apu\|SPRITE_DMA:MOD_SPRITE_DMA\|DIR_TOGGLE_FF is being clocked by debug_manualclock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1730238001217 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1730238001217 "|russian_core|debug_manualclock"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk50mhz " "Node: clk50mhz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clock_divider:clkdivider\|out clk50mhz " "Register clock_divider:clkdivider\|out is being clocked by clk50mhz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1730238001217 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1730238001217 "|russian_core|clk50mhz"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1730238001263 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: nesclk\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: nesclk\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1730238001265 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1730238001265 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.630 " "Worst-case setup slack is 14.630" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730238001271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730238001271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.630               0.000 altera_reserved_tck  " "   14.630               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730238001271 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730238001271 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.249 " "Worst-case hold slack is 0.249" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730238001277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730238001277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.249               0.000 altera_reserved_tck  " "    0.249               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730238001277 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730238001277 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 31.594 " "Worst-case recovery slack is 31.594" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730238001281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730238001281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.594               0.000 altera_reserved_tck  " "   31.594               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730238001281 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730238001281 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.324 " "Worst-case removal slack is 0.324" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730238001285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730238001285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.324               0.000 altera_reserved_tck  " "    0.324               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730238001285 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730238001285 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 14.989 " "Worst-case minimum pulse width slack is 14.989" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730238001287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730238001287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.989               0.000 altera_reserved_tck  " "   14.989               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730238001287 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730238001287 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1730238002359 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1730238002366 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 26 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5371 " "Peak virtual memory: 5371 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1730238002482 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 29 17:40:02 2024 " "Processing ended: Tue Oct 29 17:40:02 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1730238002482 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1730238002482 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1730238002482 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1730238002482 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1730238003665 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730238003665 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 29 17:40:03 2024 " "Processing started: Tue Oct 29 17:40:03 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730238003665 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1730238003665 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off russian_core -c russian_core " "Command: quartus_eda --read_settings_files=off --write_settings_files=off russian_core -c russian_core" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1730238003665 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1730238004372 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "russian_core.vo C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/simulation/modelsim/ simulation " "Generated file russian_core.vo in folder \"C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1730238005146 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4846 " "Peak virtual memory: 4846 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1730238006082 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 29 17:40:06 2024 " "Processing ended: Tue Oct 29 17:40:06 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1730238006082 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1730238006082 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1730238006082 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1730238006082 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 175 s " "Quartus Prime Full Compilation was successful. 0 errors, 175 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1730238006828 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1730238032067 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730238032067 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 29 17:40:32 2024 " "Processing started: Tue Oct 29 17:40:32 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730238032067 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1730238032067 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp russian_core -c russian_core --netlist_type=sgate " "Command: quartus_npp russian_core -c russian_core --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1730238032067 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1730238032176 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4563 " "Peak virtual memory: 4563 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1730238032297 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 29 17:40:32 2024 " "Processing ended: Tue Oct 29 17:40:32 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1730238032297 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1730238032297 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1730238032297 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1730238032297 ""}
