git clone --depth 1 --no-tags https://github.com/Jagad1sh/DDFS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/640799734
git clone --depth 1 --no-tags https://github.com/endritgjoka/CPU-24-biteshe.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/640060317
git clone --depth 1 --no-tags https://github.com/hitshuangwei/head_insert.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634946580
git clone --depth 1 --no-tags https://github.com/qazihamidullah/Morse_Code_with_FSM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634756088
git clone --depth 1 --no-tags https://github.com/ElvisTang717/Physical-Unclonable-Function.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/640111075
git clone --depth 1 --no-tags https://github.com/shahmir2002/Flappy-Bird---Catch-Your-Breath.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/639827471
git clone --depth 1 --no-tags https://github.com/tcrdl-ozaki/openmpw_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/638134457
git clone --depth 1 --no-tags https://github.com/Batool-AA/Sorting-in-RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/636839363
git clone --depth 1 --no-tags https://github.com/BennyC19/EggTimer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/636778769
git clone --depth 1 --no-tags https://github.com/Junqing54/RV32I_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/636929079
git clone --depth 1 --no-tags https://github.com/Digitales-II/Display.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/641010086
git clone --depth 1 --no-tags https://github.com/rana3141/RTL-basics.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/641136902
git clone --depth 1 --no-tags https://github.com/jchin2/Vedants_Files_PRESENT80_R1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/637961482
git clone --depth 1 --no-tags https://github.com/bushbecky/sequent.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/637988240
git clone --depth 1 --no-tags https://github.com/reyessanchezo/EENG220-Digital_Systems.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/638017960
git clone --depth 1 --no-tags https://github.com/HassanAhmedInnovative/internship_training.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/640999746
git clone --depth 1 --no-tags https://github.com/lisihang1401443109/coen122_proj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/642022841
git clone --depth 1 --no-tags https://github.com/n4tlf/T35SBCctrADR_1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/641587931
git clone --depth 1 --no-tags https://github.com/rlop0555/Binary-Math-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/641602757
git clone --depth 1 --no-tags https://github.com/kryInit/processor-design-contest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/641856830
git clone --depth 1 --no-tags https://github.com/FelixTsubame/NCTU_ComputerOrganization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/635652954
git clone --depth 1 --no-tags https://github.com/rainbow1128/FPGA-Steganography.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/635618357
git clone --depth 1 --no-tags https://github.com/MuhammadYoushay/ComputerArchitectureProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/637148077
git clone --depth 1 --no-tags https://github.com/qviettt/rvmain.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/636995401
git clone --depth 1 --no-tags https://github.com/Tejaswini-2002/Digital_clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/637097767
git clone --depth 1 --no-tags https://github.com/gaoliping1998/mini_mips_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/635380453
git clone --depth 1 --no-tags https://github.com/haniakashif/DLD-Project-Piano-Tiles.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/638171250
git clone --depth 1 --no-tags https://github.com/chenchenplus/shuluoshiyan.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/637756324
git clone --depth 1 --no-tags https://github.com/chirayush11/CSE-BUBBLE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/639416435
git clone --depth 1 --no-tags https://github.com/notcarolinna/T2SD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/636260839
git clone --depth 1 --no-tags https://github.com/MuhammadUsman3506/mako-verilog-python-templating.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/635822567
git clone --depth 1 --no-tags https://github.com/PRAGATI-0102/Binary-to-Gray-Day-037-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/641556333
git clone --depth 1 --no-tags https://github.com/abhilash306/Lab-Workshop-on-FPGA-Architecture-and-Programming-using-Verilog-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/636386258
git clone --depth 1 --no-tags https://github.com/Dhruv146/Traffic-Light-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/637779331
git clone --depth 1 --no-tags https://github.com/csc-fw/xdcfeb3b.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/641084150
git clone --depth 1 --no-tags https://github.com/NouranAbdelaziz/SOFA_bitstream_generation_in_OpenFPFA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/638486291
git clone --depth 1 --no-tags https://github.com/catchyviddy/MBIST-256x4b.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/636891570
git clone --depth 1 --no-tags https://github.com/Paavani99/Pipelined-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/639780002
git clone --depth 1 --no-tags https://github.com/Isse-C/silicon.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/640402368
git clone --depth 1 --no-tags https://github.com/CarlosEngler/SD2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/637897918
git clone --depth 1 --no-tags https://github.com/MostafaEssamAbdelhameed/RSA-Cryptosystem.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/637952859
git clone --depth 1 --no-tags https://github.com/team-gdm/cycle_computer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/639369973
git clone --depth 1 --no-tags https://github.com/laxmigayatri2003/Router_1X3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/639247181
git clone --depth 1 --no-tags https://github.com/lauraggc/Practica3AC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/639260006
git clone --depth 1 --no-tags https://github.com/VanshikaTanwar/caravel_mag_comp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/641789717
git clone --depth 1 --no-tags https://github.com/MotazFaraj/MIPS-based-processor-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/635258461
git clone --depth 1 --no-tags https://github.com/kero-mina/chipionsphase1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/636313179
git clone --depth 1 --no-tags https://github.com/bushraay/CA-RISC-V-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/636485354
git clone --depth 1 --no-tags https://github.com/tadatizu/caravel_user_project00.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/639502261
git clone --depth 1 --no-tags https://github.com/jrchakalo/Calculanometro.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/639523266
git clone --depth 1 --no-tags https://github.com/tonnisjoey23/Practice1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/639570129
git clone --depth 1 --no-tags https://github.com/nandgyf/SW_MCU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/638742450
git clone --depth 1 --no-tags https://github.com/bushbecky/hdl_library.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/637972098
git clone --depth 1 --no-tags https://github.com/huyGH2810/Control_Motor_and_LCD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634818124
git clone --depth 1 --no-tags https://github.com/azure-123/CPU-54-instructions.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634894756
git clone --depth 1 --no-tags https://github.com/jundijiujieke/uvmproject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/635698027
git clone --depth 1 --no-tags https://github.com/iescobar1/research_s23.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/635512472
git clone --depth 1 --no-tags https://github.com/leejunhee3123/comporg_lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/635581483
git clone --depth 1 --no-tags https://github.com/WagginJack/EECS443FinalProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/635824817
git clone --depth 1 --no-tags https://github.com/ik1xpv/WGN240.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/635836390
git clone --depth 1 --no-tags https://github.com/Mohamed-Ayman27/PatternDetector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/635910429
git clone --depth 1 --no-tags https://github.com/bhumitsihag/Dme-crpto.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/635642371
git clone --depth 1 --no-tags https://github.com/abk-87/hardware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/640675195
git clone --depth 1 --no-tags https://github.com/kylem343/LearningExperienceE3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/642114741
git clone --depth 1 --no-tags https://github.com/MohamedKhaledMohamedAli/Simple-Microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/641858193
git clone --depth 1 --no-tags https://github.com/Asma-Mohsin/AI_based_chipdesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/640752022
git clone --depth 1 --no-tags https://github.com/unolabo/efx-trinita-demo-spo2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/641695144
git clone --depth 1 --no-tags https://github.com/2023-Spring-ECE4278/lab8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/640771585
git clone --depth 1 --no-tags https://github.com/ahmedtmgouda/user_proj_mul32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/642020524
git clone --depth 1 --no-tags https://github.com/ahmedashrafalaaser/SPI_SLAVE_DesignProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/641878958
git clone --depth 1 --no-tags https://github.com/Aftab-affu/intern_6w.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/641883439
git clone --depth 1 --no-tags https://github.com/MohamedKhaledMohamedAli/FIFO-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/641874158
git clone --depth 1 --no-tags https://github.com/HadjAhmed2003/DD_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/640805997
git clone --depth 1 --no-tags https://github.com/1mimhe/16bit-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/641510200
git clone --depth 1 --no-tags https://github.com/Maani02/FSM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/636081194
git clone --depth 1 --no-tags https://github.com/fivexxxxx/fpga_crc_8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/635080947
git clone --depth 1 --no-tags https://github.com/ekoyuncal/CSE-433.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/635537947
git clone --depth 1 --no-tags https://github.com/berz20/project_LAE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/636283276
git clone --depth 1 --no-tags https://github.com/mostafarabie5/AES.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/636318989
git clone --depth 1 --no-tags https://github.com/jinyier/PowSim.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/635306447
git clone --depth 1 --no-tags https://github.com/SaiRajat2303/MIPS-Based-Pipelined-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/635270806
git clone --depth 1 --no-tags https://github.com/MohamedAmr23/CAR-GARAGE-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/635277254
git clone --depth 1 --no-tags https://github.com/Crazy-Ting-Yao/2023-Spring-Logic_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/635739644
git clone --depth 1 --no-tags https://github.com/ericriv88/MIPSPiplelinedProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/636456342
git clone --depth 1 --no-tags https://github.com/iEDA-Open-Source-Core-Project/ysyxSOC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/635882047
git clone --depth 1 --no-tags https://github.com/Saneczka1/temp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/635912148
git clone --depth 1 --no-tags https://github.com/AaronC81/stack-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/637217221
git clone --depth 1 --no-tags https://github.com/GabCarvaS/MI-Circuitos-Digitais.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/637100892
git clone --depth 1 --no-tags https://github.com/jungihong10/verilog_logic_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/639781676
git clone --depth 1 --no-tags https://github.com/dduuukk/EECE3324_Summer_2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/639538298
git clone --depth 1 --no-tags https://github.com/SamiraHajizadeh/DigitalSystems.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/639598776
git clone --depth 1 --no-tags https://github.com/tobiassc95/RISC-CPU-Implemented-On-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/638726797
