DOORBELL_SELFRING_GPA_APER_MODE	,	V_29
dummy_page	,	V_41
virt	,	V_101
mmBIOS_SCRATCH_0	,	V_9
def	,	V_47
smnPCIE_CNTL2	,	V_59
BIF_BX_PF0_GPU_HDP_FLUSH_DONE__CP3_MASK	,	V_77
mmBIF_BX_PF0_DOORBELL_SELFRING_GPA_APER_BASE_LOW	,	V_31
mmPCIE_INDEX	,	V_96
upper_32_bits	,	F_19
BIF_BX_PF0_GPU_HDP_FLUSH_DONE__CP4_MASK	,	V_79
mmBIF_BX_PF0_DOORBELL_SELFRING_GPA_APER_BASE_HIGH	,	V_34
tmp	,	V_3
enable	,	V_11
doorbell	,	V_32
nbio_v6_1_get_rev_id	,	F_1
mmINTERRUPT_CNTL2	,	V_40
BIF_BX_PF0_GPU_HDP_FLUSH_DONE__SDMA0_MASK	,	V_91
val	,	V_10
BIF_SDMA0_DOORBELL_RANGE	,	V_22
nbio_v6_1_update_medium_grain_light_sleep	,	F_25
nbio_v6_1_get_clockgating_state	,	F_26
SIZE	,	V_24
mmBIF_BX_PF0_GPU_HDP_FLUSH_REQ	,	V_67
RREG32_PCIE	,	F_23
doorbell_range	,	V_20
nbio_sdma_doorbell_range_reg	,	V_21
nbio_v6_1_hdp_flush_reg	,	V_65
nbio_v6_1_detect_hw_virt	,	F_29
mmRCC_DEV0_EPF0_STRAP0	,	V_5
ih_doorbell_range	,	V_36
adev	,	V_2
PCIE_CNTL2__REPLAY_MEM_LS_EN_MASK	,	V_63
CPM_CONTROL__TXCLK_LCNT_GATE_ENABLE_MASK	,	V_55
BIF_IH_DOORBELL_RANGE	,	V_38
mmINTERRUPT_CNTL	,	V_43
flags	,	V_64
mmPCIE_DATA	,	V_98
BIF_BX_PF0_GPU_HDP_FLUSH_DONE__CP6_MASK	,	V_83
cg_flags	,	V_50
BIF_BX_PF0_GPU_HDP_FLUSH_DONE__CP1_MASK	,	V_73
RREG32	,	F_12
BIF_BX_PF0_GPU_HDP_FLUSH_DONE__CP7_MASK	,	V_85
nbio_v6_1_enable_doorbell_selfring_aperture	,	F_17
interrupt_cntl	,	V_39
CPM_CONTROL__LCLK_DYN_GATE_ENABLE_MASK	,	V_52
BIF_BX_PF0_GPU_HDP_FLUSH_DONE__CP0_MASK	,	V_71
RREG32_SOC15	,	F_2
OFFSET	,	V_23
BIF_DOORBELL_APER_EN	,	V_26
CPM_CONTROL__REFCLK_REGS_GATE_ENABLE_MASK	,	V_58
doorbell_index	,	V_19
WREG32_PCIE	,	F_24
AMDGPU_SRIOV_CAPS_ENABLE_IOV	,	V_104
uint32_t	,	T_2
INTERRUPT_CNTL	,	V_44
nbio_v6_1_get_memsize	,	F_10
PCIE_CNTL2__MST_MEM_LS_EN_MASK	,	V_62
CPM_CONTROL__TXCLK_PERM_GATE_ENABLE_MASK	,	V_54
AMDGPU_SRIOV_CAPS_IS_VF	,	V_103
nbio_v6_1_get_atombios_scratch_regs	,	F_3
hdp_flush_req_offset	,	V_66
instance	,	V_17
data	,	V_48
mmBIF_FB_EN	,	V_12
BIF_BX_PF0_GPU_HDP_FLUSH_DONE__CP9_MASK	,	V_89
nbio_v6_1_update_medium_grain_clock_gating	,	F_22
nbio_v6_1_hdp_flush	,	F_9
lower_32_bits	,	F_18
mmRCC_PF_0_0_RCC_IOV_FUNC_IDENTIFIER	,	V_100
u32	,	T_1
reg	,	V_99
nbio_v6_1_init	,	F_27
use_doorbell	,	V_18
AMD_CG_SUPPORT_BIF_LS	,	V_60
smnCPM_CONTROL	,	V_49
nbio_v6_1_ih_doorbell_range	,	F_20
DOORBELL_SELFRING_GPA_APER_EN	,	V_28
REG_SET_FIELD	,	F_13
WREG32_SOC15	,	F_8
DOORBELL_SELFRING_GPA_APER_SIZE	,	V_30
IH_REQ_NONSNOOP_EN	,	V_46
index_offset	,	V_95
nbio_v6_1_pcie_index_data	,	V_94
AMDGPU_PASSTHROUGH_MODE	,	V_105
WREG32_FIELD15	,	F_16
ref_and_mask_cp3	,	V_76
ref_and_mask_cp2	,	V_74
ref_and_mask_cp1	,	V_72
ref_and_mask_cp0	,	V_70
IH_DUMMY_RD_OVERRIDE	,	V_45
BIF_FB_EN__FB_WRITE_EN_MASK	,	V_14
ref_and_mask_cp9	,	V_88
ref_and_mask_cp8	,	V_86
idx	,	V_8
ref_and_mask_cp7	,	V_84
ref_and_mask_cp6	,	V_82
ref_and_mask_cp5	,	V_80
nbio_v6_1_enable_doorbell_aperture	,	F_15
CPM_CONTROL__TXCLK_REGS_GATE_ENABLE_MASK	,	V_56
ref_and_mask_cp4	,	V_78
CPM_CONTROL__TXCLK_DYN_GATE_ENABLE_MASK	,	V_53
RCC_PF_0_0_RCC_DOORBELL_APER_EN	,	V_25
WREG32	,	F_14
mmBIF_BX_PF0_DOORBELL_SELFRING_GPA_APER_CNTL	,	V_35
mmBIF_BX_PF0_HDP_MEM_COHERENCY_FLUSH_CNTL	,	V_15
BIF_FB_EN__FB_READ_EN_MASK	,	V_13
RREG32_SOC15_OFFSET	,	F_4
nbio_v6_1_set_atombios_scratch_regs	,	F_5
nbio_v6_1_sdma_doorbell_range	,	F_11
hdp_flush_done_offset	,	V_68
caps	,	V_102
is_virtual_machine	,	F_30
mmBIF_IH_DOORBELL_RANGE	,	V_37
RCC_DEV0_EPF0_STRAP0__STRAP_ATI_REV_ID_DEV0_F0_MASK	,	V_6
PCIE_CNTL2__SLV_MEM_LS_EN_MASK	,	V_61
RCC_DEV0_EPF0_STRAP0__STRAP_ATI_REV_ID_DEV0_F0__SHIFT	,	V_7
WREG32_SOC15_OFFSET	,	F_6
AMD_CG_SUPPORT_BIF_MGCG	,	V_51
addr	,	V_42
SOC15_REG_OFFSET	,	F_28
amdgpu_device	,	V_1
BIF_BX_PF0_GPU_HDP_FLUSH_DONE__SDMA1_MASK	,	V_93
mmRCC_PF_0_0_RCC_CONFIG_MEMSIZE	,	V_16
data_offset	,	V_97
mmBIF_BX_PF0_GPU_HDP_FLUSH_DONE	,	V_69
BIF_BX_PF0_DOORBELL_SELFRING_GPA_APER_CNTL	,	V_27
nbio_v6_1_mc_access_enable	,	F_7
ref_and_mask_sdma0	,	V_90
BIF_BX_PF0_GPU_HDP_FLUSH_DONE__CP8_MASK	,	V_87
ref_and_mask_sdma1	,	V_92
nbio_v6_1_ih_control	,	F_21
BIF_BX_PF0_GPU_HDP_FLUSH_DONE__CP2_MASK	,	V_75
CPM_CONTROL__TXCLK_PRBS_GATE_ENABLE_MASK	,	V_57
BIF_BX_PF0_GPU_HDP_FLUSH_DONE__CP5_MASK	,	V_81
NBIO	,	V_4
base	,	V_33
