10003_ModelSim-IntelFPGA_Demultiplexers_1to8DeMux_dataflow_modelling.v
10007_ModelSim-IntelFPGA_FullAdder_dataflow_modelling.v
10011_ModelSim-IntelFPGA_FullSubtractor_dataflow_modelling.v
10015_ModelSim-IntelFPGA_HalfAdder_dataflow_modelling.v
10019_ModelSim-IntelFPGA_HalfSubtractor_dataflow_modelling.v
10023_ModelSim-IntelFPGA_Multiplexers_2to1Mux_dataflow_modelling.v
10027_ModelSim-IntelFPGA_Multiplexers_4to1Mux_dataflow_modelling.v
10031_ModelSim-IntelFPGA_Multiplexers_8to1Mux_dataflow_modelling.v
10035_ModelSim-IntelFPGA_VerificationofBooleanExpression_dataflow_modelling.v
10094_Multi-channel-video-splicing_RTL_rtl_3_coor_trans_forward.v
10095_Multi-channel-video-splicing_RTL_rtl_3_coor_trans_reverse.v
10118_Multiplication-and-Accumulation-Unit-MAC-_adder_12bit.v
10119_Multiplication-and-Accumulation-Unit-MAC-_adder_16bit.v
10120_Multiplication-and-Accumulation-Unit-MAC-_adder_24bit.v
10121_Multiplication-and-Accumulation-Unit-MAC-_adder_32bit.v
10122_Multiplication-and-Accumulation-Unit-MAC-_adder_48bit.v
10123_Multiplication-and-Accumulation-Unit-MAC-_adder_4bit.v
10124_Multiplication-and-Accumulation-Unit-MAC-_adder_6bit.v
10125_Multiplication-and-Accumulation-Unit-MAC-_adder_8bit.v
10129_N-GO_cores_AmstradCPC_common_az80_address_mux.v
10132_N-GO_cores_AmstradCPC_common_az80_alu_bit_select.v
10136_N-GO_cores_AmstradCPC_common_az80_alu_mux_2.v
10137_N-GO_cores_AmstradCPC_common_az80_alu_mux_2z.v
10138_N-GO_cores_AmstradCPC_common_az80_alu_mux_3z.v
10139_N-GO_cores_AmstradCPC_common_az80_alu_mux_4.v
1013_Anvelina_PROIII_PLL_30MHz_bb.v
10140_N-GO_cores_AmstradCPC_common_az80_alu_mux_8.v
10141_N-GO_cores_AmstradCPC_common_az80_alu_prep_daa.v
10142_N-GO_cores_AmstradCPC_common_az80_alu_select.v
10144_N-GO_cores_AmstradCPC_common_az80_alu_slice.v
10146_N-GO_cores_AmstradCPC_common_az80_bus_switch.v
10148_N-GO_cores_AmstradCPC_common_az80_control_pins_n.v
10154_N-GO_cores_AmstradCPC_common_az80_inc_dec_2bit.v
10158_N-GO_cores_AmstradCPC_common_az80_pin_control.v
10159_N-GO_cores_AmstradCPC_common_az80_pla_decode.v
10213_N-GO_cores_ZX-UNO_common_disk_drive.v
10253_NPU_on_FPGA_projects_aFPGA_01_altera_ip_alt_pll_ip_core_alt_pll_ip_core_bb.v
10255_NPU_on_FPGA_projects_aFPGA_01_altera_ip_cordic_factor_Kn_rom_ip_cordic_factor_Kn_rom_ip_bb.v
10257_NPU_on_FPGA_projects_aFPGA_01_altera_ip_cordic_factor_exp_rom_ip_cordic_factor_exp_rom_ip_bb.v
10259_NPU_on_FPGA_projects_aFPGA_01_altera_ip_cordic_int_part_exp_rom_ip_cordic_int_part_exp_rom_ip_bb.v
10261_NPU_on_FPGA_projects_aFPGA_01_altera_ip_npu_inst_ram_bak_npu_inst_ram_bak_bb.v
10263_NPU_on_FPGA_projects_aFPGA_01_altera_ip_npu_inst_ram_npu_inst_ram_bb.v
10265_NPU_on_FPGA_projects_aFPGA_01_altera_ip_npu_paras_rom_npu_paras_rom_bb.v
10299_NandFlashController_lib_axis_rtl_ll_axis_bridge.v
10300_NandFlashController_lib_axis_rtl_priority_encoder.v
10343_NandFlashController_lib_verilog-axi_rtl_priority_encoder.v
10352_NandFlashController_rtl_NFC_Atom_Idle.v
10355_NandFlashController_rtl_NFC_Command_Idle.v
10431_NeoGeoFPGA-sim_IO_neo_e0.v
10501_NeoGeo_MiSTer_rtl_io_neo_e0.v
10503_NeoGeo_MiSTer_rtl_io_neo_g0.v
10538_NeoGeo_MiSTer_rtl_jt12_hdl_deprecated_jt12_mod24.v
10634_Neogeo_MiSTer_old_build_id.v
10636_Neogeo_MiSTer_old_cd_cache_bb.v
10662_Neogeo_MiSTer_old_gap_hack.v
10670_Neogeo_MiSTer_old_io_neo_e0.v
10672_Neogeo_MiSTer_old_io_neo_g0.v
10681_Neogeo_MiSTer_old_mem_b1_ram_bb.v
10684_Neogeo_MiSTer_old_mem_backup_ram_bb.v
10686_Neogeo_MiSTer_old_mem_fast_vram_bb.v
10688_Neogeo_MiSTer_old_mem_lo_rom_bb.v
10690_Neogeo_MiSTer_old_mem_m68k_ram_bb.v
10693_Neogeo_MiSTer_old_mem_memcard_ram_bb.v
10695_Neogeo_MiSTer_old_mem_pal_ram_bb.v
10697_Neogeo_MiSTer_old_mem_slow_vram_bb.v
10699_Neogeo_MiSTer_old_mem_z80_ram_bb.v
10701_Neogeo_MiSTer_old_mem_z80_rom_bb.v
10705_Neogeo_MiSTer_old_sys_ip_avalon_combiner.v
10745_Notes_IC与FPGA_Xilinx系FPGA_硬件算法_MatrixMultiply_multip_adder.v
10751_Notes_IC与FPGA_Xilinx系FPGA_硬件算法_PID_setting.v
10754_Nuked-MD-FPGA_icarus_memstubs.v
10805_OpenABC_bench_rtl_src_ac97_ctrl_ac97_defines.v
10812_OpenABC_bench_rtl_src_aes_timescale.v
10836_OpenABC_bench_rtl_src_ethernet_eth_defines.v
10837_OpenABC_bench_rtl_src_ethernet_timescale.v
10843_OpenABC_bench_rtl_src_i2c_i2c_master_defines.v
10844_OpenABC_bench_rtl_src_i2c_timescale.v
10860_OpenABC_bench_rtl_src_mem_ctrl_mc_defines.v
10861_OpenABC_bench_rtl_src_pci_bus_commands.v
10886_OpenABC_bench_rtl_src_pci_pci_user_constants.v
10888_OpenABC_bench_rtl_src_pci_timescale.v
10891_OpenABC_bench_rtl_src_sasc_timescale.v
10897_OpenABC_bench_rtl_src_spi_spi_defines.v
10898_OpenABC_bench_rtl_src_spi_timescale.v
10899_OpenABC_bench_rtl_src_ss_pcm_timescale.v
10907_OpenABC_bench_rtl_src_usb_phy_timescale.v
10908_OpenABC_bench_rtl_src_vga_lcd_timescale.v
10911_OpenABC_bench_rtl_src_vga_lcd_vga_defines.v
10916_OpenABC_bench_rtl_src_wb_conmax_wb_conmax_defines.v
10917_OpenABC_bench_rtl_src_wb_dma_wb_dma_defines.v
10959_OpenABC_leaf_level_verilog_asap7_ibex_prim_secded_72_64_enc.v
1096_Arcade-TMNT_MiSTer_rtl_cells_a2n.v
10971_OpenABC_leaf_level_verilog_asap7_riscv32i_ROM.v
10972_OpenABC_leaf_level_verilog_asap7_riscv32i_adder.v
10975_OpenABC_leaf_level_verilog_asap7_riscv32i_magcompare2b.v
10976_OpenABC_leaf_level_verilog_asap7_riscv32i_magcompare2c.v
1097_Arcade-TMNT_MiSTer_rtl_cells_a4h.v
10983_OpenABC_leaf_level_verilog_gf12_ariane133_alu.v
10984_OpenABC_leaf_level_verilog_gf12_ariane133_amo_alu.v
10994_OpenABC_leaf_level_verilog_gf12_ariane133_compressed_decoder.v
10998_OpenABC_leaf_level_verilog_gf12_ariane133_decoder.v
11008_OpenABC_leaf_level_verilog_gf12_ariane133_lzc_00000003.v
11009_OpenABC_leaf_level_verilog_gf12_ariane133_lzc_00000004.v
11010_OpenABC_leaf_level_verilog_gf12_ariane133_lzc_WIDTH64_MODE1.v
11020_OpenABC_leaf_level_verilog_gf12_ariane133_stream_demux_N_OUP3.v
11021_OpenABC_leaf_level_verilog_gf12_ariane133_stream_mux_N_INP3.v
11024_OpenABC_leaf_level_verilog_gf12_ariane_alu.v
11025_OpenABC_leaf_level_verilog_gf12_ariane_amo_alu.v
11035_OpenABC_leaf_level_verilog_gf12_ariane_compressed_decoder.v
11039_OpenABC_leaf_level_verilog_gf12_ariane_decoder.v
11049_OpenABC_leaf_level_verilog_gf12_ariane_lzc_00000003.v
11050_OpenABC_leaf_level_verilog_gf12_ariane_lzc_00000004.v
11051_OpenABC_leaf_level_verilog_gf12_ariane_lzc_WIDTH64_MODE1.v
11061_OpenABC_leaf_level_verilog_gf12_ariane_stream_demux_N_OUP3.v
11062_OpenABC_leaf_level_verilog_gf12_ariane_stream_mux_N_INP3.v
11067_OpenABC_leaf_level_verilog_gf12_bp_quad_bp_be_detector_05.v
11068_OpenABC_leaf_level_verilog_gf12_bp_quad_bp_be_instr_decoder.v
11069_OpenABC_leaf_level_verilog_gf12_bp_quad_bp_be_int_alu.v
11072_OpenABC_leaf_level_verilog_gf12_bp_quad_bp_cce_alu_width_p48.v
11073_OpenABC_leaf_level_verilog_gf12_bp_quad_bp_cce_dir_lru_extract_tag_sets_per_row_p2_row_width_p496_num_lce_p8_lce_assoc_p8_rows_per_set_p4_tag_width_p28.v
11074_OpenABC_leaf_level_verilog_gf12_bp_quad_bp_cce_inst_decode_inst_width_p48_inst_addr_width_p8.v
11083_OpenABC_leaf_level_verilog_gf12_bp_quad_bp_me_cord_to_id_05.v
11084_OpenABC_leaf_level_verilog_gf12_bp_quad_bp_me_lce_id_to_cord_05.v
11087_OpenABC_leaf_level_verilog_gf12_bp_quad_bp_pma_05.v
11088_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_array_concentrate_static_09_128.v
11089_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_array_concentrate_static_11_128.v
11090_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_array_concentrate_static_1b_128.v
11091_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_array_concentrate_static_1d_128.v
11094_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_array_concentrate_static_5_62.v
11096_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_buf_width_p1.v
11097_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_cache_decode.v
11099_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_chip_swizzle_adapter.v
11106_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_concentrate_static_05.v
11107_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_concentrate_static_09.v
11109_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_concentrate_static_11.v
11110_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_concentrate_static_17.v
11111_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_concentrate_static_1b.v
11112_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_concentrate_static_1d.v
11115_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_concentrate_static_5.v
11135_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_decode_num_out_p10.v
11136_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_decode_num_out_p2.v
11137_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_decode_num_out_p3.v
11138_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_decode_num_out_p4.v
11139_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_decode_num_out_p5.v
11140_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_decode_num_out_p8.v
11194_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_encode_one_hot_width_p1.v
11195_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_expand_bitmask_in_width_p2_expand_p4.v
11196_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_expand_bitmask_in_width_p4_expand_p2.v
11198_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_expand_bitmask_in_width_p8_expand_p8.v
1119_Arcade-TMNT_MiSTer_rtl_cells_t2d.v
11207_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_lru_pseudo_tree_decode_ways_p8.v
1120_Arcade-TMNT_MiSTer_rtl_cells_t34.v
1121_Arcade-TMNT_MiSTer_rtl_cells_t5a.v
1122_Arcade-TMNT_MiSTer_rtl_cells_u24.v
11236_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_mesh_stitch_width_p130_x_max_p2_y_max_p1.v
11237_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_mesh_stitch_width_p130_x_max_p2_y_max_p2.v
11238_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_mesh_stitch_width_p64_x_max_p2_y_max_p1.v
11239_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_mesh_stitch_width_p64_x_max_p2_y_max_p2.v
11250_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_mux_one_hot_width_p41_els_p1.v
11254_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_mux_segmented_segments_p5_segment_width_p64.v
11255_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_mux_segmented_segments_p8_segment_width_p8.v
11256_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_mux_width_p128_els_p2.v
11257_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_mux_width_p128_els_p5.v
11258_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_mux_width_p16_els_p4.v
11259_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_mux_width_p1_els_p2.v
11260_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_mux_width_p1_els_p4.v
11261_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_mux_width_p1_els_p4_harden_p1_balanced_p1.v
11262_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_mux_width_p32_els_p2.v
11263_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_mux_width_p39_els_p2.v
11264_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_mux_width_p512_els_p2.v
11265_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_mux_width_p62_els_p10.v
11266_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_mux_width_p64_els_p2.v
11267_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_mux_width_p64_els_p4.v
11268_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_mux_width_p64_els_p8.v
11269_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_mux_width_p8_els_p4.v
11270_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_mux_width_p8_els_p8.v
11272_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_nand_width_p5_harden_p1.v
11273_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_nor3_width_p4_harden_p1.v
11276_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_reduce_width_p5_and_p1_harden_p1.v
11282_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_round_robin_arb_inputs_p1.v
11286_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_scan_width_p16_or_p1_lo_to_hi_p1.v
11287_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_scan_width_p3_or_p1_lo_to_hi_p1.v
11288_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_scan_width_p5_or_p1_lo_to_hi_p1.v
11289_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_scan_width_p8_or_p1_lo_to_hi_p1.v
11291_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_swap_width_p128.v
11292_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_swap_width_p256.v
11293_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_swap_width_p64.v
11298_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_unconcentrate_static_05.v
11299_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_unconcentrate_static_09.v
11302_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_unconcentrate_static_17.v
11303_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_unconcentrate_static_1b.v
11304_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_unconcentrate_static_1d.v
11307_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_unconcentrate_static_5.v
11309_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_wormhole_router_decoder_dor_1_2_1.v
11310_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_wormhole_router_decoder_dor_2_2_1.v
11311_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_xnor_width_p5_harden_p1.v
11314_OpenABC_leaf_level_verilog_gf12_coyote_Arbiter_0.v
11315_OpenABC_leaf_level_verilog_gf12_coyote_Arbiter_1.v
11316_OpenABC_leaf_level_verilog_gf12_coyote_Arbiter_10.v
11318_OpenABC_leaf_level_verilog_gf12_coyote_Arbiter_2.v
11319_OpenABC_leaf_level_verilog_gf12_coyote_Arbiter_3.v
11320_OpenABC_leaf_level_verilog_gf12_coyote_Arbiter_4.v
11321_OpenABC_leaf_level_verilog_gf12_coyote_Arbiter_5.v
11322_OpenABC_leaf_level_verilog_gf12_coyote_Arbiter_6.v
11323_OpenABC_leaf_level_verilog_gf12_coyote_Arbiter_7.v
11324_OpenABC_leaf_level_verilog_gf12_coyote_Arbiter_8.v
11325_OpenABC_leaf_level_verilog_gf12_coyote_Arbiter_9.v
11341_OpenABC_leaf_level_verilog_gf12_coyote_FPUDecoder.v
1134_Arcade-TMNT_MiSTer_rtl_memory_ram_k051937_color_bb.v
1136_Arcade-TMNT_MiSTer_rtl_memory_ram_k051937_shadow_bb.v
1138_Arcade-TMNT_MiSTer_rtl_memory_ram_k051960_bb.v
1140_Arcade-TMNT_MiSTer_rtl_memory_ram_main_bb.v
11419_OpenABC_leaf_level_verilog_gf12_coyote_bsg_decode_num_out_p3.v
1142_Arcade-TMNT_MiSTer_rtl_memory_ram_pal_bb.v
1144_Arcade-TMNT_MiSTer_rtl_memory_ram_sprites_bb.v
11452_OpenABC_leaf_level_verilog_gf12_ibex_prim_secded_72_64_enc.v
11458_OpenABC_leaf_level_verilog_gf12_tinyRocket_ALU.v
11459_OpenABC_leaf_level_verilog_gf12_tinyRocket_AMOALU.v
11460_OpenABC_leaf_level_verilog_gf12_tinyRocket_BreakpointUnit.v
11461_OpenABC_leaf_level_verilog_gf12_tinyRocket_DCacheModuleanon2.v
11462_OpenABC_leaf_level_verilog_gf12_tinyRocket_DCacheModuleanon3.v
11463_OpenABC_leaf_level_verilog_gf12_tinyRocket_IntSyncCrossingSink_1.v
11464_OpenABC_leaf_level_verilog_gf12_tinyRocket_IntSyncCrossingSink_2.v
11465_OpenABC_leaf_level_verilog_gf12_tinyRocket_IntXbar_4.v
11466_OpenABC_leaf_level_verilog_gf12_tinyRocket_PMPChecker.v
11467_OpenABC_leaf_level_verilog_gf12_tinyRocket_PTW.v
11468_OpenABC_leaf_level_verilog_gf12_tinyRocket_RVCExpander.v
11469_OpenABC_leaf_level_verilog_gf12_tinyRocket_TLXbar_9.v
1146_Arcade-TMNT_MiSTer_rtl_memory_ram_tiles_bb.v
11489_OpenABC_leaf_level_verilog_gf180_ibex_prim_secded_72_64_enc.v
1148_Arcade-TMNT_MiSTer_rtl_memory_ram_z80_bb.v
11495_OpenABC_leaf_level_verilog_gf180_riscv32i_adder.v
11498_OpenABC_leaf_level_verilog_gf180_riscv32i_magcompare2b.v
11499_OpenABC_leaf_level_verilog_gf180_riscv32i_magcompare2c.v
1150_Arcade-TMNT_MiSTer_rtl_memory_rom_dec_bb.v
1152_Arcade-TMNT_MiSTer_rtl_memory_rom_k007232_bb.v
11541_OpenABC_leaf_level_verilog_intel22_ibex_prim_secded_72_64_enc.v
11549_OpenABC_leaf_level_verilog_nangate45_ariane133_alu.v
1154_Arcade-TMNT_MiSTer_rtl_memory_rom_main_bb.v
11550_OpenABC_leaf_level_verilog_nangate45_ariane133_amo_alu.v
11560_OpenABC_leaf_level_verilog_nangate45_ariane133_compressed_decoder.v
11564_OpenABC_leaf_level_verilog_nangate45_ariane133_decoder.v
1156_Arcade-TMNT_MiSTer_rtl_memory_rom_prio_bb.v
11574_OpenABC_leaf_level_verilog_nangate45_ariane133_lzc_00000003.v
11575_OpenABC_leaf_level_verilog_nangate45_ariane133_lzc_00000004.v
11576_OpenABC_leaf_level_verilog_nangate45_ariane133_lzc_WIDTH64_MODE1.v
11586_OpenABC_leaf_level_verilog_nangate45_ariane133_stream_demux_N_OUP3.v
11587_OpenABC_leaf_level_verilog_nangate45_ariane133_stream_mux_N_INP3.v
1158_Arcade-TMNT_MiSTer_rtl_memory_rom_sprites_bb.v
11590_OpenABC_leaf_level_verilog_nangate45_ariane136_alu.v
11591_OpenABC_leaf_level_verilog_nangate45_ariane136_amo_alu.v
11601_OpenABC_leaf_level_verilog_nangate45_ariane136_compressed_decoder.v
11605_OpenABC_leaf_level_verilog_nangate45_ariane136_decoder.v
1160_Arcade-TMNT_MiSTer_rtl_memory_rom_theme_bb.v
11615_OpenABC_leaf_level_verilog_nangate45_ariane136_lzc_00000003.v
11616_OpenABC_leaf_level_verilog_nangate45_ariane136_lzc_00000004.v
11617_OpenABC_leaf_level_verilog_nangate45_ariane136_lzc_WIDTH64_MODE1.v
11627_OpenABC_leaf_level_verilog_nangate45_ariane136_stream_demux_N_OUP3.v
11628_OpenABC_leaf_level_verilog_nangate45_ariane136_stream_mux_N_INP3.v
1162_Arcade-TMNT_MiSTer_rtl_memory_rom_tiles_bb.v
11632_OpenABC_leaf_level_verilog_nangate45_black_parrot_bp_be_dcache_lce_data_cmd_num_cce_p1_num_lce_p2_data_width_p64_paddr_width_p22_lce_data_width_p512_ways_p8_sets_p64.v
11634_OpenABC_leaf_level_verilog_nangate45_black_parrot_bp_be_dcache_lce_tr_num_lce_p2_num_cce_p1_data_width_p64_paddr_width_p22_lce_data_width_p512_ways_p8_sets_p64.v
11635_OpenABC_leaf_level_verilog_nangate45_black_parrot_bp_be_dcache_lru_decode_ways_p8.v
11636_OpenABC_leaf_level_verilog_nangate45_black_parrot_bp_be_dcache_lru_encode_ways_p8.v
11638_OpenABC_leaf_level_verilog_nangate45_black_parrot_bp_be_detector_vaddr_width_p56_paddr_width_p22_asid_width_p10_branch_metadata_fwd_width_p36.v
11639_OpenABC_leaf_level_verilog_nangate45_black_parrot_bp_be_instr_decoder.v
11640_OpenABC_leaf_level_verilog_nangate45_black_parrot_bp_be_int_alu.v
11642_OpenABC_leaf_level_verilog_nangate45_black_parrot_bp_be_pipe_mem_vaddr_width_p56_lce_sets_p64_cce_block_size_in_bytes_p64.v
11644_OpenABC_leaf_level_verilog_nangate45_black_parrot_bp_cce_alu_width_p16.v
11645_OpenABC_leaf_level_verilog_nangate45_black_parrot_bp_cce_inst_decode_inst_width_p95_inst_addr_width_p8.v
11646_OpenABC_leaf_level_verilog_nangate45_black_parrot_bp_cce_inst_rom_width_p95_addr_width_p8.v
1164_Arcade-TMNT_MiSTer_rtl_memory_rom_uPD7759C_bb.v
11650_OpenABC_leaf_level_verilog_nangate45_black_parrot_bp_fe_lce_data_cmd_data_width_p64_lce_addr_width_p22_lce_data_width_p512_num_cce_p1_num_lce_p2_lce_sets_p64_ways_p8_block_size_in_bytes_p8.v
11652_OpenABC_leaf_level_verilog_nangate45_black_parrot_bp_fe_lce_tr_resp_in_data_width_p64_lce_data_width_p512_lce_addr_width_p22_lce_sets_p64_ways_p8_num_cce_p1_num_lce_p2_block_size_in_bytes_p8.v
11656_OpenABC_leaf_level_verilog_nangate45_black_parrot_bsg_decode_num_out_p2.v
11657_OpenABC_leaf_level_verilog_nangate45_black_parrot_bsg_decode_num_out_p8.v
11667_OpenABC_leaf_level_verilog_nangate45_black_parrot_bsg_encode_one_hot_width_p1.v
1166_Arcade-TMNT_MiSTer_rtl_memory_rom_z80_bb.v
11705_OpenABC_leaf_level_verilog_nangate45_black_parrot_bsg_mux_segmented_segments_p5_segment_width_p128.v
11706_OpenABC_leaf_level_verilog_nangate45_black_parrot_bsg_mux_segmented_segments_p8_segment_width_p8.v
11707_OpenABC_leaf_level_verilog_nangate45_black_parrot_bsg_mux_width_p16_els_p4.v
11708_OpenABC_leaf_level_verilog_nangate45_black_parrot_bsg_mux_width_p32_els_p2.v
11709_OpenABC_leaf_level_verilog_nangate45_black_parrot_bsg_mux_width_p64_els_p2.v
11710_OpenABC_leaf_level_verilog_nangate45_black_parrot_bsg_mux_width_p64_els_p8.v
11711_OpenABC_leaf_level_verilog_nangate45_black_parrot_bsg_mux_width_p8_els_p8.v
11715_OpenABC_leaf_level_verilog_nangate45_black_parrot_bsg_scan_width_p5_or_p1_lo_to_hi_p1.v
11716_OpenABC_leaf_level_verilog_nangate45_black_parrot_bsg_scan_width_p8_or_p1_lo_to_hi_p1.v
11720_OpenABC_leaf_level_verilog_nangate45_bp_be_top_bp_be_dcache_lce_data_cmd_num_cce_p1_num_lce_p2_data_width_p64_paddr_width_p22_lce_data_width_p512_ways_p8_sets_p64.v
11722_OpenABC_leaf_level_verilog_nangate45_bp_be_top_bp_be_dcache_lce_tr_num_lce_p2_num_cce_p1_data_width_p64_paddr_width_p22_lce_data_width_p512_ways_p8_sets_p64.v
11723_OpenABC_leaf_level_verilog_nangate45_bp_be_top_bp_be_dcache_lru_decode_ways_p8.v
11724_OpenABC_leaf_level_verilog_nangate45_bp_be_top_bp_be_dcache_lru_encode_ways_p8.v
11726_OpenABC_leaf_level_verilog_nangate45_bp_be_top_bp_be_detector_vaddr_width_p56_paddr_width_p22_asid_width_p10_branch_metadata_fwd_width_p36.v
11727_OpenABC_leaf_level_verilog_nangate45_bp_be_top_bp_be_instr_decoder.v
11728_OpenABC_leaf_level_verilog_nangate45_bp_be_top_bp_be_int_alu.v
11730_OpenABC_leaf_level_verilog_nangate45_bp_be_top_bp_be_pipe_mem_vaddr_width_p56_lce_sets_p64_cce_block_size_in_bytes_p64.v
11732_OpenABC_leaf_level_verilog_nangate45_bp_be_top_bsg_decode_num_out_p8.v
11742_OpenABC_leaf_level_verilog_nangate45_bp_be_top_bsg_encode_one_hot_width_p1.v
11748_OpenABC_leaf_level_verilog_nangate45_bp_be_top_bsg_mux_segmented_segments_p5_segment_width_p128.v
11749_OpenABC_leaf_level_verilog_nangate45_bp_be_top_bsg_mux_segmented_segments_p8_segment_width_p8.v
11750_OpenABC_leaf_level_verilog_nangate45_bp_be_top_bsg_mux_width_p16_els_p4.v
11751_OpenABC_leaf_level_verilog_nangate45_bp_be_top_bsg_mux_width_p32_els_p2.v
11752_OpenABC_leaf_level_verilog_nangate45_bp_be_top_bsg_mux_width_p64_els_p2.v
11753_OpenABC_leaf_level_verilog_nangate45_bp_be_top_bsg_mux_width_p64_els_p8.v
11754_OpenABC_leaf_level_verilog_nangate45_bp_be_top_bsg_mux_width_p8_els_p8.v
11755_OpenABC_leaf_level_verilog_nangate45_bp_be_top_bsg_scan_width_p5_or_p1_lo_to_hi_p1.v
11756_OpenABC_leaf_level_verilog_nangate45_bp_be_top_bsg_scan_width_p8_or_p1_lo_to_hi_p1.v
11757_OpenABC_leaf_level_verilog_nangate45_bp_fe_top_bp_be_dcache_lru_decode_ways_p8.v
11758_OpenABC_leaf_level_verilog_nangate45_bp_fe_top_bp_be_dcache_lru_encode_ways_p8.v
11761_OpenABC_leaf_level_verilog_nangate45_bp_fe_top_bp_fe_lce_data_cmd_data_width_p64_lce_addr_width_p22_lce_data_width_p512_num_cce_p1_num_lce_p2_lce_sets_p64_ways_p8_block_size_in_bytes_p8.v
11763_OpenABC_leaf_level_verilog_nangate45_bp_fe_top_bp_fe_lce_tr_resp_in_data_width_p64_lce_data_width_p512_lce_addr_width_p22_lce_sets_p64_ways_p8_num_cce_p1_num_lce_p2_block_size_in_bytes_p8.v
11764_OpenABC_leaf_level_verilog_nangate45_bp_fe_top_bsg_encode_one_hot_width_p1.v
11768_OpenABC_leaf_level_verilog_nangate45_bp_fe_top_bsg_mux_width_p64_els_p8.v
11769_OpenABC_leaf_level_verilog_nangate45_bp_fe_top_bsg_scan_width_p8_or_p1_lo_to_hi_p1.v
11773_OpenABC_leaf_level_verilog_nangate45_bp_multi_top_bp_be_dcache_lce_data_cmd_num_cce_p1_num_lce_p2_data_width_p64_paddr_width_p22_lce_data_width_p512_ways_p8_sets_p64.v
11776_OpenABC_leaf_level_verilog_nangate45_bp_multi_top_bp_be_detector_vaddr_width_p39_paddr_width_p22_asid_width_p10_branch_metadata_fwd_width_p36_load_to_use_forwarding_p1.v
11777_OpenABC_leaf_level_verilog_nangate45_bp_multi_top_bp_be_instr_decoder.v
11778_OpenABC_leaf_level_verilog_nangate45_bp_multi_top_bp_be_int_alu.v
11781_OpenABC_leaf_level_verilog_nangate45_bp_multi_top_bp_cce_alu_width_p16.v
11782_OpenABC_leaf_level_verilog_nangate45_bp_multi_top_bp_cce_inst_decode_inst_width_p96_inst_addr_width_p8.v
11786_OpenABC_leaf_level_verilog_nangate45_bp_multi_top_bp_fe_lce_data_cmd_data_width_p64_paddr_width_p22_lce_data_width_p512_num_cce_p1_num_lce_p2_sets_p64_ways_p8.v
11788_OpenABC_leaf_level_verilog_nangate45_bp_multi_top_bp_me_network_pkt_encode_data_cmd_num_lce_p2_lce_assoc_p8_block_size_in_bits_p512_max_num_flit_p4_x_cord_width_p1_y_cord_width_p1.v
11789_OpenABC_leaf_level_verilog_nangate45_bp_multi_top_bp_me_network_pkt_encode_data_resp_num_lce_p2_num_cce_p1_paddr_width_p22_block_size_in_bits_p512_max_num_flit_p4_x_cord_width_p1_y_cord_width_p1.v
11794_OpenABC_leaf_level_verilog_nangate45_bp_multi_top_bsg_decode_num_out_p2.v
11795_OpenABC_leaf_level_verilog_nangate45_bp_multi_top_bsg_decode_num_out_p8.v
11806_OpenABC_leaf_level_verilog_nangate45_bp_multi_top_bsg_encode_one_hot_width_p1.v
11807_OpenABC_leaf_level_verilog_nangate45_bp_multi_top_bsg_lru_pseudo_tree_decode_ways_p8.v
1180_Arcade-TMNT_MiSTer_sim_cells_a2n.v
1181_Arcade-TMNT_MiSTer_sim_cells_a4h.v
11838_OpenABC_leaf_level_verilog_nangate45_bp_multi_top_bsg_mux_segmented_segments_p5_segment_width_p64.v
11839_OpenABC_leaf_level_verilog_nangate45_bp_multi_top_bsg_mux_segmented_segments_p8_segment_width_p8.v
11840_OpenABC_leaf_level_verilog_nangate45_bp_multi_top_bsg_mux_width_p131_els_p4.v
11841_OpenABC_leaf_level_verilog_nangate45_bp_multi_top_bsg_mux_width_p136_els_p4.v
11842_OpenABC_leaf_level_verilog_nangate45_bp_multi_top_bsg_mux_width_p16_els_p4.v
11843_OpenABC_leaf_level_verilog_nangate45_bp_multi_top_bsg_mux_width_p32_els_p2.v
11844_OpenABC_leaf_level_verilog_nangate45_bp_multi_top_bsg_mux_width_p64_els_p2.v
11845_OpenABC_leaf_level_verilog_nangate45_bp_multi_top_bsg_mux_width_p64_els_p8.v
11846_OpenABC_leaf_level_verilog_nangate45_bp_multi_top_bsg_mux_width_p8_els_p8.v
11850_OpenABC_leaf_level_verilog_nangate45_bp_multi_top_bsg_scan_7_1_1.v
11851_OpenABC_leaf_level_verilog_nangate45_bp_multi_top_bsg_scan_width_p5_or_p1_lo_to_hi_p1.v
11852_OpenABC_leaf_level_verilog_nangate45_bp_multi_top_bsg_scan_width_p8_or_p1_lo_to_hi_p1.v
11854_OpenABC_leaf_level_verilog_nangate45_bp_multi_top_bsg_swap_width_p128.v
11855_OpenABC_leaf_level_verilog_nangate45_bp_multi_top_bsg_swap_width_p256.v
11856_OpenABC_leaf_level_verilog_nangate45_bp_multi_top_bsg_swap_width_p64.v
11863_OpenABC_leaf_level_verilog_nangate45_bp_quad_bp_be_detector_05.v
11864_OpenABC_leaf_level_verilog_nangate45_bp_quad_bp_be_instr_decoder.v
11865_OpenABC_leaf_level_verilog_nangate45_bp_quad_bp_be_int_alu.v
11868_OpenABC_leaf_level_verilog_nangate45_bp_quad_bp_cce_alu_width_p48.v
11869_OpenABC_leaf_level_verilog_nangate45_bp_quad_bp_cce_dir_lru_extract_tag_sets_per_row_p2_row_width_p496_num_lce_p8_lce_assoc_p8_rows_per_set_p4_tag_width_p28.v
11870_OpenABC_leaf_level_verilog_nangate45_bp_quad_bp_cce_inst_decode_inst_width_p48_inst_addr_width_p8.v
11879_OpenABC_leaf_level_verilog_nangate45_bp_quad_bp_me_cord_to_id_05.v
11880_OpenABC_leaf_level_verilog_nangate45_bp_quad_bp_me_lce_id_to_cord_05.v
11883_OpenABC_leaf_level_verilog_nangate45_bp_quad_bp_pma_05.v
11884_OpenABC_leaf_level_verilog_nangate45_bp_quad_bsg_array_concentrate_static_09_128.v
11885_OpenABC_leaf_level_verilog_nangate45_bp_quad_bsg_array_concentrate_static_11_128.v
11886_OpenABC_leaf_level_verilog_nangate45_bp_quad_bsg_array_concentrate_static_1b_128.v
11887_OpenABC_leaf_level_verilog_nangate45_bp_quad_bsg_array_concentrate_static_1d_128.v
11890_OpenABC_leaf_level_verilog_nangate45_bp_quad_bsg_array_concentrate_static_5_62.v
11896_OpenABC_leaf_level_verilog_nangate45_bp_quad_bsg_buf_width_p1.v
11897_OpenABC_leaf_level_verilog_nangate45_bp_quad_bsg_cache_decode.v
11899_OpenABC_leaf_level_verilog_nangate45_bp_quad_bsg_chip_swizzle_adapter.v
11906_OpenABC_leaf_level_verilog_nangate45_bp_quad_bsg_concentrate_static_05.v
11907_OpenABC_leaf_level_verilog_nangate45_bp_quad_bsg_concentrate_static_09.v
11909_OpenABC_leaf_level_verilog_nangate45_bp_quad_bsg_concentrate_static_11.v
11910_OpenABC_leaf_level_verilog_nangate45_bp_quad_bsg_concentrate_static_17.v
11911_OpenABC_leaf_level_verilog_nangate45_bp_quad_bsg_concentrate_static_1b.v
11912_OpenABC_leaf_level_verilog_nangate45_bp_quad_bsg_concentrate_static_1d.v
11915_OpenABC_leaf_level_verilog_nangate45_bp_quad_bsg_concentrate_static_5.v
11935_OpenABC_leaf_level_verilog_nangate45_bp_quad_bsg_decode_num_out_p10.v
11936_OpenABC_leaf_level_verilog_nangate45_bp_quad_bsg_decode_num_out_p2.v
11937_OpenABC_leaf_level_verilog_nangate45_bp_quad_bsg_decode_num_out_p3.v
11938_OpenABC_leaf_level_verilog_nangate45_bp_quad_bsg_decode_num_out_p4.v
11939_OpenABC_leaf_level_verilog_nangate45_bp_quad_bsg_decode_num_out_p5.v
11940_OpenABC_leaf_level_verilog_nangate45_bp_quad_bsg_decode_num_out_p8.v
11994_OpenABC_leaf_level_verilog_nangate45_bp_quad_bsg_encode_one_hot_width_p1.v
11995_OpenABC_leaf_level_verilog_nangate45_bp_quad_bsg_expand_bitmask_in_width_p2_expand_p4.v
11996_OpenABC_leaf_level_verilog_nangate45_bp_quad_bsg_expand_bitmask_in_width_p4_expand_p2.v
11998_OpenABC_leaf_level_verilog_nangate45_bp_quad_bsg_expand_bitmask_in_width_p8_expand_p8.v
12007_OpenABC_leaf_level_verilog_nangate45_bp_quad_bsg_lru_pseudo_tree_decode_ways_p8.v
12036_OpenABC_leaf_level_verilog_nangate45_bp_quad_bsg_mesh_stitch_width_p130_x_max_p2_y_max_p1.v
12037_OpenABC_leaf_level_verilog_nangate45_bp_quad_bsg_mesh_stitch_width_p130_x_max_p2_y_max_p2.v
12038_OpenABC_leaf_level_verilog_nangate45_bp_quad_bsg_mesh_stitch_width_p64_x_max_p2_y_max_p1.v
12039_OpenABC_leaf_level_verilog_nangate45_bp_quad_bsg_mesh_stitch_width_p64_x_max_p2_y_max_p2.v
1203_Arcade-TMNT_MiSTer_sim_cells_t2d.v
1204_Arcade-TMNT_MiSTer_sim_cells_t34.v
12050_OpenABC_leaf_level_verilog_nangate45_bp_quad_bsg_mux_one_hot_width_p41_els_p1.v
12054_OpenABC_leaf_level_verilog_nangate45_bp_quad_bsg_mux_segmented_segments_p5_segment_width_p64.v
12055_OpenABC_leaf_level_verilog_nangate45_bp_quad_bsg_mux_segmented_segments_p8_segment_width_p8.v
12056_OpenABC_leaf_level_verilog_nangate45_bp_quad_bsg_mux_width_p128_els_p2.v
12057_OpenABC_leaf_level_verilog_nangate45_bp_quad_bsg_mux_width_p128_els_p5.v
12058_OpenABC_leaf_level_verilog_nangate45_bp_quad_bsg_mux_width_p16_els_p4.v
12059_OpenABC_leaf_level_verilog_nangate45_bp_quad_bsg_mux_width_p1_els_p2.v
1205_Arcade-TMNT_MiSTer_sim_cells_t5a.v
12060_OpenABC_leaf_level_verilog_nangate45_bp_quad_bsg_mux_width_p1_els_p4.v
12061_OpenABC_leaf_level_verilog_nangate45_bp_quad_bsg_mux_width_p1_els_p4_harden_p1_balanced_p1.v
12062_OpenABC_leaf_level_verilog_nangate45_bp_quad_bsg_mux_width_p32_els_p2.v
12063_OpenABC_leaf_level_verilog_nangate45_bp_quad_bsg_mux_width_p39_els_p2.v
12064_OpenABC_leaf_level_verilog_nangate45_bp_quad_bsg_mux_width_p512_els_p2.v
12065_OpenABC_leaf_level_verilog_nangate45_bp_quad_bsg_mux_width_p62_els_p10.v
12066_OpenABC_leaf_level_verilog_nangate45_bp_quad_bsg_mux_width_p64_els_p2.v
12067_OpenABC_leaf_level_verilog_nangate45_bp_quad_bsg_mux_width_p64_els_p4.v
12068_OpenABC_leaf_level_verilog_nangate45_bp_quad_bsg_mux_width_p64_els_p8.v
12069_OpenABC_leaf_level_verilog_nangate45_bp_quad_bsg_mux_width_p8_els_p4.v
1206_Arcade-TMNT_MiSTer_sim_cells_u24.v
12070_OpenABC_leaf_level_verilog_nangate45_bp_quad_bsg_mux_width_p8_els_p8.v
12072_OpenABC_leaf_level_verilog_nangate45_bp_quad_bsg_nand_width_p5_harden_p1.v
12073_OpenABC_leaf_level_verilog_nangate45_bp_quad_bsg_nor3_width_p4_harden_p1.v
12076_OpenABC_leaf_level_verilog_nangate45_bp_quad_bsg_reduce_width_p5_and_p1_harden_p1.v
12082_OpenABC_leaf_level_verilog_nangate45_bp_quad_bsg_round_robin_arb_inputs_p1.v
12086_OpenABC_leaf_level_verilog_nangate45_bp_quad_bsg_scan_width_p16_or_p1_lo_to_hi_p1.v
12087_OpenABC_leaf_level_verilog_nangate45_bp_quad_bsg_scan_width_p3_or_p1_lo_to_hi_p1.v
12088_OpenABC_leaf_level_verilog_nangate45_bp_quad_bsg_scan_width_p5_or_p1_lo_to_hi_p1.v
12089_OpenABC_leaf_level_verilog_nangate45_bp_quad_bsg_scan_width_p8_or_p1_lo_to_hi_p1.v
12091_OpenABC_leaf_level_verilog_nangate45_bp_quad_bsg_swap_width_p128.v
12092_OpenABC_leaf_level_verilog_nangate45_bp_quad_bsg_swap_width_p256.v
12093_OpenABC_leaf_level_verilog_nangate45_bp_quad_bsg_swap_width_p64.v
12099_OpenABC_leaf_level_verilog_nangate45_bp_quad_bsg_unconcentrate_static_05.v
12100_OpenABC_leaf_level_verilog_nangate45_bp_quad_bsg_unconcentrate_static_09.v
12103_OpenABC_leaf_level_verilog_nangate45_bp_quad_bsg_unconcentrate_static_17.v
12104_OpenABC_leaf_level_verilog_nangate45_bp_quad_bsg_unconcentrate_static_1b.v
12105_OpenABC_leaf_level_verilog_nangate45_bp_quad_bsg_unconcentrate_static_1d.v
12108_OpenABC_leaf_level_verilog_nangate45_bp_quad_bsg_unconcentrate_static_5.v
12110_OpenABC_leaf_level_verilog_nangate45_bp_quad_bsg_wormhole_router_decoder_dor_1_2_1.v
12111_OpenABC_leaf_level_verilog_nangate45_bp_quad_bsg_wormhole_router_decoder_dor_2_2_1.v
12112_OpenABC_leaf_level_verilog_nangate45_bp_quad_bsg_xnor_width_p5_harden_p1.v
12113_OpenABC_leaf_level_verilog_nangate45_dynamic_node_bus_compare_equal.v
12114_OpenABC_leaf_level_verilog_nangate45_dynamic_node_dynamic_input_route_request_calc.v
12116_OpenABC_leaf_level_verilog_nangate45_dynamic_node_flip_bus.v
12144_OpenABC_leaf_level_verilog_nangate45_ibex_prim_secded_72_64_enc.v
12150_OpenABC_leaf_level_verilog_nangate45_swerv_cmp_and_mux_ID_BITS8_INTPRIORITY_BITS4.v
12151_OpenABC_leaf_level_verilog_nangate45_swerv_dec_dec_ctl.v
12153_OpenABC_leaf_level_verilog_nangate45_swerv_ifu_compress_ctl.v
12154_OpenABC_leaf_level_verilog_nangate45_swerv_rvbradder.v
12195_OpenABC_leaf_level_verilog_nangate45_swerv_rvecc_decode.v
12196_OpenABC_leaf_level_verilog_nangate45_swerv_rvecc_encode.v
12197_OpenABC_leaf_level_verilog_nangate45_swerv_rveven_paritycheck.v
12198_OpenABC_leaf_level_verilog_nangate45_swerv_rveven_paritygen_WIDTH16.v
12200_OpenABC_leaf_level_verilog_nangate45_swerv_rvlsadder.v
12201_OpenABC_leaf_level_verilog_nangate45_swerv_rvmaskandmatch.v
12202_OpenABC_leaf_level_verilog_nangate45_swerv_rvrangecheck_f0040000_64.v
12203_OpenABC_leaf_level_verilog_nangate45_swerv_rvrangecheck_f00c0000_32.v
12204_OpenABC_leaf_level_verilog_nangate45_swerv_rvtwoscomp_WIDTH32.v
12205_OpenABC_leaf_level_verilog_nangate45_tinyRocket_ALU.v
12206_OpenABC_leaf_level_verilog_nangate45_tinyRocket_AMOALU.v
12207_OpenABC_leaf_level_verilog_nangate45_tinyRocket_BreakpointUnit.v
12208_OpenABC_leaf_level_verilog_nangate45_tinyRocket_DCacheModuleanon2.v
12209_OpenABC_leaf_level_verilog_nangate45_tinyRocket_DCacheModuleanon3.v
12210_OpenABC_leaf_level_verilog_nangate45_tinyRocket_IntSyncCrossingSink_1.v
12211_OpenABC_leaf_level_verilog_nangate45_tinyRocket_IntSyncCrossingSink_2.v
12212_OpenABC_leaf_level_verilog_nangate45_tinyRocket_IntXbar_4.v
12213_OpenABC_leaf_level_verilog_nangate45_tinyRocket_PMPChecker.v
12214_OpenABC_leaf_level_verilog_nangate45_tinyRocket_PTW.v
12215_OpenABC_leaf_level_verilog_nangate45_tinyRocket_RVCExpander.v
12216_OpenABC_leaf_level_verilog_nangate45_tinyRocket_TLXbar_9.v
12221_OpenABC_leaf_level_verilog_sky130hd_fakestack_ariane136_alu.v
12222_OpenABC_leaf_level_verilog_sky130hd_fakestack_ariane136_amo_alu.v
12232_OpenABC_leaf_level_verilog_sky130hd_fakestack_ariane136_compressed_decoder.v
12236_OpenABC_leaf_level_verilog_sky130hd_fakestack_ariane136_decoder.v
12246_OpenABC_leaf_level_verilog_sky130hd_fakestack_ariane136_lzc_00000003.v
12247_OpenABC_leaf_level_verilog_sky130hd_fakestack_ariane136_lzc_00000004.v
12248_OpenABC_leaf_level_verilog_sky130hd_fakestack_ariane136_lzc_WIDTH64_MODE1.v
12258_OpenABC_leaf_level_verilog_sky130hd_fakestack_ariane136_stream_demux_N_OUP3.v
12259_OpenABC_leaf_level_verilog_sky130hd_fakestack_ariane136_stream_mux_N_INP3.v
12293_OpenABC_leaf_level_verilog_sky130hd_ibex_prim_secded_72_64_enc.v
12313_OpenABC_leaf_level_verilog_sky130hd_microwatt_random.v
12321_OpenABC_leaf_level_verilog_sky130hd_riscv32i_adder.v
12324_OpenABC_leaf_level_verilog_sky130hd_riscv32i_magcompare2b.v
12325_OpenABC_leaf_level_verilog_sky130hd_riscv32i_magcompare2c.v
12355_OpenABC_leaf_level_verilog_sky130hs_ibex_prim_secded_72_64_enc.v
12361_OpenABC_leaf_level_verilog_sky130hs_riscv32i_adder.v
12364_OpenABC_leaf_level_verilog_sky130hs_riscv32i_magcompare2b.v
12365_OpenABC_leaf_level_verilog_sky130hs_riscv32i_magcompare2c.v
12371_OpenABC_leaf_level_verilog_tsmc65lp_ariane_alu.v
12372_OpenABC_leaf_level_verilog_tsmc65lp_ariane_amo_alu.v
12382_OpenABC_leaf_level_verilog_tsmc65lp_ariane_compressed_decoder.v
12386_OpenABC_leaf_level_verilog_tsmc65lp_ariane_decoder.v
12396_OpenABC_leaf_level_verilog_tsmc65lp_ariane_lzc_00000003.v
12397_OpenABC_leaf_level_verilog_tsmc65lp_ariane_lzc_00000004.v
12398_OpenABC_leaf_level_verilog_tsmc65lp_ariane_lzc_WIDTH64_MODE1.v
12408_OpenABC_leaf_level_verilog_tsmc65lp_ariane_stream_demux_N_OUP3.v
12409_OpenABC_leaf_level_verilog_tsmc65lp_ariane_stream_mux_N_INP3.v
12413_OpenABC_leaf_level_verilog_tsmc65lp_black_parrot_bp_be_dcache_lce_data_cmd_num_cce_p1_num_lce_p2_data_width_p64_paddr_width_p22_lce_data_width_p512_ways_p8_sets_p64.v
12415_OpenABC_leaf_level_verilog_tsmc65lp_black_parrot_bp_be_dcache_lce_tr_num_lce_p2_num_cce_p1_data_width_p64_paddr_width_p22_lce_data_width_p512_ways_p8_sets_p64.v
12416_OpenABC_leaf_level_verilog_tsmc65lp_black_parrot_bp_be_dcache_lru_decode_ways_p8.v
12417_OpenABC_leaf_level_verilog_tsmc65lp_black_parrot_bp_be_dcache_lru_encode_ways_p8.v
12419_OpenABC_leaf_level_verilog_tsmc65lp_black_parrot_bp_be_detector_vaddr_width_p56_paddr_width_p22_asid_width_p10_branch_metadata_fwd_width_p36.v
12420_OpenABC_leaf_level_verilog_tsmc65lp_black_parrot_bp_be_instr_decoder.v
12421_OpenABC_leaf_level_verilog_tsmc65lp_black_parrot_bp_be_int_alu.v
12423_OpenABC_leaf_level_verilog_tsmc65lp_black_parrot_bp_be_pipe_mem_vaddr_width_p56_lce_sets_p64_cce_block_size_in_bytes_p64.v
12425_OpenABC_leaf_level_verilog_tsmc65lp_black_parrot_bp_cce_alu_width_p16.v
12426_OpenABC_leaf_level_verilog_tsmc65lp_black_parrot_bp_cce_inst_decode_inst_width_p95_inst_addr_width_p8.v
12427_OpenABC_leaf_level_verilog_tsmc65lp_black_parrot_bp_cce_inst_rom_width_p95_addr_width_p8.v
12431_OpenABC_leaf_level_verilog_tsmc65lp_black_parrot_bp_fe_lce_data_cmd_data_width_p64_lce_addr_width_p22_lce_data_width_p512_num_cce_p1_num_lce_p2_lce_sets_p64_ways_p8_block_size_in_bytes_p8.v
12433_OpenABC_leaf_level_verilog_tsmc65lp_black_parrot_bp_fe_lce_tr_resp_in_data_width_p64_lce_data_width_p512_lce_addr_width_p22_lce_sets_p64_ways_p8_num_cce_p1_num_lce_p2_block_size_in_bytes_p8.v
12437_OpenABC_leaf_level_verilog_tsmc65lp_black_parrot_bsg_decode_num_out_p2.v
12438_OpenABC_leaf_level_verilog_tsmc65lp_black_parrot_bsg_decode_num_out_p8.v
12448_OpenABC_leaf_level_verilog_tsmc65lp_black_parrot_bsg_encode_one_hot_width_p1.v
12486_OpenABC_leaf_level_verilog_tsmc65lp_black_parrot_bsg_mux_segmented_segments_p5_segment_width_p128.v
12487_OpenABC_leaf_level_verilog_tsmc65lp_black_parrot_bsg_mux_segmented_segments_p8_segment_width_p8.v
12488_OpenABC_leaf_level_verilog_tsmc65lp_black_parrot_bsg_mux_width_p16_els_p4.v
12489_OpenABC_leaf_level_verilog_tsmc65lp_black_parrot_bsg_mux_width_p32_els_p2.v
12490_OpenABC_leaf_level_verilog_tsmc65lp_black_parrot_bsg_mux_width_p64_els_p2.v
12491_OpenABC_leaf_level_verilog_tsmc65lp_black_parrot_bsg_mux_width_p64_els_p8.v
12492_OpenABC_leaf_level_verilog_tsmc65lp_black_parrot_bsg_mux_width_p8_els_p8.v
12496_OpenABC_leaf_level_verilog_tsmc65lp_black_parrot_bsg_scan_width_p5_or_p1_lo_to_hi_p1.v
12497_OpenABC_leaf_level_verilog_tsmc65lp_black_parrot_bsg_scan_width_p8_or_p1_lo_to_hi_p1.v
12501_OpenABC_leaf_level_verilog_tsmc65lp_bp_be_top_bp_be_dcache_lce_data_cmd_num_cce_p1_num_lce_p2_data_width_p64_paddr_width_p22_lce_data_width_p512_ways_p8_sets_p64.v
12503_OpenABC_leaf_level_verilog_tsmc65lp_bp_be_top_bp_be_dcache_lce_tr_num_lce_p2_num_cce_p1_data_width_p64_paddr_width_p22_lce_data_width_p512_ways_p8_sets_p64.v
12504_OpenABC_leaf_level_verilog_tsmc65lp_bp_be_top_bp_be_dcache_lru_decode_ways_p8.v
12505_OpenABC_leaf_level_verilog_tsmc65lp_bp_be_top_bp_be_dcache_lru_encode_ways_p8.v
12507_OpenABC_leaf_level_verilog_tsmc65lp_bp_be_top_bp_be_detector_vaddr_width_p56_paddr_width_p22_asid_width_p10_branch_metadata_fwd_width_p36.v
12508_OpenABC_leaf_level_verilog_tsmc65lp_bp_be_top_bp_be_instr_decoder.v
12509_OpenABC_leaf_level_verilog_tsmc65lp_bp_be_top_bp_be_int_alu.v
12511_OpenABC_leaf_level_verilog_tsmc65lp_bp_be_top_bp_be_pipe_mem_vaddr_width_p56_lce_sets_p64_cce_block_size_in_bytes_p64.v
12513_OpenABC_leaf_level_verilog_tsmc65lp_bp_be_top_bsg_decode_num_out_p8.v
12523_OpenABC_leaf_level_verilog_tsmc65lp_bp_be_top_bsg_encode_one_hot_width_p1.v
12529_OpenABC_leaf_level_verilog_tsmc65lp_bp_be_top_bsg_mux_segmented_segments_p5_segment_width_p128.v
12530_OpenABC_leaf_level_verilog_tsmc65lp_bp_be_top_bsg_mux_segmented_segments_p8_segment_width_p8.v
12531_OpenABC_leaf_level_verilog_tsmc65lp_bp_be_top_bsg_mux_width_p16_els_p4.v
12532_OpenABC_leaf_level_verilog_tsmc65lp_bp_be_top_bsg_mux_width_p32_els_p2.v
12533_OpenABC_leaf_level_verilog_tsmc65lp_bp_be_top_bsg_mux_width_p64_els_p2.v
12534_OpenABC_leaf_level_verilog_tsmc65lp_bp_be_top_bsg_mux_width_p64_els_p8.v
12535_OpenABC_leaf_level_verilog_tsmc65lp_bp_be_top_bsg_mux_width_p8_els_p8.v
12536_OpenABC_leaf_level_verilog_tsmc65lp_bp_be_top_bsg_scan_width_p5_or_p1_lo_to_hi_p1.v
12537_OpenABC_leaf_level_verilog_tsmc65lp_bp_be_top_bsg_scan_width_p8_or_p1_lo_to_hi_p1.v
12538_OpenABC_leaf_level_verilog_tsmc65lp_bp_fe_top_bp_be_dcache_lru_decode_ways_p8.v
12539_OpenABC_leaf_level_verilog_tsmc65lp_bp_fe_top_bp_be_dcache_lru_encode_ways_p8.v
12542_OpenABC_leaf_level_verilog_tsmc65lp_bp_fe_top_bp_fe_lce_data_cmd_data_width_p64_lce_addr_width_p22_lce_data_width_p512_num_cce_p1_num_lce_p2_lce_sets_p64_ways_p8_block_size_in_bytes_p8.v
12544_OpenABC_leaf_level_verilog_tsmc65lp_bp_fe_top_bp_fe_lce_tr_resp_in_data_width_p64_lce_data_width_p512_lce_addr_width_p22_lce_sets_p64_ways_p8_num_cce_p1_num_lce_p2_block_size_in_bytes_p8.v
12545_OpenABC_leaf_level_verilog_tsmc65lp_bp_fe_top_bsg_encode_one_hot_width_p1.v
12549_OpenABC_leaf_level_verilog_tsmc65lp_bp_fe_top_bsg_mux_width_p64_els_p8.v
12550_OpenABC_leaf_level_verilog_tsmc65lp_bp_fe_top_bsg_scan_width_p8_or_p1_lo_to_hi_p1.v
12554_OpenABC_leaf_level_verilog_tsmc65lp_bp_multi_top_bp_be_dcache_lce_data_cmd_num_cce_p1_num_lce_p2_data_width_p64_paddr_width_p22_lce_data_width_p512_ways_p8_sets_p64.v
12557_OpenABC_leaf_level_verilog_tsmc65lp_bp_multi_top_bp_be_detector_vaddr_width_p39_paddr_width_p22_asid_width_p10_branch_metadata_fwd_width_p36_load_to_use_forwarding_p1.v
12558_OpenABC_leaf_level_verilog_tsmc65lp_bp_multi_top_bp_be_instr_decoder.v
12559_OpenABC_leaf_level_verilog_tsmc65lp_bp_multi_top_bp_be_int_alu.v
12562_OpenABC_leaf_level_verilog_tsmc65lp_bp_multi_top_bp_cce_alu_width_p16.v
12563_OpenABC_leaf_level_verilog_tsmc65lp_bp_multi_top_bp_cce_inst_decode_inst_width_p96_inst_addr_width_p8.v
12567_OpenABC_leaf_level_verilog_tsmc65lp_bp_multi_top_bp_fe_lce_data_cmd_data_width_p64_paddr_width_p22_lce_data_width_p512_num_cce_p1_num_lce_p2_sets_p64_ways_p8.v
12569_OpenABC_leaf_level_verilog_tsmc65lp_bp_multi_top_bp_me_network_pkt_encode_data_cmd_num_lce_p2_lce_assoc_p8_block_size_in_bits_p512_max_num_flit_p4_x_cord_width_p1_y_cord_width_p1.v
12570_OpenABC_leaf_level_verilog_tsmc65lp_bp_multi_top_bp_me_network_pkt_encode_data_resp_num_lce_p2_num_cce_p1_paddr_width_p22_block_size_in_bits_p512_max_num_flit_p4_x_cord_width_p1_y_cord_width_p1.v
12575_OpenABC_leaf_level_verilog_tsmc65lp_bp_multi_top_bsg_decode_num_out_p2.v
12576_OpenABC_leaf_level_verilog_tsmc65lp_bp_multi_top_bsg_decode_num_out_p8.v
12587_OpenABC_leaf_level_verilog_tsmc65lp_bp_multi_top_bsg_encode_one_hot_width_p1.v
12588_OpenABC_leaf_level_verilog_tsmc65lp_bp_multi_top_bsg_lru_pseudo_tree_decode_ways_p8.v
1259_Async-Karin_Source_FlowControl_branch.v
12619_OpenABC_leaf_level_verilog_tsmc65lp_bp_multi_top_bsg_mux_segmented_segments_p5_segment_width_p64.v
12620_OpenABC_leaf_level_verilog_tsmc65lp_bp_multi_top_bsg_mux_segmented_segments_p8_segment_width_p8.v
12621_OpenABC_leaf_level_verilog_tsmc65lp_bp_multi_top_bsg_mux_width_p131_els_p4.v
12622_OpenABC_leaf_level_verilog_tsmc65lp_bp_multi_top_bsg_mux_width_p136_els_p4.v
12623_OpenABC_leaf_level_verilog_tsmc65lp_bp_multi_top_bsg_mux_width_p16_els_p4.v
12624_OpenABC_leaf_level_verilog_tsmc65lp_bp_multi_top_bsg_mux_width_p32_els_p2.v
12625_OpenABC_leaf_level_verilog_tsmc65lp_bp_multi_top_bsg_mux_width_p64_els_p2.v
12626_OpenABC_leaf_level_verilog_tsmc65lp_bp_multi_top_bsg_mux_width_p64_els_p8.v
12627_OpenABC_leaf_level_verilog_tsmc65lp_bp_multi_top_bsg_mux_width_p8_els_p8.v
12631_OpenABC_leaf_level_verilog_tsmc65lp_bp_multi_top_bsg_scan_7_1_1.v
12632_OpenABC_leaf_level_verilog_tsmc65lp_bp_multi_top_bsg_scan_width_p5_or_p1_lo_to_hi_p1.v
12633_OpenABC_leaf_level_verilog_tsmc65lp_bp_multi_top_bsg_scan_width_p8_or_p1_lo_to_hi_p1.v
12635_OpenABC_leaf_level_verilog_tsmc65lp_bp_multi_top_bsg_swap_width_p128.v
12636_OpenABC_leaf_level_verilog_tsmc65lp_bp_multi_top_bsg_swap_width_p256.v
12637_OpenABC_leaf_level_verilog_tsmc65lp_bp_multi_top_bsg_swap_width_p64.v
12644_OpenABC_leaf_level_verilog_tsmc65lp_coyote_Arbiter_0.v
12645_OpenABC_leaf_level_verilog_tsmc65lp_coyote_Arbiter_1.v
12646_OpenABC_leaf_level_verilog_tsmc65lp_coyote_Arbiter_10.v
12648_OpenABC_leaf_level_verilog_tsmc65lp_coyote_Arbiter_2.v
12649_OpenABC_leaf_level_verilog_tsmc65lp_coyote_Arbiter_3.v
12650_OpenABC_leaf_level_verilog_tsmc65lp_coyote_Arbiter_4.v
12651_OpenABC_leaf_level_verilog_tsmc65lp_coyote_Arbiter_5.v
12652_OpenABC_leaf_level_verilog_tsmc65lp_coyote_Arbiter_6.v
12653_OpenABC_leaf_level_verilog_tsmc65lp_coyote_Arbiter_7.v
12654_OpenABC_leaf_level_verilog_tsmc65lp_coyote_Arbiter_8.v
12655_OpenABC_leaf_level_verilog_tsmc65lp_coyote_Arbiter_9.v
12671_OpenABC_leaf_level_verilog_tsmc65lp_coyote_FPUDecoder.v
12749_OpenABC_leaf_level_verilog_tsmc65lp_coyote_bsg_decode_num_out_p3.v
12758_OpenABC_leaf_level_verilog_tsmc65lp_dynamic_node_bus_compare_equal.v
12759_OpenABC_leaf_level_verilog_tsmc65lp_dynamic_node_dynamic_input_route_request_calc.v
12761_OpenABC_leaf_level_verilog_tsmc65lp_dynamic_node_flip_bus.v
12789_OpenABC_leaf_level_verilog_tsmc65lp_ibex_prim_secded_72_64_enc.v
12795_OpenABC_leaf_level_verilog_tsmc65lp_swerv_cmp_and_mux_ID_BITS8_INTPRIORITY_BITS4.v
12796_OpenABC_leaf_level_verilog_tsmc65lp_swerv_dec_dec_ctl.v
12798_OpenABC_leaf_level_verilog_tsmc65lp_swerv_ifu_compress_ctl.v
12799_OpenABC_leaf_level_verilog_tsmc65lp_swerv_rvbradder.v
12840_OpenABC_leaf_level_verilog_tsmc65lp_swerv_rvecc_decode.v
12841_OpenABC_leaf_level_verilog_tsmc65lp_swerv_rvecc_encode.v
12842_OpenABC_leaf_level_verilog_tsmc65lp_swerv_rveven_paritycheck.v
12843_OpenABC_leaf_level_verilog_tsmc65lp_swerv_rveven_paritygen_WIDTH16.v
12845_OpenABC_leaf_level_verilog_tsmc65lp_swerv_rvlsadder.v
12846_OpenABC_leaf_level_verilog_tsmc65lp_swerv_rvmaskandmatch.v
12847_OpenABC_leaf_level_verilog_tsmc65lp_swerv_rvrangecheck_f0040000_64.v
12848_OpenABC_leaf_level_verilog_tsmc65lp_swerv_rvrangecheck_f00c0000_32.v
12849_OpenABC_leaf_level_verilog_tsmc65lp_swerv_rvtwoscomp_WIDTH32.v
12850_OpenABC_leaf_level_verilog_tsmc65lp_tinyRocket_ALU.v
12851_OpenABC_leaf_level_verilog_tsmc65lp_tinyRocket_AMOALU.v
12852_OpenABC_leaf_level_verilog_tsmc65lp_tinyRocket_BreakpointUnit.v
12853_OpenABC_leaf_level_verilog_tsmc65lp_tinyRocket_DCacheModuleanon2.v
12854_OpenABC_leaf_level_verilog_tsmc65lp_tinyRocket_DCacheModuleanon3.v
12855_OpenABC_leaf_level_verilog_tsmc65lp_tinyRocket_IntSyncCrossingSink_1.v
12856_OpenABC_leaf_level_verilog_tsmc65lp_tinyRocket_IntSyncCrossingSink_2.v
12857_OpenABC_leaf_level_verilog_tsmc65lp_tinyRocket_IntXbar_4.v
12858_OpenABC_leaf_level_verilog_tsmc65lp_tinyRocket_PMPChecker.v
12859_OpenABC_leaf_level_verilog_tsmc65lp_tinyRocket_PTW.v
12860_OpenABC_leaf_level_verilog_tsmc65lp_tinyRocket_RVCExpander.v
12861_OpenABC_leaf_level_verilog_tsmc65lp_tinyRocket_TLXbar_9.v
12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v
12863_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_bsg_adder_cin_width_p33.v
12876_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_bsg_manycore_pkt_decode_x_cord_width_p4_y_cord_width_p5_data_width_p32_addr_width_p20.v
12877_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_bsg_manycore_pkt_encode_x_cord_width_p4_y_cord_width_p5_data_width_p32_addr_width_p20.v
12883_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_bsg_mux_one_hot_width_p1_els_p1.v
12884_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_bsg_mux_one_hot_width_p1_els_p2.v
12885_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_bsg_mux_one_hot_width_p32_els_p1.v
12895_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_bsg_mux_width_p32_els_p2.v
12896_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_bsg_mux_width_p33_els_p2.v
12897_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_bsg_nor2_width_p33.v
12901_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_bsg_scan_2_1_0.v
12902_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_bsg_scan_2_1_1.v
12905_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_bsg_xnor_width_p33.v
12906_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_cl_decode.v
12907_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_cl_state_machine.v
1291_Autonomous-Drone-Design_FPGA_Buffer_bb.v
1292_Autonomous-Drone-Design_FPGA_DBMEM.v
1293_Autonomous-Drone-Design_FPGA_FD_AddrCal.v
1295_Autonomous-Drone-Design_FPGA_FD_Datapath.v
1299_Autonomous-Drone-Design_FPGA_FS_Datapath.v
1301_Autonomous-Drone-Design_FPGA_Mat_AddrCal.v
1305_Autonomous-Drone-Design_FPGA_Mat_Datapath.v
1308_Autonomous-Drone-Design_FPGA_NMS_AddrCal.v
1310_Autonomous-Drone-Design_FPGA_NMS_Datapath.v
1314_Autonomous-Drone-Design_FPGA_RAM_bb.v
1316_Autonomous-Drone-Design_FPGA_ScoreMem_bb.v
1318_Autonomous-Drone-Design_FPGA_pll_bb.v
1320_BAR-Tender_fpga_vivado_BAR-Tender.ip_user_files_ip_compl_fifo_compl_fifo_stub.v
1321_BAR-Tender_fpga_vivado_BAR-Tender.ip_user_files_ip_up_fifo_up_fifo_stub.v
1322_BAR-Tender_fpga_vivado_BAR-Tender.srcs_sources_1_ip_pcie_7x_0_pcie_7x_0_stub.v
1346_BAR-Tender_fpga_vivado_BAR-Tender.srcs_sources_1_ip_pcie_7x_0_source_pcie_7x_0_pcie_pipe_lane.v
1347_BAR-Tender_fpga_vivado_BAR-Tender.srcs_sources_1_ip_pcie_7x_0_source_pcie_7x_0_pcie_pipe_misc.v
1363_BLASYS_test_add8u_0FP.v
1364_BLASYS_test_adder.v
1365_BLASYS_test_bar.v
1371_BLASYS_test_mul7u_01L.v
1406_BUAA_CO_2023_P4_Defines.v
1411_BUAA_CO_2023_P5_Defines.v
1414_BUAA_CO_2023_P5_HD.v
1420_BUAA_CO_2023_P6_Defines.v
1427_BUAA_CO_2023_P7_Defines.v
1434_Basic-SIMD-Processor-Verilog-Tutorial_SIMDadd.v
1435_Basic-SIMD-Processor-Verilog-Tutorial_SIMDmultiply.v
1436_Basic-SIMD-Processor-Verilog-Tutorial_SIMDshifter.v
145_100DaysRTL_Day062-BarrelShifter_barrel_shifter.v
1454_BusPirateUltraHDL_hdl_iobuf.v
1459_BusPirateUltraHDL_hdl_registers.v
14717_OpenFPGA_openfpga_flow_benchmarks_MCNC_Verilog_alu4_alu4.v
14718_OpenFPGA_openfpga_flow_benchmarks_MCNC_Verilog_apex2_apex2.v
14719_OpenFPGA_openfpga_flow_benchmarks_MCNC_Verilog_apex4_apex4.v
14722_OpenFPGA_openfpga_flow_benchmarks_MCNC_Verilog_des_des.v
14726_OpenFPGA_openfpga_flow_benchmarks_MCNC_Verilog_ex1010_ex1010.v
14727_OpenFPGA_openfpga_flow_benchmarks_MCNC_Verilog_ex5p_ex5p.v
14729_OpenFPGA_openfpga_flow_benchmarks_MCNC_Verilog_misex3_misex3.v
14730_OpenFPGA_openfpga_flow_benchmarks_MCNC_Verilog_pdc_pdc.v
14734_OpenFPGA_openfpga_flow_benchmarks_MCNC_Verilog_seq_seq.v
14735_OpenFPGA_openfpga_flow_benchmarks_MCNC_Verilog_spla_spla.v
14737_OpenFPGA_openfpga_flow_benchmarks_iwls2005_ac97_ctrl_rtl_ac97_defines.v
14738_OpenFPGA_openfpga_flow_benchmarks_iwls2005_aes_core_rtl_timescale.v
14765_OpenFPGA_openfpga_flow_benchmarks_iwls2005_ethernet_rtl_eth_defines.v
14766_OpenFPGA_openfpga_flow_benchmarks_iwls2005_ethernet_rtl_timescale.v
14771_OpenFPGA_openfpga_flow_benchmarks_iwls2005_i2c_rtl_i2c_master_defines.v
14772_OpenFPGA_openfpga_flow_benchmarks_iwls2005_i2c_rtl_timescale.v
14773_OpenFPGA_openfpga_flow_benchmarks_iwls2005_mem_ctrl_rtl_mc_defines.v
14774_OpenFPGA_openfpga_flow_benchmarks_iwls2005_pci_rtl_bus_commands.v
1477_CFU-Playground_proj_donut-accel_cfu.v
14799_OpenFPGA_openfpga_flow_benchmarks_iwls2005_pci_rtl_pci_user_constants.v
1479_CFU-Playground_proj_example_cfu_v_cfu.v
14801_OpenFPGA_openfpga_flow_benchmarks_iwls2005_pci_rtl_timescale.v
14802_OpenFPGA_openfpga_flow_benchmarks_iwls2005_sasc_rtl_timescale.v
14805_OpenFPGA_openfpga_flow_benchmarks_iwls2005_spi_rtl_spi_defines.v
14806_OpenFPGA_openfpga_flow_benchmarks_iwls2005_spi_rtl_timescale.v
14807_OpenFPGA_openfpga_flow_benchmarks_iwls2005_ss_pcm_rtl_timescale.v
1480_CFU-Playground_proj_proj_template_no_tflm_cfu.v
14813_OpenFPGA_openfpga_flow_benchmarks_iwls2005_systemcaes_rtl_timescale.v
1481_CFU-Playground_proj_proj_template_v_cfu.v
14829_OpenFPGA_openfpga_flow_benchmarks_iwls2005_usb_funct_rtl_usbf_defines.v
1482_CFU-Playground_soc_cfu_Cfu.v
14830_OpenFPGA_openfpga_flow_benchmarks_iwls2005_usb_phy_rtl_timescale.v
14831_OpenFPGA_openfpga_flow_benchmarks_iwls2005_vga_lcd_rtl_timescale.v
14834_OpenFPGA_openfpga_flow_benchmarks_iwls2005_vga_lcd_rtl_vga_defines.v
14839_OpenFPGA_openfpga_flow_benchmarks_iwls2005_wb_conmax_rtl_wb_conmax_defines.v
14840_OpenFPGA_openfpga_flow_benchmarks_iwls2005_wb_dma_rtl_wb_dma_defines.v
14841_OpenFPGA_openfpga_flow_benchmarks_mcnc_big20_alu4_alu4.v
14842_OpenFPGA_openfpga_flow_benchmarks_mcnc_big20_apex2_apex2.v
14843_OpenFPGA_openfpga_flow_benchmarks_mcnc_big20_apex4_apex4.v
14846_OpenFPGA_openfpga_flow_benchmarks_mcnc_big20_des_des.v
14850_OpenFPGA_openfpga_flow_benchmarks_mcnc_big20_ex1010_ex1010.v
14851_OpenFPGA_openfpga_flow_benchmarks_mcnc_big20_ex5p_ex5p.v
14853_OpenFPGA_openfpga_flow_benchmarks_mcnc_big20_misex3_misex3.v
14854_OpenFPGA_openfpga_flow_benchmarks_mcnc_big20_pdc_pdc.v
14858_OpenFPGA_openfpga_flow_benchmarks_mcnc_big20_seq_seq.v
14859_OpenFPGA_openfpga_flow_benchmarks_mcnc_big20_spla_spla.v
14880_OpenFPGA_openfpga_flow_benchmarks_micro_benchmark_SAPone_rtl_ADDSUB.v
14890_OpenFPGA_openfpga_flow_benchmarks_micro_benchmark_adder_adder_16_adder_16.v
14891_OpenFPGA_openfpga_flow_benchmarks_micro_benchmark_adder_adder_4_adder_4.v
14892_OpenFPGA_openfpga_flow_benchmarks_micro_benchmark_adder_adder_6_adder_6.v
14893_OpenFPGA_openfpga_flow_benchmarks_micro_benchmark_adder_adder_8_adder_8.v
14895_OpenFPGA_openfpga_flow_benchmarks_micro_benchmark_and2_and2.v
14898_OpenFPGA_openfpga_flow_benchmarks_micro_benchmark_and2_or2_and2_or2.v
14900_OpenFPGA_openfpga_flow_benchmarks_micro_benchmark_and4_and4.v
14922_OpenFPGA_openfpga_flow_benchmarks_micro_benchmark_mac_mac_12_mac_12.v
14923_OpenFPGA_openfpga_flow_benchmarks_micro_benchmark_mac_mac_16_mac_16.v
14924_OpenFPGA_openfpga_flow_benchmarks_micro_benchmark_mac_mac_18_mac_18.v
14925_OpenFPGA_openfpga_flow_benchmarks_micro_benchmark_mac_mac_20_mac_20.v
14926_OpenFPGA_openfpga_flow_benchmarks_micro_benchmark_mac_mac_2_mac_2.v
14927_OpenFPGA_openfpga_flow_benchmarks_micro_benchmark_mac_mac_32_mac_32.v
14928_OpenFPGA_openfpga_flow_benchmarks_micro_benchmark_mac_mac_36_mac_36.v
14929_OpenFPGA_openfpga_flow_benchmarks_micro_benchmark_mac_mac_4_mac_4.v
14930_OpenFPGA_openfpga_flow_benchmarks_micro_benchmark_mac_mac_6_mac_6.v
14931_OpenFPGA_openfpga_flow_benchmarks_micro_benchmark_mac_mac_8_9_mac_8_9.v
14932_OpenFPGA_openfpga_flow_benchmarks_micro_benchmark_mac_mac_8_mac_8.v
14933_OpenFPGA_openfpga_flow_benchmarks_micro_benchmark_mac_mac_9_mac_9.v
14934_OpenFPGA_openfpga_flow_benchmarks_micro_benchmark_or2_or2.v
14952_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_ULPSH_fabric_rtl_src_FFEDataMemoryMux.v
14954_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_ULPSH_fabric_rtl_src_SMEMemoryMux.v
14956_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_ULPSH_fabric_rtl_src_SensorHubDefines.v
14960_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_ULPSH_fabric_rtl_src_hard_macros_ql_Aurora_primitive_macros.v
14964_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_ULPSH_fabric_rtl_src_ulpsh_rtl_defines.v
14967_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_cavlc_top_rtl_defines.v
14983_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_i2c_master_top_rtl_i2c_master_defines.v
14989_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_io_tc1_rtl_mux.v
15006_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_sdc_controller_rtl_sd_defines.v
15013_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_unsigned_mult_80_rtl_unsigned_mult_80.v
15026_OpenFPGA_openfpga_flow_openfpga_cell_library_verilog_adder.v
15027_OpenFPGA_openfpga_flow_openfpga_cell_library_verilog_aib.v
15028_OpenFPGA_openfpga_flow_openfpga_cell_library_verilog_buf4.v
1502_CHISEL3-PROJECTS_Chapter_00_BootCamp_BC_module_example_Arbiter.v
15038_OpenFPGA_openfpga_flow_openfpga_cell_library_verilog_frac_mult_36x36.v
1503_CHISEL3-PROJECTS_Chapter_00_BootCamp_BC_module_example_MAC.v
15040_OpenFPGA_openfpga_flow_openfpga_cell_library_verilog_inv.v
15042_OpenFPGA_openfpga_flow_openfpga_cell_library_verilog_lut6.v
15045_OpenFPGA_openfpga_flow_openfpga_cell_library_verilog_mult_8x8.v
15046_OpenFPGA_openfpga_flow_openfpga_cell_library_verilog_mux2.v
15047_OpenFPGA_openfpga_flow_openfpga_cell_library_verilog_or2.v
1504_CHISEL3-PROJECTS_Chapter_00_BootCamp_BC_module_example_PassThroughGenerator.v
15050_OpenFPGA_openfpga_flow_openfpga_cell_library_verilog_tap_buf4.v
15055_OpenFPGA_openfpga_flow_openfpga_yosys_techlib_k4_N4_tileable_frac_dsp16_40nm_cell_sim.v
15057_OpenFPGA_openfpga_flow_openfpga_yosys_techlib_k4_frac_N8_tileable_reset_softadder_register_scan_chain_dsp8_nonLR_caravel_io_skywater130nm_cell_sim.v
15059_OpenFPGA_openfpga_flow_openfpga_yosys_techlib_k4_frac_N8_tileable_reset_softadder_register_scan_chain_frac_dsp16_nonLR_caravel_io_skywater130nm_cell_sim.v
1505_CHISEL3-PROJECTS_Chapter_00_BootCamp_BC_module_example_PassthroughGenerator.v
15066_OpenFPGA_openfpga_flow_openfpga_yosys_techlib_openfpga_adders_sim.v
1506_CHISEL3-PROJECTS_Chapter_01_COMB_myMux_MyMux.v
15072_OpenFPGA_openfpga_flow_tasks_basic_tests_no_time_stamp_device_1x1_golden_outputs_no_time_stamp_fpga_defines.v
15073_OpenFPGA_openfpga_flow_tasks_basic_tests_no_time_stamp_device_1x1_golden_outputs_no_time_stamp_sub_module_wires.v
15075_OpenFPGA_openfpga_flow_tasks_basic_tests_no_time_stamp_device_4x4_golden_outputs_no_time_stamp_fpga_defines.v
15076_OpenFPGA_openfpga_flow_tasks_basic_tests_no_time_stamp_device_4x4_golden_outputs_no_time_stamp_sub_module_wires.v
15078_OpenFPGA_openfpga_flow_tasks_basic_tests_no_time_stamp_dump_waveform_golden_outputs_no_time_stamp_fpga_defines.v
15079_OpenFPGA_openfpga_flow_tasks_basic_tests_no_time_stamp_dump_waveform_golden_outputs_no_time_stamp_sub_module_wires.v
1507_CHISEL3-PROJECTS_Chapter_01_COMB_myMux_MyMuxWhen.v
15081_OpenFPGA_openfpga_flow_tasks_basic_tests_no_time_stamp_no_cout_in_gsb_golden_outputs_no_time_stamp_fpga_defines.v
15083_OpenFPGA_openfpga_flow_tasks_basic_tests_no_time_stamp_no_cout_in_gsb_golden_outputs_no_time_stamp_sub_module_wires.v
15084_OpenFPGA_openfpga_flow_tasks_template_tasks_fabric_netlist_gen_template_micro_benchmark_and2_and2.v
15085_OpenFPGA_openfpga_flow_tasks_template_tasks_fabric_verification_template_micro_benchmark_and2_and2.v
15086_OpenFPGA_openfpga_flow_tasks_template_tasks_fabric_verification_template_micro_benchmark_mult8_mult8.v
15087_OpenFPGA_vtr_ODIN_II_FULL_REGRESSION_TESTS_CRC33_D264.v
1508_CHISEL3-PROJECTS_Chapter_01_COMB_myMux_myMuxParameterized.v
1509_CHISEL3-PROJECTS_Chapter_01_COMB_myMux_myWhenAbs.v
15109_OpenFPGA_vtr_ODIN_II_REGRESSION_TESTS_BENCHMARKS_BUGS_file_two.v
1510_CHISEL3-PROJECTS_Chapter_01_COMB_myMux_myWhenAbsNew.v
15114_OpenFPGA_vtr_ODIN_II_REGRESSION_TESTS_BENCHMARKS_FULL_BENCHMARKS_CRC33_D264.v
1511_CHISEL3-PROJECTS_Chapter_01_COMB_signedConversion_signedConversion.v
1512_CHISEL3-PROJECTS_Chapter_01_COMB_xorComb_xorClass.v
1513_CHISEL3-PROJECTS_Chapter_02_COMB_CMPLX_FunctionExample_HardwareModuleWithFunctions.v
15145_OpenFPGA_vtr_ODIN_II_REGRESSION_TESTS_BENCHMARKS_MICROBENCHMARKS_bm_DL_2_1_mux.v
15149_OpenFPGA_vtr_ODIN_II_REGRESSION_TESTS_BENCHMARKS_MICROBENCHMARKS_bm_DL_4_1_mux.v
1514_CHISEL3-PROJECTS_Chapter_02_COMB_CMPLX_fp16_FloatingPointMultiplier.v
15158_OpenFPGA_vtr_ODIN_II_REGRESSION_TESTS_BENCHMARKS_MICROBENCHMARKS_bm_DL_four_bit_adder_continuous_assign.v
1515_CHISEL3-PROJECTS_Chapter_02_COMB_CMPLX_fp32_ManAddClass.v
15168_OpenFPGA_vtr_ODIN_II_REGRESSION_TESTS_BENCHMARKS_SYNTAX_BENCHMARKS_define_syntax.v
1516_CHISEL3-PROJECTS_Chapter_02_COMB_CMPLX_fp32_NormalizeClass.v
15172_OpenFPGA_vtr_ODIN_II_REGRESSION_TESTS_BENCHMARKS_SYNTAX_BENCHMARKS_timescale_syntax.v
1517_CHISEL3-PROJECTS_Chapter_02_COMB_CMPLX_fp32_fp32Class.v
1518_CHISEL3-PROJECTS_Chapter_04_Memories_MemoriesExample_RomModule.v
15192_OpenFPGA_vtr_vtr_flow_benchmarks_verilog_multi_consumer_multi_consumer.v
1519_CHISEL3-PROJECTS_Chapter_06_Accelerator_FP_OPS_FP8_ADD.v
15203_OpenFPGA_vtr_vtr_flow_benchmarks_verilog_single_inv_single_inv.v
1520_CHISEL3-PROJECTS_Chapter_06_Accelerator_FP_OPS_FP8_MUL.v
15214_OpenFPGA_vtr_vtr_flow_benchmarks_verilog_wide_inv_wide_inv.v
15219_OpenFPGA_vtr_vtr_flow_tasks_func_test_circuit_run-official_vpr_4_4_8_8_40_x5_y5.xml_multi_consumer.v_multi_consumer.v
1521_CHISEL3-PROJECTS_Chapter_06_Accelerator_FP_OPS_FxP8_ADD.v
15221_OpenFPGA_vtr_vtr_flow_tasks_func_test_circuit_run-official_vpr_4_4_8_8_40_x5_y5.xml_single_inv.v_single_inv.v
15223_OpenFPGA_vtr_vtr_flow_tasks_func_test_circuit_run-official_vpr_4_4_8_8_40_x5_y5.xml_wide_inv.v_wide_inv.v
15227_OpenFPGA_vtr_vtr_flow_tasks_func_test_circuit_run-official_vpr_4_6_8_8_80_x25_y25.xml_multi_consumer.v_multi_consumer.v
15229_OpenFPGA_vtr_vtr_flow_tasks_func_test_circuit_run-official_vpr_4_6_8_8_80_x25_y25.xml_single_inv.v_single_inv.v
1522_CHISEL3-PROJECTS_Chapter_06_Accelerator_FP_OPS_FxP8_MUL.v
15231_OpenFPGA_vtr_vtr_flow_tasks_func_test_circuit_run-official_vpr_4_6_8_8_80_x25_y25.xml_wide_inv.v_wide_inv.v
15235_OpenFPGA_vtr_vtr_flow_tasks_func_test_circuit_run-official_vpr_5_8_12_12_120_x10_y10.xml_multi_consumer.v_multi_consumer.v
15237_OpenFPGA_vtr_vtr_flow_tasks_func_test_circuit_run-official_vpr_5_8_12_12_120_x10_y10.xml_single_inv.v_single_inv.v
15239_OpenFPGA_vtr_vtr_flow_tasks_func_test_circuit_run-official_vpr_5_8_12_12_120_x10_y10.xml_wide_inv.v_wide_inv.v
1523_CHISEL3-PROJECTS_Chapter_06_Accelerator_FP_OPS_INT8_ADD.v
15243_OpenFPGA_vtr_vtr_flow_tasks_func_test_circuit_run-official_vpr_6_10_16_16_160_x5_y5.xml_multi_consumer.v_multi_consumer.v
15245_OpenFPGA_vtr_vtr_flow_tasks_func_test_circuit_run-official_vpr_6_10_16_16_160_x5_y5.xml_single_inv.v_single_inv.v
15247_OpenFPGA_vtr_vtr_flow_tasks_func_test_circuit_run-official_vpr_6_10_16_16_160_x5_y5.xml_wide_inv.v_wide_inv.v
1524_CHISEL3-PROJECTS_Chapter_06_Accelerator_FP_OPS_INT8_MUL.v
15252_OpenFPGA_vtr_vtr_flow_tasks_func_test_circuit_run-official_vpr_6_4_10_10_96_x8_y8.xml_multi_consumer.v_multi_consumer.v
15254_OpenFPGA_vtr_vtr_flow_tasks_func_test_circuit_run-official_vpr_6_4_10_10_96_x8_y8.xml_single_inv.v_single_inv.v
15256_OpenFPGA_vtr_vtr_flow_tasks_func_test_circuit_run-official_vpr_6_4_10_10_96_x8_y8.xml_wide_inv.v_wide_inv.v
1525_CHISEL3-PROJECTS_Chapter_06_Accelerator_MAC_generated_ARITH_SIGNED_ADD.v
1526_CHISEL3-PROJECTS_Chapter_06_Accelerator_MAC_generated_ARITH_SIGNED_ADD_W1.v
15275_OpenHT-fpga_ddr_rx_rtl_ddr_rx_bb.v
15276_OpenHT-fpga_ddr_rx_testbench_dut_params.v
15278_OpenHT-fpga_ddr_tx_rtl_ddr_tx_bb.v
15279_OpenHT-fpga_ddr_tx_testbench_dut_params.v
1527_CHISEL3-PROJECTS_Chapter_06_Accelerator_MAC_generated_ARITH_SIGNED_ADD_W16.v
15280_OpenHT-fpga_fifo_in_samples_eval_dut_params.v
15282_OpenHT-fpga_fifo_in_samples_rtl_fifo_in_samples_bb.v
15284_OpenHT-fpga_fifo_in_samples_testbench_dut_params.v
15289_OpenHT-fpga_pll_osc_rtl_pll_osc_bb.v
1528_CHISEL3-PROJECTS_Chapter_06_Accelerator_MAC_generated_ARITH_SIGNED_MUL.v
15290_OpenHT-fpga_pll_osc_testbench_dut_params.v
15298_OpenIC_verilog_rtl_defines.v
15299_OpenIC_verilog_rtl_user_defines.v
1529_CHISEL3-PROJECTS_Chapter_06_Accelerator_SystolicArrayAccelerator_MACUnit.v
1530_CHISEL3-PROJECTS_Chapter_06_Accelerator_SystolicArrayAccelerator_SignedAdder.v
15311_OpenIRV_SW_FPGA_OIRV0901_src_hdl_DIP_axis_frame_averager.v
1531_CHISEL3-PROJECTS_Chapter_06_Accelerator_SystolicArrayAccelerator_SignedMultiplier.v
1532_CHISEL3-PROJECTS_Chapter_06_Accelerator_SystolicArrayV2_FP16Add.v
15330_OpenIRV_SW_FPGA_OIRV0901_src_hdl_USB_UVC_i2c_interconnect.v
15336_OpenIRV_SW_FPGA_OIRV0901_src_hdl_common_m_axis_stub.v
15339_OpenIRV_SW_FPGA_OIRV0901_src_hdl_common_s_axis_stub.v
1533_CHISEL3-PROJECTS_Chapter_06_Accelerator_SystolicArrayV2_FP16AdderExtended.v
15341_OpenIRV_SW_FPGA_OIRV0901_src_hdl_gpio_gpio_concat.v
1534_CHISEL3-PROJECTS_Chapter_06_Accelerator_SystolicArrayV2_FP16Multiplier.v
15362_OpenIRV_SW_FPGA_OIRVBOOT_src_hdl_GPIO_gpio_concat.v
15369_OpenIRV_SW_FPGA_OIRVBOOT_src_hdl_common_m_axis_stub.v
15372_OpenIRV_SW_FPGA_OIRVBOOT_src_hdl_common_s_axis_stub.v
15390_OpenPBKDF2_KDA_v_bsg_test_node_client.v
15405_OpenPBKDF2_common_v_manycore_bsg_manycore_1x1_pkg.v
15410_OpenPBKDF2_common_v_manycore_vanilla_bean_float_parameters.v
15411_OpenPBKDF2_common_v_manycore_vanilla_bean_parameters.v
15412_OpenPBKDF2_common_v_packaging_bsg_iopad_macros.v
15413_OpenPBKDF2_common_v_packaging_bsg_iopad_mapping.v
15414_OpenPBKDF2_common_v_packaging_bsg_iopads.v
15415_OpenPBKDF2_common_v_packaging_bsg_pinout.v
15496_OpenSpike_openlane_src_u_b_memory_controler.v
15506_OpenSpike_verilog-workbench_src_u_b_memory_controler.v
15508_PASC_rtl_core_axi_defines.v
15510_PASC_rtl_core_config.v
15516_PCI2Nano-PCB_pci2nano.v
15529_PCI2Nano-RTL_nios_nios_synthesis_submodules_nios_nios2_qsys_0_oci_test_bench.v
15533_PDP-1_src_BRAM_DUAL_PORT_CLOCK_bb.v
15535_PDP-1_src_BRAM_TEST_bb.v
15542_PDP-1_src_RAM_TESTER_bb.v
15547_PDP-1_src_core_PDP-1_definitions.v
15557_PDP-1_src_data_fifo_bb.v
15559_PDP-1_src_fifo_video_bb.v
15561_PDP-1_src_linebuf_bb.v
15563_PDP-1_src_pdp1_main_ram_mon_bb.v
15565_PDP-1_src_pdp1_vga_rowbuffer_bb.v
15569_PDP-1_src_rendram_bb.v
15571_PDP-1_src_serial_fifo_bb.v
15573_PDP-1_src_spram_bb.v
15575_PDP-1_src_taperam_bb.v
15581_PLI_TDC_for_CAN_hardware_intel_cyclone_3_adder.v
15589_PLI_TDC_for_CAN_hardware_intel_cyclone_5_adder.v
15617_PWM-Robotic-Arm_robotic_arm_schematics_add26_bb.v
15619_PWM-Robotic-Arm_robotic_arm_schematics_cnt8_bb.v
15621_PWM-Robotic-Arm_robotic_arm_schematics_cnt_eight_bb.v
15623_PWM-Robotic-Arm_robotic_arm_schematics_cnt_store_bb.v
15625_PWM-Robotic-Arm_robotic_arm_schematics_comp4_bb.v
15627_PWM-Robotic-Arm_robotic_arm_schematics_comp_2sec_bb.v
15629_PWM-Robotic-Arm_robotic_arm_schematics_comp_4sec_bb.v
15631_PWM-Robotic-Arm_robotic_arm_schematics_comp_6sec_bb.v
15633_PWM-Robotic-Arm_robotic_arm_schematics_comp_8sec_bb.v
15635_PWM-Robotic-Arm_robotic_arm_schematics_comp_9sec_bb.v
15637_PWM-Robotic-Arm_robotic_arm_schematics_const_180Deg_bb.v
15639_PWM-Robotic-Arm_robotic_arm_schematics_const_90_deg_bb.v
15641_PWM-Robotic-Arm_robotic_arm_schematics_const_closeGrip_bb.v
15643_PWM-Robotic-Arm_robotic_arm_schematics_const_openGrip_bb.v
15645_PWM-Robotic-Arm_robotic_arm_schematics_const_wristUp_bb.v
15647_PWM-Robotic-Arm_robotic_arm_schematics_counter1_bb.v
15649_PWM-Robotic-Arm_robotic_arm_schematics_mult_15Increments_bb.v
15651_PWM-Robotic-Arm_robotic_arm_schematics_mult_increment1_bb.v
15653_PWM-Robotic-Arm_robotic_arm_schematics_mux3_bb.v
15655_PWM-Robotic-Arm_robotic_arm_schematics_mux_store_bb.v
15657_PWM-Robotic-Arm_robotic_arm_schematics_subFrom90_bb.v
1567_CNN-FPGA_src_Mult.v
1568_CNN-FPGA_src_Relu.v
15723_Piccolo_builds_RV32ACDFIMSU_Piccolo_iverilog_Verilog_RTL_mkSoC_Map.v
15752_Piccolo_builds_RV32ACDFIMSU_Piccolo_verilator_Verilog_RTL_mkSoC_Map.v
15777_Piccolo_builds_RV32ACIMU_Piccolo_iverilog_Verilog_RTL_mkSoC_Map.v
15801_Piccolo_builds_RV32ACIMU_Piccolo_verilator_Verilog_RTL_mkSoC_Map.v
15829_Piccolo_builds_RV64ACDFIMSU_Piccolo_iverilog_Verilog_RTL_mkSoC_Map.v
15858_Piccolo_builds_RV64ACDFIMSU_Piccolo_verilator_Verilog_RTL_mkSoC_Map.v
15883_Piccolo_builds_RV64ACIMU_Piccolo_iverilog_Verilog_RTL_mkSoC_Map.v
15907_Piccolo_builds_RV64ACIMU_Piccolo_verilator_Verilog_RTL_mkSoC_Map.v
15934_Piccolo_src_SSITH_P1_Verilog_RTL_mkSoC_Map.v
15937_Piccolo_src_SSITH_P1_xilinx_ip_hdl_ASSIGN1.v
15946_Piccolo_src_SSITH_P1_xilinx_ip_hdl_SyncWire.v
15972_Piccolo_src_SSITH_P1_xilinx_ip_hdl_mkSoC_Map.v
15997_Posit-HDL-Arithmetic_Posit-Adder_add_N.v
15998_Posit-HDL-Arithmetic_Posit-Adder_add_mantovf.v
16000_Posit-HDL-Arithmetic_Posit-Adder_sub_N.v
16013_Principles_of_Computer_Organization_Experiment_1_adder_adder.v
16019_Principles_of_Computer_Organization_Experiment_3_regfile_adder.v
16029_Project_Template_verilog_rtl_defines.v
16030_Project_Template_verilog_rtl_user_defines.v
16031_Quafu_cpu_rtl_core_defines.v
16033_Quafu_cpu_rtl_core_wb_conmax_defines.v
16034_Quafu_cpu_rtl_perips_gpio_defines.v
16036_Quafu_cpu_rtl_perips_ram_ip_bb.v
16038_Quafu_cpu_rtl_perips_rom_ip_bb.v
16039_Quafu_cpu_rtl_perips_timescale.v
16040_Quafu_cpu_rtl_perips_uart_defines.v
16054_RDF-2019_benchmarks_iwls05_opencores_ac97_ctrl_ac97_defines.v
16055_RDF-2019_benchmarks_iwls05_opencores_aes_core_timescale.v
16081_RDF-2019_benchmarks_iwls05_opencores_ethernet_eth_defines.v
16082_RDF-2019_benchmarks_iwls05_opencores_ethernet_timescale.v
16087_RDF-2019_benchmarks_iwls05_opencores_i2c_i2c_master_defines.v
16088_RDF-2019_benchmarks_iwls05_opencores_i2c_timescale.v
16089_RDF-2019_benchmarks_iwls05_opencores_mem_ctrl_mc_defines.v
16090_RDF-2019_benchmarks_iwls05_opencores_pci_bus_commands.v
161_100DaysRTL_Day070-ClockEdgeDetector_clk_edge_detector.v
16115_RDF-2019_benchmarks_iwls05_opencores_pci_pci_user_constants.v
16117_RDF-2019_benchmarks_iwls05_opencores_pci_timescale.v
16118_RDF-2019_benchmarks_iwls05_opencores_sasc_timescale.v
16121_RDF-2019_benchmarks_iwls05_opencores_spi_spi_defines.v
16122_RDF-2019_benchmarks_iwls05_opencores_spi_timescale.v
16123_RDF-2019_benchmarks_iwls05_opencores_ss_pcm_timescale.v
16129_RDF-2019_benchmarks_iwls05_opencores_systemcaes_timescale.v
16145_RDF-2019_benchmarks_iwls05_opencores_usb_funct_usbf_defines.v
16146_RDF-2019_benchmarks_iwls05_opencores_usb_phy_timescale.v
16147_RDF-2019_benchmarks_iwls05_opencores_vga_lcd_timescale.v
16150_RDF-2019_benchmarks_iwls05_opencores_vga_lcd_vga_defines.v
16155_RDF-2019_benchmarks_iwls05_opencores_wb_conmax_wb_conmax_defines.v
16156_RDF-2019_benchmarks_iwls05_opencores_wb_dma_wb_dma_defines.v
16157_RDF-2019_benchmarks_test_ac97_ctrl_ac97_defines.v
16170_RDF-2019_benchmarks_test_i2c_i2c_master_defines.v
16171_RDF-2019_benchmarks_test_i2c_timescale.v
16178_RDF-2019_bin_synth_yosys-abc_share_yosys_anlogic_cells_sim.v
16182_RDF-2019_bin_synth_yosys-abc_share_yosys_ecp5_cells_bb.v
16215_RDF-2019_bin_synth_yosys-abc_share_yosys_xilinx_brams_bb.v
16220_RDF-2019_bin_synth_yosys-abc_share_yosys_xilinx_lut_map.v
16221_RDF-2019_techlibs_nangate45_NangateOpenCellLibrary.blackbox.v
16233_RISC-Computer-Design_busEncoder.v
16244_RISC-SPM_Multiplexer_3ch.v
16245_RISC-SPM_Multiplexer_5ch.v
16261_RISC-V_ADD_4.v
16264_RISC-V_Branch_comp.v
16284_RISC-V_mux.v
16325_RISCV_Piccolo_v1_Verilogsim_verilog_mkDCache_Socket.v
16328_RISCV_Piccolo_v1_Verilogsim_verilog_mkICache_Socket.v
16374_RISKY_FPGA_bitwise_bitwise.v
16380_RISKY_FPGA_cla_adder_cla_fa.v
16381_RISKY_FPGA_cla_adder_gpc.v
16392_RISKY_FPGA_full_adder_full_adder.v
16394_RISKY_FPGA_half_adder_half_adder.v
16399_RISKY_FPGA_leds_leds.v
16400_RISKY_FPGA_mul_mul.v
16401_RISKY_FPGA_muxes_mux_2.v
16402_RISKY_FPGA_muxes_mux_4.v
16403_RISKY_FPGA_muxes_mux_8.v
16408_RISKY_FPGA_regfile_controller_regfile_controller.v
16412_RISKY_FPGA_shifter_x_bit_shifter.v
16414_RISKY_FPGA_shifter_x_bit_shr.v
16429_RISKY_FPGA_zvn_unit_zvn_unit.v
16430_RISu064_asic_analog_area_analog_area.bb.v
16431_RISu064_asic_caravel_defines.v
16432_RISu064_asic_sky130_ram_sky130_sram_1kbyte_1rw1r_32x256_8.bb.v
16434_RISu064_asic_sky130_ram_sky130_sram_1kbyte_1rw1r_8x1024_8.bb.v
16436_RISu064_asic_sky130_ram_sky130_sram_2kbyte_1rw1r_32x512_8.bb.v
16460_RISu064_rtl_third_party_priority_arbiter.v
1671_CPU_MultiCycle_FSM_NS0.v
1672_CPU_MultiCycle_FSM_NS1.v
1673_CPU_MultiCycle_FSM_NS2.v
1674_CPU_MultiCycle_FSM_NS3.v
1675_CPU_MultiCycle_FSM_States_S0.v
1676_CPU_MultiCycle_FSM_States_S1.v
1677_CPU_MultiCycle_FSM_States_S10.v
1678_CPU_MultiCycle_FSM_States_S11.v
1679_CPU_MultiCycle_FSM_States_S12.v
1680_CPU_MultiCycle_FSM_States_S13.v
1681_CPU_MultiCycle_FSM_States_S14.v
1682_CPU_MultiCycle_FSM_States_S15.v
1683_CPU_MultiCycle_FSM_States_S16.v
1684_CPU_MultiCycle_FSM_States_S2.v
1685_CPU_MultiCycle_FSM_States_S3.v
1686_CPU_MultiCycle_FSM_States_S4.v
1687_CPU_MultiCycle_FSM_States_S5.v
1688_CPU_MultiCycle_FSM_States_S6.v
1689_CPU_MultiCycle_FSM_States_S7.v
1690_CPU_MultiCycle_FSM_States_S8.v
1691_CPU_MultiCycle_FSM_States_S9.v
1696_CPU_Pipelined_Checks_EQ_32.v
1697_CPU_Pipelined_Checks_EQ_5.v
1698_CPU_Pipelined_Checks_NONZERO.v
17294_Reaction-Time-Game_Equals15bit.v
17295_Reaction-Time-Game_FA.v
17296_Reaction-Time-Game_RegisterFile_Decoder3to8.v
17297_Reaction-Time-Game_RegisterFile_Mux8.v
17299_Reaction-Time-Game_RegisterFile_dffCustom.v
17300_Reaction-Time-Game_Rightshift3.v
17301_Reaction-Time-Game_Rightshift4.v
17302_Reaction-Time-Game_Rightshift5.v
17304_Reaction-Time-Game_TFlipFlop.v
17307_Reaction-Time-Game_counter_TFlipFlop.v
17310_Reaction-Time-Game_equals13bit.v
17311_Reaction-Time-Game_half_adder.v
17312_Reaction-Time-Game_mux2to1.v
17313_Reaction-Time-Game_mux4to1.v
17314_Reaction-Time-Game_seven_seg_decoder-enable.v
17315_Reaction-Time-Game_seven_seg_decoder.v
17316_Reaction-Time-Game_seven_seg_decoder_enable.v
17332_Reindeer_cores_Intel_PLL_PLL_bb.v
17335_Reindeer_submodules_PulseRain_MCU_PulseRain_processor_core_source_mul_div_absolute_value.v
1733_Caravel_Test_MLP_verilog_rtl_defines.v
1734_Caravel_Test_MLP_verilog_rtl_user_defines.v
17362_RiftCore_RiftChip_SoC_xilinx_IP_axi_full_Xbar_axi_register_slice_v2_1_21_axic_register_slice.v
17390_RiftCore_RiftChip_riftCore_frontend_preDecode.v
17410_Risco-5_src_core_mux.v
17413_Risco-5_src_peripheral_bus.v
1742_Caravel_user_project_verilog_rtl_defines.v
1743_Caravel_user_project_verilog_rtl_user_defines.v
17441_Riscv-Verilog-Pipelined_Verilog_sources_1_FullAdder.v
17445_Riscv-Verilog-Pipelined_Verilog_sources_1_Mux2x1.v
1744_Caster_rtl_adder_sat.v
17452_Riscv-Verilog-Pipelined_Verilog_sources_1_defines.v
17454_Riscv-Verilog-Pipelined_Verilog_sources_1_nBit_Shift_Left.v
1745_Caster_rtl_adder_sat_8.v
17460_Riscy-SoC_rtl_cpu_defines.v
17461_Riscy-SoC_rtl_cpu_hazard.v
1749_Caster_rtl_clamp_signed.v
17513_Rosebud_fpga_src_lib_Rosebud_rtl_accel_wrap.v
1756_Caster_rtl_rgb2y.v
17661_Rosebud_fpga_src_lib_axis_rtl_ll_axis_bridge.v
17864_SEGAChips_Arbiter_ym6045c.v
17871_SF500_ISE_SF500_rtl_fastram.v
17875_SOFA_ARCH_yosys_techlib_k4_frac_N8_tileable_reset_softadder_register_scan_chain_nonLR_caravel_io_frac_dsp18_skywater130nm_cell_sim.v
17882_SOFA_BENCHMARK_ULPSH_fabric_rtl_src_FFEDataMemoryMux.v
17884_SOFA_BENCHMARK_ULPSH_fabric_rtl_src_SMEMemoryMux.v
17886_SOFA_BENCHMARK_ULPSH_fabric_rtl_src_SensorHubDefines.v
17890_SOFA_BENCHMARK_ULPSH_fabric_rtl_src_hard_macros_ql_Aurora_primitive_macros.v
17894_SOFA_BENCHMARK_ULPSH_fabric_rtl_src_ulpsh_rtl_defines.v
17895_SOFA_BENCHMARK_and2_and2.v
17897_SOFA_BENCHMARK_and2_or2_and2_or2.v
17900_SOFA_BENCHMARK_cavlc_top_rtl_defines.v
17916_SOFA_BENCHMARK_i2c_master_top_rtl_i2c_master_defines.v
17922_SOFA_BENCHMARK_io_tc1_rtl_mux.v
17940_SOFA_BENCHMARK_sdc_controller_rtl_sd_defines.v
17946_SOFA_BENCHMARK_unsigned_mult_80_rtl_unsigned_mult_80.v
1794_ChipLab-5-Card-Draw_verilog_rtl_defines.v
17950_SOFA_FPGA1212_QLSOFA_HD_PNR_FPGA1212_QLSOFA_HD_Verilog_SRC_define_simulation.v
17952_SOFA_FPGA1212_QLSOFA_HD_PNR_FPGA1212_QLSOFA_HD_Verilog_SRC_fpga_defines.v
1795_ChipLab-5-Card-Draw_verilog_rtl_user_defines.v
17979_SOFA_FPGA1212_QLSOFA_HD_PNR_FPGA1212_QLSOFA_HD_Verilog_SRC_sub_module_arch_encoder.v
17982_SOFA_FPGA1212_QLSOFA_HD_PNR_FPGA1212_QLSOFA_HD_Verilog_SRC_sub_module_inv_buf_passgate.v
17983_SOFA_FPGA1212_QLSOFA_HD_PNR_FPGA1212_QLSOFA_HD_Verilog_SRC_sub_module_local_encoder.v
17986_SOFA_FPGA1212_QLSOFA_HD_PNR_FPGA1212_QLSOFA_HD_Verilog_SRC_sub_module_mux_primitives.v
17989_SOFA_FPGA1212_QLSOFA_HD_PNR_FPGA1212_QLSOFA_HD_Verilog_SRC_sub_module_wires.v
17990_SOFA_FPGA1212_QLSOFA_HD_PNR_FPGA1212_QLSOFA_HD_task_micro_benchmark_and.v
18058_SOFA_FPGA1212_SOFA_CHD_PNR_FPGA1212_SOFA_CHD_Verilog_SRC_define_simulation.v
18060_SOFA_FPGA1212_SOFA_CHD_PNR_FPGA1212_SOFA_CHD_Verilog_SRC_fpga_defines.v
18087_SOFA_FPGA1212_SOFA_CHD_PNR_FPGA1212_SOFA_CHD_Verilog_SRC_sub_module_arch_encoder.v
1808_Circuitos-Digitales-II_Tarea02_cmos_cmos_cells_incompleto.v
18092_SOFA_FPGA1212_SOFA_CHD_PNR_FPGA1212_SOFA_CHD_Verilog_SRC_sub_module_inv_buf_passgate.v
18_100DaysRTL_Day006-EvenParityGeneratorandChecker_VerilogCode_even_parity_checker.v
18102_SOFA_FPGA1212_SOFA_CHD_PNR_FPGA1212_SOFA_CHD_Verilog_SRC_sub_module_wires.v
18103_SOFA_FPGA1212_SOFA_CHD_PNR_FPGA1212_SOFA_CHD_task_micro_benchmark_and.v
1813_Circuitos-Digitales-II_prueba_cmos_cells_incompleto.v
18177_SOFA_FPGA1212_SOFA_HD_PNR_FPGA1212_SOFA_HD_Verilog_SRC_define_simulation.v
18179_SOFA_FPGA1212_SOFA_HD_PNR_FPGA1212_SOFA_HD_Verilog_SRC_fpga_defines.v
18205_SOFA_FPGA1212_SOFA_HD_PNR_FPGA1212_SOFA_HD_Verilog_SRC_sub_module_arch_encoder.v
18208_SOFA_FPGA1212_SOFA_HD_PNR_FPGA1212_SOFA_HD_Verilog_SRC_sub_module_inv_buf_passgate.v
18209_SOFA_FPGA1212_SOFA_HD_PNR_FPGA1212_SOFA_HD_Verilog_SRC_sub_module_local_encoder.v
18213_SOFA_FPGA1212_SOFA_HD_PNR_FPGA1212_SOFA_HD_Verilog_SRC_sub_module_wires.v
18214_SOFA_FPGA1212_SOFA_HD_PNR_FPGA1212_SOFA_HD_task_micro_benchmark_and.v
1823_Clock-Domain-Crossing-Synchronizers_AsynchronousFIFO_dft_RTL_2X1_MUX.v
18281_SOFA_FPGA1212_SOFA_PLUS_HD_PNR_FPGA1212_SOFA_PLUS_HD_task_micro_benchmark_and.v
18292_SOFA_HDL_common_skywater_function_verification.v
18293_SOFA_SOFA_A_FPGA88_SOFA_A_FPGA88_SOFA_A_task_micro_benchmark_and.v
18327_SOFA_SOFA_A_FPGA88_SOFA_A_FPGA88_SOFA_A_verilog_SRCLint_sub_module_inv_buf_passgate.v
18331_SOFA_SOFA_A_FPGA88_SOFA_A_FPGA88_SOFA_A_verilog_SRCLint_sub_module_user_defined_templates.v
18332_SOFA_SOFA_A_FPGA88_SOFA_A_FPGA88_SOFA_A_verilog_SRCLint_sub_module_wires.v
18333_SOFA_SOFA_A_FPGA88_SOFA_A_FPGA88_SOFA_A_verilog_SRCOriginal_fpga_defines.v
18338_SOFA_SOFA_A_FPGA88_SOFA_A_FPGA88_SOFA_A_verilog_SRCOriginal_sub_module_arch_encoder.v
18339_SOFA_SOFA_A_FPGA88_SOFA_A_FPGA88_SOFA_A_verilog_SRCOriginal_sub_module_local_encoder.v
18340_SOFA_SOFA_A_FPGA88_SOFA_A_FPGA88_SOFA_A_verilog_SRCOriginal_sub_module_mux_primitives.v
18341_SOFA_SOFA_A_FPGA88_SOFA_A_FPGA88_SOFA_A_verilog_SRCOriginal_sub_module_shift_register_banks.v
18342_SOFA_SOFA_A_FPGA88_SOFA_A_FPGA88_SOFA_A_verilog_SRCOriginal_sub_module_wires.v
18373_SOFA_SOFA_A_FPGA88_SOFA_A_FPGA88_SOFA_A_verilog_SRCSynth_sub_module_inv_buf_passgate.v
18377_SOFA_SOFA_A_FPGA88_SOFA_A_FPGA88_SOFA_A_verilog_SRCSynth_sub_module_user_defined_templates.v
18378_SOFA_SOFA_A_FPGA88_SOFA_A_FPGA88_SOFA_A_verilog_SRCSynth_sub_module_wires.v
1838_Colorlight-FPGA-Projects_src_i5_hdmi_test_pattern_OBUFDS.v
18390_SOFA_SOFA_A_FPGA88_SOFA_A_FPGA88_SOFA_A_verilog_SRC_submodules_const0.v
18391_SOFA_SOFA_A_FPGA88_SOFA_A_FPGA88_SOFA_A_verilog_SRC_submodules_const1.v
18392_SOFA_SOFA_A_FPGA88_SOFA_A_FPGA88_SOFA_A_verilog_SRC_submodules_direct_interc.v
18444_SOFA_SOFA_A_FPGA88_SOFA_A_FPGA88_SOFA_A_verilog_SRC_submodules_sky130_fd_sc_hd__buf_2.v
18445_SOFA_SOFA_A_FPGA88_SOFA_A_FPGA88_SOFA_A_verilog_SRC_submodules_sky130_fd_sc_hd__buf_4.v
18446_SOFA_SOFA_A_FPGA88_SOFA_A_FPGA88_SOFA_A_verilog_SRC_submodules_sky130_fd_sc_hd__dfrtp_1.v
18447_SOFA_SOFA_A_FPGA88_SOFA_A_FPGA88_SOFA_A_verilog_SRC_submodules_sky130_fd_sc_hd__inv_1.v
18448_SOFA_SOFA_A_FPGA88_SOFA_A_FPGA88_SOFA_A_verilog_SRC_submodules_sky130_fd_sc_hd__inv_2.v
18449_SOFA_SOFA_A_FPGA88_SOFA_A_FPGA88_SOFA_A_verilog_SRC_submodules_sky130_fd_sc_hd__mux2_1.v
18450_SOFA_SOFA_A_FPGA88_SOFA_A_FPGA88_SOFA_A_verilog_SRC_submodules_sky130_fd_sc_hd__mux2_1_wrapper.v
18451_SOFA_SOFA_A_FPGA88_SOFA_A_FPGA88_SOFA_A_verilog_SRC_submodules_sky130_fd_sc_hd__or2_1.v
18452_SOFA_SOFA_A_FPGA88_SOFA_A_FPGA88_SOFA_A_verilog_SRC_submodules_sky130_fd_sc_hd__sdfrtp_1.v
18501_SWE450_fpga_Computer_System_synthesis_submodules_Computer_System_SysID.v
18550_SWE450_fpga_Computer_System_synthesis_submodules_altera_customins_master_translator.v
18554_SWE450_fpga_Computer_System_synthesis_submodules_altera_mem_if_hhp_qseq_synth_top.v
18576_SWE450_fpga_Computer_System_synthesis_submodules_altera_up_avalon_reset_from_locked_signal.v
18577_SWE450_fpga_Computer_System_synthesis_submodules_altera_up_avalon_video_dma_ctrl_addr_trans.v
18595_SWE450_fpga_Computer_System_synthesis_submodules_altera_up_video_alpha_blender_simple.v
1861_Computer-Aided-Design_CA1-MaxnetNeuralNetwork_trunk_trunk_src_hdl_multiplier.v
1862_Computer-Aided-Design_CA1-MaxnetNeuralNetwork_trunk_trunk_src_hdl_mux.v
1888_Computer-Aided-Design_CA3-CNN_part1_trunk_trunk_src_hdl_multiplier.v
18963_Sarfraz_TinyTapeout_verilog_rtl_user_defines.v
18975_Sarfraz_TinyTapeout_verilog_rtl_user_module_341497938559631956.v
18976_Sarfraz_TinyTapeout_verilog_rtl_user_module_341497964482527828.v
18977_Sarfraz_TinyTapeout_verilog_rtl_user_module_341497971083313748.v
18978_Sarfraz_TinyTapeout_verilog_rtl_user_module_341617722294010450.v
18981_Sarfraz_TinyTapeout_verilog_rtl_user_module_hamming74.v
1900_Computer-Aided-Design_CA3-CNN_part2_trunk_trunk_fullcode_multiplier.v
19014_SimpleCache_Completed_ram.v
19026_Simple_Processor_src_set.v
19029_Single-Cycle_MIPS_RTL_adder.v
19041_Single-Cycle_MIPS_RTL_shift_left.v
19042_Single-Cycle_MIPS_RTL_shift_pc.v
19043_Single-Cycle_MIPS_RTL_sign_extend.v
19081_SoC-FPGA_USB_RTL_usbf_defs.v
19082_SoC-FPGA_USB_RTL_usbf_device_defs.v
19085_SoC_Automation_IOs_ana.v
19086_SoC_Automation_IOs_di.v
19088_SoC_Automation_IPs_GPIO_GPIO.v
1909_Computer-Aided-Design_CA3-CNN_part2_trunk_trunk_src_hdl_multiplier.v
19_100DaysRTL_Day006-EvenParityGeneratorandChecker_VerilogCode_even_parity_generator.v
19152_SoftMC_hw_boards_ML605_ipcore_dir_riffa_pcie_pipe_lane_v6.v
19153_SoftMC_hw_boards_ML605_ipcore_dir_riffa_pcie_pipe_misc_v6.v
19169_SoftMC_hw_boards_ML605_ipcore_dir_riffa_translation_layer_32.v
1919_Computer-Aided-Design_midtermproject_convolution__cadmidterm_multiplier.v
19205_Software_Hardware_Co-Design_24Spring_240409_e203_e203_genesys2_e203_rtl_e203_core_config.v
19229_Software_Hardware_Co-Design_24Spring_240409_e203_e203_genesys2_e203_rtl_e203_perips_apb_i2c_i2c_master_defines.v
19252_Software_Hardware_Co-Design_24Spring_240409_e203_e203_genesys2_e203_rtl_e203_perips_sirv_aon_porrst.v
19257_Software_Hardware_Co-Design_24Spring_240409_e203_e203_genesys2_e203_rtl_e203_perips_sirv_expl_axi_slv.v
19261_Software_Hardware_Co-Design_24Spring_240409_e203_e203_genesys2_e203_rtl_e203_perips_sirv_jtaggpioport.v
1926_Computer-Architecture-Course-Projects_CA1-LinearRegression_Code_inner_modules_Adder.v
1927_Computer-Architecture-Course-Projects_CA1-LinearRegression_Code_inner_modules_Divide.v
19282_Software_Hardware_Co-Design_24Spring_240423_e203_axi_e203_genesys2_e203_rtl_e203_core_config.v
19306_Software_Hardware_Co-Design_24Spring_240423_e203_axi_e203_genesys2_e203_rtl_e203_perips_apb_i2c_i2c_master_defines.v
1931_Computer-Architecture-Course-Projects_CA1-LinearRegression_Code_inner_modules_Multiplier.v
19329_Software_Hardware_Co-Design_24Spring_240423_e203_axi_e203_genesys2_e203_rtl_e203_perips_sirv_aon_porrst.v
19334_Software_Hardware_Co-Design_24Spring_240423_e203_axi_e203_genesys2_e203_rtl_e203_perips_sirv_expl_axi_slv.v
19338_Software_Hardware_Co-Design_24Spring_240423_e203_axi_e203_genesys2_e203_rtl_e203_perips_sirv_jtaggpioport.v
19369_SortingNetwork_SortingNetwork_verilog_recursive_rtl_bitonic_sorting_recursion.v
1936_Computer-Architecture-Course-Projects_CA2-MIPSSingle-Cycle_Code_src_inner_modules_ALU.v
19370_SortingNetwork_SortingNetwork_verilog_recursive_rtl_bitonic_sorting_recursion_submodule.v
19415_SparkRoad-V_demo_13_EG4S20withM0_M0_IPCore_AT510-MN-80001-r2p0-00rel0_RevC_SMM_M0DS_fpga_top_verilog_fpga_options_defs.v
19439_SparkRoad-V_demo_13_EG4S20withM0_M0_IPCore_AT510-MN-80001-r2p0-00rel0_logical_cmsdk_apb_dualtimers_verilog_cmsdk_apb_dualtimers_defs.v
19440_SparkRoad-V_demo_13_EG4S20withM0_M0_IPCore_AT510-MN-80001-r2p0-00rel0_logical_cmsdk_apb_slave_mux_verilog_cmsdk_apb_slave_mux.v
19443_SparkRoad-V_demo_13_EG4S20withM0_M0_IPCore_AT510-MN-80001-r2p0-00rel0_logical_cmsdk_apb_watchdog_verilog_cmsdk_apb_watchdog_defs.v
19457_SparkRoad-V_demo_13_EG4S20withM0_M0_IPCore_AT510-MN-80001-r2p0-00rel0_logical_models_memories_cmsdk_ahb_memory_models_defs.v
1945_Computer-Architecture-Course-Projects_CA3-MIPSPipeline_src_inner_modules_ALU.v
1946_Computer-Architecture-Course-Projects_CA3-MIPSPipeline_src_inner_modules_Adder.v
19471_SparkRoad-V_demo_13_EG4S20withM0_M0_IPCore_AT510-MN-80001-r2p0-00rel0_smm_common_verilog_cxapbasyncbridge_verilog_cxapbasyncbridge_cdc_comb_and.v
19472_SparkRoad-V_demo_13_EG4S20withM0_M0_IPCore_AT510-MN-80001-r2p0-00rel0_smm_common_verilog_cxapbasyncbridge_verilog_cxapbasyncbridge_cdc_corrupt.v
19473_SparkRoad-V_demo_13_EG4S20withM0_M0_IPCore_AT510-MN-80001-r2p0-00rel0_smm_common_verilog_cxapbasyncbridge_verilog_cxapbasyncbridge_cdc_corrupt_gry.v
19476_SparkRoad-V_demo_13_EG4S20withM0_M0_IPCore_AT510-MN-80001-r2p0-00rel0_smm_common_verilog_cxapbasyncbridge_verilog_cxapbasyncbridge_cdc_random.v
1947_Computer-Architecture-Course-Projects_CA3-MIPSPipeline_src_inner_modules_Equal.v
19490_SparkRoad-V_demo_13_EG4S20withM0_M0_IPCore_AT510-MN-80001-r2p0-00rel0_smm_common_verilog_fpga_fpga_sys_bus_mux.v
19493_SparkRoad-V_demo_13_EG4S20withM0_M0_IPCore_AT510-MN-80001-r2p0-00rel0_smm_common_verilog_pl022_ssp_verilog_SspDefs.v
19494_SparkRoad-V_demo_13_EG4S20withM0_M0_IPCore_AT510-MN-80001-r2p0-00rel0_smm_common_verilog_pl022_ssp_verilog_SspIntGen.v
19496_SparkRoad-V_demo_13_EG4S20withM0_M0_IPCore_AT510-MN-80001-r2p0-00rel0_smm_common_verilog_pl022_ssp_verilog_SspRevAnd.v
19522_SparkRoad-V_demo_13_EG4S20withM0_M0_IPCore_AT510-MN-80001-r2p0-00rel0_systems_fpga_testbench_verilog_arduino_shield_defs.v
19524_SparkRoad-V_demo_13_EG4S20withM0_M0_IPCore_AT510-MN-80001-r2p0-00rel0_systems_fpga_testbench_verilog_scc_tb.v
19533_SparkRoad-V_demo_13_EG4S20withM0_M0_prj_RTL_cmsdk_ahb_memory_models_defs.v
19536_SparkRoad-V_demo_13_EG4S20withM0_M0_prj_RTL_cmsdk_apb_slave_mux.v
1953_Computer-Architecture-Course-Projects_CA3-MIPSPipeline_src_inner_modules_shl2.v
19542_SparkRoad-V_demo_13_EG4S20withM0_M0_prj_RTL_fpga_options_defs.v
1955_Computer-Architecture-Course-Projects_CA4-Multi-Cycle_src_src_inner_modules_ALU.v
19572_SparkRoad-V_demo_1_SwitchLED_sources_rtl_switch_led.v
1961_Computer-Architecture-Lab_adder.v
19690_SparkRoad-V_demo_v_5_6_13_EG4S20withM0_M0_IPCore_AT510-MN-80001-r2p0-00rel0_RevC_SMM_M0DS_fpga_top_verilog_fpga_options_defs.v
1969_Computer-Architecture-Lab_mux.v
19714_SparkRoad-V_demo_v_5_6_13_EG4S20withM0_M0_IPCore_AT510-MN-80001-r2p0-00rel0_logical_cmsdk_apb_dualtimers_verilog_cmsdk_apb_dualtimers_defs.v
19715_SparkRoad-V_demo_v_5_6_13_EG4S20withM0_M0_IPCore_AT510-MN-80001-r2p0-00rel0_logical_cmsdk_apb_slave_mux_verilog_cmsdk_apb_slave_mux.v
19718_SparkRoad-V_demo_v_5_6_13_EG4S20withM0_M0_IPCore_AT510-MN-80001-r2p0-00rel0_logical_cmsdk_apb_watchdog_verilog_cmsdk_apb_watchdog_defs.v
19732_SparkRoad-V_demo_v_5_6_13_EG4S20withM0_M0_IPCore_AT510-MN-80001-r2p0-00rel0_logical_models_memories_cmsdk_ahb_memory_models_defs.v
19746_SparkRoad-V_demo_v_5_6_13_EG4S20withM0_M0_IPCore_AT510-MN-80001-r2p0-00rel0_smm_common_verilog_cxapbasyncbridge_verilog_cxapbasyncbridge_cdc_comb_and.v
19747_SparkRoad-V_demo_v_5_6_13_EG4S20withM0_M0_IPCore_AT510-MN-80001-r2p0-00rel0_smm_common_verilog_cxapbasyncbridge_verilog_cxapbasyncbridge_cdc_corrupt.v
19748_SparkRoad-V_demo_v_5_6_13_EG4S20withM0_M0_IPCore_AT510-MN-80001-r2p0-00rel0_smm_common_verilog_cxapbasyncbridge_verilog_cxapbasyncbridge_cdc_corrupt_gry.v
19751_SparkRoad-V_demo_v_5_6_13_EG4S20withM0_M0_IPCore_AT510-MN-80001-r2p0-00rel0_smm_common_verilog_cxapbasyncbridge_verilog_cxapbasyncbridge_cdc_random.v
19765_SparkRoad-V_demo_v_5_6_13_EG4S20withM0_M0_IPCore_AT510-MN-80001-r2p0-00rel0_smm_common_verilog_fpga_fpga_sys_bus_mux.v
19768_SparkRoad-V_demo_v_5_6_13_EG4S20withM0_M0_IPCore_AT510-MN-80001-r2p0-00rel0_smm_common_verilog_pl022_ssp_verilog_SspDefs.v
19769_SparkRoad-V_demo_v_5_6_13_EG4S20withM0_M0_IPCore_AT510-MN-80001-r2p0-00rel0_smm_common_verilog_pl022_ssp_verilog_SspIntGen.v
19771_SparkRoad-V_demo_v_5_6_13_EG4S20withM0_M0_IPCore_AT510-MN-80001-r2p0-00rel0_smm_common_verilog_pl022_ssp_verilog_SspRevAnd.v
19798_SparkRoad-V_demo_v_5_6_13_EG4S20withM0_M0_IPCore_AT510-MN-80001-r2p0-00rel0_systems_fpga_testbench_verilog_arduino_shield_defs.v
19800_SparkRoad-V_demo_v_5_6_13_EG4S20withM0_M0_IPCore_AT510-MN-80001-r2p0-00rel0_systems_fpga_testbench_verilog_scc_tb.v
19809_SparkRoad-V_demo_v_5_6_13_EG4S20withM0_M0_prj_RTL_cmsdk_ahb_memory_models_defs.v
19812_SparkRoad-V_demo_v_5_6_13_EG4S20withM0_M0_prj_RTL_cmsdk_apb_slave_mux.v
19818_SparkRoad-V_demo_v_5_6_13_EG4S20withM0_M0_prj_RTL_fpga_options_defs.v
19842_SparkRoad-V_demo_v_5_6_1_SwitchLED_sources_rtl_switch_led.v
1984_Computer-Architecture-Task-2_Attempt_Chapter4_defines.v
1985_Computer-Architecture-Task-2_Attempt_Chapter5_defines.v
19883_SparrowRV_rtl_config.v
19890_SparrowRV_rtl_perips_sm3_sm3_cmprss_ceil_comb.v
1991_Computer-Architecture-Task-2_CodeLibrary_OpenMIPS_Chapter13_gpio_gpio_defines.v
1993_Computer-Architecture-Task-2_CodeLibrary_OpenMIPS_Chapter13_sdram_controller_sdrc_define.v
1997_Computer-Architecture-Task-2_CodeLibrary_OpenMIPS_Chapter13_uart_timescale.v
1998_Computer-Architecture-Task-2_CodeLibrary_OpenMIPS_Chapter13_uart_uart_defines.v
19990_TRISC-Processor_twoto1mux.v
1999_Computer-Architecture-Task-2_CodeLibrary_OpenMIPS_Chapter13_wb_conmax_wb_conmax_defines.v
2002_Computer-Architecture-Task-2_CodeLibrary_OpenMIPS_Chapter14_openmips_min_sopc_gpio_defines.v
2004_Computer-Architecture-Task-2_CodeLibrary_OpenMIPS_Chapter14_openmips_min_sopc_sdrc_define.v
2006_Computer-Architecture-Task-2_CodeLibrary_OpenMIPS_Chapter14_openmips_min_sopc_timescale.v
2007_Computer-Architecture-Task-2_CodeLibrary_OpenMIPS_Chapter14_openmips_min_sopc_uart_defines.v
2009_Computer-Architecture-Task-2_CodeLibrary_OpenMIPS_Chapter14_openmips_min_sopc_wb_conmax_defines.v
2015_Computer-Architecture-Task-2_CodeLibrary_OpenMIPS_Chapter4_defines.v
2016_Computer-Architecture-Task-2_CodeLibrary_OpenMIPS_Chapter5_1_defines.v
2017_Computer-Architecture-Task-2_CodeLibrary_OpenMIPS_Chapter5_2_defines.v
2018_Computer-Architecture-Task-2_CodeLibrary_OpenMIPS_Chapter6_defines.v
2019_Computer-Architecture-Task-2_CodeLibrary_OpenMIPS_Chapter7_1_defines.v
2020_Computer-Architecture-Task-2_CodeLibrary_OpenMIPS_Chapter7_2_defines.v
2021_Computer-Architecture-Task-2_CodeLibrary_OpenMIPS_Chapter8_defines.v
2022_Computer-Architecture-Task-2_CodeLibrary_OpenMIPS_Chapter9_1_defines.v
2023_Computer-Architecture-Task-2_CodeLibrary_OpenMIPS_Chapter9_2_defines.v
20248_TT07-ANN_src_project.v
2024_Computer-Architecture-Task-2_CodeLibrary_OpenMIPS_Chapter9_3_defines.v
2025_Computer-Architecture-Task-2_CodeLibrary_OpenMIPS_Chpater7_3_defines.v
2026_Computer-Architecture-Task-2_Source_CPU_defines.v
20313_ThymesisFlow_board_support_packages_ad9v3_verilog_cfg_tieoffs.v
20325_ThymesisFlow_dlx_ocx_dlx_crc.v
20370_TinyFPGA-B-Series_bootloader_verilog_usb_fs_tx_mux.v
20373_TinyFPGA-B-Series_icecube2_template_verilog_TinyFPGA_B.v
20380_Toaplan2_cores_pipibibs_build_id.v
20399_Toaplan2_cores_pipibibs_modules_jtframe_hdl_cpu_8051_dummy_8051.v
20401_Toaplan2_cores_pipibibs_modules_jtframe_hdl_cpu_j68_j68_addsub_32.v
20423_Toaplan2_cores_pipibibs_modules_jtframe_hdl_cpu_mc6502_MC6502Accumulator.v
20427_Toaplan2_cores_pipibibs_modules_jtframe_hdl_cpu_mc6502_MC6502Shifter.v
20514_Toaplan2_cores_pipibibs_modules_jtframe_target_mister_hps_io.v
20614_Toaplan2_cores_snowbro2_build_id.v
20678_Toaplan2_cores_snowbro2_modules_jtframe_hdl_cpu_8051_dummy_8051.v
20680_Toaplan2_cores_snowbro2_modules_jtframe_hdl_cpu_j68_j68_addsub_32.v
20702_Toaplan2_cores_snowbro2_modules_jtframe_hdl_cpu_mc6502_MC6502Accumulator.v
20706_Toaplan2_cores_snowbro2_modules_jtframe_hdl_cpu_mc6502_MC6502Shifter.v
2070_Computer-Organization-and-Architecture_ForTraining_Modelsim_Workspace_FullAdder_FullAdder.v
20793_Toaplan2_cores_snowbro2_modules_jtframe_target_mister_hps_io.v
2084_Computer-Organization-and-Architecture_ForTraining_QuartusPrime_Workspace_FullAdder_FullAdder.v
20857_Toaplan2_cores_tekipaki_build_id.v
20876_Toaplan2_cores_tekipaki_modules_jtframe_hdl_cpu_8051_dummy_8051.v
20878_Toaplan2_cores_tekipaki_modules_jtframe_hdl_cpu_j68_j68_addsub_32.v
20900_Toaplan2_cores_tekipaki_modules_jtframe_hdl_cpu_mc6502_MC6502Accumulator.v
20904_Toaplan2_cores_tekipaki_modules_jtframe_hdl_cpu_mc6502_MC6502Shifter.v
2095_ComputerArchitectureLab_1_VerilogSourceCode_1_CPUCore_src_HarzardUnit.v
20991_Toaplan2_cores_tekipaki_modules_jtframe_target_mister_hps_io.v
2099_ComputerArchitectureLab_1_VerilogSourceCode_1_CPUCore_src_NPC_Generator.v
2100_ComputerArchitectureLab_1_VerilogSourceCode_1_CPUCore_src_Parameters.v
21091_Toaplan2_cores_truxton2_build_id.v
21155_Toaplan2_cores_truxton2_modules_jtframe_hdl_cpu_8051_dummy_8051.v
21157_Toaplan2_cores_truxton2_modules_jtframe_hdl_cpu_j68_j68_addsub_32.v
21179_Toaplan2_cores_truxton2_modules_jtframe_hdl_cpu_mc6502_MC6502Accumulator.v
21183_Toaplan2_cores_truxton2_modules_jtframe_hdl_cpu_mc6502_MC6502Shifter.v
2122_ComputerArchitectureLab_6_branch_prediction_cpu_rtl_Parameters.v
21270_Toaplan2_cores_truxton2_modules_jtframe_target_mister_hps_io.v
2134_ComputerArchitectureLab_7_VerilogSourceCode_Complete_Version_Parameters.v
21351_UACJ-MIE-Array-multiplier_src_project.v
21354_UACJ-MIE-Wallace_src_project.v
21357_UACJ-MIE-booth4_src_project.v
21362_UART-Transmitter-and-Receiver-with-Verilog_Eight_Bit_Parity_Checker.v
21363_UART-Transmitter-and-Receiver-with-Verilog_Eight_Bit_Parity_Checker_testbench.v
21371_UHDM-integration-tests_tests_AluOps_dut.v
21372_UHDM-integration-tests_tests_CellNamedLikeModule_dut.v
21375_UHDM-integration-tests_tests_OneArithShift_dut.v
21376_UHDM-integration-tests_tests_OneCast_dut.v
21377_UHDM-integration-tests_tests_OneConcat_dut.v
21378_UHDM-integration-tests_tests_OneInside_dut.v
21379_UHDM-integration-tests_tests_OneReplicate_dut.v
21380_UHDM-integration-tests_tests_OneShift_dut.v
21381_UHDM-integration-tests_tests_OneSysFunc_dut.v
21382_UHDM-integration-tests_tests_PackageCast_dut.v
21384_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_1_to_n_tagged.json_dut.v
21385_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_1_to_n_tagged.json_gold.v
21386_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_abs.json_dut.v
21387_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_abs.json_gold.v
21388_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_adder_cin.json_dut.v
21389_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_adder_cin.json_gold.v
21390_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_adder_ripple_carry.json_dut.v
21391_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_adder_ripple_carry.json_gold.v
21392_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_and.json_dut.v
21393_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_and.json_gold.v
21394_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_arb_fixed.json_dut.v
21398_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_array_reverse.json_dut.v
21405_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_buf.json_dut.v
21407_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_buf_ctrl.json_dut.v
21408_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_buf_ctrl.json_gold.v
2140_CortexM0_SoC_Task_Task2_rtl_AHBlite_Decoder.v
21411_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_cache_decode.json_dut.v
21412_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_cache_decode.json_gold.v
21425_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_clkbuf.json_dut.v
21427_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_compare_and_swap.json_dut.v
21428_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_compare_and_swap.json_gold.v
21430_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_concentrate_static.json_gold.v
21453_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_crossbar_o_by_i.json_dut.v
21457_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_decode.json_dut.v
21458_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_decode.json_gold.v
21459_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_decode_with_v.json_dut.v
21460_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_decode_with_v.json_gold.v
21479_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_expand_bitmask.json_dut.v
2147_CortexM0_SoC_Task_Task3_GPIO_rtl_AHBlite_Decoder.v
21480_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_expand_bitmask.json_gold.v
21489_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_flatten_2D_array.json_dut.v
21491_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_flow_convert.json_dut.v
21495_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_fpu_classify.json_dut.v
21499_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_fpu_preprocess.json_dut.v
21509_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_fsb_murn_gateway.json_dut.v
21513_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_fsb_node_level_shift_fsb_domain.json_dut.v
21514_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_fsb_node_level_shift_fsb_domain.json_gold.v
21515_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_fsb_node_level_shift_node_domain.json_dut.v
21516_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_fsb_node_level_shift_node_domain.json_gold.v
21518_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_gray_to_binary.json_gold.v
21519_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_hash_bank.json_dut.v
21521_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_hash_bank_reverse.json_dut.v
21525_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_inv.json_dut.v
21526_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_inv.json_gold.v
21529_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_less_than.json_dut.v
21530_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_less_than.json_gold.v
21532_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_level_shift_up_down_sink.json_gold.v
21534_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_level_shift_up_down_source.json_gold.v
21543_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_lru_pseudo_tree_decode.json_dut.v
21544_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_lru_pseudo_tree_decode.json_gold.v
21545_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_make_2D_array.json_dut.v
21547_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_mul_array.json_dut.v
21551_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_mul_synth.json_dut.v
21552_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_mul_synth.json_gold.v
21553_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_mux.json_dut.v
21560_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_mux_butterfly.json_gold.v
21561_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_mux_one_hot.json_dut.v
21564_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_mux_segmented.json_gold.v
21567_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_nand.json_dut.v
21568_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_nand.json_gold.v
21569_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_nor2.json_dut.v
2156_CortexM0_SoC_Task_Task3_WaterLight_rtl_AHBlite_Decoder.v
21570_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_nor2.json_gold.v
21571_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_nor3.json_dut.v
21572_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_nor3.json_gold.v
21577_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_permute_box.json_dut.v
21585_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_reduce.json_dut.v
21586_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_reduce.json_gold.v
21587_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_reduce_segmented.json_dut.v
21588_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_reduce_segmented.json_gold.v
21591_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_rotate_right.json_dut.v
21592_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_rotate_right.json_gold.v
21604_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_scan.json_gold.v
21605_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_scatter_gather.json_dut.v
21612_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_swap.json_gold.v
21617_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_tiehi.json_dut.v
21619_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_tielo.json_dut.v
21621_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_transpose.json_dut.v
21627_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_xnor.json_dut.v
21628_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_xnor.json_gold.v
21629_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_xor.json_dut.v
21630_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_xor.json_gold.v
21635_UHDM-integration-tests_tests_serv-minimal_src_serv_1.1.0_rtl_serv_ctrl.v
2166_CortexM0_SoC_Task_Task4_key_rtl_AHBlite_Decoder.v
21694_UW-EE437-SP24_verilog_rtl_user_defines.v
21736_Uranus_src_cpu_core_define_bus.v
21737_Uranus_src_cpu_core_define_cp0.v
21738_Uranus_src_cpu_core_define_exception.v
21739_Uranus_src_cpu_core_define_funct.v
21740_Uranus_src_cpu_core_define_opcode.v
21741_Uranus_src_cpu_core_define_regimm.v
21742_Uranus_src_cpu_core_define_segpos.v
21747_Uranus_src_cpu_debug.v
21749_Uranus_src_cpu_mmu_TLB.v
21779_VLSI-2025_verilog_rtl_celcius.v
2177_CortexM0_SoC_Task_old_version_Task1_rtl_AHBlite_Decoder.v
21791_VLSIPROJECT_verilog_rtl_defines.v
21792_VLSIPROJECT_verilog_rtl_user_defines.v
21805_Veri-Simple_FullAdder_fulladder.v
21807_Veri-Simple_FullSubtractor_fullSubtractor.v
21811_Veri-Simple_SomeCircuit_circuit.v
2184_CortexM0_SoC_Task_old_version_Task2_rtl_AHBlite_Decoder.v
21855_Verilog-Examples_halfadder_halfadder1_top.v
21857_Verilog-Examples_halfadder_halfadder2_top.v
21859_Verilog-Examples_halfadder_halfadder3_top.v
21861_Verilog-Examples_halfadder_halfadder4_top.v
21863_Verilog-Examples_halfadder_halfadder5_top.v
21865_Verilog-Examples_halfadder_halfadder6_top.v
21867_Verilog-Examples_halfadder_halfadder7_top.v
21868_Verilog-Examples_halfadder_halfadder8_top.v
21869_Verilog-Examples_minimal_minimal1_top.v
21873_Verilog-Examples_minimal_minimal3_top.v
21916_Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA_verilog_imp_fifo_big_bb.v
21918_Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA_verilog_imp_pll_bb.v
21920_Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA_verilog_imp_pll_for_disp_bb.v
21924_Verilog-Harvard-CPU_01.Single-cycleCPU_opcodes.v
21927_Verilog-Harvard-CPU_02.Multi-cycleCPU_ROM.v
21928_Verilog-Harvard-CPU_02.Multi-cycleCPU_constants.v
21929_Verilog-Harvard-CPU_02.Multi-cycleCPU_opcodes.v
21932_Verilog-Harvard-CPU_03.PipelinedCPU_opcodes.v
21935_Verilog-Harvard-CPU_04.DataForwardingCPU_opcodes.v
21938_Verilog-Harvard-CPU_05.2-SatBranchPredictionCPU_opcodes.v
21941_Verilog-Harvard-CPU_06.TournamentPredictionCPU_opcodes.v
21944_Verilog-Harvard-CPU_07.2-cycleMemoryCPU_opcodes.v
21949_Verilog-Harvard-CPU_08.HarvardArchCachedCPU_opcodes.v
2194_CortexM0_SoC_Task_old_version_Task3_rtl_AHBlite_Decoder.v
21955_Verilog-Harvard-CPU_09.SimpleDMACPU_opcodes.v
21961_Verilog-Harvard-CPU_10.Cycle-stealingDMACPU_opcodes.v
21962_Verilog-Projects_Project1–IntroductiontoXilinx_half_adder.v
21964_Verilog-Projects_Project2–CombinationalLogic_dec_4_to_16_dec_4_to_16.v
21966_Verilog-Projects_Project2–CombinationalLogic_four_bit_look_ahead_adder_four_bit_adder_EC.v
21968_Verilog-Projects_Project2–CombinationalLogic_four_bit_ripple_adder_four_bit_adder.v
21970_Verilog-Projects_Project2–CombinationalLogic_full_adder_full_adder.v
21972_Verilog-Projects_Project2–CombinationalLogic_mux_four_to_one_mux_four_to_one.v
21974_Verilog-Projects_Project2–CombinationalLogic_priority_encoder_priority_encoder.v
21976_Verilog-Projects_Project2–CombinationalLogic_three_bit_comparator_three_bit_comparator.v
21987_Verilog-Projects_Project4-64-BitAdder_behavioral_adder_64_behavioral_full_adder_64.v
21997_VerilogDocGen_data_verilog_eval_human__2012_q2b.v
21999_VerilogDocGen_data_verilog_eval_human__7420.v
22000_VerilogDocGen_data_verilog_eval_human__7458.v
22001_VerilogDocGen_data_verilog_eval_human__wire.v
22008_VerilogDocGen_data_verilog_eval_human_andgate.v
22011_VerilogDocGen_data_verilog_eval_human_bugs_mux2.v
22012_VerilogDocGen_data_verilog_eval_human_circuit1.v
22013_VerilogDocGen_data_verilog_eval_human_circuit2.v
22014_VerilogDocGen_data_verilog_eval_human_circuit3.v
22015_VerilogDocGen_data_verilog_eval_human_circuit4.v
22018_VerilogDocGen_data_verilog_eval_human_ece241_2013_q2.v
22019_VerilogDocGen_data_verilog_eval_human_ece241_2014_q1c.v
22020_VerilogDocGen_data_verilog_eval_human_ece241_2014_q3.v
22021_VerilogDocGen_data_verilog_eval_human_fadd.v
22023_VerilogDocGen_data_verilog_eval_human_fsm3onehot.v
22025_VerilogDocGen_data_verilog_eval_human_gates.v
22026_VerilogDocGen_data_verilog_eval_human_gates100.v
22027_VerilogDocGen_data_verilog_eval_human_gates4.v
22028_VerilogDocGen_data_verilog_eval_human_gatesv.v
22029_VerilogDocGen_data_verilog_eval_human_gatesv100.v
22030_VerilogDocGen_data_verilog_eval_human_hadd.v
22031_VerilogDocGen_data_verilog_eval_human_kmap1.v
22032_VerilogDocGen_data_verilog_eval_human_kmap2.v
22034_VerilogDocGen_data_verilog_eval_human_m2014_q4e.v
22035_VerilogDocGen_data_verilog_eval_human_m2014_q4f.v
22036_VerilogDocGen_data_verilog_eval_human_m2014_q4g.v
22037_VerilogDocGen_data_verilog_eval_human_m2014_q4h.v
22038_VerilogDocGen_data_verilog_eval_human_m2014_q4i.v
22039_VerilogDocGen_data_verilog_eval_human_m2014_q4j.v
22040_VerilogDocGen_data_verilog_eval_human_m2014_q6c.v
22041_VerilogDocGen_data_verilog_eval_human_mt2015_eq2.v
22042_VerilogDocGen_data_verilog_eval_human_mt2015_q4.v
22043_VerilogDocGen_data_verilog_eval_human_mt2015_q4a.v
22044_VerilogDocGen_data_verilog_eval_human_mt2015_q4b.v
22045_VerilogDocGen_data_verilog_eval_human_mux256to1.v
22046_VerilogDocGen_data_verilog_eval_human_mux256to1v.v
22047_VerilogDocGen_data_verilog_eval_human_mux2to1.v
22048_VerilogDocGen_data_verilog_eval_human_mux2to1v.v
22050_VerilogDocGen_data_verilog_eval_human_norgate.v
22051_VerilogDocGen_data_verilog_eval_human_notgate.v
22052_VerilogDocGen_data_verilog_eval_human_popcount3.v
22053_VerilogDocGen_data_verilog_eval_human_reduction.v
22054_VerilogDocGen_data_verilog_eval_human_review2015_fsmonehot.v
22055_VerilogDocGen_data_verilog_eval_human_ringer.v
22056_VerilogDocGen_data_verilog_eval_human_step_one.v
22057_VerilogDocGen_data_verilog_eval_human_thermostat.v
22058_VerilogDocGen_data_verilog_eval_human_truthtable1.v
22059_VerilogDocGen_data_verilog_eval_human_vector0.v
22060_VerilogDocGen_data_verilog_eval_human_vector1.v
22062_VerilogDocGen_data_verilog_eval_human_vector2.v
22063_VerilogDocGen_data_verilog_eval_human_vector3.v
22064_VerilogDocGen_data_verilog_eval_human_vector4.v
22065_VerilogDocGen_data_verilog_eval_human_vector5.v
22066_VerilogDocGen_data_verilog_eval_human_vectorgates.v
22068_VerilogDocGen_data_verilog_eval_human_wire4.v
22069_VerilogDocGen_data_verilog_eval_human_wire_decl.v
22070_VerilogDocGen_data_verilog_eval_human_xnorgate.v
22071_VerilogDocGen_data_verilog_eval_human_zero.v
22099_Verilog_codes_1x4_demux_mux1x4.v
2209_CortexM0_SoC_Task_old_version_Task4_rtl_AHBlite_Decoder.v
22_100DaysRTL_Day007-HalfAdderFullAdder_VerilogCode_full_adder.v
22101_Verilog_codes_2x1_mux_mux_2x1.v
22107_Verilog_codes_4x1_mux_mux4x1.v
22113_Verilog_codes_AddersandSubtractors_Full_sub_full_sub.v
22116_Verilog_codes_AddersandSubtractors_full_half_h_full_adder.v
22124_Verilog_codes_CodeConverters_bintogrey_bintogrey.v
22130_Verilog_codes_Decoder_Decoder.v
22132_Verilog_codes_Decoders_de_4x16u2x4.v
22134_Verilog_codes_Encoder_encoder.v
22153_Verilog_codes_Full_adder_full_adder.v
22154_Verilog_codes_Full_adder_h_full_adder.v
22157_Verilog_codes_Full_sub_full_sub.v
22160_Verilog_codes_Half_subtractor_half_subtractor.v
22165_Verilog_codes_Labs_lab1_q2.v
22166_Verilog_codes_Labs_lab1_q3.v
22170_Verilog_codes_Labs_lab2_q1.v
22172_Verilog_codes_Labs_lab2_q2.v
22176_Verilog_codes_Labs_lab4_ll1.v
22178_Verilog_codes_Labs_lab5_lt1.v
22179_Verilog_codes_Labs_lab5_lt2.v
22182_Verilog_codes_Labs_lab6_de3to8_de3to8.v
22184_Verilog_codes_Labs_lab6_decoder3to8_enable_de3to8.v
22195_Verilog_codes_LogicFunctions_logicfunctions.v
22211_Verilog_codes_Solution2x2_mat.v
22213_Verilog_codes_full_half_h_full_adder.v
2221_CortexM0_SoC_Task_old_version_Task5_rtl_AHBlite_Decoder.v
22251_Verilog_codes_test_matrix.v
22261_Verilog_comparator_4bit_dataflow.v
22262_Verilog_comparator_4bit_dataflow2.v
22271_Verilog_d_latch_dataflow.v
22273_Verilog_decoder_dataflow.v
22277_Verilog_encoder_dataflow.v
22282_Verilog_full_adder_4bit_dataflow.v
22286_Verilog_full_adder_dataflow.v
22288_Verilog_full_adder_tb.v
22294_Verilog_multiplexer_dataflow.v
22295_Verilog_multiplexer_dataflow1.v
22296_Verilog_multiplexer_dataflow2.v
22317_Verilog_study_boolean_eqn_be.v
22319_Verilog_study_cbc_1_cb1.v
22321_Verilog_study_combinational_circuit_cb.v
22331_Verilog_study_decoder_2_4_d24.v
22340_Verilog_study_exmp3_4bitDownCntr_subOne.v
22344_Verilog_study_exmp4_4bitSyncMeth_subOne.v
22354_VexRiscvSoftcoreContest2018_hardware_synthesis_igloo2PerfCreative_libero_component_Actel_DirectCore_CoreResetP_7.1.100_coreparameters.v
22357_VexRiscvSoftcoreContest2018_hardware_synthesis_igloo2PerfCreative_libero_component_Actel_SgCore_OSC_2.0.101_osc_comps.v
22358_VexRiscvSoftcoreContest2018_hardware_synthesis_igloo2PerfCreative_libero_component_Actel_SgCore_OSC_2.0.101_osc_comps_pre.v
22377_Vision-FPGA-SoM_SoM_RTL_vision_synth_source_impl_1_dpram512x8_rtl_dpram512x8_bb.v
22378_Vision-FPGA-SoM_SoM_RTL_vision_synth_source_impl_1_dpram512x8_testbench_dut_params.v
22388_VossII_IDVII_src_fl_verilog_test.v
2239_CortexM0_SoC_Task_old_version_Task6_rtl_AHBlite_Decoder.v
22420_VossII_ckt_examples_or1200_hp_trunk_ise_ise_cm2_or1200_defines.v
22421_VossII_ckt_examples_or1200_hp_trunk_ise_ise_cm2_top_or1200_defines.v
22422_VossII_ckt_examples_or1200_hp_trunk_ise_ise_cm3_or1200_defines.v
22423_VossII_ckt_examples_or1200_hp_trunk_ise_ise_cm3_top_or1200_defines.v
22424_VossII_ckt_examples_or1200_hp_trunk_ise_ise_cm4_or1200_defines.v
22425_VossII_ckt_examples_or1200_hp_trunk_ise_ise_cm4_top_or1200_defines.v
22426_VossII_ckt_examples_or1200_hp_trunk_ise_ise_orig_or1200_defines.v
22427_VossII_ckt_examples_or1200_hp_trunk_rtl_or1200_defines.v
22428_VossII_ckt_examples_or1200_hp_trunk_rtl_rtl_orig_verilog_or1200_defines.v
22469_VossII_ckt_examples_or1200_hp_trunk_rtl_timescale.v
22503_VossII_src_bin_fl_bugs_mux2.v
22504_VossII_src_bin_fl_bugs_mux4.v
22529_VossII_tutorials_August_24_2020_session_2_or1200_hp_or1200_defines.v
22541_WS2812_Interfacing_outflow_WS2812_Protocol_template.v
22546_Xilinx-Serial-Miner_sources_hdl_sha-256-functions.v
22562_XilinxUnisimLibrary_verilog_src_unisims_BUFG_GT_SYNC.v
22605_XilinxUnisimLibrary_verilog_src_unisims_FRAME_ECCE4.v
22606_XilinxUnisimLibrary_verilog_src_unisims_GND.v
226_100DaysRTL_Day099-ErrorDetectionandCorrectionusingHammingCodeTechnique_CODE_hamming_decoder.v
2266_Cosmos-OpenSSD_Source_Predefined_Project_OpenSSD2_4Ch4Way_pcores_sync_ch_ctl_bl16_v1_00_a_hdl_verilog_partial_FFM_gate.v
22689_XilinxUnisimLibrary_verilog_src_unisims_MASTER_JTAG.v
2270_CreativEval_h2vFiles_assets_IP-Netlist-toy_C432_c432-BE280_topModule.v
227_100DaysRTL_Day099-ErrorDetectionandCorrectionusingHammingCodeTechnique_CODE_hamming_encoder.v
22789_XilinxUnisimLibrary_verilog_src_unisims_VCC.v
22812_ad_hdl_fusesoc_src_intel_ad_data_in.v
22813_ad_hdl_fusesoc_src_intel_ad_data_out.v
22826_adder_four_bit_verilog_rtl_defines.v
22827_adder_four_bit_verilog_rtl_user_defines.v
22835_adder_verilog_rtl_defines.v
22836_adder_verilog_rtl_user_defines.v
22916_aib-phy-hardware_aib_lib_aibcr3_lib_rtl_aibcr3_2to4dec.v
22917_aib-phy-hardware_aib_lib_aibcr3_lib_rtl_aibcr3_aliasd.v
22918_aib-phy-hardware_aib_lib_aibcr3_lib_rtl_aibcr3_aliasv.v
22919_aib-phy-hardware_aib_lib_aibcr3_lib_rtl_aibcr3_anaio_esd.v
22925_aib-phy-hardware_aib_lib_aibcr3_lib_rtl_aibcr3_clkmux2.v
22935_aib-phy-hardware_aib_lib_aibcr3_lib_rtl_aibcr3_data_buf.v
22953_aib-phy-hardware_aib_lib_aibcr3_lib_rtl_aibcr3_dll_gry2thm64.v
22961_aib-phy-hardware_aib_lib_aibcr3_lib_rtl_aibcr3_esd.v
22966_aib-phy-hardware_aib_lib_aibcr3_lib_rtl_aibcr3_inv_split_align.v
22980_aib-phy-hardware_aib_lib_aibcr3_lib_rtl_aibcr3_nd2d0_custom.v
22981_aib-phy-hardware_aib_lib_aibcr3_lib_rtl_aibcr3_opio_esd.v
22982_aib-phy-hardware_aib_lib_aibcr3_lib_rtl_aibcr3_preclkbuf.v
22984_aib-phy-hardware_aib_lib_aibcr3_lib_rtl_aibcr3_rambit_buf.v
22985_aib-phy-hardware_aib_lib_aibcr3_lib_rtl_aibcr3_red_clkmux2.v
22987_aib-phy-hardware_aib_lib_aibcr3_lib_rtl_aibcr3_red_custom_dig.v
22988_aib-phy-hardware_aib_lib_aibcr3_lib_rtl_aibcr3_red_custom_dig2.v
22990_aib-phy-hardware_aib_lib_aibcr3_lib_rtl_aibcr3_rxdat_mimic.v
22993_aib-phy-hardware_aib_lib_aibcr3_lib_rtl_aibcr3_scan_iomux.v
22994_aib-phy-hardware_aib_lib_aibcr3_lib_rtl_aibcr3_signal_buf.v
22998_aib-phy-hardware_aib_lib_aibcr3_lib_rtl_aibcr3_str_ioload.v
23006_aib-phy-hardware_aib_lib_aibcr3_lib_rtl_aibcr3_triinv_dig.v
23008_aib-phy-hardware_aib_lib_aibcr3_lib_rtl_aibcr3_txdat_mimic.v
23015_aib-phy-hardware_aib_lib_aibcr3aux_lib_rtl_aibcr3_clkbuf.v
23030_aib-phy-hardware_aib_lib_aibcr3aux_lib_rtl_aibcr3aux_osc_clkmux.v
23039_aib-phy-hardware_aib_lib_aibcr3aux_lib_rtl_aibcr3aux_osc_lsbuf.v
23073_aib-phy-hardware_aib_lib_c3aibadapt_rtl_c3aibadapt_avmm_c3aibadapt_hwcfg_dec.v
23077_aib-phy-hardware_aib_lib_c3aibadapt_rtl_c3aibadapt_cmn_c3aibadapt_cmn_clkand2.v
23080_aib-phy-hardware_aib_lib_c3aibadapt_rtl_c3aibadapt_cmn_c3aibadapt_cmn_clkinv.v
23082_aib-phy-hardware_aib_lib_c3aibadapt_rtl_c3aibadapt_cmn_c3aibadapt_cmn_clkmux2_cell.v
23096_aib-phy-hardware_aib_lib_c3aibadapt_rtl_c3aibadapt_cmn_c3aibadapt_cmn_parity_gen.v
23099_aib-phy-hardware_aib_lib_c3aibadapt_rtl_c3aibadapt_rxchnl_c3aibadapt_rx_dprio.v
23_100DaysRTL_Day007-HalfAdderFullAdder_VerilogCode_half_adder.v
23102_aib-phy-hardware_aib_lib_c3aibadapt_rtl_c3aibadapt_rxchnl_c3aibadapt_rxasync_direct.v
23137_aib-phy-hardware_aib_lib_c3aibadapt_rtl_c3aibadapt_txchnl_c3aibadapt_tx_dprio.v
23140_aib-phy-hardware_aib_lib_c3aibadapt_rtl_c3aibadapt_txchnl_c3aibadapt_txasync_direct.v
23157_aib-phy-hardware_aib_lib_c3dfx_rtl_tap_dbg_test_defines.v
23160_aib-phy-hardware_maib_rtl_aibnd_lib_rtl_block_function_aibnd_2to4dec.v
23161_aib-phy-hardware_maib_rtl_aibnd_lib_rtl_block_function_aibnd_aliasd.v
23162_aib-phy-hardware_maib_rtl_aibnd_lib_rtl_block_function_aibnd_aliasv.v
23170_aib-phy-hardware_maib_rtl_aibnd_lib_rtl_block_function_aibnd_clkbuf.v
23171_aib-phy-hardware_maib_rtl_aibnd_lib_rtl_block_function_aibnd_clkmux2.v
23183_aib-phy-hardware_maib_rtl_aibnd_lib_rtl_block_function_aibnd_d8xsesdd1.v
23184_aib-phy-hardware_maib_rtl_aibnd_lib_rtl_block_function_aibnd_d8xsesdd2.v
23185_aib-phy-hardware_maib_rtl_aibnd_lib_rtl_block_function_aibnd_data_buf.v
23187_aib-phy-hardware_maib_rtl_aibnd_lib_rtl_block_function_aibnd_dcc_4b_b2tc.v
23191_aib-phy-hardware_maib_rtl_aibnd_lib_rtl_block_function_aibnd_dcc_5b_b2tc_x1.v
23199_aib-phy-hardware_maib_rtl_aibnd_lib_rtl_block_function_aibnd_dcc_dly_inv.v
23203_aib-phy-hardware_maib_rtl_aibnd_lib_rtl_block_function_aibnd_dcc_fine_dly_x1.v
23206_aib-phy-hardware_maib_rtl_aibnd_lib_rtl_block_function_aibnd_dcc_mux.v
23215_aib-phy-hardware_maib_rtl_aibnd_lib_rtl_block_function_aibnd_fine_dly_inv.v
23216_aib-phy-hardware_maib_rtl_aibnd_lib_rtl_block_function_aibnd_fine_dly_x1.v
23219_aib-phy-hardware_maib_rtl_aibnd_lib_rtl_block_function_aibnd_inv.v
23220_aib-phy-hardware_maib_rtl_aibnd_lib_rtl_block_function_aibnd_inv_split_align.v
23225_aib-phy-hardware_maib_rtl_aibnd_lib_rtl_block_function_aibnd_nand2.v
23228_aib-phy-hardware_maib_rtl_aibnd_lib_rtl_block_function_aibnd_nor2.v
23229_aib-phy-hardware_maib_rtl_aibnd_lib_rtl_block_function_aibnd_preclkbuf.v
23231_aib-phy-hardware_maib_rtl_aibnd_lib_rtl_block_function_aibnd_rambit_buf.v
23232_aib-phy-hardware_maib_rtl_aibnd_lib_rtl_block_function_aibnd_red_clkmux2.v
23234_aib-phy-hardware_maib_rtl_aibnd_lib_rtl_block_function_aibnd_red_custom_dig.v
23238_aib-phy-hardware_maib_rtl_aibnd_lib_rtl_block_function_aibnd_rxdat_mimic.v
23241_aib-phy-hardware_maib_rtl_aibnd_lib_rtl_block_function_aibnd_signal_buf.v
23247_aib-phy-hardware_maib_rtl_aibnd_lib_rtl_block_function_aibnd_str_ioload.v
23248_aib-phy-hardware_maib_rtl_aibnd_lib_rtl_block_function_aibnd_str_preclkbuf.v
23252_aib-phy-hardware_maib_rtl_aibnd_lib_rtl_block_function_aibnd_triinv_dig_str.v
23253_aib-phy-hardware_maib_rtl_aibnd_lib_rtl_block_function_aibnd_txanlg.v
23254_aib-phy-hardware_maib_rtl_aibnd_lib_rtl_block_function_aibnd_txdat_mimic.v
23258_aib-phy-hardware_maib_rtl_aibndpnr_lib_rtl_block_function_aibndpnr_define.v
23261_aib-phy-hardware_maib_rtl_aibndpnr_lib_rtl_block_function_aibndpnr_dll_atech_clkmux.v
23271_aib-phy-hardware_maib_rtl_cdclib_rtl_block_function_cdclib_bintogray.v
23272_aib-phy-hardware_maib_rtl_cdclib_rtl_block_function_cdclib_bintogray_inc2.v
23273_aib-phy-hardware_maib_rtl_cdclib_rtl_block_function_cdclib_bintogray_inc8.v
23278_aib-phy-hardware_maib_rtl_cdclib_rtl_block_function_cdclib_graytobin_inc2.v
23301_aib-phy-hardware_maib_rtl_cfg_shared_rtl_block_function_cfg_cmn_clk_mux.v
23318_aib-phy-hardware_maib_rtl_cfg_shared_rtl_block_function_cfg_dprio_readdata_mux_mod.v
23319_aib-phy-hardware_maib_rtl_cfg_shared_rtl_block_function_cfg_dprio_readdata_sel.v
23330_aib-phy-hardware_maib_rtl_hdpldadapt_rtl_hdpldadapt_avmm_hdpldadapt_avmm1_dprio_mapping.v
23347_aib-phy-hardware_maib_rtl_hdpldadapt_rtl_hdpldadapt_cmn_hdpldadapt_cmn_clkand2.v
23352_aib-phy-hardware_maib_rtl_hdpldadapt_rtl_hdpldadapt_cmn_hdpldadapt_cmn_clkinv.v
23354_aib-phy-hardware_maib_rtl_hdpldadapt_rtl_hdpldadapt_cmn_hdpldadapt_cmn_clkmux2_cell.v
23355_aib-phy-hardware_maib_rtl_hdpldadapt_rtl_hdpldadapt_cmn_hdpldadapt_cmn_clkor2.v
23368_aib-phy-hardware_maib_rtl_hdpldadapt_rtl_hdpldadapt_cmn_hdpldadapt_cmn_parity_gen.v
23372_aib-phy-hardware_maib_rtl_hdpldadapt_rtl_hdpldadapt_rx_chnl_hdpldadapt_rx_async_direct.v
234_100DaysofRTL_Day002-StructralModeling_logic_gates.v
23420_aib-phy-hardware_maib_rtl_hdpldadapt_rtl_hdpldadapt_tx_chnl_hdpldadapt_tx_async_direct.v
23435_aib-phy-hardware_maib_rtl_hdpldadapt_rtl_hdpldadapt_tx_chnl_hdpldadapt_tx_datapath_word_mark.v
23439_aib-phy-hardware_maib_rtl_io_common_custom_rtl_block_function_io_clk_wkup.v
23447_aib-phy-hardware_maib_rtl_io_common_custom_rtl_block_function_io_cmos_nand_x64_decode.v
2344_CreativEval_h2vFiles_assets_IP-RTL-toy_adder4bit_adder4bit_1_topModule.v
23496_aib-phy-hardware_maib_rtl_soc_std_macro_rtl_block_function_i14socnd_altr_hps_and.v
23498_aib-phy-hardware_maib_rtl_soc_std_macro_rtl_block_function_i14socnd_altr_hps_bitsync.v
23499_aib-phy-hardware_maib_rtl_soc_std_macro_rtl_block_function_i14socnd_altr_hps_bitsync4.v
23501_aib-phy-hardware_maib_rtl_soc_std_macro_rtl_block_function_i14socnd_altr_hps_buf.v
23502_aib-phy-hardware_maib_rtl_soc_std_macro_rtl_block_function_i14socnd_altr_hps_ckand.v
23503_aib-phy-hardware_maib_rtl_soc_std_macro_rtl_block_function_i14socnd_altr_hps_ckand_gate.v
23504_aib-phy-hardware_maib_rtl_soc_std_macro_rtl_block_function_i14socnd_altr_hps_ckbuf.v
23505_aib-phy-hardware_maib_rtl_soc_std_macro_rtl_block_function_i14socnd_altr_hps_ckinv.v
23506_aib-phy-hardware_maib_rtl_soc_std_macro_rtl_block_function_i14socnd_altr_hps_ckmux21.v
23507_aib-phy-hardware_maib_rtl_soc_std_macro_rtl_block_function_i14socnd_altr_hps_ckmux32to1.v
23508_aib-phy-hardware_maib_rtl_soc_std_macro_rtl_block_function_i14socnd_altr_hps_ckmux41.v
23509_aib-phy-hardware_maib_rtl_soc_std_macro_rtl_block_function_i14socnd_altr_hps_cknand.v
23510_aib-phy-hardware_maib_rtl_soc_std_macro_rtl_block_function_i14socnd_altr_hps_cknor.v
23511_aib-phy-hardware_maib_rtl_soc_std_macro_rtl_block_function_i14socnd_altr_hps_ckor.v
23512_aib-phy-hardware_maib_rtl_soc_std_macro_rtl_block_function_i14socnd_altr_hps_ckor_gate.v
23513_aib-phy-hardware_maib_rtl_soc_std_macro_rtl_block_function_i14socnd_altr_hps_clkgate.v
23514_aib-phy-hardware_maib_rtl_soc_std_macro_rtl_block_function_i14socnd_altr_hps_clkgate_or.v
23523_aib-phy-hardware_maib_rtl_soc_std_macro_rtl_block_function_i14socnd_altr_hps_gtieh.v
23524_aib-phy-hardware_maib_rtl_soc_std_macro_rtl_block_function_i14socnd_altr_hps_gtiel.v
23525_aib-phy-hardware_maib_rtl_soc_std_macro_rtl_block_function_i14socnd_altr_hps_interface_register.v
23526_aib-phy-hardware_maib_rtl_soc_std_macro_rtl_block_function_i14socnd_altr_hps_latch.v
23527_aib-phy-hardware_maib_rtl_soc_std_macro_rtl_block_function_i14socnd_altr_hps_mux21.v
23528_aib-phy-hardware_maib_rtl_soc_std_macro_rtl_block_function_i14socnd_altr_hps_mux41.v
23529_aib-phy-hardware_maib_rtl_soc_std_macro_rtl_block_function_i14socnd_altr_hps_nand3.v
23530_aib-phy-hardware_maib_rtl_soc_std_macro_rtl_block_function_i14socnd_altr_hps_nand4.v
23531_aib-phy-hardware_maib_rtl_soc_std_macro_rtl_block_function_i14socnd_altr_hps_nor2.v
23532_aib-phy-hardware_maib_rtl_soc_std_macro_rtl_block_function_i14socnd_altr_hps_nor3.v
23533_aib-phy-hardware_maib_rtl_soc_std_macro_rtl_block_function_i14socnd_altr_hps_or.v
23536_aib-phy-hardware_maib_rtl_soc_std_macro_rtl_block_function_i14socnd_altr_hps_sync_clr.v
23537_aib-phy-hardware_maib_rtl_soc_std_macro_rtl_block_function_i14socnd_altr_hps_t2_register.v
23538_aib-phy-hardware_maib_rtl_soc_std_macro_rtl_block_function_i14socnd_altr_hps_te_clkgate.v
23539_aib-phy-hardware_maib_rtl_soc_std_macro_rtl_block_function_i14socnd_soc_simulation_defines.v
23540_aib-phy-hardware_rtl_aib_aliasd.v
23549_aib-phy-hardware_rtl_aib_mux21.v
23555_aib-phy-hardware_v1.0_rev1_aib_lib_aibcr3_lib_rtl_aibcr3_2to4dec.v
23556_aib-phy-hardware_v1.0_rev1_aib_lib_aibcr3_lib_rtl_aibcr3_aliasd.v
23557_aib-phy-hardware_v1.0_rev1_aib_lib_aibcr3_lib_rtl_aibcr3_aliasv.v
23558_aib-phy-hardware_v1.0_rev1_aib_lib_aibcr3_lib_rtl_aibcr3_anaio_esd.v
2355_CreativEval_h2vFiles_assets_IP-RTL-toy_bcdToseg_bcdToseg_6_topModule.v
23564_aib-phy-hardware_v1.0_rev1_aib_lib_aibcr3_lib_rtl_aibcr3_clkmux2.v
23574_aib-phy-hardware_v1.0_rev1_aib_lib_aibcr3_lib_rtl_aibcr3_data_buf.v
23592_aib-phy-hardware_v1.0_rev1_aib_lib_aibcr3_lib_rtl_aibcr3_dll_gry2thm64.v
2359_CreativEval_h2vFiles_assets_IP-RTL-toy_encoder8to3_encoder8to3_2_topModule.v
23600_aib-phy-hardware_v1.0_rev1_aib_lib_aibcr3_lib_rtl_aibcr3_esd.v
23605_aib-phy-hardware_v1.0_rev1_aib_lib_aibcr3_lib_rtl_aibcr3_inv_split_align.v
23619_aib-phy-hardware_v1.0_rev1_aib_lib_aibcr3_lib_rtl_aibcr3_nd2d0_custom.v
23620_aib-phy-hardware_v1.0_rev1_aib_lib_aibcr3_lib_rtl_aibcr3_opio_esd.v
23621_aib-phy-hardware_v1.0_rev1_aib_lib_aibcr3_lib_rtl_aibcr3_preclkbuf.v
23623_aib-phy-hardware_v1.0_rev1_aib_lib_aibcr3_lib_rtl_aibcr3_rambit_buf.v
23624_aib-phy-hardware_v1.0_rev1_aib_lib_aibcr3_lib_rtl_aibcr3_red_clkmux2.v
23626_aib-phy-hardware_v1.0_rev1_aib_lib_aibcr3_lib_rtl_aibcr3_red_custom_dig.v
23627_aib-phy-hardware_v1.0_rev1_aib_lib_aibcr3_lib_rtl_aibcr3_red_custom_dig2.v
23629_aib-phy-hardware_v1.0_rev1_aib_lib_aibcr3_lib_rtl_aibcr3_rxdat_mimic.v
23632_aib-phy-hardware_v1.0_rev1_aib_lib_aibcr3_lib_rtl_aibcr3_scan_iomux.v
23633_aib-phy-hardware_v1.0_rev1_aib_lib_aibcr3_lib_rtl_aibcr3_signal_buf.v
23637_aib-phy-hardware_v1.0_rev1_aib_lib_aibcr3_lib_rtl_aibcr3_str_ioload.v
2363_CreativEval_h2vFiles_assets_IP-combined_C432_c432-BE280_topModule.v
23645_aib-phy-hardware_v1.0_rev1_aib_lib_aibcr3_lib_rtl_aibcr3_triinv_dig.v
23647_aib-phy-hardware_v1.0_rev1_aib_lib_aibcr3_lib_rtl_aibcr3_txdat_mimic.v
23654_aib-phy-hardware_v1.0_rev1_aib_lib_aibcr3aux_lib_rtl_aibcr3_clkbuf.v
23669_aib-phy-hardware_v1.0_rev1_aib_lib_aibcr3aux_lib_rtl_aibcr3aux_osc_clkmux.v
23678_aib-phy-hardware_v1.0_rev1_aib_lib_aibcr3aux_lib_rtl_aibcr3aux_osc_lsbuf.v
23712_aib-phy-hardware_v1.0_rev1_aib_lib_c3aibadapt_rtl_c3aibadapt_avmm_c3aibadapt_hwcfg_dec.v
23716_aib-phy-hardware_v1.0_rev1_aib_lib_c3aibadapt_rtl_c3aibadapt_cmn_c3aibadapt_cmn_clkand2.v
23719_aib-phy-hardware_v1.0_rev1_aib_lib_c3aibadapt_rtl_c3aibadapt_cmn_c3aibadapt_cmn_clkinv.v
23721_aib-phy-hardware_v1.0_rev1_aib_lib_c3aibadapt_rtl_c3aibadapt_cmn_c3aibadapt_cmn_clkmux2_cell.v
23735_aib-phy-hardware_v1.0_rev1_aib_lib_c3aibadapt_rtl_c3aibadapt_cmn_c3aibadapt_cmn_parity_gen.v
23738_aib-phy-hardware_v1.0_rev1_aib_lib_c3aibadapt_rtl_c3aibadapt_rxchnl_c3aibadapt_rx_dprio.v
23741_aib-phy-hardware_v1.0_rev1_aib_lib_c3aibadapt_rtl_c3aibadapt_rxchnl_c3aibadapt_rxasync_direct.v
23776_aib-phy-hardware_v1.0_rev1_aib_lib_c3aibadapt_rtl_c3aibadapt_txchnl_c3aibadapt_tx_dprio.v
23779_aib-phy-hardware_v1.0_rev1_aib_lib_c3aibadapt_rtl_c3aibadapt_txchnl_c3aibadapt_txasync_direct.v
23796_aib-phy-hardware_v1.0_rev1_aib_lib_c3dfx_rtl_tap_dbg_test_defines.v
23800_aib-phy-hardware_v1.0_rev1_maib_rtl_aibnd_lib_rtl_block_function_aibnd_2to4dec.v
23801_aib-phy-hardware_v1.0_rev1_maib_rtl_aibnd_lib_rtl_block_function_aibnd_aliasd.v
23802_aib-phy-hardware_v1.0_rev1_maib_rtl_aibnd_lib_rtl_block_function_aibnd_aliasv.v
23810_aib-phy-hardware_v1.0_rev1_maib_rtl_aibnd_lib_rtl_block_function_aibnd_clkbuf.v
23811_aib-phy-hardware_v1.0_rev1_maib_rtl_aibnd_lib_rtl_block_function_aibnd_clkmux2.v
23823_aib-phy-hardware_v1.0_rev1_maib_rtl_aibnd_lib_rtl_block_function_aibnd_d8xsesdd1.v
23824_aib-phy-hardware_v1.0_rev1_maib_rtl_aibnd_lib_rtl_block_function_aibnd_d8xsesdd2.v
23825_aib-phy-hardware_v1.0_rev1_maib_rtl_aibnd_lib_rtl_block_function_aibnd_data_buf.v
23827_aib-phy-hardware_v1.0_rev1_maib_rtl_aibnd_lib_rtl_block_function_aibnd_dcc_4b_b2tc.v
23831_aib-phy-hardware_v1.0_rev1_maib_rtl_aibnd_lib_rtl_block_function_aibnd_dcc_5b_b2tc_x1.v
23839_aib-phy-hardware_v1.0_rev1_maib_rtl_aibnd_lib_rtl_block_function_aibnd_dcc_dly_inv.v
23843_aib-phy-hardware_v1.0_rev1_maib_rtl_aibnd_lib_rtl_block_function_aibnd_dcc_fine_dly_x1.v
23846_aib-phy-hardware_v1.0_rev1_maib_rtl_aibnd_lib_rtl_block_function_aibnd_dcc_mux.v
23855_aib-phy-hardware_v1.0_rev1_maib_rtl_aibnd_lib_rtl_block_function_aibnd_fine_dly_inv.v
23856_aib-phy-hardware_v1.0_rev1_maib_rtl_aibnd_lib_rtl_block_function_aibnd_fine_dly_x1.v
23859_aib-phy-hardware_v1.0_rev1_maib_rtl_aibnd_lib_rtl_block_function_aibnd_inv.v
23860_aib-phy-hardware_v1.0_rev1_maib_rtl_aibnd_lib_rtl_block_function_aibnd_inv_split_align.v
23865_aib-phy-hardware_v1.0_rev1_maib_rtl_aibnd_lib_rtl_block_function_aibnd_nand2.v
23868_aib-phy-hardware_v1.0_rev1_maib_rtl_aibnd_lib_rtl_block_function_aibnd_nor2.v
23869_aib-phy-hardware_v1.0_rev1_maib_rtl_aibnd_lib_rtl_block_function_aibnd_preclkbuf.v
23871_aib-phy-hardware_v1.0_rev1_maib_rtl_aibnd_lib_rtl_block_function_aibnd_rambit_buf.v
23872_aib-phy-hardware_v1.0_rev1_maib_rtl_aibnd_lib_rtl_block_function_aibnd_red_clkmux2.v
23874_aib-phy-hardware_v1.0_rev1_maib_rtl_aibnd_lib_rtl_block_function_aibnd_red_custom_dig.v
23878_aib-phy-hardware_v1.0_rev1_maib_rtl_aibnd_lib_rtl_block_function_aibnd_rxdat_mimic.v
23881_aib-phy-hardware_v1.0_rev1_maib_rtl_aibnd_lib_rtl_block_function_aibnd_signal_buf.v
23887_aib-phy-hardware_v1.0_rev1_maib_rtl_aibnd_lib_rtl_block_function_aibnd_str_ioload.v
23888_aib-phy-hardware_v1.0_rev1_maib_rtl_aibnd_lib_rtl_block_function_aibnd_str_preclkbuf.v
23892_aib-phy-hardware_v1.0_rev1_maib_rtl_aibnd_lib_rtl_block_function_aibnd_triinv_dig_str.v
23893_aib-phy-hardware_v1.0_rev1_maib_rtl_aibnd_lib_rtl_block_function_aibnd_txanlg.v
23894_aib-phy-hardware_v1.0_rev1_maib_rtl_aibnd_lib_rtl_block_function_aibnd_txdat_mimic.v
23898_aib-phy-hardware_v1.0_rev1_maib_rtl_aibndpnr_lib_rtl_block_function_aibndpnr_define.v
23901_aib-phy-hardware_v1.0_rev1_maib_rtl_aibndpnr_lib_rtl_block_function_aibndpnr_dll_atech_clkmux.v
23911_aib-phy-hardware_v1.0_rev1_maib_rtl_cdclib_rtl_block_function_cdclib_bintogray.v
23912_aib-phy-hardware_v1.0_rev1_maib_rtl_cdclib_rtl_block_function_cdclib_bintogray_inc2.v
23913_aib-phy-hardware_v1.0_rev1_maib_rtl_cdclib_rtl_block_function_cdclib_bintogray_inc8.v
23918_aib-phy-hardware_v1.0_rev1_maib_rtl_cdclib_rtl_block_function_cdclib_graytobin_inc2.v
23941_aib-phy-hardware_v1.0_rev1_maib_rtl_cfg_shared_rtl_block_function_cfg_cmn_clk_mux.v
23958_aib-phy-hardware_v1.0_rev1_maib_rtl_cfg_shared_rtl_block_function_cfg_dprio_readdata_mux_mod.v
23959_aib-phy-hardware_v1.0_rev1_maib_rtl_cfg_shared_rtl_block_function_cfg_dprio_readdata_sel.v
23970_aib-phy-hardware_v1.0_rev1_maib_rtl_hdpldadapt_rtl_hdpldadapt_avmm_hdpldadapt_avmm1_dprio_mapping.v
23987_aib-phy-hardware_v1.0_rev1_maib_rtl_hdpldadapt_rtl_hdpldadapt_cmn_hdpldadapt_cmn_clkand2.v
23992_aib-phy-hardware_v1.0_rev1_maib_rtl_hdpldadapt_rtl_hdpldadapt_cmn_hdpldadapt_cmn_clkinv.v
23994_aib-phy-hardware_v1.0_rev1_maib_rtl_hdpldadapt_rtl_hdpldadapt_cmn_hdpldadapt_cmn_clkmux2_cell.v
23995_aib-phy-hardware_v1.0_rev1_maib_rtl_hdpldadapt_rtl_hdpldadapt_cmn_hdpldadapt_cmn_clkor2.v
24008_aib-phy-hardware_v1.0_rev1_maib_rtl_hdpldadapt_rtl_hdpldadapt_cmn_hdpldadapt_cmn_parity_gen.v
24012_aib-phy-hardware_v1.0_rev1_maib_rtl_hdpldadapt_rtl_hdpldadapt_rx_chnl_hdpldadapt_rx_async_direct.v
24048_aib-phy-hardware_v1.0_rev1_maib_rtl_hdpldadapt_rtl_hdpldadapt_tx_chnl_hdpldadapt_tx_async_direct.v
24063_aib-phy-hardware_v1.0_rev1_maib_rtl_hdpldadapt_rtl_hdpldadapt_tx_chnl_hdpldadapt_tx_datapath_word_mark.v
24067_aib-phy-hardware_v1.0_rev1_maib_rtl_io_common_custom_rtl_block_function_io_clk_wkup.v
24075_aib-phy-hardware_v1.0_rev1_maib_rtl_io_common_custom_rtl_block_function_io_cmos_nand_x64_decode.v
24124_aib-phy-hardware_v1.0_rev1_maib_rtl_soc_std_macro_rtl_block_function_i14socnd_altr_hps_and.v
24126_aib-phy-hardware_v1.0_rev1_maib_rtl_soc_std_macro_rtl_block_function_i14socnd_altr_hps_bitsync.v
24127_aib-phy-hardware_v1.0_rev1_maib_rtl_soc_std_macro_rtl_block_function_i14socnd_altr_hps_bitsync4.v
24129_aib-phy-hardware_v1.0_rev1_maib_rtl_soc_std_macro_rtl_block_function_i14socnd_altr_hps_buf.v
24130_aib-phy-hardware_v1.0_rev1_maib_rtl_soc_std_macro_rtl_block_function_i14socnd_altr_hps_ckand.v
24131_aib-phy-hardware_v1.0_rev1_maib_rtl_soc_std_macro_rtl_block_function_i14socnd_altr_hps_ckand_gate.v
24132_aib-phy-hardware_v1.0_rev1_maib_rtl_soc_std_macro_rtl_block_function_i14socnd_altr_hps_ckbuf.v
24133_aib-phy-hardware_v1.0_rev1_maib_rtl_soc_std_macro_rtl_block_function_i14socnd_altr_hps_ckinv.v
24134_aib-phy-hardware_v1.0_rev1_maib_rtl_soc_std_macro_rtl_block_function_i14socnd_altr_hps_ckmux21.v
24135_aib-phy-hardware_v1.0_rev1_maib_rtl_soc_std_macro_rtl_block_function_i14socnd_altr_hps_ckmux32to1.v
24136_aib-phy-hardware_v1.0_rev1_maib_rtl_soc_std_macro_rtl_block_function_i14socnd_altr_hps_ckmux41.v
24137_aib-phy-hardware_v1.0_rev1_maib_rtl_soc_std_macro_rtl_block_function_i14socnd_altr_hps_cknand.v
24138_aib-phy-hardware_v1.0_rev1_maib_rtl_soc_std_macro_rtl_block_function_i14socnd_altr_hps_cknor.v
24139_aib-phy-hardware_v1.0_rev1_maib_rtl_soc_std_macro_rtl_block_function_i14socnd_altr_hps_ckor.v
24140_aib-phy-hardware_v1.0_rev1_maib_rtl_soc_std_macro_rtl_block_function_i14socnd_altr_hps_ckor_gate.v
24141_aib-phy-hardware_v1.0_rev1_maib_rtl_soc_std_macro_rtl_block_function_i14socnd_altr_hps_clkgate.v
24142_aib-phy-hardware_v1.0_rev1_maib_rtl_soc_std_macro_rtl_block_function_i14socnd_altr_hps_clkgate_or.v
24151_aib-phy-hardware_v1.0_rev1_maib_rtl_soc_std_macro_rtl_block_function_i14socnd_altr_hps_gtieh.v
24152_aib-phy-hardware_v1.0_rev1_maib_rtl_soc_std_macro_rtl_block_function_i14socnd_altr_hps_gtiel.v
24153_aib-phy-hardware_v1.0_rev1_maib_rtl_soc_std_macro_rtl_block_function_i14socnd_altr_hps_interface_register.v
24154_aib-phy-hardware_v1.0_rev1_maib_rtl_soc_std_macro_rtl_block_function_i14socnd_altr_hps_latch.v
24155_aib-phy-hardware_v1.0_rev1_maib_rtl_soc_std_macro_rtl_block_function_i14socnd_altr_hps_mux21.v
24156_aib-phy-hardware_v1.0_rev1_maib_rtl_soc_std_macro_rtl_block_function_i14socnd_altr_hps_mux41.v
24157_aib-phy-hardware_v1.0_rev1_maib_rtl_soc_std_macro_rtl_block_function_i14socnd_altr_hps_nand3.v
24158_aib-phy-hardware_v1.0_rev1_maib_rtl_soc_std_macro_rtl_block_function_i14socnd_altr_hps_nand4.v
24159_aib-phy-hardware_v1.0_rev1_maib_rtl_soc_std_macro_rtl_block_function_i14socnd_altr_hps_nor2.v
24160_aib-phy-hardware_v1.0_rev1_maib_rtl_soc_std_macro_rtl_block_function_i14socnd_altr_hps_nor3.v
24161_aib-phy-hardware_v1.0_rev1_maib_rtl_soc_std_macro_rtl_block_function_i14socnd_altr_hps_or.v
24164_aib-phy-hardware_v1.0_rev1_maib_rtl_soc_std_macro_rtl_block_function_i14socnd_altr_hps_sync_clr.v
24165_aib-phy-hardware_v1.0_rev1_maib_rtl_soc_std_macro_rtl_block_function_i14socnd_altr_hps_t2_register.v
24166_aib-phy-hardware_v1.0_rev1_maib_rtl_soc_std_macro_rtl_block_function_i14socnd_altr_hps_te_clkgate.v
24167_aib-phy-hardware_v1.0_rev1_maib_rtl_soc_std_macro_rtl_block_function_i14socnd_soc_simulation_defines.v
24168_aib-phy-hardware_v1.0_rev1_rtl_aib_aliasd.v
24177_aib-phy-hardware_v1.0_rev1_rtl_aib_mux21.v
24185_aib-phy-hardware_v1.0_rev2_rtl_v1_master_aibcr3_lib_rtl_aibcr3_2to4dec.v
24186_aib-phy-hardware_v1.0_rev2_rtl_v1_master_aibcr3_lib_rtl_aibcr3_aliasd.v
24187_aib-phy-hardware_v1.0_rev2_rtl_v1_master_aibcr3_lib_rtl_aibcr3_aliasv.v
24188_aib-phy-hardware_v1.0_rev2_rtl_v1_master_aibcr3_lib_rtl_aibcr3_anaio_esd.v
24194_aib-phy-hardware_v1.0_rev2_rtl_v1_master_aibcr3_lib_rtl_aibcr3_clkmux2.v
24204_aib-phy-hardware_v1.0_rev2_rtl_v1_master_aibcr3_lib_rtl_aibcr3_data_buf.v
24222_aib-phy-hardware_v1.0_rev2_rtl_v1_master_aibcr3_lib_rtl_aibcr3_dll_gry2thm64.v
24230_aib-phy-hardware_v1.0_rev2_rtl_v1_master_aibcr3_lib_rtl_aibcr3_esd.v
24235_aib-phy-hardware_v1.0_rev2_rtl_v1_master_aibcr3_lib_rtl_aibcr3_inv_split_align.v
24249_aib-phy-hardware_v1.0_rev2_rtl_v1_master_aibcr3_lib_rtl_aibcr3_nd2d0_custom.v
24250_aib-phy-hardware_v1.0_rev2_rtl_v1_master_aibcr3_lib_rtl_aibcr3_opio_esd.v
24251_aib-phy-hardware_v1.0_rev2_rtl_v1_master_aibcr3_lib_rtl_aibcr3_preclkbuf.v
24253_aib-phy-hardware_v1.0_rev2_rtl_v1_master_aibcr3_lib_rtl_aibcr3_rambit_buf.v
24254_aib-phy-hardware_v1.0_rev2_rtl_v1_master_aibcr3_lib_rtl_aibcr3_red_clkmux2.v
24256_aib-phy-hardware_v1.0_rev2_rtl_v1_master_aibcr3_lib_rtl_aibcr3_red_custom_dig.v
24257_aib-phy-hardware_v1.0_rev2_rtl_v1_master_aibcr3_lib_rtl_aibcr3_red_custom_dig2.v
24259_aib-phy-hardware_v1.0_rev2_rtl_v1_master_aibcr3_lib_rtl_aibcr3_rxdat_mimic.v
24262_aib-phy-hardware_v1.0_rev2_rtl_v1_master_aibcr3_lib_rtl_aibcr3_scan_iomux.v
24263_aib-phy-hardware_v1.0_rev2_rtl_v1_master_aibcr3_lib_rtl_aibcr3_signal_buf.v
24267_aib-phy-hardware_v1.0_rev2_rtl_v1_master_aibcr3_lib_rtl_aibcr3_str_ioload.v
24275_aib-phy-hardware_v1.0_rev2_rtl_v1_master_aibcr3_lib_rtl_aibcr3_triinv_dig.v
24277_aib-phy-hardware_v1.0_rev2_rtl_v1_master_aibcr3_lib_rtl_aibcr3_txdat_mimic.v
24284_aib-phy-hardware_v1.0_rev2_rtl_v1_master_aibcr3aux_lib_rtl_aibcr3_clkbuf.v
24299_aib-phy-hardware_v1.0_rev2_rtl_v1_master_aibcr3aux_lib_rtl_aibcr3aux_osc_clkmux.v
24308_aib-phy-hardware_v1.0_rev2_rtl_v1_master_aibcr3aux_lib_rtl_aibcr3aux_osc_lsbuf.v
24342_aib-phy-hardware_v1.0_rev2_rtl_v1_master_c3aibadapt_rtl_c3aibadapt_avmm_c3aibadapt_hwcfg_dec.v
24346_aib-phy-hardware_v1.0_rev2_rtl_v1_master_c3aibadapt_rtl_c3aibadapt_cmn_c3aibadapt_cmn_clkand2.v
24349_aib-phy-hardware_v1.0_rev2_rtl_v1_master_c3aibadapt_rtl_c3aibadapt_cmn_c3aibadapt_cmn_clkinv.v
24351_aib-phy-hardware_v1.0_rev2_rtl_v1_master_c3aibadapt_rtl_c3aibadapt_cmn_c3aibadapt_cmn_clkmux2_cell.v
24365_aib-phy-hardware_v1.0_rev2_rtl_v1_master_c3aibadapt_rtl_c3aibadapt_cmn_c3aibadapt_cmn_parity_gen.v
24368_aib-phy-hardware_v1.0_rev2_rtl_v1_master_c3aibadapt_rtl_c3aibadapt_rxchnl_c3aibadapt_rx_dprio.v
24371_aib-phy-hardware_v1.0_rev2_rtl_v1_master_c3aibadapt_rtl_c3aibadapt_rxchnl_c3aibadapt_rxasync_direct.v
2437_CreativEval_h2vFiles_assets_IP-combined_adder4bit_adder4bit_1_topModule.v
24406_aib-phy-hardware_v1.0_rev2_rtl_v1_master_c3aibadapt_rtl_c3aibadapt_txchnl_c3aibadapt_tx_dprio.v
24409_aib-phy-hardware_v1.0_rev2_rtl_v1_master_c3aibadapt_rtl_c3aibadapt_txchnl_c3aibadapt_txasync_direct.v
244_100DaysofRTL_Day006-EvenParityGeneratorandChecker_VerilogCode_even_parity_checker.v
24426_aib-phy-hardware_v1.0_rev2_rtl_v1_model_rtl_aib_aliasd.v
24435_aib-phy-hardware_v1.0_rev2_rtl_v1_model_rtl_aib_mux21.v
24442_aib-phy-hardware_v1.0_rev2_rtl_v1_slave_aibnd_lib_rtl_block_function_aibnd_2to4dec.v
24443_aib-phy-hardware_v1.0_rev2_rtl_v1_slave_aibnd_lib_rtl_block_function_aibnd_aliasd.v
24444_aib-phy-hardware_v1.0_rev2_rtl_v1_slave_aibnd_lib_rtl_block_function_aibnd_aliasv.v
24452_aib-phy-hardware_v1.0_rev2_rtl_v1_slave_aibnd_lib_rtl_block_function_aibnd_clkbuf.v
24453_aib-phy-hardware_v1.0_rev2_rtl_v1_slave_aibnd_lib_rtl_block_function_aibnd_clkmux2.v
24465_aib-phy-hardware_v1.0_rev2_rtl_v1_slave_aibnd_lib_rtl_block_function_aibnd_d8xsesdd1.v
24466_aib-phy-hardware_v1.0_rev2_rtl_v1_slave_aibnd_lib_rtl_block_function_aibnd_d8xsesdd2.v
24467_aib-phy-hardware_v1.0_rev2_rtl_v1_slave_aibnd_lib_rtl_block_function_aibnd_data_buf.v
24469_aib-phy-hardware_v1.0_rev2_rtl_v1_slave_aibnd_lib_rtl_block_function_aibnd_dcc_4b_b2tc.v
24473_aib-phy-hardware_v1.0_rev2_rtl_v1_slave_aibnd_lib_rtl_block_function_aibnd_dcc_5b_b2tc_x1.v
24481_aib-phy-hardware_v1.0_rev2_rtl_v1_slave_aibnd_lib_rtl_block_function_aibnd_dcc_dly_inv.v
24485_aib-phy-hardware_v1.0_rev2_rtl_v1_slave_aibnd_lib_rtl_block_function_aibnd_dcc_fine_dly_x1.v
24488_aib-phy-hardware_v1.0_rev2_rtl_v1_slave_aibnd_lib_rtl_block_function_aibnd_dcc_mux.v
2448_CreativEval_h2vFiles_assets_IP-combined_bcdToseg_bcdToseg_6_topModule.v
24497_aib-phy-hardware_v1.0_rev2_rtl_v1_slave_aibnd_lib_rtl_block_function_aibnd_fine_dly_inv.v
24498_aib-phy-hardware_v1.0_rev2_rtl_v1_slave_aibnd_lib_rtl_block_function_aibnd_fine_dly_x1.v
24501_aib-phy-hardware_v1.0_rev2_rtl_v1_slave_aibnd_lib_rtl_block_function_aibnd_inv.v
24502_aib-phy-hardware_v1.0_rev2_rtl_v1_slave_aibnd_lib_rtl_block_function_aibnd_inv_split_align.v
24507_aib-phy-hardware_v1.0_rev2_rtl_v1_slave_aibnd_lib_rtl_block_function_aibnd_nand2.v
245_100DaysofRTL_Day006-EvenParityGeneratorandChecker_VerilogCode_even_parity_generator.v
24510_aib-phy-hardware_v1.0_rev2_rtl_v1_slave_aibnd_lib_rtl_block_function_aibnd_nor2.v
24511_aib-phy-hardware_v1.0_rev2_rtl_v1_slave_aibnd_lib_rtl_block_function_aibnd_preclkbuf.v
24513_aib-phy-hardware_v1.0_rev2_rtl_v1_slave_aibnd_lib_rtl_block_function_aibnd_rambit_buf.v
24514_aib-phy-hardware_v1.0_rev2_rtl_v1_slave_aibnd_lib_rtl_block_function_aibnd_red_clkmux2.v
24516_aib-phy-hardware_v1.0_rev2_rtl_v1_slave_aibnd_lib_rtl_block_function_aibnd_red_custom_dig.v
24520_aib-phy-hardware_v1.0_rev2_rtl_v1_slave_aibnd_lib_rtl_block_function_aibnd_rxdat_mimic.v
24523_aib-phy-hardware_v1.0_rev2_rtl_v1_slave_aibnd_lib_rtl_block_function_aibnd_signal_buf.v
24529_aib-phy-hardware_v1.0_rev2_rtl_v1_slave_aibnd_lib_rtl_block_function_aibnd_str_ioload.v
2452_CreativEval_h2vFiles_assets_IP-combined_encoder8to3_encoder8to3_2_topModule.v
24530_aib-phy-hardware_v1.0_rev2_rtl_v1_slave_aibnd_lib_rtl_block_function_aibnd_str_preclkbuf.v
24534_aib-phy-hardware_v1.0_rev2_rtl_v1_slave_aibnd_lib_rtl_block_function_aibnd_triinv_dig_str.v
24535_aib-phy-hardware_v1.0_rev2_rtl_v1_slave_aibnd_lib_rtl_block_function_aibnd_txanlg.v
24536_aib-phy-hardware_v1.0_rev2_rtl_v1_slave_aibnd_lib_rtl_block_function_aibnd_txdat_mimic.v
24540_aib-phy-hardware_v1.0_rev2_rtl_v1_slave_aibndaux_lib_rtl_aibndaux_aliasd.v
24546_aib-phy-hardware_v1.0_rev2_rtl_v1_slave_aibndpnr_lib_rtl_block_function_aibndpnr_define.v
24549_aib-phy-hardware_v1.0_rev2_rtl_v1_slave_aibndpnr_lib_rtl_block_function_aibndpnr_dll_atech_clkmux.v
24559_aib-phy-hardware_v1.0_rev2_rtl_v1_slave_cdclib_rtl_block_function_cdclib_bintogray.v
24560_aib-phy-hardware_v1.0_rev2_rtl_v1_slave_cdclib_rtl_block_function_cdclib_bintogray_inc2.v
24561_aib-phy-hardware_v1.0_rev2_rtl_v1_slave_cdclib_rtl_block_function_cdclib_bintogray_inc8.v
24566_aib-phy-hardware_v1.0_rev2_rtl_v1_slave_cdclib_rtl_block_function_cdclib_graytobin_inc2.v
24589_aib-phy-hardware_v1.0_rev2_rtl_v1_slave_cfg_shared_rtl_block_function_cfg_cmn_clk_mux.v
24606_aib-phy-hardware_v1.0_rev2_rtl_v1_slave_cfg_shared_rtl_block_function_cfg_dprio_readdata_mux_mod.v
24607_aib-phy-hardware_v1.0_rev2_rtl_v1_slave_cfg_shared_rtl_block_function_cfg_dprio_readdata_sel.v
24618_aib-phy-hardware_v1.0_rev2_rtl_v1_slave_hdpldadapt_rtl_hdpldadapt_avmm_hdpldadapt_avmm1_dprio_mapping.v
24635_aib-phy-hardware_v1.0_rev2_rtl_v1_slave_hdpldadapt_rtl_hdpldadapt_cmn_hdpldadapt_cmn_clkand2.v
24640_aib-phy-hardware_v1.0_rev2_rtl_v1_slave_hdpldadapt_rtl_hdpldadapt_cmn_hdpldadapt_cmn_clkinv.v
24642_aib-phy-hardware_v1.0_rev2_rtl_v1_slave_hdpldadapt_rtl_hdpldadapt_cmn_hdpldadapt_cmn_clkmux2_cell.v
24643_aib-phy-hardware_v1.0_rev2_rtl_v1_slave_hdpldadapt_rtl_hdpldadapt_cmn_hdpldadapt_cmn_clkor2.v
24656_aib-phy-hardware_v1.0_rev2_rtl_v1_slave_hdpldadapt_rtl_hdpldadapt_cmn_hdpldadapt_cmn_parity_gen.v
24660_aib-phy-hardware_v1.0_rev2_rtl_v1_slave_hdpldadapt_rtl_hdpldadapt_rx_chnl_hdpldadapt_rx_async_direct.v
24708_aib-phy-hardware_v1.0_rev2_rtl_v1_slave_hdpldadapt_rtl_hdpldadapt_tx_chnl_hdpldadapt_tx_async_direct.v
24723_aib-phy-hardware_v1.0_rev2_rtl_v1_slave_hdpldadapt_rtl_hdpldadapt_tx_chnl_hdpldadapt_tx_datapath_word_mark.v
24727_aib-phy-hardware_v1.0_rev2_rtl_v1_slave_io_common_custom_rtl_block_function_io_clk_wkup.v
24735_aib-phy-hardware_v1.0_rev2_rtl_v1_slave_io_common_custom_rtl_block_function_io_cmos_nand_x64_decode.v
2477_CreativEval_h2vFiles_examples_newfile2_topModule.v
24786_aib-phy-hardware_v1.0_rev2_rtl_v1_slave_soc_std_macro_rtl_block_function_i14socnd_altr_hps_and.v
24788_aib-phy-hardware_v1.0_rev2_rtl_v1_slave_soc_std_macro_rtl_block_function_i14socnd_altr_hps_bitsync.v
24789_aib-phy-hardware_v1.0_rev2_rtl_v1_slave_soc_std_macro_rtl_block_function_i14socnd_altr_hps_bitsync4.v
24791_aib-phy-hardware_v1.0_rev2_rtl_v1_slave_soc_std_macro_rtl_block_function_i14socnd_altr_hps_buf.v
24792_aib-phy-hardware_v1.0_rev2_rtl_v1_slave_soc_std_macro_rtl_block_function_i14socnd_altr_hps_ckand.v
24793_aib-phy-hardware_v1.0_rev2_rtl_v1_slave_soc_std_macro_rtl_block_function_i14socnd_altr_hps_ckand_gate.v
24794_aib-phy-hardware_v1.0_rev2_rtl_v1_slave_soc_std_macro_rtl_block_function_i14socnd_altr_hps_ckbuf.v
24795_aib-phy-hardware_v1.0_rev2_rtl_v1_slave_soc_std_macro_rtl_block_function_i14socnd_altr_hps_ckinv.v
24796_aib-phy-hardware_v1.0_rev2_rtl_v1_slave_soc_std_macro_rtl_block_function_i14socnd_altr_hps_ckmux21.v
24797_aib-phy-hardware_v1.0_rev2_rtl_v1_slave_soc_std_macro_rtl_block_function_i14socnd_altr_hps_ckmux32to1.v
24798_aib-phy-hardware_v1.0_rev2_rtl_v1_slave_soc_std_macro_rtl_block_function_i14socnd_altr_hps_ckmux41.v
24799_aib-phy-hardware_v1.0_rev2_rtl_v1_slave_soc_std_macro_rtl_block_function_i14socnd_altr_hps_cknand.v
24800_aib-phy-hardware_v1.0_rev2_rtl_v1_slave_soc_std_macro_rtl_block_function_i14socnd_altr_hps_cknor.v
24801_aib-phy-hardware_v1.0_rev2_rtl_v1_slave_soc_std_macro_rtl_block_function_i14socnd_altr_hps_ckor.v
24802_aib-phy-hardware_v1.0_rev2_rtl_v1_slave_soc_std_macro_rtl_block_function_i14socnd_altr_hps_ckor_gate.v
24803_aib-phy-hardware_v1.0_rev2_rtl_v1_slave_soc_std_macro_rtl_block_function_i14socnd_altr_hps_clkgate.v
24804_aib-phy-hardware_v1.0_rev2_rtl_v1_slave_soc_std_macro_rtl_block_function_i14socnd_altr_hps_clkgate_or.v
248_100DaysofRTL_Day007-HalfAdderFullAdder_VerilogCode_full_adder.v
24813_aib-phy-hardware_v1.0_rev2_rtl_v1_slave_soc_std_macro_rtl_block_function_i14socnd_altr_hps_gtieh.v
24814_aib-phy-hardware_v1.0_rev2_rtl_v1_slave_soc_std_macro_rtl_block_function_i14socnd_altr_hps_gtiel.v
24815_aib-phy-hardware_v1.0_rev2_rtl_v1_slave_soc_std_macro_rtl_block_function_i14socnd_altr_hps_interface_register.v
24816_aib-phy-hardware_v1.0_rev2_rtl_v1_slave_soc_std_macro_rtl_block_function_i14socnd_altr_hps_latch.v
24817_aib-phy-hardware_v1.0_rev2_rtl_v1_slave_soc_std_macro_rtl_block_function_i14socnd_altr_hps_mux21.v
24818_aib-phy-hardware_v1.0_rev2_rtl_v1_slave_soc_std_macro_rtl_block_function_i14socnd_altr_hps_mux41.v
24819_aib-phy-hardware_v1.0_rev2_rtl_v1_slave_soc_std_macro_rtl_block_function_i14socnd_altr_hps_nand3.v
24820_aib-phy-hardware_v1.0_rev2_rtl_v1_slave_soc_std_macro_rtl_block_function_i14socnd_altr_hps_nand4.v
24821_aib-phy-hardware_v1.0_rev2_rtl_v1_slave_soc_std_macro_rtl_block_function_i14socnd_altr_hps_nor2.v
24822_aib-phy-hardware_v1.0_rev2_rtl_v1_slave_soc_std_macro_rtl_block_function_i14socnd_altr_hps_nor3.v
24823_aib-phy-hardware_v1.0_rev2_rtl_v1_slave_soc_std_macro_rtl_block_function_i14socnd_altr_hps_or.v
24826_aib-phy-hardware_v1.0_rev2_rtl_v1_slave_soc_std_macro_rtl_block_function_i14socnd_altr_hps_sync_clr.v
24827_aib-phy-hardware_v1.0_rev2_rtl_v1_slave_soc_std_macro_rtl_block_function_i14socnd_altr_hps_t2_register.v
24828_aib-phy-hardware_v1.0_rev2_rtl_v1_slave_soc_std_macro_rtl_block_function_i14socnd_altr_hps_te_clkgate.v
24829_aib-phy-hardware_v1.0_rev2_rtl_v1_slave_soc_std_macro_rtl_block_function_i14socnd_soc_simulation_defines.v
24830_aib-phy-hardware_v1.0_rev2_rtl_v2_common_aibcr3_lib_rtl_aibcr3_aliasd.v
24834_aib-phy-hardware_v1.0_rev2_rtl_v2_common_aibcr3_lib_rtl_aibcr3_data_buf.v
24840_aib-phy-hardware_v1.0_rev2_rtl_v2_common_aibcr3_lib_rtl_aibcr3_dll_gry2thm64.v
24845_aib-phy-hardware_v1.0_rev2_rtl_v2_common_aibcr3_lib_rtl_aibcr3_rambit_buf.v
24846_aib-phy-hardware_v1.0_rev2_rtl_v2_common_aibcr3_lib_rtl_aibcr3_red_custom_dig.v
24847_aib-phy-hardware_v1.0_rev2_rtl_v2_common_aibcr3_lib_rtl_aibcr3_red_custom_dig2.v
24848_aib-phy-hardware_v1.0_rev2_rtl_v2_common_aibcr3_lib_rtl_aibcr3_rxdat_mimic.v
24849_aib-phy-hardware_v1.0_rev2_rtl_v2_common_aibcr3_lib_rtl_aibcr3_scan_iomux.v
24850_aib-phy-hardware_v1.0_rev2_rtl_v2_common_aibcr3_lib_rtl_aibcr3_signal_buf.v
24854_aib-phy-hardware_v1.0_rev2_rtl_v2_common_aibcr3_lib_rtl_aibcr3_txdat_mimic.v
24857_aib-phy-hardware_v1.0_rev2_rtl_v2_common_aibcr3aux_lib_rtl_aib_aliasd.v
24903_aib-phy-hardware_v1.0_rev2_rtl_v2_common_c3aibadapt_rtl_c3aibadapt_avmm_c3aibadapt_hwcfg_dec.v
249_100DaysofRTL_Day007-HalfAdderFullAdder_VerilogCode_half_adder.v
24915_aib-phy-hardware_v1.0_rev2_rtl_v2_common_c3aibadapt_rtl_c3aibadapt_cmn_c3aibadapt_cmn_parity_gen.v
24920_aib-phy-hardware_v1.0_rev2_rtl_v2_common_c3aibadapt_rtl_c3aibadapt_rxchnl_c3aibadapt_rxasync_direct.v
2494_CreativEval_prompts_testbenches_solutions_hdlbits_golden_solutions_7420.v
24953_aib-phy-hardware_v1.0_rev2_rtl_v2_common_c3aibadapt_rtl_c3aibadapt_txchnl_c3aibadapt_txasync_direct.v
2495_CreativEval_prompts_testbenches_solutions_hdlbits_golden_solutions_7458.v
25008_aib-phy-hardware_v2.0_rev1.1_rtl_bca_behavior_clk_and2_cel.v
25009_aib-phy-hardware_v2.0_rev1.1_rtl_bca_behavior_clk_and3_cel.v
25010_aib-phy-hardware_v2.0_rev1.1_rtl_bca_behavior_clk_and4_cel.v
25011_aib-phy-hardware_v2.0_rev1.1_rtl_bca_behavior_clk_buf_cel.v
25014_aib-phy-hardware_v2.0_rev1.1_rtl_bca_behavior_clk_inv_cel.v
25015_aib-phy-hardware_v2.0_rev1.1_rtl_bca_behavior_clk_mux.v
25016_aib-phy-hardware_v2.0_rev1.1_rtl_bca_behavior_clk_or2_cel.v
25018_aib-phy-hardware_v2.0_rev1.1_rtl_bca_behavior_clk_resize_cel.v
25019_aib-phy-hardware_v2.0_rev1.1_rtl_bca_behavior_dmux_cell.v
2503_CreativEval_prompts_testbenches_solutions_hdlbits_golden_solutions_Andgate.v
25066_aib-phy-hardware_v2.0_rev1.1_rtl_bca_src_rtl_common_aib_fifo_and_sel.v
25069_aib-phy-hardware_v2.0_rev1.1_rtl_bca_src_rtl_redundancy_aib_redundancy.v
2506_CreativEval_prompts_testbenches_solutions_hdlbits_golden_solutions_Conditional.v
25087_aib-phy-hardware_v2.0_rev1_rtl_aib_aliasd.v
25100_aib-phy-hardware_v2.0_rev1_rtl_aib_mux21.v
2510_CreativEval_prompts_testbenches_solutions_hdlbits_golden_solutions_Exams_2012_q1g.v
25116_alice5_gpu_fpga_ip_altsource_probe_hps_reset_bb.v
25127_alice5_gpu_fpga_soc_system_soc_system_bb.v
25142_alice5_gpu_fpga_soc_system_synthesis_submodules_altera_mem_if_hhp_qseq_synth_top.v
2515_CreativEval_prompts_testbenches_solutions_hdlbits_golden_solutions_Exams_ece241_2013_q2.v
2516_CreativEval_prompts_testbenches_solutions_hdlbits_golden_solutions_Exams_ece241_2014_q1c.v
25178_alice5_gpu_fpga_soc_system_synthesis_submodules_soc_system_sysid_qsys.v
2517_CreativEval_prompts_testbenches_solutions_hdlbits_golden_solutions_Exams_ece241_2014_q3.v
25180_alice5_gpu_fpu_float_to_int.v
2519_CreativEval_prompts_testbenches_solutions_hdlbits_golden_solutions_Exams_m2014_q3.v
2520_CreativEval_prompts_testbenches_solutions_hdlbits_golden_solutions_Exams_m2014_q4h.v
252_100DaysofRTL_Day008-HalfSubtractorFullSubtractor_Verilogcode_full_subtractor.v
25216_alice5_gpu_shadercore_Comparison.v
25219_alice5_gpu_shadercore_RISCVDecode.v
25223_ama-riscv_src_ama_riscv_defines.v
25246_analog1_src_project.v
2524_CreativEval_prompts_testbenches_solutions_hdlbits_golden_solutions_Fadd.v
2526_CreativEval_prompts_testbenches_solutions_hdlbits_golden_solutions_Fsm3onehot.v
25282_apicula_legacy_empty_empty.v
25295_apio-examples_Alhambra-II_ledon_ledon.v
25299_apio-examples_EDU-CIAA-FPGA_led_green_led_green.v
253_100DaysofRTL_Day008-HalfSubtractorFullSubtractor_Verilogcode_half_subtractor.v
25310_apio-examples_go-board_leds_leds.v
25311_apio-examples_go-board_template_main.v
25314_apio-examples_iCE40-HX8K_leds_leds.v
25316_apio-examples_iCE40-UP5K_led-green_led-green.v
25317_apio-examples_iCE40-UP5K_switches_switches.v
25319_apio-examples_iCEBreaker_buttons_buttons.v
2531_CreativEval_prompts_testbenches_solutions_hdlbits_golden_solutions_Gates.v
25322_apio-examples_iceWerx_ledon_ledon.v
25323_apio-examples_icestick_leds_leds.v
25324_apio-examples_icestick_template_main.v
25329_apio-examples_icezum_leds_leds.v
2532_CreativEval_prompts_testbenches_solutions_hdlbits_golden_solutions_Gates100.v
25330_apio-examples_icezum_template_main.v
25331_apio-examples_icezum_wire_wire.v
25332_apio-examples_icoboard_leds_leds.v
25333_apio-examples_icoboard_template_main.v
25334_apio-examples_kefir_leds_leds.v
25335_apio-examples_kefir_template_main.v
25337_apio-examples_ulx3s-12f_ledon_ledon.v
2533_CreativEval_prompts_testbenches_solutions_hdlbits_golden_solutions_Gates4.v
2534_CreativEval_prompts_testbenches_solutions_hdlbits_golden_solutions_Hadd.v
25357_apple-one_rtl_cpu_aholme_chip_6502_mux.v
2535_CreativEval_prompts_testbenches_solutions_hdlbits_golden_solutions_Kmap1.v
2536_CreativEval_prompts_testbenches_solutions_hdlbits_golden_solutions_Kmap2.v
25377_archexp_Anti_jitter.v
25378_archexp_BooleanTextConverter.v
2537_CreativEval_prompts_testbenches_solutions_hdlbits_golden_solutions_Kmap3.v
25385_archexp_HexCharacterConverter.v
2538_CreativEval_prompts_testbenches_solutions_hdlbits_golden_solutions_Kmap4.v
25395_archexp_WbStage.v
2539_CreativEval_prompts_testbenches_solutions_hdlbits_golden_solutions_Mt2015_q4a.v
2540_CreativEval_prompts_testbenches_solutions_hdlbits_golden_solutions_Mux256to1.v
25410_axis_udp_rtl_misc_priority_encoder.v
2541_CreativEval_prompts_testbenches_solutions_hdlbits_golden_solutions_Mux256to1v.v
25422_azpr_cpu_rtl_top_lib_altera_dcm_bb.v
25424_azpr_cpu_rtl_top_lib_altera_dpram_bb.v
25426_azpr_cpu_rtl_top_lib_altera_sprom_bb.v
2542_CreativEval_prompts_testbenches_solutions_hdlbits_golden_solutions_Mux2to1.v
25436_badGPU_src_top.v
2543_CreativEval_prompts_testbenches_solutions_hdlbits_golden_solutions_Mux2to1v.v
25441_benchmarks_arithmetic_adder.v
25442_benchmarks_arithmetic_bar.v
25443_benchmarks_arithmetic_div.v
25444_benchmarks_arithmetic_hyp.v
25445_benchmarks_arithmetic_log2.v
25446_benchmarks_arithmetic_max.v
25447_benchmarks_arithmetic_multiplier.v
25448_benchmarks_arithmetic_sin.v
25449_benchmarks_arithmetic_sqrt.v
2544_CreativEval_prompts_testbenches_solutions_hdlbits_golden_solutions_Norgate.v
25450_benchmarks_arithmetic_square.v
25451_benchmarks_random_control_arbiter.v
25452_benchmarks_random_control_cavlc.v
25453_benchmarks_random_control_ctrl.v
25454_benchmarks_random_control_dec.v
25455_benchmarks_random_control_i2c.v
25456_benchmarks_random_control_int2float.v
25457_benchmarks_random_control_mem_ctrl.v
25458_benchmarks_random_control_priority.v
25459_benchmarks_random_control_router.v
2545_CreativEval_prompts_testbenches_solutions_hdlbits_golden_solutions_Reduction.v
25460_benchmarks_random_control_voter.v
25467_bidirectional-search_FPGA_mul_bit.v
2546_CreativEval_prompts_testbenches_solutions_hdlbits_golden_solutions_Ringer.v
25479_bidirectional-search_sim_mul_bit.v
25487_biriscv_src_core_biriscv_defs.v
2549_CreativEval_prompts_testbenches_solutions_hdlbits_golden_solutions_Step_one.v
2552_CreativEval_prompts_testbenches_solutions_hdlbits_golden_solutions_Thermostat.v
25531_breaks_HDL_APU_dac.v
2553_CreativEval_prompts_testbenches_solutions_hdlbits_golden_solutions_Vector0.v
2554_CreativEval_prompts_testbenches_solutions_hdlbits_golden_solutions_Vector1.v
25558_breaks_HDL_Core6502_alu.v
2555_CreativEval_prompts_testbenches_solutions_hdlbits_golden_solutions_Vector2.v
25561_breaks_HDL_Core6502_brk.v
25562_breaks_HDL_Core6502_bus_control.v
25563_breaks_HDL_Core6502_clock.v
25564_breaks_HDL_Core6502_data_bus.v
25565_breaks_HDL_Core6502_decoder.v
25568_breaks_HDL_Core6502_flags.v
2556_CreativEval_prompts_testbenches_solutions_hdlbits_golden_solutions_Vector3.v
25572_breaks_HDL_Core6502_pc.v
25573_breaks_HDL_Core6502_pc_control.v
2557_CreativEval_prompts_testbenches_solutions_hdlbits_golden_solutions_Vector4.v
2558_CreativEval_prompts_testbenches_solutions_hdlbits_golden_solutions_Vector5.v
2559_CreativEval_prompts_testbenches_solutions_hdlbits_golden_solutions_Vectorgates.v
25609_breaks_HDL_PPU_bgcol.v
2560_CreativEval_prompts_testbenches_solutions_hdlbits_golden_solutions_Vectorr.v
25611_breaks_HDL_PPU_dac.v
25612_breaks_HDL_PPU_fifo.v
25614_breaks_HDL_PPU_hv_decoder.v
25616_breaks_HDL_PPU_oam.v
25618_breaks_HDL_PPU_par.v
25619_breaks_HDL_PPU_patgen.v
2561_CreativEval_prompts_testbenches_solutions_hdlbits_golden_solutions_Wire.v
25622_breaks_HDL_PPU_scroll_regs.v
25623_breaks_HDL_PPU_sprite_eval.v
25624_breaks_HDL_PPU_vram_ctrl.v
25629_c5soc_opencl_de10_nano_sharedonly_hdmi_ip_altsource_probe_hps_reset_bb.v
2562_CreativEval_prompts_testbenches_solutions_hdlbits_golden_solutions_Wire4.v
2563_CreativEval_prompts_testbenches_solutions_hdlbits_golden_solutions_Xnorgate.v
25640_c5soc_opencl_de10_standard_sharedonly_vga_iface_acl_iface_system_acl_iface_system_bb.v
25649_c5soc_opencl_de10_standard_sharedonly_vga_system_system_bb.v
2564_CreativEval_prompts_testbenches_solutions_hdlbits_golden_solutions_Zero.v
25659_c5soc_opencl_de1soc_sharedonly_vga_system_system_bb.v
25677_caravan_verilog_rtl_defines.v
25678_caravan_verilog_rtl_user_defines.v
25687_caravel-kws-user-project_verilog_rtl_defines.v
25688_caravel-kws-user-project_verilog_rtl_user_defines.v
25696_caravel-test_verilog_rtl_defines.v
25697_caravel-test_verilog_rtl_user_defines.v
25705_caravel_SoC_verilog_rtl_defines.v
25706_caravel_SoC_verilog_rtl_user_defines.v
25714_caravel_UP_verilog_rtl_defines.v
25715_caravel_UP_verilog_rtl_user_defines.v
25731_caravel_aes_accelerator_verilog_rtl_defines.v
25732_caravel_aes_accelerator_verilog_rtl_user_defines.v
25746_caravel_amsat_txrx_ic_verilog_rtl_defines.v
25749_caravel_amsat_txrx_ic_verilog_rtl_pads.v
25762_caravel_clone_verilog_rtl_defines.v
25763_caravel_clone_verilog_rtl_user_defines.v
25771_caravel_cocotb_verilog_rtl_defines.v
25772_caravel_cocotb_verilog_rtl_user_defines.v
25780_caravel_crc_mohit_verilog_rtl_defines.v
25781_caravel_crc_mohit_verilog_rtl_user_defines.v
25789_caravel_example_verilog_rtl_defines.v
25790_caravel_example_verilog_rtl_user_defines.v
25805_caravel_fpga250_verilog_rtl_defines.v
25819_caravel_fpga250_verilog_rtl_fpga250_mux_f_slice.v
25825_caravel_fpga250_verilog_rtl_fpga250_transmission_gate_oneway.v
25832_caravel_fpga250_verilog_rtl_pads.v
25833_caravel_ft8_receiver_verilog_rtl_user_defines.v
25843_caravel_google_ring_oscillators_verilog_gl_b0r1_b0r2_MUX_IO_tt_1P8_25C.ccs.v
25849_caravel_google_ring_oscillators_verilog_rtl_defines.v
25850_caravel_google_ring_oscillators_verilog_rtl_user_defines.v
25868_caravel_mpw-one_verilog_rtl_caravan_netlists.v
25869_caravel_mpw-one_verilog_rtl_caravel_netlists.v
25870_caravel_mpw-one_verilog_rtl_defines.v
25874_caravel_mpw-one_verilog_rtl_pads.v
25879_caravel_openlane_chip_io_sky130_fd_io__top_xres4v2-stub.v
25881_caravel_openlane_gpio_signal_buffering_alt_sky130_ef_sc_hd__decap_12-stub.v
25882_caravel_openlane_gpio_signal_buffering_sky130_ef_sc_hd__decap_12-stub.v
25988_caravel_sample_project_verilog_rtl_defines.v
26000_caravel_sample_project_verilog_rtl_user_defines.v
26008_caravel_test_chip_verilog_rtl_defines.v
26009_caravel_test_chip_verilog_rtl_user_defines.v
26017_caravel_user_project-test_verilog_rtl_defines.v
26018_caravel_user_project-test_verilog_rtl_user_defines.v
26019_caravel_user_project_analog_verilog_rtl_user_defines.v
26027_caravel_user_project_test_verilog_rtl_defines.v
26028_caravel_user_project_test_verilog_rtl_user_defines.v
26036_caravel_user_project_verilog_rtl_defines.v
26037_caravel_user_project_verilog_rtl_user_defines.v
26045_caravel_user_sram_verilog_rtl_defines.v
26046_caravel_user_sram_verilog_rtl_user_defines.v
26057_caravel_verilog_gl_caravan_signal_routing.v
26061_caravel_verilog_gl_caravel_logo.v
26062_caravel_verilog_gl_caravel_motto.v
26069_caravel_verilog_gl_copyright_block.v
26070_caravel_verilog_gl_empty_macro.v
26071_caravel_verilog_gl_empty_macro_1.v
26079_caravel_verilog_gl_manual_power_connections.v
26085_caravel_verilog_gl_open_source.v
26088_caravel_verilog_gl_user_id_textblock.v
26093_caravel_verilog_rtl_caravan_logo.v
26094_caravel_verilog_rtl_caravan_motto.v
26095_caravel_verilog_rtl_caravan_netlists.v
26096_caravel_verilog_rtl_caravan_power_routing.v
26097_caravel_verilog_rtl_caravel_logo.v
26098_caravel_verilog_rtl_caravel_motto.v
26099_caravel_verilog_rtl_caravel_netlists.v
26100_caravel_verilog_rtl_caravel_power_routing.v
26_100DaysRTL_Day008-HalfSubtractorFullSubtractor_Verilogcode_full_subtractor.v
26101_caravel_verilog_rtl_copyright_block.v
26102_caravel_verilog_rtl_copyright_block_a.v
26104_caravel_verilog_rtl_defines.v
26105_caravel_verilog_rtl_empty_macro.v
26109_caravel_verilog_rtl_manual_power_connections.v
26112_caravel_verilog_rtl_open_source.v
26113_caravel_verilog_rtl_openframe_netlists.v
26114_caravel_verilog_rtl_pads.v
26115_caravel_verilog_rtl_user_defines.v
26116_caravel_verilog_rtl_user_id_textblock.v
26117_caravel_verilog_stubs_sky130_fd_sc_hd__tapvpwrvgnd_1.v
26125_caravel_walkthrough_verilog_rtl_defines.v
26126_caravel_walkthrough_verilog_rtl_user_defines.v
26134_caravel_wt_2_5-19-2024_verilog_rtl_defines.v
26135_caravel_wt_2_5-19-2024_verilog_rtl_user_defines.v
26143_caravell_verilog_rtl_defines.v
26144_caravell_verilog_rtl_user_defines.v
26145_caribou_hw_ip_chipscope_icon.v
26146_caribou_hw_ip_chipscope_ila_256.v
26147_caribou_hw_ip_chipscope_vio.v
26159_caribou_hw_src_nukv_nukv_feedback.v
26188_cascade-chipyard_cascade-common_src_defines.v
26199_ce2020labs_before_zeowaa_top.v
26225_ce2020labs_day_8_common_Calculator_alu.v
26263_ce2020labs_day_9_lab1_src_pll_pll_bb.v
26271_ce2020labs_day_9_lab2_quartus_pll50_65_bb.v
26335_circuitgraph_circuitgraph_netlists_c17_assign.v
26407_clacc_counter_5to3.v
26411_clacc_ha.v
26412_clacc_header.v
26431_clear_FPGA88_SC_HD_Verilog_SRC_std_cells_sky130_fd_sc_hd__buf_2.v
26432_clear_FPGA88_SC_HD_Verilog_SRC_std_cells_sky130_fd_sc_hd__buf_4.v
26433_clear_FPGA88_SC_HD_Verilog_SRC_std_cells_sky130_fd_sc_hd__dfrtp_1.v
26434_clear_FPGA88_SC_HD_Verilog_SRC_std_cells_sky130_fd_sc_hd__inv_1.v
26435_clear_FPGA88_SC_HD_Verilog_SRC_std_cells_sky130_fd_sc_hd__inv_2.v
26436_clear_FPGA88_SC_HD_Verilog_SRC_std_cells_sky130_fd_sc_hd__mux2_1.v
26437_clear_FPGA88_SC_HD_Verilog_SRC_std_cells_sky130_fd_sc_hd__mux2_1_wrapper.v
26438_clear_FPGA88_SC_HD_Verilog_SRC_std_cells_sky130_fd_sc_hd__or2_1.v
26439_clear_FPGA88_SC_HD_Verilog_SRC_std_cells_sky130_fd_sc_hd__sdfrtp_1.v
26450_clear_FPGA88_SC_HD_Verilog_SRC_submodules_const0.v
26451_clear_FPGA88_SC_HD_Verilog_SRC_submodules_const1.v
26452_clear_FPGA88_SC_HD_Verilog_SRC_submodules_direct_interc.v
26513_clear_dv_define_simulation.v
26514_clear_openfpga_input_benchmarks_and2.v
26516_clear_openfpga_input_benchmarks_and2_or2.v
26527_clear_verilog_dv_and2_test_and2.v
26547_clear_verilog_rtl_uprj_netlists.v
26548_clear_verilog_rtl_user_defines.v
26563_cmod_agc_fpga_hdl_agc_components_od_buf.v
26564_cmod_agc_fpga_hdl_agc_components_tri_buf.v
26570_cmod_agc_fpga_hdl_monitor_erasable_addr_decoder.v
26571_cmod_agc_fpga_hdl_monitor_erasable_addr_encoder.v
26572_cmod_agc_fpga_hdl_monitor_fixed_addr_decoder.v
26573_cmod_agc_fpga_hdl_monitor_fixed_addr_encoder.v
26577_cmod_agc_fpga_hdl_monitor_monitor_defs.v
26603_codsinglecyclecpu_xgriscv_defines.v
26624_conspiracion_rtl_dma_axi32_dma_axi32_ch_reg_params.v
26625_conspiracion_rtl_dma_axi32_dma_axi32_core0_arbiter.v
26637_conspiracion_rtl_dma_axi32_dma_axi32_defines.v
26639_conspiracion_rtl_dma_axi32_dma_axi32_reg_params.v
26644_conspiracion_rtl_dma_axi32_prgen_min2.v
26647_conspiracion_rtl_dma_axi32_prgen_or8.v
26649_conspiracion_rtl_dma_axi32_prgen_scatter8_1.v
26671_conspiracion_rtl_wb2axip_axilite2axi.v
26707_core_audio_src_v_audio_defs.v
26728_core_dvi_framebuffer_src_v_dvi_framebuffer_defs.v
26733_core_jpeg_decoder_src_v_jpeg_decoder_defs.v
26761_core_soc_src_v_gpio_defs.v
26762_core_soc_src_v_irq_ctrl_defs.v
26763_core_soc_src_v_spi_lite_defs.v
26764_core_soc_src_v_timer_defs.v
26765_core_soc_src_v_uart_lite_defs.v
26769_core_uriscv_src_v_uriscv_defs.v
26778_core_usb_cdc_src_v_usbf_defs.v
2684_Cyberrio_verilog_rtl_defines.v
2685_Cyberrio_verilog_rtl_user_defines.v
26879_cpre281_lab12_CPRE281Lab12_Decoder2to4.v
26883_cpre281_lab12_CPRE281Lab12_mux4to1.v
26887_cpre281_lab12_lab12step4_Decoder2to4.v
26890_cpre281_lab12_lab12step4_mux4to1.v
26893_cpre281_lab1_lab1step1_lab1step1.v
26894_cpre281_lab1_lab1step3_lab1step3.v
26895_cpre281_lab2_lab2step2_lab2step2.v
26897_cpre281_lab3_lab3step2_lab3step2.v
26898_cpre281_lab3_lab3step3_lab3step3.v
26901_cpre281_lab4_lab4step2_multiplexer.v
26902_cpre281_lab4_lab4step2_normal.v
26903_cpre281_lab4_lab4step2_powersaving.v
26906_cpre281_lab6_bod_converter.v
26908_cpre281_lab7_FA.v
26911_cpre281_lab8_MUX_mux4to1.v
26913_cpre281_lab8_mux4to1.v
26914_cpre281_lab9_lab9step1a.v
26915_cpre281_lab9_lab9step1b.v
26916_cpre281_lab9_lab9step2.v
26917_cpre281_lab9_lab9step3a.v
26918_cpre281_lab9_lab9step3b.v
27006_cva6_verilog_rtl_defines.v
27007_cva6_verilog_rtl_user_defines.v
27015_cva6efab_verilog_rtl_defines.v
27016_cva6efab_verilog_rtl_user_defines.v
27055_de10-nano-riscv_DE10_NANO_E300_V_plusarg_reader.v
27061_de10-nano-riscv_DE10_NANO_RISCV_ip_riscv_ram32_bb.v
27063_de10-nano-riscv_DE10_NANO_RISCV_ip_riscv_ram64_bb.v
27065_de10-nano-riscv_DE10_NANO_RISCV_riscv_config.v
27067_de10-nano-riscv_DE10_NANO_RISCV_riscv_i2c_master_defines.v
27083_de10-nano-riscv_DE10_NANO_RISCV_riscv_sirv_aon_porrst.v
27090_de10-nano-riscv_DE10_NANO_RISCV_riscv_sirv_expl_apb_slv.v
27091_de10-nano-riscv_DE10_NANO_RISCV_riscv_sirv_expl_axi_slv.v
27_100DaysRTL_Day008-HalfSubtractorFullSubtractor_Verilogcode_half_subtractor.v
27106_de10-nano-riscv_DE10_NANO_RISCV_riscv_sirv_jtaggpioport.v
27109_de10-nano-riscv_DE10_NANO_RISCV_riscv_sirv_otp_top.v
2711_DA_PUF_Library_FPGA_implementation_IPUF_src_veriolg_apuf_mux_n21.v
27120_de10-nano-riscv_DE10_NANO_RISCV_riscv_sirv_pwmgpioport.v
27139_de10-nano-riscv_DE10_NANO_RISCV_riscv_sirv_spigpioport.v
27140_de10-nano-riscv_DE10_NANO_RISCV_riscv_sirv_spigpioport_1.v
27148_de10-nano-riscv_DE10_NANO_RISCV_riscv_sirv_uartgpioport.v
27204_demo-projects_vexriscv_smp_Ram_1w_1rs_Efinix.v
27232_demo-projects_vexriscv_smp_ext_SpinalHDL_sim_yolo_adder.v
2724_DA_PUF_Library_FPGA_implementation_IPUF_src_veriolg_xorpuf_xor_vec.v
27251_demo-projects_vexriscv_smp_ext_SpinalHDL_tester_src_test_python_spinal_SdramXdr_Ddr3S7Tester_ip.v
27259_difuzz-rtl_firrtl_src_test_resources_blackboxes_AdderExtModule.v
27260_difuzz-rtl_firrtl_src_test_resources_blackboxes_LargeParam.v
27262_difuzz-rtl_firrtl_src_test_resources_blackboxes_SimpleExtModule.v
27293_digital-logic-design_verilog_week4_binary_adder_2bit_assign.v
27294_digital-logic-design_verilog_week4_decoder_2_4.v
27296_digital-logic-design_verilog_week4_full_adder_assign.v
27297_digital-logic-design_verilog_week4_half_adder_assign.v
27300_digital-logic-design_verilog_week4_mux_2_1_assign.v
27303_digital-logic-design_verilog_week4_mux_4_1_8bit_assign.v
27304_digital-logic-design_verilog_week4_mux_4_1_assign.v
27331_display_controller_rtl_demo_test_card_gradient.v
27332_display_controller_rtl_demo_test_card_simple.v
27333_display_controller_rtl_demo_test_card_squares.v
2738_DA_PUF_Library_FPGA_implementation_XORPUF_src_veriolg_apuf_mux_n21.v
27461_e200_cache_core_config.v
27467_e200_cache_general_sirv_gnrl_xchecker.v
27475_e200_opensource_rtl_e203_core_config.v
27492_e200_opensource_rtl_e203_perips_i2c_master_defines.v
27505_e200_opensource_rtl_e203_perips_sirv_aon_porrst.v
27510_e200_opensource_rtl_e203_perips_sirv_expl_apb_slv.v
27511_e200_opensource_rtl_e203_perips_sirv_expl_axi_slv.v
27517_e200_opensource_rtl_e203_perips_sirv_jtaggpioport.v
27518_e200_opensource_rtl_e203_perips_sirv_otp_top.v
2751_DA_PUF_Library_FPGA_implementation_XORPUF_src_veriolg_xorpuf_xor_vec.v
27529_e200_opensource_rtl_e203_perips_sirv_pwmgpioport.v
27547_e200_opensource_rtl_e203_perips_sirv_spigpioport.v
27548_e200_opensource_rtl_e203_perips_sirv_spigpioport_1.v
2754_DDCA-verilog_Modules_Adder2.v
27555_e200_opensource_rtl_e203_perips_sirv_uartgpioport.v
2755_DDCA-verilog_Modules_addsub.v
27562_e203_hbirdv2_rtl_e203_core_config.v
2756_DDCA-verilog_Modules_seladd.v
2757_DDCA-verilog_More_verilog_feature_Conditional_ternay_operator.v
27586_e203_hbirdv2_rtl_e203_perips_apb_i2c_i2c_master_defines.v
2758_DDCA-verilog_More_verilog_feature_Reduction_wider.v
2759_DDCA-verilog_More_verilog_feature_bdcadd100.v
27609_e203_hbirdv2_rtl_e203_perips_sirv_aon_porrst.v
2760_DDCA-verilog_More_verilog_feature_reduction_operator.v
27614_e203_hbirdv2_rtl_e203_perips_sirv_expl_axi_slv.v
27618_e203_hbirdv2_rtl_e203_perips_sirv_jtaggpioport.v
27651_ecko_efabless_verilog_rtl_defines.v
27663_ecko_efabless_verilog_rtl_user_defines.v
27665_ee2390_final_Lab4_directleddriver.v
27711_efabless_caravel_verilog_rtl_defines.v
27712_efabless_caravel_verilog_rtl_user_defines.v
27721_elec374-cpu_cpu_logical_ops.v
27749_elec374-cpu_phase_1_logical_ops.v
2776_DDLM_lab_01_src_lab1_hdl_lab1.v
27786_engine-V_boards_lattice_iCE40-UltraPlus-MDP_icecube2_src_addsub8.v
27798_engine-V_verilator_hdl_addsub8.v
27810_engine-V_verilator_hdl_mss_addsub8.v
2781_DDLM_lab_02_src_00_sr_latch_theory_sr_latch.v
27833_enxor-logic-analyzer_hardware_enexor-logic-analyzer.srcs_sources_1_new_Mux.v
27848_evoapproxlib_adders_12_signed_extended_pareto_pwr_ep_add12se_4ZY.v
27849_evoapproxlib_adders_12_signed_extended_pareto_pwr_ep_add12se_54K.v
27850_evoapproxlib_adders_12_signed_extended_pareto_pwr_ep_add12se_58Y.v
27851_evoapproxlib_adders_12_signed_extended_pareto_pwr_ep_add12se_59U.v
27852_evoapproxlib_adders_12_signed_extended_pareto_pwr_ep_add12se_5AN.v
27853_evoapproxlib_adders_12_signed_extended_pareto_pwr_ep_add12se_5BQ.v
27854_evoapproxlib_adders_12_signed_extended_pareto_pwr_ep_add12se_5CX.v
27855_evoapproxlib_adders_12_signed_extended_pareto_pwr_mae_add12se_54K.v
27856_evoapproxlib_adders_12_signed_extended_pareto_pwr_mae_add12se_54N.v
27857_evoapproxlib_adders_12_signed_extended_pareto_pwr_mae_add12se_570.v
27858_evoapproxlib_adders_12_signed_extended_pareto_pwr_mae_add12se_57E.v
27859_evoapproxlib_adders_12_signed_extended_pareto_pwr_mae_add12se_585.v
27860_evoapproxlib_adders_12_signed_extended_pareto_pwr_mae_add12se_58Y.v
27861_evoapproxlib_adders_12_signed_extended_pareto_pwr_mae_add12se_5AL.v
27862_evoapproxlib_adders_12_signed_extended_pareto_pwr_mae_add12se_5CX.v
27863_evoapproxlib_adders_12_signed_extended_pareto_pwr_mae_add12se_5DG.v
27864_evoapproxlib_adders_12_signed_extended_pareto_pwr_mre_add12se_529.v
27865_evoapproxlib_adders_12_signed_extended_pareto_pwr_mre_add12se_54K.v
27866_evoapproxlib_adders_12_signed_extended_pareto_pwr_mre_add12se_570.v
27867_evoapproxlib_adders_12_signed_extended_pareto_pwr_mre_add12se_585.v
27868_evoapproxlib_adders_12_signed_extended_pareto_pwr_mre_add12se_58Y.v
27869_evoapproxlib_adders_12_signed_extended_pareto_pwr_mre_add12se_59E.v
27870_evoapproxlib_adders_12_signed_extended_pareto_pwr_mre_add12se_5AL.v
27871_evoapproxlib_adders_12_signed_extended_pareto_pwr_mre_add12se_5CX.v
27872_evoapproxlib_adders_12_signed_extended_pareto_pwr_mre_add12se_5DG.v
27873_evoapproxlib_adders_12_signed_extended_pareto_pwr_mse_add12se_529.v
27874_evoapproxlib_adders_12_signed_extended_pareto_pwr_mse_add12se_54E.v
27875_evoapproxlib_adders_12_signed_extended_pareto_pwr_mse_add12se_54H.v
27876_evoapproxlib_adders_12_signed_extended_pareto_pwr_mse_add12se_54K.v
27877_evoapproxlib_adders_12_signed_extended_pareto_pwr_mse_add12se_54N.v
27878_evoapproxlib_adders_12_signed_extended_pareto_pwr_mse_add12se_570.v
27879_evoapproxlib_adders_12_signed_extended_pareto_pwr_mse_add12se_58Y.v
2787_DDLM_lab_02_src_01_d_latch_theory_sr_latch.v
27880_evoapproxlib_adders_12_signed_extended_pareto_pwr_mse_add12se_59E.v
27881_evoapproxlib_adders_12_signed_extended_pareto_pwr_mse_add12se_5CX.v
27882_evoapproxlib_adders_12_signed_extended_pareto_pwr_mse_add12se_5DG.v
27883_evoapproxlib_adders_12_signed_extended_pareto_pwr_wce_add12se_54H.v
27884_evoapproxlib_adders_12_signed_extended_pareto_pwr_wce_add12se_570.v
27885_evoapproxlib_adders_12_signed_extended_pareto_pwr_wce_add12se_57E.v
27886_evoapproxlib_adders_12_signed_extended_pareto_pwr_wce_add12se_585.v
27887_evoapproxlib_adders_12_signed_extended_pareto_pwr_wce_add12se_58Y.v
27888_evoapproxlib_adders_12_signed_extended_pareto_pwr_wce_add12se_59E.v
27889_evoapproxlib_adders_12_signed_extended_pareto_pwr_wce_add12se_5CX.v
27890_evoapproxlib_adders_12_unsigned_pareto_pwr_ep_add12u_054.v
27891_evoapproxlib_adders_12_unsigned_pareto_pwr_ep_add12u_19A.v
27893_evoapproxlib_adders_12_unsigned_pareto_pwr_ep_add12u_2MB.v
27894_evoapproxlib_adders_12_unsigned_pareto_pwr_ep_add12u_4FZ.v
27895_evoapproxlib_adders_12_unsigned_pareto_pwr_ep_add12u_4R6.v
27896_evoapproxlib_adders_12_unsigned_pareto_pwr_ep_add12u_4RF.v
27897_evoapproxlib_adders_12_unsigned_pareto_pwr_ep_add12u_4XD.v
27898_evoapproxlib_adders_12_unsigned_pareto_pwr_ep_add12u_4YK.v
27899_evoapproxlib_adders_12_unsigned_pareto_pwr_ep_add12u_4YR.v
27900_evoapproxlib_adders_12_unsigned_pareto_pwr_mae_add12u_04U.v
27901_evoapproxlib_adders_12_unsigned_pareto_pwr_mae_add12u_0XE.v
27902_evoapproxlib_adders_12_unsigned_pareto_pwr_mae_add12u_13K.v
27904_evoapproxlib_adders_12_unsigned_pareto_pwr_mae_add12u_19A.v
27906_evoapproxlib_adders_12_unsigned_pareto_pwr_mae_add12u_1KC.v
27908_evoapproxlib_adders_12_unsigned_pareto_pwr_mae_add12u_1QE.v
27910_evoapproxlib_adders_12_unsigned_pareto_pwr_mae_add12u_1SA.v
27912_evoapproxlib_adders_12_unsigned_pareto_pwr_mae_add12u_20A.v
27913_evoapproxlib_adders_12_unsigned_pareto_pwr_mae_add12u_2MB.v
27914_evoapproxlib_adders_12_unsigned_pareto_pwr_mae_add12u_4X2.v
27916_evoapproxlib_adders_12_unsigned_pareto_pwr_mre_add12u_08A.v
27917_evoapproxlib_adders_12_unsigned_pareto_pwr_mre_add12u_0HR.v
27918_evoapproxlib_adders_12_unsigned_pareto_pwr_mre_add12u_17B.v
27919_evoapproxlib_adders_12_unsigned_pareto_pwr_mre_add12u_19A.v
27921_evoapproxlib_adders_12_unsigned_pareto_pwr_mre_add12u_20A.v
27922_evoapproxlib_adders_12_unsigned_pareto_pwr_mre_add12u_2MB.v
27923_evoapproxlib_adders_12_unsigned_pareto_pwr_mre_add12u_2PX.v
27924_evoapproxlib_adders_12_unsigned_pareto_pwr_mre_add12u_4M3.v
27926_evoapproxlib_adders_12_unsigned_pareto_pwr_mse_add12u_04U.v
27927_evoapproxlib_adders_12_unsigned_pareto_pwr_mse_add12u_0HR.v
27930_evoapproxlib_adders_12_unsigned_pareto_pwr_mse_add12u_0XY.v
27931_evoapproxlib_adders_12_unsigned_pareto_pwr_mse_add12u_19A.v
27933_evoapproxlib_adders_12_unsigned_pareto_pwr_mse_add12u_1KC.v
27935_evoapproxlib_adders_12_unsigned_pareto_pwr_mse_add12u_2L7.v
27937_evoapproxlib_adders_12_unsigned_pareto_pwr_mse_add12u_2MB.v
27938_evoapproxlib_adders_12_unsigned_pareto_pwr_mse_add12u_2X6.v
27940_evoapproxlib_adders_12_unsigned_pareto_pwr_wce_add12u_04U.v
27941_evoapproxlib_adders_12_unsigned_pareto_pwr_wce_add12u_08A.v
27942_evoapproxlib_adders_12_unsigned_pareto_pwr_wce_add12u_0FY.v
27943_evoapproxlib_adders_12_unsigned_pareto_pwr_wce_add12u_0JF.v
27944_evoapproxlib_adders_12_unsigned_pareto_pwr_wce_add12u_19A.v
27946_evoapproxlib_adders_12_unsigned_pareto_pwr_wce_add12u_2L7.v
27948_evoapproxlib_adders_12_unsigned_pareto_pwr_wce_add12u_2MB.v
27949_evoapproxlib_adders_12_unsigned_pareto_pwr_wce_add12u_2X6.v
2794_DDLM_lab_02_src_02_d_flip_flop_theory_sr_latch.v
27951_evoapproxlib_adders_12_unsigned_pareto_pwr_wce_add12u_32E.v
27953_evoapproxlib_adders_16_signed_extended_pareto_pwr_ep_add16se_26Q.v
27955_evoapproxlib_adders_16_signed_extended_pareto_pwr_ep_add16se_2BY.v
27956_evoapproxlib_adders_16_signed_extended_pareto_pwr_ep_add16se_2H0.v
27957_evoapproxlib_adders_16_signed_extended_pareto_pwr_ep_add16se_2JY.v
27958_evoapproxlib_adders_16_signed_extended_pareto_pwr_ep_add16se_2KV.v
27960_evoapproxlib_adders_16_signed_extended_pareto_pwr_mae_add16se_20J.v
27961_evoapproxlib_adders_16_signed_extended_pareto_pwr_mae_add16se_26Q.v
27963_evoapproxlib_adders_16_signed_extended_pareto_pwr_mae_add16se_29A.v
27965_evoapproxlib_adders_16_signed_extended_pareto_pwr_mae_add16se_2DN.v
27966_evoapproxlib_adders_16_signed_extended_pareto_pwr_mae_add16se_2GE.v
27967_evoapproxlib_adders_16_signed_extended_pareto_pwr_mae_add16se_2JB.v
27968_evoapproxlib_adders_16_signed_extended_pareto_pwr_mae_add16se_2JY.v
27969_evoapproxlib_adders_16_signed_extended_pareto_pwr_mre_add16se_20J.v
27970_evoapproxlib_adders_16_signed_extended_pareto_pwr_mre_add16se_25S.v
27971_evoapproxlib_adders_16_signed_extended_pareto_pwr_mre_add16se_294.v
27973_evoapproxlib_adders_16_signed_extended_pareto_pwr_mre_add16se_2DN.v
27974_evoapproxlib_adders_16_signed_extended_pareto_pwr_mre_add16se_2GE.v
27975_evoapproxlib_adders_16_signed_extended_pareto_pwr_mre_add16se_2JB.v
27976_evoapproxlib_adders_16_signed_extended_pareto_pwr_mre_add16se_2JY.v
27977_evoapproxlib_adders_16_signed_extended_pareto_pwr_mre_add16se_2KV.v
27978_evoapproxlib_adders_16_signed_extended_pareto_pwr_mse_add16se_1Y7.v
27979_evoapproxlib_adders_16_signed_extended_pareto_pwr_mse_add16se_20J.v
27980_evoapproxlib_adders_16_signed_extended_pareto_pwr_mse_add16se_259.v
27981_evoapproxlib_adders_16_signed_extended_pareto_pwr_mse_add16se_25S.v
27982_evoapproxlib_adders_16_signed_extended_pareto_pwr_mse_add16se_26Q.v
27983_evoapproxlib_adders_16_signed_extended_pareto_pwr_mse_add16se_29A.v
27985_evoapproxlib_adders_16_signed_extended_pareto_pwr_mse_add16se_2DN.v
27986_evoapproxlib_adders_16_signed_extended_pareto_pwr_mse_add16se_2JB.v
27987_evoapproxlib_adders_16_signed_extended_pareto_pwr_mse_add16se_2JY.v
27988_evoapproxlib_adders_16_signed_extended_pareto_pwr_wce_add16se_1Y7.v
27989_evoapproxlib_adders_16_signed_extended_pareto_pwr_wce_add16se_20J.v
27990_evoapproxlib_adders_16_signed_extended_pareto_pwr_wce_add16se_26Q.v
27991_evoapproxlib_adders_16_signed_extended_pareto_pwr_wce_add16se_29A.v
27993_evoapproxlib_adders_16_signed_extended_pareto_pwr_wce_add16se_2E1.v
27994_evoapproxlib_adders_16_signed_extended_pareto_pwr_wce_add16se_2JB.v
27995_evoapproxlib_adders_16_signed_extended_pareto_pwr_wce_add16se_2JY.v
27996_evoapproxlib_adders_16_unsigned_pareto_pwr_ep_add16u_0MH.v
27997_evoapproxlib_adders_16_unsigned_pareto_pwr_ep_add16u_1DM.v
27998_evoapproxlib_adders_16_unsigned_pareto_pwr_ep_add16u_1E2.v
27999_evoapproxlib_adders_16_unsigned_pareto_pwr_ep_add16u_1HK.v
28000_evoapproxlib_adders_16_unsigned_pareto_pwr_ep_add16u_1MB.v
28001_evoapproxlib_adders_16_unsigned_pareto_pwr_ep_add16u_1NN.v
28002_evoapproxlib_adders_16_unsigned_pareto_pwr_ep_add16u_1US.v
28004_evoapproxlib_adders_16_unsigned_pareto_pwr_mae_add16u_00G.v
28005_evoapproxlib_adders_16_unsigned_pareto_pwr_mae_add16u_02E.v
28006_evoapproxlib_adders_16_unsigned_pareto_pwr_mae_add16u_073.v
28007_evoapproxlib_adders_16_unsigned_pareto_pwr_mae_add16u_0EM.v
28008_evoapproxlib_adders_16_unsigned_pareto_pwr_mae_add16u_0GK.v
28009_evoapproxlib_adders_16_unsigned_pareto_pwr_mae_add16u_0M0.v
280_100DaysofRTL_Day020-BasicLogicGatesusingMux_gates_mux.v
28010_evoapproxlib_adders_16_unsigned_pareto_pwr_mae_add16u_0MH.v
28011_evoapproxlib_adders_16_unsigned_pareto_pwr_mae_add16u_1E2.v
28013_evoapproxlib_adders_16_unsigned_pareto_pwr_mre_add16u_05T.v
28014_evoapproxlib_adders_16_unsigned_pareto_pwr_mre_add16u_0DL.v
28015_evoapproxlib_adders_16_unsigned_pareto_pwr_mre_add16u_0FJ.v
28016_evoapproxlib_adders_16_unsigned_pareto_pwr_mre_add16u_0GK.v
28017_evoapproxlib_adders_16_unsigned_pareto_pwr_mre_add16u_0M0.v
28018_evoapproxlib_adders_16_unsigned_pareto_pwr_mre_add16u_0MH.v
28019_evoapproxlib_adders_16_unsigned_pareto_pwr_mre_add16u_0NK.v
28020_evoapproxlib_adders_16_unsigned_pareto_pwr_mre_add16u_0QG.v
28021_evoapproxlib_adders_16_unsigned_pareto_pwr_mre_add16u_1B4.v
28022_evoapproxlib_adders_16_unsigned_pareto_pwr_mre_add16u_1E2.v
28023_evoapproxlib_adders_16_unsigned_pareto_pwr_mse_add16u_0DL.v
28024_evoapproxlib_adders_16_unsigned_pareto_pwr_mse_add16u_0KC.v
28025_evoapproxlib_adders_16_unsigned_pareto_pwr_mse_add16u_0M0.v
28026_evoapproxlib_adders_16_unsigned_pareto_pwr_mse_add16u_0M6.v
28027_evoapproxlib_adders_16_unsigned_pareto_pwr_mse_add16u_0MH.v
28028_evoapproxlib_adders_16_unsigned_pareto_pwr_mse_add16u_0NK.v
28029_evoapproxlib_adders_16_unsigned_pareto_pwr_mse_add16u_0Q7.v
28030_evoapproxlib_adders_16_unsigned_pareto_pwr_mse_add16u_0QC.v
28031_evoapproxlib_adders_16_unsigned_pareto_pwr_mse_add16u_0QG.v
28032_evoapproxlib_adders_16_unsigned_pareto_pwr_mse_add16u_1E2.v
28033_evoapproxlib_adders_16_unsigned_pareto_pwr_wce_add16u_02U.v
28034_evoapproxlib_adders_16_unsigned_pareto_pwr_wce_add16u_05T.v
28035_evoapproxlib_adders_16_unsigned_pareto_pwr_wce_add16u_08F.v
28036_evoapproxlib_adders_16_unsigned_pareto_pwr_wce_add16u_09P.v
28037_evoapproxlib_adders_16_unsigned_pareto_pwr_wce_add16u_0B4.v
28038_evoapproxlib_adders_16_unsigned_pareto_pwr_wce_add16u_0KC.v
28039_evoapproxlib_adders_16_unsigned_pareto_pwr_wce_add16u_0MH.v
28040_evoapproxlib_adders_16_unsigned_pareto_pwr_wce_add16u_0QG.v
28041_evoapproxlib_adders_16_unsigned_pareto_pwr_wce_add16u_0RN.v
28042_evoapproxlib_adders_16_unsigned_pareto_pwr_wce_add16u_1E2.v
28043_evoapproxlib_adders_8_signed_extended_pareto_pwr_ep_add8se_78P.v
28044_evoapproxlib_adders_8_signed_extended_pareto_pwr_ep_add8se_7A2.v
28045_evoapproxlib_adders_8_signed_extended_pareto_pwr_ep_add8se_7C9.v
28046_evoapproxlib_adders_8_signed_extended_pareto_pwr_ep_add8se_7LN.v
28047_evoapproxlib_adders_8_signed_extended_pareto_pwr_ep_add8se_8VV.v
28048_evoapproxlib_adders_8_signed_extended_pareto_pwr_ep_add8se_8XS.v
28049_evoapproxlib_adders_8_signed_extended_pareto_pwr_ep_add8se_90J.v
28051_evoapproxlib_adders_8_signed_extended_pareto_pwr_mae_add8se_72D.v
28052_evoapproxlib_adders_8_signed_extended_pareto_pwr_mae_add8se_7A2.v
28053_evoapproxlib_adders_8_signed_extended_pareto_pwr_mae_add8se_7J7.v
28054_evoapproxlib_adders_8_signed_extended_pareto_pwr_mae_add8se_7LN.v
28055_evoapproxlib_adders_8_signed_extended_pareto_pwr_mae_add8se_8UN.v
28056_evoapproxlib_adders_8_signed_extended_pareto_pwr_mae_add8se_8XS.v
28057_evoapproxlib_adders_8_signed_extended_pareto_pwr_mae_add8se_8YC.v
28058_evoapproxlib_adders_8_signed_extended_pareto_pwr_mae_add8se_90Z.v
28059_evoapproxlib_adders_8_signed_extended_pareto_pwr_mae_add8se_91D.v
28060_evoapproxlib_adders_8_signed_extended_pareto_pwr_mae_add8se_92J.v
28061_evoapproxlib_adders_8_signed_extended_pareto_pwr_mre_add8se_76P.v
28062_evoapproxlib_adders_8_signed_extended_pareto_pwr_mre_add8se_7A2.v
28063_evoapproxlib_adders_8_signed_extended_pareto_pwr_mre_add8se_7J7.v
28064_evoapproxlib_adders_8_signed_extended_pareto_pwr_mre_add8se_7LN.v
28065_evoapproxlib_adders_8_signed_extended_pareto_pwr_mre_add8se_7N1.v
28066_evoapproxlib_adders_8_signed_extended_pareto_pwr_mre_add8se_8UF.v
28067_evoapproxlib_adders_8_signed_extended_pareto_pwr_mre_add8se_8XS.v
28068_evoapproxlib_adders_8_signed_extended_pareto_pwr_mre_add8se_8YC.v
28069_evoapproxlib_adders_8_signed_extended_pareto_pwr_mre_add8se_90X.v
28071_evoapproxlib_adders_8_signed_extended_pareto_pwr_mse_add8se_7A2.v
28072_evoapproxlib_adders_8_signed_extended_pareto_pwr_mse_add8se_8TX.v
28073_evoapproxlib_adders_8_signed_extended_pareto_pwr_mse_add8se_8UT.v
28074_evoapproxlib_adders_8_signed_extended_pareto_pwr_mse_add8se_8V4.v
28075_evoapproxlib_adders_8_signed_extended_pareto_pwr_mse_add8se_8XS.v
28076_evoapproxlib_adders_8_signed_extended_pareto_pwr_mse_add8se_8YC.v
28077_evoapproxlib_adders_8_signed_extended_pareto_pwr_mse_add8se_8ZX.v
28078_evoapproxlib_adders_8_signed_extended_pareto_pwr_mse_add8se_90R.v
28079_evoapproxlib_adders_8_signed_extended_pareto_pwr_mse_add8se_91V.v
28080_evoapproxlib_adders_8_signed_extended_pareto_pwr_mse_add8se_91Y.v
28081_evoapproxlib_adders_8_signed_extended_pareto_pwr_wce_add8se_7A2.v
28082_evoapproxlib_adders_8_signed_extended_pareto_pwr_wce_add8se_8UN.v
28083_evoapproxlib_adders_8_signed_extended_pareto_pwr_wce_add8se_8V4.v
28084_evoapproxlib_adders_8_signed_extended_pareto_pwr_wce_add8se_8XS.v
28085_evoapproxlib_adders_8_signed_extended_pareto_pwr_wce_add8se_8ZU.v
28086_evoapproxlib_adders_8_signed_extended_pareto_pwr_wce_add8se_90R.v
28087_evoapproxlib_adders_8_signed_extended_pareto_pwr_wce_add8se_90Z.v
28088_evoapproxlib_adders_8_signed_extended_pareto_pwr_wce_add8se_91Y.v
28089_evoapproxlib_adders_8_signed_extended_pareto_pwr_wce_add8se_92J.v
28090_evoapproxlib_adders_8_signed_pareto_pwr_ep_add8s_6HF.v
28091_evoapproxlib_adders_8_signed_pareto_pwr_ep_add8s_6S5.v
28092_evoapproxlib_adders_8_signed_pareto_pwr_ep_add8s_6YG.v
28093_evoapproxlib_adders_8_signed_pareto_pwr_ep_add8s_70Z.v
28094_evoapproxlib_adders_8_signed_pareto_pwr_ep_add8s_7YK.v
28095_evoapproxlib_adders_8_signed_pareto_pwr_ep_add8s_83C.v
28096_evoapproxlib_adders_8_signed_pareto_pwr_ep_add8s_83N.v
28097_evoapproxlib_adders_8_signed_pareto_pwr_mae_add8s_6FR.v
28098_evoapproxlib_adders_8_signed_pareto_pwr_mae_add8s_6H2.v
28099_evoapproxlib_adders_8_signed_pareto_pwr_mae_add8s_6HF.v
28102_evoapproxlib_adders_8_signed_pareto_pwr_mae_add8s_6TR.v
28103_evoapproxlib_adders_8_signed_pareto_pwr_mae_add8s_6UN.v
28104_evoapproxlib_adders_8_signed_pareto_pwr_mae_add8s_701.v
28105_evoapproxlib_adders_8_signed_pareto_pwr_mae_add8s_83C.v
28106_evoapproxlib_adders_8_signed_pareto_pwr_mae_add8s_83N.v
28107_evoapproxlib_adders_8_signed_pareto_pwr_mre_add8s_6FR.v
28108_evoapproxlib_adders_8_signed_pareto_pwr_mre_add8s_6HF.v
28109_evoapproxlib_adders_8_signed_pareto_pwr_mre_add8s_6PA.v
281_100DaysofRTL_Day021-UniversalLogicGatesusingMux_gates_mux.v
28110_evoapproxlib_adders_8_signed_pareto_pwr_mre_add8s_6T8.v
28111_evoapproxlib_adders_8_signed_pareto_pwr_mre_add8s_6UC.v
28112_evoapproxlib_adders_8_signed_pareto_pwr_mre_add8s_6XL.v
28113_evoapproxlib_adders_8_signed_pareto_pwr_mre_add8s_704.v
28114_evoapproxlib_adders_8_signed_pareto_pwr_mre_add8s_83C.v
28115_evoapproxlib_adders_8_signed_pareto_pwr_mse_add8s_6FR.v
28116_evoapproxlib_adders_8_signed_pareto_pwr_mse_add8s_6HF.v
28117_evoapproxlib_adders_8_signed_pareto_pwr_mse_add8s_6QJ.v
28118_evoapproxlib_adders_8_signed_pareto_pwr_mse_add8s_6R6.v
28119_evoapproxlib_adders_8_signed_pareto_pwr_mse_add8s_6TN.v
28120_evoapproxlib_adders_8_signed_pareto_pwr_mse_add8s_6UN.v
28121_evoapproxlib_adders_8_signed_pareto_pwr_mse_add8s_6YE.v
28122_evoapproxlib_adders_8_signed_pareto_pwr_mse_add8s_70F.v
28123_evoapproxlib_adders_8_signed_pareto_pwr_mse_add8s_70S.v
28124_evoapproxlib_adders_8_signed_pareto_pwr_mse_add8s_83C.v
28125_evoapproxlib_adders_8_signed_pareto_pwr_wce_add8s_6FC.v
28126_evoapproxlib_adders_8_signed_pareto_pwr_wce_add8s_6HF.v
28129_evoapproxlib_adders_8_signed_pareto_pwr_wce_add8s_6SN.v
28130_evoapproxlib_adders_8_signed_pareto_pwr_wce_add8s_6T8.v
28131_evoapproxlib_adders_8_signed_pareto_pwr_wce_add8s_6X7.v
28134_evoapproxlib_adders_8_signed_pareto_pwr_wce_add8s_83C.v
28135_evoapproxlib_adders_8_unsigned_pareto_pwr_ep_add8u_0FP.v
28136_evoapproxlib_adders_8_unsigned_pareto_pwr_ep_add8u_5NQ.v
28138_evoapproxlib_adders_8_unsigned_pareto_pwr_ep_add8u_5R3.v
28140_evoapproxlib_adders_8_unsigned_pareto_pwr_ep_add8u_88L.v
28141_evoapproxlib_adders_8_unsigned_pareto_pwr_ep_add8u_8BB.v
28145_evoapproxlib_adders_8_unsigned_pareto_pwr_ep_add8u_8MK.v
28146_evoapproxlib_adders_8_unsigned_pareto_pwr_mae_add8u_006.v
28147_evoapproxlib_adders_8_unsigned_pareto_pwr_mae_add8u_0FP.v
28148_evoapproxlib_adders_8_unsigned_pareto_pwr_mae_add8u_5HQ.v
28150_evoapproxlib_adders_8_unsigned_pareto_pwr_mae_add8u_5LT.v
28152_evoapproxlib_adders_8_unsigned_pareto_pwr_mae_add8u_5QL.v
28154_evoapproxlib_adders_8_unsigned_pareto_pwr_mae_add8u_5R3.v
28156_evoapproxlib_adders_8_unsigned_pareto_pwr_mae_add8u_5SY.v
28158_evoapproxlib_adders_8_unsigned_pareto_pwr_mae_add8u_88L.v
28159_evoapproxlib_adders_8_unsigned_pareto_pwr_mae_add8u_8ES.v
28160_evoapproxlib_adders_8_unsigned_pareto_pwr_mae_add8u_8LL.v
28161_evoapproxlib_adders_8_unsigned_pareto_pwr_mre_add8u_0FP.v
28162_evoapproxlib_adders_8_unsigned_pareto_pwr_mre_add8u_0H4.v
28163_evoapproxlib_adders_8_unsigned_pareto_pwr_mre_add8u_5G5.v
28165_evoapproxlib_adders_8_unsigned_pareto_pwr_mre_add8u_5ME.v
28167_evoapproxlib_adders_8_unsigned_pareto_pwr_mre_add8u_5QL.v
28169_evoapproxlib_adders_8_unsigned_pareto_pwr_mre_add8u_5R3.v
28171_evoapproxlib_adders_8_unsigned_pareto_pwr_mre_add8u_88L.v
28172_evoapproxlib_adders_8_unsigned_pareto_pwr_mre_add8u_8GM.v
28173_evoapproxlib_adders_8_unsigned_pareto_pwr_mre_add8u_8KZ.v
28174_evoapproxlib_adders_8_unsigned_pareto_pwr_mse_add8u_0CA.v
28175_evoapproxlib_adders_8_unsigned_pareto_pwr_mse_add8u_0FP.v
28176_evoapproxlib_adders_8_unsigned_pareto_pwr_mse_add8u_0H4.v
28177_evoapproxlib_adders_8_unsigned_pareto_pwr_mse_add8u_2XT.v
28178_evoapproxlib_adders_8_unsigned_pareto_pwr_mse_add8u_4T8.v
28179_evoapproxlib_adders_8_unsigned_pareto_pwr_mse_add8u_5EZ.v
28181_evoapproxlib_adders_8_unsigned_pareto_pwr_mse_add8u_5M7.v
28183_evoapproxlib_adders_8_unsigned_pareto_pwr_mse_add8u_5NH.v
28185_evoapproxlib_adders_8_unsigned_pareto_pwr_mse_add8u_5R3.v
28187_evoapproxlib_adders_8_unsigned_pareto_pwr_mse_add8u_88L.v
28188_evoapproxlib_adders_8_unsigned_pareto_pwr_mse_add8u_8ES.v
28189_evoapproxlib_adders_8_unsigned_pareto_pwr_wce_add8u_01R.v
28190_evoapproxlib_adders_8_unsigned_pareto_pwr_wce_add8u_04A.v
28191_evoapproxlib_adders_8_unsigned_pareto_pwr_wce_add8u_0FP.v
28192_evoapproxlib_adders_8_unsigned_pareto_pwr_wce_add8u_0H4.v
28193_evoapproxlib_adders_8_unsigned_pareto_pwr_wce_add8u_1DK.v
28195_evoapproxlib_adders_8_unsigned_pareto_pwr_wce_add8u_2XT.v
28196_evoapproxlib_adders_8_unsigned_pareto_pwr_wce_add8u_4T8.v
28197_evoapproxlib_adders_8_unsigned_pareto_pwr_wce_add8u_5EZ.v
28199_evoapproxlib_adders_8_unsigned_pareto_pwr_wce_add8u_8AS.v
28201_evoapproxlib_adders_9_signed_extended_pareto_pwr_ep_add9se_028.v
28202_evoapproxlib_adders_9_signed_extended_pareto_pwr_ep_add9se_05G.v
28203_evoapproxlib_adders_9_signed_extended_pareto_pwr_ep_add9se_063.v
28204_evoapproxlib_adders_9_signed_extended_pareto_pwr_ep_add9se_07Y.v
28205_evoapproxlib_adders_9_signed_extended_pareto_pwr_ep_add9se_087.v
28206_evoapproxlib_adders_9_signed_extended_pareto_pwr_ep_add9se_0DG.v
28207_evoapproxlib_adders_9_signed_extended_pareto_pwr_ep_add9se_0DV.v
28208_evoapproxlib_adders_9_signed_extended_pareto_pwr_mae_add9se_014.v
28209_evoapproxlib_adders_9_signed_extended_pareto_pwr_mae_add9se_07Y.v
28210_evoapproxlib_adders_9_signed_extended_pareto_pwr_mae_add9se_080.v
28211_evoapproxlib_adders_9_signed_extended_pareto_pwr_mae_add9se_09H.v
28212_evoapproxlib_adders_9_signed_extended_pareto_pwr_mae_add9se_09M.v
28213_evoapproxlib_adders_9_signed_extended_pareto_pwr_mae_add9se_0A3.v
28214_evoapproxlib_adders_9_signed_extended_pareto_pwr_mae_add9se_0CU.v
28215_evoapproxlib_adders_9_signed_extended_pareto_pwr_mae_add9se_0DV.v
28216_evoapproxlib_adders_9_signed_extended_pareto_pwr_mae_add9se_0DX.v
28217_evoapproxlib_adders_9_signed_extended_pareto_pwr_mre_add9se_079.v
28218_evoapproxlib_adders_9_signed_extended_pareto_pwr_mre_add9se_07Y.v
28219_evoapproxlib_adders_9_signed_extended_pareto_pwr_mre_add9se_0AD.v
28220_evoapproxlib_adders_9_signed_extended_pareto_pwr_mre_add9se_0AY.v
28221_evoapproxlib_adders_9_signed_extended_pareto_pwr_mre_add9se_0CG.v
28222_evoapproxlib_adders_9_signed_extended_pareto_pwr_mre_add9se_0CU.v
28223_evoapproxlib_adders_9_signed_extended_pareto_pwr_mre_add9se_0DV.v
28224_evoapproxlib_adders_9_signed_extended_pareto_pwr_mre_add9se_0DX.v
28225_evoapproxlib_adders_9_signed_extended_pareto_pwr_mse_add9se_036.v
28226_evoapproxlib_adders_9_signed_extended_pareto_pwr_mse_add9se_048.v
28227_evoapproxlib_adders_9_signed_extended_pareto_pwr_mse_add9se_056.v
28228_evoapproxlib_adders_9_signed_extended_pareto_pwr_mse_add9se_077.v
28229_evoapproxlib_adders_9_signed_extended_pareto_pwr_mse_add9se_07F.v
28230_evoapproxlib_adders_9_signed_extended_pareto_pwr_mse_add9se_07Y.v
28231_evoapproxlib_adders_9_signed_extended_pareto_pwr_mse_add9se_0AL.v
28232_evoapproxlib_adders_9_signed_extended_pareto_pwr_mse_add9se_0DV.v
28233_evoapproxlib_adders_9_signed_extended_pareto_pwr_mse_add9se_0DX.v
28234_evoapproxlib_adders_9_signed_extended_pareto_pwr_mse_add9se_0E4.v
28235_evoapproxlib_adders_9_signed_extended_pareto_pwr_wce_add9se_056.v
28236_evoapproxlib_adders_9_signed_extended_pareto_pwr_wce_add9se_077.v
28237_evoapproxlib_adders_9_signed_extended_pareto_pwr_wce_add9se_07G.v
28238_evoapproxlib_adders_9_signed_extended_pareto_pwr_wce_add9se_07J.v
28239_evoapproxlib_adders_9_signed_extended_pareto_pwr_wce_add9se_07Y.v
28240_evoapproxlib_adders_9_signed_extended_pareto_pwr_wce_add9se_0A8.v
28241_evoapproxlib_adders_9_signed_extended_pareto_pwr_wce_add9se_0BB.v
28242_evoapproxlib_adders_9_signed_extended_pareto_pwr_wce_add9se_0C1.v
28243_evoapproxlib_adders_9_signed_extended_pareto_pwr_wce_add9se_0CG.v
28244_evoapproxlib_adders_9_signed_extended_pareto_pwr_wce_add9se_0DV.v
28245_evoapproxlib_multiplers_11x11_unsigned_pareto_pwr_ep_mul11u_001.v
28246_evoapproxlib_multiplers_11x11_unsigned_pareto_pwr_ep_mul11u_0AG.v
28247_evoapproxlib_multiplers_11x11_unsigned_pareto_pwr_ep_mul11u_0DX.v
28248_evoapproxlib_multiplers_11x11_unsigned_pareto_pwr_mae_mul11u_001.v
28249_evoapproxlib_multiplers_11x11_unsigned_pareto_pwr_mae_mul11u_06R.v
28250_evoapproxlib_multiplers_11x11_unsigned_pareto_pwr_mae_mul11u_07G.v
28251_evoapproxlib_multiplers_11x11_unsigned_pareto_pwr_mae_mul11u_0CV.v
28252_evoapproxlib_multiplers_11x11_unsigned_pareto_pwr_mae_mul11u_0CY.v
28253_evoapproxlib_multiplers_11x11_unsigned_pareto_pwr_mae_mul11u_0DX.v
28254_evoapproxlib_multiplers_11x11_unsigned_pareto_pwr_mae_mul11u_0F3.v
28255_evoapproxlib_multiplers_11x11_unsigned_pareto_pwr_mre_mul11u_001.v
28256_evoapproxlib_multiplers_11x11_unsigned_pareto_pwr_mre_mul11u_005.v
28257_evoapproxlib_multiplers_11x11_unsigned_pareto_pwr_mre_mul11u_02M.v
28258_evoapproxlib_multiplers_11x11_unsigned_pareto_pwr_mre_mul11u_06R.v
28259_evoapproxlib_multiplers_11x11_unsigned_pareto_pwr_mre_mul11u_07G.v
28260_evoapproxlib_multiplers_11x11_unsigned_pareto_pwr_mre_mul11u_0CV.v
28261_evoapproxlib_multiplers_11x11_unsigned_pareto_pwr_mre_mul11u_0CY.v
28262_evoapproxlib_multiplers_11x11_unsigned_pareto_pwr_mre_mul11u_0DX.v
28263_evoapproxlib_multiplers_11x11_unsigned_pareto_pwr_mre_mul11u_0F3.v
28264_evoapproxlib_multiplers_11x11_unsigned_pareto_pwr_mse_mul11u_001.v
28265_evoapproxlib_multiplers_11x11_unsigned_pareto_pwr_mse_mul11u_06R.v
28266_evoapproxlib_multiplers_11x11_unsigned_pareto_pwr_mse_mul11u_07G.v
28267_evoapproxlib_multiplers_11x11_unsigned_pareto_pwr_mse_mul11u_0CV.v
28268_evoapproxlib_multiplers_11x11_unsigned_pareto_pwr_mse_mul11u_0CY.v
28269_evoapproxlib_multiplers_11x11_unsigned_pareto_pwr_mse_mul11u_0DX.v
28270_evoapproxlib_multiplers_11x11_unsigned_pareto_pwr_mse_mul11u_0F3.v
28271_evoapproxlib_multiplers_11x11_unsigned_pareto_pwr_wce_mul11u_001.v
28272_evoapproxlib_multiplers_11x11_unsigned_pareto_pwr_wce_mul11u_003.v
28273_evoapproxlib_multiplers_11x11_unsigned_pareto_pwr_wce_mul11u_06R.v
28274_evoapproxlib_multiplers_11x11_unsigned_pareto_pwr_wce_mul11u_07G.v
28275_evoapproxlib_multiplers_11x11_unsigned_pareto_pwr_wce_mul11u_0CV.v
28276_evoapproxlib_multiplers_11x11_unsigned_pareto_pwr_wce_mul11u_0CY.v
28277_evoapproxlib_multiplers_11x11_unsigned_pareto_pwr_wce_mul11u_0DX.v
28278_evoapproxlib_multiplers_11x11_unsigned_pareto_pwr_wce_mul11u_0F3.v
28279_evoapproxlib_multiplers_12x12_signed_pareto_pwr_ep_mul12s_2J2.v
28281_evoapproxlib_multiplers_12x12_signed_pareto_pwr_ep_mul12s_2K0.v
28283_evoapproxlib_multiplers_12x12_signed_pareto_pwr_ep_mul12s_2KL.v
28285_evoapproxlib_multiplers_12x12_signed_pareto_pwr_ep_mul12s_2KM.v
28287_evoapproxlib_multiplers_12x12_signed_pareto_pwr_ep_mul12s_2NM.v
28289_evoapproxlib_multiplers_12x12_signed_pareto_pwr_ep_mul12s_2R1.v
28291_evoapproxlib_multiplers_12x12_signed_pareto_pwr_ep_mul12s_35J.v
28293_evoapproxlib_multiplers_12x12_signed_pareto_pwr_mae_mul12s_2JL.v
28295_evoapproxlib_multiplers_12x12_signed_pareto_pwr_mae_mul12s_2K5.v
28297_evoapproxlib_multiplers_12x12_signed_pareto_pwr_mae_mul12s_2KL.v
28299_evoapproxlib_multiplers_12x12_signed_pareto_pwr_mae_mul12s_2KM.v
28301_evoapproxlib_multiplers_12x12_signed_pareto_pwr_mae_mul12s_2KN.v
28303_evoapproxlib_multiplers_12x12_signed_pareto_pwr_mae_mul12s_2KP.v
28305_evoapproxlib_multiplers_12x12_signed_pareto_pwr_mae_mul12s_2KQ.v
28307_evoapproxlib_multiplers_12x12_signed_pareto_pwr_mae_mul12s_2NM.v
28309_evoapproxlib_multiplers_12x12_signed_pareto_pwr_mae_mul12s_36A.v
283_100DaysofRTL_Day022-SpecialLogicGatesusingMux_gates_mux.v
28311_evoapproxlib_multiplers_12x12_signed_pareto_pwr_mre_mul12s_2KL.v
28313_evoapproxlib_multiplers_12x12_signed_pareto_pwr_mre_mul12s_2KM.v
28315_evoapproxlib_multiplers_12x12_signed_pareto_pwr_mre_mul12s_2KN.v
28317_evoapproxlib_multiplers_12x12_signed_pareto_pwr_mre_mul12s_2KP.v
28319_evoapproxlib_multiplers_12x12_signed_pareto_pwr_mre_mul12s_2KQ.v
28321_evoapproxlib_multiplers_12x12_signed_pareto_pwr_mre_mul12s_2NM.v
28323_evoapproxlib_multiplers_12x12_signed_pareto_pwr_mre_mul12s_35J.v
28325_evoapproxlib_multiplers_12x12_signed_pareto_pwr_mre_mul12s_36A.v
28327_evoapproxlib_multiplers_12x12_signed_pareto_pwr_mre_mul12s_36D.v
28329_evoapproxlib_multiplers_12x12_signed_pareto_pwr_mse_mul12s_2K5.v
28331_evoapproxlib_multiplers_12x12_signed_pareto_pwr_mse_mul12s_2KL.v
28333_evoapproxlib_multiplers_12x12_signed_pareto_pwr_mse_mul12s_2KM.v
28335_evoapproxlib_multiplers_12x12_signed_pareto_pwr_mse_mul12s_2KN.v
28337_evoapproxlib_multiplers_12x12_signed_pareto_pwr_mse_mul12s_2KQ.v
28339_evoapproxlib_multiplers_12x12_signed_pareto_pwr_mse_mul12s_2NM.v
28341_evoapproxlib_multiplers_12x12_signed_pareto_pwr_mse_mul12s_36A.v
28343_evoapproxlib_multiplers_12x12_signed_pareto_pwr_mse_mul12s_36D.v
28345_evoapproxlib_multiplers_12x12_signed_pareto_pwr_wce_mul12s_2JL.v
28347_evoapproxlib_multiplers_12x12_signed_pareto_pwr_wce_mul12s_2K5.v
28349_evoapproxlib_multiplers_12x12_signed_pareto_pwr_wce_mul12s_2KL.v
28351_evoapproxlib_multiplers_12x12_signed_pareto_pwr_wce_mul12s_2KM.v
28353_evoapproxlib_multiplers_12x12_signed_pareto_pwr_wce_mul12s_2KN.v
28355_evoapproxlib_multiplers_12x12_signed_pareto_pwr_wce_mul12s_2KQ.v
28357_evoapproxlib_multiplers_12x12_signed_pareto_pwr_wce_mul12s_2NM.v
28359_evoapproxlib_multiplers_12x12_signed_pareto_pwr_wce_mul12s_36A.v
28361_evoapproxlib_multiplers_12x12_unsigned_pareto_pwr_ep_mul12u_2EP.v
28363_evoapproxlib_multiplers_12x12_unsigned_pareto_pwr_ep_mul12u_2EQ.v
28365_evoapproxlib_multiplers_12x12_unsigned_pareto_pwr_ep_mul12u_2FN.v
28367_evoapproxlib_multiplers_12x12_unsigned_pareto_pwr_ep_mul12u_2PM.v
28369_evoapproxlib_multiplers_12x12_unsigned_pareto_pwr_ep_mul12u_342.v
28371_evoapproxlib_multiplers_12x12_unsigned_pareto_pwr_ep_mul12u_35V.v
28372_evoapproxlib_multiplers_12x12_unsigned_pareto_pwr_mae_mul12u_0UD.v
28374_evoapproxlib_multiplers_12x12_unsigned_pareto_pwr_mae_mul12u_2DH.v
28376_evoapproxlib_multiplers_12x12_unsigned_pareto_pwr_mae_mul12u_2EC.v
28378_evoapproxlib_multiplers_12x12_unsigned_pareto_pwr_mae_mul12u_2ED.v
28380_evoapproxlib_multiplers_12x12_unsigned_pareto_pwr_mae_mul12u_2EF.v
28382_evoapproxlib_multiplers_12x12_unsigned_pareto_pwr_mae_mul12u_2EH.v
28384_evoapproxlib_multiplers_12x12_unsigned_pareto_pwr_mae_mul12u_2Z6.v
28386_evoapproxlib_multiplers_12x12_unsigned_pareto_pwr_mae_mul12u_33U.v
28388_evoapproxlib_multiplers_12x12_unsigned_pareto_pwr_mae_mul12u_342.v
28390_evoapproxlib_multiplers_12x12_unsigned_pareto_pwr_mae_mul12u_35V.v
28391_evoapproxlib_multiplers_12x12_unsigned_pareto_pwr_mre_mul12u_08N.v
28393_evoapproxlib_multiplers_12x12_unsigned_pareto_pwr_mre_mul12u_2CN.v
28395_evoapproxlib_multiplers_12x12_unsigned_pareto_pwr_mre_mul12u_2DU.v
28397_evoapproxlib_multiplers_12x12_unsigned_pareto_pwr_mre_mul12u_2ED.v
28399_evoapproxlib_multiplers_12x12_unsigned_pareto_pwr_mre_mul12u_2EE.v
28401_evoapproxlib_multiplers_12x12_unsigned_pareto_pwr_mre_mul12u_2EG.v
28403_evoapproxlib_multiplers_12x12_unsigned_pareto_pwr_mre_mul12u_2ER.v
28405_evoapproxlib_multiplers_12x12_unsigned_pareto_pwr_mre_mul12u_342.v
28407_evoapproxlib_multiplers_12x12_unsigned_pareto_pwr_mre_mul12u_35U.v
28409_evoapproxlib_multiplers_12x12_unsigned_pareto_pwr_mre_mul12u_35V.v
28410_evoapproxlib_multiplers_12x12_unsigned_pareto_pwr_mse_mul12u_2CP.v
28412_evoapproxlib_multiplers_12x12_unsigned_pareto_pwr_mse_mul12u_2EC.v
28414_evoapproxlib_multiplers_12x12_unsigned_pareto_pwr_mse_mul12u_2EE.v
28416_evoapproxlib_multiplers_12x12_unsigned_pareto_pwr_mse_mul12u_2EG.v
28418_evoapproxlib_multiplers_12x12_unsigned_pareto_pwr_mse_mul12u_2EJ.v
28420_evoapproxlib_multiplers_12x12_unsigned_pareto_pwr_mse_mul12u_2J4.v
28422_evoapproxlib_multiplers_12x12_unsigned_pareto_pwr_mse_mul12u_2QN.v
28424_evoapproxlib_multiplers_12x12_unsigned_pareto_pwr_mse_mul12u_33E.v
28426_evoapproxlib_multiplers_12x12_unsigned_pareto_pwr_mse_mul12u_342.v
28428_evoapproxlib_multiplers_12x12_unsigned_pareto_pwr_mse_mul12u_35V.v
28429_evoapproxlib_multiplers_12x12_unsigned_pareto_pwr_wce_mul12u_08N.v
28431_evoapproxlib_multiplers_12x12_unsigned_pareto_pwr_wce_mul12u_0UD.v
28433_evoapproxlib_multiplers_12x12_unsigned_pareto_pwr_wce_mul12u_2CS.v
28435_evoapproxlib_multiplers_12x12_unsigned_pareto_pwr_wce_mul12u_2DH.v
28437_evoapproxlib_multiplers_12x12_unsigned_pareto_pwr_wce_mul12u_2EC.v
28439_evoapproxlib_multiplers_12x12_unsigned_pareto_pwr_wce_mul12u_2ED.v
28441_evoapproxlib_multiplers_12x12_unsigned_pareto_pwr_wce_mul12u_2EF.v
28443_evoapproxlib_multiplers_12x12_unsigned_pareto_pwr_wce_mul12u_2EH.v
28445_evoapproxlib_multiplers_12x12_unsigned_pareto_pwr_wce_mul12u_33E.v
28447_evoapproxlib_multiplers_12x12_unsigned_pareto_pwr_wce_mul12u_342.v
28449_evoapproxlib_multiplers_12x12_unsigned_pareto_pwr_wce_mul12u_35V.v
28450_evoapproxlib_multiplers_16x16_signed_pareto_pwr_ep_mul16s_G7F.v
28452_evoapproxlib_multiplers_16x16_signed_pareto_pwr_ep_mul16s_G7Z.v
28454_evoapproxlib_multiplers_16x16_signed_pareto_pwr_ep_mul16s_G80.v
28456_evoapproxlib_multiplers_16x16_signed_pareto_pwr_ep_mul16s_GAT.v
28458_evoapproxlib_multiplers_16x16_signed_pareto_pwr_ep_mul16s_HDG.v
28460_evoapproxlib_multiplers_16x16_signed_pareto_pwr_ep_mul16s_HEB.v
28461_evoapproxlib_multiplers_16x16_signed_pareto_pwr_mae_mul16s_GAT.v
28463_evoapproxlib_multiplers_16x16_signed_pareto_pwr_mae_mul16s_HDG.v
28465_evoapproxlib_multiplers_16x16_signed_pareto_pwr_mae_mul16s_HEB.v
28466_evoapproxlib_multiplers_16x16_signed_pareto_pwr_mae_mul16s_HFZ.v
28468_evoapproxlib_multiplers_16x16_signed_pareto_pwr_mre_mul16s_GAT.v
28470_evoapproxlib_multiplers_16x16_signed_pareto_pwr_mre_mul16s_GK2.v
28472_evoapproxlib_multiplers_16x16_signed_pareto_pwr_mre_mul16s_HEB.v
28473_evoapproxlib_multiplers_16x16_signed_pareto_pwr_mre_mul16s_HFZ.v
28475_evoapproxlib_multiplers_16x16_signed_pareto_pwr_mse_mul16s_GAT.v
28477_evoapproxlib_multiplers_16x16_signed_pareto_pwr_mse_mul16s_HDG.v
28479_evoapproxlib_multiplers_16x16_signed_pareto_pwr_mse_mul16s_HEB.v
28480_evoapproxlib_multiplers_16x16_signed_pareto_pwr_mse_mul16s_HFZ.v
28482_evoapproxlib_multiplers_16x16_signed_pareto_pwr_wce_mul16s_GAT.v
28484_evoapproxlib_multiplers_16x16_signed_pareto_pwr_wce_mul16s_HDG.v
28486_evoapproxlib_multiplers_16x16_signed_pareto_pwr_wce_mul16s_HEB.v
28487_evoapproxlib_multiplers_16x16_signed_pareto_pwr_wce_mul16s_HHP.v
28488_evoapproxlib_multiplers_16x16_unsigned_pareto_pwr_ep_mul16u_0ZG.v
28495_evoapproxlib_multiplers_16x16_unsigned_pareto_pwr_ep_mul16u_GZ7.v
28497_evoapproxlib_multiplers_16x16_unsigned_pareto_pwr_ep_mul16u_HF0.v
285_100DaysofRTL_Day023-FullAdderusingMux_full_adder.v
28511_evoapproxlib_multiplers_16x16_unsigned_pareto_pwr_mae_mul16u_GPF.v
28513_evoapproxlib_multiplers_16x16_unsigned_pareto_pwr_mae_mul16u_HF0.v
28514_evoapproxlib_multiplers_16x16_unsigned_pareto_pwr_mae_mul16u_HGP.v
28532_evoapproxlib_multiplers_16x16_unsigned_pareto_pwr_mre_mul16u_HF0.v
28533_evoapproxlib_multiplers_16x16_unsigned_pareto_pwr_mre_mul16u_HGK.v
28548_evoapproxlib_multiplers_16x16_unsigned_pareto_pwr_mse_mul16u_G9P.v
28549_evoapproxlib_multiplers_16x16_unsigned_pareto_pwr_mse_mul16u_GPE.v
28551_evoapproxlib_multiplers_16x16_unsigned_pareto_pwr_mse_mul16u_H6G.v
28566_evoapproxlib_multiplers_16x16_unsigned_pareto_pwr_wce_mul16u_GPE.v
28568_evoapproxlib_multiplers_16x16_unsigned_pareto_pwr_wce_mul16u_H6G.v
28570_evoapproxlib_multiplers_16x16_unsigned_pareto_pwr_wce_mul16u_HF0.v
28571_evoapproxlib_multiplers_7x7_unsigned_pareto_pwr_ep_mul7u_01L.v
28572_evoapproxlib_multiplers_7x7_unsigned_pareto_pwr_ep_mul7u_03M.v
28573_evoapproxlib_multiplers_7x7_unsigned_pareto_pwr_ep_mul7u_08B.v
28574_evoapproxlib_multiplers_7x7_unsigned_pareto_pwr_ep_mul7u_093.v
28575_evoapproxlib_multiplers_7x7_unsigned_pareto_pwr_ep_mul7u_0B2.v
28576_evoapproxlib_multiplers_7x7_unsigned_pareto_pwr_ep_mul7u_0CA.v
28577_evoapproxlib_multiplers_7x7_unsigned_pareto_pwr_ep_mul7u_0CZ.v
28578_evoapproxlib_multiplers_7x7_unsigned_pareto_pwr_ep_mul7u_0DE.v
28579_evoapproxlib_multiplers_7x7_unsigned_pareto_pwr_ep_mul7u_0ED.v
28580_evoapproxlib_multiplers_7x7_unsigned_pareto_pwr_mae_mul7u_013.v
28581_evoapproxlib_multiplers_7x7_unsigned_pareto_pwr_mae_mul7u_01L.v
28582_evoapproxlib_multiplers_7x7_unsigned_pareto_pwr_mae_mul7u_03M.v
28583_evoapproxlib_multiplers_7x7_unsigned_pareto_pwr_mae_mul7u_069.v
28584_evoapproxlib_multiplers_7x7_unsigned_pareto_pwr_mae_mul7u_093.v
28585_evoapproxlib_multiplers_7x7_unsigned_pareto_pwr_mae_mul7u_09J.v
28586_evoapproxlib_multiplers_7x7_unsigned_pareto_pwr_mae_mul7u_0B6.v
28587_evoapproxlib_multiplers_7x7_unsigned_pareto_pwr_mae_mul7u_0CA.v
28588_evoapproxlib_multiplers_7x7_unsigned_pareto_pwr_mae_mul7u_0DE.v
28589_evoapproxlib_multiplers_7x7_unsigned_pareto_pwr_mre_mul7u_00M.v
28590_evoapproxlib_multiplers_7x7_unsigned_pareto_pwr_mre_mul7u_01L.v
28591_evoapproxlib_multiplers_7x7_unsigned_pareto_pwr_mre_mul7u_03K.v
28592_evoapproxlib_multiplers_7x7_unsigned_pareto_pwr_mre_mul7u_03M.v
28593_evoapproxlib_multiplers_7x7_unsigned_pareto_pwr_mre_mul7u_05K.v
28594_evoapproxlib_multiplers_7x7_unsigned_pareto_pwr_mre_mul7u_09J.v
28595_evoapproxlib_multiplers_7x7_unsigned_pareto_pwr_mre_mul7u_0B6.v
28596_evoapproxlib_multiplers_7x7_unsigned_pareto_pwr_mre_mul7u_0CA.v
28597_evoapproxlib_multiplers_7x7_unsigned_pareto_pwr_mre_mul7u_0DE.v
28598_evoapproxlib_multiplers_7x7_unsigned_pareto_pwr_mre_mul7u_0GG.v
28599_evoapproxlib_multiplers_7x7_unsigned_pareto_pwr_mse_mul7u_013.v
28600_evoapproxlib_multiplers_7x7_unsigned_pareto_pwr_mse_mul7u_01L.v
28601_evoapproxlib_multiplers_7x7_unsigned_pareto_pwr_mse_mul7u_03M.v
28602_evoapproxlib_multiplers_7x7_unsigned_pareto_pwr_mse_mul7u_069.v
28603_evoapproxlib_multiplers_7x7_unsigned_pareto_pwr_mse_mul7u_093.v
28604_evoapproxlib_multiplers_7x7_unsigned_pareto_pwr_mse_mul7u_09J.v
28605_evoapproxlib_multiplers_7x7_unsigned_pareto_pwr_mse_mul7u_0B6.v
28606_evoapproxlib_multiplers_7x7_unsigned_pareto_pwr_mse_mul7u_0CA.v
28607_evoapproxlib_multiplers_7x7_unsigned_pareto_pwr_mse_mul7u_0DE.v
28608_evoapproxlib_multiplers_7x7_unsigned_pareto_pwr_wce_mul7u_013.v
28609_evoapproxlib_multiplers_7x7_unsigned_pareto_pwr_wce_mul7u_01L.v
28610_evoapproxlib_multiplers_7x7_unsigned_pareto_pwr_wce_mul7u_03M.v
28611_evoapproxlib_multiplers_7x7_unsigned_pareto_pwr_wce_mul7u_069.v
28612_evoapproxlib_multiplers_7x7_unsigned_pareto_pwr_wce_mul7u_06J.v
28613_evoapproxlib_multiplers_7x7_unsigned_pareto_pwr_wce_mul7u_093.v
28614_evoapproxlib_multiplers_7x7_unsigned_pareto_pwr_wce_mul7u_09J.v
28615_evoapproxlib_multiplers_7x7_unsigned_pareto_pwr_wce_mul7u_0B6.v
28616_evoapproxlib_multiplers_7x7_unsigned_pareto_pwr_wce_mul7u_0CA.v
28617_evoapproxlib_multiplers_7x7_unsigned_pareto_pwr_wce_mul7u_0DE.v
28618_evoapproxlib_multiplers_8x2_unsigned_pareto_pwr_ep_mul8x2u_015.v
28619_evoapproxlib_multiplers_8x2_unsigned_pareto_pwr_ep_mul8x2u_0LK.v
28621_evoapproxlib_multiplers_8x2_unsigned_pareto_pwr_ep_mul8x2u_0PJ.v
28622_evoapproxlib_multiplers_8x2_unsigned_pareto_pwr_ep_mul8x2u_0S7.v
28623_evoapproxlib_multiplers_8x2_unsigned_pareto_pwr_ep_mul8x2u_0SV.v
28624_evoapproxlib_multiplers_8x2_unsigned_pareto_pwr_ep_mul8x2u_106.v
28625_evoapproxlib_multiplers_8x2_unsigned_pareto_pwr_ep_mul8x2u_166.v
28626_evoapproxlib_multiplers_8x2_unsigned_pareto_pwr_mae_mul8x2u_07K.v
28627_evoapproxlib_multiplers_8x2_unsigned_pareto_pwr_mae_mul8x2u_0A3.v
28629_evoapproxlib_multiplers_8x2_unsigned_pareto_pwr_mae_mul8x2u_0PJ.v
28630_evoapproxlib_multiplers_8x2_unsigned_pareto_pwr_mae_mul8x2u_0SJ.v
28631_evoapproxlib_multiplers_8x2_unsigned_pareto_pwr_mae_mul8x2u_0SN.v
28632_evoapproxlib_multiplers_8x2_unsigned_pareto_pwr_mae_mul8x2u_0SV.v
28633_evoapproxlib_multiplers_8x2_unsigned_pareto_pwr_mae_mul8x2u_0X3.v
28634_evoapproxlib_multiplers_8x2_unsigned_pareto_pwr_mae_mul8x2u_106.v
28635_evoapproxlib_multiplers_8x2_unsigned_pareto_pwr_mae_mul8x2u_16M.v
28636_evoapproxlib_multiplers_8x2_unsigned_pareto_pwr_mre_mul8x2u_0HB.v
28638_evoapproxlib_multiplers_8x2_unsigned_pareto_pwr_mre_mul8x2u_0PJ.v
28639_evoapproxlib_multiplers_8x2_unsigned_pareto_pwr_mre_mul8x2u_0S7.v
28641_evoapproxlib_multiplers_8x2_unsigned_pareto_pwr_mre_mul8x2u_0ZF.v
28642_evoapproxlib_multiplers_8x2_unsigned_pareto_pwr_mre_mul8x2u_0ZV.v
28643_evoapproxlib_multiplers_8x2_unsigned_pareto_pwr_mre_mul8x2u_106.v
28644_evoapproxlib_multiplers_8x2_unsigned_pareto_pwr_mse_mul8x2u_01H.v
28645_evoapproxlib_multiplers_8x2_unsigned_pareto_pwr_mse_mul8x2u_07K.v
28647_evoapproxlib_multiplers_8x2_unsigned_pareto_pwr_mse_mul8x2u_0AJ.v
28648_evoapproxlib_multiplers_8x2_unsigned_pareto_pwr_mse_mul8x2u_0FS.v
28650_evoapproxlib_multiplers_8x2_unsigned_pareto_pwr_mse_mul8x2u_0S7.v
28651_evoapproxlib_multiplers_8x2_unsigned_pareto_pwr_mse_mul8x2u_0SN.v
28652_evoapproxlib_multiplers_8x2_unsigned_pareto_pwr_mse_mul8x2u_0ZF.v
28653_evoapproxlib_multiplers_8x2_unsigned_pareto_pwr_mse_mul8x2u_106.v
28654_evoapproxlib_multiplers_8x2_unsigned_pareto_pwr_wce_mul8x2u_07K.v
28656_evoapproxlib_multiplers_8x2_unsigned_pareto_pwr_wce_mul8x2u_0FS.v
28657_evoapproxlib_multiplers_8x2_unsigned_pareto_pwr_wce_mul8x2u_0M1.v
28659_evoapproxlib_multiplers_8x2_unsigned_pareto_pwr_wce_mul8x2u_0S7.v
28660_evoapproxlib_multiplers_8x2_unsigned_pareto_pwr_wce_mul8x2u_0SN.v
28662_evoapproxlib_multiplers_8x2_unsigned_pareto_pwr_wce_mul8x2u_106.v
28663_evoapproxlib_multiplers_8x2_unsigned_pareto_pwr_wce_mul8x2u_11V.v
28664_evoapproxlib_multiplers_8x2_unsigned_pareto_pwr_wce_mul8x2u_15A.v
28665_evoapproxlib_multiplers_8x3_unsigned_pareto_pwr_ep_mul8x3u_0BN.v
28666_evoapproxlib_multiplers_8x3_unsigned_pareto_pwr_ep_mul8x3u_0F1.v
28667_evoapproxlib_multiplers_8x3_unsigned_pareto_pwr_ep_mul8x3u_0KE.v
28669_evoapproxlib_multiplers_8x3_unsigned_pareto_pwr_ep_mul8x3u_109.v
28670_evoapproxlib_multiplers_8x3_unsigned_pareto_pwr_ep_mul8x3u_19K.v
28671_evoapproxlib_multiplers_8x3_unsigned_pareto_pwr_ep_mul8x3u_1R5.v
28672_evoapproxlib_multiplers_8x3_unsigned_pareto_pwr_ep_mul8x3u_1TK.v
28673_evoapproxlib_multiplers_8x3_unsigned_pareto_pwr_ep_mul8x3u_1X9.v
28675_evoapproxlib_multiplers_8x3_unsigned_pareto_pwr_mae_mul8x3u_0BH.v
28676_evoapproxlib_multiplers_8x3_unsigned_pareto_pwr_mae_mul8x3u_0KE.v
28677_evoapproxlib_multiplers_8x3_unsigned_pareto_pwr_mae_mul8x3u_0MU.v
28678_evoapproxlib_multiplers_8x3_unsigned_pareto_pwr_mae_mul8x3u_0Q5.v
28680_evoapproxlib_multiplers_8x3_unsigned_pareto_pwr_mae_mul8x3u_0SF.v
28681_evoapproxlib_multiplers_8x3_unsigned_pareto_pwr_mae_mul8x3u_15X.v
28682_evoapproxlib_multiplers_8x3_unsigned_pareto_pwr_mae_mul8x3u_1JC.v
28683_evoapproxlib_multiplers_8x3_unsigned_pareto_pwr_mae_mul8x3u_1R5.v
28684_evoapproxlib_multiplers_8x3_unsigned_pareto_pwr_mre_mul8x3u_0KE.v
28686_evoapproxlib_multiplers_8x3_unsigned_pareto_pwr_mre_mul8x3u_0SF.v
28687_evoapproxlib_multiplers_8x3_unsigned_pareto_pwr_mre_mul8x3u_0SG.v
28688_evoapproxlib_multiplers_8x3_unsigned_pareto_pwr_mre_mul8x3u_1A4.v
28689_evoapproxlib_multiplers_8x3_unsigned_pareto_pwr_mre_mul8x3u_1C9.v
28690_evoapproxlib_multiplers_8x3_unsigned_pareto_pwr_mre_mul8x3u_1R5.v
28691_evoapproxlib_multiplers_8x3_unsigned_pareto_pwr_mre_mul8x3u_1TK.v
28692_evoapproxlib_multiplers_8x3_unsigned_pareto_pwr_mre_mul8x3u_1X9.v
28693_evoapproxlib_multiplers_8x3_unsigned_pareto_pwr_mse_mul8x3u_085.v
28694_evoapproxlib_multiplers_8x3_unsigned_pareto_pwr_mse_mul8x3u_0ET.v
28695_evoapproxlib_multiplers_8x3_unsigned_pareto_pwr_mse_mul8x3u_0KE.v
28696_evoapproxlib_multiplers_8x3_unsigned_pareto_pwr_mse_mul8x3u_0Q5.v
28698_evoapproxlib_multiplers_8x3_unsigned_pareto_pwr_mse_mul8x3u_0TM.v
28699_evoapproxlib_multiplers_8x3_unsigned_pareto_pwr_mse_mul8x3u_0UB.v
28700_evoapproxlib_multiplers_8x3_unsigned_pareto_pwr_mse_mul8x3u_1FL.v
28701_evoapproxlib_multiplers_8x3_unsigned_pareto_pwr_mse_mul8x3u_1R5.v
28703_evoapproxlib_multiplers_8x3_unsigned_pareto_pwr_wce_mul8x3u_09U.v
28704_evoapproxlib_multiplers_8x3_unsigned_pareto_pwr_wce_mul8x3u_0KE.v
28706_evoapproxlib_multiplers_8x3_unsigned_pareto_pwr_wce_mul8x3u_0TM.v
28707_evoapproxlib_multiplers_8x3_unsigned_pareto_pwr_wce_mul8x3u_0UB.v
28708_evoapproxlib_multiplers_8x3_unsigned_pareto_pwr_wce_mul8x3u_1F9.v
28709_evoapproxlib_multiplers_8x3_unsigned_pareto_pwr_wce_mul8x3u_1FL.v
287_100DaysofRTL_Day026-BasicLogicGatesusingDmux_ANDgate_demux_and_gate.v
28710_evoapproxlib_multiplers_8x3_unsigned_pareto_pwr_wce_mul8x3u_1R5.v
28711_evoapproxlib_multiplers_8x3_unsigned_pareto_pwr_wce_mul8x3u_1Y6.v
28713_evoapproxlib_multiplers_8x4_unsigned_pareto_pwr_ep_mul8x4u_1AV.v
28714_evoapproxlib_multiplers_8x4_unsigned_pareto_pwr_ep_mul8x4u_2JV.v
28715_evoapproxlib_multiplers_8x4_unsigned_pareto_pwr_ep_mul8x4u_2UU.v
28716_evoapproxlib_multiplers_8x4_unsigned_pareto_pwr_ep_mul8x4u_2YS.v
28717_evoapproxlib_multiplers_8x4_unsigned_pareto_pwr_ep_mul8x4u_30G.v
28718_evoapproxlib_multiplers_8x4_unsigned_pareto_pwr_ep_mul8x4u_35S.v
28719_evoapproxlib_multiplers_8x4_unsigned_pareto_pwr_ep_mul8x4u_3AA.v
28721_evoapproxlib_multiplers_8x4_unsigned_pareto_pwr_ep_mul8x4u_577.v
28722_evoapproxlib_multiplers_8x4_unsigned_pareto_pwr_mae_mul8x4u_0S7.v
28724_evoapproxlib_multiplers_8x4_unsigned_pareto_pwr_mae_mul8x4u_1YD.v
28725_evoapproxlib_multiplers_8x4_unsigned_pareto_pwr_mae_mul8x4u_2AN.v
28726_evoapproxlib_multiplers_8x4_unsigned_pareto_pwr_mae_mul8x4u_2D9.v
28727_evoapproxlib_multiplers_8x4_unsigned_pareto_pwr_mae_mul8x4u_2FE.v
28728_evoapproxlib_multiplers_8x4_unsigned_pareto_pwr_mae_mul8x4u_2UU.v
28729_evoapproxlib_multiplers_8x4_unsigned_pareto_pwr_mae_mul8x4u_30G.v
28730_evoapproxlib_multiplers_8x4_unsigned_pareto_pwr_mae_mul8x4u_3AA.v
28732_evoapproxlib_multiplers_8x4_unsigned_pareto_pwr_mre_mul8x4u_0S7.v
28733_evoapproxlib_multiplers_8x4_unsigned_pareto_pwr_mre_mul8x4u_2AN.v
28734_evoapproxlib_multiplers_8x4_unsigned_pareto_pwr_mre_mul8x4u_2UU.v
28735_evoapproxlib_multiplers_8x4_unsigned_pareto_pwr_mre_mul8x4u_30G.v
28736_evoapproxlib_multiplers_8x4_unsigned_pareto_pwr_mre_mul8x4u_35S.v
28737_evoapproxlib_multiplers_8x4_unsigned_pareto_pwr_mre_mul8x4u_366.v
28738_evoapproxlib_multiplers_8x4_unsigned_pareto_pwr_mre_mul8x4u_3AA.v
28739_evoapproxlib_multiplers_8x4_unsigned_pareto_pwr_mre_mul8x4u_3JN.v
28740_evoapproxlib_multiplers_8x4_unsigned_pareto_pwr_mre_mul8x4u_4Z7.v
28742_evoapproxlib_multiplers_8x4_unsigned_pareto_pwr_mse_mul8x4u_134.v
28743_evoapproxlib_multiplers_8x4_unsigned_pareto_pwr_mse_mul8x4u_1RU.v
28744_evoapproxlib_multiplers_8x4_unsigned_pareto_pwr_mse_mul8x4u_2UU.v
28745_evoapproxlib_multiplers_8x4_unsigned_pareto_pwr_mse_mul8x4u_30N.v
28746_evoapproxlib_multiplers_8x4_unsigned_pareto_pwr_mse_mul8x4u_3XB.v
28747_evoapproxlib_multiplers_8x4_unsigned_pareto_pwr_mse_mul8x4u_3Y3.v
28748_evoapproxlib_multiplers_8x4_unsigned_pareto_pwr_mse_mul8x4u_485.v
28749_evoapproxlib_multiplers_8x4_unsigned_pareto_pwr_mse_mul8x4u_4ND.v
28750_evoapproxlib_multiplers_8x4_unsigned_pareto_pwr_mse_mul8x4u_4Z7.v
28752_evoapproxlib_multiplers_8x4_unsigned_pareto_pwr_wce_mul8x4u_134.v
28753_evoapproxlib_multiplers_8x4_unsigned_pareto_pwr_wce_mul8x4u_1TT.v
28754_evoapproxlib_multiplers_8x4_unsigned_pareto_pwr_wce_mul8x4u_29J.v
28755_evoapproxlib_multiplers_8x4_unsigned_pareto_pwr_wce_mul8x4u_2AE.v
28756_evoapproxlib_multiplers_8x4_unsigned_pareto_pwr_wce_mul8x4u_2UU.v
28757_evoapproxlib_multiplers_8x4_unsigned_pareto_pwr_wce_mul8x4u_3AA.v
28758_evoapproxlib_multiplers_8x4_unsigned_pareto_pwr_wce_mul8x4u_3BJ.v
28759_evoapproxlib_multiplers_8x4_unsigned_pareto_pwr_wce_mul8x4u_3Y3.v
28760_evoapproxlib_multiplers_8x4_unsigned_pareto_pwr_wce_mul8x4u_485.v
28762_evoapproxlib_multiplers_8x5_unsigned_pareto_pwr_ep_mul8x5u_1HM.v
28763_evoapproxlib_multiplers_8x5_unsigned_pareto_pwr_ep_mul8x5u_379.v
28764_evoapproxlib_multiplers_8x5_unsigned_pareto_pwr_ep_mul8x5u_3BF.v
28765_evoapproxlib_multiplers_8x5_unsigned_pareto_pwr_ep_mul8x5u_3UR.v
28766_evoapproxlib_multiplers_8x5_unsigned_pareto_pwr_ep_mul8x5u_41G.v
28767_evoapproxlib_multiplers_8x5_unsigned_pareto_pwr_ep_mul8x5u_4B0.v
28768_evoapproxlib_multiplers_8x5_unsigned_pareto_pwr_ep_mul8x5u_4E8.v
28769_evoapproxlib_multiplers_8x5_unsigned_pareto_pwr_ep_mul8x5u_52X.v
28771_evoapproxlib_multiplers_8x5_unsigned_pareto_pwr_mae_mul8x5u_00N.v
28772_evoapproxlib_multiplers_8x5_unsigned_pareto_pwr_mae_mul8x5u_0AP.v
28773_evoapproxlib_multiplers_8x5_unsigned_pareto_pwr_mae_mul8x5u_14C.v
28774_evoapproxlib_multiplers_8x5_unsigned_pareto_pwr_mae_mul8x5u_2E0.v
28775_evoapproxlib_multiplers_8x5_unsigned_pareto_pwr_mae_mul8x5u_2UN.v
28776_evoapproxlib_multiplers_8x5_unsigned_pareto_pwr_mae_mul8x5u_3YD.v
28777_evoapproxlib_multiplers_8x5_unsigned_pareto_pwr_mae_mul8x5u_4B0.v
28778_evoapproxlib_multiplers_8x5_unsigned_pareto_pwr_mae_mul8x5u_4E8.v
28780_evoapproxlib_multiplers_8x5_unsigned_pareto_pwr_mae_mul8x5u_59A.v
28781_evoapproxlib_multiplers_8x5_unsigned_pareto_pwr_mre_mul8x5u_00N.v
28782_evoapproxlib_multiplers_8x5_unsigned_pareto_pwr_mre_mul8x5u_0CF.v
28783_evoapproxlib_multiplers_8x5_unsigned_pareto_pwr_mre_mul8x5u_0N9.v
28784_evoapproxlib_multiplers_8x5_unsigned_pareto_pwr_mre_mul8x5u_2Y9.v
28785_evoapproxlib_multiplers_8x5_unsigned_pareto_pwr_mre_mul8x5u_31H.v
28786_evoapproxlib_multiplers_8x5_unsigned_pareto_pwr_mre_mul8x5u_44H.v
28787_evoapproxlib_multiplers_8x5_unsigned_pareto_pwr_mre_mul8x5u_4E8.v
28789_evoapproxlib_multiplers_8x5_unsigned_pareto_pwr_mre_mul8x5u_5HE.v
28790_evoapproxlib_multiplers_8x5_unsigned_pareto_pwr_mre_mul8x5u_5R9.v
28792_evoapproxlib_multiplers_8x5_unsigned_pareto_pwr_mse_mul8x5u_13N.v
28793_evoapproxlib_multiplers_8x5_unsigned_pareto_pwr_mse_mul8x5u_39T.v
28794_evoapproxlib_multiplers_8x5_unsigned_pareto_pwr_mse_mul8x5u_3M6.v
28795_evoapproxlib_multiplers_8x5_unsigned_pareto_pwr_mse_mul8x5u_44B.v
28796_evoapproxlib_multiplers_8x5_unsigned_pareto_pwr_mse_mul8x5u_453.v
28797_evoapproxlib_multiplers_8x5_unsigned_pareto_pwr_mse_mul8x5u_4E8.v
28799_evoapproxlib_multiplers_8x5_unsigned_pareto_pwr_mse_mul8x5u_5R9.v
28800_evoapproxlib_multiplers_8x5_unsigned_pareto_pwr_mse_mul8x5u_613.v
28802_evoapproxlib_multiplers_8x5_unsigned_pareto_pwr_wce_mul8x5u_280.v
28804_evoapproxlib_multiplers_8x5_unsigned_pareto_pwr_wce_mul8x5u_37F.v
28805_evoapproxlib_multiplers_8x5_unsigned_pareto_pwr_wce_mul8x5u_44H.v
28806_evoapproxlib_multiplers_8x5_unsigned_pareto_pwr_wce_mul8x5u_4CX.v
28807_evoapproxlib_multiplers_8x5_unsigned_pareto_pwr_wce_mul8x5u_4E8.v
28809_evoapproxlib_multiplers_8x5_unsigned_pareto_pwr_wce_mul8x5u_5R9.v
28810_evoapproxlib_multiplers_8x5_unsigned_pareto_pwr_wce_mul8x5u_613.v
28811_evoapproxlib_multiplers_8x6_unsigned_pareto_pwr_ep_mul8x6u_049.v
28812_evoapproxlib_multiplers_8x6_unsigned_pareto_pwr_ep_mul8x6u_1FJ.v
28813_evoapproxlib_multiplers_8x6_unsigned_pareto_pwr_ep_mul8x6u_2F5.v
28814_evoapproxlib_multiplers_8x6_unsigned_pareto_pwr_ep_mul8x6u_3DQ.v
28815_evoapproxlib_multiplers_8x6_unsigned_pareto_pwr_ep_mul8x6u_446.v
28816_evoapproxlib_multiplers_8x6_unsigned_pareto_pwr_ep_mul8x6u_4TY.v
28818_evoapproxlib_multiplers_8x6_unsigned_pareto_pwr_ep_mul8x6u_5TS.v
28819_evoapproxlib_multiplers_8x6_unsigned_pareto_pwr_mae_mul8x6u_049.v
28820_evoapproxlib_multiplers_8x6_unsigned_pareto_pwr_mae_mul8x6u_247.v
28821_evoapproxlib_multiplers_8x6_unsigned_pareto_pwr_mae_mul8x6u_2B3.v
28822_evoapproxlib_multiplers_8x6_unsigned_pareto_pwr_mae_mul8x6u_3DQ.v
28823_evoapproxlib_multiplers_8x6_unsigned_pareto_pwr_mae_mul8x6u_446.v
28824_evoapproxlib_multiplers_8x6_unsigned_pareto_pwr_mae_mul8x6u_4RX.v
28826_evoapproxlib_multiplers_8x6_unsigned_pareto_pwr_mae_mul8x6u_5EZ.v
28827_evoapproxlib_multiplers_8x6_unsigned_pareto_pwr_mae_mul8x6u_5MD.v
28828_evoapproxlib_multiplers_8x6_unsigned_pareto_pwr_mae_mul8x6u_5TS.v
28829_evoapproxlib_multiplers_8x6_unsigned_pareto_pwr_mre_mul8x6u_049.v
28830_evoapproxlib_multiplers_8x6_unsigned_pareto_pwr_mre_mul8x6u_12E.v
28831_evoapproxlib_multiplers_8x6_unsigned_pareto_pwr_mre_mul8x6u_23K.v
28832_evoapproxlib_multiplers_8x6_unsigned_pareto_pwr_mre_mul8x6u_3DQ.v
28833_evoapproxlib_multiplers_8x6_unsigned_pareto_pwr_mre_mul8x6u_3E7.v
28834_evoapproxlib_multiplers_8x6_unsigned_pareto_pwr_mre_mul8x6u_446.v
28835_evoapproxlib_multiplers_8x6_unsigned_pareto_pwr_mre_mul8x6u_4RX.v
28837_evoapproxlib_multiplers_8x6_unsigned_pareto_pwr_mre_mul8x6u_5EZ.v
28838_evoapproxlib_multiplers_8x6_unsigned_pareto_pwr_mre_mul8x6u_5TS.v
28839_evoapproxlib_multiplers_8x6_unsigned_pareto_pwr_mse_mul8x6u_045.v
28840_evoapproxlib_multiplers_8x6_unsigned_pareto_pwr_mse_mul8x6u_049.v
28841_evoapproxlib_multiplers_8x6_unsigned_pareto_pwr_mse_mul8x6u_0SQ.v
28842_evoapproxlib_multiplers_8x6_unsigned_pareto_pwr_mse_mul8x6u_3PV.v
28843_evoapproxlib_multiplers_8x6_unsigned_pareto_pwr_mse_mul8x6u_4MB.v
28844_evoapproxlib_multiplers_8x6_unsigned_pareto_pwr_mse_mul8x6u_4TF.v
28845_evoapproxlib_multiplers_8x6_unsigned_pareto_pwr_mse_mul8x6u_4TY.v
28847_evoapproxlib_multiplers_8x6_unsigned_pareto_pwr_mse_mul8x6u_5TS.v
28849_evoapproxlib_multiplers_8x6_unsigned_pareto_pwr_wce_mul8x6u_045.v
28850_evoapproxlib_multiplers_8x6_unsigned_pareto_pwr_wce_mul8x6u_049.v
28851_evoapproxlib_multiplers_8x6_unsigned_pareto_pwr_wce_mul8x6u_0MH.v
28852_evoapproxlib_multiplers_8x6_unsigned_pareto_pwr_wce_mul8x6u_2HT.v
28853_evoapproxlib_multiplers_8x6_unsigned_pareto_pwr_wce_mul8x6u_4TY.v
28855_evoapproxlib_multiplers_8x6_unsigned_pareto_pwr_wce_mul8x6u_5EZ.v
28856_evoapproxlib_multiplers_8x6_unsigned_pareto_pwr_wce_mul8x6u_5HD.v
28857_evoapproxlib_multiplers_8x6_unsigned_pareto_pwr_wce_mul8x6u_5TS.v
28859_evoapproxlib_multiplers_8x6_unsigned_pareto_pwr_wce_mul8x6u_629.v
28860_evoapproxlib_multiplers_8x7_unsigned_pareto_pwr_ep_mul8x7u_0V5.v
28861_evoapproxlib_multiplers_8x7_unsigned_pareto_pwr_ep_mul8x7u_1FZ.v
28862_evoapproxlib_multiplers_8x7_unsigned_pareto_pwr_ep_mul8x7u_3LF.v
28863_evoapproxlib_multiplers_8x7_unsigned_pareto_pwr_ep_mul8x7u_3UT.v
28864_evoapproxlib_multiplers_8x7_unsigned_pareto_pwr_ep_mul8x7u_4L6.v
28866_evoapproxlib_multiplers_8x7_unsigned_pareto_pwr_ep_mul8x7u_4MD.v
28867_evoapproxlib_multiplers_8x7_unsigned_pareto_pwr_ep_mul8x7u_6TV.v
28868_evoapproxlib_multiplers_8x7_unsigned_pareto_pwr_mae_mul8x7u_048.v
28869_evoapproxlib_multiplers_8x7_unsigned_pareto_pwr_mae_mul8x7u_0V5.v
28870_evoapproxlib_multiplers_8x7_unsigned_pareto_pwr_mae_mul8x7u_2D5.v
28871_evoapproxlib_multiplers_8x7_unsigned_pareto_pwr_mae_mul8x7u_2SG.v
28872_evoapproxlib_multiplers_8x7_unsigned_pareto_pwr_mae_mul8x7u_3EJ.v
28873_evoapproxlib_multiplers_8x7_unsigned_pareto_pwr_mae_mul8x7u_3UT.v
28874_evoapproxlib_multiplers_8x7_unsigned_pareto_pwr_mae_mul8x7u_44V.v
28876_evoapproxlib_multiplers_8x7_unsigned_pareto_pwr_mae_mul8x7u_4NF.v
28877_evoapproxlib_multiplers_8x7_unsigned_pareto_pwr_mae_mul8x7u_60Y.v
28878_evoapproxlib_multiplers_8x7_unsigned_pareto_pwr_mre_mul8x7u_0V5.v
28879_evoapproxlib_multiplers_8x7_unsigned_pareto_pwr_mre_mul8x7u_2H0.v
28880_evoapproxlib_multiplers_8x7_unsigned_pareto_pwr_mre_mul8x7u_3DU.v
28881_evoapproxlib_multiplers_8x7_unsigned_pareto_pwr_mre_mul8x7u_3MA.v
28882_evoapproxlib_multiplers_8x7_unsigned_pareto_pwr_mre_mul8x7u_3UT.v
28883_evoapproxlib_multiplers_8x7_unsigned_pareto_pwr_mre_mul8x7u_44V.v
28885_evoapproxlib_multiplers_8x7_unsigned_pareto_pwr_mre_mul8x7u_53E.v
28886_evoapproxlib_multiplers_8x7_unsigned_pareto_pwr_mre_mul8x7u_5FH.v
28887_evoapproxlib_multiplers_8x7_unsigned_pareto_pwr_mre_mul8x7u_6PC.v
28888_evoapproxlib_multiplers_8x7_unsigned_pareto_pwr_mse_mul8x7u_0V5.v
28889_evoapproxlib_multiplers_8x7_unsigned_pareto_pwr_mse_mul8x7u_0YY.v
28890_evoapproxlib_multiplers_8x7_unsigned_pareto_pwr_mse_mul8x7u_125.v
28891_evoapproxlib_multiplers_8x7_unsigned_pareto_pwr_mse_mul8x7u_1AG.v
28892_evoapproxlib_multiplers_8x7_unsigned_pareto_pwr_mse_mul8x7u_2SG.v
28893_evoapproxlib_multiplers_8x7_unsigned_pareto_pwr_mse_mul8x7u_3VV.v
28894_evoapproxlib_multiplers_8x7_unsigned_pareto_pwr_mse_mul8x7u_44Q.v
28896_evoapproxlib_multiplers_8x7_unsigned_pareto_pwr_mse_mul8x7u_5FH.v
28897_evoapproxlib_multiplers_8x7_unsigned_pareto_pwr_mse_mul8x7u_635.v
28898_evoapproxlib_multiplers_8x7_unsigned_pareto_pwr_mse_mul8x7u_6YT.v
28899_evoapproxlib_multiplers_8x7_unsigned_pareto_pwr_wce_mul8x7u_056.v
28900_evoapproxlib_multiplers_8x7_unsigned_pareto_pwr_wce_mul8x7u_0V5.v
28901_evoapproxlib_multiplers_8x7_unsigned_pareto_pwr_wce_mul8x7u_15S.v
28902_evoapproxlib_multiplers_8x7_unsigned_pareto_pwr_wce_mul8x7u_36L.v
28904_evoapproxlib_multiplers_8x7_unsigned_pareto_pwr_wce_mul8x7u_3Y3.v
28905_evoapproxlib_multiplers_8x7_unsigned_pareto_pwr_wce_mul8x7u_44V.v
28906_evoapproxlib_multiplers_8x7_unsigned_pareto_pwr_wce_mul8x7u_4DP.v
28908_evoapproxlib_multiplers_8x7_unsigned_pareto_pwr_wce_mul8x7u_5FH.v
28909_evoapproxlib_multiplers_8x8_signed_pareto_pwr_ep_mul8s_1KR3.v
289_100DaysofRTL_Day026-BasicLogicGatesusingDmux_NOTgate_demux_not_gate.v
28911_evoapproxlib_multiplers_8x8_signed_pareto_pwr_ep_mul8s_1KR8.v
28913_evoapproxlib_multiplers_8x8_signed_pareto_pwr_ep_mul8s_1KTY.v
28915_evoapproxlib_multiplers_8x8_signed_pareto_pwr_ep_mul8s_1KV8.v
28917_evoapproxlib_multiplers_8x8_signed_pareto_pwr_ep_mul8s_1L2H.v
28919_evoapproxlib_multiplers_8x8_signed_pareto_pwr_mae_mul8s_1KR3.v
28921_evoapproxlib_multiplers_8x8_signed_pareto_pwr_mae_mul8s_1KR6.v
28923_evoapproxlib_multiplers_8x8_signed_pareto_pwr_mae_mul8s_1KV8.v
28925_evoapproxlib_multiplers_8x8_signed_pareto_pwr_mae_mul8s_1KVA.v
28927_evoapproxlib_multiplers_8x8_signed_pareto_pwr_mae_mul8s_1KVB.v
28929_evoapproxlib_multiplers_8x8_signed_pareto_pwr_mae_mul8s_1L1G.v
28931_evoapproxlib_multiplers_8x8_signed_pareto_pwr_mae_mul8s_1L2D.v
28933_evoapproxlib_multiplers_8x8_signed_pareto_pwr_mae_mul8s_1L2H.v
28935_evoapproxlib_multiplers_8x8_signed_pareto_pwr_mre_mul8s_1KR3.v
28937_evoapproxlib_multiplers_8x8_signed_pareto_pwr_mre_mul8s_1KRC.v
28939_evoapproxlib_multiplers_8x8_signed_pareto_pwr_mre_mul8s_1KV8.v
28941_evoapproxlib_multiplers_8x8_signed_pareto_pwr_mre_mul8s_1KVA.v
28943_evoapproxlib_multiplers_8x8_signed_pareto_pwr_mre_mul8s_1KVB.v
28945_evoapproxlib_multiplers_8x8_signed_pareto_pwr_mre_mul8s_1KVL.v
28947_evoapproxlib_multiplers_8x8_signed_pareto_pwr_mre_mul8s_1L1G.v
28949_evoapproxlib_multiplers_8x8_signed_pareto_pwr_mre_mul8s_1L2D.v
28951_evoapproxlib_multiplers_8x8_signed_pareto_pwr_mse_mul8s_1KR3.v
28953_evoapproxlib_multiplers_8x8_signed_pareto_pwr_mse_mul8s_1KRC.v
28955_evoapproxlib_multiplers_8x8_signed_pareto_pwr_mse_mul8s_1KV8.v
28957_evoapproxlib_multiplers_8x8_signed_pareto_pwr_mse_mul8s_1KVA.v
28959_evoapproxlib_multiplers_8x8_signed_pareto_pwr_mse_mul8s_1KVB.v
28961_evoapproxlib_multiplers_8x8_signed_pareto_pwr_mse_mul8s_1KVL.v
28963_evoapproxlib_multiplers_8x8_signed_pareto_pwr_mse_mul8s_1KX2.v
28965_evoapproxlib_multiplers_8x8_signed_pareto_pwr_mse_mul8s_1L1G.v
28967_evoapproxlib_multiplers_8x8_signed_pareto_pwr_mse_mul8s_1L2D.v
28969_evoapproxlib_multiplers_8x8_signed_pareto_pwr_wce_mul8s_1KR3.v
28971_evoapproxlib_multiplers_8x8_signed_pareto_pwr_wce_mul8s_1KR6.v
28973_evoapproxlib_multiplers_8x8_signed_pareto_pwr_wce_mul8s_1KV8.v
28975_evoapproxlib_multiplers_8x8_signed_pareto_pwr_wce_mul8s_1KVA.v
28977_evoapproxlib_multiplers_8x8_signed_pareto_pwr_wce_mul8s_1KVB.v
28979_evoapproxlib_multiplers_8x8_signed_pareto_pwr_wce_mul8s_1KX2.v
28981_evoapproxlib_multiplers_8x8_signed_pareto_pwr_wce_mul8s_1L1G.v
28983_evoapproxlib_multiplers_8x8_signed_pareto_pwr_wce_mul8s_1L2D.v
28985_evoapproxlib_multiplers_8x8_signed_pareto_pwr_wce_mul8s_1L2H.v
28987_evoapproxlib_multiplers_8x8_unsigned_pareto_pwr_ep_mul8u_1446.v
28988_evoapproxlib_multiplers_8x8_unsigned_pareto_pwr_ep_mul8u_1CMB.v
28989_evoapproxlib_multiplers_8x8_unsigned_pareto_pwr_ep_mul8u_1JFF.v
28991_evoapproxlib_multiplers_8x8_unsigned_pareto_pwr_ep_mul8u_7C1.v
28993_evoapproxlib_multiplers_8x8_unsigned_pareto_pwr_ep_mul8u_GS2.v
28994_evoapproxlib_multiplers_8x8_unsigned_pareto_pwr_ep_mul8u_JQQ.v
28995_evoapproxlib_multiplers_8x8_unsigned_pareto_pwr_ep_mul8u_L40.v
28996_evoapproxlib_multiplers_8x8_unsigned_pareto_pwr_ep_mul8u_RCG.v
28997_evoapproxlib_multiplers_8x8_unsigned_pareto_pwr_ep_mul8u_YX7.v
28998_evoapproxlib_multiplers_8x8_unsigned_pareto_pwr_mae_mul8u_13QR.v
28999_evoapproxlib_multiplers_8x8_unsigned_pareto_pwr_mae_mul8u_150Q.v
29000_evoapproxlib_multiplers_8x8_unsigned_pareto_pwr_mae_mul8u_185Q.v
29001_evoapproxlib_multiplers_8x8_unsigned_pareto_pwr_mae_mul8u_1JFF.v
29003_evoapproxlib_multiplers_8x8_unsigned_pareto_pwr_mae_mul8u_2AC.v
29006_evoapproxlib_multiplers_8x8_unsigned_pareto_pwr_mae_mul8u_LM7.v
29007_evoapproxlib_multiplers_8x8_unsigned_pareto_pwr_mae_mul8u_Y48.v
29008_evoapproxlib_multiplers_8x8_unsigned_pareto_pwr_mre_mul8u_125K.v
29009_evoapproxlib_multiplers_8x8_unsigned_pareto_pwr_mre_mul8u_12N4.v
29010_evoapproxlib_multiplers_8x8_unsigned_pareto_pwr_mre_mul8u_14VP.v
29011_evoapproxlib_multiplers_8x8_unsigned_pareto_pwr_mre_mul8u_1JFF.v
29014_evoapproxlib_multiplers_8x8_unsigned_pareto_pwr_mre_mul8u_QKX.v
29015_evoapproxlib_multiplers_8x8_unsigned_pareto_pwr_mre_mul8u_ZFB.v
29017_evoapproxlib_multiplers_8x8_unsigned_pareto_pwr_mse_mul8u_18DU.v
29018_evoapproxlib_multiplers_8x8_unsigned_pareto_pwr_mse_mul8u_1AGV.v
29019_evoapproxlib_multiplers_8x8_unsigned_pareto_pwr_mse_mul8u_1JFF.v
29021_evoapproxlib_multiplers_8x8_unsigned_pareto_pwr_mse_mul8u_2P7.v
29022_evoapproxlib_multiplers_8x8_unsigned_pareto_pwr_mse_mul8u_DM1.v
29024_evoapproxlib_multiplers_8x8_unsigned_pareto_pwr_mse_mul8u_KEM.v
29025_evoapproxlib_multiplers_8x8_unsigned_pareto_pwr_mse_mul8u_NGR.v
29026_evoapproxlib_multiplers_8x8_unsigned_pareto_pwr_mse_mul8u_QJD.v
29027_evoapproxlib_multiplers_8x8_unsigned_pareto_pwr_wce_mul8u_17KS.v
29028_evoapproxlib_multiplers_8x8_unsigned_pareto_pwr_wce_mul8u_17QU.v
29029_evoapproxlib_multiplers_8x8_unsigned_pareto_pwr_wce_mul8u_19DB.v
29030_evoapproxlib_multiplers_8x8_unsigned_pareto_pwr_wce_mul8u_1JFF.v
29032_evoapproxlib_multiplers_8x8_unsigned_pareto_pwr_wce_mul8u_2HH.v
29033_evoapproxlib_multiplers_8x8_unsigned_pareto_pwr_wce_mul8u_2P7.v
29034_evoapproxlib_multiplers_8x8_unsigned_pareto_pwr_wce_mul8u_CK5.v
29036_evoapproxlib_multiplers_8x8_unsigned_pareto_pwr_wce_mul8u_JV3.v
29037_evoapproxlib_multiplers_8x8_unsigned_pareto_pwr_wce_mul8u_KEM.v
2907_DDLM_lab_04_src_8_lab4_hdl_selector_tricks_lab4.v
291_100DaysofRTL_Day026-BasicLogicGatesusingDmux_ORgate_demux_or_gate.v
2911_DDLM_lab_05_src_01_adder_common_adder.v
2916_DDLM_lab_05_src_02_adder_synchronized_common_adder.v
29212_fast_lib_hardware_platform_NetMagic08_cdp_asyn_256_139_bb.v
29214_fast_lib_hardware_platform_NetMagic08_cdp_asyn_64_1_bb.v
2922_DDLM_lab_05_src_03_comparator_common_comparator.v
29230_fast_lib_hardware_platform_NetMagic08_cdp_rule_32_30_bb.v
29249_fast_lib_hardware_platform_NetMagic08_ddr2_alt_ddrx_csr.v
29265_fast_lib_hardware_platform_NetMagic08_ddr2_alt_mem_phy_defines.v
29277_fast_lib_hardware_platform_NetMagic08_ddr2_ddr2_bb.v
2927_DDLM_lab_05_src_04_shifters_common_left_shifter.v
29285_fast_lib_hardware_platform_NetMagic08_ddr2_ddr2_phy_alt_mem_phy_pll_bb.v
29286_fast_lib_hardware_platform_NetMagic08_ddr2_ddr2_phy_bb.v
2928_DDLM_lab_05_src_04_shifters_common_right_shifter.v
293_100DaysofRTL_Day027-UniversalLogicGatesusingDmux_NANDgate_demux_nand.v
2933_DDLM_lab_05_src_05_rotators_common_left_rotator.v
2934_DDLM_lab_05_src_05_rotators_common_right_rotator.v
29354_fast_lib_hardware_platform_NetMagic08_triple_speed_ethernet-library_altera_tse_alt4gxb_gige_bb.v
29420_fast_projects_SDTS_example_hw-src_ddr2_alt_ddrx_csr.v
29436_fast_projects_SDTS_example_hw-src_ddr2_alt_mem_phy_defines.v
29448_fast_projects_SDTS_example_hw-src_ddr2_ddr2_bb.v
29456_fast_projects_SDTS_example_hw-src_ddr2_ddr2_phy_alt_mem_phy_pll_bb.v
29457_fast_projects_SDTS_example_hw-src_ddr2_ddr2_phy_bb.v
2945_DDLM_lab_05_src_07_alu_structural_common_adder.v
2947_DDLM_lab_05_src_07_alu_structural_common_bitwise_and.v
2949_DDLM_lab_05_src_07_alu_structural_common_left_shifter.v
295_100DaysofRTL_Day027-UniversalLogicGatesusingDmux_NORgate_demux_nor.v
2951_DDLM_lab_05_src_07_alu_structural_common_slt.v
29553_fast_projects_SDTS_example_hw-src_triple_speed_ethernet-library_altera_tse_alt4gxb_gige_bb.v
2956_DDLM_lab_05_src_08_half_adder_common_half_adder.v
29602_fft_dit_verilog_rtl_defines.v
29603_fft_dit_verilog_rtl_user_defines.v
29611_fft_top_ent_verilog_rtl_defines.v
29612_fft_top_ent_verilog_rtl_user_defines.v
29615_fhewsyn_data_add3.v
29616_fhewsyn_data_add4.v
29618_fhewsyn_data_const4.v
29622_fhewsyn_data_relu.v
29623_fhewsyn_data_sqrt.v
29627_fhewsyn_data_sum.v
29629_fhewsyn_src_add2fa.v
2962_DDLM_lab_05_src_09_full_adder_common_full_adder.v
29630_fhewsyn_src_lut2unisim.v
29646_fir_filter_verilog_rtl_defines.v
29647_fir_filter_verilog_rtl_user_defines.v
29651_flickerfixer_HDL_1280x1024_pll_bb.v
29653_flickerfixer_HDL_1280x1024_scanline_cache_bb.v
29659_flickerfixer_HDL_1280x1024_vga_pll_bb.v
29663_flickerfixer_HDL_1280x800_pll_bb.v
29665_flickerfixer_HDL_1280x800_scanline_cache_bb.v
29671_flickerfixer_HDL_1280x800_vga_pll_bb.v
2968_DDLM_lab_05_src_10_ripple_carry_adder_common_full_adder.v
29697_four_bit_adder_verilog_rtl_defines.v
29698_four_bit_adder_verilog_rtl_user_defines.v
29700_fpg1_src_definitions.v
29729_fpga-ascon_hdl_ascon_permutation_LinearLayer.v
29737_fpga-ascon_hdl_testbench_parameters_aead.v
29738_fpga-ascon_hdl_testbench_parameters_hash.v
29759_fpga101_part_6_verilog_module_pe.v
29760_fpga101_part_7_verilog_module_pe.v
29766_fpga101_part_8_lsi_contest_verilog_Top_Peripheral_gen_comp.v
2976_DDLM_lab_05_src_11_group_ripple_carry_adder_common_adder.v
29788_fpga101_part_8_lsi_contest_verilog_sources_sel_k.v
29809_fpga101_part_8_verilog_module_pe.v
29820_fpga_icesugar_i2c_controller.v
29822_fpga_icesugar_i2c_peripheral.v
29880_fpga_playground_Hello_fpga_DE10_LITE_Golden_Top.v
29884_fpga_readings_xilinx_arty_a7_LED_simple_led.v
29928_fpga_readings_xilinx_arty_a7_pdpm_arty_a7_tb_pdpm_mem_tb.v
29930_fpga_readings_xilinx_arty_a7_pdpm_arty_a7_tb_pdpm_top_tb.v
2993_DDLM_lab_05_src_13_carry_lookahead_adder_unwind_common_carry_lookahead_generator.v
29943_fpga_tinyfpga-bx_spdif_spdif.v
29985_fpganes_src_compat.v
3001_DDLM_lab_05_src_14_one_level_carry_lookahead_adder_common_carry_lookahead_generator.v
30106_gatemate_ila_sim_fpga_ram_bit_deselection_mux.v
3010_DDLM_lab_05_src_15_two_level_carry_lookahead_adder_common_carry_lookahead_generator.v
30111_gatemate_ila_sim_fpga_ram_clkmuxinv.v
30112_gatemate_ila_sim_fpga_ram_common_and2.v
30113_gatemate_ila_sim_fpga_ram_common_clkbuf.v
30114_gatemate_ila_sim_fpga_ram_common_mux2.v
30120_gatemate_ila_sim_fpga_ram_ecc_decoding_mux.v
30123_gatemate_ila_sim_fpga_ram_ecc_encoding_mux.v
30129_gatemate_ila_sim_fpga_ram_forward_selection_addr.v
30131_gatemate_ila_sim_fpga_ram_forward_selection_ctrl.v
30148_gdou-curriculum-design-collect_数学与计算机学院_软工_大一下_八位全加器_QingXia-Ela_aadder8_syn.v
30149_gdou-curriculum-design-collect_数学与计算机学院_软工_大一下_八位全加器_QingXia-Ela_adder8b1_syn.v
30150_gdou-curriculum-design-collect_数学与计算机学院_软工_大二下_硬件工程实践_はちみ_8cal_ADD_syn.v
30151_gdou-curriculum-design-collect_数学与计算机学院_软工_大二下_硬件工程实践_はちみ_8cal_DIV_syn.v
30153_gdou-curriculum-design-collect_数学与计算机学院_软工_大二下_硬件工程实践_はちみ_8cal_SUB_syn.v
30156_gdou-curriculum-design-collect_数学与计算机学院_软工_大二下_硬件工程实践_はちみ_8cal_myMUX_syn.v
30157_gdou-curriculum-design-collect_数学与计算机学院_软工_大二下_硬件工程实践_はちみ_Vhdl1_lpm_decode2_4_syn.v
30159_gdou-curriculum-design-collect_数学与计算机学院_软工_大二下_硬件工程实践_はちみ_Vhdl1_lpm_mux4_1_syn.v
30160_gdou-curriculum-design-collect_数学与计算机学院_软工_大二下_硬件工程实践_はちみ_adder4-B_Adder4B1_syn.v
30175_gdou-curriculum-design-collect_数学与计算机学院_软工_大二下_硬件工程实践_はちみ_cpu_8_register_8_lpm_mux0_syn.v
3018_DDLM_lab_05_src_16_prefix_adder_common_gp_cell.v
30190_gdou-curriculum-design-collect_数学与计算机学院_软工_大二下_硬件工程实践_はちみ_register_8_lpm_decode0_syn.v
30192_gdou-curriculum-design-collect_数学与计算机学院_软工_大二下_硬件工程实践_はちみ_register_8_lpm_mux0_syn.v
30203_gf180-teststructures_verilog_rtl_defines.v
30204_gf180-teststructures_verilog_rtl_user_defines.v
30211_grayblastVGA_src_sqrt.v
30246_hdl_verilog_src_example001.v
30284_hdl_verilog_src_mza-test045.nop.althea.revA.v
30307_hdlbits_for_verilog_FIniteStateMachines-FSM_Simpleonehotstate_Fsmonehot_.v
30338_ice-chips-verilog_includes_helper.v
30339_ice-chips-verilog_includes_tbhelper.v
30363_ice40FPGAProjects_benEater8Bit_alu.v
30366_ice40FPGAProjects_benEater8Bit_display.v
30376_ice40_examples_blank_top.v
30378_ice40_ultraplus_examples_7seg_bcd_to_7seg.v
30388_ice40_ultraplus_examples_switch_switch.v
30444_icestation-32_hardware_usb_usbh_crc5.v
30459_icezum_examples_leds_leds_on_src_leds_on.v
30465_icezum_tests_01-test-ledson_leds.v
30466_icezum_tests_02-test-pushbuttons_pushbuttons.v
30467_icezum_tests_03-test-rs232_rs232.v
30469_icezum_tests_05-ir-sensor-test_ir.v
30478_infra-cores_modules_wishbone_wb_ethmac_eth_defines.v
30479_infra-cores_modules_wishbone_wb_ethmac_ethmac_defines.v
30480_infra-cores_modules_wishbone_wb_ethmac_timescale.v
3055_DDLM_lab_06_08_lab6_gray_cnt_bin2gray.v
30732_infra-cores_testbench_rtm8sfp_ohwr_serial_regs_defines.v
30733_infra-cores_testbench_rtm8sfp_ohwr_serial_regs_timescale.v
30734_infra-cores_testbench_si57x_interface_defines.v
30735_infra-cores_testbench_si57x_interface_timescale.v
30736_infra-cores_testbench_wishbone_wb_acq_core_test_verilog_artix7_full_tb_defines.v
30737_infra-cores_testbench_wishbone_wb_acq_core_test_verilog_artix7_full_tb_mux_defines.v
30738_infra-cores_testbench_wishbone_wb_acq_core_test_verilog_artix7_full_tb_mux_timescale.v
30739_infra-cores_testbench_wishbone_wb_acq_core_test_verilog_artix7_full_tb_timescale.v
30740_infra-cores_testbench_wishbone_wb_acq_core_test_verilog_virtex6_full_tb_defines.v
30741_infra-cores_testbench_wishbone_wb_acq_core_test_verilog_virtex6_full_tb_timescale.v
30742_infra-cores_testbench_wishbone_wb_acq_core_test_verilog_virtex6_no_arb_tb_defines.v
30743_infra-cores_testbench_wishbone_wb_acq_core_test_verilog_virtex6_no_arb_tb_timescale.v
30746_iob-lib_hardware_axi2axi_alt_axi2axi.v
30832_iob-soc_submodules_LIB_hardware_modules_iob2axil_hardware_src_iob2axil.v
30834_iob-soc_submodules_LIB_hardware_modules_iob_and_hardware_src_iob_and.v
30839_iob-soc_submodules_LIB_hardware_modules_iob_demux_hardware_src_iob_demux.v
30848_iob-soc_submodules_LIB_hardware_modules_iob_fp_iob_fp_special_hardware_src_iob_fp_special.v
30855_iob-soc_submodules_LIB_hardware_modules_iob_or_hardware_src_iob_or.v
30860_iob-soc_submodules_LIB_hardware_modules_iob_xor_hardware_src_iob_xor.v
30893_iverilog-tutorial_code_samples_simple.v
30897_ivtest_blif_blif01c.v
30899_ivtest_blif_blif01d.v
30901_ivtest_blif_blif01e.v
30903_ivtest_blif_blif01f.v
30905_ivtest_blif_blif01g.v
30907_ivtest_blif_blif01h.v
30909_ivtest_blif_blif01i.v
30931_ivtest_blif_blif_shift.v
30933_ivtest_blif_blif_sign_ext.v
30943_ivtest_fpga_tests_eqne.v
30945_ivtest_fpga_tests_ge2.v
30947_ivtest_fpga_tests_ge8.v
30949_ivtest_fpga_tests_onehot16.v
30951_ivtest_fpga_tests_ornor4.v
30953_ivtest_fpga_tests_ornor7.v
30955_ivtest_fpga_tests_ornor8.v
30958_ivtest_fpga_tests_sub8.v
31186_ivtest_ivltests_br930.v
31227_ivtest_ivltests_br991b.v
31236_ivtest_ivltests_br_gh11.v
31253_ivtest_ivltests_br_gh130b.v
31323_ivtest_ivltests_br_gh377.v
31330_ivtest_ivltests_br_gh386d.v
31398_ivtest_ivltests_br_ml20150315b.v
31601_ivtest_ivltests_escape2a.v
31602_ivtest_ivltests_escape2b.v
31603_ivtest_ivltests_escape2c.v
317_100DaysofRTL_Day039-Binaryto2sComplementConverter_complement_2s.v
31785_ivtest_ivltests_macro_redefinition.v
31786_ivtest_ivltests_macro_replacement.v
32029_ivtest_ivltests_pr1705027.v
32091_ivtest_ivltests_pr1868991b.v
32111_ivtest_ivltests_pr1903157.v
323_100DaysofRTL_Day042-BCDto7-SegmentConverter_BCD_to_7segment.v
3246_DDLM_lab_10_src_lab_10_2_isqrt_old_yuri_panchul_example_004_combinational_structured_no_generate_isqrt_slice.v
3252_DDLM_lab_10_src_lab_10_2_isqrt_old_yuri_panchul_example_005_combinational_structured_rigid_no_generate_isqrt_slice.v
3258_DDLM_lab_10_src_lab_10_2_isqrt_old_yuri_panchul_example_006_combinational_isqrt_slice.v
3264_DDLM_lab_10_src_lab_10_2_isqrt_old_yuri_panchul_example_007_pipelined_16_stages_isqrt_slice_comb.v
3271_DDLM_lab_10_src_lab_10_2_isqrt_old_yuri_panchul_example_008_pipelined_isqrt_slice_comb.v
32911_ivtest_ivltests_sv_timeunit_prec_fail1b.v
32912_ivtest_ivltests_sv_timeunit_prec_fail1d.v
33263_ivtest_vhdl_tests_partpv.v
33264_ivtest_vhdl_tests_pr2147135a.v
33273_ivtest_vhdl_tests_pr2527366.v
33274_ivtest_vhdl_tests_pr2529315.v
33275_ivtest_vhdl_tests_pr2529315b.v
33278_ivtest_vhdl_tests_pr2536040.v
33280_ivtest_vhdl_tests_pr2554029.v
33281_ivtest_vhdl_tests_pr2554124.v
33282_ivtest_vhdl_tests_pr2554173.v
33283_ivtest_vhdl_tests_pr2555813.v
33284_ivtest_vhdl_tests_pr2555813b.v
3333_DSLogic-hdl_src_i2c_i2cSlave_define.v
33364_jelly_projects_kv260_kv260_imx219_hls_sample_sim_stub_video_filter_0.v
33388_jelly_projects_tang_nano_9k_tang_nano_9k_hdmi_sample_sim_stub_ELVDS_OBUF.v
33389_jelly_projects_tang_nano_9k_tang_nano_9k_hdmi_sample_sim_stub_OSER10.v
33405_jelly_projects_ultra96v2_ultra96v2_imx219_hls_sample_sim_stub_video_filter_0.v
33422_jelly_projects_ultra96v2_ultra96v2_mnist_seg_imx219_dp_rtl_bb_lut.v
33435_jelly_projects_ultra96v2_ultra96v2_mpu9250_sim_stub_IOBUF.v
33469_jelly_projects_zybo_z7_zybo_z7_imx219_oled_sim_serdes_output_to_fin1216.v
33487_jelly_projects_zybo_z7_zybo_z7_mnist_cnn_imx219_hdmi_os_rtl_bb_lut.v
33499_jelly_projects_zybo_z7_zybo_z7_mnist_cnn_imx219_hdmi_rtl_bb_lut.v
33510_jelly_projects_zybo_z7_zybo_z7_mnist_cnn_imx219_oled_rtl_bb_lut.v
33527_jelly_projects_zybo_z7_zybo_z7_mnist_cnn_imx219_oled_sim_serdes_output_to_fin1216.v
33530_jelly_projects_zybo_z7_zybo_z7_mnist_imx219_oled_rtl_bb_lut.v
33547_jelly_projects_zybo_z7_zybo_z7_mnist_seg_imx219_oled_rtl_bb_lut.v
33562_jelly_projects_zybo_z7_zybo_z7_mnist_seg_imx219_oled_sim_serdes_output_to_fin1216.v
33564_jelly_projects_zybo_z7_zybo_z7_necolink_lan8720_sim_stub_BUFG.v
33566_jelly_projects_zybo_z7_zybo_z7_necolink_lan8720_sim_stub_design_1.v
33587_jelly_projects_zybo_zybo_gpu_gouraud_oled_sim_serdes_output_to_fin1216.v
33602_jelly_projects_zybo_zybo_necolink_lan8720_sim_stub_BUFG.v
33604_jelly_projects_zybo_zybo_necolink_lan8720_sim_stub_design_1.v
33612_jelly_projects_zybo_zybo_vga_rtl_zybo_sw.v
33647_jelly_rtl_v1_bus_jelly_wishbone_bridge.v
33649_jelly_rtl_v1_bus_jelly_wishbone_insert_ff.v
33687_jelly_rtl_v1_gpu_jelly_texture_blk_addr.v
33698_jelly_rtl_v1_gpu_jelly_texture_cache_tag_addr.v
3371_Dadda-Multiplier-using-CSA_HA.v
3372_Dadda-Multiplier-using-CSA_csa_dadda.v
33776_jelly_rtl_v1_library_jelly_bit_shift.v
33803_jelly_rtl_v1_library_jelly_data_expand.v
33811_jelly_rtl_v1_library_jelly_data_linear_expand.v
33823_jelly_rtl_v1_library_jelly_data_width_converter.v
33842_jelly_rtl_v1_library_jelly_func_pack.v
33843_jelly_rtl_v1_library_jelly_func_shift.v
33844_jelly_rtl_v1_library_jelly_func_unpack.v
3388_DeMiSTify_Board_icesugarpro_icesugarpro_sdram_defs.v
3390_DeMiSTify_Board_mmm-v4r0_l5sd_mmm-v4r0_l5sd_sdram_defs.v
33924_jelly_rtl_v1_mipsi_jelly_cpu_adder.v
33935_jelly_rtl_v1_mipsi_jelly_cpu_shifter.v
3396_DeMiSTify_templates_atlas_cyc_others_defs.v
33981_jelly_rtl_v1_primitive_jelly_multiplexer16.v
33982_jelly_rtl_v1_primitive_jelly_multiplexer4.v
3400_DeMiSTify_templates_deca_defs.v
3407_DeMiSTify_templates_demistify_defs_demistify.v
34178_jfpjc_jfpjc_verilog_fixed_point_consts.v
34213_jt12_hdl_deprecated_jt12_mod24.v
34328_jtcores_cores_aliens_doc_cells_a2n.v
34329_jtcores_cores_aliens_doc_cells_a4h.v
34352_jtcores_cores_aliens_doc_cells_t2d.v
34353_jtcores_cores_aliens_doc_cells_t34.v
34354_jtcores_cores_aliens_doc_cells_t5a.v
34355_jtcores_cores_aliens_doc_cells_u24.v
3459_DetectHumanFaces_hardware_bus_apb_cmsdk_apb_slave_mux.v
34644_jtcores_cores_s16_hdl_jts16_shadow.v
34658_jtcores_cores_s18_hdl_jts18_colmix.v
3473_DetectHumanFaces_hardware_peripheral_camera_i2c_master_i2c_master_defines.v
3475_DetectHumanFaces_hardware_peripheral_camera_i2c_master_timescale.v
34779_jtcores_modules_jtframe_hdl_cpu_j68_j68_addsub_32.v
34805_jtcores_modules_jtframe_hdl_cpu_mc6502_MC6502Accumulator.v
34809_jtcores_modules_jtframe_hdl_cpu_mc6502_MC6502Shifter.v
34940_jtcores_modules_jtframe_target_mist_pll6000_jtframe_pll6000_bb.v
34942_jtcores_modules_jtframe_target_mist_pll6144_jtframe_pll6144_bb.v
34944_jtcores_modules_jtframe_target_mist_pll6293_jtframe_pll6293_bb.v
34946_jtcores_modules_jtframe_target_mist_pll6671_jtframe_pll6671_bb.v
34948_jtcores_modules_jtframe_target_mist_pllgame96_jtframe_pllgame96_bb.v
34950_jtcores_modules_jtframe_target_mist_pllgame_jtframe_pllgame_bb.v
34954_jtcores_modules_jtframe_target_mister_hps_io.v
34992_jtcores_modules_jtframe_target_neptuno_pll_neptuno_bb.v
34994_jtcores_modules_jtframe_target_sidi128_pll6000_jtframe_pll6000_bb.v
34996_jtcores_modules_jtframe_target_sidi128_pll6144_jtframe_pll6144_bb.v
34998_jtcores_modules_jtframe_target_sidi128_pll6293_jtframe_pll6293_bb.v
35000_jtcores_modules_jtframe_target_sidi128_pll6671_jtframe_pll6671_bb.v
35002_jtcores_modules_jtframe_target_sidi128_pllgame96_jtframe_pllgame96_bb.v
35004_jtcores_modules_jtframe_target_sidi128_pllgame_jtframe_pllgame_bb.v
35706_lakeroad-evaluation_verilog_test_add_mul16.v
35707_lakeroad-evaluation_verilog_test_add_mul_add16.v
35708_lakeroad-evaluation_verilog_test_add_mul_xnor16.v
35709_lakeroad-evaluation_verilog_test_add_mul_xor16.v
35710_lakeroad-evaluation_verilog_test_add_squared16.v
35711_lakeroad-evaluation_verilog_test_add_squared_add16.v
35712_lakeroad-evaluation_verilog_test_add_squared_sub16.v
35713_lakeroad-evaluation_verilog_test_mul16.v
35714_lakeroad-evaluation_verilog_test_mul_add16.v
35715_lakeroad-evaluation_verilog_test_mul_sub16.v
35716_lakeroad-evaluation_verilog_test_sub16.v
35717_lakeroad-evaluation_verilog_test_sub_squared16.v
35718_lakeroad-evaluation_verilog_test_sub_squared_add16.v
35719_lakeroad-evaluation_verilog_test_sub_squared_sub16.v
35747_lakeroad-evaluation_xilinx_ultrascale_plus_impls_lakeroad_xilinx_ultrascale_plus_mux128_3.v
35748_lakeroad-evaluation_xilinx_ultrascale_plus_impls_lakeroad_xilinx_ultrascale_plus_mux16_3.v
35749_lakeroad-evaluation_xilinx_ultrascale_plus_impls_lakeroad_xilinx_ultrascale_plus_mux1_3.v
3574_Digital-Design_FPGAProjects_Candy_Machine_Basys3_led_driver.v
35750_lakeroad-evaluation_xilinx_ultrascale_plus_impls_lakeroad_xilinx_ultrascale_plus_mux2_3.v
35751_lakeroad-evaluation_xilinx_ultrascale_plus_impls_lakeroad_xilinx_ultrascale_plus_mux32_3.v
35752_lakeroad-evaluation_xilinx_ultrascale_plus_impls_lakeroad_xilinx_ultrascale_plus_mux4_3.v
35753_lakeroad-evaluation_xilinx_ultrascale_plus_impls_lakeroad_xilinx_ultrascale_plus_mux64_3.v
35754_lakeroad-evaluation_xilinx_ultrascale_plus_impls_lakeroad_xilinx_ultrascale_plus_mux8_3.v
3577_Digital-Design_FPGAProjects_Candy_Machine_Basys3_tenHz_gen.v
3582_Digital-Design_FPGAProjects_CoffeeMachineNo2_upgraded__mux2x1.v
35833_lambdalib_lambdalib_iolib_rtl_la_ioclamp.v
35834_lambdalib_lambdalib_iolib_rtl_la_iocorner.v
35835_lambdalib_lambdalib_iolib_rtl_la_iocut.v
35837_lambdalib_lambdalib_iolib_rtl_la_iopoc.v
35839_lambdalib_lambdalib_iolib_rtl_la_iovdd.v
35840_lambdalib_lambdalib_iolib_rtl_la_iovdda.v
35841_lambdalib_lambdalib_iolib_rtl_la_iovddio.v
35842_lambdalib_lambdalib_iolib_rtl_la_iovss.v
35843_lambdalib_lambdalib_iolib_rtl_la_iovssa.v
35844_lambdalib_lambdalib_iolib_rtl_la_iovssio.v
35845_lambdalib_lambdalib_iolib_rtl_la_ioxtal.v
35846_lambdalib_lambdalib_iolib_rtl_la_pt.v
35852_lambdalib_lambdalib_stdlib_rtl_la_and2.v
35853_lambdalib_lambdalib_stdlib_rtl_la_and3.v
35854_lambdalib_lambdalib_stdlib_rtl_la_and4.v
35855_lambdalib_lambdalib_stdlib_rtl_la_antenna.v
35856_lambdalib_lambdalib_stdlib_rtl_la_ao21.v
35857_lambdalib_lambdalib_stdlib_rtl_la_ao211.v
35858_lambdalib_lambdalib_stdlib_rtl_la_ao22.v
35859_lambdalib_lambdalib_stdlib_rtl_la_ao221.v
35860_lambdalib_lambdalib_stdlib_rtl_la_ao222.v
35861_lambdalib_lambdalib_stdlib_rtl_la_ao31.v
35862_lambdalib_lambdalib_stdlib_rtl_la_ao311.v
35863_lambdalib_lambdalib_stdlib_rtl_la_ao32.v
35864_lambdalib_lambdalib_stdlib_rtl_la_ao33.v
35865_lambdalib_lambdalib_stdlib_rtl_la_aoi21.v
35866_lambdalib_lambdalib_stdlib_rtl_la_aoi211.v
35867_lambdalib_lambdalib_stdlib_rtl_la_aoi22.v
35868_lambdalib_lambdalib_stdlib_rtl_la_aoi221.v
35869_lambdalib_lambdalib_stdlib_rtl_la_aoi222.v
35870_lambdalib_lambdalib_stdlib_rtl_la_aoi31.v
35871_lambdalib_lambdalib_stdlib_rtl_la_aoi311.v
35872_lambdalib_lambdalib_stdlib_rtl_la_aoi32.v
35873_lambdalib_lambdalib_stdlib_rtl_la_aoi33.v
35874_lambdalib_lambdalib_stdlib_rtl_la_buf.v
35875_lambdalib_lambdalib_stdlib_rtl_la_clkand2.v
35876_lambdalib_lambdalib_stdlib_rtl_la_clkbuf.v
35879_lambdalib_lambdalib_stdlib_rtl_la_clkinv.v
35882_lambdalib_lambdalib_stdlib_rtl_la_clknand2.v
35883_lambdalib_lambdalib_stdlib_rtl_la_clknor2.v
35884_lambdalib_lambdalib_stdlib_rtl_la_clkor2.v
35885_lambdalib_lambdalib_stdlib_rtl_la_clkor4.v
35886_lambdalib_lambdalib_stdlib_rtl_la_clkxor2.v
35887_lambdalib_lambdalib_stdlib_rtl_la_csa32.v
35888_lambdalib_lambdalib_stdlib_rtl_la_csa42.v
35889_lambdalib_lambdalib_stdlib_rtl_la_decap.v
35890_lambdalib_lambdalib_stdlib_rtl_la_delay.v
35898_lambdalib_lambdalib_stdlib_rtl_la_dmux2.v
35899_lambdalib_lambdalib_stdlib_rtl_la_dmux3.v
35900_lambdalib_lambdalib_stdlib_rtl_la_dmux4.v
35901_lambdalib_lambdalib_stdlib_rtl_la_dmux5.v
35902_lambdalib_lambdalib_stdlib_rtl_la_dmux6.v
35903_lambdalib_lambdalib_stdlib_rtl_la_dmux7.v
35904_lambdalib_lambdalib_stdlib_rtl_la_dmux8.v
35910_lambdalib_lambdalib_stdlib_rtl_la_inv.v
35911_lambdalib_lambdalib_stdlib_rtl_la_isohi.v
35912_lambdalib_lambdalib_stdlib_rtl_la_isolo.v
35913_lambdalib_lambdalib_stdlib_rtl_la_keeper.v
35916_lambdalib_lambdalib_stdlib_rtl_la_mux2.v
35917_lambdalib_lambdalib_stdlib_rtl_la_mux3.v
35918_lambdalib_lambdalib_stdlib_rtl_la_mux4.v
35919_lambdalib_lambdalib_stdlib_rtl_la_muxi2.v
35920_lambdalib_lambdalib_stdlib_rtl_la_muxi3.v
35921_lambdalib_lambdalib_stdlib_rtl_la_muxi4.v
35922_lambdalib_lambdalib_stdlib_rtl_la_nand2.v
35923_lambdalib_lambdalib_stdlib_rtl_la_nand3.v
35924_lambdalib_lambdalib_stdlib_rtl_la_nand4.v
35925_lambdalib_lambdalib_stdlib_rtl_la_nor2.v
35926_lambdalib_lambdalib_stdlib_rtl_la_nor3.v
35927_lambdalib_lambdalib_stdlib_rtl_la_nor4.v
35928_lambdalib_lambdalib_stdlib_rtl_la_oa21.v
35929_lambdalib_lambdalib_stdlib_rtl_la_oa211.v
35930_lambdalib_lambdalib_stdlib_rtl_la_oa22.v
35931_lambdalib_lambdalib_stdlib_rtl_la_oa221.v
35932_lambdalib_lambdalib_stdlib_rtl_la_oa222.v
35933_lambdalib_lambdalib_stdlib_rtl_la_oa31.v
35934_lambdalib_lambdalib_stdlib_rtl_la_oa311.v
35935_lambdalib_lambdalib_stdlib_rtl_la_oa32.v
35936_lambdalib_lambdalib_stdlib_rtl_la_oa33.v
35937_lambdalib_lambdalib_stdlib_rtl_la_oai21.v
35938_lambdalib_lambdalib_stdlib_rtl_la_oai22.v
35939_lambdalib_lambdalib_stdlib_rtl_la_oai221.v
35940_lambdalib_lambdalib_stdlib_rtl_la_oai222.v
35941_lambdalib_lambdalib_stdlib_rtl_la_oai31.v
35942_lambdalib_lambdalib_stdlib_rtl_la_oai311.v
35943_lambdalib_lambdalib_stdlib_rtl_la_oai32.v
35944_lambdalib_lambdalib_stdlib_rtl_la_oai33.v
35946_lambdalib_lambdalib_stdlib_rtl_la_or2.v
35947_lambdalib_lambdalib_stdlib_rtl_la_or3.v
35948_lambdalib_lambdalib_stdlib_rtl_la_or4.v
35949_lambdalib_lambdalib_stdlib_rtl_la_pwrbuf.v
35957_lambdalib_lambdalib_stdlib_rtl_la_tbuf.v
35958_lambdalib_lambdalib_stdlib_rtl_la_tiehi.v
35959_lambdalib_lambdalib_stdlib_rtl_la_tielo.v
35960_lambdalib_lambdalib_stdlib_rtl_la_xnor2.v
35961_lambdalib_lambdalib_stdlib_rtl_la_xnor3.v
35962_lambdalib_lambdalib_stdlib_rtl_la_xnor4.v
35963_lambdalib_lambdalib_stdlib_rtl_la_xor2.v
35964_lambdalib_lambdalib_stdlib_rtl_la_xor3.v
35965_lambdalib_lambdalib_stdlib_rtl_la_xor4.v
35966_lambdalib_lambdalib_syslib_rtl_la_eth.v
35967_lambdalib_lambdalib_syslib_rtl_la_gpio.v
35968_lambdalib_lambdalib_syslib_rtl_la_i2c.v
35969_lambdalib_lambdalib_syslib_rtl_la_jtag.v
35970_lambdalib_lambdalib_syslib_rtl_la_qspi.v
35971_lambdalib_lambdalib_syslib_rtl_la_sd.v
35972_lambdalib_lambdalib_syslib_rtl_la_spi.v
35973_lambdalib_lambdalib_syslib_rtl_la_uart.v
35974_lambdalib_lambdalib_syslib_rtl_la_usb.v
35980_lambdalib_lambdalib_vectorlib_rtl_la_vmux2.v
35981_lambdalib_lambdalib_vectorlib_rtl_la_vmux3.v
35982_lambdalib_lambdalib_vectorlib_rtl_la_vmux4.v
35983_lambdalib_lambdalib_vectorlib_rtl_la_vmux5.v
35984_lambdalib_lambdalib_vectorlib_rtl_la_vmux6.v
35985_lambdalib_lambdalib_vectorlib_rtl_la_vmux7.v
35986_lambdalib_lambdalib_vectorlib_rtl_la_vmux8.v
35994_last_verilog_rtl_defines.v
35995_last_verilog_rtl_user_defines.v
36004_learn-verilog_byte_adder_half_adder.v
36029_learn-verilog_full_adder_half_adder.v
36031_learn-verilog_gate_gate.v
36032_learn-verilog_half_adder_half_adder.v
36045_learn-verilog_hdmi_display_ram_buffer_bb.v
36047_learn-verilog_hdmi_display_rom_font_bb.v
36055_learn-verilog_led_led.v
36066_learn-verilog_sdram_op.v
36109_let-us-build-a-computer-system_hardware_HDL_base_hDMux4Way.v
36110_let-us-build-a-computer-system_hardware_HDL_base_hMux16.v
36113_let-us-build-a-computer-system_hardware_HDL_base_hNand.v
36114_let-us-build-a-computer-system_hardware_HDL_base_hOr16.v
36120_let-us-build-a-computer-system_hardware_HDL_combinational-logic_hHalfAdder.v
36122_let-us-build-a-computer-system_hardware_HDL_computer_graphics_commands.v
36130_let-us-build-a-computer-system_hardware_HDL_computer_sdram_chipscope_icon.v
36131_let-us-build-a-computer-system_hardware_HDL_computer_sdram_chipscope_ila.v
36141_let-us-build-a-computer-system_hardware_HDL_z0-computer_cpu_define.v
36177_let-us-build-a-computer-system_hardware_ISEProjects_demo_08_spi_flash_test_sim_M25P16_parameter.v
36182_let-us-build-a-computer-system_hardware_ISEProjects_demo_08_spi_flash_test_src_spi_flash_defines.v
36184_let-us-build-a-computer-system_hardware_ISEProjects_demo_08_spi_flash_test_src_spi_spi_flash_defines.v
36195_let-us-build-a-computer-system_hardware_ISEProjects_demo_10_i2c_eeprom_test_chipscope_icon.v
36196_let-us-build-a-computer-system_hardware_ISEProjects_demo_10_i2c_eeprom_test_chipscope_ila.v
36202_let-us-build-a-computer-system_hardware_ISEProjects_demo_10_i2c_eeprom_test_src_i2c_i2c_master_defines.v
36206_let-us-build-a-computer-system_hardware_ISEProjects_demo_11_rom_test_chipscope_icon.v
36207_let-us-build-a-computer-system_hardware_ISEProjects_demo_11_rom_test_chipscope_ila.v
36210_let-us-build-a-computer-system_hardware_ISEProjects_demo_12_ram_test_chipscope_icon.v
36211_let-us-build-a-computer-system_hardware_ISEProjects_demo_12_ram_test_chipscope_ila.v
36214_let-us-build-a-computer-system_hardware_ISEProjects_demo_13_fifo_test_chipscope_icon.v
36215_let-us-build-a-computer-system_hardware_ISEProjects_demo_13_fifo_test_chipscope_ila.v
36219_let-us-build-a-computer-system_hardware_ISEProjects_demo_14_sd_card_test_src_chipscope_icon.v
36220_let-us-build-a-computer-system_hardware_ISEProjects_demo_14_sd_card_test_src_chipscope_ila.v
36232_let-us-build-a-computer-system_hardware_ISEProjects_demo_15_1_vga_test_src_chipscope_icon.v
36233_let-us-build-a-computer-system_hardware_ISEProjects_demo_15_1_vga_test_src_chipscope_ila.v
36246_let-us-build-a-computer-system_hardware_ISEProjects_demo_16_sdram_test_chipscope_icon.v
36247_let-us-build-a-computer-system_hardware_ISEProjects_demo_16_sdram_test_chipscope_ila.v
36252_let-us-build-a-computer-system_hardware_ISEProjects_demo_16_sdram_test_src_chipscope_icon.v
36253_let-us-build-a-computer-system_hardware_ISEProjects_demo_16_sdram_test_src_chipscope_ila.v
36272_let-us-build-a-computer-system_hardware_ISEProjects_demo_17_audio_record_play_src_i2c_master_defines.v
36276_let-us-build-a-computer-system_hardware_ISEProjects_demo_17_audio_record_play_src_timescale.v
36290_let-us-build-a-computer-system_hardware_ISEProjects_demo_18_sd_card_audio_src_i2c_master_i2c_master_defines.v
36292_let-us-build-a-computer-system_hardware_ISEProjects_demo_18_sd_card_audio_src_i2c_master_timescale.v
36311_let-us-build-a-computer-system_hardware_ISEProjects_demo_19_1_vga_char_src_video_define.v
36418_let-us-build-a-computer-system_hardware_ISEProjects_demo_21_1_sdram_ov5640_vga_src_i2c_master_i2c_master_defines.v
36420_let-us-build-a-computer-system_hardware_ISEProjects_demo_21_1_sdram_ov5640_vga_src_i2c_master_timescale.v
36441_let-us-build-a-computer-system_hardware_ISEProjects_demo_21_2_sdram_ov5640_an430_lcd_src_i2c_master_defines.v
36445_let-us-build-a-computer-system_hardware_ISEProjects_demo_21_2_sdram_ov5640_an430_lcd_src_timescale.v
36464_let-us-build-a-computer-system_hardware_ISEProjects_demo_21_3_sdram_ov5640_an870_lcd_src_i2c_master_defines.v
3647_Digital-Design_FPGAProjects_RGBLEDController_RGB_controller.v
36485_let-us-build-a-computer-system_hardware_ISEProjects_demo_22_sdram_ov5640_vga_gray_src_i2c_i2c_master_defines.v
36490_let-us-build-a-computer-system_hardware_ISEProjects_demo_22_sdram_ov5640_vga_gray_src_timescale.v
36508_let-us-build-a-computer-system_hardware_ISEProjects_demo_23_sdram_ov5640_vga_sobel_src_Verilog_i2c_master_defines.v
36514_let-us-build-a-computer-system_hardware_ISEProjects_demo_23_sdram_ov5640_vga_sobel_src_Verilog_timescale.v
36572_let-us-build-a-computer-system_hardware_ISEProjects_demo_27_Greedy_snake_rtl_Snake_pll_bb.v
36578_let-us-build-a-computer-system_hardware_ISEProjects_demo_27_Greedy_snake_rtl_ex5_over_rom_bb.v
36580_let-us-build-a-computer-system_hardware_ISEProjects_demo_27_Greedy_snake_rtl_ex5_start_rom_bb.v
36582_let-us-build-a-computer-system_hardware_ISEProjects_demo_27_Greedy_snake_rtl_pll_bb.v
3660_Digital-Design_FPGAProjects_SevenSegmentClockBasys3_segsonbreadboard__mux2x1.v
36661_lora-modulator_source_rtl_LoRaTXDefines.v
36663_lora-modulator_source_rtl_radioDefines.v
3670_Digital-Design_FPGAProjects_SevenSegmentClockBasys3_segsonbreadboard__seg_mux.v
36715_lucer-start_verilog_rtl_defines.v
36716_lucer-start_verilog_rtl_user_defines.v
36730_march24_tapein_verilog_rtl_cmn_arithmetic.v
36731_march24_tapein_verilog_rtl_cmn_assert.v
36736_march24_tapein_verilog_rtl_defines.v
36742_march24_tapein_verilog_rtl_user_defines.v
36817_matrix-creator-fpga_thrid_party_unisims_BUFG.v
36818_matrix-creator-fpga_thrid_party_unisims_BUFT.v
36826_matrix-creator-fpga_thrid_party_unisims_OBUFT.v
36936_memristor_with_LA_verilog_rtl_core_flat_v4.v
36937_memristor_with_LA_verilog_rtl_defines.v
36938_memristor_with_LA_verilog_rtl_user_defines.v
36941_mera400f_src_alu181.v
36947_mera400f_src_carry182.v
36953_mera400f_src_drv_cp_in.v
36954_mera400f_src_expadd.v
36978_miaow_scripts_xilinx_axi_slave_v1_0.v
36982_miaow_src_verilog_rtl_alu_alu_definitions.v
36991_miaow_src_verilog_rtl_common_adder1bit.v
36993_miaow_src_verilog_rtl_common_circular_barrel_shift.v
37002_miaow_src_verilog_rtl_common_encoder.v
37007_miaow_src_verilog_rtl_common_global_definitions.v
37008_miaow_src_verilog_rtl_common_issue_definitions.v
37011_miaow_src_verilog_rtl_common_nand2.v
37012_miaow_src_verilog_rtl_common_not1.v
37013_miaow_src_verilog_rtl_common_priority_encoder_40to6.v
37026_miaow_src_verilog_rtl_decode_decode_definitions.v
37057_miaow_src_verilog_rtl_fetch_adder.v
37064_miaow_src_verilog_rtl_fetch_fetch_controller.v
37066_miaow_src_verilog_rtl_fetch_mask_gen.v
37067_miaow_src_verilog_rtl_fetch_mux4to1_6bit.v
37079_miaow_src_verilog_rtl_issue_circular_barrel_shift_5b.v
37082_miaow_src_verilog_rtl_lsu_ds_addr_calc.v
37085_miaow_src_verilog_rtl_lsu_lsu_definitions.v
37088_miaow_src_verilog_rtl_rfa_circular_shift.v
37089_miaow_src_verilog_rtl_rfa_priority_encoder_16_to_4.v
371_100DaysofRTL_Day062-BarrelShifter_barrel_shifter.v
37177_micro_benchmark_dsp_mac_mac_12_mac_12.v
37178_micro_benchmark_dsp_mac_mac_16_mac_16.v
37179_micro_benchmark_dsp_mac_mac_18_mac_18.v
37180_micro_benchmark_dsp_mac_mac_20_mac_20.v
37181_micro_benchmark_dsp_mac_mac_2_mac_2.v
37182_micro_benchmark_dsp_mac_mac_32_mac_32.v
37183_micro_benchmark_dsp_mac_mac_36_mac_36.v
37184_micro_benchmark_dsp_mac_mac_4_mac_4.v
37185_micro_benchmark_dsp_mac_mac_6_mac_6.v
37186_micro_benchmark_dsp_mac_mac_8_9_mac_8_9.v
37187_micro_benchmark_dsp_mac_mac_8_mac_8.v
37188_micro_benchmark_dsp_mac_mac_9_mac_9.v
37198_micro_benchmark_interface_SAPone_rtl_ADDSUB.v
37241_micro_benchmark_simple_gates_adder_adder_16_adder_16.v
37242_micro_benchmark_simple_gates_adder_adder_4_adder_4.v
37243_micro_benchmark_simple_gates_adder_adder_6_adder_6.v
37244_micro_benchmark_simple_gates_adder_adder_8_adder_8.v
37246_micro_benchmark_simple_gates_and2_and2.v
37249_micro_benchmark_simple_gates_and2_or2_and2_or2.v
37251_micro_benchmark_simple_gates_and4_and4.v
37252_micro_benchmark_simple_gates_or2_or2.v
37352_minimig-de1_rtl_ctrl_ctrl_clk.v
37392_minimig-de1_rtl_mor1kx_mor1kx-sprs.v
37397_minimig-de1_rtl_or1200_or1200_defines.v
37443_minimig-mist_rtl_cache_CacheBlockRAM_bb.v
37445_minimig-mist_rtl_cache_Cache_DataRAM_bb.v
37451_minimig-mist_rtl_ctrl_ctrl_clk.v
37516_minimig-mist_rtl_minimig_paula_audio_volume.v
37528_minimig-mist_rtl_or1200_or1200_defines.v
37543_mips-cpu_cla_full_adder.v
37546_mips-cpu_full_adder.v
37547_mips-cpu_half_adder.v
37560_mojo-base-project_src_mojo_top.v
37575_mpc_verilog_gl_user_project.v
37581_mpc_verilog_rtl_user_defines.v
37593_mpw-demo_verilog_rtl_defines.v
37594_mpw-demo_verilog_rtl_user_defines.v
37596_msalazar_src_project.v
37606_multicycle-rv32i_sources_sign_extender.v
37639_my-verilog-examples_combinational-logic_alus_jeff_74x181_sections_aeqb_section.v
37640_my-verilog-examples_combinational-logic_alus_jeff_74x181_sections_g_p_carry_section.v
37641_my-verilog-examples_combinational-logic_alus_jeff_74x181_sections_input_section.v
37642_my-verilog-examples_combinational-logic_alus_jeff_74x181_sections_invert_m.v
37643_my-verilog-examples_combinational-logic_alus_jeff_74x181_sections_out_section_f0.v
37644_my-verilog-examples_combinational-logic_alus_jeff_74x181_sections_out_section_f1.v
37645_my-verilog-examples_combinational-logic_alus_jeff_74x181_sections_out_section_f2.v
37646_my-verilog-examples_combinational-logic_alus_jeff_74x181_sections_out_section_f3.v
37738_my_sram_test_chip1_verilog_rtl_defines.v
37739_my_sram_test_chip1_verilog_rtl_user_defines.v
37780_n-body-gravity-simulator_prototype_acc_fp_neg.v
37790_n-body-gravity-simulator_prototype_fp_negate_fp_negate.v
37795_n-body-gravity-simulator_prototype_grav_module_fp_negate.v
37807_n-body-gravity-simulator_rtl_fp_neg.v
37812_nRFICE_fpga_ebr8x16.v
37814_nRFICE_fpga_ebr8x16_rtl_ebr8x16_bb.v
37815_nRFICE_fpga_ebr8x16_testbench_dut_params.v
37820_nRFICE_fpga_impl_1_ebr8x16.v
37826_nam80_clock.v
37853_nd-120_Verilog_CPU-BOARD-3202_circuit_CPU_MMU_CSR_26.v
37858_nd-120_Verilog_CPU-BOARD-3202_circuit_CPU_MMU_WCA_31.v
37862_nd-120_Verilog_CPU-BOARD-3202_circuit_CPU_STOC_35.v
37870_nd-120_Verilog_CPU-BOARD-3202_circuit_MEM_ADDR_44.v
37874_nd-120_Verilog_CPU-BOARD-3202_circuit_MEM_LBDIF_48.v
37882_nd-120_Verilog_DECODE-GateArray_DGA_circuit_F091.v
37883_nd-120_Verilog_DECODE-GateArray_DGA_circuit_F103.v
3790_Digital-Design_MicroprocessorCPUSeries_7StepProcessor_bus1.v
37968_nd-120_Verilog_DELILAH-CPU_CGA_TRAP_circuit_CGA_TRAP_TBUF.v
37982_nd-120_Verilog_PAL_PAL_44305D.v
37983_nd-120_Verilog_PAL_PAL_44306A.v
37984_nd-120_Verilog_PAL_PAL_44307C.v
3798_Digital-Design_MicroprocessorCPUSeries_7StepProcessor_data_bus.v
38003_nd-120_Verilog_PAL_template_PAL16R4.v
38004_nd-120_Verilog_PAL_template_PAL18L8.v
38005_nd-120_Verilog_Shared_logisim_AND_GATE.v
38006_nd-120_Verilog_Shared_logisim_AND_GATE_3_INPUTS.v
38007_nd-120_Verilog_Shared_logisim_AND_GATE_4_INPUTS.v
38008_nd-120_Verilog_Shared_logisim_AND_GATE_5_INPUTS.v
38009_nd-120_Verilog_Shared_logisim_AND_GATE_6_INPUTS.v
38011_nd-120_Verilog_Shared_logisim_Comparator.v
38013_nd-120_Verilog_Shared_logisim_Decoder_4.v
38015_nd-120_Verilog_Shared_logisim_FullAdder.v
38017_nd-120_Verilog_Shared_logisim_Multiplexer_2.v
38018_nd-120_Verilog_Shared_logisim_Multiplexer_2_w_enable.v
38021_nd-120_Verilog_Shared_logisim_Multiplexer_bus_2.v
38022_nd-120_Verilog_Shared_logisim_NAND_GATE.v
38023_nd-120_Verilog_Shared_logisim_NAND_GATE_3_INPUTS.v
38024_nd-120_Verilog_Shared_logisim_NAND_GATE_4_INPUTS.v
38025_nd-120_Verilog_Shared_logisim_NAND_GATE_5_INPUTS.v
38026_nd-120_Verilog_Shared_logisim_NAND_GATE_6_INPUTS.v
38027_nd-120_Verilog_Shared_logisim_NAND_GATE_7_INPUTS.v
38028_nd-120_Verilog_Shared_logisim_NAND_GATE_8_INPUTS.v
38029_nd-120_Verilog_Shared_logisim_NOR_GATE.v
38030_nd-120_Verilog_Shared_logisim_NOR_GATE_3_INPUTS.v
38031_nd-120_Verilog_Shared_logisim_NOR_GATE_4_INPUTS.v
38032_nd-120_Verilog_Shared_logisim_OR_GATE.v
38033_nd-120_Verilog_Shared_logisim_OR_GATE_3_INPUTS.v
38034_nd-120_Verilog_Shared_logisim_OR_GATE_4_INPUTS.v
38035_nd-120_Verilog_Shared_logisim_OR_GATE_5_INPUTS.v
38036_nd-120_Verilog_Shared_logisim_OR_GATE_6_INPUTS.v
38037_nd-120_Verilog_Shared_logisim_OR_GATE_7_INPUTS.v
38038_nd-120_Verilog_Shared_logisim_OR_GATE_8_INPUTS.v
38040_nd-120_Verilog_Shared_logisim_XNOR_GATE_ONEHOT.v
38041_nd-120_Verilog_Shared_logisim_XOR_GATE_ONEHOT.v
38077_nd-120_Verilog_Shared_support_SIP1M9.v
38079_nd-120_Verilog_Shared_support_TTL_74139.v
38080_nd-120_Verilog_Shared_support_TTL_74241.v
38081_nd-120_Verilog_Shared_support_TTL_74244.v
38097_nes260_fpga_hdl_compat.v
38105_nes260_fpga_hdl_pmod_led.v
38116_neu_verilog_rtl_defines.v
38117_neu_verilog_rtl_user_defines.v
38119_neuralNetwork_Tut-1_include.v
38127_neuralNetwork_Tut-3_include.v
38135_neuralNetwork_Tut-4_include.v
38144_neuralNetwork_Tut-5_src_fpga_rtl_include.v
38154_nica_nica_verilog_csa_32x3.v
38164_nica_nica_verilog_sigmon_events.v
38325_nysa-sata_rtl_sata_defines.v
38329_nysa-sata_sim_sata_defines.v
38332_nysa-verilog_verilog_axi_axi_defines.v
38338_nysa-verilog_verilog_axi_slave_axi_lite_i2c_rtl_i2c_master_defines.v
38374_nysa-verilog_verilog_axi_slave_axi_on_screen_display_rtl_char_defines.v
38380_nysa-verilog_verilog_axi_slave_axi_pmod_tft_rtl_nh_lcd_defines.v
38383_nysa-verilog_verilog_axi_slave_axi_sdb_sim_project_defines.v
38389_nysa-verilog_verilog_cbuilder_defines.v
38409_nysa-verilog_verilog_generic_template.v
38421_nysa-verilog_verilog_wishbone_common_wb_mem_2_ppfifo_sim_project_defines.v
38426_nysa-verilog_verilog_wishbone_common_wb_ppfifo_2_mem_sim_project_defines.v
38434_nysa-verilog_verilog_wishbone_host_interface_ft245_sync_fifo_ft_fifo_tester_sim_project_defines.v
38439_nysa-verilog_verilog_wishbone_host_interface_generic_pf_hi_tester_sim_project_defines.v
38445_nysa-verilog_verilog_wishbone_host_interface_uart_uart_if_tester_sim_project_defines.v
38449_nysa-verilog_verilog_wishbone_master_wb_master_test_sim_project_defines.v
38452_nysa-verilog_verilog_wishbone_slave_wb_bram_sim_project_defines.v
38454_nysa-verilog_verilog_wishbone_slave_wb_dma_reader_rtl_dma_reader_defines.v
38457_nysa-verilog_verilog_wishbone_slave_wb_dma_reader_sim_project_defines.v
38459_nysa-verilog_verilog_wishbone_slave_wb_dma_rtl_dma_defines.v
38460_nysa-verilog_verilog_wishbone_slave_wb_dma_sim_project_defines.v
38462_nysa-verilog_verilog_wishbone_slave_wb_dma_writer_rtl_dma_writer_defines.v
38465_nysa-verilog_verilog_wishbone_slave_wb_dma_writer_sim_project_defines.v
38497_nysa-verilog_verilog_wishbone_slave_wb_fpga_nes_sim_project_defines.v
38499_nysa-verilog_verilog_wishbone_slave_wb_gpio_sim_project_defines.v
38503_nysa-verilog_verilog_wishbone_slave_wb_host_interface_tester_sim_project_defines.v
38508_nysa-verilog_verilog_wishbone_slave_wb_hs_demo_sim_project_defines.v
38511_nysa-verilog_verilog_wishbone_slave_wb_i2c_rtl_i2c_master_defines.v
38512_nysa-verilog_verilog_wishbone_slave_wb_i2c_rtl_timescale.v
38513_nysa-verilog_verilog_wishbone_slave_wb_i2c_sim_project_defines.v
38514_nysa-verilog_verilog_wishbone_slave_wb_i2s_reader_rtl_i2s_reader_defines.v
38516_nysa-verilog_verilog_wishbone_slave_wb_i2s_reader_sim_project_defines.v
38519_nysa-verilog_verilog_wishbone_slave_wb_i2s_rtl_i2s_defines.v
38522_nysa-verilog_verilog_wishbone_slave_wb_i2s_sim_project_defines.v
38525_nysa-verilog_verilog_wishbone_slave_wb_logic_analyzer_rtl_logic_analyzer_defines.v
38527_nysa-verilog_verilog_wishbone_slave_wb_logic_analyzer_sim_project_defines.v
38530_nysa-verilog_verilog_wishbone_slave_wb_nh_lcd_rtl_nh_lcd_defines.v
38532_nysa-verilog_verilog_wishbone_slave_wb_nh_lcd_sim_project_defines.v
38535_nysa-verilog_verilog_wishbone_slave_wb_sata_rtl_wb_sata_defines.v
38536_nysa-verilog_verilog_wishbone_slave_wb_sata_sim_project_defines.v
38542_nysa-verilog_verilog_wishbone_slave_wb_sd_host_rtl_generic_timescale.v
38547_nysa-verilog_verilog_wishbone_slave_wb_sd_host_rtl_sd_host_defines.v
38549_nysa-verilog_verilog_wishbone_slave_wb_sd_host_rtl_sd_host_stack_defines.v
38553_nysa-verilog_verilog_wishbone_slave_wb_sd_host_sim_project_defines.v
38559_nysa-verilog_verilog_wishbone_slave_wb_sdio_device_sim_project_defines.v
38562_nysa-verilog_verilog_wishbone_slave_wb_sdram_rtl_sdram_include.v
38564_nysa-verilog_verilog_wishbone_slave_wb_sdram_sim_project_defines.v
38566_nysa-verilog_verilog_wishbone_slave_wb_seeed_tft_rtl_seeed_tft_defines.v
38568_nysa-verilog_verilog_wishbone_slave_wb_seeed_tft_sim_project_defines.v
38572_nysa-verilog_verilog_wishbone_slave_wb_sf_camera_rtl_sf_camera_defines.v
38575_nysa-verilog_verilog_wishbone_slave_wb_sf_camera_sim_project_defines.v
38578_nysa-verilog_verilog_wishbone_slave_wb_spi_rtl_spi_defines.v
38579_nysa-verilog_verilog_wishbone_slave_wb_spi_rtl_timescale.v
38580_nysa-verilog_verilog_wishbone_slave_wb_spi_sim_project_defines.v
38582_nysa-verilog_verilog_wishbone_slave_wb_stepper_sim_project_defines.v
38585_nysa-verilog_verilog_wishbone_slave_wb_test_dma_mem_sim_project_defines.v
38586_nysa-verilog_verilog_wishbone_slave_wb_uart_sim_project_defines.v
38617_oh_asiclib_hdl_asic_and2.v
38618_oh_asiclib_hdl_asic_and3.v
38619_oh_asiclib_hdl_asic_and4.v
38620_oh_asiclib_hdl_asic_antenna.v
38621_oh_asiclib_hdl_asic_ao21.v
38622_oh_asiclib_hdl_asic_ao211.v
38623_oh_asiclib_hdl_asic_ao22.v
38624_oh_asiclib_hdl_asic_ao221.v
38625_oh_asiclib_hdl_asic_ao222.v
38626_oh_asiclib_hdl_asic_ao31.v
38627_oh_asiclib_hdl_asic_ao311.v
38628_oh_asiclib_hdl_asic_ao32.v
38629_oh_asiclib_hdl_asic_ao33.v
38630_oh_asiclib_hdl_asic_aoi21.v
38631_oh_asiclib_hdl_asic_aoi211.v
38632_oh_asiclib_hdl_asic_aoi22.v
38633_oh_asiclib_hdl_asic_aoi221.v
38634_oh_asiclib_hdl_asic_aoi222.v
38635_oh_asiclib_hdl_asic_aoi31.v
38636_oh_asiclib_hdl_asic_aoi311.v
38637_oh_asiclib_hdl_asic_aoi32.v
38638_oh_asiclib_hdl_asic_aoi33.v
38639_oh_asiclib_hdl_asic_buf.v
38640_oh_asiclib_hdl_asic_clkand2.v
38641_oh_asiclib_hdl_asic_clkbuf.v
38644_oh_asiclib_hdl_asic_clkinv.v
38645_oh_asiclib_hdl_asic_clkmux2.v
38646_oh_asiclib_hdl_asic_clknand2.v
38647_oh_asiclib_hdl_asic_clknor2.v
38648_oh_asiclib_hdl_asic_clkor2.v
38649_oh_asiclib_hdl_asic_clkxor2.v
38650_oh_asiclib_hdl_asic_csa32.v
38651_oh_asiclib_hdl_asic_csa42.v
38652_oh_asiclib_hdl_asic_decap.v
38653_oh_asiclib_hdl_asic_delay.v
38661_oh_asiclib_hdl_asic_dmux2.v
38662_oh_asiclib_hdl_asic_dmux3.v
38663_oh_asiclib_hdl_asic_dmux4.v
38664_oh_asiclib_hdl_asic_dmux5.v
38665_oh_asiclib_hdl_asic_dmux6.v
38666_oh_asiclib_hdl_asic_dmux7.v
38667_oh_asiclib_hdl_asic_dmux8.v
38672_oh_asiclib_hdl_asic_inv.v
38673_oh_asiclib_hdl_asic_isohi.v
38674_oh_asiclib_hdl_asic_isolo.v
38675_oh_asiclib_hdl_asic_keeper.v
38678_oh_asiclib_hdl_asic_mux2.v
38679_oh_asiclib_hdl_asic_mux3.v
38680_oh_asiclib_hdl_asic_mux4.v
38681_oh_asiclib_hdl_asic_muxi2.v
38682_oh_asiclib_hdl_asic_muxi3.v
38683_oh_asiclib_hdl_asic_muxi4.v
38684_oh_asiclib_hdl_asic_nand2.v
38685_oh_asiclib_hdl_asic_nand3.v
38686_oh_asiclib_hdl_asic_nand4.v
38687_oh_asiclib_hdl_asic_nor2.v
38688_oh_asiclib_hdl_asic_nor3.v
38689_oh_asiclib_hdl_asic_nor4.v
38690_oh_asiclib_hdl_asic_oa21.v
38691_oh_asiclib_hdl_asic_oa211.v
38692_oh_asiclib_hdl_asic_oa22.v
38693_oh_asiclib_hdl_asic_oa221.v
38694_oh_asiclib_hdl_asic_oa222.v
38695_oh_asiclib_hdl_asic_oa31.v
38696_oh_asiclib_hdl_asic_oa311.v
38697_oh_asiclib_hdl_asic_oa32.v
38698_oh_asiclib_hdl_asic_oa33.v
38699_oh_asiclib_hdl_asic_oai21.v
38700_oh_asiclib_hdl_asic_oai22.v
38701_oh_asiclib_hdl_asic_oai221.v
38702_oh_asiclib_hdl_asic_oai222.v
38703_oh_asiclib_hdl_asic_oai31.v
38704_oh_asiclib_hdl_asic_oai311.v
38705_oh_asiclib_hdl_asic_oai32.v
38706_oh_asiclib_hdl_asic_oai33.v
38708_oh_asiclib_hdl_asic_or2.v
38709_oh_asiclib_hdl_asic_or3.v
387_100DaysofRTL_Day070-ClockEdgeDetector_clk_edge_detector.v
38710_oh_asiclib_hdl_asic_or4.v
38718_oh_asiclib_hdl_asic_tbuf.v
38719_oh_asiclib_hdl_asic_tiehi.v
38720_oh_asiclib_hdl_asic_tielo.v
38721_oh_asiclib_hdl_asic_xnor2.v
38722_oh_asiclib_hdl_asic_xnor3.v
38723_oh_asiclib_hdl_asic_xnor4.v
38724_oh_asiclib_hdl_asic_xor2.v
38725_oh_asiclib_hdl_asic_xor3.v
38726_oh_asiclib_hdl_asic_xor4.v
38727_oh_axi_dv_aximaster_stub.v
38728_oh_axi_dv_axislave_stub.v
38750_oh_emesh_hdl_emesh_decode.v
38751_oh_emesh_hdl_emesh_if.v
38752_oh_emesh_hdl_emesh_monitor.v
38754_oh_emesh_hdl_emesh_rdalign.v
38757_oh_emesh_hdl_emesh_wralign.v
38788_oh_stdlib_rtl_oh_7seg_decode.v
38789_oh_stdlib_rtl_oh_abs.v
38790_oh_stdlib_rtl_oh_add.v
38791_oh_stdlib_rtl_oh_and2.v
38792_oh_stdlib_rtl_oh_and3.v
38793_oh_stdlib_rtl_oh_and4.v
38794_oh_stdlib_rtl_oh_ao21.v
38795_oh_stdlib_rtl_oh_ao211.v
38796_oh_stdlib_rtl_oh_ao22.v
38797_oh_stdlib_rtl_oh_ao221.v
38798_oh_stdlib_rtl_oh_ao222.v
38799_oh_stdlib_rtl_oh_ao31.v
38800_oh_stdlib_rtl_oh_ao311.v
38801_oh_stdlib_rtl_oh_ao32.v
38802_oh_stdlib_rtl_oh_ao33.v
38803_oh_stdlib_rtl_oh_aoi21.v
38804_oh_stdlib_rtl_oh_aoi211.v
38805_oh_stdlib_rtl_oh_aoi22.v
38806_oh_stdlib_rtl_oh_aoi221.v
38807_oh_stdlib_rtl_oh_aoi222.v
38808_oh_stdlib_rtl_oh_aoi31.v
38809_oh_stdlib_rtl_oh_aoi311.v
38810_oh_stdlib_rtl_oh_aoi32.v
38811_oh_stdlib_rtl_oh_aoi33.v
38812_oh_stdlib_rtl_oh_arbiter.v
38813_oh_stdlib_rtl_oh_bin2gray.v
38814_oh_stdlib_rtl_oh_bin2onehot.v
38816_oh_stdlib_rtl_oh_buf.v
38817_oh_stdlib_rtl_oh_buffer.v
38820_oh_stdlib_rtl_oh_clockmux.v
38821_oh_stdlib_rtl_oh_clockmux2.v
38822_oh_stdlib_rtl_oh_clockmux4.v
38823_oh_stdlib_rtl_oh_clockor.v
38824_oh_stdlib_rtl_oh_csa32.v
38846_oh_stdlib_rtl_oh_header.v
38847_oh_stdlib_rtl_oh_inv.v
38848_oh_stdlib_rtl_oh_isobufhi.v
38849_oh_stdlib_rtl_oh_isobuflo.v
38854_oh_stdlib_rtl_oh_mult.v
38856_oh_stdlib_rtl_oh_mux12.v
38857_oh_stdlib_rtl_oh_mux2.v
38858_oh_stdlib_rtl_oh_mux3.v
38859_oh_stdlib_rtl_oh_mux4.v
38860_oh_stdlib_rtl_oh_mux5.v
38861_oh_stdlib_rtl_oh_mux6.v
38862_oh_stdlib_rtl_oh_mux7.v
38863_oh_stdlib_rtl_oh_mux8.v
38864_oh_stdlib_rtl_oh_mux9.v
38865_oh_stdlib_rtl_oh_mx2.v
38866_oh_stdlib_rtl_oh_mx3.v
38867_oh_stdlib_rtl_oh_mx4.v
38868_oh_stdlib_rtl_oh_mxi2.v
38869_oh_stdlib_rtl_oh_mxi3.v
38870_oh_stdlib_rtl_oh_mxi4.v
38871_oh_stdlib_rtl_oh_nand3.v
38872_oh_stdlib_rtl_oh_nand4.v
38873_oh_stdlib_rtl_oh_nor2.v
38874_oh_stdlib_rtl_oh_nor3.v
38875_oh_stdlib_rtl_oh_nor4.v
38876_oh_stdlib_rtl_oh_oa21.v
38877_oh_stdlib_rtl_oh_oa211.v
38878_oh_stdlib_rtl_oh_oa22.v
38879_oh_stdlib_rtl_oh_oa221.v
38880_oh_stdlib_rtl_oh_oa222.v
38881_oh_stdlib_rtl_oh_oa31.v
38882_oh_stdlib_rtl_oh_oa311.v
38883_oh_stdlib_rtl_oh_oa32.v
38884_oh_stdlib_rtl_oh_oa33.v
38885_oh_stdlib_rtl_oh_oai21.v
38886_oh_stdlib_rtl_oh_oai22.v
38887_oh_stdlib_rtl_oh_oai221.v
38888_oh_stdlib_rtl_oh_oai222.v
38889_oh_stdlib_rtl_oh_oai31.v
38890_oh_stdlib_rtl_oh_oai311.v
38891_oh_stdlib_rtl_oh_oai32.v
38892_oh_stdlib_rtl_oh_oai33.v
38893_oh_stdlib_rtl_oh_or2.v
38894_oh_stdlib_rtl_oh_or3.v
38895_oh_stdlib_rtl_oh_or4.v
38897_oh_stdlib_rtl_oh_parity.v
38898_oh_stdlib_rtl_oh_pll.v
38901_oh_stdlib_rtl_oh_pwr_buf.v
38918_oh_stdlib_rtl_oh_xnor2.v
38919_oh_stdlib_rtl_oh_xnor3.v
38920_oh_stdlib_rtl_oh_xnor4.v
38921_oh_stdlib_rtl_oh_xor2.v
38922_oh_stdlib_rtl_oh_xor3.v
38923_oh_stdlib_rtl_oh_xor4.v
38924_oh_stdlib_testbench_cfg_random.v
38935_oh_stdlib_testbench_tb_dut.v
38939_oh_stdlib_testbench_testbench.v
38940_oh_stdlib_testbench_timescale.v
38942_oh_xilibs_dv_BUFG.v
38943_oh_xilibs_dv_BUFIO.v
38947_oh_xilibs_dv_IBUFDS.v
38948_oh_xilibs_dv_IBUFDS_DIFF_OUT.v
38949_oh_xilibs_dv_IBUFDS_GTE2.v
38950_oh_xilibs_dv_IBUFDS_IBUFDISABLE.v
38951_oh_xilibs_dv_IBUFDS_IBUFDISABLE_INT.v
38952_oh_xilibs_dv_IBUFDS_INTERMDISABLE.v
38953_oh_xilibs_dv_IBUFDS_INTERMDISABLE_INT.v
38954_oh_xilibs_dv_IBUFE3.v
38955_oh_xilibs_dv_IBUFGDS.v
38956_oh_xilibs_dv_IBUF_IBUFDISABLE.v
38957_oh_xilibs_dv_IBUF_INTERMDISABLE.v
3895_Digital-IDE_IP_repo_adi_axi_ad9361_intel_axi_ad9361_cmos_if.v
38961_oh_xilibs_dv_IDELAYE2_FINEDELAY.v
38962_oh_xilibs_dv_IDELAYE3.v
38965_oh_xilibs_dv_IOBUFDSE3.v
38966_oh_xilibs_dv_IOBUFDS_DCIEN.v
38967_oh_xilibs_dv_IOBUFDS_DIFF_OUT_INTERMDISABLE.v
38968_oh_xilibs_dv_IOBUF_INTERMDISABLE.v
38972_oh_xilibs_dv_OBUFDS.v
38973_oh_xilibs_dv_OBUFDS_GTE3_ADV.v
38974_oh_xilibs_dv_OBUFT.v
38975_oh_xilibs_dv_OBUFTDS.v
38977_oh_xilibs_dv_ODELAYE2.v
38981_oh_xilibs_dv_RAM32X1D.v
38990_online-fuzzy-chisel_result_regular-fuzzy-only-defuzz_regular-fuzzification_Comparator.v
38993_online-fuzzy-chisel_result_regular-fuzzy-serial_regular-fuzzification_Comparator.v
38994_online-fuzzy-chisel_result_regular-fuzzy-serial_regular-fuzzification_Comparator_25.v
39001_online-fuzzy-chisel_result_regular-fuzzy-without-defuzz_Comparator.v
39002_online-fuzzy-chisel_result_regular-fuzzy-without-defuzz_Comparator_25.v
39007_online-fuzzy-chisel_result_regular-fuzzy_regular-fuzzification_Comparator.v
39008_online-fuzzy-chisel_result_regular-fuzzy_regular-fuzzification_Comparator_25.v
39014_online-fuzzy-chisel_result_regular-without-defuzz_regular-without-defuzz_Comparator.v
39015_online-fuzzy-chisel_result_regular-without-defuzz_regular-without-defuzz_Comparator_25.v
39020_online-fuzzy-chisel_result_regular-without-lut_Comparator.v
39021_online-fuzzy-chisel_result_regular-without-lut_Comparator_25.v
39027_online-fuzzy-chisel_result_regular_Comparator.v
39028_online-fuzzy-chisel_result_regular_Comparator_25.v
39082_open-fpga-verilog-tutorial_tutorial_Alhambra_II_T20-serialcomm-1_echowire1.v
39084_open-fpga-verilog-tutorial_tutorial_Alhambra_II_T20-serialcomm-1_echowire2.v
39164_open-fpga-verilog-tutorial_tutorial_ICESTICK_T20-serialcomm-1_echowire1.v
39166_open-fpga-verilog-tutorial_tutorial_ICESTICK_T20-serialcomm-1_echowire2.v
39212_openc906_C906_RTL_FACTORY_gen_rtl_clk_rtl_gated_clk_cell.v
39215_openc906_C906_RTL_FACTORY_gen_rtl_cp0_rtl_aq_cp0_cache_inst.v
39227_openc906_C906_RTL_FACTORY_gen_rtl_cp0_rtl_aq_cp0_vector_inst.v
39229_openc906_C906_RTL_FACTORY_gen_rtl_cpu_rtl_aq_cpuio_top.v
39233_openc906_C906_RTL_FACTORY_gen_rtl_cpu_rtl_mp_top_golden_port.v
39245_openc906_C906_RTL_FACTORY_gen_rtl_idu_rtl_aq_idu_expand_32.v
39251_openc906_C906_RTL_FACTORY_gen_rtl_ifu_rtl_aq_ifu_ctrl.v
39256_openc906_C906_RTL_FACTORY_gen_rtl_ifu_rtl_aq_ifu_pre_decd.v
39264_openc906_C906_RTL_FACTORY_gen_rtl_iu_rtl_aq_iu_addr_gen.v
39293_openc906_C906_RTL_FACTORY_gen_rtl_mmu_rtl_aq_mmu_sysmap_hit.v
39305_openc906_C906_RTL_FACTORY_gen_rtl_plic_rtl_plic_granu2_arb.v
39326_openc906_C906_RTL_FACTORY_gen_rtl_tdt_rtl_common_tdt_gated_clk_cell.v
39334_openc906_C906_RTL_FACTORY_gen_rtl_tdt_rtl_debug_tdt_dtm_io.v
39341_openc906_C906_RTL_FACTORY_gen_rtl_vdsp_rtl_aq_vpu_srcv_type.v
39344_openc906_C906_RTL_FACTORY_gen_rtl_vfalu_rtl_aq_fadd_double_cmp_max.v
39346_openc906_C906_RTL_FACTORY_gen_rtl_vfalu_rtl_aq_fadd_double_round.v
39377_openc906_C906_RTL_FACTORY_gen_rtl_vfmau_rtl_aq_vfmau_ctrl.v
39439_openc910_C910_RTL_FACTORY_gen_rtl_ciu_rtl_ct_ciu_snb_dp_sel_16.v
39440_openc910_C910_RTL_FACTORY_gen_rtl_ciu_rtl_ct_ciu_snb_dp_sel_8.v
39447_openc910_C910_RTL_FACTORY_gen_rtl_ciu_rtl_ct_piu_other_io_dummy.v
39449_openc910_C910_RTL_FACTORY_gen_rtl_ciu_rtl_ct_piu_top_dummy_device.v
39455_openc910_C910_RTL_FACTORY_gen_rtl_clk_rtl_gated_clk_cell.v
39459_openc910_C910_RTL_FACTORY_gen_rtl_common_rtl_compressor_32.v
39460_openc910_C910_RTL_FACTORY_gen_rtl_common_rtl_compressor_42.v
39471_openc910_C910_RTL_FACTORY_gen_rtl_cpu_rtl_mp_top_golden_port.v
39472_openc910_C910_RTL_FACTORY_gen_rtl_cpu_rtl_top_golden_port.v
39525_openc910_C910_RTL_FACTORY_gen_rtl_had_rtl_ct_had_io.v
39546_openc910_C910_RTL_FACTORY_gen_rtl_idu_rtl_ct_idu_ir_decd.v
39550_openc910_C910_RTL_FACTORY_gen_rtl_idu_rtl_ct_idu_ir_vrt.v
39589_openc910_C910_RTL_FACTORY_gen_rtl_idu_rtl_ct_idu_rf_prf_vregfile.v
39599_openc910_C910_RTL_FACTORY_gen_rtl_ifu_rtl_ct_ifu_decd_normal.v
39619_openc910_C910_RTL_FACTORY_gen_rtl_ifu_rtl_ct_ifu_precode.v
39676_openc910_C910_RTL_FACTORY_gen_rtl_lsu_rtl_ct_lsu_dcache_info_update.v
39689_openc910_C910_RTL_FACTORY_gen_rtl_lsu_rtl_ct_lsu_snoop_resp.v
39718_openc910_C910_RTL_FACTORY_gen_rtl_mmu_rtl_ct_mmu_sysmap_hit.v
39727_openc910_C910_RTL_FACTORY_gen_rtl_plic_rtl_plic_granu2_arb.v
39745_openc910_C910_RTL_FACTORY_gen_rtl_rtu_rtl_ct_rtu_encode_32.v
39746_openc910_C910_RTL_FACTORY_gen_rtl_rtu_rtl_ct_rtu_encode_64.v
39747_openc910_C910_RTL_FACTORY_gen_rtl_rtu_rtl_ct_rtu_encode_8.v
39748_openc910_C910_RTL_FACTORY_gen_rtl_rtu_rtl_ct_rtu_encode_96.v
39749_openc910_C910_RTL_FACTORY_gen_rtl_rtu_rtl_ct_rtu_expand_32.v
39750_openc910_C910_RTL_FACTORY_gen_rtl_rtu_rtl_ct_rtu_expand_64.v
39751_openc910_C910_RTL_FACTORY_gen_rtl_rtu_rtl_ct_rtu_expand_8.v
39752_openc910_C910_RTL_FACTORY_gen_rtl_rtu_rtl_ct_rtu_expand_96.v
39758_openc910_C910_RTL_FACTORY_gen_rtl_rtu_rtl_ct_rtu_pst_vreg_dummy.v
39789_openc910_C910_RTL_FACTORY_gen_rtl_vfalu_rtl_ct_fspu_double.v
39791_openc910_C910_RTL_FACTORY_gen_rtl_vfalu_rtl_ct_fspu_half.v
39792_openc910_C910_RTL_FACTORY_gen_rtl_vfalu_rtl_ct_fspu_single.v
39814_openc910_C910_RTL_FACTORY_gen_rtl_vfmau_rtl_ct_vfmau_lza_32.v
39815_openc910_C910_RTL_FACTORY_gen_rtl_vfmau_rtl_ct_vfmau_lza_42.v
3982_Digital-IDE_IP_repo_adi_axi_dmac_axi_dmac_resize_dest.v
39831_openc910_smart_run_impl_mem_icg_test_mem_icg_check_top.v
3983_Digital-IDE_IP_repo_adi_axi_dmac_axi_dmac_resize_src.v
39863_openc910_smart_run_logical_tb_int_mnt.v
3986_Digital-IDE_IP_repo_adi_axi_dmac_axi_register_slice.v
39872_openc910_smart_run_tests_cases_debug_debug_stim.v
39885_opene902_E902_RTL_FACTORY_gen_rtl_clint_rtl_cr_clint_busif.v
39888_opene902_E902_RTL_FACTORY_gen_rtl_clk_rtl_cr_clk_top.v
39890_opene902_E902_RTL_FACTORY_gen_rtl_clk_rtl_gated_clk_cell.v
39891_opene902_E902_RTL_FACTORY_gen_rtl_coretim_rtl_cr_coretim_top_dummy.v
39894_opene902_E902_RTL_FACTORY_gen_rtl_cp0_rtl_cr_cp0_randclk.v
39898_opene902_E902_RTL_FACTORY_gen_rtl_cpu_rtl_clic_kid_golden_ports.v
39906_opene902_E902_RTL_FACTORY_gen_rtl_had_rtl_cr_had_inst_bkpt_lite.v
39913_opene902_E902_RTL_FACTORY_gen_rtl_had_rtl_cr_had_trace.v
39918_opene902_E902_RTL_FACTORY_gen_rtl_ifu_rtl_cr_ifu_ifdp.v
39919_opene902_E902_RTL_FACTORY_gen_rtl_ifu_rtl_cr_ifu_randclk.v
39922_opene902_E902_RTL_FACTORY_gen_rtl_iu_rtl_cr_iu_branch.v
39927_opene902_E902_RTL_FACTORY_gen_rtl_iu_rtl_cr_iu_hs_split.v
39933_opene902_E902_RTL_FACTORY_gen_rtl_iu_rtl_cr_iu_randclk.v
39934_opene902_E902_RTL_FACTORY_gen_rtl_iu_rtl_cr_iu_rbus.v
39936_opene902_E902_RTL_FACTORY_gen_rtl_iu_rtl_cr_iu_special.v
39942_opene902_E902_RTL_FACTORY_gen_rtl_lsu_rtl_cr_lsu_randclk.v
39944_opene902_E902_RTL_FACTORY_gen_rtl_lsu_rtl_cr_lsu_unalign.v
39945_opene902_E902_RTL_FACTORY_gen_rtl_pmp_rtl_cr_pmp_acc_arb.v
39950_opene902_E902_RTL_FACTORY_gen_rtl_pwrm_rtl_cr_pwrm_top_dummy.v
39951_opene902_E902_RTL_FACTORY_gen_rtl_rst_rtl_cr_rst_top.v
39967_opene902_smart_run_logical_common_soc_gated_clk_cell.v
40003_opene906_E906_RTL_FACTORY_gen_rtl_clic_rtl_pa_clic_expand.v
40006_opene906_E906_RTL_FACTORY_gen_rtl_clint_rtl_pa_clint_busif.v
40009_opene906_E906_RTL_FACTORY_gen_rtl_clk_rtl_gated_clk_cell.v
40024_opene906_E906_RTL_FACTORY_gen_rtl_cpu_rtl_pa_cpu_top_golden_port.v
40037_opene906_E906_RTL_FACTORY_gen_rtl_falu_rtl_pa_fspu_single.v
40048_opene906_E906_RTL_FACTORY_gen_rtl_fmau_rtl_pa_fmau_ex1_special_judge.v
40085_opene906_E906_RTL_FACTORY_gen_rtl_fpu_rtl_pa_fpu_src_type.v
40098_opene906_E906_RTL_FACTORY_gen_rtl_ifu_rtl_pa_ifu_ctrl.v
40103_opene906_E906_RTL_FACTORY_gen_rtl_ifu_rtl_pa_ifu_pre_decd.v
40118_opene906_E906_RTL_FACTORY_gen_rtl_iu_rtl_pa_iu_addr_gen.v
40148_opene906_E906_RTL_FACTORY_gen_rtl_pmp_rtl_pa_pmp_acc_arb.v
40162_opene906_E906_RTL_FACTORY_gen_rtl_sysmap_rtl_pa_sysmap_hit.v
40168_opene906_E906_RTL_FACTORY_gen_rtl_tdt_rtl_common_tdt_gated_clk_cell.v
40174_opene906_E906_RTL_FACTORY_gen_rtl_tdt_rtl_debug_tdt_dtm_io.v
40223_openfasoc-tapeouts_OpenFASOC-RoT-IBEX-AES_verilog_rtl_pulpino_top.v
40246_openfpga-arduboy_src_fpga_core_rtl_avr_atmega-twi_s_h.v
40249_openfpga-arduboy_src_fpga_core_rtl_avr_mega-def.v
40251_openfpga-arduboy_src_fpga_core_rtl_avr_mega-rom.v
40277_openlane2-step-unit-tests_by_id_klayout.streamout_002-success_macros_defines.v
40286_openlane2-step-unit-tests_by_id_openroad.floorplan_double-height_001-success_explicit_dummy_doubleheight.bb.v
4028_Digital-IDE_IP_repo_adi_axi_rd_wr_combiner_axi_rd_wr_combiner.v
40298_openlane2-step-unit-tests_by_id_yosys.synthesis_002-chparam_mux.v
40299_openlane2-step-unit-tests_by_id_yosys.synthesis_003-defines_mux.v
40308_openlane_uart_verilog_rtl_defines.v
40309_openlane_uart_verilog_rtl_user_defines.v
40368_openlogicbit_core_capture_logic_capture_defs.v
40388_openmsp430_core_bench_verilog_timescale.v
40389_openmsp430_core_rtl_verilog_omsp_and_gate.v
40392_openmsp430_core_rtl_verilog_omsp_scan_mux.v
40395_openmsp430_core_rtl_verilog_openMSP430_defines.v
40396_openmsp430_core_rtl_verilog_openMSP430_undefines.v
40402_openmsp430_core_synthesis_actel_src_timescale.v
40403_openmsp430_core_synthesis_altera_src_arch.v
4041_Digital-IDE_IP_repo_adi_common_ad_bus_mux.v
40420_openmsp430_core_synthesis_altera_src_timescale.v
40421_openmsp430_core_synthesis_xilinx_src_arch.v
40438_openmsp430_core_synthesis_xilinx_src_timescale.v
40440_openmsp430_fpga_OBSOLETE_altera_de1_board_bench_verilog_timescale.v
40444_openmsp430_fpga_OBSOLETE_altera_de1_board_rtl_verilog_openmsp430_omsp_and_gate.v
40447_openmsp430_fpga_OBSOLETE_altera_de1_board_rtl_verilog_openmsp430_omsp_scan_mux.v
40450_openmsp430_fpga_OBSOLETE_altera_de1_board_rtl_verilog_openmsp430_openMSP430_undefines.v
40457_openmsp430_fpga_actel_m1a3pl_dev_kit_bench_verilog_timescale.v
40459_openmsp430_fpga_actel_m1a3pl_dev_kit_rtl_verilog_openmsp430_omsp_and_gate.v
40462_openmsp430_fpga_actel_m1a3pl_dev_kit_rtl_verilog_openmsp430_omsp_scan_mux.v
40465_openmsp430_fpga_actel_m1a3pl_dev_kit_rtl_verilog_openmsp430_openMSP430_undefines.v
40472_openmsp430_fpga_altera_de0_nano_soc_bench_verilog_cyclonev_io.v
40473_openmsp430_fpga_altera_de0_nano_soc_bench_verilog_timescale.v
40482_openmsp430_fpga_altera_de0_nano_soc_doc_Terasic_DE0_NANO_SOC_Demonstrations_FPGA_DE0_NANO_SOC_ADC_DE0_NANO_SOC_QSYS_synthesis_submodules_DE0_NANO_SOC_QSYS_nios2_qsys_oci_test_bench.v
40487_openmsp430_fpga_altera_de0_nano_soc_doc_Terasic_DE0_NANO_SOC_Demonstrations_FPGA_DE0_NANO_SOC_ADC_DE0_NANO_SOC_QSYS_synthesis_submodules_DE0_NANO_SOC_QSYS_sysid_qsys.v
40494_openmsp430_fpga_altera_de0_nano_soc_doc_Terasic_DE0_NANO_SOC_Demonstrations_FPGA_DE0_NANO_SOC_ADC_ip_ADC_LTC2308_FIFO_adc_data_fifo_bb.v
40497_openmsp430_fpga_altera_de0_nano_soc_doc_Terasic_DE0_NANO_SOC_Demonstrations_FPGA_my_first_fpga_counter_bus_mux_bb.v
40511_openmsp430_fpga_altera_de0_nano_soc_rtl_verilog_openmsp430_omsp_and_gate.v
40514_openmsp430_fpga_altera_de0_nano_soc_rtl_verilog_openmsp430_omsp_scan_mux.v
40517_openmsp430_fpga_altera_de0_nano_soc_rtl_verilog_openmsp430_openMSP430_undefines.v
40529_openmsp430_fpga_xilinx_avnet_lx9microbard_bench_verilog_timescale.v
40530_openmsp430_fpga_xilinx_avnet_lx9microbard_rtl_verilog_coregen_chipscope_chipscope_icon.v
40531_openmsp430_fpga_xilinx_avnet_lx9microbard_rtl_verilog_coregen_chipscope_chipscope_ila.v
40533_openmsp430_fpga_xilinx_avnet_lx9microbard_rtl_verilog_coregen_ram_16x1k_dp_synth.v
40535_openmsp430_fpga_xilinx_avnet_lx9microbard_rtl_verilog_coregen_ram_16x1k_sp_synth.v
40537_openmsp430_fpga_xilinx_avnet_lx9microbard_rtl_verilog_coregen_ram_16x8k_dp_synth.v
40541_openmsp430_fpga_xilinx_avnet_lx9microbard_rtl_verilog_openmsp430_omsp_and_gate.v
40544_openmsp430_fpga_xilinx_avnet_lx9microbard_rtl_verilog_openmsp430_omsp_scan_mux.v
40547_openmsp430_fpga_xilinx_avnet_lx9microbard_rtl_verilog_openmsp430_openMSP430_undefines.v
4054_Digital-IDE_IP_repo_adi_common_ad_iobuf.v
40552_openmsp430_fpga_xilinx_diligent_s3board_bench_verilog_timescale.v
40560_openmsp430_fpga_xilinx_diligent_s3board_rtl_verilog_openmsp430_omsp_and_gate.v
40563_openmsp430_fpga_xilinx_diligent_s3board_rtl_verilog_openmsp430_omsp_scan_mux.v
40566_openmsp430_fpga_xilinx_diligent_s3board_rtl_verilog_openmsp430_openMSP430_undefines.v
40773_openofdm_verilog_Xilinx_12.2_ISE_DS_ISE_verilog_src_unisims_CAPTURE_FPGACORE.v
40774_openofdm_verilog_Xilinx_12.2_ISE_DS_ISE_verilog_src_unisims_CAPTURE_SPARTAN3.v
40775_openofdm_verilog_Xilinx_12.2_ISE_DS_ISE_verilog_src_unisims_CAPTURE_SPARTAN3A.v
40776_openofdm_verilog_Xilinx_12.2_ISE_DS_ISE_verilog_src_unisims_CAPTURE_VIRTEX4.v
40778_openofdm_verilog_Xilinx_12.2_ISE_DS_ISE_verilog_src_unisims_CAPTURE_VIRTEX6.v
40784_openofdm_verilog_Xilinx_12.2_ISE_DS_ISE_verilog_src_unisims_CONFIG.v
40798_openofdm_verilog_Xilinx_12.2_ISE_DS_ISE_verilog_src_unisims_EFUSE_USR.v
40839_openofdm_verilog_Xilinx_12.2_ISE_DS_ISE_verilog_src_unisims_FMAP.v
40840_openofdm_verilog_Xilinx_12.2_ISE_DS_ISE_verilog_src_unisims_FRAME_ECC_VIRTEX4.v
40843_openofdm_verilog_Xilinx_12.2_ISE_DS_ISE_verilog_src_unisims_GND.v
4087_Digital-IDE_IP_repo_adi_intel_adi_jesd204_adi_jesd204_glue.v
4090_Digital-IDE_IP_repo_adi_intel_avl_adxphy_avl_adxphy.v
4099_Digital-IDE_IP_repo_adi_intel_jesd204_phy_jesd204_phy_glue.v
41002_openofdm_verilog_Xilinx_12.2_ISE_DS_ISE_verilog_src_unisims_ICAP_SPARTAN3A.v
41003_openofdm_verilog_Xilinx_12.2_ISE_DS_ISE_verilog_src_unisims_ICAP_VIRTEX4.v
41163_openofdm_verilog_Xilinx_12.2_ISE_DS_ISE_verilog_src_unisims_JTAGPPC.v
41188_openofdm_verilog_Xilinx_12.2_ISE_DS_ISE_verilog_src_unisims_LUT1.v
41189_openofdm_verilog_Xilinx_12.2_ISE_DS_ISE_verilog_src_unisims_LUT1_D.v
41190_openofdm_verilog_Xilinx_12.2_ISE_DS_ISE_verilog_src_unisims_LUT1_L.v
4142_Digital-IDE_IP_repo_adi_jesd204_jesd204_rx_static_config_jesd204_rx_static_config.v
41611_openofdm_verilog_Xilinx_12.2_ISE_DS_ISE_verilog_src_unisims_POST_CRC_INTERNAL.v
4165_Digital-IDE_IP_repo_adi_util_bsplit_util_bsplit.v
41707_openofdm_verilog_Xilinx_12.2_ISE_DS_ISE_verilog_src_unisims_ROM128X1.v
41708_openofdm_verilog_Xilinx_12.2_ISE_DS_ISE_verilog_src_unisims_ROM16X1.v
41709_openofdm_verilog_Xilinx_12.2_ISE_DS_ISE_verilog_src_unisims_ROM256X1.v
41710_openofdm_verilog_Xilinx_12.2_ISE_DS_ISE_verilog_src_unisims_ROM32X1.v
41711_openofdm_verilog_Xilinx_12.2_ISE_DS_ISE_verilog_src_unisims_ROM64X1.v
41730_openofdm_verilog_Xilinx_12.2_ISE_DS_ISE_verilog_src_unisims_SUSPEND_SYNC.v
41732_openofdm_verilog_Xilinx_12.2_ISE_DS_ISE_verilog_src_unisims_TBLOCK.v
41735_openofdm_verilog_Xilinx_12.2_ISE_DS_ISE_verilog_src_unisims_TIMEGRP.v
41736_openofdm_verilog_Xilinx_12.2_ISE_DS_ISE_verilog_src_unisims_TIMESPEC.v
41737_openofdm_verilog_Xilinx_12.2_ISE_DS_ISE_verilog_src_unisims_USR_ACCESS_VIRTEX4.v
41739_openofdm_verilog_Xilinx_12.2_ISE_DS_ISE_verilog_src_unisims_USR_ACCESS_VIRTEX6.v
41740_openofdm_verilog_Xilinx_12.2_ISE_DS_ISE_verilog_src_unisims_VCC.v
41754_openofdm_verilog_common_defs.v
41755_openofdm_verilog_common_params.v
41812_openwifi-hw_ip_board_def.v
4182_Digital-IDE_IP_repo_adi_util_pack_util_pack_common_pack_ctrl.v
41865_pemrograman_zynq_Aplikasi_ANN_module_matrix_pe.v
41877_pemrograman_zynq_Modul_1_half_adder.v
41885_pemrograman_zynq_Modul_6_multiplier.v
41895_pentaRV_code_defines.v
41899_pentaRV_code_writeback.v
41906_phoeniX_Modules_Defines.v
42000_polyphony_rtl_fm_3d_fm_3d_def.v
42014_polyphony_rtl_fm_3d_fm_3d_imul8.v
42051_polyphony_rtl_fm_hvc_fm_hvc_aa_filter_core.v
42054_polyphony_rtl_fm_rd_fm_dispatch.v
42055_polyphony_rtl_include_32_polyphony_def.v
42056_polyphony_rtl_include_polyphony_def.v
42057_polyphony_sim_work_timescale.v
42072_posture_recognition_CNN_projects_zFPGA_DE10_NANO_SoC_00_user_logic_qsys_my_ip_avalon_x_avalon.v
42074_posture_recognition_CNN_projects_zFPGA_DE10_NANO_SoC_01_altera_ip_IxIyIt_800pts_4line_IxIyIt_800pts_4line_bb.v
42076_posture_recognition_CNN_projects_zFPGA_DE10_NANO_SoC_01_altera_ip_adv7513_i2c_setting_adv7513_i2c_setting_bb.v
42078_posture_recognition_CNN_projects_zFPGA_DE10_NANO_SoC_01_altera_ip_alt_fifo_16b_2048w_alt_fifo_16b_2048w_bb.v
42080_posture_recognition_CNN_projects_zFPGA_DE10_NANO_SoC_01_altera_ip_alt_fifo_16b_4096w_alt_fifo_16b_4096w_bb.v
42082_posture_recognition_CNN_projects_zFPGA_DE10_NANO_SoC_01_altera_ip_alt_fifo_32b_16w_alt_fifo_32b_16w_bb.v
42084_posture_recognition_CNN_projects_zFPGA_DE10_NANO_SoC_01_altera_ip_alt_fifo_32b_64w_alt_fifo_32b_64w_bb.v
42086_posture_recognition_CNN_projects_zFPGA_DE10_NANO_SoC_01_altera_ip_alt_fifo_32b_8w_alt_fifo_32b_8w_bb.v
42088_posture_recognition_CNN_projects_zFPGA_DE10_NANO_SoC_01_altera_ip_alt_fifo_4b_4096w_alt_fifo_4b_4096w_bb.v
42090_posture_recognition_CNN_projects_zFPGA_DE10_NANO_SoC_01_altera_ip_alt_fifo_4b_64w_alt_fifo_4b_64w_bb.v
42092_posture_recognition_CNN_projects_zFPGA_DE10_NANO_SoC_01_altera_ip_alt_fifo_64b_16w_alt_fifo_64b_16w_bb.v
42094_posture_recognition_CNN_projects_zFPGA_DE10_NANO_SoC_01_altera_ip_alt_fifo_64b_2048w_alt_fifo_64b_2048w_bb.v
42096_posture_recognition_CNN_projects_zFPGA_DE10_NANO_SoC_01_altera_ip_alt_fifo_64b_64w_alt_fifo_64b_64w_bb.v
42098_posture_recognition_CNN_projects_zFPGA_DE10_NANO_SoC_01_altera_ip_alt_fifo_64b_8w_alt_fifo_64b_8w_bb.v
42100_posture_recognition_CNN_projects_zFPGA_DE10_NANO_SoC_01_altera_ip_alt_lpm_div_ip_alt_lpm_div_ip_bb.v
42102_posture_recognition_CNN_projects_zFPGA_DE10_NANO_SoC_01_altera_ip_alt_lpm_divider_alt_lpm_divider_bb.v
42106_posture_recognition_CNN_projects_zFPGA_DE10_NANO_SoC_01_altera_ip_altsource_probe_hps_reset_bb.v
42108_posture_recognition_CNN_projects_zFPGA_DE10_NANO_SoC_01_altera_ip_cnn_inst_ram_cnn_inst_ram_bb.v
42110_posture_recognition_CNN_projects_zFPGA_DE10_NANO_SoC_01_altera_ip_cnn_inst_ram_shadow_cnn_inst_ram_shadow_bb.v
42112_posture_recognition_CNN_projects_zFPGA_DE10_NANO_SoC_01_altera_ip_cnn_ram_256pts_cnn_ram_256pts_bb.v
42114_posture_recognition_CNN_projects_zFPGA_DE10_NANO_SoC_01_altera_ip_cnn_scfifo_256pts_cnn_scfifo_256pts_bb.v
42116_posture_recognition_CNN_projects_zFPGA_DE10_NANO_SoC_01_altera_ip_cordic_factor_Kn_rom_ip_cordic_factor_Kn_rom_ip_bb.v
42118_posture_recognition_CNN_projects_zFPGA_DE10_NANO_SoC_01_altera_ip_cordic_factor_exp_rom_ip_cordic_factor_exp_rom_ip_bb.v
42120_posture_recognition_CNN_projects_zFPGA_DE10_NANO_SoC_01_altera_ip_cordic_int_part_exp_rom_ip_cordic_int_part_exp_rom_ip_bb.v
42122_posture_recognition_CNN_projects_zFPGA_DE10_NANO_SoC_01_altera_ip_ddc_11b_ddc_11b_bb.v
42124_posture_recognition_CNN_projects_zFPGA_DE10_NANO_SoC_01_altera_ip_ddc_2b_ddc_2b_bb.v
42126_posture_recognition_CNN_projects_zFPGA_DE10_NANO_SoC_01_altera_ip_ddc_5b_ddc_5b_bb.v
42131_posture_recognition_CNN_projects_zFPGA_DE10_NANO_SoC_01_altera_ip_line_buf_200pts_1line16_line_buf_200pts_1line16_bb.v
42133_posture_recognition_CNN_projects_zFPGA_DE10_NANO_SoC_01_altera_ip_line_buf_200pts_2lines_line_buf_200pts_2lines_bb.v
42135_posture_recognition_CNN_projects_zFPGA_DE10_NANO_SoC_01_altera_ip_line_buf_20pts_13lines_line_buf_20pts_13lines_bb.v
42137_posture_recognition_CNN_projects_zFPGA_DE10_NANO_SoC_01_altera_ip_line_buf_20pts_1lines_line_buf_20pts_1lines_bb.v
42139_posture_recognition_CNN_projects_zFPGA_DE10_NANO_SoC_01_altera_ip_line_buf_20pts_9lines_line_buf_20pts_9lines_bb.v
42141_posture_recognition_CNN_projects_zFPGA_DE10_NANO_SoC_01_altera_ip_line_buf_400pts_1line16_line_buf_400pts_1line16_bb.v
42143_posture_recognition_CNN_projects_zFPGA_DE10_NANO_SoC_01_altera_ip_line_buf_400pts_2lines_line_buf_400pts_2lines_bb.v
42145_posture_recognition_CNN_projects_zFPGA_DE10_NANO_SoC_01_altera_ip_line_buf_40pts_13lines_line_buf_40pts_13lines_bb.v
42147_posture_recognition_CNN_projects_zFPGA_DE10_NANO_SoC_01_altera_ip_line_buf_40pts_1lines_line_buf_40pts_1lines_bb.v
42149_posture_recognition_CNN_projects_zFPGA_DE10_NANO_SoC_01_altera_ip_line_buf_40pts_9lines_line_buf_40pts_9lines_bb.v
42151_posture_recognition_CNN_projects_zFPGA_DE10_NANO_SoC_01_altera_ip_line_buf_800pts_1line16_line_buf_800pts_1line16_bb.v
42153_posture_recognition_CNN_projects_zFPGA_DE10_NANO_SoC_01_altera_ip_line_buf_800pts_1line_line_buf_800pts_1line_bb.v
42155_posture_recognition_CNN_projects_zFPGA_DE10_NANO_SoC_01_altera_ip_line_buf_800pts_2lines_line_buf_800pts_2lines_bb.v
42157_posture_recognition_CNN_projects_zFPGA_DE10_NANO_SoC_01_altera_ip_line_buf_80pts_13lines_line_buf_80pts_13lines_bb.v
42159_posture_recognition_CNN_projects_zFPGA_DE10_NANO_SoC_01_altera_ip_line_buf_80pts_1lines_line_buf_80pts_1lines_bb.v
42161_posture_recognition_CNN_projects_zFPGA_DE10_NANO_SoC_01_altera_ip_line_buf_80pts_9lines_line_buf_80pts_9lines_bb.v
42163_posture_recognition_CNN_projects_zFPGA_DE10_NANO_SoC_01_altera_ip_mt9d111_i2c_setting_mt9d111_i2c_setting_bb.v
42165_posture_recognition_CNN_projects_zFPGA_DE10_NANO_SoC_01_altera_ip_pd_bbox_mask_ram_pd_bbox_mask_ram_bb.v
42167_posture_recognition_CNN_projects_zFPGA_DE10_NANO_SoC_01_altera_ip_pd_module_res_fifo_32x256_pd_module_res_fifo_32x256_bb.v
42168_posture_recognition_CNN_projects_zFPGA_DE10_NANO_SoC_01_altera_ip_soc_system_soc_system_soc_system_bb.v
42175_posture_recognition_CNN_projects_zFPGA_DE10_NANO_SoC_01_altera_ip_soc_system_soc_system_synthesis_submodules_altera_mem_if_hhp_qseq_synth_top.v
42200_posture_recognition_CNN_projects_zFPGA_DE10_NANO_SoC_01_altera_ip_soc_system_soc_system_synthesis_submodules_soc_system_sysid_qsys_0.v
42202_posture_recognition_CNN_projects_zFPGA_DE10_NANO_SoC_01_altera_ip_svm_model_rom_ip_mlab_svm_model_rom_ip_mlab_bb.v
42204_posture_recognition_CNN_projects_zFPGA_DE10_NANO_SoC_01_altera_ip_svm_model_rom_ip_svm_model_rom_ip_bb.v
42206_posture_recognition_CNN_projects_zFPGA_DE10_NANO_SoC_01_altera_ip_svm_vut_scfifo_1649x128_svm_vut_scfifo_1649x128_bb.v
42208_posture_recognition_CNN_projects_zFPGA_DE10_NANO_SoC_01_altera_ip_svm_vut_scfifo_3528x16_svm_vut_scfifo_3528x16_bb.v
42210_posture_recognition_CNN_projects_zFPGA_DE10_NANO_SoC_01_altera_ip_word_display_rom_word_display_rom_bb.v
42212_posture_recognition_CNN_projects_zFPGA_DE10_NANO_SoC_01_altera_ip_word_title_rom_word_title_rom_bb.v
42213_posture_recognition_CNN_projects_zFPGA_DE10_NANO_SoC_08_quartus_soc_system_soc_system_bb.v
42225_posture_recognition_CNN_projects_zFPGA_cnn_inst_set_arch_01_altera_ip_IxIyIt_800pts_4line_IxIyIt_800pts_4line_bb.v
42227_posture_recognition_CNN_projects_zFPGA_cnn_inst_set_arch_01_altera_ip_alt_fifo_16b_4096w_alt_fifo_16b_4096w_bb.v
42229_posture_recognition_CNN_projects_zFPGA_cnn_inst_set_arch_01_altera_ip_alt_fifo_32b_16w_alt_fifo_32b_16w_bb.v
42231_posture_recognition_CNN_projects_zFPGA_cnn_inst_set_arch_01_altera_ip_alt_fifo_32b_64w_alt_fifo_32b_64w_bb.v
42233_posture_recognition_CNN_projects_zFPGA_cnn_inst_set_arch_01_altera_ip_alt_fifo_32b_8w_alt_fifo_32b_8w_bb.v
42235_posture_recognition_CNN_projects_zFPGA_cnn_inst_set_arch_01_altera_ip_alt_fifo_4b_4096w_alt_fifo_4b_4096w_bb.v
42237_posture_recognition_CNN_projects_zFPGA_cnn_inst_set_arch_01_altera_ip_alt_fifo_64b_16w_alt_fifo_64b_16w_bb.v
42239_posture_recognition_CNN_projects_zFPGA_cnn_inst_set_arch_01_altera_ip_alt_fifo_64b_2048w_alt_fifo_64b_2048w_bb.v
42241_posture_recognition_CNN_projects_zFPGA_cnn_inst_set_arch_01_altera_ip_alt_fifo_64b_8w_alt_fifo_64b_8w_bb.v
42243_posture_recognition_CNN_projects_zFPGA_cnn_inst_set_arch_01_altera_ip_alt_lpm_div_ip_alt_lpm_div_ip_bb.v
42245_posture_recognition_CNN_projects_zFPGA_cnn_inst_set_arch_01_altera_ip_alt_lpm_divider_alt_lpm_divider_bb.v
42247_posture_recognition_CNN_projects_zFPGA_cnn_inst_set_arch_01_altera_ip_cnn_inst_ram_cnn_inst_ram_bb.v
42249_posture_recognition_CNN_projects_zFPGA_cnn_inst_set_arch_01_altera_ip_cnn_ram_256pts_cnn_ram_256pts_bb.v
42251_posture_recognition_CNN_projects_zFPGA_cnn_inst_set_arch_01_altera_ip_cnn_scfifo_256pts_cnn_scfifo_256pts_bb.v
42253_posture_recognition_CNN_projects_zFPGA_cnn_inst_set_arch_01_altera_ip_cordic_factor_Kn_rom_ip_cordic_factor_Kn_rom_ip_bb.v
42255_posture_recognition_CNN_projects_zFPGA_cnn_inst_set_arch_01_altera_ip_cordic_factor_exp_rom_ip_cordic_factor_exp_rom_ip_bb.v
42257_posture_recognition_CNN_projects_zFPGA_cnn_inst_set_arch_01_altera_ip_cordic_int_part_exp_rom_ip_cordic_int_part_exp_rom_ip_bb.v
42259_posture_recognition_CNN_projects_zFPGA_cnn_inst_set_arch_01_altera_ip_line_buf_800pts_1line_line_buf_800pts_1line_bb.v
42270_posture_recognition_CNN_projects_zFPGA_hog_svm_fpga_01_altera_ip_alt_fifo_32b_16w_alt_fifo_32b_16w_bb.v
42272_posture_recognition_CNN_projects_zFPGA_hog_svm_fpga_01_altera_ip_alt_fifo_32b_64w_alt_fifo_32b_64w_bb.v
42274_posture_recognition_CNN_projects_zFPGA_hog_svm_fpga_01_altera_ip_alt_fifo_4b_4096w_alt_fifo_4b_4096w_bb.v
42276_posture_recognition_CNN_projects_zFPGA_hog_svm_fpga_01_altera_ip_alt_fifo_64b_16w_alt_fifo_64b_16w_bb.v
42278_posture_recognition_CNN_projects_zFPGA_hog_svm_fpga_01_altera_ip_alt_fifo_64b_64w_alt_fifo_64b_64w_bb.v
42280_posture_recognition_CNN_projects_zFPGA_hog_svm_fpga_01_altera_ip_cordic_factor_Kn_rom_ip_cordic_factor_Kn_rom_ip_bb.v
42282_posture_recognition_CNN_projects_zFPGA_hog_svm_fpga_01_altera_ip_line_buf_200pts_1line16_line_buf_200pts_1line16_bb.v
42284_posture_recognition_CNN_projects_zFPGA_hog_svm_fpga_01_altera_ip_line_buf_200pts_2lines_line_buf_200pts_2lines_bb.v
42286_posture_recognition_CNN_projects_zFPGA_hog_svm_fpga_01_altera_ip_line_buf_20pts_13lines_line_buf_20pts_13lines_bb.v
42288_posture_recognition_CNN_projects_zFPGA_hog_svm_fpga_01_altera_ip_line_buf_20pts_1lines_line_buf_20pts_1lines_bb.v
42290_posture_recognition_CNN_projects_zFPGA_hog_svm_fpga_01_altera_ip_line_buf_20pts_9lines_line_buf_20pts_9lines_bb.v
42292_posture_recognition_CNN_projects_zFPGA_hog_svm_fpga_01_altera_ip_line_buf_400pts_1line16_line_buf_400pts_1line16_bb.v
42294_posture_recognition_CNN_projects_zFPGA_hog_svm_fpga_01_altera_ip_line_buf_400pts_2lines_line_buf_400pts_2lines_bb.v
42296_posture_recognition_CNN_projects_zFPGA_hog_svm_fpga_01_altera_ip_line_buf_40pts_13lines_line_buf_40pts_13lines_bb.v
42298_posture_recognition_CNN_projects_zFPGA_hog_svm_fpga_01_altera_ip_line_buf_40pts_1lines_line_buf_40pts_1lines_bb.v
42300_posture_recognition_CNN_projects_zFPGA_hog_svm_fpga_01_altera_ip_line_buf_40pts_9lines_line_buf_40pts_9lines_bb.v
42302_posture_recognition_CNN_projects_zFPGA_hog_svm_fpga_01_altera_ip_line_buf_800pts_1line16_line_buf_800pts_1line16_bb.v
42304_posture_recognition_CNN_projects_zFPGA_hog_svm_fpga_01_altera_ip_line_buf_800pts_2lines_line_buf_800pts_2lines_bb.v
42306_posture_recognition_CNN_projects_zFPGA_hog_svm_fpga_01_altera_ip_line_buf_80pts_13lines_line_buf_80pts_13lines_bb.v
42308_posture_recognition_CNN_projects_zFPGA_hog_svm_fpga_01_altera_ip_line_buf_80pts_1lines_line_buf_80pts_1lines_bb.v
4230_Digital-IDE_lib_com_Hardware_Apply_DSP_Advance_FFT_Flow_FFT_IFFT_BF_op.v
42310_posture_recognition_CNN_projects_zFPGA_hog_svm_fpga_01_altera_ip_line_buf_80pts_9lines_line_buf_80pts_9lines_bb.v
42312_posture_recognition_CNN_projects_zFPGA_hog_svm_fpga_01_altera_ip_pd_module_res_fifo_32x256_pd_module_res_fifo_32x256_bb.v
42314_posture_recognition_CNN_projects_zFPGA_hog_svm_fpga_01_altera_ip_svm_model_rom_ip_mlab_svm_model_rom_ip_mlab_bb.v
42316_posture_recognition_CNN_projects_zFPGA_hog_svm_fpga_01_altera_ip_svm_model_rom_ip_svm_model_rom_ip_bb.v
42318_posture_recognition_CNN_projects_zFPGA_hog_svm_fpga_01_altera_ip_svm_vut_scfifo_1649x128_svm_vut_scfifo_1649x128_bb.v
42320_posture_recognition_CNN_projects_zFPGA_hog_svm_fpga_01_altera_ip_svm_vut_scfifo_3528x128_svm_vut_scfifo_3528x128_bb.v
42322_posture_recognition_CNN_projects_zFPGA_hog_svm_fpga_01_altera_ip_svm_vut_scfifo_3528x16_svm_vut_scfifo_3528x16_bb.v
42324_posture_recognition_CNN_projects_zFPGA_hog_svm_fpga_01_altera_ip_svm_vut_scfifo_3528x32_svm_vut_scfifo_3528x32_bb.v
42326_posture_recognition_CNN_projects_zFPGA_hog_svm_fpga_01_altera_ip_svm_vut_scfifo_3528x64_svm_vut_scfifo_3528x64_bb.v
42334_posture_recognition_CNN_projects_zFPGA_lk_optical_flow_01_altera_ip_IxIyIt_800pts_4line_IxIyIt_800pts_4line_bb.v
42336_posture_recognition_CNN_projects_zFPGA_lk_optical_flow_01_altera_ip_alt_fifo_16b_4096w_alt_fifo_16b_4096w_bb.v
42338_posture_recognition_CNN_projects_zFPGA_lk_optical_flow_01_altera_ip_alt_fifo_32b_16w_alt_fifo_32b_16w_bb.v
42340_posture_recognition_CNN_projects_zFPGA_lk_optical_flow_01_altera_ip_alt_fifo_32b_64w_alt_fifo_32b_64w_bb.v
42342_posture_recognition_CNN_projects_zFPGA_lk_optical_flow_01_altera_ip_alt_fifo_32b_8w_alt_fifo_32b_8w_bb.v
42344_posture_recognition_CNN_projects_zFPGA_lk_optical_flow_01_altera_ip_alt_fifo_4b_4096w_alt_fifo_4b_4096w_bb.v
42346_posture_recognition_CNN_projects_zFPGA_lk_optical_flow_01_altera_ip_alt_fifo_64b_16w_alt_fifo_64b_16w_bb.v
42348_posture_recognition_CNN_projects_zFPGA_lk_optical_flow_01_altera_ip_alt_fifo_64b_2048w_alt_fifo_64b_2048w_bb.v
42350_posture_recognition_CNN_projects_zFPGA_lk_optical_flow_01_altera_ip_alt_fifo_64b_8w_alt_fifo_64b_8w_bb.v
42352_posture_recognition_CNN_projects_zFPGA_lk_optical_flow_01_altera_ip_alt_lpm_divider_alt_lpm_divider_bb.v
42354_posture_recognition_CNN_projects_zFPGA_lk_optical_flow_01_altera_ip_cordic_factor_Kn_rom_ip_cordic_factor_Kn_rom_ip_bb.v
42356_posture_recognition_CNN_projects_zFPGA_lk_optical_flow_01_altera_ip_line_buf_800pts_1line_line_buf_800pts_1line_bb.v
42373_primitive-tests_iologic-tests_tristate_tristate.v
42464_pruana_src_project.v
42468_pt-float_hardware_src_iob_addsub.v
42472_pt-float_hardware_src_iob_mul.v
42477_public_axiline_hardware_inference_comb_reco.v
42482_public_axiline_hardware_training_comb_reco.v
42487_public_axiline_hardware_training_sgd_unit.v
42494_public_personal_files_LEG2_builtin_components_TC_Add.v
42495_public_personal_files_LEG2_builtin_components_TC_And.v
42496_public_personal_files_LEG2_builtin_components_TC_And3.v
42497_public_personal_files_LEG2_builtin_components_TC_Ashr.v
42498_public_personal_files_LEG2_builtin_components_TC_Constant.v
42501_public_personal_files_LEG2_builtin_components_TC_Equal.v
42503_public_personal_files_LEG2_builtin_components_TC_LessI.v
42504_public_personal_files_LEG2_builtin_components_TC_LessU.v
42505_public_personal_files_LEG2_builtin_components_TC_Maker8.v
42506_public_personal_files_LEG2_builtin_components_TC_Mul.v
42508_public_personal_files_LEG2_builtin_components_TC_Neg.v
42509_public_personal_files_LEG2_builtin_components_TC_Not.v
42510_public_personal_files_LEG2_builtin_components_TC_Or.v
42511_public_personal_files_LEG2_builtin_components_TC_Or3.v
42516_public_personal_files_LEG2_builtin_components_TC_Shl.v
42517_public_personal_files_LEG2_builtin_components_TC_Shr.v
42518_public_personal_files_LEG2_builtin_components_TC_Splitter8.v
42520_public_personal_files_LEG2_builtin_components_TC_Xor.v
42524_public_personal_files_LEG_builtin_components_TC_Add.v
42525_public_personal_files_LEG_builtin_components_TC_And.v
42526_public_personal_files_LEG_builtin_components_TC_And3.v
42527_public_personal_files_LEG_builtin_components_TC_Ashr.v
42528_public_personal_files_LEG_builtin_components_TC_Constant.v
42531_public_personal_files_LEG_builtin_components_TC_Equal.v
42533_public_personal_files_LEG_builtin_components_TC_LessI.v
42534_public_personal_files_LEG_builtin_components_TC_LessU.v
42535_public_personal_files_LEG_builtin_components_TC_Maker8.v
42536_public_personal_files_LEG_builtin_components_TC_Mul.v
42538_public_personal_files_LEG_builtin_components_TC_Neg.v
42539_public_personal_files_LEG_builtin_components_TC_Not.v
42540_public_personal_files_LEG_builtin_components_TC_Or.v
42541_public_personal_files_LEG_builtin_components_TC_Or3.v
42546_public_personal_files_LEG_builtin_components_TC_Shl.v
42547_public_personal_files_LEG_builtin_components_TC_Shr.v
42548_public_personal_files_LEG_builtin_components_TC_Splitter8.v
42550_public_personal_files_LEG_builtin_components_TC_Xor.v
42554_public_personal_files_OVERTURE2_builtin_components_TC_Add.v
42555_public_personal_files_OVERTURE2_builtin_components_TC_And.v
42556_public_personal_files_OVERTURE2_builtin_components_TC_And3.v
42557_public_personal_files_OVERTURE2_builtin_components_TC_Constant.v
42561_public_personal_files_OVERTURE2_builtin_components_TC_Maker8.v
42563_public_personal_files_OVERTURE2_builtin_components_TC_Neg.v
42564_public_personal_files_OVERTURE2_builtin_components_TC_Not.v
42565_public_personal_files_OVERTURE2_builtin_components_TC_Or.v
42566_public_personal_files_OVERTURE2_builtin_components_TC_Or3.v
42569_public_personal_files_OVERTURE2_builtin_components_TC_Splitter8.v
42573_public_personal_files_RISC-V_builtin_components_TC_Add.v
42574_public_personal_files_RISC-V_builtin_components_TC_And.v
42575_public_personal_files_RISC-V_builtin_components_TC_And3.v
42576_public_personal_files_RISC-V_builtin_components_TC_Ashr.v
42577_public_personal_files_RISC-V_builtin_components_TC_Buffer.v
42578_public_personal_files_RISC-V_builtin_components_TC_Console.v
42579_public_personal_files_RISC-V_builtin_components_TC_Constant.v
42583_public_personal_files_RISC-V_builtin_components_TC_DotMatrixDisplay.v
42584_public_personal_files_RISC-V_builtin_components_TC_Equal.v
42587_public_personal_files_RISC-V_builtin_components_TC_LessI.v
42588_public_personal_files_RISC-V_builtin_components_TC_LessU.v
42589_public_personal_files_RISC-V_builtin_components_TC_Maker16.v
42590_public_personal_files_RISC-V_builtin_components_TC_Maker32.v
42591_public_personal_files_RISC-V_builtin_components_TC_Maker8.v
42592_public_personal_files_RISC-V_builtin_components_TC_Mul.v
42594_public_personal_files_RISC-V_builtin_components_TC_Nand.v
42595_public_personal_files_RISC-V_builtin_components_TC_Neg.v
42596_public_personal_files_RISC-V_builtin_components_TC_Nor.v
42597_public_personal_files_RISC-V_builtin_components_TC_Not.v
42598_public_personal_files_RISC-V_builtin_components_TC_Or.v
42599_public_personal_files_RISC-V_builtin_components_TC_Or3.v
42602_public_personal_files_RISC-V_builtin_components_TC_Shl.v
42603_public_personal_files_RISC-V_builtin_components_TC_Shr.v
42604_public_personal_files_RISC-V_builtin_components_TC_Splitter16.v
42605_public_personal_files_RISC-V_builtin_components_TC_Splitter32.v
42606_public_personal_files_RISC-V_builtin_components_TC_Splitter8.v
42609_public_personal_files_RISC-V_builtin_components_TC_Xor.v
42619_public_personal_files_builtin_components_TC_Add.v
42620_public_personal_files_builtin_components_TC_And.v
42621_public_personal_files_builtin_components_TC_And3.v
42622_public_personal_files_builtin_components_TC_Ashr.v
42623_public_personal_files_builtin_components_TC_Buffer.v
42624_public_personal_files_builtin_components_TC_Console.v
42625_public_personal_files_builtin_components_TC_Constant.v
42629_public_personal_files_builtin_components_TC_DotMatrixDisplay.v
42630_public_personal_files_builtin_components_TC_Equal.v
42633_public_personal_files_builtin_components_TC_LessI.v
42634_public_personal_files_builtin_components_TC_LessU.v
42635_public_personal_files_builtin_components_TC_Maker16.v
42636_public_personal_files_builtin_components_TC_Maker32.v
42637_public_personal_files_builtin_components_TC_Maker8.v
42638_public_personal_files_builtin_components_TC_Mul.v
42640_public_personal_files_builtin_components_TC_Nand.v
42641_public_personal_files_builtin_components_TC_Neg.v
42642_public_personal_files_builtin_components_TC_Nor.v
42643_public_personal_files_builtin_components_TC_Not.v
42644_public_personal_files_builtin_components_TC_Or.v
42645_public_personal_files_builtin_components_TC_Or3.v
42648_public_personal_files_builtin_components_TC_Shl.v
42649_public_personal_files_builtin_components_TC_Shr.v
42650_public_personal_files_builtin_components_TC_Splitter16.v
42651_public_personal_files_builtin_components_TC_Splitter32.v
42652_public_personal_files_builtin_components_TC_Splitter8.v
42655_public_personal_files_builtin_components_TC_Xor.v
42665_public_personal_files_project_2.srcs_sources_1_imports_LEG2_builtin_components_TC_Add.v
42666_public_personal_files_project_2.srcs_sources_1_imports_LEG2_builtin_components_TC_And.v
42667_public_personal_files_project_2.srcs_sources_1_imports_LEG2_builtin_components_TC_And3.v
42668_public_personal_files_project_2.srcs_sources_1_imports_LEG2_builtin_components_TC_Ashr.v
42669_public_personal_files_project_2.srcs_sources_1_imports_LEG2_builtin_components_TC_Constant.v
42672_public_personal_files_project_2.srcs_sources_1_imports_LEG2_builtin_components_TC_Equal.v
42674_public_personal_files_project_2.srcs_sources_1_imports_LEG2_builtin_components_TC_LessI.v
42675_public_personal_files_project_2.srcs_sources_1_imports_LEG2_builtin_components_TC_LessU.v
42676_public_personal_files_project_2.srcs_sources_1_imports_LEG2_builtin_components_TC_Maker8.v
42677_public_personal_files_project_2.srcs_sources_1_imports_LEG2_builtin_components_TC_Mul.v
42679_public_personal_files_project_2.srcs_sources_1_imports_LEG2_builtin_components_TC_Neg.v
42680_public_personal_files_project_2.srcs_sources_1_imports_LEG2_builtin_components_TC_Not.v
42681_public_personal_files_project_2.srcs_sources_1_imports_LEG2_builtin_components_TC_Or.v
42682_public_personal_files_project_2.srcs_sources_1_imports_LEG2_builtin_components_TC_Or3.v
42687_public_personal_files_project_2.srcs_sources_1_imports_LEG2_builtin_components_TC_Shl.v
42688_public_personal_files_project_2.srcs_sources_1_imports_LEG2_builtin_components_TC_Shr.v
42689_public_personal_files_project_2.srcs_sources_1_imports_LEG2_builtin_components_TC_Splitter8.v
42691_public_personal_files_project_2.srcs_sources_1_imports_LEG2_builtin_components_TC_Xor.v
42699_public_personal_files_vivado_test_proj_1_vivado_test_proj_1.srcs_sources_1_new_full_adder.v
4271_Digital-IDE_lib_com_Hardware_Driver_DAC_driver_DAC9767_driver_DA9767.v
42728_public_tabla_hardware_fpga_source_ALU_adder.v
42729_public_tabla_hardware_fpga_source_ALU_comparator.v
42730_public_tabla_hardware_fpga_source_ALU_divider.v
42732_public_tabla_hardware_fpga_source_ALU_mac.v
42745_public_tabla_hardware_fpga_source_basic_mux_2x1.v
42746_public_tabla_hardware_fpga_source_basic_mux_4x1.v
4274_Digital-IDE_lib_com_Hardware_Driver_HDMI_driver_HDMI_in.v
42754_public_tabla_hardware_fpga_source_decoder.v
42755_public_tabla_hardware_fpga_source_instCutter.v
42756_public_tabla_hardware_fpga_source_instCutter_new.v
4275_Digital-IDE_lib_com_Hardware_Driver_HDMI_driver_HDMI_out.v
4278_Digital-IDE_lib_com_Hardware_Driver_SDRAM_driver_core_sdrc_define.v
42825_qtcore-C1_verilog_rtl_defines.v
42829_qtcore-C1_verilog_rtl_user_defines.v
42836_r22sdf_verilog_Butterfly.v
42841_r22sdf_verilog_Multiply.v
42865_refactored-carnival_verilog_rtl_defines.v
42866_refactored-carnival_verilog_rtl_user_defines.v
42869_retroputer-fpga_cores_clk_wiz_0_clk_wiz_0_stub.v
42870_retroputer-fpga_cores_ip_user_files_ip_clk_wiz_0_clk_wiz_0_stub.v
42871_retroputer-fpga_cores_managed_ip_project_managed_ip_project.cache_ip_2023.2_6_a_6a807e78288aac72_clk_wiz_0_stub.v
42889_retroputer-fpga_cores_mig_7series_0_mig_7series_0_stub.v
42962_rigel_generators_hardfloat_source_HardFloat_primitives.v
42963_rigel_generators_hardfloat_source_RISCV_HardFloat_specialize.v
42965_rigel_generators_hardfloat_source_isSigNaNRecFN.v
42969_rigel_generators_hardfloat_test_source_sameRecFN.v
42993_rigel_platform_camera1x_vsrc_axi_master32_stub.v
42994_rigel_platform_camera1x_vsrc_axi_master_read_stub.v
42995_rigel_platform_camera1x_vsrc_axi_master_stub.v
42996_rigel_platform_camera1x_vsrc_axi_master_write_stub.v
42997_rigel_platform_camera1x_vsrc_axi_slave_stub.v
43008_rigel_platform_camera2.0_vsrc_axi_master32_stub.v
43009_rigel_platform_camera2.0_vsrc_axi_master_read_stub.v
43010_rigel_platform_camera2.0_vsrc_axi_master_stub.v
43011_rigel_platform_camera2.0_vsrc_axi_master_write_stub.v
43012_rigel_platform_camera2.0_vsrc_axi_slave_stub.v
43023_rigel_platform_camera_vsrc_axi_master32_stub.v
43024_rigel_platform_camera_vsrc_axi_master_read_stub.v
43025_rigel_platform_camera_vsrc_axi_master_stub.v
43026_rigel_platform_camera_vsrc_axi_master_write_stub.v
43027_rigel_platform_camera_vsrc_axi_slave_stub.v
4306_Digital-IDE_lib_common_Apply_DSP_Advance_FFT_Flow_FFT_IFFT_BF_op.v
43146_rioschip_verilog_rtl_sram_out_cache_caravel_defines.v
43166_rioschip_verilog_rtl_sram_out_cache_inc_rvj1_defines.v
43188_riscv-invicta_hardware_src_mem_mux.v
43228_riscv_core_riscv_riscv_defs.v
43233_riscv_pipeline_modelsim_xgriscv_defines.v
43239_riscv_pipeline_vivado_xgriscv_defines.v
43242_riscv_pipelined_processor_Adder.v
43253_riscv_pipelined_processor_Rtype_parser.v
43254_riscv_pipelined_processor_fwdUnit.v
43255_riscv_pipelined_processor_hazard_unit.v
43267_riscv_singlecycle_modelsim_xgriscv_alumux.v
43268_riscv_singlecycle_modelsim_xgriscv_ctl.v
43269_riscv_singlecycle_modelsim_xgriscv_defines.v
43275_riscv_singlecycle_vivado_alu_mux.v
43277_riscv_singlecycle_vivado_ctrl_encode_def.v
43443_riscvcpu_pipelinecpu-FPGA-test_Defines.v
43445_riscvcpu_pipelinecpu-FPGA_Defines.v
43448_riscvcpu_pipelinecpu_Defines.v
43458_riscvcpu_singlecyclecpu_Defines.v
4347_Digital-IDE_lib_common_Driver_DAC_driver_DAC9767_driver_DA9767.v
43490_rj32_hdl_sb_pll40_2f_pad.v
43491_rj32_hdl_sb_ram40_4k.v
43492_rj32_hdl_sb_spram256ka.v
43497_rj32_tutorials_digital_to_fpga101_rtl_pll_sim.v
4350_Digital-IDE_lib_common_Driver_HDMI_driver_HDMI_in.v
4351_Digital-IDE_lib_common_Driver_HDMI_driver_HDMI_out.v
4354_Digital-IDE_lib_common_Driver_SDRAM_driver_core_sdrc_define.v
43564_rp_lock-in_pid_lock_in+pid_fpga_rtl_lock_muxer3.v
43565_rp_lock-in_pid_lock_in+pid_fpga_rtl_lock_muxer4.v
43566_rp_lock-in_pid_lock_in+pid_fpga_rtl_lock_muxer5.v
43571_rp_lock-in_pid_lock_in+pid_fpga_rtl_lock_sat14.v
43572_rp_lock-in_pid_lock_in+pid_fpga_rtl_lock_satprotect.v
43595_rv32i_verilog_rtl_defines.v
43596_rv32i_verilog_rtl_user_defines.v
43597_scgallery_scgallery_designs_aes_src_timescale.v
43603_scgallery_scgallery_designs_ethmac_src_ethmac_defines.v
43604_scgallery_scgallery_designs_ethmac_src_timescale.v
43626_scgallery_scgallery_designs_riscv32i_src_adder.v
43634_scgallery_scgallery_designs_riscv32i_src_magcompare2b.v
43635_scgallery_scgallery_designs_riscv32i_src_magcompare2c.v
43638_scgallery_scgallery_designs_riscv32i_src_mux2.v
43639_scgallery_scgallery_designs_riscv32i_src_mux3.v
43640_scgallery_scgallery_designs_riscv32i_src_mux4.v
43642_scgallery_scgallery_designs_riscv32i_src_mux8.v
43645_scgallery_scgallery_designs_riscv32i_src_rom.v
43693_serv_rtl_serv_rf_if.v
43735_serv_servile_servile_arbiter.v
43801_signal_pipeline_lib_micron_ddr_parameters.v
43832_simbricks-lpn_sims_net_menshen_lib_priority_encoder.v
4386_Digital-IDE_node_modules_HDLkernel_resources_kernel_share_ecp5_cells_bb.v
43899_simbricks-lpn_sims_nic_corundum_lib_axi_rtl_priority_encoder.v
43927_simbricks-lpn_sims_nic_corundum_lib_eth_lib_axis_rtl_ll_axis_bridge.v
43928_simbricks-lpn_sims_nic_corundum_lib_eth_lib_axis_rtl_priority_encoder.v
4394_Digital-IDE_node_modules_HDLkernel_resources_kernel_share_gatemate_cells_bb.v
4396_Digital-IDE_node_modules_HDLkernel_resources_kernel_share_gatemate_lut_map.v
44014_simbricks-lpn_sims_nic_corundum_lib_eth_rtl_xgmii_deinterleave.v
44015_simbricks-lpn_sims_nic_corundum_lib_eth_rtl_xgmii_interleave.v
44040_simbricks-lpn_sims_nic_corundum_lib_pcie_rtl_priority_encoder.v
44070_simbricks_sims_net_menshen_lib_priority_encoder.v
4407_Digital-IDE_node_modules_HDLkernel_resources_kernel_share_ice40_cells_map.v
44137_simbricks_sims_nic_corundum_lib_axi_rtl_priority_encoder.v
4415_Digital-IDE_node_modules_HDLkernel_resources_kernel_share_intel_common_m9k_bb.v
44165_simbricks_sims_nic_corundum_lib_eth_lib_axis_rtl_ll_axis_bridge.v
44166_simbricks_sims_nic_corundum_lib_eth_lib_axis_rtl_priority_encoder.v
44252_simbricks_sims_nic_corundum_lib_eth_rtl_xgmii_deinterleave.v
44253_simbricks_sims_nic_corundum_lib_eth_rtl_xgmii_interleave.v
44278_simbricks_sims_nic_corundum_lib_pcie_rtl_priority_encoder.v
44316_singleport_ram-asic_verilog_rtl_defines.v
44317_singleport_ram-asic_verilog_rtl_user_defines.v
44319_sky130_ajc_ip__brownout_openlane_brownout_dig_runs_RUN_2024-04-11_23-19-37_01-verilator-lint_bb.v
44347_sky130_ajc_ip__brownout_openlane_brownout_dig_runs_RUN_2024-04-11_23-19-37_tmp_bee815d364fb456480e7cbb651619370.bb.v
44357_sky130_ajc_ip__overvoltage_openlane_overvoltage_dig_runs_RUN_2024-04-04_12-54-32_01-verilator-lint_bb.v
4435_Digital-IDE_node_modules_HDLkernel_resources_kernel_share_quicklogic_pp3_lut_map.v
44383_sky130_ajc_ip__overvoltage_openlane_overvoltage_dig_runs_RUN_2024-04-04_12-54-32_tmp_83783e5fbd7947aca79227208fdf1a29.bb.v
44390_sky130_ajc_ip__por_openlane_por_dig_runs_RUN_2024-04-15_08-19-42_01-verilator-lint_bb.v
44418_sky130_ajc_ip__por_openlane_por_dig_runs_RUN_2024-04-15_08-19-42_tmp_b7eb4d3940b64b3c8657bc7ce20bedd1.bb.v
44439_soc_backends_c2_hw_blackice2_defines.v
44443_soc_backends_c2_hw_blackice_defines.v
44447_soc_backends_c2_hw_ice_defines.v
44462_soc_backends_small1_hw_rtl_defs.v
44463_soc_backends_small1_hw_rtl_opcodes.v
44496_spacely-caribou-common-blocks_lpGBT_mgt_ip_hdl_gtwizard_ultrascale_v1_7_gthe4_delay_powergood.v
44502_spacely-caribou-common-blocks_lpGBT_mgt_ip_hdl_gtwizard_ultrascale_v1_7_gtwiz_userdata_rx.v
44503_spacely-caribou-common-blocks_lpGBT_mgt_ip_hdl_gtwizard_ultrascale_v1_7_gtwiz_userdata_tx.v
44508_spacely-caribou-common-blocks_lpGBT_mgt_ip_hdl_gtwizard_ultrascale_v1_7_gtye4_delay_powergood.v
44523_spacely-caribou-common-blocks_lpGBT_mgt_ip_xlx_ku_mgt_ip_10g24_stub.v
44550_spam-1_verilog_lib_assertion.v
44558_spam-1_verilog_uart_timings.v
44573_spatial-lang_spatial_core_resources_chiselgen_template-level_fringeArria10_build_Top.v
44579_spatial-lang_spatial_core_resources_chiselgen_template-level_fringeArria10_build_ip_ghrd_10as066n2_ghrd_10as066n2_ILC_ghrd_10as066n2_ILC_bb.v
44584_spatial-lang_spatial_core_resources_chiselgen_template-level_fringeArria10_build_ip_ghrd_10as066n2_ghrd_10as066n2_avlmm_pr_freeze_bridge_0_ghrd_10as066n2_avlmm_pr_freeze_bridge_0_bb.v
44586_spatial-lang_spatial_core_resources_chiselgen_template-level_fringeArria10_build_ip_ghrd_10as066n2_ghrd_10as066n2_avlmm_pr_freeze_bridge_1_ghrd_10as066n2_avlmm_pr_freeze_bridge_1_bb.v
44589_spatial-lang_spatial_core_resources_chiselgen_template-level_fringeArria10_build_ip_ghrd_10as066n2_ghrd_10as066n2_axi_bridge_0_ghrd_10as066n2_axi_bridge_0_bb.v
44592_spatial-lang_spatial_core_resources_chiselgen_template-level_fringeArria10_build_ip_ghrd_10as066n2_ghrd_10as066n2_button_pio_ghrd_10as066n2_button_pio_bb.v
44594_spatial-lang_spatial_core_resources_chiselgen_template-level_fringeArria10_build_ip_ghrd_10as066n2_ghrd_10as066n2_clk_0_ghrd_10as066n2_clk_0_bb.v
44595_spatial-lang_spatial_core_resources_chiselgen_template-level_fringeArria10_build_ip_ghrd_10as066n2_ghrd_10as066n2_clk_0_synth_ghrd_10as066n2_clk_0.v
44597_spatial-lang_spatial_core_resources_chiselgen_template-level_fringeArria10_build_ip_ghrd_10as066n2_ghrd_10as066n2_dipsw_pio_ghrd_10as066n2_dipsw_pio_bb.v
44601_spatial-lang_spatial_core_resources_chiselgen_template-level_fringeArria10_build_ip_ghrd_10as066n2_ghrd_10as066n2_emif_hps_ghrd_10as066n2_emif_hps_bb.v
4460_Digital-IDE_resources_kernel_share_ecp5_cells_bb.v
44619_spatial-lang_spatial_core_resources_chiselgen_template-level_fringeArria10_build_ip_ghrd_10as066n2_ghrd_10as066n2_f2sdram0_m_ghrd_10as066n2_f2sdram0_m_bb.v
44637_spatial-lang_spatial_core_resources_chiselgen_template-level_fringeArria10_build_ip_ghrd_10as066n2_ghrd_10as066n2_f2sdram2_m_ghrd_10as066n2_f2sdram2_m_bb.v
44655_spatial-lang_spatial_core_resources_chiselgen_template-level_fringeArria10_build_ip_ghrd_10as066n2_ghrd_10as066n2_fpga_m_ghrd_10as066n2_fpga_m_bb.v
44673_spatial-lang_spatial_core_resources_chiselgen_template-level_fringeArria10_build_ip_ghrd_10as066n2_ghrd_10as066n2_hps_m_ghrd_10as066n2_hps_m_bb.v
44676_spatial-lang_spatial_core_resources_chiselgen_template-level_fringeArria10_build_ip_ghrd_10as066n2_ghrd_10as066n2_issp_0_ghrd_10as066n2_issp_0_bb.v
44679_spatial-lang_spatial_core_resources_chiselgen_template-level_fringeArria10_build_ip_ghrd_10as066n2_ghrd_10as066n2_led_pio_ghrd_10as066n2_led_pio_bb.v
44682_spatial-lang_spatial_core_resources_chiselgen_template-level_fringeArria10_build_ip_ghrd_10as066n2_ghrd_10as066n2_mm_bridge_0_ghrd_10as066n2_mm_bridge_0_bb.v
44685_spatial-lang_spatial_core_resources_chiselgen_template-level_fringeArria10_build_ip_ghrd_10as066n2_ghrd_10as066n2_ocm_0_ghrd_10as066n2_ocm_0_bb.v
44688_spatial-lang_spatial_core_resources_chiselgen_template-level_fringeArria10_build_ip_ghrd_10as066n2_ghrd_10as066n2_pb_lwh2f_ghrd_10as066n2_pb_lwh2f_bb.v
4468_Digital-IDE_resources_kernel_share_gatemate_cells_bb.v
44690_spatial-lang_spatial_core_resources_chiselgen_template-level_fringeArria10_build_ip_ghrd_10as066n2_ghrd_10as066n2_pr_region_controller_0_ghrd_10as066n2_pr_region_controller_0_bb.v
44692_spatial-lang_spatial_core_resources_chiselgen_template-level_fringeArria10_build_ip_ghrd_10as066n2_ghrd_10as066n2_rst_bdg_ghrd_10as066n2_rst_bdg_bb.v
44693_spatial-lang_spatial_core_resources_chiselgen_template-level_fringeArria10_build_ip_ghrd_10as066n2_ghrd_10as066n2_rst_bdg_synth_ghrd_10as066n2_rst_bdg.v
44694_spatial-lang_spatial_core_resources_chiselgen_template-level_fringeArria10_build_ip_ghrd_10as066n2_ghrd_10as066n2_rst_in_ghrd_10as066n2_rst_in_bb.v
44695_spatial-lang_spatial_core_resources_chiselgen_template-level_fringeArria10_build_ip_ghrd_10as066n2_ghrd_10as066n2_rst_in_synth_ghrd_10as066n2_rst_in.v
44696_spatial-lang_spatial_core_resources_chiselgen_template-level_fringeArria10_build_ip_ghrd_10as066n2_ghrd_10as066n2_sys_id_altera_avalon_sysid_qsys_171_synth_altera_avalon_sysid_qsys.v
44697_spatial-lang_spatial_core_resources_chiselgen_template-level_fringeArria10_build_ip_ghrd_10as066n2_ghrd_10as066n2_sys_id_ghrd_10as066n2_sys_id_bb.v
44700_spatial-lang_spatial_core_resources_chiselgen_template-level_fringeArria10_build_ip_pr_region_alternate_pr_region_alternate_clock_in_pr_region_alternate_clock_in_bb.v
44701_spatial-lang_spatial_core_resources_chiselgen_template-level_fringeArria10_build_ip_pr_region_alternate_pr_region_alternate_clock_in_synth_pr_region_alternate_clock_in.v
44703_spatial-lang_spatial_core_resources_chiselgen_template-level_fringeArria10_build_ip_pr_region_alternate_pr_region_alternate_mm_bridge_0_pr_region_alternate_mm_bridge_0_bb.v
44705_spatial-lang_spatial_core_resources_chiselgen_template-level_fringeArria10_build_ip_pr_region_alternate_pr_region_alternate_reset_in_pr_region_alternate_reset_in_bb.v
44706_spatial-lang_spatial_core_resources_chiselgen_template-level_fringeArria10_build_ip_pr_region_alternate_pr_region_alternate_reset_in_synth_pr_region_alternate_reset_in.v
44707_spatial-lang_spatial_core_resources_chiselgen_template-level_fringeArria10_build_ip_pr_region_alternate_pr_region_alternate_sysid_qsys_0_altera_avalon_sysid_qsys_171_synth_altera_avalon_sysid_qsys.v
44708_spatial-lang_spatial_core_resources_chiselgen_template-level_fringeArria10_build_ip_pr_region_alternate_pr_region_alternate_sysid_qsys_0_pr_region_alternate_sysid_qsys_0_bb.v
4470_Digital-IDE_resources_kernel_share_gatemate_lut_map.v
44710_spatial-lang_spatial_core_resources_chiselgen_template-level_fringeArria10_build_ip_pr_region_default_pr_region_default_Top_0_Top_10_synth_Top.v
44711_spatial-lang_spatial_core_resources_chiselgen_template-level_fringeArria10_build_ip_pr_region_default_pr_region_default_Top_0_pr_region_default_Top_0_bb.v
44713_spatial-lang_spatial_core_resources_chiselgen_template-level_fringeArria10_build_ip_pr_region_default_pr_region_default_clock_in_pr_region_default_clock_in_bb.v
44714_spatial-lang_spatial_core_resources_chiselgen_template-level_fringeArria10_build_ip_pr_region_default_pr_region_default_clock_in_synth_pr_region_default_clock_in.v
44716_spatial-lang_spatial_core_resources_chiselgen_template-level_fringeArria10_build_ip_pr_region_default_pr_region_default_mm_bridge_0_pr_region_default_mm_bridge_0_bb.v
44719_spatial-lang_spatial_core_resources_chiselgen_template-level_fringeArria10_build_ip_pr_region_default_pr_region_default_mm_bridge_1_pr_region_default_mm_bridge_1_bb.v
44721_spatial-lang_spatial_core_resources_chiselgen_template-level_fringeArria10_build_ip_pr_region_default_pr_region_default_onchip_memory2_0_pr_region_default_onchip_memory2_0_bb.v
44723_spatial-lang_spatial_core_resources_chiselgen_template-level_fringeArria10_build_ip_pr_region_default_pr_region_default_reset_in_pr_region_default_reset_in_bb.v
44724_spatial-lang_spatial_core_resources_chiselgen_template-level_fringeArria10_build_ip_pr_region_default_pr_region_default_reset_in_synth_pr_region_default_reset_in.v
44725_spatial-lang_spatial_core_resources_chiselgen_template-level_fringeArria10_build_ip_pr_region_default_pr_region_default_sysid_qsys_0_altera_avalon_sysid_qsys_171_synth_altera_avalon_sysid_qsys.v
44726_spatial-lang_spatial_core_resources_chiselgen_template-level_fringeArria10_build_ip_pr_region_default_pr_region_default_sysid_qsys_0_pr_region_default_sysid_qsys_0_bb.v
44739_spatial-lang_spatial_core_resources_chiselgen_template-level_fringeDE1SoC_CS_bak_synthesis_submodules_Computer_System_SysID.v
44787_spatial-lang_spatial_core_resources_chiselgen_template-level_fringeDE1SoC_CS_bak_synthesis_submodules_altera_mem_if_hhp_qseq_synth_top.v
44792_spatial-lang_spatial_core_resources_chiselgen_template-level_fringeDE1SoC_CS_bak_synthesis_submodules_altera_up_avalon_reset_from_locked_signal.v
44793_spatial-lang_spatial_core_resources_chiselgen_template-level_fringeDE1SoC_CS_bak_synthesis_submodules_altera_up_avalon_video_dma_ctrl_addr_trans.v
44802_spatial-lang_spatial_core_resources_chiselgen_template-level_fringeDE1SoC_CS_bak_synthesis_submodules_altera_up_video_alpha_blender_simple.v
4481_Digital-IDE_resources_kernel_share_ice40_cells_map.v
44836_spatial-lang_spatial_core_resources_chiselgen_template-level_fringeDE1SoC_Computer_System_synthesis_submodules_Computer_System_SysID.v
44886_spatial-lang_spatial_core_resources_chiselgen_template-level_fringeDE1SoC_Computer_System_synthesis_submodules_altera_mem_if_hhp_qseq_synth_top.v
44891_spatial-lang_spatial_core_resources_chiselgen_template-level_fringeDE1SoC_Computer_System_synthesis_submodules_altera_up_avalon_reset_from_locked_signal.v
44892_spatial-lang_spatial_core_resources_chiselgen_template-level_fringeDE1SoC_Computer_System_synthesis_submodules_altera_up_avalon_video_dma_ctrl_addr_trans.v
4489_Digital-IDE_resources_kernel_share_intel_common_m9k_bb.v
44901_spatial-lang_spatial_core_resources_chiselgen_template-level_fringeDE1SoC_Computer_System_synthesis_submodules_altera_up_video_alpha_blender_simple.v
44927_spatial-lang_spatial_core_resources_chiselgen_template-level_fringeDE1SoC_Video_In_Subsystem_Computer_System_bb.v
44948_spokefpga_src_comms_rtl_usb_usb_fs_tx_mux.v
44952_spokefpga_src_drivers_rtl_lcd_defs.v
44964_spokefpga_src_pipe_rtl_pipe_defs.v
44967_spokefpga_src_utils_sim_sim.v
44986_step_into_mips_src_lab_1_1_calculate.v
44993_step_into_mips_src_lab_2_calculate.v
44997_step_into_mips_src_lab_3_adder.v
45005_step_into_mips_src_lab_3_mux2.v
45007_step_into_mips_src_lab_3_signext.v
45008_step_into_mips_src_lab_3_sl2.v
45010_step_into_mips_src_lab_4_adder.v
45015_step_into_mips_src_lab_4_eqcmp.v
45023_step_into_mips_src_lab_4_mux2.v
45024_step_into_mips_src_lab_4_mux3.v
45027_step_into_mips_src_lab_4_signext.v
45028_step_into_mips_src_lab_4_sl2.v
45034_subservient_rtl_subservient_debug_switch.v
45044_synlig_tests_bsg_micro_designs_results_bsg_1_to_n_tagged.json_dut.v
45045_synlig_tests_bsg_micro_designs_results_bsg_1_to_n_tagged.json_gold.v
45046_synlig_tests_bsg_micro_designs_results_bsg_abs.json_dut.v
45047_synlig_tests_bsg_micro_designs_results_bsg_abs.json_gold.v
45048_synlig_tests_bsg_micro_designs_results_bsg_adder_cin.json_dut.v
45049_synlig_tests_bsg_micro_designs_results_bsg_adder_cin.json_gold.v
45050_synlig_tests_bsg_micro_designs_results_bsg_adder_ripple_carry.json_dut.v
45051_synlig_tests_bsg_micro_designs_results_bsg_adder_ripple_carry.json_gold.v
45052_synlig_tests_bsg_micro_designs_results_bsg_and.json_dut.v
45053_synlig_tests_bsg_micro_designs_results_bsg_and.json_gold.v
45054_synlig_tests_bsg_micro_designs_results_bsg_arb_fixed.json_dut.v
45058_synlig_tests_bsg_micro_designs_results_bsg_array_reverse.json_dut.v
45065_synlig_tests_bsg_micro_designs_results_bsg_buf.json_dut.v
45067_synlig_tests_bsg_micro_designs_results_bsg_buf_ctrl.json_dut.v
45068_synlig_tests_bsg_micro_designs_results_bsg_buf_ctrl.json_gold.v
45071_synlig_tests_bsg_micro_designs_results_bsg_cache_decode.json_dut.v
45072_synlig_tests_bsg_micro_designs_results_bsg_cache_decode.json_gold.v
45085_synlig_tests_bsg_micro_designs_results_bsg_clkbuf.json_dut.v
45087_synlig_tests_bsg_micro_designs_results_bsg_compare_and_swap.json_dut.v
45088_synlig_tests_bsg_micro_designs_results_bsg_compare_and_swap.json_gold.v
45090_synlig_tests_bsg_micro_designs_results_bsg_concentrate_static.json_gold.v
4509_Digital-IDE_resources_kernel_share_quicklogic_pp3_lut_map.v
45113_synlig_tests_bsg_micro_designs_results_bsg_crossbar_o_by_i.json_dut.v
45117_synlig_tests_bsg_micro_designs_results_bsg_decode.json_dut.v
45118_synlig_tests_bsg_micro_designs_results_bsg_decode.json_gold.v
45119_synlig_tests_bsg_micro_designs_results_bsg_decode_with_v.json_dut.v
45120_synlig_tests_bsg_micro_designs_results_bsg_decode_with_v.json_gold.v
45139_synlig_tests_bsg_micro_designs_results_bsg_expand_bitmask.json_dut.v
45140_synlig_tests_bsg_micro_designs_results_bsg_expand_bitmask.json_gold.v
45149_synlig_tests_bsg_micro_designs_results_bsg_flatten_2D_array.json_dut.v
45151_synlig_tests_bsg_micro_designs_results_bsg_flow_convert.json_dut.v
45155_synlig_tests_bsg_micro_designs_results_bsg_fpu_classify.json_dut.v
45159_synlig_tests_bsg_micro_designs_results_bsg_fpu_preprocess.json_dut.v
45169_synlig_tests_bsg_micro_designs_results_bsg_fsb_murn_gateway.json_dut.v
45173_synlig_tests_bsg_micro_designs_results_bsg_fsb_node_level_shift_fsb_domain.json_dut.v
45174_synlig_tests_bsg_micro_designs_results_bsg_fsb_node_level_shift_fsb_domain.json_gold.v
45175_synlig_tests_bsg_micro_designs_results_bsg_fsb_node_level_shift_node_domain.json_dut.v
45176_synlig_tests_bsg_micro_designs_results_bsg_fsb_node_level_shift_node_domain.json_gold.v
45178_synlig_tests_bsg_micro_designs_results_bsg_gray_to_binary.json_gold.v
45179_synlig_tests_bsg_micro_designs_results_bsg_hash_bank.json_dut.v
45181_synlig_tests_bsg_micro_designs_results_bsg_hash_bank_reverse.json_dut.v
45185_synlig_tests_bsg_micro_designs_results_bsg_inv.json_dut.v
45186_synlig_tests_bsg_micro_designs_results_bsg_inv.json_gold.v
45189_synlig_tests_bsg_micro_designs_results_bsg_less_than.json_dut.v
45190_synlig_tests_bsg_micro_designs_results_bsg_less_than.json_gold.v
45192_synlig_tests_bsg_micro_designs_results_bsg_level_shift_up_down_sink.json_gold.v
45194_synlig_tests_bsg_micro_designs_results_bsg_level_shift_up_down_source.json_gold.v
45203_synlig_tests_bsg_micro_designs_results_bsg_lru_pseudo_tree_decode.json_dut.v
45204_synlig_tests_bsg_micro_designs_results_bsg_lru_pseudo_tree_decode.json_gold.v
45205_synlig_tests_bsg_micro_designs_results_bsg_make_2D_array.json_dut.v
452_100DaysofRTL_Day099-ErrorDetectionandCorrectionusingHammingCodeTechnique_CODE_hamming_decoder.v
45211_synlig_tests_bsg_micro_designs_results_bsg_mul_synth.json_dut.v
45212_synlig_tests_bsg_micro_designs_results_bsg_mul_synth.json_gold.v
45213_synlig_tests_bsg_micro_designs_results_bsg_mux.json_dut.v
45220_synlig_tests_bsg_micro_designs_results_bsg_mux_butterfly.json_gold.v
45221_synlig_tests_bsg_micro_designs_results_bsg_mux_one_hot.json_dut.v
45224_synlig_tests_bsg_micro_designs_results_bsg_mux_segmented.json_gold.v
45227_synlig_tests_bsg_micro_designs_results_bsg_nand.json_dut.v
45228_synlig_tests_bsg_micro_designs_results_bsg_nand.json_gold.v
45229_synlig_tests_bsg_micro_designs_results_bsg_nor2.json_dut.v
45230_synlig_tests_bsg_micro_designs_results_bsg_nor2.json_gold.v
45231_synlig_tests_bsg_micro_designs_results_bsg_nor3.json_dut.v
45232_synlig_tests_bsg_micro_designs_results_bsg_nor3.json_gold.v
45237_synlig_tests_bsg_micro_designs_results_bsg_permute_box.json_dut.v
45245_synlig_tests_bsg_micro_designs_results_bsg_reduce.json_dut.v
45246_synlig_tests_bsg_micro_designs_results_bsg_reduce.json_gold.v
45247_synlig_tests_bsg_micro_designs_results_bsg_reduce_segmented.json_dut.v
45248_synlig_tests_bsg_micro_designs_results_bsg_reduce_segmented.json_gold.v
45251_synlig_tests_bsg_micro_designs_results_bsg_rotate_right.json_dut.v
45252_synlig_tests_bsg_micro_designs_results_bsg_rotate_right.json_gold.v
45264_synlig_tests_bsg_micro_designs_results_bsg_scan.json_gold.v
45265_synlig_tests_bsg_micro_designs_results_bsg_scatter_gather.json_dut.v
45272_synlig_tests_bsg_micro_designs_results_bsg_swap.json_gold.v
45277_synlig_tests_bsg_micro_designs_results_bsg_tiehi.json_dut.v
45279_synlig_tests_bsg_micro_designs_results_bsg_tielo.json_dut.v
45281_synlig_tests_bsg_micro_designs_results_bsg_transpose.json_dut.v
45287_synlig_tests_bsg_micro_designs_results_bsg_xnor.json_dut.v
45288_synlig_tests_bsg_micro_designs_results_bsg_xnor.json_gold.v
45289_synlig_tests_bsg_micro_designs_results_bsg_xor.json_dut.v
45290_synlig_tests_bsg_micro_designs_results_bsg_xor.json_gold.v
45291_synlig_tests_simple_tests_AluOps_dut.v
45292_synlig_tests_simple_tests_CellNamedLikeModule_dut.v
45295_synlig_tests_simple_tests_OneArithShift_dut.v
45296_synlig_tests_simple_tests_OneCast_dut.v
45297_synlig_tests_simple_tests_OneConcat_dut.v
45298_synlig_tests_simple_tests_OneInside_dut.v
45299_synlig_tests_simple_tests_OneReplicate_dut.v
45300_synlig_tests_simple_tests_OneShift_dut.v
45301_synlig_tests_simple_tests_OneSysFunc_dut.v
45302_synlig_tests_simple_tests_PackageCast_dut.v
45308_synlig_tests_simple_tests_serv-minimal_src_serv_1.1.0_rtl_serv_ctrl.v
453_100DaysofRTL_Day099-ErrorDetectionandCorrectionusingHammingCodeTechnique_CODE_hamming_encoder.v
4534_Digital-IDE_resources_netlist_resources_kernel_share_ecp5_cells_bb.v
45373_tang_nano_9K_ov7670_src_fifo_top_temp_FIFO_fifo_define.v
45374_tang_nano_9K_ov7670_src_fifo_top_temp_FIFO_fifo_parameter.v
45381_tang_nano_9K_ov7670_src_i2c_master_defines.v
45382_tang_nano_9K_ov7670_src_psram_memory_interface_hs_2ch_temp_psram_memory_interface_hs_2ch_psram_define.v
45383_tang_nano_9K_ov7670_src_psram_memory_interface_hs_2ch_temp_psram_memory_interface_hs_2ch_psram_param.v
45386_tang_nano_9K_ov7670_src_timescale.v
45407_tapasco_toolflow_vivado_common_ip_MSIxUSPTranslator_src_MSIxUSPTranslator.v
4540_Digital-IDE_resources_netlist_resources_kernel_share_gatemate_cells_bb.v
45424_tapasco_toolflow_vivado_common_ip_axi_generic_offset_src_axi_generic_offset.v
4543_Digital-IDE_resources_netlist_resources_kernel_share_gatemate_lut_map.v
45450_tape_in_1_2024_verilog_rtl_defines.v
45451_tape_in_1_2024_verilog_rtl_user_defines.v
45456_tekno-kizil_araclar_uart_programlayici_prog_uart.v
45475_tekno-kizil_openlane_kizil_islemci_src_pkg_unit.v
45479_tekno-kizil_openlane_kizil_islemci_src_rvrs_unit.v
45480_tekno-kizil_openlane_kizil_islemci_src_sladd_unit.v
45496_tekno-kizil_verilog-tasarimi_cekirdek_boru_hatti_yurut_x-buyruklari_sifreleme_birimi_pkg_unit.v
45498_tekno-kizil_verilog-tasarimi_cekirdek_boru_hatti_yurut_x-buyruklari_sifreleme_birimi_rvrs_unit.v
45499_tekno-kizil_verilog-tasarimi_cekirdek_boru_hatti_yurut_x-buyruklari_sifreleme_birimi_sladd_unit.v
45512_temp_src_project.v
45522_test_efabless_verilog_rtl_defines.v
45523_test_efabless_verilog_rtl_user_defines.v
45530_test_mixer_verilog_rtl_defines.v
45531_test_mixer_verilog_rtl_user_defines.v
45544_time-sleuth_source_defines.v
45545_time-sleuth_source_generated_slots.v
4554_Digital-IDE_resources_netlist_resources_kernel_share_ice40_cells_map.v
45554_time-sleuth_source_pll_pll_bb.v
45559_time-sleuth_source_typedef.v
45577_tiny-asic-1_58bit-matrix-mul_src_config.v
45581_tiny-asic-4bit-matrix-mul_src_config.v
45591_tinyfpga_bx_usbserial_usb_usb_fs_tx_mux.v
4562_Digital-IDE_resources_netlist_resources_kernel_share_intel_common_m9k_bb.v
45742_tinytapeout-04_verilog_rtl_defines.v
45745_tinytapeout-04_verilog_rtl_user_defines.v
45806_tinytapeout-05_projects_tt_um_matt_divider_test_tt_um_matt_divider_test.v
4581_Digital-IDE_resources_netlist_resources_kernel_share_quicklogic_pp3_lut_map.v
45857_tinytapeout-05_projects_tt_um_tt05_analog_test_tt_um_tt05_analog_test.v
45917_tinytapeout-05_projects_tt_um_wulf_8bit_vco_tt_um_wulf_8bit_vco.v
45920_tinytapeout-05_verilog_rtl_defines.v
45923_tinytapeout-05_verilog_rtl_user_defines.v
45933_tinytapeout-06-staging_projects_tt_um_Burrows_Katie_tt_um_Burrows_Katie.v
45962_tinytapeout-06-staging_projects_tt_um_aleena_tt_um_aleena.v
45966_tinytapeout-06-staging_projects_tt_um_analog_factory_test_tt_um_analog_factory_test.v
45996_tinytapeout-06-staging_projects_tt_um_duk_lif_tt_um_duk_lif.v
45999_tinytapeout-06-staging_projects_tt_um_emilian_rf_playground_tt_um_emilian_rf_playground.v
46017_tinytapeout-06-staging_projects_tt_um_guitar_pedal_tt_um_guitar_pedal.v
46026_tinytapeout-06-staging_projects_tt_um_htfab_flash_adc_tt_um_htfab_flash_adc.v
46034_tinytapeout-06-staging_projects_tt_um_kevinwguan_tt_um_kevinwguan.v
46065_tinytapeout-06-staging_projects_tt_um_nurirfansyah_alits01_tt_um_nurirfansyah_alits01.v
46068_tinytapeout-06-staging_projects_tt_um_oscillating_bones_tt_um_oscillating_bones.v
46078_tinytapeout-06-staging_projects_tt_um_rejunity_current_cmp_tt_um_rejunity_current_cmp.v
46107_tinytapeout-06-staging_projects_tt_um_urish_charge_pump_tt_um_urish_charge_pump.v
46111_tinytapeout-06-staging_projects_tt_um_vaf_555_timer_tt_um_vaf_555_timer.v
46112_tinytapeout-06-staging_projects_tt_um_vks_pll_tt_um_vks_pll.v
4615_Digital-Logic-Design-Lab-Experiments_EXP4-AcceleratorandWrapper_LLAB44_lab4_lab4_fifoOut_bb.v
46160_tinytapeout-06-staging_verilog_rtl_defines.v
46163_tinytapeout-06-staging_verilog_rtl_user_defines.v
46173_tinytapeout-06_projects_tt_um_Burrows_Katie_tt_um_Burrows_Katie.v
4618_Digital-Logic-Design-Lab-Experiments_EXP4-AcceleratorandWrapper_LLAB44_lab4_lab4_romOut_bb.v
46202_tinytapeout-06_projects_tt_um_aleena_tt_um_aleena.v
46206_tinytapeout-06_projects_tt_um_analog_factory_test_tt_um_analog_factory_test.v
46236_tinytapeout-06_projects_tt_um_duk_lif_tt_um_duk_lif.v
46239_tinytapeout-06_projects_tt_um_emilian_rf_playground_tt_um_emilian_rf_playground.v
4623_Digital-Logic-Design-Lab-Experiments_EXP4-AcceleratorandWrapper_lab4_lab4_fifoOut_bb.v
46257_tinytapeout-06_projects_tt_um_guitar_pedal_tt_um_guitar_pedal.v
4625_Digital-Logic-Design-Lab-Experiments_EXP4-AcceleratorandWrapper_lab4_lab4_romOut_bb.v
46266_tinytapeout-06_projects_tt_um_htfab_flash_adc_tt_um_htfab_flash_adc.v
46274_tinytapeout-06_projects_tt_um_kevinwguan_tt_um_kevinwguan.v
46305_tinytapeout-06_projects_tt_um_nurirfansyah_alits01_tt_um_nurirfansyah_alits01.v
46308_tinytapeout-06_projects_tt_um_oscillating_bones_tt_um_oscillating_bones.v
46318_tinytapeout-06_projects_tt_um_rejunity_current_cmp_tt_um_rejunity_current_cmp.v
46347_tinytapeout-06_projects_tt_um_urish_charge_pump_tt_um_urish_charge_pump.v
46351_tinytapeout-06_projects_tt_um_vaf_555_timer_tt_um_vaf_555_timer.v
46352_tinytapeout-06_projects_tt_um_vks_pll_tt_um_vks_pll.v
46400_tinytapeout-06_verilog_rtl_defines.v
46403_tinytapeout-06_verilog_rtl_user_defines.v
46405_tinytapeout-07-staging_verilog_rtl_defines.v
46408_tinytapeout-07-staging_verilog_rtl_user_defines.v
46409_tinytapeout-07_projects_tt_um_Burrows_Katie_tt_um_Burrows_Katie.v
46416_tinytapeout-07_projects_tt_um_analog_factory_test_tt_um_analog_factory_test.v
46429_tinytapeout-07_projects_tt_um_rnunes2311_12bit_sar_adc_tt_um_rnunes2311_12bit_sar_adc.v
46439_tinytapeout-07_verilog_rtl_defines.v
46442_tinytapeout-07_verilog_rtl_user_defines.v
46770_tinytapeout-mpw7_verilog_rtl_user_defines.v
46782_tinytapeout-mpw7_verilog_rtl_user_module_341497938559631956.v
46783_tinytapeout-mpw7_verilog_rtl_user_module_341497964482527828.v
46784_tinytapeout-mpw7_verilog_rtl_user_module_341497971083313748.v
46785_tinytapeout-mpw7_verilog_rtl_user_module_341617722294010450.v
46788_tinytapeout-mpw7_verilog_rtl_user_module_hamming74.v
46799_tinytapeout_06_chatgpt_rsnn_src_project.v
46811_tlb-v_inc_log2.v
46812_tlb-v_inc_range.v
46813_tlb-v_inc_state.v
46830_trng_src_tb_fake_modules_avalanche_entropy.v
46831_trng_src_tb_fake_modules_pseudo_entropy.v
46832_trng_src_tb_fake_modules_rosc_entropy.v
46842_tsn-soc_emac_rtl_inc_emac_defines.v
46853_tsn-soc_emac_rtl_tech_clk_switch.v
46860_tsn-soc_emac_tb_ephy_defines.v
46861_tsn-soc_emac_tb_tb_emac_defines.v
46863_tsn-soc_ptp_rtl_inc_ptpv2_defines.v
46866_tsn-soc_riscv_rtl_core_biriscv_defs.v
46897_tt-multiplexer_asw_tt_asw_1v8_tt_asw_1v8.v
46899_tt-multiplexer_pg_tt_pg_vdd_1_tt_pg_vdd_1.v
46900_tt-multiplexer_pg_tt_pg_vdd_2_tt_pg_vdd_2.v
46901_tt-multiplexer_rtl_prim_generic_tt_prim_buf.v
46903_tt-multiplexer_rtl_prim_generic_tt_prim_diode.v
46904_tt-multiplexer_rtl_prim_generic_tt_prim_inv.v
46907_tt-multiplexer_rtl_prim_generic_tt_prim_tbuf.v
46908_tt-multiplexer_rtl_prim_generic_tt_prim_tbuf_pol.v
46909_tt-multiplexer_rtl_prim_generic_tt_prim_tie.v
4690_DreamcastHDMI_Core_source_i2c_slave_timescale.v
46910_tt-multiplexer_rtl_prim_generic_tt_prim_zbuf.v
46921_tt-multiplexer_rtl_tt_um_example.v
46922_tt-multiplexer_rtl_tt_um_template.v
46931_tt06-SAP-1_Computer-_src_project.v
46935_tt06-analog-example_src_project.v
46963_tt06-mw-pmic_src_project.v
46975_tt06-seq-det-7seg_src_project.v
46978_tt06-signed_unsigned_4x4_bit_multiplier_src_signed_unsigned_4x4_bit_multiplier.v
4697_DreamcastHDMI_Core_source_osc_osc_bb.v
46980_tt06-signed_unsigned_4x4_bit_multiplier_src_vhdl_v2_signed_unsigned_4x4_bit_multiplier.v
46987_tt06-timer_counter-UGM_src_bcd.v
46990_tt06-timer_counter-UGM_src_mux.v
46991_tt06-timer_counter-UGM_src_project.v
47011_tt06-toi2s_src_i2c_if_i2cSlave_define.v
470_1_verilog_rtl_defines.v
4706_E203_SOC_rtl_e203_core_config.v
47073_tt06_usb_cdc_devices_src_device1_loopback_device.v
47090_tt06_usb_cdc_devices_test_fpga_common_hdl_sim_tasks.v
47093_tt07-12bit_SAR_ADC_src_project.v
47096_tt07-analog-dac-ay8193_src_project.v
47097_tt07-analog-example_src_project.v
47098_tt07-analog-factory-test_src_project.v
47099_tt07-analog-test2_src_project.v
47110_tt07-current-mode-trigger_src_project.v
47116_tt07-fg-mim_src_project.v
471_1_verilog_rtl_user_defines.v
47123_tt07-mixer_src_project.v
47125_tt07-multimode-signal-gen_src_project.v
47145_tt07-td4cpu_src_project.v
47188_tt07_AnalogTdc_src_project.v
47189_tt07_dcc_src_project.v
47190_tt07_inverter_src_project.v
47193_tt07_maxluppe_nist0102_src_C_4_sqr.v
47195_tt07_maxluppe_nist0102_src_Full_adder.v
47196_tt07_maxluppe_nist0102_src_GTE123.v
47197_tt07_maxluppe_nist0102_src_LT30.v
47198_tt07_maxluppe_nist0102_src_LTE32.v
47207_tt07_maxluppe_nist0102_src_moduloSn.v
47213_tt07_r2r_src_project.v
47216_tt07test_src_project.v
47227_tt07test_src_serv_1.2.1_rtl_serv_rf_if.v
47235_tt07test_src_servile_1.3.0_servile_servile_arbiter.v
47236_tt07test_src_servile_1.3.0_servile_servile_mux.v
47240_tt07test_src_subservient_0.1.0_rtl_subservient_debug_switch.v
47248_tt6_neurocore_src_define.v
47260_tt6_rsnn_test0_src_project.v
47275_tt_resistor_test_src_project.v
47286_tutorial_hdl_or_gate.v
4730_E203_SOC_rtl_e203_perips_apb_i2c_i2c_master_defines.v
47329_umi_umi_umi_rtl_umi_isolate.v
47334_umi_umi_umi_rtl_umi_priority.v
47347_universal_NPU-CNN_accelerator_verilog_Carry_look_ahead_Generator.v
47351_universal_NPU-CNN_accelerator_verilog_MBE_enc.v
47358_universal_NPU-CNN_accelerator_verilog_Relu.v
47366_universal_NPU-CNN_accelerator_verilog_adder_5to3.v
47367_universal_NPU-CNN_accelerator_verilog_adder_6to3.v
47368_universal_NPU-CNN_accelerator_verilog_adder_7to3.v
47380_universal_NPU-CNN_accelerator_verilog_full_adder.v
47381_universal_NPU-CNN_accelerator_verilog_half_adder.v
47415_up_apb3_src_up_apb3.v
47421_usb3_pipe_usb3_core_daisho_usb2_usb2_crc.v
47453_usb_cdc_examples_common_hdl_sim_tasks.v
47475_uvm_book_examples_designs_socv_rtl_rtl_lpw_ahb2apb_rtl_ahb2apb_defines.v
47478_uvm_book_examples_designs_socv_rtl_rtl_lpw_alut_rtl_alut_defines.v
47486_uvm_book_examples_designs_socv_rtl_rtl_lpw_cdn_busmatrix_bm_defs.v
47487_uvm_book_examples_designs_socv_rtl_rtl_lpw_cdn_busmatrix_bm_params.v
47489_uvm_book_examples_designs_socv_rtl_rtl_lpw_cdn_chip_rtl_ahb2ocp_defs.v
47492_uvm_book_examples_designs_socv_rtl_rtl_lpw_dma_rtl_dma_defs.v
47507_uvm_book_examples_designs_socv_rtl_rtl_lpw_opencores_ethmac_bench_verilog_eth_phy_defines.v
47508_uvm_book_examples_designs_socv_rtl_rtl_lpw_opencores_ethmac_bench_verilog_tb_eth_defines.v
47509_uvm_book_examples_designs_socv_rtl_rtl_lpw_opencores_ethmac_bench_verilog_wb_model_defines.v
47510_uvm_book_examples_designs_socv_rtl_rtl_lpw_opencores_ethmac_rtl_eth_defines.v
47511_uvm_book_examples_designs_socv_rtl_rtl_lpw_opencores_ethmac_rtl_timescale.v
47514_uvm_book_examples_designs_socv_rtl_rtl_lpw_opencores_or1200_rtl_or1200_defines.v
47515_uvm_book_examples_designs_socv_rtl_rtl_lpw_opencores_or1200_rtl_timescale.v
47516_uvm_book_examples_designs_socv_rtl_rtl_lpw_opencores_spi_rtl_spi_defines.v
47517_uvm_book_examples_designs_socv_rtl_rtl_lpw_opencores_spi_rtl_timescale.v
47519_uvm_book_examples_designs_socv_rtl_rtl_lpw_opencores_uart16550_bench_verilog_uart_testbench_defines.v
47521_uvm_book_examples_designs_socv_rtl_rtl_lpw_opencores_uart16550_bench_verilog_wb_model_defines.v
47523_uvm_book_examples_designs_socv_rtl_rtl_lpw_opencores_uart16550_rtl_timescale.v
47524_uvm_book_examples_designs_socv_rtl_rtl_lpw_opencores_uart16550_rtl_uart_defines.v
47525_uvm_book_examples_designs_socv_rtl_rtl_lpw_padframe_rtl_dummy_analog_pad.v
47528_uvm_book_examples_designs_socv_rtl_rtl_lpw_padframe_rtl_lvds_stub.v
47536_uvm_book_examples_designs_socv_rtl_rtl_lpw_smc_rtl_smc_cfreg_lite.v
47538_uvm_book_examples_designs_socv_rtl_rtl_lpw_smc_rtl_smc_defs_lite.v
4753_E203_SOC_rtl_e203_perips_sirv_aon_porrst.v
47540_uvm_book_examples_designs_socv_rtl_rtl_lpw_socv_rtl_bm_defs.v
47541_uvm_book_examples_designs_socv_rtl_rtl_lpw_socv_rtl_bm_params.v
47542_uvm_book_examples_designs_socv_rtl_rtl_lpw_socv_rtl_dummy_analog_pad.v
47570_vendingmachine_verilog_rtl_defines.v
47571_vendingmachine_verilog_rtl_user_defines.v
47572_verilator_xilinx_BUFG.v
47575_verilator_xilinx_CARRY4.v
47576_verilator_xilinx_CARRY8.v
47582_verilator_xilinx_GND.v
47583_verilator_xilinx_IBUFDS.v
47587_verilator_xilinx_LUT1.v
47588_verilator_xilinx_LUT2.v
47589_verilator_xilinx_LUT3.v
4758_E203_SOC_rtl_e203_perips_sirv_expl_axi_slv.v
47590_verilator_xilinx_LUT4.v
47591_verilator_xilinx_LUT5.v
47592_verilator_xilinx_LUT5_D.v
47593_verilator_xilinx_LUT5_L.v
47594_verilator_xilinx_LUT6.v
47595_verilator_xilinx_LUT6_2.v
47596_verilator_xilinx_LUT6_D.v
47597_verilator_xilinx_LUT6_L.v
47598_verilator_xilinx_MUXF7.v
47599_verilator_xilinx_MUXF7_D.v
47600_verilator_xilinx_MUXF7_L.v
47601_verilator_xilinx_MUXF8.v
47602_verilator_xilinx_MUXF8_D.v
47603_verilator_xilinx_MUXF8_L.v
47604_verilator_xilinx_MUXF9.v
47623_verilator_xilinx_VCC.v
4762_E203_SOC_rtl_e203_perips_sirv_jtaggpioport.v
47713_verilog-cam_rtl_priority_encoder.v
47724_verilog-demo_Adder_FullAdder.v
47739_verilog-doc_HDLBits_Circuits_Combiantional_Logic_Arithmetic_Circuits_adder100.v
47742_verilog-doc_HDLBits_Circuits_Combiantional_Logic_Arithmetic_Circuits_fadd.v
47743_verilog-doc_HDLBits_Circuits_Combiantional_Logic_Arithmetic_Circuits_hadd.v
47745_verilog-doc_HDLBits_Circuits_Combiantional_Logic_Basic_Gates_7420.v
47746_verilog-doc_HDLBits_Circuits_Combiantional_Logic_Basic_Gates_gates.v
47748_verilog-doc_HDLBits_Circuits_Combiantional_Logic_Basic_Gates_gatesv100.v
47749_verilog-doc_HDLBits_Circuits_Combiantional_Logic_Basic_Gates_m2014_q4e.v
47750_verilog-doc_HDLBits_Circuits_Combiantional_Logic_Basic_Gates_m2014_q4f.v
47751_verilog-doc_HDLBits_Circuits_Combiantional_Logic_Basic_Gates_m2014_q4g.v
47752_verilog-doc_HDLBits_Circuits_Combiantional_Logic_Basic_Gates_m2014_q4h.v
47753_verilog-doc_HDLBits_Circuits_Combiantional_Logic_Basic_Gates_m2014_q4i.v
47754_verilog-doc_HDLBits_Circuits_Combiantional_Logic_Basic_Gates_mt2015_eq2.v
47755_verilog-doc_HDLBits_Circuits_Combiantional_Logic_Basic_Gates_mt2015_q4.v
47756_verilog-doc_HDLBits_Circuits_Combiantional_Logic_Basic_Gates_mt2015_q4a.v
47757_verilog-doc_HDLBits_Circuits_Combiantional_Logic_Basic_Gates_mt2015_q4b.v
47759_verilog-doc_HDLBits_Circuits_Combiantional_Logic_Karnaugh_Map_2012_q1g.v
47760_verilog-doc_HDLBits_Circuits_Combiantional_Logic_Karnaugh_Map_ece241_2013_q2.v
47761_verilog-doc_HDLBits_Circuits_Combiantional_Logic_Karnaugh_Map_ece_241_2014_q3.v
47762_verilog-doc_HDLBits_Circuits_Combiantional_Logic_Karnaugh_Map_kmap1.v
47763_verilog-doc_HDLBits_Circuits_Combiantional_Logic_Karnaugh_Map_kmap2.v
47764_verilog-doc_HDLBits_Circuits_Combiantional_Logic_Karnaugh_Map_kmap3.v
47765_verilog-doc_HDLBits_Circuits_Combiantional_Logic_Karnaugh_Map_kmap4.v
47766_verilog-doc_HDLBits_Circuits_Combiantional_Logic_Karnaugh_Map_m2014_q3.v
47767_verilog-doc_HDLBits_Circuits_Combiantional_Logic_Multiplexers_mux256to1.v
47768_verilog-doc_HDLBits_Circuits_Combiantional_Logic_Multiplexers_mux256to1v.v
47769_verilog-doc_HDLBits_Circuits_Combiantional_Logic_Multiplexers_mux2to1.v
47770_verilog-doc_HDLBits_Circuits_Combiantional_Logic_Multiplexers_mux2to1v.v
47774_verilog-doc_HDLBits_Circuits_Large_Circuits_fsmonehot.v
47778_verilog-doc_HDLBits_Circuits_Sequential_Logic_Finete_State_Machines_2012_q2b.v
47791_verilog-doc_HDLBits_Circuits_Sequential_Logic_Finete_State_Machines_fsm3onehot.v
47803_verilog-doc_HDLBits_Circuits_Sequential_Logic_Finete_State_Machines_m2014_q6c.v
47811_verilog-doc_HDLBits_Exam_srlatch.v
47814_verilog-doc_HDLBits_Verification_sim_Bug_bugs_mux2.v
47817_verilog-doc_HDLBits_Verification_sim_sim_circuit1.v
47818_verilog-doc_HDLBits_Verification_sim_sim_circuit2.v
47819_verilog-doc_HDLBits_Verification_sim_sim_circuit3.v
47820_verilog-doc_HDLBits_Verification_sim_sim_circuit4.v
47826_verilog-doc_HDLBits_Verilog_Language_Basics_Basics_7458.v
47827_verilog-doc_HDLBits_Verilog_Language_Basics_Basics_andgate.v
47828_verilog-doc_HDLBits_Verilog_Language_Basics_Basics_norgate.v
47829_verilog-doc_HDLBits_Verilog_Language_Basics_Basics_notgate.v
47830_verilog-doc_HDLBits_Verilog_Language_Basics_Basics_wire.v
47831_verilog-doc_HDLBits_Verilog_Language_Basics_Basics_wire4.v
47832_verilog-doc_HDLBits_Verilog_Language_Basics_Basics_xnorgate.v
47833_verilog-doc_HDLBits_Verilog_Language_Basics_norgate.v
4783_E203plus_E203Plus_rtl（硬件rtl代码）_core_config.v
47843_verilog-doc_HDLBits_Verilog_Language_More_Features_conditional.v
47844_verilog-doc_HDLBits_Verilog_Language_More_Features_gates100.v
47846_verilog-doc_HDLBits_Verilog_Language_More_Features_reduction.v
47855_verilog-doc_HDLBits_Verilog_Language_Vectors_gates4.v
47856_verilog-doc_HDLBits_Verilog_Language_Vectors_vector0.v
47857_verilog-doc_HDLBits_Verilog_Language_Vectors_vector1.v
47859_verilog-doc_HDLBits_Verilog_Language_Vectors_vector3.v
47860_verilog-doc_HDLBits_Verilog_Language_Vectors_vector4.v
47861_verilog-doc_HDLBits_Verilog_Language_Vectors_vector5.v
47862_verilog-doc_HDLBits_Verilog_Language_Vectors_vectorgates.v
47865_verilog-doc_HDLBits_doc_picture_fadd.v
47870_verilog-doc_HDLBits_doc_picture_m2014_q4j.v
47997_verilog-ethernet_example_S10DX_DK_fpga_10g_rtl_avst2axis.v
4801_E203plus_E203Plus_rtl（硬件rtl代码）_perips_i2c_master_defines.v
48087_verilog-ethernet_lib_axis_rtl_ll_axis_bridge.v
4814_E203plus_E203Plus_rtl（硬件rtl代码）_perips_sirv_aon_porrst.v
4819_E203plus_E203Plus_rtl（硬件rtl代码）_perips_sirv_expl_apb_slv.v
4820_E203plus_E203Plus_rtl（硬件rtl代码）_perips_sirv_expl_axi_slv.v
48233_verilog-ethernet_rtl_xgmii_deinterleave.v
48234_verilog-ethernet_rtl_xgmii_interleave.v
4826_E203plus_E203Plus_rtl（硬件rtl代码）_perips_sirv_jtaggpioport.v
48337_verilog-fpga_display_lcd_vim828_vim828_defines.v
48384_verilog-fpga_tristate_tristate.v
4838_E203plus_E203Plus_rtl（硬件rtl代码）_perips_sirv_pwmgpioport.v
48418_verilog-labs_cpu_modules_imm.v
48425_verilog-labs_invertor_modules_invertor.v
48426_verilog-labs_invertor_modules_repeater.v
48433_verilog-labs_sign_ext_modules_neg.v
48434_verilog-labs_sign_ext_modules_sign_ext.v
48435_verilog-labs_sign_ext_modules_sign_ext2.v
4856_E203plus_E203Plus_rtl（硬件rtl代码）_perips_sirv_spigpioport.v
4857_E203plus_E203Plus_rtl（硬件rtl代码）_perips_sirv_spigpioport_1.v
4864_E203plus_E203Plus_rtl（硬件rtl代码）_perips_sirv_uartgpioport.v
4876_E203plus_rtl_e203_core_config.v
48791_verilog_PipeLine_Decoder.v
48795_verilog_PipeLine_MUX2_1B.v
48796_verilog_PipeLine_MUX2_32B.v
48797_verilog_PipeLine_MUX2_3B.v
48798_verilog_PipeLine_MUX2_4B.v
48799_verilog_PipeLine_MUX2_5B.v
48828_verilog_practice_CPU_Simplified_RISC_CPU_adr.v
48832_verilog_practice_CPU_Simplified_RISC_CPU_datactl.v
48838_verilog_practice_CPU_Simplified_RISC_CPU_rom.v
48841_verilog_practice_FIFO_bin_to_gray_bin_to_gray.v
48854_verilog_single_Decoder.v
48857_verilog_single_ImmExiend.v
48858_verilog_single_MUX2_1B.v
48859_verilog_single_MUX2_32B.v
48860_verilog_single_MUX2_3B.v
48861_verilog_single_MUX2_5B.v
48878_veriloglib_basic_constant_bundle_constant_bundle.v
48885_veriloglib_basic_muxes_mux21.v
48894_veriloglib_math_adders_full_adder.v
48895_veriloglib_math_adders_half_adder.v
48897_veriloglib_math_comparator.v
48904_veriloglib_peripherals_pwm.v
4893_E203plus_rtl_e203_perips_i2c_master_defines.v
48944_vicii-kawari_hdl_testpattern.v
48979_vj-uart_rtl_buffer_bb.v
48981_vj-uart_rtl_pll_clock_bb.v
48982_vj-uart_rtl_system_include.v
48984_vj-uart_rtl_vjtag_bb.v
49003_vortexupl_third_party_fpnew_vendor_opene906_E906_RTL_FACTORY_gen_rtl_clk_rtl_gated_clk_cell.v
49014_vortexupl_third_party_fpnew_vendor_opene906_E906_RTL_FACTORY_gen_rtl_fpu_rtl_pa_fpu_src_type.v
49016_vroom_rv_uart_uart16550_tags_NewFormat_rtl_verilog-backup_uart_defines.v
49017_vroom_rv_uart_uart16550_tags_NewFormat_rtl_verilog_uart_defines.v
49018_vroom_rv_uart_uart16550_tags_asyst_2_rtl_verilog_uart_defines.v
49019_vroom_rv_uart_uart16550_tags_asyst_3_rtl_verilog_uart_defines.v
49020_vroom_rv_uart_uart16550_tags_initial_verilog_UART_defines.v
49021_vroom_rv_uart_uart16550_tags_rel_1_bench_verilog_uart_device_if_defines.v
49023_vroom_rv_uart_uart16550_tags_rel_1_rtl_verilog_uart_defines.v
49025_vroom_rv_uart_uart16550_tags_rel_2_bench_verilog_uart_testbench_defines.v
49027_vroom_rv_uart_uart16550_tags_rel_2_bench_verilog_wb_model_defines.v
49028_vroom_rv_uart_uart16550_tags_rel_2_rtl_verilog-backup_uart_defines.v
49030_vroom_rv_uart_uart16550_tags_rel_2_rtl_verilog_uart_defines.v
49032_vroom_rv_uart_uart16550_tags_rel_3_bench_verilog_uart_testbench_defines.v
49034_vroom_rv_uart_uart16550_tags_rel_3_bench_verilog_wb_model_defines.v
49035_vroom_rv_uart_uart16550_tags_rel_3_rtl_verilog-backup_uart_defines.v
49037_vroom_rv_uart_uart16550_tags_rel_3_rtl_verilog_uart_defines.v
49039_vroom_rv_uart_uart16550_tags_rel_4_bench_verilog_uart_testbench_defines.v
49041_vroom_rv_uart_uart16550_tags_rel_4_bench_verilog_wb_model_defines.v
49042_vroom_rv_uart_uart16550_tags_rel_4_rtl_verilog-backup_uart_defines.v
49044_vroom_rv_uart_uart16550_tags_rel_4_rtl_verilog_uart_defines.v
49046_vroom_rv_uart_uart16550_trunk_bench_verilog_uart_testbench_defines.v
49048_vroom_rv_uart_uart16550_trunk_bench_verilog_wb_model_defines.v
49049_vroom_rv_uart_uart16550_trunk_rtl_verilog-backup_uart_defines.v
49051_vroom_rv_uart_uart16550_trunk_rtl_verilog_uart_defines.v
49052_vroom_rv_uart_uart_defines.v
49053_vsap-1_adder.v
49054_vsap-1_clock.v
4906_E203plus_rtl_e203_perips_sirv_aon_porrst.v
49088_wb_intercon_rtl_verilog_wb_data_resize.v
49108_wujian100_open_soc_clkgen.v
49112_wujian100_open_soc_dummy.v
4911_E203plus_rtl_e203_perips_sirv_expl_apb_slv.v
49121_wujian100_open_soc_sim_lib_PAD_OSC_IO.v
4912_E203plus_rtl_e203_perips_sirv_expl_axi_slv.v
4918_E203plus_rtl_e203_perips_sirv_jtaggpioport.v
4919_E203plus_rtl_e203_perips_sirv_otp_top.v
49308_x393_simulation_modules_vospi.v
4930_E203plus_rtl_e203_perips_sirv_pwmgpioport.v
49350_x393_util_modules_pri1hot16.v
49427_xcrypto_rtl_p_shfrot_p_shfrot.v
49432_xcrypto_rtl_xc_aessub_xc_aessub_sbox.v
49435_xcrypto_rtl_xc_malu_xc_malu_long.v
49436_xcrypto_rtl_xc_malu_xc_malu_mul.v
49438_xcrypto_rtl_xc_malu_xc_malu_pmul.v
49444_xcrypto_rtl_xc_sha256_xc_sha256.v
49446_xcrypto_rtl_xc_sha3_xc_sha3.v
49447_xcrypto_rtl_xc_sha512_xc_sha512.v
49451_xenowing_mimas_a7_test_ddr3_ip_clk_mmcm_clk_mmcm_stub.v
49469_xenowing_mimas_a7_test_ddr3_ip_ddr3_controller_ddr3_controller_stub.v
4948_E203plus_rtl_e203_perips_sirv_spigpioport.v
4949_E203plus_rtl_e203_perips_sirv_spigpioport_1.v
4956_E203plus_rtl_e203_perips_sirv_uartgpioport.v
4962_E203plus_wrtl_rtl_core_config.v
49679_xfcp_lib_eth_example_S10DX_DK_fpga_10g_rtl_avst2axis.v
49758_xfcp_lib_eth_lib_axis_rtl_ll_axis_bridge.v
4979_E203plus_wrtl_rtl_perips_i2c_master_defines.v
49898_xfcp_lib_eth_rtl_xgmii_deinterleave.v
49899_xfcp_lib_eth_rtl_xgmii_interleave.v
4992_E203plus_wrtl_rtl_perips_sirv_aon_porrst.v
4997_E203plus_wrtl_rtl_perips_sirv_expl_apb_slv.v
4998_E203plus_wrtl_rtl_perips_sirv_expl_axi_slv.v
50043_xfcp_lib_wb_rtl_wb_mux_2.v
5004_E203plus_wrtl_rtl_perips_sirv_jtaggpioport.v
5005_E203plus_wrtl_rtl_perips_sirv_otp_top.v
50089_xyloni_design_helloworld_rtl_xyloni.v
50131_xyloni_design_v_filter_rtl_ov5640_reg.v
5016_E203plus_wrtl_rtl_perips_sirv_pwmgpioport.v
50262_yosys-f4pga-plugins_clockgating-plugin_tests_regfile_lib_sky130_hd_clkg_blackbox.v
50273_yosys-f4pga-plugins_params-plugin_tests_pll_techmaps_cells_sim.v
50278_yosys-f4pga-plugins_ql-qlf-plugin_common_cells_sim.v
50281_yosys-f4pga-plugins_ql-qlf-plugin_pp3_lut_map.v
50289_yosys-f4pga-plugins_ql-qlf-plugin_qlf_k6n10_lut_map.v
50303_yosys-f4pga-plugins_ql-qlf-plugin_tests_mac_unit_mac_unit.v
50304_yosys-f4pga-plugins_ql-qlf-plugin_tests_multiplier_multiplier.v
50328_yosys-f4pga-plugins_ql-qlf-plugin_tests_qlf_k6n10f_dsp_mult_dsp_mult.v
50329_yosys-f4pga-plugins_ql-qlf-plugin_tests_qlf_k6n10f_dsp_mult_post_synth_sim_dsp_mult_post_synth_sim.v
5034_E203plus_wrtl_rtl_perips_sirv_spigpioport.v
50353_yosys-f4pga-plugins_xdc-plugin_BANK.v
50356_yosys-f4pga-plugins_xdc-plugin_tests_io_loc_pairs_cells_xtra.v
50358_yosys-f4pga-plugins_xdc-plugin_tests_non_zero_port_indexes_non_zero_port_indexes.v
5035_E203plus_wrtl_rtl_perips_sirv_spigpioport_1.v
50366_ysyx-for-LiuBingxu_vsrc_add_with_Cin.v
50367_ysyx-for-LiuBingxu_vsrc_add_with_Cout.v
50368_ysyx-for-LiuBingxu_vsrc_add_without_Cin.v
50369_ysyx-for-LiuBingxu_vsrc_booth_mul.v
50372_ysyx-for-LiuBingxu_vsrc_define.v
50373_ysyx-for-LiuBingxu_vsrc_div_sub.v
5042_E203plus_wrtl_rtl_perips_sirv_uartgpioport.v
5049_E203plus_yrtl_rtl_core_config.v
50547_zet_cores_zet_rtl_zet_bitlog.v
50551_zet_cores_zet_rtl_zet_fulladd16.v
50557_zet_cores_zet_rtl_zet_next_or_not.v
50558_zet_cores_zet_rtl_zet_nstate.v
50580_zs-pentagon_CPLD_de0-nano_pll_bb.v
50590_zs-pentagon_CPLD_logic_includes_helper.v
50591_zs-pentagon_CPLD_logic_includes_tbhelper.v
5067_E203plus_yrtl_rtl_perips_i2c_master_defines.v
5080_E203plus_yrtl_rtl_perips_sirv_aon_porrst.v
5085_E203plus_yrtl_rtl_perips_sirv_expl_apb_slv.v
5086_E203plus_yrtl_rtl_perips_sirv_expl_axi_slv.v
5092_E203plus_yrtl_rtl_perips_sirv_jtaggpioport.v
5093_E203plus_yrtl_rtl_perips_sirv_otp_top.v
5104_E203plus_yrtl_rtl_perips_sirv_pwmgpioport.v
5122_E203plus_yrtl_rtl_perips_sirv_spigpioport.v
5123_E203plus_yrtl_rtl_perips_sirv_spigpioport_1.v
5130_E203plus_yrtl_rtl_perips_sirv_uartgpioport.v
5141_ECE1373_2016_hft_on_fpga_src_udp_hls_arp_server_hdl_verilog_arp_server_ap_rst_if.v
5162_ECE1373_2016_hft_on_fpga_src_udp_hls_dhcp_client_hdl_verilog_dhcp_client_ap_rst_if.v
5176_ECE1373_2016_hft_on_fpga_src_udp_hls_echo_server_hdl_verilog_echo_server_application_ap_rst_if.v
5243_ECE1373_2016_hft_on_fpga_src_udp_hls_timer_stream_adapter_hdl_verilog_timer_stream_adapter_ap_rst_if.v
528_4-Sensored-Brushless-DC-BLDC-Controller-with-UART-_Diverging8bit.v
5407_ECE1373_2016_hft_on_fpga_src_udp_hls_toe_ip_hdl_verilog_toe_ap_rst_if.v
54_100DaysRTL_Day020-BasicLogicGatesusingMux_gates_mux.v
541_8-bit-cpu_verilog_rtl_defines.v
542_8-bit-cpu_verilog_rtl_user_defines.v
544_8-bits-RISC-CPU-Verilog_addr_mux.v
5507_ECE1373_2016_hft_on_fpga_src_udp_hls_udpAppMux_hdl_verilog_udpAppMux_ap_rst_if.v
55_100DaysRTL_Day021-UniversalLogicGatesusingMux_gates_mux.v
5537_ECE1373_2016_hft_on_fpga_src_udp_hls_udpCapitalize_hdl_verilog_udpCapitalize_ap_rst_if.v
5579_ECE1373_2016_hft_on_fpga_src_udp_hls_udpCore_hdl_verilog_udp_ap_rst_if.v
5610_ECE1373_2016_hft_on_fpga_src_udp_hls_udpLoopbackWithTags_hdl_verilog_udpLoopbackWithTags_ap_rst_if.v
5625_ECE1373_2016_hft_on_fpga_src_udp_hls_udpLoopback_hdl_verilog_udpLoopback_ap_rst_if.v
5645_ECE1373_2016_hft_on_fpga_src_udp_hls_udpLowercase_hdl_verilog_udpLowercase_ap_rst_if.v
5661_ECE1373_2016_hft_on_fpga_src_udp_hls_udpPortReq_hdl_verilog_udpPortReq_ap_rst_if.v
5670_ECE289AdvancedBadge_mem_bb.v
5679_EE705_project_verilog_rtl_defines.v
5680_EE705_project_verilog_rtl_user_defines.v
5698_EEE228_Microprocessor_Microprocessor_Microprocessor.runs_final_design_ALU_0_0_synth_1_final_design_ALU_0_0_stub.v
5699_EEE228_Microprocessor_Microprocessor_Microprocessor.runs_final_design_Instruction_Decoder_0_0_synth_1_final_design_Instruction_Decoder_0_0_stub.v
5700_EEE228_Microprocessor_Microprocessor_Microprocessor.runs_final_design_Instruction_Register_0_0_synth_1_final_design_Instruction_Register_0_0_stub.v
5701_EEE228_Microprocessor_Microprocessor_Microprocessor.runs_final_design_MUX_0_0_synth_1_final_design_MUX_0_0_stub.v
5702_EEE228_Microprocessor_Microprocessor_Microprocessor.runs_final_design_MUX_1_0_synth_1_final_design_MUX_1_0_stub.v
5703_EEE228_Microprocessor_Microprocessor_Microprocessor.runs_final_design_Program_counter_0_0_synth_1_final_design_Program_counter_0_0_stub.v
5704_EEE228_Microprocessor_Microprocessor_Microprocessor.runs_final_design_ROM_0_0_synth_1_final_design_ROM_0_0_stub.v
5705_EEE228_Microprocessor_Microprocessor_Microprocessor.runs_final_design_Register_A_0_0_synth_1_final_design_Register_A_0_0_stub.v
5706_EEE228_Microprocessor_Microprocessor_Microprocessor.runs_final_design_Register_B_0_0_synth_1_final_design_Register_B_0_0_stub.v
5707_EEE228_Microprocessor_Microprocessor_Microprocessor.runs_final_design_Register_O_0_0_synth_1_final_design_Register_O_0_0_stub.v
570_8_bits_cpu_8_bits_cpu.srcs_sim_1_new_ram.v
5708_EEE228_Microprocessor_Microprocessor_Microprocessor.runs_final_design_Shifter_0_0_synth_1_final_design_Shifter_0_0_stub.v
57_100DaysRTL_Day022-SpecialLogicGatesusingMux_gates_mux.v
5717_EEE228_Microprocessor_Microprocessor_Microprocessor.srcs_sources_1_bd_final_design_ip_final_design_ALU_0_0_final_design_ALU_0_0_stub.v
5722_EEE228_Microprocessor_Microprocessor_Microprocessor.srcs_sources_1_bd_final_design_ip_final_design_Instruction_Decoder_0_0_final_design_Instruction_Decoder_0_0_stub.v
5725_EEE228_Microprocessor_Microprocessor_Microprocessor.srcs_sources_1_bd_final_design_ip_final_design_Instruction_Register_0_0_final_design_Instruction_Register_0_0_stub.v
5728_EEE228_Microprocessor_Microprocessor_Microprocessor.srcs_sources_1_bd_final_design_ip_final_design_MUX_0_0_final_design_MUX_0_0_stub.v
5731_EEE228_Microprocessor_Microprocessor_Microprocessor.srcs_sources_1_bd_final_design_ip_final_design_MUX_1_0_final_design_MUX_1_0_stub.v
5734_EEE228_Microprocessor_Microprocessor_Microprocessor.srcs_sources_1_bd_final_design_ip_final_design_Program_counter_0_0_final_design_Program_counter_0_0_stub.v
5737_EEE228_Microprocessor_Microprocessor_Microprocessor.srcs_sources_1_bd_final_design_ip_final_design_ROM_0_0_final_design_ROM_0_0_stub.v
573_8_bits_cpu_8_bits_cpu.srcs_sources_1_new_PC.v
5740_EEE228_Microprocessor_Microprocessor_Microprocessor.srcs_sources_1_bd_final_design_ip_final_design_Register_A_0_0_final_design_Register_A_0_0_stub.v
5743_EEE228_Microprocessor_Microprocessor_Microprocessor.srcs_sources_1_bd_final_design_ip_final_design_Register_B_0_0_final_design_Register_B_0_0_stub.v
5746_EEE228_Microprocessor_Microprocessor_Microprocessor.srcs_sources_1_bd_final_design_ip_final_design_Register_O_0_0_final_design_Register_O_0_0_stub.v
5749_EEE228_Microprocessor_Microprocessor_Microprocessor.srcs_sources_1_bd_final_design_ip_final_design_Shifter_0_0_final_design_Shifter_0_0_stub.v
5758_EEE228_Microprocessor_Microprocessor_Microprocessor.srcs_sources_1_new_MUX.v
5798_ELEC374_add_32_gate.v
5800_ELEC374_and_32_gate.v
5819_ELEC374_not_32_gate.v
5820_ELEC374_or_32_gate.v
5826_ELEC374_ram2_bb.v
5828_ELEC374_rol_32_gate.v
5829_ELEC374_ror_32_gate.v
5831_ELEC374_shl_32_gate.v
5832_ELEC374_shr_32_gate.v
5834_ELEC374_sub_32_gate.v
5842_ENIACORE_verilog_rtl_defines.v
5843_ENIACORE_verilog_rtl_user_defines.v
5851_ENIGMA_Lab_Trial1_verilog_rtl_defines.v
5852_ENIGMA_Lab_Trial1_verilog_rtl_user_defines.v
586_8bit_MicroComputer_Verilog_VerilogModules_ALU.v
59_100DaysRTL_Day023-FullAdderusingMux_full_adder.v
5923_FAST9-Accelerator_Verilog_Buffer_bb.v
5924_FAST9-Accelerator_Verilog_DBMEM.v
5926_FAST9-Accelerator_Verilog_FD_AddrCal.v
5928_FAST9-Accelerator_Verilog_FD_Datapath.v
5932_FAST9-Accelerator_Verilog_FS_Datapath.v
5934_FAST9-Accelerator_Verilog_FS_ScoreMem_bb.v
5937_FAST9-Accelerator_Verilog_Mat_AddrCal.v
593_8bit_MicroComputer_Verilog_VerilogModules_triBuff4.v
5940_FAST9-Accelerator_Verilog_Mat_Datapath.v
5944_FAST9-Accelerator_Verilog_NMS_AddrCal.v
5946_FAST9-Accelerator_Verilog_NMS_Datapath.v
594_8bit_MicroComputer_Verilog_VerilogModules_tristateBuff.v
5951_FAST9-Accelerator_Verilog_SRAM_bb.v
5974_FFT_Verilog_FFT16Radix4.v
598_ABC-RL_arithmetic_adder.v
599_ABC-RL_arithmetic_bar.v
600_ABC-RL_arithmetic_div.v
6012_FM-7_MiSTer_rtl_FDC.v
601_ABC-RL_arithmetic_hyp.v
6021_FM-7_MiSTer_rtl_RS232.v
6026_FM-7_MiSTer_rtl_SUBCRTADDR.v
602_ABC-RL_arithmetic_log2.v
603_ABC-RL_arithmetic_max.v
6041_FM-7_MiSTer_rtl_x74244.v
604_ABC-RL_arithmetic_multiplier.v
605_ABC-RL_arithmetic_sin.v
606_ABC-RL_arithmetic_sqrt.v
607_ABC-RL_arithmetic_square.v
61_100DaysRTL_Day026-BasicLogicGatesusingDmux_ANDgate_demux_and_gate.v
6143_FPGA-CNN_Quartus_Eq1Initial_equation2.v
6145_FPGA-CNN_Quartus_Eq1Initial_multiplier_unit.v
6147_FPGA-CNN_Quartus_adder.v
6148_FPGA-CNN_Quartus_eq1.v
6150_FPGA-CNN_Quartus_eq2.v
6153_FPGA-CNN_Quartus_multiplier.v
6250_FPGA-Imaging-Library_Connector_ColorBin2Channels_srcs_ColorBin2Channels.v
6251_FPGA-Imaging-Library_Connector_ColorGray2Channels_srcs_ColorGray2Channels.v
6252_FPGA-Imaging-Library_Connector_ColorRGB16toRGB24_srcs_ColorRGB16toRGB24.v
6253_FPGA-Imaging-Library_Connector_ColorRGB24toVGA_srcs_ColorRGB24toVGA.v
6254_FPGA-Imaging-Library_Connector_DataCombin2_srcs_DataCombin2.v
6255_FPGA-Imaging-Library_Connector_DataCombin3_srcs_DataCombin3.v
6257_FPGA-Imaging-Library_Connector_DataSplit4_srcs_DataSplit4.v
6258_FPGA-Imaging-Library_Connector_DataWidthConvert_srcs_DataWidthConvert.v
6259_FPGA-Imaging-Library_Connector_Mux2_srcs_Mux2.v
6262_FPGA-Imaging-Library_Connector_Or8_srcs_Or8.v
6270_FPGA-Imaging-Library_Geometry_Pan_HDL_Pan.srcs_sim_1_import_True2Comp.v
6288_FPGA-Imaging-Library_Geometry_Shear_HDL_Shear.srcs_sim_1_import_True2Comp.v
6305_FPGA-Imaging-Library_Point_LightnessTransform_HDL_LightnessTransform.srcs_sim_1_import_True2Comp.v
63_100DaysRTL_Day026-BasicLogicGatesusingDmux_NOTgate_demux_not_gate.v
6321_FPGA-Litecoin-Miner_ICARUS-LX150_test_icarus.v
6330_FPGA-Litecoin-Miner_experimental_CM1_hashvoodoo_test.v
6338_FPGA-Litecoin-Miner_experimental_CM1_sha-256-functions.v
6350_FPGA-Litecoin-Miner_experimental_DE2-115-SLOWSIXTEEN_sha-256-functions.v
6356_FPGA-Litecoin-Miner_experimental_LX150-EIGHT-A_test_icarus.v
635_AMSGateArray_Verilog_ROMMapping.v
6361_FPGA-Litecoin-Miner_experimental_LX150-EIGHT-B_test_icarus.v
6367_FPGA-Litecoin-Miner_experimental_LX150-EIGHT-C_test_icarus.v
6373_FPGA-Litecoin-Miner_experimental_LX150-SIXTYFOUR-A_test_icarus.v
6380_FPGA-Litecoin-Miner_experimental_LX150-SLOWEIGHT-A_test_icarus.v
6387_FPGA-Litecoin-Miner_experimental_LX150-SLOWSIXTEEN-A_test_icarus.v
6396_FPGA-Litecoin-Miner_experimental_Ztex-1-15y_sha-256-functions.v
6398_FPGA-Litecoin-Miner_experimental_Ztex-1-15y_test_miner.v
6410_FPGA-Litecoin-Miner_source_sha-256-functions.v
6465_FPGA-Sketch_hw_lib_std_input_arbiter_v1_0_0_hdl_input_arbiter_cpu_regs_defines.v
6469_FPGA-Sketch_hw_lib_std_nf_mac_attachment_v1_0_0_hdl_nf_mac_attachment_cpu_regs_defines.v
6472_FPGA-Sketch_hw_lib_std_nic_output_port_lookup_v1_0_0_hdl_output_port_lookup_cpu_regs_defines.v
6473_FPGA-Sketch_hw_lib_std_output_queues_v1_0_0_hdl_output_queues_cpu_regs_defines.v
6482_FPGA-Sketch_hw_lib_std_router_output_port_lookup_v1_0_0_hdl_output_port_lookup_cpu_regs_defines.v
6487_FPGA-Sketch_hw_lib_std_switch_lite_output_port_lookup_v1_0_0_hdl_output_port_lookup_cpu_regs_defines.v
6490_FPGA-Sketch_hw_lib_std_switch_output_port_lookup_v1_0_1_hdl_output_port_lookup_cpu_regs_defines.v
65_100DaysRTL_Day026-BasicLogicGatesusingDmux_ORgate_demux_or_gate.v
655_APTPU_DCC_flow_net_rtl_Adder.v
6592_FPGA-Video-Capture_board_3_oneboard_design_ip_backup_20230412165656_interpolation_ram0_rtl_interpolation_ram0_init_param.v
662_APTPU_DCC_flow_net_rtl_BLC.v
6641_FPGA-Video-Capture_board_3_oneboard_design_ipcore_interpolation_ram_rtl_interpolation_ram_init_param.v
6661_FPGA-Video-Capture_board_3_oneboard_design_ipcore_pcie_test_example_design_rtl_ipsl_pcie_dma_ctrl_ipsl_pcie_dma_ram_rtl_ipsl_pcie_dma_ram_init_param.v
670_APTPU_DCC_flow_net_rtl_EIM4x4.v
67_100DaysRTL_Day027-UniversalLogicGatesusingDmux_NANDgate_demux_nand.v
6712_FPGA-Video-Capture_board_3_oneboard_design_ipcore_pcie_test_rtl_ipsl_pcie_ext_ram_ipsl_pcie_ext_rcvd_ram_rtl_ipsl_pcie_ext_rcvd_ram_init_param.v
6714_FPGA-Video-Capture_board_3_oneboard_design_ipcore_pcie_test_rtl_ipsl_pcie_ext_ram_ipsl_pcie_ext_rcvh_ram_rtl_ipsl_pcie_ext_rcvh_ram_init_param.v
6716_FPGA-Video-Capture_board_3_oneboard_design_ipcore_pcie_test_rtl_ipsl_pcie_ext_ram_ipsl_pcie_retryd_ram_rtl_ipsl_pcie_retryd_ram_init_param.v
672_APTPU_DCC_flow_net_rtl_Half_adder.v
6733_FPGA-Video-Capture_board_3_oneboard_design_ipcore_pcie_test_sim_modelsim_ipsl_pcie_dma_ram_init_param.v
6734_FPGA-Video-Capture_board_3_oneboard_design_ipcore_pcie_test_sim_modelsim_ipsl_pcie_ext_rcvd_ram_init_param.v
6735_FPGA-Video-Capture_board_3_oneboard_design_ipcore_pcie_test_sim_modelsim_ipsl_pcie_ext_rcvh_ram_init_param.v
6736_FPGA-Video-Capture_board_3_oneboard_design_ipcore_pcie_test_sim_modelsim_ipsl_pcie_retryd_ram_init_param.v
673_APTPU_DCC_flow_net_rtl_LBC.v
677_APTPU_DCC_flow_net_rtl_MAA3.v
6797_FPGA-ftdi245fifo_RTL_ftdi_245fifo_axi_stream_resizing.v
6824_FPGA_Book_Experiments_2.9.1Gate_Level_Greater_than_Circuit_src_eq1.v
6826_FPGA_Book_Experiments_2.9.1Gate_Level_Greater_than_Circuit_src_greater_than_2bit.v
6830_FPGA_Book_Experiments_2.9.2Gate_Level_Binary_Decoder_src_binary_decoder_2x4.v
6837_FPGA_Book_Experiments_3.11.1Multifunction_Barrel_Shifter_src_Rotate_16.v
6838_FPGA_Book_Experiments_3.11.1Multifunction_Barrel_Shifter_src_Rotate_32.v
6839_FPGA_Book_Experiments_3.11.1Multifunction_Barrel_Shifter_src_Rotate_8.v
6860_FPGA_Book_Experiments_7.7.5Dual_Mode_Comparator_src_dual_comparator.v
69_100DaysRTL_Day027-UniversalLogicGatesusingDmux_NORgate_demux_nor.v
691_APTPU_DCC_flow_net_rtl_Zero_Mux.v
6922_FPGA_Ultrasound_verilog_src_fifo_32x512.v
6923_FPGA_Ultrasound_verilog_src_fifo_8x2048.v
6926_FPGA_Ultrasound_verilog_src_system.v
6928_FPGA_Ultrasound_verilog_src_xillybus_core.v
692_APTPU_DCC_flow_net_rtl_accurate_multiplier.v
6937_FPGA_atoms_base_model_RTL_fulladder.v
693_APTPU_DCC_flow_net_rtl_adder_RoBA.v
6965_FPGA_atoms_pango_transplant_ddr3_test_source_ddr3_test_ddr3_test1.v
696_APTPU_DCC_flow_net_rtl_barrel_shifter.v
6972_FPGA_atoms_system_project_ahb_to_axi_bridge.v
697_APTPU_DCC_flow_net_rtl_base2_mux.v
698_APTPU_DCC_flow_net_rtl_control_unit.v
7008_FPGA_atoms_system_project_axi_controller_project_axi_full_bus_axi_full_bus.srcs_sources_1_bd_design_1_ip_design_1_axi_full_0_0_design_1_axi_full_0_0_stub.v
7009_FPGA_atoms_system_project_axi_controller_project_axi_full_bus_axi_full_bus.srcs_sources_1_bd_design_1_ip_design_1_axi_full_1_0_design_1_axi_full_1_0_stub.v
701_APTPU_DCC_flow_net_rtl_decoder.v
704_APTPU_DCC_flow_net_rtl_full_adder.v
7107_FYP--Risc-V-32-bit-Matrix-Mac_Project_Backups_files_ALU_Decoder.v
7108_FYP--Risc-V-32-bit-Matrix-Mac_Project_Backups_files_Adder.v
7110_FYP--Risc-V-32-bit-Matrix-Mac_Project_Backups_files_Hazard_Unit.v
7112_FYP--Risc-V-32-bit-Matrix-Mac_Project_Backups_files_MUX_2_by_1.v
7113_FYP--Risc-V-32-bit-Matrix-Mac_Project_Backups_files_MUX_3_by_1.v
7114_FYP--Risc-V-32-bit-Matrix-Mac_Project_Backups_files_Main_Decoder.v
7115_FYP--Risc-V-32-bit-Matrix-Mac_Project_Backups_files_PC_Adder.v
7118_FYP--Risc-V-32-bit-Matrix-Mac_Project_Backups_files_Sign_Extend.v
7126_FYP--Risc-V-32-bit-Matrix-Mac_Project_Pipline_5_stage_Processor_V_1.0_Pipline_5_stage_Processor_V_1.0.srcs_sources_1_imports_Single_Cycle_Processor_V_1.2_Single_Cycle_Processor_V_1.2.srcs_sources_1_new_ALU_Decoder.v
7127_FYP--Risc-V-32-bit-Matrix-Mac_Project_Pipline_5_stage_Processor_V_1.0_Pipline_5_stage_Processor_V_1.0.srcs_sources_1_imports_Single_Cycle_Processor_V_1.2_Single_Cycle_Processor_V_1.2.srcs_sources_1_new_Adder.v
7129_FYP--Risc-V-32-bit-Matrix-Mac_Project_Pipline_5_stage_Processor_V_1.0_Pipline_5_stage_Processor_V_1.0.srcs_sources_1_imports_Single_Cycle_Processor_V_1.2_Single_Cycle_Processor_V_1.2.srcs_sources_1_new_Hazard_Unit.v
7131_FYP--Risc-V-32-bit-Matrix-Mac_Project_Pipline_5_stage_Processor_V_1.0_Pipline_5_stage_Processor_V_1.0.srcs_sources_1_imports_Single_Cycle_Processor_V_1.2_Single_Cycle_Processor_V_1.2.srcs_sources_1_new_MUX_2_by_1.v
7132_FYP--Risc-V-32-bit-Matrix-Mac_Project_Pipline_5_stage_Processor_V_1.0_Pipline_5_stage_Processor_V_1.0.srcs_sources_1_imports_Single_Cycle_Processor_V_1.2_Single_Cycle_Processor_V_1.2.srcs_sources_1_new_MUX_3_by_1.v
7133_FYP--Risc-V-32-bit-Matrix-Mac_Project_Pipline_5_stage_Processor_V_1.0_Pipline_5_stage_Processor_V_1.0.srcs_sources_1_imports_Single_Cycle_Processor_V_1.2_Single_Cycle_Processor_V_1.2.srcs_sources_1_new_Main_Decoder.v
7134_FYP--Risc-V-32-bit-Matrix-Mac_Project_Pipline_5_stage_Processor_V_1.0_Pipline_5_stage_Processor_V_1.0.srcs_sources_1_imports_Single_Cycle_Processor_V_1.2_Single_Cycle_Processor_V_1.2.srcs_sources_1_new_PC_Adder.v
7137_FYP--Risc-V-32-bit-Matrix-Mac_Project_Pipline_5_stage_Processor_V_1.0_Pipline_5_stage_Processor_V_1.0.srcs_sources_1_imports_Single_Cycle_Processor_V_1.2_Single_Cycle_Processor_V_1.2.srcs_sources_1_new_Sign_Extend.v
7138_FYP--Risc-V-32-bit-Matrix-Mac_Project_Pipline_5_stage_Processor_V_1.0_Pipline_5_stage_Processor_V_1.0.srcs_sources_1_imports_new_MUX_2_by_1.v
7140_FYP--Risc-V-32-bit-Matrix-Mac_Project_Pipline_5_stage_Processor_V_1.0_Pipline_5_stage_Processor_V_1.0.srcs_sources_1_new_ALU_Decoder.v
7142_FYP--Risc-V-32-bit-Matrix-Mac_Project_Pipline_5_stage_Processor_V_1.0_Pipline_5_stage_Processor_V_1.0.srcs_sources_1_new_Hazard_Unit.v
7144_FYP--Risc-V-32-bit-Matrix-Mac_Project_Pipline_5_stage_Processor_V_1.0_Pipline_5_stage_Processor_V_1.0.srcs_sources_1_new_MUX_2_by_1.v
7145_FYP--Risc-V-32-bit-Matrix-Mac_Project_Pipline_5_stage_Processor_V_1.0_Pipline_5_stage_Processor_V_1.0.srcs_sources_1_new_MUX_3_by_1.v
7146_FYP--Risc-V-32-bit-Matrix-Mac_Project_Pipline_5_stage_Processor_V_1.0_Pipline_5_stage_Processor_V_1.0.srcs_sources_1_new_Main_Decoder.v
7147_FYP--Risc-V-32-bit-Matrix-Mac_Project_Pipline_5_stage_Processor_V_1.0_Pipline_5_stage_Processor_V_1.0.srcs_sources_1_new_PC_Adder.v
7150_FYP--Risc-V-32-bit-Matrix-Mac_Project_Pipline_5_stage_Processor_V_1.0_Pipline_5_stage_Processor_V_1.0.srcs_sources_1_new_Sign_Extend.v
7152_FYP--Risc-V-32-bit-Matrix-Mac_Project_Pipline_5_stage_Processor_V_1.5_Pipline_5_stage_Processor_V_1.5.srcs_sources_1_new_ALU_Decoder.v
7153_FYP--Risc-V-32-bit-Matrix-Mac_Project_Pipline_5_stage_Processor_V_1.5_Pipline_5_stage_Processor_V_1.5.srcs_sources_1_new_Adder.v
7155_FYP--Risc-V-32-bit-Matrix-Mac_Project_Pipline_5_stage_Processor_V_1.5_Pipline_5_stage_Processor_V_1.5.srcs_sources_1_new_Hazard_Unit.v
7157_FYP--Risc-V-32-bit-Matrix-Mac_Project_Pipline_5_stage_Processor_V_1.5_Pipline_5_stage_Processor_V_1.5.srcs_sources_1_new_MUX_2_by_1.v
7158_FYP--Risc-V-32-bit-Matrix-Mac_Project_Pipline_5_stage_Processor_V_1.5_Pipline_5_stage_Processor_V_1.5.srcs_sources_1_new_MUX_3_by_1.v
7159_FYP--Risc-V-32-bit-Matrix-Mac_Project_Pipline_5_stage_Processor_V_1.5_Pipline_5_stage_Processor_V_1.5.srcs_sources_1_new_Main_Decoder.v
7160_FYP--Risc-V-32-bit-Matrix-Mac_Project_Pipline_5_stage_Processor_V_1.5_Pipline_5_stage_Processor_V_1.5.srcs_sources_1_new_PC_Adder.v
7163_FYP--Risc-V-32-bit-Matrix-Mac_Project_Pipline_5_stage_Processor_V_1.5_Pipline_5_stage_Processor_V_1.5.srcs_sources_1_new_Sign_Extend.v
7166_FYP--Risc-V-32-bit-Matrix-Mac_Project_Pipline_Five_v_2.0_Pipline_Five_v_2.0.srcs_SC_SimSet_new_PIPE_TB.v
7167_FYP--Risc-V-32-bit-Matrix-Mac_Project_Pipline_Five_v_2.0_Pipline_Five_v_2.0.srcs_SC_SimSet_new_Pipline_Top_TB.v
7170_FYP--Risc-V-32-bit-Matrix-Mac_Project_Pipline_Five_v_2.0_Pipline_Five_v_2.0.srcs_sources_1_new_ALU_Decoder.v
7171_FYP--Risc-V-32-bit-Matrix-Mac_Project_Pipline_Five_v_2.0_Pipline_Five_v_2.0.srcs_sources_1_new_Adder.v
7178_FYP--Risc-V-32-bit-Matrix-Mac_Project_Pipline_Five_v_2.0_Pipline_Five_v_2.0.srcs_sources_1_new_Main_Decoder.v
7180_FYP--Risc-V-32-bit-Matrix-Mac_Project_Pipline_Five_v_2.0_Pipline_Five_v_2.0.srcs_sources_1_new_Mux_2_by_1.v
7181_FYP--Risc-V-32-bit-Matrix-Mac_Project_Pipline_Five_v_2.0_Pipline_Five_v_2.0.srcs_sources_1_new_Mux_3_by_1.v
7182_FYP--Risc-V-32-bit-Matrix-Mac_Project_Pipline_Five_v_2.0_Pipline_Five_v_2.0.srcs_sources_1_new_PC_Adder.v
7185_FYP--Risc-V-32-bit-Matrix-Mac_Project_Pipline_Five_v_2.0_Pipline_Five_v_2.0.srcs_sources_1_new_Sign_Extend.v
7193_FYP--Risc-V-32-bit-Matrix-Mac_Project_Pipline_Five_v_3.0_Pipline_Five_v_2.0.srcs_SC_SimSet_new_PIPE_TB.v
7194_FYP--Risc-V-32-bit-Matrix-Mac_Project_Pipline_Five_v_3.0_Pipline_Five_v_2.0.srcs_SC_SimSet_new_Pipline_Top_TB.v
7197_FYP--Risc-V-32-bit-Matrix-Mac_Project_Pipline_Five_v_3.0_Pipline_Five_v_2.0.srcs_sources_1_new_ALU_Decoder.v
7198_FYP--Risc-V-32-bit-Matrix-Mac_Project_Pipline_Five_v_3.0_Pipline_Five_v_2.0.srcs_sources_1_new_Adder.v
7205_FYP--Risc-V-32-bit-Matrix-Mac_Project_Pipline_Five_v_3.0_Pipline_Five_v_2.0.srcs_sources_1_new_Main_Decoder.v
7207_FYP--Risc-V-32-bit-Matrix-Mac_Project_Pipline_Five_v_3.0_Pipline_Five_v_2.0.srcs_sources_1_new_Mux_2_by_1.v
7208_FYP--Risc-V-32-bit-Matrix-Mac_Project_Pipline_Five_v_3.0_Pipline_Five_v_2.0.srcs_sources_1_new_Mux_3_by_1.v
7209_FYP--Risc-V-32-bit-Matrix-Mac_Project_Pipline_Five_v_3.0_Pipline_Five_v_2.0.srcs_sources_1_new_PC_Adder.v
7212_FYP--Risc-V-32-bit-Matrix-Mac_Project_Pipline_Five_v_3.0_Pipline_Five_v_2.0.srcs_sources_1_new_Sign_Extend.v
7217_FYP--Risc-V-32-bit-Matrix-Mac_Project_RISC_V_MAC_Processor_RISC_V_MAC_Processor.srcs_sources_1_imports_new_ALU_Decoder.v
7218_FYP--Risc-V-32-bit-Matrix-Mac_Project_RISC_V_MAC_Processor_RISC_V_MAC_Processor.srcs_sources_1_imports_new_Adder.v
721_APTPU_DCC_flow_net_rtl_power_k_mux.v
7224_FYP--Risc-V-32-bit-Matrix-Mac_Project_RISC_V_MAC_Processor_RISC_V_MAC_Processor.srcs_sources_1_imports_new_Main_Decoder.v
7227_FYP--Risc-V-32-bit-Matrix-Mac_Project_RISC_V_MAC_Processor_RISC_V_MAC_Processor.srcs_sources_1_imports_new_Mux_2_by_1.v
7228_FYP--Risc-V-32-bit-Matrix-Mac_Project_RISC_V_MAC_Processor_RISC_V_MAC_Processor.srcs_sources_1_imports_new_Mux_3_by_1.v
7229_FYP--Risc-V-32-bit-Matrix-Mac_Project_RISC_V_MAC_Processor_RISC_V_MAC_Processor.srcs_sources_1_imports_new_PC_Adder.v
722_APTPU_DCC_flow_net_rtl_pre_comp_bank.v
7232_FYP--Risc-V-32-bit-Matrix-Mac_Project_RISC_V_MAC_Processor_RISC_V_MAC_Processor.srcs_sources_1_imports_new_Sign_Extend.v
7238_FYP--Risc-V-32-bit-Matrix-Mac_Project_RISC_V_MAC_Processor_V2.0_RISC_V_MAC_Processor.srcs_sources_1_imports_new_ALU_Decoder.v
7239_FYP--Risc-V-32-bit-Matrix-Mac_Project_RISC_V_MAC_Processor_V2.0_RISC_V_MAC_Processor.srcs_sources_1_imports_new_Adder.v
7245_FYP--Risc-V-32-bit-Matrix-Mac_Project_RISC_V_MAC_Processor_V2.0_RISC_V_MAC_Processor.srcs_sources_1_imports_new_Main_Decoder.v
7248_FYP--Risc-V-32-bit-Matrix-Mac_Project_RISC_V_MAC_Processor_V2.0_RISC_V_MAC_Processor.srcs_sources_1_imports_new_Mux_2_by_1.v
7249_FYP--Risc-V-32-bit-Matrix-Mac_Project_RISC_V_MAC_Processor_V2.0_RISC_V_MAC_Processor.srcs_sources_1_imports_new_Mux_3_by_1.v
7250_FYP--Risc-V-32-bit-Matrix-Mac_Project_RISC_V_MAC_Processor_V2.0_RISC_V_MAC_Processor.srcs_sources_1_imports_new_PC_Adder.v
7253_FYP--Risc-V-32-bit-Matrix-Mac_Project_RISC_V_MAC_Processor_V2.0_RISC_V_MAC_Processor.srcs_sources_1_imports_new_Sign_Extend.v
7258_FYP--Risc-V-32-bit-Matrix-Mac_Project_Single_Cycle_Processor_Single_Cycle_Processor.srcs_ALU_new_Main_decoder_TB.v
7260_FYP--Risc-V-32-bit-Matrix-Mac_Project_Single_Cycle_Processor_Single_Cycle_Processor.srcs_sources_1_new_ALU_Decoder.v
7261_FYP--Risc-V-32-bit-Matrix-Mac_Project_Single_Cycle_Processor_Single_Cycle_Processor.srcs_sources_1_new_Main_Decoder.v
7264_FYP--Risc-V-32-bit-Matrix-Mac_Project_Single_Cycle_Processor_V_1.2_Single_Cycle_Processor_V_1.2.srcs_Main_Decoder_SimSet_new_ALU_DcoderTB.v
7265_FYP--Risc-V-32-bit-Matrix-Mac_Project_Single_Cycle_Processor_V_1.2_Single_Cycle_Processor_V_1.2.srcs_Main_Decoder_SimSet_new_ALU_Decoder_TB.v
7266_FYP--Risc-V-32-bit-Matrix-Mac_Project_Single_Cycle_Processor_V_1.2_Single_Cycle_Processor_V_1.2.srcs_Main_Decoder_SimSet_new_Fetch_Cycle_TB.v
7268_FYP--Risc-V-32-bit-Matrix-Mac_Project_Single_Cycle_Processor_V_1.2_Single_Cycle_Processor_V_1.2.srcs_Main_Decoder_SimSet_new_Pipelined_Top_TB.v
7269_FYP--Risc-V-32-bit-Matrix-Mac_Project_Single_Cycle_Processor_V_1.2_Single_Cycle_Processor_V_1.2.srcs_Main_Decoder_SimSet_new_SIngle_Cycle_Top_Testbench.v
726_APTPU_DCC_flow_net_rtl_shift_left_mux.v
7270_FYP--Risc-V-32-bit-Matrix-Mac_Project_Single_Cycle_Processor_V_1.2_Single_Cycle_Processor_V_1.2.srcs_Main_Decoder_SimSet_new_Single_Cycle_Top.v
7271_FYP--Risc-V-32-bit-Matrix-Mac_Project_Single_Cycle_Processor_V_1.2_Single_Cycle_Processor_V_1.2.srcs_Main_Decoder_SimSet_new_Single_Cycle_Top_TB.v
7275_FYP--Risc-V-32-bit-Matrix-Mac_Project_Single_Cycle_Processor_V_1.2_Single_Cycle_Processor_V_1.2.srcs_sim_1_new_ALU_Decoder_TB.v
7276_FYP--Risc-V-32-bit-Matrix-Mac_Project_Single_Cycle_Processor_V_1.2_Single_Cycle_Processor_V_1.2.srcs_sim_1_new_ALU_TB.v
7277_FYP--Risc-V-32-bit-Matrix-Mac_Project_Single_Cycle_Processor_V_1.2_Single_Cycle_Processor_V_1.2.srcs_sim_1_new_Main_Decoder_TB.v
7279_FYP--Risc-V-32-bit-Matrix-Mac_Project_Single_Cycle_Processor_V_1.2_Single_Cycle_Processor_V_1.2.srcs_sources_1_new_ALU_Decoder.v
727_APTPU_DCC_flow_net_rtl_shift_unit.v
7281_FYP--Risc-V-32-bit-Matrix-Mac_Project_Single_Cycle_Processor_V_1.2_Single_Cycle_Processor_V_1.2.srcs_sources_1_new_Hazard_Unit.v
7283_FYP--Risc-V-32-bit-Matrix-Mac_Project_Single_Cycle_Processor_V_1.2_Single_Cycle_Processor_V_1.2.srcs_sources_1_new_MUX_2_by_1.v
7284_FYP--Risc-V-32-bit-Matrix-Mac_Project_Single_Cycle_Processor_V_1.2_Single_Cycle_Processor_V_1.2.srcs_sources_1_new_Main_Decoder.v
7285_FYP--Risc-V-32-bit-Matrix-Mac_Project_Single_Cycle_Processor_V_1.2_Single_Cycle_Processor_V_1.2.srcs_sources_1_new_Mux_3_by_1.v
7286_FYP--Risc-V-32-bit-Matrix-Mac_Project_Single_Cycle_Processor_V_1.2_Single_Cycle_Processor_V_1.2.srcs_sources_1_new_PC_Adder.v
7289_FYP--Risc-V-32-bit-Matrix-Mac_Project_Single_Cycle_Processor_V_1.2_Single_Cycle_Processor_V_1.2.srcs_sources_1_new_Sign_Extend.v
7292_FYP--Risc-V-32-bit-Matrix-Mac_Project_Single_Cycle_Processor_V_2.0_Single_Cycle_Processor_V_2.0.srcs_sources_1_imports_new_ALU_Decoder.v
7295_FYP--Risc-V-32-bit-Matrix-Mac_Project_Single_Cycle_Processor_V_2.0_Single_Cycle_Processor_V_2.0.srcs_sources_1_imports_new_MUX_2_by_1.v
7296_FYP--Risc-V-32-bit-Matrix-Mac_Project_Single_Cycle_Processor_V_2.0_Single_Cycle_Processor_V_2.0.srcs_sources_1_imports_new_Main_Decoder.v
7297_FYP--Risc-V-32-bit-Matrix-Mac_Project_Single_Cycle_Processor_V_2.0_Single_Cycle_Processor_V_2.0.srcs_sources_1_imports_new_PC_Adder.v
729_APTPU_DCC_flow_net_rtl_signed_product.v
7300_FYP--Risc-V-32-bit-Matrix-Mac_Project_Single_Cycle_Processor_V_2.0_Single_Cycle_Processor_V_2.0.srcs_sources_1_imports_new_Sign_Extend.v
7302_FYP--Risc-V-32-bit-Matrix-Mac_Project_src_ALU_Decoder.v
7303_FYP--Risc-V-32-bit-Matrix-Mac_Project_src_Adder.v
730_APTPU_DCC_flow_net_rtl_subtractor.v
7310_FYP--Risc-V-32-bit-Matrix-Mac_Project_src_Main_Decoder.v
7312_FYP--Risc-V-32-bit-Matrix-Mac_Project_src_Mux_2_by_1.v
7313_FYP--Risc-V-32-bit-Matrix-Mac_Project_src_Mux_3_by_1.v
7314_FYP--Risc-V-32-bit-Matrix-Mac_Project_src_PC_Adder.v
7317_FYP--Risc-V-32-bit-Matrix-Mac_Project_src_Sign_Extend.v
7322_FlattenRTL_tests_EDAUtils_adder_adder.v
7324_FlattenRTL_tests_EDAUtils_delimeter_dot_delimeter_dot.v
7339_FlattenRTL_tests_regression__adder_adder.v
733_APTPU_DCC_flow_net_rtl_unsign.v
7340_FlattenRTL_tests_regression__adder_f_adder.v
7341_FlattenRTL_tests_regression__adder_flatten.v
7342_FlattenRTL_tests_regression__adder_flattened_design.v
7343_FlattenRTL_tests_regression__adder_formatted.v
7344_FlattenRTL_tests_regression__adder_p_flatten.v
7345_FlattenRTL_tests_regression__adder_param_adder.v
7346_FlattenRTL_tests_regression__adder_param_f_adder.v
7347_FlattenRTL_tests_regression__adder_param_flatten_f_adder.v
7348_FlattenRTL_tests_regression__delimeter_dot_delimeter_dot.v
7349_FlattenRTL_tests_regression__delimeter_dot_f_delimeter_dot.v
7350_FlattenRTL_tests_regression__delimeter_dot_f_top.v
7351_FlattenRTL_tests_regression__delimeter_dot_flatten_f_delimeter_dot.v
7377_FlattenRTL_tests_regression_dma_src_dma_axi64_core0_arbiter.v
7390_FlattenRTL_tests_regression_dma_src_dma_axi64_core0_ch_empty.v
7407_FlattenRTL_tests_regression_dma_src_dma_axi64_defines.v
7410_FlattenRTL_tests_regression_dma_src_dma_axi64_reg_params.v
7415_FlattenRTL_tests_regression_dma_src_prgen_min2.v
7418_FlattenRTL_tests_regression_dma_src_prgen_or8.v
7420_FlattenRTL_tests_regression_dma_src_prgen_scatter8_1.v
7429_FlattenRTL_tests_regression_mips_src_mips_16_defs.v
7430_FlattenRTL_tests_regression_mul_format_flatten.v
7431_FlattenRTL_tests_regression_mul_mul.v
7433_FlattenRTL_tests_regression_or1200-master_src_or1200_defines.v
7445_FlattenRTL_tests_regression_or1200-master_src_timescale.v
7480_Fpga-accelerator-demos_relu.v
7493_Frix_fpga_de2-115_rtl_clock_clk_wiz_0_bb.v
7495_Frix_fpga_de2-115_rtl_params.v
7519_Frix_fpga_nexys4_ddr_project_project.srcs_sources_1_ip_mig_mig_stub.v
7576_Frix_fpga_nexys4_ddr_rtl_params.v
7582_Frix_fpga_nexys4_rtl_params.v
7592_Fuxi_soc_soc.srcs_sources_1_new_iobuf.v
7735_HDL-Bits-Solutions_1-Basics_01-GettingStarted.v
7736_HDL-Bits-Solutions_1-Basics_02-OutputZero.v
7737_HDL-Bits-Solutions_1-Basics_03-SimpleWire.v
7738_HDL-Bits-Solutions_1-Basics_04-FourWires.v
7739_HDL-Bits-Solutions_1-Basics_05-NotGate.v
7740_HDL-Bits-Solutions_1-Basics_06-AndGate.v
7741_HDL-Bits-Solutions_1-Basics_07-NorGate.v
7742_HDL-Bits-Solutions_1-Basics_08-XNORGate.v
7743_HDL-Bits-Solutions_1-Basics_10-7458ChipDesign.v
7744_HDL-Bits-Solutions_2-Vectors_1-Vectors.v
7745_HDL-Bits-Solutions_2-Vectors_2-Vectorsinmoredetail.v
7746_HDL-Bits-Solutions_2-Vectors_4-BitwiseOperators.v
7747_HDL-Bits-Solutions_2-Vectors_5-FourInputGate.v
7748_HDL-Bits-Solutions_2-Vectors_6-VectorConcatanationOperator.v
7749_HDL-Bits-Solutions_2-Vectors_7-VectorReversal.v
7750_HDL-Bits-Solutions_2-Vectors_8-ReplicationOperator.v
7751_HDL-Bits-Solutions_2-Vectors_9-MoreReplication.v
7768_HDL-Bits-Solutions_5-MoreVerilogFeatures_1-ConditionalTernaryOperator.v
7769_HDL-Bits-Solutions_5-MoreVerilogFeatures_2-reductionoperators.v
7770_HDL-Bits-Solutions_5-MoreVerilogFeatures_3-reduction-evenwidergates.v
7773_HDL-Bits-Solutions_6-CombinationalLogic_1-BasicGates_1-Wire.v
7774_HDL-Bits-Solutions_6-CombinationalLogic_1-BasicGates_10-SimplecircuitA.v
7775_HDL-Bits-Solutions_6-CombinationalLogic_1-BasicGates_11-SimplecircuitB.v
7776_HDL-Bits-Solutions_6-CombinationalLogic_1-BasicGates_12-CombineCircuitsAandB.v
7777_HDL-Bits-Solutions_6-CombinationalLogic_1-BasicGates_13-Ringorvibrate.v
7778_HDL-Bits-Solutions_6-CombinationalLogic_1-BasicGates_14-Thermostat.v
7779_HDL-Bits-Solutions_6-CombinationalLogic_1-BasicGates_16-Gatesandvectors.v
7780_HDL-Bits-Solutions_6-CombinationalLogic_1-BasicGates_17-Evenlongervectors.v
7781_HDL-Bits-Solutions_6-CombinationalLogic_1-BasicGates_2-GND.v
7782_HDL-Bits-Solutions_6-CombinationalLogic_1-BasicGates_3-NOR.v
7783_HDL-Bits-Solutions_6-CombinationalLogic_1-BasicGates_4-Anothergate.v
7784_HDL-Bits-Solutions_6-CombinationalLogic_1-BasicGates_5-TwoGates.v
7785_HDL-Bits-Solutions_6-CombinationalLogic_1-BasicGates_6-Morelogicgates.v
7786_HDL-Bits-Solutions_6-CombinationalLogic_1-BasicGates_7-7420chip.v
7787_HDL-Bits-Solutions_6-CombinationalLogic_1-BasicGates_8-Truthtable.v
7788_HDL-Bits-Solutions_6-CombinationalLogic_1-BasicGates_9-Two-bitequality.v
7789_HDL-Bits-Solutions_6-CombinationalLogic_2-Multiplexers_1-2to1Multiplexer.v
7790_HDL-Bits-Solutions_6-CombinationalLogic_2-Multiplexers_2-2to1Busmultiplexer.v
7791_HDL-Bits-Solutions_6-CombinationalLogic_3-ArithmaticCircuits_1-Halfadder.v
7792_HDL-Bits-Solutions_6-CombinationalLogic_3-ArithmaticCircuits_2-FullAdder.v
7797_HDL-Bits-Solutions_6-CombinationalLogic_3-ArithmaticCircuits_7-Signedadditionoverflow.v
7798_HDL-Bits-Solutions_6-CombinationalLogic_4-KMaps_1-ThreeVariable.v
7799_HDL-Bits-Solutions_6-CombinationalLogic_4-KMaps_2-FourVariable-POS.v
7800_HDL-Bits-Solutions_6-CombinationalLogic_4-KMaps_3-FourVariable-SOP.v
7801_HDL-Bits-Solutions_6-CombinationalLogic_4-KMaps_4-FourVariable.v
7802_HDL-Bits-Solutions_6-CombinationalLogic_4-KMaps_5-MinimumSOpPOS.v
7803_HDL-Bits-Solutions_6-CombinationalLogic_4-KMaps_6-KMapwithdontcareterms.v
7804_HDL-Bits-Solutions_6-CombinationalLogic_4-KMaps_7-KMap.v
7805_HDL-Bits-Solutions_6-CombinationalLogic_4-KMaps_8-KMapImplementedwithaMultiplexer.v
7809_HDL-Bits-Solutions_8-Verification_1-FindingBugsintheCode_1-2to1Muxfix.v
7814_HDL-Bits_GettingStarted.v
7815_HDL-Bits_OutputZero.v
7818_HDLBits_01_Getting_Started_01_Getting_Started.v
7819_HDLBits_01_Getting_Started_02_Output_Zero.v
7820_HDLBits_02_Verilog_Language_01_Basics_01_Simple_wire.v
7821_HDLBits_02_Verilog_Language_01_Basics_02_Four_wires.v
7822_HDLBits_02_Verilog_Language_01_Basics_03_Inverter.v
7823_HDLBits_02_Verilog_Language_01_Basics_04_AND_gate.v
7824_HDLBits_02_Verilog_Language_01_Basics_05_NOR_gate.v
7825_HDLBits_02_Verilog_Language_01_Basics_06_XNOR_gate.v
7826_HDLBits_02_Verilog_Language_01_Basics_08_7458_chip.v
7827_HDLBits_02_Verilog_Language_02_Vectors_01_Vectors.v
7828_HDLBits_02_Verilog_Language_02_Vectors_02_Vectors_in_more_detail.v
7830_HDLBits_02_Verilog_Language_02_Vectors_04_Bitwise_operators.v
7831_HDLBits_02_Verilog_Language_02_Vectors_05_Four-inupt_gates.v
7832_HDLBits_02_Verilog_Language_02_Vectors_06_Vector_concat_operation.v
7833_HDLBits_02_Verilog_Language_02_Vectors_07_Vector_reversal_1.v
7834_HDLBits_02_Verilog_Language_02_Vectors_08_Replication_operator.v
7835_HDLBits_02_Verilog_Language_02_Vectors_09_More_replication.v
7852_HDLBits_02_Verilog_Language_05_More_Verilog_Features_01_Conditional_ternary_operator.v
7853_HDLBits_02_Verilog_Language_05_More_Verilog_Features_02_Reduction_operators.v
7854_HDLBits_02_Verilog_Language_05_More_Verilog_Features_03_Reduction_wider_gates.v
7857_HDLBits_03_Circuits_01_Combinational_Logic_01_Basic_Gates_01_Wire.v
7858_HDLBits_03_Circuits_01_Combinational_Logic_01_Basic_Gates_02_GND.v
7859_HDLBits_03_Circuits_01_Combinational_Logic_01_Basic_Gates_03_NOR.v
7860_HDLBits_03_Circuits_01_Combinational_Logic_01_Basic_Gates_04_Another_gate.v
7861_HDLBits_03_Circuits_01_Combinational_Logic_01_Basic_Gates_05_Two_gates.v
7862_HDLBits_03_Circuits_01_Combinational_Logic_01_Basic_Gates_06_More_logic_gates.v
7863_HDLBits_03_Circuits_01_Combinational_Logic_01_Basic_Gates_07_7420_chip.v
7864_HDLBits_03_Circuits_01_Combinational_Logic_01_Basic_Gates_09_Two-bit_equality.v
7865_HDLBits_03_Circuits_01_Combinational_Logic_01_Basic_Gates_10_Sample_circuit_A.v
7866_HDLBits_03_Circuits_01_Combinational_Logic_01_Basic_Gates_11_Sample_circuit_B.v
7867_HDLBits_03_Circuits_01_Combinational_Logic_01_Basic_Gates_13_Ring_or_Vibrate.v
7868_HPAM_mul8_HPAM_2_v_Approx_FA.v
7869_HPAM_mul8_HPAM_2_v_FA.v
7870_HPAM_mul8_HPAM_2_v_HA.v
7875_HPAM_mul8_HPAM_4_v_Approx_FA.v
7876_HPAM_mul8_HPAM_4_v_FA.v
7877_HPAM_mul8_HPAM_4_v_HA.v
7882_HPAM_mul8_SRCA_v_Approx_FA.v
7883_HPAM_mul8_SRCA_v_FA.v
7884_HPAM_mul8_SRCA_v_HA.v
7890_HPAM_mul8_stage2_approx_v_FA.v
7891_HPAM_mul8_stage2_approx_v_HA.v
7895_HPAM_mul8_wallace_tree_v_FA.v
7896_HPAM_mul8_wallace_tree_v_HA.v
7906_HW-Syn-Lab_Lab01_Lab01.srcs_sources_1_new_fullAdder.v
7927_HW-Syn-Lab_Lab05_Lab05.srcs_sources_1_imports_Lab5Verilog_adder.v
7933_HW-Syn-Lab_Lab05_Lab05.srcs_sources_1_imports_Lab5Verilog_mux2_1.v
7968_Haasoscope_max10_adc_firmware_dpram2_bb.v
7972_Haasoscope_max10_adc_firmware_lp_ram_dp_2_bb.v
7973_Haasoscope_max10_adc_firmware_lp_ram_dp_bb.v
7974_Haasoscope_max10_adc_firmware_myadc_myadc_bb.v
798_ASIC-Design-Roadmap_cmsdk_cmsdk_mcu_defs.v
7997_Haasoscope_max10_adc_firmware_mypll2_bb.v
8003_Haasoscope_max10_adc_firmware_ram1_bb.v
8005_Haasoscope_max10_adc_firmware_ram2_bb.v
8017_Haasoscope_max10_adc_firmware_v8_dpram2_bb.v
8020_Haasoscope_max10_adc_firmware_v8_lp_ram_dp_bb.v
8021_Haasoscope_max10_adc_firmware_v8_myadc_myadc_bb.v
8036_Haasoscope_max10_adc_firmware_v8_mypll2_bb.v
8042_Haasoscope_max10_adc_firmware_v8_ram1_bb.v
8044_Haasoscope_max10_adc_firmware_v8_ram2_bb.v
8084_Hardware-CNN_DE2_115_CAMERA_v_char_box.v
8085_Hardware-CNN_DE2_115_CAMERA_v_rgb2gray.v
8098_Haui_caravel_PTT_verilog_rtl_defines.v
8099_Haui_caravel_PTT_verilog_rtl_user_defines.v
8_100DaysRTL_Day002-StructralModeling_logic_gates.v
812_ASIC-GuitarPedal_verilog_rtl_compression_compression.v
813_ASIC-GuitarPedal_verilog_rtl_defines.v
8148_IC1-CASS-2023_verilog_rtl_defines.v
8153_IC1-CASS-2023_verilog_rtl_user_defines.v
8187_IMPACT_Custom_SRAM_03_verilog_rtl_core_flat_v4.v
8189_IMPACT_Custom_SRAM_03_verilog_rtl_defines.v
818_ASIC-GuitarPedal_verilog_rtl_user_defines.v
8190_IMPACT_Custom_SRAM_03_verilog_rtl_privacy_SRAM.v
8191_IMPACT_Custom_SRAM_03_verilog_rtl_truncation_SRAM.v
8192_IMPACT_Custom_SRAM_03_verilog_rtl_user_defines.v
8257_INSIDER-System_apps_device_integration_cosim_project_design_read_mode_dram_helper_app_mux_164_64_1_1.v
8294_INSIDER-System_apps_device_integration_cosim_project_design_write_mode_dram_helper_app_mux_164_32_1_1.v
8296_INSIDER-System_apps_device_integration_cosim_project_design_write_mode_pcie_helper_app_mux_83_40_1_1.v
832_AXI_BFM_rtl_axi_master_generic.v
8355_INSIDER-System_apps_device_pt_cosim_project_design_read_mode_dram_helper_app_mux_164_64_1_1.v
8385_INSIDER-System_apps_device_pt_cosim_project_design_write_mode_dram_helper_app_mux_164_32_1_1.v
8387_INSIDER-System_apps_device_pt_cosim_project_design_write_mode_pcie_helper_app_mux_83_40_1_1.v
8393_INSIDER-System_apps_device_rle_cosim_project_design_app_rle_combine_mux_646_8_1_1.v
8395_INSIDER-System_apps_device_rle_cosim_project_design_app_rle_expand_mux_325_8_1_1.v
8454_INSIDER-System_apps_device_rle_cosim_project_design_read_mode_dram_helper_app_mux_164_64_1_1.v
8488_INSIDER-System_apps_device_rle_cosim_project_design_write_mode_dram_helper_app_mux_164_32_1_1.v
8490_INSIDER-System_apps_device_rle_cosim_project_design_write_mode_pcie_helper_app_mux_83_40_1_1.v
8499_INT_FP_MAC_rtl_multiplier_mul_mul_normalizer.v
849_AccDNN_lib_verilog_passthrough.v
8501_INT_FP_MAC_rtl_multiplier_vedic_mul2x2.v
8512_Image_Upscale_Hardware_Accelerator_v_linear_scale.v
8513_Instructions_ADD.v
8514_Instructions_ADDI.v
8515_Instructions_ANDD.v
8516_Instructions_BEQ.v
8517_Instructions_BNE.v
8518_Instructions_J.v
8519_Instructions_LUI.v
8520_Instructions_LW.v
8521_Instructions_MFLO.v
8522_Instructions_MULT.v
8523_Instructions_ORI.v
8524_Instructions_ORR.v
8525_Instructions_RTYPE.v
8526_Instructions_SLL.v
8527_Instructions_SLT.v
8528_Instructions_SLTI.v
8529_Instructions_SUB.v
8530_Instructions_SW.v
8538_KWS-inference-on-chip_verilog_rtl_defines.v
8539_KWS-inference-on-chip_verilog_rtl_user_defines.v
8547_KWS_Challenge_verilog_rtl_defines.v
8548_KWS_Challenge_verilog_rtl_user_defines.v
8555_LDPCENCDEC_verilog_rtl_defines.v
8556_LDPCENCDEC_verilog_rtl_user_defines.v
8563_LSOracle_benchmarks_EPFL_adder.v
8564_LSOracle_benchmarks_EPFL_arbiter.v
8565_LSOracle_benchmarks_EPFL_bar.v
8566_LSOracle_benchmarks_EPFL_i2c.v
8567_LSOracle_benchmarks_EPFL_log2.v
8568_LSOracle_benchmarks_EPFL_max.v
8569_LSOracle_benchmarks_EPFL_mem_ctrl.v
8570_LSOracle_benchmarks_EPFL_multiplier.v
8593_LSOracle_benchmarks_techmapping_cells_clkgate_hd.v
8594_LSOracle_benchmarks_techmapping_skywater_cells_clkgate_hd.v
8597_LUTNet_tiled-lutnet_lutnet_h5py-2-hls_codegen_output_LUTARRAY.v
8598_LUTNet_tiled-lutnet_lutnet_h5py-2-hls_codegen_output_LUTARRAY_1.v
8599_LUTNet_tiled-lutnet_lutnet_h5py-2-hls_codegen_output_LUTARRAY_144u_16u_s.v
8600_LUTNet_tiled-lutnet_lutnet_h5py-2-hls_codegen_output_LUTARRAY_16u_32u_s.v
8601_LUTNet_tiled-lutnet_lutnet_h5py-2-hls_codegen_output_LUTARRAY_2.v
8602_LUTNet_tiled-lutnet_lutnet_h5py-2-hls_codegen_output_LUTARRAY_3.v
8603_LUTNet_tiled-lutnet_lutnet_h5py-2-hls_codegen_output_LUTARRAY_32u_1u_s.v
8604_LUTNet_tiled-lutnet_lutnet_h5py-2-hls_codegen_output_LUTARRAY_32u_32u_s.v
8605_LUTNet_tiled-lutnet_lutnet_h5py-2-hls_codegen_output_LUTARRAY_36u_4u_s.v
8606_LUTNet_tiled-lutnet_lutnet_h5py-2-hls_codegen_output_LUTARRAY_36u_8u_s.v
8607_LUTNet_tiled-lutnet_lutnet_h5py-2-hls_codegen_output_LUTARRAY_72u_16u_s.v
8608_LUTNet_tiled-lutnet_lutnet_h5py-2-hls_codegen_output_LUTARRAY_72u_8u_s.v
860_Adder32_src_adder.v
866_Analogue-Amiga_src_fpga_MPU_imem_bram_bb.v
8686_Lighter_platform_sky130_fd_sc_hd_sky130_fd_sc_hd_clkg_blackbox.v
8687_Lighter_platform_sky130_fd_sc_hs_sky130_fd_sc_hs_clkg_blackbox.v
8688_Lighter_platform_sky130_fd_sc_hvl_sky130_fd_sc_hvl_clkg_blackbox.v
8689_Lighter_platform_sky130_fd_sc_ms_sky130_fd_sc_ms_clkg_blackbox.v
8695_LimeSDR-Mini_GW_LimeSDR-Mini_factory_factory_factory_bb.v
8704_LimeSDR-Mini_GW_LimeSDR-Mini_factory_factory_synthesis_submodules_factory_bridge_0-Copy.v
8705_LimeSDR-Mini_GW_LimeSDR-Mini_factory_factory_synthesis_submodules_factory_bridge_0.v
8709_LimeSDR-Mini_GW_LimeSDR-Mini_factory_factory_synthesis_submodules_i2c_master_defines.v
870_Analogue-Amiga_src_fpga_MPU_uart_fifo_bb.v
8710_LimeSDR-Mini_GW_LimeSDR-Mini_factory_factory_synthesis_submodules_timescale.v
8711_LimeSDR-Mini_GW_LimeSDR-Mini_factory_ip_i2c_opencores_v13_i2c_master_defines.v
8712_LimeSDR-Mini_GW_LimeSDR-Mini_factory_ip_i2c_opencores_v13_timescale.v
8715_LimeSDR-Mini_GW_LimeSDR-Mini_lms7_trx_ip_i2c_opencores_v13_i2c_master_defines.v
8716_LimeSDR-Mini_GW_LimeSDR-Mini_lms7_trx_ip_i2c_opencores_v13_timescale.v
8717_LimeSDR-Mini_GW_LimeSDR-Mini_lms7_trx_lms_ctr_lms_ctr_bb.v
8720_LimeSDR-Mini_GW_LimeSDR-Mini_lms7_trx_lms_ctr_synthesis_submodules_altera_customins_master_translator.v
8729_LimeSDR-Mini_GW_LimeSDR-Mini_lms7_trx_lms_ctr_synthesis_submodules_i2c_master_defines.v
8745_LimeSDR-Mini_GW_LimeSDR-Mini_lms7_trx_lms_ctr_synthesis_submodules_lms_ctr_sysid_qsys_0.v
8747_LimeSDR-Mini_GW_LimeSDR-Mini_lms7_trx_lms_ctr_synthesis_submodules_timescale.v
8750_LimeSDR-PCIe_GW_ip_clkctrl_clkctrl_clkctrl_bb.v
876_Analogue-Amiga_src_fpga_controller_ram_duel_port_bb.v
8770_LimeSDR-PCIe_GW_ip_ddr2_alt_mem_ddrx_input_if.v
8777_LimeSDR-PCIe_GW_ip_ddr2_alt_mem_phy_defines.v
8778_LimeSDR-PCIe_GW_ip_ddr2_traffic_gen_ddr2_traffic_gen_ddr2_traffic_gen_bb.v
8781_LimeSDR-PCIe_GW_ip_i2c_opencores_v13_i2c_master_defines.v
8782_LimeSDR-PCIe_GW_ip_i2c_opencores_v13_timescale.v
8790_LimeSDR-PCIe_GW_lms_ctr_synthesis_submodules_altera_customins_master_translator.v
8794_LimeSDR-PCIe_GW_lms_ctr_synthesis_submodules_i2c_master_defines.v
8811_LimeSDR-PCIe_GW_lms_ctr_synthesis_submodules_lms_ctr_sysid_qsys_0.v
8813_LimeSDR-PCIe_GW_lms_ctr_synthesis_submodules_timescale.v
8814_LimeSDR-USB_GW_ip_clkctrl_clkctrl_clkctrl_bb.v
8834_LimeSDR-USB_GW_ip_ddr2_alt_mem_ddrx_input_if.v
8841_LimeSDR-USB_GW_ip_ddr2_alt_mem_phy_defines.v
8842_LimeSDR-USB_GW_ip_ddr2_traffic_gen_ddr2_traffic_gen_ddr2_traffic_gen_bb.v
8845_LimeSDR-USB_GW_ip_i2c_opencores_v13_i2c_master_defines.v
8846_LimeSDR-USB_GW_ip_i2c_opencores_v13_timescale.v
8849_LimeSDR-USB_GW_lms_ctr_lms_ctr_bb.v
8851_LimeSDR-USB_GW_lms_ctr_synthesis_submodules_altera_customins_master_translator.v
8855_LimeSDR-USB_GW_lms_ctr_synthesis_submodules_i2c_master_defines.v
8874_LimeSDR-USB_GW_lms_ctr_synthesis_submodules_lms_ctr_sysid_qsys_0.v
8876_LimeSDR-USB_GW_lms_ctr_synthesis_submodules_timescale.v
8883_LunaPnR_examples_adder8_adder8.v
8885_LunaPnR_examples_adder8_simplegates_adder8.v
8894_LunaPnR_test_files_verilog_assign_test.v
8926_MERA-micro_verilog_rtl_defines.v
8927_MERA-micro_verilog_rtl_user_defines.v
8939_MIPS-5-Stage-Pipeline-Project_src_M_ADDER.v
8945_MIPS-5-Stage-Pipeline-Project_src_M_EQUAL.v
8953_MIPS-5-Stage-Pipeline-Project_src_M_MULT.v
8954_MIPS-5-Stage-Pipeline-Project_src_M_MUX_2.v
8957_MIPS-5-Stage-Pipeline-Project_src_M_PC_ADDER.v
8960_MIPS-5-Stage-Pipeline-Project_src_M_SEXT_16.v
8961_MIPS-5-Stage-Pipeline-Project_src_M_SLL2.v
8967_MIPS-Microsystems_CPU_cpu_test_cpu_ExcCode.v
8968_MIPS-Microsystems_CPU_cpu_test_cpu_ID_CMP.v
8970_MIPS-Microsystems_CPU_cpu_test_cpu_IF_ADD4.v
8977_MIPS-Microsystems_CPU_cpu_test_cpu_Op.v
8988_MIPS-Microsystems_CPU_cpu_test_cpu_head_uart.v
8991_MIPS-Microsystems_CPU_cpu_test_std_cpu_bridge.v
8992_MIPS-Microsystems_CPU_cpu_test_std_cpu_cmp.v
8995_MIPS-Microsystems_CPU_cpu_test_std_cpu_defines.v
9017_MIPS-Microsystems_CPU_functions_calculator_cpu_ExcCode.v
9018_MIPS-Microsystems_CPU_functions_calculator_cpu_ID_CMP.v
9020_MIPS-Microsystems_CPU_functions_calculator_cpu_IF_ADD4.v
9027_MIPS-Microsystems_CPU_functions_calculator_cpu_Op.v
9038_MIPS-Microsystems_CPU_functions_calculator_cpu_head_uart.v
9045_MIPS-Microsystems_CPU_functions_ex_timer_cpu_ExcCode.v
9046_MIPS-Microsystems_CPU_functions_ex_timer_cpu_ID_CMP.v
9048_MIPS-Microsystems_CPU_functions_ex_timer_cpu_IF_ADD4.v
9055_MIPS-Microsystems_CPU_functions_ex_timer_cpu_Op.v
9066_MIPS-Microsystems_CPU_functions_ex_timer_cpu_head_uart.v
9073_MIPS-Microsystems_CPU_functions_memory_cpu_ExcCode.v
9074_MIPS-Microsystems_CPU_functions_memory_cpu_ID_CMP.v
9076_MIPS-Microsystems_CPU_functions_memory_cpu_IF_ADD4.v
9083_MIPS-Microsystems_CPU_functions_memory_cpu_Op.v
9094_MIPS-Microsystems_CPU_functions_memory_cpu_head_uart.v
9101_MIPS-Microsystems_CPU_functions_timer_cpu_ExcCode.v
9102_MIPS-Microsystems_CPU_functions_timer_cpu_ID_CMP.v
9104_MIPS-Microsystems_CPU_functions_timer_cpu_IF_ADD4.v
91_100DaysRTL_Day039-Binaryto2sComplementConverter_complement_2s.v
9111_MIPS-Microsystems_CPU_functions_timer_cpu_Op.v
9122_MIPS-Microsystems_CPU_functions_timer_cpu_head_uart.v
9129_MIPS-Microsystems_CPU_functions_uart_cpu_ExcCode.v
9130_MIPS-Microsystems_CPU_functions_uart_cpu_ID_CMP.v
9132_MIPS-Microsystems_CPU_functions_uart_cpu_IF_ADD4.v
9139_MIPS-Microsystems_CPU_functions_uart_cpu_Op.v
9150_MIPS-Microsystems_CPU_functions_uart_cpu_head_uart.v
9157_MIPS-Processor_Gates.v
9159_MIPS-Processor_JumpConcat.v
9160_MIPS-Processor_LeftShift.v
9161_MIPS-Processor_MainController.v
9166_MIPS-Processor_SignExtend.v
9169_MIPS-single-cycle_andm.v
9173_MIPS-single-cycle_mux.v
9176_MIPS-single-cycle_signextend.v
9184_MIPS_source_src_macros.v
9186_MIPS_source_src_writeback.v
9191_MM_verilog_superkdf9_components_alink_alink_define.v
9192_MM_verilog_superkdf9_components_lm32_top_JTAGB.v
9201_MM_verilog_superkdf9_components_twi_twi_define.v
9202_MM_verilog_superkdf9_soc_system_conf.v
9203_MM_verilog_xilinx_bb.v
9205_MM_verilog_xilinx_pmi_addsub.v
9240_MacroPlacement_Testcases_mempool_hardware_deps_cluster_interconnect_rtl_low_latency_interco_parameters.v
9241_MacroPlacement_Testcases_mempool_rtl_cluster_interconnect_rtl_low_latency_interco_parameters.v
9242_MacroPlacement_Testcases_nvdla_rtl_AN2D4PO4.v
9259_MacroPlacement_Testcases_nvdla_rtl_MUX2D4.v
9260_MacroPlacement_Testcases_nvdla_rtl_MUX2HDD2.v
9261_MacroPlacement_Testcases_nvdla_rtl_NV_BLKBOX_BUFFER.v
9262_MacroPlacement_Testcases_nvdla_rtl_NV_BLKBOX_SINK.v
9263_MacroPlacement_Testcases_nvdla_rtl_NV_BLKBOX_SRC0.v
9264_MacroPlacement_Testcases_nvdla_rtl_NV_BLKBOX_SRC0_X.v
9309_MacroPlacement_Testcases_nvdla_rtl_NV_NVDLA_HLS_saturate.v
9310_MacroPlacement_Testcases_nvdla_rtl_NV_NVDLA_HLS_shiftleftsu.v
9311_MacroPlacement_Testcases_nvdla_rtl_NV_NVDLA_HLS_shiftrightsatsu.v
9312_MacroPlacement_Testcases_nvdla_rtl_NV_NVDLA_HLS_shiftrightss.v
9313_MacroPlacement_Testcases_nvdla_rtl_NV_NVDLA_HLS_shiftrightsu.v
9314_MacroPlacement_Testcases_nvdla_rtl_NV_NVDLA_HLS_shiftrightusz.v
932_Analogue-Amiga_src_fpga_core_amiga_minimig_sram_bridge.v
9346_MacroPlacement_Testcases_nvdla_rtl_NV_NVDLA_SDP_HLS_sync2data.v
9385_MacroPlacement_Testcases_nvdla_rtl_OR2D1.v
9386_MacroPlacement_Testcases_nvdla_rtl_PGAOPV_AN2D2PO4.v
9388_MacroPlacement_Testcases_nvdla_rtl_PGAOPV_INVD2PO4.v
939_Analogue-Amiga_src_fpga_core_amiga_paula_audio_volume.v
956_Analogue-Amiga_src_fpga_core_mf_cursorfifo_bb.v
959_Analogue-Amiga_src_fpga_core_mf_linebuf_bb.v
97_100DaysRTL_Day042-BCDto7-SegmentConverter_BCD_to_7segment.v
981_Anvelina_PROIII_C122_PLL_bb.v
9857_MiSTeX-ports_rtl_deca-ddr3_ddr3_alt_mem_ddrx_input_if.v
9876_MiSTeX-ports_rtl_deca-ddr3_ddr3_ddr3_p0_write_datapath_m10.v
9882_MiSTeX-ports_rtl_deca-ddr3_ddr3_rw_manager_data_broadcast.v
9924_MiSTerFPGA_YC_Encoder_Test_Pattern_YC_rtl_gray_count.v
9968_MipsPipeline_src_ALUForwarding.v
9969_MipsPipeline_src_BranchForwarding.v
9972_MipsPipeline_src_Control.v
9977_MipsPipeline_src_ImmProcess.v
9987_ModelSim-IntelFPGA_Decoders_2to4Decoder_dataflow_modelling.v
9991_ModelSim-IntelFPGA_Decoders_3to8Decoder_dataflow_modelling.v
9995_ModelSim-IntelFPGA_Demultiplexers_1to2DeMux_dataflow_modelling.v
9999_ModelSim-IntelFPGA_Demultiplexers_1to4DeMux_dataflow_modelling.v
