{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 15 17:05:21 2018 " "Info: Processing started: Sat Dec 15 17:05:21 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Projeto2SD -c Projeto2SD " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Projeto2SD -c Projeto2SD" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Info: Found entity 1: Counter" {  } { { "Counter.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Counter.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Info: Found entity 1: Memory" {  } { { "Memory.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Memory.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerx.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file registerx.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterX " "Info: Found entity 1: RegisterX" {  } { { "RegisterX.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/RegisterX.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registery.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file registery.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterY " "Info: Found entity 1: RegisterY" {  } { { "RegisterY.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/RegisterY.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Info: Found entity 1: ULA" {  } { { "ULA.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/ULA.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Info: Found entity 1: Controller" {  } { { "Controller.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Controller.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Info: Found entity 1: CPU" {  } { { "CPU.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/CPU.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CPU.v(16) " "Critical Warning (10846): Verilog HDL Instantiation warning at CPU.v(16): instance has no name" {  } { { "CPU.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/CPU.v" 16 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CPU.v(17) " "Critical Warning (10846): Verilog HDL Instantiation warning at CPU.v(17): instance has no name" {  } { { "CPU.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/CPU.v" 17 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Info: Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter Counter:comb_3 " "Info: Elaborating entity \"Counter\" for hierarchy \"Counter:comb_3\"" {  } { { "CPU.v" "comb_3" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/CPU.v" 16 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Counter.v(13) " "Warning (10230): Verilog HDL assignment warning at Counter.v(13): truncated value with size 32 to match size of target (4)" {  } { { "Counter.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Counter.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory Memory:comb_4 " "Info: Elaborating entity \"Memory\" for hierarchy \"Memory:comb_4\"" {  } { { "CPU.v" "comb_4" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/CPU.v" 17 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Memory.v(15) " "Warning (10230): Verilog HDL assignment warning at Memory.v(15): truncated value with size 32 to match size of target (4)" {  } { { "Memory.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Memory.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Memory.v(20) " "Warning (10230): Verilog HDL assignment warning at Memory.v(20): truncated value with size 32 to match size of target (4)" {  } { { "Memory.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Memory.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Memory.v(11) " "Warning (10270): Verilog HDL Case Statement warning at Memory.v(11): incomplete case statement has no default case item" {  } { { "Memory.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Memory.v" 11 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out Memory.v(11) " "Warning (10240): Verilog HDL Always Construct warning at Memory.v(11): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "Memory.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Memory.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "val Memory.v(11) " "Warning (10240): Verilog HDL Always Construct warning at Memory.v(11): inferring latch(es) for variable \"val\", which holds its previous value in one or more paths through the always construct" {  } { { "Memory.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Memory.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val\[0\] Memory.v(11) " "Info (10041): Inferred latch for \"val\[0\]\" at Memory.v(11)" {  } { { "Memory.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val\[1\] Memory.v(11) " "Info (10041): Inferred latch for \"val\[1\]\" at Memory.v(11)" {  } { { "Memory.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val\[2\] Memory.v(11) " "Info (10041): Inferred latch for \"val\[2\]\" at Memory.v(11)" {  } { { "Memory.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val\[3\] Memory.v(11) " "Info (10041): Inferred latch for \"val\[3\]\" at Memory.v(11)" {  } { { "Memory.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] Memory.v(11) " "Info (10041): Inferred latch for \"out\[0\]\" at Memory.v(11)" {  } { { "Memory.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] Memory.v(11) " "Info (10041): Inferred latch for \"out\[1\]\" at Memory.v(11)" {  } { { "Memory.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] Memory.v(11) " "Info (10041): Inferred latch for \"out\[2\]\" at Memory.v(11)" {  } { { "Memory.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] Memory.v(11) " "Info (10041): Inferred latch for \"out\[3\]\" at Memory.v(11)" {  } { { "Memory.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller Controller:controller " "Info: Elaborating entity \"Controller\" for hierarchy \"Controller:controller\"" {  } { { "CPU.v" "controller" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/CPU.v" 18 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Controller.v(23) " "Warning (10270): Verilog HDL Case Statement warning at Controller.v(23): incomplete case statement has no default case item" {  } { { "Controller.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Controller.v" 23 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tX Controller.v(23) " "Warning (10240): Verilog HDL Always Construct warning at Controller.v(23): inferring latch(es) for variable \"tX\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Controller.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tY Controller.v(23) " "Warning (10240): Verilog HDL Always Construct warning at Controller.v(23): inferring latch(es) for variable \"tY\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Controller.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tZ Controller.v(23) " "Warning (10240): Verilog HDL Always Construct warning at Controller.v(23): inferring latch(es) for variable \"tZ\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Controller.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tULA Controller.v(23) " "Warning (10240): Verilog HDL Always Construct warning at Controller.v(23): inferring latch(es) for variable \"tULA\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Controller.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tULA Controller.v(23) " "Info (10041): Inferred latch for \"tULA\" at Controller.v(23)" {  } { { "Controller.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Controller.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tZ\[0\] Controller.v(23) " "Info (10041): Inferred latch for \"tZ\[0\]\" at Controller.v(23)" {  } { { "Controller.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Controller.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tZ\[1\] Controller.v(23) " "Info (10041): Inferred latch for \"tZ\[1\]\" at Controller.v(23)" {  } { { "Controller.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Controller.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tY\[0\] Controller.v(23) " "Info (10041): Inferred latch for \"tY\[0\]\" at Controller.v(23)" {  } { { "Controller.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Controller.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tY\[1\] Controller.v(23) " "Info (10041): Inferred latch for \"tY\[1\]\" at Controller.v(23)" {  } { { "Controller.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Controller.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tY\[2\] Controller.v(23) " "Info (10041): Inferred latch for \"tY\[2\]\" at Controller.v(23)" {  } { { "Controller.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Controller.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tX\[0\] Controller.v(23) " "Info (10041): Inferred latch for \"tX\[0\]\" at Controller.v(23)" {  } { { "Controller.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Controller.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tX\[1\] Controller.v(23) " "Info (10041): Inferred latch for \"tX\[1\]\" at Controller.v(23)" {  } { { "Controller.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Controller.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterX RegisterX:regX " "Info: Elaborating entity \"RegisterX\" for hierarchy \"RegisterX:regX\"" {  } { { "CPU.v" "regX" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/CPU.v" 20 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterY RegisterY:regY " "Info: Elaborating entity \"RegisterY\" for hierarchy \"RegisterY:regY\"" {  } { { "CPU.v" "regY" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/CPU.v" 21 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:ula " "Info: Elaborating entity \"ULA\" for hierarchy \"ULA:ula\"" {  } { { "CPU.v" "ula" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/CPU.v" 23 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Controller:controller\|tX\[0\] " "Warning: Latch Controller:controller\|tX\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Memory:comb_4\|out\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Memory:comb_4\|out\[1\]" {  } { { "Memory.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Memory.v" 11 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Controller.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Controller.v" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Controller:controller\|tX\[1\] " "Warning: Latch Controller:controller\|tX\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Memory:comb_4\|out\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Memory:comb_4\|out\[1\]" {  } { { "Memory.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Memory.v" 11 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Controller.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Controller.v" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Controller:controller\|tY\[0\] " "Warning: Latch Controller:controller\|tY\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Memory:comb_4\|out\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Memory:comb_4\|out\[0\]" {  } { { "Memory.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Memory.v" 11 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Controller.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Controller.v" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Controller:controller\|tY\[2\] " "Warning: Latch Controller:controller\|tY\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Memory:comb_4\|out\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Memory:comb_4\|out\[0\]" {  } { { "Memory.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Memory.v" 11 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Controller.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Controller.v" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Controller:controller\|tZ\[0\] " "Warning: Latch Controller:controller\|tZ\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Memory:comb_4\|out\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal Memory:comb_4\|out\[2\]" {  } { { "Memory.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Memory.v" 11 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Controller.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Controller.v" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Controller:controller\|tZ\[1\] " "Warning: Latch Controller:controller\|tZ\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Memory:comb_4\|out\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Memory:comb_4\|out\[0\]" {  } { { "Memory.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Memory.v" 11 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Controller.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Controller.v" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Memory:comb_4\|val\[0\] " "Warning: Latch Memory:comb_4\|val\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Counter:comb_3\|out\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Counter:comb_3\|out\[0\]" {  } { { "Counter.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Counter.v" 9 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Memory.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Memory.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Memory:comb_4\|val\[1\] " "Warning: Latch Memory:comb_4\|val\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Counter:comb_3\|out\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Counter:comb_3\|out\[0\]" {  } { { "Counter.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Counter.v" 9 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Memory.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Memory.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Memory:comb_4\|out\[0\] " "Warning: Latch Memory:comb_4\|out\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Counter:comb_3\|out\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Counter:comb_3\|out\[0\]" {  } { { "Counter.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Counter.v" 9 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Memory.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Memory.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Memory:comb_4\|out\[1\] " "Warning: Latch Memory:comb_4\|out\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Counter:comb_3\|out\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Counter:comb_3\|out\[1\]" {  } { { "Counter.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Counter.v" 9 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Memory.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Memory.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Memory:comb_4\|out\[2\] " "Warning: Latch Memory:comb_4\|out\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Counter:comb_3\|out\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal Counter:comb_3\|out\[2\]" {  } { { "Counter.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Counter.v" 9 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Memory.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/Memory.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "outX\[2\] GND " "Warning (13410): Pin \"outX\[2\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/CPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outX\[3\] GND " "Warning (13410): Pin \"outX\[3\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/CPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "tY\[1\] GND " "Warning (13410): Pin \"tY\[1\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/CPU.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "tULA GND " "Warning (13410): Pin \"tULA\" is stuck at GND" {  } { { "CPU.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/CPU.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "valMemory\[2\] GND " "Warning (13410): Pin \"valMemory\[2\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/CPU.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "valMemory\[3\] GND " "Warning (13410): Pin \"valMemory\[3\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/CPU.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "funcOutMemory\[3\] GND " "Warning (13410): Pin \"funcOutMemory\[3\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "E:/UFPE/Sistemas Digitais - IF675/projeto2SD/CPU.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "75 " "Info: Implemented 75 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Info: Implemented 1 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Info: Implemented 36 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "38 " "Info: Implemented 38 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 43 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "243 " "Info: Peak virtual memory: 243 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 15 17:05:23 2018 " "Info: Processing ended: Sat Dec 15 17:05:23 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
