Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_crypto_aead_encrypt_h_top glbl -Oenable_linking_all_libraries -prj crypto_aead_encrypt_h.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_19 -L floating_point_v7_1_13 --lib ieee_proposed=./ieee_proposed -s crypto_aead_encrypt_h 
Multi-threading is on. Using 10 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/home/Documents/Git/PII-2022-Grazzani-Rogora-Zaffiretti/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/home/Documents/Git/PII-2022-Grazzani-Rogora-Zaffiretti/solution1/sim/verilog/AESL_automem_ad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_ad
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/home/Documents/Git/PII-2022-Grazzani-Rogora-Zaffiretti/solution1/sim/verilog/AESL_automem_c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_c
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/home/Documents/Git/PII-2022-Grazzani-Rogora-Zaffiretti/solution1/sim/verilog/AESL_automem_k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_k
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/home/Documents/Git/PII-2022-Grazzani-Rogora-Zaffiretti/solution1/sim/verilog/AESL_automem_m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_m
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/home/Documents/Git/PII-2022-Grazzani-Rogora-Zaffiretti/solution1/sim/verilog/AESL_automem_npub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_npub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/home/Documents/Git/PII-2022-Grazzani-Rogora-Zaffiretti/solution1/sim/verilog/crypto_aead_encrypt_h.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_crypto_aead_encrypt_h_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/home/Documents/Git/PII-2022-Grazzani-Rogora-Zaffiretti/solution1/sim/verilog/crypto_aead_encrypt_h.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crypto_aead_encrypt_h
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/home/Documents/Git/PII-2022-Grazzani-Rogora-Zaffiretti/solution1/sim/verilog/crypto_aead_encrypt_h_crypto_aead_encrypt_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crypto_aead_encrypt_h_crypto_aead_encrypt_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/home/Documents/Git/PII-2022-Grazzani-Rogora-Zaffiretti/solution1/sim/verilog/crypto_aead_encrypt_h_crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_28_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crypto_aead_encrypt_h_crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_28_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/home/Documents/Git/PII-2022-Grazzani-Rogora-Zaffiretti/solution1/sim/verilog/crypto_aead_encrypt_h_crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_28_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crypto_aead_encrypt_h_crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_28_11
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/home/Documents/Git/PII-2022-Grazzani-Rogora-Zaffiretti/solution1/sim/verilog/crypto_aead_encrypt_h_crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_28_12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crypto_aead_encrypt_h_crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_28_12
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/home/Documents/Git/PII-2022-Grazzani-Rogora-Zaffiretti/solution1/sim/verilog/crypto_aead_encrypt_h_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crypto_aead_encrypt_h_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/home/Documents/Git/PII-2022-Grazzani-Rogora-Zaffiretti/solution1/sim/verilog/crypto_aead_encrypt_h_LOADBYTES_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crypto_aead_encrypt_h_LOADBYTES_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/home/Documents/Git/PII-2022-Grazzani-Rogora-Zaffiretti/solution1/sim/verilog/crypto_aead_encrypt_h_LOADBYTES_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crypto_aead_encrypt_h_LOADBYTES_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/home/Documents/Git/PII-2022-Grazzani-Rogora-Zaffiretti/solution1/sim/verilog/crypto_aead_encrypt_h_ROUND.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crypto_aead_encrypt_h_ROUND
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/home/Documents/Git/PII-2022-Grazzani-Rogora-Zaffiretti/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.crypto_aead_encrypt_h_flow_contr...
Compiling module xil_defaultlib.crypto_aead_encrypt_h_LOADBYTES_...
Compiling module xil_defaultlib.crypto_aead_encrypt_h_ROUND
Compiling module xil_defaultlib.crypto_aead_encrypt_h_LOADBYTES_...
Compiling module xil_defaultlib.crypto_aead_encrypt_h_crypto_aea...
Compiling module xil_defaultlib.crypto_aead_encrypt_h_crypto_aea...
Compiling module xil_defaultlib.crypto_aead_encrypt_h_crypto_aea...
Compiling module xil_defaultlib.crypto_aead_encrypt_h_crypto_aea...
Compiling module xil_defaultlib.crypto_aead_encrypt_h
Compiling module xil_defaultlib.AESL_automem_c
Compiling module xil_defaultlib.AESL_automem_m
Compiling module xil_defaultlib.AESL_automem_ad
Compiling module xil_defaultlib.AESL_automem_npub
Compiling module xil_defaultlib.AESL_automem_k
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=37)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_crypto_aead_encrypt_h_top
Compiling module work.glbl
Built simulation snapshot crypto_aead_encrypt_h
