Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Dec 10 18:00:59 2022
| Host         : DESKTOP-IR34L4A running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file macchina_timing_summary_routed.rpt -pb macchina_timing_summary_routed.pb -rpx macchina_timing_summary_routed.rpx -warn_on_violation
| Design       : macchina
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   13          
TIMING-20  Warning   Non-clocked latch               10          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (24)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (10)
5. checking no_input_delay (2)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (24)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: ricev/cu/FSM_onehot_curr_state_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ricev/cu/FSM_onehot_curr_state_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: trasm/UART/FSM_onehot_sttCur_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: trasm/controllo/FSM_sequential_curr_state_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: trasm/controllo/FSM_sequential_curr_state_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: wr_clearer/CLEARED_BTN_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (10)
-------------------------------------------------
 There are 10 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.330        0.000                      0                  565        0.165        0.000                      0                  565        4.500        0.000                       0                   282  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.330        0.000                      0                  561        0.165        0.000                      0                  561        4.500        0.000                       0                   282  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              7.785        0.000                      0                    4        0.524        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.330ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.330ns  (required time - arrival time)
  Source:                 wr_clearer/debouncer.cont_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wr_clearer/debouncer.cont_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.404ns  (logic 0.966ns (21.935%)  route 3.438ns (78.065%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.570     5.122    wr_clearer/CLK_IBUF_BUFG
    SLICE_X9Y41          FDRE                                         r  wr_clearer/debouncer.cont_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.419     5.541 r  wr_clearer/debouncer.cont_reg[25]/Q
                         net (fo=2, routed)           1.013     6.553    wr_clearer/debouncer.cont_reg_n_0_[25]
    SLICE_X9Y41          LUT6 (Prop_lut6_I0_O)        0.299     6.852 r  wr_clearer/FSM_sequential_btn_state[1]_i_3/O
                         net (fo=1, routed)           0.987     7.839    wr_clearer/FSM_sequential_btn_state[1]_i_3_n_0
    SLICE_X9Y39          LUT6 (Prop_lut6_I0_O)        0.124     7.963 r  wr_clearer/FSM_sequential_btn_state[1]_i_2/O
                         net (fo=36, routed)          0.793     8.756    wr_clearer/FSM_sequential_btn_state[1]_i_2_n_0
    SLICE_X9Y36          LUT4 (Prop_lut4_I1_O)        0.124     8.880 r  wr_clearer/debouncer.cont[31]_i_2/O
                         net (fo=32, routed)          0.646     9.526    wr_clearer/debouncer.cont[31]_i_2_n_0
    SLICE_X9Y40          FDRE                                         r  wr_clearer/debouncer.cont_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.451    14.823    wr_clearer/CLK_IBUF_BUFG
    SLICE_X9Y40          FDRE                                         r  wr_clearer/debouncer.cont_reg[23]/C
                         clock pessimism              0.273    15.096    
                         clock uncertainty           -0.035    15.060    
    SLICE_X9Y40          FDRE (Setup_fdre_C_CE)      -0.205    14.855    wr_clearer/debouncer.cont_reg[23]
  -------------------------------------------------------------------
                         required time                         14.855    
                         arrival time                          -9.526    
  -------------------------------------------------------------------
                         slack                                  5.330    

Slack (MET) :             5.330ns  (required time - arrival time)
  Source:                 wr_clearer/debouncer.cont_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wr_clearer/debouncer.cont_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.404ns  (logic 0.966ns (21.935%)  route 3.438ns (78.065%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.570     5.122    wr_clearer/CLK_IBUF_BUFG
    SLICE_X9Y41          FDRE                                         r  wr_clearer/debouncer.cont_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.419     5.541 r  wr_clearer/debouncer.cont_reg[25]/Q
                         net (fo=2, routed)           1.013     6.553    wr_clearer/debouncer.cont_reg_n_0_[25]
    SLICE_X9Y41          LUT6 (Prop_lut6_I0_O)        0.299     6.852 r  wr_clearer/FSM_sequential_btn_state[1]_i_3/O
                         net (fo=1, routed)           0.987     7.839    wr_clearer/FSM_sequential_btn_state[1]_i_3_n_0
    SLICE_X9Y39          LUT6 (Prop_lut6_I0_O)        0.124     7.963 r  wr_clearer/FSM_sequential_btn_state[1]_i_2/O
                         net (fo=36, routed)          0.793     8.756    wr_clearer/FSM_sequential_btn_state[1]_i_2_n_0
    SLICE_X9Y36          LUT4 (Prop_lut4_I1_O)        0.124     8.880 r  wr_clearer/debouncer.cont[31]_i_2/O
                         net (fo=32, routed)          0.646     9.526    wr_clearer/debouncer.cont[31]_i_2_n_0
    SLICE_X9Y40          FDRE                                         r  wr_clearer/debouncer.cont_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.451    14.823    wr_clearer/CLK_IBUF_BUFG
    SLICE_X9Y40          FDRE                                         r  wr_clearer/debouncer.cont_reg[24]/C
                         clock pessimism              0.273    15.096    
                         clock uncertainty           -0.035    15.060    
    SLICE_X9Y40          FDRE (Setup_fdre_C_CE)      -0.205    14.855    wr_clearer/debouncer.cont_reg[24]
  -------------------------------------------------------------------
                         required time                         14.855    
                         arrival time                          -9.526    
  -------------------------------------------------------------------
                         slack                                  5.330    

Slack (MET) :             5.330ns  (required time - arrival time)
  Source:                 wr_clearer/debouncer.cont_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wr_clearer/debouncer.cont_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.404ns  (logic 0.966ns (21.935%)  route 3.438ns (78.065%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.570     5.122    wr_clearer/CLK_IBUF_BUFG
    SLICE_X9Y41          FDRE                                         r  wr_clearer/debouncer.cont_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.419     5.541 r  wr_clearer/debouncer.cont_reg[25]/Q
                         net (fo=2, routed)           1.013     6.553    wr_clearer/debouncer.cont_reg_n_0_[25]
    SLICE_X9Y41          LUT6 (Prop_lut6_I0_O)        0.299     6.852 r  wr_clearer/FSM_sequential_btn_state[1]_i_3/O
                         net (fo=1, routed)           0.987     7.839    wr_clearer/FSM_sequential_btn_state[1]_i_3_n_0
    SLICE_X9Y39          LUT6 (Prop_lut6_I0_O)        0.124     7.963 r  wr_clearer/FSM_sequential_btn_state[1]_i_2/O
                         net (fo=36, routed)          0.793     8.756    wr_clearer/FSM_sequential_btn_state[1]_i_2_n_0
    SLICE_X9Y36          LUT4 (Prop_lut4_I1_O)        0.124     8.880 r  wr_clearer/debouncer.cont[31]_i_2/O
                         net (fo=32, routed)          0.646     9.526    wr_clearer/debouncer.cont[31]_i_2_n_0
    SLICE_X9Y40          FDRE                                         r  wr_clearer/debouncer.cont_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.451    14.823    wr_clearer/CLK_IBUF_BUFG
    SLICE_X9Y40          FDRE                                         r  wr_clearer/debouncer.cont_reg[30]/C
                         clock pessimism              0.273    15.096    
                         clock uncertainty           -0.035    15.060    
    SLICE_X9Y40          FDRE (Setup_fdre_C_CE)      -0.205    14.855    wr_clearer/debouncer.cont_reg[30]
  -------------------------------------------------------------------
                         required time                         14.855    
                         arrival time                          -9.526    
  -------------------------------------------------------------------
                         slack                                  5.330    

Slack (MET) :             5.330ns  (required time - arrival time)
  Source:                 wr_clearer/debouncer.cont_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wr_clearer/debouncer.cont_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.404ns  (logic 0.966ns (21.935%)  route 3.438ns (78.065%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.570     5.122    wr_clearer/CLK_IBUF_BUFG
    SLICE_X9Y41          FDRE                                         r  wr_clearer/debouncer.cont_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.419     5.541 r  wr_clearer/debouncer.cont_reg[25]/Q
                         net (fo=2, routed)           1.013     6.553    wr_clearer/debouncer.cont_reg_n_0_[25]
    SLICE_X9Y41          LUT6 (Prop_lut6_I0_O)        0.299     6.852 r  wr_clearer/FSM_sequential_btn_state[1]_i_3/O
                         net (fo=1, routed)           0.987     7.839    wr_clearer/FSM_sequential_btn_state[1]_i_3_n_0
    SLICE_X9Y39          LUT6 (Prop_lut6_I0_O)        0.124     7.963 r  wr_clearer/FSM_sequential_btn_state[1]_i_2/O
                         net (fo=36, routed)          0.793     8.756    wr_clearer/FSM_sequential_btn_state[1]_i_2_n_0
    SLICE_X9Y36          LUT4 (Prop_lut4_I1_O)        0.124     8.880 r  wr_clearer/debouncer.cont[31]_i_2/O
                         net (fo=32, routed)          0.646     9.526    wr_clearer/debouncer.cont[31]_i_2_n_0
    SLICE_X9Y40          FDRE                                         r  wr_clearer/debouncer.cont_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.451    14.823    wr_clearer/CLK_IBUF_BUFG
    SLICE_X9Y40          FDRE                                         r  wr_clearer/debouncer.cont_reg[31]/C
                         clock pessimism              0.273    15.096    
                         clock uncertainty           -0.035    15.060    
    SLICE_X9Y40          FDRE (Setup_fdre_C_CE)      -0.205    14.855    wr_clearer/debouncer.cont_reg[31]
  -------------------------------------------------------------------
                         required time                         14.855    
                         arrival time                          -9.526    
  -------------------------------------------------------------------
                         slack                                  5.330    

Slack (MET) :             5.341ns  (required time - arrival time)
  Source:                 wr_clearer/debouncer.cont_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wr_clearer/debouncer.cont_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.418ns  (logic 0.966ns (21.863%)  route 3.452ns (78.137%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.570     5.122    wr_clearer/CLK_IBUF_BUFG
    SLICE_X9Y41          FDRE                                         r  wr_clearer/debouncer.cont_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.419     5.541 r  wr_clearer/debouncer.cont_reg[25]/Q
                         net (fo=2, routed)           1.013     6.553    wr_clearer/debouncer.cont_reg_n_0_[25]
    SLICE_X9Y41          LUT6 (Prop_lut6_I0_O)        0.299     6.852 r  wr_clearer/FSM_sequential_btn_state[1]_i_3/O
                         net (fo=1, routed)           0.987     7.839    wr_clearer/FSM_sequential_btn_state[1]_i_3_n_0
    SLICE_X9Y39          LUT6 (Prop_lut6_I0_O)        0.124     7.963 r  wr_clearer/FSM_sequential_btn_state[1]_i_2/O
                         net (fo=36, routed)          0.793     8.756    wr_clearer/FSM_sequential_btn_state[1]_i_2_n_0
    SLICE_X9Y36          LUT4 (Prop_lut4_I1_O)        0.124     8.880 r  wr_clearer/debouncer.cont[31]_i_2/O
                         net (fo=32, routed)          0.660     9.540    wr_clearer/debouncer.cont[31]_i_2_n_0
    SLICE_X9Y41          FDRE                                         r  wr_clearer/debouncer.cont_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.452    14.824    wr_clearer/CLK_IBUF_BUFG
    SLICE_X9Y41          FDRE                                         r  wr_clearer/debouncer.cont_reg[22]/C
                         clock pessimism              0.298    15.122    
                         clock uncertainty           -0.035    15.086    
    SLICE_X9Y41          FDRE (Setup_fdre_C_CE)      -0.205    14.881    wr_clearer/debouncer.cont_reg[22]
  -------------------------------------------------------------------
                         required time                         14.881    
                         arrival time                          -9.540    
  -------------------------------------------------------------------
                         slack                                  5.341    

Slack (MET) :             5.341ns  (required time - arrival time)
  Source:                 wr_clearer/debouncer.cont_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wr_clearer/debouncer.cont_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.418ns  (logic 0.966ns (21.863%)  route 3.452ns (78.137%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.570     5.122    wr_clearer/CLK_IBUF_BUFG
    SLICE_X9Y41          FDRE                                         r  wr_clearer/debouncer.cont_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.419     5.541 r  wr_clearer/debouncer.cont_reg[25]/Q
                         net (fo=2, routed)           1.013     6.553    wr_clearer/debouncer.cont_reg_n_0_[25]
    SLICE_X9Y41          LUT6 (Prop_lut6_I0_O)        0.299     6.852 r  wr_clearer/FSM_sequential_btn_state[1]_i_3/O
                         net (fo=1, routed)           0.987     7.839    wr_clearer/FSM_sequential_btn_state[1]_i_3_n_0
    SLICE_X9Y39          LUT6 (Prop_lut6_I0_O)        0.124     7.963 r  wr_clearer/FSM_sequential_btn_state[1]_i_2/O
                         net (fo=36, routed)          0.793     8.756    wr_clearer/FSM_sequential_btn_state[1]_i_2_n_0
    SLICE_X9Y36          LUT4 (Prop_lut4_I1_O)        0.124     8.880 r  wr_clearer/debouncer.cont[31]_i_2/O
                         net (fo=32, routed)          0.660     9.540    wr_clearer/debouncer.cont[31]_i_2_n_0
    SLICE_X9Y41          FDRE                                         r  wr_clearer/debouncer.cont_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.452    14.824    wr_clearer/CLK_IBUF_BUFG
    SLICE_X9Y41          FDRE                                         r  wr_clearer/debouncer.cont_reg[25]/C
                         clock pessimism              0.298    15.122    
                         clock uncertainty           -0.035    15.086    
    SLICE_X9Y41          FDRE (Setup_fdre_C_CE)      -0.205    14.881    wr_clearer/debouncer.cont_reg[25]
  -------------------------------------------------------------------
                         required time                         14.881    
                         arrival time                          -9.540    
  -------------------------------------------------------------------
                         slack                                  5.341    

Slack (MET) :             5.341ns  (required time - arrival time)
  Source:                 wr_clearer/debouncer.cont_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wr_clearer/debouncer.cont_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.418ns  (logic 0.966ns (21.863%)  route 3.452ns (78.137%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.570     5.122    wr_clearer/CLK_IBUF_BUFG
    SLICE_X9Y41          FDRE                                         r  wr_clearer/debouncer.cont_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.419     5.541 r  wr_clearer/debouncer.cont_reg[25]/Q
                         net (fo=2, routed)           1.013     6.553    wr_clearer/debouncer.cont_reg_n_0_[25]
    SLICE_X9Y41          LUT6 (Prop_lut6_I0_O)        0.299     6.852 r  wr_clearer/FSM_sequential_btn_state[1]_i_3/O
                         net (fo=1, routed)           0.987     7.839    wr_clearer/FSM_sequential_btn_state[1]_i_3_n_0
    SLICE_X9Y39          LUT6 (Prop_lut6_I0_O)        0.124     7.963 r  wr_clearer/FSM_sequential_btn_state[1]_i_2/O
                         net (fo=36, routed)          0.793     8.756    wr_clearer/FSM_sequential_btn_state[1]_i_2_n_0
    SLICE_X9Y36          LUT4 (Prop_lut4_I1_O)        0.124     8.880 r  wr_clearer/debouncer.cont[31]_i_2/O
                         net (fo=32, routed)          0.660     9.540    wr_clearer/debouncer.cont[31]_i_2_n_0
    SLICE_X9Y41          FDRE                                         r  wr_clearer/debouncer.cont_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.452    14.824    wr_clearer/CLK_IBUF_BUFG
    SLICE_X9Y41          FDRE                                         r  wr_clearer/debouncer.cont_reg[26]/C
                         clock pessimism              0.298    15.122    
                         clock uncertainty           -0.035    15.086    
    SLICE_X9Y41          FDRE (Setup_fdre_C_CE)      -0.205    14.881    wr_clearer/debouncer.cont_reg[26]
  -------------------------------------------------------------------
                         required time                         14.881    
                         arrival time                          -9.540    
  -------------------------------------------------------------------
                         slack                                  5.341    

Slack (MET) :             5.341ns  (required time - arrival time)
  Source:                 wr_clearer/debouncer.cont_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wr_clearer/debouncer.cont_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.418ns  (logic 0.966ns (21.863%)  route 3.452ns (78.137%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.570     5.122    wr_clearer/CLK_IBUF_BUFG
    SLICE_X9Y41          FDRE                                         r  wr_clearer/debouncer.cont_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.419     5.541 r  wr_clearer/debouncer.cont_reg[25]/Q
                         net (fo=2, routed)           1.013     6.553    wr_clearer/debouncer.cont_reg_n_0_[25]
    SLICE_X9Y41          LUT6 (Prop_lut6_I0_O)        0.299     6.852 r  wr_clearer/FSM_sequential_btn_state[1]_i_3/O
                         net (fo=1, routed)           0.987     7.839    wr_clearer/FSM_sequential_btn_state[1]_i_3_n_0
    SLICE_X9Y39          LUT6 (Prop_lut6_I0_O)        0.124     7.963 r  wr_clearer/FSM_sequential_btn_state[1]_i_2/O
                         net (fo=36, routed)          0.793     8.756    wr_clearer/FSM_sequential_btn_state[1]_i_2_n_0
    SLICE_X9Y36          LUT4 (Prop_lut4_I1_O)        0.124     8.880 r  wr_clearer/debouncer.cont[31]_i_2/O
                         net (fo=32, routed)          0.660     9.540    wr_clearer/debouncer.cont[31]_i_2_n_0
    SLICE_X9Y41          FDRE                                         r  wr_clearer/debouncer.cont_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.452    14.824    wr_clearer/CLK_IBUF_BUFG
    SLICE_X9Y41          FDRE                                         r  wr_clearer/debouncer.cont_reg[27]/C
                         clock pessimism              0.298    15.122    
                         clock uncertainty           -0.035    15.086    
    SLICE_X9Y41          FDRE (Setup_fdre_C_CE)      -0.205    14.881    wr_clearer/debouncer.cont_reg[27]
  -------------------------------------------------------------------
                         required time                         14.881    
                         arrival time                          -9.540    
  -------------------------------------------------------------------
                         slack                                  5.341    

Slack (MET) :             5.341ns  (required time - arrival time)
  Source:                 wr_clearer/debouncer.cont_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wr_clearer/debouncer.cont_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.418ns  (logic 0.966ns (21.863%)  route 3.452ns (78.137%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.570     5.122    wr_clearer/CLK_IBUF_BUFG
    SLICE_X9Y41          FDRE                                         r  wr_clearer/debouncer.cont_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.419     5.541 r  wr_clearer/debouncer.cont_reg[25]/Q
                         net (fo=2, routed)           1.013     6.553    wr_clearer/debouncer.cont_reg_n_0_[25]
    SLICE_X9Y41          LUT6 (Prop_lut6_I0_O)        0.299     6.852 r  wr_clearer/FSM_sequential_btn_state[1]_i_3/O
                         net (fo=1, routed)           0.987     7.839    wr_clearer/FSM_sequential_btn_state[1]_i_3_n_0
    SLICE_X9Y39          LUT6 (Prop_lut6_I0_O)        0.124     7.963 r  wr_clearer/FSM_sequential_btn_state[1]_i_2/O
                         net (fo=36, routed)          0.793     8.756    wr_clearer/FSM_sequential_btn_state[1]_i_2_n_0
    SLICE_X9Y36          LUT4 (Prop_lut4_I1_O)        0.124     8.880 r  wr_clearer/debouncer.cont[31]_i_2/O
                         net (fo=32, routed)          0.660     9.540    wr_clearer/debouncer.cont[31]_i_2_n_0
    SLICE_X9Y41          FDRE                                         r  wr_clearer/debouncer.cont_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.452    14.824    wr_clearer/CLK_IBUF_BUFG
    SLICE_X9Y41          FDRE                                         r  wr_clearer/debouncer.cont_reg[28]/C
                         clock pessimism              0.298    15.122    
                         clock uncertainty           -0.035    15.086    
    SLICE_X9Y41          FDRE (Setup_fdre_C_CE)      -0.205    14.881    wr_clearer/debouncer.cont_reg[28]
  -------------------------------------------------------------------
                         required time                         14.881    
                         arrival time                          -9.540    
  -------------------------------------------------------------------
                         slack                                  5.341    

Slack (MET) :             5.341ns  (required time - arrival time)
  Source:                 wr_clearer/debouncer.cont_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wr_clearer/debouncer.cont_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.418ns  (logic 0.966ns (21.863%)  route 3.452ns (78.137%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.570     5.122    wr_clearer/CLK_IBUF_BUFG
    SLICE_X9Y41          FDRE                                         r  wr_clearer/debouncer.cont_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.419     5.541 r  wr_clearer/debouncer.cont_reg[25]/Q
                         net (fo=2, routed)           1.013     6.553    wr_clearer/debouncer.cont_reg_n_0_[25]
    SLICE_X9Y41          LUT6 (Prop_lut6_I0_O)        0.299     6.852 r  wr_clearer/FSM_sequential_btn_state[1]_i_3/O
                         net (fo=1, routed)           0.987     7.839    wr_clearer/FSM_sequential_btn_state[1]_i_3_n_0
    SLICE_X9Y39          LUT6 (Prop_lut6_I0_O)        0.124     7.963 r  wr_clearer/FSM_sequential_btn_state[1]_i_2/O
                         net (fo=36, routed)          0.793     8.756    wr_clearer/FSM_sequential_btn_state[1]_i_2_n_0
    SLICE_X9Y36          LUT4 (Prop_lut4_I1_O)        0.124     8.880 r  wr_clearer/debouncer.cont[31]_i_2/O
                         net (fo=32, routed)          0.660     9.540    wr_clearer/debouncer.cont[31]_i_2_n_0
    SLICE_X9Y41          FDRE                                         r  wr_clearer/debouncer.cont_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.452    14.824    wr_clearer/CLK_IBUF_BUFG
    SLICE_X9Y41          FDRE                                         r  wr_clearer/debouncer.cont_reg[29]/C
                         clock pessimism              0.298    15.122    
                         clock uncertainty           -0.035    15.086    
    SLICE_X9Y41          FDRE (Setup_fdre_C_CE)      -0.205    14.881    wr_clearer/debouncer.cont_reg[29]
  -------------------------------------------------------------------
                         required time                         14.881    
                         arrival time                          -9.540    
  -------------------------------------------------------------------
                         slack                                  5.341    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 trasm/memoria_rom/data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trasm/UART/tfSReg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.209ns (77.339%)  route 0.061ns (22.661%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.593     1.506    trasm/memoria_rom/CLK_IBUF_BUFG
    SLICE_X2Y36          FDRE                                         r  trasm/memoria_rom/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDRE (Prop_fdre_C_Q)         0.164     1.670 r  trasm/memoria_rom/data_reg[3]/Q
                         net (fo=2, routed)           0.061     1.732    trasm/memoria_rom/Q[3]
    SLICE_X3Y36          LUT6 (Prop_lut6_I3_O)        0.045     1.777 r  trasm/memoria_rom/tfSReg[9]_i_2/O
                         net (fo=1, routed)           0.000     1.777    trasm/UART/tfSReg_reg[9]_0[0]
    SLICE_X3Y36          FDRE                                         r  trasm/UART/tfSReg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.863     2.021    trasm/UART/CLK_IBUF_BUFG
    SLICE_X3Y36          FDRE                                         r  trasm/UART/tfSReg_reg[9]/C
                         clock pessimism             -0.502     1.519    
    SLICE_X3Y36          FDRE (Hold_fdre_C_D)         0.092     1.611    trasm/UART/tfSReg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 trasm/UART/tfSReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trasm/UART/tfSReg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.591     1.504    trasm/UART/CLK_IBUF_BUFG
    SLICE_X4Y36          FDRE                                         r  trasm/UART/tfSReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  trasm/UART/tfSReg_reg[1]/Q
                         net (fo=1, routed)           0.086     1.731    trasm/UART/tfSReg[1]
    SLICE_X5Y36          LUT4 (Prop_lut4_I1_O)        0.045     1.776 r  trasm/UART/tfSReg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.776    trasm/UART/tfSReg[0]_i_1_n_0
    SLICE_X5Y36          FDRE                                         r  trasm/UART/tfSReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.861     2.019    trasm/UART/CLK_IBUF_BUFG
    SLICE_X5Y36          FDRE                                         r  trasm/UART/tfSReg_reg[0]/C
                         clock pessimism             -0.502     1.517    
    SLICE_X5Y36          FDRE (Hold_fdre_C_D)         0.091     1.608    trasm/UART/tfSReg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 ricev/cu/data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ricev/memoria_dati/ram_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.386%)  route 0.150ns (51.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.588     1.501    ricev/cu/CLK_IBUF_BUFG
    SLICE_X5Y31          FDRE                                         r  ricev/cu/data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDRE (Prop_fdre_C_Q)         0.141     1.642 r  ricev/cu/data_reg[1]/Q
                         net (fo=16, routed)          0.150     1.793    ricev/memoria_dati/D[1]
    SLICE_X3Y31          FDRE                                         r  ricev/memoria_dati/ram_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.859     2.017    ricev/memoria_dati/CLK_IBUF_BUFG
    SLICE_X3Y31          FDRE                                         r  ricev/memoria_dati/ram_reg[0][1]/C
                         clock pessimism             -0.479     1.538    
    SLICE_X3Y31          FDRE (Hold_fdre_C_D)         0.070     1.608    ricev/memoria_dati/ram_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 ricev/UART_R/RDA_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ricev/UART_R/OE_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.402%)  route 0.133ns (48.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.589     1.502    ricev/UART_R/CLK_IBUF_BUFG
    SLICE_X3Y30          FDCE                                         r  ricev/UART_R/RDA_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDCE (Prop_fdce_C_Q)         0.141     1.643 r  ricev/UART_R/RDA_reg/Q
                         net (fo=6, routed)           0.133     1.777    ricev/UART_R/RDA
    SLICE_X3Y29          FDCE                                         r  ricev/UART_R/OE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.857     2.015    ricev/UART_R/CLK_IBUF_BUFG
    SLICE_X3Y29          FDCE                                         r  ricev/UART_R/OE_reg/C
                         clock pessimism             -0.500     1.515    
    SLICE_X3Y29          FDCE (Hold_fdce_C_D)         0.075     1.590    ricev/UART_R/OE_reg
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 ricev/UART_R/rdSReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ricev/UART_R/PE_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.821%)  route 0.136ns (42.179%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.586     1.499    ricev/UART_R/CLK_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  ricev/UART_R/rdSReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.141     1.640 r  ricev/UART_R/rdSReg_reg[1]/Q
                         net (fo=3, routed)           0.136     1.776    ricev/UART_R/p_6_in11_in
    SLICE_X3Y29          LUT6 (Prop_lut6_I4_O)        0.045     1.821 r  ricev/UART_R/PE_i_1/O
                         net (fo=1, routed)           0.000     1.821    ricev/UART_R/parError
    SLICE_X3Y29          FDCE                                         r  ricev/UART_R/PE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.857     2.015    ricev/UART_R/CLK_IBUF_BUFG
    SLICE_X3Y29          FDCE                                         r  ricev/UART_R/PE_reg/C
                         clock pessimism             -0.479     1.536    
    SLICE_X3Y29          FDCE (Hold_fdce_C_D)         0.092     1.628    ricev/UART_R/PE_reg
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 trasm/contatore/c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trasm/memoria_rom/data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.164ns (57.684%)  route 0.120ns (42.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.594     1.507    trasm/contatore/CLK_IBUF_BUFG
    SLICE_X2Y37          FDRE                                         r  trasm/contatore/c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.164     1.671 r  trasm/contatore/c_reg[2]/Q
                         net (fo=4, routed)           0.120     1.792    trasm/memoria_rom/D[6]
    SLICE_X2Y36          FDRE                                         r  trasm/memoria_rom/data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.863     2.021    trasm/memoria_rom/CLK_IBUF_BUFG
    SLICE_X2Y36          FDRE                                         r  trasm/memoria_rom/data_reg[6]/C
                         clock pessimism             -0.500     1.521    
    SLICE_X2Y36          FDRE (Hold_fdre_C_D)         0.076     1.597    trasm/memoria_rom/data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 ricev/cu/data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ricev/memoria_dati/ram_reg[8][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.829%)  route 0.136ns (49.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.588     1.501    ricev/cu/CLK_IBUF_BUFG
    SLICE_X7Y31          FDRE                                         r  ricev/cu/data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.141     1.642 r  ricev/cu/data_reg[6]/Q
                         net (fo=16, routed)          0.136     1.779    ricev/memoria_dati/D[6]
    SLICE_X7Y32          FDRE                                         r  ricev/memoria_dati/ram_reg[8][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.858     2.016    ricev/memoria_dati/CLK_IBUF_BUFG
    SLICE_X7Y32          FDRE                                         r  ricev/memoria_dati/ram_reg[8][6]/C
                         clock pessimism             -0.500     1.516    
    SLICE_X7Y32          FDRE (Hold_fdre_C_D)         0.066     1.582    ricev/memoria_dati/ram_reg[8][6]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 ricev/cu/data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ricev/memoria_dati/ram_reg[11][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.414%)  route 0.123ns (46.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.588     1.501    ricev/cu/CLK_IBUF_BUFG
    SLICE_X5Y31          FDRE                                         r  ricev/cu/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDRE (Prop_fdre_C_Q)         0.141     1.642 r  ricev/cu/data_reg[2]/Q
                         net (fo=16, routed)          0.123     1.765    ricev/memoria_dati/D[2]
    SLICE_X5Y32          FDRE                                         r  ricev/memoria_dati/ram_reg[11][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.858     2.016    ricev/memoria_dati/CLK_IBUF_BUFG
    SLICE_X5Y32          FDRE                                         r  ricev/memoria_dati/ram_reg[11][2]/C
                         clock pessimism             -0.500     1.516    
    SLICE_X5Y32          FDRE (Hold_fdre_C_D)         0.047     1.563    ricev/memoria_dati/ram_reg[11][2]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 ricev/cu/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ricev/memoria_dati/ram_reg[8][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.092%)  route 0.146ns (50.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.588     1.501    ricev/cu/CLK_IBUF_BUFG
    SLICE_X7Y31          FDRE                                         r  ricev/cu/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.141     1.642 r  ricev/cu/data_reg[4]/Q
                         net (fo=16, routed)          0.146     1.789    ricev/memoria_dati/D[4]
    SLICE_X7Y32          FDRE                                         r  ricev/memoria_dati/ram_reg[8][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.858     2.016    ricev/memoria_dati/CLK_IBUF_BUFG
    SLICE_X7Y32          FDRE                                         r  ricev/memoria_dati/ram_reg[8][4]/C
                         clock pessimism             -0.500     1.516    
    SLICE_X7Y32          FDRE (Hold_fdre_C_D)         0.070     1.586    ricev/memoria_dati/ram_reg[8][4]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 ricev/memoria_dati/ram_reg[13][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ricev/memoria_dati/output_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.269ns (75.540%)  route 0.087ns (24.460%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.590     1.503    ricev/memoria_dati/CLK_IBUF_BUFG
    SLICE_X7Y33          FDRE                                         r  ricev/memoria_dati/ram_reg[13][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  ricev/memoria_dati/ram_reg[13][4]/Q
                         net (fo=1, routed)           0.087     1.731    ricev/memoria_dati/ram_reg[13][4]
    SLICE_X6Y33          LUT6 (Prop_lut6_I3_O)        0.045     1.776 r  ricev/memoria_dati/output[4]_i_7/O
                         net (fo=1, routed)           0.000     1.776    ricev/memoria_dati/output[4]_i_7_n_0
    SLICE_X6Y33          MUXF7 (Prop_muxf7_I1_O)      0.064     1.840 r  ricev/memoria_dati/output_reg[4]_i_3/O
                         net (fo=1, routed)           0.000     1.840    ricev/memoria_dati/output_reg[4]_i_3_n_0
    SLICE_X6Y33          MUXF8 (Prop_muxf8_I1_O)      0.019     1.859 r  ricev/memoria_dati/output_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.859    ricev/memoria_dati/ram[0]_15[4]
    SLICE_X6Y33          FDRE                                         r  ricev/memoria_dati/output_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.859     2.017    ricev/memoria_dati/CLK_IBUF_BUFG
    SLICE_X6Y33          FDRE                                         r  ricev/memoria_dati/output_reg[4]/C
                         clock pessimism             -0.501     1.516    
    SLICE_X6Y33          FDRE (Hold_fdre_C_D)         0.134     1.650    ricev/memoria_dati/output_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.209    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y29     ricev/UART_R/FE_reg/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X4Y28     ricev/UART_R/FSM_onehot_strCur_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y28     ricev/UART_R/FSM_onehot_strCur_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y28     ricev/UART_R/FSM_onehot_strCur_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y29     ricev/UART_R/FSM_onehot_strCur_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y28     ricev/UART_R/FSM_onehot_strCur_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y28     ricev/UART_R/FSM_onehot_strCur_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y29     ricev/UART_R/OE_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y29     ricev/UART_R/PE_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y29     ricev/UART_R/FE_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y29     ricev/UART_R/FE_reg/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X4Y28     ricev/UART_R/FSM_onehot_strCur_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X4Y28     ricev/UART_R/FSM_onehot_strCur_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y28     ricev/UART_R/FSM_onehot_strCur_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y28     ricev/UART_R/FSM_onehot_strCur_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y28     ricev/UART_R/FSM_onehot_strCur_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y28     ricev/UART_R/FSM_onehot_strCur_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y29     ricev/UART_R/FSM_onehot_strCur_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y29     ricev/UART_R/FSM_onehot_strCur_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y29     ricev/UART_R/FE_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y29     ricev/UART_R/FE_reg/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X4Y28     ricev/UART_R/FSM_onehot_strCur_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X4Y28     ricev/UART_R/FSM_onehot_strCur_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y28     ricev/UART_R/FSM_onehot_strCur_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y28     ricev/UART_R/FSM_onehot_strCur_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y28     ricev/UART_R/FSM_onehot_strCur_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y28     ricev/UART_R/FSM_onehot_strCur_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y29     ricev/UART_R/FSM_onehot_strCur_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y29     ricev/UART_R/FSM_onehot_strCur_reg[3]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.785ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.524ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.785ns  (required time - arrival time)
  Source:                 ricev/cu/uart_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ricev/UART_R/FE_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.565ns  (logic 0.419ns (26.765%)  route 1.146ns (73.235%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.178ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.626     5.178    ricev/cu/CLK_IBUF_BUFG
    SLICE_X5Y31          FDRE                                         r  ricev/cu/uart_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDRE (Prop_fdre_C_Q)         0.419     5.597 f  ricev/cu/uart_reset_reg/Q
                         net (fo=11, routed)          1.146     6.743    ricev/UART_R/uart_reset
    SLICE_X3Y29          FDCE                                         f  ricev/UART_R/FE_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.511    14.883    ricev/UART_R/CLK_IBUF_BUFG
    SLICE_X3Y29          FDCE                                         r  ricev/UART_R/FE_reg/C
                         clock pessimism              0.259    15.142    
                         clock uncertainty           -0.035    15.106    
    SLICE_X3Y29          FDCE (Recov_fdce_C_CLR)     -0.578    14.528    ricev/UART_R/FE_reg
  -------------------------------------------------------------------
                         required time                         14.528    
                         arrival time                          -6.743    
  -------------------------------------------------------------------
                         slack                                  7.785    

Slack (MET) :             7.785ns  (required time - arrival time)
  Source:                 ricev/cu/uart_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ricev/UART_R/OE_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.565ns  (logic 0.419ns (26.765%)  route 1.146ns (73.235%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.178ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.626     5.178    ricev/cu/CLK_IBUF_BUFG
    SLICE_X5Y31          FDRE                                         r  ricev/cu/uart_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDRE (Prop_fdre_C_Q)         0.419     5.597 f  ricev/cu/uart_reset_reg/Q
                         net (fo=11, routed)          1.146     6.743    ricev/UART_R/uart_reset
    SLICE_X3Y29          FDCE                                         f  ricev/UART_R/OE_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.511    14.883    ricev/UART_R/CLK_IBUF_BUFG
    SLICE_X3Y29          FDCE                                         r  ricev/UART_R/OE_reg/C
                         clock pessimism              0.259    15.142    
                         clock uncertainty           -0.035    15.106    
    SLICE_X3Y29          FDCE (Recov_fdce_C_CLR)     -0.578    14.528    ricev/UART_R/OE_reg
  -------------------------------------------------------------------
                         required time                         14.528    
                         arrival time                          -6.743    
  -------------------------------------------------------------------
                         slack                                  7.785    

Slack (MET) :             7.785ns  (required time - arrival time)
  Source:                 ricev/cu/uart_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ricev/UART_R/PE_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.565ns  (logic 0.419ns (26.765%)  route 1.146ns (73.235%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.178ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.626     5.178    ricev/cu/CLK_IBUF_BUFG
    SLICE_X5Y31          FDRE                                         r  ricev/cu/uart_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDRE (Prop_fdre_C_Q)         0.419     5.597 f  ricev/cu/uart_reset_reg/Q
                         net (fo=11, routed)          1.146     6.743    ricev/UART_R/uart_reset
    SLICE_X3Y29          FDCE                                         f  ricev/UART_R/PE_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.511    14.883    ricev/UART_R/CLK_IBUF_BUFG
    SLICE_X3Y29          FDCE                                         r  ricev/UART_R/PE_reg/C
                         clock pessimism              0.259    15.142    
                         clock uncertainty           -0.035    15.106    
    SLICE_X3Y29          FDCE (Recov_fdce_C_CLR)     -0.578    14.528    ricev/UART_R/PE_reg
  -------------------------------------------------------------------
                         required time                         14.528    
                         arrival time                          -6.743    
  -------------------------------------------------------------------
                         slack                                  7.785    

Slack (MET) :             8.162ns  (required time - arrival time)
  Source:                 ricev/cu/uart_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ricev/UART_R/RDA_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.189ns  (logic 0.419ns (35.246%)  route 0.770ns (64.754%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.178ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.626     5.178    ricev/cu/CLK_IBUF_BUFG
    SLICE_X5Y31          FDRE                                         r  ricev/cu/uart_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDRE (Prop_fdre_C_Q)         0.419     5.597 f  ricev/cu/uart_reset_reg/Q
                         net (fo=11, routed)          0.770     6.367    ricev/UART_R/uart_reset
    SLICE_X3Y30          FDCE                                         f  ricev/UART_R/RDA_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.511    14.883    ricev/UART_R/CLK_IBUF_BUFG
    SLICE_X3Y30          FDCE                                         r  ricev/UART_R/RDA_reg/C
                         clock pessimism              0.259    15.142    
                         clock uncertainty           -0.035    15.106    
    SLICE_X3Y30          FDCE (Recov_fdce_C_CLR)     -0.578    14.528    ricev/UART_R/RDA_reg
  -------------------------------------------------------------------
                         required time                         14.528    
                         arrival time                          -6.367    
  -------------------------------------------------------------------
                         slack                                  8.162    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 ricev/cu/uart_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ricev/UART_R/RDA_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.128ns (30.859%)  route 0.287ns (69.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.588     1.501    ricev/cu/CLK_IBUF_BUFG
    SLICE_X5Y31          FDRE                                         r  ricev/cu/uart_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDRE (Prop_fdre_C_Q)         0.128     1.629 f  ricev/cu/uart_reset_reg/Q
                         net (fo=11, routed)          0.287     1.916    ricev/UART_R/uart_reset
    SLICE_X3Y30          FDCE                                         f  ricev/UART_R/RDA_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.858     2.016    ricev/UART_R/CLK_IBUF_BUFG
    SLICE_X3Y30          FDCE                                         r  ricev/UART_R/RDA_reg/C
                         clock pessimism             -0.479     1.537    
    SLICE_X3Y30          FDCE (Remov_fdce_C_CLR)     -0.145     1.392    ricev/UART_R/RDA_reg
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.643ns  (arrival time - required time)
  Source:                 ricev/cu/uart_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ricev/UART_R/FE_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.128ns (23.994%)  route 0.405ns (76.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.588     1.501    ricev/cu/CLK_IBUF_BUFG
    SLICE_X5Y31          FDRE                                         r  ricev/cu/uart_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDRE (Prop_fdre_C_Q)         0.128     1.629 f  ricev/cu/uart_reset_reg/Q
                         net (fo=11, routed)          0.405     2.035    ricev/UART_R/uart_reset
    SLICE_X3Y29          FDCE                                         f  ricev/UART_R/FE_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.857     2.015    ricev/UART_R/CLK_IBUF_BUFG
    SLICE_X3Y29          FDCE                                         r  ricev/UART_R/FE_reg/C
                         clock pessimism             -0.479     1.536    
    SLICE_X3Y29          FDCE (Remov_fdce_C_CLR)     -0.145     1.391    ricev/UART_R/FE_reg
  -------------------------------------------------------------------
                         required time                         -1.391    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.643ns  (arrival time - required time)
  Source:                 ricev/cu/uart_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ricev/UART_R/OE_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.128ns (23.994%)  route 0.405ns (76.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.588     1.501    ricev/cu/CLK_IBUF_BUFG
    SLICE_X5Y31          FDRE                                         r  ricev/cu/uart_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDRE (Prop_fdre_C_Q)         0.128     1.629 f  ricev/cu/uart_reset_reg/Q
                         net (fo=11, routed)          0.405     2.035    ricev/UART_R/uart_reset
    SLICE_X3Y29          FDCE                                         f  ricev/UART_R/OE_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.857     2.015    ricev/UART_R/CLK_IBUF_BUFG
    SLICE_X3Y29          FDCE                                         r  ricev/UART_R/OE_reg/C
                         clock pessimism             -0.479     1.536    
    SLICE_X3Y29          FDCE (Remov_fdce_C_CLR)     -0.145     1.391    ricev/UART_R/OE_reg
  -------------------------------------------------------------------
                         required time                         -1.391    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.643ns  (arrival time - required time)
  Source:                 ricev/cu/uart_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ricev/UART_R/PE_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.128ns (23.994%)  route 0.405ns (76.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.588     1.501    ricev/cu/CLK_IBUF_BUFG
    SLICE_X5Y31          FDRE                                         r  ricev/cu/uart_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDRE (Prop_fdre_C_Q)         0.128     1.629 f  ricev/cu/uart_reset_reg/Q
                         net (fo=11, routed)          0.405     2.035    ricev/UART_R/uart_reset
    SLICE_X3Y29          FDCE                                         f  ricev/UART_R/PE_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.857     2.015    ricev/UART_R/CLK_IBUF_BUFG
    SLICE_X3Y29          FDCE                                         r  ricev/UART_R/PE_reg/C
                         clock pessimism             -0.479     1.536    
    SLICE_X3Y29          FDCE (Remov_fdce_C_CLR)     -0.145     1.391    ricev/UART_R/PE_reg
  -------------------------------------------------------------------
                         required time                         -1.391    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.643    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ricev/memoria_dati/output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.709ns  (logic 4.051ns (60.380%)  route 2.658ns (39.620%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.633     5.185    ricev/memoria_dati/CLK_IBUF_BUFG
    SLICE_X2Y34          FDRE                                         r  ricev/memoria_dati/output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDRE (Prop_fdre_C_Q)         0.518     5.703 r  ricev/memoria_dati/output_reg[2]/Q
                         net (fo=1, routed)           2.658     8.361    LEDS_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.533    11.894 r  LEDS_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.894    LEDS[2]
    J13                                                               r  LEDS[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ricev/UART_R/PE_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            errors[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.509ns  (logic 3.990ns (61.302%)  route 2.519ns (38.698%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.627     5.179    ricev/UART_R/CLK_IBUF_BUFG
    SLICE_X3Y29          FDCE                                         r  ricev/UART_R/PE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDCE (Prop_fdce_C_Q)         0.456     5.635 r  ricev/UART_R/PE_reg/Q
                         net (fo=1, routed)           2.519     8.154    errors_OBUF[0]
    V14                  OBUF (Prop_obuf_I_O)         3.534    11.688 r  errors_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.688    errors[0]
    V14                                                               r  errors[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ricev/UART_R/OE_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            errors[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.498ns  (logic 4.142ns (63.736%)  route 2.356ns (36.264%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.627     5.179    ricev/UART_R/CLK_IBUF_BUFG
    SLICE_X3Y29          FDCE                                         r  ricev/UART_R/OE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDCE (Prop_fdce_C_Q)         0.419     5.598 r  ricev/UART_R/OE_reg/Q
                         net (fo=1, routed)           2.356     7.954    errors_OBUF[2]
    V11                  OBUF (Prop_obuf_I_O)         3.723    11.677 r  errors_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.677    errors[2]
    V11                                                               r  errors[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ricev/memoria_dati/output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.489ns  (logic 3.980ns (61.336%)  route 2.509ns (38.664%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.635     5.187    ricev/memoria_dati/CLK_IBUF_BUFG
    SLICE_X1Y35          FDRE                                         r  ricev/memoria_dati/output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456     5.643 r  ricev/memoria_dati/output_reg[0]/Q
                         net (fo=1, routed)           2.509     8.152    LEDS_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.524    11.676 r  LEDS_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.676    LEDS[0]
    H17                                                               r  LEDS[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ricev/UART_R/FE_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            errors[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.360ns  (logic 4.017ns (63.163%)  route 2.343ns (36.837%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.627     5.179    ricev/UART_R/CLK_IBUF_BUFG
    SLICE_X3Y29          FDCE                                         r  ricev/UART_R/FE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDCE (Prop_fdce_C_Q)         0.456     5.635 r  ricev/UART_R/FE_reg/Q
                         net (fo=1, routed)           2.343     7.978    errors_OBUF[1]
    V12                  OBUF (Prop_obuf_I_O)         3.561    11.539 r  errors_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.539    errors[1]
    V12                                                               r  errors[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ricev/memoria_dati/output_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.291ns  (logic 3.991ns (63.448%)  route 2.299ns (36.552%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.632     5.184    ricev/memoria_dati/CLK_IBUF_BUFG
    SLICE_X1Y33          FDRE                                         r  ricev/memoria_dati/output_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.456     5.640 r  ricev/memoria_dati/output_reg[5]/Q
                         net (fo=1, routed)           2.299     7.939    LEDS_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         3.535    11.474 r  LEDS_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.474    LEDS[5]
    V17                                                               r  LEDS[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ricev/memoria_dati/output_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.149ns  (logic 3.993ns (64.945%)  route 2.156ns (35.055%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.631     5.183    ricev/memoria_dati/CLK_IBUF_BUFG
    SLICE_X1Y32          FDRE                                         r  ricev/memoria_dati/output_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.456     5.639 r  ricev/memoria_dati/output_reg[7]/Q
                         net (fo=1, routed)           2.156     7.794    LEDS_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         3.537    11.332 r  LEDS_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.332    LEDS[7]
    U16                                                               r  LEDS[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ricev/memoria_dati/output_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.141ns  (logic 3.996ns (65.065%)  route 2.145ns (34.935%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.628     5.180    ricev/memoria_dati/CLK_IBUF_BUFG
    SLICE_X4Y32          FDRE                                         r  ricev/memoria_dati/output_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.456     5.636 r  ricev/memoria_dati/output_reg[6]/Q
                         net (fo=1, routed)           2.145     7.781    LEDS_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         3.540    11.321 r  LEDS_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.321    LEDS[6]
    U17                                                               r  LEDS[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ricev/memoria_dati/output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.111ns  (logic 3.999ns (65.438%)  route 2.112ns (34.562%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.635     5.187    ricev/memoria_dati/CLK_IBUF_BUFG
    SLICE_X3Y35          FDRE                                         r  ricev/memoria_dati/output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.456     5.643 r  ricev/memoria_dati/output_reg[1]/Q
                         net (fo=1, routed)           2.112     7.755    LEDS_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.543    11.298 r  LEDS_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.298    LEDS[1]
    K15                                                               r  LEDS[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ricev/memoria_dati/output_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.930ns  (logic 4.062ns (68.509%)  route 1.867ns (31.491%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.629     5.181    ricev/memoria_dati/CLK_IBUF_BUFG
    SLICE_X6Y33          FDRE                                         r  ricev/memoria_dati/output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDRE (Prop_fdre_C_Q)         0.518     5.699 r  ricev/memoria_dati/output_reg[4]/Q
                         net (fo=1, routed)           1.867     7.566    LEDS_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         3.544    11.111 r  LEDS_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.111    LEDS[4]
    R18                                                               r  LEDS[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 trasm/UART/FSM_onehot_sttCur_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trasm/controllo/FSM_sequential_next_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.430ns  (logic 0.186ns (43.211%)  route 0.244ns (56.789%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.593     1.506    trasm/UART/CLK_IBUF_BUFG
    SLICE_X7Y38          FDSE                                         r  trasm/UART/FSM_onehot_sttCur_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDSE (Prop_fdse_C_Q)         0.141     1.647 r  trasm/UART/FSM_onehot_sttCur_reg[0]/Q
                         net (fo=6, routed)           0.244     1.892    trasm/controllo/FSM_onehot_sttCur_reg[1][0]
    SLICE_X7Y39          LUT3 (Prop_lut3_I1_O)        0.045     1.937 r  trasm/controllo/FSM_sequential_next_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.937    trasm/controllo/next_state__0[0]
    SLICE_X7Y39          LDCE                                         r  trasm/controllo/FSM_sequential_next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ricev/cu/FSM_onehot_curr_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ricev/cu/data_temp_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.452ns  (logic 0.227ns (50.267%)  route 0.225ns (49.733%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.588     1.501    ricev/cu/CLK_IBUF_BUFG
    SLICE_X4Y31          FDRE                                         r  ricev/cu/FSM_onehot_curr_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.128     1.629 r  ricev/cu/FSM_onehot_curr_state_reg[2]/Q
                         net (fo=10, routed)          0.225     1.854    ricev/cu/FSM_onehot_curr_state_reg_n_0_[2]
    SLICE_X5Y30          LUT2 (Prop_lut2_I0_O)        0.099     1.953 r  ricev/cu/data_temp_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.953    ricev/cu/data_temp_reg[7]_i_1_n_0
    SLICE_X5Y30          LDCE                                         r  ricev/cu/data_temp_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ricev/UART_R/rdReg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ricev/cu/data_temp_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.508ns  (logic 0.186ns (36.616%)  route 0.322ns (63.384%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.587     1.500    ricev/UART_R/CLK_IBUF_BUFG
    SLICE_X4Y30          FDRE                                         r  ricev/UART_R/rdReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  ricev/UART_R/rdReg_reg[3]/Q
                         net (fo=1, routed)           0.223     1.864    ricev/cu/data_reg[7]_1[3]
    SLICE_X5Y30          LUT2 (Prop_lut2_I1_O)        0.045     1.909 r  ricev/cu/data_temp_reg[3]_i_1/O
                         net (fo=1, routed)           0.099     2.008    ricev/cu/data_temp_reg[3]_i_1_n_0
    SLICE_X6Y31          LDCE                                         r  ricev/cu/data_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trasm/UART/FSM_onehot_sttCur_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trasm/controllo/FSM_sequential_next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.547ns  (logic 0.183ns (33.464%)  route 0.364ns (66.536%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.593     1.506    trasm/UART/CLK_IBUF_BUFG
    SLICE_X7Y38          FDSE                                         r  trasm/UART/FSM_onehot_sttCur_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDSE (Prop_fdse_C_Q)         0.141     1.647 r  trasm/UART/FSM_onehot_sttCur_reg[0]/Q
                         net (fo=6, routed)           0.244     1.892    trasm/controllo/FSM_onehot_sttCur_reg[1][0]
    SLICE_X7Y39          LUT3 (Prop_lut3_I2_O)        0.042     1.934 r  trasm/controllo/FSM_sequential_next_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.119     2.053    trasm/controllo/next_state__0[1]
    SLICE_X7Y39          LDCE                                         r  trasm/controllo/FSM_sequential_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ricev/UART_R/rdReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ricev/cu/data_temp_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.554ns  (logic 0.186ns (33.592%)  route 0.368ns (66.408%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.587     1.500    ricev/UART_R/CLK_IBUF_BUFG
    SLICE_X4Y30          FDRE                                         r  ricev/UART_R/rdReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  ricev/UART_R/rdReg_reg[1]/Q
                         net (fo=1, routed)           0.137     1.778    ricev/cu/data_reg[7]_1[1]
    SLICE_X5Y30          LUT2 (Prop_lut2_I1_O)        0.045     1.823 r  ricev/cu/data_temp_reg[1]_i_1/O
                         net (fo=1, routed)           0.231     2.054    ricev/cu/data_temp_reg[1]_i_1_n_0
    SLICE_X5Y30          LDCE                                         r  ricev/cu/data_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ricev/cu/FSM_onehot_curr_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ricev/cu/data_temp_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.564ns  (logic 0.227ns (40.233%)  route 0.337ns (59.767%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.588     1.501    ricev/cu/CLK_IBUF_BUFG
    SLICE_X4Y31          FDRE                                         r  ricev/cu/FSM_onehot_curr_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.128     1.629 r  ricev/cu/FSM_onehot_curr_state_reg[2]/Q
                         net (fo=10, routed)          0.177     1.806    ricev/cu/FSM_onehot_curr_state_reg_n_0_[2]
    SLICE_X4Y31          LUT2 (Prop_lut2_I0_O)        0.099     1.905 r  ricev/cu/data_temp_reg[6]_i_1/O
                         net (fo=1, routed)           0.160     2.066    ricev/cu/data_temp_reg[6]_i_1_n_0
    SLICE_X6Y31          LDCE                                         r  ricev/cu/data_temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ricev/UART_R/rdReg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ricev/cu/data_temp_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.630ns  (logic 0.183ns (29.063%)  route 0.447ns (70.937%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.587     1.500    ricev/UART_R/CLK_IBUF_BUFG
    SLICE_X4Y30          FDRE                                         r  ricev/UART_R/rdReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  ricev/UART_R/rdReg_reg[2]/Q
                         net (fo=1, routed)           0.216     1.857    ricev/cu/data_reg[7]_1[2]
    SLICE_X5Y30          LUT2 (Prop_lut2_I1_O)        0.042     1.899 r  ricev/cu/data_temp_reg[2]_i_1/O
                         net (fo=1, routed)           0.231     2.130    ricev/cu/data_temp_reg[2]_i_1_n_0
    SLICE_X5Y30          LDCE                                         r  ricev/cu/data_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ricev/UART_R/rdReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ricev/cu/data_temp_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.635ns  (logic 0.185ns (29.134%)  route 0.450ns (70.866%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.587     1.500    ricev/UART_R/CLK_IBUF_BUFG
    SLICE_X4Y30          FDRE                                         r  ricev/UART_R/rdReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  ricev/UART_R/rdReg_reg[0]/Q
                         net (fo=1, routed)           0.226     1.867    ricev/cu/data_reg[7]_1[0]
    SLICE_X5Y30          LUT2 (Prop_lut2_I1_O)        0.044     1.911 r  ricev/cu/data_temp_reg[0]_i_1/O
                         net (fo=1, routed)           0.224     2.135    ricev/cu/data_temp_reg[0]_i_1_n_0
    SLICE_X5Y30          LDCE                                         r  ricev/cu/data_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ricev/UART_R/rdReg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ricev/cu/data_temp_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.671ns  (logic 0.225ns (33.539%)  route 0.446ns (66.461%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.587     1.500    ricev/UART_R/CLK_IBUF_BUFG
    SLICE_X4Y30          FDRE                                         r  ricev/UART_R/rdReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE (Prop_fdre_C_Q)         0.128     1.628 r  ricev/UART_R/rdReg_reg[4]/Q
                         net (fo=1, routed)           0.282     1.910    ricev/cu/data_reg[7]_1[4]
    SLICE_X5Y30          LUT2 (Prop_lut2_I1_O)        0.097     2.007 r  ricev/cu/data_temp_reg[4]_i_1/O
                         net (fo=1, routed)           0.164     2.171    ricev/cu/data_temp_reg[4]_i_1_n_0
    SLICE_X6Y31          LDCE                                         r  ricev/cu/data_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ricev/UART_R/rdReg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ricev/cu/data_temp_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.729ns  (logic 0.226ns (30.985%)  route 0.503ns (69.015%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.587     1.500    ricev/UART_R/CLK_IBUF_BUFG
    SLICE_X4Y30          FDRE                                         r  ricev/UART_R/rdReg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE (Prop_fdre_C_Q)         0.128     1.628 r  ricev/UART_R/rdReg_reg[5]/Q
                         net (fo=1, routed)           0.163     1.791    ricev/cu/data_reg[7]_1[5]
    SLICE_X4Y31          LUT2 (Prop_lut2_I1_O)        0.098     1.889 r  ricev/cu/data_temp_reg[5]_i_1/O
                         net (fo=1, routed)           0.340     2.230    ricev/cu/data_temp_reg[5]_i_1_n_0
    SLICE_X6Y31          LDCE                                         r  ricev/cu/data_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           257 Endpoints
Min Delay           257 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            ricev/memoria_dati/output_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.914ns  (logic 1.603ns (27.105%)  route 4.311ns (72.895%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.886ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    M18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 f  RST_IBUF_inst/O
                         net (fo=155, routed)         2.837     4.316    ricev/cu/RST_IBUF
    SLICE_X4Y31          LUT3 (Prop_lut3_I2_O)        0.124     4.440 r  ricev/cu/output[7]_i_1/O
                         net (fo=8, routed)           1.475     5.914    ricev/memoria_dati/output_reg[7]_0[0]
    SLICE_X1Y32          FDRE                                         r  ricev/memoria_dati/output_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.514     4.886    ricev/memoria_dati/CLK_IBUF_BUFG
    SLICE_X1Y32          FDRE                                         r  ricev/memoria_dati/output_reg[7]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            ricev/memoria_dati/output_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.761ns  (logic 1.603ns (27.825%)  route 4.158ns (72.175%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.887ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    M18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 f  RST_IBUF_inst/O
                         net (fo=155, routed)         2.837     4.316    ricev/cu/RST_IBUF
    SLICE_X4Y31          LUT3 (Prop_lut3_I2_O)        0.124     4.440 r  ricev/cu/output[7]_i_1/O
                         net (fo=8, routed)           1.321     5.761    ricev/memoria_dati/output_reg[7]_0[0]
    SLICE_X1Y33          FDRE                                         r  ricev/memoria_dati/output_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.515     4.887    ricev/memoria_dati/CLK_IBUF_BUFG
    SLICE_X1Y33          FDRE                                         r  ricev/memoria_dati/output_reg[5]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            ricev/memoria_dati/output_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.706ns  (logic 1.603ns (28.094%)  route 4.103ns (71.906%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.888ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    M18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 f  RST_IBUF_inst/O
                         net (fo=155, routed)         2.837     4.316    ricev/cu/RST_IBUF
    SLICE_X4Y31          LUT3 (Prop_lut3_I2_O)        0.124     4.440 r  ricev/cu/output[7]_i_1/O
                         net (fo=8, routed)           1.266     5.706    ricev/memoria_dati/output_reg[7]_0[0]
    SLICE_X2Y34          FDRE                                         r  ricev/memoria_dati/output_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.516     4.888    ricev/memoria_dati/CLK_IBUF_BUFG
    SLICE_X2Y34          FDRE                                         r  ricev/memoria_dati/output_reg[2]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            ricev/memoria_dati/output_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.615ns  (logic 1.603ns (28.549%)  route 4.012ns (71.451%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.888ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    M18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 f  RST_IBUF_inst/O
                         net (fo=155, routed)         2.837     4.316    ricev/cu/RST_IBUF
    SLICE_X4Y31          LUT3 (Prop_lut3_I2_O)        0.124     4.440 r  ricev/cu/output[7]_i_1/O
                         net (fo=8, routed)           1.175     5.615    ricev/memoria_dati/output_reg[7]_0[0]
    SLICE_X3Y34          FDRE                                         r  ricev/memoria_dati/output_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.516     4.888    ricev/memoria_dati/CLK_IBUF_BUFG
    SLICE_X3Y34          FDRE                                         r  ricev/memoria_dati/output_reg[3]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            ricev/memoria_dati/output_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.588ns  (logic 1.603ns (28.687%)  route 3.985ns (71.313%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.889ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    M18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 f  RST_IBUF_inst/O
                         net (fo=155, routed)         2.837     4.316    ricev/cu/RST_IBUF
    SLICE_X4Y31          LUT3 (Prop_lut3_I2_O)        0.124     4.440 r  ricev/cu/output[7]_i_1/O
                         net (fo=8, routed)           1.148     5.588    ricev/memoria_dati/output_reg[7]_0[0]
    SLICE_X1Y35          FDRE                                         r  ricev/memoria_dati/output_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.517     4.889    ricev/memoria_dati/CLK_IBUF_BUFG
    SLICE_X1Y35          FDRE                                         r  ricev/memoria_dati/output_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            ricev/memoria_dati/output_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.267ns  (logic 1.603ns (30.436%)  route 3.664ns (69.564%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.889ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    M18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 f  RST_IBUF_inst/O
                         net (fo=155, routed)         2.837     4.316    ricev/cu/RST_IBUF
    SLICE_X4Y31          LUT3 (Prop_lut3_I2_O)        0.124     4.440 r  ricev/cu/output[7]_i_1/O
                         net (fo=8, routed)           0.827     5.267    ricev/memoria_dati/output_reg[7]_0[0]
    SLICE_X3Y35          FDRE                                         r  ricev/memoria_dati/output_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.517     4.889    ricev/memoria_dati/CLK_IBUF_BUFG
    SLICE_X3Y35          FDRE                                         r  ricev/memoria_dati/output_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            ricev/cu/data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.010ns  (logic 1.633ns (32.596%)  route 3.377ns (67.404%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.882ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    M18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 f  RST_IBUF_inst/O
                         net (fo=155, routed)         2.286     3.765    ricev/cu/RST_IBUF
    SLICE_X9Y36          LUT1 (Prop_lut1_I0_O)        0.154     3.919 r  ricev/cu/uart_reset_i_1/O
                         net (fo=9, routed)           1.091     5.010    ricev/cu/p_0_in
    SLICE_X5Y31          FDRE                                         r  ricev/cu/data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.510     4.882    ricev/cu/CLK_IBUF_BUFG
    SLICE_X5Y31          FDRE                                         r  ricev/cu/data_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            ricev/cu/data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.010ns  (logic 1.633ns (32.596%)  route 3.377ns (67.404%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.882ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    M18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 f  RST_IBUF_inst/O
                         net (fo=155, routed)         2.286     3.765    ricev/cu/RST_IBUF
    SLICE_X9Y36          LUT1 (Prop_lut1_I0_O)        0.154     3.919 r  ricev/cu/uart_reset_i_1/O
                         net (fo=9, routed)           1.091     5.010    ricev/cu/p_0_in
    SLICE_X5Y31          FDRE                                         r  ricev/cu/data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.510     4.882    ricev/cu/CLK_IBUF_BUFG
    SLICE_X5Y31          FDRE                                         r  ricev/cu/data_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            ricev/cu/data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.010ns  (logic 1.633ns (32.596%)  route 3.377ns (67.404%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.882ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    M18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 f  RST_IBUF_inst/O
                         net (fo=155, routed)         2.286     3.765    ricev/cu/RST_IBUF
    SLICE_X9Y36          LUT1 (Prop_lut1_I0_O)        0.154     3.919 r  ricev/cu/uart_reset_i_1/O
                         net (fo=9, routed)           1.091     5.010    ricev/cu/p_0_in
    SLICE_X5Y31          FDRE                                         r  ricev/cu/data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.510     4.882    ricev/cu/CLK_IBUF_BUFG
    SLICE_X5Y31          FDRE                                         r  ricev/cu/data_reg[2]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            ricev/cu/data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.010ns  (logic 1.633ns (32.596%)  route 3.377ns (67.404%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.882ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    M18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 f  RST_IBUF_inst/O
                         net (fo=155, routed)         2.286     3.765    ricev/cu/RST_IBUF
    SLICE_X9Y36          LUT1 (Prop_lut1_I0_O)        0.154     3.919 r  ricev/cu/uart_reset_i_1/O
                         net (fo=9, routed)           1.091     5.010    ricev/cu/p_0_in
    SLICE_X5Y31          FDRE                                         r  ricev/cu/data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.510     4.882    ricev/cu/CLK_IBUF_BUFG
    SLICE_X5Y31          FDRE                                         r  ricev/cu/data_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ricev/cu/data_temp_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            ricev/cu/data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.158ns (60.496%)  route 0.103ns (39.504%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          LDCE                         0.000     0.000 r  ricev/cu/data_temp_reg[2]/G
    SLICE_X5Y30          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  ricev/cu/data_temp_reg[2]/Q
                         net (fo=1, routed)           0.103     0.261    ricev/cu/data_temp[2]
    SLICE_X5Y31          FDRE                                         r  ricev/cu/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.857     2.015    ricev/cu/CLK_IBUF_BUFG
    SLICE_X5Y31          FDRE                                         r  ricev/cu/data_reg[2]/C

Slack:                    inf
  Source:                 trasm/controllo/FSM_sequential_next_state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            trasm/controllo/FSM_sequential_curr_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.268ns  (logic 0.158ns (58.954%)  route 0.110ns (41.046%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y39          LDCE                         0.000     0.000 r  trasm/controllo/FSM_sequential_next_state_reg[0]/G
    SLICE_X7Y39          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  trasm/controllo/FSM_sequential_next_state_reg[0]/Q
                         net (fo=1, routed)           0.110     0.268    trasm/controllo/next_state[0]
    SLICE_X7Y38          FDRE                                         r  trasm/controllo/FSM_sequential_curr_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.864     2.022    trasm/controllo/CLK_IBUF_BUFG
    SLICE_X7Y38          FDRE                                         r  trasm/controllo/FSM_sequential_curr_state_reg[0]/C

Slack:                    inf
  Source:                 trasm/controllo/FSM_sequential_next_state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            trasm/controllo/FSM_sequential_curr_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.268ns  (logic 0.158ns (58.954%)  route 0.110ns (41.046%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y39          LDCE                         0.000     0.000 r  trasm/controllo/FSM_sequential_next_state_reg[1]/G
    SLICE_X7Y39          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  trasm/controllo/FSM_sequential_next_state_reg[1]/Q
                         net (fo=1, routed)           0.110     0.268    trasm/controllo/next_state[1]
    SLICE_X7Y38          FDRE                                         r  trasm/controllo/FSM_sequential_curr_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.864     2.022    trasm/controllo/CLK_IBUF_BUFG
    SLICE_X7Y38          FDRE                                         r  trasm/controllo/FSM_sequential_curr_state_reg[1]/C

Slack:                    inf
  Source:                 ricev/cu/data_temp_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            ricev/cu/data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.277ns  (logic 0.178ns (64.204%)  route 0.099ns (35.796%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          LDCE                         0.000     0.000 r  ricev/cu/data_temp_reg[3]/G
    SLICE_X6Y31          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  ricev/cu/data_temp_reg[3]/Q
                         net (fo=1, routed)           0.099     0.277    ricev/cu/data_temp[3]
    SLICE_X5Y31          FDRE                                         r  ricev/cu/data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.857     2.015    ricev/cu/CLK_IBUF_BUFG
    SLICE_X5Y31          FDRE                                         r  ricev/cu/data_reg[3]/C

Slack:                    inf
  Source:                 ricev/cu/data_temp_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            ricev/cu/data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.294ns  (logic 0.178ns (60.510%)  route 0.116ns (39.490%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          LDCE                         0.000     0.000 r  ricev/cu/data_temp_reg[4]/G
    SLICE_X6Y31          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  ricev/cu/data_temp_reg[4]/Q
                         net (fo=1, routed)           0.116     0.294    ricev/cu/data_temp[4]
    SLICE_X7Y31          FDRE                                         r  ricev/cu/data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.857     2.015    ricev/cu/CLK_IBUF_BUFG
    SLICE_X7Y31          FDRE                                         r  ricev/cu/data_reg[4]/C

Slack:                    inf
  Source:                 ricev/cu/data_temp_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            ricev/cu/data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.332ns  (logic 0.158ns (47.601%)  route 0.174ns (52.399%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          LDCE                         0.000     0.000 r  ricev/cu/data_temp_reg[7]/G
    SLICE_X5Y30          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  ricev/cu/data_temp_reg[7]/Q
                         net (fo=1, routed)           0.174     0.332    ricev/cu/data_temp[7]
    SLICE_X5Y31          FDRE                                         r  ricev/cu/data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.857     2.015    ricev/cu/CLK_IBUF_BUFG
    SLICE_X5Y31          FDRE                                         r  ricev/cu/data_reg[7]/C

Slack:                    inf
  Source:                 ricev/cu/data_temp_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            ricev/cu/data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.336ns  (logic 0.158ns (47.068%)  route 0.178ns (52.932%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          LDCE                         0.000     0.000 r  ricev/cu/data_temp_reg[1]/G
    SLICE_X5Y30          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  ricev/cu/data_temp_reg[1]/Q
                         net (fo=1, routed)           0.178     0.336    ricev/cu/data_temp[1]
    SLICE_X5Y31          FDRE                                         r  ricev/cu/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.857     2.015    ricev/cu/CLK_IBUF_BUFG
    SLICE_X5Y31          FDRE                                         r  ricev/cu/data_reg[1]/C

Slack:                    inf
  Source:                 ricev/cu/data_temp_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            ricev/cu/data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.338ns  (logic 0.178ns (52.620%)  route 0.160ns (47.380%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          LDCE                         0.000     0.000 r  ricev/cu/data_temp_reg[5]/G
    SLICE_X6Y31          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  ricev/cu/data_temp_reg[5]/Q
                         net (fo=1, routed)           0.160     0.338    ricev/cu/data_temp[5]
    SLICE_X5Y31          FDRE                                         r  ricev/cu/data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.857     2.015    ricev/cu/CLK_IBUF_BUFG
    SLICE_X5Y31          FDRE                                         r  ricev/cu/data_reg[5]/C

Slack:                    inf
  Source:                 ricev/cu/data_temp_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            ricev/cu/data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.356ns  (logic 0.158ns (44.391%)  route 0.198ns (55.609%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          LDCE                         0.000     0.000 r  ricev/cu/data_temp_reg[0]/G
    SLICE_X5Y30          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  ricev/cu/data_temp_reg[0]/Q
                         net (fo=1, routed)           0.198     0.356    ricev/cu/data_temp[0]
    SLICE_X5Y31          FDRE                                         r  ricev/cu/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.857     2.015    ricev/cu/CLK_IBUF_BUFG
    SLICE_X5Y31          FDRE                                         r  ricev/cu/data_reg[0]/C

Slack:                    inf
  Source:                 ricev/cu/data_temp_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            ricev/cu/data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.381ns  (logic 0.178ns (46.749%)  route 0.203ns (53.251%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          LDCE                         0.000     0.000 r  ricev/cu/data_temp_reg[6]/G
    SLICE_X6Y31          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  ricev/cu/data_temp_reg[6]/Q
                         net (fo=1, routed)           0.203     0.381    ricev/cu/data_temp[6]
    SLICE_X7Y31          FDRE                                         r  ricev/cu/data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.857     2.015    ricev/cu/CLK_IBUF_BUFG
    SLICE_X7Y31          FDRE                                         r  ricev/cu/data_reg[6]/C





