

================================================================
== Vitis HLS Report for 'float_layernorm_Pipeline_layer_loop_0'
================================================================
* Date:           Fri Oct  3 21:51:39 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.437 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      169|      169|  1.690 us|  1.690 us|  169|  169|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- layer_loop_0  |      167|      167|        27|          3|          1|    48|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 27


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 27
* Pipeline : 1
  Pipeline-0 : II = 3, D = 27, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.33>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%sum = alloca i32 1"   --->   Operation 30 'alloca' 'sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%idx = alloca i32 1"   --->   Operation 31 'alloca' 'idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_31, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 32 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_30, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 33 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_29, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 34 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_28, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 35 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_27, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 36 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_26, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 37 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_25, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 38 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_24, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 39 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_23, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 40 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_22, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 41 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_21, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 42 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_20, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 43 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_19, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 44 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_18, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 45 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_17, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 46 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_16, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 47 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_15, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 48 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_14, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 49 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_13, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 50 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_12, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 51 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_11, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 52 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_10, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 53 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_9, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 54 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_8, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 55 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_7, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 56 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_6, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 57 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_5, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 58 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_4, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 59 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_3, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 60 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_2, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 61 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_1, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 62 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_0, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 63 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 0, i10 %idx"   --->   Operation 64 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 65 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %sum"   --->   Operation 65 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.15"   --->   Operation 66 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%i = load i10 %idx" [activation_accelerator.cpp:382]   --->   Operation 67 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.91ns)   --->   "%icmp_ln372 = icmp_ult  i10 %i, i10 768" [activation_accelerator.cpp:372]   --->   Operation 68 'icmp' 'icmp_ln372' <Predicate = true> <Delay = 0.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 48, i64 48, i64 48"   --->   Operation 69 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln372 = br i1 %icmp_ln372, void %for.end42.exitStub, void %for.inc.15.split" [activation_accelerator.cpp:372]   --->   Operation 70 'br' 'br_ln372' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %i, i32 5, i32 9" [activation_accelerator.cpp:382]   --->   Operation 71 'partselect' 'lshr_ln' <Predicate = (icmp_ln372)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln382 = zext i5 %lshr_ln" [activation_accelerator.cpp:382]   --->   Operation 72 'zext' 'zext_ln382' <Predicate = (icmp_ln372)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%x_0_addr = getelementptr i32 %x_0, i64 0, i64 %zext_ln382" [activation_accelerator.cpp:382]   --->   Operation 73 'getelementptr' 'x_0_addr' <Predicate = (icmp_ln372)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%x_16_addr = getelementptr i32 %x_16, i64 0, i64 %zext_ln382" [activation_accelerator.cpp:382]   --->   Operation 74 'getelementptr' 'x_16_addr' <Predicate = (icmp_ln372)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln382 = trunc i10 %i" [activation_accelerator.cpp:382]   --->   Operation 75 'trunc' 'trunc_ln382' <Predicate = (icmp_ln372)> <Delay = 0.00>
ST_1 : Operation 76 [2/2] (1.23ns)   --->   "%x_0_load = load i5 %x_0_addr" [activation_accelerator.cpp:382]   --->   Operation 76 'load' 'x_0_load' <Predicate = (icmp_ln372)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 77 [2/2] (1.23ns)   --->   "%x_16_load = load i5 %x_16_addr" [activation_accelerator.cpp:382]   --->   Operation 77 'load' 'x_16_load' <Predicate = (icmp_ln372)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 78 [1/1] (0.75ns)   --->   "%icmp_ln382 = icmp_eq  i5 %trunc_ln382, i5 16" [activation_accelerator.cpp:382]   --->   Operation 78 'icmp' 'icmp_ln382' <Predicate = (icmp_ln372)> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%x_1_addr = getelementptr i32 %x_1, i64 0, i64 %zext_ln382" [activation_accelerator.cpp:382]   --->   Operation 79 'getelementptr' 'x_1_addr' <Predicate = (icmp_ln372)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%x_17_addr = getelementptr i32 %x_17, i64 0, i64 %zext_ln382" [activation_accelerator.cpp:382]   --->   Operation 80 'getelementptr' 'x_17_addr' <Predicate = (icmp_ln372)> <Delay = 0.00>
ST_1 : Operation 81 [2/2] (1.23ns)   --->   "%x_1_load = load i5 %x_1_addr" [activation_accelerator.cpp:382]   --->   Operation 81 'load' 'x_1_load' <Predicate = (icmp_ln372)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 82 [2/2] (1.23ns)   --->   "%x_17_load = load i5 %x_17_addr" [activation_accelerator.cpp:382]   --->   Operation 82 'load' 'x_17_load' <Predicate = (icmp_ln372)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%x_2_addr = getelementptr i32 %x_2, i64 0, i64 %zext_ln382" [activation_accelerator.cpp:382]   --->   Operation 83 'getelementptr' 'x_2_addr' <Predicate = (icmp_ln372)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%x_18_addr = getelementptr i32 %x_18, i64 0, i64 %zext_ln382" [activation_accelerator.cpp:382]   --->   Operation 84 'getelementptr' 'x_18_addr' <Predicate = (icmp_ln372)> <Delay = 0.00>
ST_1 : Operation 85 [2/2] (1.23ns)   --->   "%x_2_load = load i5 %x_2_addr" [activation_accelerator.cpp:382]   --->   Operation 85 'load' 'x_2_load' <Predicate = (icmp_ln372)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 86 [2/2] (1.23ns)   --->   "%x_18_load = load i5 %x_18_addr" [activation_accelerator.cpp:382]   --->   Operation 86 'load' 'x_18_load' <Predicate = (icmp_ln372)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%x_3_addr = getelementptr i32 %x_3, i64 0, i64 %zext_ln382" [activation_accelerator.cpp:382]   --->   Operation 87 'getelementptr' 'x_3_addr' <Predicate = (icmp_ln372)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%x_19_addr = getelementptr i32 %x_19, i64 0, i64 %zext_ln382" [activation_accelerator.cpp:382]   --->   Operation 88 'getelementptr' 'x_19_addr' <Predicate = (icmp_ln372)> <Delay = 0.00>
ST_1 : Operation 89 [2/2] (1.23ns)   --->   "%x_3_load = load i5 %x_3_addr" [activation_accelerator.cpp:382]   --->   Operation 89 'load' 'x_3_load' <Predicate = (icmp_ln372)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 90 [2/2] (1.23ns)   --->   "%x_19_load = load i5 %x_19_addr" [activation_accelerator.cpp:382]   --->   Operation 90 'load' 'x_19_load' <Predicate = (icmp_ln372)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%x_4_addr = getelementptr i32 %x_4, i64 0, i64 %zext_ln382" [activation_accelerator.cpp:382]   --->   Operation 91 'getelementptr' 'x_4_addr' <Predicate = (icmp_ln372)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%x_20_addr = getelementptr i32 %x_20, i64 0, i64 %zext_ln382" [activation_accelerator.cpp:382]   --->   Operation 92 'getelementptr' 'x_20_addr' <Predicate = (icmp_ln372)> <Delay = 0.00>
ST_1 : Operation 93 [2/2] (1.23ns)   --->   "%x_4_load = load i5 %x_4_addr" [activation_accelerator.cpp:382]   --->   Operation 93 'load' 'x_4_load' <Predicate = (icmp_ln372)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 94 [2/2] (1.23ns)   --->   "%x_20_load = load i5 %x_20_addr" [activation_accelerator.cpp:382]   --->   Operation 94 'load' 'x_20_load' <Predicate = (icmp_ln372)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%x_5_addr = getelementptr i32 %x_5, i64 0, i64 %zext_ln382" [activation_accelerator.cpp:382]   --->   Operation 95 'getelementptr' 'x_5_addr' <Predicate = (icmp_ln372)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%x_21_addr = getelementptr i32 %x_21, i64 0, i64 %zext_ln382" [activation_accelerator.cpp:382]   --->   Operation 96 'getelementptr' 'x_21_addr' <Predicate = (icmp_ln372)> <Delay = 0.00>
ST_1 : Operation 97 [2/2] (1.23ns)   --->   "%x_5_load = load i5 %x_5_addr" [activation_accelerator.cpp:382]   --->   Operation 97 'load' 'x_5_load' <Predicate = (icmp_ln372)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 98 [2/2] (1.23ns)   --->   "%x_21_load = load i5 %x_21_addr" [activation_accelerator.cpp:382]   --->   Operation 98 'load' 'x_21_load' <Predicate = (icmp_ln372)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%x_6_addr = getelementptr i32 %x_6, i64 0, i64 %zext_ln382" [activation_accelerator.cpp:382]   --->   Operation 99 'getelementptr' 'x_6_addr' <Predicate = (icmp_ln372)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%x_22_addr = getelementptr i32 %x_22, i64 0, i64 %zext_ln382" [activation_accelerator.cpp:382]   --->   Operation 100 'getelementptr' 'x_22_addr' <Predicate = (icmp_ln372)> <Delay = 0.00>
ST_1 : Operation 101 [2/2] (1.23ns)   --->   "%x_6_load = load i5 %x_6_addr" [activation_accelerator.cpp:382]   --->   Operation 101 'load' 'x_6_load' <Predicate = (icmp_ln372)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 102 [2/2] (1.23ns)   --->   "%x_22_load = load i5 %x_22_addr" [activation_accelerator.cpp:382]   --->   Operation 102 'load' 'x_22_load' <Predicate = (icmp_ln372)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%x_7_addr = getelementptr i32 %x_7, i64 0, i64 %zext_ln382" [activation_accelerator.cpp:382]   --->   Operation 103 'getelementptr' 'x_7_addr' <Predicate = (icmp_ln372)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%x_23_addr = getelementptr i32 %x_23, i64 0, i64 %zext_ln382" [activation_accelerator.cpp:382]   --->   Operation 104 'getelementptr' 'x_23_addr' <Predicate = (icmp_ln372)> <Delay = 0.00>
ST_1 : Operation 105 [2/2] (1.23ns)   --->   "%x_7_load = load i5 %x_7_addr" [activation_accelerator.cpp:382]   --->   Operation 105 'load' 'x_7_load' <Predicate = (icmp_ln372)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 106 [2/2] (1.23ns)   --->   "%x_23_load = load i5 %x_23_addr" [activation_accelerator.cpp:382]   --->   Operation 106 'load' 'x_23_load' <Predicate = (icmp_ln372)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%x_8_addr = getelementptr i32 %x_8, i64 0, i64 %zext_ln382" [activation_accelerator.cpp:382]   --->   Operation 107 'getelementptr' 'x_8_addr' <Predicate = (icmp_ln372)> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%x_24_addr = getelementptr i32 %x_24, i64 0, i64 %zext_ln382" [activation_accelerator.cpp:382]   --->   Operation 108 'getelementptr' 'x_24_addr' <Predicate = (icmp_ln372)> <Delay = 0.00>
ST_1 : Operation 109 [2/2] (1.23ns)   --->   "%x_8_load = load i5 %x_8_addr" [activation_accelerator.cpp:382]   --->   Operation 109 'load' 'x_8_load' <Predicate = (icmp_ln372)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 110 [2/2] (1.23ns)   --->   "%x_24_load = load i5 %x_24_addr" [activation_accelerator.cpp:382]   --->   Operation 110 'load' 'x_24_load' <Predicate = (icmp_ln372)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%x_9_addr = getelementptr i32 %x_9, i64 0, i64 %zext_ln382" [activation_accelerator.cpp:382]   --->   Operation 111 'getelementptr' 'x_9_addr' <Predicate = (icmp_ln372)> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%x_25_addr = getelementptr i32 %x_25, i64 0, i64 %zext_ln382" [activation_accelerator.cpp:382]   --->   Operation 112 'getelementptr' 'x_25_addr' <Predicate = (icmp_ln372)> <Delay = 0.00>
ST_1 : Operation 113 [2/2] (1.23ns)   --->   "%x_9_load = load i5 %x_9_addr" [activation_accelerator.cpp:382]   --->   Operation 113 'load' 'x_9_load' <Predicate = (icmp_ln372)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 114 [2/2] (1.23ns)   --->   "%x_25_load = load i5 %x_25_addr" [activation_accelerator.cpp:382]   --->   Operation 114 'load' 'x_25_load' <Predicate = (icmp_ln372)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%x_10_addr = getelementptr i32 %x_10, i64 0, i64 %zext_ln382" [activation_accelerator.cpp:382]   --->   Operation 115 'getelementptr' 'x_10_addr' <Predicate = (icmp_ln372)> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%x_26_addr = getelementptr i32 %x_26, i64 0, i64 %zext_ln382" [activation_accelerator.cpp:382]   --->   Operation 116 'getelementptr' 'x_26_addr' <Predicate = (icmp_ln372)> <Delay = 0.00>
ST_1 : Operation 117 [2/2] (1.23ns)   --->   "%x_10_load = load i5 %x_10_addr" [activation_accelerator.cpp:382]   --->   Operation 117 'load' 'x_10_load' <Predicate = (icmp_ln372)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 118 [2/2] (1.23ns)   --->   "%x_26_load = load i5 %x_26_addr" [activation_accelerator.cpp:382]   --->   Operation 118 'load' 'x_26_load' <Predicate = (icmp_ln372)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%x_11_addr = getelementptr i32 %x_11, i64 0, i64 %zext_ln382" [activation_accelerator.cpp:382]   --->   Operation 119 'getelementptr' 'x_11_addr' <Predicate = (icmp_ln372)> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%x_27_addr = getelementptr i32 %x_27, i64 0, i64 %zext_ln382" [activation_accelerator.cpp:382]   --->   Operation 120 'getelementptr' 'x_27_addr' <Predicate = (icmp_ln372)> <Delay = 0.00>
ST_1 : Operation 121 [2/2] (1.23ns)   --->   "%x_11_load = load i5 %x_11_addr" [activation_accelerator.cpp:382]   --->   Operation 121 'load' 'x_11_load' <Predicate = (icmp_ln372)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 122 [2/2] (1.23ns)   --->   "%x_27_load = load i5 %x_27_addr" [activation_accelerator.cpp:382]   --->   Operation 122 'load' 'x_27_load' <Predicate = (icmp_ln372)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%x_12_addr = getelementptr i32 %x_12, i64 0, i64 %zext_ln382" [activation_accelerator.cpp:382]   --->   Operation 123 'getelementptr' 'x_12_addr' <Predicate = (icmp_ln372)> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%x_28_addr = getelementptr i32 %x_28, i64 0, i64 %zext_ln382" [activation_accelerator.cpp:382]   --->   Operation 124 'getelementptr' 'x_28_addr' <Predicate = (icmp_ln372)> <Delay = 0.00>
ST_1 : Operation 125 [2/2] (1.23ns)   --->   "%x_12_load = load i5 %x_12_addr" [activation_accelerator.cpp:382]   --->   Operation 125 'load' 'x_12_load' <Predicate = (icmp_ln372)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 126 [2/2] (1.23ns)   --->   "%x_28_load = load i5 %x_28_addr" [activation_accelerator.cpp:382]   --->   Operation 126 'load' 'x_28_load' <Predicate = (icmp_ln372)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%x_13_addr = getelementptr i32 %x_13, i64 0, i64 %zext_ln382" [activation_accelerator.cpp:382]   --->   Operation 127 'getelementptr' 'x_13_addr' <Predicate = (icmp_ln372)> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%x_29_addr = getelementptr i32 %x_29, i64 0, i64 %zext_ln382" [activation_accelerator.cpp:382]   --->   Operation 128 'getelementptr' 'x_29_addr' <Predicate = (icmp_ln372)> <Delay = 0.00>
ST_1 : Operation 129 [2/2] (1.23ns)   --->   "%x_13_load = load i5 %x_13_addr" [activation_accelerator.cpp:382]   --->   Operation 129 'load' 'x_13_load' <Predicate = (icmp_ln372)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 130 [2/2] (1.23ns)   --->   "%x_29_load = load i5 %x_29_addr" [activation_accelerator.cpp:382]   --->   Operation 130 'load' 'x_29_load' <Predicate = (icmp_ln372)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%x_14_addr = getelementptr i32 %x_14, i64 0, i64 %zext_ln382" [activation_accelerator.cpp:382]   --->   Operation 131 'getelementptr' 'x_14_addr' <Predicate = (icmp_ln372)> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%x_30_addr = getelementptr i32 %x_30, i64 0, i64 %zext_ln382" [activation_accelerator.cpp:382]   --->   Operation 132 'getelementptr' 'x_30_addr' <Predicate = (icmp_ln372)> <Delay = 0.00>
ST_1 : Operation 133 [2/2] (1.23ns)   --->   "%x_14_load = load i5 %x_14_addr" [activation_accelerator.cpp:382]   --->   Operation 133 'load' 'x_14_load' <Predicate = (icmp_ln372)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 134 [2/2] (1.23ns)   --->   "%x_30_load = load i5 %x_30_addr" [activation_accelerator.cpp:382]   --->   Operation 134 'load' 'x_30_load' <Predicate = (icmp_ln372)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%x_15_addr = getelementptr i32 %x_15, i64 0, i64 %zext_ln382" [activation_accelerator.cpp:382]   --->   Operation 135 'getelementptr' 'x_15_addr' <Predicate = (icmp_ln372)> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%x_31_addr = getelementptr i32 %x_31, i64 0, i64 %zext_ln382" [activation_accelerator.cpp:382]   --->   Operation 136 'getelementptr' 'x_31_addr' <Predicate = (icmp_ln372)> <Delay = 0.00>
ST_1 : Operation 137 [2/2] (1.23ns)   --->   "%x_15_load = load i5 %x_15_addr" [activation_accelerator.cpp:382]   --->   Operation 137 'load' 'x_15_load' <Predicate = (icmp_ln372)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 138 [2/2] (1.23ns)   --->   "%x_31_load = load i5 %x_31_addr" [activation_accelerator.cpp:382]   --->   Operation 138 'load' 'x_31_load' <Predicate = (icmp_ln372)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 139 [1/1] (0.78ns)   --->   "%add_ln372 = add i10 %i, i10 16" [activation_accelerator.cpp:372]   --->   Operation 139 'add' 'add_ln372' <Predicate = (icmp_ln372)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 140 [1/1] (0.42ns)   --->   "%store_ln372 = store i10 %add_ln372, i10 %idx" [activation_accelerator.cpp:372]   --->   Operation 140 'store' 'store_ln372' <Predicate = (icmp_ln372)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.68>
ST_2 : Operation 141 [1/2] (1.23ns)   --->   "%x_0_load = load i5 %x_0_addr" [activation_accelerator.cpp:382]   --->   Operation 141 'load' 'x_0_load' <Predicate = (icmp_ln372)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 142 [1/2] (1.23ns)   --->   "%x_16_load = load i5 %x_16_addr" [activation_accelerator.cpp:382]   --->   Operation 142 'load' 'x_16_load' <Predicate = (icmp_ln372)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 143 [1/1] (0.44ns)   --->   "%select_ln382 = select i1 %icmp_ln382, i32 %x_16_load, i32 %x_0_load" [activation_accelerator.cpp:382]   --->   Operation 143 'select' 'select_ln382' <Predicate = (icmp_ln372)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 144 [1/2] (1.23ns)   --->   "%x_1_load = load i5 %x_1_addr" [activation_accelerator.cpp:382]   --->   Operation 144 'load' 'x_1_load' <Predicate = (icmp_ln372)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 145 [1/2] (1.23ns)   --->   "%x_17_load = load i5 %x_17_addr" [activation_accelerator.cpp:382]   --->   Operation 145 'load' 'x_17_load' <Predicate = (icmp_ln372)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 146 [1/1] (0.44ns)   --->   "%select_ln382_1 = select i1 %icmp_ln382, i32 %x_17_load, i32 %x_1_load" [activation_accelerator.cpp:382]   --->   Operation 146 'select' 'select_ln382_1' <Predicate = (icmp_ln372)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 147 [1/2] (1.23ns)   --->   "%x_2_load = load i5 %x_2_addr" [activation_accelerator.cpp:382]   --->   Operation 147 'load' 'x_2_load' <Predicate = (icmp_ln372)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 148 [1/2] (1.23ns)   --->   "%x_18_load = load i5 %x_18_addr" [activation_accelerator.cpp:382]   --->   Operation 148 'load' 'x_18_load' <Predicate = (icmp_ln372)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 149 [1/1] (0.44ns)   --->   "%select_ln382_2 = select i1 %icmp_ln382, i32 %x_18_load, i32 %x_2_load" [activation_accelerator.cpp:382]   --->   Operation 149 'select' 'select_ln382_2' <Predicate = (icmp_ln372)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 150 [1/2] (1.23ns)   --->   "%x_3_load = load i5 %x_3_addr" [activation_accelerator.cpp:382]   --->   Operation 150 'load' 'x_3_load' <Predicate = (icmp_ln372)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 151 [1/2] (1.23ns)   --->   "%x_19_load = load i5 %x_19_addr" [activation_accelerator.cpp:382]   --->   Operation 151 'load' 'x_19_load' <Predicate = (icmp_ln372)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 152 [1/1] (0.44ns)   --->   "%select_ln382_3 = select i1 %icmp_ln382, i32 %x_19_load, i32 %x_3_load" [activation_accelerator.cpp:382]   --->   Operation 152 'select' 'select_ln382_3' <Predicate = (icmp_ln372)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 153 [1/2] (1.23ns)   --->   "%x_4_load = load i5 %x_4_addr" [activation_accelerator.cpp:382]   --->   Operation 153 'load' 'x_4_load' <Predicate = (icmp_ln372)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 154 [1/2] (1.23ns)   --->   "%x_20_load = load i5 %x_20_addr" [activation_accelerator.cpp:382]   --->   Operation 154 'load' 'x_20_load' <Predicate = (icmp_ln372)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 155 [1/1] (0.44ns)   --->   "%select_ln382_4 = select i1 %icmp_ln382, i32 %x_20_load, i32 %x_4_load" [activation_accelerator.cpp:382]   --->   Operation 155 'select' 'select_ln382_4' <Predicate = (icmp_ln372)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 156 [1/2] (1.23ns)   --->   "%x_5_load = load i5 %x_5_addr" [activation_accelerator.cpp:382]   --->   Operation 156 'load' 'x_5_load' <Predicate = (icmp_ln372)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 157 [1/2] (1.23ns)   --->   "%x_21_load = load i5 %x_21_addr" [activation_accelerator.cpp:382]   --->   Operation 157 'load' 'x_21_load' <Predicate = (icmp_ln372)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 158 [1/1] (0.44ns)   --->   "%select_ln382_5 = select i1 %icmp_ln382, i32 %x_21_load, i32 %x_5_load" [activation_accelerator.cpp:382]   --->   Operation 158 'select' 'select_ln382_5' <Predicate = (icmp_ln372)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 159 [1/2] (1.23ns)   --->   "%x_6_load = load i5 %x_6_addr" [activation_accelerator.cpp:382]   --->   Operation 159 'load' 'x_6_load' <Predicate = (icmp_ln372)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 160 [1/2] (1.23ns)   --->   "%x_22_load = load i5 %x_22_addr" [activation_accelerator.cpp:382]   --->   Operation 160 'load' 'x_22_load' <Predicate = (icmp_ln372)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 161 [1/1] (0.44ns)   --->   "%select_ln382_6 = select i1 %icmp_ln382, i32 %x_22_load, i32 %x_6_load" [activation_accelerator.cpp:382]   --->   Operation 161 'select' 'select_ln382_6' <Predicate = (icmp_ln372)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 162 [1/2] (1.23ns)   --->   "%x_7_load = load i5 %x_7_addr" [activation_accelerator.cpp:382]   --->   Operation 162 'load' 'x_7_load' <Predicate = (icmp_ln372)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 163 [1/2] (1.23ns)   --->   "%x_23_load = load i5 %x_23_addr" [activation_accelerator.cpp:382]   --->   Operation 163 'load' 'x_23_load' <Predicate = (icmp_ln372)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 164 [1/1] (0.44ns)   --->   "%select_ln382_7 = select i1 %icmp_ln382, i32 %x_23_load, i32 %x_7_load" [activation_accelerator.cpp:382]   --->   Operation 164 'select' 'select_ln382_7' <Predicate = (icmp_ln372)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 165 [1/2] (1.23ns)   --->   "%x_8_load = load i5 %x_8_addr" [activation_accelerator.cpp:382]   --->   Operation 165 'load' 'x_8_load' <Predicate = (icmp_ln372)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 166 [1/2] (1.23ns)   --->   "%x_24_load = load i5 %x_24_addr" [activation_accelerator.cpp:382]   --->   Operation 166 'load' 'x_24_load' <Predicate = (icmp_ln372)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 167 [1/1] (0.44ns)   --->   "%select_ln382_8 = select i1 %icmp_ln382, i32 %x_24_load, i32 %x_8_load" [activation_accelerator.cpp:382]   --->   Operation 167 'select' 'select_ln382_8' <Predicate = (icmp_ln372)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 168 [1/2] (1.23ns)   --->   "%x_9_load = load i5 %x_9_addr" [activation_accelerator.cpp:382]   --->   Operation 168 'load' 'x_9_load' <Predicate = (icmp_ln372)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 169 [1/2] (1.23ns)   --->   "%x_25_load = load i5 %x_25_addr" [activation_accelerator.cpp:382]   --->   Operation 169 'load' 'x_25_load' <Predicate = (icmp_ln372)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 170 [1/1] (0.44ns)   --->   "%select_ln382_9 = select i1 %icmp_ln382, i32 %x_25_load, i32 %x_9_load" [activation_accelerator.cpp:382]   --->   Operation 170 'select' 'select_ln382_9' <Predicate = (icmp_ln372)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 171 [1/2] (1.23ns)   --->   "%x_10_load = load i5 %x_10_addr" [activation_accelerator.cpp:382]   --->   Operation 171 'load' 'x_10_load' <Predicate = (icmp_ln372)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 172 [1/2] (1.23ns)   --->   "%x_26_load = load i5 %x_26_addr" [activation_accelerator.cpp:382]   --->   Operation 172 'load' 'x_26_load' <Predicate = (icmp_ln372)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 173 [1/1] (0.44ns)   --->   "%select_ln382_10 = select i1 %icmp_ln382, i32 %x_26_load, i32 %x_10_load" [activation_accelerator.cpp:382]   --->   Operation 173 'select' 'select_ln382_10' <Predicate = (icmp_ln372)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 174 [1/2] (1.23ns)   --->   "%x_11_load = load i5 %x_11_addr" [activation_accelerator.cpp:382]   --->   Operation 174 'load' 'x_11_load' <Predicate = (icmp_ln372)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 175 [1/2] (1.23ns)   --->   "%x_27_load = load i5 %x_27_addr" [activation_accelerator.cpp:382]   --->   Operation 175 'load' 'x_27_load' <Predicate = (icmp_ln372)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 176 [1/1] (0.44ns)   --->   "%select_ln382_11 = select i1 %icmp_ln382, i32 %x_27_load, i32 %x_11_load" [activation_accelerator.cpp:382]   --->   Operation 176 'select' 'select_ln382_11' <Predicate = (icmp_ln372)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 177 [1/2] (1.23ns)   --->   "%x_12_load = load i5 %x_12_addr" [activation_accelerator.cpp:382]   --->   Operation 177 'load' 'x_12_load' <Predicate = (icmp_ln372)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 178 [1/2] (1.23ns)   --->   "%x_28_load = load i5 %x_28_addr" [activation_accelerator.cpp:382]   --->   Operation 178 'load' 'x_28_load' <Predicate = (icmp_ln372)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 179 [1/1] (0.44ns)   --->   "%select_ln382_12 = select i1 %icmp_ln382, i32 %x_28_load, i32 %x_12_load" [activation_accelerator.cpp:382]   --->   Operation 179 'select' 'select_ln382_12' <Predicate = (icmp_ln372)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 180 [1/2] (1.23ns)   --->   "%x_13_load = load i5 %x_13_addr" [activation_accelerator.cpp:382]   --->   Operation 180 'load' 'x_13_load' <Predicate = (icmp_ln372)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 181 [1/2] (1.23ns)   --->   "%x_29_load = load i5 %x_29_addr" [activation_accelerator.cpp:382]   --->   Operation 181 'load' 'x_29_load' <Predicate = (icmp_ln372)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 182 [1/1] (0.44ns)   --->   "%select_ln382_13 = select i1 %icmp_ln382, i32 %x_29_load, i32 %x_13_load" [activation_accelerator.cpp:382]   --->   Operation 182 'select' 'select_ln382_13' <Predicate = (icmp_ln372)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 183 [1/2] (1.23ns)   --->   "%x_14_load = load i5 %x_14_addr" [activation_accelerator.cpp:382]   --->   Operation 183 'load' 'x_14_load' <Predicate = (icmp_ln372)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 184 [1/2] (1.23ns)   --->   "%x_30_load = load i5 %x_30_addr" [activation_accelerator.cpp:382]   --->   Operation 184 'load' 'x_30_load' <Predicate = (icmp_ln372)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 185 [1/1] (0.44ns)   --->   "%select_ln382_14 = select i1 %icmp_ln382, i32 %x_30_load, i32 %x_14_load" [activation_accelerator.cpp:382]   --->   Operation 185 'select' 'select_ln382_14' <Predicate = (icmp_ln372)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 186 [1/2] (1.23ns)   --->   "%x_15_load = load i5 %x_15_addr" [activation_accelerator.cpp:382]   --->   Operation 186 'load' 'x_15_load' <Predicate = (icmp_ln372)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 187 [1/2] (1.23ns)   --->   "%x_31_load = load i5 %x_31_addr" [activation_accelerator.cpp:382]   --->   Operation 187 'load' 'x_31_load' <Predicate = (icmp_ln372)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 188 [1/1] (0.44ns)   --->   "%select_ln382_15 = select i1 %icmp_ln382, i32 %x_31_load, i32 %x_15_load" [activation_accelerator.cpp:382]   --->   Operation 188 'select' 'select_ln382_15' <Predicate = (icmp_ln372)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.43>
ST_3 : Operation 189 [4/4] (6.43ns)   --->   "%s0 = fadd i32 %select_ln382, i32 %select_ln382_1" [activation_accelerator.cpp:386]   --->   Operation 189 'fadd' 's0' <Predicate = (icmp_ln372)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 190 [4/4] (6.43ns)   --->   "%s1 = fadd i32 %select_ln382_2, i32 %select_ln382_3" [activation_accelerator.cpp:387]   --->   Operation 190 'fadd' 's1' <Predicate = (icmp_ln372)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 191 [4/4] (6.43ns)   --->   "%s2 = fadd i32 %select_ln382_4, i32 %select_ln382_5" [activation_accelerator.cpp:388]   --->   Operation 191 'fadd' 's2' <Predicate = (icmp_ln372)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 192 [4/4] (6.43ns)   --->   "%s3 = fadd i32 %select_ln382_6, i32 %select_ln382_7" [activation_accelerator.cpp:389]   --->   Operation 192 'fadd' 's3' <Predicate = (icmp_ln372)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 193 [4/4] (6.43ns)   --->   "%s4 = fadd i32 %select_ln382_8, i32 %select_ln382_9" [activation_accelerator.cpp:390]   --->   Operation 193 'fadd' 's4' <Predicate = (icmp_ln372)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.43>
ST_4 : Operation 194 [3/4] (6.43ns)   --->   "%s0 = fadd i32 %select_ln382, i32 %select_ln382_1" [activation_accelerator.cpp:386]   --->   Operation 194 'fadd' 's0' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 195 [3/4] (6.43ns)   --->   "%s1 = fadd i32 %select_ln382_2, i32 %select_ln382_3" [activation_accelerator.cpp:387]   --->   Operation 195 'fadd' 's1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 196 [3/4] (6.43ns)   --->   "%s2 = fadd i32 %select_ln382_4, i32 %select_ln382_5" [activation_accelerator.cpp:388]   --->   Operation 196 'fadd' 's2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 197 [3/4] (6.43ns)   --->   "%s3 = fadd i32 %select_ln382_6, i32 %select_ln382_7" [activation_accelerator.cpp:389]   --->   Operation 197 'fadd' 's3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 198 [3/4] (6.43ns)   --->   "%s4 = fadd i32 %select_ln382_8, i32 %select_ln382_9" [activation_accelerator.cpp:390]   --->   Operation 198 'fadd' 's4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 199 [4/4] (6.43ns)   --->   "%s5 = fadd i32 %select_ln382_10, i32 %select_ln382_11" [activation_accelerator.cpp:391]   --->   Operation 199 'fadd' 's5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 200 [4/4] (6.43ns)   --->   "%s6 = fadd i32 %select_ln382_12, i32 %select_ln382_13" [activation_accelerator.cpp:392]   --->   Operation 200 'fadd' 's6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 201 [4/4] (6.43ns)   --->   "%s7 = fadd i32 %select_ln382_14, i32 %select_ln382_15" [activation_accelerator.cpp:393]   --->   Operation 201 'fadd' 's7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.43>
ST_5 : Operation 202 [2/4] (6.43ns)   --->   "%s0 = fadd i32 %select_ln382, i32 %select_ln382_1" [activation_accelerator.cpp:386]   --->   Operation 202 'fadd' 's0' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 203 [2/4] (6.43ns)   --->   "%s1 = fadd i32 %select_ln382_2, i32 %select_ln382_3" [activation_accelerator.cpp:387]   --->   Operation 203 'fadd' 's1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 204 [2/4] (6.43ns)   --->   "%s2 = fadd i32 %select_ln382_4, i32 %select_ln382_5" [activation_accelerator.cpp:388]   --->   Operation 204 'fadd' 's2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 205 [2/4] (6.43ns)   --->   "%s3 = fadd i32 %select_ln382_6, i32 %select_ln382_7" [activation_accelerator.cpp:389]   --->   Operation 205 'fadd' 's3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 206 [2/4] (6.43ns)   --->   "%s4 = fadd i32 %select_ln382_8, i32 %select_ln382_9" [activation_accelerator.cpp:390]   --->   Operation 206 'fadd' 's4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 207 [3/4] (6.43ns)   --->   "%s5 = fadd i32 %select_ln382_10, i32 %select_ln382_11" [activation_accelerator.cpp:391]   --->   Operation 207 'fadd' 's5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 208 [3/4] (6.43ns)   --->   "%s6 = fadd i32 %select_ln382_12, i32 %select_ln382_13" [activation_accelerator.cpp:392]   --->   Operation 208 'fadd' 's6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 209 [3/4] (6.43ns)   --->   "%s7 = fadd i32 %select_ln382_14, i32 %select_ln382_15" [activation_accelerator.cpp:393]   --->   Operation 209 'fadd' 's7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.43>
ST_6 : Operation 210 [1/4] (6.43ns)   --->   "%s0 = fadd i32 %select_ln382, i32 %select_ln382_1" [activation_accelerator.cpp:386]   --->   Operation 210 'fadd' 's0' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 211 [1/4] (6.43ns)   --->   "%s1 = fadd i32 %select_ln382_2, i32 %select_ln382_3" [activation_accelerator.cpp:387]   --->   Operation 211 'fadd' 's1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 212 [1/4] (6.43ns)   --->   "%s2 = fadd i32 %select_ln382_4, i32 %select_ln382_5" [activation_accelerator.cpp:388]   --->   Operation 212 'fadd' 's2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 213 [1/4] (6.43ns)   --->   "%s3 = fadd i32 %select_ln382_6, i32 %select_ln382_7" [activation_accelerator.cpp:389]   --->   Operation 213 'fadd' 's3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 214 [1/4] (6.43ns)   --->   "%s4 = fadd i32 %select_ln382_8, i32 %select_ln382_9" [activation_accelerator.cpp:390]   --->   Operation 214 'fadd' 's4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 215 [2/4] (6.43ns)   --->   "%s5 = fadd i32 %select_ln382_10, i32 %select_ln382_11" [activation_accelerator.cpp:391]   --->   Operation 215 'fadd' 's5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 216 [2/4] (6.43ns)   --->   "%s6 = fadd i32 %select_ln382_12, i32 %select_ln382_13" [activation_accelerator.cpp:392]   --->   Operation 216 'fadd' 's6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 217 [2/4] (6.43ns)   --->   "%s7 = fadd i32 %select_ln382_14, i32 %select_ln382_15" [activation_accelerator.cpp:393]   --->   Operation 217 'fadd' 's7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.43>
ST_7 : Operation 218 [1/4] (6.43ns)   --->   "%s5 = fadd i32 %select_ln382_10, i32 %select_ln382_11" [activation_accelerator.cpp:391]   --->   Operation 218 'fadd' 's5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 219 [1/4] (6.43ns)   --->   "%s6 = fadd i32 %select_ln382_12, i32 %select_ln382_13" [activation_accelerator.cpp:392]   --->   Operation 219 'fadd' 's6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 220 [1/4] (6.43ns)   --->   "%s7 = fadd i32 %select_ln382_14, i32 %select_ln382_15" [activation_accelerator.cpp:393]   --->   Operation 220 'fadd' 's7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 221 [4/4] (6.43ns)   --->   "%t0 = fadd i32 %s0, i32 %s1" [activation_accelerator.cpp:396]   --->   Operation 221 'fadd' 't0' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 222 [4/4] (6.43ns)   --->   "%t1 = fadd i32 %s2, i32 %s3" [activation_accelerator.cpp:397]   --->   Operation 222 'fadd' 't1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.43>
ST_8 : Operation 223 [3/4] (6.43ns)   --->   "%t0 = fadd i32 %s0, i32 %s1" [activation_accelerator.cpp:396]   --->   Operation 223 'fadd' 't0' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 224 [3/4] (6.43ns)   --->   "%t1 = fadd i32 %s2, i32 %s3" [activation_accelerator.cpp:397]   --->   Operation 224 'fadd' 't1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 225 [4/4] (6.43ns)   --->   "%t2 = fadd i32 %s4, i32 %s5" [activation_accelerator.cpp:398]   --->   Operation 225 'fadd' 't2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 226 [4/4] (6.43ns)   --->   "%t3 = fadd i32 %s6, i32 %s7" [activation_accelerator.cpp:399]   --->   Operation 226 'fadd' 't3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.43>
ST_9 : Operation 227 [2/4] (6.43ns)   --->   "%t0 = fadd i32 %s0, i32 %s1" [activation_accelerator.cpp:396]   --->   Operation 227 'fadd' 't0' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 228 [2/4] (6.43ns)   --->   "%t1 = fadd i32 %s2, i32 %s3" [activation_accelerator.cpp:397]   --->   Operation 228 'fadd' 't1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 229 [3/4] (6.43ns)   --->   "%t2 = fadd i32 %s4, i32 %s5" [activation_accelerator.cpp:398]   --->   Operation 229 'fadd' 't2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 230 [3/4] (6.43ns)   --->   "%t3 = fadd i32 %s6, i32 %s7" [activation_accelerator.cpp:399]   --->   Operation 230 'fadd' 't3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.43>
ST_10 : Operation 231 [1/4] (6.43ns)   --->   "%t0 = fadd i32 %s0, i32 %s1" [activation_accelerator.cpp:396]   --->   Operation 231 'fadd' 't0' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 232 [1/4] (6.43ns)   --->   "%t1 = fadd i32 %s2, i32 %s3" [activation_accelerator.cpp:397]   --->   Operation 232 'fadd' 't1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 233 [2/4] (6.43ns)   --->   "%t2 = fadd i32 %s4, i32 %s5" [activation_accelerator.cpp:398]   --->   Operation 233 'fadd' 't2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 234 [2/4] (6.43ns)   --->   "%t3 = fadd i32 %s6, i32 %s7" [activation_accelerator.cpp:399]   --->   Operation 234 'fadd' 't3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.43>
ST_11 : Operation 235 [1/4] (6.43ns)   --->   "%t2 = fadd i32 %s4, i32 %s5" [activation_accelerator.cpp:398]   --->   Operation 235 'fadd' 't2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 236 [1/4] (6.43ns)   --->   "%t3 = fadd i32 %s6, i32 %s7" [activation_accelerator.cpp:399]   --->   Operation 236 'fadd' 't3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 237 [4/4] (6.43ns)   --->   "%u0 = fadd i32 %t0, i32 %t1" [activation_accelerator.cpp:402]   --->   Operation 237 'fadd' 'u0' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.43>
ST_12 : Operation 238 [3/4] (6.43ns)   --->   "%u0 = fadd i32 %t0, i32 %t1" [activation_accelerator.cpp:402]   --->   Operation 238 'fadd' 'u0' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.43>
ST_13 : Operation 239 [2/4] (6.43ns)   --->   "%u0 = fadd i32 %t0, i32 %t1" [activation_accelerator.cpp:402]   --->   Operation 239 'fadd' 'u0' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.43>
ST_14 : Operation 240 [1/4] (6.43ns)   --->   "%u0 = fadd i32 %t0, i32 %t1" [activation_accelerator.cpp:402]   --->   Operation 240 'fadd' 'u0' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 241 [4/4] (6.43ns)   --->   "%u1 = fadd i32 %t2, i32 %t3" [activation_accelerator.cpp:403]   --->   Operation 241 'fadd' 'u1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.43>
ST_15 : Operation 242 [3/4] (6.43ns)   --->   "%u1 = fadd i32 %t2, i32 %t3" [activation_accelerator.cpp:403]   --->   Operation 242 'fadd' 'u1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.43>
ST_16 : Operation 243 [2/4] (6.43ns)   --->   "%u1 = fadd i32 %t2, i32 %t3" [activation_accelerator.cpp:403]   --->   Operation 243 'fadd' 'u1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.43>
ST_17 : Operation 244 [1/4] (6.43ns)   --->   "%u1 = fadd i32 %t2, i32 %t3" [activation_accelerator.cpp:403]   --->   Operation 244 'fadd' 'u1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 0.00>

State 19 <SV = 18> <Delay = 0.00>

State 20 <SV = 19> <Delay = 6.43>
ST_20 : Operation 245 [4/4] (6.43ns)   --->   "%block = fadd i32 %u0, i32 %u1" [activation_accelerator.cpp:406]   --->   Operation 245 'fadd' 'block' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.43>
ST_21 : Operation 246 [3/4] (6.43ns)   --->   "%block = fadd i32 %u0, i32 %u1" [activation_accelerator.cpp:406]   --->   Operation 246 'fadd' 'block' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.43>
ST_22 : Operation 247 [2/4] (6.43ns)   --->   "%block = fadd i32 %u0, i32 %u1" [activation_accelerator.cpp:406]   --->   Operation 247 'fadd' 'block' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.43>
ST_23 : Operation 248 [1/4] (6.43ns)   --->   "%block = fadd i32 %u0, i32 %u1" [activation_accelerator.cpp:406]   --->   Operation 248 'fadd' 'block' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 4.89>
ST_24 : Operation 249 [1/1] (0.00ns)   --->   "%sum_load = load i32 %sum" [activation_accelerator.cpp:408]   --->   Operation 249 'load' 'sum_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 250 [4/4] (4.89ns)   --->   "%sum_1 = fadd i32 %sum_load, i32 %block" [activation_accelerator.cpp:408]   --->   Operation 250 'fadd' 'sum_1' <Predicate = true> <Delay = 4.89> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 258 [1/1] (0.00ns)   --->   "%sum_load_1 = load i32 %sum"   --->   Operation 258 'load' 'sum_load_1' <Predicate = (!icmp_ln372)> <Delay = 0.00>
ST_24 : Operation 259 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %sum_out, i32 %sum_load_1"   --->   Operation 259 'write' 'write_ln0' <Predicate = (!icmp_ln372)> <Delay = 0.00>
ST_24 : Operation 260 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 260 'ret' 'ret_ln0' <Predicate = (!icmp_ln372)> <Delay = 0.00>

State 25 <SV = 24> <Delay = 4.89>
ST_25 : Operation 251 [3/4] (4.89ns)   --->   "%sum_1 = fadd i32 %sum_load, i32 %block" [activation_accelerator.cpp:408]   --->   Operation 251 'fadd' 'sum_1' <Predicate = true> <Delay = 4.89> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 4.89>
ST_26 : Operation 252 [2/4] (4.89ns)   --->   "%sum_1 = fadd i32 %sum_load, i32 %block" [activation_accelerator.cpp:408]   --->   Operation 252 'fadd' 'sum_1' <Predicate = true> <Delay = 4.89> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 5.32>
ST_27 : Operation 253 [1/1] (0.00ns)   --->   "%specpipeline_ln373 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [activation_accelerator.cpp:373]   --->   Operation 253 'specpipeline' 'specpipeline_ln373' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 254 [1/1] (0.00ns)   --->   "%specloopname_ln372 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [activation_accelerator.cpp:372]   --->   Operation 254 'specloopname' 'specloopname_ln372' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 255 [1/4] (4.89ns)   --->   "%sum_1 = fadd i32 %sum_load, i32 %block" [activation_accelerator.cpp:408]   --->   Operation 255 'fadd' 'sum_1' <Predicate = true> <Delay = 4.89> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 256 [1/1] (0.42ns)   --->   "%store_ln372 = store i32 %sum_1, i32 %sum" [activation_accelerator.cpp:372]   --->   Operation 256 'store' 'store_ln372' <Predicate = true> <Delay = 0.42>
ST_27 : Operation 257 [1/1] (0.00ns)   --->   "%br_ln372 = br void %for.inc.15" [activation_accelerator.cpp:372]   --->   Operation 257 'br' 'br_ln372' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.34ns
The critical path consists of the following:
	'alloca' operation ('idx') [35]  (0 ns)
	'load' operation ('i', activation_accelerator.cpp:382) on local variable 'idx' [72]  (0 ns)
	'getelementptr' operation ('x_0_addr', activation_accelerator.cpp:382) [82]  (0 ns)
	'load' operation ('x_0_load', activation_accelerator.cpp:382) on array 'x_0' [85]  (1.24 ns)
	blocking operation 0.102 ns on control path)

 <State 2>: 1.69ns
The critical path consists of the following:
	'load' operation ('x_0_load', activation_accelerator.cpp:382) on array 'x_0' [85]  (1.24 ns)
	'select' operation ('select_ln382', activation_accelerator.cpp:382) [88]  (0.449 ns)

 <State 3>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('s0', activation_accelerator.cpp:386) [164]  (6.44 ns)

 <State 4>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('s0', activation_accelerator.cpp:386) [164]  (6.44 ns)

 <State 5>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('s0', activation_accelerator.cpp:386) [164]  (6.44 ns)

 <State 6>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('s0', activation_accelerator.cpp:386) [164]  (6.44 ns)

 <State 7>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('s5', activation_accelerator.cpp:391) [169]  (6.44 ns)

 <State 8>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('t0', activation_accelerator.cpp:396) [172]  (6.44 ns)

 <State 9>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('t0', activation_accelerator.cpp:396) [172]  (6.44 ns)

 <State 10>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('t0', activation_accelerator.cpp:396) [172]  (6.44 ns)

 <State 11>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('t2', activation_accelerator.cpp:398) [174]  (6.44 ns)

 <State 12>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('u0', activation_accelerator.cpp:402) [176]  (6.44 ns)

 <State 13>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('u0', activation_accelerator.cpp:402) [176]  (6.44 ns)

 <State 14>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('u0', activation_accelerator.cpp:402) [176]  (6.44 ns)

 <State 15>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('u1', activation_accelerator.cpp:403) [177]  (6.44 ns)

 <State 16>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('u1', activation_accelerator.cpp:403) [177]  (6.44 ns)

 <State 17>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('u1', activation_accelerator.cpp:403) [177]  (6.44 ns)

 <State 18>: 0ns
The critical path consists of the following:

 <State 19>: 0ns
The critical path consists of the following:

 <State 20>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('block', activation_accelerator.cpp:406) [178]  (6.44 ns)

 <State 21>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('block', activation_accelerator.cpp:406) [178]  (6.44 ns)

 <State 22>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('block', activation_accelerator.cpp:406) [178]  (6.44 ns)

 <State 23>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('block', activation_accelerator.cpp:406) [178]  (6.44 ns)

 <State 24>: 4.89ns
The critical path consists of the following:
	'load' operation ('sum_load', activation_accelerator.cpp:408) on local variable 'sum' [77]  (0 ns)
	'fadd' operation ('sum', activation_accelerator.cpp:408) [179]  (4.89 ns)

 <State 25>: 4.89ns
The critical path consists of the following:
	'fadd' operation ('sum', activation_accelerator.cpp:408) [179]  (4.89 ns)

 <State 26>: 4.89ns
The critical path consists of the following:
	'fadd' operation ('sum', activation_accelerator.cpp:408) [179]  (4.89 ns)

 <State 27>: 5.32ns
The critical path consists of the following:
	'fadd' operation ('sum', activation_accelerator.cpp:408) [179]  (4.89 ns)
	'store' operation ('store_ln372', activation_accelerator.cpp:372) of variable 'sum', activation_accelerator.cpp:408 on local variable 'sum' [182]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
