/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [5:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [9:0] celloutsig_0_16z;
  wire [4:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [25:0] celloutsig_0_23z;
  wire [13:0] celloutsig_0_24z;
  reg [4:0] celloutsig_0_25z;
  wire celloutsig_0_2z;
  wire [8:0] celloutsig_0_3z;
  wire celloutsig_0_5z;
  reg [6:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [7:0] celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire [20:0] celloutsig_1_10z;
  wire [15:0] celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire [9:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_5z = in_data[42] ^ celloutsig_0_1z;
  assign celloutsig_1_6z = celloutsig_1_1z[2] ^ celloutsig_1_5z;
  assign celloutsig_0_0z = ~(in_data[2] ^ in_data[54]);
  assign celloutsig_0_7z = ~(celloutsig_0_6z[0] ^ celloutsig_0_2z);
  assign celloutsig_0_11z = ~(in_data[74] ^ celloutsig_0_1z);
  assign celloutsig_1_0z = ~(in_data[144] ^ in_data[169]);
  assign celloutsig_0_16z = { celloutsig_0_3z[3], celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_1z } + { celloutsig_0_3z[6], celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_3z = { in_data[8:1], celloutsig_0_0z } + { celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_23z = { in_data[44:21], celloutsig_0_2z, celloutsig_0_11z } / { 1'h1, in_data[63:39] };
  assign celloutsig_1_1z = { in_data[182:181], celloutsig_1_0z, celloutsig_1_0z } / { 1'h1, in_data[152:151], in_data[96] };
  assign celloutsig_1_9z = { celloutsig_1_4z[2], celloutsig_1_8z, celloutsig_1_0z } / { 1'h1, in_data[135], celloutsig_1_6z };
  assign celloutsig_0_13z = { celloutsig_0_6z[5:1], 1'h0 } <= celloutsig_0_8z[5:0];
  assign celloutsig_1_5z = { celloutsig_1_2z[7:4], celloutsig_1_4z } && { celloutsig_1_2z[3:0], celloutsig_1_4z };
  assign celloutsig_1_19z = { in_data[169], celloutsig_1_9z } % { 1'h1, celloutsig_1_13z[7:5] };
  assign celloutsig_1_4z = { celloutsig_1_2z[4], celloutsig_1_1z } * celloutsig_1_2z[7:3];
  assign celloutsig_0_19z = - { celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_0_8z = { celloutsig_0_6z[6:3], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_5z } | { celloutsig_0_6z[3:0], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_7z };
  assign celloutsig_0_24z = { in_data[54:46], celloutsig_0_19z } | celloutsig_0_23z[22:9];
  assign celloutsig_1_2z = in_data[190:181] | in_data[179:170];
  assign celloutsig_1_3z = celloutsig_1_0z & in_data[151];
  assign celloutsig_0_2z = | in_data[34:21];
  assign celloutsig_1_18z = ^ { in_data[153:151], celloutsig_1_2z };
  assign celloutsig_0_12z = ^ { celloutsig_0_8z[6:1], celloutsig_0_0z, 1'h0, celloutsig_0_0z, celloutsig_0_7z };
  assign celloutsig_0_1z = ^ in_data[73:49];
  assign celloutsig_1_10z = { celloutsig_1_9z[2], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z } >>> { in_data[189:174], celloutsig_1_4z };
  assign celloutsig_1_13z = in_data[177:162] ~^ celloutsig_1_10z[17:2];
  assign celloutsig_1_8z = ~((celloutsig_1_3z & celloutsig_1_5z) | celloutsig_1_7z);
  assign celloutsig_1_7z = ~((celloutsig_1_6z & celloutsig_1_3z) | celloutsig_1_5z);
  always_latch
    if (!clkin_data[64]) celloutsig_0_6z = 7'h00;
    else if (clkin_data[0]) celloutsig_0_6z = { celloutsig_0_3z[7], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_25z = 5'h00;
    else if (!celloutsig_1_19z[0]) celloutsig_0_25z = { celloutsig_0_16z[5:3], celloutsig_0_13z, celloutsig_0_0z };
  assign celloutsig_0_10z[0] = ~ celloutsig_0_6z[1];
  assign celloutsig_0_10z[1] = ~ celloutsig_0_6z[2];
  assign celloutsig_0_10z[5:2] = celloutsig_0_8z[4:1] ~^ celloutsig_0_6z[6:3];
  assign { out_data[128], out_data[99:96], out_data[45:32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_24z, celloutsig_0_25z };
endmodule
