
Efinix Static Timing Analysis Report
Version: 2023.2.307
Date: Tue Nov 12 16:58:51 2024

Copyright (C) 2013 - 2023  All rights reserved.

Top-level Entity Name: Ti60_Demo

SDC Filename: D:/Efinity/project/nearest/02-1_Ti60_OV5640_LCD-HDMI_1080P60/Ti60_Demo.pt.sdc

Timing Model: C4
	process : typical
	temperature : 0C to 85C
	voltage : 0.95 +/-30mV
	speedgrade : 4
	technology : t16ff
	status : final

---------- Table of Contents (begin) ----------
   1. Clock Frequency Summary
   2. Clock Relationship Summary
   3. Path Details for Max Critical Paths
   4. Path Details for Min Critical Paths
---------- Table of Contents (end) ------------

---------- 1. Clock Frequency Summary (begin) ----------

User target constrained clocks
 Clock Name   Period (ns)  Frequency (MHz)    Waveform        Targets
tdqss_clk         2.604        384.025     {0.000 1.302}  {tdqss_clk}    
core_clk          5.208        192.012     {0.000 2.604}  {core_clk}     
tac_clk           2.604        384.025     {0.000 1.302}  {tac_clk}      
twd_clk           2.604        384.025     {0.651 1.953}  {twd_clk}      
clk_sys          10.417         95.997     {0.000 5.208}  {clk_sys}      
clk_pixel        13.441         74.399     {0.000 6.720}  {clk_pixel}    
clk_pixel_2x      6.720        148.810     {0.000 3.360}  {clk_pixel_2x} 
clk_pixel_10x     1.344        744.048     {0.336 1.008}  {clk_pixel_10x}
clk_27m          62.500         16.000     {0.000 31.250} {clk_27m}      
cmos_pclk        10.000        100.000     {0.000 5.000}  {cmos_pclk}    

Maximum possible analyzed clocks frequency
 Clock Name  Period (ns)  Frequency (MHz)     Edge
tdqss_clk       2.408        415.282         (R-R)
core_clk        4.643        215.378         (R-R)
tac_clk         2.249        444.642         (R-R)
twd_clk         2.289        436.872         (R-R)
clk_pixel       7.101        140.825         (R-R)
clk_pixel_2x    7.117        140.509         (R-R)

Geomean max period: 3.778

---------- Clock Frequency Summary (end) ---------------

---------- 2. Clock Relationship Summary (begin) ----------

Setup (Max) Clock Relationship
  Launch Clock    Capture Clock   Constraint (ns)     Slack (ns)          Edge
  tdqss_clk        tdqss_clk            2.604            0.196           (R-R)
  tdqss_clk        core_clk             2.604            1.868           (R-R)
  core_clk         tdqss_clk            2.604            1.161           (R-R)
  core_clk         core_clk             5.208            0.565           (R-R)
  core_clk         tac_clk              2.604            1.640           (R-R)
  core_clk         twd_clk              0.651            0.224           (R-R)
  tac_clk          core_clk             2.604            1.818           (R-R)
  tac_clk          tac_clk              2.604            0.355           (R-R)
  twd_clk          twd_clk              2.604            0.315           (R-R)
  clk_pixel        clk_pixel           13.441            6.340           (R-R)
  clk_pixel        clk_pixel_2x         0.001           -1.249           (R-R)
  clk_pixel_2x     clk_pixel            0.001           -0.846           (R-R)
  clk_pixel_2x     clk_pixel_2x         6.720           -0.397           (R-R)

Hold (Min) Clock Relationship
  Launch Clock    Capture Clock   Constraint (ns)     Slack (ns)          Edge
  tdqss_clk        tdqss_clk            0.000           0.045            (R-R)
  tdqss_clk        core_clk             0.000           0.035            (R-R)
  core_clk         tdqss_clk            0.000           0.148            (R-R)
  core_clk         core_clk             0.000           0.027            (R-R)
  core_clk         tac_clk              0.000           0.103            (R-R)
  core_clk         twd_clk             -1.953           1.955            (R-R)
  tac_clk          core_clk             0.000           0.060            (R-R)
  tac_clk          tac_clk              0.000           0.026            (R-R)
  twd_clk          twd_clk              0.000           0.092            (R-R)
  clk_pixel        clk_pixel            0.000           0.090            (R-R)
  clk_pixel        clk_pixel_2x         0.000           0.145            (R-R)
  clk_pixel_2x     clk_pixel            0.000           0.194            (R-R)
  clk_pixel_2x     clk_pixel_2x         0.000           0.022            (R-R)

NOTE: Values are in nanoseconds.

---------- Clock Relationship Summary (end) ---------------

---------- 3. Path Details for Max Critical Paths (begin) ----------

################################################################################
Path Detail Report (clk_pixel vs clk_pixel_2x)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : frst_pos~FF|CLK                      
Path End      : r_fix_rate[8]~FF|CE                  
Launch Clock  : clk_pixel (RISE)                     
Capture Clock : clk_pixel_2x (RISE)                  
Slack         : -1.249 (required time - arrival time)
Delay         : 0.921                                

Logic Level             : 2
Non-global nets on path : 3
Global nets on path     : 0

Launch Clock Path Delay        : 1.829
+ Clock To Q + Data Path Delay : 1.125
--------------------------------------
End-of-path arrival time       : 2.954

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.814
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.705

Launch Clock Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
clk_pixel          inpad        0.000             0.000               0        (0,159) 
clk_pixel          inpad        0.110             0.110             104        (0,159) 
clk_pixel          net          1.719             1.829             104        (0,159) 
   Routing elements:
      Manhattan distance of X:32, Y:51
frst_pos~FF|CLK    ff           0.000             1.829             104        (32,108)

Data Path
       name          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================
frst_pos~FF|Q           ff          0.113             0.113               8        (32,108)
frst_pos                net         0.313             0.426               8        (32,108)
   Routing elements:
      Manhattan distance of X:24, Y:0
LUT__22548|in[2]        lut         0.054             0.480               8        (56,108)
LUT__22548|out          lut         0.000             0.480               3        (56,108)
n14838                  net         0.103             0.583               3        (56,108)
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__22549|in[2]        lut         0.054             0.637               3        (56,110)
LUT__22549|out          lut         0.000             0.637              12        (56,110)
ceg_net4077             net         0.397             1.034              12        (56,110)
   Routing elements:
      Manhattan distance of X:4, Y:1
r_fix_rate[8]~FF|CE     ff          0.091             1.125              12        (60,109)

Capture Clock Path
        name          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================
clk_pixel_2x            inpad        0.000             0.000                0       (0,163) 
clk_pixel_2x            inpad        0.110             0.110             2063       (0,163) 
clk_pixel_2x            net          1.704             1.814             2063       (0,163) 
   Routing elements:
      Manhattan distance of X:60, Y:54
r_fix_rate[8]~FF|CLK    ff           0.000             1.814             2063       (60,109)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : frst_pos~FF|CLK                      
Path End      : r_fix_rate[6]~FF|CE                  
Launch Clock  : clk_pixel (RISE)                     
Capture Clock : clk_pixel_2x (RISE)                  
Slack         : -1.202 (required time - arrival time)
Delay         : 0.957                                

Logic Level             : 2
Non-global nets on path : 3
Global nets on path     : 0

Launch Clock Path Delay        : 1.829
+ Clock To Q + Data Path Delay : 1.161
--------------------------------------
End-of-path arrival time       : 2.990

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.897
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.788

Launch Clock Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
clk_pixel          inpad        0.000             0.000               0        (0,159) 
clk_pixel          inpad        0.110             0.110             104        (0,159) 
clk_pixel          net          1.719             1.829             104        (0,159) 
   Routing elements:
      Manhattan distance of X:32, Y:51
frst_pos~FF|CLK    ff           0.000             1.829             104        (32,108)

Data Path
       name          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================
frst_pos~FF|Q           ff          0.113             0.113               8        (32,108)
frst_pos                net         0.313             0.426               8        (32,108)
   Routing elements:
      Manhattan distance of X:24, Y:0
LUT__22548|in[2]        lut         0.054             0.480               8        (56,108)
LUT__22548|out          lut         0.000             0.480               3        (56,108)
n14838                  net         0.103             0.583               3        (56,108)
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__22549|in[2]        lut         0.054             0.637               3        (56,110)
LUT__22549|out          lut         0.000             0.637              12        (56,110)
ceg_net4077             net         0.433             1.070              12        (56,110)
   Routing elements:
      Manhattan distance of X:4, Y:1
r_fix_rate[6]~FF|CE     ff          0.091             1.161              12        (60,111)

Capture Clock Path
        name          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================
clk_pixel_2x            inpad        0.000             0.000                0       (0,163) 
clk_pixel_2x            inpad        0.110             0.110             2063       (0,163) 
clk_pixel_2x            net          1.787             1.897             2063       (0,163) 
   Routing elements:
      Manhattan distance of X:60, Y:52
r_fix_rate[6]~FF|CLK    ff           0.000             1.897             2063       (60,111)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : frst~FF|CLK                          
Path End      : u_HDMI_IMAGE/r_hdmi_w[5]~FF|SR       
Launch Clock  : clk_pixel (RISE)                     
Capture Clock : clk_pixel_2x (RISE)                  
Slack         : -1.193 (required time - arrival time)
Delay         : 0.890                                

Logic Level             : 1
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 2.115
+ Clock To Q + Data Path Delay : 1.119
--------------------------------------
End-of-path arrival time       : 3.234

Constraint                     : 0.001
+ Capture Clock Path Delay     : 2.150
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 2.041

Launch Clock Path
    name      model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================
clk_pixel       inpad        0.000             0.000               0        (0,159)
clk_pixel       inpad        0.110             0.110             104        (0,159)
clk_pixel       net          2.005             2.115             104        (0,159)
   Routing elements:
      Manhattan distance of X:69, Y:63
frst~FF|CLK     ff           0.000             2.115             104        (69,96)

Data Path
             name               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================
frst~FF|Q                          ff          0.138             0.138             167        (69,96)
frst                               net         0.228             0.366             167        (69,96)
   Routing elements:
      Manhattan distance of X:10, Y:0
LUT__25842|in[1]                   lut         0.054             0.420             167        (59,96)
LUT__25842|out                     lut         0.000             0.420              14        (59,96)
u_HDMI_IMAGE/n1723                 net         0.608             1.028              14        (59,96)
   Routing elements:
      Manhattan distance of X:1, Y:4
u_HDMI_IMAGE/r_hdmi_w[5]~FF|SR     ff          0.091             1.119              14        (60,92)

Capture Clock Path
             name                model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================
clk_pixel_2x                       inpad        0.000             0.000                0       (0,163)
clk_pixel_2x                       inpad        0.110             0.110             2063       (0,163)
clk_pixel_2x                       net          2.040             2.150             2063       (0,163)
   Routing elements:
      Manhattan distance of X:60, Y:71
u_HDMI_IMAGE/r_hdmi_w[5]~FF|CLK    ff           0.000             2.150             2063       (60,92)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : frst~FF|CLK                          
Path End      : u_HDMI_IMAGE/r_hdmi_w[8]~FF|SR       
Launch Clock  : clk_pixel (RISE)                     
Capture Clock : clk_pixel_2x (RISE)                  
Slack         : -1.193 (required time - arrival time)
Delay         : 0.890                                

Logic Level             : 1
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 2.115
+ Clock To Q + Data Path Delay : 1.119
--------------------------------------
End-of-path arrival time       : 3.234

Constraint                     : 0.001
+ Capture Clock Path Delay     : 2.150
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 2.041

Launch Clock Path
    name      model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================
clk_pixel       inpad        0.000             0.000               0        (0,159)
clk_pixel       inpad        0.110             0.110             104        (0,159)
clk_pixel       net          2.005             2.115             104        (0,159)
   Routing elements:
      Manhattan distance of X:69, Y:63
frst~FF|CLK     ff           0.000             2.115             104        (69,96)

Data Path
             name               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================
frst~FF|Q                          ff          0.138             0.138             167        (69,96)
frst                               net         0.228             0.366             167        (69,96)
   Routing elements:
      Manhattan distance of X:10, Y:0
LUT__25842|in[1]                   lut         0.054             0.420             167        (59,96)
LUT__25842|out                     lut         0.000             0.420              14        (59,96)
u_HDMI_IMAGE/n1723                 net         0.608             1.028              14        (59,96)
   Routing elements:
      Manhattan distance of X:1, Y:1
u_HDMI_IMAGE/r_hdmi_w[8]~FF|SR     ff          0.091             1.119              14        (60,95)

Capture Clock Path
             name                model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================
clk_pixel_2x                       inpad        0.000             0.000                0       (0,163)
clk_pixel_2x                       inpad        0.110             0.110             2063       (0,163)
clk_pixel_2x                       net          2.040             2.150             2063       (0,163)
   Routing elements:
      Manhattan distance of X:60, Y:68
u_HDMI_IMAGE/r_hdmi_w[8]~FF|CLK    ff           0.000             2.150             2063       (60,95)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : frst~FF|CLK                          
Path End      : u_HDMI_IMAGE/r_hdmi_w[9]~FF|SR       
Launch Clock  : clk_pixel (RISE)                     
Capture Clock : clk_pixel_2x (RISE)                  
Slack         : -1.193 (required time - arrival time)
Delay         : 0.890                                

Logic Level             : 1
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 2.115
+ Clock To Q + Data Path Delay : 1.119
--------------------------------------
End-of-path arrival time       : 3.234

Constraint                     : 0.001
+ Capture Clock Path Delay     : 2.150
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 2.041

Launch Clock Path
    name      model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================
clk_pixel       inpad        0.000             0.000               0        (0,159)
clk_pixel       inpad        0.110             0.110             104        (0,159)
clk_pixel       net          2.005             2.115             104        (0,159)
   Routing elements:
      Manhattan distance of X:69, Y:63
frst~FF|CLK     ff           0.000             2.115             104        (69,96)

Data Path
             name               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================
frst~FF|Q                          ff          0.138             0.138             167        (69,96)
frst                               net         0.228             0.366             167        (69,96)
   Routing elements:
      Manhattan distance of X:10, Y:0
LUT__25842|in[1]                   lut         0.054             0.420             167        (59,96)
LUT__25842|out                     lut         0.000             0.420              14        (59,96)
u_HDMI_IMAGE/n1723                 net         0.608             1.028              14        (59,96)
   Routing elements:
      Manhattan distance of X:1, Y:0
u_HDMI_IMAGE/r_hdmi_w[9]~FF|SR     ff          0.091             1.119              14        (60,96)

Capture Clock Path
             name                model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================
clk_pixel_2x                       inpad        0.000             0.000                0       (0,163)
clk_pixel_2x                       inpad        0.110             0.110             2063       (0,163)
clk_pixel_2x                       net          2.040             2.150             2063       (0,163)
   Routing elements:
      Manhattan distance of X:60, Y:67
u_HDMI_IMAGE/r_hdmi_w[9]~FF|CLK    ff           0.000             2.150             2063       (60,96)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : frst~FF|CLK                          
Path End      : u_HDMI_IMAGE/r_hdmi_w[4]~FF|SR       
Launch Clock  : clk_pixel (RISE)                     
Capture Clock : clk_pixel_2x (RISE)                  
Slack         : -1.193 (required time - arrival time)
Delay         : 0.890                                

Logic Level             : 1
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 2.115
+ Clock To Q + Data Path Delay : 1.119
--------------------------------------
End-of-path arrival time       : 3.234

Constraint                     : 0.001
+ Capture Clock Path Delay     : 2.150
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 2.041

Launch Clock Path
    name      model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================
clk_pixel       inpad        0.000             0.000               0        (0,159)
clk_pixel       inpad        0.110             0.110             104        (0,159)
clk_pixel       net          2.005             2.115             104        (0,159)
   Routing elements:
      Manhattan distance of X:69, Y:63
frst~FF|CLK     ff           0.000             2.115             104        (69,96)

Data Path
             name               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================
frst~FF|Q                          ff          0.138             0.138             167        (69,96)
frst                               net         0.228             0.366             167        (69,96)
   Routing elements:
      Manhattan distance of X:10, Y:0
LUT__25842|in[1]                   lut         0.054             0.420             167        (59,96)
LUT__25842|out                     lut         0.000             0.420              14        (59,96)
u_HDMI_IMAGE/n1723                 net         0.608             1.028              14        (59,96)
   Routing elements:
      Manhattan distance of X:1, Y:5
u_HDMI_IMAGE/r_hdmi_w[4]~FF|SR     ff          0.091             1.119              14        (60,91)

Capture Clock Path
             name                model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================
clk_pixel_2x                       inpad        0.000             0.000                0       (0,163)
clk_pixel_2x                       inpad        0.110             0.110             2063       (0,163)
clk_pixel_2x                       net          2.040             2.150             2063       (0,163)
   Routing elements:
      Manhattan distance of X:60, Y:72
u_HDMI_IMAGE/r_hdmi_w[4]~FF|CLK    ff           0.000             2.150             2063       (60,91)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : frst~FF|CLK                          
Path End      : u_HDMI_IMAGE/r_hdmi_w[3]~FF|SR       
Launch Clock  : clk_pixel (RISE)                     
Capture Clock : clk_pixel_2x (RISE)                  
Slack         : -1.193 (required time - arrival time)
Delay         : 0.890                                

Logic Level             : 1
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 2.115
+ Clock To Q + Data Path Delay : 1.119
--------------------------------------
End-of-path arrival time       : 3.234

Constraint                     : 0.001
+ Capture Clock Path Delay     : 2.150
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 2.041

Launch Clock Path
    name      model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================
clk_pixel       inpad        0.000             0.000               0        (0,159)
clk_pixel       inpad        0.110             0.110             104        (0,159)
clk_pixel       net          2.005             2.115             104        (0,159)
   Routing elements:
      Manhattan distance of X:69, Y:63
frst~FF|CLK     ff           0.000             2.115             104        (69,96)

Data Path
             name               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================
frst~FF|Q                          ff          0.138             0.138             167        (69,96)
frst                               net         0.228             0.366             167        (69,96)
   Routing elements:
      Manhattan distance of X:10, Y:0
LUT__25842|in[1]                   lut         0.054             0.420             167        (59,96)
LUT__25842|out                     lut         0.000             0.420              14        (59,96)
u_HDMI_IMAGE/n1723                 net         0.608             1.028              14        (59,96)
   Routing elements:
      Manhattan distance of X:1, Y:6
u_HDMI_IMAGE/r_hdmi_w[3]~FF|SR     ff          0.091             1.119              14        (60,90)

Capture Clock Path
             name                model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================
clk_pixel_2x                       inpad        0.000             0.000                0       (0,163)
clk_pixel_2x                       inpad        0.110             0.110             2063       (0,163)
clk_pixel_2x                       net          2.040             2.150             2063       (0,163)
   Routing elements:
      Manhattan distance of X:60, Y:73
u_HDMI_IMAGE/r_hdmi_w[3]~FF|CLK    ff           0.000             2.150             2063       (60,90)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : frst~FF|CLK                          
Path End      : u_HDMI_IMAGE/r_hdmi_w[6]~FF|SR       
Launch Clock  : clk_pixel (RISE)                     
Capture Clock : clk_pixel_2x (RISE)                  
Slack         : -1.193 (required time - arrival time)
Delay         : 0.890                                

Logic Level             : 1
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 2.115
+ Clock To Q + Data Path Delay : 1.119
--------------------------------------
End-of-path arrival time       : 3.234

Constraint                     : 0.001
+ Capture Clock Path Delay     : 2.150
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 2.041

Launch Clock Path
    name      model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================
clk_pixel       inpad        0.000             0.000               0        (0,159)
clk_pixel       inpad        0.110             0.110             104        (0,159)
clk_pixel       net          2.005             2.115             104        (0,159)
   Routing elements:
      Manhattan distance of X:69, Y:63
frst~FF|CLK     ff           0.000             2.115             104        (69,96)

Data Path
             name               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================
frst~FF|Q                          ff          0.138             0.138             167        (69,96)
frst                               net         0.228             0.366             167        (69,96)
   Routing elements:
      Manhattan distance of X:10, Y:0
LUT__25842|in[1]                   lut         0.054             0.420             167        (59,96)
LUT__25842|out                     lut         0.000             0.420              14        (59,96)
u_HDMI_IMAGE/n1723                 net         0.608             1.028              14        (59,96)
   Routing elements:
      Manhattan distance of X:1, Y:3
u_HDMI_IMAGE/r_hdmi_w[6]~FF|SR     ff          0.091             1.119              14        (60,93)

Capture Clock Path
             name                model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================
clk_pixel_2x                       inpad        0.000             0.000                0       (0,163)
clk_pixel_2x                       inpad        0.110             0.110             2063       (0,163)
clk_pixel_2x                       net          2.040             2.150             2063       (0,163)
   Routing elements:
      Manhattan distance of X:60, Y:70
u_HDMI_IMAGE/r_hdmi_w[6]~FF|CLK    ff           0.000             2.150             2063       (60,93)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : frst~FF|CLK                          
Path End      : u_HDMI_IMAGE/r_hdmi_w[7]~FF|SR       
Launch Clock  : clk_pixel (RISE)                     
Capture Clock : clk_pixel_2x (RISE)                  
Slack         : -1.193 (required time - arrival time)
Delay         : 0.890                                

Logic Level             : 1
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 2.115
+ Clock To Q + Data Path Delay : 1.119
--------------------------------------
End-of-path arrival time       : 3.234

Constraint                     : 0.001
+ Capture Clock Path Delay     : 2.150
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 2.041

Launch Clock Path
    name      model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================
clk_pixel       inpad        0.000             0.000               0        (0,159)
clk_pixel       inpad        0.110             0.110             104        (0,159)
clk_pixel       net          2.005             2.115             104        (0,159)
   Routing elements:
      Manhattan distance of X:69, Y:63
frst~FF|CLK     ff           0.000             2.115             104        (69,96)

Data Path
             name               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================
frst~FF|Q                          ff          0.138             0.138             167        (69,96)
frst                               net         0.228             0.366             167        (69,96)
   Routing elements:
      Manhattan distance of X:10, Y:0
LUT__25842|in[1]                   lut         0.054             0.420             167        (59,96)
LUT__25842|out                     lut         0.000             0.420              14        (59,96)
u_HDMI_IMAGE/n1723                 net         0.608             1.028              14        (59,96)
   Routing elements:
      Manhattan distance of X:1, Y:2
u_HDMI_IMAGE/r_hdmi_w[7]~FF|SR     ff          0.091             1.119              14        (60,94)

Capture Clock Path
             name                model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================
clk_pixel_2x                       inpad        0.000             0.000                0       (0,163)
clk_pixel_2x                       inpad        0.110             0.110             2063       (0,163)
clk_pixel_2x                       net          2.040             2.150             2063       (0,163)
   Routing elements:
      Manhattan distance of X:60, Y:69
u_HDMI_IMAGE/r_hdmi_w[7]~FF|CLK    ff           0.000             2.150             2063       (60,94)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : frst~FF|CLK                          
Path End      : u_HDMI_IMAGE/r_hdmi_w[10]~FF|SR      
Launch Clock  : clk_pixel (RISE)                     
Capture Clock : clk_pixel_2x (RISE)                  
Slack         : -1.193 (required time - arrival time)
Delay         : 0.890                                

Logic Level             : 1
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 2.115
+ Clock To Q + Data Path Delay : 1.119
--------------------------------------
End-of-path arrival time       : 3.234

Constraint                     : 0.001
+ Capture Clock Path Delay     : 2.150
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 2.041

Launch Clock Path
    name      model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================
clk_pixel       inpad        0.000             0.000               0        (0,159)
clk_pixel       inpad        0.110             0.110             104        (0,159)
clk_pixel       net          2.005             2.115             104        (0,159)
   Routing elements:
      Manhattan distance of X:69, Y:63
frst~FF|CLK     ff           0.000             2.115             104        (69,96)

Data Path
             name                model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================
frst~FF|Q                           ff          0.138             0.138             167        (69,96)
frst                                net         0.228             0.366             167        (69,96)
   Routing elements:
      Manhattan distance of X:10, Y:0
LUT__25842|in[1]                    lut         0.054             0.420             167        (59,96)
LUT__25842|out                      lut         0.000             0.420              14        (59,96)
u_HDMI_IMAGE/n1723                  net         0.608             1.028              14        (59,96)
   Routing elements:
      Manhattan distance of X:1, Y:1
u_HDMI_IMAGE/r_hdmi_w[10]~FF|SR     ff          0.091             1.119              14        (60,97)

Capture Clock Path
              name                model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================
clk_pixel_2x                        inpad        0.000             0.000                0       (0,163)
clk_pixel_2x                        inpad        0.110             0.110             2063       (0,163)
clk_pixel_2x                        net          2.040             2.150             2063       (0,163)
   Routing elements:
      Manhattan distance of X:60, Y:66
u_HDMI_IMAGE/r_hdmi_w[10]~FF|CLK    ff           0.000             2.150             2063       (60,97)

################################################################################
Path Detail Report (tdqss_clk vs tdqss_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : o_dqs_oe[1]~FF|CLK                  
Path End      : o_dqs_n_oe[0]                       
Launch Clock  : tdqss_clk (RISE)                    
Capture Clock : tdqss_clk (RISE)                    
Slack         : 0.196 (required time - arrival time)
Delay         : 1.412                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.844
+ Clock To Q + Data Path Delay : 1.525
--------------------------------------
End-of-path arrival time       : 3.369

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.834
- Clock Uncertainty            : 0.110
- Output Delay                 : 0.763
--------------------------------------
End-of-path required time      : 3.565

Launch Clock Path
       name         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================
tdqss_clk             inpad        0.000             0.000               0        (110,0) 
tdqss_clk             inpad        0.110             0.110             146        (110,0) 
tdqss_clk             net          1.734             1.844             146        (110,0) 
   Routing elements:
      Manhattan distance of X:21, Y:144
o_dqs_oe[1]~FF|CLK    ff           0.000             1.844             146        (89,144)

Data Path
      name        model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================
o_dqs_oe[1]~FF|Q    ff           0.113             0.113              5         (89,144)
o_dqs_n_oe[0]       net          1.368             1.481              5         (89,144)
   Routing elements:
      Manhattan distance of X:101, Y:144
o_dqs_n_oe[0]       outpad       0.044             1.525              5         (190,0) 
o_dqs_n_oe[0]       outpad       0.000             1.525              0         (190,0) 

Capture Clock Path
         name           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================
tdqss_clk                 inpad        0.000             0.000               0        (110,0)
tdqss_clk                 inpad        0.110             0.110             146        (110,0)
tdqss_clk                 net          1.680             1.790             146        (110,0)
   Routing elements:
      Manhattan distance of X:65, Y:0
tdqss_clk~CLKOUT~175~1    outpad       0.044             1.834             146        (175,0)
tdqss_clk~CLKOUT~175~1    outpad       0.000             1.834               0        (175,0)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : o_dqs_oe[1]~FF|CLK                  
Path End      : o_dqs_oe[0]                         
Launch Clock  : tdqss_clk (RISE)                    
Capture Clock : tdqss_clk (RISE)                    
Slack         : 0.377 (required time - arrival time)
Delay         : 1.231                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.844
+ Clock To Q + Data Path Delay : 1.344
--------------------------------------
End-of-path arrival time       : 3.188

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.834
- Clock Uncertainty            : 0.110
- Output Delay                 : 0.763
--------------------------------------
End-of-path required time      : 3.565

Launch Clock Path
       name         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================
tdqss_clk             inpad        0.000             0.000               0        (110,0) 
tdqss_clk             inpad        0.110             0.110             146        (110,0) 
tdqss_clk             net          1.734             1.844             146        (110,0) 
   Routing elements:
      Manhattan distance of X:21, Y:144
o_dqs_oe[1]~FF|CLK    ff           0.000             1.844             146        (89,144)

Data Path
      name        model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================
o_dqs_oe[1]~FF|Q    ff           0.113             0.113              5         (89,144)
o_dqs_n_oe[0]       net          1.187             1.300              5         (89,144)
   Routing elements:
      Manhattan distance of X:100, Y:144
o_dqs_oe[0]         outpad       0.044             1.344              5         (189,0) 
o_dqs_oe[0]         outpad       0.000             1.344              0         (189,0) 

Capture Clock Path
         name           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================
tdqss_clk                 inpad        0.000             0.000               0        (110,0)
tdqss_clk                 inpad        0.110             0.110             146        (110,0)
tdqss_clk                 net          1.680             1.790             146        (110,0)
   Routing elements:
      Manhattan distance of X:64, Y:0
tdqss_clk~CLKOUT~174~1    outpad       0.044             1.834             146        (174,0)
tdqss_clk~CLKOUT~174~1    outpad       0.000             1.834               0        (174,0)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : o_dqs_oe[1]~FF|CLK                  
Path End      : o_dqs_n_oe[1]                       
Launch Clock  : tdqss_clk (RISE)                    
Capture Clock : tdqss_clk (RISE)                    
Slack         : 0.377 (required time - arrival time)
Delay         : 1.231                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.844
+ Clock To Q + Data Path Delay : 1.344
--------------------------------------
End-of-path arrival time       : 3.188

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.834
- Clock Uncertainty            : 0.110
- Output Delay                 : 0.763
--------------------------------------
End-of-path required time      : 3.565

Launch Clock Path
       name         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================
tdqss_clk             inpad        0.000             0.000               0        (110,0) 
tdqss_clk             inpad        0.110             0.110             146        (110,0) 
tdqss_clk             net          1.734             1.844             146        (110,0) 
   Routing elements:
      Manhattan distance of X:21, Y:144
o_dqs_oe[1]~FF|CLK    ff           0.000             1.844             146        (89,144)

Data Path
      name        model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================
o_dqs_oe[1]~FF|Q    ff           0.113             0.113              5         (89,144)
o_dqs_n_oe[0]       net          1.187             1.300              5         (89,144)
   Routing elements:
      Manhattan distance of X:59, Y:144
o_dqs_n_oe[1]       outpad       0.044             1.344              5         (30,0)  
o_dqs_n_oe[1]       outpad       0.000             1.344              0         (30,0)  

Capture Clock Path
        name           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================
tdqss_clk                inpad        0.000             0.000               0        (110,0)
tdqss_clk                inpad        0.110             0.110             146        (110,0)
tdqss_clk                net          1.680             1.790             146        (110,0)
   Routing elements:
      Manhattan distance of X:77, Y:0
tdqss_clk~CLKOUT~33~1    outpad       0.044             1.834             146        (33,0) 
tdqss_clk~CLKOUT~33~1    outpad       0.000             1.834               0        (33,0) 

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[1]~FF|CLK
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$2|RADDR[1]         
Launch Clock  : tdqss_clk (RISE)                                                                                                  
Capture Clock : tdqss_clk (RISE)                                                                                                  
Slack         : 0.465 (required time - arrival time)                                                                              
Delay         : 1.888                                                                                                             

Logic Level             : 6
Non-global nets on path : 7
Global nets on path     : 0

Launch Clock Path Delay        : 1.844
+ Clock To Q + Data Path Delay : 2.029
--------------------------------------
End-of-path arrival time       : 3.873

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.844
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.338

Launch Clock Path
                                                       name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================
tdqss_clk                                                                                                             inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                             inpad        0.110             0.110             146        (110,0) 
tdqss_clk                                                                                                             net          1.734             1.844             146        (110,0) 
   Routing elements:
      Manhattan distance of X:38, Y:97
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[1]~FF|CLK    ff           0.000             1.844             146        (148,97)

Data Path
                                                      name                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[1]~FF|Q ff              0.113             0.113               3       (148,97) 
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[1]      net             0.301             0.414               3       (148,97) 
   Routing elements:
      Manhattan distance of X:1, Y:7
LUT__24089|in[0]                                                                                                 lut             0.054             0.468               3       (149,104)
LUT__24089|out                                                                                                   lut             0.000             0.468               2       (149,104)
n15580                                                                                                           net             0.188             0.656               2       (149,104)
   Routing elements:
      Manhattan distance of X:0, Y:6
LUT__24090|in[2]                                                                                                 lut             0.054             0.710               2       (149,98) 
LUT__24090|out                                                                                                   lut             0.000             0.710               2       (149,98) 
n15581                                                                                                           net             0.173             0.883               2       (149,98) 
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__24093|in[0]                                                                                                 lut             0.054             0.937               2       (149,99) 
LUT__24093|out                                                                                                   lut             0.000             0.937              18       (149,99) 
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/n272                     net             0.180             1.117              18       (149,99) 
   Routing elements:
      Manhattan distance of X:1, Y:4
LUT__24095|in[0]                                                                                                 lut             0.055             1.172              18       (150,95) 
LUT__24095|out                                                                                                   lut             0.000             1.172               3       (150,95) 
n15584                                                                                                           net             0.148             1.320               3       (150,95) 
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__24097|in[0]                                                                                                 lut             0.055             1.375               3       (150,93) 
LUT__24097|out                                                                                                   lut             0.000             1.375               3       (150,93) 
n15585                                                                                                           net             0.095             1.470               3       (150,93) 
   Routing elements:
      Manhattan distance of X:1, Y:0
LUT__24098|in[0]                                                                                                 lut             0.054             1.524               3       (151,93) 
LUT__24098|out                                                                                                   lut             0.000             1.524               4       (151,93) 
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/_zz_8[2]                 net             0.477             2.001               4       (151,93) 
   Routing elements:
      Manhattan distance of X:4, Y:9
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$2|RADDR[1]        ram_8192x20     0.028             2.029               4       (147,102)

Capture Clock Path
                                                name                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================
tdqss_clk                                                                                             inpad           0.000             0.000               0       (110,0)  
tdqss_clk                                                                                             inpad           0.110             0.110             146       (110,0)  
tdqss_clk                                                                                             net             1.734             1.844             146       (110,0)  
   Routing elements:
      Manhattan distance of X:37, Y:102
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$2|RCLK ram_8192x20     0.000             1.844             146       (147,102)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[4]~FF|CLK
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$2|RADDR[1]         
Launch Clock  : tdqss_clk (RISE)                                                                                                  
Capture Clock : tdqss_clk (RISE)                                                                                                  
Slack         : 0.484 (required time - arrival time)                                                                              
Delay         : 1.869                                                                                                             

Logic Level             : 6
Non-global nets on path : 7
Global nets on path     : 0

Launch Clock Path Delay        : 1.844
+ Clock To Q + Data Path Delay : 2.010
--------------------------------------
End-of-path arrival time       : 3.854

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.844
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.338

Launch Clock Path
                                                       name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================
tdqss_clk                                                                                                             inpad        0.000             0.000               0       (110,0)  
tdqss_clk                                                                                                             inpad        0.110             0.110             146       (110,0)  
tdqss_clk                                                                                                             net          1.734             1.844             146       (110,0)  
   Routing elements:
      Manhattan distance of X:41, Y:102
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[4]~FF|CLK    ff           0.000             1.844             146       (151,102)

Data Path
                                                      name                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[4]~FF|Q ff              0.113             0.113               3       (151,102)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[4]      net             0.282             0.395               3       (151,102)
   Routing elements:
      Manhattan distance of X:2, Y:2
LUT__24089|in[3]                                                                                                 lut             0.054             0.449               3       (149,104)
LUT__24089|out                                                                                                   lut             0.000             0.449               2       (149,104)
n15580                                                                                                           net             0.188             0.637               2       (149,104)
   Routing elements:
      Manhattan distance of X:0, Y:6
LUT__24090|in[2]                                                                                                 lut             0.054             0.691               2       (149,98) 
LUT__24090|out                                                                                                   lut             0.000             0.691               2       (149,98) 
n15581                                                                                                           net             0.173             0.864               2       (149,98) 
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__24093|in[0]                                                                                                 lut             0.054             0.918               2       (149,99) 
LUT__24093|out                                                                                                   lut             0.000             0.918              18       (149,99) 
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/n272                     net             0.180             1.098              18       (149,99) 
   Routing elements:
      Manhattan distance of X:1, Y:4
LUT__24095|in[0]                                                                                                 lut             0.055             1.153              18       (150,95) 
LUT__24095|out                                                                                                   lut             0.000             1.153               3       (150,95) 
n15584                                                                                                           net             0.148             1.301               3       (150,95) 
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__24097|in[0]                                                                                                 lut             0.055             1.356               3       (150,93) 
LUT__24097|out                                                                                                   lut             0.000             1.356               3       (150,93) 
n15585                                                                                                           net             0.095             1.451               3       (150,93) 
   Routing elements:
      Manhattan distance of X:1, Y:0
LUT__24098|in[0]                                                                                                 lut             0.054             1.505               3       (151,93) 
LUT__24098|out                                                                                                   lut             0.000             1.505               4       (151,93) 
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/_zz_8[2]                 net             0.477             1.982               4       (151,93) 
   Routing elements:
      Manhattan distance of X:4, Y:9
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$2|RADDR[1]        ram_8192x20     0.028             2.010               4       (147,102)

Capture Clock Path
                                                name                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================
tdqss_clk                                                                                             inpad           0.000             0.000               0       (110,0)  
tdqss_clk                                                                                             inpad           0.110             0.110             146       (110,0)  
tdqss_clk                                                                                             net             1.734             1.844             146       (110,0)  
   Routing elements:
      Manhattan distance of X:37, Y:102
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$2|RCLK ram_8192x20     0.000             1.844             146       (147,102)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc_io_dataOut[1]~FF|CLK
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$2|RADDR[1]                          
Launch Clock  : tdqss_clk (RISE)                                                                                                                   
Capture Clock : tdqss_clk (RISE)                                                                                                                   
Slack         : 0.496 (required time - arrival time)                                                                                               
Delay         : 1.857                                                                                                                              

Logic Level             : 6
Non-global nets on path : 7
Global nets on path     : 0

Launch Clock Path Delay        : 1.844
+ Clock To Q + Data Path Delay : 1.998
--------------------------------------
End-of-path arrival time       : 3.842

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.844
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.338

Launch Clock Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
tdqss_clk                                                                                                                              inpad        0.000             0.000               0       (110,0)  
tdqss_clk                                                                                                                              inpad        0.110             0.110             146       (110,0)  
tdqss_clk                                                                                                                              net          1.734             1.844             146       (110,0)  
   Routing elements:
      Manhattan distance of X:41, Y:106
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc_io_dataOut[1]~FF|CLK    ff           0.000             1.844             146       (151,106)

Data Path
                                                              name                                                                 model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc_io_dataOut[1]~FF|Q ff              0.113             0.113               2       (151,106)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc_io_dataOut[1]      net             0.270             0.383               2       (151,106)
   Routing elements:
      Manhattan distance of X:2, Y:2
LUT__24089|in[1]                                                                                                                  lut             0.054             0.437               2       (149,104)
LUT__24089|out                                                                                                                    lut             0.000             0.437               2       (149,104)
n15580                                                                                                                            net             0.188             0.625               2       (149,104)
   Routing elements:
      Manhattan distance of X:0, Y:6
LUT__24090|in[2]                                                                                                                  lut             0.054             0.679               2       (149,98) 
LUT__24090|out                                                                                                                    lut             0.000             0.679               2       (149,98) 
n15581                                                                                                                            net             0.173             0.852               2       (149,98) 
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__24093|in[0]                                                                                                                  lut             0.054             0.906               2       (149,99) 
LUT__24093|out                                                                                                                    lut             0.000             0.906              18       (149,99) 
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/n272                                      net             0.180             1.086              18       (149,99) 
   Routing elements:
      Manhattan distance of X:1, Y:4
LUT__24095|in[0]                                                                                                                  lut             0.055             1.141              18       (150,95) 
LUT__24095|out                                                                                                                    lut             0.000             1.141               3       (150,95) 
n15584                                                                                                                            net             0.148             1.289               3       (150,95) 
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__24097|in[0]                                                                                                                  lut             0.055             1.344               3       (150,93) 
LUT__24097|out                                                                                                                    lut             0.000             1.344               3       (150,93) 
n15585                                                                                                                            net             0.095             1.439               3       (150,93) 
   Routing elements:
      Manhattan distance of X:1, Y:0
LUT__24098|in[0]                                                                                                                  lut             0.054             1.493               3       (151,93) 
LUT__24098|out                                                                                                                    lut             0.000             1.493               4       (151,93) 
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/_zz_8[2]                                  net             0.477             1.970               4       (151,93) 
   Routing elements:
      Manhattan distance of X:4, Y:9
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$2|RADDR[1]                         ram_8192x20     0.028             1.998               4       (147,102)

Capture Clock Path
                                                name                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================
tdqss_clk                                                                                             inpad           0.000             0.000               0       (110,0)  
tdqss_clk                                                                                             inpad           0.110             0.110             146       (110,0)  
tdqss_clk                                                                                             net             1.734             1.844             146       (110,0)  
   Routing elements:
      Manhattan distance of X:37, Y:102
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$2|RCLK ram_8192x20     0.000             1.844             146       (147,102)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc_io_dataOut[6]~FF|CLK
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$2|RADDR[1]                          
Launch Clock  : tdqss_clk (RISE)                                                                                                                   
Capture Clock : tdqss_clk (RISE)                                                                                                                   
Slack         : 0.510 (required time - arrival time)                                                                                               
Delay         : 1.788                                                                                                                              

Logic Level             : 5
Non-global nets on path : 6
Global nets on path     : 0

Launch Clock Path Delay        : 1.894
+ Clock To Q + Data Path Delay : 1.934
--------------------------------------
End-of-path arrival time       : 3.828

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.844
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.338

Launch Clock Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
tdqss_clk                                                                                                                              inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                              inpad        0.110             0.110             146        (110,0) 
tdqss_clk                                                                                                                              net          1.784             1.894             146        (110,0) 
   Routing elements:
      Manhattan distance of X:60, Y:97
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc_io_dataOut[6]~FF|CLK    ff           0.000             1.894             146        (170,97)

Data Path
                                                              name                                                                 model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc_io_dataOut[6]~FF|Q ff              0.118             0.118               2       (170,97) 
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc_io_dataOut[6]      net             0.427             0.545               2       (170,97) 
   Routing elements:
      Manhattan distance of X:17, Y:3
LUT__24091|in[2]                                                                                                                  lut             0.055             0.600               2       (153,100)
LUT__24091|out                                                                                                                    lut             0.000             0.600               2       (153,100)
n15582                                                                                                                            net             0.188             0.788               2       (153,100)
   Routing elements:
      Manhattan distance of X:4, Y:1
LUT__24093|in[1]                                                                                                                  lut             0.054             0.842               2       (149,99) 
LUT__24093|out                                                                                                                    lut             0.000             0.842              18       (149,99) 
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/n272                                      net             0.180             1.022              18       (149,99) 
   Routing elements:
      Manhattan distance of X:1, Y:4
LUT__24095|in[0]                                                                                                                  lut             0.055             1.077              18       (150,95) 
LUT__24095|out                                                                                                                    lut             0.000             1.077               3       (150,95) 
n15584                                                                                                                            net             0.148             1.225               3       (150,95) 
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__24097|in[0]                                                                                                                  lut             0.055             1.280               3       (150,93) 
LUT__24097|out                                                                                                                    lut             0.000             1.280               3       (150,93) 
n15585                                                                                                                            net             0.095             1.375               3       (150,93) 
   Routing elements:
      Manhattan distance of X:1, Y:0
LUT__24098|in[0]                                                                                                                  lut             0.054             1.429               3       (151,93) 
LUT__24098|out                                                                                                                    lut             0.000             1.429               4       (151,93) 
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/_zz_8[2]                                  net             0.477             1.906               4       (151,93) 
   Routing elements:
      Manhattan distance of X:4, Y:9
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$2|RADDR[1]                         ram_8192x20     0.028             1.934               4       (147,102)

Capture Clock Path
                                                name                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================
tdqss_clk                                                                                             inpad           0.000             0.000               0       (110,0)  
tdqss_clk                                                                                             inpad           0.110             0.110             146       (110,0)  
tdqss_clk                                                                                             net             1.734             1.844             146       (110,0)  
   Routing elements:
      Manhattan distance of X:37, Y:102
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$2|RCLK ram_8192x20     0.000             1.844             146       (147,102)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[1]~FF|CLK
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$2|RADDR[2]         
Launch Clock  : tdqss_clk (RISE)                                                                                                  
Capture Clock : tdqss_clk (RISE)                                                                                                  
Slack         : 0.532 (required time - arrival time)                                                                              
Delay         : 1.821                                                                                                             

Logic Level             : 6
Non-global nets on path : 7
Global nets on path     : 0

Launch Clock Path Delay        : 1.844
+ Clock To Q + Data Path Delay : 1.962
--------------------------------------
End-of-path arrival time       : 3.806

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.844
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.338

Launch Clock Path
                                                       name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================
tdqss_clk                                                                                                             inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                             inpad        0.110             0.110             146        (110,0) 
tdqss_clk                                                                                                             net          1.734             1.844             146        (110,0) 
   Routing elements:
      Manhattan distance of X:38, Y:97
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[1]~FF|CLK    ff           0.000             1.844             146        (148,97)

Data Path
                                                      name                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[1]~FF|Q ff              0.113             0.113               3       (148,97) 
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[1]      net             0.301             0.414               3       (148,97) 
   Routing elements:
      Manhattan distance of X:1, Y:7
LUT__24089|in[0]                                                                                                 lut             0.054             0.468               3       (149,104)
LUT__24089|out                                                                                                   lut             0.000             0.468               2       (149,104)
n15580                                                                                                           net             0.188             0.656               2       (149,104)
   Routing elements:
      Manhattan distance of X:0, Y:6
LUT__24090|in[2]                                                                                                 lut             0.054             0.710               2       (149,98) 
LUT__24090|out                                                                                                   lut             0.000             0.710               2       (149,98) 
n15581                                                                                                           net             0.173             0.883               2       (149,98) 
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__24093|in[0]                                                                                                 lut             0.054             0.937               2       (149,99) 
LUT__24093|out                                                                                                   lut             0.000             0.937              18       (149,99) 
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/n272                     net             0.180             1.117              18       (149,99) 
   Routing elements:
      Manhattan distance of X:1, Y:4
LUT__24095|in[0]                                                                                                 lut             0.055             1.172              18       (150,95) 
LUT__24095|out                                                                                                   lut             0.000             1.172               3       (150,95) 
n15584                                                                                                           net             0.148             1.320               3       (150,95) 
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__24097|in[0]                                                                                                 lut             0.055             1.375               3       (150,93) 
LUT__24097|out                                                                                                   lut             0.000             1.375               3       (150,93) 
n15585                                                                                                           net             0.095             1.470               3       (150,93) 
   Routing elements:
      Manhattan distance of X:1, Y:0
LUT__24099|in[0]                                                                                                 lut             0.054             1.524               3       (149,93) 
LUT__24099|out                                                                                                   lut             0.000             1.524               4       (149,93) 
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/_zz_8[3]                 net             0.410             1.934               4       (149,93) 
   Routing elements:
      Manhattan distance of X:2, Y:9
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$2|RADDR[2]        ram_8192x20     0.028             1.962               4       (147,102)

Capture Clock Path
                                                name                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================
tdqss_clk                                                                                             inpad           0.000             0.000               0       (110,0)  
tdqss_clk                                                                                             inpad           0.110             0.110             146       (110,0)  
tdqss_clk                                                                                             net             1.734             1.844             146       (110,0)  
   Routing elements:
      Manhattan distance of X:37, Y:102
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$2|RCLK ram_8192x20     0.000             1.844             146       (147,102)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[4]~FF|CLK
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$2|RADDR[2]         
Launch Clock  : tdqss_clk (RISE)                                                                                                  
Capture Clock : tdqss_clk (RISE)                                                                                                  
Slack         : 0.551 (required time - arrival time)                                                                              
Delay         : 1.802                                                                                                             

Logic Level             : 6
Non-global nets on path : 7
Global nets on path     : 0

Launch Clock Path Delay        : 1.844
+ Clock To Q + Data Path Delay : 1.943
--------------------------------------
End-of-path arrival time       : 3.787

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.844
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.338

Launch Clock Path
                                                       name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================
tdqss_clk                                                                                                             inpad        0.000             0.000               0       (110,0)  
tdqss_clk                                                                                                             inpad        0.110             0.110             146       (110,0)  
tdqss_clk                                                                                                             net          1.734             1.844             146       (110,0)  
   Routing elements:
      Manhattan distance of X:41, Y:102
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[4]~FF|CLK    ff           0.000             1.844             146       (151,102)

Data Path
                                                      name                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[4]~FF|Q ff              0.113             0.113               3       (151,102)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[4]      net             0.282             0.395               3       (151,102)
   Routing elements:
      Manhattan distance of X:2, Y:2
LUT__24089|in[3]                                                                                                 lut             0.054             0.449               3       (149,104)
LUT__24089|out                                                                                                   lut             0.000             0.449               2       (149,104)
n15580                                                                                                           net             0.188             0.637               2       (149,104)
   Routing elements:
      Manhattan distance of X:0, Y:6
LUT__24090|in[2]                                                                                                 lut             0.054             0.691               2       (149,98) 
LUT__24090|out                                                                                                   lut             0.000             0.691               2       (149,98) 
n15581                                                                                                           net             0.173             0.864               2       (149,98) 
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__24093|in[0]                                                                                                 lut             0.054             0.918               2       (149,99) 
LUT__24093|out                                                                                                   lut             0.000             0.918              18       (149,99) 
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/n272                     net             0.180             1.098              18       (149,99) 
   Routing elements:
      Manhattan distance of X:1, Y:4
LUT__24095|in[0]                                                                                                 lut             0.055             1.153              18       (150,95) 
LUT__24095|out                                                                                                   lut             0.000             1.153               3       (150,95) 
n15584                                                                                                           net             0.148             1.301               3       (150,95) 
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__24097|in[0]                                                                                                 lut             0.055             1.356               3       (150,93) 
LUT__24097|out                                                                                                   lut             0.000             1.356               3       (150,93) 
n15585                                                                                                           net             0.095             1.451               3       (150,93) 
   Routing elements:
      Manhattan distance of X:1, Y:0
LUT__24099|in[0]                                                                                                 lut             0.054             1.505               3       (149,93) 
LUT__24099|out                                                                                                   lut             0.000             1.505               4       (149,93) 
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/_zz_8[3]                 net             0.410             1.915               4       (149,93) 
   Routing elements:
      Manhattan distance of X:2, Y:9
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$2|RADDR[2]        ram_8192x20     0.028             1.943               4       (147,102)

Capture Clock Path
                                                name                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================
tdqss_clk                                                                                             inpad           0.000             0.000               0       (110,0)  
tdqss_clk                                                                                             inpad           0.110             0.110             146       (110,0)  
tdqss_clk                                                                                             net             1.734             1.844             146       (110,0)  
   Routing elements:
      Manhattan distance of X:37, Y:102
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$2|RCLK ram_8192x20     0.000             1.844             146       (147,102)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : addr[3]~FF|CLK                      
Path End      : addr[3]                             
Launch Clock  : tdqss_clk (RISE)                    
Capture Clock : tdqss_clk (RISE)                    
Slack         : 0.558 (required time - arrival time)
Delay         : 1.050                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.844
+ Clock To Q + Data Path Delay : 1.163
--------------------------------------
End-of-path arrival time       : 3.007

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.834
- Clock Uncertainty            : 0.110
- Output Delay                 : 0.763
--------------------------------------
End-of-path required time      : 3.565

Launch Clock Path
     name       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================
tdqss_clk         inpad        0.000             0.000               0        (110,0) 
tdqss_clk         inpad        0.110             0.110             146        (110,0) 
tdqss_clk         net          1.734             1.844             146        (110,0) 
   Routing elements:
      Manhattan distance of X:41, Y:88
addr[3]~FF|CLK    ff           0.000             1.844             146        (151,88)

Data Path
    name      model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================
addr[3]~FF|Q    ff           0.113             0.113              2         (151,88)
addr[3]         net          1.006             1.119              2         (151,88)
   Routing elements:
      Manhattan distance of X:100, Y:88
addr[3]         outpad       0.044             1.163              2         (51,0)  
addr[3]         outpad       0.000             1.163              0         (51,0)  

Capture Clock Path
        name           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================
tdqss_clk                inpad        0.000             0.000               0        (110,0)
tdqss_clk                inpad        0.110             0.110             146        (110,0)
tdqss_clk                net          1.680             1.790             146        (110,0)
   Routing elements:
      Manhattan distance of X:60, Y:0
tdqss_clk~CLKOUT~50~1    outpad       0.044             1.834             146        (50,0) 
tdqss_clk~CLKOUT~50~1    outpad       0.000             1.834               0        (50,0) 

################################################################################
Path Detail Report (tdqss_clk vs core_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[0]~FF|CLK              
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[0]~FF|D
Launch Clock  : tdqss_clk (RISE)                                                                                                                
Capture Clock : core_clk (RISE)                                                                                                                 
Slack         : 1.868 (required time - arrival time)                                                                                            
Delay         : 0.580                                                                                                                           

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.844
+ Clock To Q + Data Path Delay : 0.696
--------------------------------------
End-of-path arrival time       : 2.540

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.914
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.408

Launch Clock Path
                                                       name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================
tdqss_clk                                                                                                             inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                             inpad        0.110             0.110             146        (110,0) 
tdqss_clk                                                                                                             net          1.734             1.844             146        (110,0) 
   Routing elements:
      Manhattan distance of X:41, Y:96
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[0]~FF|CLK    ff           0.000             1.844             146        (151,96)

Data Path
                                                              name                                                                model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[0]~FF|Q                      ff         0.693             0.693              3        (151,96) 
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[0]~FF|D      ff         0.003             0.696              3        (155,103)

Capture Clock Path
                                                               name                                                                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================================
core_clk                                                                                                                              inpad        0.000             0.000               0       (107,0)  
core_clk                                                                                                                              inpad        0.110             0.110             831       (107,0)  
core_clk                                                                                                                              net          1.804             1.914             831       (107,0)  
   Routing elements:
      Manhattan distance of X:48, Y:103
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[0]~FF|CLK    ff           0.000             1.914             831       (155,103)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[3]~FF|CLK              
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[3]~FF|D
Launch Clock  : tdqss_clk (RISE)                                                                                                                
Capture Clock : core_clk (RISE)                                                                                                                 
Slack         : 2.077 (required time - arrival time)                                                                                            
Delay         : 0.371                                                                                                                           

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.844
+ Clock To Q + Data Path Delay : 0.487
--------------------------------------
End-of-path arrival time       : 2.331

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.914
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.408

Launch Clock Path
                                                       name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================
tdqss_clk                                                                                                             inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                             inpad        0.110             0.110             146        (110,0) 
tdqss_clk                                                                                                             net          1.734             1.844             146        (110,0) 
   Routing elements:
      Manhattan distance of X:41, Y:99
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[3]~FF|CLK    ff           0.000             1.844             146        (151,99)

Data Path
                                                              name                                                                model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[3]~FF|Q                      ff         0.484             0.484              3        (151,99) 
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[3]~FF|D      ff         0.003             0.487              3        (155,105)

Capture Clock Path
                                                               name                                                                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================================
core_clk                                                                                                                              inpad        0.000             0.000               0       (107,0)  
core_clk                                                                                                                              inpad        0.110             0.110             831       (107,0)  
core_clk                                                                                                                              net          1.804             1.914             831       (107,0)  
   Routing elements:
      Manhattan distance of X:48, Y:105
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[3]~FF|CLK    ff           0.000             1.914             831       (155,105)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[1]~FF|CLK              
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[1]~FF|D
Launch Clock  : tdqss_clk (RISE)                                                                                                                
Capture Clock : core_clk (RISE)                                                                                                                 
Slack         : 2.083 (required time - arrival time)                                                                                            
Delay         : 0.365                                                                                                                           

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.844
+ Clock To Q + Data Path Delay : 0.481
--------------------------------------
End-of-path arrival time       : 2.325

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.914
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.408

Launch Clock Path
                                                       name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================
tdqss_clk                                                                                                             inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                             inpad        0.110             0.110             146        (110,0) 
tdqss_clk                                                                                                             net          1.734             1.844             146        (110,0) 
   Routing elements:
      Manhattan distance of X:38, Y:97
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[1]~FF|CLK    ff           0.000             1.844             146        (148,97)

Data Path
                                                              name                                                                model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[1]~FF|Q                      ff         0.478             0.478              3        (148,97) 
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[1]~FF|D      ff         0.003             0.481              3        (145,104)

Capture Clock Path
                                                               name                                                                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================================
core_clk                                                                                                                              inpad        0.000             0.000               0       (107,0)  
core_clk                                                                                                                              inpad        0.110             0.110             831       (107,0)  
core_clk                                                                                                                              net          1.804             1.914             831       (107,0)  
   Routing elements:
      Manhattan distance of X:38, Y:104
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[1]~FF|CLK    ff           0.000             1.914             831       (145,104)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[4]~FF|CLK              
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[4]~FF|D
Launch Clock  : tdqss_clk (RISE)                                                                                                                
Capture Clock : core_clk (RISE)                                                                                                                 
Slack         : 2.092 (required time - arrival time)                                                                                            
Delay         : 0.356                                                                                                                           

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.844
+ Clock To Q + Data Path Delay : 0.472
--------------------------------------
End-of-path arrival time       : 2.316

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.914
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.408

Launch Clock Path
                                                       name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================
tdqss_clk                                                                                                             inpad        0.000             0.000               0       (110,0)  
tdqss_clk                                                                                                             inpad        0.110             0.110             146       (110,0)  
tdqss_clk                                                                                                             net          1.734             1.844             146       (110,0)  
   Routing elements:
      Manhattan distance of X:41, Y:102
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[4]~FF|CLK    ff           0.000             1.844             146       (151,102)

Data Path
                                                              name                                                                model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[4]~FF|Q                      ff         0.469             0.469              3        (151,102)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[4]~FF|D      ff         0.003             0.472              3        (145,100)

Capture Clock Path
                                                               name                                                                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================================
core_clk                                                                                                                              inpad        0.000             0.000               0       (107,0)  
core_clk                                                                                                                              inpad        0.110             0.110             831       (107,0)  
core_clk                                                                                                                              net          1.804             1.914             831       (107,0)  
   Routing elements:
      Manhattan distance of X:38, Y:100
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[4]~FF|CLK    ff           0.000             1.914             831       (145,100)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[5]~FF|CLK              
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[5]~FF|D
Launch Clock  : tdqss_clk (RISE)                                                                                                                
Capture Clock : core_clk (RISE)                                                                                                                 
Slack         : 2.134 (required time - arrival time)                                                                                            
Delay         : 0.314                                                                                                                           

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.844
+ Clock To Q + Data Path Delay : 0.430
--------------------------------------
End-of-path arrival time       : 2.274

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.914
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.408

Launch Clock Path
                                                       name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================
tdqss_clk                                                                                                             inpad        0.000             0.000               0       (110,0)  
tdqss_clk                                                                                                             inpad        0.110             0.110             146       (110,0)  
tdqss_clk                                                                                                             net          1.734             1.844             146       (110,0)  
   Routing elements:
      Manhattan distance of X:41, Y:101
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[5]~FF|CLK    ff           0.000             1.844             146       (151,101)

Data Path
                                                              name                                                                model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[5]~FF|Q                      ff         0.427             0.427              3        (151,101)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[5]~FF|D      ff         0.003             0.430              3        (155,97) 

Capture Clock Path
                                                               name                                                                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================================
core_clk                                                                                                                              inpad        0.000             0.000               0        (107,0) 
core_clk                                                                                                                              inpad        0.110             0.110             831        (107,0) 
core_clk                                                                                                                              net          1.804             1.914             831        (107,0) 
   Routing elements:
      Manhattan distance of X:48, Y:97
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[5]~FF|CLK    ff           0.000             1.914             831        (155,97)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[2]~FF|CLK              
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[2]~FF|D
Launch Clock  : tdqss_clk (RISE)                                                                                                                
Capture Clock : core_clk (RISE)                                                                                                                 
Slack         : 2.138 (required time - arrival time)                                                                                            
Delay         : 0.310                                                                                                                           

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.844
+ Clock To Q + Data Path Delay : 0.426
--------------------------------------
End-of-path arrival time       : 2.270

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.914
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.408

Launch Clock Path
                                                       name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================
tdqss_clk                                                                                                             inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                             inpad        0.110             0.110             146        (110,0) 
tdqss_clk                                                                                                             net          1.734             1.844             146        (110,0) 
   Routing elements:
      Manhattan distance of X:38, Y:95
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[2]~FF|CLK    ff           0.000             1.844             146        (148,95)

Data Path
                                                              name                                                                model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[2]~FF|Q                      ff         0.423             0.423              3         (148,95)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[2]~FF|D      ff         0.003             0.426              3         (145,98)

Capture Clock Path
                                                               name                                                                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================================
core_clk                                                                                                                              inpad        0.000             0.000               0        (107,0) 
core_clk                                                                                                                              inpad        0.110             0.110             831        (107,0) 
core_clk                                                                                                                              net          1.804             1.914             831        (107,0) 
   Routing elements:
      Manhattan distance of X:38, Y:98
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[2]~FF|CLK    ff           0.000             1.914             831        (145,98)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[6]~FF|CLK           
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][6]~FF|D
Launch Clock  : tdqss_clk (RISE)                                                                                                                                                                    
Capture Clock : core_clk (RISE)                                                                                                                                                                     
Slack         : 2.168 (required time - arrival time)                                                                                                                                                
Delay         : 0.330                                                                                                                                                                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.844
+ Clock To Q + Data Path Delay : 0.446
--------------------------------------
End-of-path arrival time       : 2.290

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.964
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.458

Launch Clock Path
                                                                                  name                                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================================================
tdqss_clk                                                                                                                                                                    inpad        0.000             0.000               0       (110,0)  
tdqss_clk                                                                                                                                                                    inpad        0.110             0.110             146       (110,0)  
tdqss_clk                                                                                                                                                                    net          1.734             1.844             146       (110,0)  
   Routing elements:
      Manhattan distance of X:19, Y:157
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[6]~FF|CLK    ff           0.000             1.844             146       (129,157)

Data Path
                                                                                        name                                                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[6]~FF|Q                   ff         0.443             0.443              2        (129,157)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][6]~FF|D      ff         0.003             0.446              2        (130,158)

Capture Clock Path
                                                                                         name                                                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================================================================
core_clk                                                                                                                                                                                  inpad        0.000             0.000               0       (107,0)  
core_clk                                                                                                                                                                                  inpad        0.110             0.110             831       (107,0)  
core_clk                                                                                                                                                                                  net          1.854             1.964             831       (107,0)  
   Routing elements:
      Manhattan distance of X:23, Y:158
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][6]~FF|CLK    ff           0.000             1.964             831       (130,158)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[5]~FF|CLK           
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][5]~FF|D
Launch Clock  : tdqss_clk (RISE)                                                                                                                                                                    
Capture Clock : core_clk (RISE)                                                                                                                                                                     
Slack         : 2.169 (required time - arrival time)                                                                                                                                                
Delay         : 0.329                                                                                                                                                                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.844
+ Clock To Q + Data Path Delay : 0.445
--------------------------------------
End-of-path arrival time       : 2.289

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.964
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.458

Launch Clock Path
                                                                                  name                                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================================================
tdqss_clk                                                                                                                                                                    inpad        0.000             0.000               0       (110,0)  
tdqss_clk                                                                                                                                                                    inpad        0.110             0.110             146       (110,0)  
tdqss_clk                                                                                                                                                                    net          1.734             1.844             146       (110,0)  
   Routing elements:
      Manhattan distance of X:19, Y:156
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[5]~FF|CLK    ff           0.000             1.844             146       (129,156)

Data Path
                                                                                        name                                                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[5]~FF|Q                   ff         0.442             0.442              2        (129,156)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][5]~FF|D      ff         0.003             0.445              2        (130,156)

Capture Clock Path
                                                                                         name                                                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================================================================
core_clk                                                                                                                                                                                  inpad        0.000             0.000               0       (107,0)  
core_clk                                                                                                                                                                                  inpad        0.110             0.110             831       (107,0)  
core_clk                                                                                                                                                                                  net          1.854             1.964             831       (107,0)  
   Routing elements:
      Manhattan distance of X:23, Y:156
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][5]~FF|CLK    ff           0.000             1.964             831       (130,156)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[3]~FF|CLK           
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][3]~FF|D
Launch Clock  : tdqss_clk (RISE)                                                                                                                                                                    
Capture Clock : core_clk (RISE)                                                                                                                                                                     
Slack         : 2.182 (required time - arrival time)                                                                                                                                                
Delay         : 0.316                                                                                                                                                                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.844
+ Clock To Q + Data Path Delay : 0.432
--------------------------------------
End-of-path arrival time       : 2.276

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.964
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.458

Launch Clock Path
                                                                                  name                                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================================================
tdqss_clk                                                                                                                                                                    inpad        0.000             0.000               0       (110,0)  
tdqss_clk                                                                                                                                                                    inpad        0.110             0.110             146       (110,0)  
tdqss_clk                                                                                                                                                                    net          1.734             1.844             146       (110,0)  
   Routing elements:
      Manhattan distance of X:17, Y:152
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[3]~FF|CLK    ff           0.000             1.844             146       (127,152)

Data Path
                                                                                        name                                                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[3]~FF|Q                   ff         0.429             0.429              2        (127,152)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][3]~FF|D      ff         0.003             0.432              2        (128,160)

Capture Clock Path
                                                                                         name                                                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================================================================
core_clk                                                                                                                                                                                  inpad        0.000             0.000               0       (107,0)  
core_clk                                                                                                                                                                                  inpad        0.110             0.110             831       (107,0)  
core_clk                                                                                                                                                                                  net          1.854             1.964             831       (107,0)  
   Routing elements:
      Manhattan distance of X:21, Y:160
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][3]~FF|CLK    ff           0.000             1.964             831       (128,160)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[1]~FF|CLK           
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][1]~FF|D
Launch Clock  : tdqss_clk (RISE)                                                                                                                                                                    
Capture Clock : core_clk (RISE)                                                                                                                                                                     
Slack         : 2.188 (required time - arrival time)                                                                                                                                                
Delay         : 0.310                                                                                                                                                                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.844
+ Clock To Q + Data Path Delay : 0.426
--------------------------------------
End-of-path arrival time       : 2.270

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.964
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.458

Launch Clock Path
                                                                                  name                                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================================================
tdqss_clk                                                                                                                                                                    inpad        0.000             0.000               0       (110,0)  
tdqss_clk                                                                                                                                                                    inpad        0.110             0.110             146       (110,0)  
tdqss_clk                                                                                                                                                                    net          1.734             1.844             146       (110,0)  
   Routing elements:
      Manhattan distance of X:17, Y:148
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[1]~FF|CLK    ff           0.000             1.844             146       (127,148)

Data Path
                                                                                        name                                                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[1]~FF|Q                   ff         0.423             0.423              2        (127,148)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][1]~FF|D      ff         0.003             0.426              2        (128,148)

Capture Clock Path
                                                                                         name                                                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================================================================
core_clk                                                                                                                                                                                  inpad        0.000             0.000               0       (107,0)  
core_clk                                                                                                                                                                                  inpad        0.110             0.110             831       (107,0)  
core_clk                                                                                                                                                                                  net          1.854             1.964             831       (107,0)  
   Routing elements:
      Manhattan distance of X:21, Y:148
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][1]~FF|CLK    ff           0.000             1.964             831       (128,148)

################################################################################
Path Detail Report (core_clk vs tdqss_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|CLK
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/tdqss_clk_rstn~FF|SR
Launch Clock  : core_clk (RISE)                                                                                     
Capture Clock : tdqss_clk (RISE)                                                                                    
Slack         : 1.161 (required time - arrival time)                                                                
Delay         : 1.109                                                                                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.914
+ Clock To Q + Data Path Delay : 1.313
--------------------------------------
End-of-path arrival time       : 3.227

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.894
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.388

Launch Clock Path
                                                name                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================
core_clk                                                                                                inpad        0.000             0.000               0        (107,0) 
core_clk                                                                                                inpad        0.110             0.110             831        (107,0) 
core_clk                                                                                                net          1.804             1.914             831        (107,0) 
   Routing elements:
      Manhattan distance of X:2, Y:85
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|CLK    ff           0.000             1.914             831        (105,85)

Data Path
                                                name                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|Q       ff          0.113             0.113             815       (105,85) 
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn            net         1.109             1.222             815       (105,85) 
   Routing elements:
      Manhattan distance of X:65, Y:32
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/tdqss_clk_rstn~FF|SR     ff          0.091             1.313             815       (170,117)

Capture Clock Path
                                                name                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================
tdqss_clk                                                                                                inpad        0.000             0.000               0       (110,0)  
tdqss_clk                                                                                                inpad        0.110             0.110             146       (110,0)  
tdqss_clk                                                                                                net          1.784             1.894             146       (110,0)  
   Routing elements:
      Manhattan distance of X:60, Y:117
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/tdqss_clk_rstn~FF|CLK    ff           0.000             1.894             146       (170,117)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|CLK                                                    
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[0]~FF|SR
Launch Clock  : core_clk (RISE)                                                                                                                                         
Capture Clock : tdqss_clk (RISE)                                                                                                                                        
Slack         : 1.161 (required time - arrival time)                                                                                                                    
Delay         : 1.109                                                                                                                                                   

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.914
+ Clock To Q + Data Path Delay : 1.313
--------------------------------------
End-of-path arrival time       : 3.227

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.894
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.388

Launch Clock Path
                                                name                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================
core_clk                                                                                                inpad        0.000             0.000               0        (107,0) 
core_clk                                                                                                inpad        0.110             0.110             831        (107,0) 
core_clk                                                                                                net          1.804             1.914             831        (107,0) 
   Routing elements:
      Manhattan distance of X:2, Y:85
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|CLK    ff           0.000             1.914             831        (105,85)

Data Path
                                                                          name                                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|Q                                                           ff          0.113             0.113             815       (105,85) 
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn                                                                net         1.109             1.222             815       (105,85) 
   Routing elements:
      Manhattan distance of X:65, Y:35
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[0]~FF|SR     ff          0.091             1.313             815       (170,120)

Capture Clock Path
                                                                          name                                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================================
tdqss_clk                                                                                                                                                    inpad        0.000             0.000               0       (110,0)  
tdqss_clk                                                                                                                                                    inpad        0.110             0.110             146       (110,0)  
tdqss_clk                                                                                                                                                    net          1.784             1.894             146       (110,0)  
   Routing elements:
      Manhattan distance of X:60, Y:120
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[0]~FF|CLK    ff           0.000             1.894             146       (170,120)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|CLK                                                    
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[1]~FF|SR
Launch Clock  : core_clk (RISE)                                                                                                                                         
Capture Clock : tdqss_clk (RISE)                                                                                                                                        
Slack         : 1.161 (required time - arrival time)                                                                                                                    
Delay         : 1.109                                                                                                                                                   

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.914
+ Clock To Q + Data Path Delay : 1.313
--------------------------------------
End-of-path arrival time       : 3.227

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.894
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.388

Launch Clock Path
                                                name                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================
core_clk                                                                                                inpad        0.000             0.000               0        (107,0) 
core_clk                                                                                                inpad        0.110             0.110             831        (107,0) 
core_clk                                                                                                net          1.804             1.914             831        (107,0) 
   Routing elements:
      Manhattan distance of X:2, Y:85
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|CLK    ff           0.000             1.914             831        (105,85)

Data Path
                                                                          name                                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|Q                                                           ff          0.113             0.113             815       (105,85) 
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn                                                                net         1.109             1.222             815       (105,85) 
   Routing elements:
      Manhattan distance of X:65, Y:34
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[1]~FF|SR     ff          0.091             1.313             815       (170,119)

Capture Clock Path
                                                                          name                                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================================
tdqss_clk                                                                                                                                                    inpad        0.000             0.000               0       (110,0)  
tdqss_clk                                                                                                                                                    inpad        0.110             0.110             146       (110,0)  
tdqss_clk                                                                                                                                                    net          1.784             1.894             146       (110,0)  
   Routing elements:
      Manhattan distance of X:60, Y:119
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[1]~FF|CLK    ff           0.000             1.894             146       (170,119)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|CLK                                                    
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[2]~FF|SR
Launch Clock  : core_clk (RISE)                                                                                                                                         
Capture Clock : tdqss_clk (RISE)                                                                                                                                        
Slack         : 1.161 (required time - arrival time)                                                                                                                    
Delay         : 1.109                                                                                                                                                   

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.914
+ Clock To Q + Data Path Delay : 1.313
--------------------------------------
End-of-path arrival time       : 3.227

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.894
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.388

Launch Clock Path
                                                name                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================
core_clk                                                                                                inpad        0.000             0.000               0        (107,0) 
core_clk                                                                                                inpad        0.110             0.110             831        (107,0) 
core_clk                                                                                                net          1.804             1.914             831        (107,0) 
   Routing elements:
      Manhattan distance of X:2, Y:85
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|CLK    ff           0.000             1.914             831        (105,85)

Data Path
                                                                          name                                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|Q                                                           ff          0.113             0.113             815       (105,85) 
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn                                                                net         1.109             1.222             815       (105,85) 
   Routing elements:
      Manhattan distance of X:65, Y:33
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[2]~FF|SR     ff          0.091             1.313             815       (170,118)

Capture Clock Path
                                                                          name                                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================================
tdqss_clk                                                                                                                                                    inpad        0.000             0.000               0       (110,0)  
tdqss_clk                                                                                                                                                    inpad        0.110             0.110             146       (110,0)  
tdqss_clk                                                                                                                                                    net          1.784             1.894             146       (110,0)  
   Routing elements:
      Manhattan distance of X:60, Y:118
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[2]~FF|CLK    ff           0.000             1.894             146       (170,118)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[5]~FF|CLK            
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[5]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                 
Capture Clock : tdqss_clk (RISE)                                                                                                                
Slack         : 1.786 (required time - arrival time)                                                                                            
Delay         : 0.522                                                                                                                           

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.914
+ Clock To Q + Data Path Delay : 0.638
--------------------------------------
End-of-path arrival time       : 2.552

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.844
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.338

Launch Clock Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
core_clk                                                                                                                inpad        0.000             0.000               0        (107,0) 
core_clk                                                                                                                inpad        0.110             0.110             831        (107,0) 
core_clk                                                                                                                net          1.804             1.914             831        (107,0) 
   Routing elements:
      Manhattan distance of X:50, Y:97
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[5]~FF|CLK    ff           0.000             1.914             831        (157,97)

Data Path
                                                              name                                                                model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[5]~FF|Q                    ff         0.635             0.635              3         (157,97)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[5]~FF|D      ff         0.003             0.638              3         (153,95)

Capture Clock Path
                                                               name                                                                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================================
tdqss_clk                                                                                                                             inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                             inpad        0.110             0.110             146        (110,0) 
tdqss_clk                                                                                                                             net          1.734             1.844             146        (110,0) 
   Routing elements:
      Manhattan distance of X:43, Y:95
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[5]~FF|CLK    ff           0.000             1.844             146        (153,95)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[1]~FF|CLK          
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][1]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                                                                    
Capture Clock : tdqss_clk (RISE)                                                                                                                                                                   
Slack         : 1.843 (required time - arrival time)                                                                                                                                               
Delay         : 0.410                                                                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.964
+ Clock To Q + Data Path Delay : 0.531
--------------------------------------
End-of-path arrival time       : 2.495

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.844
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.338

Launch Clock Path
                                                                                  name                                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================================================
core_clk                                                                                                                                                                     inpad        0.000             0.000               0       (107,0)  
core_clk                                                                                                                                                                     inpad        0.110             0.110             831       (107,0)  
core_clk                                                                                                                                                                     net          1.854             1.964             831       (107,0)  
   Routing elements:
      Manhattan distance of X:23, Y:142
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[1]~FF|CLK    ff           0.000             1.964             831       (130,142)

Data Path
                                                                                       name                                                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[1]~FF|Q                  ff         0.528             0.528              2        (130,142)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][1]~FF|D      ff         0.003             0.531              2        (129,138)

Capture Clock Path
                                                                                        name                                                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================================================================
tdqss_clk                                                                                                                                                                                inpad        0.000             0.000               0       (110,0)  
tdqss_clk                                                                                                                                                                                inpad        0.110             0.110             146       (110,0)  
tdqss_clk                                                                                                                                                                                net          1.734             1.844             146       (110,0)  
   Routing elements:
      Manhattan distance of X:19, Y:138
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][1]~FF|CLK    ff           0.000             1.844             146       (129,138)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[2]~FF|CLK          
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][2]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                                                                    
Capture Clock : tdqss_clk (RISE)                                                                                                                                                                   
Slack         : 1.849 (required time - arrival time)                                                                                                                                               
Delay         : 0.404                                                                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.964
+ Clock To Q + Data Path Delay : 0.525
--------------------------------------
End-of-path arrival time       : 2.489

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.844
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.338

Launch Clock Path
                                                                                  name                                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================================================
core_clk                                                                                                                                                                     inpad        0.000             0.000               0       (107,0)  
core_clk                                                                                                                                                                     inpad        0.110             0.110             831       (107,0)  
core_clk                                                                                                                                                                     net          1.854             1.964             831       (107,0)  
   Routing elements:
      Manhattan distance of X:21, Y:146
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[2]~FF|CLK    ff           0.000             1.964             831       (128,146)

Data Path
                                                                                       name                                                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[2]~FF|Q                  ff         0.522             0.522              2        (128,146)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][2]~FF|D      ff         0.003             0.525              2        (129,158)

Capture Clock Path
                                                                                        name                                                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================================================================
tdqss_clk                                                                                                                                                                                inpad        0.000             0.000               0       (110,0)  
tdqss_clk                                                                                                                                                                                inpad        0.110             0.110             146       (110,0)  
tdqss_clk                                                                                                                                                                                net          1.734             1.844             146       (110,0)  
   Routing elements:
      Manhattan distance of X:19, Y:158
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][2]~FF|CLK    ff           0.000             1.844             146       (129,158)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[4]~FF|CLK          
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][4]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                                                                    
Capture Clock : tdqss_clk (RISE)                                                                                                                                                                   
Slack         : 1.860 (required time - arrival time)                                                                                                                                               
Delay         : 0.393                                                                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.964
+ Clock To Q + Data Path Delay : 0.514
--------------------------------------
End-of-path arrival time       : 2.478

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.844
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.338

Launch Clock Path
                                                                                  name                                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================================================
core_clk                                                                                                                                                                     inpad        0.000             0.000               0       (107,0)  
core_clk                                                                                                                                                                     inpad        0.110             0.110             831       (107,0)  
core_clk                                                                                                                                                                     net          1.854             1.964             831       (107,0)  
   Routing elements:
      Manhattan distance of X:23, Y:155
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[4]~FF|CLK    ff           0.000             1.964             831       (130,155)

Data Path
                                                                                       name                                                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[4]~FF|Q                  ff         0.511             0.511              2        (130,155)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][4]~FF|D      ff         0.003             0.514              2        (127,156)

Capture Clock Path
                                                                                        name                                                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================================================================
tdqss_clk                                                                                                                                                                                inpad        0.000             0.000               0       (110,0)  
tdqss_clk                                                                                                                                                                                inpad        0.110             0.110             146       (110,0)  
tdqss_clk                                                                                                                                                                                net          1.734             1.844             146       (110,0)  
   Routing elements:
      Manhattan distance of X:17, Y:156
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][4]~FF|CLK    ff           0.000             1.844             146       (127,156)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[3]~FF|CLK            
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[3]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                 
Capture Clock : tdqss_clk (RISE)                                                                                                                
Slack         : 1.902 (required time - arrival time)                                                                                            
Delay         : 0.406                                                                                                                           

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.914
+ Clock To Q + Data Path Delay : 0.522
--------------------------------------
End-of-path arrival time       : 2.436

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.844
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.338

Launch Clock Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
core_clk                                                                                                                inpad        0.000             0.000               0       (107,0)  
core_clk                                                                                                                inpad        0.110             0.110             831       (107,0)  
core_clk                                                                                                                net          1.804             1.914             831       (107,0)  
   Routing elements:
      Manhattan distance of X:50, Y:107
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[3]~FF|CLK    ff           0.000             1.914             831       (157,107)

Data Path
                                                              name                                                                model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[3]~FF|Q                    ff         0.519             0.519              3        (157,107)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[3]~FF|D      ff         0.003             0.522              3        (153,102)

Capture Clock Path
                                                               name                                                                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================================
tdqss_clk                                                                                                                             inpad        0.000             0.000               0       (110,0)  
tdqss_clk                                                                                                                             inpad        0.110             0.110             146       (110,0)  
tdqss_clk                                                                                                                             net          1.734             1.844             146       (110,0)  
   Routing elements:
      Manhattan distance of X:43, Y:102
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[3]~FF|CLK    ff           0.000             1.844             146       (153,102)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[5]~FF|CLK          
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][5]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                                                                    
Capture Clock : tdqss_clk (RISE)                                                                                                                                                                   
Slack         : 1.905 (required time - arrival time)                                                                                                                                               
Delay         : 0.348                                                                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.964
+ Clock To Q + Data Path Delay : 0.469
--------------------------------------
End-of-path arrival time       : 2.433

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.844
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.338

Launch Clock Path
                                                                                  name                                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================================================
core_clk                                                                                                                                                                     inpad        0.000             0.000               0       (107,0)  
core_clk                                                                                                                                                                     inpad        0.110             0.110             831       (107,0)  
core_clk                                                                                                                                                                     net          1.854             1.964             831       (107,0)  
   Routing elements:
      Manhattan distance of X:23, Y:152
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[5]~FF|CLK    ff           0.000             1.964             831       (130,152)

Data Path
                                                                                       name                                                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[5]~FF|Q                  ff         0.466             0.466              2        (130,152)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][5]~FF|D      ff         0.003             0.469              2        (127,142)

Capture Clock Path
                                                                                        name                                                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================================================================
tdqss_clk                                                                                                                                                                                inpad        0.000             0.000               0       (110,0)  
tdqss_clk                                                                                                                                                                                inpad        0.110             0.110             146       (110,0)  
tdqss_clk                                                                                                                                                                                net          1.734             1.844             146       (110,0)  
   Routing elements:
      Manhattan distance of X:17, Y:142
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][5]~FF|CLK    ff           0.000             1.844             146       (127,142)

################################################################################
Path Detail Report (core_clk vs core_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/ram__D$2|RCLK                    
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[6][7]~FF|CE
Launch Clock  : core_clk (RISE)                                                                                                          
Capture Clock : core_clk (RISE)                                                                                                          
Slack         : 0.565 (required time - arrival time)                                                                                     
Delay         : 3.304                                                                                                                    

Logic Level             : 3
Non-global nets on path : 4
Global nets on path     : 0

Launch Clock Path Delay        : 1.914
+ Clock To Q + Data Path Delay : 4.583
--------------------------------------
End-of-path arrival time       : 6.497

Constraint                     : 5.208
+ Capture Clock Path Delay     : 1.964
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 7.062

Launch Clock Path
                                                name                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================
core_clk                                                                                              inpad           0.000             0.000               0       (107,0)  
core_clk                                                                                              inpad           0.110             0.110             831       (107,0)  
core_clk                                                                                              net             1.804             1.914             831       (107,0)  
   Routing elements:
      Manhattan distance of X:10, Y:122
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/ram__D$2|RCLK ram_8192x20     0.000             1.914             831       (117,122)

Data Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/ram__D$2|RDATA[13]                ram_8192x20     1.188             1.188              46       (117,122)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_aw_fifo_rd_data[11]                     net             1.149             2.337              46       (117,122)
   Routing elements:
      Manhattan distance of X:100, Y:168
LUT__24846|in[1]                                                                                                          lut             0.054             2.391              46       (217,290)
LUT__24846|out                                                                                                            lut             0.000             2.391               3       (217,290)
n16072                                                                                                                    net             0.999             3.390               3       (217,290)
   Routing elements:
      Manhattan distance of X:103, Y:115
LUT__24856|in[2]                                                                                                          lut             0.055             3.445               3       (114,175)
LUT__24856|out                                                                                                            lut             0.000             3.445               3       (114,175)
n16078                                                                                                                    net             0.257             3.702               3       (114,175)
   Routing elements:
      Manhattan distance of X:0, Y:20
LUT__24874|in[0]                                                                                                          lut             0.055             3.757               3       (114,155)
LUT__24874|out                                                                                                            lut             0.000             3.757              17       (114,155)
ceg_net3193                                                                                                               net             0.735             4.492              17       (114,155)
   Routing elements:
      Manhattan distance of X:7, Y:23
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[6][7]~FF|CE ff              0.091             4.583              17       (121,132)

Capture Clock Path
                                                           name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================================================================================================================
core_clk                                                                                                                      inpad        0.000             0.000               0       (107,0)  
core_clk                                                                                                                      inpad        0.110             0.110             831       (107,0)  
core_clk                                                                                                                      net          1.854             1.964             831       (107,0)  
   Routing elements:
      Manhattan distance of X:14, Y:132
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[6][7]~FF|CLK    ff           0.000             1.964             831       (121,132)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/ram__D$2|RCLK            
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[7]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                  
Capture Clock : core_clk (RISE)                                                                                                  
Slack         : 0.624 (required time - arrival time)                                                                             
Delay         : 3.283                                                                                                            

Logic Level             : 12
Non-global nets on path : 12
Global nets on path     :  0

Launch Clock Path Delay        : 1.914
+ Clock To Q + Data Path Delay : 4.474
--------------------------------------
End-of-path arrival time       : 6.388

Constraint                     : 5.208
+ Capture Clock Path Delay     : 1.914
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 7.012

Launch Clock Path
                                                name                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================
core_clk                                                                                              inpad           0.000             0.000               0       (107,0)  
core_clk                                                                                              inpad           0.110             0.110             831       (107,0)  
core_clk                                                                                              net             1.804             1.914             831       (107,0)  
   Routing elements:
      Manhattan distance of X:5, Y:122
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/ram__D$2|RCLK ram_8192x20     0.000             1.914             831       (102,122)

Data Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/ram__D$2|RDATA[12]        ram_8192x20     1.188             1.188              68       (102,122)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_ar_fifo_rd_data[10]             net             0.561             1.749              68       (102,122)
   Routing elements:
      Manhattan distance of X:18, Y:29
LUT__24504|in[2]                                                                                                  lut             0.055             1.804              68       (120,151)
LUT__24504|out                                                                                                    lut             0.000             1.804               2       (120,151)
n15860                                                                                                            net             0.095             1.899               2       (120,151)
   Routing elements:
      Manhattan distance of X:1, Y:0
LUT__24505|in[3]                                                                                                  lut             0.054             1.953               2       (119,151)
LUT__24505|out                                                                                                    lut             0.000             1.953               2       (119,151)
n15861                                                                                                            net             0.053             2.006               2       (119,151)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__24506|in[2]                                                                                                  lut             0.054             2.060               2       (119,150)
LUT__24506|out                                                                                                    lut             0.000             2.060               2       (119,150)
n15862                                                                                                            net             0.240             2.300               2       (119,150)
   Routing elements:
      Manhattan distance of X:10, Y:0
LUT__24507|in[1]                                                                                                  lut             0.054             2.354               2       (109,150)
LUT__24507|out                                                                                                    lut             0.000             2.354               2       (109,150)
n15863                                                                                                            net             0.220             2.574               2       (109,150)
   Routing elements:
      Manhattan distance of X:0, Y:12
LUT__24508|in[2]                                                                                                  lut             0.054             2.628               2       (109,138)
LUT__24508|out                                                                                                    lut             0.000             2.628               2       (109,138)
n15864                                                                                                            net             0.400             3.028               2       (109,138)
   Routing elements:
      Manhattan distance of X:11, Y:8
LUT__24541|in[3]                                                                                                  lut             0.054             3.082               2       (98,130) 
LUT__24541|out                                                                                                    lut             0.000             3.082               2       (98,130) 
n15897                                                                                                            net             0.149             3.231               2       (98,130) 
   Routing elements:
      Manhattan distance of X:4, Y:5
LUT__24542|in[1]                                                                                                  lut             0.054             3.285               2       (94,125) 
LUT__24542|out                                                                                                    lut             0.000             3.285               5       (94,125) 
n15898                                                                                                            net             0.184             3.469               5       (94,125) 
   Routing elements:
      Manhattan distance of X:5, Y:5
LUT__24807|in[0]                                                                                                  lut             0.054             3.523               5       (89,120) 
LUT__24807|out                                                                                                    lut             0.000             3.523               4       (89,120) 
n16044                                                                                                            net             0.236             3.759               4       (89,120) 
   Routing elements:
      Manhattan distance of X:5, Y:3
LUT__24830|in[1]                                                                                                  lut             0.055             3.814               4       (84,123) 
LUT__24830|out                                                                                                    lut             0.000             3.814               2       (84,123) 
n16064                                                                                                            net             0.248             4.062               2       (84,123) 
   Routing elements:
      Manhattan distance of X:0, Y:14
LUT__24831|in[2]                                                                                                  lut             0.055             4.117               2       (84,137) 
LUT__24831|out                                                                                                    lut             0.000             4.117               3       (84,137) 
n16065                                                                                                            net             0.193             4.310               3       (84,137) 
   Routing elements:
      Manhattan distance of X:5, Y:8
LUT__24833|in[3]                                                                                                  lut             0.054             4.364               3       (89,129) 
LUT__24833|out                                                                                                    lut             0.000             4.364               2       (89,129) 
n16067                                                                                                            net             0.053             4.417               2       (89,129) 
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__24834|in[2]                                                                                                  lut             0.054             4.471               2       (89,128) 
LUT__24834|out                                                                                                    lut             0.000             4.471               2       (89,128) 
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[7]~FF|D ff              0.003             4.474               2       (89,128) 

Capture Clock Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
core_clk                                                                                                               inpad        0.000             0.000               0        (107,0) 
core_clk                                                                                                               inpad        0.110             0.110             831        (107,0) 
core_clk                                                                                                               net          1.804             1.914             831        (107,0) 
   Routing elements:
      Manhattan distance of X:18, Y:128
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[7]~FF|CLK    ff           0.000             1.914             831        (89,128)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/ram__D$2|RCLK            
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[7]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                  
Capture Clock : core_clk (RISE)                                                                                                  
Slack         : 0.646 (required time - arrival time)                                                                             
Delay         : 3.261                                                                                                            

Logic Level             : 12
Non-global nets on path : 12
Global nets on path     :  0

Launch Clock Path Delay        : 1.914
+ Clock To Q + Data Path Delay : 4.452
--------------------------------------
End-of-path arrival time       : 6.366

Constraint                     : 5.208
+ Capture Clock Path Delay     : 1.914
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 7.012

Launch Clock Path
                                                name                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================
core_clk                                                                                              inpad           0.000             0.000               0       (107,0)  
core_clk                                                                                              inpad           0.110             0.110             831       (107,0)  
core_clk                                                                                              net             1.804             1.914             831       (107,0)  
   Routing elements:
      Manhattan distance of X:5, Y:122
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/ram__D$2|RCLK ram_8192x20     0.000             1.914             831       (102,122)

Data Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/ram__D$2|RDATA[13]        ram_8192x20     1.188             1.188              51       (102,122)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_ar_fifo_rd_data[11]             net             0.539             1.727              51       (102,122)
   Routing elements:
      Manhattan distance of X:18, Y:29
LUT__24504|in[3]                                                                                                  lut             0.055             1.782              51       (120,151)
LUT__24504|out                                                                                                    lut             0.000             1.782               2       (120,151)
n15860                                                                                                            net             0.095             1.877               2       (120,151)
   Routing elements:
      Manhattan distance of X:1, Y:0
LUT__24505|in[3]                                                                                                  lut             0.054             1.931               2       (119,151)
LUT__24505|out                                                                                                    lut             0.000             1.931               2       (119,151)
n15861                                                                                                            net             0.053             1.984               2       (119,151)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__24506|in[2]                                                                                                  lut             0.054             2.038               2       (119,150)
LUT__24506|out                                                                                                    lut             0.000             2.038               2       (119,150)
n15862                                                                                                            net             0.240             2.278               2       (119,150)
   Routing elements:
      Manhattan distance of X:10, Y:0
LUT__24507|in[1]                                                                                                  lut             0.054             2.332               2       (109,150)
LUT__24507|out                                                                                                    lut             0.000             2.332               2       (109,150)
n15863                                                                                                            net             0.220             2.552               2       (109,150)
   Routing elements:
      Manhattan distance of X:0, Y:12
LUT__24508|in[2]                                                                                                  lut             0.054             2.606               2       (109,138)
LUT__24508|out                                                                                                    lut             0.000             2.606               2       (109,138)
n15864                                                                                                            net             0.400             3.006               2       (109,138)
   Routing elements:
      Manhattan distance of X:11, Y:8
LUT__24541|in[3]                                                                                                  lut             0.054             3.060               2       (98,130) 
LUT__24541|out                                                                                                    lut             0.000             3.060               2       (98,130) 
n15897                                                                                                            net             0.149             3.209               2       (98,130) 
   Routing elements:
      Manhattan distance of X:4, Y:5
LUT__24542|in[1]                                                                                                  lut             0.054             3.263               2       (94,125) 
LUT__24542|out                                                                                                    lut             0.000             3.263               5       (94,125) 
n15898                                                                                                            net             0.184             3.447               5       (94,125) 
   Routing elements:
      Manhattan distance of X:5, Y:5
LUT__24807|in[0]                                                                                                  lut             0.054             3.501               5       (89,120) 
LUT__24807|out                                                                                                    lut             0.000             3.501               4       (89,120) 
n16044                                                                                                            net             0.236             3.737               4       (89,120) 
   Routing elements:
      Manhattan distance of X:5, Y:3
LUT__24830|in[1]                                                                                                  lut             0.055             3.792               4       (84,123) 
LUT__24830|out                                                                                                    lut             0.000             3.792               2       (84,123) 
n16064                                                                                                            net             0.248             4.040               2       (84,123) 
   Routing elements:
      Manhattan distance of X:0, Y:14
LUT__24831|in[2]                                                                                                  lut             0.055             4.095               2       (84,137) 
LUT__24831|out                                                                                                    lut             0.000             4.095               3       (84,137) 
n16065                                                                                                            net             0.193             4.288               3       (84,137) 
   Routing elements:
      Manhattan distance of X:5, Y:8
LUT__24833|in[3]                                                                                                  lut             0.054             4.342               3       (89,129) 
LUT__24833|out                                                                                                    lut             0.000             4.342               2       (89,129) 
n16067                                                                                                            net             0.053             4.395               2       (89,129) 
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__24834|in[2]                                                                                                  lut             0.054             4.449               2       (89,128) 
LUT__24834|out                                                                                                    lut             0.000             4.449               2       (89,128) 
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[7]~FF|D ff              0.003             4.452               2       (89,128) 

Capture Clock Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
core_clk                                                                                                               inpad        0.000             0.000               0        (107,0) 
core_clk                                                                                                               inpad        0.110             0.110             831        (107,0) 
core_clk                                                                                                               net          1.804             1.914             831        (107,0) 
   Routing elements:
      Manhattan distance of X:18, Y:128
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[7]~FF|CLK    ff           0.000             1.914             831        (89,128)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/ram__D$2|RCLK                    
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[6][7]~FF|CE
Launch Clock  : core_clk (RISE)                                                                                                          
Capture Clock : core_clk (RISE)                                                                                                          
Slack         : 0.659 (required time - arrival time)                                                                                     
Delay         : 3.210                                                                                                                    

Logic Level             : 3
Non-global nets on path : 4
Global nets on path     : 0

Launch Clock Path Delay        : 1.914
+ Clock To Q + Data Path Delay : 4.489
--------------------------------------
End-of-path arrival time       : 6.403

Constraint                     : 5.208
+ Capture Clock Path Delay     : 1.964
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 7.062

Launch Clock Path
                                                name                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================
core_clk                                                                                              inpad           0.000             0.000               0       (107,0)  
core_clk                                                                                              inpad           0.110             0.110             831       (107,0)  
core_clk                                                                                              net             1.804             1.914             831       (107,0)  
   Routing elements:
      Manhattan distance of X:10, Y:122
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/ram__D$2|RCLK ram_8192x20     0.000             1.914             831       (117,122)

Data Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/ram__D$2|RDATA[12]                ram_8192x20     1.188             1.188              73       (117,122)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_aw_fifo_rd_data[10]                     net             1.055             2.243              73       (117,122)
   Routing elements:
      Manhattan distance of X:100, Y:168
LUT__24846|in[0]                                                                                                          lut             0.054             2.297              73       (217,290)
LUT__24846|out                                                                                                            lut             0.000             2.297               3       (217,290)
n16072                                                                                                                    net             0.999             3.296               3       (217,290)
   Routing elements:
      Manhattan distance of X:103, Y:115
LUT__24856|in[2]                                                                                                          lut             0.055             3.351               3       (114,175)
LUT__24856|out                                                                                                            lut             0.000             3.351               3       (114,175)
n16078                                                                                                                    net             0.257             3.608               3       (114,175)
   Routing elements:
      Manhattan distance of X:0, Y:20
LUT__24874|in[0]                                                                                                          lut             0.055             3.663               3       (114,155)
LUT__24874|out                                                                                                            lut             0.000             3.663              17       (114,155)
ceg_net3193                                                                                                               net             0.735             4.398              17       (114,155)
   Routing elements:
      Manhattan distance of X:7, Y:23
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[6][7]~FF|CE ff              0.091             4.489              17       (121,132)

Capture Clock Path
                                                           name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================================================================================================================
core_clk                                                                                                                      inpad        0.000             0.000               0       (107,0)  
core_clk                                                                                                                      inpad        0.110             0.110             831       (107,0)  
core_clk                                                                                                                      net          1.854             1.964             831       (107,0)  
   Routing elements:
      Manhattan distance of X:14, Y:132
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[6][7]~FF|CLK    ff           0.000             1.964             831       (121,132)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/ram__D$2|RCLK            
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[7]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                  
Capture Clock : core_clk (RISE)                                                                                                  
Slack         : 0.664 (required time - arrival time)                                                                             
Delay         : 3.243                                                                                                            

Logic Level             : 12
Non-global nets on path : 12
Global nets on path     :  0

Launch Clock Path Delay        : 1.914
+ Clock To Q + Data Path Delay : 4.434
--------------------------------------
End-of-path arrival time       : 6.348

Constraint                     : 5.208
+ Capture Clock Path Delay     : 1.914
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 7.012

Launch Clock Path
                                                name                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================
core_clk                                                                                              inpad           0.000             0.000               0       (107,0)  
core_clk                                                                                              inpad           0.110             0.110             831       (107,0)  
core_clk                                                                                              net             1.804             1.914             831       (107,0)  
   Routing elements:
      Manhattan distance of X:10, Y:122
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/ram__D$2|RCLK ram_8192x20     0.000             1.914             831       (117,122)

Data Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/ram__D$2|RDATA[12]        ram_8192x20     1.188             1.188              73       (117,122)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_aw_fifo_rd_data[10]             net             0.380             1.568              73       (117,122)
   Routing elements:
      Manhattan distance of X:5, Y:24
LUT__24368|in[2]                                                                                                  lut             0.054             1.622              73       (112,146)
LUT__24368|out                                                                                                    lut             0.000             1.622               2       (112,146)
n15724                                                                                                            net             0.085             1.707               2       (112,146)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__24369|in[3]                                                                                                  lut             0.054             1.761               2       (112,145)
LUT__24369|out                                                                                                    lut             0.000             1.761               2       (112,145)
n15725                                                                                                            net             0.232             1.993               2       (112,145)
   Routing elements:
      Manhattan distance of X:0, Y:6
LUT__24370|in[2]                                                                                                  lut             0.054             2.047               2       (112,151)
LUT__24370|out                                                                                                    lut             0.000             2.047               2       (112,151)
n15726                                                                                                            net             0.304             2.351               2       (112,151)
   Routing elements:
      Manhattan distance of X:14, Y:10
LUT__24376|in[0]                                                                                                  lut             0.055             2.406               2       (126,141)
LUT__24376|out                                                                                                    lut             0.000             2.406               2       (126,141)
n15732                                                                                                            net             0.291             2.697               2       (126,141)
   Routing elements:
      Manhattan distance of X:6, Y:6
LUT__24382|in[3]                                                                                                  lut             0.055             2.752               2       (120,135)
LUT__24382|out                                                                                                    lut             0.000             2.752               2       (120,135)
n15738                                                                                                            net             0.153             2.905               2       (120,135)
   Routing elements:
      Manhattan distance of X:4, Y:5
LUT__24388|in[2]                                                                                                  lut             0.054             2.959               2       (116,130)
LUT__24388|out                                                                                                    lut             0.000             2.959               2       (116,130)
n15744                                                                                                            net             0.172             3.131               2       (116,130)
   Routing elements:
      Manhattan distance of X:0, Y:7
LUT__24438|in[0]                                                                                                  lut             0.054             3.185               2       (116,123)
LUT__24438|out                                                                                                    lut             0.000             3.185               3       (116,123)
n15794                                                                                                            net             0.315             3.500               3       (116,123)
   Routing elements:
      Manhattan distance of X:26, Y:0
LUT__24450|in[0]                                                                                                  lut             0.055             3.555               3       (90,123) 
LUT__24450|out                                                                                                    lut             0.000             3.555               3       (90,123) 
n15806                                                                                                            net             0.164             3.719               3       (90,123) 
   Routing elements:
      Manhattan distance of X:6, Y:0
LUT__24830|in[0]                                                                                                  lut             0.055             3.774               3       (84,123) 
LUT__24830|out                                                                                                    lut             0.000             3.774               2       (84,123) 
n16064                                                                                                            net             0.248             4.022               2       (84,123) 
   Routing elements:
      Manhattan distance of X:0, Y:14
LUT__24831|in[2]                                                                                                  lut             0.055             4.077               2       (84,137) 
LUT__24831|out                                                                                                    lut             0.000             4.077               3       (84,137) 
n16065                                                                                                            net             0.193             4.270               3       (84,137) 
   Routing elements:
      Manhattan distance of X:5, Y:8
LUT__24833|in[3]                                                                                                  lut             0.054             4.324               3       (89,129) 
LUT__24833|out                                                                                                    lut             0.000             4.324               2       (89,129) 
n16067                                                                                                            net             0.053             4.377               2       (89,129) 
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__24834|in[2]                                                                                                  lut             0.054             4.431               2       (89,128) 
LUT__24834|out                                                                                                    lut             0.000             4.431               2       (89,128) 
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[7]~FF|D ff              0.003             4.434               2       (89,128) 

Capture Clock Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
core_clk                                                                                                               inpad        0.000             0.000               0        (107,0) 
core_clk                                                                                                               inpad        0.110             0.110             831        (107,0) 
core_clk                                                                                                               net          1.804             1.914             831        (107,0) 
   Routing elements:
      Manhattan distance of X:18, Y:128
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[7]~FF|CLK    ff           0.000             1.914             831        (89,128)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/ram__D$2|RCLK            
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[7]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                  
Capture Clock : core_clk (RISE)                                                                                                  
Slack         : 0.664 (required time - arrival time)                                                                             
Delay         : 3.243                                                                                                            

Logic Level             : 11
Non-global nets on path : 11
Global nets on path     :  0

Launch Clock Path Delay        : 1.914
+ Clock To Q + Data Path Delay : 4.434
--------------------------------------
End-of-path arrival time       : 6.348

Constraint                     : 5.208
+ Capture Clock Path Delay     : 1.914
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 7.012

Launch Clock Path
                                                name                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================
core_clk                                                                                              inpad           0.000             0.000               0       (107,0)  
core_clk                                                                                              inpad           0.110             0.110             831       (107,0)  
core_clk                                                                                              net             1.804             1.914             831       (107,0)  
   Routing elements:
      Manhattan distance of X:5, Y:122
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/ram__D$2|RCLK ram_8192x20     0.000             1.914             831       (102,122)

Data Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/ram__D$2|RDATA[12]        ram_8192x20     1.188             1.188              68       (102,122)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_ar_fifo_rd_data[10]             net             0.450             1.638              68       (102,122)
   Routing elements:
      Manhattan distance of X:24, Y:28
LUT__24502|in[3]                                                                                                  lut             0.055             1.693              68       (126,150)
LUT__24502|out                                                                                                    lut             0.000             1.693               2       (126,150)
n15858                                                                                                            net             0.273             1.966               2       (126,150)
   Routing elements:
      Manhattan distance of X:7, Y:0
LUT__24506|in[1]                                                                                                  lut             0.054             2.020               2       (119,150)
LUT__24506|out                                                                                                    lut             0.000             2.020               2       (119,150)
n15862                                                                                                            net             0.240             2.260               2       (119,150)
   Routing elements:
      Manhattan distance of X:10, Y:0
LUT__24507|in[1]                                                                                                  lut             0.054             2.314               2       (109,150)
LUT__24507|out                                                                                                    lut             0.000             2.314               2       (109,150)
n15863                                                                                                            net             0.220             2.534               2       (109,150)
   Routing elements:
      Manhattan distance of X:0, Y:12
LUT__24508|in[2]                                                                                                  lut             0.054             2.588               2       (109,138)
LUT__24508|out                                                                                                    lut             0.000             2.588               2       (109,138)
n15864                                                                                                            net             0.400             2.988               2       (109,138)
   Routing elements:
      Manhattan distance of X:11, Y:8
LUT__24541|in[3]                                                                                                  lut             0.054             3.042               2       (98,130) 
LUT__24541|out                                                                                                    lut             0.000             3.042               2       (98,130) 
n15897                                                                                                            net             0.149             3.191               2       (98,130) 
   Routing elements:
      Manhattan distance of X:4, Y:5
LUT__24542|in[1]                                                                                                  lut             0.054             3.245               2       (94,125) 
LUT__24542|out                                                                                                    lut             0.000             3.245               5       (94,125) 
n15898                                                                                                            net             0.184             3.429               5       (94,125) 
   Routing elements:
      Manhattan distance of X:5, Y:5
LUT__24807|in[0]                                                                                                  lut             0.054             3.483               5       (89,120) 
LUT__24807|out                                                                                                    lut             0.000             3.483               4       (89,120) 
n16044                                                                                                            net             0.236             3.719               4       (89,120) 
   Routing elements:
      Manhattan distance of X:5, Y:3
LUT__24830|in[1]                                                                                                  lut             0.055             3.774               4       (84,123) 
LUT__24830|out                                                                                                    lut             0.000             3.774               2       (84,123) 
n16064                                                                                                            net             0.248             4.022               2       (84,123) 
   Routing elements:
      Manhattan distance of X:0, Y:14
LUT__24831|in[2]                                                                                                  lut             0.055             4.077               2       (84,137) 
LUT__24831|out                                                                                                    lut             0.000             4.077               3       (84,137) 
n16065                                                                                                            net             0.193             4.270               3       (84,137) 
   Routing elements:
      Manhattan distance of X:5, Y:8
LUT__24833|in[3]                                                                                                  lut             0.054             4.324               3       (89,129) 
LUT__24833|out                                                                                                    lut             0.000             4.324               2       (89,129) 
n16067                                                                                                            net             0.053             4.377               2       (89,129) 
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__24834|in[2]                                                                                                  lut             0.054             4.431               2       (89,128) 
LUT__24834|out                                                                                                    lut             0.000             4.431               2       (89,128) 
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[7]~FF|D ff              0.003             4.434               2       (89,128) 

Capture Clock Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
core_clk                                                                                                               inpad        0.000             0.000               0        (107,0) 
core_clk                                                                                                               inpad        0.110             0.110             831        (107,0) 
core_clk                                                                                                               net          1.804             1.914             831        (107,0) 
   Routing elements:
      Manhattan distance of X:18, Y:128
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[7]~FF|CLK    ff           0.000             1.914             831        (89,128)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/ram__D$2|RCLK                    
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[6][3]~FF|CE
Launch Clock  : core_clk (RISE)                                                                                                          
Capture Clock : core_clk (RISE)                                                                                                          
Slack         : 0.677 (required time - arrival time)                                                                                     
Delay         : 3.142                                                                                                                    

Logic Level             : 3
Non-global nets on path : 4
Global nets on path     : 0

Launch Clock Path Delay        : 1.914
+ Clock To Q + Data Path Delay : 4.421
--------------------------------------
End-of-path arrival time       : 6.335

Constraint                     : 5.208
+ Capture Clock Path Delay     : 1.914
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 7.012

Launch Clock Path
                                                name                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================
core_clk                                                                                              inpad           0.000             0.000               0       (107,0)  
core_clk                                                                                              inpad           0.110             0.110             831       (107,0)  
core_clk                                                                                              net             1.804             1.914             831       (107,0)  
   Routing elements:
      Manhattan distance of X:10, Y:122
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/ram__D$2|RCLK ram_8192x20     0.000             1.914             831       (117,122)

Data Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/ram__D$2|RDATA[13]                ram_8192x20     1.188             1.188              46       (117,122)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_aw_fifo_rd_data[11]                     net             1.149             2.337              46       (117,122)
   Routing elements:
      Manhattan distance of X:100, Y:168
LUT__24846|in[1]                                                                                                          lut             0.054             2.391              46       (217,290)
LUT__24846|out                                                                                                            lut             0.000             2.391               3       (217,290)
n16072                                                                                                                    net             0.999             3.390               3       (217,290)
   Routing elements:
      Manhattan distance of X:103, Y:115
LUT__24856|in[2]                                                                                                          lut             0.055             3.445               3       (114,175)
LUT__24856|out                                                                                                            lut             0.000             3.445               3       (114,175)
n16078                                                                                                                    net             0.257             3.702               3       (114,175)
   Routing elements:
      Manhattan distance of X:0, Y:20
LUT__24874|in[0]                                                                                                          lut             0.055             3.757               3       (114,155)
LUT__24874|out                                                                                                            lut             0.000             3.757              17       (114,155)
ceg_net3193                                                                                                               net             0.573             4.330              17       (114,155)
   Routing elements:
      Manhattan distance of X:10, Y:30
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[6][3]~FF|CE ff              0.091             4.421              17       (104,125)

Capture Clock Path
                                                           name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================================================================================================================
core_clk                                                                                                                      inpad        0.000             0.000               0       (107,0)  
core_clk                                                                                                                      inpad        0.110             0.110             831       (107,0)  
core_clk                                                                                                                      net          1.804             1.914             831       (107,0)  
   Routing elements:
      Manhattan distance of X:3, Y:125
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[6][3]~FF|CLK    ff           0.000             1.914             831       (104,125)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/ram__D$2|RCLK            
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[7]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                  
Capture Clock : core_clk (RISE)                                                                                                  
Slack         : 0.682 (required time - arrival time)                                                                             
Delay         : 3.225                                                                                                            

Logic Level             : 12
Non-global nets on path : 12
Global nets on path     :  0

Launch Clock Path Delay        : 1.914
+ Clock To Q + Data Path Delay : 4.416
--------------------------------------
End-of-path arrival time       : 6.330

Constraint                     : 5.208
+ Capture Clock Path Delay     : 1.914
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 7.012

Launch Clock Path
                                                name                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================
core_clk                                                                                              inpad           0.000             0.000               0       (107,0)  
core_clk                                                                                              inpad           0.110             0.110             831       (107,0)  
core_clk                                                                                              net             1.804             1.914             831       (107,0)  
   Routing elements:
      Manhattan distance of X:10, Y:122
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/ram__D$2|RCLK ram_8192x20     0.000             1.914             831       (117,122)

Data Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/ram__D$2|RDATA[13]        ram_8192x20     1.188             1.188              46       (117,122)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_aw_fifo_rd_data[11]             net             0.362             1.550              46       (117,122)
   Routing elements:
      Manhattan distance of X:5, Y:24
LUT__24368|in[3]                                                                                                  lut             0.054             1.604              46       (112,146)
LUT__24368|out                                                                                                    lut             0.000             1.604               2       (112,146)
n15724                                                                                                            net             0.085             1.689               2       (112,146)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__24369|in[3]                                                                                                  lut             0.054             1.743               2       (112,145)
LUT__24369|out                                                                                                    lut             0.000             1.743               2       (112,145)
n15725                                                                                                            net             0.232             1.975               2       (112,145)
   Routing elements:
      Manhattan distance of X:0, Y:6
LUT__24370|in[2]                                                                                                  lut             0.054             2.029               2       (112,151)
LUT__24370|out                                                                                                    lut             0.000             2.029               2       (112,151)
n15726                                                                                                            net             0.304             2.333               2       (112,151)
   Routing elements:
      Manhattan distance of X:14, Y:10
LUT__24376|in[0]                                                                                                  lut             0.055             2.388               2       (126,141)
LUT__24376|out                                                                                                    lut             0.000             2.388               2       (126,141)
n15732                                                                                                            net             0.291             2.679               2       (126,141)
   Routing elements:
      Manhattan distance of X:6, Y:6
LUT__24382|in[3]                                                                                                  lut             0.055             2.734               2       (120,135)
LUT__24382|out                                                                                                    lut             0.000             2.734               2       (120,135)
n15738                                                                                                            net             0.153             2.887               2       (120,135)
   Routing elements:
      Manhattan distance of X:4, Y:5
LUT__24388|in[2]                                                                                                  lut             0.054             2.941               2       (116,130)
LUT__24388|out                                                                                                    lut             0.000             2.941               2       (116,130)
n15744                                                                                                            net             0.172             3.113               2       (116,130)
   Routing elements:
      Manhattan distance of X:0, Y:7
LUT__24438|in[0]                                                                                                  lut             0.054             3.167               2       (116,123)
LUT__24438|out                                                                                                    lut             0.000             3.167               3       (116,123)
n15794                                                                                                            net             0.315             3.482               3       (116,123)
   Routing elements:
      Manhattan distance of X:26, Y:0
LUT__24450|in[0]                                                                                                  lut             0.055             3.537               3       (90,123) 
LUT__24450|out                                                                                                    lut             0.000             3.537               3       (90,123) 
n15806                                                                                                            net             0.164             3.701               3       (90,123) 
   Routing elements:
      Manhattan distance of X:6, Y:0
LUT__24830|in[0]                                                                                                  lut             0.055             3.756               3       (84,123) 
LUT__24830|out                                                                                                    lut             0.000             3.756               2       (84,123) 
n16064                                                                                                            net             0.248             4.004               2       (84,123) 
   Routing elements:
      Manhattan distance of X:0, Y:14
LUT__24831|in[2]                                                                                                  lut             0.055             4.059               2       (84,137) 
LUT__24831|out                                                                                                    lut             0.000             4.059               3       (84,137) 
n16065                                                                                                            net             0.193             4.252               3       (84,137) 
   Routing elements:
      Manhattan distance of X:5, Y:8
LUT__24833|in[3]                                                                                                  lut             0.054             4.306               3       (89,129) 
LUT__24833|out                                                                                                    lut             0.000             4.306               2       (89,129) 
n16067                                                                                                            net             0.053             4.359               2       (89,129) 
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__24834|in[2]                                                                                                  lut             0.054             4.413               2       (89,128) 
LUT__24834|out                                                                                                    lut             0.000             4.413               2       (89,128) 
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[7]~FF|D ff              0.003             4.416               2       (89,128) 

Capture Clock Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
core_clk                                                                                                               inpad        0.000             0.000               0        (107,0) 
core_clk                                                                                                               inpad        0.110             0.110             831        (107,0) 
core_clk                                                                                                               net          1.804             1.914             831        (107,0) 
   Routing elements:
      Manhattan distance of X:18, Y:128
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[7]~FF|CLK    ff           0.000             1.914             831        (89,128)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/ram__D$2|RCLK                     
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[6][13]~FF|CE
Launch Clock  : core_clk (RISE)                                                                                                           
Capture Clock : core_clk (RISE)                                                                                                           
Slack         : 0.686 (required time - arrival time)                                                                                      
Delay         : 3.133                                                                                                                     

Logic Level             : 3
Non-global nets on path : 4
Global nets on path     : 0

Launch Clock Path Delay        : 1.914
+ Clock To Q + Data Path Delay : 4.412
--------------------------------------
End-of-path arrival time       : 6.326

Constraint                     : 5.208
+ Capture Clock Path Delay     : 1.914
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 7.012

Launch Clock Path
                                                name                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================
core_clk                                                                                              inpad           0.000             0.000               0       (107,0)  
core_clk                                                                                              inpad           0.110             0.110             831       (107,0)  
core_clk                                                                                              net             1.804             1.914             831       (107,0)  
   Routing elements:
      Manhattan distance of X:10, Y:122
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/ram__D$2|RCLK ram_8192x20     0.000             1.914             831       (117,122)

Data Path
                                                           name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/ram__D$2|RDATA[13]                 ram_8192x20     1.188             1.188              46       (117,122)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_aw_fifo_rd_data[11]                      net             1.149             2.337              46       (117,122)
   Routing elements:
      Manhattan distance of X:100, Y:168
LUT__24846|in[1]                                                                                                           lut             0.054             2.391              46       (217,290)
LUT__24846|out                                                                                                             lut             0.000             2.391               3       (217,290)
n16072                                                                                                                     net             0.999             3.390               3       (217,290)
   Routing elements:
      Manhattan distance of X:103, Y:115
LUT__24856|in[2]                                                                                                           lut             0.055             3.445               3       (114,175)
LUT__24856|out                                                                                                             lut             0.000             3.445               3       (114,175)
n16078                                                                                                                     net             0.257             3.702               3       (114,175)
   Routing elements:
      Manhattan distance of X:0, Y:20
LUT__24874|in[0]                                                                                                           lut             0.055             3.757               3       (114,155)
LUT__24874|out                                                                                                             lut             0.000             3.757              17       (114,155)
ceg_net3193                                                                                                                net             0.564             4.321              17       (114,155)
   Routing elements:
      Manhattan distance of X:11, Y:31
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[6][13]~FF|CE ff              0.091             4.412              17       (103,124)

Capture Clock Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
core_clk                                                                                                                       inpad        0.000             0.000               0       (107,0)  
core_clk                                                                                                                       inpad        0.110             0.110             831       (107,0)  
core_clk                                                                                                                       net          1.804             1.914             831       (107,0)  
   Routing elements:
      Manhattan distance of X:4, Y:124
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[6][13]~FF|CLK    ff           0.000             1.914             831       (103,124)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc_io_dataOut[4]~FF|CLK
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[7]~FF|D                      
Launch Clock  : core_clk (RISE)                                                                                                                        
Capture Clock : core_clk (RISE)                                                                                                                        
Slack         : 0.688 (required time - arrival time)                                                                                                   
Delay         : 4.294                                                                                                                                  

Logic Level             : 22
Non-global nets on path : 22
Global nets on path     :  0

Launch Clock Path Delay        : 1.914
+ Clock To Q + Data Path Delay : 4.410
--------------------------------------
End-of-path arrival time       : 6.324

Constraint                     : 5.208
+ Capture Clock Path Delay     : 1.914
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 7.012

Launch Clock Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
core_clk                                                                                                                                   inpad        0.000             0.000               0        (107,0) 
core_clk                                                                                                                                   inpad        0.110             0.110             831        (107,0) 
core_clk                                                                                                                                   net          1.804             1.914             831        (107,0) 
   Routing elements:
      Manhattan distance of X:2, Y:30
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc_io_dataOut[4]~FF|CLK    ff           0.000             1.914             831        (105,30)

Data Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc_io_dataOut[4]~FF|Q    ff           0.113             0.113              3         (105,30)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc_io_dataOut[4]         net          0.378             0.491              3         (105,30)
   Routing elements:
      Manhattan distance of X:2, Y:12
LUT__23855|in[1]                                                                                                                         lut          0.054             0.545              3         (107,42)
LUT__23855|out                                                                                                                           lut          0.000             0.545              3         (107,42)
n14286                                                                                                                                   net          0.097             0.642              3         (107,42)
   Routing elements:
      Manhattan distance of X:1, Y:0
LUT__23856|in[0]                                                                                                                         lut          0.055             0.697              3         (108,42)
LUT__23856|out                                                                                                                           lut          0.000             0.697              3         (108,42)
n14289                                                                                                                                   net          0.154             0.851              3         (108,42)
   Routing elements:
      Manhattan distance of X:4, Y:0
LUT__23857|in[0]                                                                                                                         lut          0.054             0.905              3         (112,42)
LUT__23857|out                                                                                                                           lut          0.000             0.905              3         (112,42)
n14292                                                                                                                                   net          0.053             0.958              3         (112,42)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__23858|in[0]                                                                                                                         lut          0.054             1.012              3         (112,41)
LUT__23858|out                                                                                                                           lut          0.000             1.012              3         (112,41)
n9116                                                                                                                                    net          0.053             1.065              3         (112,41)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__23859|in[0]                                                                                                                         lut          0.054             1.119              3         (112,40)
LUT__23859|out                                                                                                                           lut          0.000             1.119              2         (112,40)
n8954                                                                                                                                    net          0.295             1.414              2         (112,40)
   Routing elements:
      Manhattan distance of X:5, Y:4
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/sub_46/add_2/i1|I0                           adder        0.045             1.459              2         (107,44)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/sub_46/add_2/i1|CO                           adder        0.000             1.459              2         (107,44)
n1463                                                                                                                                    net          0.000             1.459              2         (107,44)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/sub_46/add_2/i2|CI                           adder        0.021             1.480              2         (107,45)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/sub_46/add_2/i2|CO                           adder        0.000             1.480              2         (107,45)
n1641                                                                                                                                    net          0.000             1.480              2         (107,45)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/sub_46/add_2/i3|CI                           adder        0.021             1.501              2         (107,46)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/sub_46/add_2/i3|CO                           adder        0.000             1.501              2         (107,46)
n7097                                                                                                                                    net          0.000             1.501              2         (107,46)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/sub_46/add_2/i4|CI                           adder        0.021             1.522              2         (107,47)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/sub_46/add_2/i4|CO                           adder        0.000             1.522              2         (107,47)
n7095                                                                                                                                    net          0.000             1.522              2         (107,47)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/sub_46/add_2/i5|CI                           adder        0.021             1.543              2         (107,48)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/sub_46/add_2/i5|CO                           adder        0.000             1.543              2         (107,48)
n7093                                                                                                                                    net          0.000             1.543              2         (107,48)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/sub_46/add_2/i6|CI                           adder        0.021             1.564              2         (107,49)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/sub_46/add_2/i6|CO                           adder        0.000             1.564              2         (107,49)
n7091                                                                                                                                    net          0.000             1.564              2         (107,49)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/sub_46/add_2/i7|CI                           adder        0.084             1.648              2         (107,50)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/sub_46/add_2/i7|O                            adder        0.000             1.648              2         (107,50)
n7089                                                                                                                                    net          0.173             1.821              2         (107,50)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__24444|in[2]                                                                                                                         lut          0.054             1.875              2         (107,51)
LUT__24444|out                                                                                                                           lut          0.000             1.875              2         (107,51)
n15800                                                                                                                                   net          0.089             1.964              2         (107,51)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__24445|in[3]                                                                                                                         lut          0.054             2.018              2         (107,52)
LUT__24445|out                                                                                                                           lut          0.000             2.018              2         (107,52)
n15801                                                                                                                                   net          0.542             2.560              2         (107,52)
   Routing elements:
      Manhattan distance of X:14, Y:69
LUT__24446|in[1]                                                                                                                         lut          0.055             2.615              2         (93,121)
LUT__24446|out                                                                                                                           lut          0.000             2.615              4         (93,121)
n15802                                                                                                                                   net          0.157             2.772              4         (93,121)
   Routing elements:
      Manhattan distance of X:7, Y:0
LUT__24543|in[2]                                                                                                                         lut          0.054             2.826              4         (86,121)
LUT__24543|out                                                                                                                           lut          0.000             2.826              5         (86,121)
n15899                                                                                                                                   net          0.312             3.138              5         (86,121)
   Routing elements:
      Manhattan distance of X:8, Y:3
LUT__24606|in[1]                                                                                                                         lut          0.054             3.192              5         (94,124)
LUT__24606|out                                                                                                                           lut          0.000             3.192              5         (94,124)
n15939                                                                                                                                   net          0.213             3.405              5         (94,124)
   Routing elements:
      Manhattan distance of X:5, Y:4
LUT__24807|in[1]                                                                                                                         lut          0.054             3.459              5         (89,120)
LUT__24807|out                                                                                                                           lut          0.000             3.459              4         (89,120)
n16044                                                                                                                                   net          0.236             3.695              4         (89,120)
   Routing elements:
      Manhattan distance of X:5, Y:3
LUT__24830|in[1]                                                                                                                         lut          0.055             3.750              4         (84,123)
LUT__24830|out                                                                                                                           lut          0.000             3.750              2         (84,123)
n16064                                                                                                                                   net          0.248             3.998              2         (84,123)
   Routing elements:
      Manhattan distance of X:0, Y:14
LUT__24831|in[2]                                                                                                                         lut          0.055             4.053              2         (84,137)
LUT__24831|out                                                                                                                           lut          0.000             4.053              3         (84,137)
n16065                                                                                                                                   net          0.193             4.246              3         (84,137)
   Routing elements:
      Manhattan distance of X:5, Y:8
LUT__24833|in[3]                                                                                                                         lut          0.054             4.300              3         (89,129)
LUT__24833|out                                                                                                                           lut          0.000             4.300              2         (89,129)
n16067                                                                                                                                   net          0.053             4.353              2         (89,129)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__24834|in[2]                                                                                                                         lut          0.054             4.407              2         (89,128)
LUT__24834|out                                                                                                                           lut          0.000             4.407              2         (89,128)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[7]~FF|D                        ff           0.003             4.410              2         (89,128)

Capture Clock Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
core_clk                                                                                                               inpad        0.000             0.000               0        (107,0) 
core_clk                                                                                                               inpad        0.110             0.110             831        (107,0) 
core_clk                                                                                                               net          1.804             1.914             831        (107,0) 
   Routing elements:
      Manhattan distance of X:18, Y:128
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[7]~FF|CLK    ff           0.000             1.914             831        (89,128)

################################################################################
Path Detail Report (core_clk vs tac_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[0]~FF|CLK              
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[0]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                     
Capture Clock : tac_clk (RISE)                                                                                                                      
Slack         : 1.640 (required time - arrival time)                                                                                                
Delay         : 0.682                                                                                                                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.914
+ Clock To Q + Data Path Delay : 0.798
--------------------------------------
End-of-path arrival time       : 2.712

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.858
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.352

Launch Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
core_clk                                                                                                                  inpad        0.000             0.000               0        (107,0) 
core_clk                                                                                                                  inpad        0.110             0.110             831        (107,0) 
core_clk                                                                                                                  net          1.804             1.914             831        (107,0) 
   Routing elements:
      Manhattan distance of X:2, Y:40
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[0]~FF|CLK    ff           0.000             1.914             831        (105,40)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[0]~FF|Q                      ff         0.795             0.795              3         (105,40)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[0]~FF|D      ff         0.003             0.798              3         (112,37)

Capture Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
tac_clk                                                                                                                                   inpad        0.000             0.000               0        (111,0) 
tac_clk                                                                                                                                   inpad        0.110             0.110             331        (111,0) 
tac_clk                                                                                                                                   net          1.748             1.858             331        (111,0) 
   Routing elements:
      Manhattan distance of X:1, Y:37
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[0]~FF|CLK    ff           0.000             1.858             331        (112,37)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[5]~FF|CLK          
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][5]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                                                                    
Capture Clock : tac_clk (RISE)                                                                                                                                                                     
Slack         : 1.957 (required time - arrival time)                                                                                                                                               
Delay         : 0.365                                                                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.914
+ Clock To Q + Data Path Delay : 0.481
--------------------------------------
End-of-path arrival time       : 2.395

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.858
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.352

Launch Clock Path
                                                                                  name                                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================================================
core_clk                                                                                                                                                                     inpad        0.000             0.000               0        (107,0) 
core_clk                                                                                                                                                                     inpad        0.110             0.110             831        (107,0) 
core_clk                                                                                                                                                                     net          1.804             1.914             831        (107,0) 
   Routing elements:
      Manhattan distance of X:24, Y:32
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[5]~FF|CLK    ff           0.000             1.914             831        (131,32)

Data Path
                                                                                       name                                                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[5]~FF|Q                  ff         0.478             0.478              2         (131,32)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][5]~FF|D      ff         0.003             0.481              2         (127,35)

Capture Clock Path
                                                                                        name                                                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================================================================
tac_clk                                                                                                                                                                                  inpad        0.000             0.000               0        (111,0) 
tac_clk                                                                                                                                                                                  inpad        0.110             0.110             331        (111,0) 
tac_clk                                                                                                                                                                                  net          1.748             1.858             331        (111,0) 
   Routing elements:
      Manhattan distance of X:16, Y:35
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][5]~FF|CLK    ff           0.000             1.858             331        (127,35)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[3]~FF|CLK          
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][3]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                                                                    
Capture Clock : tac_clk (RISE)                                                                                                                                                                     
Slack         : 1.958 (required time - arrival time)                                                                                                                                               
Delay         : 0.364                                                                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.914
+ Clock To Q + Data Path Delay : 0.480
--------------------------------------
End-of-path arrival time       : 2.394

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.858
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.352

Launch Clock Path
                                                                                  name                                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================================================
core_clk                                                                                                                                                                     inpad        0.000             0.000               0        (107,0) 
core_clk                                                                                                                                                                     inpad        0.110             0.110             831        (107,0) 
core_clk                                                                                                                                                                     net          1.804             1.914             831        (107,0) 
   Routing elements:
      Manhattan distance of X:24, Y:29
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[3]~FF|CLK    ff           0.000             1.914             831        (131,29)

Data Path
                                                                                       name                                                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[3]~FF|Q                  ff         0.477             0.477              2         (131,29)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][3]~FF|D      ff         0.003             0.480              2         (127,32)

Capture Clock Path
                                                                                        name                                                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================================================================
tac_clk                                                                                                                                                                                  inpad        0.000             0.000               0        (111,0) 
tac_clk                                                                                                                                                                                  inpad        0.110             0.110             331        (111,0) 
tac_clk                                                                                                                                                                                  net          1.748             1.858             331        (111,0) 
   Routing elements:
      Manhattan distance of X:16, Y:32
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][3]~FF|CLK    ff           0.000             1.858             331        (127,32)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[4]~FF|CLK              
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[4]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                     
Capture Clock : tac_clk (RISE)                                                                                                                      
Slack         : 1.966 (required time - arrival time)                                                                                                
Delay         : 0.356                                                                                                                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.914
+ Clock To Q + Data Path Delay : 0.472
--------------------------------------
End-of-path arrival time       : 2.386

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.858
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.352

Launch Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
core_clk                                                                                                                  inpad        0.000             0.000               0        (107,0) 
core_clk                                                                                                                  inpad        0.110             0.110             831        (107,0) 
core_clk                                                                                                                  net          1.804             1.914             831        (107,0) 
   Routing elements:
      Manhattan distance of X:2, Y:39
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[4]~FF|CLK    ff           0.000             1.914             831        (109,39)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[4]~FF|Q                      ff         0.469             0.469              3         (109,39)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[4]~FF|D      ff         0.003             0.472              3         (112,35)

Capture Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
tac_clk                                                                                                                                   inpad        0.000             0.000               0        (111,0) 
tac_clk                                                                                                                                   inpad        0.110             0.110             331        (111,0) 
tac_clk                                                                                                                                   net          1.748             1.858             331        (111,0) 
   Routing elements:
      Manhattan distance of X:1, Y:35
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[4]~FF|CLK    ff           0.000             1.858             331        (112,35)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[1]~FF|CLK              
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[1]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                     
Capture Clock : tac_clk (RISE)                                                                                                                      
Slack         : 1.983 (required time - arrival time)                                                                                                
Delay         : 0.339                                                                                                                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.914
+ Clock To Q + Data Path Delay : 0.455
--------------------------------------
End-of-path arrival time       : 2.369

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.858
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.352

Launch Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
core_clk                                                                                                                  inpad        0.000             0.000               0        (107,0) 
core_clk                                                                                                                  inpad        0.110             0.110             831        (107,0) 
core_clk                                                                                                                  net          1.804             1.914             831        (107,0) 
   Routing elements:
      Manhattan distance of X:2, Y:36
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[1]~FF|CLK    ff           0.000             1.914             831        (109,36)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[1]~FF|Q                      ff         0.452             0.452              3         (109,36)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[1]~FF|D      ff         0.003             0.455              3         (112,32)

Capture Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
tac_clk                                                                                                                                   inpad        0.000             0.000               0        (111,0) 
tac_clk                                                                                                                                   inpad        0.110             0.110             331        (111,0) 
tac_clk                                                                                                                                   net          1.748             1.858             331        (111,0) 
   Routing elements:
      Manhattan distance of X:1, Y:32
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[1]~FF|CLK    ff           0.000             1.858             331        (112,32)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[2]~FF|CLK              
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[2]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                     
Capture Clock : tac_clk (RISE)                                                                                                                      
Slack         : 2.010 (required time - arrival time)                                                                                                
Delay         : 0.312                                                                                                                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.914
+ Clock To Q + Data Path Delay : 0.428
--------------------------------------
End-of-path arrival time       : 2.342

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.858
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.352

Launch Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
core_clk                                                                                                                  inpad        0.000             0.000               0        (107,0) 
core_clk                                                                                                                  inpad        0.110             0.110             831        (107,0) 
core_clk                                                                                                                  net          1.804             1.914             831        (107,0) 
   Routing elements:
      Manhattan distance of X:1, Y:40
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[2]~FF|CLK    ff           0.000             1.914             831        (106,40)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[2]~FF|Q                      ff         0.425             0.425              3         (106,40)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[2]~FF|D      ff         0.003             0.428              3         (107,34)

Capture Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
tac_clk                                                                                                                                   inpad        0.000             0.000               0        (111,0) 
tac_clk                                                                                                                                   inpad        0.110             0.110             331        (111,0) 
tac_clk                                                                                                                                   net          1.748             1.858             331        (111,0) 
   Routing elements:
      Manhattan distance of X:4, Y:34
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[2]~FF|CLK    ff           0.000             1.858             331        (107,34)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[5]~FF|CLK              
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[5]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                     
Capture Clock : tac_clk (RISE)                                                                                                                      
Slack         : 2.070 (required time - arrival time)                                                                                                
Delay         : 0.302                                                                                                                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.914
+ Clock To Q + Data Path Delay : 0.418
--------------------------------------
End-of-path arrival time       : 2.332

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.908
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.402

Launch Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
core_clk                                                                                                                  inpad        0.000             0.000               0        (107,0) 
core_clk                                                                                                                  inpad        0.110             0.110             831        (107,0) 
core_clk                                                                                                                  net          1.804             1.914             831        (107,0) 
   Routing elements:
      Manhattan distance of X:2, Y:36
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[5]~FF|CLK    ff           0.000             1.914             831        (105,36)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[5]~FF|Q                      ff         0.415             0.415              3         (105,36)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[5]~FF|D      ff         0.003             0.418              3         (104,34)

Capture Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
tac_clk                                                                                                                                   inpad        0.000             0.000               0        (111,0) 
tac_clk                                                                                                                                   inpad        0.110             0.110             331        (111,0) 
tac_clk                                                                                                                                   net          1.798             1.908             331        (111,0) 
   Routing elements:
      Manhattan distance of X:7, Y:34
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[5]~FF|CLK    ff           0.000             1.908             331        (104,34)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[4]~FF|CLK          
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][4]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                                                                    
Capture Clock : tac_clk (RISE)                                                                                                                                                                     
Slack         : 2.121 (required time - arrival time)                                                                                                                                               
Delay         : 0.251                                                                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.914
+ Clock To Q + Data Path Delay : 0.367
--------------------------------------
End-of-path arrival time       : 2.281

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.908
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.402

Launch Clock Path
                                                                                  name                                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================================================
core_clk                                                                                                                                                                     inpad        0.000             0.000               0        (107,0) 
core_clk                                                                                                                                                                     inpad        0.110             0.110             831        (107,0) 
core_clk                                                                                                                                                                     net          1.804             1.914             831        (107,0) 
   Routing elements:
      Manhattan distance of X:24, Y:28
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[4]~FF|CLK    ff           0.000             1.914             831        (131,28)

Data Path
                                                                                       name                                                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[4]~FF|Q                  ff         0.364             0.364              2         (131,28)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][4]~FF|D      ff         0.003             0.367              2         (126,32)

Capture Clock Path
                                                                                        name                                                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================================================================
tac_clk                                                                                                                                                                                  inpad        0.000             0.000               0        (111,0) 
tac_clk                                                                                                                                                                                  inpad        0.110             0.110             331        (111,0) 
tac_clk                                                                                                                                                                                  net          1.798             1.908             331        (111,0) 
   Routing elements:
      Manhattan distance of X:15, Y:32
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][4]~FF|CLK    ff           0.000             1.908             331        (126,32)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[6]~FF|CLK          
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][6]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                                                                    
Capture Clock : tac_clk (RISE)                                                                                                                                                                     
Slack         : 2.126 (required time - arrival time)                                                                                                                                               
Delay         : 0.246                                                                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.914
+ Clock To Q + Data Path Delay : 0.362
--------------------------------------
End-of-path arrival time       : 2.276

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.908
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.402

Launch Clock Path
                                                                                  name                                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================================================
core_clk                                                                                                                                                                     inpad        0.000             0.000               0        (107,0) 
core_clk                                                                                                                                                                     inpad        0.110             0.110             831        (107,0) 
core_clk                                                                                                                                                                     net          1.804             1.914             831        (107,0) 
   Routing elements:
      Manhattan distance of X:24, Y:35
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[6]~FF|CLK    ff           0.000             1.914             831        (131,35)

Data Path
                                                                                       name                                                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[6]~FF|Q                  ff         0.359             0.359              2         (131,35)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][6]~FF|D      ff         0.003             0.362              2         (126,35)

Capture Clock Path
                                                                                        name                                                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================================================================
tac_clk                                                                                                                                                                                  inpad        0.000             0.000               0        (111,0) 
tac_clk                                                                                                                                                                                  inpad        0.110             0.110             331        (111,0) 
tac_clk                                                                                                                                                                                  net          1.798             1.908             331        (111,0) 
   Routing elements:
      Manhattan distance of X:15, Y:35
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][6]~FF|CLK    ff           0.000             1.908             331        (126,35)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[0]~FF|CLK          
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][0]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                                                                    
Capture Clock : tac_clk (RISE)                                                                                                                                                                     
Slack         : 2.176 (required time - arrival time)                                                                                                                                               
Delay         : 0.146                                                                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.914
+ Clock To Q + Data Path Delay : 0.262
--------------------------------------
End-of-path arrival time       : 2.176

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.858
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.352

Launch Clock Path
                                                                                  name                                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================================================
core_clk                                                                                                                                                                     inpad        0.000             0.000               0        (107,0) 
core_clk                                                                                                                                                                     inpad        0.110             0.110             831        (107,0) 
core_clk                                                                                                                                                                     net          1.804             1.914             831        (107,0) 
   Routing elements:
      Manhattan distance of X:24, Y:17
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[0]~FF|CLK    ff           0.000             1.914             831        (131,17)

Data Path
                                                                                       name                                                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[0]~FF|Q                  ff         0.259             0.259              2         (131,17)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][0]~FF|D      ff         0.003             0.262              2         (127,17)

Capture Clock Path
                                                                                        name                                                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================================================================
tac_clk                                                                                                                                                                                  inpad        0.000             0.000               0        (111,0) 
tac_clk                                                                                                                                                                                  inpad        0.110             0.110             331        (111,0) 
tac_clk                                                                                                                                                                                  net          1.748             1.858             331        (111,0) 
   Routing elements:
      Manhattan distance of X:16, Y:17
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][0]~FF|CLK    ff           0.000             1.858             331        (127,17)

################################################################################
Path Detail Report (core_clk vs twd_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[3]~FF|CLK          
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][3]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                                                                    
Capture Clock : twd_clk (RISE)                                                                                                                                                                     
Slack         : 0.224 (required time - arrival time)                                                                                                                                               
Delay         : 0.257                                                                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.914
+ Clock To Q + Data Path Delay : 0.373
--------------------------------------
End-of-path arrival time       : 2.287

Constraint                     : 0.651
+ Capture Clock Path Delay     : 1.970
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 2.511

Launch Clock Path
                                                                                  name                                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================================================
core_clk                                                                                                                                                                     inpad        0.000             0.000               0        (107,0) 
core_clk                                                                                                                                                                     inpad        0.110             0.110             831        (107,0) 
core_clk                                                                                                                                                                     net          1.804             1.914             831        (107,0) 
   Routing elements:
      Manhattan distance of X:2, Y:12
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[3]~FF|CLK    ff           0.000             1.914             831        (105,12)

Data Path
                                                                                       name                                                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[3]~FF|Q                  ff         0.370             0.370              2         (105,12)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][3]~FF|D      ff         0.003             0.373              2         (99,12) 

Capture Clock Path
                                                                                        name                                                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================================================================
twd_clk                                                                                                                                                                                  inpad        0.000             0.000               0        (112,0)
twd_clk                                                                                                                                                                                  inpad        0.110             0.110             713        (112,0)
twd_clk                                                                                                                                                                                  net          1.860             1.970             713        (112,0)
   Routing elements:
      Manhattan distance of X:13, Y:12
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][3]~FF|CLK    ff           0.000             1.970             713        (99,12)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[5]~FF|CLK          
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][5]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                                                                    
Capture Clock : twd_clk (RISE)                                                                                                                                                                     
Slack         : 0.224 (required time - arrival time)                                                                                                                                               
Delay         : 0.257                                                                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.914
+ Clock To Q + Data Path Delay : 0.373
--------------------------------------
End-of-path arrival time       : 2.287

Constraint                     : 0.651
+ Capture Clock Path Delay     : 1.970
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 2.511

Launch Clock Path
                                                                                  name                                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================================================
core_clk                                                                                                                                                                     inpad        0.000             0.000               0        (107,0)
core_clk                                                                                                                                                                     inpad        0.110             0.110             831        (107,0)
core_clk                                                                                                                                                                     net          1.804             1.914             831        (107,0)
   Routing elements:
      Manhattan distance of X:2, Y:5
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[5]~FF|CLK    ff           0.000             1.914             831        (105,5)

Data Path
                                                                                       name                                                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[5]~FF|Q                  ff         0.370             0.370              2         (105,5)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][5]~FF|D      ff         0.003             0.373              2         (99,5) 

Capture Clock Path
                                                                                        name                                                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================================================================
twd_clk                                                                                                                                                                                  inpad        0.000             0.000               0        (112,0)
twd_clk                                                                                                                                                                                  inpad        0.110             0.110             713        (112,0)
twd_clk                                                                                                                                                                                  net          1.860             1.970             713        (112,0)
   Routing elements:
      Manhattan distance of X:13, Y:5
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][5]~FF|CLK    ff           0.000             1.970             713        (99,5) 

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[0]~FF|CLK          
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][0]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                                                                    
Capture Clock : twd_clk (RISE)                                                                                                                                                                     
Slack         : 0.241 (required time - arrival time)                                                                                                                                               
Delay         : 0.240                                                                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.914
+ Clock To Q + Data Path Delay : 0.356
--------------------------------------
End-of-path arrival time       : 2.270

Constraint                     : 0.651
+ Capture Clock Path Delay     : 1.970
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 2.511

Launch Clock Path
                                                                                  name                                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================================================
core_clk                                                                                                                                                                     inpad        0.000             0.000               0        (107,0) 
core_clk                                                                                                                                                                     inpad        0.110             0.110             831        (107,0) 
core_clk                                                                                                                                                                     net          1.804             1.914             831        (107,0) 
   Routing elements:
      Manhattan distance of X:2, Y:13
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[0]~FF|CLK    ff           0.000             1.914             831        (109,13)

Data Path
                                                                                       name                                                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[0]~FF|Q                  ff         0.353             0.353              2         (109,13)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][0]~FF|D      ff         0.003             0.356              2         (106,18)

Capture Clock Path
                                                                                        name                                                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================================================================
twd_clk                                                                                                                                                                                  inpad        0.000             0.000               0        (112,0) 
twd_clk                                                                                                                                                                                  inpad        0.110             0.110             713        (112,0) 
twd_clk                                                                                                                                                                                  net          1.860             1.970             713        (112,0) 
   Routing elements:
      Manhattan distance of X:6, Y:18
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][0]~FF|CLK    ff           0.000             1.970             713        (106,18)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[2]~FF|CLK          
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][2]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                                                                    
Capture Clock : twd_clk (RISE)                                                                                                                                                                     
Slack         : 0.282 (required time - arrival time)                                                                                                                                               
Delay         : 0.199                                                                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.914
+ Clock To Q + Data Path Delay : 0.315
--------------------------------------
End-of-path arrival time       : 2.229

Constraint                     : 0.651
+ Capture Clock Path Delay     : 1.970
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 2.511

Launch Clock Path
                                                                                  name                                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================================================
core_clk                                                                                                                                                                     inpad        0.000             0.000               0        (107,0) 
core_clk                                                                                                                                                                     inpad        0.110             0.110             831        (107,0) 
core_clk                                                                                                                                                                     net          1.804             1.914             831        (107,0) 
   Routing elements:
      Manhattan distance of X:1, Y:16
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[2]~FF|CLK    ff           0.000             1.914             831        (106,16)

Data Path
                                                                                       name                                                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[2]~FF|Q                  ff         0.312             0.312              2         (106,16)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][2]~FF|D      ff         0.003             0.315              2         (101,16)

Capture Clock Path
                                                                                        name                                                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================================================================
twd_clk                                                                                                                                                                                  inpad        0.000             0.000               0        (112,0) 
twd_clk                                                                                                                                                                                  inpad        0.110             0.110             713        (112,0) 
twd_clk                                                                                                                                                                                  net          1.860             1.970             713        (112,0) 
   Routing elements:
      Manhattan distance of X:11, Y:16
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][2]~FF|CLK    ff           0.000             1.970             713        (101,16)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[1]~FF|CLK          
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][1]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                                                                    
Capture Clock : twd_clk (RISE)                                                                                                                                                                     
Slack         : 0.311 (required time - arrival time)                                                                                                                                               
Delay         : 0.170                                                                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.914
+ Clock To Q + Data Path Delay : 0.286
--------------------------------------
End-of-path arrival time       : 2.200

Constraint                     : 0.651
+ Capture Clock Path Delay     : 1.970
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 2.511

Launch Clock Path
                                                                                  name                                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================================================
core_clk                                                                                                                                                                     inpad        0.000             0.000               0        (107,0) 
core_clk                                                                                                                                                                     inpad        0.110             0.110             831        (107,0) 
core_clk                                                                                                                                                                     net          1.804             1.914             831        (107,0) 
   Routing elements:
      Manhattan distance of X:1, Y:11
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[1]~FF|CLK    ff           0.000             1.914             831        (106,11)

Data Path
                                                                                       name                                                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[1]~FF|Q                  ff         0.283             0.283              2         (106,11)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][1]~FF|D      ff         0.003             0.286              2         (106,6) 

Capture Clock Path
                                                                                        name                                                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================================================================
twd_clk                                                                                                                                                                                  inpad        0.000             0.000               0        (112,0)
twd_clk                                                                                                                                                                                  inpad        0.110             0.110             713        (112,0)
twd_clk                                                                                                                                                                                  net          1.860             1.970             713        (112,0)
   Routing elements:
      Manhattan distance of X:6, Y:6
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][1]~FF|CLK    ff           0.000             1.970             713        (106,6)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[4]~FF|CLK          
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][4]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                                                                    
Capture Clock : twd_clk (RISE)                                                                                                                                                                     
Slack         : 0.316 (required time - arrival time)                                                                                                                                               
Delay         : 0.165                                                                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.914
+ Clock To Q + Data Path Delay : 0.281
--------------------------------------
End-of-path arrival time       : 2.195

Constraint                     : 0.651
+ Capture Clock Path Delay     : 1.970
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 2.511

Launch Clock Path
                                                                                  name                                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================================================
core_clk                                                                                                                                                                     inpad        0.000             0.000               0        (107,0) 
core_clk                                                                                                                                                                     inpad        0.110             0.110             831        (107,0) 
core_clk                                                                                                                                                                     net          1.804             1.914             831        (107,0) 
   Routing elements:
      Manhattan distance of X:1, Y:12
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[4]~FF|CLK    ff           0.000             1.914             831        (106,12)

Data Path
                                                                                       name                                                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[4]~FF|Q                  ff         0.278             0.278              2         (106,12)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][4]~FF|D      ff         0.003             0.281              2         (106,13)

Capture Clock Path
                                                                                        name                                                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================================================================
twd_clk                                                                                                                                                                                  inpad        0.000             0.000               0        (112,0) 
twd_clk                                                                                                                                                                                  inpad        0.110             0.110             713        (112,0) 
twd_clk                                                                                                                                                                                  net          1.860             1.970             713        (112,0) 
   Routing elements:
      Manhattan distance of X:6, Y:13
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][4]~FF|CLK    ff           0.000             1.970             713        (106,13)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[6]~FF|CLK          
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][6]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                                                                    
Capture Clock : twd_clk (RISE)                                                                                                                                                                     
Slack         : 0.326 (required time - arrival time)                                                                                                                                               
Delay         : 0.155                                                                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.914
+ Clock To Q + Data Path Delay : 0.271
--------------------------------------
End-of-path arrival time       : 2.185

Constraint                     : 0.651
+ Capture Clock Path Delay     : 1.970
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 2.511

Launch Clock Path
                                                                                  name                                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================================================
core_clk                                                                                                                                                                     inpad        0.000             0.000               0        (107,0) 
core_clk                                                                                                                                                                     inpad        0.110             0.110             831        (107,0) 
core_clk                                                                                                                                                                     net          1.804             1.914             831        (107,0) 
   Routing elements:
      Manhattan distance of X:2, Y:21
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[6]~FF|CLK    ff           0.000             1.914             831        (105,21)

Data Path
                                                                                       name                                                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[6]~FF|Q                  ff         0.268             0.268              2         (105,21)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][6]~FF|D      ff         0.003             0.271              2         (101,21)

Capture Clock Path
                                                                                        name                                                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================================================================
twd_clk                                                                                                                                                                                  inpad        0.000             0.000               0        (112,0) 
twd_clk                                                                                                                                                                                  inpad        0.110             0.110             713        (112,0) 
twd_clk                                                                                                                                                                                  net          1.860             1.970             713        (112,0) 
   Routing elements:
      Manhattan distance of X:11, Y:21
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][6]~FF|CLK    ff           0.000             1.970             713        (101,21)

################################################################################
Path Detail Report (tac_clk vs core_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtr[6]~FF|CLK                
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[6]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                                      
Capture Clock : core_clk (RISE)                                                                                                                     
Slack         : 1.818 (required time - arrival time)                                                                                                
Delay         : 0.561                                                                                                                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.908
+ Clock To Q + Data Path Delay : 0.682
--------------------------------------
End-of-path arrival time       : 2.590

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.914
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.408

Launch Clock Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
tac_clk                                                                                                                 inpad        0.000             0.000               0        (111,0) 
tac_clk                                                                                                                 inpad        0.110             0.110             331        (111,0) 
tac_clk                                                                                                                 net          1.798             1.908             331        (111,0) 
   Routing elements:
      Manhattan distance of X:7, Y:27
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtr[6]~FF|CLK    ff           0.000             1.908             331        (104,27)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtr[6]~FF|Q                        ff         0.679             0.679              4         (104,27)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[6]~FF|D      ff         0.003             0.682              4         (105,34)

Capture Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
core_clk                                                                                                                                  inpad        0.000             0.000               0        (107,0) 
core_clk                                                                                                                                  inpad        0.110             0.110             831        (107,0) 
core_clk                                                                                                                                  net          1.804             1.914             831        (107,0) 
   Routing elements:
      Manhattan distance of X:2, Y:34
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[6]~FF|CLK    ff           0.000             1.914             831        (105,34)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[5]~FF|CLK            
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[5]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                                      
Capture Clock : core_clk (RISE)                                                                                                                     
Slack         : 1.881 (required time - arrival time)                                                                                                
Delay         : 0.498                                                                                                                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.908
+ Clock To Q + Data Path Delay : 0.619
--------------------------------------
End-of-path arrival time       : 2.527

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.914
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.408

Launch Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
tac_clk                                                                                                                     inpad        0.000             0.000               0        (111,0) 
tac_clk                                                                                                                     inpad        0.110             0.110             331        (111,0) 
tac_clk                                                                                                                     net          1.798             1.908             331        (111,0) 
   Routing elements:
      Manhattan distance of X:7, Y:28
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[5]~FF|CLK    ff           0.000             1.908             331        (104,28)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[5]~FF|Q                    ff         0.616             0.616              3         (104,28)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[5]~FF|D      ff         0.003             0.619              3         (105,32)

Capture Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
core_clk                                                                                                                                  inpad        0.000             0.000               0        (107,0) 
core_clk                                                                                                                                  inpad        0.110             0.110             831        (107,0) 
core_clk                                                                                                                                  net          1.804             1.914             831        (107,0) 
   Routing elements:
      Manhattan distance of X:2, Y:32
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[5]~FF|CLK    ff           0.000             1.914             831        (105,32)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[6]~FF|CLK           
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][6]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                                                                                      
Capture Clock : core_clk (RISE)                                                                                                                                                                     
Slack         : 1.892 (required time - arrival time)                                                                                                                                                
Delay         : 0.487                                                                                                                                                                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.908
+ Clock To Q + Data Path Delay : 0.608
--------------------------------------
End-of-path arrival time       : 2.516

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.914
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.408

Launch Clock Path
                                                                                  name                                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================================================
tac_clk                                                                                                                                                                      inpad        0.000             0.000               0        (111,0) 
tac_clk                                                                                                                                                                      inpad        0.110             0.110             331        (111,0) 
tac_clk                                                                                                                                                                      net          1.798             1.908             331        (111,0) 
   Routing elements:
      Manhattan distance of X:15, Y:30
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[6]~FF|CLK    ff           0.000             1.908             331        (126,30)

Data Path
                                                                                        name                                                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[6]~FF|Q                   ff         0.605             0.605              2         (126,30)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][6]~FF|D      ff         0.003             0.608              2         (131,6) 

Capture Clock Path
                                                                                         name                                                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================================================================
core_clk                                                                                                                                                                                  inpad        0.000             0.000               0        (107,0)
core_clk                                                                                                                                                                                  inpad        0.110             0.110             831        (107,0)
core_clk                                                                                                                                                                                  net          1.804             1.914             831        (107,0)
   Routing elements:
      Manhattan distance of X:24, Y:6
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][6]~FF|CLK    ff           0.000             1.914             831        (131,6)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[2]~FF|CLK            
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[2]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                                      
Capture Clock : core_clk (RISE)                                                                                                                     
Slack         : 2.030 (required time - arrival time)                                                                                                
Delay         : 0.404                                                                                                                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.858
+ Clock To Q + Data Path Delay : 0.520
--------------------------------------
End-of-path arrival time       : 2.378

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.914
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.408

Launch Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
tac_clk                                                                                                                     inpad        0.000             0.000               0        (111,0) 
tac_clk                                                                                                                     inpad        0.110             0.110             331        (111,0) 
tac_clk                                                                                                                     net          1.748             1.858             331        (111,0) 
   Routing elements:
      Manhattan distance of X:4, Y:24
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[2]~FF|CLK    ff           0.000             1.858             331        (107,24)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[2]~FF|Q                    ff         0.517             0.517              3         (107,24)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[2]~FF|D      ff         0.003             0.520              3         (109,32)

Capture Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
core_clk                                                                                                                                  inpad        0.000             0.000               0        (107,0) 
core_clk                                                                                                                                  inpad        0.110             0.110             831        (107,0) 
core_clk                                                                                                                                  net          1.804             1.914             831        (107,0) 
   Routing elements:
      Manhattan distance of X:2, Y:32
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[2]~FF|CLK    ff           0.000             1.914             831        (109,32)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[5]~FF|CLK           
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][5]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                                                                                      
Capture Clock : core_clk (RISE)                                                                                                                                                                     
Slack         : 2.036 (required time - arrival time)                                                                                                                                                
Delay         : 0.398                                                                                                                                                                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.858
+ Clock To Q + Data Path Delay : 0.514
--------------------------------------
End-of-path arrival time       : 2.372

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.914
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.408

Launch Clock Path
                                                                                  name                                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================================================
tac_clk                                                                                                                                                                      inpad        0.000             0.000               0        (111,0) 
tac_clk                                                                                                                                                                      inpad        0.110             0.110             331        (111,0) 
tac_clk                                                                                                                                                                      net          1.748             1.858             331        (111,0) 
   Routing elements:
      Manhattan distance of X:16, Y:34
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[5]~FF|CLK    ff           0.000             1.858             331        (127,34)

Data Path
                                                                                        name                                                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[5]~FF|Q                   ff         0.511             0.511              2         (127,34)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][5]~FF|D      ff         0.003             0.514              2         (131,37)

Capture Clock Path
                                                                                         name                                                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================================================================
core_clk                                                                                                                                                                                  inpad        0.000             0.000               0        (107,0) 
core_clk                                                                                                                                                                                  inpad        0.110             0.110             831        (107,0) 
core_clk                                                                                                                                                                                  net          1.804             1.914             831        (107,0) 
   Routing elements:
      Manhattan distance of X:24, Y:37
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][5]~FF|CLK    ff           0.000             1.914             831        (131,37)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[2]~FF|CLK           
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][2]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                                                                                      
Capture Clock : core_clk (RISE)                                                                                                                                                                     
Slack         : 2.038 (required time - arrival time)                                                                                                                                                
Delay         : 0.396                                                                                                                                                                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.858
+ Clock To Q + Data Path Delay : 0.512
--------------------------------------
End-of-path arrival time       : 2.370

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.914
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.408

Launch Clock Path
                                                                                  name                                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================================================
tac_clk                                                                                                                                                                      inpad        0.000             0.000               0        (111,0) 
tac_clk                                                                                                                                                                      inpad        0.110             0.110             331        (111,0) 
tac_clk                                                                                                                                                                      net          1.748             1.858             331        (111,0) 
   Routing elements:
      Manhattan distance of X:16, Y:24
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[2]~FF|CLK    ff           0.000             1.858             331        (127,24)

Data Path
                                                                                        name                                                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[2]~FF|Q                   ff         0.509             0.509              2         (127,24)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][2]~FF|D      ff         0.003             0.512              2         (131,15)

Capture Clock Path
                                                                                         name                                                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================================================================
core_clk                                                                                                                                                                                  inpad        0.000             0.000               0        (107,0) 
core_clk                                                                                                                                                                                  inpad        0.110             0.110             831        (107,0) 
core_clk                                                                                                                                                                                  net          1.804             1.914             831        (107,0) 
   Routing elements:
      Manhattan distance of X:24, Y:15
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][2]~FF|CLK    ff           0.000             1.914             831        (131,15)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[1]~FF|CLK           
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][1]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                                                                                      
Capture Clock : core_clk (RISE)                                                                                                                                                                     
Slack         : 2.044 (required time - arrival time)                                                                                                                                                
Delay         : 0.390                                                                                                                                                                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.858
+ Clock To Q + Data Path Delay : 0.506
--------------------------------------
End-of-path arrival time       : 2.364

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.914
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.408

Launch Clock Path
                                                                                  name                                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================================================
tac_clk                                                                                                                                                                      inpad        0.000             0.000               0        (111,0) 
tac_clk                                                                                                                                                                      inpad        0.110             0.110             331        (111,0) 
tac_clk                                                                                                                                                                      net          1.748             1.858             331        (111,0) 
   Routing elements:
      Manhattan distance of X:16, Y:23
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[1]~FF|CLK    ff           0.000             1.858             331        (127,23)

Data Path
                                                                                        name                                                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[1]~FF|Q                   ff         0.503             0.503              2         (127,23)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][1]~FF|D      ff         0.003             0.506              2         (131,12)

Capture Clock Path
                                                                                         name                                                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================================================================
core_clk                                                                                                                                                                                  inpad        0.000             0.000               0        (107,0) 
core_clk                                                                                                                                                                                  inpad        0.110             0.110             831        (107,0) 
core_clk                                                                                                                                                                                  net          1.804             1.914             831        (107,0) 
   Routing elements:
      Manhattan distance of X:24, Y:12
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][1]~FF|CLK    ff           0.000             1.914             831        (131,12)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[0]~FF|CLK           
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][0]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                                                                                      
Capture Clock : core_clk (RISE)                                                                                                                                                                     
Slack         : 2.065 (required time - arrival time)                                                                                                                                                
Delay         : 0.314                                                                                                                                                                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.908
+ Clock To Q + Data Path Delay : 0.435
--------------------------------------
End-of-path arrival time       : 2.343

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.914
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.408

Launch Clock Path
                                                                                  name                                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================================================
tac_clk                                                                                                                                                                      inpad        0.000             0.000               0        (111,0) 
tac_clk                                                                                                                                                                      inpad        0.110             0.110             331        (111,0) 
tac_clk                                                                                                                                                                      net          1.798             1.908             331        (111,0) 
   Routing elements:
      Manhattan distance of X:15, Y:25
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[0]~FF|CLK    ff           0.000             1.908             331        (126,25)

Data Path
                                                                                        name                                                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[0]~FF|Q                   ff         0.432             0.432              2         (126,25)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][0]~FF|D      ff         0.003             0.435              2         (109,25)

Capture Clock Path
                                                                                         name                                                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================================================================
core_clk                                                                                                                                                                                  inpad        0.000             0.000               0        (107,0) 
core_clk                                                                                                                                                                                  inpad        0.110             0.110             831        (107,0) 
core_clk                                                                                                                                                                                  net          1.804             1.914             831        (107,0) 
   Routing elements:
      Manhattan distance of X:2, Y:25
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][0]~FF|CLK    ff           0.000             1.914             831        (109,25)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[3]~FF|CLK           
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][3]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                                                                                      
Capture Clock : core_clk (RISE)                                                                                                                                                                     
Slack         : 2.077 (required time - arrival time)                                                                                                                                                
Delay         : 0.302                                                                                                                                                                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.908
+ Clock To Q + Data Path Delay : 0.423
--------------------------------------
End-of-path arrival time       : 2.331

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.914
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.408

Launch Clock Path
                                                                                  name                                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================================================
tac_clk                                                                                                                                                                      inpad        0.000             0.000               0        (111,0) 
tac_clk                                                                                                                                                                      inpad        0.110             0.110             331        (111,0) 
tac_clk                                                                                                                                                                      net          1.798             1.908             331        (111,0) 
   Routing elements:
      Manhattan distance of X:15, Y:29
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[3]~FF|CLK    ff           0.000             1.908             331        (126,29)

Data Path
                                                                                        name                                                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[3]~FF|Q                   ff         0.420             0.420              2         (126,29)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][3]~FF|D      ff         0.003             0.423              2         (131,2) 

Capture Clock Path
                                                                                         name                                                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================================================================
core_clk                                                                                                                                                                                  inpad        0.000             0.000               0        (107,0)
core_clk                                                                                                                                                                                  inpad        0.110             0.110             831        (107,0)
core_clk                                                                                                                                                                                  net          1.804             1.914             831        (107,0)
   Routing elements:
      Manhattan distance of X:24, Y:2
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][3]~FF|CLK    ff           0.000             1.914             831        (131,2)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[0]~FF|CLK            
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[0]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                                      
Capture Clock : core_clk (RISE)                                                                                                                     
Slack         : 2.082 (required time - arrival time)                                                                                                
Delay         : 0.352                                                                                                                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.858
+ Clock To Q + Data Path Delay : 0.468
--------------------------------------
End-of-path arrival time       : 2.326

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.914
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.408

Launch Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
tac_clk                                                                                                                     inpad        0.000             0.000               0        (111,0) 
tac_clk                                                                                                                     inpad        0.110             0.110             331        (111,0) 
tac_clk                                                                                                                     net          1.748             1.858             331        (111,0) 
   Routing elements:
      Manhattan distance of X:4, Y:28
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[0]~FF|CLK    ff           0.000             1.858             331        (107,28)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[0]~FF|Q                    ff         0.465             0.465              3         (107,28)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[0]~FF|D      ff         0.003             0.468              3         (109,34)

Capture Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
core_clk                                                                                                                                  inpad        0.000             0.000               0        (107,0) 
core_clk                                                                                                                                  inpad        0.110             0.110             831        (107,0) 
core_clk                                                                                                                                  net          1.804             1.914             831        (107,0) 
   Routing elements:
      Manhattan distance of X:2, Y:34
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[0]~FF|CLK    ff           0.000             1.914             831        (109,34)

################################################################################
Path Detail Report (tac_clk vs tac_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : i_dqs_lo[1]                                                                                                    
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[25]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                 
Capture Clock : tac_clk (RISE)                                                                                                 
Slack         : 0.355 (required time - arrival time)                                                                           
Delay         : 1.231                                                                                                          

Logic Level             : 2
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 1.849
+ Clock To Q + Data Path Delay : 1.234
+ Input Delay                  : 0.914
--------------------------------------
End-of-path arrival time       : 3.997

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.858
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.352

Launch Clock Path
       name          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================
tac_clk                inpad        0.000             0.000               0        (111,0)
tac_clk                inpad        0.110             0.110             331        (111,0)
tac_clk                net          1.695             1.805             331        (111,0)
   Routing elements:
      Manhattan distance of X:81, Y:0
tac_clk~CLKOUT~30~1    outpad       0.044             1.849             331        (30,0) 
tac_clk~CLKOUT~30~1    outpad       0.000             1.849               0        (30,0) 

Data Path
                                                     name                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================
i_dqs_lo[1]                                                                                                        inpad        0.110             0.110               0         (29,0)
i_dqs_lo[1]                                                                                                        inpad        0.000             0.110               3         (29,0)
i_dqs_lo[1]                                                                                                        net          0.582             0.692               3         (29,0)
   Routing elements:
      Manhattan distance of X:48, Y:4
LUT__24712|in[1]                                                                                                   lut          0.054             0.746               3         (77,4)
LUT__24712|out                                                                                                     lut          0.000             0.746              17         (77,4)
n15991                                                                                                             net          0.431             1.177              17         (77,4)
   Routing elements:
      Manhattan distance of X:12, Y:2
LUT__24731|in[2]                                                                                                   lut          0.054             1.231              17         (89,2)
LUT__24731|out                                                                                                     lut          0.000             1.231               2         (89,2)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[25]~FF|D    ff           0.003             1.234               2         (89,2)

Capture Clock Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
tac_clk                                                                                                              inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                              inpad        0.110             0.110             331        (111,0)
tac_clk                                                                                                              net          1.748             1.858             331        (111,0)
   Routing elements:
      Manhattan distance of X:22, Y:2
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[25]~FF|CLK    ff           0.000             1.858             331        (89,2) 

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : i_dq_lo[4]                                                                                                    
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[4]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                
Capture Clock : tac_clk (RISE)                                                                                                
Slack         : 0.386 (required time - arrival time)                                                                          
Delay         : 1.200                                                                                                         

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.849
+ Clock To Q + Data Path Delay : 1.203
+ Input Delay                  : 0.914
--------------------------------------
End-of-path arrival time       : 3.966

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.858
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.352

Launch Clock Path
        name          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================
tac_clk                 inpad        0.000             0.000               0        (111,0)
tac_clk                 inpad        0.110             0.110             331        (111,0)
tac_clk                 net          1.695             1.805             331        (111,0)
   Routing elements:
      Manhattan distance of X:78, Y:0
tac_clk~CLKOUT~189~1    outpad       0.044             1.849             331        (189,0)
tac_clk~CLKOUT~189~1    outpad       0.000             1.849               0        (189,0)

Data Path
                                                     name                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================
i_dq_lo[4]                                                                                                        inpad        0.110             0.110              0         (213,0)
i_dq_lo[4]                                                                                                        inpad        0.000             0.110              3         (213,0)
i_dq_lo[4]                                                                                                        net          1.036             1.146              3         (213,0)
   Routing elements:
      Manhattan distance of X:83, Y:4
LUT__24708|in[3]                                                                                                  lut          0.054             1.200              3         (130,4)
LUT__24708|out                                                                                                    lut          0.000             1.200              2         (130,4)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[4]~FF|D    ff           0.003             1.203              2         (130,4)

Capture Clock Path
                                                      name                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================
tac_clk                                                                                                             inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                             inpad        0.110             0.110             331        (111,0)
tac_clk                                                                                                             net          1.748             1.858             331        (111,0)
   Routing elements:
      Manhattan distance of X:19, Y:4
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[4]~FF|CLK    ff           0.000             1.858             331        (130,4)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : i_dqs_lo[1]                                                                                                   
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[9]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                
Capture Clock : tac_clk (RISE)                                                                                                
Slack         : 0.394 (required time - arrival time)                                                                          
Delay         : 1.192                                                                                                         

Logic Level             : 2
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 1.849
+ Clock To Q + Data Path Delay : 1.195
+ Input Delay                  : 0.914
--------------------------------------
End-of-path arrival time       : 3.958

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.858
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.352

Launch Clock Path
       name          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================
tac_clk                inpad        0.000             0.000               0        (111,0)
tac_clk                inpad        0.110             0.110             331        (111,0)
tac_clk                net          1.695             1.805             331        (111,0)
   Routing elements:
      Manhattan distance of X:81, Y:0
tac_clk~CLKOUT~30~1    outpad       0.044             1.849             331        (30,0) 
tac_clk~CLKOUT~30~1    outpad       0.000             1.849               0        (30,0) 

Data Path
                                                     name                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================
i_dqs_lo[1]                                                                                                       inpad        0.110             0.110               0         (29,0)
i_dqs_lo[1]                                                                                                       inpad        0.000             0.110               3         (29,0)
i_dqs_lo[1]                                                                                                       net          0.582             0.692               3         (29,0)
   Routing elements:
      Manhattan distance of X:48, Y:4
LUT__24712|in[1]                                                                                                  lut          0.054             0.746               3         (77,4)
LUT__24712|out                                                                                                    lut          0.000             0.746              17         (77,4)
n15991                                                                                                            net          0.392             1.138              17         (77,4)
   Routing elements:
      Manhattan distance of X:12, Y:3
LUT__24715|in[2]                                                                                                  lut          0.054             1.192              17         (89,7)
LUT__24715|out                                                                                                    lut          0.000             1.192               2         (89,7)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[9]~FF|D    ff           0.003             1.195               2         (89,7)

Capture Clock Path
                                                      name                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================
tac_clk                                                                                                             inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                             inpad        0.110             0.110             331        (111,0)
tac_clk                                                                                                             net          1.748             1.858             331        (111,0)
   Routing elements:
      Manhattan distance of X:22, Y:7
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[9]~FF|CLK    ff           0.000             1.858             331        (89,7) 

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : i_dqs_hi[0]                                                                                                    
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[19]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                 
Capture Clock : tac_clk (RISE)                                                                                                 
Slack         : 0.395 (required time - arrival time)                                                                           
Delay         : 1.191                                                                                                          

Logic Level             : 2
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 1.849
+ Clock To Q + Data Path Delay : 1.194
+ Input Delay                  : 0.914
--------------------------------------
End-of-path arrival time       : 3.957

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.858
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.352

Launch Clock Path
        name          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================
tac_clk                 inpad        0.000             0.000               0        (111,0)
tac_clk                 inpad        0.110             0.110             331        (111,0)
tac_clk                 net          1.695             1.805             331        (111,0)
   Routing elements:
      Manhattan distance of X:61, Y:0
tac_clk~CLKOUT~172~1    outpad       0.044             1.849             331        (172,0)
tac_clk~CLKOUT~172~1    outpad       0.000             1.849               0        (172,0)

Data Path
                                                     name                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================
i_dqs_hi[0]                                                                                                        inpad        0.110             0.110               0        (190,0) 
i_dqs_hi[0]                                                                                                        inpad        0.000             0.110               3        (190,0) 
i_dqs_hi[0]                                                                                                        net          0.716             0.826               3        (190,0) 
   Routing elements:
      Manhattan distance of X:59, Y:10
LUT__24329|in[0]                                                                                                   lut          0.054             0.880               3        (131,10)
LUT__24329|out                                                                                                     lut          0.000             0.880              17        (131,10)
n15690                                                                                                             net          0.257             1.137              17        (131,10)
   Routing elements:
      Manhattan distance of X:1, Y:4
LUT__24725|in[2]                                                                                                   lut          0.054             1.191              17        (130,6) 
LUT__24725|out                                                                                                     lut          0.000             1.191               2        (130,6) 
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[19]~FF|D    ff           0.003             1.194               2        (130,6) 

Capture Clock Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
tac_clk                                                                                                              inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                              inpad        0.110             0.110             331        (111,0)
tac_clk                                                                                                              net          1.748             1.858             331        (111,0)
   Routing elements:
      Manhattan distance of X:19, Y:6
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[19]~FF|CLK    ff           0.000             1.858             331        (130,6)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : i_dqs_hi[0]                                                                                                    
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[21]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                 
Capture Clock : tac_clk (RISE)                                                                                                 
Slack         : 0.398 (required time - arrival time)                                                                           
Delay         : 1.188                                                                                                          

Logic Level             : 2
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 1.849
+ Clock To Q + Data Path Delay : 1.191
+ Input Delay                  : 0.914
--------------------------------------
End-of-path arrival time       : 3.954

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.858
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.352

Launch Clock Path
        name          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================
tac_clk                 inpad        0.000             0.000               0        (111,0)
tac_clk                 inpad        0.110             0.110             331        (111,0)
tac_clk                 net          1.695             1.805             331        (111,0)
   Routing elements:
      Manhattan distance of X:61, Y:0
tac_clk~CLKOUT~172~1    outpad       0.044             1.849             331        (172,0)
tac_clk~CLKOUT~172~1    outpad       0.000             1.849               0        (172,0)

Data Path
                                                     name                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================
i_dqs_hi[0]                                                                                                        inpad        0.110             0.110               0        (190,0) 
i_dqs_hi[0]                                                                                                        inpad        0.000             0.110               3        (190,0) 
i_dqs_hi[0]                                                                                                        net          0.716             0.826               3        (190,0) 
   Routing elements:
      Manhattan distance of X:59, Y:10
LUT__24329|in[0]                                                                                                   lut          0.054             0.880               3        (131,10)
LUT__24329|out                                                                                                     lut          0.000             0.880              17        (131,10)
n15690                                                                                                             net          0.254             1.134              17        (131,10)
   Routing elements:
      Manhattan distance of X:1, Y:1
LUT__24727|in[2]                                                                                                   lut          0.054             1.188              17        (130,11)
LUT__24727|out                                                                                                     lut          0.000             1.188               2        (130,11)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[21]~FF|D    ff           0.003             1.191               2        (130,11)

Capture Clock Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
tac_clk                                                                                                              inpad        0.000             0.000               0        (111,0) 
tac_clk                                                                                                              inpad        0.110             0.110             331        (111,0) 
tac_clk                                                                                                              net          1.748             1.858             331        (111,0) 
   Routing elements:
      Manhattan distance of X:19, Y:11
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[21]~FF|CLK    ff           0.000             1.858             331        (130,11)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : i_dqs_hi[0]                                                                                                   
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[4]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                
Capture Clock : tac_clk (RISE)                                                                                                
Slack         : 0.411 (required time - arrival time)                                                                          
Delay         : 1.175                                                                                                         

Logic Level             : 2
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 1.849
+ Clock To Q + Data Path Delay : 1.178
+ Input Delay                  : 0.914
--------------------------------------
End-of-path arrival time       : 3.941

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.858
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.352

Launch Clock Path
        name          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================
tac_clk                 inpad        0.000             0.000               0        (111,0)
tac_clk                 inpad        0.110             0.110             331        (111,0)
tac_clk                 net          1.695             1.805             331        (111,0)
   Routing elements:
      Manhattan distance of X:61, Y:0
tac_clk~CLKOUT~172~1    outpad       0.044             1.849             331        (172,0)
tac_clk~CLKOUT~172~1    outpad       0.000             1.849               0        (172,0)

Data Path
                                                     name                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================
i_dqs_hi[0]                                                                                                       inpad        0.110             0.110               0        (190,0) 
i_dqs_hi[0]                                                                                                       inpad        0.000             0.110               3        (190,0) 
i_dqs_hi[0]                                                                                                       net          0.716             0.826               3        (190,0) 
   Routing elements:
      Manhattan distance of X:59, Y:10
LUT__24329|in[0]                                                                                                  lut          0.054             0.880               3        (131,10)
LUT__24329|out                                                                                                    lut          0.000             0.880              17        (131,10)
n15690                                                                                                            net          0.241             1.121              17        (131,10)
   Routing elements:
      Manhattan distance of X:1, Y:6
LUT__24708|in[2]                                                                                                  lut          0.054             1.175              17        (130,4) 
LUT__24708|out                                                                                                    lut          0.000             1.175               2        (130,4) 
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[4]~FF|D    ff           0.003             1.178               2        (130,4) 

Capture Clock Path
                                                      name                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================
tac_clk                                                                                                             inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                             inpad        0.110             0.110             331        (111,0)
tac_clk                                                                                                             net          1.748             1.858             331        (111,0)
   Routing elements:
      Manhattan distance of X:19, Y:4
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[4]~FF|CLK    ff           0.000             1.858             331        (130,4)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : i_dqs_hi[0]                                                                                                    
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[20]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                 
Capture Clock : tac_clk (RISE)                                                                                                 
Slack         : 0.412 (required time - arrival time)                                                                           
Delay         : 1.174                                                                                                          

Logic Level             : 2
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 1.849
+ Clock To Q + Data Path Delay : 1.177
+ Input Delay                  : 0.914
--------------------------------------
End-of-path arrival time       : 3.940

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.858
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.352

Launch Clock Path
        name          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================
tac_clk                 inpad        0.000             0.000               0        (111,0)
tac_clk                 inpad        0.110             0.110             331        (111,0)
tac_clk                 net          1.695             1.805             331        (111,0)
   Routing elements:
      Manhattan distance of X:61, Y:0
tac_clk~CLKOUT~172~1    outpad       0.044             1.849             331        (172,0)
tac_clk~CLKOUT~172~1    outpad       0.000             1.849               0        (172,0)

Data Path
                                                     name                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================
i_dqs_hi[0]                                                                                                        inpad        0.110             0.110               0        (190,0) 
i_dqs_hi[0]                                                                                                        inpad        0.000             0.110               3        (190,0) 
i_dqs_hi[0]                                                                                                        net          0.716             0.826               3        (190,0) 
   Routing elements:
      Manhattan distance of X:59, Y:10
LUT__24329|in[0]                                                                                                   lut          0.054             0.880               3        (131,10)
LUT__24329|out                                                                                                     lut          0.000             0.880              17        (131,10)
n15690                                                                                                             net          0.240             1.120              17        (131,10)
   Routing elements:
      Manhattan distance of X:1, Y:4
LUT__24726|in[2]                                                                                                   lut          0.054             1.174              17        (130,14)
LUT__24726|out                                                                                                     lut          0.000             1.174               2        (130,14)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[20]~FF|D    ff           0.003             1.177               2        (130,14)

Capture Clock Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
tac_clk                                                                                                              inpad        0.000             0.000               0        (111,0) 
tac_clk                                                                                                              inpad        0.110             0.110             331        (111,0) 
tac_clk                                                                                                              net          1.748             1.858             331        (111,0) 
   Routing elements:
      Manhattan distance of X:19, Y:14
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[20]~FF|CLK    ff           0.000             1.858             331        (130,14)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : i_dqs_lo[1]                                                                                                    
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[12]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                 
Capture Clock : tac_clk (RISE)                                                                                                 
Slack         : 0.419 (required time - arrival time)                                                                           
Delay         : 1.167                                                                                                          

Logic Level             : 2
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 1.849
+ Clock To Q + Data Path Delay : 1.170
+ Input Delay                  : 0.914
--------------------------------------
End-of-path arrival time       : 3.933

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.858
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.352

Launch Clock Path
       name          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================
tac_clk                inpad        0.000             0.000               0        (111,0)
tac_clk                inpad        0.110             0.110             331        (111,0)
tac_clk                net          1.695             1.805             331        (111,0)
   Routing elements:
      Manhattan distance of X:81, Y:0
tac_clk~CLKOUT~30~1    outpad       0.044             1.849             331        (30,0) 
tac_clk~CLKOUT~30~1    outpad       0.000             1.849               0        (30,0) 

Data Path
                                                     name                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================
i_dqs_lo[1]                                                                                                        inpad        0.110             0.110               0         (29,0)
i_dqs_lo[1]                                                                                                        inpad        0.000             0.110               3         (29,0)
i_dqs_lo[1]                                                                                                        net          0.582             0.692               3         (29,0)
   Routing elements:
      Manhattan distance of X:48, Y:4
LUT__24712|in[1]                                                                                                   lut          0.054             0.746               3         (77,4)
LUT__24712|out                                                                                                     lut          0.000             0.746              17         (77,4)
n15991                                                                                                             net          0.366             1.112              17         (77,4)
   Routing elements:
      Manhattan distance of X:16, Y:2
LUT__24718|in[2]                                                                                                   lut          0.055             1.167              17         (93,2)
LUT__24718|out                                                                                                     lut          0.000             1.167               2         (93,2)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[12]~FF|D    ff           0.003             1.170               2         (93,2)

Capture Clock Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
tac_clk                                                                                                              inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                              inpad        0.110             0.110             331        (111,0)
tac_clk                                                                                                              net          1.748             1.858             331        (111,0)
   Routing elements:
      Manhattan distance of X:18, Y:2
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[12]~FF|CLK    ff           0.000             1.858             331        (93,2) 

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : i_dqs_lo[1]                                                                                                    
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[30]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                 
Capture Clock : tac_clk (RISE)                                                                                                 
Slack         : 0.420 (required time - arrival time)                                                                           
Delay         : 1.166                                                                                                          

Logic Level             : 2
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 1.849
+ Clock To Q + Data Path Delay : 1.169
+ Input Delay                  : 0.914
--------------------------------------
End-of-path arrival time       : 3.932

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.858
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.352

Launch Clock Path
       name          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================
tac_clk                inpad        0.000             0.000               0        (111,0)
tac_clk                inpad        0.110             0.110             331        (111,0)
tac_clk                net          1.695             1.805             331        (111,0)
   Routing elements:
      Manhattan distance of X:81, Y:0
tac_clk~CLKOUT~30~1    outpad       0.044             1.849             331        (30,0) 
tac_clk~CLKOUT~30~1    outpad       0.000             1.849               0        (30,0) 

Data Path
                                                     name                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================
i_dqs_lo[1]                                                                                                        inpad        0.110             0.110               0         (29,0)
i_dqs_lo[1]                                                                                                        inpad        0.000             0.110               3         (29,0)
i_dqs_lo[1]                                                                                                        net          0.582             0.692               3         (29,0)
   Routing elements:
      Manhattan distance of X:48, Y:4
LUT__24712|in[1]                                                                                                   lut          0.054             0.746               3         (77,4)
LUT__24712|out                                                                                                     lut          0.000             0.746              17         (77,4)
n15991                                                                                                             net          0.365             1.111              17         (77,4)
   Routing elements:
      Manhattan distance of X:7, Y:2
LUT__24736|in[2]                                                                                                   lut          0.055             1.166              17         (84,2)
LUT__24736|out                                                                                                     lut          0.000             1.166               2         (84,2)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[30]~FF|D    ff           0.003             1.169               2         (84,2)

Capture Clock Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
tac_clk                                                                                                              inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                              inpad        0.110             0.110             331        (111,0)
tac_clk                                                                                                              net          1.748             1.858             331        (111,0)
   Routing elements:
      Manhattan distance of X:27, Y:2
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[30]~FF|CLK    ff           0.000             1.858             331        (84,2) 

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : i_dqs_hi[0]                                                                                                   
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[5]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                
Capture Clock : tac_clk (RISE)                                                                                                
Slack         : 0.422 (required time - arrival time)                                                                          
Delay         : 1.164                                                                                                         

Logic Level             : 2
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 1.849
+ Clock To Q + Data Path Delay : 1.167
+ Input Delay                  : 0.914
--------------------------------------
End-of-path arrival time       : 3.930

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.858
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.352

Launch Clock Path
        name          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================
tac_clk                 inpad        0.000             0.000               0        (111,0)
tac_clk                 inpad        0.110             0.110             331        (111,0)
tac_clk                 net          1.695             1.805             331        (111,0)
   Routing elements:
      Manhattan distance of X:61, Y:0
tac_clk~CLKOUT~172~1    outpad       0.044             1.849             331        (172,0)
tac_clk~CLKOUT~172~1    outpad       0.000             1.849               0        (172,0)

Data Path
                                                     name                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================
i_dqs_hi[0]                                                                                                       inpad        0.110             0.110               0        (190,0) 
i_dqs_hi[0]                                                                                                       inpad        0.000             0.110               3        (190,0) 
i_dqs_hi[0]                                                                                                       net          0.716             0.826               3        (190,0) 
   Routing elements:
      Manhattan distance of X:59, Y:10
LUT__24329|in[0]                                                                                                  lut          0.054             0.880               3        (131,10)
LUT__24329|out                                                                                                    lut          0.000             0.880              17        (131,10)
n15690                                                                                                            net          0.230             1.110              17        (131,10)
   Routing elements:
      Manhattan distance of X:4, Y:2
LUT__24709|in[2]                                                                                                  lut          0.054             1.164              17        (127,8) 
LUT__24709|out                                                                                                    lut          0.000             1.164               2        (127,8) 
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[5]~FF|D    ff           0.003             1.167               2        (127,8) 

Capture Clock Path
                                                      name                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================
tac_clk                                                                                                             inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                             inpad        0.110             0.110             331        (111,0)
tac_clk                                                                                                             net          1.748             1.858             331        (111,0)
   Routing elements:
      Manhattan distance of X:16, Y:8
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[5]~FF|CLK    ff           0.000             1.858             331        (127,8)

################################################################################
Path Detail Report (twd_clk vs twd_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe[15]~FF|CLK
Path End      : o_dq_oe[4]                                                                                                        
Launch Clock  : twd_clk (RISE)                                                                                                    
Capture Clock : twd_clk (RISE)                                                                                                    
Slack         : 0.315 (required time - arrival time)                                                                              
Delay         : 1.294                                                                                                             

Logic Level             : 1
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 1.843
+ Clock To Q + Data Path Delay : 1.407
--------------------------------------
End-of-path arrival time       : 3.250

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.834
- Clock Uncertainty            : 0.110
- Output Delay                 : 0.763
--------------------------------------
End-of-path required time      : 3.565

Launch Clock Path
                                                       name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================
twd_clk                                                                                                               inpad        0.000             0.000               0        (112,0)
twd_clk                                                                                                               inpad        0.110             0.110             713        (112,0)
twd_clk                                                                                                               net          1.733             1.843             713        (112,0)
   Routing elements:
      Manhattan distance of X:56, Y:6
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe[15]~FF|CLK    ff           0.000             1.843             713        (56,6) 

Data Path
                                                      name                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe[15]~FF|Q    ff           0.113             0.113               3        (56,6) 
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe[15]         net          0.154             0.267               3        (56,6) 
   Routing elements:
      Manhattan distance of X:5, Y:4
LUT__22536|in[0]                                                                                                    lut          0.054             0.321               3        (61,2) 
LUT__22536|out                                                                                                      lut          0.000             0.321              17        (61,2) 
o_dq_oe[0]                                                                                                          net          1.042             1.363              17        (61,2) 
   Routing elements:
      Manhattan distance of X:152, Y:2
o_dq_oe[4]                                                                                                          outpad       0.044             1.407              17        (213,0)
o_dq_oe[4]                                                                                                          outpad       0.000             1.407               0        (213,0)

Capture Clock Path
        name          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================
twd_clk                 inpad        0.000             0.000               0        (112,0)
twd_clk                 inpad        0.110             0.110             713        (112,0)
twd_clk                 net          1.680             1.790             713        (112,0)
   Routing elements:
      Manhattan distance of X:79, Y:0
twd_clk~CLKOUT~191~1    outpad       0.044             1.834             713        (191,0)
twd_clk~CLKOUT~191~1    outpad       0.000             1.834               0        (191,0)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe_p0[15]~FF|CLK
Path End      : o_dq_oe[4]                                                                                                           
Launch Clock  : twd_clk (RISE)                                                                                                       
Capture Clock : twd_clk (RISE)                                                                                                       
Slack         : 0.385 (required time - arrival time)                                                                                 
Delay         : 1.224                                                                                                                

Logic Level             : 1
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 1.843
+ Clock To Q + Data Path Delay : 1.337
--------------------------------------
End-of-path arrival time       : 3.180

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.834
- Clock Uncertainty            : 0.110
- Output Delay                 : 0.763
--------------------------------------
End-of-path required time      : 3.565

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
twd_clk                                                                                                                  inpad        0.000             0.000               0        (112,0)
twd_clk                                                                                                                  inpad        0.110             0.110             713        (112,0)
twd_clk                                                                                                                  net          1.733             1.843             713        (112,0)
   Routing elements:
      Manhattan distance of X:55, Y:2
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe_p0[15]~FF|CLK    ff           0.000             1.843             713        (57,2) 

Data Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe_p0[15]~FF|Q    ff           0.113             0.113               2        (57,2) 
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe_p0[15]         net          0.084             0.197               2        (57,2) 
   Routing elements:
      Manhattan distance of X:4, Y:0
LUT__22536|in[1]                                                                                                       lut          0.054             0.251               2        (61,2) 
LUT__22536|out                                                                                                         lut          0.000             0.251              17        (61,2) 
o_dq_oe[0]                                                                                                             net          1.042             1.293              17        (61,2) 
   Routing elements:
      Manhattan distance of X:152, Y:2
o_dq_oe[4]                                                                                                             outpad       0.044             1.337              17        (213,0)
o_dq_oe[4]                                                                                                             outpad       0.000             1.337               0        (213,0)

Capture Clock Path
        name          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================
twd_clk                 inpad        0.000             0.000               0        (112,0)
twd_clk                 inpad        0.110             0.110             713        (112,0)
twd_clk                 net          1.680             1.790             713        (112,0)
   Routing elements:
      Manhattan distance of X:79, Y:0
twd_clk~CLKOUT~191~1    outpad       0.044             1.834             713        (191,0)
twd_clk~CLKOUT~191~1    outpad       0.000             1.834               0        (191,0)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe[15]~FF|CLK
Path End      : o_dq_oe[6]                                                                                                        
Launch Clock  : twd_clk (RISE)                                                                                                    
Capture Clock : twd_clk (RISE)                                                                                                    
Slack         : 0.410 (required time - arrival time)                                                                              
Delay         : 1.199                                                                                                             

Logic Level             : 1
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 1.843
+ Clock To Q + Data Path Delay : 1.312
--------------------------------------
End-of-path arrival time       : 3.155

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.834
- Clock Uncertainty            : 0.110
- Output Delay                 : 0.763
--------------------------------------
End-of-path required time      : 3.565

Launch Clock Path
                                                       name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================
twd_clk                                                                                                               inpad        0.000             0.000               0        (112,0)
twd_clk                                                                                                               inpad        0.110             0.110             713        (112,0)
twd_clk                                                                                                               net          1.733             1.843             713        (112,0)
   Routing elements:
      Manhattan distance of X:56, Y:6
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe[15]~FF|CLK    ff           0.000             1.843             713        (56,6) 

Data Path
                                                      name                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe[15]~FF|Q    ff           0.113             0.113               3        (56,6) 
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe[15]         net          0.154             0.267               3        (56,6) 
   Routing elements:
      Manhattan distance of X:5, Y:4
LUT__22536|in[0]                                                                                                    lut          0.054             0.321               3        (61,2) 
LUT__22536|out                                                                                                      lut          0.000             0.321              17        (61,2) 
o_dq_oe[0]                                                                                                          net          0.947             1.268              17        (61,2) 
   Routing elements:
      Manhattan distance of X:117, Y:2
o_dq_oe[6]                                                                                                          outpad       0.044             1.312              17        (178,0)
o_dq_oe[6]                                                                                                          outpad       0.000             1.312               0        (178,0)

Capture Clock Path
        name          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================
twd_clk                 inpad        0.000             0.000               0        (112,0)
twd_clk                 inpad        0.110             0.110             713        (112,0)
twd_clk                 net          1.680             1.790             713        (112,0)
   Routing elements:
      Manhattan distance of X:55, Y:0
twd_clk~CLKOUT~167~1    outpad       0.044             1.834             713        (167,0)
twd_clk~CLKOUT~167~1    outpad       0.000             1.834               0        (167,0)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe[15]~FF|CLK
Path End      : o_dq_oe[2]                                                                                                        
Launch Clock  : twd_clk (RISE)                                                                                                    
Capture Clock : twd_clk (RISE)                                                                                                    
Slack         : 0.410 (required time - arrival time)                                                                              
Delay         : 1.199                                                                                                             

Logic Level             : 1
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 1.843
+ Clock To Q + Data Path Delay : 1.312
--------------------------------------
End-of-path arrival time       : 3.155

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.834
- Clock Uncertainty            : 0.110
- Output Delay                 : 0.763
--------------------------------------
End-of-path required time      : 3.565

Launch Clock Path
                                                       name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================
twd_clk                                                                                                               inpad        0.000             0.000               0        (112,0)
twd_clk                                                                                                               inpad        0.110             0.110             713        (112,0)
twd_clk                                                                                                               net          1.733             1.843             713        (112,0)
   Routing elements:
      Manhattan distance of X:56, Y:6
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe[15]~FF|CLK    ff           0.000             1.843             713        (56,6) 

Data Path
                                                      name                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe[15]~FF|Q    ff           0.113             0.113               3        (56,6) 
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe[15]         net          0.154             0.267               3        (56,6) 
   Routing elements:
      Manhattan distance of X:5, Y:4
LUT__22536|in[0]                                                                                                    lut          0.054             0.321               3        (61,2) 
LUT__22536|out                                                                                                      lut          0.000             0.321              17        (61,2) 
o_dq_oe[0]                                                                                                          net          0.947             1.268              17        (61,2) 
   Routing elements:
      Manhattan distance of X:117, Y:2
o_dq_oe[2]                                                                                                          outpad       0.044             1.312              17        (178,0)
o_dq_oe[2]                                                                                                          outpad       0.000             1.312               0        (178,0)

Capture Clock Path
        name          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================
twd_clk                 inpad        0.000             0.000               0        (112,0)
twd_clk                 inpad        0.110             0.110             713        (112,0)
twd_clk                 net          1.680             1.790             713        (112,0)
   Routing elements:
      Manhattan distance of X:54, Y:0
twd_clk~CLKOUT~166~1    outpad       0.044             1.834             713        (166,0)
twd_clk~CLKOUT~166~1    outpad       0.000             1.834               0        (166,0)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe[15]~FF|CLK
Path End      : o_dq_oe[7]                                                                                                        
Launch Clock  : twd_clk (RISE)                                                                                                    
Capture Clock : twd_clk (RISE)                                                                                                    
Slack         : 0.415 (required time - arrival time)                                                                              
Delay         : 1.194                                                                                                             

Logic Level             : 1
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 1.843
+ Clock To Q + Data Path Delay : 1.307
--------------------------------------
End-of-path arrival time       : 3.150

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.834
- Clock Uncertainty            : 0.110
- Output Delay                 : 0.763
--------------------------------------
End-of-path required time      : 3.565

Launch Clock Path
                                                       name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================
twd_clk                                                                                                               inpad        0.000             0.000               0        (112,0)
twd_clk                                                                                                               inpad        0.110             0.110             713        (112,0)
twd_clk                                                                                                               net          1.733             1.843             713        (112,0)
   Routing elements:
      Manhattan distance of X:56, Y:6
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe[15]~FF|CLK    ff           0.000             1.843             713        (56,6) 

Data Path
                                                      name                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe[15]~FF|Q    ff           0.113             0.113               3        (56,6) 
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe[15]         net          0.154             0.267               3        (56,6) 
   Routing elements:
      Manhattan distance of X:5, Y:4
LUT__22536|in[0]                                                                                                    lut          0.054             0.321               3        (61,2) 
LUT__22536|out                                                                                                      lut          0.000             0.321              17        (61,2) 
o_dq_oe[0]                                                                                                          net          0.942             1.263              17        (61,2) 
   Routing elements:
      Manhattan distance of X:151, Y:2
o_dq_oe[7]                                                                                                          outpad       0.044             1.307              17        (212,0)
o_dq_oe[7]                                                                                                          outpad       0.000             1.307               0        (212,0)

Capture Clock Path
        name          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================
twd_clk                 inpad        0.000             0.000               0        (112,0)
twd_clk                 inpad        0.110             0.110             713        (112,0)
twd_clk                 net          1.680             1.790             713        (112,0)
   Routing elements:
      Manhattan distance of X:78, Y:0
twd_clk~CLKOUT~190~1    outpad       0.044             1.834             713        (190,0)
twd_clk~CLKOUT~190~1    outpad       0.000             1.834               0        (190,0)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe[15]~FF|CLK
Path End      : o_dq_oe[1]                                                                                                        
Launch Clock  : twd_clk (RISE)                                                                                                    
Capture Clock : twd_clk (RISE)                                                                                                    
Slack         : 0.462 (required time - arrival time)                                                                              
Delay         : 1.147                                                                                                             

Logic Level             : 1
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 1.843
+ Clock To Q + Data Path Delay : 1.260
--------------------------------------
End-of-path arrival time       : 3.103

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.834
- Clock Uncertainty            : 0.110
- Output Delay                 : 0.763
--------------------------------------
End-of-path required time      : 3.565

Launch Clock Path
                                                       name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================
twd_clk                                                                                                               inpad        0.000             0.000               0        (112,0)
twd_clk                                                                                                               inpad        0.110             0.110             713        (112,0)
twd_clk                                                                                                               net          1.733             1.843             713        (112,0)
   Routing elements:
      Manhattan distance of X:56, Y:6
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe[15]~FF|CLK    ff           0.000             1.843             713        (56,6) 

Data Path
                                                      name                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe[15]~FF|Q    ff           0.113             0.113               3        (56,6) 
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe[15]         net          0.154             0.267               3        (56,6) 
   Routing elements:
      Manhattan distance of X:5, Y:4
LUT__22536|in[0]                                                                                                    lut          0.054             0.321               3        (61,2) 
LUT__22536|out                                                                                                      lut          0.000             0.321              17        (61,2) 
o_dq_oe[0]                                                                                                          net          0.895             1.216              17        (61,2) 
   Routing elements:
      Manhattan distance of X:106, Y:2
o_dq_oe[1]                                                                                                          outpad       0.044             1.260              17        (167,0)
o_dq_oe[1]                                                                                                          outpad       0.000             1.260               0        (167,0)

Capture Clock Path
        name          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================
twd_clk                 inpad        0.000             0.000               0        (112,0)
twd_clk                 inpad        0.110             0.110             713        (112,0)
twd_clk                 net          1.680             1.790             713        (112,0)
   Routing elements:
      Manhattan distance of X:47, Y:0
twd_clk~CLKOUT~159~1    outpad       0.044             1.834             713        (159,0)
twd_clk~CLKOUT~159~1    outpad       0.000             1.834               0        (159,0)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe[15]~FF|CLK
Path End      : o_dq_oe[5]                                                                                                        
Launch Clock  : twd_clk (RISE)                                                                                                    
Capture Clock : twd_clk (RISE)                                                                                                    
Slack         : 0.462 (required time - arrival time)                                                                              
Delay         : 1.147                                                                                                             

Logic Level             : 1
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 1.843
+ Clock To Q + Data Path Delay : 1.260
--------------------------------------
End-of-path arrival time       : 3.103

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.834
- Clock Uncertainty            : 0.110
- Output Delay                 : 0.763
--------------------------------------
End-of-path required time      : 3.565

Launch Clock Path
                                                       name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================
twd_clk                                                                                                               inpad        0.000             0.000               0        (112,0)
twd_clk                                                                                                               inpad        0.110             0.110             713        (112,0)
twd_clk                                                                                                               net          1.733             1.843             713        (112,0)
   Routing elements:
      Manhattan distance of X:56, Y:6
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe[15]~FF|CLK    ff           0.000             1.843             713        (56,6) 

Data Path
                                                      name                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe[15]~FF|Q    ff           0.113             0.113               3        (56,6) 
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe[15]         net          0.154             0.267               3        (56,6) 
   Routing elements:
      Manhattan distance of X:5, Y:4
LUT__22536|in[0]                                                                                                    lut          0.054             0.321               3        (61,2) 
LUT__22536|out                                                                                                      lut          0.000             0.321              17        (61,2) 
o_dq_oe[0]                                                                                                          net          0.895             1.216              17        (61,2) 
   Routing elements:
      Manhattan distance of X:106, Y:2
o_dq_oe[5]                                                                                                          outpad       0.044             1.260              17        (167,0)
o_dq_oe[5]                                                                                                          outpad       0.000             1.260               0        (167,0)

Capture Clock Path
        name          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================
twd_clk                 inpad        0.000             0.000               0        (112,0)
twd_clk                 inpad        0.110             0.110             713        (112,0)
twd_clk                 net          1.680             1.790             713        (112,0)
   Routing elements:
      Manhattan distance of X:46, Y:0
twd_clk~CLKOUT~158~1    outpad       0.044             1.834             713        (158,0)
twd_clk~CLKOUT~158~1    outpad       0.000             1.834               0        (158,0)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : o_dq_lo[4]~FF|CLK                   
Path End      : o_dq_lo[4]                          
Launch Clock  : twd_clk (RISE)                      
Capture Clock : twd_clk (RISE)                      
Slack         : 0.477 (required time - arrival time)
Delay         : 1.132                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.843
+ Clock To Q + Data Path Delay : 1.245
--------------------------------------
End-of-path arrival time       : 3.088

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.834
- Clock Uncertainty            : 0.110
- Output Delay                 : 0.763
--------------------------------------
End-of-path required time      : 3.565

Launch Clock Path
      name         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================
twd_clk              inpad        0.000             0.000               0        (112,0)
twd_clk              inpad        0.110             0.110             713        (112,0)
twd_clk              net          1.733             1.843             713        (112,0)
   Routing elements:
      Manhattan distance of X:54, Y:8
o_dq_lo[4]~FF|CLK    ff           0.000             1.843             713        (58,8) 

Data Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
o_dq_lo[4]~FF|Q    ff           0.113             0.113              2         (58,8) 
o_dq_lo[4]         net          1.088             1.201              2         (58,8) 
   Routing elements:
      Manhattan distance of X:153, Y:8
o_dq_lo[4]         outpad       0.044             1.245              2         (211,0)
o_dq_lo[4]         outpad       0.000             1.245              0         (211,0)

Capture Clock Path
        name          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================
twd_clk                 inpad        0.000             0.000               0        (112,0)
twd_clk                 inpad        0.110             0.110             713        (112,0)
twd_clk                 net          1.680             1.790             713        (112,0)
   Routing elements:
      Manhattan distance of X:79, Y:0
twd_clk~CLKOUT~191~1    outpad       0.044             1.834             713        (191,0)
twd_clk~CLKOUT~191~1    outpad       0.000             1.834               0        (191,0)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe_p0[15]~FF|CLK
Path End      : o_dq_oe[6]                                                                                                           
Launch Clock  : twd_clk (RISE)                                                                                                       
Capture Clock : twd_clk (RISE)                                                                                                       
Slack         : 0.480 (required time - arrival time)                                                                                 
Delay         : 1.129                                                                                                                

Logic Level             : 1
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 1.843
+ Clock To Q + Data Path Delay : 1.242
--------------------------------------
End-of-path arrival time       : 3.085

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.834
- Clock Uncertainty            : 0.110
- Output Delay                 : 0.763
--------------------------------------
End-of-path required time      : 3.565

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
twd_clk                                                                                                                  inpad        0.000             0.000               0        (112,0)
twd_clk                                                                                                                  inpad        0.110             0.110             713        (112,0)
twd_clk                                                                                                                  net          1.733             1.843             713        (112,0)
   Routing elements:
      Manhattan distance of X:55, Y:2
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe_p0[15]~FF|CLK    ff           0.000             1.843             713        (57,2) 

Data Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe_p0[15]~FF|Q    ff           0.113             0.113               2        (57,2) 
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe_p0[15]         net          0.084             0.197               2        (57,2) 
   Routing elements:
      Manhattan distance of X:4, Y:0
LUT__22536|in[1]                                                                                                       lut          0.054             0.251               2        (61,2) 
LUT__22536|out                                                                                                         lut          0.000             0.251              17        (61,2) 
o_dq_oe[0]                                                                                                             net          0.947             1.198              17        (61,2) 
   Routing elements:
      Manhattan distance of X:117, Y:2
o_dq_oe[6]                                                                                                             outpad       0.044             1.242              17        (178,0)
o_dq_oe[6]                                                                                                             outpad       0.000             1.242               0        (178,0)

Capture Clock Path
        name          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================
twd_clk                 inpad        0.000             0.000               0        (112,0)
twd_clk                 inpad        0.110             0.110             713        (112,0)
twd_clk                 net          1.680             1.790             713        (112,0)
   Routing elements:
      Manhattan distance of X:55, Y:0
twd_clk~CLKOUT~167~1    outpad       0.044             1.834             713        (167,0)
twd_clk~CLKOUT~167~1    outpad       0.000             1.834               0        (167,0)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe_p0[15]~FF|CLK
Path End      : o_dq_oe[2]                                                                                                           
Launch Clock  : twd_clk (RISE)                                                                                                       
Capture Clock : twd_clk (RISE)                                                                                                       
Slack         : 0.480 (required time - arrival time)                                                                                 
Delay         : 1.129                                                                                                                

Logic Level             : 1
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 1.843
+ Clock To Q + Data Path Delay : 1.242
--------------------------------------
End-of-path arrival time       : 3.085

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.834
- Clock Uncertainty            : 0.110
- Output Delay                 : 0.763
--------------------------------------
End-of-path required time      : 3.565

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
twd_clk                                                                                                                  inpad        0.000             0.000               0        (112,0)
twd_clk                                                                                                                  inpad        0.110             0.110             713        (112,0)
twd_clk                                                                                                                  net          1.733             1.843             713        (112,0)
   Routing elements:
      Manhattan distance of X:55, Y:2
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe_p0[15]~FF|CLK    ff           0.000             1.843             713        (57,2) 

Data Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe_p0[15]~FF|Q    ff           0.113             0.113               2        (57,2) 
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe_p0[15]         net          0.084             0.197               2        (57,2) 
   Routing elements:
      Manhattan distance of X:4, Y:0
LUT__22536|in[1]                                                                                                       lut          0.054             0.251               2        (61,2) 
LUT__22536|out                                                                                                         lut          0.000             0.251              17        (61,2) 
o_dq_oe[0]                                                                                                             net          0.947             1.198              17        (61,2) 
   Routing elements:
      Manhattan distance of X:117, Y:2
o_dq_oe[2]                                                                                                             outpad       0.044             1.242              17        (178,0)
o_dq_oe[2]                                                                                                             outpad       0.000             1.242               0        (178,0)

Capture Clock Path
        name          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================
twd_clk                 inpad        0.000             0.000               0        (112,0)
twd_clk                 inpad        0.110             0.110             713        (112,0)
twd_clk                 net          1.680             1.790             713        (112,0)
   Routing elements:
      Manhattan distance of X:54, Y:0
twd_clk~CLKOUT~166~1    outpad       0.044             1.834             713        (166,0)
twd_clk~CLKOUT~166~1    outpad       0.000             1.834               0        (166,0)

################################################################################
Path Detail Report (clk_pixel vs clk_pixel)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_lcd_driver/vcnt[8]~FF|CLK         
Path End      : u_rgb2dvi/enc_0/acc[4]~FF|D         
Launch Clock  : clk_pixel (RISE)                    
Capture Clock : clk_pixel (RISE)                    
Slack         : 6.340 (required time - arrival time)
Delay         : 6.735                               

Logic Level             : 22
Non-global nets on path : 22
Global nets on path     :  0

Launch Clock Path Delay        : 1.956
+ Clock To Q + Data Path Delay : 6.864
--------------------------------------
End-of-path arrival time       : 8.820

Constraint                     : 13.441
+ Capture Clock Path Delay     :  1.829
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 15.160

Launch Clock Path
           name              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================
clk_pixel                      inpad        0.000             0.000               0        (0,159) 
clk_pixel                      inpad        0.110             0.110             104        (0,159) 
clk_pixel                      net          1.846             1.956             104        (0,159) 
   Routing elements:
      Manhattan distance of X:37, Y:12
u_lcd_driver/vcnt[8]~FF|CLK    ff           0.000             1.956             104        (37,147)

Data Path
               name                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================
u_lcd_driver/vcnt[8]~FF|Q             ff           0.126             0.126               3        (37,147)
u_lcd_driver/vcnt[8]                  net          0.172             0.298               3        (37,147)
   Routing elements:
      Manhattan distance of X:0, Y:5
LUT__24758|in[1]                      lut          0.054             0.352               3        (37,152)
LUT__24758|out                        lut          0.000             0.352               5        (37,152)
n16001                                net          0.283             0.635               5        (37,152)
   Routing elements:
      Manhattan distance of X:3, Y:4
LUT__24759|in[2]                      lut          0.054             0.689               5        (34,148)
LUT__24759|out                        lut          0.000             0.689               2        (34,148)
n16002                                net          0.205             0.894               2        (34,148)
   Routing elements:
      Manhattan distance of X:0, Y:5
LUT__24760|in[3]                      lut          0.054             0.948               2        (34,143)
LUT__24760|out                        lut          0.000             0.948               2        (34,143)
n16003                                net          0.089             1.037               2        (34,143)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__24761|in[3]                      lut          0.054             1.091               2        (34,144)
LUT__24761|out                        lut          0.000             1.091               2        (34,144)
n16004                                net          0.111             1.202               2        (34,144)
   Routing elements:
      Manhattan distance of X:2, Y:0
LUT__24765|in[0]                      lut          0.054             1.256               2        (32,144)
LUT__24765|out                        lut          0.000             1.256               3        (32,144)
n16008                                net          0.520             1.776               3        (32,144)
   Routing elements:
      Manhattan distance of X:1, Y:25
LUT__24766|in[1]                      lut          0.054             1.830               3        (31,169)
LUT__24766|out                        lut          0.000             1.830              81        (31,169)
s_hdmi_de                             net          0.658             2.488              81        (31,169)
   Routing elements:
      Manhattan distance of X:37, Y:17
LUT__24771|in[2]                      lut          0.054             2.542              81        (68,186)
LUT__24771|out                        lut          0.000             2.542               3        (68,186)
n16013                                net          0.344             2.886               3        (68,186)
   Routing elements:
      Manhattan distance of X:1, Y:1
LUT__24774|in[0]                      lut          0.055             2.941               3        (69,187)
LUT__24774|out                        lut          0.000             2.941               2        (69,187)
n16016                                net          0.090             3.031               2        (69,187)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__24775|in[3]                      lut          0.055             3.086               2        (69,188)
LUT__24775|out                        lut          0.000             3.086              10        (69,188)
n10935                                net          0.284             3.370              10        (69,188)
   Routing elements:
      Manhattan distance of X:2, Y:3
LUT__25316|in[0]                      lut          0.054             3.424              10        (71,191)
LUT__25316|out                        lut          0.000             3.424               2        (71,191)
n16198                                net          0.123             3.547               2        (71,191)
   Routing elements:
      Manhattan distance of X:0, Y:4
LUT__25317|in[0]                      lut          0.054             3.601               2        (71,195)
LUT__25317|out                        lut          0.000             3.601               3        (71,195)
n16199                                net          0.227             3.828               3        (71,195)
   Routing elements:
      Manhattan distance of X:2, Y:5
LUT__25318|in[2]                      lut          0.055             3.883               3        (69,200)
LUT__25318|out                        lut          0.000             3.883               3        (69,200)
n16200                                net          0.478             4.361               3        (69,200)
   Routing elements:
      Manhattan distance of X:7, Y:6
LUT__25324|in[0]                      lut          0.054             4.415               3        (62,206)
LUT__25324|out                        lut          0.000             4.415               5        (62,206)
n14029                                net          0.235             4.650               5        (62,206)
   Routing elements:
      Manhattan distance of X:5, Y:1
LUT__25325|in[1]                      lut          0.055             4.705               5        (57,207)
LUT__25325|out                        lut          0.000             4.705               4        (57,207)
n16206                                net          0.332             5.037               4        (57,207)
   Routing elements:
      Manhattan distance of X:2, Y:6
LUT__25331|in[0]                      lut          0.054             5.091               4        (55,213)
LUT__25331|out                        lut          0.000             5.091               4        (55,213)
n14027                                net          0.356             5.447               4        (55,213)
   Routing elements:
      Manhattan distance of X:4, Y:1
u_rgb2dvi/enc_0/sub_50/add_2/i3|I1    adder        0.050             5.497               4        (59,214)
u_rgb2dvi/enc_0/sub_50/add_2/i3|CO    adder        0.000             5.497               2        (59,214)
n6801                                 net          0.000             5.497               2        (59,214)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_0/sub_50/add_2/i4|CI    adder        0.084             5.581               2        (59,215)
u_rgb2dvi/enc_0/sub_50/add_2/i4|O     adder        0.000             5.581               3        (59,215)
n6798                                 net          0.128             5.709               3        (59,215)
   Routing elements:
      Manhattan distance of X:5, Y:0
u_rgb2dvi/enc_0/sub_79/add_2/i4|I0    adder        0.045             5.754               3        (64,215)
u_rgb2dvi/enc_0/sub_79/add_2/i4|CO    adder        0.000             5.754               2        (64,215)
n6787                                 net          0.000             5.754               2        (64,215)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_0/sub_79/add_2/i5|CI    adder        0.084             5.838               2        (64,216)
u_rgb2dvi/enc_0/sub_79/add_2/i5|O     adder        0.000             5.838               2        (64,216)
n6785                                 net          0.280             6.118               2        (64,216)
   Routing elements:
      Manhattan distance of X:2, Y:2
LUT__26053|in[1]                      lut          0.055             6.173               2        (66,214)
LUT__26053|out                        lut          0.000             6.173               2        (66,214)
n16522                                net          0.188             6.361               2        (66,214)
   Routing elements:
      Manhattan distance of X:5, Y:0
LUT__26054|in[3]                      lut          0.054             6.415               2        (61,214)
LUT__26054|out                        lut          0.000             6.415               2        (61,214)
n14032                                net          0.392             6.807               2        (61,214)
   Routing elements:
      Manhattan distance of X:20, Y:7
u_rgb2dvi/enc_0/add_105/i5|I1         adder        0.054             6.861               2        (41,207)
u_rgb2dvi/enc_0/add_105/i5|O          adder        0.000             6.861               2        (41,207)
u_rgb2dvi/enc_0/acc[4]~FF|D           ff           0.003             6.864               2        (41,207)

Capture Clock Path
            name               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================
clk_pixel                        inpad        0.000             0.000               0        (0,159) 
clk_pixel                        inpad        0.110             0.110             104        (0,159) 
clk_pixel                        net          1.719             1.829             104        (0,159) 
   Routing elements:
      Manhattan distance of X:41, Y:48
u_rgb2dvi/enc_0/acc[4]~FF|CLK    ff           0.000             1.829             104        (41,207)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_lcd_driver/vcnt[8]~FF|CLK         
Path End      : u_rgb2dvi/enc_0/acc[4]~FF|D         
Launch Clock  : clk_pixel (RISE)                    
Capture Clock : clk_pixel (RISE)                    
Slack         : 6.346 (required time - arrival time)
Delay         : 6.729                               

Logic Level             : 22
Non-global nets on path : 22
Global nets on path     :  0

Launch Clock Path Delay        : 1.956
+ Clock To Q + Data Path Delay : 6.858
--------------------------------------
End-of-path arrival time       : 8.814

Constraint                     : 13.441
+ Capture Clock Path Delay     :  1.829
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 15.160

Launch Clock Path
           name              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================
clk_pixel                      inpad        0.000             0.000               0        (0,159) 
clk_pixel                      inpad        0.110             0.110             104        (0,159) 
clk_pixel                      net          1.846             1.956             104        (0,159) 
   Routing elements:
      Manhattan distance of X:37, Y:12
u_lcd_driver/vcnt[8]~FF|CLK    ff           0.000             1.956             104        (37,147)

Data Path
               name                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================
u_lcd_driver/vcnt[8]~FF|Q             ff           0.126             0.126               3        (37,147)
u_lcd_driver/vcnt[8]                  net          0.172             0.298               3        (37,147)
   Routing elements:
      Manhattan distance of X:0, Y:5
LUT__24758|in[1]                      lut          0.054             0.352               3        (37,152)
LUT__24758|out                        lut          0.000             0.352               5        (37,152)
n16001                                net          0.283             0.635               5        (37,152)
   Routing elements:
      Manhattan distance of X:3, Y:4
LUT__24759|in[2]                      lut          0.054             0.689               5        (34,148)
LUT__24759|out                        lut          0.000             0.689               2        (34,148)
n16002                                net          0.205             0.894               2        (34,148)
   Routing elements:
      Manhattan distance of X:0, Y:5
LUT__24760|in[3]                      lut          0.054             0.948               2        (34,143)
LUT__24760|out                        lut          0.000             0.948               2        (34,143)
n16003                                net          0.089             1.037               2        (34,143)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__24761|in[3]                      lut          0.054             1.091               2        (34,144)
LUT__24761|out                        lut          0.000             1.091               2        (34,144)
n16004                                net          0.111             1.202               2        (34,144)
   Routing elements:
      Manhattan distance of X:2, Y:0
LUT__24765|in[0]                      lut          0.054             1.256               2        (32,144)
LUT__24765|out                        lut          0.000             1.256               3        (32,144)
n16008                                net          0.520             1.776               3        (32,144)
   Routing elements:
      Manhattan distance of X:1, Y:25
LUT__24766|in[1]                      lut          0.054             1.830               3        (31,169)
LUT__24766|out                        lut          0.000             1.830              81        (31,169)
s_hdmi_de                             net          0.658             2.488              81        (31,169)
   Routing elements:
      Manhattan distance of X:37, Y:17
LUT__24771|in[2]                      lut          0.054             2.542              81        (68,186)
LUT__24771|out                        lut          0.000             2.542               3        (68,186)
n16013                                net          0.344             2.886               3        (68,186)
   Routing elements:
      Manhattan distance of X:1, Y:1
LUT__24774|in[0]                      lut          0.055             2.941               3        (69,187)
LUT__24774|out                        lut          0.000             2.941               2        (69,187)
n16016                                net          0.090             3.031               2        (69,187)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__24775|in[3]                      lut          0.055             3.086               2        (69,188)
LUT__24775|out                        lut          0.000             3.086              10        (69,188)
n10935                                net          0.284             3.370              10        (69,188)
   Routing elements:
      Manhattan distance of X:2, Y:3
LUT__25316|in[0]                      lut          0.054             3.424              10        (71,191)
LUT__25316|out                        lut          0.000             3.424               2        (71,191)
n16198                                net          0.123             3.547               2        (71,191)
   Routing elements:
      Manhattan distance of X:0, Y:4
LUT__25317|in[0]                      lut          0.054             3.601               2        (71,195)
LUT__25317|out                        lut          0.000             3.601               3        (71,195)
n16199                                net          0.227             3.828               3        (71,195)
   Routing elements:
      Manhattan distance of X:2, Y:5
LUT__25318|in[2]                      lut          0.055             3.883               3        (69,200)
LUT__25318|out                        lut          0.000             3.883               3        (69,200)
n16200                                net          0.487             4.370               3        (69,200)
   Routing elements:
      Manhattan distance of X:9, Y:6
LUT__25327|in[1]                      lut          0.055             4.425               3        (60,206)
LUT__25327|out                        lut          0.000             4.425               4        (60,206)
n16207                                net          0.304             4.729               4        (60,206)
   Routing elements:
      Manhattan distance of X:4, Y:6
LUT__25328|in[1]                      lut          0.054             4.783               4        (56,212)
LUT__25328|out                        lut          0.000             4.783               5        (56,212)
n14026                                net          0.248             5.031               5        (56,212)
   Routing elements:
      Manhattan distance of X:1, Y:1
LUT__25331|in[1]                      lut          0.054             5.085               5        (55,213)
LUT__25331|out                        lut          0.000             5.085               4        (55,213)
n14027                                net          0.356             5.441               4        (55,213)
   Routing elements:
      Manhattan distance of X:4, Y:1
u_rgb2dvi/enc_0/sub_50/add_2/i3|I1    adder        0.050             5.491               4        (59,214)
u_rgb2dvi/enc_0/sub_50/add_2/i3|CO    adder        0.000             5.491               2        (59,214)
n6801                                 net          0.000             5.491               2        (59,214)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_0/sub_50/add_2/i4|CI    adder        0.084             5.575               2        (59,215)
u_rgb2dvi/enc_0/sub_50/add_2/i4|O     adder        0.000             5.575               3        (59,215)
n6798                                 net          0.128             5.703               3        (59,215)
   Routing elements:
      Manhattan distance of X:5, Y:0
u_rgb2dvi/enc_0/sub_79/add_2/i4|I0    adder        0.045             5.748               3        (64,215)
u_rgb2dvi/enc_0/sub_79/add_2/i4|CO    adder        0.000             5.748               2        (64,215)
n6787                                 net          0.000             5.748               2        (64,215)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_0/sub_79/add_2/i5|CI    adder        0.084             5.832               2        (64,216)
u_rgb2dvi/enc_0/sub_79/add_2/i5|O     adder        0.000             5.832               2        (64,216)
n6785                                 net          0.280             6.112               2        (64,216)
   Routing elements:
      Manhattan distance of X:2, Y:2
LUT__26053|in[1]                      lut          0.055             6.167               2        (66,214)
LUT__26053|out                        lut          0.000             6.167               2        (66,214)
n16522                                net          0.188             6.355               2        (66,214)
   Routing elements:
      Manhattan distance of X:5, Y:0
LUT__26054|in[3]                      lut          0.054             6.409               2        (61,214)
LUT__26054|out                        lut          0.000             6.409               2        (61,214)
n14032                                net          0.392             6.801               2        (61,214)
   Routing elements:
      Manhattan distance of X:20, Y:7
u_rgb2dvi/enc_0/add_105/i5|I1         adder        0.054             6.855               2        (41,207)
u_rgb2dvi/enc_0/add_105/i5|O          adder        0.000             6.855               2        (41,207)
u_rgb2dvi/enc_0/acc[4]~FF|D           ff           0.003             6.858               2        (41,207)

Capture Clock Path
            name               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================
clk_pixel                        inpad        0.000             0.000               0        (0,159) 
clk_pixel                        inpad        0.110             0.110             104        (0,159) 
clk_pixel                        net          1.719             1.829             104        (0,159) 
   Routing elements:
      Manhattan distance of X:41, Y:48
u_rgb2dvi/enc_0/acc[4]~FF|CLK    ff           0.000             1.829             104        (41,207)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_lcd_driver/vcnt[8]~FF|CLK         
Path End      : u_rgb2dvi/enc_0/acc[4]~FF|D         
Launch Clock  : clk_pixel (RISE)                    
Capture Clock : clk_pixel (RISE)                    
Slack         : 6.363 (required time - arrival time)
Delay         : 6.712                               

Logic Level             : 23
Non-global nets on path : 23
Global nets on path     :  0

Launch Clock Path Delay        : 1.956
+ Clock To Q + Data Path Delay : 6.841
--------------------------------------
End-of-path arrival time       : 8.797

Constraint                     : 13.441
+ Capture Clock Path Delay     :  1.829
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 15.160

Launch Clock Path
           name              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================
clk_pixel                      inpad        0.000             0.000               0        (0,159) 
clk_pixel                      inpad        0.110             0.110             104        (0,159) 
clk_pixel                      net          1.846             1.956             104        (0,159) 
   Routing elements:
      Manhattan distance of X:37, Y:12
u_lcd_driver/vcnt[8]~FF|CLK    ff           0.000             1.956             104        (37,147)

Data Path
               name                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================
u_lcd_driver/vcnt[8]~FF|Q             ff           0.126             0.126               3        (37,147)
u_lcd_driver/vcnt[8]                  net          0.172             0.298               3        (37,147)
   Routing elements:
      Manhattan distance of X:0, Y:5
LUT__24758|in[1]                      lut          0.054             0.352               3        (37,152)
LUT__24758|out                        lut          0.000             0.352               5        (37,152)
n16001                                net          0.283             0.635               5        (37,152)
   Routing elements:
      Manhattan distance of X:3, Y:4
LUT__24759|in[2]                      lut          0.054             0.689               5        (34,148)
LUT__24759|out                        lut          0.000             0.689               2        (34,148)
n16002                                net          0.205             0.894               2        (34,148)
   Routing elements:
      Manhattan distance of X:0, Y:5
LUT__24760|in[3]                      lut          0.054             0.948               2        (34,143)
LUT__24760|out                        lut          0.000             0.948               2        (34,143)
n16003                                net          0.089             1.037               2        (34,143)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__24761|in[3]                      lut          0.054             1.091               2        (34,144)
LUT__24761|out                        lut          0.000             1.091               2        (34,144)
n16004                                net          0.111             1.202               2        (34,144)
   Routing elements:
      Manhattan distance of X:2, Y:0
LUT__24765|in[0]                      lut          0.054             1.256               2        (32,144)
LUT__24765|out                        lut          0.000             1.256               3        (32,144)
n16008                                net          0.520             1.776               3        (32,144)
   Routing elements:
      Manhattan distance of X:1, Y:25
LUT__24766|in[1]                      lut          0.054             1.830               3        (31,169)
LUT__24766|out                        lut          0.000             1.830              81        (31,169)
s_hdmi_de                             net          0.607             2.437              81        (31,169)
   Routing elements:
      Manhattan distance of X:36, Y:22
LUT__24767|in[2]                      lut          0.054             2.491              81        (67,191)
LUT__24767|out                        lut          0.000             2.491               5        (67,191)
n16009                                net          0.230             2.721               5        (67,191)
   Routing elements:
      Manhattan distance of X:2, Y:1
LUT__24768|in[1]                      lut          0.055             2.776               5        (69,190)
LUT__24768|out                        lut          0.000             2.776               3        (69,190)
n16010                                net          0.087             2.863               3        (69,190)
   Routing elements:
      Manhattan distance of X:0, Y:3
LUT__24774|in[1]                      lut          0.055             2.918               3        (69,187)
LUT__24774|out                        lut          0.000             2.918               2        (69,187)
n16016                                net          0.090             3.008               2        (69,187)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__24775|in[3]                      lut          0.055             3.063               2        (69,188)
LUT__24775|out                        lut          0.000             3.063              10        (69,188)
n10935                                net          0.284             3.347              10        (69,188)
   Routing elements:
      Manhattan distance of X:2, Y:3
LUT__25316|in[0]                      lut          0.054             3.401              10        (71,191)
LUT__25316|out                        lut          0.000             3.401               2        (71,191)
n16198                                net          0.123             3.524               2        (71,191)
   Routing elements:
      Manhattan distance of X:0, Y:4
LUT__25317|in[0]                      lut          0.054             3.578               2        (71,195)
LUT__25317|out                        lut          0.000             3.578               3        (71,195)
n16199                                net          0.227             3.805               3        (71,195)
   Routing elements:
      Manhattan distance of X:2, Y:5
LUT__25318|in[2]                      lut          0.055             3.860               3        (69,200)
LUT__25318|out                        lut          0.000             3.860               3        (69,200)
n16200                                net          0.478             4.338               3        (69,200)
   Routing elements:
      Manhattan distance of X:7, Y:6
LUT__25324|in[0]                      lut          0.054             4.392               3        (62,206)
LUT__25324|out                        lut          0.000             4.392               5        (62,206)
n14029                                net          0.235             4.627               5        (62,206)
   Routing elements:
      Manhattan distance of X:5, Y:1
LUT__25325|in[1]                      lut          0.055             4.682               5        (57,207)
LUT__25325|out                        lut          0.000             4.682               4        (57,207)
n16206                                net          0.332             5.014               4        (57,207)
   Routing elements:
      Manhattan distance of X:2, Y:6
LUT__25331|in[0]                      lut          0.054             5.068               4        (55,213)
LUT__25331|out                        lut          0.000             5.068               4        (55,213)
n14027                                net          0.356             5.424               4        (55,213)
   Routing elements:
      Manhattan distance of X:4, Y:1
u_rgb2dvi/enc_0/sub_50/add_2/i3|I1    adder        0.050             5.474               4        (59,214)
u_rgb2dvi/enc_0/sub_50/add_2/i3|CO    adder        0.000             5.474               2        (59,214)
n6801                                 net          0.000             5.474               2        (59,214)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_0/sub_50/add_2/i4|CI    adder        0.084             5.558               2        (59,215)
u_rgb2dvi/enc_0/sub_50/add_2/i4|O     adder        0.000             5.558               3        (59,215)
n6798                                 net          0.128             5.686               3        (59,215)
   Routing elements:
      Manhattan distance of X:5, Y:0
u_rgb2dvi/enc_0/sub_79/add_2/i4|I0    adder        0.045             5.731               3        (64,215)
u_rgb2dvi/enc_0/sub_79/add_2/i4|CO    adder        0.000             5.731               2        (64,215)
n6787                                 net          0.000             5.731               2        (64,215)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_0/sub_79/add_2/i5|CI    adder        0.084             5.815               2        (64,216)
u_rgb2dvi/enc_0/sub_79/add_2/i5|O     adder        0.000             5.815               2        (64,216)
n6785                                 net          0.280             6.095               2        (64,216)
   Routing elements:
      Manhattan distance of X:2, Y:2
LUT__26053|in[1]                      lut          0.055             6.150               2        (66,214)
LUT__26053|out                        lut          0.000             6.150               2        (66,214)
n16522                                net          0.188             6.338               2        (66,214)
   Routing elements:
      Manhattan distance of X:5, Y:0
LUT__26054|in[3]                      lut          0.054             6.392               2        (61,214)
LUT__26054|out                        lut          0.000             6.392               2        (61,214)
n14032                                net          0.392             6.784               2        (61,214)
   Routing elements:
      Manhattan distance of X:20, Y:7
u_rgb2dvi/enc_0/add_105/i5|I1         adder        0.054             6.838               2        (41,207)
u_rgb2dvi/enc_0/add_105/i5|O          adder        0.000             6.838               2        (41,207)
u_rgb2dvi/enc_0/acc[4]~FF|D           ff           0.003             6.841               2        (41,207)

Capture Clock Path
            name               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================
clk_pixel                        inpad        0.000             0.000               0        (0,159) 
clk_pixel                        inpad        0.110             0.110             104        (0,159) 
clk_pixel                        net          1.719             1.829             104        (0,159) 
   Routing elements:
      Manhattan distance of X:41, Y:48
u_rgb2dvi/enc_0/acc[4]~FF|CLK    ff           0.000             1.829             104        (41,207)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_lcd_driver/vcnt[7]~FF|CLK         
Path End      : u_rgb2dvi/enc_0/acc[4]~FF|D         
Launch Clock  : clk_pixel (RISE)                    
Capture Clock : clk_pixel (RISE)                    
Slack         : 6.363 (required time - arrival time)
Delay         : 6.712                               

Logic Level             : 22
Non-global nets on path : 22
Global nets on path     :  0

Launch Clock Path Delay        : 1.956
+ Clock To Q + Data Path Delay : 6.841
--------------------------------------
End-of-path arrival time       : 8.797

Constraint                     : 13.441
+ Capture Clock Path Delay     :  1.829
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 15.160

Launch Clock Path
           name              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================
clk_pixel                      inpad        0.000             0.000               0        (0,159) 
clk_pixel                      inpad        0.110             0.110             104        (0,159) 
clk_pixel                      net          1.846             1.956             104        (0,159) 
   Routing elements:
      Manhattan distance of X:37, Y:13
u_lcd_driver/vcnt[7]~FF|CLK    ff           0.000             1.956             104        (37,146)

Data Path
               name                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================
u_lcd_driver/vcnt[7]~FF|Q             ff           0.126             0.126               3        (37,146)
u_lcd_driver/vcnt[7]                  net          0.149             0.275               3        (37,146)
   Routing elements:
      Manhattan distance of X:0, Y:6
LUT__24758|in[0]                      lut          0.054             0.329               3        (37,152)
LUT__24758|out                        lut          0.000             0.329               5        (37,152)
n16001                                net          0.283             0.612               5        (37,152)
   Routing elements:
      Manhattan distance of X:3, Y:4
LUT__24759|in[2]                      lut          0.054             0.666               5        (34,148)
LUT__24759|out                        lut          0.000             0.666               2        (34,148)
n16002                                net          0.205             0.871               2        (34,148)
   Routing elements:
      Manhattan distance of X:0, Y:5
LUT__24760|in[3]                      lut          0.054             0.925               2        (34,143)
LUT__24760|out                        lut          0.000             0.925               2        (34,143)
n16003                                net          0.089             1.014               2        (34,143)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__24761|in[3]                      lut          0.054             1.068               2        (34,144)
LUT__24761|out                        lut          0.000             1.068               2        (34,144)
n16004                                net          0.111             1.179               2        (34,144)
   Routing elements:
      Manhattan distance of X:2, Y:0
LUT__24765|in[0]                      lut          0.054             1.233               2        (32,144)
LUT__24765|out                        lut          0.000             1.233               3        (32,144)
n16008                                net          0.520             1.753               3        (32,144)
   Routing elements:
      Manhattan distance of X:1, Y:25
LUT__24766|in[1]                      lut          0.054             1.807               3        (31,169)
LUT__24766|out                        lut          0.000             1.807              81        (31,169)
s_hdmi_de                             net          0.658             2.465              81        (31,169)
   Routing elements:
      Manhattan distance of X:37, Y:17
LUT__24771|in[2]                      lut          0.054             2.519              81        (68,186)
LUT__24771|out                        lut          0.000             2.519               3        (68,186)
n16013                                net          0.344             2.863               3        (68,186)
   Routing elements:
      Manhattan distance of X:1, Y:1
LUT__24774|in[0]                      lut          0.055             2.918               3        (69,187)
LUT__24774|out                        lut          0.000             2.918               2        (69,187)
n16016                                net          0.090             3.008               2        (69,187)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__24775|in[3]                      lut          0.055             3.063               2        (69,188)
LUT__24775|out                        lut          0.000             3.063              10        (69,188)
n10935                                net          0.284             3.347              10        (69,188)
   Routing elements:
      Manhattan distance of X:2, Y:3
LUT__25316|in[0]                      lut          0.054             3.401              10        (71,191)
LUT__25316|out                        lut          0.000             3.401               2        (71,191)
n16198                                net          0.123             3.524               2        (71,191)
   Routing elements:
      Manhattan distance of X:0, Y:4
LUT__25317|in[0]                      lut          0.054             3.578               2        (71,195)
LUT__25317|out                        lut          0.000             3.578               3        (71,195)
n16199                                net          0.227             3.805               3        (71,195)
   Routing elements:
      Manhattan distance of X:2, Y:5
LUT__25318|in[2]                      lut          0.055             3.860               3        (69,200)
LUT__25318|out                        lut          0.000             3.860               3        (69,200)
n16200                                net          0.478             4.338               3        (69,200)
   Routing elements:
      Manhattan distance of X:7, Y:6
LUT__25324|in[0]                      lut          0.054             4.392               3        (62,206)
LUT__25324|out                        lut          0.000             4.392               5        (62,206)
n14029                                net          0.235             4.627               5        (62,206)
   Routing elements:
      Manhattan distance of X:5, Y:1
LUT__25325|in[1]                      lut          0.055             4.682               5        (57,207)
LUT__25325|out                        lut          0.000             4.682               4        (57,207)
n16206                                net          0.332             5.014               4        (57,207)
   Routing elements:
      Manhattan distance of X:2, Y:6
LUT__25331|in[0]                      lut          0.054             5.068               4        (55,213)
LUT__25331|out                        lut          0.000             5.068               4        (55,213)
n14027                                net          0.356             5.424               4        (55,213)
   Routing elements:
      Manhattan distance of X:4, Y:1
u_rgb2dvi/enc_0/sub_50/add_2/i3|I1    adder        0.050             5.474               4        (59,214)
u_rgb2dvi/enc_0/sub_50/add_2/i3|CO    adder        0.000             5.474               2        (59,214)
n6801                                 net          0.000             5.474               2        (59,214)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_0/sub_50/add_2/i4|CI    adder        0.084             5.558               2        (59,215)
u_rgb2dvi/enc_0/sub_50/add_2/i4|O     adder        0.000             5.558               3        (59,215)
n6798                                 net          0.128             5.686               3        (59,215)
   Routing elements:
      Manhattan distance of X:5, Y:0
u_rgb2dvi/enc_0/sub_79/add_2/i4|I0    adder        0.045             5.731               3        (64,215)
u_rgb2dvi/enc_0/sub_79/add_2/i4|CO    adder        0.000             5.731               2        (64,215)
n6787                                 net          0.000             5.731               2        (64,215)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_0/sub_79/add_2/i5|CI    adder        0.084             5.815               2        (64,216)
u_rgb2dvi/enc_0/sub_79/add_2/i5|O     adder        0.000             5.815               2        (64,216)
n6785                                 net          0.280             6.095               2        (64,216)
   Routing elements:
      Manhattan distance of X:2, Y:2
LUT__26053|in[1]                      lut          0.055             6.150               2        (66,214)
LUT__26053|out                        lut          0.000             6.150               2        (66,214)
n16522                                net          0.188             6.338               2        (66,214)
   Routing elements:
      Manhattan distance of X:5, Y:0
LUT__26054|in[3]                      lut          0.054             6.392               2        (61,214)
LUT__26054|out                        lut          0.000             6.392               2        (61,214)
n14032                                net          0.392             6.784               2        (61,214)
   Routing elements:
      Manhattan distance of X:20, Y:7
u_rgb2dvi/enc_0/add_105/i5|I1         adder        0.054             6.838               2        (41,207)
u_rgb2dvi/enc_0/add_105/i5|O          adder        0.000             6.838               2        (41,207)
u_rgb2dvi/enc_0/acc[4]~FF|D           ff           0.003             6.841               2        (41,207)

Capture Clock Path
            name               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================
clk_pixel                        inpad        0.000             0.000               0        (0,159) 
clk_pixel                        inpad        0.110             0.110             104        (0,159) 
clk_pixel                        net          1.719             1.829             104        (0,159) 
   Routing elements:
      Manhattan distance of X:41, Y:48
u_rgb2dvi/enc_0/acc[4]~FF|CLK    ff           0.000             1.829             104        (41,207)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_lcd_driver/vcnt[8]~FF|CLK         
Path End      : u_rgb2dvi/enc_0/acc[4]~FF|D         
Launch Clock  : clk_pixel (RISE)                    
Capture Clock : clk_pixel (RISE)                    
Slack         : 6.369 (required time - arrival time)
Delay         : 6.706                               

Logic Level             : 23
Non-global nets on path : 23
Global nets on path     :  0

Launch Clock Path Delay        : 1.956
+ Clock To Q + Data Path Delay : 6.835
--------------------------------------
End-of-path arrival time       : 8.791

Constraint                     : 13.441
+ Capture Clock Path Delay     :  1.829
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 15.160

Launch Clock Path
           name              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================
clk_pixel                      inpad        0.000             0.000               0        (0,159) 
clk_pixel                      inpad        0.110             0.110             104        (0,159) 
clk_pixel                      net          1.846             1.956             104        (0,159) 
   Routing elements:
      Manhattan distance of X:37, Y:12
u_lcd_driver/vcnt[8]~FF|CLK    ff           0.000             1.956             104        (37,147)

Data Path
               name                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================
u_lcd_driver/vcnt[8]~FF|Q             ff           0.126             0.126               3        (37,147)
u_lcd_driver/vcnt[8]                  net          0.172             0.298               3        (37,147)
   Routing elements:
      Manhattan distance of X:0, Y:5
LUT__24758|in[1]                      lut          0.054             0.352               3        (37,152)
LUT__24758|out                        lut          0.000             0.352               5        (37,152)
n16001                                net          0.283             0.635               5        (37,152)
   Routing elements:
      Manhattan distance of X:3, Y:4
LUT__24759|in[2]                      lut          0.054             0.689               5        (34,148)
LUT__24759|out                        lut          0.000             0.689               2        (34,148)
n16002                                net          0.205             0.894               2        (34,148)
   Routing elements:
      Manhattan distance of X:0, Y:5
LUT__24760|in[3]                      lut          0.054             0.948               2        (34,143)
LUT__24760|out                        lut          0.000             0.948               2        (34,143)
n16003                                net          0.089             1.037               2        (34,143)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__24761|in[3]                      lut          0.054             1.091               2        (34,144)
LUT__24761|out                        lut          0.000             1.091               2        (34,144)
n16004                                net          0.111             1.202               2        (34,144)
   Routing elements:
      Manhattan distance of X:2, Y:0
LUT__24765|in[0]                      lut          0.054             1.256               2        (32,144)
LUT__24765|out                        lut          0.000             1.256               3        (32,144)
n16008                                net          0.520             1.776               3        (32,144)
   Routing elements:
      Manhattan distance of X:1, Y:25
LUT__24766|in[1]                      lut          0.054             1.830               3        (31,169)
LUT__24766|out                        lut          0.000             1.830              81        (31,169)
s_hdmi_de                             net          0.607             2.437              81        (31,169)
   Routing elements:
      Manhattan distance of X:36, Y:22
LUT__24767|in[2]                      lut          0.054             2.491              81        (67,191)
LUT__24767|out                        lut          0.000             2.491               5        (67,191)
n16009                                net          0.230             2.721               5        (67,191)
   Routing elements:
      Manhattan distance of X:2, Y:1
LUT__24768|in[1]                      lut          0.055             2.776               5        (69,190)
LUT__24768|out                        lut          0.000             2.776               3        (69,190)
n16010                                net          0.087             2.863               3        (69,190)
   Routing elements:
      Manhattan distance of X:0, Y:3
LUT__24774|in[1]                      lut          0.055             2.918               3        (69,187)
LUT__24774|out                        lut          0.000             2.918               2        (69,187)
n16016                                net          0.090             3.008               2        (69,187)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__24775|in[3]                      lut          0.055             3.063               2        (69,188)
LUT__24775|out                        lut          0.000             3.063              10        (69,188)
n10935                                net          0.284             3.347              10        (69,188)
   Routing elements:
      Manhattan distance of X:2, Y:3
LUT__25316|in[0]                      lut          0.054             3.401              10        (71,191)
LUT__25316|out                        lut          0.000             3.401               2        (71,191)
n16198                                net          0.123             3.524               2        (71,191)
   Routing elements:
      Manhattan distance of X:0, Y:4
LUT__25317|in[0]                      lut          0.054             3.578               2        (71,195)
LUT__25317|out                        lut          0.000             3.578               3        (71,195)
n16199                                net          0.227             3.805               3        (71,195)
   Routing elements:
      Manhattan distance of X:2, Y:5
LUT__25318|in[2]                      lut          0.055             3.860               3        (69,200)
LUT__25318|out                        lut          0.000             3.860               3        (69,200)
n16200                                net          0.487             4.347               3        (69,200)
   Routing elements:
      Manhattan distance of X:9, Y:6
LUT__25327|in[1]                      lut          0.055             4.402               3        (60,206)
LUT__25327|out                        lut          0.000             4.402               4        (60,206)
n16207                                net          0.304             4.706               4        (60,206)
   Routing elements:
      Manhattan distance of X:4, Y:6
LUT__25328|in[1]                      lut          0.054             4.760               4        (56,212)
LUT__25328|out                        lut          0.000             4.760               5        (56,212)
n14026                                net          0.248             5.008               5        (56,212)
   Routing elements:
      Manhattan distance of X:1, Y:1
LUT__25331|in[1]                      lut          0.054             5.062               5        (55,213)
LUT__25331|out                        lut          0.000             5.062               4        (55,213)
n14027                                net          0.356             5.418               4        (55,213)
   Routing elements:
      Manhattan distance of X:4, Y:1
u_rgb2dvi/enc_0/sub_50/add_2/i3|I1    adder        0.050             5.468               4        (59,214)
u_rgb2dvi/enc_0/sub_50/add_2/i3|CO    adder        0.000             5.468               2        (59,214)
n6801                                 net          0.000             5.468               2        (59,214)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_0/sub_50/add_2/i4|CI    adder        0.084             5.552               2        (59,215)
u_rgb2dvi/enc_0/sub_50/add_2/i4|O     adder        0.000             5.552               3        (59,215)
n6798                                 net          0.128             5.680               3        (59,215)
   Routing elements:
      Manhattan distance of X:5, Y:0
u_rgb2dvi/enc_0/sub_79/add_2/i4|I0    adder        0.045             5.725               3        (64,215)
u_rgb2dvi/enc_0/sub_79/add_2/i4|CO    adder        0.000             5.725               2        (64,215)
n6787                                 net          0.000             5.725               2        (64,215)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_0/sub_79/add_2/i5|CI    adder        0.084             5.809               2        (64,216)
u_rgb2dvi/enc_0/sub_79/add_2/i5|O     adder        0.000             5.809               2        (64,216)
n6785                                 net          0.280             6.089               2        (64,216)
   Routing elements:
      Manhattan distance of X:2, Y:2
LUT__26053|in[1]                      lut          0.055             6.144               2        (66,214)
LUT__26053|out                        lut          0.000             6.144               2        (66,214)
n16522                                net          0.188             6.332               2        (66,214)
   Routing elements:
      Manhattan distance of X:5, Y:0
LUT__26054|in[3]                      lut          0.054             6.386               2        (61,214)
LUT__26054|out                        lut          0.000             6.386               2        (61,214)
n14032                                net          0.392             6.778               2        (61,214)
   Routing elements:
      Manhattan distance of X:20, Y:7
u_rgb2dvi/enc_0/add_105/i5|I1         adder        0.054             6.832               2        (41,207)
u_rgb2dvi/enc_0/add_105/i5|O          adder        0.000             6.832               2        (41,207)
u_rgb2dvi/enc_0/acc[4]~FF|D           ff           0.003             6.835               2        (41,207)

Capture Clock Path
            name               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================
clk_pixel                        inpad        0.000             0.000               0        (0,159) 
clk_pixel                        inpad        0.110             0.110             104        (0,159) 
clk_pixel                        net          1.719             1.829             104        (0,159) 
   Routing elements:
      Manhattan distance of X:41, Y:48
u_rgb2dvi/enc_0/acc[4]~FF|CLK    ff           0.000             1.829             104        (41,207)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_lcd_driver/vcnt[7]~FF|CLK         
Path End      : u_rgb2dvi/enc_0/acc[4]~FF|D         
Launch Clock  : clk_pixel (RISE)                    
Capture Clock : clk_pixel (RISE)                    
Slack         : 6.369 (required time - arrival time)
Delay         : 6.706                               

Logic Level             : 22
Non-global nets on path : 22
Global nets on path     :  0

Launch Clock Path Delay        : 1.956
+ Clock To Q + Data Path Delay : 6.835
--------------------------------------
End-of-path arrival time       : 8.791

Constraint                     : 13.441
+ Capture Clock Path Delay     :  1.829
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 15.160

Launch Clock Path
           name              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================
clk_pixel                      inpad        0.000             0.000               0        (0,159) 
clk_pixel                      inpad        0.110             0.110             104        (0,159) 
clk_pixel                      net          1.846             1.956             104        (0,159) 
   Routing elements:
      Manhattan distance of X:37, Y:13
u_lcd_driver/vcnt[7]~FF|CLK    ff           0.000             1.956             104        (37,146)

Data Path
               name                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================
u_lcd_driver/vcnt[7]~FF|Q             ff           0.126             0.126               3        (37,146)
u_lcd_driver/vcnt[7]                  net          0.149             0.275               3        (37,146)
   Routing elements:
      Manhattan distance of X:0, Y:6
LUT__24758|in[0]                      lut          0.054             0.329               3        (37,152)
LUT__24758|out                        lut          0.000             0.329               5        (37,152)
n16001                                net          0.283             0.612               5        (37,152)
   Routing elements:
      Manhattan distance of X:3, Y:4
LUT__24759|in[2]                      lut          0.054             0.666               5        (34,148)
LUT__24759|out                        lut          0.000             0.666               2        (34,148)
n16002                                net          0.205             0.871               2        (34,148)
   Routing elements:
      Manhattan distance of X:0, Y:5
LUT__24760|in[3]                      lut          0.054             0.925               2        (34,143)
LUT__24760|out                        lut          0.000             0.925               2        (34,143)
n16003                                net          0.089             1.014               2        (34,143)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__24761|in[3]                      lut          0.054             1.068               2        (34,144)
LUT__24761|out                        lut          0.000             1.068               2        (34,144)
n16004                                net          0.111             1.179               2        (34,144)
   Routing elements:
      Manhattan distance of X:2, Y:0
LUT__24765|in[0]                      lut          0.054             1.233               2        (32,144)
LUT__24765|out                        lut          0.000             1.233               3        (32,144)
n16008                                net          0.520             1.753               3        (32,144)
   Routing elements:
      Manhattan distance of X:1, Y:25
LUT__24766|in[1]                      lut          0.054             1.807               3        (31,169)
LUT__24766|out                        lut          0.000             1.807              81        (31,169)
s_hdmi_de                             net          0.658             2.465              81        (31,169)
   Routing elements:
      Manhattan distance of X:37, Y:17
LUT__24771|in[2]                      lut          0.054             2.519              81        (68,186)
LUT__24771|out                        lut          0.000             2.519               3        (68,186)
n16013                                net          0.344             2.863               3        (68,186)
   Routing elements:
      Manhattan distance of X:1, Y:1
LUT__24774|in[0]                      lut          0.055             2.918               3        (69,187)
LUT__24774|out                        lut          0.000             2.918               2        (69,187)
n16016                                net          0.090             3.008               2        (69,187)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__24775|in[3]                      lut          0.055             3.063               2        (69,188)
LUT__24775|out                        lut          0.000             3.063              10        (69,188)
n10935                                net          0.284             3.347              10        (69,188)
   Routing elements:
      Manhattan distance of X:2, Y:3
LUT__25316|in[0]                      lut          0.054             3.401              10        (71,191)
LUT__25316|out                        lut          0.000             3.401               2        (71,191)
n16198                                net          0.123             3.524               2        (71,191)
   Routing elements:
      Manhattan distance of X:0, Y:4
LUT__25317|in[0]                      lut          0.054             3.578               2        (71,195)
LUT__25317|out                        lut          0.000             3.578               3        (71,195)
n16199                                net          0.227             3.805               3        (71,195)
   Routing elements:
      Manhattan distance of X:2, Y:5
LUT__25318|in[2]                      lut          0.055             3.860               3        (69,200)
LUT__25318|out                        lut          0.000             3.860               3        (69,200)
n16200                                net          0.487             4.347               3        (69,200)
   Routing elements:
      Manhattan distance of X:9, Y:6
LUT__25327|in[1]                      lut          0.055             4.402               3        (60,206)
LUT__25327|out                        lut          0.000             4.402               4        (60,206)
n16207                                net          0.304             4.706               4        (60,206)
   Routing elements:
      Manhattan distance of X:4, Y:6
LUT__25328|in[1]                      lut          0.054             4.760               4        (56,212)
LUT__25328|out                        lut          0.000             4.760               5        (56,212)
n14026                                net          0.248             5.008               5        (56,212)
   Routing elements:
      Manhattan distance of X:1, Y:1
LUT__25331|in[1]                      lut          0.054             5.062               5        (55,213)
LUT__25331|out                        lut          0.000             5.062               4        (55,213)
n14027                                net          0.356             5.418               4        (55,213)
   Routing elements:
      Manhattan distance of X:4, Y:1
u_rgb2dvi/enc_0/sub_50/add_2/i3|I1    adder        0.050             5.468               4        (59,214)
u_rgb2dvi/enc_0/sub_50/add_2/i3|CO    adder        0.000             5.468               2        (59,214)
n6801                                 net          0.000             5.468               2        (59,214)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_0/sub_50/add_2/i4|CI    adder        0.084             5.552               2        (59,215)
u_rgb2dvi/enc_0/sub_50/add_2/i4|O     adder        0.000             5.552               3        (59,215)
n6798                                 net          0.128             5.680               3        (59,215)
   Routing elements:
      Manhattan distance of X:5, Y:0
u_rgb2dvi/enc_0/sub_79/add_2/i4|I0    adder        0.045             5.725               3        (64,215)
u_rgb2dvi/enc_0/sub_79/add_2/i4|CO    adder        0.000             5.725               2        (64,215)
n6787                                 net          0.000             5.725               2        (64,215)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_0/sub_79/add_2/i5|CI    adder        0.084             5.809               2        (64,216)
u_rgb2dvi/enc_0/sub_79/add_2/i5|O     adder        0.000             5.809               2        (64,216)
n6785                                 net          0.280             6.089               2        (64,216)
   Routing elements:
      Manhattan distance of X:2, Y:2
LUT__26053|in[1]                      lut          0.055             6.144               2        (66,214)
LUT__26053|out                        lut          0.000             6.144               2        (66,214)
n16522                                net          0.188             6.332               2        (66,214)
   Routing elements:
      Manhattan distance of X:5, Y:0
LUT__26054|in[3]                      lut          0.054             6.386               2        (61,214)
LUT__26054|out                        lut          0.000             6.386               2        (61,214)
n14032                                net          0.392             6.778               2        (61,214)
   Routing elements:
      Manhattan distance of X:20, Y:7
u_rgb2dvi/enc_0/add_105/i5|I1         adder        0.054             6.832               2        (41,207)
u_rgb2dvi/enc_0/add_105/i5|O          adder        0.000             6.832               2        (41,207)
u_rgb2dvi/enc_0/acc[4]~FF|D           ff           0.003             6.835               2        (41,207)

Capture Clock Path
            name               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================
clk_pixel                        inpad        0.000             0.000               0        (0,159) 
clk_pixel                        inpad        0.110             0.110             104        (0,159) 
clk_pixel                        net          1.719             1.829             104        (0,159) 
   Routing elements:
      Manhattan distance of X:41, Y:48
u_rgb2dvi/enc_0/acc[4]~FF|CLK    ff           0.000             1.829             104        (41,207)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_lcd_driver/vcnt[8]~FF|CLK         
Path End      : u_rgb2dvi/enc_0/acc[4]~FF|D         
Launch Clock  : clk_pixel (RISE)                    
Capture Clock : clk_pixel (RISE)                    
Slack         : 6.374 (required time - arrival time)
Delay         : 6.701                               

Logic Level             : 21
Non-global nets on path : 21
Global nets on path     :  0

Launch Clock Path Delay        : 1.956
+ Clock To Q + Data Path Delay : 6.830
--------------------------------------
End-of-path arrival time       : 8.786

Constraint                     : 13.441
+ Capture Clock Path Delay     :  1.829
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 15.160

Launch Clock Path
           name              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================
clk_pixel                      inpad        0.000             0.000               0        (0,159) 
clk_pixel                      inpad        0.110             0.110             104        (0,159) 
clk_pixel                      net          1.846             1.956             104        (0,159) 
   Routing elements:
      Manhattan distance of X:37, Y:12
u_lcd_driver/vcnt[8]~FF|CLK    ff           0.000             1.956             104        (37,147)

Data Path
               name                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================
u_lcd_driver/vcnt[8]~FF|Q             ff           0.126             0.126               3        (37,147)
u_lcd_driver/vcnt[8]                  net          0.172             0.298               3        (37,147)
   Routing elements:
      Manhattan distance of X:0, Y:5
LUT__24758|in[1]                      lut          0.054             0.352               3        (37,152)
LUT__24758|out                        lut          0.000             0.352               5        (37,152)
n16001                                net          0.283             0.635               5        (37,152)
   Routing elements:
      Manhattan distance of X:3, Y:4
LUT__24759|in[2]                      lut          0.054             0.689               5        (34,148)
LUT__24759|out                        lut          0.000             0.689               2        (34,148)
n16002                                net          0.205             0.894               2        (34,148)
   Routing elements:
      Manhattan distance of X:0, Y:5
LUT__24760|in[3]                      lut          0.054             0.948               2        (34,143)
LUT__24760|out                        lut          0.000             0.948               2        (34,143)
n16003                                net          0.089             1.037               2        (34,143)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__24761|in[3]                      lut          0.054             1.091               2        (34,144)
LUT__24761|out                        lut          0.000             1.091               2        (34,144)
n16004                                net          0.111             1.202               2        (34,144)
   Routing elements:
      Manhattan distance of X:2, Y:0
LUT__24765|in[0]                      lut          0.054             1.256               2        (32,144)
LUT__24765|out                        lut          0.000             1.256               3        (32,144)
n16008                                net          0.520             1.776               3        (32,144)
   Routing elements:
      Manhattan distance of X:1, Y:25
LUT__24766|in[1]                      lut          0.054             1.830               3        (31,169)
LUT__24766|out                        lut          0.000             1.830              81        (31,169)
s_hdmi_de                             net          0.658             2.488              81        (31,169)
   Routing elements:
      Manhattan distance of X:37, Y:17
LUT__24771|in[2]                      lut          0.054             2.542              81        (68,186)
LUT__24771|out                        lut          0.000             2.542               3        (68,186)
n16013                                net          0.344             2.886               3        (68,186)
   Routing elements:
      Manhattan distance of X:1, Y:1
LUT__24774|in[0]                      lut          0.055             2.941               3        (69,187)
LUT__24774|out                        lut          0.000             2.941               2        (69,187)
n16016                                net          0.090             3.031               2        (69,187)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__24775|in[3]                      lut          0.055             3.086               2        (69,188)
LUT__24775|out                        lut          0.000             3.086              10        (69,188)
n10935                                net          0.326             3.412              10        (69,188)
   Routing elements:
      Manhattan distance of X:2, Y:7
LUT__25315|in[1]                      lut          0.054             3.466              10        (67,195)
LUT__25315|out                        lut          0.000             3.466               3        (67,195)
n16197                                net          0.328             3.794               3        (67,195)
   Routing elements:
      Manhattan distance of X:2, Y:5
LUT__25318|in[1]                      lut          0.055             3.849               3        (69,200)
LUT__25318|out                        lut          0.000             3.849               3        (69,200)
n16200                                net          0.478             4.327               3        (69,200)
   Routing elements:
      Manhattan distance of X:7, Y:6
LUT__25324|in[0]                      lut          0.054             4.381               3        (62,206)
LUT__25324|out                        lut          0.000             4.381               5        (62,206)
n14029                                net          0.235             4.616               5        (62,206)
   Routing elements:
      Manhattan distance of X:5, Y:1
LUT__25325|in[1]                      lut          0.055             4.671               5        (57,207)
LUT__25325|out                        lut          0.000             4.671               4        (57,207)
n16206                                net          0.332             5.003               4        (57,207)
   Routing elements:
      Manhattan distance of X:2, Y:6
LUT__25331|in[0]                      lut          0.054             5.057               4        (55,213)
LUT__25331|out                        lut          0.000             5.057               4        (55,213)
n14027                                net          0.356             5.413               4        (55,213)
   Routing elements:
      Manhattan distance of X:4, Y:1
u_rgb2dvi/enc_0/sub_50/add_2/i3|I1    adder        0.050             5.463               4        (59,214)
u_rgb2dvi/enc_0/sub_50/add_2/i3|CO    adder        0.000             5.463               2        (59,214)
n6801                                 net          0.000             5.463               2        (59,214)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_0/sub_50/add_2/i4|CI    adder        0.084             5.547               2        (59,215)
u_rgb2dvi/enc_0/sub_50/add_2/i4|O     adder        0.000             5.547               3        (59,215)
n6798                                 net          0.128             5.675               3        (59,215)
   Routing elements:
      Manhattan distance of X:5, Y:0
u_rgb2dvi/enc_0/sub_79/add_2/i4|I0    adder        0.045             5.720               3        (64,215)
u_rgb2dvi/enc_0/sub_79/add_2/i4|CO    adder        0.000             5.720               2        (64,215)
n6787                                 net          0.000             5.720               2        (64,215)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_0/sub_79/add_2/i5|CI    adder        0.084             5.804               2        (64,216)
u_rgb2dvi/enc_0/sub_79/add_2/i5|O     adder        0.000             5.804               2        (64,216)
n6785                                 net          0.280             6.084               2        (64,216)
   Routing elements:
      Manhattan distance of X:2, Y:2
LUT__26053|in[1]                      lut          0.055             6.139               2        (66,214)
LUT__26053|out                        lut          0.000             6.139               2        (66,214)
n16522                                net          0.188             6.327               2        (66,214)
   Routing elements:
      Manhattan distance of X:5, Y:0
LUT__26054|in[3]                      lut          0.054             6.381               2        (61,214)
LUT__26054|out                        lut          0.000             6.381               2        (61,214)
n14032                                net          0.392             6.773               2        (61,214)
   Routing elements:
      Manhattan distance of X:20, Y:7
u_rgb2dvi/enc_0/add_105/i5|I1         adder        0.054             6.827               2        (41,207)
u_rgb2dvi/enc_0/add_105/i5|O          adder        0.000             6.827               2        (41,207)
u_rgb2dvi/enc_0/acc[4]~FF|D           ff           0.003             6.830               2        (41,207)

Capture Clock Path
            name               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================
clk_pixel                        inpad        0.000             0.000               0        (0,159) 
clk_pixel                        inpad        0.110             0.110             104        (0,159) 
clk_pixel                        net          1.719             1.829             104        (0,159) 
   Routing elements:
      Manhattan distance of X:41, Y:48
u_rgb2dvi/enc_0/acc[4]~FF|CLK    ff           0.000             1.829             104        (41,207)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_lcd_driver/vcnt[8]~FF|CLK         
Path End      : u_rgb2dvi/enc_0/acc[4]~FF|D         
Launch Clock  : clk_pixel (RISE)                    
Capture Clock : clk_pixel (RISE)                    
Slack         : 6.375 (required time - arrival time)
Delay         : 6.700                               

Logic Level             : 22
Non-global nets on path : 22
Global nets on path     :  0

Launch Clock Path Delay        : 1.956
+ Clock To Q + Data Path Delay : 6.829
--------------------------------------
End-of-path arrival time       : 8.785

Constraint                     : 13.441
+ Capture Clock Path Delay     :  1.829
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 15.160

Launch Clock Path
           name              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================
clk_pixel                      inpad        0.000             0.000               0        (0,159) 
clk_pixel                      inpad        0.110             0.110             104        (0,159) 
clk_pixel                      net          1.846             1.956             104        (0,159) 
   Routing elements:
      Manhattan distance of X:37, Y:12
u_lcd_driver/vcnt[8]~FF|CLK    ff           0.000             1.956             104        (37,147)

Data Path
               name                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================
u_lcd_driver/vcnt[8]~FF|Q             ff           0.126             0.126               3        (37,147)
u_lcd_driver/vcnt[8]                  net          0.172             0.298               3        (37,147)
   Routing elements:
      Manhattan distance of X:0, Y:5
LUT__24758|in[1]                      lut          0.054             0.352               3        (37,152)
LUT__24758|out                        lut          0.000             0.352               5        (37,152)
n16001                                net          0.283             0.635               5        (37,152)
   Routing elements:
      Manhattan distance of X:3, Y:4
LUT__24759|in[2]                      lut          0.054             0.689               5        (34,148)
LUT__24759|out                        lut          0.000             0.689               2        (34,148)
n16002                                net          0.205             0.894               2        (34,148)
   Routing elements:
      Manhattan distance of X:0, Y:5
LUT__24760|in[3]                      lut          0.054             0.948               2        (34,143)
LUT__24760|out                        lut          0.000             0.948               2        (34,143)
n16003                                net          0.089             1.037               2        (34,143)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__24761|in[3]                      lut          0.054             1.091               2        (34,144)
LUT__24761|out                        lut          0.000             1.091               2        (34,144)
n16004                                net          0.111             1.202               2        (34,144)
   Routing elements:
      Manhattan distance of X:2, Y:0
LUT__24765|in[0]                      lut          0.054             1.256               2        (32,144)
LUT__24765|out                        lut          0.000             1.256               3        (32,144)
n16008                                net          0.520             1.776               3        (32,144)
   Routing elements:
      Manhattan distance of X:1, Y:25
LUT__24766|in[1]                      lut          0.054             1.830               3        (31,169)
LUT__24766|out                        lut          0.000             1.830              81        (31,169)
s_hdmi_de                             net          0.658             2.488              81        (31,169)
   Routing elements:
      Manhattan distance of X:37, Y:17
LUT__24771|in[2]                      lut          0.054             2.542              81        (68,186)
LUT__24771|out                        lut          0.000             2.542               3        (68,186)
n16013                                net          0.344             2.886               3        (68,186)
   Routing elements:
      Manhattan distance of X:1, Y:1
LUT__24774|in[0]                      lut          0.055             2.941               3        (69,187)
LUT__24774|out                        lut          0.000             2.941               2        (69,187)
n16016                                net          0.090             3.031               2        (69,187)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__24775|in[3]                      lut          0.055             3.086               2        (69,188)
LUT__24775|out                        lut          0.000             3.086              10        (69,188)
n10935                                net          0.284             3.370              10        (69,188)
   Routing elements:
      Manhattan distance of X:2, Y:3
LUT__25316|in[0]                      lut          0.054             3.424              10        (71,191)
LUT__25316|out                        lut          0.000             3.424               2        (71,191)
n16198                                net          0.123             3.547               2        (71,191)
   Routing elements:
      Manhattan distance of X:0, Y:4
LUT__25317|in[0]                      lut          0.054             3.601               2        (71,195)
LUT__25317|out                        lut          0.000             3.601               3        (71,195)
n16199                                net          0.227             3.828               3        (71,195)
   Routing elements:
      Manhattan distance of X:2, Y:5
LUT__25318|in[2]                      lut          0.055             3.883               3        (69,200)
LUT__25318|out                        lut          0.000             3.883               3        (69,200)
n16200                                net          0.478             4.361               3        (69,200)
   Routing elements:
      Manhattan distance of X:7, Y:6
LUT__25324|in[0]                      lut          0.054             4.415               3        (62,206)
LUT__25324|out                        lut          0.000             4.415               5        (62,206)
n14029                                net          0.235             4.650               5        (62,206)
   Routing elements:
      Manhattan distance of X:5, Y:1
LUT__25325|in[1]                      lut          0.055             4.705               5        (57,207)
LUT__25325|out                        lut          0.000             4.705               4        (57,207)
n16206                                net          0.332             5.037               4        (57,207)
   Routing elements:
      Manhattan distance of X:2, Y:6
LUT__25331|in[0]                      lut          0.054             5.091               4        (55,213)
LUT__25331|out                        lut          0.000             5.091               4        (55,213)
n14027                                net          0.356             5.447               4        (55,213)
   Routing elements:
      Manhattan distance of X:4, Y:1
u_rgb2dvi/enc_0/sub_50/add_2/i3|I1    adder        0.050             5.497               4        (59,214)
u_rgb2dvi/enc_0/sub_50/add_2/i3|CO    adder        0.000             5.497               2        (59,214)
n6801                                 net          0.000             5.497               2        (59,214)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_0/sub_50/add_2/i4|CI    adder        0.084             5.581               2        (59,215)
u_rgb2dvi/enc_0/sub_50/add_2/i4|O     adder        0.000             5.581               3        (59,215)
n6798                                 net          0.128             5.709               3        (59,215)
   Routing elements:
      Manhattan distance of X:5, Y:0
u_rgb2dvi/enc_0/sub_79/add_2/i4|I0    adder        0.054             5.763               3        (64,215)
u_rgb2dvi/enc_0/sub_79/add_2/i4|O     adder        0.000             5.763               2        (64,215)
n6786                                 net          0.160             5.923               2        (64,215)
   Routing elements:
      Manhattan distance of X:1, Y:0
LUT__26055|in[1]                      lut          0.054             5.977               2        (65,215)
LUT__26055|out                        lut          0.000             5.977               2        (65,215)
n16523                                net          0.213             6.190               2        (65,215)
   Routing elements:
      Manhattan distance of X:5, Y:0
LUT__26056|in[3]                      lut          0.055             6.245               2        (60,215)
LUT__26056|out                        lut          0.000             6.245               2        (60,215)
n14035                                net          0.447             6.692               2        (60,215)
   Routing elements:
      Manhattan distance of X:19, Y:9
u_rgb2dvi/enc_0/add_105/i4|I1         adder        0.050             6.742               2        (41,206)
u_rgb2dvi/enc_0/add_105/i4|CO         adder        0.000             6.742               2        (41,206)
n6806                                 net          0.000             6.742               2        (41,206)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_0/add_105/i5|CI         adder        0.084             6.826               2        (41,207)
u_rgb2dvi/enc_0/add_105/i5|O          adder        0.000             6.826               2        (41,207)
u_rgb2dvi/enc_0/acc[4]~FF|D           ff           0.003             6.829               2        (41,207)

Capture Clock Path
            name               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================
clk_pixel                        inpad        0.000             0.000               0        (0,159) 
clk_pixel                        inpad        0.110             0.110             104        (0,159) 
clk_pixel                        net          1.719             1.829             104        (0,159) 
   Routing elements:
      Manhattan distance of X:41, Y:48
u_rgb2dvi/enc_0/acc[4]~FF|CLK    ff           0.000             1.829             104        (41,207)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_lcd_driver/vcnt[8]~FF|CLK         
Path End      : u_rgb2dvi/enc_0/acc[4]~FF|D         
Launch Clock  : clk_pixel (RISE)                    
Capture Clock : clk_pixel (RISE)                    
Slack         : 6.377 (required time - arrival time)
Delay         : 6.698                               

Logic Level             : 22
Non-global nets on path : 22
Global nets on path     :  0

Launch Clock Path Delay        : 1.956
+ Clock To Q + Data Path Delay : 6.827
--------------------------------------
End-of-path arrival time       : 8.783

Constraint                     : 13.441
+ Capture Clock Path Delay     :  1.829
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 15.160

Launch Clock Path
           name              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================
clk_pixel                      inpad        0.000             0.000               0        (0,159) 
clk_pixel                      inpad        0.110             0.110             104        (0,159) 
clk_pixel                      net          1.846             1.956             104        (0,159) 
   Routing elements:
      Manhattan distance of X:37, Y:12
u_lcd_driver/vcnt[8]~FF|CLK    ff           0.000             1.956             104        (37,147)

Data Path
               name                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================
u_lcd_driver/vcnt[8]~FF|Q             ff           0.126             0.126               3        (37,147)
u_lcd_driver/vcnt[8]                  net          0.172             0.298               3        (37,147)
   Routing elements:
      Manhattan distance of X:0, Y:5
LUT__24758|in[1]                      lut          0.054             0.352               3        (37,152)
LUT__24758|out                        lut          0.000             0.352               5        (37,152)
n16001                                net          0.283             0.635               5        (37,152)
   Routing elements:
      Manhattan distance of X:3, Y:4
LUT__24759|in[2]                      lut          0.054             0.689               5        (34,148)
LUT__24759|out                        lut          0.000             0.689               2        (34,148)
n16002                                net          0.205             0.894               2        (34,148)
   Routing elements:
      Manhattan distance of X:0, Y:5
LUT__24760|in[3]                      lut          0.054             0.948               2        (34,143)
LUT__24760|out                        lut          0.000             0.948               2        (34,143)
n16003                                net          0.089             1.037               2        (34,143)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__24761|in[3]                      lut          0.054             1.091               2        (34,144)
LUT__24761|out                        lut          0.000             1.091               2        (34,144)
n16004                                net          0.111             1.202               2        (34,144)
   Routing elements:
      Manhattan distance of X:2, Y:0
LUT__24765|in[0]                      lut          0.054             1.256               2        (32,144)
LUT__24765|out                        lut          0.000             1.256               3        (32,144)
n16008                                net          0.520             1.776               3        (32,144)
   Routing elements:
      Manhattan distance of X:1, Y:25
LUT__24766|in[1]                      lut          0.054             1.830               3        (31,169)
LUT__24766|out                        lut          0.000             1.830              81        (31,169)
s_hdmi_de                             net          0.658             2.488              81        (31,169)
   Routing elements:
      Manhattan distance of X:37, Y:17
LUT__24771|in[2]                      lut          0.054             2.542              81        (68,186)
LUT__24771|out                        lut          0.000             2.542               3        (68,186)
n16013                                net          0.344             2.886               3        (68,186)
   Routing elements:
      Manhattan distance of X:1, Y:1
LUT__24774|in[0]                      lut          0.055             2.941               3        (69,187)
LUT__24774|out                        lut          0.000             2.941               2        (69,187)
n16016                                net          0.090             3.031               2        (69,187)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__24775|in[3]                      lut          0.055             3.086               2        (69,188)
LUT__24775|out                        lut          0.000             3.086              10        (69,188)
n10935                                net          0.284             3.370              10        (69,188)
   Routing elements:
      Manhattan distance of X:2, Y:3
LUT__25316|in[0]                      lut          0.054             3.424              10        (71,191)
LUT__25316|out                        lut          0.000             3.424               2        (71,191)
n16198                                net          0.123             3.547               2        (71,191)
   Routing elements:
      Manhattan distance of X:0, Y:4
LUT__25317|in[0]                      lut          0.054             3.601               2        (71,195)
LUT__25317|out                        lut          0.000             3.601               3        (71,195)
n16199                                net          0.227             3.828               3        (71,195)
   Routing elements:
      Manhattan distance of X:2, Y:5
LUT__25318|in[2]                      lut          0.055             3.883               3        (69,200)
LUT__25318|out                        lut          0.000             3.883               3        (69,200)
n16200                                net          0.478             4.361               3        (69,200)
   Routing elements:
      Manhattan distance of X:7, Y:6
LUT__25324|in[0]                      lut          0.054             4.415               3        (62,206)
LUT__25324|out                        lut          0.000             4.415               5        (62,206)
n14029                                net          0.235             4.650               5        (62,206)
   Routing elements:
      Manhattan distance of X:5, Y:1
LUT__25325|in[1]                      lut          0.055             4.705               5        (57,207)
LUT__25325|out                        lut          0.000             4.705               4        (57,207)
n16206                                net          0.332             5.037               4        (57,207)
   Routing elements:
      Manhattan distance of X:2, Y:6
LUT__25331|in[0]                      lut          0.054             5.091               4        (55,213)
LUT__25331|out                        lut          0.000             5.091               4        (55,213)
n14027                                net          0.356             5.447               4        (55,213)
   Routing elements:
      Manhattan distance of X:4, Y:1
u_rgb2dvi/enc_0/sub_50/add_2/i3|I1    adder        0.054             5.501               4        (59,214)
u_rgb2dvi/enc_0/sub_50/add_2/i3|O     adder        0.000             5.501               3        (59,214)
n6800                                 net          0.131             5.632               3        (59,214)
   Routing elements:
      Manhattan distance of X:5, Y:0
u_rgb2dvi/enc_0/sub_79/add_2/i3|I0    adder        0.045             5.677               3        (64,214)
u_rgb2dvi/enc_0/sub_79/add_2/i3|CO    adder        0.000             5.677               2        (64,214)
n6789                                 net          0.000             5.677               2        (64,214)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_0/sub_79/add_2/i4|CI    adder        0.084             5.761               2        (64,215)
u_rgb2dvi/enc_0/sub_79/add_2/i4|O     adder        0.000             5.761               2        (64,215)
n6786                                 net          0.160             5.921               2        (64,215)
   Routing elements:
      Manhattan distance of X:1, Y:0
LUT__26055|in[1]                      lut          0.054             5.975               2        (65,215)
LUT__26055|out                        lut          0.000             5.975               2        (65,215)
n16523                                net          0.213             6.188               2        (65,215)
   Routing elements:
      Manhattan distance of X:5, Y:0
LUT__26056|in[3]                      lut          0.055             6.243               2        (60,215)
LUT__26056|out                        lut          0.000             6.243               2        (60,215)
n14035                                net          0.447             6.690               2        (60,215)
   Routing elements:
      Manhattan distance of X:19, Y:9
u_rgb2dvi/enc_0/add_105/i4|I1         adder        0.050             6.740               2        (41,206)
u_rgb2dvi/enc_0/add_105/i4|CO         adder        0.000             6.740               2        (41,206)
n6806                                 net          0.000             6.740               2        (41,206)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_0/add_105/i5|CI         adder        0.084             6.824               2        (41,207)
u_rgb2dvi/enc_0/add_105/i5|O          adder        0.000             6.824               2        (41,207)
u_rgb2dvi/enc_0/acc[4]~FF|D           ff           0.003             6.827               2        (41,207)

Capture Clock Path
            name               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================
clk_pixel                        inpad        0.000             0.000               0        (0,159) 
clk_pixel                        inpad        0.110             0.110             104        (0,159) 
clk_pixel                        net          1.719             1.829             104        (0,159) 
   Routing elements:
      Manhattan distance of X:41, Y:48
u_rgb2dvi/enc_0/acc[4]~FF|CLK    ff           0.000             1.829             104        (41,207)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_lcd_driver/vcnt[8]~FF|CLK         
Path End      : u_rgb2dvi/enc_0/acc[4]~FF|D         
Launch Clock  : clk_pixel (RISE)                    
Capture Clock : clk_pixel (RISE)                    
Slack         : 6.380 (required time - arrival time)
Delay         : 6.695                               

Logic Level             : 21
Non-global nets on path : 21
Global nets on path     :  0

Launch Clock Path Delay        : 1.956
+ Clock To Q + Data Path Delay : 6.824
--------------------------------------
End-of-path arrival time       : 8.780

Constraint                     : 13.441
+ Capture Clock Path Delay     :  1.829
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 15.160

Launch Clock Path
           name              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================
clk_pixel                      inpad        0.000             0.000               0        (0,159) 
clk_pixel                      inpad        0.110             0.110             104        (0,159) 
clk_pixel                      net          1.846             1.956             104        (0,159) 
   Routing elements:
      Manhattan distance of X:37, Y:12
u_lcd_driver/vcnt[8]~FF|CLK    ff           0.000             1.956             104        (37,147)

Data Path
               name                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================
u_lcd_driver/vcnt[8]~FF|Q             ff           0.126             0.126               3        (37,147)
u_lcd_driver/vcnt[8]                  net          0.172             0.298               3        (37,147)
   Routing elements:
      Manhattan distance of X:0, Y:5
LUT__24758|in[1]                      lut          0.054             0.352               3        (37,152)
LUT__24758|out                        lut          0.000             0.352               5        (37,152)
n16001                                net          0.283             0.635               5        (37,152)
   Routing elements:
      Manhattan distance of X:3, Y:4
LUT__24759|in[2]                      lut          0.054             0.689               5        (34,148)
LUT__24759|out                        lut          0.000             0.689               2        (34,148)
n16002                                net          0.205             0.894               2        (34,148)
   Routing elements:
      Manhattan distance of X:0, Y:5
LUT__24760|in[3]                      lut          0.054             0.948               2        (34,143)
LUT__24760|out                        lut          0.000             0.948               2        (34,143)
n16003                                net          0.089             1.037               2        (34,143)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__24761|in[3]                      lut          0.054             1.091               2        (34,144)
LUT__24761|out                        lut          0.000             1.091               2        (34,144)
n16004                                net          0.111             1.202               2        (34,144)
   Routing elements:
      Manhattan distance of X:2, Y:0
LUT__24765|in[0]                      lut          0.054             1.256               2        (32,144)
LUT__24765|out                        lut          0.000             1.256               3        (32,144)
n16008                                net          0.520             1.776               3        (32,144)
   Routing elements:
      Manhattan distance of X:1, Y:25
LUT__24766|in[1]                      lut          0.054             1.830               3        (31,169)
LUT__24766|out                        lut          0.000             1.830              81        (31,169)
s_hdmi_de                             net          0.658             2.488              81        (31,169)
   Routing elements:
      Manhattan distance of X:37, Y:17
LUT__24771|in[2]                      lut          0.054             2.542              81        (68,186)
LUT__24771|out                        lut          0.000             2.542               3        (68,186)
n16013                                net          0.344             2.886               3        (68,186)
   Routing elements:
      Manhattan distance of X:1, Y:1
LUT__24774|in[0]                      lut          0.055             2.941               3        (69,187)
LUT__24774|out                        lut          0.000             2.941               2        (69,187)
n16016                                net          0.090             3.031               2        (69,187)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__24775|in[3]                      lut          0.055             3.086               2        (69,188)
LUT__24775|out                        lut          0.000             3.086              10        (69,188)
n10935                                net          0.326             3.412              10        (69,188)
   Routing elements:
      Manhattan distance of X:2, Y:7
LUT__25315|in[1]                      lut          0.054             3.466              10        (67,195)
LUT__25315|out                        lut          0.000             3.466               3        (67,195)
n16197                                net          0.328             3.794               3        (67,195)
   Routing elements:
      Manhattan distance of X:2, Y:5
LUT__25318|in[1]                      lut          0.055             3.849               3        (69,200)
LUT__25318|out                        lut          0.000             3.849               3        (69,200)
n16200                                net          0.487             4.336               3        (69,200)
   Routing elements:
      Manhattan distance of X:9, Y:6
LUT__25327|in[1]                      lut          0.055             4.391               3        (60,206)
LUT__25327|out                        lut          0.000             4.391               4        (60,206)
n16207                                net          0.304             4.695               4        (60,206)
   Routing elements:
      Manhattan distance of X:4, Y:6
LUT__25328|in[1]                      lut          0.054             4.749               4        (56,212)
LUT__25328|out                        lut          0.000             4.749               5        (56,212)
n14026                                net          0.248             4.997               5        (56,212)
   Routing elements:
      Manhattan distance of X:1, Y:1
LUT__25331|in[1]                      lut          0.054             5.051               5        (55,213)
LUT__25331|out                        lut          0.000             5.051               4        (55,213)
n14027                                net          0.356             5.407               4        (55,213)
   Routing elements:
      Manhattan distance of X:4, Y:1
u_rgb2dvi/enc_0/sub_50/add_2/i3|I1    adder        0.050             5.457               4        (59,214)
u_rgb2dvi/enc_0/sub_50/add_2/i3|CO    adder        0.000             5.457               2        (59,214)
n6801                                 net          0.000             5.457               2        (59,214)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_0/sub_50/add_2/i4|CI    adder        0.084             5.541               2        (59,215)
u_rgb2dvi/enc_0/sub_50/add_2/i4|O     adder        0.000             5.541               3        (59,215)
n6798                                 net          0.128             5.669               3        (59,215)
   Routing elements:
      Manhattan distance of X:5, Y:0
u_rgb2dvi/enc_0/sub_79/add_2/i4|I0    adder        0.045             5.714               3        (64,215)
u_rgb2dvi/enc_0/sub_79/add_2/i4|CO    adder        0.000             5.714               2        (64,215)
n6787                                 net          0.000             5.714               2        (64,215)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_0/sub_79/add_2/i5|CI    adder        0.084             5.798               2        (64,216)
u_rgb2dvi/enc_0/sub_79/add_2/i5|O     adder        0.000             5.798               2        (64,216)
n6785                                 net          0.280             6.078               2        (64,216)
   Routing elements:
      Manhattan distance of X:2, Y:2
LUT__26053|in[1]                      lut          0.055             6.133               2        (66,214)
LUT__26053|out                        lut          0.000             6.133               2        (66,214)
n16522                                net          0.188             6.321               2        (66,214)
   Routing elements:
      Manhattan distance of X:5, Y:0
LUT__26054|in[3]                      lut          0.054             6.375               2        (61,214)
LUT__26054|out                        lut          0.000             6.375               2        (61,214)
n14032                                net          0.392             6.767               2        (61,214)
   Routing elements:
      Manhattan distance of X:20, Y:7
u_rgb2dvi/enc_0/add_105/i5|I1         adder        0.054             6.821               2        (41,207)
u_rgb2dvi/enc_0/add_105/i5|O          adder        0.000             6.821               2        (41,207)
u_rgb2dvi/enc_0/acc[4]~FF|D           ff           0.003             6.824               2        (41,207)

Capture Clock Path
            name               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================
clk_pixel                        inpad        0.000             0.000               0        (0,159) 
clk_pixel                        inpad        0.110             0.110             104        (0,159) 
clk_pixel                        net          1.719             1.829             104        (0,159) 
   Routing elements:
      Manhattan distance of X:41, Y:48
u_rgb2dvi/enc_0/acc[4]~FF|CLK    ff           0.000             1.829             104        (41,207)

################################################################################
Path Detail Report (clk_pixel_2x vs clk_pixel)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : sys_rst~FF|CLK                       
Path End      : frst_pos~FF|SR                       
Launch Clock  : clk_pixel_2x (RISE)                  
Capture Clock : clk_pixel (RISE)                     
Slack         : -0.846 (required time - arrival time)
Delay         : 0.460                                

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.897
+ Clock To Q + Data Path Delay : 0.669
--------------------------------------
End-of-path arrival time       : 2.566

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.829
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.720

Launch Clock Path
     name       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================
clk_pixel_2x      inpad        0.000             0.000                0       (0,163) 
clk_pixel_2x      inpad        0.110             0.110             2063       (0,163) 
clk_pixel_2x      net          1.787             1.897             2063       (0,163) 
   Routing elements:
      Manhattan distance of X:32, Y:42
sys_rst~FF|CLK    ff           0.000             1.897             2063       (32,121)

Data Path
     name       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================
sys_rst~FF|Q       ff          0.118             0.118             205        (32,121)
sys_rst            net         0.460             0.578             205        (32,121)
   Routing elements:
      Manhattan distance of X:0, Y:13
frst_pos~FF|SR     ff          0.091             0.669             205        (32,108)

Capture Clock Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
clk_pixel          inpad        0.000             0.000               0        (0,159) 
clk_pixel          inpad        0.110             0.110             104        (0,159) 
clk_pixel          net          1.719             1.829             104        (0,159) 
   Routing elements:
      Manhattan distance of X:32, Y:51
frst_pos~FF|CLK    ff           0.000             1.829             104        (32,108)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : sys_rst~FF|CLK                       
Path End      : frst~FF|SR                           
Launch Clock  : clk_pixel_2x (RISE)                  
Capture Clock : clk_pixel (RISE)                     
Slack         : -0.782 (required time - arrival time)
Delay         : 0.682                                

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.897
+ Clock To Q + Data Path Delay : 0.891
--------------------------------------
End-of-path arrival time       : 2.788

Constraint                     : 0.001
+ Capture Clock Path Delay     : 2.115
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 2.006

Launch Clock Path
     name       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================
clk_pixel_2x      inpad        0.000             0.000                0       (0,163) 
clk_pixel_2x      inpad        0.110             0.110             2063       (0,163) 
clk_pixel_2x      net          1.787             1.897             2063       (0,163) 
   Routing elements:
      Manhattan distance of X:32, Y:42
sys_rst~FF|CLK    ff           0.000             1.897             2063       (32,121)

Data Path
    name      model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================
sys_rst~FF|Q     ff          0.118             0.118             205        (32,121)
sys_rst          net         0.682             0.800             205        (32,121)
   Routing elements:
      Manhattan distance of X:37, Y:25
frst~FF|SR       ff          0.091             0.891             205        (69,96) 

Capture Clock Path
    name      model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================
clk_pixel       inpad        0.000             0.000               0        (0,159)
clk_pixel       inpad        0.110             0.110             104        (0,159)
clk_pixel       net          2.005             2.115             104        (0,159)
   Routing elements:
      Manhattan distance of X:69, Y:63
frst~FF|CLK     ff           0.000             2.115             104        (69,96)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : sys_rst~FF|CLK                       
Path End      : u_lcd_driver/vcnt[8]~FF|SR           
Launch Clock  : clk_pixel_2x (RISE)                  
Capture Clock : clk_pixel (RISE)                     
Slack         : -0.750 (required time - arrival time)
Delay         : 0.491                                

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.897
+ Clock To Q + Data Path Delay : 0.700
--------------------------------------
End-of-path arrival time       : 2.597

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.956
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.847

Launch Clock Path
     name       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================
clk_pixel_2x      inpad        0.000             0.000                0       (0,163) 
clk_pixel_2x      inpad        0.110             0.110             2063       (0,163) 
clk_pixel_2x      net          1.787             1.897             2063       (0,163) 
   Routing elements:
      Manhattan distance of X:32, Y:42
sys_rst~FF|CLK    ff           0.000             1.897             2063       (32,121)

Data Path
           name             model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================
sys_rst~FF|Q                   ff          0.118             0.118             205        (32,121)
sys_rst                        net         0.491             0.609             205        (32,121)
   Routing elements:
      Manhattan distance of X:5, Y:26
u_lcd_driver/vcnt[8]~FF|SR     ff          0.091             0.700             205        (37,147)

Capture Clock Path
           name              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================
clk_pixel                      inpad        0.000             0.000               0        (0,159) 
clk_pixel                      inpad        0.110             0.110             104        (0,159) 
clk_pixel                      net          1.846             1.956             104        (0,159) 
   Routing elements:
      Manhattan distance of X:37, Y:12
u_lcd_driver/vcnt[8]~FF|CLK    ff           0.000             1.956             104        (37,147)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : sys_rst~FF|CLK                       
Path End      : u_lcd_driver/vcnt[11]~FF|SR          
Launch Clock  : clk_pixel_2x (RISE)                  
Capture Clock : clk_pixel (RISE)                     
Slack         : -0.750 (required time - arrival time)
Delay         : 0.491                                

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.897
+ Clock To Q + Data Path Delay : 0.700
--------------------------------------
End-of-path arrival time       : 2.597

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.956
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.847

Launch Clock Path
     name       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================
clk_pixel_2x      inpad        0.000             0.000                0       (0,163) 
clk_pixel_2x      inpad        0.110             0.110             2063       (0,163) 
clk_pixel_2x      net          1.787             1.897             2063       (0,163) 
   Routing elements:
      Manhattan distance of X:32, Y:42
sys_rst~FF|CLK    ff           0.000             1.897             2063       (32,121)

Data Path
           name              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================
sys_rst~FF|Q                    ff          0.118             0.118             205        (32,121)
sys_rst                         net         0.491             0.609             205        (32,121)
   Routing elements:
      Manhattan distance of X:5, Y:29
u_lcd_driver/vcnt[11]~FF|SR     ff          0.091             0.700             205        (37,150)

Capture Clock Path
            name              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================
clk_pixel                       inpad        0.000             0.000               0        (0,159) 
clk_pixel                       inpad        0.110             0.110             104        (0,159) 
clk_pixel                       net          1.846             1.956             104        (0,159) 
   Routing elements:
      Manhattan distance of X:37, Y:9
u_lcd_driver/vcnt[11]~FF|CLK    ff           0.000             1.956             104        (37,150)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : sys_rst~FF|CLK                       
Path End      : u_lcd_driver/hcnt[7]~FF|SR           
Launch Clock  : clk_pixel_2x (RISE)                  
Capture Clock : clk_pixel (RISE)                     
Slack         : -0.750 (required time - arrival time)
Delay         : 0.491                                

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.897
+ Clock To Q + Data Path Delay : 0.700
--------------------------------------
End-of-path arrival time       : 2.597

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.956
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.847

Launch Clock Path
     name       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================
clk_pixel_2x      inpad        0.000             0.000                0       (0,163) 
clk_pixel_2x      inpad        0.110             0.110             2063       (0,163) 
clk_pixel_2x      net          1.787             1.897             2063       (0,163) 
   Routing elements:
      Manhattan distance of X:32, Y:42
sys_rst~FF|CLK    ff           0.000             1.897             2063       (32,121)

Data Path
           name             model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================
sys_rst~FF|Q                   ff          0.118             0.118             205        (32,121)
sys_rst                        net         0.491             0.609             205        (32,121)
   Routing elements:
      Manhattan distance of X:5, Y:8
u_lcd_driver/hcnt[7]~FF|SR     ff          0.091             0.700             205        (37,129)

Capture Clock Path
           name              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================
clk_pixel                      inpad        0.000             0.000               0        (0,159) 
clk_pixel                      inpad        0.110             0.110             104        (0,159) 
clk_pixel                      net          1.846             1.956             104        (0,159) 
   Routing elements:
      Manhattan distance of X:37, Y:30
u_lcd_driver/hcnt[7]~FF|CLK    ff           0.000             1.956             104        (37,129)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : sys_rst~FF|CLK                       
Path End      : u_lcd_driver/vcnt[7]~FF|SR           
Launch Clock  : clk_pixel_2x (RISE)                  
Capture Clock : clk_pixel (RISE)                     
Slack         : -0.750 (required time - arrival time)
Delay         : 0.491                                

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.897
+ Clock To Q + Data Path Delay : 0.700
--------------------------------------
End-of-path arrival time       : 2.597

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.956
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.847

Launch Clock Path
     name       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================
clk_pixel_2x      inpad        0.000             0.000                0       (0,163) 
clk_pixel_2x      inpad        0.110             0.110             2063       (0,163) 
clk_pixel_2x      net          1.787             1.897             2063       (0,163) 
   Routing elements:
      Manhattan distance of X:32, Y:42
sys_rst~FF|CLK    ff           0.000             1.897             2063       (32,121)

Data Path
           name             model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================
sys_rst~FF|Q                   ff          0.118             0.118             205        (32,121)
sys_rst                        net         0.491             0.609             205        (32,121)
   Routing elements:
      Manhattan distance of X:5, Y:25
u_lcd_driver/vcnt[7]~FF|SR     ff          0.091             0.700             205        (37,146)

Capture Clock Path
           name              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================
clk_pixel                      inpad        0.000             0.000               0        (0,159) 
clk_pixel                      inpad        0.110             0.110             104        (0,159) 
clk_pixel                      net          1.846             1.956             104        (0,159) 
   Routing elements:
      Manhattan distance of X:37, Y:13
u_lcd_driver/vcnt[7]~FF|CLK    ff           0.000             1.956             104        (37,146)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : sys_rst~FF|CLK                       
Path End      : u_lcd_driver/vcnt[6]~FF|SR           
Launch Clock  : clk_pixel_2x (RISE)                  
Capture Clock : clk_pixel (RISE)                     
Slack         : -0.750 (required time - arrival time)
Delay         : 0.491                                

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.897
+ Clock To Q + Data Path Delay : 0.700
--------------------------------------
End-of-path arrival time       : 2.597

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.956
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.847

Launch Clock Path
     name       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================
clk_pixel_2x      inpad        0.000             0.000                0       (0,163) 
clk_pixel_2x      inpad        0.110             0.110             2063       (0,163) 
clk_pixel_2x      net          1.787             1.897             2063       (0,163) 
   Routing elements:
      Manhattan distance of X:32, Y:42
sys_rst~FF|CLK    ff           0.000             1.897             2063       (32,121)

Data Path
           name             model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================
sys_rst~FF|Q                   ff          0.118             0.118             205        (32,121)
sys_rst                        net         0.491             0.609             205        (32,121)
   Routing elements:
      Manhattan distance of X:5, Y:30
u_lcd_driver/vcnt[6]~FF|SR     ff          0.091             0.700             205        (37,151)

Capture Clock Path
           name              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================
clk_pixel                      inpad        0.000             0.000               0        (0,159) 
clk_pixel                      inpad        0.110             0.110             104        (0,159) 
clk_pixel                      net          1.846             1.956             104        (0,159) 
   Routing elements:
      Manhattan distance of X:37, Y:8
u_lcd_driver/vcnt[6]~FF|CLK    ff           0.000             1.956             104        (37,151)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : sys_rst~FF|CLK                       
Path End      : u_lcd_driver/vcnt[9]~FF|SR           
Launch Clock  : clk_pixel_2x (RISE)                  
Capture Clock : clk_pixel (RISE)                     
Slack         : -0.750 (required time - arrival time)
Delay         : 0.491                                

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.897
+ Clock To Q + Data Path Delay : 0.700
--------------------------------------
End-of-path arrival time       : 2.597

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.956
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.847

Launch Clock Path
     name       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================
clk_pixel_2x      inpad        0.000             0.000                0       (0,163) 
clk_pixel_2x      inpad        0.110             0.110             2063       (0,163) 
clk_pixel_2x      net          1.787             1.897             2063       (0,163) 
   Routing elements:
      Manhattan distance of X:32, Y:42
sys_rst~FF|CLK    ff           0.000             1.897             2063       (32,121)

Data Path
           name             model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================
sys_rst~FF|Q                   ff          0.118             0.118             205        (32,121)
sys_rst                        net         0.491             0.609             205        (32,121)
   Routing elements:
      Manhattan distance of X:5, Y:27
u_lcd_driver/vcnt[9]~FF|SR     ff          0.091             0.700             205        (37,148)

Capture Clock Path
           name              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================
clk_pixel                      inpad        0.000             0.000               0        (0,159) 
clk_pixel                      inpad        0.110             0.110             104        (0,159) 
clk_pixel                      net          1.846             1.956             104        (0,159) 
   Routing elements:
      Manhattan distance of X:37, Y:11
u_lcd_driver/vcnt[9]~FF|CLK    ff           0.000             1.956             104        (37,148)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : sys_rst~FF|CLK                       
Path End      : u_lcd_driver/vcnt[10]~FF|SR          
Launch Clock  : clk_pixel_2x (RISE)                  
Capture Clock : clk_pixel (RISE)                     
Slack         : -0.750 (required time - arrival time)
Delay         : 0.491                                

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.897
+ Clock To Q + Data Path Delay : 0.700
--------------------------------------
End-of-path arrival time       : 2.597

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.956
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.847

Launch Clock Path
     name       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================
clk_pixel_2x      inpad        0.000             0.000                0       (0,163) 
clk_pixel_2x      inpad        0.110             0.110             2063       (0,163) 
clk_pixel_2x      net          1.787             1.897             2063       (0,163) 
   Routing elements:
      Manhattan distance of X:32, Y:42
sys_rst~FF|CLK    ff           0.000             1.897             2063       (32,121)

Data Path
           name              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================
sys_rst~FF|Q                    ff          0.118             0.118             205        (32,121)
sys_rst                         net         0.491             0.609             205        (32,121)
   Routing elements:
      Manhattan distance of X:5, Y:28
u_lcd_driver/vcnt[10]~FF|SR     ff          0.091             0.700             205        (37,149)

Capture Clock Path
            name              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================
clk_pixel                       inpad        0.000             0.000               0        (0,159) 
clk_pixel                       inpad        0.110             0.110             104        (0,159) 
clk_pixel                       net          1.846             1.956             104        (0,159) 
   Routing elements:
      Manhattan distance of X:37, Y:10
u_lcd_driver/vcnt[10]~FF|CLK    ff           0.000             1.956             104        (37,149)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : sys_rst~FF|CLK                       
Path End      : u_lcd_driver/hcnt[11]~FF|SR          
Launch Clock  : clk_pixel_2x (RISE)                  
Capture Clock : clk_pixel (RISE)                     
Slack         : -0.750 (required time - arrival time)
Delay         : 0.491                                

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.897
+ Clock To Q + Data Path Delay : 0.700
--------------------------------------
End-of-path arrival time       : 2.597

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.956
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.847

Launch Clock Path
     name       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================
clk_pixel_2x      inpad        0.000             0.000                0       (0,163) 
clk_pixel_2x      inpad        0.110             0.110             2063       (0,163) 
clk_pixel_2x      net          1.787             1.897             2063       (0,163) 
   Routing elements:
      Manhattan distance of X:32, Y:42
sys_rst~FF|CLK    ff           0.000             1.897             2063       (32,121)

Data Path
           name              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================
sys_rst~FF|Q                    ff          0.118             0.118             205        (32,121)
sys_rst                         net         0.491             0.609             205        (32,121)
   Routing elements:
      Manhattan distance of X:5, Y:18
u_lcd_driver/hcnt[11]~FF|SR     ff          0.091             0.700             205        (37,139)

Capture Clock Path
            name              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================
clk_pixel                       inpad        0.000             0.000               0        (0,159) 
clk_pixel                       inpad        0.110             0.110             104        (0,159) 
clk_pixel                       net          1.846             1.956             104        (0,159) 
   Routing elements:
      Manhattan distance of X:37, Y:20
u_lcd_driver/hcnt[11]~FF|CLK    ff           0.000             1.956             104        (37,139)

################################################################################
Path Detail Report (clk_pixel_2x vs clk_pixel_2x)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : r_fix_rate[7]~FF|CLK                 
Path End      : r_rate_coe[0]~FF|D                   
Launch Clock  : clk_pixel_2x (RISE)                  
Capture Clock : clk_pixel_2x (RISE)                  
Slack         : -0.397 (required time - arrival time)
Delay         : 7.018                                

Logic Level             : 41
Non-global nets on path : 41
Global nets on path     :  0

Launch Clock Path Delay        : 1.814
+ Clock To Q + Data Path Delay : 7.134
--------------------------------------
End-of-path arrival time       : 8.948

Constraint                     : 6.720
+ Capture Clock Path Delay     : 1.941
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 8.551

Launch Clock Path
        name          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================
clk_pixel_2x            inpad        0.000             0.000                0       (0,163) 
clk_pixel_2x            inpad        0.110             0.110             2063       (0,163) 
clk_pixel_2x            net          1.704             1.814             2063       (0,163) 
   Routing elements:
      Manhattan distance of X:60, Y:53
r_fix_rate[7]~FF|CLK    ff           0.000             1.814             2063       (60,110)

Data Path
        name           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================
r_fix_rate[7]~FF|Q       ff           0.113             0.113              18        (60,110)
r_fix_rate[7]            net          0.246             0.359              18        (60,110)
   Routing elements:
      Manhattan distance of X:0, Y:5
LUT__22540|in[0]         lut          0.055             0.414              18        (60,115)
LUT__22540|out           lut          0.000             0.414               9        (60,115)
n14831                   net          0.117             0.531               9        (60,115)
   Routing elements:
      Manhattan distance of X:4, Y:0
LUT__22541|in[2]         lut          0.054             0.585               9        (56,115)
LUT__22541|out           lut          0.000             0.585               7        (56,115)
n14832                   net          0.140             0.725               7        (56,115)
   Routing elements:
      Manhattan distance of X:3, Y:0
LUT__26028|in[2]         lut          0.054             0.779               7        (53,115)
LUT__26028|out           lut          0.000             0.779               2        (53,115)
n13879                   net          0.167             0.946               2        (53,115)
   Routing elements:
      Manhattan distance of X:4, Y:0
div_69/add_116/i11|I0    adder        0.055             1.001               2        (57,115)
div_69/add_116/i11|O     adder        0.000             1.001               4        (57,115)
n6684                    net          0.086             1.087               4        (57,115)
   Routing elements:
      Manhattan distance of X:0, Y:3
LUT__25461|in[0]         lut          0.055             1.142               4        (57,112)
LUT__25461|out           lut          0.000             1.142               2        (57,112)
n11689                   net          0.177             1.319               2        (57,112)
   Routing elements:
      Manhattan distance of X:2, Y:0
div_69/add_158/i11|I0    adder        0.054             1.373               2        (55,112)
div_69/add_158/i11|O     adder        0.000             1.373               2        (55,112)
n4395                    net          0.095             1.468               2        (55,112)
   Routing elements:
      Manhattan distance of X:1, Y:0
LUT__22561|in[2]         lut          0.054             1.522               2        (56,112)
LUT__22561|out           lut          0.000             1.522               2        (56,112)
n14849                   net          0.102             1.624               2        (56,112)
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__22563|in[1]         lut          0.054             1.678               2        (56,114)
LUT__22563|out           lut          0.000             1.678               3        (56,114)
n14851                   net          0.053             1.731               3        (56,114)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__25463|in[0]         lut          0.054             1.785               3        (56,113)
LUT__25463|out           lut          0.000             1.785               2        (56,113)
n11695                   net          0.171             1.956               2        (56,113)
   Routing elements:
      Manhattan distance of X:0, Y:7
div_69/add_198/i11|I0    adder        0.054             2.010               2        (56,106)
div_69/add_198/i11|O     adder        0.000             2.010               3        (56,106)
n4398                    net          0.158             2.168               3        (56,106)
   Routing elements:
      Manhattan distance of X:3, Y:5
LUT__22573|in[0]         lut          0.054             2.222               3        (53,111)
LUT__22573|out           lut          0.000             2.222               2        (53,111)
n14860                   net          0.095             2.317               2        (53,111)
   Routing elements:
      Manhattan distance of X:1, Y:0
LUT__22574|in[0]         lut          0.054             2.371               2        (52,111)
LUT__22574|out           lut          0.000             2.371               2        (52,111)
n14861                   net          0.151             2.522               2        (52,111)
   Routing elements:
      Manhattan distance of X:0, Y:7
LUT__22576|in[2]         lut          0.054             2.576               2        (52,118)
LUT__22576|out           lut          0.000             2.576               5        (52,118)
n14863                   net          0.053             2.629               5        (52,118)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__22590|in[0]         lut          0.054             2.683               5        (52,117)
LUT__22590|out           lut          0.000             2.683               6        (52,117)
div_69/n318              net          0.105             2.788               6        (52,117)
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__22597|in[0]         lut          0.054             2.842               6        (52,119)
LUT__22597|out           lut          0.000             2.842               4        (52,119)
n11718                   net          0.127             2.969               4        (52,119)
   Routing elements:
      Manhattan distance of X:5, Y:0
div_69/add_272/i7|I0     adder        0.020             2.989               4        (57,119)
div_69/add_272/i7|CO     adder        0.000             2.989               2        (57,119)
n4418                    net          0.000             2.989               2        (57,119)
   Routing elements:
      Manhattan distance of X:0, Y:1
div_69/add_272/i8|CI     adder        0.022             3.011               2        (57,120)
div_69/add_272/i8|CO     adder        0.000             3.011               2        (57,120)
n4416                    net          0.000             3.011               2        (57,120)
   Routing elements:
      Manhattan distance of X:0, Y:1
div_69/add_272/i9|CI     adder        0.084             3.095               2        (57,121)
div_69/add_272/i9|O      adder        0.000             3.095               3        (57,121)
n4413                    net          0.219             3.314               3        (57,121)
   Routing elements:
      Manhattan distance of X:10, Y:3
LUT__22603|in[1]         lut          0.054             3.368               3        (47,124)
LUT__22603|out           lut          0.000             3.368               5        (47,124)
n11721                   net          0.123             3.491               5        (47,124)
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__22604|in[1]         lut          0.054             3.545               5        (47,122)
LUT__22604|out           lut          0.000             3.545               3        (47,122)
n14881                   net          0.302             3.847               3        (47,122)
   Routing elements:
      Manhattan distance of X:4, Y:5
LUT__22607|in[2]         lut          0.054             3.901               3        (43,117)
LUT__22607|out           lut          0.000             3.901              16        (43,117)
div_69/n423              net          0.306             4.207              16        (43,117)
   Routing elements:
      Manhattan distance of X:2, Y:6
LUT__22630|in[2]         lut          0.054             4.261              16        (41,123)
LUT__22630|out           lut          0.000             4.261               3        (41,123)
n14900                   net          0.168             4.429               3        (41,123)
   Routing elements:
      Manhattan distance of X:5, Y:2
LUT__22631|in[1]         lut          0.055             4.484               3        (36,125)
LUT__22631|out           lut          0.000             4.484               2        (36,125)
n14901                   net          0.117             4.601               2        (36,125)
   Routing elements:
      Manhattan distance of X:0, Y:4
LUT__22632|in[3]         lut          0.055             4.656               2        (36,121)
LUT__22632|out           lut          0.000             4.656              11        (36,121)
n14902                   net          0.167             4.823              11        (36,121)
   Routing elements:
      Manhattan distance of X:5, Y:0
LUT__22645|in[0]         lut          0.054             4.877              11        (31,121)
LUT__22645|out           lut          0.000             4.877               7        (31,121)
div_69/n471              net          0.108             4.985               7        (31,121)
   Routing elements:
      Manhattan distance of X:0, Y:4
LUT__22661|in[0]         lut          0.054             5.039               7        (31,117)
LUT__22661|out           lut          0.000             5.039               3        (31,117)
n11739                   net          0.200             5.239               3        (31,117)
   Routing elements:
      Manhattan distance of X:6, Y:0
div_69/add_368/i4|I0     adder        0.045             5.284               3        (37,117)
div_69/add_368/i4|CO     adder        0.000             5.284               2        (37,117)
n4442                    net          0.000             5.284               2        (37,117)
   Routing elements:
      Manhattan distance of X:0, Y:1
div_69/add_368/i5|CI     adder        0.021             5.305               2        (37,118)
div_69/add_368/i5|CO     adder        0.000             5.305               2        (37,118)
n4440                    net          0.000             5.305               2        (37,118)
   Routing elements:
      Manhattan distance of X:0, Y:1
div_69/add_368/i6|CI     adder        0.021             5.326               2        (37,119)
div_69/add_368/i6|CO     adder        0.000             5.326               2        (37,119)
n4438                    net          0.000             5.326               2        (37,119)
   Routing elements:
      Manhattan distance of X:0, Y:1
div_69/add_368/i7|CI     adder        0.021             5.347               2        (37,120)
div_69/add_368/i7|CO     adder        0.000             5.347               2        (37,120)
n6677                    net          0.000             5.347               2        (37,120)
   Routing elements:
      Manhattan distance of X:0, Y:1
div_69/add_368/i8|CI     adder        0.021             5.368               2        (37,121)
div_69/add_368/i8|CO     adder        0.000             5.368               2        (37,121)
n6675                    net          0.000             5.368               2        (37,121)
   Routing elements:
      Manhattan distance of X:0, Y:1
div_69/add_368/i9|CI     adder        0.084             5.452               2        (37,122)
div_69/add_368/i9|O      adder        0.000             5.452               3        (37,122)
n6672                    net          0.105             5.557               3        (37,122)
   Routing elements:
      Manhattan distance of X:2, Y:0
LUT__22673|in[0]         lut          0.054             5.611               3        (35,122)
LUT__22673|out           lut          0.000             5.611               2        (35,122)
n14930                   net          0.176             5.787               2        (35,122)
   Routing elements:
      Manhattan distance of X:5, Y:3
LUT__22675|in[0]         lut          0.054             5.841               2        (40,119)
LUT__22675|out           lut          0.000             5.841               3        (40,119)
n14932                   net          0.209             6.050               3        (40,119)
   Routing elements:
      Manhattan distance of X:12, Y:0
LUT__22682|in[3]         lut          0.054             6.104               3        (28,119)
LUT__22682|out           lut          0.000             6.104               2        (28,119)
n14938                   net          0.174             6.278               2        (28,119)
   Routing elements:
      Manhattan distance of X:1, Y:4
LUT__22688|in[2]         lut          0.054             6.332               2        (29,123)
LUT__22688|out           lut          0.000             6.332               2        (29,123)
n14942                   net          0.053             6.385               2        (29,123)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__22689|in[3]         lut          0.054             6.439               2        (29,122)
LUT__22689|out           lut          0.000             6.439              16        (29,122)
div_69/n558              net          0.137             6.576              16        (29,122)
   Routing elements:
      Manhattan distance of X:3, Y:0
LUT__22703|in[2]         lut          0.054             6.630              16        (26,122)
LUT__22703|out           lut          0.000             6.630               2        (26,122)
n14953                   net          0.164             6.794               2        (26,122)
   Routing elements:
      Manhattan distance of X:1, Y:1
LUT__22704|in[3]         lut          0.055             6.849               2        (27,121)
LUT__22704|out           lut          0.000             6.849               2        (27,121)
n14954                   net          0.086             6.935               2        (27,121)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__22705|in[3]         lut          0.055             6.990               2        (27,120)
LUT__22705|out           lut          0.000             6.990               2        (27,120)
n14955                   net          0.086             7.076               2        (27,120)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__22714|in[1]         lut          0.055             7.131               2        (27,119)
LUT__22714|out           lut          0.000             7.131               2        (27,119)
r_rate_coe[0]~FF|D       ff           0.003             7.134               2        (27,119)

Capture Clock Path
        name          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================
clk_pixel_2x            inpad        0.000             0.000                0       (0,163) 
clk_pixel_2x            inpad        0.110             0.110             2063       (0,163) 
clk_pixel_2x            net          1.831             1.941             2063       (0,163) 
   Routing elements:
      Manhattan distance of X:27, Y:44
r_rate_coe[0]~FF|CLK    ff           0.000             1.941             2063       (27,119)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : r_fix_rate[7]~FF|CLK                 
Path End      : r_rate_coe[0]~FF|D                   
Launch Clock  : clk_pixel_2x (RISE)                  
Capture Clock : clk_pixel_2x (RISE)                  
Slack         : -0.396 (required time - arrival time)
Delay         : 7.017                                

Logic Level             : 41
Non-global nets on path : 41
Global nets on path     :  0

Launch Clock Path Delay        : 1.814
+ Clock To Q + Data Path Delay : 7.133
--------------------------------------
End-of-path arrival time       : 8.947

Constraint                     : 6.720
+ Capture Clock Path Delay     : 1.941
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 8.551

Launch Clock Path
        name          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================
clk_pixel_2x            inpad        0.000             0.000                0       (0,163) 
clk_pixel_2x            inpad        0.110             0.110             2063       (0,163) 
clk_pixel_2x            net          1.704             1.814             2063       (0,163) 
   Routing elements:
      Manhattan distance of X:60, Y:53
r_fix_rate[7]~FF|CLK    ff           0.000             1.814             2063       (60,110)

Data Path
        name           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================
r_fix_rate[7]~FF|Q       ff           0.113             0.113              18        (60,110)
r_fix_rate[7]            net          0.246             0.359              18        (60,110)
   Routing elements:
      Manhattan distance of X:0, Y:5
LUT__22540|in[0]         lut          0.055             0.414              18        (60,115)
LUT__22540|out           lut          0.000             0.414               9        (60,115)
n14831                   net          0.117             0.531               9        (60,115)
   Routing elements:
      Manhattan distance of X:4, Y:0
LUT__22541|in[2]         lut          0.054             0.585               9        (56,115)
LUT__22541|out           lut          0.000             0.585               7        (56,115)
n14832                   net          0.140             0.725               7        (56,115)
   Routing elements:
      Manhattan distance of X:3, Y:0
LUT__26028|in[2]         lut          0.054             0.779               7        (53,115)
LUT__26028|out           lut          0.000             0.779               2        (53,115)
n13879                   net          0.167             0.946               2        (53,115)
   Routing elements:
      Manhattan distance of X:4, Y:0
div_69/add_116/i11|I0    adder        0.055             1.001               2        (57,115)
div_69/add_116/i11|O     adder        0.000             1.001               4        (57,115)
n6684                    net          0.086             1.087               4        (57,115)
   Routing elements:
      Manhattan distance of X:0, Y:3
LUT__25461|in[0]         lut          0.055             1.142               4        (57,112)
LUT__25461|out           lut          0.000             1.142               2        (57,112)
n11689                   net          0.177             1.319               2        (57,112)
   Routing elements:
      Manhattan distance of X:2, Y:0
div_69/add_158/i11|I0    adder        0.054             1.373               2        (55,112)
div_69/add_158/i11|O     adder        0.000             1.373               2        (55,112)
n4395                    net          0.095             1.468               2        (55,112)
   Routing elements:
      Manhattan distance of X:1, Y:0
LUT__22561|in[2]         lut          0.054             1.522               2        (56,112)
LUT__22561|out           lut          0.000             1.522               2        (56,112)
n14849                   net          0.102             1.624               2        (56,112)
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__22563|in[1]         lut          0.054             1.678               2        (56,114)
LUT__22563|out           lut          0.000             1.678               3        (56,114)
n14851                   net          0.053             1.731               3        (56,114)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__25463|in[0]         lut          0.054             1.785               3        (56,113)
LUT__25463|out           lut          0.000             1.785               2        (56,113)
n11695                   net          0.171             1.956               2        (56,113)
   Routing elements:
      Manhattan distance of X:0, Y:7
div_69/add_198/i11|I0    adder        0.054             2.010               2        (56,106)
div_69/add_198/i11|O     adder        0.000             2.010               3        (56,106)
n4398                    net          0.158             2.168               3        (56,106)
   Routing elements:
      Manhattan distance of X:3, Y:5
LUT__22573|in[0]         lut          0.054             2.222               3        (53,111)
LUT__22573|out           lut          0.000             2.222               2        (53,111)
n14860                   net          0.095             2.317               2        (53,111)
   Routing elements:
      Manhattan distance of X:1, Y:0
LUT__22574|in[0]         lut          0.054             2.371               2        (52,111)
LUT__22574|out           lut          0.000             2.371               2        (52,111)
n14861                   net          0.151             2.522               2        (52,111)
   Routing elements:
      Manhattan distance of X:0, Y:7
LUT__22576|in[2]         lut          0.054             2.576               2        (52,118)
LUT__22576|out           lut          0.000             2.576               5        (52,118)
n14863                   net          0.053             2.629               5        (52,118)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__22590|in[0]         lut          0.054             2.683               5        (52,117)
LUT__22590|out           lut          0.000             2.683               6        (52,117)
div_69/n318              net          0.105             2.788               6        (52,117)
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__22597|in[0]         lut          0.054             2.842               6        (52,119)
LUT__22597|out           lut          0.000             2.842               4        (52,119)
n11718                   net          0.127             2.969               4        (52,119)
   Routing elements:
      Manhattan distance of X:5, Y:0
div_69/add_272/i7|I0     adder        0.020             2.989               4        (57,119)
div_69/add_272/i7|CO     adder        0.000             2.989               2        (57,119)
n4418                    net          0.000             2.989               2        (57,119)
   Routing elements:
      Manhattan distance of X:0, Y:1
div_69/add_272/i8|CI     adder        0.022             3.011               2        (57,120)
div_69/add_272/i8|CO     adder        0.000             3.011               2        (57,120)
n4416                    net          0.000             3.011               2        (57,120)
   Routing elements:
      Manhattan distance of X:0, Y:1
div_69/add_272/i9|CI     adder        0.084             3.095               2        (57,121)
div_69/add_272/i9|O      adder        0.000             3.095               3        (57,121)
n4413                    net          0.219             3.314               3        (57,121)
   Routing elements:
      Manhattan distance of X:10, Y:3
LUT__22603|in[1]         lut          0.054             3.368               3        (47,124)
LUT__22603|out           lut          0.000             3.368               5        (47,124)
n11721                   net          0.123             3.491               5        (47,124)
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__22604|in[1]         lut          0.054             3.545               5        (47,122)
LUT__22604|out           lut          0.000             3.545               3        (47,122)
n14881                   net          0.302             3.847               3        (47,122)
   Routing elements:
      Manhattan distance of X:4, Y:5
LUT__22607|in[2]         lut          0.054             3.901               3        (43,117)
LUT__22607|out           lut          0.000             3.901              16        (43,117)
div_69/n423              net          0.306             4.207              16        (43,117)
   Routing elements:
      Manhattan distance of X:2, Y:6
LUT__22630|in[2]         lut          0.054             4.261              16        (41,123)
LUT__22630|out           lut          0.000             4.261               3        (41,123)
n14900                   net          0.168             4.429               3        (41,123)
   Routing elements:
      Manhattan distance of X:5, Y:2
LUT__22631|in[1]         lut          0.055             4.484               3        (36,125)
LUT__22631|out           lut          0.000             4.484               2        (36,125)
n14901                   net          0.117             4.601               2        (36,125)
   Routing elements:
      Manhattan distance of X:0, Y:4
LUT__22632|in[3]         lut          0.055             4.656               2        (36,121)
LUT__22632|out           lut          0.000             4.656              11        (36,121)
n14902                   net          0.167             4.823              11        (36,121)
   Routing elements:
      Manhattan distance of X:5, Y:0
LUT__22645|in[0]         lut          0.054             4.877              11        (31,121)
LUT__22645|out           lut          0.000             4.877               7        (31,121)
div_69/n471              net          0.108             4.985               7        (31,121)
   Routing elements:
      Manhattan distance of X:0, Y:4
LUT__22661|in[0]         lut          0.054             5.039               7        (31,117)
LUT__22661|out           lut          0.000             5.039               3        (31,117)
n11739                   net          0.200             5.239               3        (31,117)
   Routing elements:
      Manhattan distance of X:6, Y:0
div_69/add_368/i4|I0     adder        0.045             5.284               3        (37,117)
div_69/add_368/i4|CO     adder        0.000             5.284               2        (37,117)
n4442                    net          0.000             5.284               2        (37,117)
   Routing elements:
      Manhattan distance of X:0, Y:1
div_69/add_368/i5|CI     adder        0.021             5.305               2        (37,118)
div_69/add_368/i5|CO     adder        0.000             5.305               2        (37,118)
n4440                    net          0.000             5.305               2        (37,118)
   Routing elements:
      Manhattan distance of X:0, Y:1
div_69/add_368/i6|CI     adder        0.021             5.326               2        (37,119)
div_69/add_368/i6|CO     adder        0.000             5.326               2        (37,119)
n4438                    net          0.000             5.326               2        (37,119)
   Routing elements:
      Manhattan distance of X:0, Y:1
div_69/add_368/i7|CI     adder        0.021             5.347               2        (37,120)
div_69/add_368/i7|CO     adder        0.000             5.347               2        (37,120)
n6677                    net          0.000             5.347               2        (37,120)
   Routing elements:
      Manhattan distance of X:0, Y:1
div_69/add_368/i8|CI     adder        0.021             5.368               2        (37,121)
div_69/add_368/i8|CO     adder        0.000             5.368               2        (37,121)
n6675                    net          0.000             5.368               2        (37,121)
   Routing elements:
      Manhattan distance of X:0, Y:1
div_69/add_368/i9|CI     adder        0.084             5.452               2        (37,122)
div_69/add_368/i9|O      adder        0.000             5.452               3        (37,122)
n6672                    net          0.105             5.557               3        (37,122)
   Routing elements:
      Manhattan distance of X:2, Y:0
LUT__22673|in[0]         lut          0.054             5.611               3        (35,122)
LUT__22673|out           lut          0.000             5.611               2        (35,122)
n14930                   net          0.176             5.787               2        (35,122)
   Routing elements:
      Manhattan distance of X:5, Y:3
LUT__22675|in[0]         lut          0.054             5.841               2        (40,119)
LUT__22675|out           lut          0.000             5.841               3        (40,119)
n14932                   net          0.170             6.011               3        (40,119)
   Routing elements:
      Manhattan distance of X:9, Y:0
LUT__22676|in[3]         lut          0.054             6.065               3        (31,119)
LUT__22676|out           lut          0.000             6.065               2        (31,119)
n14933                   net          0.090             6.155               2        (31,119)
   Routing elements:
      Manhattan distance of X:0, Y:3
LUT__22677|in[3]         lut          0.054             6.209               2        (31,122)
LUT__22677|out           lut          0.000             6.209               2        (31,122)
n14934                   net          0.175             6.384               2        (31,122)
   Routing elements:
      Manhattan distance of X:2, Y:0
LUT__22689|in[2]         lut          0.054             6.438               2        (29,122)
LUT__22689|out           lut          0.000             6.438              16        (29,122)
div_69/n558              net          0.137             6.575              16        (29,122)
   Routing elements:
      Manhattan distance of X:3, Y:0
LUT__22703|in[2]         lut          0.054             6.629              16        (26,122)
LUT__22703|out           lut          0.000             6.629               2        (26,122)
n14953                   net          0.164             6.793               2        (26,122)
   Routing elements:
      Manhattan distance of X:1, Y:1
LUT__22704|in[3]         lut          0.055             6.848               2        (27,121)
LUT__22704|out           lut          0.000             6.848               2        (27,121)
n14954                   net          0.086             6.934               2        (27,121)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__22705|in[3]         lut          0.055             6.989               2        (27,120)
LUT__22705|out           lut          0.000             6.989               2        (27,120)
n14955                   net          0.086             7.075               2        (27,120)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__22714|in[1]         lut          0.055             7.130               2        (27,119)
LUT__22714|out           lut          0.000             7.130               2        (27,119)
r_rate_coe[0]~FF|D       ff           0.003             7.133               2        (27,119)

Capture Clock Path
        name          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================
clk_pixel_2x            inpad        0.000             0.000                0       (0,163) 
clk_pixel_2x            inpad        0.110             0.110             2063       (0,163) 
clk_pixel_2x            net          1.831             1.941             2063       (0,163) 
   Routing elements:
      Manhattan distance of X:27, Y:44
r_rate_coe[0]~FF|CLK    ff           0.000             1.941             2063       (27,119)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : r_fix_rate[7]~FF|CLK                 
Path End      : r_rate_coe[0]~FF|D                   
Launch Clock  : clk_pixel_2x (RISE)                  
Capture Clock : clk_pixel_2x (RISE)                  
Slack         : -0.380 (required time - arrival time)
Delay         : 7.001                                

Logic Level             : 40
Non-global nets on path : 40
Global nets on path     :  0

Launch Clock Path Delay        : 1.814
+ Clock To Q + Data Path Delay : 7.117
--------------------------------------
End-of-path arrival time       : 8.931

Constraint                     : 6.720
+ Capture Clock Path Delay     : 1.941
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 8.551

Launch Clock Path
        name          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================
clk_pixel_2x            inpad        0.000             0.000                0       (0,163) 
clk_pixel_2x            inpad        0.110             0.110             2063       (0,163) 
clk_pixel_2x            net          1.704             1.814             2063       (0,163) 
   Routing elements:
      Manhattan distance of X:60, Y:53
r_fix_rate[7]~FF|CLK    ff           0.000             1.814             2063       (60,110)

Data Path
        name           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================
r_fix_rate[7]~FF|Q       ff           0.113             0.113              18        (60,110)
r_fix_rate[7]            net          0.246             0.359              18        (60,110)
   Routing elements:
      Manhattan distance of X:0, Y:5
LUT__22540|in[0]         lut          0.055             0.414              18        (60,115)
LUT__22540|out           lut          0.000             0.414               9        (60,115)
n14831                   net          0.117             0.531               9        (60,115)
   Routing elements:
      Manhattan distance of X:4, Y:0
LUT__22541|in[2]         lut          0.054             0.585               9        (56,115)
LUT__22541|out           lut          0.000             0.585               7        (56,115)
n14832                   net          0.140             0.725               7        (56,115)
   Routing elements:
      Manhattan distance of X:3, Y:0
LUT__26028|in[2]         lut          0.054             0.779               7        (53,115)
LUT__26028|out           lut          0.000             0.779               2        (53,115)
n13879                   net          0.167             0.946               2        (53,115)
   Routing elements:
      Manhattan distance of X:4, Y:0
div_69/add_116/i11|I0    adder        0.055             1.001               2        (57,115)
div_69/add_116/i11|O     adder        0.000             1.001               4        (57,115)
n6684                    net          0.086             1.087               4        (57,115)
   Routing elements:
      Manhattan distance of X:0, Y:3
LUT__25461|in[0]         lut          0.055             1.142               4        (57,112)
LUT__25461|out           lut          0.000             1.142               2        (57,112)
n11689                   net          0.177             1.319               2        (57,112)
   Routing elements:
      Manhattan distance of X:2, Y:0
div_69/add_158/i11|I0    adder        0.054             1.373               2        (55,112)
div_69/add_158/i11|O     adder        0.000             1.373               2        (55,112)
n4395                    net          0.095             1.468               2        (55,112)
   Routing elements:
      Manhattan distance of X:1, Y:0
LUT__22561|in[2]         lut          0.054             1.522               2        (56,112)
LUT__22561|out           lut          0.000             1.522               2        (56,112)
n14849                   net          0.102             1.624               2        (56,112)
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__22563|in[1]         lut          0.054             1.678               2        (56,114)
LUT__22563|out           lut          0.000             1.678               3        (56,114)
n14851                   net          0.053             1.731               3        (56,114)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__25463|in[0]         lut          0.054             1.785               3        (56,113)
LUT__25463|out           lut          0.000             1.785               2        (56,113)
n11695                   net          0.171             1.956               2        (56,113)
   Routing elements:
      Manhattan distance of X:0, Y:7
div_69/add_198/i11|I0    adder        0.054             2.010               2        (56,106)
div_69/add_198/i11|O     adder        0.000             2.010               3        (56,106)
n4398                    net          0.158             2.168               3        (56,106)
   Routing elements:
      Manhattan distance of X:3, Y:5
LUT__22573|in[0]         lut          0.054             2.222               3        (53,111)
LUT__22573|out           lut          0.000             2.222               2        (53,111)
n14860                   net          0.095             2.317               2        (53,111)
   Routing elements:
      Manhattan distance of X:1, Y:0
LUT__22574|in[0]         lut          0.054             2.371               2        (52,111)
LUT__22574|out           lut          0.000             2.371               2        (52,111)
n14861                   net          0.151             2.522               2        (52,111)
   Routing elements:
      Manhattan distance of X:0, Y:7
LUT__22576|in[2]         lut          0.054             2.576               2        (52,118)
LUT__22576|out           lut          0.000             2.576               5        (52,118)
n14863                   net          0.053             2.629               5        (52,118)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__22590|in[0]         lut          0.054             2.683               5        (52,117)
LUT__22590|out           lut          0.000             2.683               6        (52,117)
div_69/n318              net          0.105             2.788               6        (52,117)
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__22597|in[0]         lut          0.054             2.842               6        (52,119)
LUT__22597|out           lut          0.000             2.842               4        (52,119)
n11718                   net          0.127             2.969               4        (52,119)
   Routing elements:
      Manhattan distance of X:5, Y:0
div_69/add_272/i7|I0     adder        0.055             3.024               4        (57,119)
div_69/add_272/i7|O      adder        0.000             3.024               4        (57,119)
n4417                    net          0.230             3.254               4        (57,119)
   Routing elements:
      Manhattan distance of X:10, Y:2
LUT__22600|in[2]         lut          0.054             3.308               4        (47,117)
LUT__22600|out           lut          0.000             3.308               2        (47,117)
n14878                   net          0.175             3.483               2        (47,117)
   Routing elements:
      Manhattan distance of X:5, Y:0
LUT__22601|in[2]         lut          0.055             3.538               2        (42,117)
LUT__22601|out           lut          0.000             3.538               2        (42,117)
n14879                   net          0.053             3.591               2        (42,117)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__22602|in[2]         lut          0.055             3.646               2        (42,116)
LUT__22602|out           lut          0.000             3.646               2        (42,116)
n14880                   net          0.184             3.830               2        (42,116)
   Routing elements:
      Manhattan distance of X:1, Y:1
LUT__22607|in[0]         lut          0.054             3.884               2        (43,117)
LUT__22607|out           lut          0.000             3.884              16        (43,117)
div_69/n423              net          0.306             4.190              16        (43,117)
   Routing elements:
      Manhattan distance of X:2, Y:6
LUT__22630|in[2]         lut          0.054             4.244              16        (41,123)
LUT__22630|out           lut          0.000             4.244               3        (41,123)
n14900                   net          0.168             4.412               3        (41,123)
   Routing elements:
      Manhattan distance of X:5, Y:2
LUT__22631|in[1]         lut          0.055             4.467               3        (36,125)
LUT__22631|out           lut          0.000             4.467               2        (36,125)
n14901                   net          0.117             4.584               2        (36,125)
   Routing elements:
      Manhattan distance of X:0, Y:4
LUT__22632|in[3]         lut          0.055             4.639               2        (36,121)
LUT__22632|out           lut          0.000             4.639              11        (36,121)
n14902                   net          0.167             4.806              11        (36,121)
   Routing elements:
      Manhattan distance of X:5, Y:0
LUT__22645|in[0]         lut          0.054             4.860              11        (31,121)
LUT__22645|out           lut          0.000             4.860               7        (31,121)
div_69/n471              net          0.108             4.968               7        (31,121)
   Routing elements:
      Manhattan distance of X:0, Y:4
LUT__22661|in[0]         lut          0.054             5.022               7        (31,117)
LUT__22661|out           lut          0.000             5.022               3        (31,117)
n11739                   net          0.200             5.222               3        (31,117)
   Routing elements:
      Manhattan distance of X:6, Y:0
div_69/add_368/i4|I0     adder        0.045             5.267               3        (37,117)
div_69/add_368/i4|CO     adder        0.000             5.267               2        (37,117)
n4442                    net          0.000             5.267               2        (37,117)
   Routing elements:
      Manhattan distance of X:0, Y:1
div_69/add_368/i5|CI     adder        0.021             5.288               2        (37,118)
div_69/add_368/i5|CO     adder        0.000             5.288               2        (37,118)
n4440                    net          0.000             5.288               2        (37,118)
   Routing elements:
      Manhattan distance of X:0, Y:1
div_69/add_368/i6|CI     adder        0.021             5.309               2        (37,119)
div_69/add_368/i6|CO     adder        0.000             5.309               2        (37,119)
n4438                    net          0.000             5.309               2        (37,119)
   Routing elements:
      Manhattan distance of X:0, Y:1
div_69/add_368/i7|CI     adder        0.021             5.330               2        (37,120)
div_69/add_368/i7|CO     adder        0.000             5.330               2        (37,120)
n6677                    net          0.000             5.330               2        (37,120)
   Routing elements:
      Manhattan distance of X:0, Y:1
div_69/add_368/i8|CI     adder        0.021             5.351               2        (37,121)
div_69/add_368/i8|CO     adder        0.000             5.351               2        (37,121)
n6675                    net          0.000             5.351               2        (37,121)
   Routing elements:
      Manhattan distance of X:0, Y:1
div_69/add_368/i9|CI     adder        0.084             5.435               2        (37,122)
div_69/add_368/i9|O      adder        0.000             5.435               3        (37,122)
n6672                    net          0.105             5.540               3        (37,122)
   Routing elements:
      Manhattan distance of X:2, Y:0
LUT__22673|in[0]         lut          0.054             5.594               3        (35,122)
LUT__22673|out           lut          0.000             5.594               2        (35,122)
n14930                   net          0.176             5.770               2        (35,122)
   Routing elements:
      Manhattan distance of X:5, Y:3
LUT__22675|in[0]         lut          0.054             5.824               2        (40,119)
LUT__22675|out           lut          0.000             5.824               3        (40,119)
n14932                   net          0.209             6.033               3        (40,119)
   Routing elements:
      Manhattan distance of X:12, Y:0
LUT__22682|in[3]         lut          0.054             6.087               3        (28,119)
LUT__22682|out           lut          0.000             6.087               2        (28,119)
n14938                   net          0.174             6.261               2        (28,119)
   Routing elements:
      Manhattan distance of X:1, Y:4
LUT__22688|in[2]         lut          0.054             6.315               2        (29,123)
LUT__22688|out           lut          0.000             6.315               2        (29,123)
n14942                   net          0.053             6.368               2        (29,123)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__22689|in[3]         lut          0.054             6.422               2        (29,122)
LUT__22689|out           lut          0.000             6.422              16        (29,122)
div_69/n558              net          0.137             6.559              16        (29,122)
   Routing elements:
      Manhattan distance of X:3, Y:0
LUT__22703|in[2]         lut          0.054             6.613              16        (26,122)
LUT__22703|out           lut          0.000             6.613               2        (26,122)
n14953                   net          0.164             6.777               2        (26,122)
   Routing elements:
      Manhattan distance of X:1, Y:1
LUT__22704|in[3]         lut          0.055             6.832               2        (27,121)
LUT__22704|out           lut          0.000             6.832               2        (27,121)
n14954                   net          0.086             6.918               2        (27,121)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__22705|in[3]         lut          0.055             6.973               2        (27,120)
LUT__22705|out           lut          0.000             6.973               2        (27,120)
n14955                   net          0.086             7.059               2        (27,120)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__22714|in[1]         lut          0.055             7.114               2        (27,119)
LUT__22714|out           lut          0.000             7.114               2        (27,119)
r_rate_coe[0]~FF|D       ff           0.003             7.117               2        (27,119)

Capture Clock Path
        name          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================
clk_pixel_2x            inpad        0.000             0.000                0       (0,163) 
clk_pixel_2x            inpad        0.110             0.110             2063       (0,163) 
clk_pixel_2x            net          1.831             1.941             2063       (0,163) 
   Routing elements:
      Manhattan distance of X:27, Y:44
r_rate_coe[0]~FF|CLK    ff           0.000             1.941             2063       (27,119)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : r_fix_rate[7]~FF|CLK                 
Path End      : r_rate_coe[0]~FF|D                   
Launch Clock  : clk_pixel_2x (RISE)                  
Capture Clock : clk_pixel_2x (RISE)                  
Slack         : -0.379 (required time - arrival time)
Delay         : 7.000                                

Logic Level             : 41
Non-global nets on path : 41
Global nets on path     :  0

Launch Clock Path Delay        : 1.814
+ Clock To Q + Data Path Delay : 7.116
--------------------------------------
End-of-path arrival time       : 8.930

Constraint                     : 6.720
+ Capture Clock Path Delay     : 1.941
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 8.551

Launch Clock Path
        name          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================
clk_pixel_2x            inpad        0.000             0.000                0       (0,163) 
clk_pixel_2x            inpad        0.110             0.110             2063       (0,163) 
clk_pixel_2x            net          1.704             1.814             2063       (0,163) 
   Routing elements:
      Manhattan distance of X:60, Y:53
r_fix_rate[7]~FF|CLK    ff           0.000             1.814             2063       (60,110)

Data Path
        name           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================
r_fix_rate[7]~FF|Q       ff           0.113             0.113              18        (60,110)
r_fix_rate[7]            net          0.246             0.359              18        (60,110)
   Routing elements:
      Manhattan distance of X:0, Y:5
LUT__22540|in[0]         lut          0.055             0.414              18        (60,115)
LUT__22540|out           lut          0.000             0.414               9        (60,115)
n14831                   net          0.117             0.531               9        (60,115)
   Routing elements:
      Manhattan distance of X:4, Y:0
LUT__22541|in[2]         lut          0.054             0.585               9        (56,115)
LUT__22541|out           lut          0.000             0.585               7        (56,115)
n14832                   net          0.140             0.725               7        (56,115)
   Routing elements:
      Manhattan distance of X:3, Y:0
LUT__26028|in[2]         lut          0.054             0.779               7        (53,115)
LUT__26028|out           lut          0.000             0.779               2        (53,115)
n13879                   net          0.167             0.946               2        (53,115)
   Routing elements:
      Manhattan distance of X:4, Y:0
div_69/add_116/i11|I0    adder        0.055             1.001               2        (57,115)
div_69/add_116/i11|O     adder        0.000             1.001               4        (57,115)
n6684                    net          0.086             1.087               4        (57,115)
   Routing elements:
      Manhattan distance of X:0, Y:3
LUT__25461|in[0]         lut          0.055             1.142               4        (57,112)
LUT__25461|out           lut          0.000             1.142               2        (57,112)
n11689                   net          0.177             1.319               2        (57,112)
   Routing elements:
      Manhattan distance of X:2, Y:0
div_69/add_158/i11|I0    adder        0.054             1.373               2        (55,112)
div_69/add_158/i11|O     adder        0.000             1.373               2        (55,112)
n4395                    net          0.095             1.468               2        (55,112)
   Routing elements:
      Manhattan distance of X:1, Y:0
LUT__22561|in[2]         lut          0.054             1.522               2        (56,112)
LUT__22561|out           lut          0.000             1.522               2        (56,112)
n14849                   net          0.102             1.624               2        (56,112)
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__22563|in[1]         lut          0.054             1.678               2        (56,114)
LUT__22563|out           lut          0.000             1.678               3        (56,114)
n14851                   net          0.053             1.731               3        (56,114)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__25463|in[0]         lut          0.054             1.785               3        (56,113)
LUT__25463|out           lut          0.000             1.785               2        (56,113)
n11695                   net          0.171             1.956               2        (56,113)
   Routing elements:
      Manhattan distance of X:0, Y:7
div_69/add_198/i11|I0    adder        0.054             2.010               2        (56,106)
div_69/add_198/i11|O     adder        0.000             2.010               3        (56,106)
n4398                    net          0.158             2.168               3        (56,106)
   Routing elements:
      Manhattan distance of X:3, Y:5
LUT__22573|in[0]         lut          0.054             2.222               3        (53,111)
LUT__22573|out           lut          0.000             2.222               2        (53,111)
n14860                   net          0.095             2.317               2        (53,111)
   Routing elements:
      Manhattan distance of X:1, Y:0
LUT__22574|in[0]         lut          0.054             2.371               2        (52,111)
LUT__22574|out           lut          0.000             2.371               2        (52,111)
n14861                   net          0.151             2.522               2        (52,111)
   Routing elements:
      Manhattan distance of X:0, Y:7
LUT__22576|in[2]         lut          0.054             2.576               2        (52,118)
LUT__22576|out           lut          0.000             2.576               5        (52,118)
n14863                   net          0.053             2.629               5        (52,118)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__22590|in[0]         lut          0.054             2.683               5        (52,117)
LUT__22590|out           lut          0.000             2.683               6        (52,117)
div_69/n318              net          0.105             2.788               6        (52,117)
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__22597|in[0]         lut          0.054             2.842               6        (52,119)
LUT__22597|out           lut          0.000             2.842               4        (52,119)
n11718                   net          0.127             2.969               4        (52,119)
   Routing elements:
      Manhattan distance of X:5, Y:0
div_69/add_272/i7|I0     adder        0.020             2.989               4        (57,119)
div_69/add_272/i7|CO     adder        0.000             2.989               2        (57,119)
n4418                    net          0.000             2.989               2        (57,119)
   Routing elements:
      Manhattan distance of X:0, Y:1
div_69/add_272/i8|CI     adder        0.022             3.011               2        (57,120)
div_69/add_272/i8|CO     adder        0.000             3.011               2        (57,120)
n4416                    net          0.000             3.011               2        (57,120)
   Routing elements:
      Manhattan distance of X:0, Y:1
div_69/add_272/i9|CI     adder        0.084             3.095               2        (57,121)
div_69/add_272/i9|O      adder        0.000             3.095               3        (57,121)
n4413                    net          0.219             3.314               3        (57,121)
   Routing elements:
      Manhattan distance of X:10, Y:3
LUT__22603|in[1]         lut          0.054             3.368               3        (47,124)
LUT__22603|out           lut          0.000             3.368               5        (47,124)
n11721                   net          0.123             3.491               5        (47,124)
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__22604|in[1]         lut          0.054             3.545               5        (47,122)
LUT__22604|out           lut          0.000             3.545               3        (47,122)
n14881                   net          0.302             3.847               3        (47,122)
   Routing elements:
      Manhattan distance of X:4, Y:5
LUT__22607|in[2]         lut          0.054             3.901               3        (43,117)
LUT__22607|out           lut          0.000             3.901              16        (43,117)
div_69/n423              net          0.306             4.207              16        (43,117)
   Routing elements:
      Manhattan distance of X:2, Y:6
LUT__22630|in[2]         lut          0.054             4.261              16        (41,123)
LUT__22630|out           lut          0.000             4.261               3        (41,123)
n14900                   net          0.168             4.429               3        (41,123)
   Routing elements:
      Manhattan distance of X:5, Y:2
LUT__22631|in[1]         lut          0.055             4.484               3        (36,125)
LUT__22631|out           lut          0.000             4.484               2        (36,125)
n14901                   net          0.117             4.601               2        (36,125)
   Routing elements:
      Manhattan distance of X:0, Y:4
LUT__22632|in[3]         lut          0.055             4.656               2        (36,121)
LUT__22632|out           lut          0.000             4.656              11        (36,121)
n14902                   net          0.167             4.823              11        (36,121)
   Routing elements:
      Manhattan distance of X:5, Y:0
LUT__22645|in[0]         lut          0.054             4.877              11        (31,121)
LUT__22645|out           lut          0.000             4.877               7        (31,121)
div_69/n471              net          0.108             4.985               7        (31,121)
   Routing elements:
      Manhattan distance of X:0, Y:4
LUT__22661|in[0]         lut          0.054             5.039               7        (31,117)
LUT__22661|out           lut          0.000             5.039               3        (31,117)
n11739                   net          0.200             5.239               3        (31,117)
   Routing elements:
      Manhattan distance of X:6, Y:0
div_69/add_368/i4|I0     adder        0.045             5.284               3        (37,117)
div_69/add_368/i4|CO     adder        0.000             5.284               2        (37,117)
n4442                    net          0.000             5.284               2        (37,117)
   Routing elements:
      Manhattan distance of X:0, Y:1
div_69/add_368/i5|CI     adder        0.021             5.305               2        (37,118)
div_69/add_368/i5|CO     adder        0.000             5.305               2        (37,118)
n4440                    net          0.000             5.305               2        (37,118)
   Routing elements:
      Manhattan distance of X:0, Y:1
div_69/add_368/i6|CI     adder        0.021             5.326               2        (37,119)
div_69/add_368/i6|CO     adder        0.000             5.326               2        (37,119)
n4438                    net          0.000             5.326               2        (37,119)
   Routing elements:
      Manhattan distance of X:0, Y:1
div_69/add_368/i7|CI     adder        0.021             5.347               2        (37,120)
div_69/add_368/i7|CO     adder        0.000             5.347               2        (37,120)
n6677                    net          0.000             5.347               2        (37,120)
   Routing elements:
      Manhattan distance of X:0, Y:1
div_69/add_368/i8|CI     adder        0.021             5.368               2        (37,121)
div_69/add_368/i8|CO     adder        0.000             5.368               2        (37,121)
n6675                    net          0.000             5.368               2        (37,121)
   Routing elements:
      Manhattan distance of X:0, Y:1
div_69/add_368/i9|CI     adder        0.084             5.452               2        (37,122)
div_69/add_368/i9|O      adder        0.000             5.452               3        (37,122)
n6672                    net          0.105             5.557               3        (37,122)
   Routing elements:
      Manhattan distance of X:2, Y:0
LUT__22673|in[0]         lut          0.054             5.611               3        (35,122)
LUT__22673|out           lut          0.000             5.611               2        (35,122)
n14930                   net          0.176             5.787               2        (35,122)
   Routing elements:
      Manhattan distance of X:5, Y:3
LUT__22675|in[0]         lut          0.054             5.841               2        (40,119)
LUT__22675|out           lut          0.000             5.841               3        (40,119)
n14932                   net          0.209             6.050               3        (40,119)
   Routing elements:
      Manhattan distance of X:12, Y:0
LUT__22682|in[3]         lut          0.054             6.104               3        (28,119)
LUT__22682|out           lut          0.000             6.104               2        (28,119)
n14938                   net          0.174             6.278               2        (28,119)
   Routing elements:
      Manhattan distance of X:1, Y:4
LUT__22688|in[2]         lut          0.054             6.332               2        (29,123)
LUT__22688|out           lut          0.000             6.332               2        (29,123)
n14942                   net          0.053             6.385               2        (29,123)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__22689|in[3]         lut          0.054             6.439               2        (29,122)
LUT__22689|out           lut          0.000             6.439              16        (29,122)
div_69/n558              net          0.121             6.560              16        (29,122)
   Routing elements:
      Manhattan distance of X:4, Y:0
LUT__22696|in[2]         lut          0.054             6.614              16        (25,122)
LUT__22696|out           lut          0.000             6.614               2        (25,122)
n14948                   net          0.129             6.743               2        (25,122)
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__22699|in[2]         lut          0.054             6.797               2        (25,120)
LUT__22699|out           lut          0.000             6.797               2        (25,120)
n14950                   net          0.120             6.917               2        (25,120)
   Routing elements:
      Manhattan distance of X:2, Y:0
LUT__22705|in[2]         lut          0.055             6.972               2        (27,120)
LUT__22705|out           lut          0.000             6.972               2        (27,120)
n14955                   net          0.086             7.058               2        (27,120)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__22714|in[1]         lut          0.055             7.113               2        (27,119)
LUT__22714|out           lut          0.000             7.113               2        (27,119)
r_rate_coe[0]~FF|D       ff           0.003             7.116               2        (27,119)

Capture Clock Path
        name          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================
clk_pixel_2x            inpad        0.000             0.000                0       (0,163) 
clk_pixel_2x            inpad        0.110             0.110             2063       (0,163) 
clk_pixel_2x            net          1.831             1.941             2063       (0,163) 
   Routing elements:
      Manhattan distance of X:27, Y:44
r_rate_coe[0]~FF|CLK    ff           0.000             1.941             2063       (27,119)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : r_fix_rate[7]~FF|CLK                 
Path End      : r_rate_coe[0]~FF|D                   
Launch Clock  : clk_pixel_2x (RISE)                  
Capture Clock : clk_pixel_2x (RISE)                  
Slack         : -0.379 (required time - arrival time)
Delay         : 7.000                                

Logic Level             : 40
Non-global nets on path : 40
Global nets on path     :  0

Launch Clock Path Delay        : 1.814
+ Clock To Q + Data Path Delay : 7.116
--------------------------------------
End-of-path arrival time       : 8.930

Constraint                     : 6.720
+ Capture Clock Path Delay     : 1.941
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 8.551

Launch Clock Path
        name          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================
clk_pixel_2x            inpad        0.000             0.000                0       (0,163) 
clk_pixel_2x            inpad        0.110             0.110             2063       (0,163) 
clk_pixel_2x            net          1.704             1.814             2063       (0,163) 
   Routing elements:
      Manhattan distance of X:60, Y:53
r_fix_rate[7]~FF|CLK    ff           0.000             1.814             2063       (60,110)

Data Path
        name           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================
r_fix_rate[7]~FF|Q       ff           0.113             0.113              18        (60,110)
r_fix_rate[7]            net          0.246             0.359              18        (60,110)
   Routing elements:
      Manhattan distance of X:0, Y:5
LUT__22540|in[0]         lut          0.055             0.414              18        (60,115)
LUT__22540|out           lut          0.000             0.414               9        (60,115)
n14831                   net          0.117             0.531               9        (60,115)
   Routing elements:
      Manhattan distance of X:4, Y:0
LUT__22541|in[2]         lut          0.054             0.585               9        (56,115)
LUT__22541|out           lut          0.000             0.585               7        (56,115)
n14832                   net          0.140             0.725               7        (56,115)
   Routing elements:
      Manhattan distance of X:3, Y:0
LUT__26028|in[2]         lut          0.054             0.779               7        (53,115)
LUT__26028|out           lut          0.000             0.779               2        (53,115)
n13879                   net          0.167             0.946               2        (53,115)
   Routing elements:
      Manhattan distance of X:4, Y:0
div_69/add_116/i11|I0    adder        0.055             1.001               2        (57,115)
div_69/add_116/i11|O     adder        0.000             1.001               4        (57,115)
n6684                    net          0.086             1.087               4        (57,115)
   Routing elements:
      Manhattan distance of X:0, Y:3
LUT__25461|in[0]         lut          0.055             1.142               4        (57,112)
LUT__25461|out           lut          0.000             1.142               2        (57,112)
n11689                   net          0.177             1.319               2        (57,112)
   Routing elements:
      Manhattan distance of X:2, Y:0
div_69/add_158/i11|I0    adder        0.054             1.373               2        (55,112)
div_69/add_158/i11|O     adder        0.000             1.373               2        (55,112)
n4395                    net          0.095             1.468               2        (55,112)
   Routing elements:
      Manhattan distance of X:1, Y:0
LUT__22561|in[2]         lut          0.054             1.522               2        (56,112)
LUT__22561|out           lut          0.000             1.522               2        (56,112)
n14849                   net          0.102             1.624               2        (56,112)
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__22563|in[1]         lut          0.054             1.678               2        (56,114)
LUT__22563|out           lut          0.000             1.678               3        (56,114)
n14851                   net          0.053             1.731               3        (56,114)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__25463|in[0]         lut          0.054             1.785               3        (56,113)
LUT__25463|out           lut          0.000             1.785               2        (56,113)
n11695                   net          0.171             1.956               2        (56,113)
   Routing elements:
      Manhattan distance of X:0, Y:7
div_69/add_198/i11|I0    adder        0.054             2.010               2        (56,106)
div_69/add_198/i11|O     adder        0.000             2.010               3        (56,106)
n4398                    net          0.158             2.168               3        (56,106)
   Routing elements:
      Manhattan distance of X:3, Y:5
LUT__22573|in[0]         lut          0.054             2.222               3        (53,111)
LUT__22573|out           lut          0.000             2.222               2        (53,111)
n14860                   net          0.095             2.317               2        (53,111)
   Routing elements:
      Manhattan distance of X:1, Y:0
LUT__22574|in[0]         lut          0.054             2.371               2        (52,111)
LUT__22574|out           lut          0.000             2.371               2        (52,111)
n14861                   net          0.151             2.522               2        (52,111)
   Routing elements:
      Manhattan distance of X:0, Y:7
LUT__22576|in[2]         lut          0.054             2.576               2        (52,118)
LUT__22576|out           lut          0.000             2.576               5        (52,118)
n14863                   net          0.053             2.629               5        (52,118)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__22590|in[0]         lut          0.054             2.683               5        (52,117)
LUT__22590|out           lut          0.000             2.683               6        (52,117)
div_69/n318              net          0.105             2.788               6        (52,117)
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__22597|in[0]         lut          0.054             2.842               6        (52,119)
LUT__22597|out           lut          0.000             2.842               4        (52,119)
n11718                   net          0.127             2.969               4        (52,119)
   Routing elements:
      Manhattan distance of X:5, Y:0
div_69/add_272/i7|I0     adder        0.055             3.024               4        (57,119)
div_69/add_272/i7|O      adder        0.000             3.024               4        (57,119)
n4417                    net          0.230             3.254               4        (57,119)
   Routing elements:
      Manhattan distance of X:10, Y:2
LUT__22600|in[2]         lut          0.054             3.308               4        (47,117)
LUT__22600|out           lut          0.000             3.308               2        (47,117)
n14878                   net          0.175             3.483               2        (47,117)
   Routing elements:
      Manhattan distance of X:5, Y:0
LUT__22601|in[2]         lut          0.055             3.538               2        (42,117)
LUT__22601|out           lut          0.000             3.538               2        (42,117)
n14879                   net          0.053             3.591               2        (42,117)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__22602|in[2]         lut          0.055             3.646               2        (42,116)
LUT__22602|out           lut          0.000             3.646               2        (42,116)
n14880                   net          0.184             3.830               2        (42,116)
   Routing elements:
      Manhattan distance of X:1, Y:1
LUT__22607|in[0]         lut          0.054             3.884               2        (43,117)
LUT__22607|out           lut          0.000             3.884              16        (43,117)
div_69/n423              net          0.306             4.190              16        (43,117)
   Routing elements:
      Manhattan distance of X:2, Y:6
LUT__22630|in[2]         lut          0.054             4.244              16        (41,123)
LUT__22630|out           lut          0.000             4.244               3        (41,123)
n14900                   net          0.168             4.412               3        (41,123)
   Routing elements:
      Manhattan distance of X:5, Y:2
LUT__22631|in[1]         lut          0.055             4.467               3        (36,125)
LUT__22631|out           lut          0.000             4.467               2        (36,125)
n14901                   net          0.117             4.584               2        (36,125)
   Routing elements:
      Manhattan distance of X:0, Y:4
LUT__22632|in[3]         lut          0.055             4.639               2        (36,121)
LUT__22632|out           lut          0.000             4.639              11        (36,121)
n14902                   net          0.167             4.806              11        (36,121)
   Routing elements:
      Manhattan distance of X:5, Y:0
LUT__22645|in[0]         lut          0.054             4.860              11        (31,121)
LUT__22645|out           lut          0.000             4.860               7        (31,121)
div_69/n471              net          0.108             4.968               7        (31,121)
   Routing elements:
      Manhattan distance of X:0, Y:4
LUT__22661|in[0]         lut          0.054             5.022               7        (31,117)
LUT__22661|out           lut          0.000             5.022               3        (31,117)
n11739                   net          0.200             5.222               3        (31,117)
   Routing elements:
      Manhattan distance of X:6, Y:0
div_69/add_368/i4|I0     adder        0.045             5.267               3        (37,117)
div_69/add_368/i4|CO     adder        0.000             5.267               2        (37,117)
n4442                    net          0.000             5.267               2        (37,117)
   Routing elements:
      Manhattan distance of X:0, Y:1
div_69/add_368/i5|CI     adder        0.021             5.288               2        (37,118)
div_69/add_368/i5|CO     adder        0.000             5.288               2        (37,118)
n4440                    net          0.000             5.288               2        (37,118)
   Routing elements:
      Manhattan distance of X:0, Y:1
div_69/add_368/i6|CI     adder        0.021             5.309               2        (37,119)
div_69/add_368/i6|CO     adder        0.000             5.309               2        (37,119)
n4438                    net          0.000             5.309               2        (37,119)
   Routing elements:
      Manhattan distance of X:0, Y:1
div_69/add_368/i7|CI     adder        0.021             5.330               2        (37,120)
div_69/add_368/i7|CO     adder        0.000             5.330               2        (37,120)
n6677                    net          0.000             5.330               2        (37,120)
   Routing elements:
      Manhattan distance of X:0, Y:1
div_69/add_368/i8|CI     adder        0.021             5.351               2        (37,121)
div_69/add_368/i8|CO     adder        0.000             5.351               2        (37,121)
n6675                    net          0.000             5.351               2        (37,121)
   Routing elements:
      Manhattan distance of X:0, Y:1
div_69/add_368/i9|CI     adder        0.084             5.435               2        (37,122)
div_69/add_368/i9|O      adder        0.000             5.435               3        (37,122)
n6672                    net          0.105             5.540               3        (37,122)
   Routing elements:
      Manhattan distance of X:2, Y:0
LUT__22673|in[0]         lut          0.054             5.594               3        (35,122)
LUT__22673|out           lut          0.000             5.594               2        (35,122)
n14930                   net          0.176             5.770               2        (35,122)
   Routing elements:
      Manhattan distance of X:5, Y:3
LUT__22675|in[0]         lut          0.054             5.824               2        (40,119)
LUT__22675|out           lut          0.000             5.824               3        (40,119)
n14932                   net          0.170             5.994               3        (40,119)
   Routing elements:
      Manhattan distance of X:9, Y:0
LUT__22676|in[3]         lut          0.054             6.048               3        (31,119)
LUT__22676|out           lut          0.000             6.048               2        (31,119)
n14933                   net          0.090             6.138               2        (31,119)
   Routing elements:
      Manhattan distance of X:0, Y:3
LUT__22677|in[3]         lut          0.054             6.192               2        (31,122)
LUT__22677|out           lut          0.000             6.192               2        (31,122)
n14934                   net          0.175             6.367               2        (31,122)
   Routing elements:
      Manhattan distance of X:2, Y:0
LUT__22689|in[2]         lut          0.054             6.421               2        (29,122)
LUT__22689|out           lut          0.000             6.421              16        (29,122)
div_69/n558              net          0.137             6.558              16        (29,122)
   Routing elements:
      Manhattan distance of X:3, Y:0
LUT__22703|in[2]         lut          0.054             6.612              16        (26,122)
LUT__22703|out           lut          0.000             6.612               2        (26,122)
n14953                   net          0.164             6.776               2        (26,122)
   Routing elements:
      Manhattan distance of X:1, Y:1
LUT__22704|in[3]         lut          0.055             6.831               2        (27,121)
LUT__22704|out           lut          0.000             6.831               2        (27,121)
n14954                   net          0.086             6.917               2        (27,121)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__22705|in[3]         lut          0.055             6.972               2        (27,120)
LUT__22705|out           lut          0.000             6.972               2        (27,120)
n14955                   net          0.086             7.058               2        (27,120)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__22714|in[1]         lut          0.055             7.113               2        (27,119)
LUT__22714|out           lut          0.000             7.113               2        (27,119)
r_rate_coe[0]~FF|D       ff           0.003             7.116               2        (27,119)

Capture Clock Path
        name          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================
clk_pixel_2x            inpad        0.000             0.000                0       (0,163) 
clk_pixel_2x            inpad        0.110             0.110             2063       (0,163) 
clk_pixel_2x            net          1.831             1.941             2063       (0,163) 
   Routing elements:
      Manhattan distance of X:27, Y:44
r_rate_coe[0]~FF|CLK    ff           0.000             1.941             2063       (27,119)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : r_fix_rate[7]~FF|CLK                 
Path End      : r_rate_coe[0]~FF|D                   
Launch Clock  : clk_pixel_2x (RISE)                  
Capture Clock : clk_pixel_2x (RISE)                  
Slack         : -0.378 (required time - arrival time)
Delay         : 6.999                                

Logic Level             : 41
Non-global nets on path : 41
Global nets on path     :  0

Launch Clock Path Delay        : 1.814
+ Clock To Q + Data Path Delay : 7.115
--------------------------------------
End-of-path arrival time       : 8.929

Constraint                     : 6.720
+ Capture Clock Path Delay     : 1.941
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 8.551

Launch Clock Path
        name          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================
clk_pixel_2x            inpad        0.000             0.000                0       (0,163) 
clk_pixel_2x            inpad        0.110             0.110             2063       (0,163) 
clk_pixel_2x            net          1.704             1.814             2063       (0,163) 
   Routing elements:
      Manhattan distance of X:60, Y:53
r_fix_rate[7]~FF|CLK    ff           0.000             1.814             2063       (60,110)

Data Path
        name           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================
r_fix_rate[7]~FF|Q       ff           0.113             0.113              18        (60,110)
r_fix_rate[7]            net          0.246             0.359              18        (60,110)
   Routing elements:
      Manhattan distance of X:0, Y:5
LUT__22540|in[0]         lut          0.055             0.414              18        (60,115)
LUT__22540|out           lut          0.000             0.414               9        (60,115)
n14831                   net          0.117             0.531               9        (60,115)
   Routing elements:
      Manhattan distance of X:4, Y:0
LUT__22541|in[2]         lut          0.054             0.585               9        (56,115)
LUT__22541|out           lut          0.000             0.585               7        (56,115)
n14832                   net          0.140             0.725               7        (56,115)
   Routing elements:
      Manhattan distance of X:3, Y:0
LUT__26028|in[2]         lut          0.054             0.779               7        (53,115)
LUT__26028|out           lut          0.000             0.779               2        (53,115)
n13879                   net          0.167             0.946               2        (53,115)
   Routing elements:
      Manhattan distance of X:4, Y:0
div_69/add_116/i11|I0    adder        0.055             1.001               2        (57,115)
div_69/add_116/i11|O     adder        0.000             1.001               4        (57,115)
n6684                    net          0.086             1.087               4        (57,115)
   Routing elements:
      Manhattan distance of X:0, Y:3
LUT__25461|in[0]         lut          0.055             1.142               4        (57,112)
LUT__25461|out           lut          0.000             1.142               2        (57,112)
n11689                   net          0.177             1.319               2        (57,112)
   Routing elements:
      Manhattan distance of X:2, Y:0
div_69/add_158/i11|I0    adder        0.054             1.373               2        (55,112)
div_69/add_158/i11|O     adder        0.000             1.373               2        (55,112)
n4395                    net          0.095             1.468               2        (55,112)
   Routing elements:
      Manhattan distance of X:1, Y:0
LUT__22561|in[2]         lut          0.054             1.522               2        (56,112)
LUT__22561|out           lut          0.000             1.522               2        (56,112)
n14849                   net          0.102             1.624               2        (56,112)
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__22563|in[1]         lut          0.054             1.678               2        (56,114)
LUT__22563|out           lut          0.000             1.678               3        (56,114)
n14851                   net          0.053             1.731               3        (56,114)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__25463|in[0]         lut          0.054             1.785               3        (56,113)
LUT__25463|out           lut          0.000             1.785               2        (56,113)
n11695                   net          0.171             1.956               2        (56,113)
   Routing elements:
      Manhattan distance of X:0, Y:7
div_69/add_198/i11|I0    adder        0.054             2.010               2        (56,106)
div_69/add_198/i11|O     adder        0.000             2.010               3        (56,106)
n4398                    net          0.158             2.168               3        (56,106)
   Routing elements:
      Manhattan distance of X:3, Y:5
LUT__22573|in[0]         lut          0.054             2.222               3        (53,111)
LUT__22573|out           lut          0.000             2.222               2        (53,111)
n14860                   net          0.095             2.317               2        (53,111)
   Routing elements:
      Manhattan distance of X:1, Y:0
LUT__22574|in[0]         lut          0.054             2.371               2        (52,111)
LUT__22574|out           lut          0.000             2.371               2        (52,111)
n14861                   net          0.151             2.522               2        (52,111)
   Routing elements:
      Manhattan distance of X:0, Y:7
LUT__22576|in[2]         lut          0.054             2.576               2        (52,118)
LUT__22576|out           lut          0.000             2.576               5        (52,118)
n14863                   net          0.053             2.629               5        (52,118)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__22590|in[0]         lut          0.054             2.683               5        (52,117)
LUT__22590|out           lut          0.000             2.683               6        (52,117)
div_69/n318              net          0.105             2.788               6        (52,117)
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__22597|in[0]         lut          0.054             2.842               6        (52,119)
LUT__22597|out           lut          0.000             2.842               4        (52,119)
n11718                   net          0.127             2.969               4        (52,119)
   Routing elements:
      Manhattan distance of X:5, Y:0
div_69/add_272/i7|I0     adder        0.020             2.989               4        (57,119)
div_69/add_272/i7|CO     adder        0.000             2.989               2        (57,119)
n4418                    net          0.000             2.989               2        (57,119)
   Routing elements:
      Manhattan distance of X:0, Y:1
div_69/add_272/i8|CI     adder        0.022             3.011               2        (57,120)
div_69/add_272/i8|CO     adder        0.000             3.011               2        (57,120)
n4416                    net          0.000             3.011               2        (57,120)
   Routing elements:
      Manhattan distance of X:0, Y:1
div_69/add_272/i9|CI     adder        0.084             3.095               2        (57,121)
div_69/add_272/i9|O      adder        0.000             3.095               3        (57,121)
n4413                    net          0.219             3.314               3        (57,121)
   Routing elements:
      Manhattan distance of X:10, Y:3
LUT__22603|in[1]         lut          0.054             3.368               3        (47,124)
LUT__22603|out           lut          0.000             3.368               5        (47,124)
n11721                   net          0.123             3.491               5        (47,124)
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__22604|in[1]         lut          0.054             3.545               5        (47,122)
LUT__22604|out           lut          0.000             3.545               3        (47,122)
n14881                   net          0.302             3.847               3        (47,122)
   Routing elements:
      Manhattan distance of X:4, Y:5
LUT__22607|in[2]         lut          0.054             3.901               3        (43,117)
LUT__22607|out           lut          0.000             3.901              16        (43,117)
div_69/n423              net          0.306             4.207              16        (43,117)
   Routing elements:
      Manhattan distance of X:2, Y:6
LUT__22630|in[2]         lut          0.054             4.261              16        (41,123)
LUT__22630|out           lut          0.000             4.261               3        (41,123)
n14900                   net          0.168             4.429               3        (41,123)
   Routing elements:
      Manhattan distance of X:5, Y:2
LUT__22631|in[1]         lut          0.055             4.484               3        (36,125)
LUT__22631|out           lut          0.000             4.484               2        (36,125)
n14901                   net          0.117             4.601               2        (36,125)
   Routing elements:
      Manhattan distance of X:0, Y:4
LUT__22632|in[3]         lut          0.055             4.656               2        (36,121)
LUT__22632|out           lut          0.000             4.656              11        (36,121)
n14902                   net          0.167             4.823              11        (36,121)
   Routing elements:
      Manhattan distance of X:5, Y:0
LUT__22645|in[0]         lut          0.054             4.877              11        (31,121)
LUT__22645|out           lut          0.000             4.877               7        (31,121)
div_69/n471              net          0.108             4.985               7        (31,121)
   Routing elements:
      Manhattan distance of X:0, Y:4
LUT__22661|in[0]         lut          0.054             5.039               7        (31,117)
LUT__22661|out           lut          0.000             5.039               3        (31,117)
n11739                   net          0.200             5.239               3        (31,117)
   Routing elements:
      Manhattan distance of X:6, Y:0
div_69/add_368/i4|I0     adder        0.045             5.284               3        (37,117)
div_69/add_368/i4|CO     adder        0.000             5.284               2        (37,117)
n4442                    net          0.000             5.284               2        (37,117)
   Routing elements:
      Manhattan distance of X:0, Y:1
div_69/add_368/i5|CI     adder        0.021             5.305               2        (37,118)
div_69/add_368/i5|CO     adder        0.000             5.305               2        (37,118)
n4440                    net          0.000             5.305               2        (37,118)
   Routing elements:
      Manhattan distance of X:0, Y:1
div_69/add_368/i6|CI     adder        0.021             5.326               2        (37,119)
div_69/add_368/i6|CO     adder        0.000             5.326               2        (37,119)
n4438                    net          0.000             5.326               2        (37,119)
   Routing elements:
      Manhattan distance of X:0, Y:1
div_69/add_368/i7|CI     adder        0.021             5.347               2        (37,120)
div_69/add_368/i7|CO     adder        0.000             5.347               2        (37,120)
n6677                    net          0.000             5.347               2        (37,120)
   Routing elements:
      Manhattan distance of X:0, Y:1
div_69/add_368/i8|CI     adder        0.021             5.368               2        (37,121)
div_69/add_368/i8|CO     adder        0.000             5.368               2        (37,121)
n6675                    net          0.000             5.368               2        (37,121)
   Routing elements:
      Manhattan distance of X:0, Y:1
div_69/add_368/i9|CI     adder        0.084             5.452               2        (37,122)
div_69/add_368/i9|O      adder        0.000             5.452               3        (37,122)
n6672                    net          0.105             5.557               3        (37,122)
   Routing elements:
      Manhattan distance of X:2, Y:0
LUT__22673|in[0]         lut          0.054             5.611               3        (35,122)
LUT__22673|out           lut          0.000             5.611               2        (35,122)
n14930                   net          0.176             5.787               2        (35,122)
   Routing elements:
      Manhattan distance of X:5, Y:3
LUT__22675|in[0]         lut          0.054             5.841               2        (40,119)
LUT__22675|out           lut          0.000             5.841               3        (40,119)
n14932                   net          0.170             6.011               3        (40,119)
   Routing elements:
      Manhattan distance of X:9, Y:0
LUT__22676|in[3]         lut          0.054             6.065               3        (31,119)
LUT__22676|out           lut          0.000             6.065               2        (31,119)
n14933                   net          0.090             6.155               2        (31,119)
   Routing elements:
      Manhattan distance of X:0, Y:3
LUT__22677|in[3]         lut          0.054             6.209               2        (31,122)
LUT__22677|out           lut          0.000             6.209               2        (31,122)
n14934                   net          0.175             6.384               2        (31,122)
   Routing elements:
      Manhattan distance of X:2, Y:0
LUT__22689|in[2]         lut          0.054             6.438               2        (29,122)
LUT__22689|out           lut          0.000             6.438              16        (29,122)
div_69/n558              net          0.121             6.559              16        (29,122)
   Routing elements:
      Manhattan distance of X:4, Y:0
LUT__22696|in[2]         lut          0.054             6.613              16        (25,122)
LUT__22696|out           lut          0.000             6.613               2        (25,122)
n14948                   net          0.129             6.742               2        (25,122)
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__22699|in[2]         lut          0.054             6.796               2        (25,120)
LUT__22699|out           lut          0.000             6.796               2        (25,120)
n14950                   net          0.120             6.916               2        (25,120)
   Routing elements:
      Manhattan distance of X:2, Y:0
LUT__22705|in[2]         lut          0.055             6.971               2        (27,120)
LUT__22705|out           lut          0.000             6.971               2        (27,120)
n14955                   net          0.086             7.057               2        (27,120)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__22714|in[1]         lut          0.055             7.112               2        (27,119)
LUT__22714|out           lut          0.000             7.112               2        (27,119)
r_rate_coe[0]~FF|D       ff           0.003             7.115               2        (27,119)

Capture Clock Path
        name          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================
clk_pixel_2x            inpad        0.000             0.000                0       (0,163) 
clk_pixel_2x            inpad        0.110             0.110             2063       (0,163) 
clk_pixel_2x            net          1.831             1.941             2063       (0,163) 
   Routing elements:
      Manhattan distance of X:27, Y:44
r_rate_coe[0]~FF|CLK    ff           0.000             1.941             2063       (27,119)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : r_fix_rate[7]~FF|CLK                 
Path End      : r_rate_coe[0]~FF|D                   
Launch Clock  : clk_pixel_2x (RISE)                  
Capture Clock : clk_pixel_2x (RISE)                  
Slack         : -0.371 (required time - arrival time)
Delay         : 6.992                                

Logic Level             : 41
Non-global nets on path : 41
Global nets on path     :  0

Launch Clock Path Delay        : 1.814
+ Clock To Q + Data Path Delay : 7.108
--------------------------------------
End-of-path arrival time       : 8.922

Constraint                     : 6.720
+ Capture Clock Path Delay     : 1.941
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 8.551

Launch Clock Path
        name          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================
clk_pixel_2x            inpad        0.000             0.000                0       (0,163) 
clk_pixel_2x            inpad        0.110             0.110             2063       (0,163) 
clk_pixel_2x            net          1.704             1.814             2063       (0,163) 
   Routing elements:
      Manhattan distance of X:60, Y:53
r_fix_rate[7]~FF|CLK    ff           0.000             1.814             2063       (60,110)

Data Path
        name           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================
r_fix_rate[7]~FF|Q       ff           0.113             0.113              18        (60,110)
r_fix_rate[7]            net          0.246             0.359              18        (60,110)
   Routing elements:
      Manhattan distance of X:0, Y:5
LUT__22540|in[0]         lut          0.055             0.414              18        (60,115)
LUT__22540|out           lut          0.000             0.414               9        (60,115)
n14831                   net          0.117             0.531               9        (60,115)
   Routing elements:
      Manhattan distance of X:4, Y:0
LUT__22541|in[2]         lut          0.054             0.585               9        (56,115)
LUT__22541|out           lut          0.000             0.585               7        (56,115)
n14832                   net          0.140             0.725               7        (56,115)
   Routing elements:
      Manhattan distance of X:3, Y:0
LUT__26028|in[2]         lut          0.054             0.779               7        (53,115)
LUT__26028|out           lut          0.000             0.779               2        (53,115)
n13879                   net          0.167             0.946               2        (53,115)
   Routing elements:
      Manhattan distance of X:4, Y:0
div_69/add_116/i11|I0    adder        0.055             1.001               2        (57,115)
div_69/add_116/i11|O     adder        0.000             1.001               4        (57,115)
n6684                    net          0.086             1.087               4        (57,115)
   Routing elements:
      Manhattan distance of X:0, Y:3
LUT__25461|in[0]         lut          0.055             1.142               4        (57,112)
LUT__25461|out           lut          0.000             1.142               2        (57,112)
n11689                   net          0.177             1.319               2        (57,112)
   Routing elements:
      Manhattan distance of X:2, Y:0
div_69/add_158/i11|I0    adder        0.054             1.373               2        (55,112)
div_69/add_158/i11|O     adder        0.000             1.373               2        (55,112)
n4395                    net          0.095             1.468               2        (55,112)
   Routing elements:
      Manhattan distance of X:1, Y:0
LUT__22561|in[2]         lut          0.054             1.522               2        (56,112)
LUT__22561|out           lut          0.000             1.522               2        (56,112)
n14849                   net          0.102             1.624               2        (56,112)
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__22563|in[1]         lut          0.054             1.678               2        (56,114)
LUT__22563|out           lut          0.000             1.678               3        (56,114)
n14851                   net          0.053             1.731               3        (56,114)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__25463|in[0]         lut          0.054             1.785               3        (56,113)
LUT__25463|out           lut          0.000             1.785               2        (56,113)
n11695                   net          0.171             1.956               2        (56,113)
   Routing elements:
      Manhattan distance of X:0, Y:7
div_69/add_198/i11|I0    adder        0.054             2.010               2        (56,106)
div_69/add_198/i11|O     adder        0.000             2.010               3        (56,106)
n4398                    net          0.158             2.168               3        (56,106)
   Routing elements:
      Manhattan distance of X:3, Y:5
LUT__22573|in[0]         lut          0.054             2.222               3        (53,111)
LUT__22573|out           lut          0.000             2.222               2        (53,111)
n14860                   net          0.095             2.317               2        (53,111)
   Routing elements:
      Manhattan distance of X:1, Y:0
LUT__22574|in[0]         lut          0.054             2.371               2        (52,111)
LUT__22574|out           lut          0.000             2.371               2        (52,111)
n14861                   net          0.151             2.522               2        (52,111)
   Routing elements:
      Manhattan distance of X:0, Y:7
LUT__22576|in[2]         lut          0.054             2.576               2        (52,118)
LUT__22576|out           lut          0.000             2.576               5        (52,118)
n14863                   net          0.053             2.629               5        (52,118)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__22590|in[0]         lut          0.054             2.683               5        (52,117)
LUT__22590|out           lut          0.000             2.683               6        (52,117)
div_69/n318              net          0.105             2.788               6        (52,117)
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__22597|in[0]         lut          0.054             2.842               6        (52,119)
LUT__22597|out           lut          0.000             2.842               4        (52,119)
n11718                   net          0.127             2.969               4        (52,119)
   Routing elements:
      Manhattan distance of X:5, Y:0
div_69/add_272/i7|I0     adder        0.020             2.989               4        (57,119)
div_69/add_272/i7|CO     adder        0.000             2.989               2        (57,119)
n4418                    net          0.000             2.989               2        (57,119)
   Routing elements:
      Manhattan distance of X:0, Y:1
div_69/add_272/i8|CI     adder        0.022             3.011               2        (57,120)
div_69/add_272/i8|CO     adder        0.000             3.011               2        (57,120)
n4416                    net          0.000             3.011               2        (57,120)
   Routing elements:
      Manhattan distance of X:0, Y:1
div_69/add_272/i9|CI     adder        0.084             3.095               2        (57,121)
div_69/add_272/i9|O      adder        0.000             3.095               3        (57,121)
n4413                    net          0.219             3.314               3        (57,121)
   Routing elements:
      Manhattan distance of X:10, Y:3
LUT__22603|in[1]         lut          0.054             3.368               3        (47,124)
LUT__22603|out           lut          0.000             3.368               5        (47,124)
n11721                   net          0.123             3.491               5        (47,124)
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__22604|in[1]         lut          0.054             3.545               5        (47,122)
LUT__22604|out           lut          0.000             3.545               3        (47,122)
n14881                   net          0.302             3.847               3        (47,122)
   Routing elements:
      Manhattan distance of X:4, Y:5
LUT__22607|in[2]         lut          0.054             3.901               3        (43,117)
LUT__22607|out           lut          0.000             3.901              16        (43,117)
div_69/n423              net          0.306             4.207              16        (43,117)
   Routing elements:
      Manhattan distance of X:2, Y:6
LUT__22630|in[2]         lut          0.054             4.261              16        (41,123)
LUT__22630|out           lut          0.000             4.261               3        (41,123)
n14900                   net          0.168             4.429               3        (41,123)
   Routing elements:
      Manhattan distance of X:5, Y:2
LUT__22631|in[1]         lut          0.055             4.484               3        (36,125)
LUT__22631|out           lut          0.000             4.484               2        (36,125)
n14901                   net          0.117             4.601               2        (36,125)
   Routing elements:
      Manhattan distance of X:0, Y:4
LUT__22632|in[3]         lut          0.055             4.656               2        (36,121)
LUT__22632|out           lut          0.000             4.656              11        (36,121)
n14902                   net          0.167             4.823              11        (36,121)
   Routing elements:
      Manhattan distance of X:5, Y:0
LUT__22645|in[0]         lut          0.054             4.877              11        (31,121)
LUT__22645|out           lut          0.000             4.877               7        (31,121)
div_69/n471              net          0.108             4.985               7        (31,121)
   Routing elements:
      Manhattan distance of X:0, Y:4
LUT__22661|in[0]         lut          0.054             5.039               7        (31,117)
LUT__22661|out           lut          0.000             5.039               3        (31,117)
n11739                   net          0.200             5.239               3        (31,117)
   Routing elements:
      Manhattan distance of X:6, Y:0
div_69/add_368/i4|I0     adder        0.045             5.284               3        (37,117)
div_69/add_368/i4|CO     adder        0.000             5.284               2        (37,117)
n4442                    net          0.000             5.284               2        (37,117)
   Routing elements:
      Manhattan distance of X:0, Y:1
div_69/add_368/i5|CI     adder        0.021             5.305               2        (37,118)
div_69/add_368/i5|CO     adder        0.000             5.305               2        (37,118)
n4440                    net          0.000             5.305               2        (37,118)
   Routing elements:
      Manhattan distance of X:0, Y:1
div_69/add_368/i6|CI     adder        0.021             5.326               2        (37,119)
div_69/add_368/i6|CO     adder        0.000             5.326               2        (37,119)
n4438                    net          0.000             5.326               2        (37,119)
   Routing elements:
      Manhattan distance of X:0, Y:1
div_69/add_368/i7|CI     adder        0.021             5.347               2        (37,120)
div_69/add_368/i7|CO     adder        0.000             5.347               2        (37,120)
n6677                    net          0.000             5.347               2        (37,120)
   Routing elements:
      Manhattan distance of X:0, Y:1
div_69/add_368/i8|CI     adder        0.021             5.368               2        (37,121)
div_69/add_368/i8|CO     adder        0.000             5.368               2        (37,121)
n6675                    net          0.000             5.368               2        (37,121)
   Routing elements:
      Manhattan distance of X:0, Y:1
div_69/add_368/i9|CI     adder        0.084             5.452               2        (37,122)
div_69/add_368/i9|O      adder        0.000             5.452               3        (37,122)
n6672                    net          0.105             5.557               3        (37,122)
   Routing elements:
      Manhattan distance of X:2, Y:0
LUT__22673|in[0]         lut          0.054             5.611               3        (35,122)
LUT__22673|out           lut          0.000             5.611               2        (35,122)
n14930                   net          0.176             5.787               2        (35,122)
   Routing elements:
      Manhattan distance of X:5, Y:3
LUT__22675|in[0]         lut          0.054             5.841               2        (40,119)
LUT__22675|out           lut          0.000             5.841               3        (40,119)
n14932                   net          0.209             6.050               3        (40,119)
   Routing elements:
      Manhattan distance of X:12, Y:0
LUT__22682|in[3]         lut          0.054             6.104               3        (28,119)
LUT__22682|out           lut          0.000             6.104               2        (28,119)
n14938                   net          0.174             6.278               2        (28,119)
   Routing elements:
      Manhattan distance of X:1, Y:4
LUT__22688|in[2]         lut          0.054             6.332               2        (29,123)
LUT__22688|out           lut          0.000             6.332               2        (29,123)
n14942                   net          0.053             6.385               2        (29,123)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__22689|in[3]         lut          0.054             6.439               2        (29,122)
LUT__22689|out           lut          0.000             6.439              16        (29,122)
div_69/n558              net          0.158             6.597              16        (29,122)
   Routing elements:
      Manhattan distance of X:4, Y:5
LUT__22695|in[2]         lut          0.054             6.651              16        (25,117)
LUT__22695|out           lut          0.000             6.651               2        (25,117)
n14947                   net          0.084             6.735               2        (25,117)
   Routing elements:
      Manhattan distance of X:0, Y:3
LUT__22699|in[1]         lut          0.054             6.789               2        (25,120)
LUT__22699|out           lut          0.000             6.789               2        (25,120)
n14950                   net          0.120             6.909               2        (25,120)
   Routing elements:
      Manhattan distance of X:2, Y:0
LUT__22705|in[2]         lut          0.055             6.964               2        (27,120)
LUT__22705|out           lut          0.000             6.964               2        (27,120)
n14955                   net          0.086             7.050               2        (27,120)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__22714|in[1]         lut          0.055             7.105               2        (27,119)
LUT__22714|out           lut          0.000             7.105               2        (27,119)
r_rate_coe[0]~FF|D       ff           0.003             7.108               2        (27,119)

Capture Clock Path
        name          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================
clk_pixel_2x            inpad        0.000             0.000                0       (0,163) 
clk_pixel_2x            inpad        0.110             0.110             2063       (0,163) 
clk_pixel_2x            net          1.831             1.941             2063       (0,163) 
   Routing elements:
      Manhattan distance of X:27, Y:44
r_rate_coe[0]~FF|CLK    ff           0.000             1.941             2063       (27,119)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : r_fix_rate[7]~FF|CLK                 
Path End      : r_rate_coe[0]~FF|D                   
Launch Clock  : clk_pixel_2x (RISE)                  
Capture Clock : clk_pixel_2x (RISE)                  
Slack         : -0.370 (required time - arrival time)
Delay         : 6.991                                

Logic Level             : 41
Non-global nets on path : 41
Global nets on path     :  0

Launch Clock Path Delay        : 1.814
+ Clock To Q + Data Path Delay : 7.107
--------------------------------------
End-of-path arrival time       : 8.921

Constraint                     : 6.720
+ Capture Clock Path Delay     : 1.941
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 8.551

Launch Clock Path
        name          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================
clk_pixel_2x            inpad        0.000             0.000                0       (0,163) 
clk_pixel_2x            inpad        0.110             0.110             2063       (0,163) 
clk_pixel_2x            net          1.704             1.814             2063       (0,163) 
   Routing elements:
      Manhattan distance of X:60, Y:53
r_fix_rate[7]~FF|CLK    ff           0.000             1.814             2063       (60,110)

Data Path
        name           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================
r_fix_rate[7]~FF|Q       ff           0.113             0.113              18        (60,110)
r_fix_rate[7]            net          0.246             0.359              18        (60,110)
   Routing elements:
      Manhattan distance of X:0, Y:5
LUT__22540|in[0]         lut          0.055             0.414              18        (60,115)
LUT__22540|out           lut          0.000             0.414               9        (60,115)
n14831                   net          0.117             0.531               9        (60,115)
   Routing elements:
      Manhattan distance of X:4, Y:0
LUT__22541|in[2]         lut          0.054             0.585               9        (56,115)
LUT__22541|out           lut          0.000             0.585               7        (56,115)
n14832                   net          0.140             0.725               7        (56,115)
   Routing elements:
      Manhattan distance of X:3, Y:0
LUT__26028|in[2]         lut          0.054             0.779               7        (53,115)
LUT__26028|out           lut          0.000             0.779               2        (53,115)
n13879                   net          0.167             0.946               2        (53,115)
   Routing elements:
      Manhattan distance of X:4, Y:0
div_69/add_116/i11|I0    adder        0.055             1.001               2        (57,115)
div_69/add_116/i11|O     adder        0.000             1.001               4        (57,115)
n6684                    net          0.086             1.087               4        (57,115)
   Routing elements:
      Manhattan distance of X:0, Y:3
LUT__25461|in[0]         lut          0.055             1.142               4        (57,112)
LUT__25461|out           lut          0.000             1.142               2        (57,112)
n11689                   net          0.177             1.319               2        (57,112)
   Routing elements:
      Manhattan distance of X:2, Y:0
div_69/add_158/i11|I0    adder        0.054             1.373               2        (55,112)
div_69/add_158/i11|O     adder        0.000             1.373               2        (55,112)
n4395                    net          0.095             1.468               2        (55,112)
   Routing elements:
      Manhattan distance of X:1, Y:0
LUT__22561|in[2]         lut          0.054             1.522               2        (56,112)
LUT__22561|out           lut          0.000             1.522               2        (56,112)
n14849                   net          0.102             1.624               2        (56,112)
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__22563|in[1]         lut          0.054             1.678               2        (56,114)
LUT__22563|out           lut          0.000             1.678               3        (56,114)
n14851                   net          0.053             1.731               3        (56,114)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__25463|in[0]         lut          0.054             1.785               3        (56,113)
LUT__25463|out           lut          0.000             1.785               2        (56,113)
n11695                   net          0.171             1.956               2        (56,113)
   Routing elements:
      Manhattan distance of X:0, Y:7
div_69/add_198/i11|I0    adder        0.054             2.010               2        (56,106)
div_69/add_198/i11|O     adder        0.000             2.010               3        (56,106)
n4398                    net          0.158             2.168               3        (56,106)
   Routing elements:
      Manhattan distance of X:3, Y:5
LUT__22573|in[0]         lut          0.054             2.222               3        (53,111)
LUT__22573|out           lut          0.000             2.222               2        (53,111)
n14860                   net          0.095             2.317               2        (53,111)
   Routing elements:
      Manhattan distance of X:1, Y:0
LUT__22574|in[0]         lut          0.054             2.371               2        (52,111)
LUT__22574|out           lut          0.000             2.371               2        (52,111)
n14861                   net          0.151             2.522               2        (52,111)
   Routing elements:
      Manhattan distance of X:0, Y:7
LUT__22576|in[2]         lut          0.054             2.576               2        (52,118)
LUT__22576|out           lut          0.000             2.576               5        (52,118)
n14863                   net          0.053             2.629               5        (52,118)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__22590|in[0]         lut          0.054             2.683               5        (52,117)
LUT__22590|out           lut          0.000             2.683               6        (52,117)
div_69/n318              net          0.105             2.788               6        (52,117)
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__22597|in[0]         lut          0.054             2.842               6        (52,119)
LUT__22597|out           lut          0.000             2.842               4        (52,119)
n11718                   net          0.127             2.969               4        (52,119)
   Routing elements:
      Manhattan distance of X:5, Y:0
div_69/add_272/i7|I0     adder        0.020             2.989               4        (57,119)
div_69/add_272/i7|CO     adder        0.000             2.989               2        (57,119)
n4418                    net          0.000             2.989               2        (57,119)
   Routing elements:
      Manhattan distance of X:0, Y:1
div_69/add_272/i8|CI     adder        0.022             3.011               2        (57,120)
div_69/add_272/i8|CO     adder        0.000             3.011               2        (57,120)
n4416                    net          0.000             3.011               2        (57,120)
   Routing elements:
      Manhattan distance of X:0, Y:1
div_69/add_272/i9|CI     adder        0.084             3.095               2        (57,121)
div_69/add_272/i9|O      adder        0.000             3.095               3        (57,121)
n4413                    net          0.219             3.314               3        (57,121)
   Routing elements:
      Manhattan distance of X:10, Y:3
LUT__22603|in[1]         lut          0.054             3.368               3        (47,124)
LUT__22603|out           lut          0.000             3.368               5        (47,124)
n11721                   net          0.123             3.491               5        (47,124)
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__22604|in[1]         lut          0.054             3.545               5        (47,122)
LUT__22604|out           lut          0.000             3.545               3        (47,122)
n14881                   net          0.302             3.847               3        (47,122)
   Routing elements:
      Manhattan distance of X:4, Y:5
LUT__22607|in[2]         lut          0.054             3.901               3        (43,117)
LUT__22607|out           lut          0.000             3.901              16        (43,117)
div_69/n423              net          0.306             4.207              16        (43,117)
   Routing elements:
      Manhattan distance of X:2, Y:6
LUT__22630|in[2]         lut          0.054             4.261              16        (41,123)
LUT__22630|out           lut          0.000             4.261               3        (41,123)
n14900                   net          0.168             4.429               3        (41,123)
   Routing elements:
      Manhattan distance of X:5, Y:2
LUT__22631|in[1]         lut          0.055             4.484               3        (36,125)
LUT__22631|out           lut          0.000             4.484               2        (36,125)
n14901                   net          0.117             4.601               2        (36,125)
   Routing elements:
      Manhattan distance of X:0, Y:4
LUT__22632|in[3]         lut          0.055             4.656               2        (36,121)
LUT__22632|out           lut          0.000             4.656              11        (36,121)
n14902                   net          0.167             4.823              11        (36,121)
   Routing elements:
      Manhattan distance of X:5, Y:0
LUT__22645|in[0]         lut          0.054             4.877              11        (31,121)
LUT__22645|out           lut          0.000             4.877               7        (31,121)
div_69/n471              net          0.108             4.985               7        (31,121)
   Routing elements:
      Manhattan distance of X:0, Y:4
LUT__22661|in[0]         lut          0.054             5.039               7        (31,117)
LUT__22661|out           lut          0.000             5.039               3        (31,117)
n11739                   net          0.200             5.239               3        (31,117)
   Routing elements:
      Manhattan distance of X:6, Y:0
div_69/add_368/i4|I0     adder        0.045             5.284               3        (37,117)
div_69/add_368/i4|CO     adder        0.000             5.284               2        (37,117)
n4442                    net          0.000             5.284               2        (37,117)
   Routing elements:
      Manhattan distance of X:0, Y:1
div_69/add_368/i5|CI     adder        0.021             5.305               2        (37,118)
div_69/add_368/i5|CO     adder        0.000             5.305               2        (37,118)
n4440                    net          0.000             5.305               2        (37,118)
   Routing elements:
      Manhattan distance of X:0, Y:1
div_69/add_368/i6|CI     adder        0.021             5.326               2        (37,119)
div_69/add_368/i6|CO     adder        0.000             5.326               2        (37,119)
n4438                    net          0.000             5.326               2        (37,119)
   Routing elements:
      Manhattan distance of X:0, Y:1
div_69/add_368/i7|CI     adder        0.021             5.347               2        (37,120)
div_69/add_368/i7|CO     adder        0.000             5.347               2        (37,120)
n6677                    net          0.000             5.347               2        (37,120)
   Routing elements:
      Manhattan distance of X:0, Y:1
div_69/add_368/i8|CI     adder        0.021             5.368               2        (37,121)
div_69/add_368/i8|CO     adder        0.000             5.368               2        (37,121)
n6675                    net          0.000             5.368               2        (37,121)
   Routing elements:
      Manhattan distance of X:0, Y:1
div_69/add_368/i9|CI     adder        0.084             5.452               2        (37,122)
div_69/add_368/i9|O      adder        0.000             5.452               3        (37,122)
n6672                    net          0.105             5.557               3        (37,122)
   Routing elements:
      Manhattan distance of X:2, Y:0
LUT__22673|in[0]         lut          0.054             5.611               3        (35,122)
LUT__22673|out           lut          0.000             5.611               2        (35,122)
n14930                   net          0.176             5.787               2        (35,122)
   Routing elements:
      Manhattan distance of X:5, Y:3
LUT__22675|in[0]         lut          0.054             5.841               2        (40,119)
LUT__22675|out           lut          0.000             5.841               3        (40,119)
n14932                   net          0.170             6.011               3        (40,119)
   Routing elements:
      Manhattan distance of X:9, Y:0
LUT__22676|in[3]         lut          0.054             6.065               3        (31,119)
LUT__22676|out           lut          0.000             6.065               2        (31,119)
n14933                   net          0.090             6.155               2        (31,119)
   Routing elements:
      Manhattan distance of X:0, Y:3
LUT__22677|in[3]         lut          0.054             6.209               2        (31,122)
LUT__22677|out           lut          0.000             6.209               2        (31,122)
n14934                   net          0.175             6.384               2        (31,122)
   Routing elements:
      Manhattan distance of X:2, Y:0
LUT__22689|in[2]         lut          0.054             6.438               2        (29,122)
LUT__22689|out           lut          0.000             6.438              16        (29,122)
div_69/n558              net          0.158             6.596              16        (29,122)
   Routing elements:
      Manhattan distance of X:4, Y:5
LUT__22695|in[2]         lut          0.054             6.650              16        (25,117)
LUT__22695|out           lut          0.000             6.650               2        (25,117)
n14947                   net          0.084             6.734               2        (25,117)
   Routing elements:
      Manhattan distance of X:0, Y:3
LUT__22699|in[1]         lut          0.054             6.788               2        (25,120)
LUT__22699|out           lut          0.000             6.788               2        (25,120)
n14950                   net          0.120             6.908               2        (25,120)
   Routing elements:
      Manhattan distance of X:2, Y:0
LUT__22705|in[2]         lut          0.055             6.963               2        (27,120)
LUT__22705|out           lut          0.000             6.963               2        (27,120)
n14955                   net          0.086             7.049               2        (27,120)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__22714|in[1]         lut          0.055             7.104               2        (27,119)
LUT__22714|out           lut          0.000             7.104               2        (27,119)
r_rate_coe[0]~FF|D       ff           0.003             7.107               2        (27,119)

Capture Clock Path
        name          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================
clk_pixel_2x            inpad        0.000             0.000                0       (0,163) 
clk_pixel_2x            inpad        0.110             0.110             2063       (0,163) 
clk_pixel_2x            net          1.831             1.941             2063       (0,163) 
   Routing elements:
      Manhattan distance of X:27, Y:44
r_rate_coe[0]~FF|CLK    ff           0.000             1.941             2063       (27,119)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : r_fix_rate[7]~FF|CLK                 
Path End      : r_rate_coe[0]~FF|D                   
Launch Clock  : clk_pixel_2x (RISE)                  
Capture Clock : clk_pixel_2x (RISE)                  
Slack         : -0.362 (required time - arrival time)
Delay         : 6.983                                

Logic Level             : 40
Non-global nets on path : 40
Global nets on path     :  0

Launch Clock Path Delay        : 1.814
+ Clock To Q + Data Path Delay : 7.099
--------------------------------------
End-of-path arrival time       : 8.913

Constraint                     : 6.720
+ Capture Clock Path Delay     : 1.941
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 8.551

Launch Clock Path
        name          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================
clk_pixel_2x            inpad        0.000             0.000                0       (0,163) 
clk_pixel_2x            inpad        0.110             0.110             2063       (0,163) 
clk_pixel_2x            net          1.704             1.814             2063       (0,163) 
   Routing elements:
      Manhattan distance of X:60, Y:53
r_fix_rate[7]~FF|CLK    ff           0.000             1.814             2063       (60,110)

Data Path
        name           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================
r_fix_rate[7]~FF|Q       ff           0.113             0.113              18        (60,110)
r_fix_rate[7]            net          0.246             0.359              18        (60,110)
   Routing elements:
      Manhattan distance of X:0, Y:5
LUT__22540|in[0]         lut          0.055             0.414              18        (60,115)
LUT__22540|out           lut          0.000             0.414               9        (60,115)
n14831                   net          0.117             0.531               9        (60,115)
   Routing elements:
      Manhattan distance of X:4, Y:0
LUT__22541|in[2]         lut          0.054             0.585               9        (56,115)
LUT__22541|out           lut          0.000             0.585               7        (56,115)
n14832                   net          0.140             0.725               7        (56,115)
   Routing elements:
      Manhattan distance of X:3, Y:0
LUT__26028|in[2]         lut          0.054             0.779               7        (53,115)
LUT__26028|out           lut          0.000             0.779               2        (53,115)
n13879                   net          0.167             0.946               2        (53,115)
   Routing elements:
      Manhattan distance of X:4, Y:0
div_69/add_116/i11|I0    adder        0.055             1.001               2        (57,115)
div_69/add_116/i11|O     adder        0.000             1.001               4        (57,115)
n6684                    net          0.086             1.087               4        (57,115)
   Routing elements:
      Manhattan distance of X:0, Y:3
LUT__25461|in[0]         lut          0.055             1.142               4        (57,112)
LUT__25461|out           lut          0.000             1.142               2        (57,112)
n11689                   net          0.177             1.319               2        (57,112)
   Routing elements:
      Manhattan distance of X:2, Y:0
div_69/add_158/i11|I0    adder        0.054             1.373               2        (55,112)
div_69/add_158/i11|O     adder        0.000             1.373               2        (55,112)
n4395                    net          0.095             1.468               2        (55,112)
   Routing elements:
      Manhattan distance of X:1, Y:0
LUT__22561|in[2]         lut          0.054             1.522               2        (56,112)
LUT__22561|out           lut          0.000             1.522               2        (56,112)
n14849                   net          0.102             1.624               2        (56,112)
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__22563|in[1]         lut          0.054             1.678               2        (56,114)
LUT__22563|out           lut          0.000             1.678               3        (56,114)
n14851                   net          0.053             1.731               3        (56,114)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__25463|in[0]         lut          0.054             1.785               3        (56,113)
LUT__25463|out           lut          0.000             1.785               2        (56,113)
n11695                   net          0.171             1.956               2        (56,113)
   Routing elements:
      Manhattan distance of X:0, Y:7
div_69/add_198/i11|I0    adder        0.054             2.010               2        (56,106)
div_69/add_198/i11|O     adder        0.000             2.010               3        (56,106)
n4398                    net          0.158             2.168               3        (56,106)
   Routing elements:
      Manhattan distance of X:3, Y:5
LUT__22573|in[0]         lut          0.054             2.222               3        (53,111)
LUT__22573|out           lut          0.000             2.222               2        (53,111)
n14860                   net          0.095             2.317               2        (53,111)
   Routing elements:
      Manhattan distance of X:1, Y:0
LUT__22574|in[0]         lut          0.054             2.371               2        (52,111)
LUT__22574|out           lut          0.000             2.371               2        (52,111)
n14861                   net          0.151             2.522               2        (52,111)
   Routing elements:
      Manhattan distance of X:0, Y:7
LUT__22576|in[2]         lut          0.054             2.576               2        (52,118)
LUT__22576|out           lut          0.000             2.576               5        (52,118)
n14863                   net          0.053             2.629               5        (52,118)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__22590|in[0]         lut          0.054             2.683               5        (52,117)
LUT__22590|out           lut          0.000             2.683               6        (52,117)
div_69/n318              net          0.105             2.788               6        (52,117)
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__22597|in[0]         lut          0.054             2.842               6        (52,119)
LUT__22597|out           lut          0.000             2.842               4        (52,119)
n11718                   net          0.127             2.969               4        (52,119)
   Routing elements:
      Manhattan distance of X:5, Y:0
div_69/add_272/i7|I0     adder        0.055             3.024               4        (57,119)
div_69/add_272/i7|O      adder        0.000             3.024               4        (57,119)
n4417                    net          0.230             3.254               4        (57,119)
   Routing elements:
      Manhattan distance of X:10, Y:2
LUT__22600|in[2]         lut          0.054             3.308               4        (47,117)
LUT__22600|out           lut          0.000             3.308               2        (47,117)
n14878                   net          0.175             3.483               2        (47,117)
   Routing elements:
      Manhattan distance of X:5, Y:0
LUT__22601|in[2]         lut          0.055             3.538               2        (42,117)
LUT__22601|out           lut          0.000             3.538               2        (42,117)
n14879                   net          0.053             3.591               2        (42,117)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__22602|in[2]         lut          0.055             3.646               2        (42,116)
LUT__22602|out           lut          0.000             3.646               2        (42,116)
n14880                   net          0.184             3.830               2        (42,116)
   Routing elements:
      Manhattan distance of X:1, Y:1
LUT__22607|in[0]         lut          0.054             3.884               2        (43,117)
LUT__22607|out           lut          0.000             3.884              16        (43,117)
div_69/n423              net          0.306             4.190              16        (43,117)
   Routing elements:
      Manhattan distance of X:2, Y:6
LUT__22630|in[2]         lut          0.054             4.244              16        (41,123)
LUT__22630|out           lut          0.000             4.244               3        (41,123)
n14900                   net          0.168             4.412               3        (41,123)
   Routing elements:
      Manhattan distance of X:5, Y:2
LUT__22631|in[1]         lut          0.055             4.467               3        (36,125)
LUT__22631|out           lut          0.000             4.467               2        (36,125)
n14901                   net          0.117             4.584               2        (36,125)
   Routing elements:
      Manhattan distance of X:0, Y:4
LUT__22632|in[3]         lut          0.055             4.639               2        (36,121)
LUT__22632|out           lut          0.000             4.639              11        (36,121)
n14902                   net          0.167             4.806              11        (36,121)
   Routing elements:
      Manhattan distance of X:5, Y:0
LUT__22645|in[0]         lut          0.054             4.860              11        (31,121)
LUT__22645|out           lut          0.000             4.860               7        (31,121)
div_69/n471              net          0.108             4.968               7        (31,121)
   Routing elements:
      Manhattan distance of X:0, Y:4
LUT__22661|in[0]         lut          0.054             5.022               7        (31,117)
LUT__22661|out           lut          0.000             5.022               3        (31,117)
n11739                   net          0.200             5.222               3        (31,117)
   Routing elements:
      Manhattan distance of X:6, Y:0
div_69/add_368/i4|I0     adder        0.045             5.267               3        (37,117)
div_69/add_368/i4|CO     adder        0.000             5.267               2        (37,117)
n4442                    net          0.000             5.267               2        (37,117)
   Routing elements:
      Manhattan distance of X:0, Y:1
div_69/add_368/i5|CI     adder        0.021             5.288               2        (37,118)
div_69/add_368/i5|CO     adder        0.000             5.288               2        (37,118)
n4440                    net          0.000             5.288               2        (37,118)
   Routing elements:
      Manhattan distance of X:0, Y:1
div_69/add_368/i6|CI     adder        0.021             5.309               2        (37,119)
div_69/add_368/i6|CO     adder        0.000             5.309               2        (37,119)
n4438                    net          0.000             5.309               2        (37,119)
   Routing elements:
      Manhattan distance of X:0, Y:1
div_69/add_368/i7|CI     adder        0.021             5.330               2        (37,120)
div_69/add_368/i7|CO     adder        0.000             5.330               2        (37,120)
n6677                    net          0.000             5.330               2        (37,120)
   Routing elements:
      Manhattan distance of X:0, Y:1
div_69/add_368/i8|CI     adder        0.021             5.351               2        (37,121)
div_69/add_368/i8|CO     adder        0.000             5.351               2        (37,121)
n6675                    net          0.000             5.351               2        (37,121)
   Routing elements:
      Manhattan distance of X:0, Y:1
div_69/add_368/i9|CI     adder        0.084             5.435               2        (37,122)
div_69/add_368/i9|O      adder        0.000             5.435               3        (37,122)
n6672                    net          0.105             5.540               3        (37,122)
   Routing elements:
      Manhattan distance of X:2, Y:0
LUT__22673|in[0]         lut          0.054             5.594               3        (35,122)
LUT__22673|out           lut          0.000             5.594               2        (35,122)
n14930                   net          0.176             5.770               2        (35,122)
   Routing elements:
      Manhattan distance of X:5, Y:3
LUT__22675|in[0]         lut          0.054             5.824               2        (40,119)
LUT__22675|out           lut          0.000             5.824               3        (40,119)
n14932                   net          0.209             6.033               3        (40,119)
   Routing elements:
      Manhattan distance of X:12, Y:0
LUT__22682|in[3]         lut          0.054             6.087               3        (28,119)
LUT__22682|out           lut          0.000             6.087               2        (28,119)
n14938                   net          0.174             6.261               2        (28,119)
   Routing elements:
      Manhattan distance of X:1, Y:4
LUT__22688|in[2]         lut          0.054             6.315               2        (29,123)
LUT__22688|out           lut          0.000             6.315               2        (29,123)
n14942                   net          0.053             6.368               2        (29,123)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__22689|in[3]         lut          0.054             6.422               2        (29,122)
LUT__22689|out           lut          0.000             6.422              16        (29,122)
div_69/n558              net          0.121             6.543              16        (29,122)
   Routing elements:
      Manhattan distance of X:4, Y:0
LUT__22696|in[2]         lut          0.054             6.597              16        (25,122)
LUT__22696|out           lut          0.000             6.597               2        (25,122)
n14948                   net          0.129             6.726               2        (25,122)
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__22699|in[2]         lut          0.054             6.780               2        (25,120)
LUT__22699|out           lut          0.000             6.780               2        (25,120)
n14950                   net          0.120             6.900               2        (25,120)
   Routing elements:
      Manhattan distance of X:2, Y:0
LUT__22705|in[2]         lut          0.055             6.955               2        (27,120)
LUT__22705|out           lut          0.000             6.955               2        (27,120)
n14955                   net          0.086             7.041               2        (27,120)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__22714|in[1]         lut          0.055             7.096               2        (27,119)
LUT__22714|out           lut          0.000             7.096               2        (27,119)
r_rate_coe[0]~FF|D       ff           0.003             7.099               2        (27,119)

Capture Clock Path
        name          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================
clk_pixel_2x            inpad        0.000             0.000                0       (0,163) 
clk_pixel_2x            inpad        0.110             0.110             2063       (0,163) 
clk_pixel_2x            net          1.831             1.941             2063       (0,163) 
   Routing elements:
      Manhattan distance of X:27, Y:44
r_rate_coe[0]~FF|CLK    ff           0.000             1.941             2063       (27,119)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : r_fix_rate[7]~FF|CLK                 
Path End      : r_rate_coe[0]~FF|D                   
Launch Clock  : clk_pixel_2x (RISE)                  
Capture Clock : clk_pixel_2x (RISE)                  
Slack         : -0.362 (required time - arrival time)
Delay         : 6.983                                

Logic Level             : 40
Non-global nets on path : 40
Global nets on path     :  0

Launch Clock Path Delay        : 1.814
+ Clock To Q + Data Path Delay : 7.099
--------------------------------------
End-of-path arrival time       : 8.913

Constraint                     : 6.720
+ Capture Clock Path Delay     : 1.941
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 8.551

Launch Clock Path
        name          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================
clk_pixel_2x            inpad        0.000             0.000                0       (0,163) 
clk_pixel_2x            inpad        0.110             0.110             2063       (0,163) 
clk_pixel_2x            net          1.704             1.814             2063       (0,163) 
   Routing elements:
      Manhattan distance of X:60, Y:53
r_fix_rate[7]~FF|CLK    ff           0.000             1.814             2063       (60,110)

Data Path
        name           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================
r_fix_rate[7]~FF|Q       ff           0.113             0.113              18        (60,110)
r_fix_rate[7]            net          0.246             0.359              18        (60,110)
   Routing elements:
      Manhattan distance of X:0, Y:5
LUT__22540|in[0]         lut          0.055             0.414              18        (60,115)
LUT__22540|out           lut          0.000             0.414               9        (60,115)
n14831                   net          0.117             0.531               9        (60,115)
   Routing elements:
      Manhattan distance of X:4, Y:0
LUT__22541|in[2]         lut          0.054             0.585               9        (56,115)
LUT__22541|out           lut          0.000             0.585               7        (56,115)
n14832                   net          0.140             0.725               7        (56,115)
   Routing elements:
      Manhattan distance of X:3, Y:0
LUT__26028|in[2]         lut          0.054             0.779               7        (53,115)
LUT__26028|out           lut          0.000             0.779               2        (53,115)
n13879                   net          0.167             0.946               2        (53,115)
   Routing elements:
      Manhattan distance of X:4, Y:0
div_69/add_116/i11|I0    adder        0.055             1.001               2        (57,115)
div_69/add_116/i11|O     adder        0.000             1.001               4        (57,115)
n6684                    net          0.086             1.087               4        (57,115)
   Routing elements:
      Manhattan distance of X:0, Y:3
LUT__25461|in[0]         lut          0.055             1.142               4        (57,112)
LUT__25461|out           lut          0.000             1.142               2        (57,112)
n11689                   net          0.177             1.319               2        (57,112)
   Routing elements:
      Manhattan distance of X:2, Y:0
div_69/add_158/i11|I0    adder        0.054             1.373               2        (55,112)
div_69/add_158/i11|O     adder        0.000             1.373               2        (55,112)
n4395                    net          0.095             1.468               2        (55,112)
   Routing elements:
      Manhattan distance of X:1, Y:0
LUT__22561|in[2]         lut          0.054             1.522               2        (56,112)
LUT__22561|out           lut          0.000             1.522               2        (56,112)
n14849                   net          0.102             1.624               2        (56,112)
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__22563|in[1]         lut          0.054             1.678               2        (56,114)
LUT__22563|out           lut          0.000             1.678               3        (56,114)
n14851                   net          0.053             1.731               3        (56,114)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__25463|in[0]         lut          0.054             1.785               3        (56,113)
LUT__25463|out           lut          0.000             1.785               2        (56,113)
n11695                   net          0.171             1.956               2        (56,113)
   Routing elements:
      Manhattan distance of X:0, Y:7
div_69/add_198/i11|I0    adder        0.054             2.010               2        (56,106)
div_69/add_198/i11|O     adder        0.000             2.010               3        (56,106)
n4398                    net          0.158             2.168               3        (56,106)
   Routing elements:
      Manhattan distance of X:3, Y:5
LUT__22573|in[0]         lut          0.054             2.222               3        (53,111)
LUT__22573|out           lut          0.000             2.222               2        (53,111)
n14860                   net          0.095             2.317               2        (53,111)
   Routing elements:
      Manhattan distance of X:1, Y:0
LUT__22574|in[0]         lut          0.054             2.371               2        (52,111)
LUT__22574|out           lut          0.000             2.371               2        (52,111)
n14861                   net          0.151             2.522               2        (52,111)
   Routing elements:
      Manhattan distance of X:0, Y:7
LUT__22576|in[2]         lut          0.054             2.576               2        (52,118)
LUT__22576|out           lut          0.000             2.576               5        (52,118)
n14863                   net          0.053             2.629               5        (52,118)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__22590|in[0]         lut          0.054             2.683               5        (52,117)
LUT__22590|out           lut          0.000             2.683               6        (52,117)
div_69/n318              net          0.105             2.788               6        (52,117)
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__22597|in[0]         lut          0.054             2.842               6        (52,119)
LUT__22597|out           lut          0.000             2.842               4        (52,119)
n11718                   net          0.127             2.969               4        (52,119)
   Routing elements:
      Manhattan distance of X:5, Y:0
div_69/add_272/i7|I0     adder        0.020             2.989               4        (57,119)
div_69/add_272/i7|CO     adder        0.000             2.989               2        (57,119)
n4418                    net          0.000             2.989               2        (57,119)
   Routing elements:
      Manhattan distance of X:0, Y:1
div_69/add_272/i8|CI     adder        0.022             3.011               2        (57,120)
div_69/add_272/i8|CO     adder        0.000             3.011               2        (57,120)
n4416                    net          0.000             3.011               2        (57,120)
   Routing elements:
      Manhattan distance of X:0, Y:1
div_69/add_272/i9|CI     adder        0.084             3.095               2        (57,121)
div_69/add_272/i9|O      adder        0.000             3.095               3        (57,121)
n4413                    net          0.219             3.314               3        (57,121)
   Routing elements:
      Manhattan distance of X:10, Y:3
LUT__22603|in[1]         lut          0.054             3.368               3        (47,124)
LUT__22603|out           lut          0.000             3.368               5        (47,124)
n11721                   net          0.123             3.491               5        (47,124)
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__22604|in[1]         lut          0.054             3.545               5        (47,122)
LUT__22604|out           lut          0.000             3.545               3        (47,122)
n14881                   net          0.302             3.847               3        (47,122)
   Routing elements:
      Manhattan distance of X:4, Y:5
LUT__22607|in[2]         lut          0.054             3.901               3        (43,117)
LUT__22607|out           lut          0.000             3.901              16        (43,117)
div_69/n423              net          0.306             4.207              16        (43,117)
   Routing elements:
      Manhattan distance of X:2, Y:6
LUT__22630|in[2]         lut          0.054             4.261              16        (41,123)
LUT__22630|out           lut          0.000             4.261               3        (41,123)
n14900                   net          0.168             4.429               3        (41,123)
   Routing elements:
      Manhattan distance of X:5, Y:2
LUT__22631|in[1]         lut          0.055             4.484               3        (36,125)
LUT__22631|out           lut          0.000             4.484               2        (36,125)
n14901                   net          0.117             4.601               2        (36,125)
   Routing elements:
      Manhattan distance of X:0, Y:4
LUT__22632|in[3]         lut          0.055             4.656               2        (36,121)
LUT__22632|out           lut          0.000             4.656              11        (36,121)
n14902                   net          0.167             4.823              11        (36,121)
   Routing elements:
      Manhattan distance of X:5, Y:0
LUT__22645|in[0]         lut          0.054             4.877              11        (31,121)
LUT__22645|out           lut          0.000             4.877               7        (31,121)
div_69/n471              net          0.108             4.985               7        (31,121)
   Routing elements:
      Manhattan distance of X:0, Y:4
LUT__22661|in[0]         lut          0.054             5.039               7        (31,117)
LUT__22661|out           lut          0.000             5.039               3        (31,117)
n11739                   net          0.200             5.239               3        (31,117)
   Routing elements:
      Manhattan distance of X:6, Y:0
div_69/add_368/i4|I0     adder        0.045             5.284               3        (37,117)
div_69/add_368/i4|CO     adder        0.000             5.284               2        (37,117)
n4442                    net          0.000             5.284               2        (37,117)
   Routing elements:
      Manhattan distance of X:0, Y:1
div_69/add_368/i5|CI     adder        0.021             5.305               2        (37,118)
div_69/add_368/i5|CO     adder        0.000             5.305               2        (37,118)
n4440                    net          0.000             5.305               2        (37,118)
   Routing elements:
      Manhattan distance of X:0, Y:1
div_69/add_368/i6|CI     adder        0.021             5.326               2        (37,119)
div_69/add_368/i6|CO     adder        0.000             5.326               2        (37,119)
n4438                    net          0.000             5.326               2        (37,119)
   Routing elements:
      Manhattan distance of X:0, Y:1
div_69/add_368/i7|CI     adder        0.021             5.347               2        (37,120)
div_69/add_368/i7|CO     adder        0.000             5.347               2        (37,120)
n6677                    net          0.000             5.347               2        (37,120)
   Routing elements:
      Manhattan distance of X:0, Y:1
div_69/add_368/i8|CI     adder        0.084             5.431               2        (37,121)
div_69/add_368/i8|O      adder        0.000             5.431               4        (37,121)
n6674                    net          0.182             5.613               4        (37,121)
   Routing elements:
      Manhattan distance of X:3, Y:1
LUT__22674|in[0]         lut          0.054             5.667               4        (40,120)
LUT__22674|out           lut          0.000             5.667               2        (40,120)
n14931                   net          0.085             5.752               2        (40,120)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__22675|in[1]         lut          0.054             5.806               2        (40,119)
LUT__22675|out           lut          0.000             5.806               3        (40,119)
n14932                   net          0.209             6.015               3        (40,119)
   Routing elements:
      Manhattan distance of X:12, Y:0
LUT__22682|in[3]         lut          0.054             6.069               3        (28,119)
LUT__22682|out           lut          0.000             6.069               2        (28,119)
n14938                   net          0.174             6.243               2        (28,119)
   Routing elements:
      Manhattan distance of X:1, Y:4
LUT__22688|in[2]         lut          0.054             6.297               2        (29,123)
LUT__22688|out           lut          0.000             6.297               2        (29,123)
n14942                   net          0.053             6.350               2        (29,123)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__22689|in[3]         lut          0.054             6.404               2        (29,122)
LUT__22689|out           lut          0.000             6.404              16        (29,122)
div_69/n558              net          0.137             6.541              16        (29,122)
   Routing elements:
      Manhattan distance of X:3, Y:0
LUT__22703|in[2]         lut          0.054             6.595              16        (26,122)
LUT__22703|out           lut          0.000             6.595               2        (26,122)
n14953                   net          0.164             6.759               2        (26,122)
   Routing elements:
      Manhattan distance of X:1, Y:1
LUT__22704|in[3]         lut          0.055             6.814               2        (27,121)
LUT__22704|out           lut          0.000             6.814               2        (27,121)
n14954                   net          0.086             6.900               2        (27,121)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__22705|in[3]         lut          0.055             6.955               2        (27,120)
LUT__22705|out           lut          0.000             6.955               2        (27,120)
n14955                   net          0.086             7.041               2        (27,120)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__22714|in[1]         lut          0.055             7.096               2        (27,119)
LUT__22714|out           lut          0.000             7.096               2        (27,119)
r_rate_coe[0]~FF|D       ff           0.003             7.099               2        (27,119)

Capture Clock Path
        name          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================
clk_pixel_2x            inpad        0.000             0.000                0       (0,163) 
clk_pixel_2x            inpad        0.110             0.110             2063       (0,163) 
clk_pixel_2x            net          1.831             1.941             2063       (0,163) 
   Routing elements:
      Manhattan distance of X:27, Y:44
r_rate_coe[0]~FF|CLK    ff           0.000             1.941             2063       (27,119)

---------- Path Details for Max Critical Paths (end) ---------------

---------- 4. Path Details for Min Critical Paths (begin) ----------

################################################################################
Path Detail Report (clk_pixel_2x vs clk_pixel_2x)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_HDMI_IMAGE/s_b[3]~FF|CLK          
Path End      : u_HDMI_IMAGE/r_rgb_wdata[3]~FF|D    
Launch Clock  : clk_pixel_2x (RISE)                 
Capture Clock : clk_pixel_2x (RISE)                 
Slack         : 0.022 (arrival time - required time)
Delay         : 0.252                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.323
+ Clock To Q + Data Path Delay : 0.279
--------------------------------------
End-of-path arrival time       : 1.602

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.510
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.580

Launch Clock Path
           name             model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================
clk_pixel_2x                  inpad        0.000             0.000                0       (0,163)
clk_pixel_2x                  inpad        0.070             0.070             2063       (0,163)
clk_pixel_2x                  net          1.253             1.323             2063       (0,163)
   Routing elements:
      Manhattan distance of X:67, Y:71
u_HDMI_IMAGE/s_b[3]~FF|CLK    ff           0.000             1.323             2063       (67,92)

Data Path
              name                model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================
u_HDMI_IMAGE/s_b[3]~FF|Q              ff          0.324            0.324              2         (67,92) 
u_HDMI_IMAGE/r_rgb_wdata[3]~FF|D      ff         -0.045            0.279              2         (67,120)

Capture Clock Path
               name                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================
clk_pixel_2x                          inpad        0.000             0.000                0       (0,163) 
clk_pixel_2x                          inpad        0.070             0.070             2063       (0,163) 
clk_pixel_2x                          net          1.440             1.510             2063       (0,163) 
   Routing elements:
      Manhattan distance of X:67, Y:43
u_HDMI_IMAGE/r_rgb_wdata[3]~FF|CLK    ff           0.000             1.510             2063       (67,120)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_UART_DATA_WCTL/r_i_rgb[3]~FF|CLK                                     
Path End      : u_UART_DATA_WCTL/u_WBUF/u_efx_fifo_top/xefx_fifo_ram/ram__D$c2|WDATA[3]
Launch Clock  : clk_pixel_2x (RISE)                                                    
Capture Clock : clk_pixel_2x (RISE)                                                    
Slack         : 0.026 (arrival time - required time)                                   
Delay         : 0.135                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.174
+ Clock To Q + Data Path Delay : 0.096
--------------------------------------
End-of-path arrival time       : 1.270

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.174
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.244

Launch Clock Path
               name                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================
clk_pixel_2x                          inpad        0.000             0.000                0       (0,163)
clk_pixel_2x                          inpad        0.070             0.070             2063       (0,163)
clk_pixel_2x                          net          1.104             1.174             2063       (0,163)
   Routing elements:
      Manhattan distance of X:32, Y:138
u_UART_DATA_WCTL/r_i_rgb[3]~FF|CLK    ff           0.000             1.174             2063       (32,25)

Data Path
                                 name                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================
u_UART_DATA_WCTL/r_i_rgb[3]~FF|Q                                        ff               0.072            0.072              3         (32,25)
u_UART_DATA_WCTL/r_i_rgb[3]                                             net              0.135            0.207              3         (32,25)
   Routing elements:
      Manhattan distance of X:1, Y:3
u_UART_DATA_WCTL/u_WBUF/u_efx_fifo_top/xefx_fifo_ram/ram__D$c2|WDATA[3] ram_8192x20     -0.111            0.096              3         (33,22)

Capture Clock Path
                               name                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================
clk_pixel_2x                                                        inpad           0.000             0.000                0       (0,163)
clk_pixel_2x                                                        inpad           0.070             0.070             2063       (0,163)
clk_pixel_2x                                                        net             1.104             1.174             2063       (0,163)
   Routing elements:
      Manhattan distance of X:33, Y:141
u_UART_DATA_WCTL/u_WBUF/u_efx_fifo_top/xefx_fifo_ram/ram__D$c2|WCLK ram_8192x20     0.000             1.174             2063       (33,22)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_UART_DATA_WCTL/r_i_rgb[0]~FF|CLK                                     
Path End      : u_UART_DATA_WCTL/u_WBUF/u_efx_fifo_top/xefx_fifo_ram/ram__D$c2|WDATA[0]
Launch Clock  : clk_pixel_2x (RISE)                                                    
Capture Clock : clk_pixel_2x (RISE)                                                    
Slack         : 0.026 (arrival time - required time)                                   
Delay         : 0.135                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.174
+ Clock To Q + Data Path Delay : 0.096
--------------------------------------
End-of-path arrival time       : 1.270

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.174
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.244

Launch Clock Path
               name                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================
clk_pixel_2x                          inpad        0.000             0.000                0       (0,163)
clk_pixel_2x                          inpad        0.070             0.070             2063       (0,163)
clk_pixel_2x                          net          1.104             1.174             2063       (0,163)
   Routing elements:
      Manhattan distance of X:32, Y:141
u_UART_DATA_WCTL/r_i_rgb[0]~FF|CLK    ff           0.000             1.174             2063       (32,22)

Data Path
                                 name                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================
u_UART_DATA_WCTL/r_i_rgb[0]~FF|Q                                        ff               0.072            0.072              3         (32,22)
u_UART_DATA_WCTL/r_i_rgb[0]                                             net              0.135            0.207              3         (32,22)
   Routing elements:
      Manhattan distance of X:1, Y:0
u_UART_DATA_WCTL/u_WBUF/u_efx_fifo_top/xefx_fifo_ram/ram__D$c2|WDATA[0] ram_8192x20     -0.111            0.096              3         (33,22)

Capture Clock Path
                               name                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================
clk_pixel_2x                                                        inpad           0.000             0.000                0       (0,163)
clk_pixel_2x                                                        inpad           0.070             0.070             2063       (0,163)
clk_pixel_2x                                                        net             1.104             1.174             2063       (0,163)
   Routing elements:
      Manhattan distance of X:33, Y:141
u_UART_DATA_WCTL/u_WBUF/u_efx_fifo_top/xefx_fifo_ram/ram__D$c2|WCLK ram_8192x20     0.000             1.174             2063       (33,22)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_UART_DATA_WCTL/r_i_rgb[2]~FF|CLK                                     
Path End      : u_UART_DATA_WCTL/u_WBUF/u_efx_fifo_top/xefx_fifo_ram/ram__D$c2|WDATA[2]
Launch Clock  : clk_pixel_2x (RISE)                                                    
Capture Clock : clk_pixel_2x (RISE)                                                    
Slack         : 0.026 (arrival time - required time)                                   
Delay         : 0.135                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.174
+ Clock To Q + Data Path Delay : 0.096
--------------------------------------
End-of-path arrival time       : 1.270

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.174
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.244

Launch Clock Path
               name                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================
clk_pixel_2x                          inpad        0.000             0.000                0       (0,163)
clk_pixel_2x                          inpad        0.070             0.070             2063       (0,163)
clk_pixel_2x                          net          1.104             1.174             2063       (0,163)
   Routing elements:
      Manhattan distance of X:32, Y:139
u_UART_DATA_WCTL/r_i_rgb[2]~FF|CLK    ff           0.000             1.174             2063       (32,24)

Data Path
                                 name                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================
u_UART_DATA_WCTL/r_i_rgb[2]~FF|Q                                        ff               0.072            0.072              3         (32,24)
u_UART_DATA_WCTL/r_i_rgb[2]                                             net              0.135            0.207              3         (32,24)
   Routing elements:
      Manhattan distance of X:1, Y:2
u_UART_DATA_WCTL/u_WBUF/u_efx_fifo_top/xefx_fifo_ram/ram__D$c2|WDATA[2] ram_8192x20     -0.111            0.096              3         (33,22)

Capture Clock Path
                               name                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================
clk_pixel_2x                                                        inpad           0.000             0.000                0       (0,163)
clk_pixel_2x                                                        inpad           0.070             0.070             2063       (0,163)
clk_pixel_2x                                                        net             1.104             1.174             2063       (0,163)
   Routing elements:
      Manhattan distance of X:33, Y:141
u_UART_DATA_WCTL/u_WBUF/u_efx_fifo_top/xefx_fifo_ram/ram__D$c2|WCLK ram_8192x20     0.000             1.174             2063       (33,22)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_wdata[14]~FF|CLK                                                                                 
Path End      : u_IMG_RAM_TOP/u_BRAM_RW_CTL/u_BRAM1_1357/u_efx_bram/genblk1.sdpram_inst/brams/scan_row.row[0].column[7].bram/genblk1.ram10k|WDATA[0]
Launch Clock  : clk_pixel_2x (RISE)                                                                                                                 
Capture Clock : clk_pixel_2x (RISE)                                                                                                                 
Slack         : 0.030 (arrival time - required time)                                                                                                
Delay         : 0.139                                                                                                                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.174
+ Clock To Q + Data Path Delay : 0.100
--------------------------------------
End-of-path arrival time       : 1.274

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.174
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.244

Launch Clock Path
                       name                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================
clk_pixel_2x                                           inpad        0.000             0.000                0       (0,163)
clk_pixel_2x                                           inpad        0.070             0.070             2063       (0,163)
clk_pixel_2x                                           net          1.104             1.174             2063       (0,163)
   Routing elements:
      Manhattan distance of X:67, Y:101
u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_wdata[14]~FF|CLK    ff           0.000             1.174             2063       (67,62)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_wdata[14]~FF|Q                                                                                    ff               0.072            0.072              3         (67,62)
u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_wdata[14]                                                                                         net              0.139            0.211              3         (67,62)
   Routing elements:
      Manhattan distance of X:4, Y:0
u_IMG_RAM_TOP/u_BRAM_RW_CTL/u_BRAM1_1357/u_efx_bram/genblk1.sdpram_inst/brams/scan_row.row[0].column[7].bram/genblk1.ram10k|WDATA[0] ram_8192x20     -0.111            0.100              3         (63,62)

Capture Clock Path
                                                              name                                                                model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================================
clk_pixel_2x                                                                                                                     inpad           0.000             0.000                0       (0,163)
clk_pixel_2x                                                                                                                     inpad           0.070             0.070             2063       (0,163)
clk_pixel_2x                                                                                                                     net             1.104             1.174             2063       (0,163)
   Routing elements:
      Manhattan distance of X:63, Y:101
u_IMG_RAM_TOP/u_BRAM_RW_CTL/u_BRAM1_1357/u_efx_bram/genblk1.sdpram_inst/brams/scan_row.row[0].column[7].bram/genblk1.ram10k|WCLK ram_8192x20     0.000             1.174             2063       (63,62)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_wdata[110]~FF|CLK                                                                                
Path End      : u_IMG_RAM_TOP/u_BRAM_RW_CTL/u_BRAM1_1357/u_efx_bram/genblk1.sdpram_inst/brams/scan_row.row[0].column[7].bram/genblk1.ram10k|WDATA[7]
Launch Clock  : clk_pixel_2x (RISE)                                                                                                                 
Capture Clock : clk_pixel_2x (RISE)                                                                                                                 
Slack         : 0.030 (arrival time - required time)                                                                                                
Delay         : 0.139                                                                                                                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.174
+ Clock To Q + Data Path Delay : 0.100
--------------------------------------
End-of-path arrival time       : 1.274

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.174
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.244

Launch Clock Path
                        name                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================
clk_pixel_2x                                            inpad        0.000             0.000                0       (0,163)
clk_pixel_2x                                            inpad        0.070             0.070             2063       (0,163)
clk_pixel_2x                                            net          1.104             1.174             2063       (0,163)
   Routing elements:
      Manhattan distance of X:67, Y:94
u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_wdata[110]~FF|CLK    ff           0.000             1.174             2063       (67,69)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_wdata[110]~FF|Q                                                                                   ff               0.072            0.072              3         (67,69)
u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_wdata[110]                                                                                        net              0.139            0.211              3         (67,69)
   Routing elements:
      Manhattan distance of X:4, Y:7
u_IMG_RAM_TOP/u_BRAM_RW_CTL/u_BRAM1_1357/u_efx_bram/genblk1.sdpram_inst/brams/scan_row.row[0].column[7].bram/genblk1.ram10k|WDATA[7] ram_8192x20     -0.111            0.100              3         (63,62)

Capture Clock Path
                                                              name                                                                model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================================
clk_pixel_2x                                                                                                                     inpad           0.000             0.000                0       (0,163)
clk_pixel_2x                                                                                                                     inpad           0.070             0.070             2063       (0,163)
clk_pixel_2x                                                                                                                     net             1.104             1.174             2063       (0,163)
   Routing elements:
      Manhattan distance of X:63, Y:101
u_IMG_RAM_TOP/u_BRAM_RW_CTL/u_BRAM1_1357/u_efx_bram/genblk1.sdpram_inst/brams/scan_row.row[0].column[7].bram/genblk1.ram10k|WCLK ram_8192x20     0.000             1.174             2063       (63,62)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_HDMI_IMAGE/r_up_r0[6]~FF|CLK      
Path End      : u_HDMI_IMAGE/s_r[6]~FF|D            
Launch Clock  : clk_pixel_2x (RISE)                 
Capture Clock : clk_pixel_2x (RISE)                 
Slack         : 0.031 (arrival time - required time)
Delay         : 0.157                               

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.427
+ Clock To Q + Data Path Delay : 0.184
--------------------------------------
End-of-path arrival time       : 1.611

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.510
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.580

Launch Clock Path
             name               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================
clk_pixel_2x                      inpad        0.000             0.000                0       (0,163)
clk_pixel_2x                      inpad        0.070             0.070             2063       (0,163)
clk_pixel_2x                      net          1.357             1.427             2063       (0,163)
   Routing elements:
      Manhattan distance of X:94, Y:87
u_HDMI_IMAGE/r_up_r0[6]~FF|CLK    ff           0.000             1.427             2063       (94,76)

Data Path
            name              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================
u_HDMI_IMAGE/r_up_r0[6]~FF|Q     ff           0.072            0.072              2         (94,76)
u_HDMI_IMAGE/r_up_r0[6]          net          0.123            0.195              2         (94,76)
   Routing elements:
      Manhattan distance of X:12, Y:0
LUT__25957|in[0]                 lut          0.034            0.229              2         (82,76)
LUT__25957|out                   lut          0.000            0.229              2         (82,76)
u_HDMI_IMAGE/s_r[6]~FF|D         ff          -0.045            0.184              2         (82,76)

Capture Clock Path
           name             model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================
clk_pixel_2x                  inpad        0.000             0.000                0       (0,163)
clk_pixel_2x                  inpad        0.070             0.070             2063       (0,163)
clk_pixel_2x                  net          1.440             1.510             2063       (0,163)
   Routing elements:
      Manhattan distance of X:82, Y:87
u_HDMI_IMAGE/s_r[6]~FF|CLK    ff           0.000             1.510             2063       (82,76)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_wdata[14]~FF|CLK                                                                                 
Path End      : u_IMG_RAM_TOP/u_BRAM_RW_CTL/u_BRAM0_0246/u_efx_bram/genblk1.sdpram_inst/brams/scan_row.row[0].column[7].bram/genblk1.ram10k|WDATA[0]
Launch Clock  : clk_pixel_2x (RISE)                                                                                                                 
Capture Clock : clk_pixel_2x (RISE)                                                                                                                 
Slack         : 0.031 (arrival time - required time)                                                                                                
Delay         : 0.140                                                                                                                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.174
+ Clock To Q + Data Path Delay : 0.101
--------------------------------------
End-of-path arrival time       : 1.275

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.174
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.244

Launch Clock Path
                       name                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================
clk_pixel_2x                                           inpad        0.000             0.000                0       (0,163)
clk_pixel_2x                                           inpad        0.070             0.070             2063       (0,163)
clk_pixel_2x                                           net          1.104             1.174             2063       (0,163)
   Routing elements:
      Manhattan distance of X:67, Y:101
u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_wdata[14]~FF|CLK    ff           0.000             1.174             2063       (67,62)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_wdata[14]~FF|Q                                                                                    ff               0.072            0.072              3         (67,62)
u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_wdata[14]                                                                                         net              0.140            0.212              3         (67,62)
   Routing elements:
      Manhattan distance of X:5, Y:0
u_IMG_RAM_TOP/u_BRAM_RW_CTL/u_BRAM0_0246/u_efx_bram/genblk1.sdpram_inst/brams/scan_row.row[0].column[7].bram/genblk1.ram10k|WDATA[0] ram_8192x20     -0.111            0.101              3         (72,62)

Capture Clock Path
                                                              name                                                                model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================================
clk_pixel_2x                                                                                                                     inpad           0.000             0.000                0       (0,163)
clk_pixel_2x                                                                                                                     inpad           0.070             0.070             2063       (0,163)
clk_pixel_2x                                                                                                                     net             1.104             1.174             2063       (0,163)
   Routing elements:
      Manhattan distance of X:72, Y:101
u_IMG_RAM_TOP/u_BRAM_RW_CTL/u_BRAM0_0246/u_efx_bram/genblk1.sdpram_inst/brams/scan_row.row[0].column[7].bram/genblk1.ram10k|WCLK ram_8192x20     0.000             1.174             2063       (72,62)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_wdata[44]~FF|CLK                                                                                 
Path End      : u_IMG_RAM_TOP/u_BRAM_RW_CTL/u_BRAM1_1357/u_efx_bram/genblk1.sdpram_inst/brams/scan_row.row[0].column[6].bram/genblk1.ram10k|WDATA[2]
Launch Clock  : clk_pixel_2x (RISE)                                                                                                                 
Capture Clock : clk_pixel_2x (RISE)                                                                                                                 
Slack         : 0.031 (arrival time - required time)                                                                                                
Delay         : 0.140                                                                                                                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.174
+ Clock To Q + Data Path Delay : 0.101
--------------------------------------
End-of-path arrival time       : 1.275

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.174
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.244

Launch Clock Path
                       name                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================
clk_pixel_2x                                           inpad        0.000             0.000                0       (0,163)
clk_pixel_2x                                           inpad        0.070             0.070             2063       (0,163)
clk_pixel_2x                                           net          1.104             1.174             2063       (0,163)
   Routing elements:
      Manhattan distance of X:97, Y:99
u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_wdata[44]~FF|CLK    ff           0.000             1.174             2063       (97,64)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_wdata[44]~FF|Q                                                                                    ff               0.072            0.072              3         (97,64) 
u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_wdata[44]                                                                                         net              0.140            0.212              3         (97,64) 
   Routing elements:
      Manhattan distance of X:5, Y:2
u_IMG_RAM_TOP/u_BRAM_RW_CTL/u_BRAM1_1357/u_efx_bram/genblk1.sdpram_inst/brams/scan_row.row[0].column[6].bram/genblk1.ram10k|WDATA[2] ram_8192x20     -0.111            0.101              3         (102,62)

Capture Clock Path
                                                              name                                                                model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================================
clk_pixel_2x                                                                                                                     inpad           0.000             0.000                0       (0,163) 
clk_pixel_2x                                                                                                                     inpad           0.070             0.070             2063       (0,163) 
clk_pixel_2x                                                                                                                     net             1.104             1.174             2063       (0,163) 
   Routing elements:
      Manhattan distance of X:102, Y:101
u_IMG_RAM_TOP/u_BRAM_RW_CTL/u_BRAM1_1357/u_efx_bram/genblk1.sdpram_inst/brams/scan_row.row[0].column[6].bram/genblk1.ram10k|WCLK ram_8192x20     0.000             1.174             2063       (102,62)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_wdata[77]~FF|CLK                                                                                 
Path End      : u_IMG_RAM_TOP/u_BRAM_RW_CTL/u_BRAM0_0246/u_efx_bram/genblk1.sdpram_inst/brams/scan_row.row[0].column[6].bram/genblk1.ram10k|WDATA[6]
Launch Clock  : clk_pixel_2x (RISE)                                                                                                                 
Capture Clock : clk_pixel_2x (RISE)                                                                                                                 
Slack         : 0.033 (arrival time - required time)                                                                                                
Delay         : 0.142                                                                                                                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.174
+ Clock To Q + Data Path Delay : 0.103
--------------------------------------
End-of-path arrival time       : 1.277

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.174
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.244

Launch Clock Path
                       name                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================
clk_pixel_2x                                           inpad        0.000             0.000                0       (0,163)
clk_pixel_2x                                           inpad        0.070             0.070             2063       (0,163)
clk_pixel_2x                                           net          1.104             1.174             2063       (0,163)
   Routing elements:
      Manhattan distance of X:89, Y:95
u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_wdata[77]~FF|CLK    ff           0.000             1.174             2063       (89,68)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_wdata[77]~FF|Q                                                                                    ff               0.072            0.072              3         (89,68)
u_IMG_RAM_TOP/u_BRAM_RW_CTL/r_bram_wdata[77]                                                                                         net              0.142            0.214              3         (89,68)
   Routing elements:
      Manhattan distance of X:2, Y:6
u_IMG_RAM_TOP/u_BRAM_RW_CTL/u_BRAM0_0246/u_efx_bram/genblk1.sdpram_inst/brams/scan_row.row[0].column[6].bram/genblk1.ram10k|WDATA[6] ram_8192x20     -0.111            0.103              3         (87,62)

Capture Clock Path
                                                              name                                                                model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================================
clk_pixel_2x                                                                                                                     inpad           0.000             0.000                0       (0,163)
clk_pixel_2x                                                                                                                     inpad           0.070             0.070             2063       (0,163)
clk_pixel_2x                                                                                                                     net             1.104             1.174             2063       (0,163)
   Routing elements:
      Manhattan distance of X:87, Y:101
u_IMG_RAM_TOP/u_BRAM_RW_CTL/u_BRAM0_0246/u_efx_bram/genblk1.sdpram_inst/brams/scan_row.row[0].column[6].bram/genblk1.ram10k|WCLK ram_8192x20     0.000             1.174             2063       (87,62)

################################################################################
Path Detail Report (tdqss_clk vs tdqss_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/raddr[5]~FF|CLK           
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ram/ram|RADDR[0]
Launch Clock  : tdqss_clk (RISE)                                                                                                                                 
Capture Clock : tdqss_clk (RISE)                                                                                                                                 
Slack         : 0.045 (arrival time - required time)                                                                                                             
Delay         : 0.138                                                                                                                                            

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.194
+ Clock To Q + Data Path Delay : 0.115
--------------------------------------
End-of-path arrival time       : 1.309

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.194
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.264

Launch Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
tdqss_clk                                                                                                                                 inpad        0.000             0.000               0       (110,0)  
tdqss_clk                                                                                                                                 inpad        0.070             0.070             146       (110,0)  
tdqss_clk                                                                                                                                 net          1.124             1.194             146       (110,0)  
   Routing elements:
      Manhattan distance of X:19, Y:151
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/raddr[5]~FF|CLK    ff           0.000             1.194             146       (129,151)

Data Path
                                                                      name                                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/raddr[5]~FF|Q              ff               0.072            0.072              6        (129,151)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/raddr[5]                   net              0.138            0.210              6        (129,151)
   Routing elements:
      Manhattan distance of X:3, Y:9
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ram/ram|RADDR[0] ram_8192x20     -0.095            0.115              6        (132,142)

Capture Clock Path
                                                                    name                                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================================================
tdqss_clk                                                                                                                                     inpad           0.000             0.000               0       (110,0)  
tdqss_clk                                                                                                                                     inpad           0.070             0.070             146       (110,0)  
tdqss_clk                                                                                                                                     net             1.124             1.194             146       (110,0)  
   Routing elements:
      Manhattan distance of X:22, Y:142
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ram/ram|RCLK ram_8192x20     0.000             1.194             146       (132,142)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/raddr[1]~FF|CLK            
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ram/ram|RADDR[11]
Launch Clock  : tdqss_clk (RISE)                                                                                                                                  
Capture Clock : tdqss_clk (RISE)                                                                                                                                  
Slack         : 0.045 (arrival time - required time)                                                                                                              
Delay         : 0.138                                                                                                                                             

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.194
+ Clock To Q + Data Path Delay : 0.115
--------------------------------------
End-of-path arrival time       : 1.309

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.194
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.264

Launch Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
tdqss_clk                                                                                                                                 inpad        0.000             0.000               0       (110,0)  
tdqss_clk                                                                                                                                 inpad        0.070             0.070             146       (110,0)  
tdqss_clk                                                                                                                                 net          1.124             1.194             146       (110,0)  
   Routing elements:
      Manhattan distance of X:19, Y:147
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/raddr[1]~FF|CLK    ff           0.000             1.194             146       (129,147)

Data Path
                                                                       name                                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/raddr[1]~FF|Q               ff               0.072            0.072              6        (129,147)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/raddr[1]                    net              0.138            0.210              6        (129,147)
   Routing elements:
      Manhattan distance of X:3, Y:5
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ram/ram|RADDR[11] ram_8192x20     -0.095            0.115              6        (132,142)

Capture Clock Path
                                                                    name                                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================================================
tdqss_clk                                                                                                                                     inpad           0.000             0.000               0       (110,0)  
tdqss_clk                                                                                                                                     inpad           0.070             0.070             146       (110,0)  
tdqss_clk                                                                                                                                     net             1.124             1.194             146       (110,0)  
   Routing elements:
      Manhattan distance of X:22, Y:142
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ram/ram|RCLK ram_8192x20     0.000             1.194             146       (132,142)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/raddr[4]~FF|CLK           
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ram/ram|RADDR[9]
Launch Clock  : tdqss_clk (RISE)                                                                                                                                 
Capture Clock : tdqss_clk (RISE)                                                                                                                                 
Slack         : 0.045 (arrival time - required time)                                                                                                             
Delay         : 0.138                                                                                                                                            

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.194
+ Clock To Q + Data Path Delay : 0.115
--------------------------------------
End-of-path arrival time       : 1.309

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.194
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.264

Launch Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
tdqss_clk                                                                                                                                 inpad        0.000             0.000               0       (110,0)  
tdqss_clk                                                                                                                                 inpad        0.070             0.070             146       (110,0)  
tdqss_clk                                                                                                                                 net          1.124             1.194             146       (110,0)  
   Routing elements:
      Manhattan distance of X:19, Y:150
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/raddr[4]~FF|CLK    ff           0.000             1.194             146       (129,150)

Data Path
                                                                      name                                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/raddr[4]~FF|Q              ff               0.072            0.072              6        (129,150)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/raddr[4]                   net              0.138            0.210              6        (129,150)
   Routing elements:
      Manhattan distance of X:3, Y:8
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ram/ram|RADDR[9] ram_8192x20     -0.095            0.115              6        (132,142)

Capture Clock Path
                                                                    name                                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================================================
tdqss_clk                                                                                                                                     inpad           0.000             0.000               0       (110,0)  
tdqss_clk                                                                                                                                     inpad           0.070             0.070             146       (110,0)  
tdqss_clk                                                                                                                                     net             1.124             1.194             146       (110,0)  
   Routing elements:
      Manhattan distance of X:22, Y:142
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ram/ram|RCLK ram_8192x20     0.000             1.194             146       (132,142)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/raddr[0]~FF|CLK            
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ram/ram|RADDR[10]
Launch Clock  : tdqss_clk (RISE)                                                                                                                                  
Capture Clock : tdqss_clk (RISE)                                                                                                                                  
Slack         : 0.045 (arrival time - required time)                                                                                                              
Delay         : 0.138                                                                                                                                             

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.194
+ Clock To Q + Data Path Delay : 0.115
--------------------------------------
End-of-path arrival time       : 1.309

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.194
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.264

Launch Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
tdqss_clk                                                                                                                                 inpad        0.000             0.000               0       (110,0)  
tdqss_clk                                                                                                                                 inpad        0.070             0.070             146       (110,0)  
tdqss_clk                                                                                                                                 net          1.124             1.194             146       (110,0)  
   Routing elements:
      Manhattan distance of X:19, Y:146
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/raddr[0]~FF|CLK    ff           0.000             1.194             146       (129,146)

Data Path
                                                                       name                                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/raddr[0]~FF|Q               ff               0.072            0.072              5        (129,146)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/raddr[0]                    net              0.138            0.210              5        (129,146)
   Routing elements:
      Manhattan distance of X:3, Y:4
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ram/ram|RADDR[10] ram_8192x20     -0.095            0.115              5        (132,142)

Capture Clock Path
                                                                    name                                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================================================
tdqss_clk                                                                                                                                     inpad           0.000             0.000               0       (110,0)  
tdqss_clk                                                                                                                                     inpad           0.070             0.070             146       (110,0)  
tdqss_clk                                                                                                                                     net             1.124             1.194             146       (110,0)  
   Routing elements:
      Manhattan distance of X:22, Y:142
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ram/ram|RCLK ram_8192x20     0.000             1.194             146       (132,142)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/raddr[2]~FF|CLK            
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ram/ram|RADDR[12]
Launch Clock  : tdqss_clk (RISE)                                                                                                                                  
Capture Clock : tdqss_clk (RISE)                                                                                                                                  
Slack         : 0.047 (arrival time - required time)                                                                                                              
Delay         : 0.140                                                                                                                                             

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.194
+ Clock To Q + Data Path Delay : 0.117
--------------------------------------
End-of-path arrival time       : 1.311

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.194
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.264

Launch Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
tdqss_clk                                                                                                                                 inpad        0.000             0.000               0       (110,0)  
tdqss_clk                                                                                                                                 inpad        0.070             0.070             146       (110,0)  
tdqss_clk                                                                                                                                 net          1.124             1.194             146       (110,0)  
   Routing elements:
      Manhattan distance of X:19, Y:148
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/raddr[2]~FF|CLK    ff           0.000             1.194             146       (129,148)

Data Path
                                                                       name                                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/raddr[2]~FF|Q               ff               0.072            0.072              6        (129,148)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/raddr[2]                    net              0.140            0.212              6        (129,148)
   Routing elements:
      Manhattan distance of X:3, Y:6
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ram/ram|RADDR[12] ram_8192x20     -0.095            0.117              6        (132,142)

Capture Clock Path
                                                                    name                                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================================================
tdqss_clk                                                                                                                                     inpad           0.000             0.000               0       (110,0)  
tdqss_clk                                                                                                                                     inpad           0.070             0.070             146       (110,0)  
tdqss_clk                                                                                                                                     net             1.124             1.194             146       (110,0)  
   Routing elements:
      Manhattan distance of X:22, Y:142
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ram/ram|RCLK ram_8192x20     0.000             1.194             146       (132,142)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/raddr[3]~FF|CLK           
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ram/ram|RADDR[8]
Launch Clock  : tdqss_clk (RISE)                                                                                                                                 
Capture Clock : tdqss_clk (RISE)                                                                                                                                 
Slack         : 0.047 (arrival time - required time)                                                                                                             
Delay         : 0.140                                                                                                                                            

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.194
+ Clock To Q + Data Path Delay : 0.117
--------------------------------------
End-of-path arrival time       : 1.311

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.194
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.264

Launch Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
tdqss_clk                                                                                                                                 inpad        0.000             0.000               0       (110,0)  
tdqss_clk                                                                                                                                 inpad        0.070             0.070             146       (110,0)  
tdqss_clk                                                                                                                                 net          1.124             1.194             146       (110,0)  
   Routing elements:
      Manhattan distance of X:19, Y:149
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/raddr[3]~FF|CLK    ff           0.000             1.194             146       (129,149)

Data Path
                                                                      name                                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/raddr[3]~FF|Q              ff               0.072            0.072              6        (129,149)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/raddr[3]                   net              0.140            0.212              6        (129,149)
   Routing elements:
      Manhattan distance of X:3, Y:7
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ram/ram|RADDR[8] ram_8192x20     -0.095            0.117              6        (132,142)

Capture Clock Path
                                                                    name                                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================================================
tdqss_clk                                                                                                                                     inpad           0.000             0.000               0       (110,0)  
tdqss_clk                                                                                                                                     inpad           0.070             0.070             146       (110,0)  
tdqss_clk                                                                                                                                     net             1.124             1.194             146       (110,0)  
   Routing elements:
      Manhattan distance of X:22, Y:142
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ram/ram|RCLK ram_8192x20     0.000             1.194             146       (132,142)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/raddr[1]~FF|CLK                                 
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[0]~FF|D
Launch Clock  : tdqss_clk (RISE)                                                                                                                                                       
Capture Clock : tdqss_clk (RISE)                                                                                                                                                       
Slack         : 0.098 (arrival time - required time)                                                                                                                                   
Delay         : 0.096                                                                                                                                                                  

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.194
+ Clock To Q + Data Path Delay : 0.168
--------------------------------------
End-of-path arrival time       : 1.362

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.194
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.264

Launch Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
tdqss_clk                                                                                                                                 inpad        0.000             0.000               0       (110,0)  
tdqss_clk                                                                                                                                 inpad        0.070             0.070             146       (110,0)  
tdqss_clk                                                                                                                                 net          1.124             1.194             146       (110,0)  
   Routing elements:
      Manhattan distance of X:19, Y:147
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/raddr[1]~FF|CLK    ff           0.000             1.194             146       (129,147)

Data Path
                                                                                 name                                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/raddr[1]~FF|Q                                        ff          0.072             0.072              6        (129,147)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/raddr[1]                                             net         0.061             0.133              6        (129,147)
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__24676|in[1]                                                                                                                                                            lut         0.035             0.168              6        (129,145)
LUT__24676|out                                                                                                                                                              lut         0.000             0.168              2        (129,145)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[0]~FF|D     ff          0.000             0.168              2        (129,145)

Capture Clock Path
                                                                                  name                                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================================================
tdqss_clk                                                                                                                                                                    inpad        0.000             0.000               0       (110,0)  
tdqss_clk                                                                                                                                                                    inpad        0.070             0.070             146       (110,0)  
tdqss_clk                                                                                                                                                                    net          1.124             1.194             146       (110,0)  
   Routing elements:
      Manhattan distance of X:19, Y:145
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[0]~FF|CLK    ff           0.000             1.194             146       (129,145)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[4]~FF|CLK
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[5]~FF|D  
Launch Clock  : tdqss_clk (RISE)                                                                                              
Capture Clock : tdqss_clk (RISE)                                                                                              
Slack         : 0.102 (arrival time - required time)                                                                          
Delay         : 0.100                                                                                                         

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.194
+ Clock To Q + Data Path Delay : 0.172
--------------------------------------
End-of-path arrival time       : 1.366

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.194
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.264

Launch Clock Path
                                                     name                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================
tdqss_clk                                                                                                         inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                         inpad        0.070             0.070             146        (110,0) 
tdqss_clk                                                                                                         net          1.124             1.194             146        (110,0) 
   Routing elements:
      Manhattan distance of X:38, Y:99
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[4]~FF|CLK    ff           0.000             1.194             146        (148,99)

Data Path
                                                    name                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[4]~FF|Q     ff          0.072             0.072              7        (148,99) 
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[4]          net         0.066             0.138              7        (148,99) 
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__24102|in[1]                                                                                                 lut         0.034             0.172              7        (148,101)
LUT__24102|out                                                                                                   lut         0.000             0.172              4        (148,101)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[5]~FF|D     ff          0.000             0.172              4        (148,101)

Capture Clock Path
                                                     name                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================
tdqss_clk                                                                                                         inpad        0.000             0.000               0       (110,0)  
tdqss_clk                                                                                                         inpad        0.070             0.070             146       (110,0)  
tdqss_clk                                                                                                         net          1.124             1.194             146       (110,0)  
   Routing elements:
      Manhattan distance of X:38, Y:101
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[5]~FF|CLK    ff           0.000             1.194             146       (148,101)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[6]~FF|CLK
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc_io_dataOut[6]~FF|D 
Launch Clock  : tdqss_clk (RISE)                                                                                                                  
Capture Clock : tdqss_clk (RISE)                                                                                                                  
Slack         : 0.102 (arrival time - required time)                                                                                              
Delay         : 0.107                                                                                                                             

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.244
+ Clock To Q + Data Path Delay : 0.172
--------------------------------------
End-of-path arrival time       : 1.416

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.244
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.314

Launch Clock Path
                                                               name                                                                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================================
tdqss_clk                                                                                                                             inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                             inpad        0.070             0.070             146        (110,0) 
tdqss_clk                                                                                                                             net          1.174             1.244             146        (110,0) 
   Routing elements:
      Manhattan distance of X:60, Y:96
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[6]~FF|CLK    ff           0.000             1.244             146        (170,96)

Data Path
                                                              name                                                                 model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[6]~FF|Q       ff          0.179            0.179              2         (170,96)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc_io_dataOut[6]~FF|D      ff         -0.007            0.172              2         (170,97)

Capture Clock Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
tdqss_clk                                                                                                                              inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                              inpad        0.070             0.070             146        (110,0) 
tdqss_clk                                                                                                                              net          1.174             1.244             146        (110,0) 
   Routing elements:
      Manhattan distance of X:60, Y:97
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc_io_dataOut[6]~FF|CLK    ff           0.000             1.244             146        (170,97)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[0]~FF|CLK
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[1]~FF|D  
Launch Clock  : tdqss_clk (RISE)                                                                                              
Capture Clock : tdqss_clk (RISE)                                                                                              
Slack         : 0.103 (arrival time - required time)                                                                          
Delay         : 0.101                                                                                                         

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.194
+ Clock To Q + Data Path Delay : 0.173
--------------------------------------
End-of-path arrival time       : 1.367

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.194
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.264

Launch Clock Path
                                                     name                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================
tdqss_clk                                                                                                         inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                         inpad        0.070             0.070             146        (110,0) 
tdqss_clk                                                                                                         net          1.124             1.194             146        (110,0) 
   Routing elements:
      Manhattan distance of X:41, Y:95
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[0]~FF|CLK    ff           0.000             1.194             146        (151,95)

Data Path
                                                    name                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[0]~FF|Q     ff          0.072             0.072              9         (151,95)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[0]          net         0.067             0.139              9         (151,95)
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__24149|in[0]                                                                                                 lut         0.034             0.173              9         (151,97)
LUT__24149|out                                                                                                   lut         0.000             0.173              3         (151,97)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[1]~FF|D     ff          0.000             0.173              3         (151,97)

Capture Clock Path
                                                     name                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================
tdqss_clk                                                                                                         inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                         inpad        0.070             0.070             146        (110,0) 
tdqss_clk                                                                                                         net          1.124             1.194             146        (110,0) 
   Routing elements:
      Manhattan distance of X:41, Y:97
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[1]~FF|CLK    ff           0.000             1.194             146        (151,97)

################################################################################
Path Detail Report (tdqss_clk vs core_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[2]~FF|CLK           
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][2]~FF|D
Launch Clock  : tdqss_clk (RISE)                                                                                                                                                                    
Capture Clock : core_clk (RISE)                                                                                                                                                                     
Slack         : 0.035 (arrival time - required time)                                                                                                                                                
Delay         : 0.135                                                                                                                                                                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.194
+ Clock To Q + Data Path Delay : 0.200
--------------------------------------
End-of-path arrival time       : 1.394

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.289
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.359

Launch Clock Path
                                                                                  name                                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================================================
tdqss_clk                                                                                                                                                                    inpad        0.000             0.000               0       (110,0)  
tdqss_clk                                                                                                                                                                    inpad        0.070             0.070             146       (110,0)  
tdqss_clk                                                                                                                                                                    net          1.124             1.194             146       (110,0)  
   Routing elements:
      Manhattan distance of X:17, Y:149
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[2]~FF|CLK    ff           0.000             1.194             146       (127,149)

Data Path
                                                                                        name                                                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[2]~FF|Q                   ff          0.207            0.207              2        (127,149)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][2]~FF|D      ff         -0.007            0.200              2        (128,144)

Capture Clock Path
                                                                                         name                                                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================================================================
core_clk                                                                                                                                                                                  inpad        0.000             0.000               0       (107,0)  
core_clk                                                                                                                                                                                  inpad        0.070             0.070             831       (107,0)  
core_clk                                                                                                                                                                                  net          1.219             1.289             831       (107,0)  
   Routing elements:
      Manhattan distance of X:21, Y:144
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][2]~FF|CLK    ff           0.000             1.289             831       (128,144)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[4]~FF|CLK           
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][4]~FF|D
Launch Clock  : tdqss_clk (RISE)                                                                                                                                                                    
Capture Clock : core_clk (RISE)                                                                                                                                                                     
Slack         : 0.043 (arrival time - required time)                                                                                                                                                
Delay         : 0.143                                                                                                                                                                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.194
+ Clock To Q + Data Path Delay : 0.208
--------------------------------------
End-of-path arrival time       : 1.402

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.289
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.359

Launch Clock Path
                                                                                  name                                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================================================
tdqss_clk                                                                                                                                                                    inpad        0.000             0.000               0       (110,0)  
tdqss_clk                                                                                                                                                                    inpad        0.070             0.070             146       (110,0)  
tdqss_clk                                                                                                                                                                    net          1.124             1.194             146       (110,0)  
   Routing elements:
      Manhattan distance of X:17, Y:155
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[4]~FF|CLK    ff           0.000             1.194             146       (127,155)

Data Path
                                                                                        name                                                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[4]~FF|Q                   ff          0.215            0.215              2        (127,155)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][4]~FF|D      ff         -0.007            0.208              2        (130,160)

Capture Clock Path
                                                                                         name                                                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================================================================
core_clk                                                                                                                                                                                  inpad        0.000             0.000               0       (107,0)  
core_clk                                                                                                                                                                                  inpad        0.070             0.070             831       (107,0)  
core_clk                                                                                                                                                                                  net          1.219             1.289             831       (107,0)  
   Routing elements:
      Manhattan distance of X:23, Y:160
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][4]~FF|CLK    ff           0.000             1.289             831       (130,160)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[6]~FF|CLK                  
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[6]~FF|D
Launch Clock  : tdqss_clk (RISE)                                                                                                                
Capture Clock : core_clk (RISE)                                                                                                                 
Slack         : 0.048 (arrival time - required time)                                                                                            
Delay         : 0.091                                                                                                                           

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.194
+ Clock To Q + Data Path Delay : 0.163
--------------------------------------
End-of-path arrival time       : 1.357

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.239
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.309

Launch Clock Path
                                                     name                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================
tdqss_clk                                                                                                         inpad        0.000             0.000               0       (110,0)  
tdqss_clk                                                                                                         inpad        0.070             0.070             146       (110,0)  
tdqss_clk                                                                                                         net          1.124             1.194             146       (110,0)  
   Routing elements:
      Manhattan distance of X:41, Y:100
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[6]~FF|CLK    ff           0.000             1.194             146       (151,100)

Data Path
                                                              name                                                                model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[6]~FF|Q                          ff         0.163             0.163              4        (151,100)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[6]~FF|D      ff         0.000             0.163              4        (155,100)

Capture Clock Path
                                                               name                                                                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================================
core_clk                                                                                                                              inpad        0.000             0.000               0       (107,0)  
core_clk                                                                                                                              inpad        0.070             0.070             831       (107,0)  
core_clk                                                                                                                              net          1.169             1.239             831       (107,0)  
   Routing elements:
      Manhattan distance of X:48, Y:100
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[6]~FF|CLK    ff           0.000             1.239             831       (155,100)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[0]~FF|CLK           
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][0]~FF|D
Launch Clock  : tdqss_clk (RISE)                                                                                                                                                                    
Capture Clock : core_clk (RISE)                                                                                                                                                                     
Slack         : 0.080 (arrival time - required time)                                                                                                                                                
Delay         : 0.123                                                                                                                                                                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.194
+ Clock To Q + Data Path Delay : 0.195
--------------------------------------
End-of-path arrival time       : 1.389

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.239
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.309

Launch Clock Path
                                                                                  name                                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================================================
tdqss_clk                                                                                                                                                                    inpad        0.000             0.000               0       (110,0)  
tdqss_clk                                                                                                                                                                    inpad        0.070             0.070             146       (110,0)  
tdqss_clk                                                                                                                                                                    net          1.124             1.194             146       (110,0)  
   Routing elements:
      Manhattan distance of X:19, Y:145
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[0]~FF|CLK    ff           0.000             1.194             146       (129,145)

Data Path
                                                                                        name                                                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[0]~FF|Q                   ff         0.195             0.195              2        (129,145)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][0]~FF|D      ff         0.000             0.195              2        (124,145)

Capture Clock Path
                                                                                         name                                                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================================================================
core_clk                                                                                                                                                                                  inpad        0.000             0.000               0       (107,0)  
core_clk                                                                                                                                                                                  inpad        0.070             0.070             831       (107,0)  
core_clk                                                                                                                                                                                  net          1.169             1.239             831       (107,0)  
   Routing elements:
      Manhattan distance of X:17, Y:145
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][0]~FF|CLK    ff           0.000             1.239             831       (124,145)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[1]~FF|CLK           
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][1]~FF|D
Launch Clock  : tdqss_clk (RISE)                                                                                                                                                                    
Capture Clock : core_clk (RISE)                                                                                                                                                                     
Slack         : 0.102 (arrival time - required time)                                                                                                                                                
Delay         : 0.202                                                                                                                                                                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.194
+ Clock To Q + Data Path Delay : 0.267
--------------------------------------
End-of-path arrival time       : 1.461

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.289
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.359

Launch Clock Path
                                                                                  name                                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================================================
tdqss_clk                                                                                                                                                                    inpad        0.000             0.000               0       (110,0)  
tdqss_clk                                                                                                                                                                    inpad        0.070             0.070             146       (110,0)  
tdqss_clk                                                                                                                                                                    net          1.124             1.194             146       (110,0)  
   Routing elements:
      Manhattan distance of X:17, Y:148
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[1]~FF|CLK    ff           0.000             1.194             146       (127,148)

Data Path
                                                                                        name                                                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[1]~FF|Q                   ff          0.274            0.274              2        (127,148)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][1]~FF|D      ff         -0.007            0.267              2        (128,148)

Capture Clock Path
                                                                                         name                                                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================================================================
core_clk                                                                                                                                                                                  inpad        0.000             0.000               0       (107,0)  
core_clk                                                                                                                                                                                  inpad        0.070             0.070             831       (107,0)  
core_clk                                                                                                                                                                                  net          1.219             1.289             831       (107,0)  
   Routing elements:
      Manhattan distance of X:21, Y:148
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][1]~FF|CLK    ff           0.000             1.289             831       (128,148)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[3]~FF|CLK           
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][3]~FF|D
Launch Clock  : tdqss_clk (RISE)                                                                                                                                                                    
Capture Clock : core_clk (RISE)                                                                                                                                                                     
Slack         : 0.106 (arrival time - required time)                                                                                                                                                
Delay         : 0.206                                                                                                                                                                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.194
+ Clock To Q + Data Path Delay : 0.271
--------------------------------------
End-of-path arrival time       : 1.465

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.289
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.359

Launch Clock Path
                                                                                  name                                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================================================
tdqss_clk                                                                                                                                                                    inpad        0.000             0.000               0       (110,0)  
tdqss_clk                                                                                                                                                                    inpad        0.070             0.070             146       (110,0)  
tdqss_clk                                                                                                                                                                    net          1.124             1.194             146       (110,0)  
   Routing elements:
      Manhattan distance of X:17, Y:152
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[3]~FF|CLK    ff           0.000             1.194             146       (127,152)

Data Path
                                                                                        name                                                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[3]~FF|Q                   ff          0.278            0.278              2        (127,152)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][3]~FF|D      ff         -0.007            0.271              2        (128,160)

Capture Clock Path
                                                                                         name                                                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================================================================
core_clk                                                                                                                                                                                  inpad        0.000             0.000               0       (107,0)  
core_clk                                                                                                                                                                                  inpad        0.070             0.070             831       (107,0)  
core_clk                                                                                                                                                                                  net          1.219             1.289             831       (107,0)  
   Routing elements:
      Manhattan distance of X:21, Y:160
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][3]~FF|CLK    ff           0.000             1.289             831       (128,160)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[5]~FF|CLK           
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][5]~FF|D
Launch Clock  : tdqss_clk (RISE)                                                                                                                                                                    
Capture Clock : core_clk (RISE)                                                                                                                                                                     
Slack         : 0.114 (arrival time - required time)                                                                                                                                                
Delay         : 0.214                                                                                                                                                                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.194
+ Clock To Q + Data Path Delay : 0.279
--------------------------------------
End-of-path arrival time       : 1.473

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.289
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.359

Launch Clock Path
                                                                                  name                                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================================================
tdqss_clk                                                                                                                                                                    inpad        0.000             0.000               0       (110,0)  
tdqss_clk                                                                                                                                                                    inpad        0.070             0.070             146       (110,0)  
tdqss_clk                                                                                                                                                                    net          1.124             1.194             146       (110,0)  
   Routing elements:
      Manhattan distance of X:19, Y:156
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[5]~FF|CLK    ff           0.000             1.194             146       (129,156)

Data Path
                                                                                        name                                                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[5]~FF|Q                   ff          0.286            0.286              2        (129,156)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][5]~FF|D      ff         -0.007            0.279              2        (130,156)

Capture Clock Path
                                                                                         name                                                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================================================================
core_clk                                                                                                                                                                                  inpad        0.000             0.000               0       (107,0)  
core_clk                                                                                                                                                                                  inpad        0.070             0.070             831       (107,0)  
core_clk                                                                                                                                                                                  net          1.219             1.289             831       (107,0)  
   Routing elements:
      Manhattan distance of X:23, Y:156
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][5]~FF|CLK    ff           0.000             1.289             831       (130,156)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[6]~FF|CLK           
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][6]~FF|D
Launch Clock  : tdqss_clk (RISE)                                                                                                                                                                    
Capture Clock : core_clk (RISE)                                                                                                                                                                     
Slack         : 0.114 (arrival time - required time)                                                                                                                                                
Delay         : 0.214                                                                                                                                                                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.194
+ Clock To Q + Data Path Delay : 0.279
--------------------------------------
End-of-path arrival time       : 1.473

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.289
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.359

Launch Clock Path
                                                                                  name                                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================================================
tdqss_clk                                                                                                                                                                    inpad        0.000             0.000               0       (110,0)  
tdqss_clk                                                                                                                                                                    inpad        0.070             0.070             146       (110,0)  
tdqss_clk                                                                                                                                                                    net          1.124             1.194             146       (110,0)  
   Routing elements:
      Manhattan distance of X:19, Y:157
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[6]~FF|CLK    ff           0.000             1.194             146       (129,157)

Data Path
                                                                                        name                                                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[6]~FF|Q                   ff          0.286            0.286              2        (129,157)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][6]~FF|D      ff         -0.007            0.279              2        (130,158)

Capture Clock Path
                                                                                         name                                                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================================================================
core_clk                                                                                                                                                                                  inpad        0.000             0.000               0       (107,0)  
core_clk                                                                                                                                                                                  inpad        0.070             0.070             831       (107,0)  
core_clk                                                                                                                                                                                  net          1.219             1.289             831       (107,0)  
   Routing elements:
      Manhattan distance of X:23, Y:158
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][6]~FF|CLK    ff           0.000             1.289             831       (130,158)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[2]~FF|CLK              
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[2]~FF|D
Launch Clock  : tdqss_clk (RISE)                                                                                                                
Capture Clock : core_clk (RISE)                                                                                                                 
Slack         : 0.158 (arrival time - required time)                                                                                            
Delay         : 0.201                                                                                                                           

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.194
+ Clock To Q + Data Path Delay : 0.273
--------------------------------------
End-of-path arrival time       : 1.467

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.239
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.309

Launch Clock Path
                                                       name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================
tdqss_clk                                                                                                             inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                             inpad        0.070             0.070             146        (110,0) 
tdqss_clk                                                                                                             net          1.124             1.194             146        (110,0) 
   Routing elements:
      Manhattan distance of X:38, Y:95
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[2]~FF|CLK    ff           0.000             1.194             146        (148,95)

Data Path
                                                              name                                                                model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[2]~FF|Q                      ff         0.273             0.273              3         (148,95)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[2]~FF|D      ff         0.000             0.273              3         (145,98)

Capture Clock Path
                                                               name                                                                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================================
core_clk                                                                                                                              inpad        0.000             0.000               0        (107,0) 
core_clk                                                                                                                              inpad        0.070             0.070             831        (107,0) 
core_clk                                                                                                                              net          1.169             1.239             831        (107,0) 
   Routing elements:
      Manhattan distance of X:38, Y:98
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[2]~FF|CLK    ff           0.000             1.239             831        (145,98)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[5]~FF|CLK              
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[5]~FF|D
Launch Clock  : tdqss_clk (RISE)                                                                                                                
Capture Clock : core_clk (RISE)                                                                                                                 
Slack         : 0.162 (arrival time - required time)                                                                                            
Delay         : 0.205                                                                                                                           

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.194
+ Clock To Q + Data Path Delay : 0.277
--------------------------------------
End-of-path arrival time       : 1.471

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.239
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.309

Launch Clock Path
                                                       name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================
tdqss_clk                                                                                                             inpad        0.000             0.000               0       (110,0)  
tdqss_clk                                                                                                             inpad        0.070             0.070             146       (110,0)  
tdqss_clk                                                                                                             net          1.124             1.194             146       (110,0)  
   Routing elements:
      Manhattan distance of X:41, Y:101
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[5]~FF|CLK    ff           0.000             1.194             146       (151,101)

Data Path
                                                              name                                                                model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[5]~FF|Q                      ff         0.277             0.277              3        (151,101)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[5]~FF|D      ff         0.000             0.277              3        (155,97) 

Capture Clock Path
                                                               name                                                                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================================
core_clk                                                                                                                              inpad        0.000             0.000               0        (107,0) 
core_clk                                                                                                                              inpad        0.070             0.070             831        (107,0) 
core_clk                                                                                                                              net          1.169             1.239             831        (107,0) 
   Routing elements:
      Manhattan distance of X:48, Y:97
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[5]~FF|CLK    ff           0.000             1.239             831        (155,97)

################################################################################
Path Detail Report (core_clk vs tdqss_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[0]~FF|CLK            
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[0]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                 
Capture Clock : tdqss_clk (RISE)                                                                                                                
Slack         : 0.148 (arrival time - required time)                                                                                            
Delay         : 0.101                                                                                                                           

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.239
+ Clock To Q + Data Path Delay : 0.173
--------------------------------------
End-of-path arrival time       : 1.412

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.194
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.264

Launch Clock Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
core_clk                                                                                                                inpad        0.000             0.000               0       (107,0)  
core_clk                                                                                                                inpad        0.070             0.070             831       (107,0)  
core_clk                                                                                                                net          1.169             1.239             831       (107,0)  
   Routing elements:
      Manhattan distance of X:50, Y:104
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[0]~FF|CLK    ff           0.000             1.239             831       (157,104)

Data Path
                                                              name                                                                model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[0]~FF|Q                    ff         0.173             0.173              3        (157,104)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[0]~FF|D      ff         0.000             0.173              3        (153,104)

Capture Clock Path
                                                               name                                                                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================================
tdqss_clk                                                                                                                             inpad        0.000             0.000               0       (110,0)  
tdqss_clk                                                                                                                             inpad        0.070             0.070             146       (110,0)  
tdqss_clk                                                                                                                             net          1.124             1.194             146       (110,0)  
   Routing elements:
      Manhattan distance of X:43, Y:104
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[0]~FF|CLK    ff           0.000             1.194             146       (153,104)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtr[6]~FF|CLK                
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[6]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                 
Capture Clock : tdqss_clk (RISE)                                                                                                                
Slack         : 0.158 (arrival time - required time)                                                                                            
Delay         : 0.168                                                                                                                           

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.239
+ Clock To Q + Data Path Delay : 0.233
--------------------------------------
End-of-path arrival time       : 1.472

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.244
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.314

Launch Clock Path
                                                      name                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================
core_clk                                                                                                            inpad        0.000             0.000               0        (107,0) 
core_clk                                                                                                            inpad        0.070             0.070             831        (107,0) 
core_clk                                                                                                            net          1.169             1.239             831        (107,0) 
   Routing elements:
      Manhattan distance of X:50, Y:96
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtr[6]~FF|CLK    ff           0.000             1.239             831        (157,96)

Data Path
                                                              name                                                                model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtr[6]~FF|Q                        ff          0.240            0.240              4         (157,96)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[6]~FF|D      ff         -0.007            0.233              4         (170,96)

Capture Clock Path
                                                               name                                                                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================================
tdqss_clk                                                                                                                             inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                             inpad        0.070             0.070             146        (110,0) 
tdqss_clk                                                                                                                             net          1.174             1.244             146        (110,0) 
   Routing elements:
      Manhattan distance of X:60, Y:96
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[6]~FF|CLK    ff           0.000             1.244             146        (170,96)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[4]~FF|CLK            
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[4]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                 
Capture Clock : tdqss_clk (RISE)                                                                                                                
Slack         : 0.197 (arrival time - required time)                                                                                            
Delay         : 0.150                                                                                                                           

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.239
+ Clock To Q + Data Path Delay : 0.222
--------------------------------------
End-of-path arrival time       : 1.461

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.194
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.264

Launch Clock Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
core_clk                                                                                                                inpad        0.000             0.000               0       (107,0)  
core_clk                                                                                                                inpad        0.070             0.070             831       (107,0)  
core_clk                                                                                                                net          1.169             1.239             831       (107,0)  
   Routing elements:
      Manhattan distance of X:50, Y:103
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[4]~FF|CLK    ff           0.000             1.239             831       (157,103)

Data Path
                                                              name                                                                model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[4]~FF|Q                    ff         0.222             0.222              3        (157,103)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[4]~FF|D      ff         0.000             0.222              3        (151,103)

Capture Clock Path
                                                               name                                                                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================================
tdqss_clk                                                                                                                             inpad        0.000             0.000               0       (110,0)  
tdqss_clk                                                                                                                             inpad        0.070             0.070             146       (110,0)  
tdqss_clk                                                                                                                             net          1.124             1.194             146       (110,0)  
   Routing elements:
      Manhattan distance of X:41, Y:103
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[4]~FF|CLK    ff           0.000             1.194             146       (151,103)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[3]~FF|CLK          
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][3]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                                                                    
Capture Clock : tdqss_clk (RISE)                                                                                                                                                                   
Slack         : 0.198 (arrival time - required time)                                                                                                                                               
Delay         : 0.101                                                                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.289
+ Clock To Q + Data Path Delay : 0.173
--------------------------------------
End-of-path arrival time       : 1.462

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.194
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.264

Launch Clock Path
                                                                                  name                                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================================================
core_clk                                                                                                                                                                     inpad        0.000             0.000               0       (107,0)  
core_clk                                                                                                                                                                     inpad        0.070             0.070             831       (107,0)  
core_clk                                                                                                                                                                     net          1.219             1.289             831       (107,0)  
   Routing elements:
      Manhattan distance of X:23, Y:145
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[3]~FF|CLK    ff           0.000             1.289             831       (130,145)

Data Path
                                                                                       name                                                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[3]~FF|Q                  ff         0.173             0.173              2        (130,145)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][3]~FF|D      ff         0.000             0.173              2        (127,145)

Capture Clock Path
                                                                                        name                                                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================================================================
tdqss_clk                                                                                                                                                                                inpad        0.000             0.000               0       (110,0)  
tdqss_clk                                                                                                                                                                                inpad        0.070             0.070             146       (110,0)  
tdqss_clk                                                                                                                                                                                net          1.124             1.194             146       (110,0)  
   Routing elements:
      Manhattan distance of X:17, Y:145
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][3]~FF|CLK    ff           0.000             1.194             146       (127,145)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[0]~FF|CLK          
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][0]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                                                                    
Capture Clock : tdqss_clk (RISE)                                                                                                                                                                   
Slack         : 0.226 (arrival time - required time)                                                                                                                                               
Delay         : 0.129                                                                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.289
+ Clock To Q + Data Path Delay : 0.201
--------------------------------------
End-of-path arrival time       : 1.490

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.194
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.264

Launch Clock Path
                                                                                  name                                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================================================
core_clk                                                                                                                                                                     inpad        0.000             0.000               0       (107,0)  
core_clk                                                                                                                                                                     inpad        0.070             0.070             831       (107,0)  
core_clk                                                                                                                                                                     net          1.219             1.289             831       (107,0)  
   Routing elements:
      Manhattan distance of X:23, Y:143
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[0]~FF|CLK    ff           0.000             1.289             831       (130,143)

Data Path
                                                                                       name                                                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[0]~FF|Q                  ff         0.201             0.201              2        (130,143)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][0]~FF|D      ff         0.000             0.201              2        (129,143)

Capture Clock Path
                                                                                        name                                                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================================================================
tdqss_clk                                                                                                                                                                                inpad        0.000             0.000               0       (110,0)  
tdqss_clk                                                                                                                                                                                inpad        0.070             0.070             146       (110,0)  
tdqss_clk                                                                                                                                                                                net          1.124             1.194             146       (110,0)  
   Routing elements:
      Manhattan distance of X:19, Y:143
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][0]~FF|CLK    ff           0.000             1.194             146       (129,143)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[2]~FF|CLK            
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[2]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                 
Capture Clock : tdqss_clk (RISE)                                                                                                                
Slack         : 0.246 (arrival time - required time)                                                                                            
Delay         : 0.199                                                                                                                           

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.239
+ Clock To Q + Data Path Delay : 0.271
--------------------------------------
End-of-path arrival time       : 1.510

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.194
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.264

Launch Clock Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
core_clk                                                                                                                inpad        0.000             0.000               0        (107,0) 
core_clk                                                                                                                inpad        0.070             0.070             831        (107,0) 
core_clk                                                                                                                net          1.169             1.239             831        (107,0) 
   Routing elements:
      Manhattan distance of X:48, Y:95
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[2]~FF|CLK    ff           0.000             1.239             831        (155,95)

Data Path
                                                              name                                                                model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[2]~FF|Q                    ff         0.271             0.271              3         (155,95)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[2]~FF|D      ff         0.000             0.271              3         (153,97)

Capture Clock Path
                                                               name                                                                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================================
tdqss_clk                                                                                                                             inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                             inpad        0.070             0.070             146        (110,0) 
tdqss_clk                                                                                                                             net          1.124             1.194             146        (110,0) 
   Routing elements:
      Manhattan distance of X:43, Y:97
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[2]~FF|CLK    ff           0.000             1.194             146        (153,97)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[1]~FF|CLK            
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[1]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                 
Capture Clock : tdqss_clk (RISE)                                                                                                                
Slack         : 0.273 (arrival time - required time)                                                                                            
Delay         : 0.226                                                                                                                           

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.239
+ Clock To Q + Data Path Delay : 0.298
--------------------------------------
End-of-path arrival time       : 1.537

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.194
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.264

Launch Clock Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
core_clk                                                                                                                inpad        0.000             0.000               0       (107,0)  
core_clk                                                                                                                inpad        0.070             0.070             831       (107,0)  
core_clk                                                                                                                net          1.169             1.239             831       (107,0)  
   Routing elements:
      Manhattan distance of X:48, Y:108
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[1]~FF|CLK    ff           0.000             1.239             831       (155,108)

Data Path
                                                              name                                                                model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[1]~FF|Q                    ff         0.298             0.298              3        (155,108)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[1]~FF|D      ff         0.000             0.298              3        (151,105)

Capture Clock Path
                                                               name                                                                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================================
tdqss_clk                                                                                                                             inpad        0.000             0.000               0       (110,0)  
tdqss_clk                                                                                                                             inpad        0.070             0.070             146       (110,0)  
tdqss_clk                                                                                                                             net          1.124             1.194             146       (110,0)  
   Routing elements:
      Manhattan distance of X:41, Y:105
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[1]~FF|CLK    ff           0.000             1.194             146       (151,105)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[6]~FF|CLK          
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][6]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                                                                    
Capture Clock : tdqss_clk (RISE)                                                                                                                                                                   
Slack         : 0.301 (arrival time - required time)                                                                                                                                               
Delay         : 0.204                                                                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.289
+ Clock To Q + Data Path Delay : 0.276
--------------------------------------
End-of-path arrival time       : 1.565

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.194
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.264

Launch Clock Path
                                                                                  name                                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================================================
core_clk                                                                                                                                                                     inpad        0.000             0.000               0       (107,0)  
core_clk                                                                                                                                                                     inpad        0.070             0.070             831       (107,0)  
core_clk                                                                                                                                                                     net          1.219             1.289             831       (107,0)  
   Routing elements:
      Manhattan distance of X:21, Y:147
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[6]~FF|CLK    ff           0.000             1.289             831       (128,147)

Data Path
                                                                                       name                                                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[6]~FF|Q                  ff         0.276             0.276              2        (128,147)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][6]~FF|D      ff         0.000             0.276              2        (129,141)

Capture Clock Path
                                                                                        name                                                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================================================================
tdqss_clk                                                                                                                                                                                inpad        0.000             0.000               0       (110,0)  
tdqss_clk                                                                                                                                                                                inpad        0.070             0.070             146       (110,0)  
tdqss_clk                                                                                                                                                                                net          1.124             1.194             146       (110,0)  
   Routing elements:
      Manhattan distance of X:19, Y:141
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][6]~FF|CLK    ff           0.000             1.194             146       (129,141)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[3]~FF|CLK            
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[3]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                 
Capture Clock : tdqss_clk (RISE)                                                                                                                
Slack         : 0.312 (arrival time - required time)                                                                                            
Delay         : 0.265                                                                                                                           

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.239
+ Clock To Q + Data Path Delay : 0.337
--------------------------------------
End-of-path arrival time       : 1.576

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.194
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.264

Launch Clock Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
core_clk                                                                                                                inpad        0.000             0.000               0       (107,0)  
core_clk                                                                                                                inpad        0.070             0.070             831       (107,0)  
core_clk                                                                                                                net          1.169             1.239             831       (107,0)  
   Routing elements:
      Manhattan distance of X:50, Y:107
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[3]~FF|CLK    ff           0.000             1.239             831       (157,107)

Data Path
                                                              name                                                                model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[3]~FF|Q                    ff         0.337             0.337              3        (157,107)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[3]~FF|D      ff         0.000             0.337              3        (153,102)

Capture Clock Path
                                                               name                                                                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================================
tdqss_clk                                                                                                                             inpad        0.000             0.000               0       (110,0)  
tdqss_clk                                                                                                                             inpad        0.070             0.070             146       (110,0)  
tdqss_clk                                                                                                                             net          1.124             1.194             146       (110,0)  
   Routing elements:
      Manhattan distance of X:43, Y:102
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[3]~FF|CLK    ff           0.000             1.194             146       (153,102)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[5]~FF|CLK          
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][5]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                                                                    
Capture Clock : tdqss_clk (RISE)                                                                                                                                                                   
Slack         : 0.325 (arrival time - required time)                                                                                                                                               
Delay         : 0.228                                                                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.289
+ Clock To Q + Data Path Delay : 0.300
--------------------------------------
End-of-path arrival time       : 1.589

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.194
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.264

Launch Clock Path
                                                                                  name                                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================================================
core_clk                                                                                                                                                                     inpad        0.000             0.000               0       (107,0)  
core_clk                                                                                                                                                                     inpad        0.070             0.070             831       (107,0)  
core_clk                                                                                                                                                                     net          1.219             1.289             831       (107,0)  
   Routing elements:
      Manhattan distance of X:23, Y:152
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[5]~FF|CLK    ff           0.000             1.289             831       (130,152)

Data Path
                                                                                       name                                                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[5]~FF|Q                  ff         0.300             0.300              2        (130,152)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][5]~FF|D      ff         0.000             0.300              2        (127,142)

Capture Clock Path
                                                                                        name                                                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================================================================
tdqss_clk                                                                                                                                                                                inpad        0.000             0.000               0       (110,0)  
tdqss_clk                                                                                                                                                                                inpad        0.070             0.070             146       (110,0)  
tdqss_clk                                                                                                                                                                                net          1.124             1.194             146       (110,0)  
   Routing elements:
      Manhattan distance of X:17, Y:142
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u1/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][5]~FF|CLK    ff           0.000             1.194             146       (127,142)

################################################################################
Path Detail Report (core_clk vs core_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_ba[1]~FF|CLK   
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$2|WDATA[12]
Launch Clock  : core_clk (RISE)                                                                                           
Capture Clock : core_clk (RISE)                                                                                           
Slack         : 0.027 (arrival time - required time)                                                                      
Delay         : 0.136                                                                                                     

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.239
+ Clock To Q + Data Path Delay : 0.097
--------------------------------------
End-of-path arrival time       : 1.336

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.239
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.309

Launch Clock Path
                                                 name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================
core_clk                                                                                                   inpad        0.000             0.000               0       (107,0)  
core_clk                                                                                                   inpad        0.070             0.070             831       (107,0)  
core_clk                                                                                                   net          1.169             1.239             831       (107,0)  
   Routing elements:
      Manhattan distance of X:38, Y:114
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_ba[1]~FF|CLK    ff           0.000             1.239             831       (145,114)

Data Path
                                                   name                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_ba[1]~FF|Q      ff               0.072            0.072              2        (145,114)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_ba[1]           net              0.136            0.208              2        (145,114)
   Routing elements:
      Manhattan distance of X:2, Y:12
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$2|WDATA[12] ram_8192x20     -0.111            0.097              2        (147,102)

Capture Clock Path
                                                name                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================
core_clk                                                                                              inpad           0.000             0.000               0       (107,0)  
core_clk                                                                                              inpad           0.070             0.070             831       (107,0)  
core_clk                                                                                              net             1.169             1.239             831       (107,0)  
   Routing elements:
      Manhattan distance of X:40, Y:102
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$2|WCLK ram_8192x20     0.000             1.239             831       (147,102)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_ba[0]~FF|CLK   
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$2|WDATA[11]
Launch Clock  : core_clk (RISE)                                                                                           
Capture Clock : core_clk (RISE)                                                                                           
Slack         : 0.027 (arrival time - required time)                                                                      
Delay         : 0.136                                                                                                     

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.239
+ Clock To Q + Data Path Delay : 0.097
--------------------------------------
End-of-path arrival time       : 1.336

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.239
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.309

Launch Clock Path
                                                 name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================
core_clk                                                                                                   inpad        0.000             0.000               0       (107,0)  
core_clk                                                                                                   inpad        0.070             0.070             831       (107,0)  
core_clk                                                                                                   net          1.169             1.239             831       (107,0)  
   Routing elements:
      Manhattan distance of X:38, Y:113
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_ba[0]~FF|CLK    ff           0.000             1.239             831       (145,113)

Data Path
                                                   name                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_ba[0]~FF|Q      ff               0.072            0.072              2        (145,113)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_ba[0]           net              0.136            0.208              2        (145,113)
   Routing elements:
      Manhattan distance of X:2, Y:11
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$2|WDATA[11] ram_8192x20     -0.111            0.097              2        (147,102)

Capture Clock Path
                                                name                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================
core_clk                                                                                              inpad           0.000             0.000               0       (107,0)  
core_clk                                                                                              inpad           0.070             0.070             831       (107,0)  
core_clk                                                                                              net             1.169             1.239             831       (107,0)  
   Routing elements:
      Manhattan distance of X:40, Y:102
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$2|WCLK ram_8192x20     0.000             1.239             831       (147,102)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrA_addr_p[12]~FF|CLK
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrA_addr[12]~FF|D              
Launch Clock  : core_clk (RISE)                                                                                                       
Capture Clock : core_clk (RISE)                                                                                                       
Slack         : 0.041 (arrival time - required time)                                                                                  
Delay         : 0.185                                                                                                                 

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.239
+ Clock To Q + Data Path Delay : 0.238
--------------------------------------
End-of-path arrival time       : 1.477

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.366
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.436

Launch Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
core_clk                                                                                                                  inpad        0.000             0.000               0       (107,0)  
core_clk                                                                                                                  inpad        0.070             0.070             831       (107,0)  
core_clk                                                                                                                  net          1.169             1.239             831       (107,0)  
   Routing elements:
      Manhattan distance of X:48, Y:110
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrA_addr_p[12]~FF|CLK    ff           0.000             1.239             831       (155,110)

Data Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrA_addr_p[12]~FF|Q     ff           0.072            0.072              2        (155,110)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrA_addr_p[12]          net          0.150            0.222              2        (155,110)
   Routing elements:
      Manhattan distance of X:4, Y:5
LUT__24937|in[1]                                                                                                         lut          0.035            0.257              2        (159,105)
LUT__24937|out                                                                                                           lut          0.000            0.257              2        (159,105)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrA_addr[12]~FF|D                 ff          -0.019            0.238              2        (159,105)

Capture Clock Path
                                                   name                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================================================================================================
core_clk                                                                                                      inpad        0.000             0.000               0       (107,0)  
core_clk                                                                                                      inpad        0.070             0.070             831       (107,0)  
core_clk                                                                                                      net          1.296             1.366             831       (107,0)  
   Routing elements:
      Manhattan distance of X:52, Y:105
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrA_addr[12]~FF|CLK    ff           0.000             1.366             831       (159,105)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[6][1]~FF|CLK 
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[6][1]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                            
Capture Clock : core_clk (RISE)                                                                                                            
Slack         : 0.052 (arrival time - required time)                                                                                       
Delay         : 0.107                                                                                                                      

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.239
+ Clock To Q + Data Path Delay : 0.172
--------------------------------------
End-of-path arrival time       : 1.411

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.289
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.359

Launch Clock Path
                                                           name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================================================================================================================
core_clk                                                                                                                      inpad        0.000             0.000               0       (107,0)  
core_clk                                                                                                                      inpad        0.070             0.070             831       (107,0)  
core_clk                                                                                                                      net          1.169             1.239             831       (107,0)  
   Routing elements:
      Manhattan distance of X:4, Y:128
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[6][1]~FF|CLK    ff           0.000             1.239             831       (103,128)

Data Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[6][1]~FF|Q         ff          0.179            0.179              2        (103,128)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[6][1]~FF|D      ff         -0.007            0.172              2        (100,128)

Capture Clock Path
                                                            name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================================
core_clk                                                                                                                         inpad        0.000             0.000               0       (107,0)  
core_clk                                                                                                                         inpad        0.070             0.070             831       (107,0)  
core_clk                                                                                                                         net          1.219             1.289             831       (107,0)  
   Routing elements:
      Manhattan distance of X:7, Y:128
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[6][1]~FF|CLK    ff           0.000             1.289             831       (100,128)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p0[6]~FF|CLK
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p1[6]~FF|D  
Launch Clock  : core_clk (RISE)                                                                                                    
Capture Clock : core_clk (RISE)                                                                                                    
Slack         : 0.083 (arrival time - required time)                                                                               
Delay         : 0.088                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.289
+ Clock To Q + Data Path Delay : 0.153
--------------------------------------
End-of-path arrival time       : 1.442

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.289
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.359

Launch Clock Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
core_clk                                                                                                               inpad        0.000             0.000               0       (107,0)  
core_clk                                                                                                               inpad        0.070             0.070             831       (107,0)  
core_clk                                                                                                               net          1.219             1.289             831       (107,0)  
   Routing elements:
      Manhattan distance of X:23, Y:141
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p0[6]~FF|CLK    ff           0.000             1.289             831       (130,141)

Data Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p0[6]~FF|Q      ff          0.160            0.160              3        (130,141)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p1[6]~FF|D      ff         -0.007            0.153              3        (128,141)

Capture Clock Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
core_clk                                                                                                               inpad        0.000             0.000               0       (107,0)  
core_clk                                                                                                               inpad        0.070             0.070             831       (107,0)  
core_clk                                                                                                               net          1.219             1.289             831       (107,0)  
   Routing elements:
      Manhattan distance of X:21, Y:141
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p1[6]~FF|CLK    ff           0.000             1.289             831       (128,141)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p0[2]~FF|CLK     
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[7][2]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                         
Capture Clock : core_clk (RISE)                                                                                                         
Slack         : 0.085 (arrival time - required time)                                                                                    
Delay         : 0.090                                                                                                                   

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.289
+ Clock To Q + Data Path Delay : 0.155
--------------------------------------
End-of-path arrival time       : 1.444

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.289
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.359

Launch Clock Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
core_clk                                                                                                               inpad        0.000             0.000               0       (107,0)  
core_clk                                                                                                               inpad        0.070             0.070             831       (107,0)  
core_clk                                                                                                               net          1.219             1.289             831       (107,0)  
   Routing elements:
      Manhattan distance of X:6, Y:139
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p0[2]~FF|CLK    ff           0.000             1.289             831       (113,139)

Data Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p0[2]~FF|Q            ff           0.072            0.072              3        (113,139)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p0[2]                 net          0.055            0.127              3        (113,139)
   Routing elements:
      Manhattan distance of X:2, Y:0
LUT__24860|in[1]                                                                                                             lut          0.035            0.162              3        (111,139)
LUT__24860|out                                                                                                               lut          0.000            0.162              9        (111,139)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[7][2]~FF|D     ff          -0.007            0.155              9        (111,139)

Capture Clock Path
                                                           name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================================================================================================================
core_clk                                                                                                                      inpad        0.000             0.000               0       (107,0)  
core_clk                                                                                                                      inpad        0.070             0.070             831       (107,0)  
core_clk                                                                                                                      net          1.219             1.289             831       (107,0)  
   Routing elements:
      Manhattan distance of X:4, Y:139
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[7][2]~FF|CLK    ff           0.000             1.289             831       (111,139)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_row_p0[8]~FF|CLK     
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[7][8]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                         
Capture Clock : core_clk (RISE)                                                                                                         
Slack         : 0.086 (arrival time - required time)                                                                                    
Delay         : 0.091                                                                                                                   

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.289
+ Clock To Q + Data Path Delay : 0.156
--------------------------------------
End-of-path arrival time       : 1.445

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.289
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.359

Launch Clock Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
core_clk                                                                                                               inpad        0.000             0.000               0       (107,0)  
core_clk                                                                                                               inpad        0.070             0.070             831       (107,0)  
core_clk                                                                                                               net          1.219             1.289             831       (107,0)  
   Routing elements:
      Manhattan distance of X:3, Y:147
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_row_p0[8]~FF|CLK    ff           0.000             1.289             831       (110,147)

Data Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_row_p0[8]~FF|Q            ff           0.072            0.072              3        (110,147)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_row_p0[8]                 net          0.056            0.128              3        (110,147)
   Routing elements:
      Manhattan distance of X:4, Y:0
LUT__24866|in[0]                                                                                                             lut          0.035            0.163              3        (114,147)
LUT__24866|out                                                                                                               lut          0.000            0.163              9        (114,147)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[7][8]~FF|D     ff          -0.007            0.156              9        (114,147)

Capture Clock Path
                                                           name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================================================================================================================
core_clk                                                                                                                      inpad        0.000             0.000               0       (107,0)  
core_clk                                                                                                                      inpad        0.070             0.070             831       (107,0)  
core_clk                                                                                                                      net          1.219             1.289             831       (107,0)  
   Routing elements:
      Manhattan distance of X:7, Y:147
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[7][8]~FF|CLK    ff           0.000             1.289             831       (114,147)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p0[1]~FF|CLK
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p1[1]~FF|D  
Launch Clock  : core_clk (RISE)                                                                                                    
Capture Clock : core_clk (RISE)                                                                                                    
Slack         : 0.088 (arrival time - required time)                                                                               
Delay         : 0.093                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.289
+ Clock To Q + Data Path Delay : 0.158
--------------------------------------
End-of-path arrival time       : 1.447

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.289
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.359

Launch Clock Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
core_clk                                                                                                               inpad        0.000             0.000               0       (107,0)  
core_clk                                                                                                               inpad        0.070             0.070             831       (107,0)  
core_clk                                                                                                               net          1.219             1.289             831       (107,0)  
   Routing elements:
      Manhattan distance of X:3, Y:131
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p0[1]~FF|CLK    ff           0.000             1.289             831       (110,131)

Data Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p0[1]~FF|Q      ff          0.165            0.165              3        (110,131)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p1[1]~FF|D      ff         -0.007            0.158              3        (111,131)

Capture Clock Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
core_clk                                                                                                               inpad        0.000             0.000               0       (107,0)  
core_clk                                                                                                               inpad        0.070             0.070             831       (107,0)  
core_clk                                                                                                               net          1.219             1.289             831       (107,0)  
   Routing elements:
      Manhattan distance of X:4, Y:131
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p1[1]~FF|CLK    ff           0.000             1.289             831       (111,131)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p0[2]~FF|CLK
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p1[2]~FF|D  
Launch Clock  : core_clk (RISE)                                                                                                    
Capture Clock : core_clk (RISE)                                                                                                    
Slack         : 0.088 (arrival time - required time)                                                                               
Delay         : 0.093                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.289
+ Clock To Q + Data Path Delay : 0.158
--------------------------------------
End-of-path arrival time       : 1.447

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.289
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.359

Launch Clock Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
core_clk                                                                                                               inpad        0.000             0.000               0       (107,0)  
core_clk                                                                                                               inpad        0.070             0.070             831       (107,0)  
core_clk                                                                                                               net          1.219             1.289             831       (107,0)  
   Routing elements:
      Manhattan distance of X:6, Y:139
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p0[2]~FF|CLK    ff           0.000             1.289             831       (113,139)

Data Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p0[2]~FF|Q      ff          0.165            0.165              3        (113,139)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p1[2]~FF|D      ff         -0.007            0.158              3        (114,139)

Capture Clock Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
core_clk                                                                                                               inpad        0.000             0.000               0       (107,0)  
core_clk                                                                                                               inpad        0.070             0.070             831       (107,0)  
core_clk                                                                                                               net          1.219             1.289             831       (107,0)  
   Routing elements:
      Manhattan distance of X:7, Y:139
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p1[2]~FF|CLK    ff           0.000             1.289             831       (114,139)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p0[11]~FF|CLK
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p1[11]~FF|D  
Launch Clock  : core_clk (RISE)                                                                                                     
Capture Clock : core_clk (RISE)                                                                                                     
Slack         : 0.089 (arrival time - required time)                                                                                
Delay         : 0.094                                                                                                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.289
+ Clock To Q + Data Path Delay : 0.159
--------------------------------------
End-of-path arrival time       : 1.448

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.289
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.359

Launch Clock Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
core_clk                                                                                                                inpad        0.000             0.000               0       (107,0)  
core_clk                                                                                                                inpad        0.070             0.070             831       (107,0)  
core_clk                                                                                                                net          1.219             1.289             831       (107,0)  
   Routing elements:
      Manhattan distance of X:21, Y:123
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p0[11]~FF|CLK    ff           0.000             1.289             831       (128,123)

Data Path
                                                       name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p0[11]~FF|Q      ff          0.166            0.166              3        (128,123)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p1[11]~FF|D      ff         -0.007            0.159              3        (130,123)

Capture Clock Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
core_clk                                                                                                                inpad        0.000             0.000               0       (107,0)  
core_clk                                                                                                                inpad        0.070             0.070             831       (107,0)  
core_clk                                                                                                                net          1.219             1.289             831       (107,0)  
   Routing elements:
      Manhattan distance of X:23, Y:123
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p1[11]~FF|CLK    ff           0.000             1.289             831       (130,123)

################################################################################
Path Detail Report (core_clk vs tac_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[1]~FF|CLK          
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][1]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                                                                    
Capture Clock : tac_clk (RISE)                                                                                                                                                                     
Slack         : 0.103 (arrival time - required time)                                                                                                                                               
Delay         : 0.122                                                                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.239
+ Clock To Q + Data Path Delay : 0.187
--------------------------------------
End-of-path arrival time       : 1.426

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.253
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.323

Launch Clock Path
                                                                                  name                                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================================================
core_clk                                                                                                                                                                     inpad        0.000             0.000               0        (107,0) 
core_clk                                                                                                                                                                     inpad        0.070             0.070             831        (107,0) 
core_clk                                                                                                                                                                     net          1.169             1.239             831        (107,0) 
   Routing elements:
      Manhattan distance of X:24, Y:25
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[1]~FF|CLK    ff           0.000             1.239             831        (131,25)

Data Path
                                                                                       name                                                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[1]~FF|Q                  ff          0.194            0.194              2         (131,25)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][1]~FF|D      ff         -0.007            0.187              2         (126,22)

Capture Clock Path
                                                                                        name                                                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================================================================
tac_clk                                                                                                                                                                                  inpad        0.000             0.000               0        (111,0) 
tac_clk                                                                                                                                                                                  inpad        0.070             0.070             331        (111,0) 
tac_clk                                                                                                                                                                                  net          1.183             1.253             331        (111,0) 
   Routing elements:
      Manhattan distance of X:15, Y:22
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][1]~FF|CLK    ff           0.000             1.253             331        (126,22)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[2]~FF|CLK          
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][2]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                                                                    
Capture Clock : tac_clk (RISE)                                                                                                                                                                     
Slack         : 0.105 (arrival time - required time)                                                                                                                                               
Delay         : 0.124                                                                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.239
+ Clock To Q + Data Path Delay : 0.189
--------------------------------------
End-of-path arrival time       : 1.428

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.253
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.323

Launch Clock Path
                                                                                  name                                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================================================
core_clk                                                                                                                                                                     inpad        0.000             0.000               0        (107,0) 
core_clk                                                                                                                                                                     inpad        0.070             0.070             831        (107,0) 
core_clk                                                                                                                                                                     net          1.169             1.239             831        (107,0) 
   Routing elements:
      Manhattan distance of X:24, Y:27
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[2]~FF|CLK    ff           0.000             1.239             831        (131,27)

Data Path
                                                                                       name                                                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[2]~FF|Q                  ff          0.196            0.196              2         (131,27)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][2]~FF|D      ff         -0.007            0.189              2         (126,27)

Capture Clock Path
                                                                                        name                                                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================================================================
tac_clk                                                                                                                                                                                  inpad        0.000             0.000               0        (111,0) 
tac_clk                                                                                                                                                                                  inpad        0.070             0.070             331        (111,0) 
tac_clk                                                                                                                                                                                  net          1.183             1.253             331        (111,0) 
   Routing elements:
      Manhattan distance of X:15, Y:27
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][2]~FF|CLK    ff           0.000             1.253             331        (126,27)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[3]~FF|CLK              
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[3]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                     
Capture Clock : tac_clk (RISE)                                                                                                                      
Slack         : 0.131 (arrival time - required time)                                                                                                
Delay         : 0.093                                                                                                                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.239
+ Clock To Q + Data Path Delay : 0.165
--------------------------------------
End-of-path arrival time       : 1.404

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.203
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.273

Launch Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
core_clk                                                                                                                  inpad        0.000             0.000               0        (107,0) 
core_clk                                                                                                                  inpad        0.070             0.070             831        (107,0) 
core_clk                                                                                                                  net          1.169             1.239             831        (107,0) 
   Routing elements:
      Manhattan distance of X:1, Y:39
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[3]~FF|CLK    ff           0.000             1.239             831        (106,39)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[3]~FF|Q                      ff         0.165             0.165              3         (106,39)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[3]~FF|D      ff         0.000             0.165              3         (107,39)

Capture Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
tac_clk                                                                                                                                   inpad        0.000             0.000               0        (111,0) 
tac_clk                                                                                                                                   inpad        0.070             0.070             331        (111,0) 
tac_clk                                                                                                                                   net          1.133             1.203             331        (111,0) 
   Routing elements:
      Manhattan distance of X:4, Y:39
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[3]~FF|CLK    ff           0.000             1.203             331        (107,39)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtr[6]~FF|CLK                  
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[6]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                     
Capture Clock : tac_clk (RISE)                                                                                                                      
Slack         : 0.132 (arrival time - required time)                                                                                                
Delay         : 0.094                                                                                                                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.239
+ Clock To Q + Data Path Delay : 0.166
--------------------------------------
End-of-path arrival time       : 1.405

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.203
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.273

Launch Clock Path
                                                       name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================
core_clk                                                                                                              inpad        0.000             0.000               0        (107,0) 
core_clk                                                                                                              inpad        0.070             0.070             831        (107,0) 
core_clk                                                                                                              net          1.169             1.239             831        (107,0) 
   Routing elements:
      Manhattan distance of X:2, Y:37
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtr[6]~FF|CLK    ff           0.000             1.239             831        (105,37)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtr[6]~FF|Q                          ff         0.166             0.166              5         (105,37)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[6]~FF|D      ff         0.000             0.166              5         (107,37)

Capture Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
tac_clk                                                                                                                                   inpad        0.000             0.000               0        (111,0) 
tac_clk                                                                                                                                   inpad        0.070             0.070             331        (111,0) 
tac_clk                                                                                                                                   net          1.133             1.203             331        (111,0) 
   Routing elements:
      Manhattan distance of X:4, Y:37
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[6]~FF|CLK    ff           0.000             1.203             331        (107,37)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[0]~FF|CLK          
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][0]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                                                                    
Capture Clock : tac_clk (RISE)                                                                                                                                                                     
Slack         : 0.132 (arrival time - required time)                                                                                                                                               
Delay         : 0.094                                                                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.239
+ Clock To Q + Data Path Delay : 0.166
--------------------------------------
End-of-path arrival time       : 1.405

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.203
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.273

Launch Clock Path
                                                                                  name                                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================================================
core_clk                                                                                                                                                                     inpad        0.000             0.000               0        (107,0) 
core_clk                                                                                                                                                                     inpad        0.070             0.070             831        (107,0) 
core_clk                                                                                                                                                                     net          1.169             1.239             831        (107,0) 
   Routing elements:
      Manhattan distance of X:24, Y:17
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[0]~FF|CLK    ff           0.000             1.239             831        (131,17)

Data Path
                                                                                       name                                                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[0]~FF|Q                  ff         0.166             0.166              2         (131,17)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][0]~FF|D      ff         0.000             0.166              2         (127,17)

Capture Clock Path
                                                                                        name                                                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================================================================
tac_clk                                                                                                                                                                                  inpad        0.000             0.000               0        (111,0) 
tac_clk                                                                                                                                                                                  inpad        0.070             0.070             331        (111,0) 
tac_clk                                                                                                                                                                                  net          1.133             1.203             331        (111,0) 
   Routing elements:
      Manhattan distance of X:16, Y:17
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][0]~FF|CLK    ff           0.000             1.203             331        (127,17)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[6]~FF|CLK          
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][6]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                                                                    
Capture Clock : tac_clk (RISE)                                                                                                                                                                     
Slack         : 0.141 (arrival time - required time)                                                                                                                                               
Delay         : 0.160                                                                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.239
+ Clock To Q + Data Path Delay : 0.225
--------------------------------------
End-of-path arrival time       : 1.464

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.253
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.323

Launch Clock Path
                                                                                  name                                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================================================
core_clk                                                                                                                                                                     inpad        0.000             0.000               0        (107,0) 
core_clk                                                                                                                                                                     inpad        0.070             0.070             831        (107,0) 
core_clk                                                                                                                                                                     net          1.169             1.239             831        (107,0) 
   Routing elements:
      Manhattan distance of X:24, Y:35
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[6]~FF|CLK    ff           0.000             1.239             831        (131,35)

Data Path
                                                                                       name                                                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[6]~FF|Q                  ff          0.232            0.232              2         (131,35)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][6]~FF|D      ff         -0.007            0.225              2         (126,35)

Capture Clock Path
                                                                                        name                                                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================================================================
tac_clk                                                                                                                                                                                  inpad        0.000             0.000               0        (111,0) 
tac_clk                                                                                                                                                                                  inpad        0.070             0.070             331        (111,0) 
tac_clk                                                                                                                                                                                  net          1.183             1.253             331        (111,0) 
   Routing elements:
      Manhattan distance of X:15, Y:35
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][6]~FF|CLK    ff           0.000             1.253             331        (126,35)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[4]~FF|CLK          
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][4]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                                                                    
Capture Clock : tac_clk (RISE)                                                                                                                                                                     
Slack         : 0.144 (arrival time - required time)                                                                                                                                               
Delay         : 0.163                                                                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.239
+ Clock To Q + Data Path Delay : 0.228
--------------------------------------
End-of-path arrival time       : 1.467

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.253
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.323

Launch Clock Path
                                                                                  name                                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================================================
core_clk                                                                                                                                                                     inpad        0.000             0.000               0        (107,0) 
core_clk                                                                                                                                                                     inpad        0.070             0.070             831        (107,0) 
core_clk                                                                                                                                                                     net          1.169             1.239             831        (107,0) 
   Routing elements:
      Manhattan distance of X:24, Y:28
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[4]~FF|CLK    ff           0.000             1.239             831        (131,28)

Data Path
                                                                                       name                                                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[4]~FF|Q                  ff          0.235            0.235              2         (131,28)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][4]~FF|D      ff         -0.007            0.228              2         (126,32)

Capture Clock Path
                                                                                        name                                                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================================================================
tac_clk                                                                                                                                                                                  inpad        0.000             0.000               0        (111,0) 
tac_clk                                                                                                                                                                                  inpad        0.070             0.070             331        (111,0) 
tac_clk                                                                                                                                                                                  net          1.183             1.253             331        (111,0) 
   Routing elements:
      Manhattan distance of X:15, Y:32
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][4]~FF|CLK    ff           0.000             1.253             331        (126,32)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[5]~FF|CLK              
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[5]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                     
Capture Clock : tac_clk (RISE)                                                                                                                      
Slack         : 0.177 (arrival time - required time)                                                                                                
Delay         : 0.196                                                                                                                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.239
+ Clock To Q + Data Path Delay : 0.261
--------------------------------------
End-of-path arrival time       : 1.500

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.253
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.323

Launch Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
core_clk                                                                                                                  inpad        0.000             0.000               0        (107,0) 
core_clk                                                                                                                  inpad        0.070             0.070             831        (107,0) 
core_clk                                                                                                                  net          1.169             1.239             831        (107,0) 
   Routing elements:
      Manhattan distance of X:2, Y:36
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[5]~FF|CLK    ff           0.000             1.239             831        (105,36)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[5]~FF|Q                      ff          0.268            0.268              3         (105,36)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[5]~FF|D      ff         -0.007            0.261              3         (104,34)

Capture Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
tac_clk                                                                                                                                   inpad        0.000             0.000               0        (111,0) 
tac_clk                                                                                                                                   inpad        0.070             0.070             331        (111,0) 
tac_clk                                                                                                                                   net          1.183             1.253             331        (111,0) 
   Routing elements:
      Manhattan distance of X:7, Y:34
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[5]~FF|CLK    ff           0.000             1.253             331        (104,34)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[2]~FF|CLK              
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[2]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                     
Capture Clock : tac_clk (RISE)                                                                                                                      
Slack         : 0.240 (arrival time - required time)                                                                                                
Delay         : 0.202                                                                                                                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.239
+ Clock To Q + Data Path Delay : 0.274
--------------------------------------
End-of-path arrival time       : 1.513

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.203
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.273

Launch Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
core_clk                                                                                                                  inpad        0.000             0.000               0        (107,0) 
core_clk                                                                                                                  inpad        0.070             0.070             831        (107,0) 
core_clk                                                                                                                  net          1.169             1.239             831        (107,0) 
   Routing elements:
      Manhattan distance of X:1, Y:40
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[2]~FF|CLK    ff           0.000             1.239             831        (106,40)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[2]~FF|Q                      ff         0.274             0.274              3         (106,40)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[2]~FF|D      ff         0.000             0.274              3         (107,34)

Capture Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
tac_clk                                                                                                                                   inpad        0.000             0.000               0        (111,0) 
tac_clk                                                                                                                                   inpad        0.070             0.070             331        (111,0) 
tac_clk                                                                                                                                   net          1.133             1.203             331        (111,0) 
   Routing elements:
      Manhattan distance of X:4, Y:34
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[2]~FF|CLK    ff           0.000             1.203             331        (107,34)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[1]~FF|CLK              
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[1]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                     
Capture Clock : tac_clk (RISE)                                                                                                                      
Slack         : 0.258 (arrival time - required time)                                                                                                
Delay         : 0.220                                                                                                                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.239
+ Clock To Q + Data Path Delay : 0.292
--------------------------------------
End-of-path arrival time       : 1.531

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.203
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.273

Launch Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
core_clk                                                                                                                  inpad        0.000             0.000               0        (107,0) 
core_clk                                                                                                                  inpad        0.070             0.070             831        (107,0) 
core_clk                                                                                                                  net          1.169             1.239             831        (107,0) 
   Routing elements:
      Manhattan distance of X:2, Y:36
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[1]~FF|CLK    ff           0.000             1.239             831        (109,36)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[1]~FF|Q                      ff         0.292             0.292              3         (109,36)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[1]~FF|D      ff         0.000             0.292              3         (112,32)

Capture Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
tac_clk                                                                                                                                   inpad        0.000             0.000               0        (111,0) 
tac_clk                                                                                                                                   inpad        0.070             0.070             331        (111,0) 
tac_clk                                                                                                                                   net          1.133             1.203             331        (111,0) 
   Routing elements:
      Manhattan distance of X:1, Y:32
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[1]~FF|CLK    ff           0.000             1.203             331        (112,32)

################################################################################
Path Detail Report (core_clk vs twd_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[6]~FF|CLK          
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][6]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                                                                    
Capture Clock : twd_clk (RISE)                                                                                                                                                                     
Slack         : 1.955 (arrival time - required time)                                                                                                                                               
Delay         : 0.100                                                                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.239
+ Clock To Q + Data Path Delay : 0.153
--------------------------------------
End-of-path arrival time       : 1.392

Constraint                     : -1.953
+ Capture Clock Path Delay     :  1.320
+ Clock Uncertainty            :  0.070
---------------------------------------
End-of-path required time      : -0.563

Launch Clock Path
                                                                                  name                                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================================================
core_clk                                                                                                                                                                     inpad        0.000             0.000               0        (107,0) 
core_clk                                                                                                                                                                     inpad        0.070             0.070             831        (107,0) 
core_clk                                                                                                                                                                     net          1.169             1.239             831        (107,0) 
   Routing elements:
      Manhattan distance of X:2, Y:21
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[6]~FF|CLK    ff           0.000             1.239             831        (105,21)

Data Path
                                                                                       name                                                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[6]~FF|Q                  ff          0.172            0.172              2         (105,21)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][6]~FF|D      ff         -0.019            0.153              2         (101,21)

Capture Clock Path
                                                                                        name                                                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================================================================
twd_clk                                                                                                                                                                                  inpad        0.000             0.000               0        (112,0) 
twd_clk                                                                                                                                                                                  inpad        0.070             0.070             713        (112,0) 
twd_clk                                                                                                                                                                                  net          1.250             1.320             713        (112,0) 
   Routing elements:
      Manhattan distance of X:11, Y:21
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][6]~FF|CLK    ff           0.000             1.320             713        (101,21)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[4]~FF|CLK          
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][4]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                                                                    
Capture Clock : twd_clk (RISE)                                                                                                                                                                     
Slack         : 1.962 (arrival time - required time)                                                                                                                                               
Delay         : 0.107                                                                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.239
+ Clock To Q + Data Path Delay : 0.160
--------------------------------------
End-of-path arrival time       : 1.399

Constraint                     : -1.953
+ Capture Clock Path Delay     :  1.320
+ Clock Uncertainty            :  0.070
---------------------------------------
End-of-path required time      : -0.563

Launch Clock Path
                                                                                  name                                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================================================
core_clk                                                                                                                                                                     inpad        0.000             0.000               0        (107,0) 
core_clk                                                                                                                                                                     inpad        0.070             0.070             831        (107,0) 
core_clk                                                                                                                                                                     net          1.169             1.239             831        (107,0) 
   Routing elements:
      Manhattan distance of X:1, Y:12
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[4]~FF|CLK    ff           0.000             1.239             831        (106,12)

Data Path
                                                                                       name                                                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[4]~FF|Q                  ff          0.179            0.179              2         (106,12)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][4]~FF|D      ff         -0.019            0.160              2         (106,13)

Capture Clock Path
                                                                                        name                                                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================================================================
twd_clk                                                                                                                                                                                  inpad        0.000             0.000               0        (112,0) 
twd_clk                                                                                                                                                                                  inpad        0.070             0.070             713        (112,0) 
twd_clk                                                                                                                                                                                  net          1.250             1.320             713        (112,0) 
   Routing elements:
      Manhattan distance of X:6, Y:13
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][4]~FF|CLK    ff           0.000             1.320             713        (106,13)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[1]~FF|CLK          
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][1]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                                                                    
Capture Clock : twd_clk (RISE)                                                                                                                                                                     
Slack         : 1.966 (arrival time - required time)                                                                                                                                               
Delay         : 0.111                                                                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.239
+ Clock To Q + Data Path Delay : 0.164
--------------------------------------
End-of-path arrival time       : 1.403

Constraint                     : -1.953
+ Capture Clock Path Delay     :  1.320
+ Clock Uncertainty            :  0.070
---------------------------------------
End-of-path required time      : -0.563

Launch Clock Path
                                                                                  name                                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================================================
core_clk                                                                                                                                                                     inpad        0.000             0.000               0        (107,0) 
core_clk                                                                                                                                                                     inpad        0.070             0.070             831        (107,0) 
core_clk                                                                                                                                                                     net          1.169             1.239             831        (107,0) 
   Routing elements:
      Manhattan distance of X:1, Y:11
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[1]~FF|CLK    ff           0.000             1.239             831        (106,11)

Data Path
                                                                                       name                                                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[1]~FF|Q                  ff          0.183            0.183              2         (106,11)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][1]~FF|D      ff         -0.019            0.164              2         (106,6) 

Capture Clock Path
                                                                                        name                                                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================================================================
twd_clk                                                                                                                                                                                  inpad        0.000             0.000               0        (112,0)
twd_clk                                                                                                                                                                                  inpad        0.070             0.070             713        (112,0)
twd_clk                                                                                                                                                                                  net          1.250             1.320             713        (112,0)
   Routing elements:
      Manhattan distance of X:6, Y:6
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][1]~FF|CLK    ff           0.000             1.320             713        (106,6)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[2]~FF|CLK          
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][2]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                                                                    
Capture Clock : twd_clk (RISE)                                                                                                                                                                     
Slack         : 1.984 (arrival time - required time)                                                                                                                                               
Delay         : 0.129                                                                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.239
+ Clock To Q + Data Path Delay : 0.182
--------------------------------------
End-of-path arrival time       : 1.421

Constraint                     : -1.953
+ Capture Clock Path Delay     :  1.320
+ Clock Uncertainty            :  0.070
---------------------------------------
End-of-path required time      : -0.563

Launch Clock Path
                                                                                  name                                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================================================
core_clk                                                                                                                                                                     inpad        0.000             0.000               0        (107,0) 
core_clk                                                                                                                                                                     inpad        0.070             0.070             831        (107,0) 
core_clk                                                                                                                                                                     net          1.169             1.239             831        (107,0) 
   Routing elements:
      Manhattan distance of X:1, Y:16
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[2]~FF|CLK    ff           0.000             1.239             831        (106,16)

Data Path
                                                                                       name                                                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[2]~FF|Q                  ff          0.201            0.201              2         (106,16)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][2]~FF|D      ff         -0.019            0.182              2         (101,16)

Capture Clock Path
                                                                                        name                                                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================================================================
twd_clk                                                                                                                                                                                  inpad        0.000             0.000               0        (112,0) 
twd_clk                                                                                                                                                                                  inpad        0.070             0.070             713        (112,0) 
twd_clk                                                                                                                                                                                  net          1.250             1.320             713        (112,0) 
   Routing elements:
      Manhattan distance of X:11, Y:16
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][2]~FF|CLK    ff           0.000             1.320             713        (101,16)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[0]~FF|CLK          
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][0]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                                                                    
Capture Clock : twd_clk (RISE)                                                                                                                                                                     
Slack         : 2.011 (arrival time - required time)                                                                                                                                               
Delay         : 0.156                                                                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.239
+ Clock To Q + Data Path Delay : 0.209
--------------------------------------
End-of-path arrival time       : 1.448

Constraint                     : -1.953
+ Capture Clock Path Delay     :  1.320
+ Clock Uncertainty            :  0.070
---------------------------------------
End-of-path required time      : -0.563

Launch Clock Path
                                                                                  name                                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================================================
core_clk                                                                                                                                                                     inpad        0.000             0.000               0        (107,0) 
core_clk                                                                                                                                                                     inpad        0.070             0.070             831        (107,0) 
core_clk                                                                                                                                                                     net          1.169             1.239             831        (107,0) 
   Routing elements:
      Manhattan distance of X:2, Y:13
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[0]~FF|CLK    ff           0.000             1.239             831        (109,13)

Data Path
                                                                                       name                                                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[0]~FF|Q                  ff          0.228            0.228              2         (109,13)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][0]~FF|D      ff         -0.019            0.209              2         (106,18)

Capture Clock Path
                                                                                        name                                                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================================================================
twd_clk                                                                                                                                                                                  inpad        0.000             0.000               0        (112,0) 
twd_clk                                                                                                                                                                                  inpad        0.070             0.070             713        (112,0) 
twd_clk                                                                                                                                                                                  net          1.250             1.320             713        (112,0) 
   Routing elements:
      Manhattan distance of X:6, Y:18
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][0]~FF|CLK    ff           0.000             1.320             713        (106,18)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[5]~FF|CLK          
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][5]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                                                                    
Capture Clock : twd_clk (RISE)                                                                                                                                                                     
Slack         : 2.022 (arrival time - required time)                                                                                                                                               
Delay         : 0.167                                                                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.239
+ Clock To Q + Data Path Delay : 0.220
--------------------------------------
End-of-path arrival time       : 1.459

Constraint                     : -1.953
+ Capture Clock Path Delay     :  1.320
+ Clock Uncertainty            :  0.070
---------------------------------------
End-of-path required time      : -0.563

Launch Clock Path
                                                                                  name                                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================================================
core_clk                                                                                                                                                                     inpad        0.000             0.000               0        (107,0)
core_clk                                                                                                                                                                     inpad        0.070             0.070             831        (107,0)
core_clk                                                                                                                                                                     net          1.169             1.239             831        (107,0)
   Routing elements:
      Manhattan distance of X:2, Y:5
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[5]~FF|CLK    ff           0.000             1.239             831        (105,5)

Data Path
                                                                                       name                                                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[5]~FF|Q                  ff          0.239            0.239              2         (105,5)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][5]~FF|D      ff         -0.019            0.220              2         (99,5) 

Capture Clock Path
                                                                                        name                                                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================================================================
twd_clk                                                                                                                                                                                  inpad        0.000             0.000               0        (112,0)
twd_clk                                                                                                                                                                                  inpad        0.070             0.070             713        (112,0)
twd_clk                                                                                                                                                                                  net          1.250             1.320             713        (112,0)
   Routing elements:
      Manhattan distance of X:13, Y:5
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][5]~FF|CLK    ff           0.000             1.320             713        (99,5) 

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[3]~FF|CLK          
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][3]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                                                                    
Capture Clock : twd_clk (RISE)                                                                                                                                                                     
Slack         : 2.022 (arrival time - required time)                                                                                                                                               
Delay         : 0.167                                                                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.239
+ Clock To Q + Data Path Delay : 0.220
--------------------------------------
End-of-path arrival time       : 1.459

Constraint                     : -1.953
+ Capture Clock Path Delay     :  1.320
+ Clock Uncertainty            :  0.070
---------------------------------------
End-of-path required time      : -0.563

Launch Clock Path
                                                                                  name                                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================================================
core_clk                                                                                                                                                                     inpad        0.000             0.000               0        (107,0) 
core_clk                                                                                                                                                                     inpad        0.070             0.070             831        (107,0) 
core_clk                                                                                                                                                                     net          1.169             1.239             831        (107,0) 
   Routing elements:
      Manhattan distance of X:2, Y:12
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[3]~FF|CLK    ff           0.000             1.239             831        (105,12)

Data Path
                                                                                       name                                                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[3]~FF|Q                  ff          0.239            0.239              2         (105,12)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][3]~FF|D      ff         -0.019            0.220              2         (99,12) 

Capture Clock Path
                                                                                        name                                                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================================================================
twd_clk                                                                                                                                                                                  inpad        0.000             0.000               0        (112,0)
twd_clk                                                                                                                                                                                  inpad        0.070             0.070             713        (112,0)
twd_clk                                                                                                                                                                                  net          1.250             1.320             713        (112,0)
   Routing elements:
      Manhattan distance of X:13, Y:12
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][3]~FF|CLK    ff           0.000             1.320             713        (99,12)

################################################################################
Path Detail Report (tac_clk vs core_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[1]~FF|CLK            
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[1]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                                      
Capture Clock : core_clk (RISE)                                                                                                                     
Slack         : 0.060 (arrival time - required time)                                                                                                
Delay         : 0.094                                                                                                                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.166
--------------------------------------
End-of-path arrival time       : 1.369

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.239
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.309

Launch Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
tac_clk                                                                                                                     inpad        0.000             0.000               0        (111,0) 
tac_clk                                                                                                                     inpad        0.070             0.070             331        (111,0) 
tac_clk                                                                                                                     net          1.133             1.203             331        (111,0) 
   Routing elements:
      Manhattan distance of X:4, Y:30
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[1]~FF|CLK    ff           0.000             1.203             331        (107,30)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[1]~FF|Q                    ff         0.166             0.166              3         (107,30)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[1]~FF|D      ff         0.000             0.166              3         (109,30)

Capture Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
core_clk                                                                                                                                  inpad        0.000             0.000               0        (107,0) 
core_clk                                                                                                                                  inpad        0.070             0.070             831        (107,0) 
core_clk                                                                                                                                  net          1.169             1.239             831        (107,0) 
   Routing elements:
      Manhattan distance of X:2, Y:30
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[1]~FF|CLK    ff           0.000             1.239             831        (109,30)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[4]~FF|CLK            
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[4]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                                      
Capture Clock : core_clk (RISE)                                                                                                                     
Slack         : 0.110 (arrival time - required time)                                                                                                
Delay         : 0.094                                                                                                                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.253
+ Clock To Q + Data Path Delay : 0.166
--------------------------------------
End-of-path arrival time       : 1.419

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.239
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.309

Launch Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
tac_clk                                                                                                                     inpad        0.000             0.000               0        (111,0) 
tac_clk                                                                                                                     inpad        0.070             0.070             331        (111,0) 
tac_clk                                                                                                                     net          1.183             1.253             331        (111,0) 
   Routing elements:
      Manhattan distance of X:7, Y:29
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[4]~FF|CLK    ff           0.000             1.253             331        (104,29)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[4]~FF|Q                    ff         0.166             0.166              3         (104,29)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[4]~FF|D      ff         0.000             0.166              3         (105,29)

Capture Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
core_clk                                                                                                                                  inpad        0.000             0.000               0        (107,0) 
core_clk                                                                                                                                  inpad        0.070             0.070             831        (107,0) 
core_clk                                                                                                                                  net          1.169             1.239             831        (107,0) 
   Routing elements:
      Manhattan distance of X:2, Y:29
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[4]~FF|CLK    ff           0.000             1.239             831        (105,29)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[4]~FF|CLK           
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][4]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                                                                                      
Capture Clock : core_clk (RISE)                                                                                                                                                                     
Slack         : 0.150 (arrival time - required time)                                                                                                                                                
Delay         : 0.134                                                                                                                                                                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.253
+ Clock To Q + Data Path Delay : 0.206
--------------------------------------
End-of-path arrival time       : 1.459

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.239
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.309

Launch Clock Path
                                                                                  name                                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================================================
tac_clk                                                                                                                                                                      inpad        0.000             0.000               0        (111,0) 
tac_clk                                                                                                                                                                      inpad        0.070             0.070             331        (111,0) 
tac_clk                                                                                                                                                                      net          1.183             1.253             331        (111,0) 
   Routing elements:
      Manhattan distance of X:15, Y:34
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[4]~FF|CLK    ff           0.000             1.253             331        (126,34)

Data Path
                                                                                        name                                                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[4]~FF|Q                   ff         0.206             0.206              2         (126,34)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][4]~FF|D      ff         0.000             0.206              2         (131,30)

Capture Clock Path
                                                                                         name                                                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================================================================
core_clk                                                                                                                                                                                  inpad        0.000             0.000               0        (107,0) 
core_clk                                                                                                                                                                                  inpad        0.070             0.070             831        (107,0) 
core_clk                                                                                                                                                                                  net          1.169             1.239             831        (107,0) 
   Routing elements:
      Manhattan distance of X:24, Y:30
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][4]~FF|CLK    ff           0.000             1.239             831        (131,30)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[3]~FF|CLK            
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[3]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                                      
Capture Clock : core_clk (RISE)                                                                                                                     
Slack         : 0.182 (arrival time - required time)                                                                                                
Delay         : 0.166                                                                                                                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.253
+ Clock To Q + Data Path Delay : 0.238
--------------------------------------
End-of-path arrival time       : 1.491

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.239
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.309

Launch Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
tac_clk                                                                                                                     inpad        0.000             0.000               0        (111,0) 
tac_clk                                                                                                                     inpad        0.070             0.070             331        (111,0) 
tac_clk                                                                                                                     net          1.183             1.253             331        (111,0) 
   Routing elements:
      Manhattan distance of X:7, Y:30
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[3]~FF|CLK    ff           0.000             1.253             331        (104,30)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[3]~FF|Q                    ff         0.238             0.238              3         (104,30)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[3]~FF|D      ff         0.000             0.238              3         (109,37)

Capture Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
core_clk                                                                                                                                  inpad        0.000             0.000               0        (107,0) 
core_clk                                                                                                                                  inpad        0.070             0.070             831        (107,0) 
core_clk                                                                                                                                  net          1.169             1.239             831        (107,0) 
   Routing elements:
      Manhattan distance of X:2, Y:37
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[3]~FF|CLK    ff           0.000             1.239             831        (109,37)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[0]~FF|CLK            
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[0]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                                      
Capture Clock : core_clk (RISE)                                                                                                                     
Slack         : 0.194 (arrival time - required time)                                                                                                
Delay         : 0.228                                                                                                                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.300
--------------------------------------
End-of-path arrival time       : 1.503

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.239
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.309

Launch Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
tac_clk                                                                                                                     inpad        0.000             0.000               0        (111,0) 
tac_clk                                                                                                                     inpad        0.070             0.070             331        (111,0) 
tac_clk                                                                                                                     net          1.133             1.203             331        (111,0) 
   Routing elements:
      Manhattan distance of X:4, Y:28
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[0]~FF|CLK    ff           0.000             1.203             331        (107,28)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[0]~FF|Q                    ff         0.300             0.300              3         (107,28)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[0]~FF|D      ff         0.000             0.300              3         (109,34)

Capture Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
core_clk                                                                                                                                  inpad        0.000             0.000               0        (107,0) 
core_clk                                                                                                                                  inpad        0.070             0.070             831        (107,0) 
core_clk                                                                                                                                  net          1.169             1.239             831        (107,0) 
   Routing elements:
      Manhattan distance of X:2, Y:34
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[0]~FF|CLK    ff           0.000             1.239             831        (109,34)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[3]~FF|CLK           
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][3]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                                                                                      
Capture Clock : core_clk (RISE)                                                                                                                                                                     
Slack         : 0.213 (arrival time - required time)                                                                                                                                                
Delay         : 0.197                                                                                                                                                                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.253
+ Clock To Q + Data Path Delay : 0.269
--------------------------------------
End-of-path arrival time       : 1.522

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.239
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.309

Launch Clock Path
                                                                                  name                                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================================================
tac_clk                                                                                                                                                                      inpad        0.000             0.000               0        (111,0) 
tac_clk                                                                                                                                                                      inpad        0.070             0.070             331        (111,0) 
tac_clk                                                                                                                                                                      net          1.183             1.253             331        (111,0) 
   Routing elements:
      Manhattan distance of X:15, Y:29
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[3]~FF|CLK    ff           0.000             1.253             331        (126,29)

Data Path
                                                                                        name                                                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[3]~FF|Q                   ff         0.269             0.269              2         (126,29)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][3]~FF|D      ff         0.000             0.269              2         (131,2) 

Capture Clock Path
                                                                                         name                                                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================================================================
core_clk                                                                                                                                                                                  inpad        0.000             0.000               0        (107,0)
core_clk                                                                                                                                                                                  inpad        0.070             0.070             831        (107,0)
core_clk                                                                                                                                                                                  net          1.169             1.239             831        (107,0)
   Routing elements:
      Manhattan distance of X:24, Y:2
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][3]~FF|CLK    ff           0.000             1.239             831        (131,2)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[0]~FF|CLK           
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][0]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                                                                                      
Capture Clock : core_clk (RISE)                                                                                                                                                                     
Slack         : 0.220 (arrival time - required time)                                                                                                                                                
Delay         : 0.204                                                                                                                                                                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.253
+ Clock To Q + Data Path Delay : 0.276
--------------------------------------
End-of-path arrival time       : 1.529

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.239
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.309

Launch Clock Path
                                                                                  name                                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================================================
tac_clk                                                                                                                                                                      inpad        0.000             0.000               0        (111,0) 
tac_clk                                                                                                                                                                      inpad        0.070             0.070             331        (111,0) 
tac_clk                                                                                                                                                                      net          1.183             1.253             331        (111,0) 
   Routing elements:
      Manhattan distance of X:15, Y:25
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[0]~FF|CLK    ff           0.000             1.253             331        (126,25)

Data Path
                                                                                        name                                                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[0]~FF|Q                   ff         0.276             0.276              2         (126,25)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][0]~FF|D      ff         0.000             0.276              2         (109,25)

Capture Clock Path
                                                                                         name                                                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================================================================
core_clk                                                                                                                                                                                  inpad        0.000             0.000               0        (107,0) 
core_clk                                                                                                                                                                                  inpad        0.070             0.070             831        (107,0) 
core_clk                                                                                                                                                                                  net          1.169             1.239             831        (107,0) 
   Routing elements:
      Manhattan distance of X:2, Y:25
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][0]~FF|CLK    ff           0.000             1.239             831        (109,25)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[1]~FF|CLK           
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][1]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                                                                                      
Capture Clock : core_clk (RISE)                                                                                                                                                                     
Slack         : 0.220 (arrival time - required time)                                                                                                                                                
Delay         : 0.254                                                                                                                                                                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.326
--------------------------------------
End-of-path arrival time       : 1.529

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.239
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.309

Launch Clock Path
                                                                                  name                                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================================================
tac_clk                                                                                                                                                                      inpad        0.000             0.000               0        (111,0) 
tac_clk                                                                                                                                                                      inpad        0.070             0.070             331        (111,0) 
tac_clk                                                                                                                                                                      net          1.133             1.203             331        (111,0) 
   Routing elements:
      Manhattan distance of X:16, Y:23
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[1]~FF|CLK    ff           0.000             1.203             331        (127,23)

Data Path
                                                                                        name                                                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[1]~FF|Q                   ff         0.326             0.326              2         (127,23)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][1]~FF|D      ff         0.000             0.326              2         (131,12)

Capture Clock Path
                                                                                         name                                                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================================================================
core_clk                                                                                                                                                                                  inpad        0.000             0.000               0        (107,0) 
core_clk                                                                                                                                                                                  inpad        0.070             0.070             831        (107,0) 
core_clk                                                                                                                                                                                  net          1.169             1.239             831        (107,0) 
   Routing elements:
      Manhattan distance of X:24, Y:12
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][1]~FF|CLK    ff           0.000             1.239             831        (131,12)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[5]~FF|CLK           
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][5]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                                                                                      
Capture Clock : core_clk (RISE)                                                                                                                                                                     
Slack         : 0.224 (arrival time - required time)                                                                                                                                                
Delay         : 0.258                                                                                                                                                                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.330
--------------------------------------
End-of-path arrival time       : 1.533

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.239
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.309

Launch Clock Path
                                                                                  name                                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================================================
tac_clk                                                                                                                                                                      inpad        0.000             0.000               0        (111,0) 
tac_clk                                                                                                                                                                      inpad        0.070             0.070             331        (111,0) 
tac_clk                                                                                                                                                                      net          1.133             1.203             331        (111,0) 
   Routing elements:
      Manhattan distance of X:16, Y:34
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[5]~FF|CLK    ff           0.000             1.203             331        (127,34)

Data Path
                                                                                        name                                                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[5]~FF|Q                   ff         0.330             0.330              2         (127,34)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][5]~FF|D      ff         0.000             0.330              2         (131,37)

Capture Clock Path
                                                                                         name                                                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================================================================
core_clk                                                                                                                                                                                  inpad        0.000             0.000               0        (107,0) 
core_clk                                                                                                                                                                                  inpad        0.070             0.070             831        (107,0) 
core_clk                                                                                                                                                                                  net          1.169             1.239             831        (107,0) 
   Routing elements:
      Manhattan distance of X:24, Y:37
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][5]~FF|CLK    ff           0.000             1.239             831        (131,37)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[2]~FF|CLK           
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][2]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                                                                                      
Capture Clock : core_clk (RISE)                                                                                                                                                                     
Slack         : 0.224 (arrival time - required time)                                                                                                                                                
Delay         : 0.258                                                                                                                                                                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.330
--------------------------------------
End-of-path arrival time       : 1.533

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.239
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.309

Launch Clock Path
                                                                                  name                                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================================================
tac_clk                                                                                                                                                                      inpad        0.000             0.000               0        (111,0) 
tac_clk                                                                                                                                                                      inpad        0.070             0.070             331        (111,0) 
tac_clk                                                                                                                                                                      net          1.133             1.203             331        (111,0) 
   Routing elements:
      Manhattan distance of X:16, Y:24
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[2]~FF|CLK    ff           0.000             1.203             331        (127,24)

Data Path
                                                                                        name                                                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[2]~FF|Q                   ff         0.330             0.330              2         (127,24)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][2]~FF|D      ff         0.000             0.330              2         (131,15)

Capture Clock Path
                                                                                         name                                                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================================================================
core_clk                                                                                                                                                                                  inpad        0.000             0.000               0        (107,0) 
core_clk                                                                                                                                                                                  inpad        0.070             0.070             831        (107,0) 
core_clk                                                                                                                                                                                  net          1.169             1.239             831        (107,0) 
   Routing elements:
      Manhattan distance of X:24, Y:15
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u0/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][2]~FF|CLK    ff           0.000             1.239             831        (131,15)

################################################################################
Path Detail Report (tac_clk vs tac_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[47]~FF|CLK             
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$b12|WDATA[8]
Launch Clock  : tac_clk (RISE)                                                                                                           
Capture Clock : tac_clk (RISE)                                                                                                           
Slack         : 0.026 (arrival time - required time)                                                                                     
Delay         : 0.135                                                                                                                    

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.096
--------------------------------------
End-of-path arrival time       : 1.299

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.203
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.273

Launch Clock Path
                                                    name                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================
tac_clk                                                                                                         inpad        0.000             0.000               0        (111,0) 
tac_clk                                                                                                         inpad        0.070             0.070             331        (111,0) 
tac_clk                                                                                                         net          1.133             1.203             331        (111,0) 
   Routing elements:
      Manhattan distance of X:5, Y:30
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[47]~FF|CLK    ff           0.000             1.203             331        (116,30)

Data Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[47]~FF|Q                ff               0.072            0.072              3         (116,30)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[47]                     net              0.135            0.207              3         (116,30)
   Routing elements:
      Manhattan distance of X:1, Y:8
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$b12|WDATA[8] ram_8192x20     -0.111            0.096              3         (117,22)

Capture Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
tac_clk                                                                                                               inpad           0.000             0.000               0        (111,0) 
tac_clk                                                                                                               inpad           0.070             0.070             331        (111,0) 
tac_clk                                                                                                               net             1.133             1.203             331        (111,0) 
   Routing elements:
      Manhattan distance of X:6, Y:22
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$b12|WCLK ram_8192x20     0.000             1.203             331        (117,22)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[45]~FF|CLK             
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$b12|WDATA[6]
Launch Clock  : tac_clk (RISE)                                                                                                           
Capture Clock : tac_clk (RISE)                                                                                                           
Slack         : 0.026 (arrival time - required time)                                                                                     
Delay         : 0.135                                                                                                                    

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.096
--------------------------------------
End-of-path arrival time       : 1.299

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.203
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.273

Launch Clock Path
                                                    name                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================
tac_clk                                                                                                         inpad        0.000             0.000               0        (111,0) 
tac_clk                                                                                                         inpad        0.070             0.070             331        (111,0) 
tac_clk                                                                                                         net          1.133             1.203             331        (111,0) 
   Routing elements:
      Manhattan distance of X:5, Y:28
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[45]~FF|CLK    ff           0.000             1.203             331        (116,28)

Data Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[45]~FF|Q                ff               0.072            0.072              3         (116,28)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[45]                     net              0.135            0.207              3         (116,28)
   Routing elements:
      Manhattan distance of X:1, Y:6
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$b12|WDATA[6] ram_8192x20     -0.111            0.096              3         (117,22)

Capture Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
tac_clk                                                                                                               inpad           0.000             0.000               0        (111,0) 
tac_clk                                                                                                               inpad           0.070             0.070             331        (111,0) 
tac_clk                                                                                                               net             1.133             1.203             331        (111,0) 
   Routing elements:
      Manhattan distance of X:6, Y:22
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$b12|WCLK ram_8192x20     0.000             1.203             331        (117,22)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[34]~FF|CLK              
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$b12|WDATA[12]
Launch Clock  : tac_clk (RISE)                                                                                                            
Capture Clock : tac_clk (RISE)                                                                                                            
Slack         : 0.026 (arrival time - required time)                                                                                      
Delay         : 0.135                                                                                                                     

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.096
--------------------------------------
End-of-path arrival time       : 1.299

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.203
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.273

Launch Clock Path
                                                    name                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================
tac_clk                                                                                                         inpad        0.000             0.000               0        (111,0) 
tac_clk                                                                                                         inpad        0.070             0.070             331        (111,0) 
tac_clk                                                                                                         net          1.133             1.203             331        (111,0) 
   Routing elements:
      Manhattan distance of X:5, Y:34
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[34]~FF|CLK    ff           0.000             1.203             331        (116,34)

Data Path
                                                           name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[34]~FF|Q                 ff               0.072            0.072              3         (116,34)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[34]                      net              0.135            0.207              3         (116,34)
   Routing elements:
      Manhattan distance of X:1, Y:12
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$b12|WDATA[12] ram_8192x20     -0.111            0.096              3         (117,22)

Capture Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
tac_clk                                                                                                               inpad           0.000             0.000               0        (111,0) 
tac_clk                                                                                                               inpad           0.070             0.070             331        (111,0) 
tac_clk                                                                                                               net             1.133             1.203             331        (111,0) 
   Routing elements:
      Manhattan distance of X:6, Y:22
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$b12|WCLK ram_8192x20     0.000             1.203             331        (117,22)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[46]~FF|CLK             
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$b12|WDATA[7]
Launch Clock  : tac_clk (RISE)                                                                                                           
Capture Clock : tac_clk (RISE)                                                                                                           
Slack         : 0.031 (arrival time - required time)                                                                                     
Delay         : 0.140                                                                                                                    

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.101
--------------------------------------
End-of-path arrival time       : 1.304

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.203
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.273

Launch Clock Path
                                                    name                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================
tac_clk                                                                                                         inpad        0.000             0.000               0        (111,0) 
tac_clk                                                                                                         inpad        0.070             0.070             331        (111,0) 
tac_clk                                                                                                         net          1.133             1.203             331        (111,0) 
   Routing elements:
      Manhattan distance of X:1, Y:29
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[46]~FF|CLK    ff           0.000             1.203             331        (112,29)

Data Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[46]~FF|Q                ff               0.072            0.072              3         (112,29)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[46]                     net              0.140            0.212              3         (112,29)
   Routing elements:
      Manhattan distance of X:5, Y:7
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$b12|WDATA[7] ram_8192x20     -0.111            0.101              3         (117,22)

Capture Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
tac_clk                                                                                                               inpad           0.000             0.000               0        (111,0) 
tac_clk                                                                                                               inpad           0.070             0.070             331        (111,0) 
tac_clk                                                                                                               net             1.133             1.203             331        (111,0) 
   Routing elements:
      Manhattan distance of X:6, Y:22
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$b12|WCLK ram_8192x20     0.000             1.203             331        (117,22)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[85]~FF|CLK
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[53]~FF|D  
Launch Clock  : tac_clk (RISE)                                                                                              
Capture Clock : tac_clk (RISE)                                                                                              
Slack         : 0.048 (arrival time - required time)                                                                        
Delay         : 0.103                                                                                                       

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.168
--------------------------------------
End-of-path arrival time       : 1.371

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.253
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.323

Launch Clock Path
                                                    name                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================
tac_clk                                                                                                         inpad        0.000             0.000               0        (111,0) 
tac_clk                                                                                                         inpad        0.070             0.070             331        (111,0) 
tac_clk                                                                                                         net          1.133             1.203             331        (111,0) 
   Routing elements:
      Manhattan distance of X:4, Y:41
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[85]~FF|CLK    ff           0.000             1.203             331        (107,41)

Data Path
                                                   name                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[85]~FF|Q      ff          0.175            0.175              3         (107,41)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[53]~FF|D      ff         -0.007            0.168              3         (104,41)

Capture Clock Path
                                                    name                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================
tac_clk                                                                                                         inpad        0.000             0.000               0        (111,0) 
tac_clk                                                                                                         inpad        0.070             0.070             331        (111,0) 
tac_clk                                                                                                         net          1.183             1.253             331        (111,0) 
   Routing elements:
      Manhattan distance of X:7, Y:41
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[53]~FF|CLK    ff           0.000             1.253             331        (104,41)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[99]~FF|CLK
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[67]~FF|D  
Launch Clock  : tac_clk (RISE)                                                                                              
Capture Clock : tac_clk (RISE)                                                                                              
Slack         : 0.048 (arrival time - required time)                                                                        
Delay         : 0.103                                                                                                       

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.168
--------------------------------------
End-of-path arrival time       : 1.371

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.253
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.323

Launch Clock Path
                                                    name                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================
tac_clk                                                                                                         inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                         inpad        0.070             0.070             331        (111,0)
tac_clk                                                                                                         net          1.133             1.203             331        (111,0)
   Routing elements:
      Manhattan distance of X:4, Y:3
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[99]~FF|CLK    ff           0.000             1.203             331        (107,3)

Data Path
                                                   name                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[99]~FF|Q      ff          0.175            0.175              3         (107,3)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[67]~FF|D      ff         -0.007            0.168              3         (104,3)

Capture Clock Path
                                                    name                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================
tac_clk                                                                                                         inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                         inpad        0.070             0.070             331        (111,0)
tac_clk                                                                                                         net          1.183             1.253             331        (111,0)
   Routing elements:
      Manhattan distance of X:7, Y:3
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[67]~FF|CLK    ff           0.000             1.253             331        (104,3)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[113]~FF|CLK            
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$f1|WDATA[15]
Launch Clock  : tac_clk (RISE)                                                                                                           
Capture Clock : tac_clk (RISE)                                                                                                           
Slack         : 0.061 (arrival time - required time)                                                                                     
Delay         : 0.170                                                                                                                    

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.131
--------------------------------------
End-of-path arrival time       : 1.334

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.203
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.273

Launch Clock Path
                                                    name                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================
tac_clk                                                                                                          inpad        0.000             0.000               0        (111,0) 
tac_clk                                                                                                          inpad        0.070             0.070             331        (111,0) 
tac_clk                                                                                                          net          1.133             1.203             331        (111,0) 
   Routing elements:
      Manhattan distance of X:4, Y:17
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[113]~FF|CLK    ff           0.000             1.203             331        (107,17)

Data Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[113]~FF|Q               ff               0.072            0.072              3         (107,17)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[113]                    net              0.170            0.242              3         (107,17)
   Routing elements:
      Manhattan distance of X:5, Y:15
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$f1|WDATA[15] ram_8192x20     -0.111            0.131              3         (102,2) 

Capture Clock Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
tac_clk                                                                                                              inpad           0.000             0.000               0        (111,0)
tac_clk                                                                                                              inpad           0.070             0.070             331        (111,0)
tac_clk                                                                                                              net             1.133             1.203             331        (111,0)
   Routing elements:
      Manhattan distance of X:9, Y:2
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$f1|WCLK ram_8192x20     0.000             1.203             331        (102,2)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[116]~FF|CLK            
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$f1|WDATA[18]
Launch Clock  : tac_clk (RISE)                                                                                                           
Capture Clock : tac_clk (RISE)                                                                                                           
Slack         : 0.061 (arrival time - required time)                                                                                     
Delay         : 0.170                                                                                                                    

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.131
--------------------------------------
End-of-path arrival time       : 1.334

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.203
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.273

Launch Clock Path
                                                    name                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================
tac_clk                                                                                                          inpad        0.000             0.000               0        (111,0) 
tac_clk                                                                                                          inpad        0.070             0.070             331        (111,0) 
tac_clk                                                                                                          net          1.133             1.203             331        (111,0) 
   Routing elements:
      Manhattan distance of X:4, Y:20
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[116]~FF|CLK    ff           0.000             1.203             331        (107,20)

Data Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[116]~FF|Q               ff               0.072            0.072              3         (107,20)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[116]                    net              0.170            0.242              3         (107,20)
   Routing elements:
      Manhattan distance of X:5, Y:18
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$f1|WDATA[18] ram_8192x20     -0.111            0.131              3         (102,2) 

Capture Clock Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
tac_clk                                                                                                              inpad           0.000             0.000               0        (111,0)
tac_clk                                                                                                              inpad           0.070             0.070             331        (111,0)
tac_clk                                                                                                              net             1.133             1.203             331        (111,0)
   Routing elements:
      Manhattan distance of X:9, Y:2
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$f1|WCLK ram_8192x20     0.000             1.203             331        (102,2)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[25]~FF|CLK            
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$12|WDATA[1]
Launch Clock  : tac_clk (RISE)                                                                                                          
Capture Clock : tac_clk (RISE)                                                                                                          
Slack         : 0.064 (arrival time - required time)                                                                                    
Delay         : 0.173                                                                                                                   

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.134
--------------------------------------
End-of-path arrival time       : 1.337

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.203
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.273

Launch Clock Path
                                                    name                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================
tac_clk                                                                                                         inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                         inpad        0.070             0.070             331        (111,0)
tac_clk                                                                                                         net          1.133             1.203             331        (111,0)
   Routing elements:
      Manhattan distance of X:17, Y:23
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[25]~FF|CLK    ff           0.000             1.203             331        (94,23)

Data Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[25]~FF|Q               ff               0.072            0.072              2         (94,23)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[25]                    net              0.173            0.245              2         (94,23)
   Routing elements:
      Manhattan distance of X:7, Y:1
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$12|WDATA[1] ram_8192x20     -0.111            0.134              2         (87,22)

Capture Clock Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
tac_clk                                                                                                              inpad           0.000             0.000               0        (111,0)
tac_clk                                                                                                              inpad           0.070             0.070             331        (111,0)
tac_clk                                                                                                              net             1.133             1.203             331        (111,0)
   Routing elements:
      Manhattan distance of X:24, Y:22
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$12|WCLK ram_8192x20     0.000             1.203             331        (87,22)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[112]~FF|CLK            
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$f1|WDATA[14]
Launch Clock  : tac_clk (RISE)                                                                                                           
Capture Clock : tac_clk (RISE)                                                                                                           
Slack         : 0.064 (arrival time - required time)                                                                                     
Delay         : 0.173                                                                                                                    

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.134
--------------------------------------
End-of-path arrival time       : 1.337

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.203
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.273

Launch Clock Path
                                                    name                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================
tac_clk                                                                                                          inpad        0.000             0.000               0        (111,0) 
tac_clk                                                                                                          inpad        0.070             0.070             331        (111,0) 
tac_clk                                                                                                          net          1.133             1.203             331        (111,0) 
   Routing elements:
      Manhattan distance of X:4, Y:16
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[112]~FF|CLK    ff           0.000             1.203             331        (107,16)

Data Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[112]~FF|Q               ff               0.072            0.072              3         (107,16)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[112]                    net              0.173            0.245              3         (107,16)
   Routing elements:
      Manhattan distance of X:5, Y:14
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$f1|WDATA[14] ram_8192x20     -0.111            0.134              3         (102,2) 

Capture Clock Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
tac_clk                                                                                                              inpad           0.000             0.000               0        (111,0)
tac_clk                                                                                                              inpad           0.070             0.070             331        (111,0)
tac_clk                                                                                                              net             1.133             1.203             331        (111,0)
   Routing elements:
      Manhattan distance of X:9, Y:2
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$f1|WCLK ram_8192x20     0.000             1.203             331        (102,2)

################################################################################
Path Detail Report (twd_clk vs twd_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][104]~FF|CLK
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][104]~FF|D  
Launch Clock  : twd_clk (RISE)                                                                                                              
Capture Clock : twd_clk (RISE)                                                                                                              
Slack         : 0.092 (arrival time - required time)                                                                                        
Delay         : 0.090                                                                                                                       

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.193
+ Clock To Q + Data Path Delay : 0.162
--------------------------------------
End-of-path arrival time       : 1.355

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.193
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.263

Launch Clock Path
                                                            name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================
twd_clk                                                                                                                         inpad        0.000             0.000               0        (112,0)
twd_clk                                                                                                                         inpad        0.070             0.070             713        (112,0)
twd_clk                                                                                                                         net          1.123             1.193             713        (112,0)
   Routing elements:
      Manhattan distance of X:63, Y:15
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][104]~FF|CLK    ff           0.000             1.193             713        (49,15)

Data Path
                                                           name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][104]~FF|Q      ff         0.162             0.162              2         (49,15)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][104]~FF|D      ff         0.000             0.162              2         (53,15)

Capture Clock Path
                                                            name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================
twd_clk                                                                                                                         inpad        0.000             0.000               0        (112,0)
twd_clk                                                                                                                         inpad        0.070             0.070             713        (112,0)
twd_clk                                                                                                                         net          1.123             1.193             713        (112,0)
   Routing elements:
      Manhattan distance of X:59, Y:15
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][104]~FF|CLK    ff           0.000             1.193             713        (53,15)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][5]~FF|CLK
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[5]~FF|D           
Launch Clock  : twd_clk (RISE)                                                                                                                                                                       
Capture Clock : twd_clk (RISE)                                                                                                                                                                       
Slack         : 0.093 (arrival time - required time)                                                                                                                                                 
Delay         : 0.110                                                                                                                                                                                

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.320
+ Clock To Q + Data Path Delay : 0.163
--------------------------------------
End-of-path arrival time       : 1.483

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.320
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.390

Launch Clock Path
                                                                                        name                                                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================================================================
twd_clk                                                                                                                                                                                  inpad        0.000             0.000               0        (112,0)
twd_clk                                                                                                                                                                                  inpad        0.070             0.070             713        (112,0)
twd_clk                                                                                                                                                                                  net          1.250             1.320             713        (112,0)
   Routing elements:
      Manhattan distance of X:13, Y:5
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][5]~FF|CLK    ff           0.000             1.320             713        (99,5) 

Data Path
                                                                                       name                                                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][5]~FF|Q      ff          0.182            0.182              2          (99,5)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[5]~FF|D               ff         -0.019            0.163              2          (99,6)

Capture Clock Path
                                                                                    name                                                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================================================================
twd_clk                                                                                                                                                                         inpad        0.000             0.000               0        (112,0)
twd_clk                                                                                                                                                                         inpad        0.070             0.070             713        (112,0)
twd_clk                                                                                                                                                                         net          1.250             1.320             713        (112,0)
   Routing elements:
      Manhattan distance of X:13, Y:6
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[5]~FF|CLK    ff           0.000             1.320             713        (99,6) 

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][3]~FF|CLK
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[3]~FF|D           
Launch Clock  : twd_clk (RISE)                                                                                                                                                                       
Capture Clock : twd_clk (RISE)                                                                                                                                                                       
Slack         : 0.093 (arrival time - required time)                                                                                                                                                 
Delay         : 0.110                                                                                                                                                                                

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.320
+ Clock To Q + Data Path Delay : 0.163
--------------------------------------
End-of-path arrival time       : 1.483

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.320
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.390

Launch Clock Path
                                                                                        name                                                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================================================================
twd_clk                                                                                                                                                                                  inpad        0.000             0.000               0        (112,0)
twd_clk                                                                                                                                                                                  inpad        0.070             0.070             713        (112,0)
twd_clk                                                                                                                                                                                  net          1.250             1.320             713        (112,0)
   Routing elements:
      Manhattan distance of X:13, Y:12
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][3]~FF|CLK    ff           0.000             1.320             713        (99,12)

Data Path
                                                                                       name                                                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][3]~FF|Q      ff          0.182            0.182              2         (99,12)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[3]~FF|D               ff         -0.019            0.163              2         (99,13)

Capture Clock Path
                                                                                    name                                                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================================================================
twd_clk                                                                                                                                                                         inpad        0.000             0.000               0        (112,0)
twd_clk                                                                                                                                                                         inpad        0.070             0.070             713        (112,0)
twd_clk                                                                                                                                                                         net          1.250             1.320             713        (112,0)
   Routing elements:
      Manhattan distance of X:13, Y:13
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bram_u2/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[3]~FF|CLK    ff           0.000             1.320             713        (99,13)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][69]~FF|CLK
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][69]~FF|D  
Launch Clock  : twd_clk (RISE)                                                                                                             
Capture Clock : twd_clk (RISE)                                                                                                             
Slack         : 0.094 (arrival time - required time)                                                                                       
Delay         : 0.092                                                                                                                      

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.193
+ Clock To Q + Data Path Delay : 0.164
--------------------------------------
End-of-path arrival time       : 1.357

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.193
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.263

Launch Clock Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
twd_clk                                                                                                                        inpad        0.000             0.000               0        (112,0)
twd_clk                                                                                                                        inpad        0.070             0.070             713        (112,0)
twd_clk                                                                                                                        net          1.123             1.193             713        (112,0)
   Routing elements:
      Manhattan distance of X:48, Y:20
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][69]~FF|CLK    ff           0.000             1.193             713        (64,20)

Data Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][69]~FF|Q      ff         0.164             0.164              2         (64,20)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][69]~FF|D      ff         0.000             0.164              2         (65,20)

Capture Clock Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
twd_clk                                                                                                                        inpad        0.000             0.000               0        (112,0)
twd_clk                                                                                                                        inpad        0.070             0.070             713        (112,0)
twd_clk                                                                                                                        net          1.123             1.193             713        (112,0)
   Routing elements:
      Manhattan distance of X:47, Y:20
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][69]~FF|CLK    ff           0.000             1.193             713        (65,20)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][98]~FF|CLK
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][98]~FF|D  
Launch Clock  : twd_clk (RISE)                                                                                                             
Capture Clock : twd_clk (RISE)                                                                                                             
Slack         : 0.094 (arrival time - required time)                                                                                       
Delay         : 0.092                                                                                                                      

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.193
+ Clock To Q + Data Path Delay : 0.164
--------------------------------------
End-of-path arrival time       : 1.357

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.193
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.263

Launch Clock Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
twd_clk                                                                                                                        inpad        0.000             0.000               0        (112,0)
twd_clk                                                                                                                        inpad        0.070             0.070             713        (112,0)
twd_clk                                                                                                                        net          1.123             1.193             713        (112,0)
   Routing elements:
      Manhattan distance of X:54, Y:3
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][98]~FF|CLK    ff           0.000             1.193             713        (58,3) 

Data Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][98]~FF|Q      ff         0.164             0.164              2          (58,3)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][98]~FF|D      ff         0.000             0.164              2          (59,3)

Capture Clock Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
twd_clk                                                                                                                        inpad        0.000             0.000               0        (112,0)
twd_clk                                                                                                                        inpad        0.070             0.070             713        (112,0)
twd_clk                                                                                                                        net          1.123             1.193             713        (112,0)
   Routing elements:
      Manhattan distance of X:53, Y:3
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][98]~FF|CLK    ff           0.000             1.193             713        (59,3) 

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][52]~FF|CLK
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][52]~FF|D  
Launch Clock  : twd_clk (RISE)                                                                                                             
Capture Clock : twd_clk (RISE)                                                                                                             
Slack         : 0.094 (arrival time - required time)                                                                                       
Delay         : 0.092                                                                                                                      

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.193
+ Clock To Q + Data Path Delay : 0.164
--------------------------------------
End-of-path arrival time       : 1.357

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.193
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.263

Launch Clock Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
twd_clk                                                                                                                        inpad        0.000             0.000               0        (112,0)
twd_clk                                                                                                                        inpad        0.070             0.070             713        (112,0)
twd_clk                                                                                                                        net          1.123             1.193             713        (112,0)
   Routing elements:
      Manhattan distance of X:60, Y:25
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][52]~FF|CLK    ff           0.000             1.193             713        (52,25)

Data Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][52]~FF|Q      ff         0.164             0.164              2         (52,25)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][52]~FF|D      ff         0.000             0.164              2         (53,25)

Capture Clock Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
twd_clk                                                                                                                        inpad        0.000             0.000               0        (112,0)
twd_clk                                                                                                                        inpad        0.070             0.070             713        (112,0)
twd_clk                                                                                                                        net          1.123             1.193             713        (112,0)
   Routing elements:
      Manhattan distance of X:59, Y:25
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][52]~FF|CLK    ff           0.000             1.193             713        (53,25)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][64]~FF|CLK
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][64]~FF|D  
Launch Clock  : twd_clk (RISE)                                                                                                             
Capture Clock : twd_clk (RISE)                                                                                                             
Slack         : 0.094 (arrival time - required time)                                                                                       
Delay         : 0.092                                                                                                                      

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.193
+ Clock To Q + Data Path Delay : 0.164
--------------------------------------
End-of-path arrival time       : 1.357

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.193
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.263

Launch Clock Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
twd_clk                                                                                                                        inpad        0.000             0.000               0        (112,0)
twd_clk                                                                                                                        inpad        0.070             0.070             713        (112,0)
twd_clk                                                                                                                        net          1.123             1.193             713        (112,0)
   Routing elements:
      Manhattan distance of X:57, Y:4
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][64]~FF|CLK    ff           0.000             1.193             713        (55,4) 

Data Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][64]~FF|Q      ff         0.164             0.164              2          (55,4)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][64]~FF|D      ff         0.000             0.164              2          (53,4)

Capture Clock Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
twd_clk                                                                                                                        inpad        0.000             0.000               0        (112,0)
twd_clk                                                                                                                        inpad        0.070             0.070             713        (112,0)
twd_clk                                                                                                                        net          1.123             1.193             713        (112,0)
   Routing elements:
      Manhattan distance of X:59, Y:4
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][64]~FF|CLK    ff           0.000             1.193             713        (53,4) 

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][37]~FF|CLK
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][37]~FF|D  
Launch Clock  : twd_clk (RISE)                                                                                                             
Capture Clock : twd_clk (RISE)                                                                                                             
Slack         : 0.094 (arrival time - required time)                                                                                       
Delay         : 0.092                                                                                                                      

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.193
+ Clock To Q + Data Path Delay : 0.164
--------------------------------------
End-of-path arrival time       : 1.357

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.193
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.263

Launch Clock Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
twd_clk                                                                                                                        inpad        0.000             0.000               0        (112,0)
twd_clk                                                                                                                        inpad        0.070             0.070             713        (112,0)
twd_clk                                                                                                                        net          1.123             1.193             713        (112,0)
   Routing elements:
      Manhattan distance of X:48, Y:25
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][37]~FF|CLK    ff           0.000             1.193             713        (64,25)

Data Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][37]~FF|Q      ff         0.164             0.164              2         (64,25)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][37]~FF|D      ff         0.000             0.164              2         (65,25)

Capture Clock Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
twd_clk                                                                                                                        inpad        0.000             0.000               0        (112,0)
twd_clk                                                                                                                        inpad        0.070             0.070             713        (112,0)
twd_clk                                                                                                                        net          1.123             1.193             713        (112,0)
   Routing elements:
      Manhattan distance of X:47, Y:25
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][37]~FF|CLK    ff           0.000             1.193             713        (65,25)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][118]~FF|CLK
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][118]~FF|D  
Launch Clock  : twd_clk (RISE)                                                                                                              
Capture Clock : twd_clk (RISE)                                                                                                              
Slack         : 0.095 (arrival time - required time)                                                                                        
Delay         : 0.093                                                                                                                       

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.193
+ Clock To Q + Data Path Delay : 0.165
--------------------------------------
End-of-path arrival time       : 1.358

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.193
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.263

Launch Clock Path
                                                            name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================
twd_clk                                                                                                                         inpad        0.000             0.000               0        (112,0)
twd_clk                                                                                                                         inpad        0.070             0.070             713        (112,0)
twd_clk                                                                                                                         net          1.123             1.193             713        (112,0)
   Routing elements:
      Manhattan distance of X:91, Y:6
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][118]~FF|CLK    ff           0.000             1.193             713        (21,6) 

Data Path
                                                           name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[1][118]~FF|Q      ff         0.165             0.165              2          (21,6)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][118]~FF|D      ff         0.000             0.165              2          (25,6)

Capture Clock Path
                                                            name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================
twd_clk                                                                                                                         inpad        0.000             0.000               0        (112,0)
twd_clk                                                                                                                         inpad        0.070             0.070             713        (112,0)
twd_clk                                                                                                                         net          1.123             1.193             713        (112,0)
   Routing elements:
      Manhattan distance of X:87, Y:6
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[2][118]~FF|CLK    ff           0.000             1.193             713        (25,6) 

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][51]~FF|CLK
Path End      : u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][51]~FF|D  
Launch Clock  : twd_clk (RISE)                                                                                                             
Capture Clock : twd_clk (RISE)                                                                                                             
Slack         : 0.095 (arrival time - required time)                                                                                       
Delay         : 0.093                                                                                                                      

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.193
+ Clock To Q + Data Path Delay : 0.165
--------------------------------------
End-of-path arrival time       : 1.358

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.193
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.263

Launch Clock Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
twd_clk                                                                                                                        inpad        0.000             0.000               0        (112,0)
twd_clk                                                                                                                        inpad        0.070             0.070             713        (112,0)
twd_clk                                                                                                                        net          1.123             1.193             713        (112,0)
   Routing elements:
      Manhattan distance of X:61, Y:31
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][51]~FF|CLK    ff           0.000             1.193             713        (51,31)

Data Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[3][51]~FF|Q      ff         0.165             0.165              2         (51,31)
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][51]~FF|D      ff         0.000             0.165              2         (52,31)

Capture Clock Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
twd_clk                                                                                                                        inpad        0.000             0.000               0        (112,0)
twd_clk                                                                                                                        inpad        0.070             0.070             713        (112,0)
twd_clk                                                                                                                        net          1.123             1.193             713        (112,0)
   Routing elements:
      Manhattan distance of X:60, Y:31
u_DDR_CTL/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[4][51]~FF|CLK    ff           0.000             1.193             713        (52,31)

################################################################################
Path Detail Report (clk_pixel vs clk_pixel)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_lcd_driver/hcnt[0]~FF|CLK         
Path End      : u_lcd_driver/hcnt[0]~FF|D           
Launch Clock  : clk_pixel (RISE)                    
Capture Clock : clk_pixel (RISE)                    
Slack         : 0.090 (arrival time - required time)
Delay         : 0.107                               

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.311
+ Clock To Q + Data Path Delay : 0.160
--------------------------------------
End-of-path arrival time       : 1.471

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.311
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.381

Launch Clock Path
           name              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================
clk_pixel                      inpad        0.000             0.000               0        (0,159) 
clk_pixel                      inpad        0.070             0.070             104        (0,159) 
clk_pixel                      net          1.241             1.311             104        (0,159) 
   Routing elements:
      Manhattan distance of X:32, Y:52
u_lcd_driver/hcnt[0]~FF|CLK    ff           0.000             1.311             104        (32,107)

Data Path
          name             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================
u_lcd_driver/hcnt[0]~FF|Q     ff           0.072            0.072              5         (32,107)
u_lcd_driver/hcnt[0]          net          0.073            0.145              5         (32,107)
LUT__25438|in[1]              lut          0.034            0.179              5         (32,107)
LUT__25438|out                lut          0.000            0.179              2         (32,107)
u_lcd_driver/hcnt[0]~FF|D     ff          -0.019            0.160              2         (32,107)

Capture Clock Path
           name              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================
clk_pixel                      inpad        0.000             0.000               0        (0,159) 
clk_pixel                      inpad        0.070             0.070             104        (0,159) 
clk_pixel                      net          1.241             1.311             104        (0,159) 
   Routing elements:
      Manhattan distance of X:32, Y:52
u_lcd_driver/hcnt[0]~FF|CLK    ff           0.000             1.311             104        (32,107)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[1]~FF|CLK              
Path End      : u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[0]~FF|D
Launch Clock  : clk_pixel (RISE)                                                                   
Capture Clock : clk_pixel (RISE)                                                                   
Slack         : 0.097 (arrival time - required time)                                               
Delay         : 0.095                                                                              

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.184
+ Clock To Q + Data Path Delay : 0.167
--------------------------------------
End-of-path arrival time       : 1.351

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.184
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.254

Launch Clock Path
                                name                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================
clk_pixel                                                                inpad        0.000             0.000               0        (0,159) 
clk_pixel                                                                inpad        0.070             0.070             104        (0,159) 
clk_pixel                                                                net          1.114             1.184             104        (0,159) 
   Routing elements:
      Manhattan distance of X:67, Y:12
u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[1]~FF|CLK    ff           0.000             1.184             104        (67,147)

Data Path
                                       name                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================
u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[1]~FF|Q                     ff          0.072             0.072              4         (67,147)
u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[1]                          net         0.061             0.133              4         (67,147)
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__26005|in[1]                                                                        lut         0.034             0.167              4         (67,145)
LUT__26005|out                                                                          lut         0.000             0.167              2         (67,145)
u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[0]~FF|D     ff          0.000             0.167              2         (67,145)

Capture Clock Path
                                        name                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================
clk_pixel                                                                                inpad        0.000             0.000               0        (0,159) 
clk_pixel                                                                                inpad        0.070             0.070             104        (0,159) 
clk_pixel                                                                                net          1.114             1.184             104        (0,159) 
   Routing elements:
      Manhattan distance of X:67, Y:14
u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[0]~FF|CLK    ff           0.000             1.184             104        (67,145)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[7]~FF|CLK
Path End      : u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[7]~FF|D  
Launch Clock  : clk_pixel (RISE)                                                     
Capture Clock : clk_pixel (RISE)                                                     
Slack         : 0.109 (arrival time - required time)                                 
Delay         : 0.107                                                                

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.184
+ Clock To Q + Data Path Delay : 0.179
--------------------------------------
End-of-path arrival time       : 1.363

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.184
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.254

Launch Clock Path
                                name                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================
clk_pixel                                                                inpad        0.000             0.000               0        (0,159) 
clk_pixel                                                                inpad        0.070             0.070             104        (0,159) 
clk_pixel                                                                net          1.114             1.184             104        (0,159) 
   Routing elements:
      Manhattan distance of X:67, Y:6
u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[7]~FF|CLK    ff           0.000             1.184             104        (67,153)

Data Path
                               name                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================
u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[7]~FF|Q    ff           0.072             0.072              4         (67,153)
u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[7]         net          0.073             0.145              4         (67,153)
u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/add_29/i8|I0          adder        0.034             0.179              4         (67,153)
u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/add_29/i8|O           adder        0.000             0.179              5         (67,153)
u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[7]~FF|D    ff           0.000             0.179              5         (67,153)

Capture Clock Path
                                name                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================
clk_pixel                                                                inpad        0.000             0.000               0        (0,159) 
clk_pixel                                                                inpad        0.070             0.070             104        (0,159) 
clk_pixel                                                                net          1.114             1.184             104        (0,159) 
   Routing elements:
      Manhattan distance of X:67, Y:6
u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[7]~FF|CLK    ff           0.000             1.184             104        (67,153)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/genblk2.genblk1.efx_resetsync_rd_rst/active_high.efx_resetsync_active_high/async_reg[0][0]~FF|CLK
Path End      : u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/rd_rst_int~FF|D                                                                                  
Launch Clock  : clk_pixel (RISE)                                                                                                                    
Capture Clock : clk_pixel (RISE)                                                                                                                    
Slack         : 0.109 (arrival time - required time)                                                                                                
Delay         : 0.107                                                                                                                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.184
+ Clock To Q + Data Path Delay : 0.179
--------------------------------------
End-of-path arrival time       : 1.363

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.184
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.254

Launch Clock Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
clk_pixel                                                                                                                               inpad        0.000             0.000               0        (0,159) 
clk_pixel                                                                                                                               inpad        0.070             0.070             104        (0,159) 
clk_pixel                                                                                                                               net          1.114             1.184             104        (0,159) 
   Routing elements:
      Manhattan distance of X:67, Y:23
u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/genblk2.genblk1.efx_resetsync_rd_rst/active_high.efx_resetsync_active_high/async_reg[0][0]~FF|CLK    ff           0.000             1.184             104        (67,136)

Data Path
                                                               name                                                                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================================
u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/genblk2.genblk1.efx_resetsync_rd_rst/active_high.efx_resetsync_active_high/async_reg[0][0]~FF|Q      ff         0.179             0.179              2         (67,136)
u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/rd_rst_int~FF|D                                                                                      ff         0.000             0.179              2         (67,137)

Capture Clock Path
                        name                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================
clk_pixel                                               inpad        0.000             0.000               0        (0,159) 
clk_pixel                                               inpad        0.070             0.070             104        (0,159) 
clk_pixel                                               net          1.114             1.184             104        (0,159) 
   Routing elements:
      Manhattan distance of X:67, Y:22
u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/rd_rst_int~FF|CLK    ff           0.000             1.184             104        (67,137)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[3]~FF|CLK
Path End      : u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[3]~FF|D  
Launch Clock  : clk_pixel (RISE)                                                     
Capture Clock : clk_pixel (RISE)                                                     
Slack         : 0.110 (arrival time - required time)                                 
Delay         : 0.108                                                                

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.184
+ Clock To Q + Data Path Delay : 0.180
--------------------------------------
End-of-path arrival time       : 1.364

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.184
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.254

Launch Clock Path
                                name                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================
clk_pixel                                                                inpad        0.000             0.000               0        (0,159) 
clk_pixel                                                                inpad        0.070             0.070             104        (0,159) 
clk_pixel                                                                net          1.114             1.184             104        (0,159) 
   Routing elements:
      Manhattan distance of X:67, Y:10
u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[3]~FF|CLK    ff           0.000             1.184             104        (67,149)

Data Path
                               name                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================
u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[3]~FF|Q    ff           0.072             0.072              4         (67,149)
u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[3]         net          0.074             0.146              4         (67,149)
u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/add_29/i4|I0          adder        0.034             0.180              4         (67,149)
u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/add_29/i4|O           adder        0.000             0.180              5         (67,149)
u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[3]~FF|D    ff           0.000             0.180              5         (67,149)

Capture Clock Path
                                name                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================
clk_pixel                                                                inpad        0.000             0.000               0        (0,159) 
clk_pixel                                                                inpad        0.070             0.070             104        (0,159) 
clk_pixel                                                                net          1.114             1.184             104        (0,159) 
   Routing elements:
      Manhattan distance of X:67, Y:10
u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[3]~FF|CLK    ff           0.000             1.184             104        (67,149)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[4]~FF|CLK
Path End      : u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[4]~FF|D  
Launch Clock  : clk_pixel (RISE)                                                     
Capture Clock : clk_pixel (RISE)                                                     
Slack         : 0.110 (arrival time - required time)                                 
Delay         : 0.108                                                                

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.184
+ Clock To Q + Data Path Delay : 0.180
--------------------------------------
End-of-path arrival time       : 1.364

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.184
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.254

Launch Clock Path
                                name                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================
clk_pixel                                                                inpad        0.000             0.000               0        (0,159) 
clk_pixel                                                                inpad        0.070             0.070             104        (0,159) 
clk_pixel                                                                net          1.114             1.184             104        (0,159) 
   Routing elements:
      Manhattan distance of X:67, Y:9
u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[4]~FF|CLK    ff           0.000             1.184             104        (67,150)

Data Path
                               name                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================
u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[4]~FF|Q    ff           0.072             0.072              4         (67,150)
u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[4]         net          0.074             0.146              4         (67,150)
u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/add_29/i5|I0          adder        0.034             0.180              4         (67,150)
u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/add_29/i5|O           adder        0.000             0.180              5         (67,150)
u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[4]~FF|D    ff           0.000             0.180              5         (67,150)

Capture Clock Path
                                name                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================
clk_pixel                                                                inpad        0.000             0.000               0        (0,159) 
clk_pixel                                                                inpad        0.070             0.070             104        (0,159) 
clk_pixel                                                                net          1.114             1.184             104        (0,159) 
   Routing elements:
      Manhattan distance of X:67, Y:9
u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[4]~FF|CLK    ff           0.000             1.184             104        (67,150)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[9]~FF|CLK
Path End      : u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[9]~FF|D  
Launch Clock  : clk_pixel (RISE)                                                     
Capture Clock : clk_pixel (RISE)                                                     
Slack         : 0.110 (arrival time - required time)                                 
Delay         : 0.108                                                                

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.184
+ Clock To Q + Data Path Delay : 0.180
--------------------------------------
End-of-path arrival time       : 1.364

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.184
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.254

Launch Clock Path
                                name                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================
clk_pixel                                                                inpad        0.000             0.000               0        (0,159) 
clk_pixel                                                                inpad        0.070             0.070             104        (0,159) 
clk_pixel                                                                net          1.114             1.184             104        (0,159) 
   Routing elements:
      Manhattan distance of X:67, Y:4
u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[9]~FF|CLK    ff           0.000             1.184             104        (67,155)

Data Path
                               name                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================
u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[9]~FF|Q    ff           0.072             0.072              4         (67,155)
u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[9]         net          0.074             0.146              4         (67,155)
u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/add_29/i10|I0         adder        0.034             0.180              4         (67,155)
u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/add_29/i10|O          adder        0.000             0.180              5         (67,155)
u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[9]~FF|D    ff           0.000             0.180              5         (67,155)

Capture Clock Path
                                name                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================
clk_pixel                                                                inpad        0.000             0.000               0        (0,159) 
clk_pixel                                                                inpad        0.070             0.070             104        (0,159) 
clk_pixel                                                                net          1.114             1.184             104        (0,159) 
   Routing elements:
      Manhattan distance of X:67, Y:4
u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[9]~FF|CLK    ff           0.000             1.184             104        (67,155)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[1]~FF|CLK
Path End      : u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[1]~FF|D  
Launch Clock  : clk_pixel (RISE)                                                     
Capture Clock : clk_pixel (RISE)                                                     
Slack         : 0.110 (arrival time - required time)                                 
Delay         : 0.108                                                                

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.184
+ Clock To Q + Data Path Delay : 0.180
--------------------------------------
End-of-path arrival time       : 1.364

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.184
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.254

Launch Clock Path
                                name                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================
clk_pixel                                                                inpad        0.000             0.000               0        (0,159) 
clk_pixel                                                                inpad        0.070             0.070             104        (0,159) 
clk_pixel                                                                net          1.114             1.184             104        (0,159) 
   Routing elements:
      Manhattan distance of X:67, Y:12
u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[1]~FF|CLK    ff           0.000             1.184             104        (67,147)

Data Path
                               name                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================
u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[1]~FF|Q    ff           0.072             0.072              4         (67,147)
u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[1]         net          0.074             0.146              4         (67,147)
u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/add_29/i2|I0          adder        0.034             0.180              4         (67,147)
u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/add_29/i2|O           adder        0.000             0.180              5         (67,147)
u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[1]~FF|D    ff           0.000             0.180              5         (67,147)

Capture Clock Path
                                name                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================
clk_pixel                                                                inpad        0.000             0.000               0        (0,159) 
clk_pixel                                                                inpad        0.070             0.070             104        (0,159) 
clk_pixel                                                                net          1.114             1.184             104        (0,159) 
   Routing elements:
      Manhattan distance of X:67, Y:12
u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[1]~FF|CLK    ff           0.000             1.184             104        (67,147)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[2]~FF|CLK
Path End      : u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[2]~FF|D  
Launch Clock  : clk_pixel (RISE)                                                     
Capture Clock : clk_pixel (RISE)                                                     
Slack         : 0.110 (arrival time - required time)                                 
Delay         : 0.108                                                                

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.184
+ Clock To Q + Data Path Delay : 0.180
--------------------------------------
End-of-path arrival time       : 1.364

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.184
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.254

Launch Clock Path
                                name                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================
clk_pixel                                                                inpad        0.000             0.000               0        (0,159) 
clk_pixel                                                                inpad        0.070             0.070             104        (0,159) 
clk_pixel                                                                net          1.114             1.184             104        (0,159) 
   Routing elements:
      Manhattan distance of X:67, Y:11
u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[2]~FF|CLK    ff           0.000             1.184             104        (67,148)

Data Path
                               name                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================
u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[2]~FF|Q    ff           0.072             0.072              4         (67,148)
u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[2]         net          0.074             0.146              4         (67,148)
u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/add_29/i3|I0          adder        0.034             0.180              4         (67,148)
u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/add_29/i3|O           adder        0.000             0.180              5         (67,148)
u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[2]~FF|D    ff           0.000             0.180              5         (67,148)

Capture Clock Path
                                name                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================
clk_pixel                                                                inpad        0.000             0.000               0        (0,159) 
clk_pixel                                                                inpad        0.070             0.070             104        (0,159) 
clk_pixel                                                                net          1.114             1.184             104        (0,159) 
   Routing elements:
      Manhattan distance of X:67, Y:11
u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[2]~FF|CLK    ff           0.000             1.184             104        (67,148)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[5]~FF|CLK
Path End      : u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[5]~FF|D  
Launch Clock  : clk_pixel (RISE)                                                     
Capture Clock : clk_pixel (RISE)                                                     
Slack         : 0.110 (arrival time - required time)                                 
Delay         : 0.108                                                                

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.184
+ Clock To Q + Data Path Delay : 0.180
--------------------------------------
End-of-path arrival time       : 1.364

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.184
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.254

Launch Clock Path
                                name                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================
clk_pixel                                                                inpad        0.000             0.000               0        (0,159) 
clk_pixel                                                                inpad        0.070             0.070             104        (0,159) 
clk_pixel                                                                net          1.114             1.184             104        (0,159) 
   Routing elements:
      Manhattan distance of X:67, Y:8
u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[5]~FF|CLK    ff           0.000             1.184             104        (67,151)

Data Path
                               name                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================
u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[5]~FF|Q    ff           0.072             0.072              4         (67,151)
u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[5]         net          0.074             0.146              4         (67,151)
u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/add_29/i6|I0          adder        0.034             0.180              4         (67,151)
u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/add_29/i6|O           adder        0.000             0.180              5         (67,151)
u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[5]~FF|D    ff           0.000             0.180              5         (67,151)

Capture Clock Path
                                name                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================
clk_pixel                                                                inpad        0.000             0.000               0        (0,159) 
clk_pixel                                                                inpad        0.070             0.070             104        (0,159) 
clk_pixel                                                                net          1.114             1.184             104        (0,159) 
   Routing elements:
      Manhattan distance of X:67, Y:8
u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[5]~FF|CLK    ff           0.000             1.184             104        (67,151)

################################################################################
Path Detail Report (clk_pixel vs clk_pixel_2x)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[1]~FF|CLK           
Path End      : u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][1]~FF|D
Launch Clock  : clk_pixel (RISE)                                                                                
Capture Clock : clk_pixel_2x (RISE)                                                                             
Slack         : 0.145 (arrival time - required time)                                                            
Delay         : 0.133                                                                                           

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.184
+ Clock To Q + Data Path Delay : 0.205
--------------------------------------
End-of-path arrival time       : 1.389

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.174
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.244

Launch Clock Path
                                        name                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================
clk_pixel                                                                                inpad        0.000             0.000               0        (0,159) 
clk_pixel                                                                                inpad        0.070             0.070             104        (0,159) 
clk_pixel                                                                                net          1.114             1.184             104        (0,159) 
   Routing elements:
      Manhattan distance of X:67, Y:2
u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[1]~FF|CLK    ff           0.000             1.184             104        (67,157)

Data Path
                                              name                                                model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================
u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[1]~FF|Q                   ff         0.205             0.205              2         (67,157)
u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][1]~FF|D      ff         0.000             0.205              2         (62,152)

Capture Clock Path
                                               name                                                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================
clk_pixel_2x                                                                                          inpad        0.000             0.000                0       (0,163) 
clk_pixel_2x                                                                                          inpad        0.070             0.070             2063       (0,163) 
clk_pixel_2x                                                                                          net          1.104             1.174             2063       (0,163) 
   Routing elements:
      Manhattan distance of X:62, Y:11
u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][1]~FF|CLK    ff           0.000             1.174             2063       (62,152)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[4]~FF|CLK           
Path End      : u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][4]~FF|D
Launch Clock  : clk_pixel (RISE)                                                                                
Capture Clock : clk_pixel_2x (RISE)                                                                             
Slack         : 0.218 (arrival time - required time)                                                            
Delay         : 0.206                                                                                           

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.184
+ Clock To Q + Data Path Delay : 0.278
--------------------------------------
End-of-path arrival time       : 1.462

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.174
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.244

Launch Clock Path
                                        name                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================
clk_pixel                                                                                inpad        0.000             0.000               0        (0,159) 
clk_pixel                                                                                inpad        0.070             0.070             104        (0,159) 
clk_pixel                                                                                net          1.114             1.184             104        (0,159) 
   Routing elements:
      Manhattan distance of X:67, Y:1
u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[4]~FF|CLK    ff           0.000             1.184             104        (67,160)

Data Path
                                              name                                                model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================
u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[4]~FF|Q                   ff         0.278             0.278              2         (67,160)
u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][4]~FF|D      ff         0.000             0.278              2         (62,158)

Capture Clock Path
                                               name                                                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================
clk_pixel_2x                                                                                          inpad        0.000             0.000                0       (0,163) 
clk_pixel_2x                                                                                          inpad        0.070             0.070             2063       (0,163) 
clk_pixel_2x                                                                                          net          1.104             1.174             2063       (0,163) 
   Routing elements:
      Manhattan distance of X:62, Y:5
u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][4]~FF|CLK    ff           0.000             1.174             2063       (62,158)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[10]~FF|CLK           
Path End      : u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][10]~FF|D
Launch Clock  : clk_pixel (RISE)                                                                                 
Capture Clock : clk_pixel_2x (RISE)                                                                              
Slack         : 0.225 (arrival time - required time)                                                             
Delay         : 0.213                                                                                            

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.184
+ Clock To Q + Data Path Delay : 0.285
--------------------------------------
End-of-path arrival time       : 1.469

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.174
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.244

Launch Clock Path
                                         name                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================
clk_pixel                                                                                 inpad        0.000             0.000               0        (0,159) 
clk_pixel                                                                                 inpad        0.070             0.070             104        (0,159) 
clk_pixel                                                                                 net          1.114             1.184             104        (0,159) 
   Routing elements:
      Manhattan distance of X:70, Y:7
u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[10]~FF|CLK    ff           0.000             1.184             104        (70,166)

Data Path
                                              name                                                 model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================
u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[10]~FF|Q                   ff         0.285             0.285              2         (70,166)
u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][10]~FF|D      ff         0.000             0.285              2         (66,160)

Capture Clock Path
                                               name                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================
clk_pixel_2x                                                                                           inpad        0.000             0.000                0       (0,163) 
clk_pixel_2x                                                                                           inpad        0.070             0.070             2063       (0,163) 
clk_pixel_2x                                                                                           net          1.104             1.174             2063       (0,163) 
   Routing elements:
      Manhattan distance of X:66, Y:3
u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][10]~FF|CLK    ff           0.000             1.174             2063       (66,160)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[8]~FF|CLK           
Path End      : u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][8]~FF|D
Launch Clock  : clk_pixel (RISE)                                                                                
Capture Clock : clk_pixel_2x (RISE)                                                                             
Slack         : 0.225 (arrival time - required time)                                                            
Delay         : 0.213                                                                                           

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.184
+ Clock To Q + Data Path Delay : 0.285
--------------------------------------
End-of-path arrival time       : 1.469

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.174
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.244

Launch Clock Path
                                        name                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================
clk_pixel                                                                                inpad        0.000             0.000               0        (0,159) 
clk_pixel                                                                                inpad        0.070             0.070             104        (0,159) 
clk_pixel                                                                                net          1.114             1.184             104        (0,159) 
   Routing elements:
      Manhattan distance of X:70, Y:5
u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[8]~FF|CLK    ff           0.000             1.184             104        (70,164)

Data Path
                                              name                                                model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================
u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[8]~FF|Q                   ff         0.285             0.285              2         (70,164)
u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][8]~FF|D      ff         0.000             0.285              2         (66,158)

Capture Clock Path
                                               name                                                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================
clk_pixel_2x                                                                                          inpad        0.000             0.000                0       (0,163) 
clk_pixel_2x                                                                                          inpad        0.070             0.070             2063       (0,163) 
clk_pixel_2x                                                                                          net          1.104             1.174             2063       (0,163) 
   Routing elements:
      Manhattan distance of X:66, Y:5
u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][8]~FF|CLK    ff           0.000             1.174             2063       (66,158)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : frst~FF|CLK                         
Path End      : u_HDMI_IMAGE/r_wr0_size[8]~FF|CE    
Launch Clock  : clk_pixel (RISE)                    
Capture Clock : clk_pixel_2x (RISE)                 
Slack         : 0.234 (arrival time - required time)
Delay         : 0.417                               

Logic Level             : 2
Non-global nets on path : 3
Global nets on path     : 0

Launch Clock Path Delay        : 1.459
+ Clock To Q + Data Path Delay : 0.432
--------------------------------------
End-of-path arrival time       : 1.891

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.587
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.657

Launch Clock Path
    name      model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================
clk_pixel       inpad        0.000             0.000               0        (0,159)
clk_pixel       inpad        0.070             0.070             104        (0,159)
clk_pixel       net          1.389             1.459             104        (0,159)
   Routing elements:
      Manhattan distance of X:69, Y:63
frst~FF|CLK     ff           0.000             1.459             104        (69,96)

Data Path
              name                model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================
frst~FF|Q                            ff           0.072            0.072             167        (69,96)
frst                                 net          0.103            0.175             167        (69,96)
   Routing elements:
      Manhattan distance of X:1, Y:5
LUT__25792|in[1]                     lut          0.034            0.209             167        (70,91)
LUT__25792|out                       lut          0.000            0.209               9        (70,91)
u_HDMI_IMAGE/n1823                   net          0.128            0.337               9        (70,91)
   Routing elements:
      Manhattan distance of X:5, Y:4
LUT__25866|in[0]                     lut          0.035            0.372               9        (75,87)
LUT__25866|out                       lut          0.000            0.372               5        (75,87)
ceg_net2968                          net          0.117            0.489               5        (75,87)
   Routing elements:
      Manhattan distance of X:1, Y:0
u_HDMI_IMAGE/r_wr0_size[8]~FF|CE     ff          -0.057            0.432               5        (76,87)

Capture Clock Path
              name                 model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================
clk_pixel_2x                         inpad        0.000             0.000                0       (0,163)
clk_pixel_2x                         inpad        0.070             0.070             2063       (0,163)
clk_pixel_2x                         net          1.517             1.587             2063       (0,163)
   Routing elements:
      Manhattan distance of X:76, Y:76
u_HDMI_IMAGE/r_wr0_size[8]~FF|CLK    ff           0.000             1.587             2063       (76,87)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[7]~FF|CLK           
Path End      : u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][7]~FF|D
Launch Clock  : clk_pixel (RISE)                                                                                
Capture Clock : clk_pixel_2x (RISE)                                                                             
Slack         : 0.238 (arrival time - required time)                                                            
Delay         : 0.226                                                                                           

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.184
+ Clock To Q + Data Path Delay : 0.298
--------------------------------------
End-of-path arrival time       : 1.482

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.174
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.244

Launch Clock Path
                                        name                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================
clk_pixel                                                                                inpad        0.000             0.000               0        (0,159) 
clk_pixel                                                                                inpad        0.070             0.070             104        (0,159) 
clk_pixel                                                                                net          1.114             1.184             104        (0,159) 
   Routing elements:
      Manhattan distance of X:70, Y:4
u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[7]~FF|CLK    ff           0.000             1.184             104        (70,163)

Data Path
                                              name                                                model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================
u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[7]~FF|Q                   ff         0.298             0.298              2         (70,163)
u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][7]~FF|D      ff         0.000             0.298              2         (66,156)

Capture Clock Path
                                               name                                                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================
clk_pixel_2x                                                                                          inpad        0.000             0.000                0       (0,163) 
clk_pixel_2x                                                                                          inpad        0.070             0.070             2063       (0,163) 
clk_pixel_2x                                                                                          net          1.104             1.174             2063       (0,163) 
   Routing elements:
      Manhattan distance of X:66, Y:7
u_HDMI_IMAGE/u_OBUF/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][7]~FF|CLK    ff           0.000             1.174             2063       (66,156)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : frst~FF|CLK                         
Path End      : AXI_ARADDR[9]~FF|SR                 
Launch Clock  : clk_pixel (RISE)                    
Capture Clock : clk_pixel_2x (RISE)                 
Slack         : 0.246 (arrival time - required time)
Delay         : 0.429                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.459
+ Clock To Q + Data Path Delay : 0.444
--------------------------------------
End-of-path arrival time       : 1.903

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.587
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.657

Launch Clock Path
    name      model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================
clk_pixel       inpad        0.000             0.000               0        (0,159)
clk_pixel       inpad        0.070             0.070             104        (0,159)
clk_pixel       net          1.389             1.459             104        (0,159)
   Routing elements:
      Manhattan distance of X:69, Y:63
frst~FF|CLK     ff           0.000             1.459             104        (69,96)

Data Path
       name          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================
frst~FF|Q               ff           0.072            0.072             167        (69,96)
frst                    net          0.429            0.501             167        (69,96)
   Routing elements:
      Manhattan distance of X:10, Y:3
AXI_ARADDR[9]~FF|SR     ff          -0.057            0.444             167        (79,99)

Capture Clock Path
        name          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================
clk_pixel_2x            inpad        0.000             0.000                0       (0,163)
clk_pixel_2x            inpad        0.070             0.070             2063       (0,163)
clk_pixel_2x            net          1.517             1.587             2063       (0,163)
   Routing elements:
      Manhattan distance of X:79, Y:64
AXI_ARADDR[9]~FF|CLK    ff           0.000             1.587             2063       (79,99)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : frst~FF|CLK                                 
Path End      : u_IMG_RAM_TOP/u_AXIR_BRAMW/r_axi_rbusy~FF|SR
Launch Clock  : clk_pixel (RISE)                            
Capture Clock : clk_pixel_2x (RISE)                         
Slack         : 0.246 (arrival time - required time)        
Delay         : 0.429                                       

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.459
+ Clock To Q + Data Path Delay : 0.444
--------------------------------------
End-of-path arrival time       : 1.903

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.587
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.657

Launch Clock Path
    name      model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================
clk_pixel       inpad        0.000             0.000               0        (0,159)
clk_pixel       inpad        0.070             0.070             104        (0,159)
clk_pixel       net          1.389             1.459             104        (0,159)
   Routing elements:
      Manhattan distance of X:69, Y:63
frst~FF|CLK     ff           0.000             1.459             104        (69,96)

Data Path
                    name                      model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================
frst~FF|Q                                        ff           0.072            0.072             167        (69,96) 
frst                                             net          0.429            0.501             167        (69,96) 
   Routing elements:
      Manhattan distance of X:10, Y:9
u_IMG_RAM_TOP/u_AXIR_BRAMW/r_axi_rbusy~FF|SR     ff          -0.057            0.444             167        (79,105)

Capture Clock Path
                    name                       model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================
clk_pixel_2x                                     inpad        0.000             0.000                0       (0,163) 
clk_pixel_2x                                     inpad        0.070             0.070             2063       (0,163) 
clk_pixel_2x                                     net          1.517             1.587             2063       (0,163) 
   Routing elements:
      Manhattan distance of X:79, Y:58
u_IMG_RAM_TOP/u_AXIR_BRAMW/r_axi_rbusy~FF|CLK    ff           0.000             1.587             2063       (79,105)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : frst~FF|CLK                         
Path End      : AXI_ARADDR[14]~FF|SR                
Launch Clock  : clk_pixel (RISE)                    
Capture Clock : clk_pixel_2x (RISE)                 
Slack         : 0.246 (arrival time - required time)
Delay         : 0.429                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.459
+ Clock To Q + Data Path Delay : 0.444
--------------------------------------
End-of-path arrival time       : 1.903

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.587
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.657

Launch Clock Path
    name      model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================
clk_pixel       inpad        0.000             0.000               0        (0,159)
clk_pixel       inpad        0.070             0.070             104        (0,159)
clk_pixel       net          1.389             1.459             104        (0,159)
   Routing elements:
      Manhattan distance of X:69, Y:63
frst~FF|CLK     ff           0.000             1.459             104        (69,96)

Data Path
        name          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================
frst~FF|Q                ff           0.072            0.072             167        (69,96) 
frst                     net          0.429            0.501             167        (69,96) 
   Routing elements:
      Manhattan distance of X:10, Y:5
AXI_ARADDR[14]~FF|SR     ff          -0.057            0.444             167        (79,101)

Capture Clock Path
        name           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================
clk_pixel_2x             inpad        0.000             0.000                0       (0,163) 
clk_pixel_2x             inpad        0.070             0.070             2063       (0,163) 
clk_pixel_2x             net          1.517             1.587             2063       (0,163) 
   Routing elements:
      Manhattan distance of X:79, Y:62
AXI_ARADDR[14]~FF|CLK    ff           0.000             1.587             2063       (79,101)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : frst~FF|CLK                         
Path End      : AXI_ARADDR[17]~FF|SR                
Launch Clock  : clk_pixel (RISE)                    
Capture Clock : clk_pixel_2x (RISE)                 
Slack         : 0.246 (arrival time - required time)
Delay         : 0.429                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.459
+ Clock To Q + Data Path Delay : 0.444
--------------------------------------
End-of-path arrival time       : 1.903

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.587
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.657

Launch Clock Path
    name      model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================
clk_pixel       inpad        0.000             0.000               0        (0,159)
clk_pixel       inpad        0.070             0.070             104        (0,159)
clk_pixel       net          1.389             1.459             104        (0,159)
   Routing elements:
      Manhattan distance of X:69, Y:63
frst~FF|CLK     ff           0.000             1.459             104        (69,96)

Data Path
        name          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================
frst~FF|Q                ff           0.072            0.072             167        (69,96) 
frst                     net          0.429            0.501             167        (69,96) 
   Routing elements:
      Manhattan distance of X:10, Y:6
AXI_ARADDR[17]~FF|SR     ff          -0.057            0.444             167        (79,102)

Capture Clock Path
        name           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================
clk_pixel_2x             inpad        0.000             0.000                0       (0,163) 
clk_pixel_2x             inpad        0.070             0.070             2063       (0,163) 
clk_pixel_2x             net          1.517             1.587             2063       (0,163) 
   Routing elements:
      Manhattan distance of X:79, Y:61
AXI_ARADDR[17]~FF|CLK    ff           0.000             1.587             2063       (79,102)

################################################################################
Path Detail Report (clk_pixel_2x vs clk_pixel)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : sys_rst~FF|CLK                      
Path End      : frst~FF|SR                          
Launch Clock  : clk_pixel_2x (RISE)                 
Capture Clock : clk_pixel (RISE)                    
Slack         : 0.194 (arrival time - required time)
Delay         : 0.443                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.246
+ Clock To Q + Data Path Delay : 0.477
--------------------------------------
End-of-path arrival time       : 1.723

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.459
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.529

Launch Clock Path
     name       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================
clk_pixel_2x      inpad        0.000             0.000                0       (0,163) 
clk_pixel_2x      inpad        0.070             0.070             2063       (0,163) 
clk_pixel_2x      net          1.176             1.246             2063       (0,163) 
   Routing elements:
      Manhattan distance of X:32, Y:42
sys_rst~FF|CLK    ff           0.000             1.246             2063       (32,121)

Data Path
    name      model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================
sys_rst~FF|Q     ff           0.072            0.072             205        (32,121)
sys_rst          net          0.443            0.515             205        (32,121)
   Routing elements:
      Manhattan distance of X:37, Y:25
frst~FF|SR       ff          -0.038            0.477             205        (69,96) 

Capture Clock Path
    name      model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================
clk_pixel       inpad        0.000             0.000               0        (0,159)
clk_pixel       inpad        0.070             0.070             104        (0,159)
clk_pixel       net          1.389             1.459             104        (0,159)
   Routing elements:
      Manhattan distance of X:69, Y:63
frst~FF|CLK     ff           0.000             1.459             104        (69,96)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : sys_rst~FF|CLK                      
Path End      : u_lcd_driver/hcnt[6]~FF|SR          
Launch Clock  : clk_pixel_2x (RISE)                 
Capture Clock : clk_pixel (RISE)                    
Slack         : 0.217 (arrival time - required time)
Delay         : 0.299                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.246
+ Clock To Q + Data Path Delay : 0.352
--------------------------------------
End-of-path arrival time       : 1.598

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.311
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.381

Launch Clock Path
     name       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================
clk_pixel_2x      inpad        0.000             0.000                0       (0,163) 
clk_pixel_2x      inpad        0.070             0.070             2063       (0,163) 
clk_pixel_2x      net          1.176             1.246             2063       (0,163) 
   Routing elements:
      Manhattan distance of X:32, Y:42
sys_rst~FF|CLK    ff           0.000             1.246             2063       (32,121)

Data Path
           name             model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================
sys_rst~FF|Q                   ff           0.072            0.072             205        (32,121)
sys_rst                        net          0.299            0.371             205        (32,121)
   Routing elements:
      Manhattan distance of X:0, Y:12
u_lcd_driver/hcnt[6]~FF|SR     ff          -0.019            0.352             205        (32,109)

Capture Clock Path
           name              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================
clk_pixel                      inpad        0.000             0.000               0        (0,159) 
clk_pixel                      inpad        0.070             0.070             104        (0,159) 
clk_pixel                      net          1.241             1.311             104        (0,159) 
   Routing elements:
      Manhattan distance of X:32, Y:50
u_lcd_driver/hcnt[6]~FF|CLK    ff           0.000             1.311             104        (32,109)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : sys_rst~FF|CLK                      
Path End      : u_lcd_driver/hcnt[3]~FF|SR          
Launch Clock  : clk_pixel_2x (RISE)                 
Capture Clock : clk_pixel (RISE)                    
Slack         : 0.217 (arrival time - required time)
Delay         : 0.299                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.246
+ Clock To Q + Data Path Delay : 0.352
--------------------------------------
End-of-path arrival time       : 1.598

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.311
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.381

Launch Clock Path
     name       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================
clk_pixel_2x      inpad        0.000             0.000                0       (0,163) 
clk_pixel_2x      inpad        0.070             0.070             2063       (0,163) 
clk_pixel_2x      net          1.176             1.246             2063       (0,163) 
   Routing elements:
      Manhattan distance of X:32, Y:42
sys_rst~FF|CLK    ff           0.000             1.246             2063       (32,121)

Data Path
           name             model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================
sys_rst~FF|Q                   ff           0.072            0.072             205        (32,121)
sys_rst                        net          0.299            0.371             205        (32,121)
   Routing elements:
      Manhattan distance of X:0, Y:15
u_lcd_driver/hcnt[3]~FF|SR     ff          -0.019            0.352             205        (32,106)

Capture Clock Path
           name              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================
clk_pixel                      inpad        0.000             0.000               0        (0,159) 
clk_pixel                      inpad        0.070             0.070             104        (0,159) 
clk_pixel                      net          1.241             1.311             104        (0,159) 
   Routing elements:
      Manhattan distance of X:32, Y:53
u_lcd_driver/hcnt[3]~FF|CLK    ff           0.000             1.311             104        (32,106)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : sys_rst~FF|CLK                      
Path End      : u_lcd_driver/hcnt[8]~FF|SR          
Launch Clock  : clk_pixel_2x (RISE)                 
Capture Clock : clk_pixel (RISE)                    
Slack         : 0.217 (arrival time - required time)
Delay         : 0.299                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.246
+ Clock To Q + Data Path Delay : 0.352
--------------------------------------
End-of-path arrival time       : 1.598

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.311
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.381

Launch Clock Path
     name       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================
clk_pixel_2x      inpad        0.000             0.000                0       (0,163) 
clk_pixel_2x      inpad        0.070             0.070             2063       (0,163) 
clk_pixel_2x      net          1.176             1.246             2063       (0,163) 
   Routing elements:
      Manhattan distance of X:32, Y:42
sys_rst~FF|CLK    ff           0.000             1.246             2063       (32,121)

Data Path
           name             model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================
sys_rst~FF|Q                   ff           0.072            0.072             205        (32,121)
sys_rst                        net          0.299            0.371             205        (32,121)
   Routing elements:
      Manhattan distance of X:0, Y:7
u_lcd_driver/hcnt[8]~FF|SR     ff          -0.019            0.352             205        (32,114)

Capture Clock Path
           name              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================
clk_pixel                      inpad        0.000             0.000               0        (0,159) 
clk_pixel                      inpad        0.070             0.070             104        (0,159) 
clk_pixel                      net          1.241             1.311             104        (0,159) 
   Routing elements:
      Manhattan distance of X:32, Y:45
u_lcd_driver/hcnt[8]~FF|CLK    ff           0.000             1.311             104        (32,114)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : sys_rst~FF|CLK                      
Path End      : u_lcd_driver/hcnt[5]~FF|SR          
Launch Clock  : clk_pixel_2x (RISE)                 
Capture Clock : clk_pixel (RISE)                    
Slack         : 0.217 (arrival time - required time)
Delay         : 0.299                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.246
+ Clock To Q + Data Path Delay : 0.352
--------------------------------------
End-of-path arrival time       : 1.598

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.311
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.381

Launch Clock Path
     name       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================
clk_pixel_2x      inpad        0.000             0.000                0       (0,163) 
clk_pixel_2x      inpad        0.070             0.070             2063       (0,163) 
clk_pixel_2x      net          1.176             1.246             2063       (0,163) 
   Routing elements:
      Manhattan distance of X:32, Y:42
sys_rst~FF|CLK    ff           0.000             1.246             2063       (32,121)

Data Path
           name             model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================
sys_rst~FF|Q                   ff           0.072            0.072             205        (32,121)
sys_rst                        net          0.299            0.371             205        (32,121)
   Routing elements:
      Manhattan distance of X:0, Y:10
u_lcd_driver/hcnt[5]~FF|SR     ff          -0.019            0.352             205        (32,111)

Capture Clock Path
           name              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================
clk_pixel                      inpad        0.000             0.000               0        (0,159) 
clk_pixel                      inpad        0.070             0.070             104        (0,159) 
clk_pixel                      net          1.241             1.311             104        (0,159) 
   Routing elements:
      Manhattan distance of X:32, Y:48
u_lcd_driver/hcnt[5]~FF|CLK    ff           0.000             1.311             104        (32,111)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : sys_rst~FF|CLK                      
Path End      : u_lcd_driver/hcnt[2]~FF|SR          
Launch Clock  : clk_pixel_2x (RISE)                 
Capture Clock : clk_pixel (RISE)                    
Slack         : 0.217 (arrival time - required time)
Delay         : 0.299                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.246
+ Clock To Q + Data Path Delay : 0.352
--------------------------------------
End-of-path arrival time       : 1.598

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.311
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.381

Launch Clock Path
     name       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================
clk_pixel_2x      inpad        0.000             0.000                0       (0,163) 
clk_pixel_2x      inpad        0.070             0.070             2063       (0,163) 
clk_pixel_2x      net          1.176             1.246             2063       (0,163) 
   Routing elements:
      Manhattan distance of X:32, Y:42
sys_rst~FF|CLK    ff           0.000             1.246             2063       (32,121)

Data Path
           name             model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================
sys_rst~FF|Q                   ff           0.072            0.072             205        (32,121)
sys_rst                        net          0.299            0.371             205        (32,121)
   Routing elements:
      Manhattan distance of X:0, Y:16
u_lcd_driver/hcnt[2]~FF|SR     ff          -0.019            0.352             205        (32,105)

Capture Clock Path
           name              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================
clk_pixel                      inpad        0.000             0.000               0        (0,159) 
clk_pixel                      inpad        0.070             0.070             104        (0,159) 
clk_pixel                      net          1.241             1.311             104        (0,159) 
   Routing elements:
      Manhattan distance of X:32, Y:54
u_lcd_driver/hcnt[2]~FF|CLK    ff           0.000             1.311             104        (32,105)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : sys_rst~FF|CLK                      
Path End      : u_lcd_driver/hcnt[1]~FF|SR          
Launch Clock  : clk_pixel_2x (RISE)                 
Capture Clock : clk_pixel (RISE)                    
Slack         : 0.217 (arrival time - required time)
Delay         : 0.299                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.246
+ Clock To Q + Data Path Delay : 0.352
--------------------------------------
End-of-path arrival time       : 1.598

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.311
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.381

Launch Clock Path
     name       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================
clk_pixel_2x      inpad        0.000             0.000                0       (0,163) 
clk_pixel_2x      inpad        0.070             0.070             2063       (0,163) 
clk_pixel_2x      net          1.176             1.246             2063       (0,163) 
   Routing elements:
      Manhattan distance of X:32, Y:42
sys_rst~FF|CLK    ff           0.000             1.246             2063       (32,121)

Data Path
           name             model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================
sys_rst~FF|Q                   ff           0.072            0.072             205        (32,121)
sys_rst                        net          0.299            0.371             205        (32,121)
   Routing elements:
      Manhattan distance of X:0, Y:17
u_lcd_driver/hcnt[1]~FF|SR     ff          -0.019            0.352             205        (32,104)

Capture Clock Path
           name              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================
clk_pixel                      inpad        0.000             0.000               0        (0,159) 
clk_pixel                      inpad        0.070             0.070             104        (0,159) 
clk_pixel                      net          1.241             1.311             104        (0,159) 
   Routing elements:
      Manhattan distance of X:32, Y:55
u_lcd_driver/hcnt[1]~FF|CLK    ff           0.000             1.311             104        (32,104)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : sys_rst~FF|CLK                      
Path End      : u_lcd_driver/hcnt[4]~FF|SR          
Launch Clock  : clk_pixel_2x (RISE)                 
Capture Clock : clk_pixel (RISE)                    
Slack         : 0.217 (arrival time - required time)
Delay         : 0.299                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.246
+ Clock To Q + Data Path Delay : 0.352
--------------------------------------
End-of-path arrival time       : 1.598

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.311
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.381

Launch Clock Path
     name       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================
clk_pixel_2x      inpad        0.000             0.000                0       (0,163) 
clk_pixel_2x      inpad        0.070             0.070             2063       (0,163) 
clk_pixel_2x      net          1.176             1.246             2063       (0,163) 
   Routing elements:
      Manhattan distance of X:32, Y:42
sys_rst~FF|CLK    ff           0.000             1.246             2063       (32,121)

Data Path
           name             model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================
sys_rst~FF|Q                   ff           0.072            0.072             205        (32,121)
sys_rst                        net          0.299            0.371             205        (32,121)
   Routing elements:
      Manhattan distance of X:0, Y:11
u_lcd_driver/hcnt[4]~FF|SR     ff          -0.019            0.352             205        (32,110)

Capture Clock Path
           name              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================
clk_pixel                      inpad        0.000             0.000               0        (0,159) 
clk_pixel                      inpad        0.070             0.070             104        (0,159) 
clk_pixel                      net          1.241             1.311             104        (0,159) 
   Routing elements:
      Manhattan distance of X:32, Y:49
u_lcd_driver/hcnt[4]~FF|CLK    ff           0.000             1.311             104        (32,110)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : sys_rst~FF|CLK                      
Path End      : u_lcd_driver/hcnt[9]~FF|SR          
Launch Clock  : clk_pixel_2x (RISE)                 
Capture Clock : clk_pixel (RISE)                    
Slack         : 0.217 (arrival time - required time)
Delay         : 0.299                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.246
+ Clock To Q + Data Path Delay : 0.352
--------------------------------------
End-of-path arrival time       : 1.598

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.311
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.381

Launch Clock Path
     name       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================
clk_pixel_2x      inpad        0.000             0.000                0       (0,163) 
clk_pixel_2x      inpad        0.070             0.070             2063       (0,163) 
clk_pixel_2x      net          1.176             1.246             2063       (0,163) 
   Routing elements:
      Manhattan distance of X:32, Y:42
sys_rst~FF|CLK    ff           0.000             1.246             2063       (32,121)

Data Path
           name             model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================
sys_rst~FF|Q                   ff           0.072            0.072             205        (32,121)
sys_rst                        net          0.299            0.371             205        (32,121)
   Routing elements:
      Manhattan distance of X:0, Y:9
u_lcd_driver/hcnt[9]~FF|SR     ff          -0.019            0.352             205        (32,112)

Capture Clock Path
           name              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================
clk_pixel                      inpad        0.000             0.000               0        (0,159) 
clk_pixel                      inpad        0.070             0.070             104        (0,159) 
clk_pixel                      net          1.241             1.311             104        (0,159) 
   Routing elements:
      Manhattan distance of X:32, Y:47
u_lcd_driver/hcnt[9]~FF|CLK    ff           0.000             1.311             104        (32,112)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : sys_rst~FF|CLK                      
Path End      : u_lcd_driver/hcnt[10]~FF|SR         
Launch Clock  : clk_pixel_2x (RISE)                 
Capture Clock : clk_pixel (RISE)                    
Slack         : 0.217 (arrival time - required time)
Delay         : 0.299                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.246
+ Clock To Q + Data Path Delay : 0.352
--------------------------------------
End-of-path arrival time       : 1.598

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.311
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.381

Launch Clock Path
     name       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================
clk_pixel_2x      inpad        0.000             0.000                0       (0,163) 
clk_pixel_2x      inpad        0.070             0.070             2063       (0,163) 
clk_pixel_2x      net          1.176             1.246             2063       (0,163) 
   Routing elements:
      Manhattan distance of X:32, Y:42
sys_rst~FF|CLK    ff           0.000             1.246             2063       (32,121)

Data Path
           name              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================
sys_rst~FF|Q                    ff           0.072            0.072             205        (32,121)
sys_rst                         net          0.299            0.371             205        (32,121)
   Routing elements:
      Manhattan distance of X:0, Y:8
u_lcd_driver/hcnt[10]~FF|SR     ff          -0.019            0.352             205        (32,113)

Capture Clock Path
            name              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================
clk_pixel                       inpad        0.000             0.000               0        (0,159) 
clk_pixel                       inpad        0.070             0.070             104        (0,159) 
clk_pixel                       net          1.241             1.311             104        (0,159) 
   Routing elements:
      Manhattan distance of X:32, Y:46
u_lcd_driver/hcnt[10]~FF|CLK    ff           0.000             1.311             104        (32,113)

---------- Path Details for Min Critical Paths (end) ---------------

