

================================================================
== Vitis HLS Report for 'SgdLR_Pipeline_LABEL_CP'
================================================================
* Date:           Tue Dec 17 15:07:15 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.451 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2252|     2252|  22.520 us|  22.520 us|  2252|  2252|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LABEL_CP  |     2250|     2250|         3|          2|          1|  1125|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       70|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      124|    -|
|Register             |        -|     -|       55|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       55|      194|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln263_fu_132_p2   |         +|   0|  0|  18|          11|           1|
    |icmp_ln263_fu_126_p2  |      icmp|   0|  0|  11|          11|          11|
    |or_ln268_1_fu_207_p2  |        or|   0|  0|  13|          13|           2|
    |or_ln268_2_fu_217_p2  |        or|   0|  0|  13|          13|           2|
    |or_ln268_fu_165_p2    |        or|   0|  0|  13|          13|           1|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  70|          62|          19|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  14|          3|    1|          3|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2         |   9|          2|   11|         22|
    |i_fu_60                      |   9|          2|   11|         22|
    |label_local_V_address0       |  14|          3|   13|         39|
    |label_local_V_address1       |  14|          3|   13|         39|
    |label_local_V_d0             |  14|          3|    8|         24|
    |label_local_V_d1             |  14|          3|    8|         24|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 124|         27|   69|        181|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   2|   0|    2|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |i_2_reg_234                  |  11|   0|   11|          0|
    |i_fu_60                      |  11|   0|   11|          0|
    |icmp_ln263_reg_239           |   1|   0|    1|          0|
    |shl_ln_reg_248               |  11|   0|   13|          2|
    |tmp_2_reg_259                |   8|   0|    8|          0|
    |tmp_s_reg_254                |   8|   0|    8|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |  55|   0|   57|          2|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  SgdLR_Pipeline_LABEL_CP|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  SgdLR_Pipeline_LABEL_CP|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  SgdLR_Pipeline_LABEL_CP|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  SgdLR_Pipeline_LABEL_CP|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  SgdLR_Pipeline_LABEL_CP|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  SgdLR_Pipeline_LABEL_CP|  return value|
|label_r_address0        |  out|   11|   ap_memory|                  label_r|         array|
|label_r_ce0             |  out|    1|   ap_memory|                  label_r|         array|
|label_r_q0              |   in|   32|   ap_memory|                  label_r|         array|
|label_local_V_address0  |  out|   13|   ap_memory|            label_local_V|         array|
|label_local_V_ce0       |  out|    1|   ap_memory|            label_local_V|         array|
|label_local_V_we0       |  out|    1|   ap_memory|            label_local_V|         array|
|label_local_V_d0        |  out|    8|   ap_memory|            label_local_V|         array|
|label_local_V_address1  |  out|   13|   ap_memory|            label_local_V|         array|
|label_local_V_ce1       |  out|    1|   ap_memory|            label_local_V|         array|
|label_local_V_we1       |  out|    1|   ap_memory|            label_local_V|         array|
|label_local_V_d1        |  out|    8|   ap_memory|            label_local_V|         array|
+------------------------+-----+-----+------------+-------------------------+--------------+

