#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Jun 29 12:13:59 2020
# Process ID: 1566
# Current directory: /home/wykys/projects/upol-ma105msps10b-fpga/multichannel-analysis/multichannel-analysis.runs/synth_1
# Command line: vivado -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: /home/wykys/projects/upol-ma105msps10b-fpga/multichannel-analysis/multichannel-analysis.runs/synth_1/top.vds
# Journal file: /home/wykys/projects/upol-ma105msps10b-fpga/multichannel-analysis/multichannel-analysis.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7s15ftgb196-1IL
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s15'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s15'
INFO: [Device 21-403] Loading part xc7s15ftgb196-1IL
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1654 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1665.918 ; gain = 150.715 ; free physical = 2715 ; free virtual = 12243
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [/home/wykys/projects/upol-ma105msps10b-fpga/multichannel-analysis/src/design/top.vhdl:57]
INFO: [Synth 8-638] synthesizing module 'rst_driver' [/home/wykys/projects/upol-ma105msps10b-fpga/multichannel-analysis/src/design/rst_driver.vhdl:30]
	Parameter RST_POWER_ON_CNT_NUMBER_OF_BITS bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rst_driver' (1#1) [/home/wykys/projects/upol-ma105msps10b-fpga/multichannel-analysis/src/design/rst_driver.vhdl:30]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [/home/wykys/projects/upol-ma105msps10b-fpga/multichannel-analysis/multichannel-analysis.runs/synth_1/.Xil/Vivado-1566-wpc/realtime/clk_wiz_0_stub.vhdl:14]
INFO: [Synth 8-638] synthesizing module 'led_driver' [/home/wykys/projects/upol-ma105msps10b-fpga/multichannel-analysis/src/design/led_driver.vhdl:23]
INFO: [Synth 8-256] done synthesizing module 'led_driver' (2#1) [/home/wykys/projects/upol-ma105msps10b-fpga/multichannel-analysis/src/design/led_driver.vhdl:23]
INFO: [Synth 8-638] synthesizing module 'spi_driver' [/home/wykys/projects/upol-ma105msps10b-fpga/multichannel-analysis/src/design/spi_driver.vhdl:39]
INFO: [Synth 8-256] done synthesizing module 'spi_driver' (3#1) [/home/wykys/projects/upol-ma105msps10b-fpga/multichannel-analysis/src/design/spi_driver.vhdl:39]
INFO: [Synth 8-638] synthesizing module 'adc_driver' [/home/wykys/projects/upol-ma105msps10b-fpga/multichannel-analysis/src/design/adc_driver.vhdl:32]
	Parameter ADC_DATA_NUMBER_OF_BITS bound to: 10 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* iob = "TRUE" *) [/home/wykys/projects/upol-ma105msps10b-fpga/multichannel-analysis/src/design/adc_driver.vhdl:22]
INFO: [Synth 8-5534] Detected attribute (* iob = "TRUE" *) [/home/wykys/projects/upol-ma105msps10b-fpga/multichannel-analysis/src/design/adc_driver.vhdl:23]
INFO: [Synth 8-256] done synthesizing module 'adc_driver' (4#1) [/home/wykys/projects/upol-ma105msps10b-fpga/multichannel-analysis/src/design/adc_driver.vhdl:32]
INFO: [Synth 8-638] synthesizing module 'ram_driver' [/home/wykys/projects/upol-ma105msps10b-fpga/multichannel-analysis/src/design/ram_driver.vhdl:44]
	Parameter RAM_DATA_NUMBER_OF_BITS bound to: 16 - type: integer 
	Parameter RAM_ADDRESS_NUMBER_OF_BITS bound to: 17 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ram_driver' (5#1) [/home/wykys/projects/upol-ma105msps10b-fpga/multichannel-analysis/src/design/ram_driver.vhdl:44]
WARNING: [Synth 8-3848] Net sram_data_write in module/entity top does not have driver. [/home/wykys/projects/upol-ma105msps10b-fpga/multichannel-analysis/src/design/top.vhdl:69]
INFO: [Synth 8-256] done synthesizing module 'top' (6#1) [/home/wykys/projects/upol-ma105msps10b-fpga/multichannel-analysis/src/design/top.vhdl:57]
WARNING: [Synth 8-3331] design top has unconnected port nu_io[3]
WARNING: [Synth 8-3331] design top has unconnected port nu_io[2]
WARNING: [Synth 8-3331] design top has unconnected port nu_io[1]
WARNING: [Synth 8-3331] design top has unconnected port nu_io[0]
WARNING: [Synth 8-3331] design top has unconnected port gpio_io[3]
WARNING: [Synth 8-3331] design top has unconnected port gpio_io[2]
WARNING: [Synth 8-3331] design top has unconnected port gpio_io[1]
WARNING: [Synth 8-3331] design top has unconnected port gpio_io[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1720.668 ; gain = 205.465 ; free physical = 2736 ; free virtual = 12260
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1726.605 ; gain = 211.402 ; free physical = 2733 ; free virtual = 12257
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1726.605 ; gain = 211.402 ; free physical = 2733 ; free virtual = 12257
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/wykys/projects/upol-ma105msps10b-fpga/multichannel-analysis/multichannel-analysis.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz_0_inst'
Finished Parsing XDC File [/home/wykys/projects/upol-ma105msps10b-fpga/multichannel-analysis/multichannel-analysis.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz_0_inst'
Parsing XDC File [/home/wykys/projects/upol-ma105msps10b-fpga/multichannel-analysis/src/constraints/adc.xdc]
Finished Parsing XDC File [/home/wykys/projects/upol-ma105msps10b-fpga/multichannel-analysis/src/constraints/adc.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/wykys/projects/upol-ma105msps10b-fpga/multichannel-analysis/src/constraints/adc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/wykys/projects/upol-ma105msps10b-fpga/multichannel-analysis/src/constraints/bridge.xdc]
Finished Parsing XDC File [/home/wykys/projects/upol-ma105msps10b-fpga/multichannel-analysis/src/constraints/bridge.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/wykys/projects/upol-ma105msps10b-fpga/multichannel-analysis/src/constraints/bridge.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/wykys/projects/upol-ma105msps10b-fpga/multichannel-analysis/src/constraints/clk.xdc]
WARNING: [Constraints 18-619] A clock with name 'clk_i' already exists, overwriting the previous clock with the same name. [/home/wykys/projects/upol-ma105msps10b-fpga/multichannel-analysis/src/constraints/clk.xdc:10]
Finished Parsing XDC File [/home/wykys/projects/upol-ma105msps10b-fpga/multichannel-analysis/src/constraints/clk.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/wykys/projects/upol-ma105msps10b-fpga/multichannel-analysis/src/constraints/clk.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/wykys/projects/upol-ma105msps10b-fpga/multichannel-analysis/src/constraints/fpga.xdc]
Finished Parsing XDC File [/home/wykys/projects/upol-ma105msps10b-fpga/multichannel-analysis/src/constraints/fpga.xdc]
Parsing XDC File [/home/wykys/projects/upol-ma105msps10b-fpga/multichannel-analysis/src/constraints/gpio.xdc]
Finished Parsing XDC File [/home/wykys/projects/upol-ma105msps10b-fpga/multichannel-analysis/src/constraints/gpio.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/wykys/projects/upol-ma105msps10b-fpga/multichannel-analysis/src/constraints/gpio.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/wykys/projects/upol-ma105msps10b-fpga/multichannel-analysis/src/constraints/led.xdc]
Finished Parsing XDC File [/home/wykys/projects/upol-ma105msps10b-fpga/multichannel-analysis/src/constraints/led.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/wykys/projects/upol-ma105msps10b-fpga/multichannel-analysis/src/constraints/led.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/wykys/projects/upol-ma105msps10b-fpga/multichannel-analysis/src/constraints/rst.xdc]
Finished Parsing XDC File [/home/wykys/projects/upol-ma105msps10b-fpga/multichannel-analysis/src/constraints/rst.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/wykys/projects/upol-ma105msps10b-fpga/multichannel-analysis/src/constraints/rst.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/wykys/projects/upol-ma105msps10b-fpga/multichannel-analysis/src/constraints/sram.xdc]
Finished Parsing XDC File [/home/wykys/projects/upol-ma105msps10b-fpga/multichannel-analysis/src/constraints/sram.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/wykys/projects/upol-ma105msps10b-fpga/multichannel-analysis/src/constraints/sram.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1905.262 ; gain = 0.000 ; free physical = 2652 ; free virtual = 12169
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1905.262 ; gain = 0.000 ; free physical = 2652 ; free virtual = 12168
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1905.262 ; gain = 390.059 ; free physical = 2710 ; free virtual = 12228
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s15ftgb196-1IL
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1905.262 ; gain = 390.059 ; free physical = 2710 ; free virtual = 12228
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_i. (constraint file  /home/wykys/projects/upol-ma105msps10b-fpga/multichannel-analysis/multichannel-analysis.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_i. (constraint file  /home/wykys/projects/upol-ma105msps10b-fpga/multichannel-analysis/multichannel-analysis.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for clk_wiz_0_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1905.262 ; gain = 390.059 ; free physical = 2710 ; free virtual = 12228
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'address_old_reg[16:0]' into 'ram_address_o_reg[16:0]' [/home/wykys/projects/upol-ma105msps10b-fpga/multichannel-analysis/src/design/ram_driver.vhdl:77]
INFO: [Synth 8-802] inferred FSM for state register 'opcode_reg' in module 'ram_driver'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            wait_for_cmd |                              001 |                               00
              write_data |                              010 |                               01
               read_data |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'opcode_reg' using encoding 'one-hot' in module 'ram_driver'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1905.262 ; gain = 390.059 ; free physical = 2707 ; free virtual = 12225
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 18    
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module rst_driver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module led_driver 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module spi_driver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module adc_driver 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ram_driver 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 20 (col length:20)
BRAMs: 20 (col length: RAMB18 20 RAMB36 10)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design top has port sram_ce_n_o driven by constant 0
WARNING: [Synth 8-3917] design top has port sram_lb_n_o driven by constant 0
WARNING: [Synth 8-3917] design top has port sram_ub_n_o driven by constant 0
WARNING: [Synth 8-3331] design top has unconnected port nu_io[3]
WARNING: [Synth 8-3331] design top has unconnected port nu_io[2]
WARNING: [Synth 8-3331] design top has unconnected port nu_io[1]
WARNING: [Synth 8-3331] design top has unconnected port nu_io[0]
WARNING: [Synth 8-3331] design top has unconnected port gpio_io[3]
WARNING: [Synth 8-3331] design top has unconnected port gpio_io[2]
WARNING: [Synth 8-3331] design top has unconnected port gpio_io[1]
WARNING: [Synth 8-3331] design top has unconnected port gpio_io[0]
WARNING: [Synth 8-3331] design top has unconnected port spi_mosi_i
WARNING: [Synth 8-3331] design top has unconnected port adc_data_i[9]
WARNING: [Synth 8-3331] design top has unconnected port adc_data_i[8]
WARNING: [Synth 8-3331] design top has unconnected port adc_data_i[7]
WARNING: [Synth 8-3331] design top has unconnected port adc_data_i[6]
WARNING: [Synth 8-3331] design top has unconnected port adc_data_i[5]
WARNING: [Synth 8-3331] design top has unconnected port adc_data_i[4]
WARNING: [Synth 8-3331] design top has unconnected port adc_data_i[3]
WARNING: [Synth 8-3331] design top has unconnected port adc_data_i[2]
WARNING: [Synth 8-3331] design top has unconnected port adc_data_i[1]
WARNING: [Synth 8-3331] design top has unconnected port adc_data_i[0]
WARNING: [Synth 8-3331] design top has unconnected port adc_ovrng_i
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\spi_driver_inst/data_tx_reg[0] )
INFO: [Synth 8-3886] merging instance 'spi_driver_inst/buffer_tx_reg[0]' (FDE) to 'spi_driver_inst/buffer_tx_reg[7]'
INFO: [Synth 8-3886] merging instance 'spi_driver_inst/buffer_tx_reg[1]' (FDE) to 'spi_driver_inst/buffer_tx_reg[7]'
INFO: [Synth 8-3886] merging instance 'spi_driver_inst/buffer_tx_reg[2]' (FDE) to 'spi_driver_inst/buffer_tx_reg[7]'
INFO: [Synth 8-3886] merging instance 'spi_driver_inst/buffer_tx_reg[3]' (FDE) to 'spi_driver_inst/buffer_tx_reg[7]'
INFO: [Synth 8-3886] merging instance 'spi_driver_inst/buffer_tx_reg[4]' (FDE) to 'spi_driver_inst/buffer_tx_reg[7]'
INFO: [Synth 8-3886] merging instance 'spi_driver_inst/buffer_tx_reg[5]' (FDE) to 'spi_driver_inst/buffer_tx_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram_driver_inst/FSM_onehot_opcode_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\spi_driver_inst/tx_ready_reg )
INFO: [Synth 8-3886] merging instance 'spi_driver_inst/buffer_tx_reg[6]' (FDE) to 'spi_driver_inst/buffer_tx_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\spi_driver_inst/buffer_tx_reg[7] )
INFO: [Synth 8-3886] merging instance 'ram_data_io_regi_32' (FDE) to 'ram_data_io_regi_18'
INFO: [Synth 8-3886] merging instance 'ram_data_io_regi_31' (FDE) to 'ram_data_io_regi_18'
INFO: [Synth 8-3886] merging instance 'ram_data_io_regi_30' (FDE) to 'ram_data_io_regi_18'
INFO: [Synth 8-3886] merging instance 'ram_data_io_regi_29' (FDE) to 'ram_data_io_regi_18'
INFO: [Synth 8-3886] merging instance 'ram_data_io_regi_28' (FDE) to 'ram_data_io_regi_18'
INFO: [Synth 8-3886] merging instance 'ram_data_io_regi_27' (FDE) to 'ram_data_io_regi_18'
INFO: [Synth 8-3886] merging instance 'ram_data_io_regi_26' (FDE) to 'ram_data_io_regi_18'
INFO: [Synth 8-3886] merging instance 'ram_data_io_regi_25' (FDE) to 'ram_data_io_regi_18'
INFO: [Synth 8-3886] merging instance 'ram_data_io_regi_24' (FDE) to 'ram_data_io_regi_18'
INFO: [Synth 8-3886] merging instance 'ram_data_io_regi_23' (FDE) to 'ram_data_io_regi_18'
INFO: [Synth 8-3886] merging instance 'ram_data_io_regi_22' (FDE) to 'ram_data_io_regi_18'
INFO: [Synth 8-3886] merging instance 'ram_data_io_regi_21' (FDE) to 'ram_data_io_regi_18'
INFO: [Synth 8-3886] merging instance 'ram_data_io_regi_20' (FDE) to 'ram_data_io_regi_18'
INFO: [Synth 8-3886] merging instance 'ram_data_io_regi_19' (FDE) to 'ram_data_io_regi_18'
INFO: [Synth 8-3886] merging instance 'ram_data_io_regi_18' (FDE) to 'ram_data_io_regi_17'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ram_data_io_regi_17)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ram_driver_inst/ram_oe_n_o_reg )
INFO: [Synth 8-3886] merging instance 'ram_driver_inst/ram_address_o_reg[0]' (FDE) to 'ram_driver_inst/ram_address_o_reg[1]'
INFO: [Synth 8-3886] merging instance 'ram_driver_inst/ram_address_o_reg[1]' (FDE) to 'ram_driver_inst/ram_address_o_reg[2]'
INFO: [Synth 8-3886] merging instance 'ram_driver_inst/ram_address_o_reg[2]' (FDE) to 'ram_driver_inst/ram_address_o_reg[3]'
INFO: [Synth 8-3886] merging instance 'ram_driver_inst/ram_address_o_reg[3]' (FDE) to 'ram_driver_inst/ram_address_o_reg[4]'
INFO: [Synth 8-3886] merging instance 'ram_driver_inst/ram_address_o_reg[4]' (FDE) to 'ram_driver_inst/ram_address_o_reg[5]'
INFO: [Synth 8-3886] merging instance 'ram_driver_inst/ram_address_o_reg[5]' (FDE) to 'ram_driver_inst/ram_address_o_reg[6]'
INFO: [Synth 8-3886] merging instance 'ram_driver_inst/ram_address_o_reg[6]' (FDE) to 'ram_driver_inst/ram_address_o_reg[7]'
INFO: [Synth 8-3886] merging instance 'ram_driver_inst/ram_address_o_reg[7]' (FDE) to 'ram_driver_inst/ram_address_o_reg[8]'
INFO: [Synth 8-3886] merging instance 'ram_driver_inst/ram_address_o_reg[8]' (FDE) to 'ram_driver_inst/ram_address_o_reg[9]'
INFO: [Synth 8-3886] merging instance 'ram_driver_inst/ram_address_o_reg[9]' (FDE) to 'ram_driver_inst/ram_address_o_reg[10]'
INFO: [Synth 8-3886] merging instance 'ram_driver_inst/ram_address_o_reg[10]' (FDE) to 'ram_driver_inst/ram_address_o_reg[11]'
INFO: [Synth 8-3886] merging instance 'ram_driver_inst/ram_address_o_reg[11]' (FDE) to 'ram_driver_inst/ram_address_o_reg[12]'
INFO: [Synth 8-3886] merging instance 'ram_driver_inst/ram_address_o_reg[12]' (FDE) to 'ram_driver_inst/ram_address_o_reg[13]'
INFO: [Synth 8-3886] merging instance 'ram_driver_inst/ram_address_o_reg[13]' (FDE) to 'ram_driver_inst/ram_address_o_reg[14]'
INFO: [Synth 8-3886] merging instance 'ram_driver_inst/ram_address_o_reg[14]' (FDE) to 'ram_driver_inst/ram_address_o_reg[15]'
INFO: [Synth 8-3886] merging instance 'ram_driver_inst/ram_address_o_reg[15]' (FDE) to 'ram_driver_inst/ram_address_o_reg[16]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram_driver_inst/ram_address_o_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\spi_driver_inst/data_tx_reg[1] )
INFO: [Synth 8-3886] merging instance 'spi_driver_inst/data_tx_reg[1]' (FDE) to 'spi_driver_inst/data_tx_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\spi_driver_inst/data_tx_reg[2] )
INFO: [Synth 8-3886] merging instance 'spi_driver_inst/data_tx_reg[2]' (FDE) to 'spi_driver_inst/data_tx_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\spi_driver_inst/data_tx_reg[3] )
INFO: [Synth 8-3886] merging instance 'spi_driver_inst/data_tx_reg[3]' (FDE) to 'spi_driver_inst/data_tx_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\spi_driver_inst/data_tx_reg[4] )
INFO: [Synth 8-3886] merging instance 'spi_driver_inst/data_tx_reg[4]' (FDE) to 'spi_driver_inst/data_tx_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\spi_driver_inst/data_tx_reg[5] )
INFO: [Synth 8-3886] merging instance 'spi_driver_inst/data_tx_reg[5]' (FDE) to 'spi_driver_inst/data_tx_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\spi_driver_inst/data_tx_reg[6] )
INFO: [Synth 8-3886] merging instance 'spi_driver_inst/data_tx_reg[6]' (FDE) to 'spi_driver_inst/data_tx_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\spi_driver_inst/data_tx_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\spi_driver_inst/miso_reg )
WARNING: [Synth 8-3332] Sequential element (ram_driver_inst/FSM_onehot_opcode_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (ram_data_io_regi_17) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1905.262 ; gain = 390.059 ; free physical = 2689 ; free virtual = 12208
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_wiz_0_inst/clk_out' to pin 'clk_wiz_0_inst/bbstub_clk_out/O'
WARNING: [Synth 8-565] redefining clock 'clk_i'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1905.262 ; gain = 390.059 ; free physical = 2569 ; free virtual = 12089
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1905.262 ; gain = 390.059 ; free physical = 2569 ; free virtual = 12089
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1905.262 ; gain = 390.059 ; free physical = 2566 ; free virtual = 12087
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1905.262 ; gain = 390.059 ; free physical = 2569 ; free virtual = 12086
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1905.262 ; gain = 390.059 ; free physical = 2569 ; free virtual = 12086
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1905.262 ; gain = 390.059 ; free physical = 2569 ; free virtual = 12086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1905.262 ; gain = 390.059 ; free physical = 2569 ; free virtual = 12086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1905.262 ; gain = 390.059 ; free physical = 2569 ; free virtual = 12086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1905.262 ; gain = 390.059 ; free physical = 2569 ; free virtual = 12086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |clk_wiz_0 |     1|
|2     |CARRY4    |     7|
|3     |LUT1      |    19|
|4     |LUT2      |     4|
|5     |LUT3      |     2|
|6     |LUT4      |     2|
|7     |LUT5      |     2|
|8     |LUT6      |     3|
|9     |FDRE      |    46|
|10    |IBUF      |     2|
|11    |OBUF      |    26|
|12    |OBUFT     |    17|
+------+----------+------+

Report Instance Areas: 
+------+------------------+-----------+------+
|      |Instance          |Module     |Cells |
+------+------------------+-----------+------+
|1     |top               |           |   131|
|2     |  led_driver_inst |led_driver |    39|
|3     |  ram_driver_inst |ram_driver |     4|
|4     |  rst_driver_inst |rst_driver |    26|
+------+------------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1905.262 ; gain = 390.059 ; free physical = 2569 ; free virtual = 12086
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 26 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1905.262 ; gain = 211.402 ; free physical = 2622 ; free virtual = 12140
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1905.262 ; gain = 390.059 ; free physical = 2622 ; free virtual = 12140
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1905.262 ; gain = 0.000 ; free physical = 2576 ; free virtual = 12096
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
98 Infos, 36 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1905.262 ; gain = 515.312 ; free physical = 2674 ; free virtual = 12195
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1905.262 ; gain = 0.000 ; free physical = 2674 ; free virtual = 12195
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/wykys/projects/upol-ma105msps10b-fpga/multichannel-analysis/multichannel-analysis.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jun 29 12:14:34 2020...
