#define HDMIRX_P0_SCDC_BASE 0x3100
#define REG_0000_SCDC_P0 (HDMIRX_P0_SCDC_BASE + 0x00)//0x31_00h
    #define REG_0000_SCDC_P0_REG_DDC_SCDC_EN Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0000_SCDC_P0_REG_DDC_FILTER_ON Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0000_SCDC_P0_REG_FILTER_MSB Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0000_SCDC_P0_REG_CHK_START Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0000_SCDC_P0_REG_SLEW_SEL Fld(2,4,AC_MSKB0)//[5:4]
    #define REG_0000_SCDC_P0_REG_MFSR_WRITABLE Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_0000_SCDC_P0_REG_DDC_BUSY Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_0000_SCDC_P0_REG_SCDC_ADDRESS Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0004_SCDC_P0 (HDMIRX_P0_SCDC_BASE + 0x02)//0x31_01h
    #define REG_0004_SCDC_P0_REG_INT_ID0 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0004_SCDC_P0_REG_INT_ID1 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0008_SCDC_P0 (HDMIRX_P0_SCDC_BASE + 0x04)//0x31_02h
    #define REG_0008_SCDC_P0_REG_CPU_ADR_REG Fld(10,0,AC_MSKW10)//[9:0]
    #define REG_0008_SCDC_P0_REG_LOAD_ADR_P Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_0008_SCDC_P0_REG_ENWRITE_SCDC Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_0008_SCDC_P0_REG_SCDC_SRAM_ACCESS Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_0008_SCDC_P0_REG_EN_SRAM_RD Fld(1,15,AC_MSKB1)//[15:15]
#define REG_000C_SCDC_P0 (HDMIRX_P0_SCDC_BASE + 0x06)//0x31_03h
    #define REG_000C_SCDC_P0_REG_CPU_WDATA_REG Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_000C_SCDC_P0_REG_SCDC_DATA_WR_P Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_000C_SCDC_P0_REG_CPU_WR_BUSY_SCDC Fld(1,9,AC_MSKB1)//[9:9]
#define REG_0010_SCDC_P0 (HDMIRX_P0_SCDC_BASE + 0x08)//0x31_04h
    #define REG_0010_SCDC_P0_REG_SCDC_DATA_PORT_RD Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0010_SCDC_P0_REG_SCDC_DATA_RD_P Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_0010_SCDC_P0_REG_CPU_RD_BUSY_SCDC Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_0010_SCDC_P0_REG_SCRAMBLE_STATUS_UPDATE_MODE Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_0010_SCDC_P0_REG_HDMIRX_SCDC_DSC_DECODEFAIL Fld(1,12,AC_MSKB1)//[12:12]
#define REG_0014_SCDC_P0 (HDMIRX_P0_SCDC_BASE + 0x0a)//0x31_05h
    #define REG_0014_SCDC_P0_REG_SCRAMBLING_STATUS_OV Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0014_SCDC_P0_REG_SCRAMBLING_ONLY Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0014_SCDC_P0_REG_SCRAMBLING_OV_VALUE Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0014_SCDC_P0_REG_SCRAMBLING_OV_EN Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0014_SCDC_P0_REG_TMDS_CLK_RATIO_OV_VALUE Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_0014_SCDC_P0_REG_TMDS_CLK_RATIO_OV_EN Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_0014_SCDC_P0_REG_READ_REQUEST_RETRY_PERIOD Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0018_SCDC_P0 (HDMIRX_P0_SCDC_BASE + 0x0c)//0x31_06h
    #define REG_0018_SCDC_P0_REG_READ_REQUEST_TIMEOUT Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0018_SCDC_P0_REG_READ_REQUEST_OV_EN Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_0018_SCDC_P0_REG_READ_REQUEST_OV_VALUE Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_0018_SCDC_P0_REG_READ_REQUEST_TRIG Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_0018_SCDC_P0_REG_READ_REQUEST_RETRY_EN Fld(1,12,AC_MSKB1)//[12:12]
#define REG_001C_SCDC_P0 (HDMIRX_P0_SCDC_BASE + 0x0e)//0x31_07h
    #define REG_001C_SCDC_P0_REG_SCDC_IRQ_STATUS Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_001C_SCDC_P0_REG_SCDC_IRQ_CLR Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0020_SCDC_P0 (HDMIRX_P0_SCDC_BASE + 0x10)//0x31_08h
    #define REG_0020_SCDC_P0_REG_SCDC_IRQ_FORCE Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0020_SCDC_P0_REG_SCDC_IRQ_MASK Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0024_SCDC_P0 (HDMIRX_P0_SCDC_BASE + 0x12)//0x31_09h
    #define REG_0024_SCDC_P0_REG_FAST_READ_ADDRESS Fld(8,0,AC_FULLB0)//[7:0]
#define REG_0028_SCDC_P0 (HDMIRX_P0_SCDC_BASE + 0x14)//0x31_0ah
    #define REG_0028_SCDC_P0_REG_CLK_STRETCH_ADDRESS Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0028_SCDC_P0_REG_CLK_STRETCH_DATA Fld(8,8,AC_FULLB1)//[15:8]
#define REG_002C_SCDC_P0 (HDMIRX_P0_SCDC_BASE + 0x16)//0x31_0bh
    #define REG_002C_SCDC_P0_REG_CLK_STRETCH_EN Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_002C_SCDC_P0_REG_STRETCH_AUTO_RELEASE Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_002C_SCDC_P0_REG_CLK_STRETCH_CNT Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0030_SCDC_P0 (HDMIRX_P0_SCDC_BASE + 0x18)//0x31_0ch
    #define REG_0030_SCDC_P0_REG_SCDC_RST Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0030_SCDC_P0_REG_HPD_RESET Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0030_SCDC_P0_REG_TX_5V_RESET_OV Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0030_SCDC_P0_REG_TX_5V_RESET_OV_EN Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0030_SCDC_P0_REG_TX_5V_RESET_I Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0030_SCDC_P0_REG_TX_5V_RESET_OEN Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0030_SCDC_P0_REG_TX_5V_RESET_C Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_0030_SCDC_P0_REG_TX_5V_LOW_DB Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_0030_SCDC_P0_REG_TX_5V_HIGH_DB Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_0030_SCDC_P0_REG_TX_5V_LOW_INT Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_0030_SCDC_P0_REG_TX_5V_HIGH_INT Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_0030_SCDC_P0_REG_TX_5V_02H_DIS Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_0030_SCDC_P0_REG_TX_5V_PWR_I Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_0030_SCDC_P0_REG_TX_5V_PWR_OEN Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_0030_SCDC_P0_REG_TX_5V_PWR_C Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_0030_SCDC_P0_REG_BIT15 Fld(1,15,AC_MSKB1)//[15:15]

#define REG_0034_SCDC_P0 (HDMIRX_P0_SCDC_BASE + 0x1a)//0x31_0dh
    #define REG_0034_SCDC_P0_REG_SCDC_DUMMY_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0038_SCDC_P0 (HDMIRX_P0_SCDC_BASE + 0x1c)//0x31_0eh
    #define REG_0038_SCDC_P0_REG_SCDC_DUMMY_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_003C_SCDC_P0 (HDMIRX_P0_SCDC_BASE + 0x1e)//0x31_0fh
    #define REG_003C_SCDC_P0_REG_SCDC_DUMMY_2 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0040_SCDC_P0 (HDMIRX_P0_SCDC_BASE + 0x20)//0x31_10h
    #define REG_0040_SCDC_P0_REG_TIMER_1US Fld(8,0,AC_FULLB0)//[7:0]
#define REG_0044_SCDC_P0 (HDMIRX_P0_SCDC_BASE + 0x22)//0x31_11h
    #define REG_0044_SCDC_P0_REG_1S_UPDATE_CNT_PERIOD Fld(10,0,AC_MSKW10)//[9:0]
    #define REG_0044_SCDC_P0_REG_SCDC_RSED_UPDATE_PULSE_EN Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_0044_SCDC_P0_REG_SCDC_CED_UPDATE_PULSE_EN Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_0044_SCDC_P0_REG_CED_UPDATE_CNT_PERIOD_OVE Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_0044_SCDC_P0_REG_RSED_UPDATE_CNT_PERIOD_OVE Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0048_SCDC_P0 (HDMIRX_P0_SCDC_BASE + 0x24)//0x31_12h
    #define REG_0048_SCDC_P0_REG_BUS_FREE_CNT Fld(16,0,AC_FULLW10)//[15:0]
#define REG_004C_SCDC_P0 (HDMIRX_P0_SCDC_BASE + 0x26)//0x31_13h
    #define REG_004C_SCDC_P0_REG_SCDC_IRQ_STATUS_EXT Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_004C_SCDC_P0_REG_SCDC_IRQ_CLR_EXT Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0050_SCDC_P0 (HDMIRX_P0_SCDC_BASE + 0x28)//0x31_14h
    #define REG_0050_SCDC_P0_REG_SCDC_IRQ_FORCE_EXT Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0050_SCDC_P0_REG_SCDC_IRQ_MASK_EXT Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0058_SCDC_P0 (HDMIRX_P0_SCDC_BASE + 0x2c)//0x31_16h
    #define REG_0058_SCDC_P0_REG_SCDC_ADR_OUT Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0058_SCDC_P0_REG_CH0_ERROR_CNT_VLD Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_0058_SCDC_P0_REG_CH1_ERROR_CNT_VLD Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_0058_SCDC_P0_REG_CH2_ERROR_CNT_VLD Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_0058_SCDC_P0_REG_CH3_ERROR_CNT_VLD Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_0058_SCDC_P0_REG_RS_ERROR_CNT_VLD Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_0058_SCDC_P0_REG_SCDC_FLT_NO_RETRAIN Fld(1,13,AC_MSKB1)//[13:13]
#define REG_0074_SCDC_P0 (HDMIRX_P0_SCDC_BASE + 0x3a)//0x31_1dh
    #define REG_0074_SCDC_P0_REG_10H_OV Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0074_SCDC_P0_REG_11H_OV Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0078_SCDC_P0 (HDMIRX_P0_SCDC_BASE + 0x3c)//0x31_1eh
    #define REG_0078_SCDC_P0_REG_40H_OV Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0078_SCDC_P0_REG_41H_OV Fld(8,8,AC_FULLB1)//[15:8]
#define REG_007C_SCDC_P0 (HDMIRX_P0_SCDC_BASE + 0x3e)//0x31_1fh
    #define REG_007C_SCDC_P0_REG_42H_OV Fld(8,0,AC_FULLB0)//[7:0]
#define REG_0080_SCDC_P0 (HDMIRX_P0_SCDC_BASE + 0x40)//0x31_20h
    #define REG_0080_SCDC_P0_REG_FRL_RATE_OV_EN Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0080_SCDC_P0_REG_FFE_LEVELS_OV_EN Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0080_SCDC_P0_REG_RSC_CNT_OV Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_0080_SCDC_P0_REG_DIS_FLT_UPDATE_TIMER Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_0080_SCDC_P0_REG_DIS_FLT_UPDATE_DIFF Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_0080_SCDC_P0_REG_RR_VLD_RANGE_EN Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_0080_SCDC_P0_REG_RR_TRIG_SEL Fld(1,13,AC_MSKB1)//[13:13]
#define REG_0084_SCDC_P0 (HDMIRX_P0_SCDC_BASE + 0x42)//0x31_21h
    #define REG_0084_SCDC_P0_REG_FRL_RATE_OV_VALUE Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_0084_SCDC_P0_REG_FFE_LEVELS_OV_VALUE Fld(4,4,AC_MSKB0)//[7:4]
#define REG_008C_SCDC_P0 (HDMIRX_P0_SCDC_BASE + 0x46)//0x31_23h
    #define REG_008C_SCDC_P0_REG_RR_TRIG_MASK Fld(16,0,AC_FULLW10)//[15:0]
#define REG_00A0_SCDC_P0 (HDMIRX_P0_SCDC_BASE + 0x50)//0x31_28h
    #define REG_00A0_SCDC_P0_REG_SCDC_IRQ_STATUS_A Fld(8,0,AC_FULLB0)//[7:0]
#define REG_00A4_SCDC_P0 (HDMIRX_P0_SCDC_BASE + 0x52)//0x31_29h
    #define REG_00A4_SCDC_P0_REG_SCDC_IRQ_FORCE_A Fld(8,0,AC_FULLB0)//[7:0]
#define REG_00A8_SCDC_P0 (HDMIRX_P0_SCDC_BASE + 0x54)//0x31_2ah
    #define REG_00A8_SCDC_P0_REG_SCDC_IRQ_MASK_A Fld(8,0,AC_FULLB0)//[7:0]
#define REG_00AC_SCDC_P0 (HDMIRX_P0_SCDC_BASE + 0x56)//0x31_2bh
    #define REG_00AC_SCDC_P0_REG_SCDC_IRQ_R2_FORCE Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_00AC_SCDC_P0_REG_SCDC_IRQ_R2_MASK Fld(4,4,AC_MSKB0)//[7:4]
    #define REG_00AC_SCDC_P0_REG_SCDC_IRQ_R2_STATUS Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_00AC_SCDC_P0_REG_SCDC_IRQ_R2_CLR Fld(4,12,AC_MSKB1)//[15:12]
#define REG_00B0_SCDC_P0 (HDMIRX_P0_SCDC_BASE + 0x58)//0x31_2ch
    #define REG_00B0_SCDC_P0_REG_SCDC_IRQ_ARM_FORCE Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_00B0_SCDC_P0_REG_SCDC_IRQ_ARM_MASK Fld(4,4,AC_MSKB0)//[7:4]
    #define REG_00B0_SCDC_P0_REG_SCDC_IRQ_ARM_STATUS Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_00B0_SCDC_P0_REG_SCDC_IRQ_ARM_CLR Fld(4,12,AC_MSKB1)//[15:12]
#define REG_00C0_SCDC_P0 (HDMIRX_P0_SCDC_BASE + 0x60)//0x31_30h
    #define REG_00C0_SCDC_P0_REG_SCDC_ERR_CNT_PROT Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_00C0_SCDC_P0_REG_SCDC_ERR_CNT_TIMEOUT Fld(4,4,AC_MSKB0)//[7:4]
    #define REG_00C0_SCDC_P0_REG_SCDC_ERR_CNT_TIMEOUT_UNIT Fld(2,8,AC_MSKB1)//[9:8]
    #define REG_00C0_SCDC_P0_REG_SCDC_RSCC_CNT_TIMEOUT_UNIT Fld(2,10,AC_MSKB1)//[11:10]
    #define REG_00C0_SCDC_P0_REG_SCDC_ERR_CNT_EN_TIMEOUT Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_00C0_SCDC_P0_REG_SCDC_ERR_READ_PROT_EN Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_00C0_SCDC_P0_REG_SCDC_ERR_CNT_READ_PROT_PRD_SEL Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_00C0_SCDC_P0_REG_SCDC_ERR_CNT_PROT_PRD_56_EN Fld(1,15,AC_MSKB1)//[15:15]
#define REG_00C4_SCDC_P0 (HDMIRX_P0_SCDC_BASE + 0x62)//0x31_31h
    #define REG_00C4_SCDC_P0_REG_EN_XA8_XIU Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_00C4_SCDC_P0_REG_FRL_START_CLR_MASK Fld(1,1,AC_MSKB0)//[1:1]
#define REG_00D4_SCDC_P0 (HDMIRX_P0_SCDC_BASE + 0x6A)//0x31_35h
    #define REG_00D4_SCDC_P0_REG_PM_X74_EN_MODE Fld(1,1,AC_MSKB0)//[1:1]
