
f303_new_rtos_demo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a2c4  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006ac  0800a468  0800a468  0001a468  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ab14  0800ab14  000201e0  2**0
                  CONTENTS
  4 .ARM          00000000  0800ab14  0800ab14  000201e0  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800ab14  0800ab14  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ab14  0800ab14  0001ab14  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ab18  0800ab18  0001ab18  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800ab1c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201e0  2**0
                  CONTENTS
 10 .bss          00002a98  200001e0  200001e0  000201e0  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20002c78  20002c78  000201e0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 13 .debug_info   0002010d  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003b71  00000000  00000000  0004031d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000015d0  00000000  00000000  00043e90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001478  00000000  00000000  00045460  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00004b9c  00000000  00000000  000468d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001a167  00000000  00000000  0004b474  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000dafb4  00000000  00000000  000655db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  0014058f  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006cd4  00000000  00000000  001405e4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001e0 	.word	0x200001e0
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800a44c 	.word	0x0800a44c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e4 	.word	0x200001e4
 80001dc:	0800a44c 	.word	0x0800a44c

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <myprintf>:
void StartFakeSensors(void *argument);
void StartFakeTelemetry(void *argument);
void StartFakeEjection(void *argument);

/* USER CODE BEGIN PFP */
void myprintf(char *buffer) {
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	b082      	sub	sp, #8
 8000bbc:	af00      	add	r7, sp, #0
 8000bbe:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*) buffer, 100, 100);
 8000bc0:	2364      	movs	r3, #100	; 0x64
 8000bc2:	2264      	movs	r2, #100	; 0x64
 8000bc4:	6879      	ldr	r1, [r7, #4]
 8000bc6:	4803      	ldr	r0, [pc, #12]	; (8000bd4 <myprintf+0x1c>)
 8000bc8:	f003 fb84 	bl	80042d4 <HAL_UART_Transmit>
}
 8000bcc:	bf00      	nop
 8000bce:	3708      	adds	r7, #8
 8000bd0:	46bd      	mov	sp, r7
 8000bd2:	bd80      	pop	{r7, pc}
 8000bd4:	20002a44 	.word	0x20002a44

08000bd8 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000bdc:	f000 fe70 	bl	80018c0 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000be0:	f000 f83c 	bl	8000c5c <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000be4:	f000 f99a 	bl	8000f1c <MX_GPIO_Init>
	MX_USART2_UART_Init();
 8000be8:	f000 f968 	bl	8000ebc <MX_USART2_UART_Init>
	MX_TIM16_Init();
 8000bec:	f000 f93e 	bl	8000e6c <MX_TIM16_Init>
	MX_RTC_Init();
 8000bf0:	f000 f890 	bl	8000d14 <MX_RTC_Init>
	/* USER CODE BEGIN 2 */
	HAL_TIM_Base_Start_IT(&htim16);
 8000bf4:	480f      	ldr	r0, [pc, #60]	; (8000c34 <main+0x5c>)
 8000bf6:	f003 f8ab 	bl	8003d50 <HAL_TIM_Base_Start_IT>

	/* USER CODE END 2 */

	/* Init scheduler */
	osKernelInitialize();
 8000bfa:	f003 ff85 	bl	8004b08 <osKernelInitialize>
	/* add queues, ... */
	/* USER CODE END RTOS_QUEUES */

	/* Create the thread(s) */
	/* creation of fakeSensors */
	fakeSensorsHandle = osThreadNew(StartFakeSensors, NULL,
 8000bfe:	4a0e      	ldr	r2, [pc, #56]	; (8000c38 <main+0x60>)
 8000c00:	2100      	movs	r1, #0
 8000c02:	480e      	ldr	r0, [pc, #56]	; (8000c3c <main+0x64>)
 8000c04:	f003 ffe8 	bl	8004bd8 <osThreadNew>
 8000c08:	4603      	mov	r3, r0
 8000c0a:	4a0d      	ldr	r2, [pc, #52]	; (8000c40 <main+0x68>)
 8000c0c:	6013      	str	r3, [r2, #0]
			&fakeSensors_attributes);

	/* creation of fakeTelemetry */
	fakeTelemetryHandle = osThreadNew(StartFakeTelemetry, NULL,
 8000c0e:	4a0d      	ldr	r2, [pc, #52]	; (8000c44 <main+0x6c>)
 8000c10:	2100      	movs	r1, #0
 8000c12:	480d      	ldr	r0, [pc, #52]	; (8000c48 <main+0x70>)
 8000c14:	f003 ffe0 	bl	8004bd8 <osThreadNew>
 8000c18:	4603      	mov	r3, r0
 8000c1a:	4a0c      	ldr	r2, [pc, #48]	; (8000c4c <main+0x74>)
 8000c1c:	6013      	str	r3, [r2, #0]
			&fakeTelemetry_attributes);

	/* creation of fakeEjection */
	fakeEjectionHandle = osThreadNew(StartFakeEjection, NULL,
 8000c1e:	4a0c      	ldr	r2, [pc, #48]	; (8000c50 <main+0x78>)
 8000c20:	2100      	movs	r1, #0
 8000c22:	480c      	ldr	r0, [pc, #48]	; (8000c54 <main+0x7c>)
 8000c24:	f003 ffd8 	bl	8004bd8 <osThreadNew>
 8000c28:	4603      	mov	r3, r0
 8000c2a:	4a0b      	ldr	r2, [pc, #44]	; (8000c58 <main+0x80>)
 8000c2c:	6013      	str	r3, [r2, #0]
	/* USER CODE BEGIN RTOS_EVENTS */
	/* add events, ... */
	/* USER CODE END RTOS_EVENTS */

	/* Start scheduler */
	osKernelStart();
 8000c2e:	f003 ff9f 	bl	8004b70 <osKernelStart>

	/* We should never get here as control is now taken by the scheduler */
	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
 8000c32:	e7fe      	b.n	8000c32 <main+0x5a>
 8000c34:	20002acc 	.word	0x20002acc
 8000c38:	0800a68c 	.word	0x0800a68c
 8000c3c:	08001215 	.word	0x08001215
 8000c40:	20002ac8 	.word	0x20002ac8
 8000c44:	0800a6b0 	.word	0x0800a6b0
 8000c48:	08001309 	.word	0x08001309
 8000c4c:	2000246c 	.word	0x2000246c
 8000c50:	0800a6d4 	.word	0x0800a6d4
 8000c54:	08001371 	.word	0x08001371
 8000c58:	20002468 	.word	0x20002468

08000c5c <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	b0a6      	sub	sp, #152	; 0x98
 8000c60:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8000c62:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8000c66:	2228      	movs	r2, #40	; 0x28
 8000c68:	2100      	movs	r1, #0
 8000c6a:	4618      	mov	r0, r3
 8000c6c:	f006 fdf8 	bl	8007860 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8000c70:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8000c74:	2200      	movs	r2, #0
 8000c76:	601a      	str	r2, [r3, #0]
 8000c78:	605a      	str	r2, [r3, #4]
 8000c7a:	609a      	str	r2, [r3, #8]
 8000c7c:	60da      	str	r2, [r3, #12]
 8000c7e:	611a      	str	r2, [r3, #16]
	RCC_PeriphCLKInitTypeDef PeriphClkInit = { 0 };
 8000c80:	1d3b      	adds	r3, r7, #4
 8000c82:	2258      	movs	r2, #88	; 0x58
 8000c84:	2100      	movs	r1, #0
 8000c86:	4618      	mov	r0, r3
 8000c88:	f006 fdea 	bl	8007860 <memset>

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI
 8000c8c:	230a      	movs	r3, #10
 8000c8e:	673b      	str	r3, [r7, #112]	; 0x70
			| RCC_OSCILLATORTYPE_LSI;
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000c90:	2301      	movs	r3, #1
 8000c92:	67fb      	str	r3, [r7, #124]	; 0x7c
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000c94:	2310      	movs	r3, #16
 8000c96:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
	RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000c9a:	2301      	movs	r3, #1
 8000c9c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000ca0:	2300      	movs	r3, #0
 8000ca2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8000ca6:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8000caa:	4618      	mov	r0, r3
 8000cac:	f001 f8de 	bl	8001e6c <HAL_RCC_OscConfig>
 8000cb0:	4603      	mov	r3, r0
 8000cb2:	2b00      	cmp	r3, #0
 8000cb4:	d001      	beq.n	8000cba <SystemClock_Config+0x5e>
		Error_Handler();
 8000cb6:	f000 fbb3 	bl	8001420 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8000cba:	230f      	movs	r3, #15
 8000cbc:	65fb      	str	r3, [r7, #92]	; 0x5c
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000cbe:	2300      	movs	r3, #0
 8000cc0:	663b      	str	r3, [r7, #96]	; 0x60
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000cc2:	2300      	movs	r3, #0
 8000cc4:	667b      	str	r3, [r7, #100]	; 0x64
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000cc6:	2300      	movs	r3, #0
 8000cc8:	66bb      	str	r3, [r7, #104]	; 0x68
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000cca:	2300      	movs	r3, #0
 8000ccc:	66fb      	str	r3, [r7, #108]	; 0x6c

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK) {
 8000cce:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8000cd2:	2100      	movs	r1, #0
 8000cd4:	4618      	mov	r0, r3
 8000cd6:	f001 ffdf 	bl	8002c98 <HAL_RCC_ClockConfig>
 8000cda:	4603      	mov	r3, r0
 8000cdc:	2b00      	cmp	r3, #0
 8000cde:	d001      	beq.n	8000ce4 <SystemClock_Config+0x88>
		Error_Handler();
 8000ce0:	f000 fb9e 	bl	8001420 <Error_Handler>
	}
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2
 8000ce4:	4b0a      	ldr	r3, [pc, #40]	; (8000d10 <SystemClock_Config+0xb4>)
 8000ce6:	607b      	str	r3, [r7, #4]
			| RCC_PERIPHCLK_RTC | RCC_PERIPHCLK_TIM16;
	PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000ce8:	2300      	movs	r3, #0
 8000cea:	613b      	str	r3, [r7, #16]
	PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8000cec:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000cf0:	60bb      	str	r3, [r7, #8]
	PeriphClkInit.Tim16ClockSelection = RCC_TIM16CLK_HCLK;
 8000cf2:	2300      	movs	r3, #0
 8000cf4:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
 8000cf6:	1d3b      	adds	r3, r7, #4
 8000cf8:	4618      	mov	r0, r3
 8000cfa:	f002 fa35 	bl	8003168 <HAL_RCCEx_PeriphCLKConfig>
 8000cfe:	4603      	mov	r3, r0
 8000d00:	2b00      	cmp	r3, #0
 8000d02:	d001      	beq.n	8000d08 <SystemClock_Config+0xac>
		Error_Handler();
 8000d04:	f000 fb8c 	bl	8001420 <Error_Handler>
	}
}
 8000d08:	bf00      	nop
 8000d0a:	3798      	adds	r7, #152	; 0x98
 8000d0c:	46bd      	mov	sp, r7
 8000d0e:	bd80      	pop	{r7, pc}
 8000d10:	00810002 	.word	0x00810002

08000d14 <MX_RTC_Init>:
/**
 * @brief RTC Initialization Function
 * @param None
 * @retval None
 */
static void MX_RTC_Init(void) {
 8000d14:	b580      	push	{r7, lr}
 8000d16:	b090      	sub	sp, #64	; 0x40
 8000d18:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN RTC_Init 0 */

	/* USER CODE END RTC_Init 0 */

	RTC_TimeTypeDef sTime = { 0 };
 8000d1a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000d1e:	2200      	movs	r2, #0
 8000d20:	601a      	str	r2, [r3, #0]
 8000d22:	605a      	str	r2, [r3, #4]
 8000d24:	609a      	str	r2, [r3, #8]
 8000d26:	60da      	str	r2, [r3, #12]
 8000d28:	611a      	str	r2, [r3, #16]
	RTC_DateTypeDef sDate = { 0 };
 8000d2a:	2300      	movs	r3, #0
 8000d2c:	62bb      	str	r3, [r7, #40]	; 0x28
	RTC_AlarmTypeDef sAlarm = { 0 };
 8000d2e:	463b      	mov	r3, r7
 8000d30:	2228      	movs	r2, #40	; 0x28
 8000d32:	2100      	movs	r1, #0
 8000d34:	4618      	mov	r0, r3
 8000d36:	f006 fd93 	bl	8007860 <memset>
	/* USER CODE BEGIN RTC_Init 1 */

	/* USER CODE END RTC_Init 1 */
	/** Initialize RTC Only
	 */
	hrtc.Instance = RTC;
 8000d3a:	4b4a      	ldr	r3, [pc, #296]	; (8000e64 <MX_RTC_Init+0x150>)
 8000d3c:	4a4a      	ldr	r2, [pc, #296]	; (8000e68 <MX_RTC_Init+0x154>)
 8000d3e:	601a      	str	r2, [r3, #0]
	hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000d40:	4b48      	ldr	r3, [pc, #288]	; (8000e64 <MX_RTC_Init+0x150>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	605a      	str	r2, [r3, #4]
	hrtc.Init.AsynchPrediv = 127;
 8000d46:	4b47      	ldr	r3, [pc, #284]	; (8000e64 <MX_RTC_Init+0x150>)
 8000d48:	227f      	movs	r2, #127	; 0x7f
 8000d4a:	609a      	str	r2, [r3, #8]
	hrtc.Init.SynchPrediv = 255;
 8000d4c:	4b45      	ldr	r3, [pc, #276]	; (8000e64 <MX_RTC_Init+0x150>)
 8000d4e:	22ff      	movs	r2, #255	; 0xff
 8000d50:	60da      	str	r2, [r3, #12]
	hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000d52:	4b44      	ldr	r3, [pc, #272]	; (8000e64 <MX_RTC_Init+0x150>)
 8000d54:	2200      	movs	r2, #0
 8000d56:	611a      	str	r2, [r3, #16]
	hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000d58:	4b42      	ldr	r3, [pc, #264]	; (8000e64 <MX_RTC_Init+0x150>)
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	615a      	str	r2, [r3, #20]
	hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000d5e:	4b41      	ldr	r3, [pc, #260]	; (8000e64 <MX_RTC_Init+0x150>)
 8000d60:	2200      	movs	r2, #0
 8000d62:	619a      	str	r2, [r3, #24]
	if (HAL_RTC_Init(&hrtc) != HAL_OK) {
 8000d64:	483f      	ldr	r0, [pc, #252]	; (8000e64 <MX_RTC_Init+0x150>)
 8000d66:	f002 fc1d 	bl	80035a4 <HAL_RTC_Init>
 8000d6a:	4603      	mov	r3, r0
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	d001      	beq.n	8000d74 <MX_RTC_Init+0x60>
		Error_Handler();
 8000d70:	f000 fb56 	bl	8001420 <Error_Handler>

	/* USER CODE END Check_RTC_BKUP */

	/** Initialize RTC and set the Time and Date
	 */
	sTime.Hours = 0x0;
 8000d74:	2300      	movs	r3, #0
 8000d76:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
	sTime.Minutes = 0x29;
 8000d7a:	2329      	movs	r3, #41	; 0x29
 8000d7c:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
	sTime.Seconds = 0x0;
 8000d80:	2300      	movs	r3, #0
 8000d82:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
	sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000d86:	2300      	movs	r3, #0
 8000d88:	63bb      	str	r3, [r7, #56]	; 0x38
	sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000d8a:	2300      	movs	r3, #0
 8000d8c:	63fb      	str	r3, [r7, #60]	; 0x3c
	if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK) {
 8000d8e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000d92:	2201      	movs	r2, #1
 8000d94:	4619      	mov	r1, r3
 8000d96:	4833      	ldr	r0, [pc, #204]	; (8000e64 <MX_RTC_Init+0x150>)
 8000d98:	f002 fc95 	bl	80036c6 <HAL_RTC_SetTime>
 8000d9c:	4603      	mov	r3, r0
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	d001      	beq.n	8000da6 <MX_RTC_Init+0x92>
		Error_Handler();
 8000da2:	f000 fb3d 	bl	8001420 <Error_Handler>
	}
	sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8000da6:	2301      	movs	r3, #1
 8000da8:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
	sDate.Month = RTC_MONTH_JANUARY;
 8000dac:	2301      	movs	r3, #1
 8000dae:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
	sDate.Date = 0x1;
 8000db2:	2301      	movs	r3, #1
 8000db4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
	sDate.Year = 0x0;
 8000db8:	2300      	movs	r3, #0
 8000dba:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

	if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK) {
 8000dbe:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000dc2:	2201      	movs	r2, #1
 8000dc4:	4619      	mov	r1, r3
 8000dc6:	4827      	ldr	r0, [pc, #156]	; (8000e64 <MX_RTC_Init+0x150>)
 8000dc8:	f002 fd3a 	bl	8003840 <HAL_RTC_SetDate>
 8000dcc:	4603      	mov	r3, r0
 8000dce:	2b00      	cmp	r3, #0
 8000dd0:	d001      	beq.n	8000dd6 <MX_RTC_Init+0xc2>
		Error_Handler();
 8000dd2:	f000 fb25 	bl	8001420 <Error_Handler>
	}
	/** Enable the Alarm A
	 */
	sAlarm.AlarmTime.Hours = 0x0;
 8000dd6:	2300      	movs	r3, #0
 8000dd8:	703b      	strb	r3, [r7, #0]
	sAlarm.AlarmTime.Minutes = 0x30;
 8000dda:	2330      	movs	r3, #48	; 0x30
 8000ddc:	707b      	strb	r3, [r7, #1]
	sAlarm.AlarmTime.Seconds = 0x0;
 8000dde:	2300      	movs	r3, #0
 8000de0:	70bb      	strb	r3, [r7, #2]
	sAlarm.AlarmTime.SubSeconds = 0x0;
 8000de2:	2300      	movs	r3, #0
 8000de4:	607b      	str	r3, [r7, #4]
	sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000de6:	2300      	movs	r3, #0
 8000de8:	60fb      	str	r3, [r7, #12]
	sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000dea:	2300      	movs	r3, #0
 8000dec:	613b      	str	r3, [r7, #16]
	sAlarm.AlarmMask = RTC_ALARMMASK_HOURS;
 8000dee:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8000df2:	617b      	str	r3, [r7, #20]
	sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8000df4:	2300      	movs	r3, #0
 8000df6:	61bb      	str	r3, [r7, #24]
	sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8000df8:	2300      	movs	r3, #0
 8000dfa:	61fb      	str	r3, [r7, #28]
	sAlarm.AlarmDateWeekDay = 0x1;
 8000dfc:	2301      	movs	r3, #1
 8000dfe:	f887 3020 	strb.w	r3, [r7, #32]
	sAlarm.Alarm = RTC_ALARM_A;
 8000e02:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000e06:	627b      	str	r3, [r7, #36]	; 0x24
	if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK) {
 8000e08:	463b      	mov	r3, r7
 8000e0a:	2201      	movs	r2, #1
 8000e0c:	4619      	mov	r1, r3
 8000e0e:	4815      	ldr	r0, [pc, #84]	; (8000e64 <MX_RTC_Init+0x150>)
 8000e10:	f002 fdbd 	bl	800398e <HAL_RTC_SetAlarm>
 8000e14:	4603      	mov	r3, r0
 8000e16:	2b00      	cmp	r3, #0
 8000e18:	d001      	beq.n	8000e1e <MX_RTC_Init+0x10a>
		Error_Handler();
 8000e1a:	f000 fb01 	bl	8001420 <Error_Handler>
	}
	/** Enable the Alarm B
	 */

	sAlarm.AlarmTime.Minutes = 0x31;
 8000e1e:	2331      	movs	r3, #49	; 0x31
 8000e20:	707b      	strb	r3, [r7, #1]
	sAlarm.Alarm = RTC_ALARM_B;
 8000e22:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000e26:	627b      	str	r3, [r7, #36]	; 0x24

	/* USER CODE BEGIN RTC_Init 2 */
	sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000e28:	2300      	movs	r3, #0
 8000e2a:	60fb      	str	r3, [r7, #12]
	sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000e2c:	2300      	movs	r3, #0
 8000e2e:	613b      	str	r3, [r7, #16]
	sAlarm.AlarmMask = RTC_ALARMMASK_HOURS;
 8000e30:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8000e34:	617b      	str	r3, [r7, #20]
	sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8000e36:	2300      	movs	r3, #0
 8000e38:	61bb      	str	r3, [r7, #24]
	sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	61fb      	str	r3, [r7, #28]
	sAlarm.AlarmDateWeekDay = 0x1;
 8000e3e:	2301      	movs	r3, #1
 8000e40:	f887 3020 	strb.w	r3, [r7, #32]
	if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK) {
 8000e44:	463b      	mov	r3, r7
 8000e46:	2201      	movs	r2, #1
 8000e48:	4619      	mov	r1, r3
 8000e4a:	4806      	ldr	r0, [pc, #24]	; (8000e64 <MX_RTC_Init+0x150>)
 8000e4c:	f002 fd9f 	bl	800398e <HAL_RTC_SetAlarm>
 8000e50:	4603      	mov	r3, r0
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	d001      	beq.n	8000e5a <MX_RTC_Init+0x146>
		Error_Handler();
 8000e56:	f000 fae3 	bl	8001420 <Error_Handler>
	}
	/* USER CODE END RTC_Init 2 */

}
 8000e5a:	bf00      	nop
 8000e5c:	3740      	adds	r7, #64	; 0x40
 8000e5e:	46bd      	mov	sp, r7
 8000e60:	bd80      	pop	{r7, pc}
 8000e62:	bf00      	nop
 8000e64:	20002554 	.word	0x20002554
 8000e68:	40002800 	.word	0x40002800

08000e6c <MX_TIM16_Init>:
/**
 * @brief TIM16 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM16_Init(void) {
 8000e6c:	b580      	push	{r7, lr}
 8000e6e:	af00      	add	r7, sp, #0
	/* USER CODE END TIM16_Init 0 */

	/* USER CODE BEGIN TIM16_Init 1 */

	/* USER CODE END TIM16_Init 1 */
	htim16.Instance = TIM16;
 8000e70:	4b10      	ldr	r3, [pc, #64]	; (8000eb4 <MX_TIM16_Init+0x48>)
 8000e72:	4a11      	ldr	r2, [pc, #68]	; (8000eb8 <MX_TIM16_Init+0x4c>)
 8000e74:	601a      	str	r2, [r3, #0]
	htim16.Init.Prescaler = 7999;
 8000e76:	4b0f      	ldr	r3, [pc, #60]	; (8000eb4 <MX_TIM16_Init+0x48>)
 8000e78:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8000e7c:	605a      	str	r2, [r3, #4]
	htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e7e:	4b0d      	ldr	r3, [pc, #52]	; (8000eb4 <MX_TIM16_Init+0x48>)
 8000e80:	2200      	movs	r2, #0
 8000e82:	609a      	str	r2, [r3, #8]
	htim16.Init.Period = 14999;
 8000e84:	4b0b      	ldr	r3, [pc, #44]	; (8000eb4 <MX_TIM16_Init+0x48>)
 8000e86:	f643 2297 	movw	r2, #14999	; 0x3a97
 8000e8a:	60da      	str	r2, [r3, #12]
	htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e8c:	4b09      	ldr	r3, [pc, #36]	; (8000eb4 <MX_TIM16_Init+0x48>)
 8000e8e:	2200      	movs	r2, #0
 8000e90:	611a      	str	r2, [r3, #16]
	htim16.Init.RepetitionCounter = 0;
 8000e92:	4b08      	ldr	r3, [pc, #32]	; (8000eb4 <MX_TIM16_Init+0x48>)
 8000e94:	2200      	movs	r2, #0
 8000e96:	615a      	str	r2, [r3, #20]
	htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e98:	4b06      	ldr	r3, [pc, #24]	; (8000eb4 <MX_TIM16_Init+0x48>)
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim16) != HAL_OK) {
 8000e9e:	4805      	ldr	r0, [pc, #20]	; (8000eb4 <MX_TIM16_Init+0x48>)
 8000ea0:	f002 feff 	bl	8003ca2 <HAL_TIM_Base_Init>
 8000ea4:	4603      	mov	r3, r0
 8000ea6:	2b00      	cmp	r3, #0
 8000ea8:	d001      	beq.n	8000eae <MX_TIM16_Init+0x42>
		Error_Handler();
 8000eaa:	f000 fab9 	bl	8001420 <Error_Handler>
	}
	/* USER CODE BEGIN TIM16_Init 2 */

	/* USER CODE END TIM16_Init 2 */

}
 8000eae:	bf00      	nop
 8000eb0:	bd80      	pop	{r7, pc}
 8000eb2:	bf00      	nop
 8000eb4:	20002acc 	.word	0x20002acc
 8000eb8:	40014400 	.word	0x40014400

08000ebc <MX_USART2_UART_Init>:
/**
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void) {
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 8000ec0:	4b14      	ldr	r3, [pc, #80]	; (8000f14 <MX_USART2_UART_Init+0x58>)
 8000ec2:	4a15      	ldr	r2, [pc, #84]	; (8000f18 <MX_USART2_UART_Init+0x5c>)
 8000ec4:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 38400;
 8000ec6:	4b13      	ldr	r3, [pc, #76]	; (8000f14 <MX_USART2_UART_Init+0x58>)
 8000ec8:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 8000ecc:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000ece:	4b11      	ldr	r3, [pc, #68]	; (8000f14 <MX_USART2_UART_Init+0x58>)
 8000ed0:	2200      	movs	r2, #0
 8000ed2:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8000ed4:	4b0f      	ldr	r3, [pc, #60]	; (8000f14 <MX_USART2_UART_Init+0x58>)
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 8000eda:	4b0e      	ldr	r3, [pc, #56]	; (8000f14 <MX_USART2_UART_Init+0x58>)
 8000edc:	2200      	movs	r2, #0
 8000ede:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8000ee0:	4b0c      	ldr	r3, [pc, #48]	; (8000f14 <MX_USART2_UART_Init+0x58>)
 8000ee2:	220c      	movs	r2, #12
 8000ee4:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000ee6:	4b0b      	ldr	r3, [pc, #44]	; (8000f14 <MX_USART2_UART_Init+0x58>)
 8000ee8:	2200      	movs	r2, #0
 8000eea:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000eec:	4b09      	ldr	r3, [pc, #36]	; (8000f14 <MX_USART2_UART_Init+0x58>)
 8000eee:	2200      	movs	r2, #0
 8000ef0:	61da      	str	r2, [r3, #28]
	huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000ef2:	4b08      	ldr	r3, [pc, #32]	; (8000f14 <MX_USART2_UART_Init+0x58>)
 8000ef4:	2200      	movs	r2, #0
 8000ef6:	621a      	str	r2, [r3, #32]
	huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000ef8:	4b06      	ldr	r3, [pc, #24]	; (8000f14 <MX_USART2_UART_Init+0x58>)
 8000efa:	2200      	movs	r2, #0
 8000efc:	625a      	str	r2, [r3, #36]	; 0x24
	if (HAL_UART_Init(&huart2) != HAL_OK) {
 8000efe:	4805      	ldr	r0, [pc, #20]	; (8000f14 <MX_USART2_UART_Init+0x58>)
 8000f00:	f003 f99a 	bl	8004238 <HAL_UART_Init>
 8000f04:	4603      	mov	r3, r0
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	d001      	beq.n	8000f0e <MX_USART2_UART_Init+0x52>
		Error_Handler();
 8000f0a:	f000 fa89 	bl	8001420 <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 8000f0e:	bf00      	nop
 8000f10:	bd80      	pop	{r7, pc}
 8000f12:	bf00      	nop
 8000f14:	20002a44 	.word	0x20002a44
 8000f18:	40004400 	.word	0x40004400

08000f1c <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8000f1c:	b480      	push	{r7}
 8000f1e:	b083      	sub	sp, #12
 8000f20:	af00      	add	r7, sp, #0

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000f22:	4b09      	ldr	r3, [pc, #36]	; (8000f48 <MX_GPIO_Init+0x2c>)
 8000f24:	695b      	ldr	r3, [r3, #20]
 8000f26:	4a08      	ldr	r2, [pc, #32]	; (8000f48 <MX_GPIO_Init+0x2c>)
 8000f28:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000f2c:	6153      	str	r3, [r2, #20]
 8000f2e:	4b06      	ldr	r3, [pc, #24]	; (8000f48 <MX_GPIO_Init+0x2c>)
 8000f30:	695b      	ldr	r3, [r3, #20]
 8000f32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f36:	607b      	str	r3, [r7, #4]
 8000f38:	687b      	ldr	r3, [r7, #4]

}
 8000f3a:	bf00      	nop
 8000f3c:	370c      	adds	r7, #12
 8000f3e:	46bd      	mov	sp, r7
 8000f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f44:	4770      	bx	lr
 8000f46:	bf00      	nop
 8000f48:	40021000 	.word	0x40021000

08000f4c <HAL_RTC_AlarmAEventCallback>:

/* USER CODE BEGIN 4 */
// Callbacks
void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc) {
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b082      	sub	sp, #8
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	6078      	str	r0, [r7, #4]
	sprintf((char*) msg, "Alarm A callback entered\r\n");
 8000f54:	4945      	ldr	r1, [pc, #276]	; (800106c <HAL_RTC_AlarmAEventCallback+0x120>)
 8000f56:	4846      	ldr	r0, [pc, #280]	; (8001070 <HAL_RTC_AlarmAEventCallback+0x124>)
 8000f58:	f007 fa18 	bl	800838c <siprintf>
	HAL_UART_Transmit(&huart2, (uint8_t*) msg, strlen((char const*) msg), 1000);
 8000f5c:	4844      	ldr	r0, [pc, #272]	; (8001070 <HAL_RTC_AlarmAEventCallback+0x124>)
 8000f5e:	f7ff f93f 	bl	80001e0 <strlen>
 8000f62:	4603      	mov	r3, r0
 8000f64:	b29a      	uxth	r2, r3
 8000f66:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f6a:	4941      	ldr	r1, [pc, #260]	; (8001070 <HAL_RTC_AlarmAEventCallback+0x124>)
 8000f6c:	4841      	ldr	r0, [pc, #260]	; (8001074 <HAL_RTC_AlarmAEventCallback+0x128>)
 8000f6e:	f003 f9b1 	bl	80042d4 <HAL_UART_Transmit>
	sprintf((char*) msg, "alarmA flag: %d\talarmB flag: %d\r\n\n",
			__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF),
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	681b      	ldr	r3, [r3, #0]
 8000f76:	68db      	ldr	r3, [r3, #12]
 8000f78:	f403 7380 	and.w	r3, r3, #256	; 0x100
	sprintf((char*) msg, "alarmA flag: %d\talarmB flag: %d\r\n\n",
 8000f7c:	2b00      	cmp	r3, #0
 8000f7e:	bf14      	ite	ne
 8000f80:	2301      	movne	r3, #1
 8000f82:	2300      	moveq	r3, #0
 8000f84:	b2db      	uxtb	r3, r3
 8000f86:	461a      	mov	r2, r3
			__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF));
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	68db      	ldr	r3, [r3, #12]
 8000f8e:	f403 7300 	and.w	r3, r3, #512	; 0x200
	sprintf((char*) msg, "alarmA flag: %d\talarmB flag: %d\r\n\n",
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	bf14      	ite	ne
 8000f96:	2301      	movne	r3, #1
 8000f98:	2300      	moveq	r3, #0
 8000f9a:	b2db      	uxtb	r3, r3
 8000f9c:	4936      	ldr	r1, [pc, #216]	; (8001078 <HAL_RTC_AlarmAEventCallback+0x12c>)
 8000f9e:	4834      	ldr	r0, [pc, #208]	; (8001070 <HAL_RTC_AlarmAEventCallback+0x124>)
 8000fa0:	f007 f9f4 	bl	800838c <siprintf>
	HAL_UART_Transmit(&huart2, (uint8_t*) msg, strlen(msg), 1000);
 8000fa4:	4832      	ldr	r0, [pc, #200]	; (8001070 <HAL_RTC_AlarmAEventCallback+0x124>)
 8000fa6:	f7ff f91b 	bl	80001e0 <strlen>
 8000faa:	4603      	mov	r3, r0
 8000fac:	b29a      	uxth	r2, r3
 8000fae:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000fb2:	492f      	ldr	r1, [pc, #188]	; (8001070 <HAL_RTC_AlarmAEventCallback+0x124>)
 8000fb4:	482f      	ldr	r0, [pc, #188]	; (8001074 <HAL_RTC_AlarmAEventCallback+0x128>)
 8000fb6:	f003 f98d 	bl	80042d4 <HAL_UART_Transmit>
	// clear the alarm flag
	__HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	681b      	ldr	r3, [r3, #0]
 8000fbe:	22ca      	movs	r2, #202	; 0xca
 8000fc0:	625a      	str	r2, [r3, #36]	; 0x24
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	681b      	ldr	r3, [r3, #0]
 8000fc6:	2253      	movs	r2, #83	; 0x53
 8000fc8:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != RESET)
 8000fca:	e008      	b.n	8000fde <HAL_RTC_AlarmAEventCallback+0x92>
		__HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	68db      	ldr	r3, [r3, #12]
 8000fd2:	b2da      	uxtb	r2, r3
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	f462 72c0 	orn	r2, r2, #384	; 0x180
 8000fdc:	60da      	str	r2, [r3, #12]
	while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != RESET)
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	68db      	ldr	r3, [r3, #12]
 8000fe4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000fe8:	2b00      	cmp	r3, #0
 8000fea:	d1ef      	bne.n	8000fcc <HAL_RTC_AlarmAEventCallback+0x80>
	__HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	22ff      	movs	r2, #255	; 0xff
 8000ff2:	625a      	str	r2, [r3, #36]	; 0x24
	__HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8000ff4:	4b21      	ldr	r3, [pc, #132]	; (800107c <HAL_RTC_AlarmAEventCallback+0x130>)
 8000ff6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000ffa:	615a      	str	r2, [r3, #20]

	sprintf((char*) msg, "alarmA flag after clear: %d\talarmB flag: %d\r\n\n",
			__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF),
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	68db      	ldr	r3, [r3, #12]
 8001002:	f403 7380 	and.w	r3, r3, #256	; 0x100
	sprintf((char*) msg, "alarmA flag after clear: %d\talarmB flag: %d\r\n\n",
 8001006:	2b00      	cmp	r3, #0
 8001008:	bf14      	ite	ne
 800100a:	2301      	movne	r3, #1
 800100c:	2300      	moveq	r3, #0
 800100e:	b2db      	uxtb	r3, r3
 8001010:	461a      	mov	r2, r3
			__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF));
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	681b      	ldr	r3, [r3, #0]
 8001016:	68db      	ldr	r3, [r3, #12]
 8001018:	f403 7300 	and.w	r3, r3, #512	; 0x200
	sprintf((char*) msg, "alarmA flag after clear: %d\talarmB flag: %d\r\n\n",
 800101c:	2b00      	cmp	r3, #0
 800101e:	bf14      	ite	ne
 8001020:	2301      	movne	r3, #1
 8001022:	2300      	moveq	r3, #0
 8001024:	b2db      	uxtb	r3, r3
 8001026:	4916      	ldr	r1, [pc, #88]	; (8001080 <HAL_RTC_AlarmAEventCallback+0x134>)
 8001028:	4811      	ldr	r0, [pc, #68]	; (8001070 <HAL_RTC_AlarmAEventCallback+0x124>)
 800102a:	f007 f9af 	bl	800838c <siprintf>
	HAL_UART_Transmit(&huart2, (uint8_t*) msg, strlen(msg), 1000);
 800102e:	4810      	ldr	r0, [pc, #64]	; (8001070 <HAL_RTC_AlarmAEventCallback+0x124>)
 8001030:	f7ff f8d6 	bl	80001e0 <strlen>
 8001034:	4603      	mov	r3, r0
 8001036:	b29a      	uxth	r2, r3
 8001038:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800103c:	490c      	ldr	r1, [pc, #48]	; (8001070 <HAL_RTC_AlarmAEventCallback+0x124>)
 800103e:	480d      	ldr	r0, [pc, #52]	; (8001074 <HAL_RTC_AlarmAEventCallback+0x128>)
 8001040:	f003 f948 	bl	80042d4 <HAL_UART_Transmit>
	alarmAOccurred = 1;
 8001044:	4b0f      	ldr	r3, [pc, #60]	; (8001084 <HAL_RTC_AlarmAEventCallback+0x138>)
 8001046:	2201      	movs	r2, #1
 8001048:	701a      	strb	r2, [r3, #0]

	  __HAL_PWR_CLEAR_FLAG(PWR_FLAG_WU);
 800104a:	4b0f      	ldr	r3, [pc, #60]	; (8001088 <HAL_RTC_AlarmAEventCallback+0x13c>)
 800104c:	681b      	ldr	r3, [r3, #0]
 800104e:	4a0e      	ldr	r2, [pc, #56]	; (8001088 <HAL_RTC_AlarmAEventCallback+0x13c>)
 8001050:	f043 0304 	orr.w	r3, r3, #4
 8001054:	6013      	str	r3, [r2, #0]
	  HAL_SuspendTick(); // systick generates interrupts which may wake the processor
 8001056:	f000 faf5 	bl	8001644 <HAL_SuspendTick>
	  HAL_PWR_EnterSTOPMode(PWR_MAINREGULATOR_ON, PWR_STOPENTRY_WFI);
 800105a:	2101      	movs	r1, #1
 800105c:	2000      	movs	r0, #0
 800105e:	f000 fed1 	bl	8001e04 <HAL_PWR_EnterSTOPMode>
}
 8001062:	bf00      	nop
 8001064:	3708      	adds	r7, #8
 8001066:	46bd      	mov	sp, r7
 8001068:	bd80      	pop	{r7, pc}
 800106a:	bf00      	nop
 800106c:	0800a494 	.word	0x0800a494
 8001070:	20002000 	.word	0x20002000
 8001074:	20002a44 	.word	0x20002a44
 8001078:	0800a4b0 	.word	0x0800a4b0
 800107c:	40010400 	.word	0x40010400
 8001080:	0800a4d4 	.word	0x0800a4d4
 8001084:	200001fc 	.word	0x200001fc
 8001088:	40007000 	.word	0x40007000

0800108c <HAL_RTCEx_AlarmBEventCallback>:

void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc) {
 800108c:	b580      	push	{r7, lr}
 800108e:	b082      	sub	sp, #8
 8001090:	af00      	add	r7, sp, #0
 8001092:	6078      	str	r0, [r7, #4]

	sprintf((char*) msg, "Alarm B callback entered\r\n");
 8001094:	494a      	ldr	r1, [pc, #296]	; (80011c0 <HAL_RTCEx_AlarmBEventCallback+0x134>)
 8001096:	484b      	ldr	r0, [pc, #300]	; (80011c4 <HAL_RTCEx_AlarmBEventCallback+0x138>)
 8001098:	f007 f978 	bl	800838c <siprintf>
	HAL_UART_Transmit(&huart2, (uint8_t*) msg, strlen((char const*) msg), 1000);
 800109c:	4849      	ldr	r0, [pc, #292]	; (80011c4 <HAL_RTCEx_AlarmBEventCallback+0x138>)
 800109e:	f7ff f89f 	bl	80001e0 <strlen>
 80010a2:	4603      	mov	r3, r0
 80010a4:	b29a      	uxth	r2, r3
 80010a6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80010aa:	4946      	ldr	r1, [pc, #280]	; (80011c4 <HAL_RTCEx_AlarmBEventCallback+0x138>)
 80010ac:	4846      	ldr	r0, [pc, #280]	; (80011c8 <HAL_RTCEx_AlarmBEventCallback+0x13c>)
 80010ae:	f003 f911 	bl	80042d4 <HAL_UART_Transmit>

	HAL_UART_Transmit(&huart2, (uint8_t*) msg, strlen((char const*) msg), 1000);
 80010b2:	4844      	ldr	r0, [pc, #272]	; (80011c4 <HAL_RTCEx_AlarmBEventCallback+0x138>)
 80010b4:	f7ff f894 	bl	80001e0 <strlen>
 80010b8:	4603      	mov	r3, r0
 80010ba:	b29a      	uxth	r2, r3
 80010bc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80010c0:	4940      	ldr	r1, [pc, #256]	; (80011c4 <HAL_RTCEx_AlarmBEventCallback+0x138>)
 80010c2:	4841      	ldr	r0, [pc, #260]	; (80011c8 <HAL_RTCEx_AlarmBEventCallback+0x13c>)
 80010c4:	f003 f906 	bl	80042d4 <HAL_UART_Transmit>
	sprintf((char*) msg,
			"before clear attempt: alarmA flag: %d\talarmB flag: %d\r\n\n",
			__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF),
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	68db      	ldr	r3, [r3, #12]
 80010ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
	sprintf((char*) msg,
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	bf14      	ite	ne
 80010d6:	2301      	movne	r3, #1
 80010d8:	2300      	moveq	r3, #0
 80010da:	b2db      	uxtb	r3, r3
 80010dc:	461a      	mov	r2, r3
			__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF));
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	68db      	ldr	r3, [r3, #12]
 80010e4:	f403 7300 	and.w	r3, r3, #512	; 0x200
	sprintf((char*) msg,
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	bf14      	ite	ne
 80010ec:	2301      	movne	r3, #1
 80010ee:	2300      	moveq	r3, #0
 80010f0:	b2db      	uxtb	r3, r3
 80010f2:	4936      	ldr	r1, [pc, #216]	; (80011cc <HAL_RTCEx_AlarmBEventCallback+0x140>)
 80010f4:	4833      	ldr	r0, [pc, #204]	; (80011c4 <HAL_RTCEx_AlarmBEventCallback+0x138>)
 80010f6:	f007 f949 	bl	800838c <siprintf>
	HAL_UART_Transmit(&huart2, (uint8_t*) msg, strlen(msg), 1000);
 80010fa:	4832      	ldr	r0, [pc, #200]	; (80011c4 <HAL_RTCEx_AlarmBEventCallback+0x138>)
 80010fc:	f7ff f870 	bl	80001e0 <strlen>
 8001100:	4603      	mov	r3, r0
 8001102:	b29a      	uxth	r2, r3
 8001104:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001108:	492e      	ldr	r1, [pc, #184]	; (80011c4 <HAL_RTCEx_AlarmBEventCallback+0x138>)
 800110a:	482f      	ldr	r0, [pc, #188]	; (80011c8 <HAL_RTCEx_AlarmBEventCallback+0x13c>)
 800110c:	f003 f8e2 	bl	80042d4 <HAL_UART_Transmit>

	// clear the alarm flag
	__HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	22ca      	movs	r2, #202	; 0xca
 8001116:	625a      	str	r2, [r3, #36]	; 0x24
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	2253      	movs	r2, #83	; 0x53
 800111e:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != RESET)
 8001120:	e008      	b.n	8001134 <HAL_RTCEx_AlarmBEventCallback+0xa8>
		__HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	68db      	ldr	r3, [r3, #12]
 8001128:	b2da      	uxtb	r2, r3
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	f462 7220 	orn	r2, r2, #640	; 0x280
 8001132:	60da      	str	r2, [r3, #12]
	while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != RESET)
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	68db      	ldr	r3, [r3, #12]
 800113a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800113e:	2b00      	cmp	r3, #0
 8001140:	d1ef      	bne.n	8001122 <HAL_RTCEx_AlarmBEventCallback+0x96>
	__HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8001142:	4b23      	ldr	r3, [pc, #140]	; (80011d0 <HAL_RTCEx_AlarmBEventCallback+0x144>)
 8001144:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001148:	615a      	str	r2, [r3, #20]
	__HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	22ff      	movs	r2, #255	; 0xff
 8001150:	625a      	str	r2, [r3, #36]	; 0x24
	__HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8001152:	4b1f      	ldr	r3, [pc, #124]	; (80011d0 <HAL_RTCEx_AlarmBEventCallback+0x144>)
 8001154:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001158:	615a      	str	r2, [r3, #20]

	sprintf((char*) msg,
			"after clear attempt: alarmA flag: %d\talarmB flag: %d\r\n\n",
			__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF),
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	68db      	ldr	r3, [r3, #12]
 8001160:	f403 7380 	and.w	r3, r3, #256	; 0x100
	sprintf((char*) msg,
 8001164:	2b00      	cmp	r3, #0
 8001166:	bf14      	ite	ne
 8001168:	2301      	movne	r3, #1
 800116a:	2300      	moveq	r3, #0
 800116c:	b2db      	uxtb	r3, r3
 800116e:	461a      	mov	r2, r3
			__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF));
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	68db      	ldr	r3, [r3, #12]
 8001176:	f403 7300 	and.w	r3, r3, #512	; 0x200
	sprintf((char*) msg,
 800117a:	2b00      	cmp	r3, #0
 800117c:	bf14      	ite	ne
 800117e:	2301      	movne	r3, #1
 8001180:	2300      	moveq	r3, #0
 8001182:	b2db      	uxtb	r3, r3
 8001184:	4913      	ldr	r1, [pc, #76]	; (80011d4 <HAL_RTCEx_AlarmBEventCallback+0x148>)
 8001186:	480f      	ldr	r0, [pc, #60]	; (80011c4 <HAL_RTCEx_AlarmBEventCallback+0x138>)
 8001188:	f007 f900 	bl	800838c <siprintf>
	HAL_UART_Transmit(&huart2, (uint8_t*) msg, strlen(msg), 1000);
 800118c:	480d      	ldr	r0, [pc, #52]	; (80011c4 <HAL_RTCEx_AlarmBEventCallback+0x138>)
 800118e:	f7ff f827 	bl	80001e0 <strlen>
 8001192:	4603      	mov	r3, r0
 8001194:	b29a      	uxth	r2, r3
 8001196:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800119a:	490a      	ldr	r1, [pc, #40]	; (80011c4 <HAL_RTCEx_AlarmBEventCallback+0x138>)
 800119c:	480a      	ldr	r0, [pc, #40]	; (80011c8 <HAL_RTCEx_AlarmBEventCallback+0x13c>)
 800119e:	f003 f899 	bl	80042d4 <HAL_UART_Transmit>
	alarmAOccurred = 1;
 80011a2:	4b0d      	ldr	r3, [pc, #52]	; (80011d8 <HAL_RTCEx_AlarmBEventCallback+0x14c>)
 80011a4:	2201      	movs	r2, #1
 80011a6:	701a      	strb	r2, [r3, #0]

	__HAL_PWR_CLEAR_FLAG(PWR_FLAG_WU);
 80011a8:	4b0c      	ldr	r3, [pc, #48]	; (80011dc <HAL_RTCEx_AlarmBEventCallback+0x150>)
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	4a0b      	ldr	r2, [pc, #44]	; (80011dc <HAL_RTCEx_AlarmBEventCallback+0x150>)
 80011ae:	f043 0304 	orr.w	r3, r3, #4
 80011b2:	6013      	str	r3, [r2, #0]
	HAL_SuspendTick(); // systick generates interrupts which may wake the processor
 80011b4:	f000 fa46 	bl	8001644 <HAL_SuspendTick>

}
 80011b8:	bf00      	nop
 80011ba:	3708      	adds	r7, #8
 80011bc:	46bd      	mov	sp, r7
 80011be:	bd80      	pop	{r7, pc}
 80011c0:	0800a504 	.word	0x0800a504
 80011c4:	20002000 	.word	0x20002000
 80011c8:	20002a44 	.word	0x20002a44
 80011cc:	0800a520 	.word	0x0800a520
 80011d0:	40010400 	.word	0x40010400
 80011d4:	0800a55c 	.word	0x0800a55c
 80011d8:	200001fc 	.word	0x200001fc
 80011dc:	40007000 	.word	0x40007000

080011e0 <pollAlarmInterruptFlag>:
//}

/*
 * polls the alarm interrupt flags and calls the appropriate callback functions.
 */
void pollAlarmInterruptFlag(void) {
 80011e0:	b580      	push	{r7, lr}
 80011e2:	af00      	add	r7, sp, #0
	if (__HAL_RTC_ALARM_GET_FLAG(&hrtc, RTC_FLAG_ALRAF) != RESET)
 80011e4:	4b0a      	ldr	r3, [pc, #40]	; (8001210 <pollAlarmInterruptFlag+0x30>)
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	68db      	ldr	r3, [r3, #12]
 80011ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d002      	beq.n	80011f8 <pollAlarmInterruptFlag+0x18>
		HAL_RTC_AlarmAEventCallback(&hrtc);
 80011f2:	4807      	ldr	r0, [pc, #28]	; (8001210 <pollAlarmInterruptFlag+0x30>)
 80011f4:	f7ff feaa 	bl	8000f4c <HAL_RTC_AlarmAEventCallback>
	if (__HAL_RTC_ALARM_GET_FLAG(&hrtc, RTC_FLAG_ALRBF) != RESET)
 80011f8:	4b05      	ldr	r3, [pc, #20]	; (8001210 <pollAlarmInterruptFlag+0x30>)
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	68db      	ldr	r3, [r3, #12]
 80011fe:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001202:	2b00      	cmp	r3, #0
 8001204:	d002      	beq.n	800120c <pollAlarmInterruptFlag+0x2c>
		HAL_RTCEx_AlarmBEventCallback(&hrtc);
 8001206:	4802      	ldr	r0, [pc, #8]	; (8001210 <pollAlarmInterruptFlag+0x30>)
 8001208:	f7ff ff40 	bl	800108c <HAL_RTCEx_AlarmBEventCallback>
}
 800120c:	bf00      	nop
 800120e:	bd80      	pop	{r7, pc}
 8001210:	20002554 	.word	0x20002554

08001214 <StartFakeSensors>:
 * @brief  Function implementing the fakeSensors thread.
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartFakeSensors */
void StartFakeSensors(void *argument) {
 8001214:	b5b0      	push	{r4, r5, r7, lr}
 8001216:	b098      	sub	sp, #96	; 0x60
 8001218:	af00      	add	r7, sp, #0
 800121a:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN 5 */
	/* Infinite loop */
	float accels[10] = { 0.0, 0.23, 120.0, 420.0, 69.42, 10.3, 20.5, 12.12,
 800121c:	4b33      	ldr	r3, [pc, #204]	; (80012ec <StartFakeSensors+0xd8>)
 800121e:	f107 0430 	add.w	r4, r7, #48	; 0x30
 8001222:	461d      	mov	r5, r3
 8001224:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001226:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001228:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800122a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800122c:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001230:	e884 0003 	stmia.w	r4, {r0, r1}
			42.42, 0.0 };
	uint32_t friends[10] = { 0, 1, 2, 3, 4, 5, 4, 3, 2, 1 };
 8001234:	4b2e      	ldr	r3, [pc, #184]	; (80012f0 <StartFakeSensors+0xdc>)
 8001236:	f107 0408 	add.w	r4, r7, #8
 800123a:	461d      	mov	r5, r3
 800123c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800123e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001240:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001242:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001244:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001248:	e884 0003 	stmia.w	r4, {r0, r1}
	/* Infinite loop */
	uint32_t i = 0;
 800124c:	2300      	movs	r3, #0
 800124e:	65fb      	str	r3, [r7, #92]	; 0x5c
	char *buffer = (char*) malloc(100);
 8001250:	2064      	movs	r0, #100	; 0x64
 8001252:	f006 faef 	bl	8007834 <malloc>
 8001256:	4603      	mov	r3, r0
 8001258:	65bb      	str	r3, [r7, #88]	; 0x58
	memset(buffer, 0, 100);
 800125a:	2264      	movs	r2, #100	; 0x64
 800125c:	2100      	movs	r1, #0
 800125e:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8001260:	f006 fafe 	bl	8007860 <memset>
	for (;;) {

		acceleration = accels[i % 10];
 8001264:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 8001266:	4b23      	ldr	r3, [pc, #140]	; (80012f4 <StartFakeSensors+0xe0>)
 8001268:	fba3 2301 	umull	r2, r3, r3, r1
 800126c:	08da      	lsrs	r2, r3, #3
 800126e:	4613      	mov	r3, r2
 8001270:	009b      	lsls	r3, r3, #2
 8001272:	4413      	add	r3, r2
 8001274:	005b      	lsls	r3, r3, #1
 8001276:	1aca      	subs	r2, r1, r3
 8001278:	0093      	lsls	r3, r2, #2
 800127a:	f107 0260 	add.w	r2, r7, #96	; 0x60
 800127e:	4413      	add	r3, r2
 8001280:	3b30      	subs	r3, #48	; 0x30
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	4a1c      	ldr	r2, [pc, #112]	; (80012f8 <StartFakeSensors+0xe4>)
 8001286:	6013      	str	r3, [r2, #0]
		numberOfFriends = friends[i % 10];
 8001288:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800128a:	4b1a      	ldr	r3, [pc, #104]	; (80012f4 <StartFakeSensors+0xe0>)
 800128c:	fba3 2301 	umull	r2, r3, r3, r1
 8001290:	08da      	lsrs	r2, r3, #3
 8001292:	4613      	mov	r3, r2
 8001294:	009b      	lsls	r3, r3, #2
 8001296:	4413      	add	r3, r2
 8001298:	005b      	lsls	r3, r3, #1
 800129a:	1aca      	subs	r2, r1, r3
 800129c:	0093      	lsls	r3, r2, #2
 800129e:	f107 0260 	add.w	r2, r7, #96	; 0x60
 80012a2:	4413      	add	r3, r2
 80012a4:	f853 3c58 	ldr.w	r3, [r3, #-88]
 80012a8:	4a14      	ldr	r2, [pc, #80]	; (80012fc <StartFakeSensors+0xe8>)
 80012aa:	6013      	str	r3, [r2, #0]
		sprintf(buffer, "IN Acceleration: %f\r\n", acceleration);
 80012ac:	4b12      	ldr	r3, [pc, #72]	; (80012f8 <StartFakeSensors+0xe4>)
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	4618      	mov	r0, r3
 80012b2:	f7ff f951 	bl	8000558 <__aeabi_f2d>
 80012b6:	4602      	mov	r2, r0
 80012b8:	460b      	mov	r3, r1
 80012ba:	4911      	ldr	r1, [pc, #68]	; (8001300 <StartFakeSensors+0xec>)
 80012bc:	6db8      	ldr	r0, [r7, #88]	; 0x58
 80012be:	f007 f865 	bl	800838c <siprintf>
		myprintf(buffer);
 80012c2:	6db8      	ldr	r0, [r7, #88]	; 0x58
 80012c4:	f7ff fc78 	bl	8000bb8 <myprintf>
		sprintf(buffer, "IN Number of friends: %lu\r\n", numberOfFriends);
 80012c8:	4b0c      	ldr	r3, [pc, #48]	; (80012fc <StartFakeSensors+0xe8>)
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	461a      	mov	r2, r3
 80012ce:	490d      	ldr	r1, [pc, #52]	; (8001304 <StartFakeSensors+0xf0>)
 80012d0:	6db8      	ldr	r0, [r7, #88]	; 0x58
 80012d2:	f007 f85b 	bl	800838c <siprintf>
		myprintf(buffer);
 80012d6:	6db8      	ldr	r0, [r7, #88]	; 0x58
 80012d8:	f7ff fc6e 	bl	8000bb8 <myprintf>
		++i;
 80012dc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80012de:	3301      	adds	r3, #1
 80012e0:	65fb      	str	r3, [r7, #92]	; 0x5c
		osDelay(2000);
 80012e2:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80012e6:	f003 fd21 	bl	8004d2c <osDelay>
		acceleration = accels[i % 10];
 80012ea:	e7bb      	b.n	8001264 <StartFakeSensors+0x50>
 80012ec:	0800a5c8 	.word	0x0800a5c8
 80012f0:	0800a5f0 	.word	0x0800a5f0
 80012f4:	cccccccd 	.word	0xcccccccd
 80012f8:	20002bd4 	.word	0x20002bd4
 80012fc:	20000200 	.word	0x20000200
 8001300:	0800a594 	.word	0x0800a594
 8001304:	0800a5ac 	.word	0x0800a5ac

08001308 <StartFakeTelemetry>:
 * @brief Function implementing the fakeTelemetry thread.
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartFakeTelemetry */
void StartFakeTelemetry(void *argument) {
 8001308:	b580      	push	{r7, lr}
 800130a:	b084      	sub	sp, #16
 800130c:	af00      	add	r7, sp, #0
 800130e:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN StartFakeTelemetry */
	/* Infinite loop */
	char *buffer1 = (char*) malloc(100);
 8001310:	2064      	movs	r0, #100	; 0x64
 8001312:	f006 fa8f 	bl	8007834 <malloc>
 8001316:	4603      	mov	r3, r0
 8001318:	60fb      	str	r3, [r7, #12]
	memset(buffer1, 0, 100);
 800131a:	2264      	movs	r2, #100	; 0x64
 800131c:	2100      	movs	r1, #0
 800131e:	68f8      	ldr	r0, [r7, #12]
 8001320:	f006 fa9e 	bl	8007860 <memset>
	for (;;) {

		sprintf(buffer1, "OUT Acceleration: %f\r\n", acceleration);
 8001324:	4b0e      	ldr	r3, [pc, #56]	; (8001360 <StartFakeTelemetry+0x58>)
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	4618      	mov	r0, r3
 800132a:	f7ff f915 	bl	8000558 <__aeabi_f2d>
 800132e:	4602      	mov	r2, r0
 8001330:	460b      	mov	r3, r1
 8001332:	490c      	ldr	r1, [pc, #48]	; (8001364 <StartFakeTelemetry+0x5c>)
 8001334:	68f8      	ldr	r0, [r7, #12]
 8001336:	f007 f829 	bl	800838c <siprintf>
		myprintf(buffer1);
 800133a:	68f8      	ldr	r0, [r7, #12]
 800133c:	f7ff fc3c 	bl	8000bb8 <myprintf>
		sprintf(buffer1, "OUT Number of friends: %li\r\n", numberOfFriends);
 8001340:	4b09      	ldr	r3, [pc, #36]	; (8001368 <StartFakeTelemetry+0x60>)
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	461a      	mov	r2, r3
 8001346:	4909      	ldr	r1, [pc, #36]	; (800136c <StartFakeTelemetry+0x64>)
 8001348:	68f8      	ldr	r0, [r7, #12]
 800134a:	f007 f81f 	bl	800838c <siprintf>
		myprintf(buffer1);
 800134e:	68f8      	ldr	r0, [r7, #12]
 8001350:	f7ff fc32 	bl	8000bb8 <myprintf>
		osDelay(5000);
 8001354:	f241 3088 	movw	r0, #5000	; 0x1388
 8001358:	f003 fce8 	bl	8004d2c <osDelay>
		sprintf(buffer1, "OUT Acceleration: %f\r\n", acceleration);
 800135c:	e7e2      	b.n	8001324 <StartFakeTelemetry+0x1c>
 800135e:	bf00      	nop
 8001360:	20002bd4 	.word	0x20002bd4
 8001364:	0800a618 	.word	0x0800a618
 8001368:	20000200 	.word	0x20000200
 800136c:	0800a630 	.word	0x0800a630

08001370 <StartFakeEjection>:
 * @brief Function implementing the fakeEjection thread.
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartFakeEjection */
void StartFakeEjection(void *argument) {
 8001370:	b580      	push	{r7, lr}
 8001372:	b084      	sub	sp, #16
 8001374:	af00      	add	r7, sp, #0
 8001376:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN StartFakeEjection */
	/* Infinite loop */
	char *buffer = (char*) malloc(100);
 8001378:	2064      	movs	r0, #100	; 0x64
 800137a:	f006 fa5b 	bl	8007834 <malloc>
 800137e:	4603      	mov	r3, r0
 8001380:	60fb      	str	r3, [r7, #12]
	memset(buffer, 0, 100);
 8001382:	2264      	movs	r2, #100	; 0x64
 8001384:	2100      	movs	r1, #0
 8001386:	68f8      	ldr	r0, [r7, #12]
 8001388:	f006 fa6a 	bl	8007860 <memset>
	for (;;) {

		if (numberOfFriends == 5) {
 800138c:	4b07      	ldr	r3, [pc, #28]	; (80013ac <StartFakeEjection+0x3c>)
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	2b05      	cmp	r3, #5
 8001392:	d106      	bne.n	80013a2 <StartFakeEjection+0x32>
			sprintf(buffer, "EJECT or smthg\r\n");
 8001394:	4906      	ldr	r1, [pc, #24]	; (80013b0 <StartFakeEjection+0x40>)
 8001396:	68f8      	ldr	r0, [r7, #12]
 8001398:	f006 fff8 	bl	800838c <siprintf>
			myprintf(buffer);
 800139c:	68f8      	ldr	r0, [r7, #12]
 800139e:	f7ff fc0b 	bl	8000bb8 <myprintf>
		}
		osDelay(1000);
 80013a2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80013a6:	f003 fcc1 	bl	8004d2c <osDelay>
		if (numberOfFriends == 5) {
 80013aa:	e7ef      	b.n	800138c <StartFakeEjection+0x1c>
 80013ac:	20000200 	.word	0x20000200
 80013b0:	0800a650 	.word	0x0800a650

080013b4 <HAL_TIM_PeriodElapsedCallback>:
 * HAL_TIM_IRQHandler(). It makes a direct call to HAL_IncTick() to increment
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 80013b4:	b580      	push	{r7, lr}
 80013b6:	b084      	sub	sp, #16
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN Callback 0 */

	/* USER CODE END Callback 0 */
	if (htim->Instance == TIM6) {
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	4a13      	ldr	r2, [pc, #76]	; (8001410 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 80013c2:	4293      	cmp	r3, r2
 80013c4:	d101      	bne.n	80013ca <HAL_TIM_PeriodElapsedCallback+0x16>
		HAL_IncTick();
 80013c6:	f000 fa91 	bl	80018ec <HAL_IncTick>
	}
	/* USER CODE BEGIN Callback 1 */
	if (htim->Instance == TIM16) {
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	4a11      	ldr	r2, [pc, #68]	; (8001414 <HAL_TIM_PeriodElapsedCallback+0x60>)
 80013d0:	4293      	cmp	r3, r2
 80013d2:	d119      	bne.n	8001408 <HAL_TIM_PeriodElapsedCallback+0x54>
		pollAlarmInterruptFlag();
 80013d4:	f7ff ff04 	bl	80011e0 <pollAlarmInterruptFlag>
		char *buffer = (char*) malloc(100);
 80013d8:	2064      	movs	r0, #100	; 0x64
 80013da:	f006 fa2b 	bl	8007834 <malloc>
 80013de:	4603      	mov	r3, r0
 80013e0:	60fb      	str	r3, [r7, #12]
		memset(buffer, 0, 100);
 80013e2:	2264      	movs	r2, #100	; 0x64
 80013e4:	2100      	movs	r1, #0
 80013e6:	68f8      	ldr	r0, [r7, #12]
 80013e8:	f006 fa3a 	bl	8007860 <memset>
		sprintf(buffer, "UwU\r\n");
 80013ec:	490a      	ldr	r1, [pc, #40]	; (8001418 <HAL_TIM_PeriodElapsedCallback+0x64>)
 80013ee:	68f8      	ldr	r0, [r7, #12]
 80013f0:	f006 ffcc 	bl	800838c <siprintf>
		myprintf(buffer);
 80013f4:	68f8      	ldr	r0, [r7, #12]
 80013f6:	f7ff fbdf 	bl	8000bb8 <myprintf>
//		HAL_Delay(10000);
		sprintf(buffer, "wUw\r\n");
 80013fa:	4908      	ldr	r1, [pc, #32]	; (800141c <HAL_TIM_PeriodElapsedCallback+0x68>)
 80013fc:	68f8      	ldr	r0, [r7, #12]
 80013fe:	f006 ffc5 	bl	800838c <siprintf>
		myprintf(buffer);
 8001402:	68f8      	ldr	r0, [r7, #12]
 8001404:	f7ff fbd8 	bl	8000bb8 <myprintf>
	}
	/* USER CODE END Callback 1 */
}
 8001408:	bf00      	nop
 800140a:	3710      	adds	r7, #16
 800140c:	46bd      	mov	sp, r7
 800140e:	bd80      	pop	{r7, pc}
 8001410:	40001000 	.word	0x40001000
 8001414:	40014400 	.word	0x40014400
 8001418:	0800a664 	.word	0x0800a664
 800141c:	0800a66c 	.word	0x0800a66c

08001420 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8001420:	b480      	push	{r7}
 8001422:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001424:	b672      	cpsid	i
}
 8001426:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001428:	e7fe      	b.n	8001428 <Error_Handler+0x8>
	...

0800142c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800142c:	b580      	push	{r7, lr}
 800142e:	b082      	sub	sp, #8
 8001430:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001432:	4b11      	ldr	r3, [pc, #68]	; (8001478 <HAL_MspInit+0x4c>)
 8001434:	699b      	ldr	r3, [r3, #24]
 8001436:	4a10      	ldr	r2, [pc, #64]	; (8001478 <HAL_MspInit+0x4c>)
 8001438:	f043 0301 	orr.w	r3, r3, #1
 800143c:	6193      	str	r3, [r2, #24]
 800143e:	4b0e      	ldr	r3, [pc, #56]	; (8001478 <HAL_MspInit+0x4c>)
 8001440:	699b      	ldr	r3, [r3, #24]
 8001442:	f003 0301 	and.w	r3, r3, #1
 8001446:	607b      	str	r3, [r7, #4]
 8001448:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800144a:	4b0b      	ldr	r3, [pc, #44]	; (8001478 <HAL_MspInit+0x4c>)
 800144c:	69db      	ldr	r3, [r3, #28]
 800144e:	4a0a      	ldr	r2, [pc, #40]	; (8001478 <HAL_MspInit+0x4c>)
 8001450:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001454:	61d3      	str	r3, [r2, #28]
 8001456:	4b08      	ldr	r3, [pc, #32]	; (8001478 <HAL_MspInit+0x4c>)
 8001458:	69db      	ldr	r3, [r3, #28]
 800145a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800145e:	603b      	str	r3, [r7, #0]
 8001460:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001462:	2200      	movs	r2, #0
 8001464:	210f      	movs	r1, #15
 8001466:	f06f 0001 	mvn.w	r0, #1
 800146a:	f000 fb17 	bl	8001a9c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800146e:	bf00      	nop
 8001470:	3708      	adds	r7, #8
 8001472:	46bd      	mov	sp, r7
 8001474:	bd80      	pop	{r7, pc}
 8001476:	bf00      	nop
 8001478:	40021000 	.word	0x40021000

0800147c <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 800147c:	b480      	push	{r7}
 800147e:	b085      	sub	sp, #20
 8001480:	af00      	add	r7, sp, #0
 8001482:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	4a0d      	ldr	r2, [pc, #52]	; (80014c0 <HAL_RTC_MspInit+0x44>)
 800148a:	4293      	cmp	r3, r2
 800148c:	d111      	bne.n	80014b2 <HAL_RTC_MspInit+0x36>
 800148e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001492:	60fb      	str	r3, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001494:	68fb      	ldr	r3, [r7, #12]
 8001496:	fa93 f3a3 	rbit	r3, r3
 800149a:	60bb      	str	r3, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800149c:	68bb      	ldr	r3, [r7, #8]
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800149e:	fab3 f383 	clz	r3, r3
 80014a2:	b2db      	uxtb	r3, r3
 80014a4:	461a      	mov	r2, r3
 80014a6:	4b07      	ldr	r3, [pc, #28]	; (80014c4 <HAL_RTC_MspInit+0x48>)
 80014a8:	4413      	add	r3, r2
 80014aa:	009b      	lsls	r3, r3, #2
 80014ac:	461a      	mov	r2, r3
 80014ae:	2301      	movs	r3, #1
 80014b0:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 80014b2:	bf00      	nop
 80014b4:	3714      	adds	r7, #20
 80014b6:	46bd      	mov	sp, r7
 80014b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014bc:	4770      	bx	lr
 80014be:	bf00      	nop
 80014c0:	40002800 	.word	0x40002800
 80014c4:	10908100 	.word	0x10908100

080014c8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	b084      	sub	sp, #16
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM16)
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	4a0d      	ldr	r2, [pc, #52]	; (800150c <HAL_TIM_Base_MspInit+0x44>)
 80014d6:	4293      	cmp	r3, r2
 80014d8:	d113      	bne.n	8001502 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM16_MspInit 0 */

  /* USER CODE END TIM16_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM16_CLK_ENABLE();
 80014da:	4b0d      	ldr	r3, [pc, #52]	; (8001510 <HAL_TIM_Base_MspInit+0x48>)
 80014dc:	699b      	ldr	r3, [r3, #24]
 80014de:	4a0c      	ldr	r2, [pc, #48]	; (8001510 <HAL_TIM_Base_MspInit+0x48>)
 80014e0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80014e4:	6193      	str	r3, [r2, #24]
 80014e6:	4b0a      	ldr	r3, [pc, #40]	; (8001510 <HAL_TIM_Base_MspInit+0x48>)
 80014e8:	699b      	ldr	r3, [r3, #24]
 80014ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014ee:	60fb      	str	r3, [r7, #12]
 80014f0:	68fb      	ldr	r3, [r7, #12]
    /* TIM16 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 5, 0);
 80014f2:	2200      	movs	r2, #0
 80014f4:	2105      	movs	r1, #5
 80014f6:	2019      	movs	r0, #25
 80014f8:	f000 fad0 	bl	8001a9c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 80014fc:	2019      	movs	r0, #25
 80014fe:	f000 fae9 	bl	8001ad4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }

}
 8001502:	bf00      	nop
 8001504:	3710      	adds	r7, #16
 8001506:	46bd      	mov	sp, r7
 8001508:	bd80      	pop	{r7, pc}
 800150a:	bf00      	nop
 800150c:	40014400 	.word	0x40014400
 8001510:	40021000 	.word	0x40021000

08001514 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001514:	b580      	push	{r7, lr}
 8001516:	b08a      	sub	sp, #40	; 0x28
 8001518:	af00      	add	r7, sp, #0
 800151a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800151c:	f107 0314 	add.w	r3, r7, #20
 8001520:	2200      	movs	r2, #0
 8001522:	601a      	str	r2, [r3, #0]
 8001524:	605a      	str	r2, [r3, #4]
 8001526:	609a      	str	r2, [r3, #8]
 8001528:	60da      	str	r2, [r3, #12]
 800152a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	4a17      	ldr	r2, [pc, #92]	; (8001590 <HAL_UART_MspInit+0x7c>)
 8001532:	4293      	cmp	r3, r2
 8001534:	d128      	bne.n	8001588 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001536:	4b17      	ldr	r3, [pc, #92]	; (8001594 <HAL_UART_MspInit+0x80>)
 8001538:	69db      	ldr	r3, [r3, #28]
 800153a:	4a16      	ldr	r2, [pc, #88]	; (8001594 <HAL_UART_MspInit+0x80>)
 800153c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001540:	61d3      	str	r3, [r2, #28]
 8001542:	4b14      	ldr	r3, [pc, #80]	; (8001594 <HAL_UART_MspInit+0x80>)
 8001544:	69db      	ldr	r3, [r3, #28]
 8001546:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800154a:	613b      	str	r3, [r7, #16]
 800154c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800154e:	4b11      	ldr	r3, [pc, #68]	; (8001594 <HAL_UART_MspInit+0x80>)
 8001550:	695b      	ldr	r3, [r3, #20]
 8001552:	4a10      	ldr	r2, [pc, #64]	; (8001594 <HAL_UART_MspInit+0x80>)
 8001554:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001558:	6153      	str	r3, [r2, #20]
 800155a:	4b0e      	ldr	r3, [pc, #56]	; (8001594 <HAL_UART_MspInit+0x80>)
 800155c:	695b      	ldr	r3, [r3, #20]
 800155e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001562:	60fb      	str	r3, [r7, #12]
 8001564:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001566:	230c      	movs	r3, #12
 8001568:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800156a:	2302      	movs	r3, #2
 800156c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800156e:	2300      	movs	r3, #0
 8001570:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001572:	2303      	movs	r3, #3
 8001574:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001576:	2307      	movs	r3, #7
 8001578:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800157a:	f107 0314 	add.w	r3, r7, #20
 800157e:	4619      	mov	r1, r3
 8001580:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001584:	f000 fab4 	bl	8001af0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001588:	bf00      	nop
 800158a:	3728      	adds	r7, #40	; 0x28
 800158c:	46bd      	mov	sp, r7
 800158e:	bd80      	pop	{r7, pc}
 8001590:	40004400 	.word	0x40004400
 8001594:	40021000 	.word	0x40021000

08001598 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001598:	b580      	push	{r7, lr}
 800159a:	b08c      	sub	sp, #48	; 0x30
 800159c:	af00      	add	r7, sp, #0
 800159e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80015a0:	2300      	movs	r3, #0
 80015a2:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 80015a4:	2300      	movs	r3, #0
 80015a6:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 80015a8:	2200      	movs	r2, #0
 80015aa:	6879      	ldr	r1, [r7, #4]
 80015ac:	2036      	movs	r0, #54	; 0x36
 80015ae:	f000 fa75 	bl	8001a9c <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80015b2:	2036      	movs	r0, #54	; 0x36
 80015b4:	f000 fa8e 	bl	8001ad4 <HAL_NVIC_EnableIRQ>

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80015b8:	4b1e      	ldr	r3, [pc, #120]	; (8001634 <HAL_InitTick+0x9c>)
 80015ba:	69db      	ldr	r3, [r3, #28]
 80015bc:	4a1d      	ldr	r2, [pc, #116]	; (8001634 <HAL_InitTick+0x9c>)
 80015be:	f043 0310 	orr.w	r3, r3, #16
 80015c2:	61d3      	str	r3, [r2, #28]
 80015c4:	4b1b      	ldr	r3, [pc, #108]	; (8001634 <HAL_InitTick+0x9c>)
 80015c6:	69db      	ldr	r3, [r3, #28]
 80015c8:	f003 0310 	and.w	r3, r3, #16
 80015cc:	60fb      	str	r3, [r7, #12]
 80015ce:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80015d0:	f107 0210 	add.w	r2, r7, #16
 80015d4:	f107 0314 	add.w	r3, r7, #20
 80015d8:	4611      	mov	r1, r2
 80015da:	4618      	mov	r0, r3
 80015dc:	f001 fd92 	bl	8003104 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 80015e0:	f001 fd4c 	bl	800307c <HAL_RCC_GetPCLK1Freq>
 80015e4:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80015e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80015e8:	4a13      	ldr	r2, [pc, #76]	; (8001638 <HAL_InitTick+0xa0>)
 80015ea:	fba2 2303 	umull	r2, r3, r2, r3
 80015ee:	0c9b      	lsrs	r3, r3, #18
 80015f0:	3b01      	subs	r3, #1
 80015f2:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80015f4:	4b11      	ldr	r3, [pc, #68]	; (800163c <HAL_InitTick+0xa4>)
 80015f6:	4a12      	ldr	r2, [pc, #72]	; (8001640 <HAL_InitTick+0xa8>)
 80015f8:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80015fa:	4b10      	ldr	r3, [pc, #64]	; (800163c <HAL_InitTick+0xa4>)
 80015fc:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001600:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001602:	4a0e      	ldr	r2, [pc, #56]	; (800163c <HAL_InitTick+0xa4>)
 8001604:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001606:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001608:	4b0c      	ldr	r3, [pc, #48]	; (800163c <HAL_InitTick+0xa4>)
 800160a:	2200      	movs	r2, #0
 800160c:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800160e:	4b0b      	ldr	r3, [pc, #44]	; (800163c <HAL_InitTick+0xa4>)
 8001610:	2200      	movs	r2, #0
 8001612:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8001614:	4809      	ldr	r0, [pc, #36]	; (800163c <HAL_InitTick+0xa4>)
 8001616:	f002 fb44 	bl	8003ca2 <HAL_TIM_Base_Init>
 800161a:	4603      	mov	r3, r0
 800161c:	2b00      	cmp	r3, #0
 800161e:	d104      	bne.n	800162a <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8001620:	4806      	ldr	r0, [pc, #24]	; (800163c <HAL_InitTick+0xa4>)
 8001622:	f002 fb95 	bl	8003d50 <HAL_TIM_Base_Start_IT>
 8001626:	4603      	mov	r3, r0
 8001628:	e000      	b.n	800162c <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 800162a:	2301      	movs	r3, #1
}
 800162c:	4618      	mov	r0, r3
 800162e:	3730      	adds	r7, #48	; 0x30
 8001630:	46bd      	mov	sp, r7
 8001632:	bd80      	pop	{r7, pc}
 8001634:	40021000 	.word	0x40021000
 8001638:	431bde83 	.word	0x431bde83
 800163c:	20002bd8 	.word	0x20002bd8
 8001640:	40001000 	.word	0x40001000

08001644 <HAL_SuspendTick>:
  * @note   Disable the tick increment by disabling TIM6 update interrupt.
  * @param  None
  * @retval None
  */
void HAL_SuspendTick(void)
{
 8001644:	b480      	push	{r7}
 8001646:	af00      	add	r7, sp, #0
  /* Disable TIM6 update Interrupt */
  __HAL_TIM_DISABLE_IT(&htim6, TIM_IT_UPDATE);
 8001648:	4b06      	ldr	r3, [pc, #24]	; (8001664 <HAL_SuspendTick+0x20>)
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	68da      	ldr	r2, [r3, #12]
 800164e:	4b05      	ldr	r3, [pc, #20]	; (8001664 <HAL_SuspendTick+0x20>)
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	f022 0201 	bic.w	r2, r2, #1
 8001656:	60da      	str	r2, [r3, #12]
}
 8001658:	bf00      	nop
 800165a:	46bd      	mov	sp, r7
 800165c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001660:	4770      	bx	lr
 8001662:	bf00      	nop
 8001664:	20002bd8 	.word	0x20002bd8

08001668 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001668:	b480      	push	{r7}
 800166a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800166c:	e7fe      	b.n	800166c <NMI_Handler+0x4>

0800166e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800166e:	b480      	push	{r7}
 8001670:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001672:	e7fe      	b.n	8001672 <HardFault_Handler+0x4>

08001674 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001674:	b480      	push	{r7}
 8001676:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001678:	e7fe      	b.n	8001678 <MemManage_Handler+0x4>

0800167a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800167a:	b480      	push	{r7}
 800167c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800167e:	e7fe      	b.n	800167e <BusFault_Handler+0x4>

08001680 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001680:	b480      	push	{r7}
 8001682:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001684:	e7fe      	b.n	8001684 <UsageFault_Handler+0x4>

08001686 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001686:	b480      	push	{r7}
 8001688:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800168a:	bf00      	nop
 800168c:	46bd      	mov	sp, r7
 800168e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001692:	4770      	bx	lr

08001694 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update and TIM16 interrupts.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 8001698:	4802      	ldr	r0, [pc, #8]	; (80016a4 <TIM1_UP_TIM16_IRQHandler+0x10>)
 800169a:	f002 fbc9 	bl	8003e30 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 800169e:	bf00      	nop
 80016a0:	bd80      	pop	{r7, pc}
 80016a2:	bf00      	nop
 80016a4:	20002acc 	.word	0x20002acc

080016a8 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1 underrun interrupt.
  */
void TIM6_DAC_IRQHandler(void)
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80016ac:	4802      	ldr	r0, [pc, #8]	; (80016b8 <TIM6_DAC_IRQHandler+0x10>)
 80016ae:	f002 fbbf 	bl	8003e30 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80016b2:	bf00      	nop
 80016b4:	bd80      	pop	{r7, pc}
 80016b6:	bf00      	nop
 80016b8:	20002bd8 	.word	0x20002bd8

080016bc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80016bc:	b480      	push	{r7}
 80016be:	af00      	add	r7, sp, #0
	return 1;
 80016c0:	2301      	movs	r3, #1
}
 80016c2:	4618      	mov	r0, r3
 80016c4:	46bd      	mov	sp, r7
 80016c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ca:	4770      	bx	lr

080016cc <_kill>:

int _kill(int pid, int sig)
{
 80016cc:	b580      	push	{r7, lr}
 80016ce:	b082      	sub	sp, #8
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	6078      	str	r0, [r7, #4]
 80016d4:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80016d6:	f005 ff89 	bl	80075ec <__errno>
 80016da:	4603      	mov	r3, r0
 80016dc:	2216      	movs	r2, #22
 80016de:	601a      	str	r2, [r3, #0]
	return -1;
 80016e0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80016e4:	4618      	mov	r0, r3
 80016e6:	3708      	adds	r7, #8
 80016e8:	46bd      	mov	sp, r7
 80016ea:	bd80      	pop	{r7, pc}

080016ec <_exit>:

void _exit (int status)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b082      	sub	sp, #8
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80016f4:	f04f 31ff 	mov.w	r1, #4294967295
 80016f8:	6878      	ldr	r0, [r7, #4]
 80016fa:	f7ff ffe7 	bl	80016cc <_kill>
	while (1) {}		/* Make sure we hang here */
 80016fe:	e7fe      	b.n	80016fe <_exit+0x12>

08001700 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	b086      	sub	sp, #24
 8001704:	af00      	add	r7, sp, #0
 8001706:	60f8      	str	r0, [r7, #12]
 8001708:	60b9      	str	r1, [r7, #8]
 800170a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800170c:	2300      	movs	r3, #0
 800170e:	617b      	str	r3, [r7, #20]
 8001710:	e00a      	b.n	8001728 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001712:	f3af 8000 	nop.w
 8001716:	4601      	mov	r1, r0
 8001718:	68bb      	ldr	r3, [r7, #8]
 800171a:	1c5a      	adds	r2, r3, #1
 800171c:	60ba      	str	r2, [r7, #8]
 800171e:	b2ca      	uxtb	r2, r1
 8001720:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001722:	697b      	ldr	r3, [r7, #20]
 8001724:	3301      	adds	r3, #1
 8001726:	617b      	str	r3, [r7, #20]
 8001728:	697a      	ldr	r2, [r7, #20]
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	429a      	cmp	r2, r3
 800172e:	dbf0      	blt.n	8001712 <_read+0x12>
	}

return len;
 8001730:	687b      	ldr	r3, [r7, #4]
}
 8001732:	4618      	mov	r0, r3
 8001734:	3718      	adds	r7, #24
 8001736:	46bd      	mov	sp, r7
 8001738:	bd80      	pop	{r7, pc}

0800173a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800173a:	b580      	push	{r7, lr}
 800173c:	b086      	sub	sp, #24
 800173e:	af00      	add	r7, sp, #0
 8001740:	60f8      	str	r0, [r7, #12]
 8001742:	60b9      	str	r1, [r7, #8]
 8001744:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001746:	2300      	movs	r3, #0
 8001748:	617b      	str	r3, [r7, #20]
 800174a:	e009      	b.n	8001760 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800174c:	68bb      	ldr	r3, [r7, #8]
 800174e:	1c5a      	adds	r2, r3, #1
 8001750:	60ba      	str	r2, [r7, #8]
 8001752:	781b      	ldrb	r3, [r3, #0]
 8001754:	4618      	mov	r0, r3
 8001756:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800175a:	697b      	ldr	r3, [r7, #20]
 800175c:	3301      	adds	r3, #1
 800175e:	617b      	str	r3, [r7, #20]
 8001760:	697a      	ldr	r2, [r7, #20]
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	429a      	cmp	r2, r3
 8001766:	dbf1      	blt.n	800174c <_write+0x12>
	}
	return len;
 8001768:	687b      	ldr	r3, [r7, #4]
}
 800176a:	4618      	mov	r0, r3
 800176c:	3718      	adds	r7, #24
 800176e:	46bd      	mov	sp, r7
 8001770:	bd80      	pop	{r7, pc}

08001772 <_close>:

int _close(int file)
{
 8001772:	b480      	push	{r7}
 8001774:	b083      	sub	sp, #12
 8001776:	af00      	add	r7, sp, #0
 8001778:	6078      	str	r0, [r7, #4]
	return -1;
 800177a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800177e:	4618      	mov	r0, r3
 8001780:	370c      	adds	r7, #12
 8001782:	46bd      	mov	sp, r7
 8001784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001788:	4770      	bx	lr

0800178a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800178a:	b480      	push	{r7}
 800178c:	b083      	sub	sp, #12
 800178e:	af00      	add	r7, sp, #0
 8001790:	6078      	str	r0, [r7, #4]
 8001792:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001794:	683b      	ldr	r3, [r7, #0]
 8001796:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800179a:	605a      	str	r2, [r3, #4]
	return 0;
 800179c:	2300      	movs	r3, #0
}
 800179e:	4618      	mov	r0, r3
 80017a0:	370c      	adds	r7, #12
 80017a2:	46bd      	mov	sp, r7
 80017a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a8:	4770      	bx	lr

080017aa <_isatty>:

int _isatty(int file)
{
 80017aa:	b480      	push	{r7}
 80017ac:	b083      	sub	sp, #12
 80017ae:	af00      	add	r7, sp, #0
 80017b0:	6078      	str	r0, [r7, #4]
	return 1;
 80017b2:	2301      	movs	r3, #1
}
 80017b4:	4618      	mov	r0, r3
 80017b6:	370c      	adds	r7, #12
 80017b8:	46bd      	mov	sp, r7
 80017ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017be:	4770      	bx	lr

080017c0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80017c0:	b480      	push	{r7}
 80017c2:	b085      	sub	sp, #20
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	60f8      	str	r0, [r7, #12]
 80017c8:	60b9      	str	r1, [r7, #8]
 80017ca:	607a      	str	r2, [r7, #4]
	return 0;
 80017cc:	2300      	movs	r3, #0
}
 80017ce:	4618      	mov	r0, r3
 80017d0:	3714      	adds	r7, #20
 80017d2:	46bd      	mov	sp, r7
 80017d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d8:	4770      	bx	lr
	...

080017dc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	b086      	sub	sp, #24
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80017e4:	4a14      	ldr	r2, [pc, #80]	; (8001838 <_sbrk+0x5c>)
 80017e6:	4b15      	ldr	r3, [pc, #84]	; (800183c <_sbrk+0x60>)
 80017e8:	1ad3      	subs	r3, r2, r3
 80017ea:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80017ec:	697b      	ldr	r3, [r7, #20]
 80017ee:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80017f0:	4b13      	ldr	r3, [pc, #76]	; (8001840 <_sbrk+0x64>)
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d102      	bne.n	80017fe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80017f8:	4b11      	ldr	r3, [pc, #68]	; (8001840 <_sbrk+0x64>)
 80017fa:	4a12      	ldr	r2, [pc, #72]	; (8001844 <_sbrk+0x68>)
 80017fc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80017fe:	4b10      	ldr	r3, [pc, #64]	; (8001840 <_sbrk+0x64>)
 8001800:	681a      	ldr	r2, [r3, #0]
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	4413      	add	r3, r2
 8001806:	693a      	ldr	r2, [r7, #16]
 8001808:	429a      	cmp	r2, r3
 800180a:	d207      	bcs.n	800181c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800180c:	f005 feee 	bl	80075ec <__errno>
 8001810:	4603      	mov	r3, r0
 8001812:	220c      	movs	r2, #12
 8001814:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001816:	f04f 33ff 	mov.w	r3, #4294967295
 800181a:	e009      	b.n	8001830 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800181c:	4b08      	ldr	r3, [pc, #32]	; (8001840 <_sbrk+0x64>)
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001822:	4b07      	ldr	r3, [pc, #28]	; (8001840 <_sbrk+0x64>)
 8001824:	681a      	ldr	r2, [r3, #0]
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	4413      	add	r3, r2
 800182a:	4a05      	ldr	r2, [pc, #20]	; (8001840 <_sbrk+0x64>)
 800182c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800182e:	68fb      	ldr	r3, [r7, #12]
}
 8001830:	4618      	mov	r0, r3
 8001832:	3718      	adds	r7, #24
 8001834:	46bd      	mov	sp, r7
 8001836:	bd80      	pop	{r7, pc}
 8001838:	20010000 	.word	0x20010000
 800183c:	00000400 	.word	0x00000400
 8001840:	20000204 	.word	0x20000204
 8001844:	20002c78 	.word	0x20002c78

08001848 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001848:	b480      	push	{r7}
 800184a:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800184c:	4b06      	ldr	r3, [pc, #24]	; (8001868 <SystemInit+0x20>)
 800184e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001852:	4a05      	ldr	r2, [pc, #20]	; (8001868 <SystemInit+0x20>)
 8001854:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001858:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800185c:	bf00      	nop
 800185e:	46bd      	mov	sp, r7
 8001860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001864:	4770      	bx	lr
 8001866:	bf00      	nop
 8001868:	e000ed00 	.word	0xe000ed00

0800186c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800186c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80018a4 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001870:	480d      	ldr	r0, [pc, #52]	; (80018a8 <LoopForever+0x6>)
  ldr r1, =_edata
 8001872:	490e      	ldr	r1, [pc, #56]	; (80018ac <LoopForever+0xa>)
  ldr r2, =_sidata
 8001874:	4a0e      	ldr	r2, [pc, #56]	; (80018b0 <LoopForever+0xe>)
  movs r3, #0
 8001876:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001878:	e002      	b.n	8001880 <LoopCopyDataInit>

0800187a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800187a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800187c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800187e:	3304      	adds	r3, #4

08001880 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001880:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001882:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001884:	d3f9      	bcc.n	800187a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001886:	4a0b      	ldr	r2, [pc, #44]	; (80018b4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001888:	4c0b      	ldr	r4, [pc, #44]	; (80018b8 <LoopForever+0x16>)
  movs r3, #0
 800188a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800188c:	e001      	b.n	8001892 <LoopFillZerobss>

0800188e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800188e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001890:	3204      	adds	r2, #4

08001892 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001892:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001894:	d3fb      	bcc.n	800188e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001896:	f7ff ffd7 	bl	8001848 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800189a:	f005 ffa3 	bl	80077e4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800189e:	f7ff f99b 	bl	8000bd8 <main>

080018a2 <LoopForever>:

LoopForever:
    b LoopForever
 80018a2:	e7fe      	b.n	80018a2 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80018a4:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 80018a8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80018ac:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 80018b0:	0800ab1c 	.word	0x0800ab1c
  ldr r2, =_sbss
 80018b4:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 80018b8:	20002c78 	.word	0x20002c78

080018bc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80018bc:	e7fe      	b.n	80018bc <ADC1_2_IRQHandler>
	...

080018c0 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80018c4:	4b08      	ldr	r3, [pc, #32]	; (80018e8 <HAL_Init+0x28>)
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	4a07      	ldr	r2, [pc, #28]	; (80018e8 <HAL_Init+0x28>)
 80018ca:	f043 0310 	orr.w	r3, r3, #16
 80018ce:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80018d0:	2003      	movs	r0, #3
 80018d2:	f000 f8d8 	bl	8001a86 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80018d6:	200f      	movs	r0, #15
 80018d8:	f7ff fe5e 	bl	8001598 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80018dc:	f7ff fda6 	bl	800142c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80018e0:	2300      	movs	r3, #0
}
 80018e2:	4618      	mov	r0, r3
 80018e4:	bd80      	pop	{r7, pc}
 80018e6:	bf00      	nop
 80018e8:	40022000 	.word	0x40022000

080018ec <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80018ec:	b480      	push	{r7}
 80018ee:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80018f0:	4b06      	ldr	r3, [pc, #24]	; (800190c <HAL_IncTick+0x20>)
 80018f2:	781b      	ldrb	r3, [r3, #0]
 80018f4:	461a      	mov	r2, r3
 80018f6:	4b06      	ldr	r3, [pc, #24]	; (8001910 <HAL_IncTick+0x24>)
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	4413      	add	r3, r2
 80018fc:	4a04      	ldr	r2, [pc, #16]	; (8001910 <HAL_IncTick+0x24>)
 80018fe:	6013      	str	r3, [r2, #0]
}
 8001900:	bf00      	nop
 8001902:	46bd      	mov	sp, r7
 8001904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001908:	4770      	bx	lr
 800190a:	bf00      	nop
 800190c:	20000008 	.word	0x20000008
 8001910:	20002c24 	.word	0x20002c24

08001914 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001914:	b480      	push	{r7}
 8001916:	af00      	add	r7, sp, #0
  return uwTick;  
 8001918:	4b03      	ldr	r3, [pc, #12]	; (8001928 <HAL_GetTick+0x14>)
 800191a:	681b      	ldr	r3, [r3, #0]
}
 800191c:	4618      	mov	r0, r3
 800191e:	46bd      	mov	sp, r7
 8001920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001924:	4770      	bx	lr
 8001926:	bf00      	nop
 8001928:	20002c24 	.word	0x20002c24

0800192c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800192c:	b480      	push	{r7}
 800192e:	b085      	sub	sp, #20
 8001930:	af00      	add	r7, sp, #0
 8001932:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	f003 0307 	and.w	r3, r3, #7
 800193a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800193c:	4b0c      	ldr	r3, [pc, #48]	; (8001970 <__NVIC_SetPriorityGrouping+0x44>)
 800193e:	68db      	ldr	r3, [r3, #12]
 8001940:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001942:	68ba      	ldr	r2, [r7, #8]
 8001944:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001948:	4013      	ands	r3, r2
 800194a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800194c:	68fb      	ldr	r3, [r7, #12]
 800194e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001950:	68bb      	ldr	r3, [r7, #8]
 8001952:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001954:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001958:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800195c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800195e:	4a04      	ldr	r2, [pc, #16]	; (8001970 <__NVIC_SetPriorityGrouping+0x44>)
 8001960:	68bb      	ldr	r3, [r7, #8]
 8001962:	60d3      	str	r3, [r2, #12]
}
 8001964:	bf00      	nop
 8001966:	3714      	adds	r7, #20
 8001968:	46bd      	mov	sp, r7
 800196a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800196e:	4770      	bx	lr
 8001970:	e000ed00 	.word	0xe000ed00

08001974 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001974:	b480      	push	{r7}
 8001976:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001978:	4b04      	ldr	r3, [pc, #16]	; (800198c <__NVIC_GetPriorityGrouping+0x18>)
 800197a:	68db      	ldr	r3, [r3, #12]
 800197c:	0a1b      	lsrs	r3, r3, #8
 800197e:	f003 0307 	and.w	r3, r3, #7
}
 8001982:	4618      	mov	r0, r3
 8001984:	46bd      	mov	sp, r7
 8001986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800198a:	4770      	bx	lr
 800198c:	e000ed00 	.word	0xe000ed00

08001990 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001990:	b480      	push	{r7}
 8001992:	b083      	sub	sp, #12
 8001994:	af00      	add	r7, sp, #0
 8001996:	4603      	mov	r3, r0
 8001998:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800199a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800199e:	2b00      	cmp	r3, #0
 80019a0:	db0b      	blt.n	80019ba <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80019a2:	79fb      	ldrb	r3, [r7, #7]
 80019a4:	f003 021f 	and.w	r2, r3, #31
 80019a8:	4907      	ldr	r1, [pc, #28]	; (80019c8 <__NVIC_EnableIRQ+0x38>)
 80019aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019ae:	095b      	lsrs	r3, r3, #5
 80019b0:	2001      	movs	r0, #1
 80019b2:	fa00 f202 	lsl.w	r2, r0, r2
 80019b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80019ba:	bf00      	nop
 80019bc:	370c      	adds	r7, #12
 80019be:	46bd      	mov	sp, r7
 80019c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c4:	4770      	bx	lr
 80019c6:	bf00      	nop
 80019c8:	e000e100 	.word	0xe000e100

080019cc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80019cc:	b480      	push	{r7}
 80019ce:	b083      	sub	sp, #12
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	4603      	mov	r3, r0
 80019d4:	6039      	str	r1, [r7, #0]
 80019d6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80019d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019dc:	2b00      	cmp	r3, #0
 80019de:	db0a      	blt.n	80019f6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019e0:	683b      	ldr	r3, [r7, #0]
 80019e2:	b2da      	uxtb	r2, r3
 80019e4:	490c      	ldr	r1, [pc, #48]	; (8001a18 <__NVIC_SetPriority+0x4c>)
 80019e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019ea:	0112      	lsls	r2, r2, #4
 80019ec:	b2d2      	uxtb	r2, r2
 80019ee:	440b      	add	r3, r1
 80019f0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80019f4:	e00a      	b.n	8001a0c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019f6:	683b      	ldr	r3, [r7, #0]
 80019f8:	b2da      	uxtb	r2, r3
 80019fa:	4908      	ldr	r1, [pc, #32]	; (8001a1c <__NVIC_SetPriority+0x50>)
 80019fc:	79fb      	ldrb	r3, [r7, #7]
 80019fe:	f003 030f 	and.w	r3, r3, #15
 8001a02:	3b04      	subs	r3, #4
 8001a04:	0112      	lsls	r2, r2, #4
 8001a06:	b2d2      	uxtb	r2, r2
 8001a08:	440b      	add	r3, r1
 8001a0a:	761a      	strb	r2, [r3, #24]
}
 8001a0c:	bf00      	nop
 8001a0e:	370c      	adds	r7, #12
 8001a10:	46bd      	mov	sp, r7
 8001a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a16:	4770      	bx	lr
 8001a18:	e000e100 	.word	0xe000e100
 8001a1c:	e000ed00 	.word	0xe000ed00

08001a20 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a20:	b480      	push	{r7}
 8001a22:	b089      	sub	sp, #36	; 0x24
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	60f8      	str	r0, [r7, #12]
 8001a28:	60b9      	str	r1, [r7, #8]
 8001a2a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001a2c:	68fb      	ldr	r3, [r7, #12]
 8001a2e:	f003 0307 	and.w	r3, r3, #7
 8001a32:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001a34:	69fb      	ldr	r3, [r7, #28]
 8001a36:	f1c3 0307 	rsb	r3, r3, #7
 8001a3a:	2b04      	cmp	r3, #4
 8001a3c:	bf28      	it	cs
 8001a3e:	2304      	movcs	r3, #4
 8001a40:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a42:	69fb      	ldr	r3, [r7, #28]
 8001a44:	3304      	adds	r3, #4
 8001a46:	2b06      	cmp	r3, #6
 8001a48:	d902      	bls.n	8001a50 <NVIC_EncodePriority+0x30>
 8001a4a:	69fb      	ldr	r3, [r7, #28]
 8001a4c:	3b03      	subs	r3, #3
 8001a4e:	e000      	b.n	8001a52 <NVIC_EncodePriority+0x32>
 8001a50:	2300      	movs	r3, #0
 8001a52:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a54:	f04f 32ff 	mov.w	r2, #4294967295
 8001a58:	69bb      	ldr	r3, [r7, #24]
 8001a5a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a5e:	43da      	mvns	r2, r3
 8001a60:	68bb      	ldr	r3, [r7, #8]
 8001a62:	401a      	ands	r2, r3
 8001a64:	697b      	ldr	r3, [r7, #20]
 8001a66:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a68:	f04f 31ff 	mov.w	r1, #4294967295
 8001a6c:	697b      	ldr	r3, [r7, #20]
 8001a6e:	fa01 f303 	lsl.w	r3, r1, r3
 8001a72:	43d9      	mvns	r1, r3
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a78:	4313      	orrs	r3, r2
         );
}
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	3724      	adds	r7, #36	; 0x24
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a84:	4770      	bx	lr

08001a86 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a86:	b580      	push	{r7, lr}
 8001a88:	b082      	sub	sp, #8
 8001a8a:	af00      	add	r7, sp, #0
 8001a8c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a8e:	6878      	ldr	r0, [r7, #4]
 8001a90:	f7ff ff4c 	bl	800192c <__NVIC_SetPriorityGrouping>
}
 8001a94:	bf00      	nop
 8001a96:	3708      	adds	r7, #8
 8001a98:	46bd      	mov	sp, r7
 8001a9a:	bd80      	pop	{r7, pc}

08001a9c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b086      	sub	sp, #24
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	4603      	mov	r3, r0
 8001aa4:	60b9      	str	r1, [r7, #8]
 8001aa6:	607a      	str	r2, [r7, #4]
 8001aa8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001aaa:	2300      	movs	r3, #0
 8001aac:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001aae:	f7ff ff61 	bl	8001974 <__NVIC_GetPriorityGrouping>
 8001ab2:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001ab4:	687a      	ldr	r2, [r7, #4]
 8001ab6:	68b9      	ldr	r1, [r7, #8]
 8001ab8:	6978      	ldr	r0, [r7, #20]
 8001aba:	f7ff ffb1 	bl	8001a20 <NVIC_EncodePriority>
 8001abe:	4602      	mov	r2, r0
 8001ac0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ac4:	4611      	mov	r1, r2
 8001ac6:	4618      	mov	r0, r3
 8001ac8:	f7ff ff80 	bl	80019cc <__NVIC_SetPriority>
}
 8001acc:	bf00      	nop
 8001ace:	3718      	adds	r7, #24
 8001ad0:	46bd      	mov	sp, r7
 8001ad2:	bd80      	pop	{r7, pc}

08001ad4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	b082      	sub	sp, #8
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	4603      	mov	r3, r0
 8001adc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001ade:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ae2:	4618      	mov	r0, r3
 8001ae4:	f7ff ff54 	bl	8001990 <__NVIC_EnableIRQ>
}
 8001ae8:	bf00      	nop
 8001aea:	3708      	adds	r7, #8
 8001aec:	46bd      	mov	sp, r7
 8001aee:	bd80      	pop	{r7, pc}

08001af0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001af0:	b480      	push	{r7}
 8001af2:	b087      	sub	sp, #28
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	6078      	str	r0, [r7, #4]
 8001af8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001afa:	2300      	movs	r3, #0
 8001afc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001afe:	e160      	b.n	8001dc2 <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001b00:	683b      	ldr	r3, [r7, #0]
 8001b02:	681a      	ldr	r2, [r3, #0]
 8001b04:	2101      	movs	r1, #1
 8001b06:	697b      	ldr	r3, [r7, #20]
 8001b08:	fa01 f303 	lsl.w	r3, r1, r3
 8001b0c:	4013      	ands	r3, r2
 8001b0e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001b10:	68fb      	ldr	r3, [r7, #12]
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	f000 8152 	beq.w	8001dbc <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001b18:	683b      	ldr	r3, [r7, #0]
 8001b1a:	685b      	ldr	r3, [r3, #4]
 8001b1c:	f003 0303 	and.w	r3, r3, #3
 8001b20:	2b01      	cmp	r3, #1
 8001b22:	d005      	beq.n	8001b30 <HAL_GPIO_Init+0x40>
 8001b24:	683b      	ldr	r3, [r7, #0]
 8001b26:	685b      	ldr	r3, [r3, #4]
 8001b28:	f003 0303 	and.w	r3, r3, #3
 8001b2c:	2b02      	cmp	r3, #2
 8001b2e:	d130      	bne.n	8001b92 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	689b      	ldr	r3, [r3, #8]
 8001b34:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001b36:	697b      	ldr	r3, [r7, #20]
 8001b38:	005b      	lsls	r3, r3, #1
 8001b3a:	2203      	movs	r2, #3
 8001b3c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b40:	43db      	mvns	r3, r3
 8001b42:	693a      	ldr	r2, [r7, #16]
 8001b44:	4013      	ands	r3, r2
 8001b46:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001b48:	683b      	ldr	r3, [r7, #0]
 8001b4a:	68da      	ldr	r2, [r3, #12]
 8001b4c:	697b      	ldr	r3, [r7, #20]
 8001b4e:	005b      	lsls	r3, r3, #1
 8001b50:	fa02 f303 	lsl.w	r3, r2, r3
 8001b54:	693a      	ldr	r2, [r7, #16]
 8001b56:	4313      	orrs	r3, r2
 8001b58:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	693a      	ldr	r2, [r7, #16]
 8001b5e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	685b      	ldr	r3, [r3, #4]
 8001b64:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001b66:	2201      	movs	r2, #1
 8001b68:	697b      	ldr	r3, [r7, #20]
 8001b6a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b6e:	43db      	mvns	r3, r3
 8001b70:	693a      	ldr	r2, [r7, #16]
 8001b72:	4013      	ands	r3, r2
 8001b74:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001b76:	683b      	ldr	r3, [r7, #0]
 8001b78:	685b      	ldr	r3, [r3, #4]
 8001b7a:	091b      	lsrs	r3, r3, #4
 8001b7c:	f003 0201 	and.w	r2, r3, #1
 8001b80:	697b      	ldr	r3, [r7, #20]
 8001b82:	fa02 f303 	lsl.w	r3, r2, r3
 8001b86:	693a      	ldr	r2, [r7, #16]
 8001b88:	4313      	orrs	r3, r2
 8001b8a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	693a      	ldr	r2, [r7, #16]
 8001b90:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001b92:	683b      	ldr	r3, [r7, #0]
 8001b94:	685b      	ldr	r3, [r3, #4]
 8001b96:	f003 0303 	and.w	r3, r3, #3
 8001b9a:	2b03      	cmp	r3, #3
 8001b9c:	d017      	beq.n	8001bce <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	68db      	ldr	r3, [r3, #12]
 8001ba2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001ba4:	697b      	ldr	r3, [r7, #20]
 8001ba6:	005b      	lsls	r3, r3, #1
 8001ba8:	2203      	movs	r2, #3
 8001baa:	fa02 f303 	lsl.w	r3, r2, r3
 8001bae:	43db      	mvns	r3, r3
 8001bb0:	693a      	ldr	r2, [r7, #16]
 8001bb2:	4013      	ands	r3, r2
 8001bb4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001bb6:	683b      	ldr	r3, [r7, #0]
 8001bb8:	689a      	ldr	r2, [r3, #8]
 8001bba:	697b      	ldr	r3, [r7, #20]
 8001bbc:	005b      	lsls	r3, r3, #1
 8001bbe:	fa02 f303 	lsl.w	r3, r2, r3
 8001bc2:	693a      	ldr	r2, [r7, #16]
 8001bc4:	4313      	orrs	r3, r2
 8001bc6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	693a      	ldr	r2, [r7, #16]
 8001bcc:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001bce:	683b      	ldr	r3, [r7, #0]
 8001bd0:	685b      	ldr	r3, [r3, #4]
 8001bd2:	f003 0303 	and.w	r3, r3, #3
 8001bd6:	2b02      	cmp	r3, #2
 8001bd8:	d123      	bne.n	8001c22 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001bda:	697b      	ldr	r3, [r7, #20]
 8001bdc:	08da      	lsrs	r2, r3, #3
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	3208      	adds	r2, #8
 8001be2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001be6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001be8:	697b      	ldr	r3, [r7, #20]
 8001bea:	f003 0307 	and.w	r3, r3, #7
 8001bee:	009b      	lsls	r3, r3, #2
 8001bf0:	220f      	movs	r2, #15
 8001bf2:	fa02 f303 	lsl.w	r3, r2, r3
 8001bf6:	43db      	mvns	r3, r3
 8001bf8:	693a      	ldr	r2, [r7, #16]
 8001bfa:	4013      	ands	r3, r2
 8001bfc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001bfe:	683b      	ldr	r3, [r7, #0]
 8001c00:	691a      	ldr	r2, [r3, #16]
 8001c02:	697b      	ldr	r3, [r7, #20]
 8001c04:	f003 0307 	and.w	r3, r3, #7
 8001c08:	009b      	lsls	r3, r3, #2
 8001c0a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c0e:	693a      	ldr	r2, [r7, #16]
 8001c10:	4313      	orrs	r3, r2
 8001c12:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001c14:	697b      	ldr	r3, [r7, #20]
 8001c16:	08da      	lsrs	r2, r3, #3
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	3208      	adds	r2, #8
 8001c1c:	6939      	ldr	r1, [r7, #16]
 8001c1e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001c28:	697b      	ldr	r3, [r7, #20]
 8001c2a:	005b      	lsls	r3, r3, #1
 8001c2c:	2203      	movs	r2, #3
 8001c2e:	fa02 f303 	lsl.w	r3, r2, r3
 8001c32:	43db      	mvns	r3, r3
 8001c34:	693a      	ldr	r2, [r7, #16]
 8001c36:	4013      	ands	r3, r2
 8001c38:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001c3a:	683b      	ldr	r3, [r7, #0]
 8001c3c:	685b      	ldr	r3, [r3, #4]
 8001c3e:	f003 0203 	and.w	r2, r3, #3
 8001c42:	697b      	ldr	r3, [r7, #20]
 8001c44:	005b      	lsls	r3, r3, #1
 8001c46:	fa02 f303 	lsl.w	r3, r2, r3
 8001c4a:	693a      	ldr	r2, [r7, #16]
 8001c4c:	4313      	orrs	r3, r2
 8001c4e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	693a      	ldr	r2, [r7, #16]
 8001c54:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001c56:	683b      	ldr	r3, [r7, #0]
 8001c58:	685b      	ldr	r3, [r3, #4]
 8001c5a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	f000 80ac 	beq.w	8001dbc <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c64:	4b5e      	ldr	r3, [pc, #376]	; (8001de0 <HAL_GPIO_Init+0x2f0>)
 8001c66:	699b      	ldr	r3, [r3, #24]
 8001c68:	4a5d      	ldr	r2, [pc, #372]	; (8001de0 <HAL_GPIO_Init+0x2f0>)
 8001c6a:	f043 0301 	orr.w	r3, r3, #1
 8001c6e:	6193      	str	r3, [r2, #24]
 8001c70:	4b5b      	ldr	r3, [pc, #364]	; (8001de0 <HAL_GPIO_Init+0x2f0>)
 8001c72:	699b      	ldr	r3, [r3, #24]
 8001c74:	f003 0301 	and.w	r3, r3, #1
 8001c78:	60bb      	str	r3, [r7, #8]
 8001c7a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001c7c:	4a59      	ldr	r2, [pc, #356]	; (8001de4 <HAL_GPIO_Init+0x2f4>)
 8001c7e:	697b      	ldr	r3, [r7, #20]
 8001c80:	089b      	lsrs	r3, r3, #2
 8001c82:	3302      	adds	r3, #2
 8001c84:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c88:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001c8a:	697b      	ldr	r3, [r7, #20]
 8001c8c:	f003 0303 	and.w	r3, r3, #3
 8001c90:	009b      	lsls	r3, r3, #2
 8001c92:	220f      	movs	r2, #15
 8001c94:	fa02 f303 	lsl.w	r3, r2, r3
 8001c98:	43db      	mvns	r3, r3
 8001c9a:	693a      	ldr	r2, [r7, #16]
 8001c9c:	4013      	ands	r3, r2
 8001c9e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001ca6:	d025      	beq.n	8001cf4 <HAL_GPIO_Init+0x204>
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	4a4f      	ldr	r2, [pc, #316]	; (8001de8 <HAL_GPIO_Init+0x2f8>)
 8001cac:	4293      	cmp	r3, r2
 8001cae:	d01f      	beq.n	8001cf0 <HAL_GPIO_Init+0x200>
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	4a4e      	ldr	r2, [pc, #312]	; (8001dec <HAL_GPIO_Init+0x2fc>)
 8001cb4:	4293      	cmp	r3, r2
 8001cb6:	d019      	beq.n	8001cec <HAL_GPIO_Init+0x1fc>
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	4a4d      	ldr	r2, [pc, #308]	; (8001df0 <HAL_GPIO_Init+0x300>)
 8001cbc:	4293      	cmp	r3, r2
 8001cbe:	d013      	beq.n	8001ce8 <HAL_GPIO_Init+0x1f8>
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	4a4c      	ldr	r2, [pc, #304]	; (8001df4 <HAL_GPIO_Init+0x304>)
 8001cc4:	4293      	cmp	r3, r2
 8001cc6:	d00d      	beq.n	8001ce4 <HAL_GPIO_Init+0x1f4>
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	4a4b      	ldr	r2, [pc, #300]	; (8001df8 <HAL_GPIO_Init+0x308>)
 8001ccc:	4293      	cmp	r3, r2
 8001cce:	d007      	beq.n	8001ce0 <HAL_GPIO_Init+0x1f0>
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	4a4a      	ldr	r2, [pc, #296]	; (8001dfc <HAL_GPIO_Init+0x30c>)
 8001cd4:	4293      	cmp	r3, r2
 8001cd6:	d101      	bne.n	8001cdc <HAL_GPIO_Init+0x1ec>
 8001cd8:	2306      	movs	r3, #6
 8001cda:	e00c      	b.n	8001cf6 <HAL_GPIO_Init+0x206>
 8001cdc:	2307      	movs	r3, #7
 8001cde:	e00a      	b.n	8001cf6 <HAL_GPIO_Init+0x206>
 8001ce0:	2305      	movs	r3, #5
 8001ce2:	e008      	b.n	8001cf6 <HAL_GPIO_Init+0x206>
 8001ce4:	2304      	movs	r3, #4
 8001ce6:	e006      	b.n	8001cf6 <HAL_GPIO_Init+0x206>
 8001ce8:	2303      	movs	r3, #3
 8001cea:	e004      	b.n	8001cf6 <HAL_GPIO_Init+0x206>
 8001cec:	2302      	movs	r3, #2
 8001cee:	e002      	b.n	8001cf6 <HAL_GPIO_Init+0x206>
 8001cf0:	2301      	movs	r3, #1
 8001cf2:	e000      	b.n	8001cf6 <HAL_GPIO_Init+0x206>
 8001cf4:	2300      	movs	r3, #0
 8001cf6:	697a      	ldr	r2, [r7, #20]
 8001cf8:	f002 0203 	and.w	r2, r2, #3
 8001cfc:	0092      	lsls	r2, r2, #2
 8001cfe:	4093      	lsls	r3, r2
 8001d00:	693a      	ldr	r2, [r7, #16]
 8001d02:	4313      	orrs	r3, r2
 8001d04:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001d06:	4937      	ldr	r1, [pc, #220]	; (8001de4 <HAL_GPIO_Init+0x2f4>)
 8001d08:	697b      	ldr	r3, [r7, #20]
 8001d0a:	089b      	lsrs	r3, r3, #2
 8001d0c:	3302      	adds	r3, #2
 8001d0e:	693a      	ldr	r2, [r7, #16]
 8001d10:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001d14:	4b3a      	ldr	r3, [pc, #232]	; (8001e00 <HAL_GPIO_Init+0x310>)
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d1a:	68fb      	ldr	r3, [r7, #12]
 8001d1c:	43db      	mvns	r3, r3
 8001d1e:	693a      	ldr	r2, [r7, #16]
 8001d20:	4013      	ands	r3, r2
 8001d22:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001d24:	683b      	ldr	r3, [r7, #0]
 8001d26:	685b      	ldr	r3, [r3, #4]
 8001d28:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d003      	beq.n	8001d38 <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 8001d30:	693a      	ldr	r2, [r7, #16]
 8001d32:	68fb      	ldr	r3, [r7, #12]
 8001d34:	4313      	orrs	r3, r2
 8001d36:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001d38:	4a31      	ldr	r2, [pc, #196]	; (8001e00 <HAL_GPIO_Init+0x310>)
 8001d3a:	693b      	ldr	r3, [r7, #16]
 8001d3c:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001d3e:	4b30      	ldr	r3, [pc, #192]	; (8001e00 <HAL_GPIO_Init+0x310>)
 8001d40:	685b      	ldr	r3, [r3, #4]
 8001d42:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	43db      	mvns	r3, r3
 8001d48:	693a      	ldr	r2, [r7, #16]
 8001d4a:	4013      	ands	r3, r2
 8001d4c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001d4e:	683b      	ldr	r3, [r7, #0]
 8001d50:	685b      	ldr	r3, [r3, #4]
 8001d52:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d003      	beq.n	8001d62 <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 8001d5a:	693a      	ldr	r2, [r7, #16]
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	4313      	orrs	r3, r2
 8001d60:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001d62:	4a27      	ldr	r2, [pc, #156]	; (8001e00 <HAL_GPIO_Init+0x310>)
 8001d64:	693b      	ldr	r3, [r7, #16]
 8001d66:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001d68:	4b25      	ldr	r3, [pc, #148]	; (8001e00 <HAL_GPIO_Init+0x310>)
 8001d6a:	689b      	ldr	r3, [r3, #8]
 8001d6c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	43db      	mvns	r3, r3
 8001d72:	693a      	ldr	r2, [r7, #16]
 8001d74:	4013      	ands	r3, r2
 8001d76:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001d78:	683b      	ldr	r3, [r7, #0]
 8001d7a:	685b      	ldr	r3, [r3, #4]
 8001d7c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d003      	beq.n	8001d8c <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8001d84:	693a      	ldr	r2, [r7, #16]
 8001d86:	68fb      	ldr	r3, [r7, #12]
 8001d88:	4313      	orrs	r3, r2
 8001d8a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001d8c:	4a1c      	ldr	r2, [pc, #112]	; (8001e00 <HAL_GPIO_Init+0x310>)
 8001d8e:	693b      	ldr	r3, [r7, #16]
 8001d90:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001d92:	4b1b      	ldr	r3, [pc, #108]	; (8001e00 <HAL_GPIO_Init+0x310>)
 8001d94:	68db      	ldr	r3, [r3, #12]
 8001d96:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	43db      	mvns	r3, r3
 8001d9c:	693a      	ldr	r2, [r7, #16]
 8001d9e:	4013      	ands	r3, r2
 8001da0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001da2:	683b      	ldr	r3, [r7, #0]
 8001da4:	685b      	ldr	r3, [r3, #4]
 8001da6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d003      	beq.n	8001db6 <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 8001dae:	693a      	ldr	r2, [r7, #16]
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	4313      	orrs	r3, r2
 8001db4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001db6:	4a12      	ldr	r2, [pc, #72]	; (8001e00 <HAL_GPIO_Init+0x310>)
 8001db8:	693b      	ldr	r3, [r7, #16]
 8001dba:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8001dbc:	697b      	ldr	r3, [r7, #20]
 8001dbe:	3301      	adds	r3, #1
 8001dc0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001dc2:	683b      	ldr	r3, [r7, #0]
 8001dc4:	681a      	ldr	r2, [r3, #0]
 8001dc6:	697b      	ldr	r3, [r7, #20]
 8001dc8:	fa22 f303 	lsr.w	r3, r2, r3
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	f47f ae97 	bne.w	8001b00 <HAL_GPIO_Init+0x10>
  }
}
 8001dd2:	bf00      	nop
 8001dd4:	bf00      	nop
 8001dd6:	371c      	adds	r7, #28
 8001dd8:	46bd      	mov	sp, r7
 8001dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dde:	4770      	bx	lr
 8001de0:	40021000 	.word	0x40021000
 8001de4:	40010000 	.word	0x40010000
 8001de8:	48000400 	.word	0x48000400
 8001dec:	48000800 	.word	0x48000800
 8001df0:	48000c00 	.word	0x48000c00
 8001df4:	48001000 	.word	0x48001000
 8001df8:	48001400 	.word	0x48001400
 8001dfc:	48001800 	.word	0x48001800
 8001e00:	40010400 	.word	0x40010400

08001e04 <HAL_PWR_EnterSTOPMode>:
  *            @arg PWR_STOPENTRY_WFI:Enter STOP mode with WFI instruction
  *            @arg PWR_STOPENTRY_WFE: Enter STOP mode with WFE instruction
  * @retval None
  */
void HAL_PWR_EnterSTOPMode(uint32_t Regulator, uint8_t STOPEntry)
{
 8001e04:	b480      	push	{r7}
 8001e06:	b085      	sub	sp, #20
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	6078      	str	r0, [r7, #4]
 8001e0c:	460b      	mov	r3, r1
 8001e0e:	70fb      	strb	r3, [r7, #3]
  uint32_t tmpreg = 0U;
 8001e10:	2300      	movs	r3, #0
 8001e12:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));

  /* Select the regulator state in STOP mode ---------------------------------*/
  tmpreg = PWR->CR;
 8001e14:	4b13      	ldr	r3, [pc, #76]	; (8001e64 <HAL_PWR_EnterSTOPMode+0x60>)
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	60fb      	str	r3, [r7, #12]
  
  /* Clear PDDS and LPDS bits */
  tmpreg &= (uint32_t)~(PWR_CR_PDDS | PWR_CR_LPDS);
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	f023 0303 	bic.w	r3, r3, #3
 8001e20:	60fb      	str	r3, [r7, #12]

  /* Set LPDS bit according to Regulator value */
  tmpreg |= Regulator;
 8001e22:	68fa      	ldr	r2, [r7, #12]
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	4313      	orrs	r3, r2
 8001e28:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  PWR->CR = tmpreg;
 8001e2a:	4a0e      	ldr	r2, [pc, #56]	; (8001e64 <HAL_PWR_EnterSTOPMode+0x60>)
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SCB->SCR |= SCB_SCR_SLEEPDEEP_Msk;
 8001e30:	4b0d      	ldr	r3, [pc, #52]	; (8001e68 <HAL_PWR_EnterSTOPMode+0x64>)
 8001e32:	691b      	ldr	r3, [r3, #16]
 8001e34:	4a0c      	ldr	r2, [pc, #48]	; (8001e68 <HAL_PWR_EnterSTOPMode+0x64>)
 8001e36:	f043 0304 	orr.w	r3, r3, #4
 8001e3a:	6113      	str	r3, [r2, #16]

  /* Select STOP mode entry --------------------------------------------------*/
  if(STOPEntry == PWR_STOPENTRY_WFI)
 8001e3c:	78fb      	ldrb	r3, [r7, #3]
 8001e3e:	2b01      	cmp	r3, #1
 8001e40:	d101      	bne.n	8001e46 <HAL_PWR_EnterSTOPMode+0x42>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8001e42:	bf30      	wfi
 8001e44:	e002      	b.n	8001e4c <HAL_PWR_EnterSTOPMode+0x48>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8001e46:	bf40      	sev
    __WFE();
 8001e48:	bf20      	wfe
    __WFE();
 8001e4a:	bf20      	wfe
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  SCB->SCR &= (uint32_t)~((uint32_t)SCB_SCR_SLEEPDEEP_Msk);
 8001e4c:	4b06      	ldr	r3, [pc, #24]	; (8001e68 <HAL_PWR_EnterSTOPMode+0x64>)
 8001e4e:	691b      	ldr	r3, [r3, #16]
 8001e50:	4a05      	ldr	r2, [pc, #20]	; (8001e68 <HAL_PWR_EnterSTOPMode+0x64>)
 8001e52:	f023 0304 	bic.w	r3, r3, #4
 8001e56:	6113      	str	r3, [r2, #16]
}
 8001e58:	bf00      	nop
 8001e5a:	3714      	adds	r7, #20
 8001e5c:	46bd      	mov	sp, r7
 8001e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e62:	4770      	bx	lr
 8001e64:	40007000 	.word	0x40007000
 8001e68:	e000ed00 	.word	0xe000ed00

08001e6c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 8001e72:	af00      	add	r7, sp, #0
 8001e74:	1d3b      	adds	r3, r7, #4
 8001e76:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001e78:	1d3b      	adds	r3, r7, #4
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d102      	bne.n	8001e86 <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8001e80:	2301      	movs	r3, #1
 8001e82:	f000 bf01 	b.w	8002c88 <HAL_RCC_OscConfig+0xe1c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001e86:	1d3b      	adds	r3, r7, #4
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	f003 0301 	and.w	r3, r3, #1
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	f000 8160 	beq.w	8002156 <HAL_RCC_OscConfig+0x2ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001e96:	4bae      	ldr	r3, [pc, #696]	; (8002150 <HAL_RCC_OscConfig+0x2e4>)
 8001e98:	685b      	ldr	r3, [r3, #4]
 8001e9a:	f003 030c 	and.w	r3, r3, #12
 8001e9e:	2b04      	cmp	r3, #4
 8001ea0:	d00c      	beq.n	8001ebc <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001ea2:	4bab      	ldr	r3, [pc, #684]	; (8002150 <HAL_RCC_OscConfig+0x2e4>)
 8001ea4:	685b      	ldr	r3, [r3, #4]
 8001ea6:	f003 030c 	and.w	r3, r3, #12
 8001eaa:	2b08      	cmp	r3, #8
 8001eac:	d159      	bne.n	8001f62 <HAL_RCC_OscConfig+0xf6>
 8001eae:	4ba8      	ldr	r3, [pc, #672]	; (8002150 <HAL_RCC_OscConfig+0x2e4>)
 8001eb0:	685b      	ldr	r3, [r3, #4]
 8001eb2:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8001eb6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001eba:	d152      	bne.n	8001f62 <HAL_RCC_OscConfig+0xf6>
 8001ebc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001ec0:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ec4:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8001ec8:	fa93 f3a3 	rbit	r3, r3
 8001ecc:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  return result;
 8001ed0:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ed4:	fab3 f383 	clz	r3, r3
 8001ed8:	b2db      	uxtb	r3, r3
 8001eda:	095b      	lsrs	r3, r3, #5
 8001edc:	b2db      	uxtb	r3, r3
 8001ede:	f043 0301 	orr.w	r3, r3, #1
 8001ee2:	b2db      	uxtb	r3, r3
 8001ee4:	2b01      	cmp	r3, #1
 8001ee6:	d102      	bne.n	8001eee <HAL_RCC_OscConfig+0x82>
 8001ee8:	4b99      	ldr	r3, [pc, #612]	; (8002150 <HAL_RCC_OscConfig+0x2e4>)
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	e015      	b.n	8001f1a <HAL_RCC_OscConfig+0xae>
 8001eee:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001ef2:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ef6:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 8001efa:	fa93 f3a3 	rbit	r3, r3
 8001efe:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 8001f02:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001f06:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8001f0a:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 8001f0e:	fa93 f3a3 	rbit	r3, r3
 8001f12:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8001f16:	4b8e      	ldr	r3, [pc, #568]	; (8002150 <HAL_RCC_OscConfig+0x2e4>)
 8001f18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f1a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001f1e:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 8001f22:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 8001f26:	fa92 f2a2 	rbit	r2, r2
 8001f2a:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
  return result;
 8001f2e:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8001f32:	fab2 f282 	clz	r2, r2
 8001f36:	b2d2      	uxtb	r2, r2
 8001f38:	f042 0220 	orr.w	r2, r2, #32
 8001f3c:	b2d2      	uxtb	r2, r2
 8001f3e:	f002 021f 	and.w	r2, r2, #31
 8001f42:	2101      	movs	r1, #1
 8001f44:	fa01 f202 	lsl.w	r2, r1, r2
 8001f48:	4013      	ands	r3, r2
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	f000 8102 	beq.w	8002154 <HAL_RCC_OscConfig+0x2e8>
 8001f50:	1d3b      	adds	r3, r7, #4
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	685b      	ldr	r3, [r3, #4]
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	f040 80fc 	bne.w	8002154 <HAL_RCC_OscConfig+0x2e8>
      {
        return HAL_ERROR;
 8001f5c:	2301      	movs	r3, #1
 8001f5e:	f000 be93 	b.w	8002c88 <HAL_RCC_OscConfig+0xe1c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001f62:	1d3b      	adds	r3, r7, #4
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	685b      	ldr	r3, [r3, #4]
 8001f68:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001f6c:	d106      	bne.n	8001f7c <HAL_RCC_OscConfig+0x110>
 8001f6e:	4b78      	ldr	r3, [pc, #480]	; (8002150 <HAL_RCC_OscConfig+0x2e4>)
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	4a77      	ldr	r2, [pc, #476]	; (8002150 <HAL_RCC_OscConfig+0x2e4>)
 8001f74:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f78:	6013      	str	r3, [r2, #0]
 8001f7a:	e030      	b.n	8001fde <HAL_RCC_OscConfig+0x172>
 8001f7c:	1d3b      	adds	r3, r7, #4
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	685b      	ldr	r3, [r3, #4]
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d10c      	bne.n	8001fa0 <HAL_RCC_OscConfig+0x134>
 8001f86:	4b72      	ldr	r3, [pc, #456]	; (8002150 <HAL_RCC_OscConfig+0x2e4>)
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	4a71      	ldr	r2, [pc, #452]	; (8002150 <HAL_RCC_OscConfig+0x2e4>)
 8001f8c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001f90:	6013      	str	r3, [r2, #0]
 8001f92:	4b6f      	ldr	r3, [pc, #444]	; (8002150 <HAL_RCC_OscConfig+0x2e4>)
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	4a6e      	ldr	r2, [pc, #440]	; (8002150 <HAL_RCC_OscConfig+0x2e4>)
 8001f98:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001f9c:	6013      	str	r3, [r2, #0]
 8001f9e:	e01e      	b.n	8001fde <HAL_RCC_OscConfig+0x172>
 8001fa0:	1d3b      	adds	r3, r7, #4
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	685b      	ldr	r3, [r3, #4]
 8001fa6:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001faa:	d10c      	bne.n	8001fc6 <HAL_RCC_OscConfig+0x15a>
 8001fac:	4b68      	ldr	r3, [pc, #416]	; (8002150 <HAL_RCC_OscConfig+0x2e4>)
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	4a67      	ldr	r2, [pc, #412]	; (8002150 <HAL_RCC_OscConfig+0x2e4>)
 8001fb2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001fb6:	6013      	str	r3, [r2, #0]
 8001fb8:	4b65      	ldr	r3, [pc, #404]	; (8002150 <HAL_RCC_OscConfig+0x2e4>)
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	4a64      	ldr	r2, [pc, #400]	; (8002150 <HAL_RCC_OscConfig+0x2e4>)
 8001fbe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001fc2:	6013      	str	r3, [r2, #0]
 8001fc4:	e00b      	b.n	8001fde <HAL_RCC_OscConfig+0x172>
 8001fc6:	4b62      	ldr	r3, [pc, #392]	; (8002150 <HAL_RCC_OscConfig+0x2e4>)
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	4a61      	ldr	r2, [pc, #388]	; (8002150 <HAL_RCC_OscConfig+0x2e4>)
 8001fcc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001fd0:	6013      	str	r3, [r2, #0]
 8001fd2:	4b5f      	ldr	r3, [pc, #380]	; (8002150 <HAL_RCC_OscConfig+0x2e4>)
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	4a5e      	ldr	r2, [pc, #376]	; (8002150 <HAL_RCC_OscConfig+0x2e4>)
 8001fd8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001fdc:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001fde:	1d3b      	adds	r3, r7, #4
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	685b      	ldr	r3, [r3, #4]
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d059      	beq.n	800209c <HAL_RCC_OscConfig+0x230>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fe8:	f7ff fc94 	bl	8001914 <HAL_GetTick>
 8001fec:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ff0:	e00a      	b.n	8002008 <HAL_RCC_OscConfig+0x19c>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001ff2:	f7ff fc8f 	bl	8001914 <HAL_GetTick>
 8001ff6:	4602      	mov	r2, r0
 8001ff8:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001ffc:	1ad3      	subs	r3, r2, r3
 8001ffe:	2b64      	cmp	r3, #100	; 0x64
 8002000:	d902      	bls.n	8002008 <HAL_RCC_OscConfig+0x19c>
          {
            return HAL_TIMEOUT;
 8002002:	2303      	movs	r3, #3
 8002004:	f000 be40 	b.w	8002c88 <HAL_RCC_OscConfig+0xe1c>
 8002008:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800200c:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002010:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 8002014:	fa93 f3a3 	rbit	r3, r3
 8002018:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
  return result;
 800201c:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002020:	fab3 f383 	clz	r3, r3
 8002024:	b2db      	uxtb	r3, r3
 8002026:	095b      	lsrs	r3, r3, #5
 8002028:	b2db      	uxtb	r3, r3
 800202a:	f043 0301 	orr.w	r3, r3, #1
 800202e:	b2db      	uxtb	r3, r3
 8002030:	2b01      	cmp	r3, #1
 8002032:	d102      	bne.n	800203a <HAL_RCC_OscConfig+0x1ce>
 8002034:	4b46      	ldr	r3, [pc, #280]	; (8002150 <HAL_RCC_OscConfig+0x2e4>)
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	e015      	b.n	8002066 <HAL_RCC_OscConfig+0x1fa>
 800203a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800203e:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002042:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 8002046:	fa93 f3a3 	rbit	r3, r3
 800204a:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 800204e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002052:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8002056:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 800205a:	fa93 f3a3 	rbit	r3, r3
 800205e:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8002062:	4b3b      	ldr	r3, [pc, #236]	; (8002150 <HAL_RCC_OscConfig+0x2e4>)
 8002064:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002066:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800206a:	f8c7 21bc 	str.w	r2, [r7, #444]	; 0x1bc
 800206e:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 8002072:	fa92 f2a2 	rbit	r2, r2
 8002076:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
  return result;
 800207a:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 800207e:	fab2 f282 	clz	r2, r2
 8002082:	b2d2      	uxtb	r2, r2
 8002084:	f042 0220 	orr.w	r2, r2, #32
 8002088:	b2d2      	uxtb	r2, r2
 800208a:	f002 021f 	and.w	r2, r2, #31
 800208e:	2101      	movs	r1, #1
 8002090:	fa01 f202 	lsl.w	r2, r1, r2
 8002094:	4013      	ands	r3, r2
 8002096:	2b00      	cmp	r3, #0
 8002098:	d0ab      	beq.n	8001ff2 <HAL_RCC_OscConfig+0x186>
 800209a:	e05c      	b.n	8002156 <HAL_RCC_OscConfig+0x2ea>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800209c:	f7ff fc3a 	bl	8001914 <HAL_GetTick>
 80020a0:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80020a4:	e00a      	b.n	80020bc <HAL_RCC_OscConfig+0x250>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80020a6:	f7ff fc35 	bl	8001914 <HAL_GetTick>
 80020aa:	4602      	mov	r2, r0
 80020ac:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80020b0:	1ad3      	subs	r3, r2, r3
 80020b2:	2b64      	cmp	r3, #100	; 0x64
 80020b4:	d902      	bls.n	80020bc <HAL_RCC_OscConfig+0x250>
          {
            return HAL_TIMEOUT;
 80020b6:	2303      	movs	r3, #3
 80020b8:	f000 bde6 	b.w	8002c88 <HAL_RCC_OscConfig+0xe1c>
 80020bc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80020c0:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020c4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 80020c8:	fa93 f3a3 	rbit	r3, r3
 80020cc:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
  return result;
 80020d0:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80020d4:	fab3 f383 	clz	r3, r3
 80020d8:	b2db      	uxtb	r3, r3
 80020da:	095b      	lsrs	r3, r3, #5
 80020dc:	b2db      	uxtb	r3, r3
 80020de:	f043 0301 	orr.w	r3, r3, #1
 80020e2:	b2db      	uxtb	r3, r3
 80020e4:	2b01      	cmp	r3, #1
 80020e6:	d102      	bne.n	80020ee <HAL_RCC_OscConfig+0x282>
 80020e8:	4b19      	ldr	r3, [pc, #100]	; (8002150 <HAL_RCC_OscConfig+0x2e4>)
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	e015      	b.n	800211a <HAL_RCC_OscConfig+0x2ae>
 80020ee:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80020f2:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020f6:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 80020fa:	fa93 f3a3 	rbit	r3, r3
 80020fe:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 8002102:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002106:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 800210a:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 800210e:	fa93 f3a3 	rbit	r3, r3
 8002112:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8002116:	4b0e      	ldr	r3, [pc, #56]	; (8002150 <HAL_RCC_OscConfig+0x2e4>)
 8002118:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800211a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800211e:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 8002122:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 8002126:	fa92 f2a2 	rbit	r2, r2
 800212a:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
  return result;
 800212e:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8002132:	fab2 f282 	clz	r2, r2
 8002136:	b2d2      	uxtb	r2, r2
 8002138:	f042 0220 	orr.w	r2, r2, #32
 800213c:	b2d2      	uxtb	r2, r2
 800213e:	f002 021f 	and.w	r2, r2, #31
 8002142:	2101      	movs	r1, #1
 8002144:	fa01 f202 	lsl.w	r2, r1, r2
 8002148:	4013      	ands	r3, r2
 800214a:	2b00      	cmp	r3, #0
 800214c:	d1ab      	bne.n	80020a6 <HAL_RCC_OscConfig+0x23a>
 800214e:	e002      	b.n	8002156 <HAL_RCC_OscConfig+0x2ea>
 8002150:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002154:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002156:	1d3b      	adds	r3, r7, #4
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	f003 0302 	and.w	r3, r3, #2
 8002160:	2b00      	cmp	r3, #0
 8002162:	f000 8170 	beq.w	8002446 <HAL_RCC_OscConfig+0x5da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8002166:	4bd0      	ldr	r3, [pc, #832]	; (80024a8 <HAL_RCC_OscConfig+0x63c>)
 8002168:	685b      	ldr	r3, [r3, #4]
 800216a:	f003 030c 	and.w	r3, r3, #12
 800216e:	2b00      	cmp	r3, #0
 8002170:	d00c      	beq.n	800218c <HAL_RCC_OscConfig+0x320>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002172:	4bcd      	ldr	r3, [pc, #820]	; (80024a8 <HAL_RCC_OscConfig+0x63c>)
 8002174:	685b      	ldr	r3, [r3, #4]
 8002176:	f003 030c 	and.w	r3, r3, #12
 800217a:	2b08      	cmp	r3, #8
 800217c:	d16d      	bne.n	800225a <HAL_RCC_OscConfig+0x3ee>
 800217e:	4bca      	ldr	r3, [pc, #808]	; (80024a8 <HAL_RCC_OscConfig+0x63c>)
 8002180:	685b      	ldr	r3, [r3, #4]
 8002182:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8002186:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800218a:	d166      	bne.n	800225a <HAL_RCC_OscConfig+0x3ee>
 800218c:	2302      	movs	r3, #2
 800218e:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002192:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 8002196:	fa93 f3a3 	rbit	r3, r3
 800219a:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
  return result;
 800219e:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80021a2:	fab3 f383 	clz	r3, r3
 80021a6:	b2db      	uxtb	r3, r3
 80021a8:	095b      	lsrs	r3, r3, #5
 80021aa:	b2db      	uxtb	r3, r3
 80021ac:	f043 0301 	orr.w	r3, r3, #1
 80021b0:	b2db      	uxtb	r3, r3
 80021b2:	2b01      	cmp	r3, #1
 80021b4:	d102      	bne.n	80021bc <HAL_RCC_OscConfig+0x350>
 80021b6:	4bbc      	ldr	r3, [pc, #752]	; (80024a8 <HAL_RCC_OscConfig+0x63c>)
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	e013      	b.n	80021e4 <HAL_RCC_OscConfig+0x378>
 80021bc:	2302      	movs	r3, #2
 80021be:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021c2:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 80021c6:	fa93 f3a3 	rbit	r3, r3
 80021ca:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 80021ce:	2302      	movs	r3, #2
 80021d0:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 80021d4:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 80021d8:	fa93 f3a3 	rbit	r3, r3
 80021dc:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 80021e0:	4bb1      	ldr	r3, [pc, #708]	; (80024a8 <HAL_RCC_OscConfig+0x63c>)
 80021e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021e4:	2202      	movs	r2, #2
 80021e6:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 80021ea:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 80021ee:	fa92 f2a2 	rbit	r2, r2
 80021f2:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
  return result;
 80021f6:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 80021fa:	fab2 f282 	clz	r2, r2
 80021fe:	b2d2      	uxtb	r2, r2
 8002200:	f042 0220 	orr.w	r2, r2, #32
 8002204:	b2d2      	uxtb	r2, r2
 8002206:	f002 021f 	and.w	r2, r2, #31
 800220a:	2101      	movs	r1, #1
 800220c:	fa01 f202 	lsl.w	r2, r1, r2
 8002210:	4013      	ands	r3, r2
 8002212:	2b00      	cmp	r3, #0
 8002214:	d007      	beq.n	8002226 <HAL_RCC_OscConfig+0x3ba>
 8002216:	1d3b      	adds	r3, r7, #4
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	68db      	ldr	r3, [r3, #12]
 800221c:	2b01      	cmp	r3, #1
 800221e:	d002      	beq.n	8002226 <HAL_RCC_OscConfig+0x3ba>
      {
        return HAL_ERROR;
 8002220:	2301      	movs	r3, #1
 8002222:	f000 bd31 	b.w	8002c88 <HAL_RCC_OscConfig+0xe1c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002226:	4ba0      	ldr	r3, [pc, #640]	; (80024a8 <HAL_RCC_OscConfig+0x63c>)
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800222e:	1d3b      	adds	r3, r7, #4
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	691b      	ldr	r3, [r3, #16]
 8002234:	21f8      	movs	r1, #248	; 0xf8
 8002236:	f8c7 1174 	str.w	r1, [r7, #372]	; 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800223a:	f8d7 1174 	ldr.w	r1, [r7, #372]	; 0x174
 800223e:	fa91 f1a1 	rbit	r1, r1
 8002242:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
  return result;
 8002246:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 800224a:	fab1 f181 	clz	r1, r1
 800224e:	b2c9      	uxtb	r1, r1
 8002250:	408b      	lsls	r3, r1
 8002252:	4995      	ldr	r1, [pc, #596]	; (80024a8 <HAL_RCC_OscConfig+0x63c>)
 8002254:	4313      	orrs	r3, r2
 8002256:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002258:	e0f5      	b.n	8002446 <HAL_RCC_OscConfig+0x5da>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800225a:	1d3b      	adds	r3, r7, #4
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	68db      	ldr	r3, [r3, #12]
 8002260:	2b00      	cmp	r3, #0
 8002262:	f000 8085 	beq.w	8002370 <HAL_RCC_OscConfig+0x504>
 8002266:	2301      	movs	r3, #1
 8002268:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800226c:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8002270:	fa93 f3a3 	rbit	r3, r3
 8002274:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  return result;
 8002278:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800227c:	fab3 f383 	clz	r3, r3
 8002280:	b2db      	uxtb	r3, r3
 8002282:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002286:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800228a:	009b      	lsls	r3, r3, #2
 800228c:	461a      	mov	r2, r3
 800228e:	2301      	movs	r3, #1
 8002290:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002292:	f7ff fb3f 	bl	8001914 <HAL_GetTick>
 8002296:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800229a:	e00a      	b.n	80022b2 <HAL_RCC_OscConfig+0x446>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800229c:	f7ff fb3a 	bl	8001914 <HAL_GetTick>
 80022a0:	4602      	mov	r2, r0
 80022a2:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80022a6:	1ad3      	subs	r3, r2, r3
 80022a8:	2b02      	cmp	r3, #2
 80022aa:	d902      	bls.n	80022b2 <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 80022ac:	2303      	movs	r3, #3
 80022ae:	f000 bceb 	b.w	8002c88 <HAL_RCC_OscConfig+0xe1c>
 80022b2:	2302      	movs	r3, #2
 80022b4:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022b8:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 80022bc:	fa93 f3a3 	rbit	r3, r3
 80022c0:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
  return result;
 80022c4:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80022c8:	fab3 f383 	clz	r3, r3
 80022cc:	b2db      	uxtb	r3, r3
 80022ce:	095b      	lsrs	r3, r3, #5
 80022d0:	b2db      	uxtb	r3, r3
 80022d2:	f043 0301 	orr.w	r3, r3, #1
 80022d6:	b2db      	uxtb	r3, r3
 80022d8:	2b01      	cmp	r3, #1
 80022da:	d102      	bne.n	80022e2 <HAL_RCC_OscConfig+0x476>
 80022dc:	4b72      	ldr	r3, [pc, #456]	; (80024a8 <HAL_RCC_OscConfig+0x63c>)
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	e013      	b.n	800230a <HAL_RCC_OscConfig+0x49e>
 80022e2:	2302      	movs	r3, #2
 80022e4:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022e8:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 80022ec:	fa93 f3a3 	rbit	r3, r3
 80022f0:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 80022f4:	2302      	movs	r3, #2
 80022f6:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 80022fa:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 80022fe:	fa93 f3a3 	rbit	r3, r3
 8002302:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8002306:	4b68      	ldr	r3, [pc, #416]	; (80024a8 <HAL_RCC_OscConfig+0x63c>)
 8002308:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800230a:	2202      	movs	r2, #2
 800230c:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 8002310:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 8002314:	fa92 f2a2 	rbit	r2, r2
 8002318:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
  return result;
 800231c:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8002320:	fab2 f282 	clz	r2, r2
 8002324:	b2d2      	uxtb	r2, r2
 8002326:	f042 0220 	orr.w	r2, r2, #32
 800232a:	b2d2      	uxtb	r2, r2
 800232c:	f002 021f 	and.w	r2, r2, #31
 8002330:	2101      	movs	r1, #1
 8002332:	fa01 f202 	lsl.w	r2, r1, r2
 8002336:	4013      	ands	r3, r2
 8002338:	2b00      	cmp	r3, #0
 800233a:	d0af      	beq.n	800229c <HAL_RCC_OscConfig+0x430>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800233c:	4b5a      	ldr	r3, [pc, #360]	; (80024a8 <HAL_RCC_OscConfig+0x63c>)
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002344:	1d3b      	adds	r3, r7, #4
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	691b      	ldr	r3, [r3, #16]
 800234a:	21f8      	movs	r1, #248	; 0xf8
 800234c:	f8c7 1144 	str.w	r1, [r7, #324]	; 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002350:	f8d7 1144 	ldr.w	r1, [r7, #324]	; 0x144
 8002354:	fa91 f1a1 	rbit	r1, r1
 8002358:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
  return result;
 800235c:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8002360:	fab1 f181 	clz	r1, r1
 8002364:	b2c9      	uxtb	r1, r1
 8002366:	408b      	lsls	r3, r1
 8002368:	494f      	ldr	r1, [pc, #316]	; (80024a8 <HAL_RCC_OscConfig+0x63c>)
 800236a:	4313      	orrs	r3, r2
 800236c:	600b      	str	r3, [r1, #0]
 800236e:	e06a      	b.n	8002446 <HAL_RCC_OscConfig+0x5da>
 8002370:	2301      	movs	r3, #1
 8002372:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002376:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 800237a:	fa93 f3a3 	rbit	r3, r3
 800237e:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  return result;
 8002382:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002386:	fab3 f383 	clz	r3, r3
 800238a:	b2db      	uxtb	r3, r3
 800238c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002390:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002394:	009b      	lsls	r3, r3, #2
 8002396:	461a      	mov	r2, r3
 8002398:	2300      	movs	r3, #0
 800239a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800239c:	f7ff faba 	bl	8001914 <HAL_GetTick>
 80023a0:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80023a4:	e00a      	b.n	80023bc <HAL_RCC_OscConfig+0x550>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80023a6:	f7ff fab5 	bl	8001914 <HAL_GetTick>
 80023aa:	4602      	mov	r2, r0
 80023ac:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80023b0:	1ad3      	subs	r3, r2, r3
 80023b2:	2b02      	cmp	r3, #2
 80023b4:	d902      	bls.n	80023bc <HAL_RCC_OscConfig+0x550>
          {
            return HAL_TIMEOUT;
 80023b6:	2303      	movs	r3, #3
 80023b8:	f000 bc66 	b.w	8002c88 <HAL_RCC_OscConfig+0xe1c>
 80023bc:	2302      	movs	r3, #2
 80023be:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023c2:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80023c6:	fa93 f3a3 	rbit	r3, r3
 80023ca:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  return result;
 80023ce:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80023d2:	fab3 f383 	clz	r3, r3
 80023d6:	b2db      	uxtb	r3, r3
 80023d8:	095b      	lsrs	r3, r3, #5
 80023da:	b2db      	uxtb	r3, r3
 80023dc:	f043 0301 	orr.w	r3, r3, #1
 80023e0:	b2db      	uxtb	r3, r3
 80023e2:	2b01      	cmp	r3, #1
 80023e4:	d102      	bne.n	80023ec <HAL_RCC_OscConfig+0x580>
 80023e6:	4b30      	ldr	r3, [pc, #192]	; (80024a8 <HAL_RCC_OscConfig+0x63c>)
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	e013      	b.n	8002414 <HAL_RCC_OscConfig+0x5a8>
 80023ec:	2302      	movs	r3, #2
 80023ee:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023f2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80023f6:	fa93 f3a3 	rbit	r3, r3
 80023fa:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 80023fe:	2302      	movs	r3, #2
 8002400:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8002404:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8002408:	fa93 f3a3 	rbit	r3, r3
 800240c:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8002410:	4b25      	ldr	r3, [pc, #148]	; (80024a8 <HAL_RCC_OscConfig+0x63c>)
 8002412:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002414:	2202      	movs	r2, #2
 8002416:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 800241a:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 800241e:	fa92 f2a2 	rbit	r2, r2
 8002422:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
  return result;
 8002426:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 800242a:	fab2 f282 	clz	r2, r2
 800242e:	b2d2      	uxtb	r2, r2
 8002430:	f042 0220 	orr.w	r2, r2, #32
 8002434:	b2d2      	uxtb	r2, r2
 8002436:	f002 021f 	and.w	r2, r2, #31
 800243a:	2101      	movs	r1, #1
 800243c:	fa01 f202 	lsl.w	r2, r1, r2
 8002440:	4013      	ands	r3, r2
 8002442:	2b00      	cmp	r3, #0
 8002444:	d1af      	bne.n	80023a6 <HAL_RCC_OscConfig+0x53a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002446:	1d3b      	adds	r3, r7, #4
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	f003 0308 	and.w	r3, r3, #8
 8002450:	2b00      	cmp	r3, #0
 8002452:	f000 80da 	beq.w	800260a <HAL_RCC_OscConfig+0x79e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002456:	1d3b      	adds	r3, r7, #4
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	695b      	ldr	r3, [r3, #20]
 800245c:	2b00      	cmp	r3, #0
 800245e:	d069      	beq.n	8002534 <HAL_RCC_OscConfig+0x6c8>
 8002460:	2301      	movs	r3, #1
 8002462:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002466:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800246a:	fa93 f3a3 	rbit	r3, r3
 800246e:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  return result;
 8002472:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002476:	fab3 f383 	clz	r3, r3
 800247a:	b2db      	uxtb	r3, r3
 800247c:	461a      	mov	r2, r3
 800247e:	4b0b      	ldr	r3, [pc, #44]	; (80024ac <HAL_RCC_OscConfig+0x640>)
 8002480:	4413      	add	r3, r2
 8002482:	009b      	lsls	r3, r3, #2
 8002484:	461a      	mov	r2, r3
 8002486:	2301      	movs	r3, #1
 8002488:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800248a:	f7ff fa43 	bl	8001914 <HAL_GetTick>
 800248e:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002492:	e00d      	b.n	80024b0 <HAL_RCC_OscConfig+0x644>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002494:	f7ff fa3e 	bl	8001914 <HAL_GetTick>
 8002498:	4602      	mov	r2, r0
 800249a:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800249e:	1ad3      	subs	r3, r2, r3
 80024a0:	2b02      	cmp	r3, #2
 80024a2:	d905      	bls.n	80024b0 <HAL_RCC_OscConfig+0x644>
        {
          return HAL_TIMEOUT;
 80024a4:	2303      	movs	r3, #3
 80024a6:	e3ef      	b.n	8002c88 <HAL_RCC_OscConfig+0xe1c>
 80024a8:	40021000 	.word	0x40021000
 80024ac:	10908120 	.word	0x10908120
 80024b0:	2302      	movs	r3, #2
 80024b2:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024b6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80024ba:	fa93 f2a3 	rbit	r2, r3
 80024be:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80024c2:	601a      	str	r2, [r3, #0]
 80024c4:	f507 7382 	add.w	r3, r7, #260	; 0x104
 80024c8:	2202      	movs	r2, #2
 80024ca:	601a      	str	r2, [r3, #0]
 80024cc:	f507 7382 	add.w	r3, r7, #260	; 0x104
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	fa93 f2a3 	rbit	r2, r3
 80024d6:	f507 7380 	add.w	r3, r7, #256	; 0x100
 80024da:	601a      	str	r2, [r3, #0]
 80024dc:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 80024e0:	2202      	movs	r2, #2
 80024e2:	601a      	str	r2, [r3, #0]
 80024e4:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	fa93 f2a3 	rbit	r2, r3
 80024ee:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 80024f2:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80024f4:	4ba4      	ldr	r3, [pc, #656]	; (8002788 <HAL_RCC_OscConfig+0x91c>)
 80024f6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80024f8:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 80024fc:	2102      	movs	r1, #2
 80024fe:	6019      	str	r1, [r3, #0]
 8002500:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	fa93 f1a3 	rbit	r1, r3
 800250a:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 800250e:	6019      	str	r1, [r3, #0]
  return result;
 8002510:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	fab3 f383 	clz	r3, r3
 800251a:	b2db      	uxtb	r3, r3
 800251c:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8002520:	b2db      	uxtb	r3, r3
 8002522:	f003 031f 	and.w	r3, r3, #31
 8002526:	2101      	movs	r1, #1
 8002528:	fa01 f303 	lsl.w	r3, r1, r3
 800252c:	4013      	ands	r3, r2
 800252e:	2b00      	cmp	r3, #0
 8002530:	d0b0      	beq.n	8002494 <HAL_RCC_OscConfig+0x628>
 8002532:	e06a      	b.n	800260a <HAL_RCC_OscConfig+0x79e>
 8002534:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8002538:	2201      	movs	r2, #1
 800253a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800253c:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	fa93 f2a3 	rbit	r2, r3
 8002546:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 800254a:	601a      	str	r2, [r3, #0]
  return result;
 800254c:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8002550:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002552:	fab3 f383 	clz	r3, r3
 8002556:	b2db      	uxtb	r3, r3
 8002558:	461a      	mov	r2, r3
 800255a:	4b8c      	ldr	r3, [pc, #560]	; (800278c <HAL_RCC_OscConfig+0x920>)
 800255c:	4413      	add	r3, r2
 800255e:	009b      	lsls	r3, r3, #2
 8002560:	461a      	mov	r2, r3
 8002562:	2300      	movs	r3, #0
 8002564:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002566:	f7ff f9d5 	bl	8001914 <HAL_GetTick>
 800256a:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800256e:	e009      	b.n	8002584 <HAL_RCC_OscConfig+0x718>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002570:	f7ff f9d0 	bl	8001914 <HAL_GetTick>
 8002574:	4602      	mov	r2, r0
 8002576:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800257a:	1ad3      	subs	r3, r2, r3
 800257c:	2b02      	cmp	r3, #2
 800257e:	d901      	bls.n	8002584 <HAL_RCC_OscConfig+0x718>
        {
          return HAL_TIMEOUT;
 8002580:	2303      	movs	r3, #3
 8002582:	e381      	b.n	8002c88 <HAL_RCC_OscConfig+0xe1c>
 8002584:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8002588:	2202      	movs	r2, #2
 800258a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800258c:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	fa93 f2a3 	rbit	r2, r3
 8002596:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 800259a:	601a      	str	r2, [r3, #0]
 800259c:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 80025a0:	2202      	movs	r2, #2
 80025a2:	601a      	str	r2, [r3, #0]
 80025a4:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	fa93 f2a3 	rbit	r2, r3
 80025ae:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 80025b2:	601a      	str	r2, [r3, #0]
 80025b4:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80025b8:	2202      	movs	r2, #2
 80025ba:	601a      	str	r2, [r3, #0]
 80025bc:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	fa93 f2a3 	rbit	r2, r3
 80025c6:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 80025ca:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80025cc:	4b6e      	ldr	r3, [pc, #440]	; (8002788 <HAL_RCC_OscConfig+0x91c>)
 80025ce:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80025d0:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80025d4:	2102      	movs	r1, #2
 80025d6:	6019      	str	r1, [r3, #0]
 80025d8:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	fa93 f1a3 	rbit	r1, r3
 80025e2:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 80025e6:	6019      	str	r1, [r3, #0]
  return result;
 80025e8:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	fab3 f383 	clz	r3, r3
 80025f2:	b2db      	uxtb	r3, r3
 80025f4:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80025f8:	b2db      	uxtb	r3, r3
 80025fa:	f003 031f 	and.w	r3, r3, #31
 80025fe:	2101      	movs	r1, #1
 8002600:	fa01 f303 	lsl.w	r3, r1, r3
 8002604:	4013      	ands	r3, r2
 8002606:	2b00      	cmp	r3, #0
 8002608:	d1b2      	bne.n	8002570 <HAL_RCC_OscConfig+0x704>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800260a:	1d3b      	adds	r3, r7, #4
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	f003 0304 	and.w	r3, r3, #4
 8002614:	2b00      	cmp	r3, #0
 8002616:	f000 8157 	beq.w	80028c8 <HAL_RCC_OscConfig+0xa5c>
  {
    FlagStatus       pwrclkchanged = RESET;
 800261a:	2300      	movs	r3, #0
 800261c:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002620:	4b59      	ldr	r3, [pc, #356]	; (8002788 <HAL_RCC_OscConfig+0x91c>)
 8002622:	69db      	ldr	r3, [r3, #28]
 8002624:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002628:	2b00      	cmp	r3, #0
 800262a:	d112      	bne.n	8002652 <HAL_RCC_OscConfig+0x7e6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800262c:	4b56      	ldr	r3, [pc, #344]	; (8002788 <HAL_RCC_OscConfig+0x91c>)
 800262e:	69db      	ldr	r3, [r3, #28]
 8002630:	4a55      	ldr	r2, [pc, #340]	; (8002788 <HAL_RCC_OscConfig+0x91c>)
 8002632:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002636:	61d3      	str	r3, [r2, #28]
 8002638:	4b53      	ldr	r3, [pc, #332]	; (8002788 <HAL_RCC_OscConfig+0x91c>)
 800263a:	69db      	ldr	r3, [r3, #28]
 800263c:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8002640:	f107 030c 	add.w	r3, r7, #12
 8002644:	601a      	str	r2, [r3, #0]
 8002646:	f107 030c 	add.w	r3, r7, #12
 800264a:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 800264c:	2301      	movs	r3, #1
 800264e:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002652:	4b4f      	ldr	r3, [pc, #316]	; (8002790 <HAL_RCC_OscConfig+0x924>)
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800265a:	2b00      	cmp	r3, #0
 800265c:	d11a      	bne.n	8002694 <HAL_RCC_OscConfig+0x828>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800265e:	4b4c      	ldr	r3, [pc, #304]	; (8002790 <HAL_RCC_OscConfig+0x924>)
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	4a4b      	ldr	r2, [pc, #300]	; (8002790 <HAL_RCC_OscConfig+0x924>)
 8002664:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002668:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800266a:	f7ff f953 	bl	8001914 <HAL_GetTick>
 800266e:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002672:	e009      	b.n	8002688 <HAL_RCC_OscConfig+0x81c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002674:	f7ff f94e 	bl	8001914 <HAL_GetTick>
 8002678:	4602      	mov	r2, r0
 800267a:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800267e:	1ad3      	subs	r3, r2, r3
 8002680:	2b64      	cmp	r3, #100	; 0x64
 8002682:	d901      	bls.n	8002688 <HAL_RCC_OscConfig+0x81c>
        {
          return HAL_TIMEOUT;
 8002684:	2303      	movs	r3, #3
 8002686:	e2ff      	b.n	8002c88 <HAL_RCC_OscConfig+0xe1c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002688:	4b41      	ldr	r3, [pc, #260]	; (8002790 <HAL_RCC_OscConfig+0x924>)
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002690:	2b00      	cmp	r3, #0
 8002692:	d0ef      	beq.n	8002674 <HAL_RCC_OscConfig+0x808>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002694:	1d3b      	adds	r3, r7, #4
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	689b      	ldr	r3, [r3, #8]
 800269a:	2b01      	cmp	r3, #1
 800269c:	d106      	bne.n	80026ac <HAL_RCC_OscConfig+0x840>
 800269e:	4b3a      	ldr	r3, [pc, #232]	; (8002788 <HAL_RCC_OscConfig+0x91c>)
 80026a0:	6a1b      	ldr	r3, [r3, #32]
 80026a2:	4a39      	ldr	r2, [pc, #228]	; (8002788 <HAL_RCC_OscConfig+0x91c>)
 80026a4:	f043 0301 	orr.w	r3, r3, #1
 80026a8:	6213      	str	r3, [r2, #32]
 80026aa:	e02f      	b.n	800270c <HAL_RCC_OscConfig+0x8a0>
 80026ac:	1d3b      	adds	r3, r7, #4
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	689b      	ldr	r3, [r3, #8]
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d10c      	bne.n	80026d0 <HAL_RCC_OscConfig+0x864>
 80026b6:	4b34      	ldr	r3, [pc, #208]	; (8002788 <HAL_RCC_OscConfig+0x91c>)
 80026b8:	6a1b      	ldr	r3, [r3, #32]
 80026ba:	4a33      	ldr	r2, [pc, #204]	; (8002788 <HAL_RCC_OscConfig+0x91c>)
 80026bc:	f023 0301 	bic.w	r3, r3, #1
 80026c0:	6213      	str	r3, [r2, #32]
 80026c2:	4b31      	ldr	r3, [pc, #196]	; (8002788 <HAL_RCC_OscConfig+0x91c>)
 80026c4:	6a1b      	ldr	r3, [r3, #32]
 80026c6:	4a30      	ldr	r2, [pc, #192]	; (8002788 <HAL_RCC_OscConfig+0x91c>)
 80026c8:	f023 0304 	bic.w	r3, r3, #4
 80026cc:	6213      	str	r3, [r2, #32]
 80026ce:	e01d      	b.n	800270c <HAL_RCC_OscConfig+0x8a0>
 80026d0:	1d3b      	adds	r3, r7, #4
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	689b      	ldr	r3, [r3, #8]
 80026d6:	2b05      	cmp	r3, #5
 80026d8:	d10c      	bne.n	80026f4 <HAL_RCC_OscConfig+0x888>
 80026da:	4b2b      	ldr	r3, [pc, #172]	; (8002788 <HAL_RCC_OscConfig+0x91c>)
 80026dc:	6a1b      	ldr	r3, [r3, #32]
 80026de:	4a2a      	ldr	r2, [pc, #168]	; (8002788 <HAL_RCC_OscConfig+0x91c>)
 80026e0:	f043 0304 	orr.w	r3, r3, #4
 80026e4:	6213      	str	r3, [r2, #32]
 80026e6:	4b28      	ldr	r3, [pc, #160]	; (8002788 <HAL_RCC_OscConfig+0x91c>)
 80026e8:	6a1b      	ldr	r3, [r3, #32]
 80026ea:	4a27      	ldr	r2, [pc, #156]	; (8002788 <HAL_RCC_OscConfig+0x91c>)
 80026ec:	f043 0301 	orr.w	r3, r3, #1
 80026f0:	6213      	str	r3, [r2, #32]
 80026f2:	e00b      	b.n	800270c <HAL_RCC_OscConfig+0x8a0>
 80026f4:	4b24      	ldr	r3, [pc, #144]	; (8002788 <HAL_RCC_OscConfig+0x91c>)
 80026f6:	6a1b      	ldr	r3, [r3, #32]
 80026f8:	4a23      	ldr	r2, [pc, #140]	; (8002788 <HAL_RCC_OscConfig+0x91c>)
 80026fa:	f023 0301 	bic.w	r3, r3, #1
 80026fe:	6213      	str	r3, [r2, #32]
 8002700:	4b21      	ldr	r3, [pc, #132]	; (8002788 <HAL_RCC_OscConfig+0x91c>)
 8002702:	6a1b      	ldr	r3, [r3, #32]
 8002704:	4a20      	ldr	r2, [pc, #128]	; (8002788 <HAL_RCC_OscConfig+0x91c>)
 8002706:	f023 0304 	bic.w	r3, r3, #4
 800270a:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800270c:	1d3b      	adds	r3, r7, #4
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	689b      	ldr	r3, [r3, #8]
 8002712:	2b00      	cmp	r3, #0
 8002714:	d06a      	beq.n	80027ec <HAL_RCC_OscConfig+0x980>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002716:	f7ff f8fd 	bl	8001914 <HAL_GetTick>
 800271a:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800271e:	e00b      	b.n	8002738 <HAL_RCC_OscConfig+0x8cc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002720:	f7ff f8f8 	bl	8001914 <HAL_GetTick>
 8002724:	4602      	mov	r2, r0
 8002726:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800272a:	1ad3      	subs	r3, r2, r3
 800272c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002730:	4293      	cmp	r3, r2
 8002732:	d901      	bls.n	8002738 <HAL_RCC_OscConfig+0x8cc>
        {
          return HAL_TIMEOUT;
 8002734:	2303      	movs	r3, #3
 8002736:	e2a7      	b.n	8002c88 <HAL_RCC_OscConfig+0xe1c>
 8002738:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 800273c:	2202      	movs	r2, #2
 800273e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002740:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	fa93 f2a3 	rbit	r2, r3
 800274a:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 800274e:	601a      	str	r2, [r3, #0]
 8002750:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8002754:	2202      	movs	r2, #2
 8002756:	601a      	str	r2, [r3, #0]
 8002758:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	fa93 f2a3 	rbit	r2, r3
 8002762:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8002766:	601a      	str	r2, [r3, #0]
  return result;
 8002768:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 800276c:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800276e:	fab3 f383 	clz	r3, r3
 8002772:	b2db      	uxtb	r3, r3
 8002774:	095b      	lsrs	r3, r3, #5
 8002776:	b2db      	uxtb	r3, r3
 8002778:	f043 0302 	orr.w	r3, r3, #2
 800277c:	b2db      	uxtb	r3, r3
 800277e:	2b02      	cmp	r3, #2
 8002780:	d108      	bne.n	8002794 <HAL_RCC_OscConfig+0x928>
 8002782:	4b01      	ldr	r3, [pc, #4]	; (8002788 <HAL_RCC_OscConfig+0x91c>)
 8002784:	6a1b      	ldr	r3, [r3, #32]
 8002786:	e013      	b.n	80027b0 <HAL_RCC_OscConfig+0x944>
 8002788:	40021000 	.word	0x40021000
 800278c:	10908120 	.word	0x10908120
 8002790:	40007000 	.word	0x40007000
 8002794:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8002798:	2202      	movs	r2, #2
 800279a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800279c:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	fa93 f2a3 	rbit	r2, r3
 80027a6:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 80027aa:	601a      	str	r2, [r3, #0]
 80027ac:	4bc0      	ldr	r3, [pc, #768]	; (8002ab0 <HAL_RCC_OscConfig+0xc44>)
 80027ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027b0:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 80027b4:	2102      	movs	r1, #2
 80027b6:	6011      	str	r1, [r2, #0]
 80027b8:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 80027bc:	6812      	ldr	r2, [r2, #0]
 80027be:	fa92 f1a2 	rbit	r1, r2
 80027c2:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 80027c6:	6011      	str	r1, [r2, #0]
  return result;
 80027c8:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 80027cc:	6812      	ldr	r2, [r2, #0]
 80027ce:	fab2 f282 	clz	r2, r2
 80027d2:	b2d2      	uxtb	r2, r2
 80027d4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80027d8:	b2d2      	uxtb	r2, r2
 80027da:	f002 021f 	and.w	r2, r2, #31
 80027de:	2101      	movs	r1, #1
 80027e0:	fa01 f202 	lsl.w	r2, r1, r2
 80027e4:	4013      	ands	r3, r2
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d09a      	beq.n	8002720 <HAL_RCC_OscConfig+0x8b4>
 80027ea:	e063      	b.n	80028b4 <HAL_RCC_OscConfig+0xa48>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80027ec:	f7ff f892 	bl	8001914 <HAL_GetTick>
 80027f0:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80027f4:	e00b      	b.n	800280e <HAL_RCC_OscConfig+0x9a2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80027f6:	f7ff f88d 	bl	8001914 <HAL_GetTick>
 80027fa:	4602      	mov	r2, r0
 80027fc:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002800:	1ad3      	subs	r3, r2, r3
 8002802:	f241 3288 	movw	r2, #5000	; 0x1388
 8002806:	4293      	cmp	r3, r2
 8002808:	d901      	bls.n	800280e <HAL_RCC_OscConfig+0x9a2>
        {
          return HAL_TIMEOUT;
 800280a:	2303      	movs	r3, #3
 800280c:	e23c      	b.n	8002c88 <HAL_RCC_OscConfig+0xe1c>
 800280e:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8002812:	2202      	movs	r2, #2
 8002814:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002816:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	fa93 f2a3 	rbit	r2, r3
 8002820:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8002824:	601a      	str	r2, [r3, #0]
 8002826:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800282a:	2202      	movs	r2, #2
 800282c:	601a      	str	r2, [r3, #0]
 800282e:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	fa93 f2a3 	rbit	r2, r3
 8002838:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800283c:	601a      	str	r2, [r3, #0]
  return result;
 800283e:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8002842:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002844:	fab3 f383 	clz	r3, r3
 8002848:	b2db      	uxtb	r3, r3
 800284a:	095b      	lsrs	r3, r3, #5
 800284c:	b2db      	uxtb	r3, r3
 800284e:	f043 0302 	orr.w	r3, r3, #2
 8002852:	b2db      	uxtb	r3, r3
 8002854:	2b02      	cmp	r3, #2
 8002856:	d102      	bne.n	800285e <HAL_RCC_OscConfig+0x9f2>
 8002858:	4b95      	ldr	r3, [pc, #596]	; (8002ab0 <HAL_RCC_OscConfig+0xc44>)
 800285a:	6a1b      	ldr	r3, [r3, #32]
 800285c:	e00d      	b.n	800287a <HAL_RCC_OscConfig+0xa0e>
 800285e:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8002862:	2202      	movs	r2, #2
 8002864:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002866:	f107 0394 	add.w	r3, r7, #148	; 0x94
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	fa93 f2a3 	rbit	r2, r3
 8002870:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8002874:	601a      	str	r2, [r3, #0]
 8002876:	4b8e      	ldr	r3, [pc, #568]	; (8002ab0 <HAL_RCC_OscConfig+0xc44>)
 8002878:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800287a:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 800287e:	2102      	movs	r1, #2
 8002880:	6011      	str	r1, [r2, #0]
 8002882:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 8002886:	6812      	ldr	r2, [r2, #0]
 8002888:	fa92 f1a2 	rbit	r1, r2
 800288c:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8002890:	6011      	str	r1, [r2, #0]
  return result;
 8002892:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8002896:	6812      	ldr	r2, [r2, #0]
 8002898:	fab2 f282 	clz	r2, r2
 800289c:	b2d2      	uxtb	r2, r2
 800289e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80028a2:	b2d2      	uxtb	r2, r2
 80028a4:	f002 021f 	and.w	r2, r2, #31
 80028a8:	2101      	movs	r1, #1
 80028aa:	fa01 f202 	lsl.w	r2, r1, r2
 80028ae:	4013      	ands	r3, r2
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d1a0      	bne.n	80027f6 <HAL_RCC_OscConfig+0x98a>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80028b4:	f897 3207 	ldrb.w	r3, [r7, #519]	; 0x207
 80028b8:	2b01      	cmp	r3, #1
 80028ba:	d105      	bne.n	80028c8 <HAL_RCC_OscConfig+0xa5c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80028bc:	4b7c      	ldr	r3, [pc, #496]	; (8002ab0 <HAL_RCC_OscConfig+0xc44>)
 80028be:	69db      	ldr	r3, [r3, #28]
 80028c0:	4a7b      	ldr	r2, [pc, #492]	; (8002ab0 <HAL_RCC_OscConfig+0xc44>)
 80028c2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80028c6:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80028c8:	1d3b      	adds	r3, r7, #4
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	699b      	ldr	r3, [r3, #24]
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	f000 81d9 	beq.w	8002c86 <HAL_RCC_OscConfig+0xe1a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80028d4:	4b76      	ldr	r3, [pc, #472]	; (8002ab0 <HAL_RCC_OscConfig+0xc44>)
 80028d6:	685b      	ldr	r3, [r3, #4]
 80028d8:	f003 030c 	and.w	r3, r3, #12
 80028dc:	2b08      	cmp	r3, #8
 80028de:	f000 81a6 	beq.w	8002c2e <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80028e2:	1d3b      	adds	r3, r7, #4
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	699b      	ldr	r3, [r3, #24]
 80028e8:	2b02      	cmp	r3, #2
 80028ea:	f040 811e 	bne.w	8002b2a <HAL_RCC_OscConfig+0xcbe>
 80028ee:	f107 0384 	add.w	r3, r7, #132	; 0x84
 80028f2:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80028f6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028f8:	f107 0384 	add.w	r3, r7, #132	; 0x84
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	fa93 f2a3 	rbit	r2, r3
 8002902:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8002906:	601a      	str	r2, [r3, #0]
  return result;
 8002908:	f107 0380 	add.w	r3, r7, #128	; 0x80
 800290c:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800290e:	fab3 f383 	clz	r3, r3
 8002912:	b2db      	uxtb	r3, r3
 8002914:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002918:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800291c:	009b      	lsls	r3, r3, #2
 800291e:	461a      	mov	r2, r3
 8002920:	2300      	movs	r3, #0
 8002922:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002924:	f7fe fff6 	bl	8001914 <HAL_GetTick>
 8002928:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800292c:	e009      	b.n	8002942 <HAL_RCC_OscConfig+0xad6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800292e:	f7fe fff1 	bl	8001914 <HAL_GetTick>
 8002932:	4602      	mov	r2, r0
 8002934:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002938:	1ad3      	subs	r3, r2, r3
 800293a:	2b02      	cmp	r3, #2
 800293c:	d901      	bls.n	8002942 <HAL_RCC_OscConfig+0xad6>
          {
            return HAL_TIMEOUT;
 800293e:	2303      	movs	r3, #3
 8002940:	e1a2      	b.n	8002c88 <HAL_RCC_OscConfig+0xe1c>
 8002942:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8002946:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800294a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800294c:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	fa93 f2a3 	rbit	r2, r3
 8002956:	f107 0378 	add.w	r3, r7, #120	; 0x78
 800295a:	601a      	str	r2, [r3, #0]
  return result;
 800295c:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8002960:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002962:	fab3 f383 	clz	r3, r3
 8002966:	b2db      	uxtb	r3, r3
 8002968:	095b      	lsrs	r3, r3, #5
 800296a:	b2db      	uxtb	r3, r3
 800296c:	f043 0301 	orr.w	r3, r3, #1
 8002970:	b2db      	uxtb	r3, r3
 8002972:	2b01      	cmp	r3, #1
 8002974:	d102      	bne.n	800297c <HAL_RCC_OscConfig+0xb10>
 8002976:	4b4e      	ldr	r3, [pc, #312]	; (8002ab0 <HAL_RCC_OscConfig+0xc44>)
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	e01b      	b.n	80029b4 <HAL_RCC_OscConfig+0xb48>
 800297c:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8002980:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002984:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002986:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	fa93 f2a3 	rbit	r2, r3
 8002990:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8002994:	601a      	str	r2, [r3, #0]
 8002996:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800299a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800299e:	601a      	str	r2, [r3, #0]
 80029a0:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	fa93 f2a3 	rbit	r2, r3
 80029aa:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80029ae:	601a      	str	r2, [r3, #0]
 80029b0:	4b3f      	ldr	r3, [pc, #252]	; (8002ab0 <HAL_RCC_OscConfig+0xc44>)
 80029b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029b4:	f107 0264 	add.w	r2, r7, #100	; 0x64
 80029b8:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80029bc:	6011      	str	r1, [r2, #0]
 80029be:	f107 0264 	add.w	r2, r7, #100	; 0x64
 80029c2:	6812      	ldr	r2, [r2, #0]
 80029c4:	fa92 f1a2 	rbit	r1, r2
 80029c8:	f107 0260 	add.w	r2, r7, #96	; 0x60
 80029cc:	6011      	str	r1, [r2, #0]
  return result;
 80029ce:	f107 0260 	add.w	r2, r7, #96	; 0x60
 80029d2:	6812      	ldr	r2, [r2, #0]
 80029d4:	fab2 f282 	clz	r2, r2
 80029d8:	b2d2      	uxtb	r2, r2
 80029da:	f042 0220 	orr.w	r2, r2, #32
 80029de:	b2d2      	uxtb	r2, r2
 80029e0:	f002 021f 	and.w	r2, r2, #31
 80029e4:	2101      	movs	r1, #1
 80029e6:	fa01 f202 	lsl.w	r2, r1, r2
 80029ea:	4013      	ands	r3, r2
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d19e      	bne.n	800292e <HAL_RCC_OscConfig+0xac2>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80029f0:	4b2f      	ldr	r3, [pc, #188]	; (8002ab0 <HAL_RCC_OscConfig+0xc44>)
 80029f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029f4:	f023 020f 	bic.w	r2, r3, #15
 80029f8:	1d3b      	adds	r3, r7, #4
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029fe:	492c      	ldr	r1, [pc, #176]	; (8002ab0 <HAL_RCC_OscConfig+0xc44>)
 8002a00:	4313      	orrs	r3, r2
 8002a02:	62cb      	str	r3, [r1, #44]	; 0x2c
 8002a04:	4b2a      	ldr	r3, [pc, #168]	; (8002ab0 <HAL_RCC_OscConfig+0xc44>)
 8002a06:	685b      	ldr	r3, [r3, #4]
 8002a08:	f423 1276 	bic.w	r2, r3, #4030464	; 0x3d8000
 8002a0c:	1d3b      	adds	r3, r7, #4
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	6a19      	ldr	r1, [r3, #32]
 8002a12:	1d3b      	adds	r3, r7, #4
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	69db      	ldr	r3, [r3, #28]
 8002a18:	430b      	orrs	r3, r1
 8002a1a:	4925      	ldr	r1, [pc, #148]	; (8002ab0 <HAL_RCC_OscConfig+0xc44>)
 8002a1c:	4313      	orrs	r3, r2
 8002a1e:	604b      	str	r3, [r1, #4]
 8002a20:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8002a24:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002a28:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a2a:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	fa93 f2a3 	rbit	r2, r3
 8002a34:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8002a38:	601a      	str	r2, [r3, #0]
  return result;
 8002a3a:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8002a3e:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002a40:	fab3 f383 	clz	r3, r3
 8002a44:	b2db      	uxtb	r3, r3
 8002a46:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002a4a:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002a4e:	009b      	lsls	r3, r3, #2
 8002a50:	461a      	mov	r2, r3
 8002a52:	2301      	movs	r3, #1
 8002a54:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a56:	f7fe ff5d 	bl	8001914 <HAL_GetTick>
 8002a5a:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002a5e:	e009      	b.n	8002a74 <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002a60:	f7fe ff58 	bl	8001914 <HAL_GetTick>
 8002a64:	4602      	mov	r2, r0
 8002a66:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002a6a:	1ad3      	subs	r3, r2, r3
 8002a6c:	2b02      	cmp	r3, #2
 8002a6e:	d901      	bls.n	8002a74 <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 8002a70:	2303      	movs	r3, #3
 8002a72:	e109      	b.n	8002c88 <HAL_RCC_OscConfig+0xe1c>
 8002a74:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8002a78:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002a7c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a7e:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	fa93 f2a3 	rbit	r2, r3
 8002a88:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8002a8c:	601a      	str	r2, [r3, #0]
  return result;
 8002a8e:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8002a92:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002a94:	fab3 f383 	clz	r3, r3
 8002a98:	b2db      	uxtb	r3, r3
 8002a9a:	095b      	lsrs	r3, r3, #5
 8002a9c:	b2db      	uxtb	r3, r3
 8002a9e:	f043 0301 	orr.w	r3, r3, #1
 8002aa2:	b2db      	uxtb	r3, r3
 8002aa4:	2b01      	cmp	r3, #1
 8002aa6:	d105      	bne.n	8002ab4 <HAL_RCC_OscConfig+0xc48>
 8002aa8:	4b01      	ldr	r3, [pc, #4]	; (8002ab0 <HAL_RCC_OscConfig+0xc44>)
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	e01e      	b.n	8002aec <HAL_RCC_OscConfig+0xc80>
 8002aae:	bf00      	nop
 8002ab0:	40021000 	.word	0x40021000
 8002ab4:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002ab8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002abc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002abe:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	fa93 f2a3 	rbit	r2, r3
 8002ac8:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002acc:	601a      	str	r2, [r3, #0]
 8002ace:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002ad2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002ad6:	601a      	str	r2, [r3, #0]
 8002ad8:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	fa93 f2a3 	rbit	r2, r3
 8002ae2:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002ae6:	601a      	str	r2, [r3, #0]
 8002ae8:	4b6a      	ldr	r3, [pc, #424]	; (8002c94 <HAL_RCC_OscConfig+0xe28>)
 8002aea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002aec:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8002af0:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8002af4:	6011      	str	r1, [r2, #0]
 8002af6:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8002afa:	6812      	ldr	r2, [r2, #0]
 8002afc:	fa92 f1a2 	rbit	r1, r2
 8002b00:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8002b04:	6011      	str	r1, [r2, #0]
  return result;
 8002b06:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8002b0a:	6812      	ldr	r2, [r2, #0]
 8002b0c:	fab2 f282 	clz	r2, r2
 8002b10:	b2d2      	uxtb	r2, r2
 8002b12:	f042 0220 	orr.w	r2, r2, #32
 8002b16:	b2d2      	uxtb	r2, r2
 8002b18:	f002 021f 	and.w	r2, r2, #31
 8002b1c:	2101      	movs	r1, #1
 8002b1e:	fa01 f202 	lsl.w	r2, r1, r2
 8002b22:	4013      	ands	r3, r2
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d09b      	beq.n	8002a60 <HAL_RCC_OscConfig+0xbf4>
 8002b28:	e0ad      	b.n	8002c86 <HAL_RCC_OscConfig+0xe1a>
 8002b2a:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002b2e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002b32:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b34:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	fa93 f2a3 	rbit	r2, r3
 8002b3e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002b42:	601a      	str	r2, [r3, #0]
  return result;
 8002b44:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002b48:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b4a:	fab3 f383 	clz	r3, r3
 8002b4e:	b2db      	uxtb	r3, r3
 8002b50:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002b54:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002b58:	009b      	lsls	r3, r3, #2
 8002b5a:	461a      	mov	r2, r3
 8002b5c:	2300      	movs	r3, #0
 8002b5e:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b60:	f7fe fed8 	bl	8001914 <HAL_GetTick>
 8002b64:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002b68:	e009      	b.n	8002b7e <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002b6a:	f7fe fed3 	bl	8001914 <HAL_GetTick>
 8002b6e:	4602      	mov	r2, r0
 8002b70:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002b74:	1ad3      	subs	r3, r2, r3
 8002b76:	2b02      	cmp	r3, #2
 8002b78:	d901      	bls.n	8002b7e <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 8002b7a:	2303      	movs	r3, #3
 8002b7c:	e084      	b.n	8002c88 <HAL_RCC_OscConfig+0xe1c>
 8002b7e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002b82:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002b86:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b88:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	fa93 f2a3 	rbit	r2, r3
 8002b92:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002b96:	601a      	str	r2, [r3, #0]
  return result;
 8002b98:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002b9c:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002b9e:	fab3 f383 	clz	r3, r3
 8002ba2:	b2db      	uxtb	r3, r3
 8002ba4:	095b      	lsrs	r3, r3, #5
 8002ba6:	b2db      	uxtb	r3, r3
 8002ba8:	f043 0301 	orr.w	r3, r3, #1
 8002bac:	b2db      	uxtb	r3, r3
 8002bae:	2b01      	cmp	r3, #1
 8002bb0:	d102      	bne.n	8002bb8 <HAL_RCC_OscConfig+0xd4c>
 8002bb2:	4b38      	ldr	r3, [pc, #224]	; (8002c94 <HAL_RCC_OscConfig+0xe28>)
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	e01b      	b.n	8002bf0 <HAL_RCC_OscConfig+0xd84>
 8002bb8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002bbc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002bc0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bc2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	fa93 f2a3 	rbit	r2, r3
 8002bcc:	f107 0320 	add.w	r3, r7, #32
 8002bd0:	601a      	str	r2, [r3, #0]
 8002bd2:	f107 031c 	add.w	r3, r7, #28
 8002bd6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002bda:	601a      	str	r2, [r3, #0]
 8002bdc:	f107 031c 	add.w	r3, r7, #28
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	fa93 f2a3 	rbit	r2, r3
 8002be6:	f107 0318 	add.w	r3, r7, #24
 8002bea:	601a      	str	r2, [r3, #0]
 8002bec:	4b29      	ldr	r3, [pc, #164]	; (8002c94 <HAL_RCC_OscConfig+0xe28>)
 8002bee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bf0:	f107 0214 	add.w	r2, r7, #20
 8002bf4:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8002bf8:	6011      	str	r1, [r2, #0]
 8002bfa:	f107 0214 	add.w	r2, r7, #20
 8002bfe:	6812      	ldr	r2, [r2, #0]
 8002c00:	fa92 f1a2 	rbit	r1, r2
 8002c04:	f107 0210 	add.w	r2, r7, #16
 8002c08:	6011      	str	r1, [r2, #0]
  return result;
 8002c0a:	f107 0210 	add.w	r2, r7, #16
 8002c0e:	6812      	ldr	r2, [r2, #0]
 8002c10:	fab2 f282 	clz	r2, r2
 8002c14:	b2d2      	uxtb	r2, r2
 8002c16:	f042 0220 	orr.w	r2, r2, #32
 8002c1a:	b2d2      	uxtb	r2, r2
 8002c1c:	f002 021f 	and.w	r2, r2, #31
 8002c20:	2101      	movs	r1, #1
 8002c22:	fa01 f202 	lsl.w	r2, r1, r2
 8002c26:	4013      	ands	r3, r2
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d19e      	bne.n	8002b6a <HAL_RCC_OscConfig+0xcfe>
 8002c2c:	e02b      	b.n	8002c86 <HAL_RCC_OscConfig+0xe1a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002c2e:	1d3b      	adds	r3, r7, #4
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	699b      	ldr	r3, [r3, #24]
 8002c34:	2b01      	cmp	r3, #1
 8002c36:	d101      	bne.n	8002c3c <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 8002c38:	2301      	movs	r3, #1
 8002c3a:	e025      	b.n	8002c88 <HAL_RCC_OscConfig+0xe1c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002c3c:	4b15      	ldr	r3, [pc, #84]	; (8002c94 <HAL_RCC_OscConfig+0xe28>)
 8002c3e:	685b      	ldr	r3, [r3, #4]
 8002c40:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 8002c44:	4b13      	ldr	r3, [pc, #76]	; (8002c94 <HAL_RCC_OscConfig+0xe28>)
 8002c46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c48:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002c4c:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8002c50:	f403 32c0 	and.w	r2, r3, #98304	; 0x18000
 8002c54:	1d3b      	adds	r3, r7, #4
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	69db      	ldr	r3, [r3, #28]
 8002c5a:	429a      	cmp	r2, r3
 8002c5c:	d111      	bne.n	8002c82 <HAL_RCC_OscConfig+0xe16>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8002c5e:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8002c62:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002c66:	1d3b      	adds	r3, r7, #4
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002c6c:	429a      	cmp	r2, r3
 8002c6e:	d108      	bne.n	8002c82 <HAL_RCC_OscConfig+0xe16>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 8002c70:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002c74:	f003 020f 	and.w	r2, r3, #15
 8002c78:	1d3b      	adds	r3, r7, #4
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8002c7e:	429a      	cmp	r2, r3
 8002c80:	d001      	beq.n	8002c86 <HAL_RCC_OscConfig+0xe1a>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 8002c82:	2301      	movs	r3, #1
 8002c84:	e000      	b.n	8002c88 <HAL_RCC_OscConfig+0xe1c>
        }
      }
    }
  }

  return HAL_OK;
 8002c86:	2300      	movs	r3, #0
}
 8002c88:	4618      	mov	r0, r3
 8002c8a:	f507 7702 	add.w	r7, r7, #520	; 0x208
 8002c8e:	46bd      	mov	sp, r7
 8002c90:	bd80      	pop	{r7, pc}
 8002c92:	bf00      	nop
 8002c94:	40021000 	.word	0x40021000

08002c98 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002c98:	b580      	push	{r7, lr}
 8002c9a:	b09e      	sub	sp, #120	; 0x78
 8002c9c:	af00      	add	r7, sp, #0
 8002c9e:	6078      	str	r0, [r7, #4]
 8002ca0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002ca2:	2300      	movs	r3, #0
 8002ca4:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d101      	bne.n	8002cb0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002cac:	2301      	movs	r3, #1
 8002cae:	e162      	b.n	8002f76 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002cb0:	4b90      	ldr	r3, [pc, #576]	; (8002ef4 <HAL_RCC_ClockConfig+0x25c>)
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	f003 0307 	and.w	r3, r3, #7
 8002cb8:	683a      	ldr	r2, [r7, #0]
 8002cba:	429a      	cmp	r2, r3
 8002cbc:	d910      	bls.n	8002ce0 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002cbe:	4b8d      	ldr	r3, [pc, #564]	; (8002ef4 <HAL_RCC_ClockConfig+0x25c>)
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	f023 0207 	bic.w	r2, r3, #7
 8002cc6:	498b      	ldr	r1, [pc, #556]	; (8002ef4 <HAL_RCC_ClockConfig+0x25c>)
 8002cc8:	683b      	ldr	r3, [r7, #0]
 8002cca:	4313      	orrs	r3, r2
 8002ccc:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002cce:	4b89      	ldr	r3, [pc, #548]	; (8002ef4 <HAL_RCC_ClockConfig+0x25c>)
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	f003 0307 	and.w	r3, r3, #7
 8002cd6:	683a      	ldr	r2, [r7, #0]
 8002cd8:	429a      	cmp	r2, r3
 8002cda:	d001      	beq.n	8002ce0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002cdc:	2301      	movs	r3, #1
 8002cde:	e14a      	b.n	8002f76 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	f003 0302 	and.w	r3, r3, #2
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d008      	beq.n	8002cfe <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002cec:	4b82      	ldr	r3, [pc, #520]	; (8002ef8 <HAL_RCC_ClockConfig+0x260>)
 8002cee:	685b      	ldr	r3, [r3, #4]
 8002cf0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	689b      	ldr	r3, [r3, #8]
 8002cf8:	497f      	ldr	r1, [pc, #508]	; (8002ef8 <HAL_RCC_ClockConfig+0x260>)
 8002cfa:	4313      	orrs	r3, r2
 8002cfc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	f003 0301 	and.w	r3, r3, #1
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	f000 80dc 	beq.w	8002ec4 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	685b      	ldr	r3, [r3, #4]
 8002d10:	2b01      	cmp	r3, #1
 8002d12:	d13c      	bne.n	8002d8e <HAL_RCC_ClockConfig+0xf6>
 8002d14:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002d18:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d1a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002d1c:	fa93 f3a3 	rbit	r3, r3
 8002d20:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8002d22:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d24:	fab3 f383 	clz	r3, r3
 8002d28:	b2db      	uxtb	r3, r3
 8002d2a:	095b      	lsrs	r3, r3, #5
 8002d2c:	b2db      	uxtb	r3, r3
 8002d2e:	f043 0301 	orr.w	r3, r3, #1
 8002d32:	b2db      	uxtb	r3, r3
 8002d34:	2b01      	cmp	r3, #1
 8002d36:	d102      	bne.n	8002d3e <HAL_RCC_ClockConfig+0xa6>
 8002d38:	4b6f      	ldr	r3, [pc, #444]	; (8002ef8 <HAL_RCC_ClockConfig+0x260>)
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	e00f      	b.n	8002d5e <HAL_RCC_ClockConfig+0xc6>
 8002d3e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002d42:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d44:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002d46:	fa93 f3a3 	rbit	r3, r3
 8002d4a:	667b      	str	r3, [r7, #100]	; 0x64
 8002d4c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002d50:	663b      	str	r3, [r7, #96]	; 0x60
 8002d52:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002d54:	fa93 f3a3 	rbit	r3, r3
 8002d58:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002d5a:	4b67      	ldr	r3, [pc, #412]	; (8002ef8 <HAL_RCC_ClockConfig+0x260>)
 8002d5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d5e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002d62:	65ba      	str	r2, [r7, #88]	; 0x58
 8002d64:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002d66:	fa92 f2a2 	rbit	r2, r2
 8002d6a:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8002d6c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8002d6e:	fab2 f282 	clz	r2, r2
 8002d72:	b2d2      	uxtb	r2, r2
 8002d74:	f042 0220 	orr.w	r2, r2, #32
 8002d78:	b2d2      	uxtb	r2, r2
 8002d7a:	f002 021f 	and.w	r2, r2, #31
 8002d7e:	2101      	movs	r1, #1
 8002d80:	fa01 f202 	lsl.w	r2, r1, r2
 8002d84:	4013      	ands	r3, r2
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d17b      	bne.n	8002e82 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8002d8a:	2301      	movs	r3, #1
 8002d8c:	e0f3      	b.n	8002f76 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	685b      	ldr	r3, [r3, #4]
 8002d92:	2b02      	cmp	r3, #2
 8002d94:	d13c      	bne.n	8002e10 <HAL_RCC_ClockConfig+0x178>
 8002d96:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002d9a:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d9c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002d9e:	fa93 f3a3 	rbit	r3, r3
 8002da2:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8002da4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002da6:	fab3 f383 	clz	r3, r3
 8002daa:	b2db      	uxtb	r3, r3
 8002dac:	095b      	lsrs	r3, r3, #5
 8002dae:	b2db      	uxtb	r3, r3
 8002db0:	f043 0301 	orr.w	r3, r3, #1
 8002db4:	b2db      	uxtb	r3, r3
 8002db6:	2b01      	cmp	r3, #1
 8002db8:	d102      	bne.n	8002dc0 <HAL_RCC_ClockConfig+0x128>
 8002dba:	4b4f      	ldr	r3, [pc, #316]	; (8002ef8 <HAL_RCC_ClockConfig+0x260>)
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	e00f      	b.n	8002de0 <HAL_RCC_ClockConfig+0x148>
 8002dc0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002dc4:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dc6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002dc8:	fa93 f3a3 	rbit	r3, r3
 8002dcc:	647b      	str	r3, [r7, #68]	; 0x44
 8002dce:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002dd2:	643b      	str	r3, [r7, #64]	; 0x40
 8002dd4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002dd6:	fa93 f3a3 	rbit	r3, r3
 8002dda:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002ddc:	4b46      	ldr	r3, [pc, #280]	; (8002ef8 <HAL_RCC_ClockConfig+0x260>)
 8002dde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002de0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002de4:	63ba      	str	r2, [r7, #56]	; 0x38
 8002de6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002de8:	fa92 f2a2 	rbit	r2, r2
 8002dec:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8002dee:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002df0:	fab2 f282 	clz	r2, r2
 8002df4:	b2d2      	uxtb	r2, r2
 8002df6:	f042 0220 	orr.w	r2, r2, #32
 8002dfa:	b2d2      	uxtb	r2, r2
 8002dfc:	f002 021f 	and.w	r2, r2, #31
 8002e00:	2101      	movs	r1, #1
 8002e02:	fa01 f202 	lsl.w	r2, r1, r2
 8002e06:	4013      	ands	r3, r2
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d13a      	bne.n	8002e82 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8002e0c:	2301      	movs	r3, #1
 8002e0e:	e0b2      	b.n	8002f76 <HAL_RCC_ClockConfig+0x2de>
 8002e10:	2302      	movs	r3, #2
 8002e12:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e16:	fa93 f3a3 	rbit	r3, r3
 8002e1a:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8002e1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e1e:	fab3 f383 	clz	r3, r3
 8002e22:	b2db      	uxtb	r3, r3
 8002e24:	095b      	lsrs	r3, r3, #5
 8002e26:	b2db      	uxtb	r3, r3
 8002e28:	f043 0301 	orr.w	r3, r3, #1
 8002e2c:	b2db      	uxtb	r3, r3
 8002e2e:	2b01      	cmp	r3, #1
 8002e30:	d102      	bne.n	8002e38 <HAL_RCC_ClockConfig+0x1a0>
 8002e32:	4b31      	ldr	r3, [pc, #196]	; (8002ef8 <HAL_RCC_ClockConfig+0x260>)
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	e00d      	b.n	8002e54 <HAL_RCC_ClockConfig+0x1bc>
 8002e38:	2302      	movs	r3, #2
 8002e3a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e3e:	fa93 f3a3 	rbit	r3, r3
 8002e42:	627b      	str	r3, [r7, #36]	; 0x24
 8002e44:	2302      	movs	r3, #2
 8002e46:	623b      	str	r3, [r7, #32]
 8002e48:	6a3b      	ldr	r3, [r7, #32]
 8002e4a:	fa93 f3a3 	rbit	r3, r3
 8002e4e:	61fb      	str	r3, [r7, #28]
 8002e50:	4b29      	ldr	r3, [pc, #164]	; (8002ef8 <HAL_RCC_ClockConfig+0x260>)
 8002e52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e54:	2202      	movs	r2, #2
 8002e56:	61ba      	str	r2, [r7, #24]
 8002e58:	69ba      	ldr	r2, [r7, #24]
 8002e5a:	fa92 f2a2 	rbit	r2, r2
 8002e5e:	617a      	str	r2, [r7, #20]
  return result;
 8002e60:	697a      	ldr	r2, [r7, #20]
 8002e62:	fab2 f282 	clz	r2, r2
 8002e66:	b2d2      	uxtb	r2, r2
 8002e68:	f042 0220 	orr.w	r2, r2, #32
 8002e6c:	b2d2      	uxtb	r2, r2
 8002e6e:	f002 021f 	and.w	r2, r2, #31
 8002e72:	2101      	movs	r1, #1
 8002e74:	fa01 f202 	lsl.w	r2, r1, r2
 8002e78:	4013      	ands	r3, r2
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d101      	bne.n	8002e82 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8002e7e:	2301      	movs	r3, #1
 8002e80:	e079      	b.n	8002f76 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002e82:	4b1d      	ldr	r3, [pc, #116]	; (8002ef8 <HAL_RCC_ClockConfig+0x260>)
 8002e84:	685b      	ldr	r3, [r3, #4]
 8002e86:	f023 0203 	bic.w	r2, r3, #3
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	685b      	ldr	r3, [r3, #4]
 8002e8e:	491a      	ldr	r1, [pc, #104]	; (8002ef8 <HAL_RCC_ClockConfig+0x260>)
 8002e90:	4313      	orrs	r3, r2
 8002e92:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002e94:	f7fe fd3e 	bl	8001914 <HAL_GetTick>
 8002e98:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e9a:	e00a      	b.n	8002eb2 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002e9c:	f7fe fd3a 	bl	8001914 <HAL_GetTick>
 8002ea0:	4602      	mov	r2, r0
 8002ea2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002ea4:	1ad3      	subs	r3, r2, r3
 8002ea6:	f241 3288 	movw	r2, #5000	; 0x1388
 8002eaa:	4293      	cmp	r3, r2
 8002eac:	d901      	bls.n	8002eb2 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8002eae:	2303      	movs	r3, #3
 8002eb0:	e061      	b.n	8002f76 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002eb2:	4b11      	ldr	r3, [pc, #68]	; (8002ef8 <HAL_RCC_ClockConfig+0x260>)
 8002eb4:	685b      	ldr	r3, [r3, #4]
 8002eb6:	f003 020c 	and.w	r2, r3, #12
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	685b      	ldr	r3, [r3, #4]
 8002ebe:	009b      	lsls	r3, r3, #2
 8002ec0:	429a      	cmp	r2, r3
 8002ec2:	d1eb      	bne.n	8002e9c <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002ec4:	4b0b      	ldr	r3, [pc, #44]	; (8002ef4 <HAL_RCC_ClockConfig+0x25c>)
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	f003 0307 	and.w	r3, r3, #7
 8002ecc:	683a      	ldr	r2, [r7, #0]
 8002ece:	429a      	cmp	r2, r3
 8002ed0:	d214      	bcs.n	8002efc <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ed2:	4b08      	ldr	r3, [pc, #32]	; (8002ef4 <HAL_RCC_ClockConfig+0x25c>)
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	f023 0207 	bic.w	r2, r3, #7
 8002eda:	4906      	ldr	r1, [pc, #24]	; (8002ef4 <HAL_RCC_ClockConfig+0x25c>)
 8002edc:	683b      	ldr	r3, [r7, #0]
 8002ede:	4313      	orrs	r3, r2
 8002ee0:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ee2:	4b04      	ldr	r3, [pc, #16]	; (8002ef4 <HAL_RCC_ClockConfig+0x25c>)
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	f003 0307 	and.w	r3, r3, #7
 8002eea:	683a      	ldr	r2, [r7, #0]
 8002eec:	429a      	cmp	r2, r3
 8002eee:	d005      	beq.n	8002efc <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8002ef0:	2301      	movs	r3, #1
 8002ef2:	e040      	b.n	8002f76 <HAL_RCC_ClockConfig+0x2de>
 8002ef4:	40022000 	.word	0x40022000
 8002ef8:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	f003 0304 	and.w	r3, r3, #4
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d008      	beq.n	8002f1a <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002f08:	4b1d      	ldr	r3, [pc, #116]	; (8002f80 <HAL_RCC_ClockConfig+0x2e8>)
 8002f0a:	685b      	ldr	r3, [r3, #4]
 8002f0c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	68db      	ldr	r3, [r3, #12]
 8002f14:	491a      	ldr	r1, [pc, #104]	; (8002f80 <HAL_RCC_ClockConfig+0x2e8>)
 8002f16:	4313      	orrs	r3, r2
 8002f18:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	f003 0308 	and.w	r3, r3, #8
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d009      	beq.n	8002f3a <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002f26:	4b16      	ldr	r3, [pc, #88]	; (8002f80 <HAL_RCC_ClockConfig+0x2e8>)
 8002f28:	685b      	ldr	r3, [r3, #4]
 8002f2a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	691b      	ldr	r3, [r3, #16]
 8002f32:	00db      	lsls	r3, r3, #3
 8002f34:	4912      	ldr	r1, [pc, #72]	; (8002f80 <HAL_RCC_ClockConfig+0x2e8>)
 8002f36:	4313      	orrs	r3, r2
 8002f38:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002f3a:	f000 f829 	bl	8002f90 <HAL_RCC_GetSysClockFreq>
 8002f3e:	4601      	mov	r1, r0
 8002f40:	4b0f      	ldr	r3, [pc, #60]	; (8002f80 <HAL_RCC_ClockConfig+0x2e8>)
 8002f42:	685b      	ldr	r3, [r3, #4]
 8002f44:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002f48:	22f0      	movs	r2, #240	; 0xf0
 8002f4a:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f4c:	693a      	ldr	r2, [r7, #16]
 8002f4e:	fa92 f2a2 	rbit	r2, r2
 8002f52:	60fa      	str	r2, [r7, #12]
  return result;
 8002f54:	68fa      	ldr	r2, [r7, #12]
 8002f56:	fab2 f282 	clz	r2, r2
 8002f5a:	b2d2      	uxtb	r2, r2
 8002f5c:	40d3      	lsrs	r3, r2
 8002f5e:	4a09      	ldr	r2, [pc, #36]	; (8002f84 <HAL_RCC_ClockConfig+0x2ec>)
 8002f60:	5cd3      	ldrb	r3, [r2, r3]
 8002f62:	fa21 f303 	lsr.w	r3, r1, r3
 8002f66:	4a08      	ldr	r2, [pc, #32]	; (8002f88 <HAL_RCC_ClockConfig+0x2f0>)
 8002f68:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8002f6a:	4b08      	ldr	r3, [pc, #32]	; (8002f8c <HAL_RCC_ClockConfig+0x2f4>)
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	4618      	mov	r0, r3
 8002f70:	f7fe fb12 	bl	8001598 <HAL_InitTick>
  
  return HAL_OK;
 8002f74:	2300      	movs	r3, #0
}
 8002f76:	4618      	mov	r0, r3
 8002f78:	3778      	adds	r7, #120	; 0x78
 8002f7a:	46bd      	mov	sp, r7
 8002f7c:	bd80      	pop	{r7, pc}
 8002f7e:	bf00      	nop
 8002f80:	40021000 	.word	0x40021000
 8002f84:	0800a6f8 	.word	0x0800a6f8
 8002f88:	20000000 	.word	0x20000000
 8002f8c:	20000004 	.word	0x20000004

08002f90 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002f90:	b480      	push	{r7}
 8002f92:	b08b      	sub	sp, #44	; 0x2c
 8002f94:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002f96:	2300      	movs	r3, #0
 8002f98:	61fb      	str	r3, [r7, #28]
 8002f9a:	2300      	movs	r3, #0
 8002f9c:	61bb      	str	r3, [r7, #24]
 8002f9e:	2300      	movs	r3, #0
 8002fa0:	627b      	str	r3, [r7, #36]	; 0x24
 8002fa2:	2300      	movs	r3, #0
 8002fa4:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8002fa6:	2300      	movs	r3, #0
 8002fa8:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8002faa:	4b2a      	ldr	r3, [pc, #168]	; (8003054 <HAL_RCC_GetSysClockFreq+0xc4>)
 8002fac:	685b      	ldr	r3, [r3, #4]
 8002fae:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002fb0:	69fb      	ldr	r3, [r7, #28]
 8002fb2:	f003 030c 	and.w	r3, r3, #12
 8002fb6:	2b04      	cmp	r3, #4
 8002fb8:	d002      	beq.n	8002fc0 <HAL_RCC_GetSysClockFreq+0x30>
 8002fba:	2b08      	cmp	r3, #8
 8002fbc:	d003      	beq.n	8002fc6 <HAL_RCC_GetSysClockFreq+0x36>
 8002fbe:	e03f      	b.n	8003040 <HAL_RCC_GetSysClockFreq+0xb0>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002fc0:	4b25      	ldr	r3, [pc, #148]	; (8003058 <HAL_RCC_GetSysClockFreq+0xc8>)
 8002fc2:	623b      	str	r3, [r7, #32]
      break;
 8002fc4:	e03f      	b.n	8003046 <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8002fc6:	69fb      	ldr	r3, [r7, #28]
 8002fc8:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8002fcc:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8002fd0:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fd2:	68ba      	ldr	r2, [r7, #8]
 8002fd4:	fa92 f2a2 	rbit	r2, r2
 8002fd8:	607a      	str	r2, [r7, #4]
  return result;
 8002fda:	687a      	ldr	r2, [r7, #4]
 8002fdc:	fab2 f282 	clz	r2, r2
 8002fe0:	b2d2      	uxtb	r2, r2
 8002fe2:	40d3      	lsrs	r3, r2
 8002fe4:	4a1d      	ldr	r2, [pc, #116]	; (800305c <HAL_RCC_GetSysClockFreq+0xcc>)
 8002fe6:	5cd3      	ldrb	r3, [r2, r3]
 8002fe8:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8002fea:	4b1a      	ldr	r3, [pc, #104]	; (8003054 <HAL_RCC_GetSysClockFreq+0xc4>)
 8002fec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fee:	f003 030f 	and.w	r3, r3, #15
 8002ff2:	220f      	movs	r2, #15
 8002ff4:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ff6:	693a      	ldr	r2, [r7, #16]
 8002ff8:	fa92 f2a2 	rbit	r2, r2
 8002ffc:	60fa      	str	r2, [r7, #12]
  return result;
 8002ffe:	68fa      	ldr	r2, [r7, #12]
 8003000:	fab2 f282 	clz	r2, r2
 8003004:	b2d2      	uxtb	r2, r2
 8003006:	40d3      	lsrs	r3, r2
 8003008:	4a15      	ldr	r2, [pc, #84]	; (8003060 <HAL_RCC_GetSysClockFreq+0xd0>)
 800300a:	5cd3      	ldrb	r3, [r2, r3]
 800300c:	61bb      	str	r3, [r7, #24]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 800300e:	69fb      	ldr	r3, [r7, #28]
 8003010:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003014:	2b00      	cmp	r3, #0
 8003016:	d008      	beq.n	800302a <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8003018:	4a0f      	ldr	r2, [pc, #60]	; (8003058 <HAL_RCC_GetSysClockFreq+0xc8>)
 800301a:	69bb      	ldr	r3, [r7, #24]
 800301c:	fbb2 f2f3 	udiv	r2, r2, r3
 8003020:	697b      	ldr	r3, [r7, #20]
 8003022:	fb02 f303 	mul.w	r3, r2, r3
 8003026:	627b      	str	r3, [r7, #36]	; 0x24
 8003028:	e007      	b.n	800303a <HAL_RCC_GetSysClockFreq+0xaa>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800302a:	4a0b      	ldr	r2, [pc, #44]	; (8003058 <HAL_RCC_GetSysClockFreq+0xc8>)
 800302c:	69bb      	ldr	r3, [r7, #24]
 800302e:	fbb2 f2f3 	udiv	r2, r2, r3
 8003032:	697b      	ldr	r3, [r7, #20]
 8003034:	fb02 f303 	mul.w	r3, r2, r3
 8003038:	627b      	str	r3, [r7, #36]	; 0x24
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 800303a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800303c:	623b      	str	r3, [r7, #32]
      break;
 800303e:	e002      	b.n	8003046 <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003040:	4b05      	ldr	r3, [pc, #20]	; (8003058 <HAL_RCC_GetSysClockFreq+0xc8>)
 8003042:	623b      	str	r3, [r7, #32]
      break;
 8003044:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003046:	6a3b      	ldr	r3, [r7, #32]
}
 8003048:	4618      	mov	r0, r3
 800304a:	372c      	adds	r7, #44	; 0x2c
 800304c:	46bd      	mov	sp, r7
 800304e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003052:	4770      	bx	lr
 8003054:	40021000 	.word	0x40021000
 8003058:	007a1200 	.word	0x007a1200
 800305c:	0800a710 	.word	0x0800a710
 8003060:	0800a720 	.word	0x0800a720

08003064 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003064:	b480      	push	{r7}
 8003066:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003068:	4b03      	ldr	r3, [pc, #12]	; (8003078 <HAL_RCC_GetHCLKFreq+0x14>)
 800306a:	681b      	ldr	r3, [r3, #0]
}
 800306c:	4618      	mov	r0, r3
 800306e:	46bd      	mov	sp, r7
 8003070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003074:	4770      	bx	lr
 8003076:	bf00      	nop
 8003078:	20000000 	.word	0x20000000

0800307c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800307c:	b580      	push	{r7, lr}
 800307e:	b082      	sub	sp, #8
 8003080:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8003082:	f7ff ffef 	bl	8003064 <HAL_RCC_GetHCLKFreq>
 8003086:	4601      	mov	r1, r0
 8003088:	4b0b      	ldr	r3, [pc, #44]	; (80030b8 <HAL_RCC_GetPCLK1Freq+0x3c>)
 800308a:	685b      	ldr	r3, [r3, #4]
 800308c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8003090:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8003094:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003096:	687a      	ldr	r2, [r7, #4]
 8003098:	fa92 f2a2 	rbit	r2, r2
 800309c:	603a      	str	r2, [r7, #0]
  return result;
 800309e:	683a      	ldr	r2, [r7, #0]
 80030a0:	fab2 f282 	clz	r2, r2
 80030a4:	b2d2      	uxtb	r2, r2
 80030a6:	40d3      	lsrs	r3, r2
 80030a8:	4a04      	ldr	r2, [pc, #16]	; (80030bc <HAL_RCC_GetPCLK1Freq+0x40>)
 80030aa:	5cd3      	ldrb	r3, [r2, r3]
 80030ac:	fa21 f303 	lsr.w	r3, r1, r3
}    
 80030b0:	4618      	mov	r0, r3
 80030b2:	3708      	adds	r7, #8
 80030b4:	46bd      	mov	sp, r7
 80030b6:	bd80      	pop	{r7, pc}
 80030b8:	40021000 	.word	0x40021000
 80030bc:	0800a708 	.word	0x0800a708

080030c0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80030c0:	b580      	push	{r7, lr}
 80030c2:	b082      	sub	sp, #8
 80030c4:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 80030c6:	f7ff ffcd 	bl	8003064 <HAL_RCC_GetHCLKFreq>
 80030ca:	4601      	mov	r1, r0
 80030cc:	4b0b      	ldr	r3, [pc, #44]	; (80030fc <HAL_RCC_GetPCLK2Freq+0x3c>)
 80030ce:	685b      	ldr	r3, [r3, #4]
 80030d0:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 80030d4:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80030d8:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030da:	687a      	ldr	r2, [r7, #4]
 80030dc:	fa92 f2a2 	rbit	r2, r2
 80030e0:	603a      	str	r2, [r7, #0]
  return result;
 80030e2:	683a      	ldr	r2, [r7, #0]
 80030e4:	fab2 f282 	clz	r2, r2
 80030e8:	b2d2      	uxtb	r2, r2
 80030ea:	40d3      	lsrs	r3, r2
 80030ec:	4a04      	ldr	r2, [pc, #16]	; (8003100 <HAL_RCC_GetPCLK2Freq+0x40>)
 80030ee:	5cd3      	ldrb	r3, [r2, r3]
 80030f0:	fa21 f303 	lsr.w	r3, r1, r3
} 
 80030f4:	4618      	mov	r0, r3
 80030f6:	3708      	adds	r7, #8
 80030f8:	46bd      	mov	sp, r7
 80030fa:	bd80      	pop	{r7, pc}
 80030fc:	40021000 	.word	0x40021000
 8003100:	0800a708 	.word	0x0800a708

08003104 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003104:	b480      	push	{r7}
 8003106:	b083      	sub	sp, #12
 8003108:	af00      	add	r7, sp, #0
 800310a:	6078      	str	r0, [r7, #4]
 800310c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	220f      	movs	r2, #15
 8003112:	601a      	str	r2, [r3, #0]
  
  /* Get the SYSCLK configuration --------------------------------------------*/ 
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003114:	4b12      	ldr	r3, [pc, #72]	; (8003160 <HAL_RCC_GetClockConfig+0x5c>)
 8003116:	685b      	ldr	r3, [r3, #4]
 8003118:	f003 0203 	and.w	r2, r3, #3
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	605a      	str	r2, [r3, #4]
  
  /* Get the HCLK configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 8003120:	4b0f      	ldr	r3, [pc, #60]	; (8003160 <HAL_RCC_GetClockConfig+0x5c>)
 8003122:	685b      	ldr	r3, [r3, #4]
 8003124:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	609a      	str	r2, [r3, #8]
  
  /* Get the APB1 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);   
 800312c:	4b0c      	ldr	r3, [pc, #48]	; (8003160 <HAL_RCC_GetClockConfig+0x5c>)
 800312e:	685b      	ldr	r3, [r3, #4]
 8003130:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	60da      	str	r2, [r3, #12]
  
  /* Get the APB2 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8003138:	4b09      	ldr	r3, [pc, #36]	; (8003160 <HAL_RCC_GetClockConfig+0x5c>)
 800313a:	685b      	ldr	r3, [r3, #4]
 800313c:	08db      	lsrs	r3, r3, #3
 800313e:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	611a      	str	r2, [r3, #16]
  
  /* Get the Flash Wait State (Latency) configuration ------------------------*/   
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY); 
 8003146:	4b07      	ldr	r3, [pc, #28]	; (8003164 <HAL_RCC_GetClockConfig+0x60>)
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	f003 0207 	and.w	r2, r3, #7
 800314e:	683b      	ldr	r3, [r7, #0]
 8003150:	601a      	str	r2, [r3, #0]
}
 8003152:	bf00      	nop
 8003154:	370c      	adds	r7, #12
 8003156:	46bd      	mov	sp, r7
 8003158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800315c:	4770      	bx	lr
 800315e:	bf00      	nop
 8003160:	40021000 	.word	0x40021000
 8003164:	40022000 	.word	0x40022000

08003168 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003168:	b580      	push	{r7, lr}
 800316a:	b092      	sub	sp, #72	; 0x48
 800316c:	af00      	add	r7, sp, #0
 800316e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003170:	2300      	movs	r3, #0
 8003172:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8003174:	2300      	movs	r3, #0
 8003176:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8003178:	2300      	movs	r3, #0
 800317a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003186:	2b00      	cmp	r3, #0
 8003188:	f000 80d4 	beq.w	8003334 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800318c:	4b4e      	ldr	r3, [pc, #312]	; (80032c8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800318e:	69db      	ldr	r3, [r3, #28]
 8003190:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003194:	2b00      	cmp	r3, #0
 8003196:	d10e      	bne.n	80031b6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003198:	4b4b      	ldr	r3, [pc, #300]	; (80032c8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800319a:	69db      	ldr	r3, [r3, #28]
 800319c:	4a4a      	ldr	r2, [pc, #296]	; (80032c8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800319e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80031a2:	61d3      	str	r3, [r2, #28]
 80031a4:	4b48      	ldr	r3, [pc, #288]	; (80032c8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80031a6:	69db      	ldr	r3, [r3, #28]
 80031a8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80031ac:	60bb      	str	r3, [r7, #8]
 80031ae:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80031b0:	2301      	movs	r3, #1
 80031b2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031b6:	4b45      	ldr	r3, [pc, #276]	; (80032cc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d118      	bne.n	80031f4 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80031c2:	4b42      	ldr	r3, [pc, #264]	; (80032cc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	4a41      	ldr	r2, [pc, #260]	; (80032cc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80031c8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80031cc:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80031ce:	f7fe fba1 	bl	8001914 <HAL_GetTick>
 80031d2:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031d4:	e008      	b.n	80031e8 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80031d6:	f7fe fb9d 	bl	8001914 <HAL_GetTick>
 80031da:	4602      	mov	r2, r0
 80031dc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80031de:	1ad3      	subs	r3, r2, r3
 80031e0:	2b64      	cmp	r3, #100	; 0x64
 80031e2:	d901      	bls.n	80031e8 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80031e4:	2303      	movs	r3, #3
 80031e6:	e1d6      	b.n	8003596 <HAL_RCCEx_PeriphCLKConfig+0x42e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031e8:	4b38      	ldr	r3, [pc, #224]	; (80032cc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d0f0      	beq.n	80031d6 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80031f4:	4b34      	ldr	r3, [pc, #208]	; (80032c8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80031f6:	6a1b      	ldr	r3, [r3, #32]
 80031f8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80031fc:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80031fe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003200:	2b00      	cmp	r3, #0
 8003202:	f000 8084 	beq.w	800330e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	685b      	ldr	r3, [r3, #4]
 800320a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800320e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003210:	429a      	cmp	r2, r3
 8003212:	d07c      	beq.n	800330e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003214:	4b2c      	ldr	r3, [pc, #176]	; (80032c8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003216:	6a1b      	ldr	r3, [r3, #32]
 8003218:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800321c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800321e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003222:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003224:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003226:	fa93 f3a3 	rbit	r3, r3
 800322a:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 800322c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800322e:	fab3 f383 	clz	r3, r3
 8003232:	b2db      	uxtb	r3, r3
 8003234:	461a      	mov	r2, r3
 8003236:	4b26      	ldr	r3, [pc, #152]	; (80032d0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003238:	4413      	add	r3, r2
 800323a:	009b      	lsls	r3, r3, #2
 800323c:	461a      	mov	r2, r3
 800323e:	2301      	movs	r3, #1
 8003240:	6013      	str	r3, [r2, #0]
 8003242:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003246:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003248:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800324a:	fa93 f3a3 	rbit	r3, r3
 800324e:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8003250:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003252:	fab3 f383 	clz	r3, r3
 8003256:	b2db      	uxtb	r3, r3
 8003258:	461a      	mov	r2, r3
 800325a:	4b1d      	ldr	r3, [pc, #116]	; (80032d0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800325c:	4413      	add	r3, r2
 800325e:	009b      	lsls	r3, r3, #2
 8003260:	461a      	mov	r2, r3
 8003262:	2300      	movs	r3, #0
 8003264:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003266:	4a18      	ldr	r2, [pc, #96]	; (80032c8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003268:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800326a:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800326c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800326e:	f003 0301 	and.w	r3, r3, #1
 8003272:	2b00      	cmp	r3, #0
 8003274:	d04b      	beq.n	800330e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003276:	f7fe fb4d 	bl	8001914 <HAL_GetTick>
 800327a:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800327c:	e00a      	b.n	8003294 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800327e:	f7fe fb49 	bl	8001914 <HAL_GetTick>
 8003282:	4602      	mov	r2, r0
 8003284:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003286:	1ad3      	subs	r3, r2, r3
 8003288:	f241 3288 	movw	r2, #5000	; 0x1388
 800328c:	4293      	cmp	r3, r2
 800328e:	d901      	bls.n	8003294 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8003290:	2303      	movs	r3, #3
 8003292:	e180      	b.n	8003596 <HAL_RCCEx_PeriphCLKConfig+0x42e>
 8003294:	2302      	movs	r3, #2
 8003296:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003298:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800329a:	fa93 f3a3 	rbit	r3, r3
 800329e:	627b      	str	r3, [r7, #36]	; 0x24
 80032a0:	2302      	movs	r3, #2
 80032a2:	623b      	str	r3, [r7, #32]
 80032a4:	6a3b      	ldr	r3, [r7, #32]
 80032a6:	fa93 f3a3 	rbit	r3, r3
 80032aa:	61fb      	str	r3, [r7, #28]
  return result;
 80032ac:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80032ae:	fab3 f383 	clz	r3, r3
 80032b2:	b2db      	uxtb	r3, r3
 80032b4:	095b      	lsrs	r3, r3, #5
 80032b6:	b2db      	uxtb	r3, r3
 80032b8:	f043 0302 	orr.w	r3, r3, #2
 80032bc:	b2db      	uxtb	r3, r3
 80032be:	2b02      	cmp	r3, #2
 80032c0:	d108      	bne.n	80032d4 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 80032c2:	4b01      	ldr	r3, [pc, #4]	; (80032c8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80032c4:	6a1b      	ldr	r3, [r3, #32]
 80032c6:	e00d      	b.n	80032e4 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 80032c8:	40021000 	.word	0x40021000
 80032cc:	40007000 	.word	0x40007000
 80032d0:	10908100 	.word	0x10908100
 80032d4:	2302      	movs	r3, #2
 80032d6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032d8:	69bb      	ldr	r3, [r7, #24]
 80032da:	fa93 f3a3 	rbit	r3, r3
 80032de:	617b      	str	r3, [r7, #20]
 80032e0:	4ba0      	ldr	r3, [pc, #640]	; (8003564 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80032e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032e4:	2202      	movs	r2, #2
 80032e6:	613a      	str	r2, [r7, #16]
 80032e8:	693a      	ldr	r2, [r7, #16]
 80032ea:	fa92 f2a2 	rbit	r2, r2
 80032ee:	60fa      	str	r2, [r7, #12]
  return result;
 80032f0:	68fa      	ldr	r2, [r7, #12]
 80032f2:	fab2 f282 	clz	r2, r2
 80032f6:	b2d2      	uxtb	r2, r2
 80032f8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80032fc:	b2d2      	uxtb	r2, r2
 80032fe:	f002 021f 	and.w	r2, r2, #31
 8003302:	2101      	movs	r1, #1
 8003304:	fa01 f202 	lsl.w	r2, r1, r2
 8003308:	4013      	ands	r3, r2
 800330a:	2b00      	cmp	r3, #0
 800330c:	d0b7      	beq.n	800327e <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 800330e:	4b95      	ldr	r3, [pc, #596]	; (8003564 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003310:	6a1b      	ldr	r3, [r3, #32]
 8003312:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	685b      	ldr	r3, [r3, #4]
 800331a:	4992      	ldr	r1, [pc, #584]	; (8003564 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800331c:	4313      	orrs	r3, r2
 800331e:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003320:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8003324:	2b01      	cmp	r3, #1
 8003326:	d105      	bne.n	8003334 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003328:	4b8e      	ldr	r3, [pc, #568]	; (8003564 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800332a:	69db      	ldr	r3, [r3, #28]
 800332c:	4a8d      	ldr	r2, [pc, #564]	; (8003564 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800332e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003332:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	f003 0301 	and.w	r3, r3, #1
 800333c:	2b00      	cmp	r3, #0
 800333e:	d008      	beq.n	8003352 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003340:	4b88      	ldr	r3, [pc, #544]	; (8003564 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003342:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003344:	f023 0203 	bic.w	r2, r3, #3
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	689b      	ldr	r3, [r3, #8]
 800334c:	4985      	ldr	r1, [pc, #532]	; (8003564 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800334e:	4313      	orrs	r3, r2
 8003350:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	f003 0302 	and.w	r3, r3, #2
 800335a:	2b00      	cmp	r3, #0
 800335c:	d008      	beq.n	8003370 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800335e:	4b81      	ldr	r3, [pc, #516]	; (8003564 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003360:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003362:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	68db      	ldr	r3, [r3, #12]
 800336a:	497e      	ldr	r1, [pc, #504]	; (8003564 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800336c:	4313      	orrs	r3, r2
 800336e:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	f003 0304 	and.w	r3, r3, #4
 8003378:	2b00      	cmp	r3, #0
 800337a:	d008      	beq.n	800338e <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800337c:	4b79      	ldr	r3, [pc, #484]	; (8003564 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800337e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003380:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	691b      	ldr	r3, [r3, #16]
 8003388:	4976      	ldr	r1, [pc, #472]	; (8003564 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800338a:	4313      	orrs	r3, r2
 800338c:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	f003 0320 	and.w	r3, r3, #32
 8003396:	2b00      	cmp	r3, #0
 8003398:	d008      	beq.n	80033ac <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800339a:	4b72      	ldr	r3, [pc, #456]	; (8003564 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800339c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800339e:	f023 0210 	bic.w	r2, r3, #16
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	69db      	ldr	r3, [r3, #28]
 80033a6:	496f      	ldr	r1, [pc, #444]	; (8003564 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80033a8:	4313      	orrs	r3, r2
 80033aa:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d008      	beq.n	80033ca <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 80033b8:	4b6a      	ldr	r3, [pc, #424]	; (8003564 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80033ba:	685b      	ldr	r3, [r3, #4]
 80033bc:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80033c4:	4967      	ldr	r1, [pc, #412]	; (8003564 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80033c6:	4313      	orrs	r3, r2
 80033c8:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d008      	beq.n	80033e8 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80033d6:	4b63      	ldr	r3, [pc, #396]	; (8003564 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80033d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033da:	f023 0220 	bic.w	r2, r3, #32
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	6a1b      	ldr	r3, [r3, #32]
 80033e2:	4960      	ldr	r1, [pc, #384]	; (8003564 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80033e4:	4313      	orrs	r3, r2
 80033e6:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d008      	beq.n	8003406 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80033f4:	4b5b      	ldr	r3, [pc, #364]	; (8003564 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80033f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033f8:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003400:	4958      	ldr	r1, [pc, #352]	; (8003564 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003402:	4313      	orrs	r3, r2
 8003404:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	f003 0308 	and.w	r3, r3, #8
 800340e:	2b00      	cmp	r3, #0
 8003410:	d008      	beq.n	8003424 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003412:	4b54      	ldr	r3, [pc, #336]	; (8003564 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003414:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003416:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	695b      	ldr	r3, [r3, #20]
 800341e:	4951      	ldr	r1, [pc, #324]	; (8003564 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003420:	4313      	orrs	r3, r2
 8003422:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	f003 0310 	and.w	r3, r3, #16
 800342c:	2b00      	cmp	r3, #0
 800342e:	d008      	beq.n	8003442 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003430:	4b4c      	ldr	r3, [pc, #304]	; (8003564 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003432:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003434:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	699b      	ldr	r3, [r3, #24]
 800343c:	4949      	ldr	r1, [pc, #292]	; (8003564 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800343e:	4313      	orrs	r3, r2
 8003440:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800344a:	2b00      	cmp	r3, #0
 800344c:	d008      	beq.n	8003460 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800344e:	4b45      	ldr	r3, [pc, #276]	; (8003564 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003450:	685b      	ldr	r3, [r3, #4]
 8003452:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800345a:	4942      	ldr	r1, [pc, #264]	; (8003564 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800345c:	4313      	orrs	r3, r2
 800345e:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003468:	2b00      	cmp	r3, #0
 800346a:	d008      	beq.n	800347e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800346c:	4b3d      	ldr	r3, [pc, #244]	; (8003564 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800346e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003470:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003478:	493a      	ldr	r1, [pc, #232]	; (8003564 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800347a:	4313      	orrs	r3, r2
 800347c:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003486:	2b00      	cmp	r3, #0
 8003488:	d008      	beq.n	800349c <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 800348a:	4b36      	ldr	r3, [pc, #216]	; (8003564 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800348c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800348e:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003496:	4933      	ldr	r1, [pc, #204]	; (8003564 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003498:	4313      	orrs	r3, r2
 800349a:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d008      	beq.n	80034ba <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80034a8:	4b2e      	ldr	r3, [pc, #184]	; (8003564 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80034aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034ac:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80034b4:	492b      	ldr	r1, [pc, #172]	; (8003564 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80034b6:	4313      	orrs	r3, r2
 80034b8:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d008      	beq.n	80034d8 <HAL_RCCEx_PeriphCLKConfig+0x370>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 80034c6:	4b27      	ldr	r3, [pc, #156]	; (8003564 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80034c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034ca:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034d2:	4924      	ldr	r1, [pc, #144]	; (8003564 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80034d4:	4313      	orrs	r3, r2
 80034d6:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d008      	beq.n	80034f6 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 80034e4:	4b1f      	ldr	r3, [pc, #124]	; (8003564 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80034e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034e8:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034f0:	491c      	ldr	r1, [pc, #112]	; (8003564 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80034f2:	4313      	orrs	r3, r2
 80034f4:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d008      	beq.n	8003514 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 8003502:	4b18      	ldr	r3, [pc, #96]	; (8003564 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003504:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003506:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800350e:	4915      	ldr	r1, [pc, #84]	; (8003564 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003510:	4313      	orrs	r3, r2
 8003512:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800351c:	2b00      	cmp	r3, #0
 800351e:	d008      	beq.n	8003532 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8003520:	4b10      	ldr	r3, [pc, #64]	; (8003564 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003522:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003524:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800352c:	490d      	ldr	r1, [pc, #52]	; (8003564 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800352e:	4313      	orrs	r3, r2
 8003530:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800353a:	2b00      	cmp	r3, #0
 800353c:	d008      	beq.n	8003550 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 800353e:	4b09      	ldr	r3, [pc, #36]	; (8003564 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003540:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003542:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800354a:	4906      	ldr	r1, [pc, #24]	; (8003564 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800354c:	4313      	orrs	r3, r2
 800354e:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003558:	2b00      	cmp	r3, #0
 800355a:	d00c      	beq.n	8003576 <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 800355c:	4b01      	ldr	r3, [pc, #4]	; (8003564 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800355e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003560:	e002      	b.n	8003568 <HAL_RCCEx_PeriphCLKConfig+0x400>
 8003562:	bf00      	nop
 8003564:	40021000 	.word	0x40021000
 8003568:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003570:	490b      	ldr	r1, [pc, #44]	; (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003572:	4313      	orrs	r3, r2
 8003574:	630b      	str	r3, [r1, #48]	; 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800357e:	2b00      	cmp	r3, #0
 8003580:	d008      	beq.n	8003594 <HAL_RCCEx_PeriphCLKConfig+0x42c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 8003582:	4b07      	ldr	r3, [pc, #28]	; (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003584:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003586:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800358e:	4904      	ldr	r1, [pc, #16]	; (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003590:	4313      	orrs	r3, r2
 8003592:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8003594:	2300      	movs	r3, #0
}
 8003596:	4618      	mov	r0, r3
 8003598:	3748      	adds	r7, #72	; 0x48
 800359a:	46bd      	mov	sp, r7
 800359c:	bd80      	pop	{r7, pc}
 800359e:	bf00      	nop
 80035a0:	40021000 	.word	0x40021000

080035a4 <HAL_RTC_Init>:
  *         in the RTC_InitTypeDef structure and initialize the associated handle.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80035a4:	b580      	push	{r7, lr}
 80035a6:	b082      	sub	sp, #8
 80035a8:	af00      	add	r7, sp, #0
 80035aa:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if (hrtc == NULL)
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d101      	bne.n	80035b6 <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 80035b2:	2301      	movs	r3, #1
 80035b4:	e083      	b.n	80036be <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	7f5b      	ldrb	r3, [r3, #29]
 80035ba:	b2db      	uxtb	r3, r3
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d105      	bne.n	80035cc <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	2200      	movs	r2, #0
 80035c4:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 80035c6:	6878      	ldr	r0, [r7, #4]
 80035c8:	f7fd ff58 	bl	800147c <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	2202      	movs	r2, #2
 80035d0:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	22ca      	movs	r2, #202	; 0xca
 80035d8:	625a      	str	r2, [r3, #36]	; 0x24
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	2253      	movs	r2, #83	; 0x53
 80035e0:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 80035e2:	6878      	ldr	r0, [r7, #4]
 80035e4:	f000 fb13 	bl	8003c0e <RTC_EnterInitMode>
 80035e8:	4603      	mov	r3, r0
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d008      	beq.n	8003600 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	22ff      	movs	r2, #255	; 0xff
 80035f4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	2204      	movs	r2, #4
 80035fa:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 80035fc:	2301      	movs	r3, #1
 80035fe:	e05e      	b.n	80036be <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	689b      	ldr	r3, [r3, #8]
 8003606:	687a      	ldr	r2, [r7, #4]
 8003608:	6812      	ldr	r2, [r2, #0]
 800360a:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800360e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003612:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	6899      	ldr	r1, [r3, #8]
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	685a      	ldr	r2, [r3, #4]
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	691b      	ldr	r3, [r3, #16]
 8003622:	431a      	orrs	r2, r3
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	695b      	ldr	r3, [r3, #20]
 8003628:	431a      	orrs	r2, r3
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	430a      	orrs	r2, r1
 8003630:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	687a      	ldr	r2, [r7, #4]
 8003638:	68d2      	ldr	r2, [r2, #12]
 800363a:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	6919      	ldr	r1, [r3, #16]
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	689b      	ldr	r3, [r3, #8]
 8003646:	041a      	lsls	r2, r3, #16
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	430a      	orrs	r2, r1
 800364e:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	68da      	ldr	r2, [r3, #12]
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800365e:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	689b      	ldr	r3, [r3, #8]
 8003666:	f003 0320 	and.w	r3, r3, #32
 800366a:	2b00      	cmp	r3, #0
 800366c:	d10e      	bne.n	800368c <HAL_RTC_Init+0xe8>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800366e:	6878      	ldr	r0, [r7, #4]
 8003670:	f000 faa5 	bl	8003bbe <HAL_RTC_WaitForSynchro>
 8003674:	4603      	mov	r3, r0
 8003676:	2b00      	cmp	r3, #0
 8003678:	d008      	beq.n	800368c <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	22ff      	movs	r2, #255	; 0xff
 8003680:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	2204      	movs	r2, #4
 8003686:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 8003688:	2301      	movs	r3, #1
 800368a:	e018      	b.n	80036be <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800369a:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	6c19      	ldr	r1, [r3, #64]	; 0x40
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	699a      	ldr	r2, [r3, #24]
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	430a      	orrs	r2, r1
 80036ac:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	22ff      	movs	r2, #255	; 0xff
 80036b4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	2201      	movs	r2, #1
 80036ba:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 80036bc:	2300      	movs	r3, #0
  }
}
 80036be:	4618      	mov	r0, r3
 80036c0:	3708      	adds	r7, #8
 80036c2:	46bd      	mov	sp, r7
 80036c4:	bd80      	pop	{r7, pc}

080036c6 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80036c6:	b590      	push	{r4, r7, lr}
 80036c8:	b087      	sub	sp, #28
 80036ca:	af00      	add	r7, sp, #0
 80036cc:	60f8      	str	r0, [r7, #12]
 80036ce:	60b9      	str	r1, [r7, #8]
 80036d0:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 80036d2:	2300      	movs	r3, #0
 80036d4:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	7f1b      	ldrb	r3, [r3, #28]
 80036da:	2b01      	cmp	r3, #1
 80036dc:	d101      	bne.n	80036e2 <HAL_RTC_SetTime+0x1c>
 80036de:	2302      	movs	r3, #2
 80036e0:	e0aa      	b.n	8003838 <HAL_RTC_SetTime+0x172>
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	2201      	movs	r2, #1
 80036e6:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	2202      	movs	r2, #2
 80036ec:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d126      	bne.n	8003742 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	689b      	ldr	r3, [r3, #8]
 80036fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d102      	bne.n	8003708 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8003702:	68bb      	ldr	r3, [r7, #8]
 8003704:	2200      	movs	r2, #0
 8003706:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8003708:	68bb      	ldr	r3, [r7, #8]
 800370a:	781b      	ldrb	r3, [r3, #0]
 800370c:	4618      	mov	r0, r3
 800370e:	f000 faaa 	bl	8003c66 <RTC_ByteToBcd2>
 8003712:	4603      	mov	r3, r0
 8003714:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8003716:	68bb      	ldr	r3, [r7, #8]
 8003718:	785b      	ldrb	r3, [r3, #1]
 800371a:	4618      	mov	r0, r3
 800371c:	f000 faa3 	bl	8003c66 <RTC_ByteToBcd2>
 8003720:	4603      	mov	r3, r0
 8003722:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8003724:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 8003726:	68bb      	ldr	r3, [r7, #8]
 8003728:	789b      	ldrb	r3, [r3, #2]
 800372a:	4618      	mov	r0, r3
 800372c:	f000 fa9b 	bl	8003c66 <RTC_ByteToBcd2>
 8003730:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8003732:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 8003736:	68bb      	ldr	r3, [r7, #8]
 8003738:	78db      	ldrb	r3, [r3, #3]
 800373a:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800373c:	4313      	orrs	r3, r2
 800373e:	617b      	str	r3, [r7, #20]
 8003740:	e018      	b.n	8003774 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	689b      	ldr	r3, [r3, #8]
 8003748:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800374c:	2b00      	cmp	r3, #0
 800374e:	d102      	bne.n	8003756 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8003750:	68bb      	ldr	r3, [r7, #8]
 8003752:	2200      	movs	r2, #0
 8003754:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8003756:	68bb      	ldr	r3, [r7, #8]
 8003758:	781b      	ldrb	r3, [r3, #0]
 800375a:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 800375c:	68bb      	ldr	r3, [r7, #8]
 800375e:	785b      	ldrb	r3, [r3, #1]
 8003760:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8003762:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 8003764:	68ba      	ldr	r2, [r7, #8]
 8003766:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8003768:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 800376a:	68bb      	ldr	r3, [r7, #8]
 800376c:	78db      	ldrb	r3, [r3, #3]
 800376e:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8003770:	4313      	orrs	r3, r2
 8003772:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	22ca      	movs	r2, #202	; 0xca
 800377a:	625a      	str	r2, [r3, #36]	; 0x24
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	2253      	movs	r2, #83	; 0x53
 8003782:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8003784:	68f8      	ldr	r0, [r7, #12]
 8003786:	f000 fa42 	bl	8003c0e <RTC_EnterInitMode>
 800378a:	4603      	mov	r3, r0
 800378c:	2b00      	cmp	r3, #0
 800378e:	d00b      	beq.n	80037a8 <HAL_RTC_SetTime+0xe2>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	22ff      	movs	r2, #255	; 0xff
 8003796:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	2204      	movs	r2, #4
 800379c:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	2200      	movs	r2, #0
 80037a2:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 80037a4:	2301      	movs	r3, #1
 80037a6:	e047      	b.n	8003838 <HAL_RTC_SetTime+0x172>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	681a      	ldr	r2, [r3, #0]
 80037ac:	697b      	ldr	r3, [r7, #20]
 80037ae:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 80037b2:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 80037b6:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BCK);
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	689a      	ldr	r2, [r3, #8]
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80037c6:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	6899      	ldr	r1, [r3, #8]
 80037ce:	68bb      	ldr	r3, [r7, #8]
 80037d0:	68da      	ldr	r2, [r3, #12]
 80037d2:	68bb      	ldr	r3, [r7, #8]
 80037d4:	691b      	ldr	r3, [r3, #16]
 80037d6:	431a      	orrs	r2, r3
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	430a      	orrs	r2, r1
 80037de:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	68da      	ldr	r2, [r3, #12]
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80037ee:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0U, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	689b      	ldr	r3, [r3, #8]
 80037f6:	f003 0320 	and.w	r3, r3, #32
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d111      	bne.n	8003822 <HAL_RTC_SetTime+0x15c>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80037fe:	68f8      	ldr	r0, [r7, #12]
 8003800:	f000 f9dd 	bl	8003bbe <HAL_RTC_WaitForSynchro>
 8003804:	4603      	mov	r3, r0
 8003806:	2b00      	cmp	r3, #0
 8003808:	d00b      	beq.n	8003822 <HAL_RTC_SetTime+0x15c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	22ff      	movs	r2, #255	; 0xff
 8003810:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	2204      	movs	r2, #4
 8003816:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	2200      	movs	r2, #0
 800381c:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 800381e:	2301      	movs	r3, #1
 8003820:	e00a      	b.n	8003838 <HAL_RTC_SetTime+0x172>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	22ff      	movs	r2, #255	; 0xff
 8003828:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY;
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	2201      	movs	r2, #1
 800382e:	775a      	strb	r2, [r3, #29]

    __HAL_UNLOCK(hrtc);
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	2200      	movs	r2, #0
 8003834:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 8003836:	2300      	movs	r3, #0
  }
}
 8003838:	4618      	mov	r0, r3
 800383a:	371c      	adds	r7, #28
 800383c:	46bd      	mov	sp, r7
 800383e:	bd90      	pop	{r4, r7, pc}

08003840 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8003840:	b590      	push	{r4, r7, lr}
 8003842:	b087      	sub	sp, #28
 8003844:	af00      	add	r7, sp, #0
 8003846:	60f8      	str	r0, [r7, #12]
 8003848:	60b9      	str	r1, [r7, #8]
 800384a:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800384c:	2300      	movs	r3, #0
 800384e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	7f1b      	ldrb	r3, [r3, #28]
 8003854:	2b01      	cmp	r3, #1
 8003856:	d101      	bne.n	800385c <HAL_RTC_SetDate+0x1c>
 8003858:	2302      	movs	r3, #2
 800385a:	e094      	b.n	8003986 <HAL_RTC_SetDate+0x146>
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	2201      	movs	r2, #1
 8003860:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	2202      	movs	r2, #2
 8003866:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	2b00      	cmp	r3, #0
 800386c:	d10e      	bne.n	800388c <HAL_RTC_SetDate+0x4c>
 800386e:	68bb      	ldr	r3, [r7, #8]
 8003870:	785b      	ldrb	r3, [r3, #1]
 8003872:	f003 0310 	and.w	r3, r3, #16
 8003876:	2b00      	cmp	r3, #0
 8003878:	d008      	beq.n	800388c <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800387a:	68bb      	ldr	r3, [r7, #8]
 800387c:	785b      	ldrb	r3, [r3, #1]
 800387e:	f023 0310 	bic.w	r3, r3, #16
 8003882:	b2db      	uxtb	r3, r3
 8003884:	330a      	adds	r3, #10
 8003886:	b2da      	uxtb	r2, r3
 8003888:	68bb      	ldr	r3, [r7, #8]
 800388a:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	2b00      	cmp	r3, #0
 8003890:	d11c      	bne.n	80038cc <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8003892:	68bb      	ldr	r3, [r7, #8]
 8003894:	78db      	ldrb	r3, [r3, #3]
 8003896:	4618      	mov	r0, r3
 8003898:	f000 f9e5 	bl	8003c66 <RTC_ByteToBcd2>
 800389c:	4603      	mov	r3, r0
 800389e:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 80038a0:	68bb      	ldr	r3, [r7, #8]
 80038a2:	785b      	ldrb	r3, [r3, #1]
 80038a4:	4618      	mov	r0, r3
 80038a6:	f000 f9de 	bl	8003c66 <RTC_ByteToBcd2>
 80038aa:	4603      	mov	r3, r0
 80038ac:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 80038ae:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 80038b0:	68bb      	ldr	r3, [r7, #8]
 80038b2:	789b      	ldrb	r3, [r3, #2]
 80038b4:	4618      	mov	r0, r3
 80038b6:	f000 f9d6 	bl	8003c66 <RTC_ByteToBcd2>
 80038ba:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 80038bc:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay << 13U));
 80038c0:	68bb      	ldr	r3, [r7, #8]
 80038c2:	781b      	ldrb	r3, [r3, #0]
 80038c4:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 80038c6:	4313      	orrs	r3, r2
 80038c8:	617b      	str	r3, [r7, #20]
 80038ca:	e00e      	b.n	80038ea <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 80038cc:	68bb      	ldr	r3, [r7, #8]
 80038ce:	78db      	ldrb	r3, [r3, #3]
 80038d0:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 80038d2:	68bb      	ldr	r3, [r7, #8]
 80038d4:	785b      	ldrb	r3, [r3, #1]
 80038d6:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 80038d8:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 80038da:	68ba      	ldr	r2, [r7, #8]
 80038dc:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 80038de:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 80038e0:	68bb      	ldr	r3, [r7, #8]
 80038e2:	781b      	ldrb	r3, [r3, #0]
 80038e4:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 80038e6:	4313      	orrs	r3, r2
 80038e8:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	22ca      	movs	r2, #202	; 0xca
 80038f0:	625a      	str	r2, [r3, #36]	; 0x24
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	2253      	movs	r2, #83	; 0x53
 80038f8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 80038fa:	68f8      	ldr	r0, [r7, #12]
 80038fc:	f000 f987 	bl	8003c0e <RTC_EnterInitMode>
 8003900:	4603      	mov	r3, r0
 8003902:	2b00      	cmp	r3, #0
 8003904:	d00b      	beq.n	800391e <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	22ff      	movs	r2, #255	; 0xff
 800390c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	2204      	movs	r2, #4
 8003912:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	2200      	movs	r2, #0
 8003918:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 800391a:	2301      	movs	r3, #1
 800391c:	e033      	b.n	8003986 <HAL_RTC_SetDate+0x146>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	681a      	ldr	r2, [r3, #0]
 8003922:	697b      	ldr	r3, [r7, #20]
 8003924:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8003928:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800392c:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	68da      	ldr	r2, [r3, #12]
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800393c:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0U, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	689b      	ldr	r3, [r3, #8]
 8003944:	f003 0320 	and.w	r3, r3, #32
 8003948:	2b00      	cmp	r3, #0
 800394a:	d111      	bne.n	8003970 <HAL_RTC_SetDate+0x130>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800394c:	68f8      	ldr	r0, [r7, #12]
 800394e:	f000 f936 	bl	8003bbe <HAL_RTC_WaitForSynchro>
 8003952:	4603      	mov	r3, r0
 8003954:	2b00      	cmp	r3, #0
 8003956:	d00b      	beq.n	8003970 <HAL_RTC_SetDate+0x130>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	22ff      	movs	r2, #255	; 0xff
 800395e:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	2204      	movs	r2, #4
 8003964:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	2200      	movs	r2, #0
 800396a:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 800396c:	2301      	movs	r3, #1
 800396e:	e00a      	b.n	8003986 <HAL_RTC_SetDate+0x146>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	22ff      	movs	r2, #255	; 0xff
 8003976:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	2201      	movs	r2, #1
 800397c:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	2200      	movs	r2, #0
 8003982:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 8003984:	2300      	movs	r3, #0
  }
}
 8003986:	4618      	mov	r0, r3
 8003988:	371c      	adds	r7, #28
 800398a:	46bd      	mov	sp, r7
 800398c:	bd90      	pop	{r4, r7, pc}

0800398e <HAL_RTC_SetAlarm>:
  *             @arg RTC_FORMAT_BIN: Binary data format
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 800398e:	b590      	push	{r4, r7, lr}
 8003990:	b089      	sub	sp, #36	; 0x24
 8003992:	af00      	add	r7, sp, #0
 8003994:	60f8      	str	r0, [r7, #12]
 8003996:	60b9      	str	r1, [r7, #8]
 8003998:	607a      	str	r2, [r7, #4]
  uint32_t tickstart = 0U;
 800399a:	2300      	movs	r3, #0
 800399c:	61bb      	str	r3, [r7, #24]
  uint32_t tmpreg = 0U, subsecondtmpreg = 0U;
 800399e:	2300      	movs	r3, #0
 80039a0:	61fb      	str	r3, [r7, #28]
 80039a2:	2300      	movs	r3, #0
 80039a4:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	7f1b      	ldrb	r3, [r3, #28]
 80039aa:	2b01      	cmp	r3, #1
 80039ac:	d101      	bne.n	80039b2 <HAL_RTC_SetAlarm+0x24>
 80039ae:	2302      	movs	r3, #2
 80039b0:	e101      	b.n	8003bb6 <HAL_RTC_SetAlarm+0x228>
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	2201      	movs	r2, #1
 80039b6:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	2202      	movs	r2, #2
 80039bc:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d137      	bne.n	8003a34 <HAL_RTC_SetAlarm+0xa6>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	689b      	ldr	r3, [r3, #8]
 80039ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d102      	bne.n	80039d8 <HAL_RTC_SetAlarm+0x4a>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 80039d2:	68bb      	ldr	r3, [r7, #8]
 80039d4:	2200      	movs	r2, #0
 80039d6:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }

    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 80039d8:	68bb      	ldr	r3, [r7, #8]
 80039da:	781b      	ldrb	r3, [r3, #0]
 80039dc:	4618      	mov	r0, r3
 80039de:	f000 f942 	bl	8003c66 <RTC_ByteToBcd2>
 80039e2:	4603      	mov	r3, r0
 80039e4:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 80039e6:	68bb      	ldr	r3, [r7, #8]
 80039e8:	785b      	ldrb	r3, [r3, #1]
 80039ea:	4618      	mov	r0, r3
 80039ec:	f000 f93b 	bl	8003c66 <RTC_ByteToBcd2>
 80039f0:	4603      	mov	r3, r0
 80039f2:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 80039f4:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 80039f6:	68bb      	ldr	r3, [r7, #8]
 80039f8:	789b      	ldrb	r3, [r3, #2]
 80039fa:	4618      	mov	r0, r3
 80039fc:	f000 f933 	bl	8003c66 <RTC_ByteToBcd2>
 8003a00:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 8003a02:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8003a06:	68bb      	ldr	r3, [r7, #8]
 8003a08:	78db      	ldrb	r3, [r3, #3]
 8003a0a:	041b      	lsls	r3, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 8003a0c:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 8003a10:	68bb      	ldr	r3, [r7, #8]
 8003a12:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003a16:	4618      	mov	r0, r3
 8003a18:	f000 f925 	bl	8003c66 <RTC_ByteToBcd2>
 8003a1c:	4603      	mov	r3, r0
 8003a1e:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8003a20:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8003a24:	68bb      	ldr	r3, [r7, #8]
 8003a26:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 8003a28:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8003a2a:	68bb      	ldr	r3, [r7, #8]
 8003a2c:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 8003a2e:	4313      	orrs	r3, r2
 8003a30:	61fb      	str	r3, [r7, #28]
 8003a32:	e023      	b.n	8003a7c <HAL_RTC_SetAlarm+0xee>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	689b      	ldr	r3, [r3, #8]
 8003a3a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d102      	bne.n	8003a48 <HAL_RTC_SetAlarm+0xba>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8003a42:	68bb      	ldr	r3, [r7, #8]
 8003a44:	2200      	movs	r2, #0
 8003a46:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }

    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8003a48:	68bb      	ldr	r3, [r7, #8]
 8003a4a:	781b      	ldrb	r3, [r3, #0]
 8003a4c:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
 8003a4e:	68bb      	ldr	r3, [r7, #8]
 8003a50:	785b      	ldrb	r3, [r3, #1]
 8003a52:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8003a54:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 8003a56:	68ba      	ldr	r2, [r7, #8]
 8003a58:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
 8003a5a:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8003a5c:	68bb      	ldr	r3, [r7, #8]
 8003a5e:	78db      	ldrb	r3, [r3, #3]
 8003a60:	041b      	lsls	r3, r3, #16
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 8003a62:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 8003a64:	68bb      	ldr	r3, [r7, #8]
 8003a66:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003a6a:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8003a6c:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8003a6e:	68bb      	ldr	r3, [r7, #8]
 8003a70:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 8003a72:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8003a74:	68bb      	ldr	r3, [r7, #8]
 8003a76:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8003a78:	4313      	orrs	r3, r2
 8003a7a:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 8003a7c:	68bb      	ldr	r3, [r7, #8]
 8003a7e:	685a      	ldr	r2, [r3, #4]
 8003a80:	68bb      	ldr	r3, [r7, #8]
 8003a82:	699b      	ldr	r3, [r3, #24]
 8003a84:	4313      	orrs	r3, r2
 8003a86:	617b      	str	r3, [r7, #20]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	22ca      	movs	r2, #202	; 0xca
 8003a8e:	625a      	str	r2, [r3, #36]	; 0x24
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	2253      	movs	r2, #83	; 0x53
 8003a96:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if (sAlarm->Alarm == RTC_ALARM_A)
 8003a98:	68bb      	ldr	r3, [r7, #8]
 8003a9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a9c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003aa0:	d13f      	bne.n	8003b22 <HAL_RTC_SetAlarm+0x194>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	689a      	ldr	r2, [r3, #8]
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003ab0:	609a      	str	r2, [r3, #8]

    /* In case of interrupt mode is used, the interrupt source must disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRA);
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	689a      	ldr	r2, [r3, #8]
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003ac0:	609a      	str	r2, [r3, #8]

    tickstart = HAL_GetTick();
 8003ac2:	f7fd ff27 	bl	8001914 <HAL_GetTick>
 8003ac6:	61b8      	str	r0, [r7, #24]
    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == RESET)
 8003ac8:	e013      	b.n	8003af2 <HAL_RTC_SetAlarm+0x164>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8003aca:	f7fd ff23 	bl	8001914 <HAL_GetTick>
 8003ace:	4602      	mov	r2, r0
 8003ad0:	69bb      	ldr	r3, [r7, #24]
 8003ad2:	1ad3      	subs	r3, r2, r3
 8003ad4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003ad8:	d90b      	bls.n	8003af2 <HAL_RTC_SetAlarm+0x164>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	22ff      	movs	r2, #255	; 0xff
 8003ae0:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	2203      	movs	r2, #3
 8003ae6:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	2200      	movs	r2, #0
 8003aec:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8003aee:	2303      	movs	r3, #3
 8003af0:	e061      	b.n	8003bb6 <HAL_RTC_SetAlarm+0x228>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == RESET)
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	68db      	ldr	r3, [r3, #12]
 8003af8:	f003 0301 	and.w	r3, r3, #1
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d0e4      	beq.n	8003aca <HAL_RTC_SetAlarm+0x13c>
      }
    }

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	69fa      	ldr	r2, [r7, #28]
 8003b06:	61da      	str	r2, [r3, #28]
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	697a      	ldr	r2, [r7, #20]
 8003b0e:	645a      	str	r2, [r3, #68]	; 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	689a      	ldr	r2, [r3, #8]
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003b1e:	609a      	str	r2, [r3, #8]
 8003b20:	e03e      	b.n	8003ba0 <HAL_RTC_SetAlarm+0x212>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	689a      	ldr	r2, [r3, #8]
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003b30:	609a      	str	r2, [r3, #8]

    /* In case of interrupt mode is used, the interrupt source must disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRB);
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	689a      	ldr	r2, [r3, #8]
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003b40:	609a      	str	r2, [r3, #8]

    tickstart = HAL_GetTick();
 8003b42:	f7fd fee7 	bl	8001914 <HAL_GetTick>
 8003b46:	61b8      	str	r0, [r7, #24]
    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == RESET)
 8003b48:	e013      	b.n	8003b72 <HAL_RTC_SetAlarm+0x1e4>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8003b4a:	f7fd fee3 	bl	8001914 <HAL_GetTick>
 8003b4e:	4602      	mov	r2, r0
 8003b50:	69bb      	ldr	r3, [r7, #24]
 8003b52:	1ad3      	subs	r3, r2, r3
 8003b54:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003b58:	d90b      	bls.n	8003b72 <HAL_RTC_SetAlarm+0x1e4>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	22ff      	movs	r2, #255	; 0xff
 8003b60:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	2203      	movs	r2, #3
 8003b66:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	2200      	movs	r2, #0
 8003b6c:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8003b6e:	2303      	movs	r3, #3
 8003b70:	e021      	b.n	8003bb6 <HAL_RTC_SetAlarm+0x228>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == RESET)
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	68db      	ldr	r3, [r3, #12]
 8003b78:	f003 0302 	and.w	r3, r3, #2
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d0e4      	beq.n	8003b4a <HAL_RTC_SetAlarm+0x1bc>
      }
    }

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	69fa      	ldr	r2, [r7, #28]
 8003b86:	621a      	str	r2, [r3, #32]
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	697a      	ldr	r2, [r7, #20]
 8003b8e:	649a      	str	r2, [r3, #72]	; 0x48
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	689a      	ldr	r2, [r3, #8]
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003b9e:	609a      	str	r2, [r3, #8]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	22ff      	movs	r2, #255	; 0xff
 8003ba6:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	2201      	movs	r2, #1
 8003bac:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	2200      	movs	r2, #0
 8003bb2:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 8003bb4:	2300      	movs	r3, #0
}
 8003bb6:	4618      	mov	r0, r3
 8003bb8:	3724      	adds	r7, #36	; 0x24
 8003bba:	46bd      	mov	sp, r7
 8003bbc:	bd90      	pop	{r4, r7, pc}

08003bbe <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8003bbe:	b580      	push	{r7, lr}
 8003bc0:	b084      	sub	sp, #16
 8003bc2:	af00      	add	r7, sp, #0
 8003bc4:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003bc6:	2300      	movs	r3, #0
 8003bc8:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	68da      	ldr	r2, [r3, #12]
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003bd8:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 8003bda:	f7fd fe9b 	bl	8001914 <HAL_GetTick>
 8003bde:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8003be0:	e009      	b.n	8003bf6 <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8003be2:	f7fd fe97 	bl	8001914 <HAL_GetTick>
 8003be6:	4602      	mov	r2, r0
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	1ad3      	subs	r3, r2, r3
 8003bec:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003bf0:	d901      	bls.n	8003bf6 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8003bf2:	2303      	movs	r3, #3
 8003bf4:	e007      	b.n	8003c06 <HAL_RTC_WaitForSynchro+0x48>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	68db      	ldr	r3, [r3, #12]
 8003bfc:	f003 0320 	and.w	r3, r3, #32
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d0ee      	beq.n	8003be2 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8003c04:	2300      	movs	r3, #0
}
 8003c06:	4618      	mov	r0, r3
 8003c08:	3710      	adds	r7, #16
 8003c0a:	46bd      	mov	sp, r7
 8003c0c:	bd80      	pop	{r7, pc}

08003c0e <RTC_EnterInitMode>:
  * @retval An ErrorStatus enumeration value:
  *          - HAL_OK : RTC is in Init mode
  *          - HAL_TIMEOUT : RTC is not in Init mode and in Timeout
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8003c0e:	b580      	push	{r7, lr}
 8003c10:	b084      	sub	sp, #16
 8003c12:	af00      	add	r7, sp, #0
 8003c14:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003c16:	2300      	movs	r3, #0
 8003c18:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	68db      	ldr	r3, [r3, #12]
 8003c20:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d119      	bne.n	8003c5c <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	f04f 32ff 	mov.w	r2, #4294967295
 8003c30:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8003c32:	f7fd fe6f 	bl	8001914 <HAL_GetTick>
 8003c36:	60f8      	str	r0, [r7, #12]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8003c38:	e009      	b.n	8003c4e <RTC_EnterInitMode+0x40>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8003c3a:	f7fd fe6b 	bl	8001914 <HAL_GetTick>
 8003c3e:	4602      	mov	r2, r0
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	1ad3      	subs	r3, r2, r3
 8003c44:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003c48:	d901      	bls.n	8003c4e <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 8003c4a:	2303      	movs	r3, #3
 8003c4c:	e007      	b.n	8003c5e <RTC_EnterInitMode+0x50>
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	68db      	ldr	r3, [r3, #12]
 8003c54:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d0ee      	beq.n	8003c3a <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 8003c5c:	2300      	movs	r3, #0
}
 8003c5e:	4618      	mov	r0, r3
 8003c60:	3710      	adds	r7, #16
 8003c62:	46bd      	mov	sp, r7
 8003c64:	bd80      	pop	{r7, pc}

08003c66 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8003c66:	b480      	push	{r7}
 8003c68:	b085      	sub	sp, #20
 8003c6a:	af00      	add	r7, sp, #0
 8003c6c:	4603      	mov	r3, r0
 8003c6e:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8003c70:	2300      	movs	r3, #0
 8003c72:	60fb      	str	r3, [r7, #12]

  while (Value >= 10U)
 8003c74:	e005      	b.n	8003c82 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	3301      	adds	r3, #1
 8003c7a:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 8003c7c:	79fb      	ldrb	r3, [r7, #7]
 8003c7e:	3b0a      	subs	r3, #10
 8003c80:	71fb      	strb	r3, [r7, #7]
  while (Value >= 10U)
 8003c82:	79fb      	ldrb	r3, [r7, #7]
 8003c84:	2b09      	cmp	r3, #9
 8003c86:	d8f6      	bhi.n	8003c76 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | Value);
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	b2db      	uxtb	r3, r3
 8003c8c:	011b      	lsls	r3, r3, #4
 8003c8e:	b2da      	uxtb	r2, r3
 8003c90:	79fb      	ldrb	r3, [r7, #7]
 8003c92:	4313      	orrs	r3, r2
 8003c94:	b2db      	uxtb	r3, r3
}
 8003c96:	4618      	mov	r0, r3
 8003c98:	3714      	adds	r7, #20
 8003c9a:	46bd      	mov	sp, r7
 8003c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca0:	4770      	bx	lr

08003ca2 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003ca2:	b580      	push	{r7, lr}
 8003ca4:	b082      	sub	sp, #8
 8003ca6:	af00      	add	r7, sp, #0
 8003ca8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d101      	bne.n	8003cb4 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003cb0:	2301      	movs	r3, #1
 8003cb2:	e049      	b.n	8003d48 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003cba:	b2db      	uxtb	r3, r3
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d106      	bne.n	8003cce <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	2200      	movs	r2, #0
 8003cc4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003cc8:	6878      	ldr	r0, [r7, #4]
 8003cca:	f7fd fbfd 	bl	80014c8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	2202      	movs	r2, #2
 8003cd2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681a      	ldr	r2, [r3, #0]
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	3304      	adds	r3, #4
 8003cde:	4619      	mov	r1, r3
 8003ce0:	4610      	mov	r0, r2
 8003ce2:	f000 f9ed 	bl	80040c0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	2201      	movs	r2, #1
 8003cea:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	2201      	movs	r2, #1
 8003cf2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	2201      	movs	r2, #1
 8003cfa:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	2201      	movs	r2, #1
 8003d02:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	2201      	movs	r2, #1
 8003d0a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	2201      	movs	r2, #1
 8003d12:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	2201      	movs	r2, #1
 8003d1a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	2201      	movs	r2, #1
 8003d22:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	2201      	movs	r2, #1
 8003d2a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	2201      	movs	r2, #1
 8003d32:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	2201      	movs	r2, #1
 8003d3a:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	2201      	movs	r2, #1
 8003d42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003d46:	2300      	movs	r3, #0
}
 8003d48:	4618      	mov	r0, r3
 8003d4a:	3708      	adds	r7, #8
 8003d4c:	46bd      	mov	sp, r7
 8003d4e:	bd80      	pop	{r7, pc}

08003d50 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003d50:	b480      	push	{r7}
 8003d52:	b085      	sub	sp, #20
 8003d54:	af00      	add	r7, sp, #0
 8003d56:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d5e:	b2db      	uxtb	r3, r3
 8003d60:	2b01      	cmp	r3, #1
 8003d62:	d001      	beq.n	8003d68 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003d64:	2301      	movs	r3, #1
 8003d66:	e04f      	b.n	8003e08 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	2202      	movs	r2, #2
 8003d6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	68da      	ldr	r2, [r3, #12]
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	f042 0201 	orr.w	r2, r2, #1
 8003d7e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	4a23      	ldr	r2, [pc, #140]	; (8003e14 <HAL_TIM_Base_Start_IT+0xc4>)
 8003d86:	4293      	cmp	r3, r2
 8003d88:	d01d      	beq.n	8003dc6 <HAL_TIM_Base_Start_IT+0x76>
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003d92:	d018      	beq.n	8003dc6 <HAL_TIM_Base_Start_IT+0x76>
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	4a1f      	ldr	r2, [pc, #124]	; (8003e18 <HAL_TIM_Base_Start_IT+0xc8>)
 8003d9a:	4293      	cmp	r3, r2
 8003d9c:	d013      	beq.n	8003dc6 <HAL_TIM_Base_Start_IT+0x76>
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	4a1e      	ldr	r2, [pc, #120]	; (8003e1c <HAL_TIM_Base_Start_IT+0xcc>)
 8003da4:	4293      	cmp	r3, r2
 8003da6:	d00e      	beq.n	8003dc6 <HAL_TIM_Base_Start_IT+0x76>
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	4a1c      	ldr	r2, [pc, #112]	; (8003e20 <HAL_TIM_Base_Start_IT+0xd0>)
 8003dae:	4293      	cmp	r3, r2
 8003db0:	d009      	beq.n	8003dc6 <HAL_TIM_Base_Start_IT+0x76>
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	4a1b      	ldr	r2, [pc, #108]	; (8003e24 <HAL_TIM_Base_Start_IT+0xd4>)
 8003db8:	4293      	cmp	r3, r2
 8003dba:	d004      	beq.n	8003dc6 <HAL_TIM_Base_Start_IT+0x76>
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	4a19      	ldr	r2, [pc, #100]	; (8003e28 <HAL_TIM_Base_Start_IT+0xd8>)
 8003dc2:	4293      	cmp	r3, r2
 8003dc4:	d115      	bne.n	8003df2 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	689a      	ldr	r2, [r3, #8]
 8003dcc:	4b17      	ldr	r3, [pc, #92]	; (8003e2c <HAL_TIM_Base_Start_IT+0xdc>)
 8003dce:	4013      	ands	r3, r2
 8003dd0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	2b06      	cmp	r3, #6
 8003dd6:	d015      	beq.n	8003e04 <HAL_TIM_Base_Start_IT+0xb4>
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003dde:	d011      	beq.n	8003e04 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	681a      	ldr	r2, [r3, #0]
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	f042 0201 	orr.w	r2, r2, #1
 8003dee:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003df0:	e008      	b.n	8003e04 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	681a      	ldr	r2, [r3, #0]
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	f042 0201 	orr.w	r2, r2, #1
 8003e00:	601a      	str	r2, [r3, #0]
 8003e02:	e000      	b.n	8003e06 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003e04:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003e06:	2300      	movs	r3, #0
}
 8003e08:	4618      	mov	r0, r3
 8003e0a:	3714      	adds	r7, #20
 8003e0c:	46bd      	mov	sp, r7
 8003e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e12:	4770      	bx	lr
 8003e14:	40012c00 	.word	0x40012c00
 8003e18:	40000400 	.word	0x40000400
 8003e1c:	40000800 	.word	0x40000800
 8003e20:	40013400 	.word	0x40013400
 8003e24:	40014000 	.word	0x40014000
 8003e28:	40015000 	.word	0x40015000
 8003e2c:	00010007 	.word	0x00010007

08003e30 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003e30:	b580      	push	{r7, lr}
 8003e32:	b082      	sub	sp, #8
 8003e34:	af00      	add	r7, sp, #0
 8003e36:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	691b      	ldr	r3, [r3, #16]
 8003e3e:	f003 0302 	and.w	r3, r3, #2
 8003e42:	2b02      	cmp	r3, #2
 8003e44:	d122      	bne.n	8003e8c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	68db      	ldr	r3, [r3, #12]
 8003e4c:	f003 0302 	and.w	r3, r3, #2
 8003e50:	2b02      	cmp	r3, #2
 8003e52:	d11b      	bne.n	8003e8c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	f06f 0202 	mvn.w	r2, #2
 8003e5c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	2201      	movs	r2, #1
 8003e62:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	699b      	ldr	r3, [r3, #24]
 8003e6a:	f003 0303 	and.w	r3, r3, #3
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d003      	beq.n	8003e7a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003e72:	6878      	ldr	r0, [r7, #4]
 8003e74:	f000 f905 	bl	8004082 <HAL_TIM_IC_CaptureCallback>
 8003e78:	e005      	b.n	8003e86 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003e7a:	6878      	ldr	r0, [r7, #4]
 8003e7c:	f000 f8f7 	bl	800406e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003e80:	6878      	ldr	r0, [r7, #4]
 8003e82:	f000 f908 	bl	8004096 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	2200      	movs	r2, #0
 8003e8a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	691b      	ldr	r3, [r3, #16]
 8003e92:	f003 0304 	and.w	r3, r3, #4
 8003e96:	2b04      	cmp	r3, #4
 8003e98:	d122      	bne.n	8003ee0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	68db      	ldr	r3, [r3, #12]
 8003ea0:	f003 0304 	and.w	r3, r3, #4
 8003ea4:	2b04      	cmp	r3, #4
 8003ea6:	d11b      	bne.n	8003ee0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	f06f 0204 	mvn.w	r2, #4
 8003eb0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	2202      	movs	r2, #2
 8003eb6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	699b      	ldr	r3, [r3, #24]
 8003ebe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d003      	beq.n	8003ece <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003ec6:	6878      	ldr	r0, [r7, #4]
 8003ec8:	f000 f8db 	bl	8004082 <HAL_TIM_IC_CaptureCallback>
 8003ecc:	e005      	b.n	8003eda <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003ece:	6878      	ldr	r0, [r7, #4]
 8003ed0:	f000 f8cd 	bl	800406e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003ed4:	6878      	ldr	r0, [r7, #4]
 8003ed6:	f000 f8de 	bl	8004096 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	2200      	movs	r2, #0
 8003ede:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	691b      	ldr	r3, [r3, #16]
 8003ee6:	f003 0308 	and.w	r3, r3, #8
 8003eea:	2b08      	cmp	r3, #8
 8003eec:	d122      	bne.n	8003f34 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	68db      	ldr	r3, [r3, #12]
 8003ef4:	f003 0308 	and.w	r3, r3, #8
 8003ef8:	2b08      	cmp	r3, #8
 8003efa:	d11b      	bne.n	8003f34 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	f06f 0208 	mvn.w	r2, #8
 8003f04:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	2204      	movs	r2, #4
 8003f0a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	69db      	ldr	r3, [r3, #28]
 8003f12:	f003 0303 	and.w	r3, r3, #3
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d003      	beq.n	8003f22 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003f1a:	6878      	ldr	r0, [r7, #4]
 8003f1c:	f000 f8b1 	bl	8004082 <HAL_TIM_IC_CaptureCallback>
 8003f20:	e005      	b.n	8003f2e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003f22:	6878      	ldr	r0, [r7, #4]
 8003f24:	f000 f8a3 	bl	800406e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003f28:	6878      	ldr	r0, [r7, #4]
 8003f2a:	f000 f8b4 	bl	8004096 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	2200      	movs	r2, #0
 8003f32:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	691b      	ldr	r3, [r3, #16]
 8003f3a:	f003 0310 	and.w	r3, r3, #16
 8003f3e:	2b10      	cmp	r3, #16
 8003f40:	d122      	bne.n	8003f88 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	68db      	ldr	r3, [r3, #12]
 8003f48:	f003 0310 	and.w	r3, r3, #16
 8003f4c:	2b10      	cmp	r3, #16
 8003f4e:	d11b      	bne.n	8003f88 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	f06f 0210 	mvn.w	r2, #16
 8003f58:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	2208      	movs	r2, #8
 8003f5e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	69db      	ldr	r3, [r3, #28]
 8003f66:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d003      	beq.n	8003f76 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003f6e:	6878      	ldr	r0, [r7, #4]
 8003f70:	f000 f887 	bl	8004082 <HAL_TIM_IC_CaptureCallback>
 8003f74:	e005      	b.n	8003f82 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003f76:	6878      	ldr	r0, [r7, #4]
 8003f78:	f000 f879 	bl	800406e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003f7c:	6878      	ldr	r0, [r7, #4]
 8003f7e:	f000 f88a 	bl	8004096 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	2200      	movs	r2, #0
 8003f86:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	691b      	ldr	r3, [r3, #16]
 8003f8e:	f003 0301 	and.w	r3, r3, #1
 8003f92:	2b01      	cmp	r3, #1
 8003f94:	d10e      	bne.n	8003fb4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	68db      	ldr	r3, [r3, #12]
 8003f9c:	f003 0301 	and.w	r3, r3, #1
 8003fa0:	2b01      	cmp	r3, #1
 8003fa2:	d107      	bne.n	8003fb4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	f06f 0201 	mvn.w	r2, #1
 8003fac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003fae:	6878      	ldr	r0, [r7, #4]
 8003fb0:	f7fd fa00 	bl	80013b4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	691b      	ldr	r3, [r3, #16]
 8003fba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003fbe:	2b80      	cmp	r3, #128	; 0x80
 8003fc0:	d10e      	bne.n	8003fe0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	68db      	ldr	r3, [r3, #12]
 8003fc8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003fcc:	2b80      	cmp	r3, #128	; 0x80
 8003fce:	d107      	bne.n	8003fe0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003fd8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003fda:	6878      	ldr	r0, [r7, #4]
 8003fdc:	f000 f918 	bl	8004210 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	691b      	ldr	r3, [r3, #16]
 8003fe6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003fea:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003fee:	d10e      	bne.n	800400e <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	68db      	ldr	r3, [r3, #12]
 8003ff6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ffa:	2b80      	cmp	r3, #128	; 0x80
 8003ffc:	d107      	bne.n	800400e <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8004006:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004008:	6878      	ldr	r0, [r7, #4]
 800400a:	f000 f90b 	bl	8004224 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	691b      	ldr	r3, [r3, #16]
 8004014:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004018:	2b40      	cmp	r3, #64	; 0x40
 800401a:	d10e      	bne.n	800403a <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	68db      	ldr	r3, [r3, #12]
 8004022:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004026:	2b40      	cmp	r3, #64	; 0x40
 8004028:	d107      	bne.n	800403a <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004032:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004034:	6878      	ldr	r0, [r7, #4]
 8004036:	f000 f838 	bl	80040aa <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	691b      	ldr	r3, [r3, #16]
 8004040:	f003 0320 	and.w	r3, r3, #32
 8004044:	2b20      	cmp	r3, #32
 8004046:	d10e      	bne.n	8004066 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	68db      	ldr	r3, [r3, #12]
 800404e:	f003 0320 	and.w	r3, r3, #32
 8004052:	2b20      	cmp	r3, #32
 8004054:	d107      	bne.n	8004066 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	f06f 0220 	mvn.w	r2, #32
 800405e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004060:	6878      	ldr	r0, [r7, #4]
 8004062:	f000 f8cb 	bl	80041fc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004066:	bf00      	nop
 8004068:	3708      	adds	r7, #8
 800406a:	46bd      	mov	sp, r7
 800406c:	bd80      	pop	{r7, pc}

0800406e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800406e:	b480      	push	{r7}
 8004070:	b083      	sub	sp, #12
 8004072:	af00      	add	r7, sp, #0
 8004074:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004076:	bf00      	nop
 8004078:	370c      	adds	r7, #12
 800407a:	46bd      	mov	sp, r7
 800407c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004080:	4770      	bx	lr

08004082 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004082:	b480      	push	{r7}
 8004084:	b083      	sub	sp, #12
 8004086:	af00      	add	r7, sp, #0
 8004088:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800408a:	bf00      	nop
 800408c:	370c      	adds	r7, #12
 800408e:	46bd      	mov	sp, r7
 8004090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004094:	4770      	bx	lr

08004096 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004096:	b480      	push	{r7}
 8004098:	b083      	sub	sp, #12
 800409a:	af00      	add	r7, sp, #0
 800409c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800409e:	bf00      	nop
 80040a0:	370c      	adds	r7, #12
 80040a2:	46bd      	mov	sp, r7
 80040a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040a8:	4770      	bx	lr

080040aa <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80040aa:	b480      	push	{r7}
 80040ac:	b083      	sub	sp, #12
 80040ae:	af00      	add	r7, sp, #0
 80040b0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80040b2:	bf00      	nop
 80040b4:	370c      	adds	r7, #12
 80040b6:	46bd      	mov	sp, r7
 80040b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040bc:	4770      	bx	lr
	...

080040c0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80040c0:	b480      	push	{r7}
 80040c2:	b085      	sub	sp, #20
 80040c4:	af00      	add	r7, sp, #0
 80040c6:	6078      	str	r0, [r7, #4]
 80040c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	4a42      	ldr	r2, [pc, #264]	; (80041dc <TIM_Base_SetConfig+0x11c>)
 80040d4:	4293      	cmp	r3, r2
 80040d6:	d013      	beq.n	8004100 <TIM_Base_SetConfig+0x40>
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80040de:	d00f      	beq.n	8004100 <TIM_Base_SetConfig+0x40>
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	4a3f      	ldr	r2, [pc, #252]	; (80041e0 <TIM_Base_SetConfig+0x120>)
 80040e4:	4293      	cmp	r3, r2
 80040e6:	d00b      	beq.n	8004100 <TIM_Base_SetConfig+0x40>
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	4a3e      	ldr	r2, [pc, #248]	; (80041e4 <TIM_Base_SetConfig+0x124>)
 80040ec:	4293      	cmp	r3, r2
 80040ee:	d007      	beq.n	8004100 <TIM_Base_SetConfig+0x40>
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	4a3d      	ldr	r2, [pc, #244]	; (80041e8 <TIM_Base_SetConfig+0x128>)
 80040f4:	4293      	cmp	r3, r2
 80040f6:	d003      	beq.n	8004100 <TIM_Base_SetConfig+0x40>
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	4a3c      	ldr	r2, [pc, #240]	; (80041ec <TIM_Base_SetConfig+0x12c>)
 80040fc:	4293      	cmp	r3, r2
 80040fe:	d108      	bne.n	8004112 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004106:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004108:	683b      	ldr	r3, [r7, #0]
 800410a:	685b      	ldr	r3, [r3, #4]
 800410c:	68fa      	ldr	r2, [r7, #12]
 800410e:	4313      	orrs	r3, r2
 8004110:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	4a31      	ldr	r2, [pc, #196]	; (80041dc <TIM_Base_SetConfig+0x11c>)
 8004116:	4293      	cmp	r3, r2
 8004118:	d01f      	beq.n	800415a <TIM_Base_SetConfig+0x9a>
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004120:	d01b      	beq.n	800415a <TIM_Base_SetConfig+0x9a>
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	4a2e      	ldr	r2, [pc, #184]	; (80041e0 <TIM_Base_SetConfig+0x120>)
 8004126:	4293      	cmp	r3, r2
 8004128:	d017      	beq.n	800415a <TIM_Base_SetConfig+0x9a>
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	4a2d      	ldr	r2, [pc, #180]	; (80041e4 <TIM_Base_SetConfig+0x124>)
 800412e:	4293      	cmp	r3, r2
 8004130:	d013      	beq.n	800415a <TIM_Base_SetConfig+0x9a>
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	4a2c      	ldr	r2, [pc, #176]	; (80041e8 <TIM_Base_SetConfig+0x128>)
 8004136:	4293      	cmp	r3, r2
 8004138:	d00f      	beq.n	800415a <TIM_Base_SetConfig+0x9a>
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	4a2c      	ldr	r2, [pc, #176]	; (80041f0 <TIM_Base_SetConfig+0x130>)
 800413e:	4293      	cmp	r3, r2
 8004140:	d00b      	beq.n	800415a <TIM_Base_SetConfig+0x9a>
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	4a2b      	ldr	r2, [pc, #172]	; (80041f4 <TIM_Base_SetConfig+0x134>)
 8004146:	4293      	cmp	r3, r2
 8004148:	d007      	beq.n	800415a <TIM_Base_SetConfig+0x9a>
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	4a2a      	ldr	r2, [pc, #168]	; (80041f8 <TIM_Base_SetConfig+0x138>)
 800414e:	4293      	cmp	r3, r2
 8004150:	d003      	beq.n	800415a <TIM_Base_SetConfig+0x9a>
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	4a25      	ldr	r2, [pc, #148]	; (80041ec <TIM_Base_SetConfig+0x12c>)
 8004156:	4293      	cmp	r3, r2
 8004158:	d108      	bne.n	800416c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004160:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004162:	683b      	ldr	r3, [r7, #0]
 8004164:	68db      	ldr	r3, [r3, #12]
 8004166:	68fa      	ldr	r2, [r7, #12]
 8004168:	4313      	orrs	r3, r2
 800416a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004172:	683b      	ldr	r3, [r7, #0]
 8004174:	695b      	ldr	r3, [r3, #20]
 8004176:	4313      	orrs	r3, r2
 8004178:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	68fa      	ldr	r2, [r7, #12]
 800417e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004180:	683b      	ldr	r3, [r7, #0]
 8004182:	689a      	ldr	r2, [r3, #8]
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004188:	683b      	ldr	r3, [r7, #0]
 800418a:	681a      	ldr	r2, [r3, #0]
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	4a12      	ldr	r2, [pc, #72]	; (80041dc <TIM_Base_SetConfig+0x11c>)
 8004194:	4293      	cmp	r3, r2
 8004196:	d013      	beq.n	80041c0 <TIM_Base_SetConfig+0x100>
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	4a13      	ldr	r2, [pc, #76]	; (80041e8 <TIM_Base_SetConfig+0x128>)
 800419c:	4293      	cmp	r3, r2
 800419e:	d00f      	beq.n	80041c0 <TIM_Base_SetConfig+0x100>
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	4a13      	ldr	r2, [pc, #76]	; (80041f0 <TIM_Base_SetConfig+0x130>)
 80041a4:	4293      	cmp	r3, r2
 80041a6:	d00b      	beq.n	80041c0 <TIM_Base_SetConfig+0x100>
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	4a12      	ldr	r2, [pc, #72]	; (80041f4 <TIM_Base_SetConfig+0x134>)
 80041ac:	4293      	cmp	r3, r2
 80041ae:	d007      	beq.n	80041c0 <TIM_Base_SetConfig+0x100>
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	4a11      	ldr	r2, [pc, #68]	; (80041f8 <TIM_Base_SetConfig+0x138>)
 80041b4:	4293      	cmp	r3, r2
 80041b6:	d003      	beq.n	80041c0 <TIM_Base_SetConfig+0x100>
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	4a0c      	ldr	r2, [pc, #48]	; (80041ec <TIM_Base_SetConfig+0x12c>)
 80041bc:	4293      	cmp	r3, r2
 80041be:	d103      	bne.n	80041c8 <TIM_Base_SetConfig+0x108>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80041c0:	683b      	ldr	r3, [r7, #0]
 80041c2:	691a      	ldr	r2, [r3, #16]
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	2201      	movs	r2, #1
 80041cc:	615a      	str	r2, [r3, #20]
}
 80041ce:	bf00      	nop
 80041d0:	3714      	adds	r7, #20
 80041d2:	46bd      	mov	sp, r7
 80041d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041d8:	4770      	bx	lr
 80041da:	bf00      	nop
 80041dc:	40012c00 	.word	0x40012c00
 80041e0:	40000400 	.word	0x40000400
 80041e4:	40000800 	.word	0x40000800
 80041e8:	40013400 	.word	0x40013400
 80041ec:	40015000 	.word	0x40015000
 80041f0:	40014000 	.word	0x40014000
 80041f4:	40014400 	.word	0x40014400
 80041f8:	40014800 	.word	0x40014800

080041fc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80041fc:	b480      	push	{r7}
 80041fe:	b083      	sub	sp, #12
 8004200:	af00      	add	r7, sp, #0
 8004202:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004204:	bf00      	nop
 8004206:	370c      	adds	r7, #12
 8004208:	46bd      	mov	sp, r7
 800420a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800420e:	4770      	bx	lr

08004210 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004210:	b480      	push	{r7}
 8004212:	b083      	sub	sp, #12
 8004214:	af00      	add	r7, sp, #0
 8004216:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004218:	bf00      	nop
 800421a:	370c      	adds	r7, #12
 800421c:	46bd      	mov	sp, r7
 800421e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004222:	4770      	bx	lr

08004224 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004224:	b480      	push	{r7}
 8004226:	b083      	sub	sp, #12
 8004228:	af00      	add	r7, sp, #0
 800422a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800422c:	bf00      	nop
 800422e:	370c      	adds	r7, #12
 8004230:	46bd      	mov	sp, r7
 8004232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004236:	4770      	bx	lr

08004238 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004238:	b580      	push	{r7, lr}
 800423a:	b082      	sub	sp, #8
 800423c:	af00      	add	r7, sp, #0
 800423e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	2b00      	cmp	r3, #0
 8004244:	d101      	bne.n	800424a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004246:	2301      	movs	r3, #1
 8004248:	e040      	b.n	80042cc <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800424e:	2b00      	cmp	r3, #0
 8004250:	d106      	bne.n	8004260 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	2200      	movs	r2, #0
 8004256:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800425a:	6878      	ldr	r0, [r7, #4]
 800425c:	f7fd f95a 	bl	8001514 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	2224      	movs	r2, #36	; 0x24
 8004264:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	681a      	ldr	r2, [r3, #0]
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	f022 0201 	bic.w	r2, r2, #1
 8004274:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004276:	6878      	ldr	r0, [r7, #4]
 8004278:	f000 f8c0 	bl	80043fc <UART_SetConfig>
 800427c:	4603      	mov	r3, r0
 800427e:	2b01      	cmp	r3, #1
 8004280:	d101      	bne.n	8004286 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8004282:	2301      	movs	r3, #1
 8004284:	e022      	b.n	80042cc <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800428a:	2b00      	cmp	r3, #0
 800428c:	d002      	beq.n	8004294 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800428e:	6878      	ldr	r0, [r7, #4]
 8004290:	f000 fa8a 	bl	80047a8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	685a      	ldr	r2, [r3, #4]
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80042a2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	689a      	ldr	r2, [r3, #8]
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80042b2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	681a      	ldr	r2, [r3, #0]
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	f042 0201 	orr.w	r2, r2, #1
 80042c2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80042c4:	6878      	ldr	r0, [r7, #4]
 80042c6:	f000 fb11 	bl	80048ec <UART_CheckIdleState>
 80042ca:	4603      	mov	r3, r0
}
 80042cc:	4618      	mov	r0, r3
 80042ce:	3708      	adds	r7, #8
 80042d0:	46bd      	mov	sp, r7
 80042d2:	bd80      	pop	{r7, pc}

080042d4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80042d4:	b580      	push	{r7, lr}
 80042d6:	b08a      	sub	sp, #40	; 0x28
 80042d8:	af02      	add	r7, sp, #8
 80042da:	60f8      	str	r0, [r7, #12]
 80042dc:	60b9      	str	r1, [r7, #8]
 80042de:	603b      	str	r3, [r7, #0]
 80042e0:	4613      	mov	r3, r2
 80042e2:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80042e8:	2b20      	cmp	r3, #32
 80042ea:	f040 8082 	bne.w	80043f2 <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 80042ee:	68bb      	ldr	r3, [r7, #8]
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d002      	beq.n	80042fa <HAL_UART_Transmit+0x26>
 80042f4:	88fb      	ldrh	r3, [r7, #6]
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d101      	bne.n	80042fe <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80042fa:	2301      	movs	r3, #1
 80042fc:	e07a      	b.n	80043f4 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8004304:	2b01      	cmp	r3, #1
 8004306:	d101      	bne.n	800430c <HAL_UART_Transmit+0x38>
 8004308:	2302      	movs	r3, #2
 800430a:	e073      	b.n	80043f4 <HAL_UART_Transmit+0x120>
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	2201      	movs	r2, #1
 8004310:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	2200      	movs	r2, #0
 8004318:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	2221      	movs	r2, #33	; 0x21
 8004320:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004322:	f7fd faf7 	bl	8001914 <HAL_GetTick>
 8004326:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	88fa      	ldrh	r2, [r7, #6]
 800432c:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	88fa      	ldrh	r2, [r7, #6]
 8004334:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	689b      	ldr	r3, [r3, #8]
 800433c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004340:	d108      	bne.n	8004354 <HAL_UART_Transmit+0x80>
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	691b      	ldr	r3, [r3, #16]
 8004346:	2b00      	cmp	r3, #0
 8004348:	d104      	bne.n	8004354 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 800434a:	2300      	movs	r3, #0
 800434c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800434e:	68bb      	ldr	r3, [r7, #8]
 8004350:	61bb      	str	r3, [r7, #24]
 8004352:	e003      	b.n	800435c <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8004354:	68bb      	ldr	r3, [r7, #8]
 8004356:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004358:	2300      	movs	r3, #0
 800435a:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	2200      	movs	r2, #0
 8004360:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8004364:	e02d      	b.n	80043c2 <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004366:	683b      	ldr	r3, [r7, #0]
 8004368:	9300      	str	r3, [sp, #0]
 800436a:	697b      	ldr	r3, [r7, #20]
 800436c:	2200      	movs	r2, #0
 800436e:	2180      	movs	r1, #128	; 0x80
 8004370:	68f8      	ldr	r0, [r7, #12]
 8004372:	f000 fb04 	bl	800497e <UART_WaitOnFlagUntilTimeout>
 8004376:	4603      	mov	r3, r0
 8004378:	2b00      	cmp	r3, #0
 800437a:	d001      	beq.n	8004380 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 800437c:	2303      	movs	r3, #3
 800437e:	e039      	b.n	80043f4 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8004380:	69fb      	ldr	r3, [r7, #28]
 8004382:	2b00      	cmp	r3, #0
 8004384:	d10b      	bne.n	800439e <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004386:	69bb      	ldr	r3, [r7, #24]
 8004388:	881a      	ldrh	r2, [r3, #0]
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004392:	b292      	uxth	r2, r2
 8004394:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8004396:	69bb      	ldr	r3, [r7, #24]
 8004398:	3302      	adds	r3, #2
 800439a:	61bb      	str	r3, [r7, #24]
 800439c:	e008      	b.n	80043b0 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800439e:	69fb      	ldr	r3, [r7, #28]
 80043a0:	781a      	ldrb	r2, [r3, #0]
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	b292      	uxth	r2, r2
 80043a8:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80043aa:	69fb      	ldr	r3, [r7, #28]
 80043ac:	3301      	adds	r3, #1
 80043ae:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80043b6:	b29b      	uxth	r3, r3
 80043b8:	3b01      	subs	r3, #1
 80043ba:	b29a      	uxth	r2, r3
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80043c8:	b29b      	uxth	r3, r3
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d1cb      	bne.n	8004366 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80043ce:	683b      	ldr	r3, [r7, #0]
 80043d0:	9300      	str	r3, [sp, #0]
 80043d2:	697b      	ldr	r3, [r7, #20]
 80043d4:	2200      	movs	r2, #0
 80043d6:	2140      	movs	r1, #64	; 0x40
 80043d8:	68f8      	ldr	r0, [r7, #12]
 80043da:	f000 fad0 	bl	800497e <UART_WaitOnFlagUntilTimeout>
 80043de:	4603      	mov	r3, r0
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d001      	beq.n	80043e8 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 80043e4:	2303      	movs	r3, #3
 80043e6:	e005      	b.n	80043f4 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	2220      	movs	r2, #32
 80043ec:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 80043ee:	2300      	movs	r3, #0
 80043f0:	e000      	b.n	80043f4 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 80043f2:	2302      	movs	r3, #2
  }
}
 80043f4:	4618      	mov	r0, r3
 80043f6:	3720      	adds	r7, #32
 80043f8:	46bd      	mov	sp, r7
 80043fa:	bd80      	pop	{r7, pc}

080043fc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80043fc:	b580      	push	{r7, lr}
 80043fe:	b088      	sub	sp, #32
 8004400:	af00      	add	r7, sp, #0
 8004402:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004404:	2300      	movs	r3, #0
 8004406:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	689a      	ldr	r2, [r3, #8]
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	691b      	ldr	r3, [r3, #16]
 8004410:	431a      	orrs	r2, r3
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	695b      	ldr	r3, [r3, #20]
 8004416:	431a      	orrs	r2, r3
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	69db      	ldr	r3, [r3, #28]
 800441c:	4313      	orrs	r3, r2
 800441e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	681a      	ldr	r2, [r3, #0]
 8004426:	4bab      	ldr	r3, [pc, #684]	; (80046d4 <UART_SetConfig+0x2d8>)
 8004428:	4013      	ands	r3, r2
 800442a:	687a      	ldr	r2, [r7, #4]
 800442c:	6812      	ldr	r2, [r2, #0]
 800442e:	6979      	ldr	r1, [r7, #20]
 8004430:	430b      	orrs	r3, r1
 8004432:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	685b      	ldr	r3, [r3, #4]
 800443a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	68da      	ldr	r2, [r3, #12]
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	430a      	orrs	r2, r1
 8004448:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	699b      	ldr	r3, [r3, #24]
 800444e:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	6a1b      	ldr	r3, [r3, #32]
 8004454:	697a      	ldr	r2, [r7, #20]
 8004456:	4313      	orrs	r3, r2
 8004458:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	689b      	ldr	r3, [r3, #8]
 8004460:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	697a      	ldr	r2, [r7, #20]
 800446a:	430a      	orrs	r2, r1
 800446c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	4a99      	ldr	r2, [pc, #612]	; (80046d8 <UART_SetConfig+0x2dc>)
 8004474:	4293      	cmp	r3, r2
 8004476:	d120      	bne.n	80044ba <UART_SetConfig+0xbe>
 8004478:	4b98      	ldr	r3, [pc, #608]	; (80046dc <UART_SetConfig+0x2e0>)
 800447a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800447c:	f003 0303 	and.w	r3, r3, #3
 8004480:	2b03      	cmp	r3, #3
 8004482:	d817      	bhi.n	80044b4 <UART_SetConfig+0xb8>
 8004484:	a201      	add	r2, pc, #4	; (adr r2, 800448c <UART_SetConfig+0x90>)
 8004486:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800448a:	bf00      	nop
 800448c:	0800449d 	.word	0x0800449d
 8004490:	080044a9 	.word	0x080044a9
 8004494:	080044af 	.word	0x080044af
 8004498:	080044a3 	.word	0x080044a3
 800449c:	2301      	movs	r3, #1
 800449e:	77fb      	strb	r3, [r7, #31]
 80044a0:	e0b5      	b.n	800460e <UART_SetConfig+0x212>
 80044a2:	2302      	movs	r3, #2
 80044a4:	77fb      	strb	r3, [r7, #31]
 80044a6:	e0b2      	b.n	800460e <UART_SetConfig+0x212>
 80044a8:	2304      	movs	r3, #4
 80044aa:	77fb      	strb	r3, [r7, #31]
 80044ac:	e0af      	b.n	800460e <UART_SetConfig+0x212>
 80044ae:	2308      	movs	r3, #8
 80044b0:	77fb      	strb	r3, [r7, #31]
 80044b2:	e0ac      	b.n	800460e <UART_SetConfig+0x212>
 80044b4:	2310      	movs	r3, #16
 80044b6:	77fb      	strb	r3, [r7, #31]
 80044b8:	e0a9      	b.n	800460e <UART_SetConfig+0x212>
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	4a88      	ldr	r2, [pc, #544]	; (80046e0 <UART_SetConfig+0x2e4>)
 80044c0:	4293      	cmp	r3, r2
 80044c2:	d124      	bne.n	800450e <UART_SetConfig+0x112>
 80044c4:	4b85      	ldr	r3, [pc, #532]	; (80046dc <UART_SetConfig+0x2e0>)
 80044c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044c8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80044cc:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80044d0:	d011      	beq.n	80044f6 <UART_SetConfig+0xfa>
 80044d2:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80044d6:	d817      	bhi.n	8004508 <UART_SetConfig+0x10c>
 80044d8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80044dc:	d011      	beq.n	8004502 <UART_SetConfig+0x106>
 80044de:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80044e2:	d811      	bhi.n	8004508 <UART_SetConfig+0x10c>
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d003      	beq.n	80044f0 <UART_SetConfig+0xf4>
 80044e8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80044ec:	d006      	beq.n	80044fc <UART_SetConfig+0x100>
 80044ee:	e00b      	b.n	8004508 <UART_SetConfig+0x10c>
 80044f0:	2300      	movs	r3, #0
 80044f2:	77fb      	strb	r3, [r7, #31]
 80044f4:	e08b      	b.n	800460e <UART_SetConfig+0x212>
 80044f6:	2302      	movs	r3, #2
 80044f8:	77fb      	strb	r3, [r7, #31]
 80044fa:	e088      	b.n	800460e <UART_SetConfig+0x212>
 80044fc:	2304      	movs	r3, #4
 80044fe:	77fb      	strb	r3, [r7, #31]
 8004500:	e085      	b.n	800460e <UART_SetConfig+0x212>
 8004502:	2308      	movs	r3, #8
 8004504:	77fb      	strb	r3, [r7, #31]
 8004506:	e082      	b.n	800460e <UART_SetConfig+0x212>
 8004508:	2310      	movs	r3, #16
 800450a:	77fb      	strb	r3, [r7, #31]
 800450c:	e07f      	b.n	800460e <UART_SetConfig+0x212>
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	4a74      	ldr	r2, [pc, #464]	; (80046e4 <UART_SetConfig+0x2e8>)
 8004514:	4293      	cmp	r3, r2
 8004516:	d124      	bne.n	8004562 <UART_SetConfig+0x166>
 8004518:	4b70      	ldr	r3, [pc, #448]	; (80046dc <UART_SetConfig+0x2e0>)
 800451a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800451c:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8004520:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8004524:	d011      	beq.n	800454a <UART_SetConfig+0x14e>
 8004526:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800452a:	d817      	bhi.n	800455c <UART_SetConfig+0x160>
 800452c:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8004530:	d011      	beq.n	8004556 <UART_SetConfig+0x15a>
 8004532:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8004536:	d811      	bhi.n	800455c <UART_SetConfig+0x160>
 8004538:	2b00      	cmp	r3, #0
 800453a:	d003      	beq.n	8004544 <UART_SetConfig+0x148>
 800453c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004540:	d006      	beq.n	8004550 <UART_SetConfig+0x154>
 8004542:	e00b      	b.n	800455c <UART_SetConfig+0x160>
 8004544:	2300      	movs	r3, #0
 8004546:	77fb      	strb	r3, [r7, #31]
 8004548:	e061      	b.n	800460e <UART_SetConfig+0x212>
 800454a:	2302      	movs	r3, #2
 800454c:	77fb      	strb	r3, [r7, #31]
 800454e:	e05e      	b.n	800460e <UART_SetConfig+0x212>
 8004550:	2304      	movs	r3, #4
 8004552:	77fb      	strb	r3, [r7, #31]
 8004554:	e05b      	b.n	800460e <UART_SetConfig+0x212>
 8004556:	2308      	movs	r3, #8
 8004558:	77fb      	strb	r3, [r7, #31]
 800455a:	e058      	b.n	800460e <UART_SetConfig+0x212>
 800455c:	2310      	movs	r3, #16
 800455e:	77fb      	strb	r3, [r7, #31]
 8004560:	e055      	b.n	800460e <UART_SetConfig+0x212>
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	4a60      	ldr	r2, [pc, #384]	; (80046e8 <UART_SetConfig+0x2ec>)
 8004568:	4293      	cmp	r3, r2
 800456a:	d124      	bne.n	80045b6 <UART_SetConfig+0x1ba>
 800456c:	4b5b      	ldr	r3, [pc, #364]	; (80046dc <UART_SetConfig+0x2e0>)
 800456e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004570:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8004574:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8004578:	d011      	beq.n	800459e <UART_SetConfig+0x1a2>
 800457a:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800457e:	d817      	bhi.n	80045b0 <UART_SetConfig+0x1b4>
 8004580:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004584:	d011      	beq.n	80045aa <UART_SetConfig+0x1ae>
 8004586:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800458a:	d811      	bhi.n	80045b0 <UART_SetConfig+0x1b4>
 800458c:	2b00      	cmp	r3, #0
 800458e:	d003      	beq.n	8004598 <UART_SetConfig+0x19c>
 8004590:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004594:	d006      	beq.n	80045a4 <UART_SetConfig+0x1a8>
 8004596:	e00b      	b.n	80045b0 <UART_SetConfig+0x1b4>
 8004598:	2300      	movs	r3, #0
 800459a:	77fb      	strb	r3, [r7, #31]
 800459c:	e037      	b.n	800460e <UART_SetConfig+0x212>
 800459e:	2302      	movs	r3, #2
 80045a0:	77fb      	strb	r3, [r7, #31]
 80045a2:	e034      	b.n	800460e <UART_SetConfig+0x212>
 80045a4:	2304      	movs	r3, #4
 80045a6:	77fb      	strb	r3, [r7, #31]
 80045a8:	e031      	b.n	800460e <UART_SetConfig+0x212>
 80045aa:	2308      	movs	r3, #8
 80045ac:	77fb      	strb	r3, [r7, #31]
 80045ae:	e02e      	b.n	800460e <UART_SetConfig+0x212>
 80045b0:	2310      	movs	r3, #16
 80045b2:	77fb      	strb	r3, [r7, #31]
 80045b4:	e02b      	b.n	800460e <UART_SetConfig+0x212>
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	4a4c      	ldr	r2, [pc, #304]	; (80046ec <UART_SetConfig+0x2f0>)
 80045bc:	4293      	cmp	r3, r2
 80045be:	d124      	bne.n	800460a <UART_SetConfig+0x20e>
 80045c0:	4b46      	ldr	r3, [pc, #280]	; (80046dc <UART_SetConfig+0x2e0>)
 80045c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045c4:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 80045c8:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80045cc:	d011      	beq.n	80045f2 <UART_SetConfig+0x1f6>
 80045ce:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80045d2:	d817      	bhi.n	8004604 <UART_SetConfig+0x208>
 80045d4:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80045d8:	d011      	beq.n	80045fe <UART_SetConfig+0x202>
 80045da:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80045de:	d811      	bhi.n	8004604 <UART_SetConfig+0x208>
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d003      	beq.n	80045ec <UART_SetConfig+0x1f0>
 80045e4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80045e8:	d006      	beq.n	80045f8 <UART_SetConfig+0x1fc>
 80045ea:	e00b      	b.n	8004604 <UART_SetConfig+0x208>
 80045ec:	2300      	movs	r3, #0
 80045ee:	77fb      	strb	r3, [r7, #31]
 80045f0:	e00d      	b.n	800460e <UART_SetConfig+0x212>
 80045f2:	2302      	movs	r3, #2
 80045f4:	77fb      	strb	r3, [r7, #31]
 80045f6:	e00a      	b.n	800460e <UART_SetConfig+0x212>
 80045f8:	2304      	movs	r3, #4
 80045fa:	77fb      	strb	r3, [r7, #31]
 80045fc:	e007      	b.n	800460e <UART_SetConfig+0x212>
 80045fe:	2308      	movs	r3, #8
 8004600:	77fb      	strb	r3, [r7, #31]
 8004602:	e004      	b.n	800460e <UART_SetConfig+0x212>
 8004604:	2310      	movs	r3, #16
 8004606:	77fb      	strb	r3, [r7, #31]
 8004608:	e001      	b.n	800460e <UART_SetConfig+0x212>
 800460a:	2310      	movs	r3, #16
 800460c:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	69db      	ldr	r3, [r3, #28]
 8004612:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004616:	d16d      	bne.n	80046f4 <UART_SetConfig+0x2f8>
  {
    switch (clocksource)
 8004618:	7ffb      	ldrb	r3, [r7, #31]
 800461a:	2b08      	cmp	r3, #8
 800461c:	d827      	bhi.n	800466e <UART_SetConfig+0x272>
 800461e:	a201      	add	r2, pc, #4	; (adr r2, 8004624 <UART_SetConfig+0x228>)
 8004620:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004624:	08004649 	.word	0x08004649
 8004628:	08004651 	.word	0x08004651
 800462c:	08004659 	.word	0x08004659
 8004630:	0800466f 	.word	0x0800466f
 8004634:	0800465f 	.word	0x0800465f
 8004638:	0800466f 	.word	0x0800466f
 800463c:	0800466f 	.word	0x0800466f
 8004640:	0800466f 	.word	0x0800466f
 8004644:	08004667 	.word	0x08004667
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004648:	f7fe fd18 	bl	800307c <HAL_RCC_GetPCLK1Freq>
 800464c:	61b8      	str	r0, [r7, #24]
        break;
 800464e:	e013      	b.n	8004678 <UART_SetConfig+0x27c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004650:	f7fe fd36 	bl	80030c0 <HAL_RCC_GetPCLK2Freq>
 8004654:	61b8      	str	r0, [r7, #24]
        break;
 8004656:	e00f      	b.n	8004678 <UART_SetConfig+0x27c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004658:	4b25      	ldr	r3, [pc, #148]	; (80046f0 <UART_SetConfig+0x2f4>)
 800465a:	61bb      	str	r3, [r7, #24]
        break;
 800465c:	e00c      	b.n	8004678 <UART_SetConfig+0x27c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800465e:	f7fe fc97 	bl	8002f90 <HAL_RCC_GetSysClockFreq>
 8004662:	61b8      	str	r0, [r7, #24]
        break;
 8004664:	e008      	b.n	8004678 <UART_SetConfig+0x27c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004666:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800466a:	61bb      	str	r3, [r7, #24]
        break;
 800466c:	e004      	b.n	8004678 <UART_SetConfig+0x27c>
      default:
        pclk = 0U;
 800466e:	2300      	movs	r3, #0
 8004670:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004672:	2301      	movs	r3, #1
 8004674:	77bb      	strb	r3, [r7, #30]
        break;
 8004676:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004678:	69bb      	ldr	r3, [r7, #24]
 800467a:	2b00      	cmp	r3, #0
 800467c:	f000 8086 	beq.w	800478c <UART_SetConfig+0x390>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004680:	69bb      	ldr	r3, [r7, #24]
 8004682:	005a      	lsls	r2, r3, #1
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	685b      	ldr	r3, [r3, #4]
 8004688:	085b      	lsrs	r3, r3, #1
 800468a:	441a      	add	r2, r3
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	685b      	ldr	r3, [r3, #4]
 8004690:	fbb2 f3f3 	udiv	r3, r2, r3
 8004694:	b29b      	uxth	r3, r3
 8004696:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004698:	693b      	ldr	r3, [r7, #16]
 800469a:	2b0f      	cmp	r3, #15
 800469c:	d916      	bls.n	80046cc <UART_SetConfig+0x2d0>
 800469e:	693b      	ldr	r3, [r7, #16]
 80046a0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80046a4:	d212      	bcs.n	80046cc <UART_SetConfig+0x2d0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80046a6:	693b      	ldr	r3, [r7, #16]
 80046a8:	b29b      	uxth	r3, r3
 80046aa:	f023 030f 	bic.w	r3, r3, #15
 80046ae:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80046b0:	693b      	ldr	r3, [r7, #16]
 80046b2:	085b      	lsrs	r3, r3, #1
 80046b4:	b29b      	uxth	r3, r3
 80046b6:	f003 0307 	and.w	r3, r3, #7
 80046ba:	b29a      	uxth	r2, r3
 80046bc:	89fb      	ldrh	r3, [r7, #14]
 80046be:	4313      	orrs	r3, r2
 80046c0:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	89fa      	ldrh	r2, [r7, #14]
 80046c8:	60da      	str	r2, [r3, #12]
 80046ca:	e05f      	b.n	800478c <UART_SetConfig+0x390>
      }
      else
      {
        ret = HAL_ERROR;
 80046cc:	2301      	movs	r3, #1
 80046ce:	77bb      	strb	r3, [r7, #30]
 80046d0:	e05c      	b.n	800478c <UART_SetConfig+0x390>
 80046d2:	bf00      	nop
 80046d4:	efff69f3 	.word	0xefff69f3
 80046d8:	40013800 	.word	0x40013800
 80046dc:	40021000 	.word	0x40021000
 80046e0:	40004400 	.word	0x40004400
 80046e4:	40004800 	.word	0x40004800
 80046e8:	40004c00 	.word	0x40004c00
 80046ec:	40005000 	.word	0x40005000
 80046f0:	007a1200 	.word	0x007a1200
      }
    }
  }
  else
  {
    switch (clocksource)
 80046f4:	7ffb      	ldrb	r3, [r7, #31]
 80046f6:	2b08      	cmp	r3, #8
 80046f8:	d827      	bhi.n	800474a <UART_SetConfig+0x34e>
 80046fa:	a201      	add	r2, pc, #4	; (adr r2, 8004700 <UART_SetConfig+0x304>)
 80046fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004700:	08004725 	.word	0x08004725
 8004704:	0800472d 	.word	0x0800472d
 8004708:	08004735 	.word	0x08004735
 800470c:	0800474b 	.word	0x0800474b
 8004710:	0800473b 	.word	0x0800473b
 8004714:	0800474b 	.word	0x0800474b
 8004718:	0800474b 	.word	0x0800474b
 800471c:	0800474b 	.word	0x0800474b
 8004720:	08004743 	.word	0x08004743
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004724:	f7fe fcaa 	bl	800307c <HAL_RCC_GetPCLK1Freq>
 8004728:	61b8      	str	r0, [r7, #24]
        break;
 800472a:	e013      	b.n	8004754 <UART_SetConfig+0x358>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800472c:	f7fe fcc8 	bl	80030c0 <HAL_RCC_GetPCLK2Freq>
 8004730:	61b8      	str	r0, [r7, #24]
        break;
 8004732:	e00f      	b.n	8004754 <UART_SetConfig+0x358>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004734:	4b1b      	ldr	r3, [pc, #108]	; (80047a4 <UART_SetConfig+0x3a8>)
 8004736:	61bb      	str	r3, [r7, #24]
        break;
 8004738:	e00c      	b.n	8004754 <UART_SetConfig+0x358>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800473a:	f7fe fc29 	bl	8002f90 <HAL_RCC_GetSysClockFreq>
 800473e:	61b8      	str	r0, [r7, #24]
        break;
 8004740:	e008      	b.n	8004754 <UART_SetConfig+0x358>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004742:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004746:	61bb      	str	r3, [r7, #24]
        break;
 8004748:	e004      	b.n	8004754 <UART_SetConfig+0x358>
      default:
        pclk = 0U;
 800474a:	2300      	movs	r3, #0
 800474c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800474e:	2301      	movs	r3, #1
 8004750:	77bb      	strb	r3, [r7, #30]
        break;
 8004752:	bf00      	nop
    }

    if (pclk != 0U)
 8004754:	69bb      	ldr	r3, [r7, #24]
 8004756:	2b00      	cmp	r3, #0
 8004758:	d018      	beq.n	800478c <UART_SetConfig+0x390>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	685b      	ldr	r3, [r3, #4]
 800475e:	085a      	lsrs	r2, r3, #1
 8004760:	69bb      	ldr	r3, [r7, #24]
 8004762:	441a      	add	r2, r3
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	685b      	ldr	r3, [r3, #4]
 8004768:	fbb2 f3f3 	udiv	r3, r2, r3
 800476c:	b29b      	uxth	r3, r3
 800476e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004770:	693b      	ldr	r3, [r7, #16]
 8004772:	2b0f      	cmp	r3, #15
 8004774:	d908      	bls.n	8004788 <UART_SetConfig+0x38c>
 8004776:	693b      	ldr	r3, [r7, #16]
 8004778:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800477c:	d204      	bcs.n	8004788 <UART_SetConfig+0x38c>
      {
        huart->Instance->BRR = usartdiv;
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	693a      	ldr	r2, [r7, #16]
 8004784:	60da      	str	r2, [r3, #12]
 8004786:	e001      	b.n	800478c <UART_SetConfig+0x390>
      }
      else
      {
        ret = HAL_ERROR;
 8004788:	2301      	movs	r3, #1
 800478a:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	2200      	movs	r2, #0
 8004790:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	2200      	movs	r2, #0
 8004796:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8004798:	7fbb      	ldrb	r3, [r7, #30]
}
 800479a:	4618      	mov	r0, r3
 800479c:	3720      	adds	r7, #32
 800479e:	46bd      	mov	sp, r7
 80047a0:	bd80      	pop	{r7, pc}
 80047a2:	bf00      	nop
 80047a4:	007a1200 	.word	0x007a1200

080047a8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80047a8:	b480      	push	{r7}
 80047aa:	b083      	sub	sp, #12
 80047ac:	af00      	add	r7, sp, #0
 80047ae:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047b4:	f003 0301 	and.w	r3, r3, #1
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d00a      	beq.n	80047d2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	685b      	ldr	r3, [r3, #4]
 80047c2:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	430a      	orrs	r2, r1
 80047d0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047d6:	f003 0302 	and.w	r3, r3, #2
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d00a      	beq.n	80047f4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	685b      	ldr	r3, [r3, #4]
 80047e4:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	430a      	orrs	r2, r1
 80047f2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047f8:	f003 0304 	and.w	r3, r3, #4
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d00a      	beq.n	8004816 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	685b      	ldr	r3, [r3, #4]
 8004806:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	430a      	orrs	r2, r1
 8004814:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800481a:	f003 0308 	and.w	r3, r3, #8
 800481e:	2b00      	cmp	r3, #0
 8004820:	d00a      	beq.n	8004838 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	685b      	ldr	r3, [r3, #4]
 8004828:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	430a      	orrs	r2, r1
 8004836:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800483c:	f003 0310 	and.w	r3, r3, #16
 8004840:	2b00      	cmp	r3, #0
 8004842:	d00a      	beq.n	800485a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	689b      	ldr	r3, [r3, #8]
 800484a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	430a      	orrs	r2, r1
 8004858:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800485e:	f003 0320 	and.w	r3, r3, #32
 8004862:	2b00      	cmp	r3, #0
 8004864:	d00a      	beq.n	800487c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	689b      	ldr	r3, [r3, #8]
 800486c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	430a      	orrs	r2, r1
 800487a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004880:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004884:	2b00      	cmp	r3, #0
 8004886:	d01a      	beq.n	80048be <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	685b      	ldr	r3, [r3, #4]
 800488e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	430a      	orrs	r2, r1
 800489c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048a2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80048a6:	d10a      	bne.n	80048be <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	685b      	ldr	r3, [r3, #4]
 80048ae:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	430a      	orrs	r2, r1
 80048bc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d00a      	beq.n	80048e0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	685b      	ldr	r3, [r3, #4]
 80048d0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	430a      	orrs	r2, r1
 80048de:	605a      	str	r2, [r3, #4]
  }
}
 80048e0:	bf00      	nop
 80048e2:	370c      	adds	r7, #12
 80048e4:	46bd      	mov	sp, r7
 80048e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ea:	4770      	bx	lr

080048ec <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80048ec:	b580      	push	{r7, lr}
 80048ee:	b086      	sub	sp, #24
 80048f0:	af02      	add	r7, sp, #8
 80048f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	2200      	movs	r2, #0
 80048f8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80048fc:	f7fd f80a 	bl	8001914 <HAL_GetTick>
 8004900:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	f003 0308 	and.w	r3, r3, #8
 800490c:	2b08      	cmp	r3, #8
 800490e:	d10e      	bne.n	800492e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004910:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004914:	9300      	str	r3, [sp, #0]
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	2200      	movs	r2, #0
 800491a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800491e:	6878      	ldr	r0, [r7, #4]
 8004920:	f000 f82d 	bl	800497e <UART_WaitOnFlagUntilTimeout>
 8004924:	4603      	mov	r3, r0
 8004926:	2b00      	cmp	r3, #0
 8004928:	d001      	beq.n	800492e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800492a:	2303      	movs	r3, #3
 800492c:	e023      	b.n	8004976 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	f003 0304 	and.w	r3, r3, #4
 8004938:	2b04      	cmp	r3, #4
 800493a:	d10e      	bne.n	800495a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800493c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004940:	9300      	str	r3, [sp, #0]
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	2200      	movs	r2, #0
 8004946:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800494a:	6878      	ldr	r0, [r7, #4]
 800494c:	f000 f817 	bl	800497e <UART_WaitOnFlagUntilTimeout>
 8004950:	4603      	mov	r3, r0
 8004952:	2b00      	cmp	r3, #0
 8004954:	d001      	beq.n	800495a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004956:	2303      	movs	r3, #3
 8004958:	e00d      	b.n	8004976 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	2220      	movs	r2, #32
 800495e:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	2220      	movs	r2, #32
 8004964:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	2200      	movs	r2, #0
 800496a:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	2200      	movs	r2, #0
 8004970:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8004974:	2300      	movs	r3, #0
}
 8004976:	4618      	mov	r0, r3
 8004978:	3710      	adds	r7, #16
 800497a:	46bd      	mov	sp, r7
 800497c:	bd80      	pop	{r7, pc}

0800497e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800497e:	b580      	push	{r7, lr}
 8004980:	b09c      	sub	sp, #112	; 0x70
 8004982:	af00      	add	r7, sp, #0
 8004984:	60f8      	str	r0, [r7, #12]
 8004986:	60b9      	str	r1, [r7, #8]
 8004988:	603b      	str	r3, [r7, #0]
 800498a:	4613      	mov	r3, r2
 800498c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800498e:	e0a5      	b.n	8004adc <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004990:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004992:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004996:	f000 80a1 	beq.w	8004adc <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800499a:	f7fc ffbb 	bl	8001914 <HAL_GetTick>
 800499e:	4602      	mov	r2, r0
 80049a0:	683b      	ldr	r3, [r7, #0]
 80049a2:	1ad3      	subs	r3, r2, r3
 80049a4:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80049a6:	429a      	cmp	r2, r3
 80049a8:	d302      	bcc.n	80049b0 <UART_WaitOnFlagUntilTimeout+0x32>
 80049aa:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d13e      	bne.n	8004a2e <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049b6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80049b8:	e853 3f00 	ldrex	r3, [r3]
 80049bc:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80049be:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80049c0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80049c4:	667b      	str	r3, [r7, #100]	; 0x64
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	461a      	mov	r2, r3
 80049cc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80049ce:	65fb      	str	r3, [r7, #92]	; 0x5c
 80049d0:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049d2:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80049d4:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80049d6:	e841 2300 	strex	r3, r2, [r1]
 80049da:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80049dc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d1e6      	bne.n	80049b0 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	3308      	adds	r3, #8
 80049e8:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049ea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80049ec:	e853 3f00 	ldrex	r3, [r3]
 80049f0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80049f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80049f4:	f023 0301 	bic.w	r3, r3, #1
 80049f8:	663b      	str	r3, [r7, #96]	; 0x60
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	3308      	adds	r3, #8
 8004a00:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8004a02:	64ba      	str	r2, [r7, #72]	; 0x48
 8004a04:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a06:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8004a08:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004a0a:	e841 2300 	strex	r3, r2, [r1]
 8004a0e:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8004a10:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d1e5      	bne.n	80049e2 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	2220      	movs	r2, #32
 8004a1a:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	2220      	movs	r2, #32
 8004a20:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	2200      	movs	r2, #0
 8004a26:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8004a2a:	2303      	movs	r3, #3
 8004a2c:	e067      	b.n	8004afe <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	f003 0304 	and.w	r3, r3, #4
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d04f      	beq.n	8004adc <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	69db      	ldr	r3, [r3, #28]
 8004a42:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004a46:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004a4a:	d147      	bne.n	8004adc <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004a54:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a5e:	e853 3f00 	ldrex	r3, [r3]
 8004a62:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004a64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a66:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004a6a:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	461a      	mov	r2, r3
 8004a72:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004a74:	637b      	str	r3, [r7, #52]	; 0x34
 8004a76:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a78:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004a7a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004a7c:	e841 2300 	strex	r3, r2, [r1]
 8004a80:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004a82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d1e6      	bne.n	8004a56 <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	3308      	adds	r3, #8
 8004a8e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a90:	697b      	ldr	r3, [r7, #20]
 8004a92:	e853 3f00 	ldrex	r3, [r3]
 8004a96:	613b      	str	r3, [r7, #16]
   return(result);
 8004a98:	693b      	ldr	r3, [r7, #16]
 8004a9a:	f023 0301 	bic.w	r3, r3, #1
 8004a9e:	66bb      	str	r3, [r7, #104]	; 0x68
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	3308      	adds	r3, #8
 8004aa6:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8004aa8:	623a      	str	r2, [r7, #32]
 8004aaa:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004aac:	69f9      	ldr	r1, [r7, #28]
 8004aae:	6a3a      	ldr	r2, [r7, #32]
 8004ab0:	e841 2300 	strex	r3, r2, [r1]
 8004ab4:	61bb      	str	r3, [r7, #24]
   return(result);
 8004ab6:	69bb      	ldr	r3, [r7, #24]
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d1e5      	bne.n	8004a88 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	2220      	movs	r2, #32
 8004ac0:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	2220      	movs	r2, #32
 8004ac6:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	2220      	movs	r2, #32
 8004acc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	2200      	movs	r2, #0
 8004ad4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8004ad8:	2303      	movs	r3, #3
 8004ada:	e010      	b.n	8004afe <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	69da      	ldr	r2, [r3, #28]
 8004ae2:	68bb      	ldr	r3, [r7, #8]
 8004ae4:	4013      	ands	r3, r2
 8004ae6:	68ba      	ldr	r2, [r7, #8]
 8004ae8:	429a      	cmp	r2, r3
 8004aea:	bf0c      	ite	eq
 8004aec:	2301      	moveq	r3, #1
 8004aee:	2300      	movne	r3, #0
 8004af0:	b2db      	uxtb	r3, r3
 8004af2:	461a      	mov	r2, r3
 8004af4:	79fb      	ldrb	r3, [r7, #7]
 8004af6:	429a      	cmp	r2, r3
 8004af8:	f43f af4a 	beq.w	8004990 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004afc:	2300      	movs	r3, #0
}
 8004afe:	4618      	mov	r0, r3
 8004b00:	3770      	adds	r7, #112	; 0x70
 8004b02:	46bd      	mov	sp, r7
 8004b04:	bd80      	pop	{r7, pc}
	...

08004b08 <osKernelInitialize>:
}
#endif /* SysTick */

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8004b08:	b480      	push	{r7}
 8004b0a:	b085      	sub	sp, #20
 8004b0c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004b0e:	f3ef 8305 	mrs	r3, IPSR
 8004b12:	60bb      	str	r3, [r7, #8]
  return(result);
 8004b14:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d10f      	bne.n	8004b3a <osKernelInitialize+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004b1a:	f3ef 8310 	mrs	r3, PRIMASK
 8004b1e:	607b      	str	r3, [r7, #4]
  return(result);
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d109      	bne.n	8004b3a <osKernelInitialize+0x32>
 8004b26:	4b11      	ldr	r3, [pc, #68]	; (8004b6c <osKernelInitialize+0x64>)
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	2b02      	cmp	r3, #2
 8004b2c:	d109      	bne.n	8004b42 <osKernelInitialize+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004b2e:	f3ef 8311 	mrs	r3, BASEPRI
 8004b32:	603b      	str	r3, [r7, #0]
  return(result);
 8004b34:	683b      	ldr	r3, [r7, #0]
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d003      	beq.n	8004b42 <osKernelInitialize+0x3a>
    stat = osErrorISR;
 8004b3a:	f06f 0305 	mvn.w	r3, #5
 8004b3e:	60fb      	str	r3, [r7, #12]
 8004b40:	e00c      	b.n	8004b5c <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 8004b42:	4b0a      	ldr	r3, [pc, #40]	; (8004b6c <osKernelInitialize+0x64>)
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d105      	bne.n	8004b56 <osKernelInitialize+0x4e>
      #if defined(USE_FreeRTOS_HEAP_5)
        vPortDefineHeapRegions (xHeapRegions);
      #endif
      KernelState = osKernelReady;
 8004b4a:	4b08      	ldr	r3, [pc, #32]	; (8004b6c <osKernelInitialize+0x64>)
 8004b4c:	2201      	movs	r2, #1
 8004b4e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8004b50:	2300      	movs	r3, #0
 8004b52:	60fb      	str	r3, [r7, #12]
 8004b54:	e002      	b.n	8004b5c <osKernelInitialize+0x54>
    } else {
      stat = osError;
 8004b56:	f04f 33ff 	mov.w	r3, #4294967295
 8004b5a:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8004b5c:	68fb      	ldr	r3, [r7, #12]
}
 8004b5e:	4618      	mov	r0, r3
 8004b60:	3714      	adds	r7, #20
 8004b62:	46bd      	mov	sp, r7
 8004b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b68:	4770      	bx	lr
 8004b6a:	bf00      	nop
 8004b6c:	20000208 	.word	0x20000208

08004b70 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8004b70:	b580      	push	{r7, lr}
 8004b72:	b084      	sub	sp, #16
 8004b74:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004b76:	f3ef 8305 	mrs	r3, IPSR
 8004b7a:	60bb      	str	r3, [r7, #8]
  return(result);
 8004b7c:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d10f      	bne.n	8004ba2 <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004b82:	f3ef 8310 	mrs	r3, PRIMASK
 8004b86:	607b      	str	r3, [r7, #4]
  return(result);
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d109      	bne.n	8004ba2 <osKernelStart+0x32>
 8004b8e:	4b11      	ldr	r3, [pc, #68]	; (8004bd4 <osKernelStart+0x64>)
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	2b02      	cmp	r3, #2
 8004b94:	d109      	bne.n	8004baa <osKernelStart+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004b96:	f3ef 8311 	mrs	r3, BASEPRI
 8004b9a:	603b      	str	r3, [r7, #0]
  return(result);
 8004b9c:	683b      	ldr	r3, [r7, #0]
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d003      	beq.n	8004baa <osKernelStart+0x3a>
    stat = osErrorISR;
 8004ba2:	f06f 0305 	mvn.w	r3, #5
 8004ba6:	60fb      	str	r3, [r7, #12]
 8004ba8:	e00e      	b.n	8004bc8 <osKernelStart+0x58>
  }
  else {
    if (KernelState == osKernelReady) {
 8004baa:	4b0a      	ldr	r3, [pc, #40]	; (8004bd4 <osKernelStart+0x64>)
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	2b01      	cmp	r3, #1
 8004bb0:	d107      	bne.n	8004bc2 <osKernelStart+0x52>
      KernelState = osKernelRunning;
 8004bb2:	4b08      	ldr	r3, [pc, #32]	; (8004bd4 <osKernelStart+0x64>)
 8004bb4:	2202      	movs	r2, #2
 8004bb6:	601a      	str	r2, [r3, #0]
      vTaskStartScheduler();
 8004bb8:	f001 f898 	bl	8005cec <vTaskStartScheduler>
      stat = osOK;
 8004bbc:	2300      	movs	r3, #0
 8004bbe:	60fb      	str	r3, [r7, #12]
 8004bc0:	e002      	b.n	8004bc8 <osKernelStart+0x58>
    } else {
      stat = osError;
 8004bc2:	f04f 33ff 	mov.w	r3, #4294967295
 8004bc6:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8004bc8:	68fb      	ldr	r3, [r7, #12]
}
 8004bca:	4618      	mov	r0, r3
 8004bcc:	3710      	adds	r7, #16
 8004bce:	46bd      	mov	sp, r7
 8004bd0:	bd80      	pop	{r7, pc}
 8004bd2:	bf00      	nop
 8004bd4:	20000208 	.word	0x20000208

08004bd8 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8004bd8:	b580      	push	{r7, lr}
 8004bda:	b092      	sub	sp, #72	; 0x48
 8004bdc:	af04      	add	r7, sp, #16
 8004bde:	60f8      	str	r0, [r7, #12]
 8004be0:	60b9      	str	r1, [r7, #8]
 8004be2:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8004be4:	2300      	movs	r3, #0
 8004be6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004be8:	f3ef 8305 	mrs	r3, IPSR
 8004bec:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8004bee:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  if (!IS_IRQ() && (func != NULL)) {
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	f040 8094 	bne.w	8004d1e <osThreadNew+0x146>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004bf6:	f3ef 8310 	mrs	r3, PRIMASK
 8004bfa:	623b      	str	r3, [r7, #32]
  return(result);
 8004bfc:	6a3b      	ldr	r3, [r7, #32]
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	f040 808d 	bne.w	8004d1e <osThreadNew+0x146>
 8004c04:	4b48      	ldr	r3, [pc, #288]	; (8004d28 <osThreadNew+0x150>)
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	2b02      	cmp	r3, #2
 8004c0a:	d106      	bne.n	8004c1a <osThreadNew+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004c0c:	f3ef 8311 	mrs	r3, BASEPRI
 8004c10:	61fb      	str	r3, [r7, #28]
  return(result);
 8004c12:	69fb      	ldr	r3, [r7, #28]
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	f040 8082 	bne.w	8004d1e <osThreadNew+0x146>
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d07e      	beq.n	8004d1e <osThreadNew+0x146>
    stack = configMINIMAL_STACK_SIZE;
 8004c20:	2380      	movs	r3, #128	; 0x80
 8004c22:	633b      	str	r3, [r7, #48]	; 0x30
    prio  = (UBaseType_t)osPriorityNormal;
 8004c24:	2318      	movs	r3, #24
 8004c26:	62fb      	str	r3, [r7, #44]	; 0x2c

    empty = '\0';
 8004c28:	2300      	movs	r3, #0
 8004c2a:	76fb      	strb	r3, [r7, #27]
    name  = &empty;
 8004c2c:	f107 031b 	add.w	r3, r7, #27
 8004c30:	637b      	str	r3, [r7, #52]	; 0x34
    mem   = -1;
 8004c32:	f04f 33ff 	mov.w	r3, #4294967295
 8004c36:	62bb      	str	r3, [r7, #40]	; 0x28

    if (attr != NULL) {
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d045      	beq.n	8004cca <osThreadNew+0xf2>
      if (attr->name != NULL) {
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d002      	beq.n	8004c4c <osThreadNew+0x74>
        name = attr->name;
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	637b      	str	r3, [r7, #52]	; 0x34
      }
      if (attr->priority != osPriorityNone) {
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	699b      	ldr	r3, [r3, #24]
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d002      	beq.n	8004c5a <osThreadNew+0x82>
        prio = (UBaseType_t)attr->priority;
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	699b      	ldr	r3, [r3, #24]
 8004c58:	62fb      	str	r3, [r7, #44]	; 0x2c
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8004c5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d008      	beq.n	8004c72 <osThreadNew+0x9a>
 8004c60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c62:	2b38      	cmp	r3, #56	; 0x38
 8004c64:	d805      	bhi.n	8004c72 <osThreadNew+0x9a>
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	685b      	ldr	r3, [r3, #4]
 8004c6a:	f003 0301 	and.w	r3, r3, #1
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d001      	beq.n	8004c76 <osThreadNew+0x9e>
        return (NULL);
 8004c72:	2300      	movs	r3, #0
 8004c74:	e054      	b.n	8004d20 <osThreadNew+0x148>
      }

      if (attr->stack_size > 0U) {
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	695b      	ldr	r3, [r3, #20]
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d003      	beq.n	8004c86 <osThreadNew+0xae>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	695b      	ldr	r3, [r3, #20]
 8004c82:	089b      	lsrs	r3, r3, #2
 8004c84:	633b      	str	r3, [r7, #48]	; 0x30
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	689b      	ldr	r3, [r3, #8]
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d00e      	beq.n	8004cac <osThreadNew+0xd4>
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	68db      	ldr	r3, [r3, #12]
 8004c92:	2bbb      	cmp	r3, #187	; 0xbb
 8004c94:	d90a      	bls.n	8004cac <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d006      	beq.n	8004cac <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	695b      	ldr	r3, [r3, #20]
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d002      	beq.n	8004cac <osThreadNew+0xd4>
        mem = 1;
 8004ca6:	2301      	movs	r3, #1
 8004ca8:	62bb      	str	r3, [r7, #40]	; 0x28
 8004caa:	e010      	b.n	8004cce <osThreadNew+0xf6>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	689b      	ldr	r3, [r3, #8]
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d10c      	bne.n	8004cce <osThreadNew+0xf6>
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	68db      	ldr	r3, [r3, #12]
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d108      	bne.n	8004cce <osThreadNew+0xf6>
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	691b      	ldr	r3, [r3, #16]
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d104      	bne.n	8004cce <osThreadNew+0xf6>
          mem = 0;
 8004cc4:	2300      	movs	r3, #0
 8004cc6:	62bb      	str	r3, [r7, #40]	; 0x28
 8004cc8:	e001      	b.n	8004cce <osThreadNew+0xf6>
        }
      }
    }
    else {
      mem = 0;
 8004cca:	2300      	movs	r3, #0
 8004ccc:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    if (mem == 1) {
 8004cce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004cd0:	2b01      	cmp	r3, #1
 8004cd2:	d110      	bne.n	8004cf6 <osThreadNew+0x11e>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 8004cd8:	687a      	ldr	r2, [r7, #4]
 8004cda:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004cdc:	9202      	str	r2, [sp, #8]
 8004cde:	9301      	str	r3, [sp, #4]
 8004ce0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ce2:	9300      	str	r3, [sp, #0]
 8004ce4:	68bb      	ldr	r3, [r7, #8]
 8004ce6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004ce8:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8004cea:	68f8      	ldr	r0, [r7, #12]
 8004cec:	f000 fe1a 	bl	8005924 <xTaskCreateStatic>
 8004cf0:	4603      	mov	r3, r0
 8004cf2:	617b      	str	r3, [r7, #20]
 8004cf4:	e013      	b.n	8004d1e <osThreadNew+0x146>
    }
    else {
      if (mem == 0) {
 8004cf6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d110      	bne.n	8004d1e <osThreadNew+0x146>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8004cfc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004cfe:	b29a      	uxth	r2, r3
 8004d00:	f107 0314 	add.w	r3, r7, #20
 8004d04:	9301      	str	r3, [sp, #4]
 8004d06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d08:	9300      	str	r3, [sp, #0]
 8004d0a:	68bb      	ldr	r3, [r7, #8]
 8004d0c:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8004d0e:	68f8      	ldr	r0, [r7, #12]
 8004d10:	f000 fe64 	bl	80059dc <xTaskCreate>
 8004d14:	4603      	mov	r3, r0
 8004d16:	2b01      	cmp	r3, #1
 8004d18:	d001      	beq.n	8004d1e <osThreadNew+0x146>
          hTask = NULL;
 8004d1a:	2300      	movs	r3, #0
 8004d1c:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8004d1e:	697b      	ldr	r3, [r7, #20]
}
 8004d20:	4618      	mov	r0, r3
 8004d22:	3738      	adds	r7, #56	; 0x38
 8004d24:	46bd      	mov	sp, r7
 8004d26:	bd80      	pop	{r7, pc}
 8004d28:	20000208 	.word	0x20000208

08004d2c <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 8004d2c:	b580      	push	{r7, lr}
 8004d2e:	b086      	sub	sp, #24
 8004d30:	af00      	add	r7, sp, #0
 8004d32:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004d34:	f3ef 8305 	mrs	r3, IPSR
 8004d38:	613b      	str	r3, [r7, #16]
  return(result);
 8004d3a:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d10f      	bne.n	8004d60 <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004d40:	f3ef 8310 	mrs	r3, PRIMASK
 8004d44:	60fb      	str	r3, [r7, #12]
  return(result);
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d109      	bne.n	8004d60 <osDelay+0x34>
 8004d4c:	4b0d      	ldr	r3, [pc, #52]	; (8004d84 <osDelay+0x58>)
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	2b02      	cmp	r3, #2
 8004d52:	d109      	bne.n	8004d68 <osDelay+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004d54:	f3ef 8311 	mrs	r3, BASEPRI
 8004d58:	60bb      	str	r3, [r7, #8]
  return(result);
 8004d5a:	68bb      	ldr	r3, [r7, #8]
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d003      	beq.n	8004d68 <osDelay+0x3c>
    stat = osErrorISR;
 8004d60:	f06f 0305 	mvn.w	r3, #5
 8004d64:	617b      	str	r3, [r7, #20]
 8004d66:	e007      	b.n	8004d78 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 8004d68:	2300      	movs	r3, #0
 8004d6a:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d002      	beq.n	8004d78 <osDelay+0x4c>
      vTaskDelay(ticks);
 8004d72:	6878      	ldr	r0, [r7, #4]
 8004d74:	f000 ff86 	bl	8005c84 <vTaskDelay>
    }
  }

  return (stat);
 8004d78:	697b      	ldr	r3, [r7, #20]
}
 8004d7a:	4618      	mov	r0, r3
 8004d7c:	3718      	adds	r7, #24
 8004d7e:	46bd      	mov	sp, r7
 8004d80:	bd80      	pop	{r7, pc}
 8004d82:	bf00      	nop
 8004d84:	20000208 	.word	0x20000208

08004d88 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8004d88:	b480      	push	{r7}
 8004d8a:	b085      	sub	sp, #20
 8004d8c:	af00      	add	r7, sp, #0
 8004d8e:	60f8      	str	r0, [r7, #12]
 8004d90:	60b9      	str	r1, [r7, #8]
 8004d92:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	4a07      	ldr	r2, [pc, #28]	; (8004db4 <vApplicationGetIdleTaskMemory+0x2c>)
 8004d98:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8004d9a:	68bb      	ldr	r3, [r7, #8]
 8004d9c:	4a06      	ldr	r2, [pc, #24]	; (8004db8 <vApplicationGetIdleTaskMemory+0x30>)
 8004d9e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	2280      	movs	r2, #128	; 0x80
 8004da4:	601a      	str	r2, [r3, #0]
}
 8004da6:	bf00      	nop
 8004da8:	3714      	adds	r7, #20
 8004daa:	46bd      	mov	sp, r7
 8004dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db0:	4770      	bx	lr
 8004db2:	bf00      	nop
 8004db4:	2000020c 	.word	0x2000020c
 8004db8:	200002c8 	.word	0x200002c8

08004dbc <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8004dbc:	b480      	push	{r7}
 8004dbe:	b085      	sub	sp, #20
 8004dc0:	af00      	add	r7, sp, #0
 8004dc2:	60f8      	str	r0, [r7, #12]
 8004dc4:	60b9      	str	r1, [r7, #8]
 8004dc6:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	4a07      	ldr	r2, [pc, #28]	; (8004de8 <vApplicationGetTimerTaskMemory+0x2c>)
 8004dcc:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8004dce:	68bb      	ldr	r3, [r7, #8]
 8004dd0:	4a06      	ldr	r2, [pc, #24]	; (8004dec <vApplicationGetTimerTaskMemory+0x30>)
 8004dd2:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004dda:	601a      	str	r2, [r3, #0]
}
 8004ddc:	bf00      	nop
 8004dde:	3714      	adds	r7, #20
 8004de0:	46bd      	mov	sp, r7
 8004de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004de6:	4770      	bx	lr
 8004de8:	200004c8 	.word	0x200004c8
 8004dec:	20000584 	.word	0x20000584

08004df0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004df0:	b480      	push	{r7}
 8004df2:	b083      	sub	sp, #12
 8004df4:	af00      	add	r7, sp, #0
 8004df6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	f103 0208 	add.w	r2, r3, #8
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	f04f 32ff 	mov.w	r2, #4294967295
 8004e08:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	f103 0208 	add.w	r2, r3, #8
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	f103 0208 	add.w	r2, r3, #8
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	2200      	movs	r2, #0
 8004e22:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004e24:	bf00      	nop
 8004e26:	370c      	adds	r7, #12
 8004e28:	46bd      	mov	sp, r7
 8004e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e2e:	4770      	bx	lr

08004e30 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004e30:	b480      	push	{r7}
 8004e32:	b083      	sub	sp, #12
 8004e34:	af00      	add	r7, sp, #0
 8004e36:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	2200      	movs	r2, #0
 8004e3c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004e3e:	bf00      	nop
 8004e40:	370c      	adds	r7, #12
 8004e42:	46bd      	mov	sp, r7
 8004e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e48:	4770      	bx	lr

08004e4a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004e4a:	b480      	push	{r7}
 8004e4c:	b085      	sub	sp, #20
 8004e4e:	af00      	add	r7, sp, #0
 8004e50:	6078      	str	r0, [r7, #4]
 8004e52:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	685b      	ldr	r3, [r3, #4]
 8004e58:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004e5a:	683b      	ldr	r3, [r7, #0]
 8004e5c:	68fa      	ldr	r2, [r7, #12]
 8004e5e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	689a      	ldr	r2, [r3, #8]
 8004e64:	683b      	ldr	r3, [r7, #0]
 8004e66:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	689b      	ldr	r3, [r3, #8]
 8004e6c:	683a      	ldr	r2, [r7, #0]
 8004e6e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	683a      	ldr	r2, [r7, #0]
 8004e74:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8004e76:	683b      	ldr	r3, [r7, #0]
 8004e78:	687a      	ldr	r2, [r7, #4]
 8004e7a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	1c5a      	adds	r2, r3, #1
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	601a      	str	r2, [r3, #0]
}
 8004e86:	bf00      	nop
 8004e88:	3714      	adds	r7, #20
 8004e8a:	46bd      	mov	sp, r7
 8004e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e90:	4770      	bx	lr

08004e92 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004e92:	b480      	push	{r7}
 8004e94:	b085      	sub	sp, #20
 8004e96:	af00      	add	r7, sp, #0
 8004e98:	6078      	str	r0, [r7, #4]
 8004e9a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004e9c:	683b      	ldr	r3, [r7, #0]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004ea2:	68bb      	ldr	r3, [r7, #8]
 8004ea4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ea8:	d103      	bne.n	8004eb2 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	691b      	ldr	r3, [r3, #16]
 8004eae:	60fb      	str	r3, [r7, #12]
 8004eb0:	e00c      	b.n	8004ecc <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	3308      	adds	r3, #8
 8004eb6:	60fb      	str	r3, [r7, #12]
 8004eb8:	e002      	b.n	8004ec0 <vListInsert+0x2e>
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	685b      	ldr	r3, [r3, #4]
 8004ebe:	60fb      	str	r3, [r7, #12]
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	685b      	ldr	r3, [r3, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	68ba      	ldr	r2, [r7, #8]
 8004ec8:	429a      	cmp	r2, r3
 8004eca:	d2f6      	bcs.n	8004eba <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	685a      	ldr	r2, [r3, #4]
 8004ed0:	683b      	ldr	r3, [r7, #0]
 8004ed2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004ed4:	683b      	ldr	r3, [r7, #0]
 8004ed6:	685b      	ldr	r3, [r3, #4]
 8004ed8:	683a      	ldr	r2, [r7, #0]
 8004eda:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004edc:	683b      	ldr	r3, [r7, #0]
 8004ede:	68fa      	ldr	r2, [r7, #12]
 8004ee0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	683a      	ldr	r2, [r7, #0]
 8004ee6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8004ee8:	683b      	ldr	r3, [r7, #0]
 8004eea:	687a      	ldr	r2, [r7, #4]
 8004eec:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	1c5a      	adds	r2, r3, #1
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	601a      	str	r2, [r3, #0]
}
 8004ef8:	bf00      	nop
 8004efa:	3714      	adds	r7, #20
 8004efc:	46bd      	mov	sp, r7
 8004efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f02:	4770      	bx	lr

08004f04 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004f04:	b480      	push	{r7}
 8004f06:	b085      	sub	sp, #20
 8004f08:	af00      	add	r7, sp, #0
 8004f0a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	691b      	ldr	r3, [r3, #16]
 8004f10:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	685b      	ldr	r3, [r3, #4]
 8004f16:	687a      	ldr	r2, [r7, #4]
 8004f18:	6892      	ldr	r2, [r2, #8]
 8004f1a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	689b      	ldr	r3, [r3, #8]
 8004f20:	687a      	ldr	r2, [r7, #4]
 8004f22:	6852      	ldr	r2, [r2, #4]
 8004f24:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	685b      	ldr	r3, [r3, #4]
 8004f2a:	687a      	ldr	r2, [r7, #4]
 8004f2c:	429a      	cmp	r2, r3
 8004f2e:	d103      	bne.n	8004f38 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	689a      	ldr	r2, [r3, #8]
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	2200      	movs	r2, #0
 8004f3c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	1e5a      	subs	r2, r3, #1
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	681b      	ldr	r3, [r3, #0]
}
 8004f4c:	4618      	mov	r0, r3
 8004f4e:	3714      	adds	r7, #20
 8004f50:	46bd      	mov	sp, r7
 8004f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f56:	4770      	bx	lr

08004f58 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004f58:	b580      	push	{r7, lr}
 8004f5a:	b084      	sub	sp, #16
 8004f5c:	af00      	add	r7, sp, #0
 8004f5e:	6078      	str	r0, [r7, #4]
 8004f60:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d10a      	bne.n	8004f82 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004f6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f70:	f383 8811 	msr	BASEPRI, r3
 8004f74:	f3bf 8f6f 	isb	sy
 8004f78:	f3bf 8f4f 	dsb	sy
 8004f7c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8004f7e:	bf00      	nop
 8004f80:	e7fe      	b.n	8004f80 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8004f82:	f002 f837 	bl	8006ff4 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	681a      	ldr	r2, [r3, #0]
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f8e:	68f9      	ldr	r1, [r7, #12]
 8004f90:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8004f92:	fb01 f303 	mul.w	r3, r1, r3
 8004f96:	441a      	add	r2, r3
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	2200      	movs	r2, #0
 8004fa0:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	681a      	ldr	r2, [r3, #0]
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	681a      	ldr	r2, [r3, #0]
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004fb2:	3b01      	subs	r3, #1
 8004fb4:	68f9      	ldr	r1, [r7, #12]
 8004fb6:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8004fb8:	fb01 f303 	mul.w	r3, r1, r3
 8004fbc:	441a      	add	r2, r3
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	22ff      	movs	r2, #255	; 0xff
 8004fc6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	22ff      	movs	r2, #255	; 0xff
 8004fce:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8004fd2:	683b      	ldr	r3, [r7, #0]
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d114      	bne.n	8005002 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	691b      	ldr	r3, [r3, #16]
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d01a      	beq.n	8005016 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	3310      	adds	r3, #16
 8004fe4:	4618      	mov	r0, r3
 8004fe6:	f001 f91f 	bl	8006228 <xTaskRemoveFromEventList>
 8004fea:	4603      	mov	r3, r0
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d012      	beq.n	8005016 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004ff0:	4b0c      	ldr	r3, [pc, #48]	; (8005024 <xQueueGenericReset+0xcc>)
 8004ff2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004ff6:	601a      	str	r2, [r3, #0]
 8004ff8:	f3bf 8f4f 	dsb	sy
 8004ffc:	f3bf 8f6f 	isb	sy
 8005000:	e009      	b.n	8005016 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	3310      	adds	r3, #16
 8005006:	4618      	mov	r0, r3
 8005008:	f7ff fef2 	bl	8004df0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	3324      	adds	r3, #36	; 0x24
 8005010:	4618      	mov	r0, r3
 8005012:	f7ff feed 	bl	8004df0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8005016:	f002 f81d 	bl	8007054 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800501a:	2301      	movs	r3, #1
}
 800501c:	4618      	mov	r0, r3
 800501e:	3710      	adds	r7, #16
 8005020:	46bd      	mov	sp, r7
 8005022:	bd80      	pop	{r7, pc}
 8005024:	e000ed04 	.word	0xe000ed04

08005028 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8005028:	b580      	push	{r7, lr}
 800502a:	b08e      	sub	sp, #56	; 0x38
 800502c:	af02      	add	r7, sp, #8
 800502e:	60f8      	str	r0, [r7, #12]
 8005030:	60b9      	str	r1, [r7, #8]
 8005032:	607a      	str	r2, [r7, #4]
 8005034:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	2b00      	cmp	r3, #0
 800503a:	d10a      	bne.n	8005052 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800503c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005040:	f383 8811 	msr	BASEPRI, r3
 8005044:	f3bf 8f6f 	isb	sy
 8005048:	f3bf 8f4f 	dsb	sy
 800504c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800504e:	bf00      	nop
 8005050:	e7fe      	b.n	8005050 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8005052:	683b      	ldr	r3, [r7, #0]
 8005054:	2b00      	cmp	r3, #0
 8005056:	d10a      	bne.n	800506e <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8005058:	f04f 0350 	mov.w	r3, #80	; 0x50
 800505c:	f383 8811 	msr	BASEPRI, r3
 8005060:	f3bf 8f6f 	isb	sy
 8005064:	f3bf 8f4f 	dsb	sy
 8005068:	627b      	str	r3, [r7, #36]	; 0x24
}
 800506a:	bf00      	nop
 800506c:	e7fe      	b.n	800506c <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	2b00      	cmp	r3, #0
 8005072:	d002      	beq.n	800507a <xQueueGenericCreateStatic+0x52>
 8005074:	68bb      	ldr	r3, [r7, #8]
 8005076:	2b00      	cmp	r3, #0
 8005078:	d001      	beq.n	800507e <xQueueGenericCreateStatic+0x56>
 800507a:	2301      	movs	r3, #1
 800507c:	e000      	b.n	8005080 <xQueueGenericCreateStatic+0x58>
 800507e:	2300      	movs	r3, #0
 8005080:	2b00      	cmp	r3, #0
 8005082:	d10a      	bne.n	800509a <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8005084:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005088:	f383 8811 	msr	BASEPRI, r3
 800508c:	f3bf 8f6f 	isb	sy
 8005090:	f3bf 8f4f 	dsb	sy
 8005094:	623b      	str	r3, [r7, #32]
}
 8005096:	bf00      	nop
 8005098:	e7fe      	b.n	8005098 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	2b00      	cmp	r3, #0
 800509e:	d102      	bne.n	80050a6 <xQueueGenericCreateStatic+0x7e>
 80050a0:	68bb      	ldr	r3, [r7, #8]
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d101      	bne.n	80050aa <xQueueGenericCreateStatic+0x82>
 80050a6:	2301      	movs	r3, #1
 80050a8:	e000      	b.n	80050ac <xQueueGenericCreateStatic+0x84>
 80050aa:	2300      	movs	r3, #0
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d10a      	bne.n	80050c6 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 80050b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050b4:	f383 8811 	msr	BASEPRI, r3
 80050b8:	f3bf 8f6f 	isb	sy
 80050bc:	f3bf 8f4f 	dsb	sy
 80050c0:	61fb      	str	r3, [r7, #28]
}
 80050c2:	bf00      	nop
 80050c4:	e7fe      	b.n	80050c4 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80050c6:	2350      	movs	r3, #80	; 0x50
 80050c8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80050ca:	697b      	ldr	r3, [r7, #20]
 80050cc:	2b50      	cmp	r3, #80	; 0x50
 80050ce:	d00a      	beq.n	80050e6 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 80050d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050d4:	f383 8811 	msr	BASEPRI, r3
 80050d8:	f3bf 8f6f 	isb	sy
 80050dc:	f3bf 8f4f 	dsb	sy
 80050e0:	61bb      	str	r3, [r7, #24]
}
 80050e2:	bf00      	nop
 80050e4:	e7fe      	b.n	80050e4 <xQueueGenericCreateStatic+0xbc>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80050e6:	683b      	ldr	r3, [r7, #0]
 80050e8:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 80050ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d00d      	beq.n	800510c <xQueueGenericCreateStatic+0xe4>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80050f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80050f2:	2201      	movs	r2, #1
 80050f4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80050f8:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80050fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80050fe:	9300      	str	r3, [sp, #0]
 8005100:	4613      	mov	r3, r2
 8005102:	687a      	ldr	r2, [r7, #4]
 8005104:	68b9      	ldr	r1, [r7, #8]
 8005106:	68f8      	ldr	r0, [r7, #12]
 8005108:	f000 f805 	bl	8005116 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 800510c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800510e:	4618      	mov	r0, r3
 8005110:	3730      	adds	r7, #48	; 0x30
 8005112:	46bd      	mov	sp, r7
 8005114:	bd80      	pop	{r7, pc}

08005116 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8005116:	b580      	push	{r7, lr}
 8005118:	b084      	sub	sp, #16
 800511a:	af00      	add	r7, sp, #0
 800511c:	60f8      	str	r0, [r7, #12]
 800511e:	60b9      	str	r1, [r7, #8]
 8005120:	607a      	str	r2, [r7, #4]
 8005122:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8005124:	68bb      	ldr	r3, [r7, #8]
 8005126:	2b00      	cmp	r3, #0
 8005128:	d103      	bne.n	8005132 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800512a:	69bb      	ldr	r3, [r7, #24]
 800512c:	69ba      	ldr	r2, [r7, #24]
 800512e:	601a      	str	r2, [r3, #0]
 8005130:	e002      	b.n	8005138 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8005132:	69bb      	ldr	r3, [r7, #24]
 8005134:	687a      	ldr	r2, [r7, #4]
 8005136:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8005138:	69bb      	ldr	r3, [r7, #24]
 800513a:	68fa      	ldr	r2, [r7, #12]
 800513c:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800513e:	69bb      	ldr	r3, [r7, #24]
 8005140:	68ba      	ldr	r2, [r7, #8]
 8005142:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8005144:	2101      	movs	r1, #1
 8005146:	69b8      	ldr	r0, [r7, #24]
 8005148:	f7ff ff06 	bl	8004f58 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800514c:	69bb      	ldr	r3, [r7, #24]
 800514e:	78fa      	ldrb	r2, [r7, #3]
 8005150:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8005154:	bf00      	nop
 8005156:	3710      	adds	r7, #16
 8005158:	46bd      	mov	sp, r7
 800515a:	bd80      	pop	{r7, pc}

0800515c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800515c:	b580      	push	{r7, lr}
 800515e:	b08e      	sub	sp, #56	; 0x38
 8005160:	af00      	add	r7, sp, #0
 8005162:	60f8      	str	r0, [r7, #12]
 8005164:	60b9      	str	r1, [r7, #8]
 8005166:	607a      	str	r2, [r7, #4]
 8005168:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800516a:	2300      	movs	r3, #0
 800516c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8005172:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005174:	2b00      	cmp	r3, #0
 8005176:	d10a      	bne.n	800518e <xQueueGenericSend+0x32>
	__asm volatile
 8005178:	f04f 0350 	mov.w	r3, #80	; 0x50
 800517c:	f383 8811 	msr	BASEPRI, r3
 8005180:	f3bf 8f6f 	isb	sy
 8005184:	f3bf 8f4f 	dsb	sy
 8005188:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800518a:	bf00      	nop
 800518c:	e7fe      	b.n	800518c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800518e:	68bb      	ldr	r3, [r7, #8]
 8005190:	2b00      	cmp	r3, #0
 8005192:	d103      	bne.n	800519c <xQueueGenericSend+0x40>
 8005194:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005196:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005198:	2b00      	cmp	r3, #0
 800519a:	d101      	bne.n	80051a0 <xQueueGenericSend+0x44>
 800519c:	2301      	movs	r3, #1
 800519e:	e000      	b.n	80051a2 <xQueueGenericSend+0x46>
 80051a0:	2300      	movs	r3, #0
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d10a      	bne.n	80051bc <xQueueGenericSend+0x60>
	__asm volatile
 80051a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051aa:	f383 8811 	msr	BASEPRI, r3
 80051ae:	f3bf 8f6f 	isb	sy
 80051b2:	f3bf 8f4f 	dsb	sy
 80051b6:	627b      	str	r3, [r7, #36]	; 0x24
}
 80051b8:	bf00      	nop
 80051ba:	e7fe      	b.n	80051ba <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80051bc:	683b      	ldr	r3, [r7, #0]
 80051be:	2b02      	cmp	r3, #2
 80051c0:	d103      	bne.n	80051ca <xQueueGenericSend+0x6e>
 80051c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80051c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80051c6:	2b01      	cmp	r3, #1
 80051c8:	d101      	bne.n	80051ce <xQueueGenericSend+0x72>
 80051ca:	2301      	movs	r3, #1
 80051cc:	e000      	b.n	80051d0 <xQueueGenericSend+0x74>
 80051ce:	2300      	movs	r3, #0
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d10a      	bne.n	80051ea <xQueueGenericSend+0x8e>
	__asm volatile
 80051d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051d8:	f383 8811 	msr	BASEPRI, r3
 80051dc:	f3bf 8f6f 	isb	sy
 80051e0:	f3bf 8f4f 	dsb	sy
 80051e4:	623b      	str	r3, [r7, #32]
}
 80051e6:	bf00      	nop
 80051e8:	e7fe      	b.n	80051e8 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80051ea:	f001 f9e5 	bl	80065b8 <xTaskGetSchedulerState>
 80051ee:	4603      	mov	r3, r0
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d102      	bne.n	80051fa <xQueueGenericSend+0x9e>
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d101      	bne.n	80051fe <xQueueGenericSend+0xa2>
 80051fa:	2301      	movs	r3, #1
 80051fc:	e000      	b.n	8005200 <xQueueGenericSend+0xa4>
 80051fe:	2300      	movs	r3, #0
 8005200:	2b00      	cmp	r3, #0
 8005202:	d10a      	bne.n	800521a <xQueueGenericSend+0xbe>
	__asm volatile
 8005204:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005208:	f383 8811 	msr	BASEPRI, r3
 800520c:	f3bf 8f6f 	isb	sy
 8005210:	f3bf 8f4f 	dsb	sy
 8005214:	61fb      	str	r3, [r7, #28]
}
 8005216:	bf00      	nop
 8005218:	e7fe      	b.n	8005218 <xQueueGenericSend+0xbc>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800521a:	f001 feeb 	bl	8006ff4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800521e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005220:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005222:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005224:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005226:	429a      	cmp	r2, r3
 8005228:	d302      	bcc.n	8005230 <xQueueGenericSend+0xd4>
 800522a:	683b      	ldr	r3, [r7, #0]
 800522c:	2b02      	cmp	r3, #2
 800522e:	d129      	bne.n	8005284 <xQueueGenericSend+0x128>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005230:	683a      	ldr	r2, [r7, #0]
 8005232:	68b9      	ldr	r1, [r7, #8]
 8005234:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005236:	f000 fa07 	bl	8005648 <prvCopyDataToQueue>
 800523a:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800523c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800523e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005240:	2b00      	cmp	r3, #0
 8005242:	d010      	beq.n	8005266 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005244:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005246:	3324      	adds	r3, #36	; 0x24
 8005248:	4618      	mov	r0, r3
 800524a:	f000 ffed 	bl	8006228 <xTaskRemoveFromEventList>
 800524e:	4603      	mov	r3, r0
 8005250:	2b00      	cmp	r3, #0
 8005252:	d013      	beq.n	800527c <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8005254:	4b3f      	ldr	r3, [pc, #252]	; (8005354 <xQueueGenericSend+0x1f8>)
 8005256:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800525a:	601a      	str	r2, [r3, #0]
 800525c:	f3bf 8f4f 	dsb	sy
 8005260:	f3bf 8f6f 	isb	sy
 8005264:	e00a      	b.n	800527c <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8005266:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005268:	2b00      	cmp	r3, #0
 800526a:	d007      	beq.n	800527c <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800526c:	4b39      	ldr	r3, [pc, #228]	; (8005354 <xQueueGenericSend+0x1f8>)
 800526e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005272:	601a      	str	r2, [r3, #0]
 8005274:	f3bf 8f4f 	dsb	sy
 8005278:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800527c:	f001 feea 	bl	8007054 <vPortExitCritical>
				return pdPASS;
 8005280:	2301      	movs	r3, #1
 8005282:	e063      	b.n	800534c <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	2b00      	cmp	r3, #0
 8005288:	d103      	bne.n	8005292 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800528a:	f001 fee3 	bl	8007054 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800528e:	2300      	movs	r3, #0
 8005290:	e05c      	b.n	800534c <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005292:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005294:	2b00      	cmp	r3, #0
 8005296:	d106      	bne.n	80052a6 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005298:	f107 0314 	add.w	r3, r7, #20
 800529c:	4618      	mov	r0, r3
 800529e:	f001 f827 	bl	80062f0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80052a2:	2301      	movs	r3, #1
 80052a4:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80052a6:	f001 fed5 	bl	8007054 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80052aa:	f000 fd8f 	bl	8005dcc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80052ae:	f001 fea1 	bl	8006ff4 <vPortEnterCritical>
 80052b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052b4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80052b8:	b25b      	sxtb	r3, r3
 80052ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052be:	d103      	bne.n	80052c8 <xQueueGenericSend+0x16c>
 80052c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052c2:	2200      	movs	r2, #0
 80052c4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80052c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052ca:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80052ce:	b25b      	sxtb	r3, r3
 80052d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052d4:	d103      	bne.n	80052de <xQueueGenericSend+0x182>
 80052d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052d8:	2200      	movs	r2, #0
 80052da:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80052de:	f001 feb9 	bl	8007054 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80052e2:	1d3a      	adds	r2, r7, #4
 80052e4:	f107 0314 	add.w	r3, r7, #20
 80052e8:	4611      	mov	r1, r2
 80052ea:	4618      	mov	r0, r3
 80052ec:	f001 f816 	bl	800631c <xTaskCheckForTimeOut>
 80052f0:	4603      	mov	r3, r0
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d124      	bne.n	8005340 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80052f6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80052f8:	f000 fa9e 	bl	8005838 <prvIsQueueFull>
 80052fc:	4603      	mov	r3, r0
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d018      	beq.n	8005334 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8005302:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005304:	3310      	adds	r3, #16
 8005306:	687a      	ldr	r2, [r7, #4]
 8005308:	4611      	mov	r1, r2
 800530a:	4618      	mov	r0, r3
 800530c:	f000 ff3c 	bl	8006188 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8005310:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005312:	f000 fa29 	bl	8005768 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8005316:	f000 fd67 	bl	8005de8 <xTaskResumeAll>
 800531a:	4603      	mov	r3, r0
 800531c:	2b00      	cmp	r3, #0
 800531e:	f47f af7c 	bne.w	800521a <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8005322:	4b0c      	ldr	r3, [pc, #48]	; (8005354 <xQueueGenericSend+0x1f8>)
 8005324:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005328:	601a      	str	r2, [r3, #0]
 800532a:	f3bf 8f4f 	dsb	sy
 800532e:	f3bf 8f6f 	isb	sy
 8005332:	e772      	b.n	800521a <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8005334:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005336:	f000 fa17 	bl	8005768 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800533a:	f000 fd55 	bl	8005de8 <xTaskResumeAll>
 800533e:	e76c      	b.n	800521a <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8005340:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005342:	f000 fa11 	bl	8005768 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005346:	f000 fd4f 	bl	8005de8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800534a:	2300      	movs	r3, #0
		}
	}
}
 800534c:	4618      	mov	r0, r3
 800534e:	3738      	adds	r7, #56	; 0x38
 8005350:	46bd      	mov	sp, r7
 8005352:	bd80      	pop	{r7, pc}
 8005354:	e000ed04 	.word	0xe000ed04

08005358 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8005358:	b580      	push	{r7, lr}
 800535a:	b08e      	sub	sp, #56	; 0x38
 800535c:	af00      	add	r7, sp, #0
 800535e:	60f8      	str	r0, [r7, #12]
 8005360:	60b9      	str	r1, [r7, #8]
 8005362:	607a      	str	r2, [r7, #4]
 8005364:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800536a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800536c:	2b00      	cmp	r3, #0
 800536e:	d10a      	bne.n	8005386 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8005370:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005374:	f383 8811 	msr	BASEPRI, r3
 8005378:	f3bf 8f6f 	isb	sy
 800537c:	f3bf 8f4f 	dsb	sy
 8005380:	627b      	str	r3, [r7, #36]	; 0x24
}
 8005382:	bf00      	nop
 8005384:	e7fe      	b.n	8005384 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005386:	68bb      	ldr	r3, [r7, #8]
 8005388:	2b00      	cmp	r3, #0
 800538a:	d103      	bne.n	8005394 <xQueueGenericSendFromISR+0x3c>
 800538c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800538e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005390:	2b00      	cmp	r3, #0
 8005392:	d101      	bne.n	8005398 <xQueueGenericSendFromISR+0x40>
 8005394:	2301      	movs	r3, #1
 8005396:	e000      	b.n	800539a <xQueueGenericSendFromISR+0x42>
 8005398:	2300      	movs	r3, #0
 800539a:	2b00      	cmp	r3, #0
 800539c:	d10a      	bne.n	80053b4 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800539e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053a2:	f383 8811 	msr	BASEPRI, r3
 80053a6:	f3bf 8f6f 	isb	sy
 80053aa:	f3bf 8f4f 	dsb	sy
 80053ae:	623b      	str	r3, [r7, #32]
}
 80053b0:	bf00      	nop
 80053b2:	e7fe      	b.n	80053b2 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80053b4:	683b      	ldr	r3, [r7, #0]
 80053b6:	2b02      	cmp	r3, #2
 80053b8:	d103      	bne.n	80053c2 <xQueueGenericSendFromISR+0x6a>
 80053ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80053bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80053be:	2b01      	cmp	r3, #1
 80053c0:	d101      	bne.n	80053c6 <xQueueGenericSendFromISR+0x6e>
 80053c2:	2301      	movs	r3, #1
 80053c4:	e000      	b.n	80053c8 <xQueueGenericSendFromISR+0x70>
 80053c6:	2300      	movs	r3, #0
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d10a      	bne.n	80053e2 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 80053cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053d0:	f383 8811 	msr	BASEPRI, r3
 80053d4:	f3bf 8f6f 	isb	sy
 80053d8:	f3bf 8f4f 	dsb	sy
 80053dc:	61fb      	str	r3, [r7, #28]
}
 80053de:	bf00      	nop
 80053e0:	e7fe      	b.n	80053e0 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80053e2:	f001 fee9 	bl	80071b8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80053e6:	f3ef 8211 	mrs	r2, BASEPRI
 80053ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053ee:	f383 8811 	msr	BASEPRI, r3
 80053f2:	f3bf 8f6f 	isb	sy
 80053f6:	f3bf 8f4f 	dsb	sy
 80053fa:	61ba      	str	r2, [r7, #24]
 80053fc:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80053fe:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005400:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005402:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005404:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005406:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005408:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800540a:	429a      	cmp	r2, r3
 800540c:	d302      	bcc.n	8005414 <xQueueGenericSendFromISR+0xbc>
 800540e:	683b      	ldr	r3, [r7, #0]
 8005410:	2b02      	cmp	r3, #2
 8005412:	d12c      	bne.n	800546e <xQueueGenericSendFromISR+0x116>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8005414:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005416:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800541a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800541e:	683a      	ldr	r2, [r7, #0]
 8005420:	68b9      	ldr	r1, [r7, #8]
 8005422:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005424:	f000 f910 	bl	8005648 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8005428:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 800542c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005430:	d112      	bne.n	8005458 <xQueueGenericSendFromISR+0x100>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005432:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005434:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005436:	2b00      	cmp	r3, #0
 8005438:	d016      	beq.n	8005468 <xQueueGenericSendFromISR+0x110>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800543a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800543c:	3324      	adds	r3, #36	; 0x24
 800543e:	4618      	mov	r0, r3
 8005440:	f000 fef2 	bl	8006228 <xTaskRemoveFromEventList>
 8005444:	4603      	mov	r3, r0
 8005446:	2b00      	cmp	r3, #0
 8005448:	d00e      	beq.n	8005468 <xQueueGenericSendFromISR+0x110>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	2b00      	cmp	r3, #0
 800544e:	d00b      	beq.n	8005468 <xQueueGenericSendFromISR+0x110>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	2201      	movs	r2, #1
 8005454:	601a      	str	r2, [r3, #0]
 8005456:	e007      	b.n	8005468 <xQueueGenericSendFromISR+0x110>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8005458:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800545c:	3301      	adds	r3, #1
 800545e:	b2db      	uxtb	r3, r3
 8005460:	b25a      	sxtb	r2, r3
 8005462:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005464:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8005468:	2301      	movs	r3, #1
 800546a:	637b      	str	r3, [r7, #52]	; 0x34
		{
 800546c:	e001      	b.n	8005472 <xQueueGenericSendFromISR+0x11a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800546e:	2300      	movs	r3, #0
 8005470:	637b      	str	r3, [r7, #52]	; 0x34
 8005472:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005474:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005476:	693b      	ldr	r3, [r7, #16]
 8005478:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800547c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800547e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8005480:	4618      	mov	r0, r3
 8005482:	3738      	adds	r7, #56	; 0x38
 8005484:	46bd      	mov	sp, r7
 8005486:	bd80      	pop	{r7, pc}

08005488 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8005488:	b580      	push	{r7, lr}
 800548a:	b08c      	sub	sp, #48	; 0x30
 800548c:	af00      	add	r7, sp, #0
 800548e:	60f8      	str	r0, [r7, #12]
 8005490:	60b9      	str	r1, [r7, #8]
 8005492:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8005494:	2300      	movs	r3, #0
 8005496:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800549c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d10a      	bne.n	80054b8 <xQueueReceive+0x30>
	__asm volatile
 80054a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054a6:	f383 8811 	msr	BASEPRI, r3
 80054aa:	f3bf 8f6f 	isb	sy
 80054ae:	f3bf 8f4f 	dsb	sy
 80054b2:	623b      	str	r3, [r7, #32]
}
 80054b4:	bf00      	nop
 80054b6:	e7fe      	b.n	80054b6 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80054b8:	68bb      	ldr	r3, [r7, #8]
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d103      	bne.n	80054c6 <xQueueReceive+0x3e>
 80054be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80054c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d101      	bne.n	80054ca <xQueueReceive+0x42>
 80054c6:	2301      	movs	r3, #1
 80054c8:	e000      	b.n	80054cc <xQueueReceive+0x44>
 80054ca:	2300      	movs	r3, #0
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d10a      	bne.n	80054e6 <xQueueReceive+0x5e>
	__asm volatile
 80054d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054d4:	f383 8811 	msr	BASEPRI, r3
 80054d8:	f3bf 8f6f 	isb	sy
 80054dc:	f3bf 8f4f 	dsb	sy
 80054e0:	61fb      	str	r3, [r7, #28]
}
 80054e2:	bf00      	nop
 80054e4:	e7fe      	b.n	80054e4 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80054e6:	f001 f867 	bl	80065b8 <xTaskGetSchedulerState>
 80054ea:	4603      	mov	r3, r0
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d102      	bne.n	80054f6 <xQueueReceive+0x6e>
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d101      	bne.n	80054fa <xQueueReceive+0x72>
 80054f6:	2301      	movs	r3, #1
 80054f8:	e000      	b.n	80054fc <xQueueReceive+0x74>
 80054fa:	2300      	movs	r3, #0
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d10a      	bne.n	8005516 <xQueueReceive+0x8e>
	__asm volatile
 8005500:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005504:	f383 8811 	msr	BASEPRI, r3
 8005508:	f3bf 8f6f 	isb	sy
 800550c:	f3bf 8f4f 	dsb	sy
 8005510:	61bb      	str	r3, [r7, #24]
}
 8005512:	bf00      	nop
 8005514:	e7fe      	b.n	8005514 <xQueueReceive+0x8c>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 8005516:	f001 fd6d 	bl	8006ff4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800551a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800551c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800551e:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005520:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005522:	2b00      	cmp	r3, #0
 8005524:	d01f      	beq.n	8005566 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005526:	68b9      	ldr	r1, [r7, #8]
 8005528:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800552a:	f000 f8f7 	bl	800571c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800552e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005530:	1e5a      	subs	r2, r3, #1
 8005532:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005534:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005536:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005538:	691b      	ldr	r3, [r3, #16]
 800553a:	2b00      	cmp	r3, #0
 800553c:	d00f      	beq.n	800555e <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800553e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005540:	3310      	adds	r3, #16
 8005542:	4618      	mov	r0, r3
 8005544:	f000 fe70 	bl	8006228 <xTaskRemoveFromEventList>
 8005548:	4603      	mov	r3, r0
 800554a:	2b00      	cmp	r3, #0
 800554c:	d007      	beq.n	800555e <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800554e:	4b3d      	ldr	r3, [pc, #244]	; (8005644 <xQueueReceive+0x1bc>)
 8005550:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005554:	601a      	str	r2, [r3, #0]
 8005556:	f3bf 8f4f 	dsb	sy
 800555a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800555e:	f001 fd79 	bl	8007054 <vPortExitCritical>
				return pdPASS;
 8005562:	2301      	movs	r3, #1
 8005564:	e069      	b.n	800563a <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	2b00      	cmp	r3, #0
 800556a:	d103      	bne.n	8005574 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800556c:	f001 fd72 	bl	8007054 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005570:	2300      	movs	r3, #0
 8005572:	e062      	b.n	800563a <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005574:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005576:	2b00      	cmp	r3, #0
 8005578:	d106      	bne.n	8005588 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800557a:	f107 0310 	add.w	r3, r7, #16
 800557e:	4618      	mov	r0, r3
 8005580:	f000 feb6 	bl	80062f0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005584:	2301      	movs	r3, #1
 8005586:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005588:	f001 fd64 	bl	8007054 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800558c:	f000 fc1e 	bl	8005dcc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005590:	f001 fd30 	bl	8006ff4 <vPortEnterCritical>
 8005594:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005596:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800559a:	b25b      	sxtb	r3, r3
 800559c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055a0:	d103      	bne.n	80055aa <xQueueReceive+0x122>
 80055a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80055a4:	2200      	movs	r2, #0
 80055a6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80055aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80055ac:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80055b0:	b25b      	sxtb	r3, r3
 80055b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055b6:	d103      	bne.n	80055c0 <xQueueReceive+0x138>
 80055b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80055ba:	2200      	movs	r2, #0
 80055bc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80055c0:	f001 fd48 	bl	8007054 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80055c4:	1d3a      	adds	r2, r7, #4
 80055c6:	f107 0310 	add.w	r3, r7, #16
 80055ca:	4611      	mov	r1, r2
 80055cc:	4618      	mov	r0, r3
 80055ce:	f000 fea5 	bl	800631c <xTaskCheckForTimeOut>
 80055d2:	4603      	mov	r3, r0
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d123      	bne.n	8005620 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80055d8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80055da:	f000 f917 	bl	800580c <prvIsQueueEmpty>
 80055de:	4603      	mov	r3, r0
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d017      	beq.n	8005614 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80055e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80055e6:	3324      	adds	r3, #36	; 0x24
 80055e8:	687a      	ldr	r2, [r7, #4]
 80055ea:	4611      	mov	r1, r2
 80055ec:	4618      	mov	r0, r3
 80055ee:	f000 fdcb 	bl	8006188 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80055f2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80055f4:	f000 f8b8 	bl	8005768 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80055f8:	f000 fbf6 	bl	8005de8 <xTaskResumeAll>
 80055fc:	4603      	mov	r3, r0
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d189      	bne.n	8005516 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8005602:	4b10      	ldr	r3, [pc, #64]	; (8005644 <xQueueReceive+0x1bc>)
 8005604:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005608:	601a      	str	r2, [r3, #0]
 800560a:	f3bf 8f4f 	dsb	sy
 800560e:	f3bf 8f6f 	isb	sy
 8005612:	e780      	b.n	8005516 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8005614:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005616:	f000 f8a7 	bl	8005768 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800561a:	f000 fbe5 	bl	8005de8 <xTaskResumeAll>
 800561e:	e77a      	b.n	8005516 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8005620:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005622:	f000 f8a1 	bl	8005768 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005626:	f000 fbdf 	bl	8005de8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800562a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800562c:	f000 f8ee 	bl	800580c <prvIsQueueEmpty>
 8005630:	4603      	mov	r3, r0
 8005632:	2b00      	cmp	r3, #0
 8005634:	f43f af6f 	beq.w	8005516 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8005638:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 800563a:	4618      	mov	r0, r3
 800563c:	3730      	adds	r7, #48	; 0x30
 800563e:	46bd      	mov	sp, r7
 8005640:	bd80      	pop	{r7, pc}
 8005642:	bf00      	nop
 8005644:	e000ed04 	.word	0xe000ed04

08005648 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8005648:	b580      	push	{r7, lr}
 800564a:	b086      	sub	sp, #24
 800564c:	af00      	add	r7, sp, #0
 800564e:	60f8      	str	r0, [r7, #12]
 8005650:	60b9      	str	r1, [r7, #8]
 8005652:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8005654:	2300      	movs	r3, #0
 8005656:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800565c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005662:	2b00      	cmp	r3, #0
 8005664:	d10d      	bne.n	8005682 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	2b00      	cmp	r3, #0
 800566c:	d14d      	bne.n	800570a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	685b      	ldr	r3, [r3, #4]
 8005672:	4618      	mov	r0, r3
 8005674:	f000 ffbe 	bl	80065f4 <xTaskPriorityDisinherit>
 8005678:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	2200      	movs	r2, #0
 800567e:	605a      	str	r2, [r3, #4]
 8005680:	e043      	b.n	800570a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	2b00      	cmp	r3, #0
 8005686:	d119      	bne.n	80056bc <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	6898      	ldr	r0, [r3, #8]
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005690:	461a      	mov	r2, r3
 8005692:	68b9      	ldr	r1, [r7, #8]
 8005694:	f002 f8d6 	bl	8007844 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	689a      	ldr	r2, [r3, #8]
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056a0:	441a      	add	r2, r3
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	689a      	ldr	r2, [r3, #8]
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	685b      	ldr	r3, [r3, #4]
 80056ae:	429a      	cmp	r2, r3
 80056b0:	d32b      	bcc.n	800570a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	681a      	ldr	r2, [r3, #0]
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	609a      	str	r2, [r3, #8]
 80056ba:	e026      	b.n	800570a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	68d8      	ldr	r0, [r3, #12]
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056c4:	461a      	mov	r2, r3
 80056c6:	68b9      	ldr	r1, [r7, #8]
 80056c8:	f002 f8bc 	bl	8007844 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	68da      	ldr	r2, [r3, #12]
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056d4:	425b      	negs	r3, r3
 80056d6:	441a      	add	r2, r3
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	68da      	ldr	r2, [r3, #12]
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	429a      	cmp	r2, r3
 80056e6:	d207      	bcs.n	80056f8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	685a      	ldr	r2, [r3, #4]
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056f0:	425b      	negs	r3, r3
 80056f2:	441a      	add	r2, r3
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	2b02      	cmp	r3, #2
 80056fc:	d105      	bne.n	800570a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80056fe:	693b      	ldr	r3, [r7, #16]
 8005700:	2b00      	cmp	r3, #0
 8005702:	d002      	beq.n	800570a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8005704:	693b      	ldr	r3, [r7, #16]
 8005706:	3b01      	subs	r3, #1
 8005708:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800570a:	693b      	ldr	r3, [r7, #16]
 800570c:	1c5a      	adds	r2, r3, #1
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8005712:	697b      	ldr	r3, [r7, #20]
}
 8005714:	4618      	mov	r0, r3
 8005716:	3718      	adds	r7, #24
 8005718:	46bd      	mov	sp, r7
 800571a:	bd80      	pop	{r7, pc}

0800571c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800571c:	b580      	push	{r7, lr}
 800571e:	b082      	sub	sp, #8
 8005720:	af00      	add	r7, sp, #0
 8005722:	6078      	str	r0, [r7, #4]
 8005724:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800572a:	2b00      	cmp	r3, #0
 800572c:	d018      	beq.n	8005760 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	68da      	ldr	r2, [r3, #12]
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005736:	441a      	add	r2, r3
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	68da      	ldr	r2, [r3, #12]
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	685b      	ldr	r3, [r3, #4]
 8005744:	429a      	cmp	r2, r3
 8005746:	d303      	bcc.n	8005750 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681a      	ldr	r2, [r3, #0]
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	68d9      	ldr	r1, [r3, #12]
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005758:	461a      	mov	r2, r3
 800575a:	6838      	ldr	r0, [r7, #0]
 800575c:	f002 f872 	bl	8007844 <memcpy>
	}
}
 8005760:	bf00      	nop
 8005762:	3708      	adds	r7, #8
 8005764:	46bd      	mov	sp, r7
 8005766:	bd80      	pop	{r7, pc}

08005768 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8005768:	b580      	push	{r7, lr}
 800576a:	b084      	sub	sp, #16
 800576c:	af00      	add	r7, sp, #0
 800576e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8005770:	f001 fc40 	bl	8006ff4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800577a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800577c:	e011      	b.n	80057a2 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005782:	2b00      	cmp	r3, #0
 8005784:	d012      	beq.n	80057ac <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	3324      	adds	r3, #36	; 0x24
 800578a:	4618      	mov	r0, r3
 800578c:	f000 fd4c 	bl	8006228 <xTaskRemoveFromEventList>
 8005790:	4603      	mov	r3, r0
 8005792:	2b00      	cmp	r3, #0
 8005794:	d001      	beq.n	800579a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8005796:	f000 fe23 	bl	80063e0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800579a:	7bfb      	ldrb	r3, [r7, #15]
 800579c:	3b01      	subs	r3, #1
 800579e:	b2db      	uxtb	r3, r3
 80057a0:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80057a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	dce9      	bgt.n	800577e <prvUnlockQueue+0x16>
 80057aa:	e000      	b.n	80057ae <prvUnlockQueue+0x46>
					break;
 80057ac:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	22ff      	movs	r2, #255	; 0xff
 80057b2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80057b6:	f001 fc4d 	bl	8007054 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80057ba:	f001 fc1b 	bl	8006ff4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80057c4:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80057c6:	e011      	b.n	80057ec <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	691b      	ldr	r3, [r3, #16]
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d012      	beq.n	80057f6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	3310      	adds	r3, #16
 80057d4:	4618      	mov	r0, r3
 80057d6:	f000 fd27 	bl	8006228 <xTaskRemoveFromEventList>
 80057da:	4603      	mov	r3, r0
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d001      	beq.n	80057e4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80057e0:	f000 fdfe 	bl	80063e0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80057e4:	7bbb      	ldrb	r3, [r7, #14]
 80057e6:	3b01      	subs	r3, #1
 80057e8:	b2db      	uxtb	r3, r3
 80057ea:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80057ec:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	dce9      	bgt.n	80057c8 <prvUnlockQueue+0x60>
 80057f4:	e000      	b.n	80057f8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80057f6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	22ff      	movs	r2, #255	; 0xff
 80057fc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8005800:	f001 fc28 	bl	8007054 <vPortExitCritical>
}
 8005804:	bf00      	nop
 8005806:	3710      	adds	r7, #16
 8005808:	46bd      	mov	sp, r7
 800580a:	bd80      	pop	{r7, pc}

0800580c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800580c:	b580      	push	{r7, lr}
 800580e:	b084      	sub	sp, #16
 8005810:	af00      	add	r7, sp, #0
 8005812:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005814:	f001 fbee 	bl	8006ff4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800581c:	2b00      	cmp	r3, #0
 800581e:	d102      	bne.n	8005826 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8005820:	2301      	movs	r3, #1
 8005822:	60fb      	str	r3, [r7, #12]
 8005824:	e001      	b.n	800582a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8005826:	2300      	movs	r3, #0
 8005828:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800582a:	f001 fc13 	bl	8007054 <vPortExitCritical>

	return xReturn;
 800582e:	68fb      	ldr	r3, [r7, #12]
}
 8005830:	4618      	mov	r0, r3
 8005832:	3710      	adds	r7, #16
 8005834:	46bd      	mov	sp, r7
 8005836:	bd80      	pop	{r7, pc}

08005838 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8005838:	b580      	push	{r7, lr}
 800583a:	b084      	sub	sp, #16
 800583c:	af00      	add	r7, sp, #0
 800583e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005840:	f001 fbd8 	bl	8006ff4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800584c:	429a      	cmp	r2, r3
 800584e:	d102      	bne.n	8005856 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8005850:	2301      	movs	r3, #1
 8005852:	60fb      	str	r3, [r7, #12]
 8005854:	e001      	b.n	800585a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8005856:	2300      	movs	r3, #0
 8005858:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800585a:	f001 fbfb 	bl	8007054 <vPortExitCritical>

	return xReturn;
 800585e:	68fb      	ldr	r3, [r7, #12]
}
 8005860:	4618      	mov	r0, r3
 8005862:	3710      	adds	r7, #16
 8005864:	46bd      	mov	sp, r7
 8005866:	bd80      	pop	{r7, pc}

08005868 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8005868:	b480      	push	{r7}
 800586a:	b085      	sub	sp, #20
 800586c:	af00      	add	r7, sp, #0
 800586e:	6078      	str	r0, [r7, #4]
 8005870:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005872:	2300      	movs	r3, #0
 8005874:	60fb      	str	r3, [r7, #12]
 8005876:	e014      	b.n	80058a2 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8005878:	4a0f      	ldr	r2, [pc, #60]	; (80058b8 <vQueueAddToRegistry+0x50>)
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8005880:	2b00      	cmp	r3, #0
 8005882:	d10b      	bne.n	800589c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8005884:	490c      	ldr	r1, [pc, #48]	; (80058b8 <vQueueAddToRegistry+0x50>)
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	683a      	ldr	r2, [r7, #0]
 800588a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800588e:	4a0a      	ldr	r2, [pc, #40]	; (80058b8 <vQueueAddToRegistry+0x50>)
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	00db      	lsls	r3, r3, #3
 8005894:	4413      	add	r3, r2
 8005896:	687a      	ldr	r2, [r7, #4]
 8005898:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800589a:	e006      	b.n	80058aa <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	3301      	adds	r3, #1
 80058a0:	60fb      	str	r3, [r7, #12]
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	2b07      	cmp	r3, #7
 80058a6:	d9e7      	bls.n	8005878 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80058a8:	bf00      	nop
 80058aa:	bf00      	nop
 80058ac:	3714      	adds	r7, #20
 80058ae:	46bd      	mov	sp, r7
 80058b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058b4:	4770      	bx	lr
 80058b6:	bf00      	nop
 80058b8:	20002c28 	.word	0x20002c28

080058bc <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80058bc:	b580      	push	{r7, lr}
 80058be:	b086      	sub	sp, #24
 80058c0:	af00      	add	r7, sp, #0
 80058c2:	60f8      	str	r0, [r7, #12]
 80058c4:	60b9      	str	r1, [r7, #8]
 80058c6:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80058cc:	f001 fb92 	bl	8006ff4 <vPortEnterCritical>
 80058d0:	697b      	ldr	r3, [r7, #20]
 80058d2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80058d6:	b25b      	sxtb	r3, r3
 80058d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058dc:	d103      	bne.n	80058e6 <vQueueWaitForMessageRestricted+0x2a>
 80058de:	697b      	ldr	r3, [r7, #20]
 80058e0:	2200      	movs	r2, #0
 80058e2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80058e6:	697b      	ldr	r3, [r7, #20]
 80058e8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80058ec:	b25b      	sxtb	r3, r3
 80058ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058f2:	d103      	bne.n	80058fc <vQueueWaitForMessageRestricted+0x40>
 80058f4:	697b      	ldr	r3, [r7, #20]
 80058f6:	2200      	movs	r2, #0
 80058f8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80058fc:	f001 fbaa 	bl	8007054 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8005900:	697b      	ldr	r3, [r7, #20]
 8005902:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005904:	2b00      	cmp	r3, #0
 8005906:	d106      	bne.n	8005916 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8005908:	697b      	ldr	r3, [r7, #20]
 800590a:	3324      	adds	r3, #36	; 0x24
 800590c:	687a      	ldr	r2, [r7, #4]
 800590e:	68b9      	ldr	r1, [r7, #8]
 8005910:	4618      	mov	r0, r3
 8005912:	f000 fc5d 	bl	80061d0 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8005916:	6978      	ldr	r0, [r7, #20]
 8005918:	f7ff ff26 	bl	8005768 <prvUnlockQueue>
	}
 800591c:	bf00      	nop
 800591e:	3718      	adds	r7, #24
 8005920:	46bd      	mov	sp, r7
 8005922:	bd80      	pop	{r7, pc}

08005924 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005924:	b580      	push	{r7, lr}
 8005926:	b08e      	sub	sp, #56	; 0x38
 8005928:	af04      	add	r7, sp, #16
 800592a:	60f8      	str	r0, [r7, #12]
 800592c:	60b9      	str	r1, [r7, #8]
 800592e:	607a      	str	r2, [r7, #4]
 8005930:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8005932:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005934:	2b00      	cmp	r3, #0
 8005936:	d10a      	bne.n	800594e <xTaskCreateStatic+0x2a>
	__asm volatile
 8005938:	f04f 0350 	mov.w	r3, #80	; 0x50
 800593c:	f383 8811 	msr	BASEPRI, r3
 8005940:	f3bf 8f6f 	isb	sy
 8005944:	f3bf 8f4f 	dsb	sy
 8005948:	623b      	str	r3, [r7, #32]
}
 800594a:	bf00      	nop
 800594c:	e7fe      	b.n	800594c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800594e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005950:	2b00      	cmp	r3, #0
 8005952:	d10a      	bne.n	800596a <xTaskCreateStatic+0x46>
	__asm volatile
 8005954:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005958:	f383 8811 	msr	BASEPRI, r3
 800595c:	f3bf 8f6f 	isb	sy
 8005960:	f3bf 8f4f 	dsb	sy
 8005964:	61fb      	str	r3, [r7, #28]
}
 8005966:	bf00      	nop
 8005968:	e7fe      	b.n	8005968 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800596a:	23bc      	movs	r3, #188	; 0xbc
 800596c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800596e:	693b      	ldr	r3, [r7, #16]
 8005970:	2bbc      	cmp	r3, #188	; 0xbc
 8005972:	d00a      	beq.n	800598a <xTaskCreateStatic+0x66>
	__asm volatile
 8005974:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005978:	f383 8811 	msr	BASEPRI, r3
 800597c:	f3bf 8f6f 	isb	sy
 8005980:	f3bf 8f4f 	dsb	sy
 8005984:	61bb      	str	r3, [r7, #24]
}
 8005986:	bf00      	nop
 8005988:	e7fe      	b.n	8005988 <xTaskCreateStatic+0x64>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800598a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800598c:	2b00      	cmp	r3, #0
 800598e:	d01e      	beq.n	80059ce <xTaskCreateStatic+0xaa>
 8005990:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005992:	2b00      	cmp	r3, #0
 8005994:	d01b      	beq.n	80059ce <xTaskCreateStatic+0xaa>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005996:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005998:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800599a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800599c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800599e:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80059a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059a2:	2202      	movs	r2, #2
 80059a4:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80059a8:	2300      	movs	r3, #0
 80059aa:	9303      	str	r3, [sp, #12]
 80059ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059ae:	9302      	str	r3, [sp, #8]
 80059b0:	f107 0314 	add.w	r3, r7, #20
 80059b4:	9301      	str	r3, [sp, #4]
 80059b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80059b8:	9300      	str	r3, [sp, #0]
 80059ba:	683b      	ldr	r3, [r7, #0]
 80059bc:	687a      	ldr	r2, [r7, #4]
 80059be:	68b9      	ldr	r1, [r7, #8]
 80059c0:	68f8      	ldr	r0, [r7, #12]
 80059c2:	f000 f851 	bl	8005a68 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80059c6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80059c8:	f000 f8ec 	bl	8005ba4 <prvAddNewTaskToReadyList>
 80059cc:	e001      	b.n	80059d2 <xTaskCreateStatic+0xae>
		}
		else
		{
			xReturn = NULL;
 80059ce:	2300      	movs	r3, #0
 80059d0:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80059d2:	697b      	ldr	r3, [r7, #20]
	}
 80059d4:	4618      	mov	r0, r3
 80059d6:	3728      	adds	r7, #40	; 0x28
 80059d8:	46bd      	mov	sp, r7
 80059da:	bd80      	pop	{r7, pc}

080059dc <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80059dc:	b580      	push	{r7, lr}
 80059de:	b08c      	sub	sp, #48	; 0x30
 80059e0:	af04      	add	r7, sp, #16
 80059e2:	60f8      	str	r0, [r7, #12]
 80059e4:	60b9      	str	r1, [r7, #8]
 80059e6:	603b      	str	r3, [r7, #0]
 80059e8:	4613      	mov	r3, r2
 80059ea:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80059ec:	88fb      	ldrh	r3, [r7, #6]
 80059ee:	009b      	lsls	r3, r3, #2
 80059f0:	4618      	mov	r0, r3
 80059f2:	f001 fc21 	bl	8007238 <pvPortMalloc>
 80059f6:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80059f8:	697b      	ldr	r3, [r7, #20]
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d00e      	beq.n	8005a1c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 80059fe:	20bc      	movs	r0, #188	; 0xbc
 8005a00:	f001 fc1a 	bl	8007238 <pvPortMalloc>
 8005a04:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8005a06:	69fb      	ldr	r3, [r7, #28]
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d003      	beq.n	8005a14 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005a0c:	69fb      	ldr	r3, [r7, #28]
 8005a0e:	697a      	ldr	r2, [r7, #20]
 8005a10:	631a      	str	r2, [r3, #48]	; 0x30
 8005a12:	e005      	b.n	8005a20 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005a14:	6978      	ldr	r0, [r7, #20]
 8005a16:	f001 fcd3 	bl	80073c0 <vPortFree>
 8005a1a:	e001      	b.n	8005a20 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005a1c:	2300      	movs	r3, #0
 8005a1e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005a20:	69fb      	ldr	r3, [r7, #28]
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d017      	beq.n	8005a56 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005a26:	69fb      	ldr	r3, [r7, #28]
 8005a28:	2200      	movs	r2, #0
 8005a2a:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005a2e:	88fa      	ldrh	r2, [r7, #6]
 8005a30:	2300      	movs	r3, #0
 8005a32:	9303      	str	r3, [sp, #12]
 8005a34:	69fb      	ldr	r3, [r7, #28]
 8005a36:	9302      	str	r3, [sp, #8]
 8005a38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a3a:	9301      	str	r3, [sp, #4]
 8005a3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a3e:	9300      	str	r3, [sp, #0]
 8005a40:	683b      	ldr	r3, [r7, #0]
 8005a42:	68b9      	ldr	r1, [r7, #8]
 8005a44:	68f8      	ldr	r0, [r7, #12]
 8005a46:	f000 f80f 	bl	8005a68 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005a4a:	69f8      	ldr	r0, [r7, #28]
 8005a4c:	f000 f8aa 	bl	8005ba4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005a50:	2301      	movs	r3, #1
 8005a52:	61bb      	str	r3, [r7, #24]
 8005a54:	e002      	b.n	8005a5c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005a56:	f04f 33ff 	mov.w	r3, #4294967295
 8005a5a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005a5c:	69bb      	ldr	r3, [r7, #24]
	}
 8005a5e:	4618      	mov	r0, r3
 8005a60:	3720      	adds	r7, #32
 8005a62:	46bd      	mov	sp, r7
 8005a64:	bd80      	pop	{r7, pc}
	...

08005a68 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005a68:	b580      	push	{r7, lr}
 8005a6a:	b088      	sub	sp, #32
 8005a6c:	af00      	add	r7, sp, #0
 8005a6e:	60f8      	str	r0, [r7, #12]
 8005a70:	60b9      	str	r1, [r7, #8]
 8005a72:	607a      	str	r2, [r7, #4]
 8005a74:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8005a76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a78:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	009b      	lsls	r3, r3, #2
 8005a7e:	461a      	mov	r2, r3
 8005a80:	21a5      	movs	r1, #165	; 0xa5
 8005a82:	f001 feed 	bl	8007860 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8005a86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a88:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8005a90:	3b01      	subs	r3, #1
 8005a92:	009b      	lsls	r3, r3, #2
 8005a94:	4413      	add	r3, r2
 8005a96:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8005a98:	69bb      	ldr	r3, [r7, #24]
 8005a9a:	f023 0307 	bic.w	r3, r3, #7
 8005a9e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005aa0:	69bb      	ldr	r3, [r7, #24]
 8005aa2:	f003 0307 	and.w	r3, r3, #7
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d00a      	beq.n	8005ac0 <prvInitialiseNewTask+0x58>
	__asm volatile
 8005aaa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005aae:	f383 8811 	msr	BASEPRI, r3
 8005ab2:	f3bf 8f6f 	isb	sy
 8005ab6:	f3bf 8f4f 	dsb	sy
 8005aba:	617b      	str	r3, [r7, #20]
}
 8005abc:	bf00      	nop
 8005abe:	e7fe      	b.n	8005abe <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005ac0:	2300      	movs	r3, #0
 8005ac2:	61fb      	str	r3, [r7, #28]
 8005ac4:	e012      	b.n	8005aec <prvInitialiseNewTask+0x84>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005ac6:	68ba      	ldr	r2, [r7, #8]
 8005ac8:	69fb      	ldr	r3, [r7, #28]
 8005aca:	4413      	add	r3, r2
 8005acc:	7819      	ldrb	r1, [r3, #0]
 8005ace:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005ad0:	69fb      	ldr	r3, [r7, #28]
 8005ad2:	4413      	add	r3, r2
 8005ad4:	3334      	adds	r3, #52	; 0x34
 8005ad6:	460a      	mov	r2, r1
 8005ad8:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8005ada:	68ba      	ldr	r2, [r7, #8]
 8005adc:	69fb      	ldr	r3, [r7, #28]
 8005ade:	4413      	add	r3, r2
 8005ae0:	781b      	ldrb	r3, [r3, #0]
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d006      	beq.n	8005af4 <prvInitialiseNewTask+0x8c>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005ae6:	69fb      	ldr	r3, [r7, #28]
 8005ae8:	3301      	adds	r3, #1
 8005aea:	61fb      	str	r3, [r7, #28]
 8005aec:	69fb      	ldr	r3, [r7, #28]
 8005aee:	2b0f      	cmp	r3, #15
 8005af0:	d9e9      	bls.n	8005ac6 <prvInitialiseNewTask+0x5e>
 8005af2:	e000      	b.n	8005af6 <prvInitialiseNewTask+0x8e>
		{
			break;
 8005af4:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005af6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005af8:	2200      	movs	r2, #0
 8005afa:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005afe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b00:	2b37      	cmp	r3, #55	; 0x37
 8005b02:	d901      	bls.n	8005b08 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005b04:	2337      	movs	r3, #55	; 0x37
 8005b06:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005b08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b0a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005b0c:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005b0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b10:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005b12:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8005b14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b16:	2200      	movs	r2, #0
 8005b18:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005b1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b1c:	3304      	adds	r3, #4
 8005b1e:	4618      	mov	r0, r3
 8005b20:	f7ff f986 	bl	8004e30 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005b24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b26:	3318      	adds	r3, #24
 8005b28:	4618      	mov	r0, r3
 8005b2a:	f7ff f981 	bl	8004e30 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005b2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b30:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005b32:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005b34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b36:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8005b3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b3c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005b3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b40:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005b42:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005b44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b46:	2200      	movs	r2, #0
 8005b48:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005b4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b4e:	2200      	movs	r2, #0
 8005b50:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8005b54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b56:	3354      	adds	r3, #84	; 0x54
 8005b58:	2260      	movs	r2, #96	; 0x60
 8005b5a:	2100      	movs	r1, #0
 8005b5c:	4618      	mov	r0, r3
 8005b5e:	f001 fe7f 	bl	8007860 <memset>
 8005b62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b64:	4a0c      	ldr	r2, [pc, #48]	; (8005b98 <prvInitialiseNewTask+0x130>)
 8005b66:	659a      	str	r2, [r3, #88]	; 0x58
 8005b68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b6a:	4a0c      	ldr	r2, [pc, #48]	; (8005b9c <prvInitialiseNewTask+0x134>)
 8005b6c:	65da      	str	r2, [r3, #92]	; 0x5c
 8005b6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b70:	4a0b      	ldr	r2, [pc, #44]	; (8005ba0 <prvInitialiseNewTask+0x138>)
 8005b72:	661a      	str	r2, [r3, #96]	; 0x60
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005b74:	683a      	ldr	r2, [r7, #0]
 8005b76:	68f9      	ldr	r1, [r7, #12]
 8005b78:	69b8      	ldr	r0, [r7, #24]
 8005b7a:	f001 f90f 	bl	8006d9c <pxPortInitialiseStack>
 8005b7e:	4602      	mov	r2, r0
 8005b80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b82:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8005b84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d002      	beq.n	8005b90 <prvInitialiseNewTask+0x128>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005b8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b8c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005b8e:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005b90:	bf00      	nop
 8005b92:	3720      	adds	r7, #32
 8005b94:	46bd      	mov	sp, r7
 8005b96:	bd80      	pop	{r7, pc}
 8005b98:	0800a750 	.word	0x0800a750
 8005b9c:	0800a770 	.word	0x0800a770
 8005ba0:	0800a730 	.word	0x0800a730

08005ba4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005ba4:	b580      	push	{r7, lr}
 8005ba6:	b082      	sub	sp, #8
 8005ba8:	af00      	add	r7, sp, #0
 8005baa:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005bac:	f001 fa22 	bl	8006ff4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005bb0:	4b2d      	ldr	r3, [pc, #180]	; (8005c68 <prvAddNewTaskToReadyList+0xc4>)
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	3301      	adds	r3, #1
 8005bb6:	4a2c      	ldr	r2, [pc, #176]	; (8005c68 <prvAddNewTaskToReadyList+0xc4>)
 8005bb8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005bba:	4b2c      	ldr	r3, [pc, #176]	; (8005c6c <prvAddNewTaskToReadyList+0xc8>)
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d109      	bne.n	8005bd6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005bc2:	4a2a      	ldr	r2, [pc, #168]	; (8005c6c <prvAddNewTaskToReadyList+0xc8>)
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005bc8:	4b27      	ldr	r3, [pc, #156]	; (8005c68 <prvAddNewTaskToReadyList+0xc4>)
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	2b01      	cmp	r3, #1
 8005bce:	d110      	bne.n	8005bf2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005bd0:	f000 fc2a 	bl	8006428 <prvInitialiseTaskLists>
 8005bd4:	e00d      	b.n	8005bf2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005bd6:	4b26      	ldr	r3, [pc, #152]	; (8005c70 <prvAddNewTaskToReadyList+0xcc>)
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d109      	bne.n	8005bf2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005bde:	4b23      	ldr	r3, [pc, #140]	; (8005c6c <prvAddNewTaskToReadyList+0xc8>)
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005be8:	429a      	cmp	r2, r3
 8005bea:	d802      	bhi.n	8005bf2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005bec:	4a1f      	ldr	r2, [pc, #124]	; (8005c6c <prvAddNewTaskToReadyList+0xc8>)
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005bf2:	4b20      	ldr	r3, [pc, #128]	; (8005c74 <prvAddNewTaskToReadyList+0xd0>)
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	3301      	adds	r3, #1
 8005bf8:	4a1e      	ldr	r2, [pc, #120]	; (8005c74 <prvAddNewTaskToReadyList+0xd0>)
 8005bfa:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8005bfc:	4b1d      	ldr	r3, [pc, #116]	; (8005c74 <prvAddNewTaskToReadyList+0xd0>)
 8005bfe:	681a      	ldr	r2, [r3, #0]
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005c08:	4b1b      	ldr	r3, [pc, #108]	; (8005c78 <prvAddNewTaskToReadyList+0xd4>)
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	429a      	cmp	r2, r3
 8005c0e:	d903      	bls.n	8005c18 <prvAddNewTaskToReadyList+0x74>
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c14:	4a18      	ldr	r2, [pc, #96]	; (8005c78 <prvAddNewTaskToReadyList+0xd4>)
 8005c16:	6013      	str	r3, [r2, #0]
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005c1c:	4613      	mov	r3, r2
 8005c1e:	009b      	lsls	r3, r3, #2
 8005c20:	4413      	add	r3, r2
 8005c22:	009b      	lsls	r3, r3, #2
 8005c24:	4a15      	ldr	r2, [pc, #84]	; (8005c7c <prvAddNewTaskToReadyList+0xd8>)
 8005c26:	441a      	add	r2, r3
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	3304      	adds	r3, #4
 8005c2c:	4619      	mov	r1, r3
 8005c2e:	4610      	mov	r0, r2
 8005c30:	f7ff f90b 	bl	8004e4a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005c34:	f001 fa0e 	bl	8007054 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005c38:	4b0d      	ldr	r3, [pc, #52]	; (8005c70 <prvAddNewTaskToReadyList+0xcc>)
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d00e      	beq.n	8005c5e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005c40:	4b0a      	ldr	r3, [pc, #40]	; (8005c6c <prvAddNewTaskToReadyList+0xc8>)
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c4a:	429a      	cmp	r2, r3
 8005c4c:	d207      	bcs.n	8005c5e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005c4e:	4b0c      	ldr	r3, [pc, #48]	; (8005c80 <prvAddNewTaskToReadyList+0xdc>)
 8005c50:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005c54:	601a      	str	r2, [r3, #0]
 8005c56:	f3bf 8f4f 	dsb	sy
 8005c5a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005c5e:	bf00      	nop
 8005c60:	3708      	adds	r7, #8
 8005c62:	46bd      	mov	sp, r7
 8005c64:	bd80      	pop	{r7, pc}
 8005c66:	bf00      	nop
 8005c68:	20000e58 	.word	0x20000e58
 8005c6c:	20000984 	.word	0x20000984
 8005c70:	20000e64 	.word	0x20000e64
 8005c74:	20000e74 	.word	0x20000e74
 8005c78:	20000e60 	.word	0x20000e60
 8005c7c:	20000988 	.word	0x20000988
 8005c80:	e000ed04 	.word	0xe000ed04

08005c84 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005c84:	b580      	push	{r7, lr}
 8005c86:	b084      	sub	sp, #16
 8005c88:	af00      	add	r7, sp, #0
 8005c8a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005c8c:	2300      	movs	r3, #0
 8005c8e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d017      	beq.n	8005cc6 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8005c96:	4b13      	ldr	r3, [pc, #76]	; (8005ce4 <vTaskDelay+0x60>)
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d00a      	beq.n	8005cb4 <vTaskDelay+0x30>
	__asm volatile
 8005c9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ca2:	f383 8811 	msr	BASEPRI, r3
 8005ca6:	f3bf 8f6f 	isb	sy
 8005caa:	f3bf 8f4f 	dsb	sy
 8005cae:	60bb      	str	r3, [r7, #8]
}
 8005cb0:	bf00      	nop
 8005cb2:	e7fe      	b.n	8005cb2 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8005cb4:	f000 f88a 	bl	8005dcc <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005cb8:	2100      	movs	r1, #0
 8005cba:	6878      	ldr	r0, [r7, #4]
 8005cbc:	f000 fd08 	bl	80066d0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005cc0:	f000 f892 	bl	8005de8 <xTaskResumeAll>
 8005cc4:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d107      	bne.n	8005cdc <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8005ccc:	4b06      	ldr	r3, [pc, #24]	; (8005ce8 <vTaskDelay+0x64>)
 8005cce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005cd2:	601a      	str	r2, [r3, #0]
 8005cd4:	f3bf 8f4f 	dsb	sy
 8005cd8:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005cdc:	bf00      	nop
 8005cde:	3710      	adds	r7, #16
 8005ce0:	46bd      	mov	sp, r7
 8005ce2:	bd80      	pop	{r7, pc}
 8005ce4:	20000e80 	.word	0x20000e80
 8005ce8:	e000ed04 	.word	0xe000ed04

08005cec <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005cec:	b580      	push	{r7, lr}
 8005cee:	b08a      	sub	sp, #40	; 0x28
 8005cf0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005cf2:	2300      	movs	r3, #0
 8005cf4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005cf6:	2300      	movs	r3, #0
 8005cf8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005cfa:	463a      	mov	r2, r7
 8005cfc:	1d39      	adds	r1, r7, #4
 8005cfe:	f107 0308 	add.w	r3, r7, #8
 8005d02:	4618      	mov	r0, r3
 8005d04:	f7ff f840 	bl	8004d88 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005d08:	6839      	ldr	r1, [r7, #0]
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	68ba      	ldr	r2, [r7, #8]
 8005d0e:	9202      	str	r2, [sp, #8]
 8005d10:	9301      	str	r3, [sp, #4]
 8005d12:	2300      	movs	r3, #0
 8005d14:	9300      	str	r3, [sp, #0]
 8005d16:	2300      	movs	r3, #0
 8005d18:	460a      	mov	r2, r1
 8005d1a:	4924      	ldr	r1, [pc, #144]	; (8005dac <vTaskStartScheduler+0xc0>)
 8005d1c:	4824      	ldr	r0, [pc, #144]	; (8005db0 <vTaskStartScheduler+0xc4>)
 8005d1e:	f7ff fe01 	bl	8005924 <xTaskCreateStatic>
 8005d22:	4603      	mov	r3, r0
 8005d24:	4a23      	ldr	r2, [pc, #140]	; (8005db4 <vTaskStartScheduler+0xc8>)
 8005d26:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005d28:	4b22      	ldr	r3, [pc, #136]	; (8005db4 <vTaskStartScheduler+0xc8>)
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	d002      	beq.n	8005d36 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005d30:	2301      	movs	r3, #1
 8005d32:	617b      	str	r3, [r7, #20]
 8005d34:	e001      	b.n	8005d3a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005d36:	2300      	movs	r3, #0
 8005d38:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8005d3a:	697b      	ldr	r3, [r7, #20]
 8005d3c:	2b01      	cmp	r3, #1
 8005d3e:	d102      	bne.n	8005d46 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8005d40:	f000 fd1a 	bl	8006778 <xTimerCreateTimerTask>
 8005d44:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005d46:	697b      	ldr	r3, [r7, #20]
 8005d48:	2b01      	cmp	r3, #1
 8005d4a:	d11b      	bne.n	8005d84 <vTaskStartScheduler+0x98>
	__asm volatile
 8005d4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d50:	f383 8811 	msr	BASEPRI, r3
 8005d54:	f3bf 8f6f 	isb	sy
 8005d58:	f3bf 8f4f 	dsb	sy
 8005d5c:	613b      	str	r3, [r7, #16]
}
 8005d5e:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005d60:	4b15      	ldr	r3, [pc, #84]	; (8005db8 <vTaskStartScheduler+0xcc>)
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	3354      	adds	r3, #84	; 0x54
 8005d66:	4a15      	ldr	r2, [pc, #84]	; (8005dbc <vTaskStartScheduler+0xd0>)
 8005d68:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005d6a:	4b15      	ldr	r3, [pc, #84]	; (8005dc0 <vTaskStartScheduler+0xd4>)
 8005d6c:	f04f 32ff 	mov.w	r2, #4294967295
 8005d70:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005d72:	4b14      	ldr	r3, [pc, #80]	; (8005dc4 <vTaskStartScheduler+0xd8>)
 8005d74:	2201      	movs	r2, #1
 8005d76:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8005d78:	4b13      	ldr	r3, [pc, #76]	; (8005dc8 <vTaskStartScheduler+0xdc>)
 8005d7a:	2200      	movs	r2, #0
 8005d7c:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005d7e:	f001 f897 	bl	8006eb0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005d82:	e00e      	b.n	8005da2 <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005d84:	697b      	ldr	r3, [r7, #20]
 8005d86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d8a:	d10a      	bne.n	8005da2 <vTaskStartScheduler+0xb6>
	__asm volatile
 8005d8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d90:	f383 8811 	msr	BASEPRI, r3
 8005d94:	f3bf 8f6f 	isb	sy
 8005d98:	f3bf 8f4f 	dsb	sy
 8005d9c:	60fb      	str	r3, [r7, #12]
}
 8005d9e:	bf00      	nop
 8005da0:	e7fe      	b.n	8005da0 <vTaskStartScheduler+0xb4>
}
 8005da2:	bf00      	nop
 8005da4:	3718      	adds	r7, #24
 8005da6:	46bd      	mov	sp, r7
 8005da8:	bd80      	pop	{r7, pc}
 8005daa:	bf00      	nop
 8005dac:	0800a674 	.word	0x0800a674
 8005db0:	080063f9 	.word	0x080063f9
 8005db4:	20000e7c 	.word	0x20000e7c
 8005db8:	20000984 	.word	0x20000984
 8005dbc:	20000010 	.word	0x20000010
 8005dc0:	20000e78 	.word	0x20000e78
 8005dc4:	20000e64 	.word	0x20000e64
 8005dc8:	20000e5c 	.word	0x20000e5c

08005dcc <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005dcc:	b480      	push	{r7}
 8005dce:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8005dd0:	4b04      	ldr	r3, [pc, #16]	; (8005de4 <vTaskSuspendAll+0x18>)
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	3301      	adds	r3, #1
 8005dd6:	4a03      	ldr	r2, [pc, #12]	; (8005de4 <vTaskSuspendAll+0x18>)
 8005dd8:	6013      	str	r3, [r2, #0]
}
 8005dda:	bf00      	nop
 8005ddc:	46bd      	mov	sp, r7
 8005dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005de2:	4770      	bx	lr
 8005de4:	20000e80 	.word	0x20000e80

08005de8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005de8:	b580      	push	{r7, lr}
 8005dea:	b084      	sub	sp, #16
 8005dec:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005dee:	2300      	movs	r3, #0
 8005df0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005df2:	2300      	movs	r3, #0
 8005df4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005df6:	4b42      	ldr	r3, [pc, #264]	; (8005f00 <xTaskResumeAll+0x118>)
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d10a      	bne.n	8005e14 <xTaskResumeAll+0x2c>
	__asm volatile
 8005dfe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e02:	f383 8811 	msr	BASEPRI, r3
 8005e06:	f3bf 8f6f 	isb	sy
 8005e0a:	f3bf 8f4f 	dsb	sy
 8005e0e:	603b      	str	r3, [r7, #0]
}
 8005e10:	bf00      	nop
 8005e12:	e7fe      	b.n	8005e12 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005e14:	f001 f8ee 	bl	8006ff4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005e18:	4b39      	ldr	r3, [pc, #228]	; (8005f00 <xTaskResumeAll+0x118>)
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	3b01      	subs	r3, #1
 8005e1e:	4a38      	ldr	r2, [pc, #224]	; (8005f00 <xTaskResumeAll+0x118>)
 8005e20:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005e22:	4b37      	ldr	r3, [pc, #220]	; (8005f00 <xTaskResumeAll+0x118>)
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d162      	bne.n	8005ef0 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005e2a:	4b36      	ldr	r3, [pc, #216]	; (8005f04 <xTaskResumeAll+0x11c>)
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d05e      	beq.n	8005ef0 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005e32:	e02f      	b.n	8005e94 <xTaskResumeAll+0xac>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8005e34:	4b34      	ldr	r3, [pc, #208]	; (8005f08 <xTaskResumeAll+0x120>)
 8005e36:	68db      	ldr	r3, [r3, #12]
 8005e38:	68db      	ldr	r3, [r3, #12]
 8005e3a:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	3318      	adds	r3, #24
 8005e40:	4618      	mov	r0, r3
 8005e42:	f7ff f85f 	bl	8004f04 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	3304      	adds	r3, #4
 8005e4a:	4618      	mov	r0, r3
 8005e4c:	f7ff f85a 	bl	8004f04 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005e54:	4b2d      	ldr	r3, [pc, #180]	; (8005f0c <xTaskResumeAll+0x124>)
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	429a      	cmp	r2, r3
 8005e5a:	d903      	bls.n	8005e64 <xTaskResumeAll+0x7c>
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e60:	4a2a      	ldr	r2, [pc, #168]	; (8005f0c <xTaskResumeAll+0x124>)
 8005e62:	6013      	str	r3, [r2, #0]
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005e68:	4613      	mov	r3, r2
 8005e6a:	009b      	lsls	r3, r3, #2
 8005e6c:	4413      	add	r3, r2
 8005e6e:	009b      	lsls	r3, r3, #2
 8005e70:	4a27      	ldr	r2, [pc, #156]	; (8005f10 <xTaskResumeAll+0x128>)
 8005e72:	441a      	add	r2, r3
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	3304      	adds	r3, #4
 8005e78:	4619      	mov	r1, r3
 8005e7a:	4610      	mov	r0, r2
 8005e7c:	f7fe ffe5 	bl	8004e4a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005e84:	4b23      	ldr	r3, [pc, #140]	; (8005f14 <xTaskResumeAll+0x12c>)
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e8a:	429a      	cmp	r2, r3
 8005e8c:	d302      	bcc.n	8005e94 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8005e8e:	4b22      	ldr	r3, [pc, #136]	; (8005f18 <xTaskResumeAll+0x130>)
 8005e90:	2201      	movs	r2, #1
 8005e92:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005e94:	4b1c      	ldr	r3, [pc, #112]	; (8005f08 <xTaskResumeAll+0x120>)
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	d1cb      	bne.n	8005e34 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d001      	beq.n	8005ea6 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005ea2:	f000 fb63 	bl	800656c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8005ea6:	4b1d      	ldr	r3, [pc, #116]	; (8005f1c <xTaskResumeAll+0x134>)
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d010      	beq.n	8005ed4 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005eb2:	f000 f847 	bl	8005f44 <xTaskIncrementTick>
 8005eb6:	4603      	mov	r3, r0
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d002      	beq.n	8005ec2 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8005ebc:	4b16      	ldr	r3, [pc, #88]	; (8005f18 <xTaskResumeAll+0x130>)
 8005ebe:	2201      	movs	r2, #1
 8005ec0:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	3b01      	subs	r3, #1
 8005ec6:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d1f1      	bne.n	8005eb2 <xTaskResumeAll+0xca>

						uxPendedTicks = 0;
 8005ece:	4b13      	ldr	r3, [pc, #76]	; (8005f1c <xTaskResumeAll+0x134>)
 8005ed0:	2200      	movs	r2, #0
 8005ed2:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005ed4:	4b10      	ldr	r3, [pc, #64]	; (8005f18 <xTaskResumeAll+0x130>)
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	d009      	beq.n	8005ef0 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005edc:	2301      	movs	r3, #1
 8005ede:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005ee0:	4b0f      	ldr	r3, [pc, #60]	; (8005f20 <xTaskResumeAll+0x138>)
 8005ee2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005ee6:	601a      	str	r2, [r3, #0]
 8005ee8:	f3bf 8f4f 	dsb	sy
 8005eec:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005ef0:	f001 f8b0 	bl	8007054 <vPortExitCritical>

	return xAlreadyYielded;
 8005ef4:	68bb      	ldr	r3, [r7, #8]
}
 8005ef6:	4618      	mov	r0, r3
 8005ef8:	3710      	adds	r7, #16
 8005efa:	46bd      	mov	sp, r7
 8005efc:	bd80      	pop	{r7, pc}
 8005efe:	bf00      	nop
 8005f00:	20000e80 	.word	0x20000e80
 8005f04:	20000e58 	.word	0x20000e58
 8005f08:	20000e18 	.word	0x20000e18
 8005f0c:	20000e60 	.word	0x20000e60
 8005f10:	20000988 	.word	0x20000988
 8005f14:	20000984 	.word	0x20000984
 8005f18:	20000e6c 	.word	0x20000e6c
 8005f1c:	20000e68 	.word	0x20000e68
 8005f20:	e000ed04 	.word	0xe000ed04

08005f24 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8005f24:	b480      	push	{r7}
 8005f26:	b083      	sub	sp, #12
 8005f28:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8005f2a:	4b05      	ldr	r3, [pc, #20]	; (8005f40 <xTaskGetTickCount+0x1c>)
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8005f30:	687b      	ldr	r3, [r7, #4]
}
 8005f32:	4618      	mov	r0, r3
 8005f34:	370c      	adds	r7, #12
 8005f36:	46bd      	mov	sp, r7
 8005f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f3c:	4770      	bx	lr
 8005f3e:	bf00      	nop
 8005f40:	20000e5c 	.word	0x20000e5c

08005f44 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005f44:	b580      	push	{r7, lr}
 8005f46:	b086      	sub	sp, #24
 8005f48:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8005f4a:	2300      	movs	r3, #0
 8005f4c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005f4e:	4b51      	ldr	r3, [pc, #324]	; (8006094 <xTaskIncrementTick+0x150>)
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	f040 808e 	bne.w	8006074 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005f58:	4b4f      	ldr	r3, [pc, #316]	; (8006098 <xTaskIncrementTick+0x154>)
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	3301      	adds	r3, #1
 8005f5e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005f60:	4a4d      	ldr	r2, [pc, #308]	; (8006098 <xTaskIncrementTick+0x154>)
 8005f62:	693b      	ldr	r3, [r7, #16]
 8005f64:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005f66:	693b      	ldr	r3, [r7, #16]
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d120      	bne.n	8005fae <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8005f6c:	4b4b      	ldr	r3, [pc, #300]	; (800609c <xTaskIncrementTick+0x158>)
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	d00a      	beq.n	8005f8c <xTaskIncrementTick+0x48>
	__asm volatile
 8005f76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f7a:	f383 8811 	msr	BASEPRI, r3
 8005f7e:	f3bf 8f6f 	isb	sy
 8005f82:	f3bf 8f4f 	dsb	sy
 8005f86:	603b      	str	r3, [r7, #0]
}
 8005f88:	bf00      	nop
 8005f8a:	e7fe      	b.n	8005f8a <xTaskIncrementTick+0x46>
 8005f8c:	4b43      	ldr	r3, [pc, #268]	; (800609c <xTaskIncrementTick+0x158>)
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	60fb      	str	r3, [r7, #12]
 8005f92:	4b43      	ldr	r3, [pc, #268]	; (80060a0 <xTaskIncrementTick+0x15c>)
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	4a41      	ldr	r2, [pc, #260]	; (800609c <xTaskIncrementTick+0x158>)
 8005f98:	6013      	str	r3, [r2, #0]
 8005f9a:	4a41      	ldr	r2, [pc, #260]	; (80060a0 <xTaskIncrementTick+0x15c>)
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	6013      	str	r3, [r2, #0]
 8005fa0:	4b40      	ldr	r3, [pc, #256]	; (80060a4 <xTaskIncrementTick+0x160>)
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	3301      	adds	r3, #1
 8005fa6:	4a3f      	ldr	r2, [pc, #252]	; (80060a4 <xTaskIncrementTick+0x160>)
 8005fa8:	6013      	str	r3, [r2, #0]
 8005faa:	f000 fadf 	bl	800656c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005fae:	4b3e      	ldr	r3, [pc, #248]	; (80060a8 <xTaskIncrementTick+0x164>)
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	693a      	ldr	r2, [r7, #16]
 8005fb4:	429a      	cmp	r2, r3
 8005fb6:	d34e      	bcc.n	8006056 <xTaskIncrementTick+0x112>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005fb8:	4b38      	ldr	r3, [pc, #224]	; (800609c <xTaskIncrementTick+0x158>)
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d101      	bne.n	8005fc6 <xTaskIncrementTick+0x82>
 8005fc2:	2301      	movs	r3, #1
 8005fc4:	e000      	b.n	8005fc8 <xTaskIncrementTick+0x84>
 8005fc6:	2300      	movs	r3, #0
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d004      	beq.n	8005fd6 <xTaskIncrementTick+0x92>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005fcc:	4b36      	ldr	r3, [pc, #216]	; (80060a8 <xTaskIncrementTick+0x164>)
 8005fce:	f04f 32ff 	mov.w	r2, #4294967295
 8005fd2:	601a      	str	r2, [r3, #0]
					break;
 8005fd4:	e03f      	b.n	8006056 <xTaskIncrementTick+0x112>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8005fd6:	4b31      	ldr	r3, [pc, #196]	; (800609c <xTaskIncrementTick+0x158>)
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	68db      	ldr	r3, [r3, #12]
 8005fdc:	68db      	ldr	r3, [r3, #12]
 8005fde:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005fe0:	68bb      	ldr	r3, [r7, #8]
 8005fe2:	685b      	ldr	r3, [r3, #4]
 8005fe4:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005fe6:	693a      	ldr	r2, [r7, #16]
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	429a      	cmp	r2, r3
 8005fec:	d203      	bcs.n	8005ff6 <xTaskIncrementTick+0xb2>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005fee:	4a2e      	ldr	r2, [pc, #184]	; (80060a8 <xTaskIncrementTick+0x164>)
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	6013      	str	r3, [r2, #0]
						break;
 8005ff4:	e02f      	b.n	8006056 <xTaskIncrementTick+0x112>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005ff6:	68bb      	ldr	r3, [r7, #8]
 8005ff8:	3304      	adds	r3, #4
 8005ffa:	4618      	mov	r0, r3
 8005ffc:	f7fe ff82 	bl	8004f04 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006000:	68bb      	ldr	r3, [r7, #8]
 8006002:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006004:	2b00      	cmp	r3, #0
 8006006:	d004      	beq.n	8006012 <xTaskIncrementTick+0xce>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006008:	68bb      	ldr	r3, [r7, #8]
 800600a:	3318      	adds	r3, #24
 800600c:	4618      	mov	r0, r3
 800600e:	f7fe ff79 	bl	8004f04 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8006012:	68bb      	ldr	r3, [r7, #8]
 8006014:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006016:	4b25      	ldr	r3, [pc, #148]	; (80060ac <xTaskIncrementTick+0x168>)
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	429a      	cmp	r2, r3
 800601c:	d903      	bls.n	8006026 <xTaskIncrementTick+0xe2>
 800601e:	68bb      	ldr	r3, [r7, #8]
 8006020:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006022:	4a22      	ldr	r2, [pc, #136]	; (80060ac <xTaskIncrementTick+0x168>)
 8006024:	6013      	str	r3, [r2, #0]
 8006026:	68bb      	ldr	r3, [r7, #8]
 8006028:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800602a:	4613      	mov	r3, r2
 800602c:	009b      	lsls	r3, r3, #2
 800602e:	4413      	add	r3, r2
 8006030:	009b      	lsls	r3, r3, #2
 8006032:	4a1f      	ldr	r2, [pc, #124]	; (80060b0 <xTaskIncrementTick+0x16c>)
 8006034:	441a      	add	r2, r3
 8006036:	68bb      	ldr	r3, [r7, #8]
 8006038:	3304      	adds	r3, #4
 800603a:	4619      	mov	r1, r3
 800603c:	4610      	mov	r0, r2
 800603e:	f7fe ff04 	bl	8004e4a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006042:	68bb      	ldr	r3, [r7, #8]
 8006044:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006046:	4b1b      	ldr	r3, [pc, #108]	; (80060b4 <xTaskIncrementTick+0x170>)
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800604c:	429a      	cmp	r2, r3
 800604e:	d3b3      	bcc.n	8005fb8 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8006050:	2301      	movs	r3, #1
 8006052:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006054:	e7b0      	b.n	8005fb8 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006056:	4b17      	ldr	r3, [pc, #92]	; (80060b4 <xTaskIncrementTick+0x170>)
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800605c:	4914      	ldr	r1, [pc, #80]	; (80060b0 <xTaskIncrementTick+0x16c>)
 800605e:	4613      	mov	r3, r2
 8006060:	009b      	lsls	r3, r3, #2
 8006062:	4413      	add	r3, r2
 8006064:	009b      	lsls	r3, r3, #2
 8006066:	440b      	add	r3, r1
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	2b01      	cmp	r3, #1
 800606c:	d907      	bls.n	800607e <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 800606e:	2301      	movs	r3, #1
 8006070:	617b      	str	r3, [r7, #20]
 8006072:	e004      	b.n	800607e <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8006074:	4b10      	ldr	r3, [pc, #64]	; (80060b8 <xTaskIncrementTick+0x174>)
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	3301      	adds	r3, #1
 800607a:	4a0f      	ldr	r2, [pc, #60]	; (80060b8 <xTaskIncrementTick+0x174>)
 800607c:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800607e:	4b0f      	ldr	r3, [pc, #60]	; (80060bc <xTaskIncrementTick+0x178>)
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	2b00      	cmp	r3, #0
 8006084:	d001      	beq.n	800608a <xTaskIncrementTick+0x146>
		{
			xSwitchRequired = pdTRUE;
 8006086:	2301      	movs	r3, #1
 8006088:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800608a:	697b      	ldr	r3, [r7, #20]
}
 800608c:	4618      	mov	r0, r3
 800608e:	3718      	adds	r7, #24
 8006090:	46bd      	mov	sp, r7
 8006092:	bd80      	pop	{r7, pc}
 8006094:	20000e80 	.word	0x20000e80
 8006098:	20000e5c 	.word	0x20000e5c
 800609c:	20000e10 	.word	0x20000e10
 80060a0:	20000e14 	.word	0x20000e14
 80060a4:	20000e70 	.word	0x20000e70
 80060a8:	20000e78 	.word	0x20000e78
 80060ac:	20000e60 	.word	0x20000e60
 80060b0:	20000988 	.word	0x20000988
 80060b4:	20000984 	.word	0x20000984
 80060b8:	20000e68 	.word	0x20000e68
 80060bc:	20000e6c 	.word	0x20000e6c

080060c0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80060c0:	b480      	push	{r7}
 80060c2:	b085      	sub	sp, #20
 80060c4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80060c6:	4b2a      	ldr	r3, [pc, #168]	; (8006170 <vTaskSwitchContext+0xb0>)
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	d003      	beq.n	80060d6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80060ce:	4b29      	ldr	r3, [pc, #164]	; (8006174 <vTaskSwitchContext+0xb4>)
 80060d0:	2201      	movs	r2, #1
 80060d2:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80060d4:	e046      	b.n	8006164 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 80060d6:	4b27      	ldr	r3, [pc, #156]	; (8006174 <vTaskSwitchContext+0xb4>)
 80060d8:	2200      	movs	r2, #0
 80060da:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 80060dc:	4b26      	ldr	r3, [pc, #152]	; (8006178 <vTaskSwitchContext+0xb8>)
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	60fb      	str	r3, [r7, #12]
 80060e2:	e010      	b.n	8006106 <vTaskSwitchContext+0x46>
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d10a      	bne.n	8006100 <vTaskSwitchContext+0x40>
	__asm volatile
 80060ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80060ee:	f383 8811 	msr	BASEPRI, r3
 80060f2:	f3bf 8f6f 	isb	sy
 80060f6:	f3bf 8f4f 	dsb	sy
 80060fa:	607b      	str	r3, [r7, #4]
}
 80060fc:	bf00      	nop
 80060fe:	e7fe      	b.n	80060fe <vTaskSwitchContext+0x3e>
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	3b01      	subs	r3, #1
 8006104:	60fb      	str	r3, [r7, #12]
 8006106:	491d      	ldr	r1, [pc, #116]	; (800617c <vTaskSwitchContext+0xbc>)
 8006108:	68fa      	ldr	r2, [r7, #12]
 800610a:	4613      	mov	r3, r2
 800610c:	009b      	lsls	r3, r3, #2
 800610e:	4413      	add	r3, r2
 8006110:	009b      	lsls	r3, r3, #2
 8006112:	440b      	add	r3, r1
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	2b00      	cmp	r3, #0
 8006118:	d0e4      	beq.n	80060e4 <vTaskSwitchContext+0x24>
 800611a:	68fa      	ldr	r2, [r7, #12]
 800611c:	4613      	mov	r3, r2
 800611e:	009b      	lsls	r3, r3, #2
 8006120:	4413      	add	r3, r2
 8006122:	009b      	lsls	r3, r3, #2
 8006124:	4a15      	ldr	r2, [pc, #84]	; (800617c <vTaskSwitchContext+0xbc>)
 8006126:	4413      	add	r3, r2
 8006128:	60bb      	str	r3, [r7, #8]
 800612a:	68bb      	ldr	r3, [r7, #8]
 800612c:	685b      	ldr	r3, [r3, #4]
 800612e:	685a      	ldr	r2, [r3, #4]
 8006130:	68bb      	ldr	r3, [r7, #8]
 8006132:	605a      	str	r2, [r3, #4]
 8006134:	68bb      	ldr	r3, [r7, #8]
 8006136:	685a      	ldr	r2, [r3, #4]
 8006138:	68bb      	ldr	r3, [r7, #8]
 800613a:	3308      	adds	r3, #8
 800613c:	429a      	cmp	r2, r3
 800613e:	d104      	bne.n	800614a <vTaskSwitchContext+0x8a>
 8006140:	68bb      	ldr	r3, [r7, #8]
 8006142:	685b      	ldr	r3, [r3, #4]
 8006144:	685a      	ldr	r2, [r3, #4]
 8006146:	68bb      	ldr	r3, [r7, #8]
 8006148:	605a      	str	r2, [r3, #4]
 800614a:	68bb      	ldr	r3, [r7, #8]
 800614c:	685b      	ldr	r3, [r3, #4]
 800614e:	68db      	ldr	r3, [r3, #12]
 8006150:	4a0b      	ldr	r2, [pc, #44]	; (8006180 <vTaskSwitchContext+0xc0>)
 8006152:	6013      	str	r3, [r2, #0]
 8006154:	4a08      	ldr	r2, [pc, #32]	; (8006178 <vTaskSwitchContext+0xb8>)
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800615a:	4b09      	ldr	r3, [pc, #36]	; (8006180 <vTaskSwitchContext+0xc0>)
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	3354      	adds	r3, #84	; 0x54
 8006160:	4a08      	ldr	r2, [pc, #32]	; (8006184 <vTaskSwitchContext+0xc4>)
 8006162:	6013      	str	r3, [r2, #0]
}
 8006164:	bf00      	nop
 8006166:	3714      	adds	r7, #20
 8006168:	46bd      	mov	sp, r7
 800616a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800616e:	4770      	bx	lr
 8006170:	20000e80 	.word	0x20000e80
 8006174:	20000e6c 	.word	0x20000e6c
 8006178:	20000e60 	.word	0x20000e60
 800617c:	20000988 	.word	0x20000988
 8006180:	20000984 	.word	0x20000984
 8006184:	20000010 	.word	0x20000010

08006188 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8006188:	b580      	push	{r7, lr}
 800618a:	b084      	sub	sp, #16
 800618c:	af00      	add	r7, sp, #0
 800618e:	6078      	str	r0, [r7, #4]
 8006190:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	2b00      	cmp	r3, #0
 8006196:	d10a      	bne.n	80061ae <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8006198:	f04f 0350 	mov.w	r3, #80	; 0x50
 800619c:	f383 8811 	msr	BASEPRI, r3
 80061a0:	f3bf 8f6f 	isb	sy
 80061a4:	f3bf 8f4f 	dsb	sy
 80061a8:	60fb      	str	r3, [r7, #12]
}
 80061aa:	bf00      	nop
 80061ac:	e7fe      	b.n	80061ac <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80061ae:	4b07      	ldr	r3, [pc, #28]	; (80061cc <vTaskPlaceOnEventList+0x44>)
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	3318      	adds	r3, #24
 80061b4:	4619      	mov	r1, r3
 80061b6:	6878      	ldr	r0, [r7, #4]
 80061b8:	f7fe fe6b 	bl	8004e92 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80061bc:	2101      	movs	r1, #1
 80061be:	6838      	ldr	r0, [r7, #0]
 80061c0:	f000 fa86 	bl	80066d0 <prvAddCurrentTaskToDelayedList>
}
 80061c4:	bf00      	nop
 80061c6:	3710      	adds	r7, #16
 80061c8:	46bd      	mov	sp, r7
 80061ca:	bd80      	pop	{r7, pc}
 80061cc:	20000984 	.word	0x20000984

080061d0 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80061d0:	b580      	push	{r7, lr}
 80061d2:	b086      	sub	sp, #24
 80061d4:	af00      	add	r7, sp, #0
 80061d6:	60f8      	str	r0, [r7, #12]
 80061d8:	60b9      	str	r1, [r7, #8]
 80061da:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	2b00      	cmp	r3, #0
 80061e0:	d10a      	bne.n	80061f8 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 80061e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061e6:	f383 8811 	msr	BASEPRI, r3
 80061ea:	f3bf 8f6f 	isb	sy
 80061ee:	f3bf 8f4f 	dsb	sy
 80061f2:	617b      	str	r3, [r7, #20]
}
 80061f4:	bf00      	nop
 80061f6:	e7fe      	b.n	80061f6 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80061f8:	4b0a      	ldr	r3, [pc, #40]	; (8006224 <vTaskPlaceOnEventListRestricted+0x54>)
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	3318      	adds	r3, #24
 80061fe:	4619      	mov	r1, r3
 8006200:	68f8      	ldr	r0, [r7, #12]
 8006202:	f7fe fe22 	bl	8004e4a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	2b00      	cmp	r3, #0
 800620a:	d002      	beq.n	8006212 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800620c:	f04f 33ff 	mov.w	r3, #4294967295
 8006210:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8006212:	6879      	ldr	r1, [r7, #4]
 8006214:	68b8      	ldr	r0, [r7, #8]
 8006216:	f000 fa5b 	bl	80066d0 <prvAddCurrentTaskToDelayedList>
	}
 800621a:	bf00      	nop
 800621c:	3718      	adds	r7, #24
 800621e:	46bd      	mov	sp, r7
 8006220:	bd80      	pop	{r7, pc}
 8006222:	bf00      	nop
 8006224:	20000984 	.word	0x20000984

08006228 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8006228:	b580      	push	{r7, lr}
 800622a:	b086      	sub	sp, #24
 800622c:	af00      	add	r7, sp, #0
 800622e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	68db      	ldr	r3, [r3, #12]
 8006234:	68db      	ldr	r3, [r3, #12]
 8006236:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8006238:	693b      	ldr	r3, [r7, #16]
 800623a:	2b00      	cmp	r3, #0
 800623c:	d10a      	bne.n	8006254 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800623e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006242:	f383 8811 	msr	BASEPRI, r3
 8006246:	f3bf 8f6f 	isb	sy
 800624a:	f3bf 8f4f 	dsb	sy
 800624e:	60fb      	str	r3, [r7, #12]
}
 8006250:	bf00      	nop
 8006252:	e7fe      	b.n	8006252 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8006254:	693b      	ldr	r3, [r7, #16]
 8006256:	3318      	adds	r3, #24
 8006258:	4618      	mov	r0, r3
 800625a:	f7fe fe53 	bl	8004f04 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800625e:	4b1e      	ldr	r3, [pc, #120]	; (80062d8 <xTaskRemoveFromEventList+0xb0>)
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	2b00      	cmp	r3, #0
 8006264:	d11d      	bne.n	80062a2 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006266:	693b      	ldr	r3, [r7, #16]
 8006268:	3304      	adds	r3, #4
 800626a:	4618      	mov	r0, r3
 800626c:	f7fe fe4a 	bl	8004f04 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8006270:	693b      	ldr	r3, [r7, #16]
 8006272:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006274:	4b19      	ldr	r3, [pc, #100]	; (80062dc <xTaskRemoveFromEventList+0xb4>)
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	429a      	cmp	r2, r3
 800627a:	d903      	bls.n	8006284 <xTaskRemoveFromEventList+0x5c>
 800627c:	693b      	ldr	r3, [r7, #16]
 800627e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006280:	4a16      	ldr	r2, [pc, #88]	; (80062dc <xTaskRemoveFromEventList+0xb4>)
 8006282:	6013      	str	r3, [r2, #0]
 8006284:	693b      	ldr	r3, [r7, #16]
 8006286:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006288:	4613      	mov	r3, r2
 800628a:	009b      	lsls	r3, r3, #2
 800628c:	4413      	add	r3, r2
 800628e:	009b      	lsls	r3, r3, #2
 8006290:	4a13      	ldr	r2, [pc, #76]	; (80062e0 <xTaskRemoveFromEventList+0xb8>)
 8006292:	441a      	add	r2, r3
 8006294:	693b      	ldr	r3, [r7, #16]
 8006296:	3304      	adds	r3, #4
 8006298:	4619      	mov	r1, r3
 800629a:	4610      	mov	r0, r2
 800629c:	f7fe fdd5 	bl	8004e4a <vListInsertEnd>
 80062a0:	e005      	b.n	80062ae <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80062a2:	693b      	ldr	r3, [r7, #16]
 80062a4:	3318      	adds	r3, #24
 80062a6:	4619      	mov	r1, r3
 80062a8:	480e      	ldr	r0, [pc, #56]	; (80062e4 <xTaskRemoveFromEventList+0xbc>)
 80062aa:	f7fe fdce 	bl	8004e4a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80062ae:	693b      	ldr	r3, [r7, #16]
 80062b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80062b2:	4b0d      	ldr	r3, [pc, #52]	; (80062e8 <xTaskRemoveFromEventList+0xc0>)
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80062b8:	429a      	cmp	r2, r3
 80062ba:	d905      	bls.n	80062c8 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80062bc:	2301      	movs	r3, #1
 80062be:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80062c0:	4b0a      	ldr	r3, [pc, #40]	; (80062ec <xTaskRemoveFromEventList+0xc4>)
 80062c2:	2201      	movs	r2, #1
 80062c4:	601a      	str	r2, [r3, #0]
 80062c6:	e001      	b.n	80062cc <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 80062c8:	2300      	movs	r3, #0
 80062ca:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 80062cc:	697b      	ldr	r3, [r7, #20]
}
 80062ce:	4618      	mov	r0, r3
 80062d0:	3718      	adds	r7, #24
 80062d2:	46bd      	mov	sp, r7
 80062d4:	bd80      	pop	{r7, pc}
 80062d6:	bf00      	nop
 80062d8:	20000e80 	.word	0x20000e80
 80062dc:	20000e60 	.word	0x20000e60
 80062e0:	20000988 	.word	0x20000988
 80062e4:	20000e18 	.word	0x20000e18
 80062e8:	20000984 	.word	0x20000984
 80062ec:	20000e6c 	.word	0x20000e6c

080062f0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80062f0:	b480      	push	{r7}
 80062f2:	b083      	sub	sp, #12
 80062f4:	af00      	add	r7, sp, #0
 80062f6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80062f8:	4b06      	ldr	r3, [pc, #24]	; (8006314 <vTaskInternalSetTimeOutState+0x24>)
 80062fa:	681a      	ldr	r2, [r3, #0]
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8006300:	4b05      	ldr	r3, [pc, #20]	; (8006318 <vTaskInternalSetTimeOutState+0x28>)
 8006302:	681a      	ldr	r2, [r3, #0]
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	605a      	str	r2, [r3, #4]
}
 8006308:	bf00      	nop
 800630a:	370c      	adds	r7, #12
 800630c:	46bd      	mov	sp, r7
 800630e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006312:	4770      	bx	lr
 8006314:	20000e70 	.word	0x20000e70
 8006318:	20000e5c 	.word	0x20000e5c

0800631c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800631c:	b580      	push	{r7, lr}
 800631e:	b088      	sub	sp, #32
 8006320:	af00      	add	r7, sp, #0
 8006322:	6078      	str	r0, [r7, #4]
 8006324:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	2b00      	cmp	r3, #0
 800632a:	d10a      	bne.n	8006342 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800632c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006330:	f383 8811 	msr	BASEPRI, r3
 8006334:	f3bf 8f6f 	isb	sy
 8006338:	f3bf 8f4f 	dsb	sy
 800633c:	613b      	str	r3, [r7, #16]
}
 800633e:	bf00      	nop
 8006340:	e7fe      	b.n	8006340 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8006342:	683b      	ldr	r3, [r7, #0]
 8006344:	2b00      	cmp	r3, #0
 8006346:	d10a      	bne.n	800635e <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8006348:	f04f 0350 	mov.w	r3, #80	; 0x50
 800634c:	f383 8811 	msr	BASEPRI, r3
 8006350:	f3bf 8f6f 	isb	sy
 8006354:	f3bf 8f4f 	dsb	sy
 8006358:	60fb      	str	r3, [r7, #12]
}
 800635a:	bf00      	nop
 800635c:	e7fe      	b.n	800635c <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800635e:	f000 fe49 	bl	8006ff4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8006362:	4b1d      	ldr	r3, [pc, #116]	; (80063d8 <xTaskCheckForTimeOut+0xbc>)
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	685b      	ldr	r3, [r3, #4]
 800636c:	69ba      	ldr	r2, [r7, #24]
 800636e:	1ad3      	subs	r3, r2, r3
 8006370:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8006372:	683b      	ldr	r3, [r7, #0]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	f1b3 3fff 	cmp.w	r3, #4294967295
 800637a:	d102      	bne.n	8006382 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800637c:	2300      	movs	r3, #0
 800637e:	61fb      	str	r3, [r7, #28]
 8006380:	e023      	b.n	80063ca <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	681a      	ldr	r2, [r3, #0]
 8006386:	4b15      	ldr	r3, [pc, #84]	; (80063dc <xTaskCheckForTimeOut+0xc0>)
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	429a      	cmp	r2, r3
 800638c:	d007      	beq.n	800639e <xTaskCheckForTimeOut+0x82>
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	685b      	ldr	r3, [r3, #4]
 8006392:	69ba      	ldr	r2, [r7, #24]
 8006394:	429a      	cmp	r2, r3
 8006396:	d302      	bcc.n	800639e <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8006398:	2301      	movs	r3, #1
 800639a:	61fb      	str	r3, [r7, #28]
 800639c:	e015      	b.n	80063ca <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800639e:	683b      	ldr	r3, [r7, #0]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	697a      	ldr	r2, [r7, #20]
 80063a4:	429a      	cmp	r2, r3
 80063a6:	d20b      	bcs.n	80063c0 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80063a8:	683b      	ldr	r3, [r7, #0]
 80063aa:	681a      	ldr	r2, [r3, #0]
 80063ac:	697b      	ldr	r3, [r7, #20]
 80063ae:	1ad2      	subs	r2, r2, r3
 80063b0:	683b      	ldr	r3, [r7, #0]
 80063b2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80063b4:	6878      	ldr	r0, [r7, #4]
 80063b6:	f7ff ff9b 	bl	80062f0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80063ba:	2300      	movs	r3, #0
 80063bc:	61fb      	str	r3, [r7, #28]
 80063be:	e004      	b.n	80063ca <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 80063c0:	683b      	ldr	r3, [r7, #0]
 80063c2:	2200      	movs	r2, #0
 80063c4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80063c6:	2301      	movs	r3, #1
 80063c8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80063ca:	f000 fe43 	bl	8007054 <vPortExitCritical>

	return xReturn;
 80063ce:	69fb      	ldr	r3, [r7, #28]
}
 80063d0:	4618      	mov	r0, r3
 80063d2:	3720      	adds	r7, #32
 80063d4:	46bd      	mov	sp, r7
 80063d6:	bd80      	pop	{r7, pc}
 80063d8:	20000e5c 	.word	0x20000e5c
 80063dc:	20000e70 	.word	0x20000e70

080063e0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80063e0:	b480      	push	{r7}
 80063e2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80063e4:	4b03      	ldr	r3, [pc, #12]	; (80063f4 <vTaskMissedYield+0x14>)
 80063e6:	2201      	movs	r2, #1
 80063e8:	601a      	str	r2, [r3, #0]
}
 80063ea:	bf00      	nop
 80063ec:	46bd      	mov	sp, r7
 80063ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063f2:	4770      	bx	lr
 80063f4:	20000e6c 	.word	0x20000e6c

080063f8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80063f8:	b580      	push	{r7, lr}
 80063fa:	b082      	sub	sp, #8
 80063fc:	af00      	add	r7, sp, #0
 80063fe:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8006400:	f000 f852 	bl	80064a8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006404:	4b06      	ldr	r3, [pc, #24]	; (8006420 <prvIdleTask+0x28>)
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	2b01      	cmp	r3, #1
 800640a:	d9f9      	bls.n	8006400 <prvIdleTask+0x8>
			{
				taskYIELD();
 800640c:	4b05      	ldr	r3, [pc, #20]	; (8006424 <prvIdleTask+0x2c>)
 800640e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006412:	601a      	str	r2, [r3, #0]
 8006414:	f3bf 8f4f 	dsb	sy
 8006418:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800641c:	e7f0      	b.n	8006400 <prvIdleTask+0x8>
 800641e:	bf00      	nop
 8006420:	20000988 	.word	0x20000988
 8006424:	e000ed04 	.word	0xe000ed04

08006428 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006428:	b580      	push	{r7, lr}
 800642a:	b082      	sub	sp, #8
 800642c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800642e:	2300      	movs	r3, #0
 8006430:	607b      	str	r3, [r7, #4]
 8006432:	e00c      	b.n	800644e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006434:	687a      	ldr	r2, [r7, #4]
 8006436:	4613      	mov	r3, r2
 8006438:	009b      	lsls	r3, r3, #2
 800643a:	4413      	add	r3, r2
 800643c:	009b      	lsls	r3, r3, #2
 800643e:	4a12      	ldr	r2, [pc, #72]	; (8006488 <prvInitialiseTaskLists+0x60>)
 8006440:	4413      	add	r3, r2
 8006442:	4618      	mov	r0, r3
 8006444:	f7fe fcd4 	bl	8004df0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	3301      	adds	r3, #1
 800644c:	607b      	str	r3, [r7, #4]
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	2b37      	cmp	r3, #55	; 0x37
 8006452:	d9ef      	bls.n	8006434 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006454:	480d      	ldr	r0, [pc, #52]	; (800648c <prvInitialiseTaskLists+0x64>)
 8006456:	f7fe fccb 	bl	8004df0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800645a:	480d      	ldr	r0, [pc, #52]	; (8006490 <prvInitialiseTaskLists+0x68>)
 800645c:	f7fe fcc8 	bl	8004df0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006460:	480c      	ldr	r0, [pc, #48]	; (8006494 <prvInitialiseTaskLists+0x6c>)
 8006462:	f7fe fcc5 	bl	8004df0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8006466:	480c      	ldr	r0, [pc, #48]	; (8006498 <prvInitialiseTaskLists+0x70>)
 8006468:	f7fe fcc2 	bl	8004df0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800646c:	480b      	ldr	r0, [pc, #44]	; (800649c <prvInitialiseTaskLists+0x74>)
 800646e:	f7fe fcbf 	bl	8004df0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8006472:	4b0b      	ldr	r3, [pc, #44]	; (80064a0 <prvInitialiseTaskLists+0x78>)
 8006474:	4a05      	ldr	r2, [pc, #20]	; (800648c <prvInitialiseTaskLists+0x64>)
 8006476:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006478:	4b0a      	ldr	r3, [pc, #40]	; (80064a4 <prvInitialiseTaskLists+0x7c>)
 800647a:	4a05      	ldr	r2, [pc, #20]	; (8006490 <prvInitialiseTaskLists+0x68>)
 800647c:	601a      	str	r2, [r3, #0]
}
 800647e:	bf00      	nop
 8006480:	3708      	adds	r7, #8
 8006482:	46bd      	mov	sp, r7
 8006484:	bd80      	pop	{r7, pc}
 8006486:	bf00      	nop
 8006488:	20000988 	.word	0x20000988
 800648c:	20000de8 	.word	0x20000de8
 8006490:	20000dfc 	.word	0x20000dfc
 8006494:	20000e18 	.word	0x20000e18
 8006498:	20000e2c 	.word	0x20000e2c
 800649c:	20000e44 	.word	0x20000e44
 80064a0:	20000e10 	.word	0x20000e10
 80064a4:	20000e14 	.word	0x20000e14

080064a8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80064a8:	b580      	push	{r7, lr}
 80064aa:	b082      	sub	sp, #8
 80064ac:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80064ae:	e019      	b.n	80064e4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80064b0:	f000 fda0 	bl	8006ff4 <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 80064b4:	4b10      	ldr	r3, [pc, #64]	; (80064f8 <prvCheckTasksWaitingTermination+0x50>)
 80064b6:	68db      	ldr	r3, [r3, #12]
 80064b8:	68db      	ldr	r3, [r3, #12]
 80064ba:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	3304      	adds	r3, #4
 80064c0:	4618      	mov	r0, r3
 80064c2:	f7fe fd1f 	bl	8004f04 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80064c6:	4b0d      	ldr	r3, [pc, #52]	; (80064fc <prvCheckTasksWaitingTermination+0x54>)
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	3b01      	subs	r3, #1
 80064cc:	4a0b      	ldr	r2, [pc, #44]	; (80064fc <prvCheckTasksWaitingTermination+0x54>)
 80064ce:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80064d0:	4b0b      	ldr	r3, [pc, #44]	; (8006500 <prvCheckTasksWaitingTermination+0x58>)
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	3b01      	subs	r3, #1
 80064d6:	4a0a      	ldr	r2, [pc, #40]	; (8006500 <prvCheckTasksWaitingTermination+0x58>)
 80064d8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80064da:	f000 fdbb 	bl	8007054 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80064de:	6878      	ldr	r0, [r7, #4]
 80064e0:	f000 f810 	bl	8006504 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80064e4:	4b06      	ldr	r3, [pc, #24]	; (8006500 <prvCheckTasksWaitingTermination+0x58>)
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d1e1      	bne.n	80064b0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80064ec:	bf00      	nop
 80064ee:	bf00      	nop
 80064f0:	3708      	adds	r7, #8
 80064f2:	46bd      	mov	sp, r7
 80064f4:	bd80      	pop	{r7, pc}
 80064f6:	bf00      	nop
 80064f8:	20000e2c 	.word	0x20000e2c
 80064fc:	20000e58 	.word	0x20000e58
 8006500:	20000e40 	.word	0x20000e40

08006504 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8006504:	b580      	push	{r7, lr}
 8006506:	b084      	sub	sp, #16
 8006508:	af00      	add	r7, sp, #0
 800650a:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	3354      	adds	r3, #84	; 0x54
 8006510:	4618      	mov	r0, r3
 8006512:	f001 fecf 	bl	80082b4 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800651c:	2b00      	cmp	r3, #0
 800651e:	d108      	bne.n	8006532 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006524:	4618      	mov	r0, r3
 8006526:	f000 ff4b 	bl	80073c0 <vPortFree>
				vPortFree( pxTCB );
 800652a:	6878      	ldr	r0, [r7, #4]
 800652c:	f000 ff48 	bl	80073c0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8006530:	e018      	b.n	8006564 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8006538:	2b01      	cmp	r3, #1
 800653a:	d103      	bne.n	8006544 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800653c:	6878      	ldr	r0, [r7, #4]
 800653e:	f000 ff3f 	bl	80073c0 <vPortFree>
	}
 8006542:	e00f      	b.n	8006564 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800654a:	2b02      	cmp	r3, #2
 800654c:	d00a      	beq.n	8006564 <prvDeleteTCB+0x60>
	__asm volatile
 800654e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006552:	f383 8811 	msr	BASEPRI, r3
 8006556:	f3bf 8f6f 	isb	sy
 800655a:	f3bf 8f4f 	dsb	sy
 800655e:	60fb      	str	r3, [r7, #12]
}
 8006560:	bf00      	nop
 8006562:	e7fe      	b.n	8006562 <prvDeleteTCB+0x5e>
	}
 8006564:	bf00      	nop
 8006566:	3710      	adds	r7, #16
 8006568:	46bd      	mov	sp, r7
 800656a:	bd80      	pop	{r7, pc}

0800656c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800656c:	b480      	push	{r7}
 800656e:	b083      	sub	sp, #12
 8006570:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006572:	4b0f      	ldr	r3, [pc, #60]	; (80065b0 <prvResetNextTaskUnblockTime+0x44>)
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	2b00      	cmp	r3, #0
 800657a:	d101      	bne.n	8006580 <prvResetNextTaskUnblockTime+0x14>
 800657c:	2301      	movs	r3, #1
 800657e:	e000      	b.n	8006582 <prvResetNextTaskUnblockTime+0x16>
 8006580:	2300      	movs	r3, #0
 8006582:	2b00      	cmp	r3, #0
 8006584:	d004      	beq.n	8006590 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006586:	4b0b      	ldr	r3, [pc, #44]	; (80065b4 <prvResetNextTaskUnblockTime+0x48>)
 8006588:	f04f 32ff 	mov.w	r2, #4294967295
 800658c:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800658e:	e008      	b.n	80065a2 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8006590:	4b07      	ldr	r3, [pc, #28]	; (80065b0 <prvResetNextTaskUnblockTime+0x44>)
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	68db      	ldr	r3, [r3, #12]
 8006596:	68db      	ldr	r3, [r3, #12]
 8006598:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	685b      	ldr	r3, [r3, #4]
 800659e:	4a05      	ldr	r2, [pc, #20]	; (80065b4 <prvResetNextTaskUnblockTime+0x48>)
 80065a0:	6013      	str	r3, [r2, #0]
}
 80065a2:	bf00      	nop
 80065a4:	370c      	adds	r7, #12
 80065a6:	46bd      	mov	sp, r7
 80065a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ac:	4770      	bx	lr
 80065ae:	bf00      	nop
 80065b0:	20000e10 	.word	0x20000e10
 80065b4:	20000e78 	.word	0x20000e78

080065b8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80065b8:	b480      	push	{r7}
 80065ba:	b083      	sub	sp, #12
 80065bc:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80065be:	4b0b      	ldr	r3, [pc, #44]	; (80065ec <xTaskGetSchedulerState+0x34>)
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d102      	bne.n	80065cc <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80065c6:	2301      	movs	r3, #1
 80065c8:	607b      	str	r3, [r7, #4]
 80065ca:	e008      	b.n	80065de <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80065cc:	4b08      	ldr	r3, [pc, #32]	; (80065f0 <xTaskGetSchedulerState+0x38>)
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d102      	bne.n	80065da <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80065d4:	2302      	movs	r3, #2
 80065d6:	607b      	str	r3, [r7, #4]
 80065d8:	e001      	b.n	80065de <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80065da:	2300      	movs	r3, #0
 80065dc:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80065de:	687b      	ldr	r3, [r7, #4]
	}
 80065e0:	4618      	mov	r0, r3
 80065e2:	370c      	adds	r7, #12
 80065e4:	46bd      	mov	sp, r7
 80065e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ea:	4770      	bx	lr
 80065ec:	20000e64 	.word	0x20000e64
 80065f0:	20000e80 	.word	0x20000e80

080065f4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80065f4:	b580      	push	{r7, lr}
 80065f6:	b086      	sub	sp, #24
 80065f8:	af00      	add	r7, sp, #0
 80065fa:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8006600:	2300      	movs	r3, #0
 8006602:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	2b00      	cmp	r3, #0
 8006608:	d056      	beq.n	80066b8 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800660a:	4b2e      	ldr	r3, [pc, #184]	; (80066c4 <xTaskPriorityDisinherit+0xd0>)
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	693a      	ldr	r2, [r7, #16]
 8006610:	429a      	cmp	r2, r3
 8006612:	d00a      	beq.n	800662a <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8006614:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006618:	f383 8811 	msr	BASEPRI, r3
 800661c:	f3bf 8f6f 	isb	sy
 8006620:	f3bf 8f4f 	dsb	sy
 8006624:	60fb      	str	r3, [r7, #12]
}
 8006626:	bf00      	nop
 8006628:	e7fe      	b.n	8006628 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800662a:	693b      	ldr	r3, [r7, #16]
 800662c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800662e:	2b00      	cmp	r3, #0
 8006630:	d10a      	bne.n	8006648 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8006632:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006636:	f383 8811 	msr	BASEPRI, r3
 800663a:	f3bf 8f6f 	isb	sy
 800663e:	f3bf 8f4f 	dsb	sy
 8006642:	60bb      	str	r3, [r7, #8]
}
 8006644:	bf00      	nop
 8006646:	e7fe      	b.n	8006646 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8006648:	693b      	ldr	r3, [r7, #16]
 800664a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800664c:	1e5a      	subs	r2, r3, #1
 800664e:	693b      	ldr	r3, [r7, #16]
 8006650:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8006652:	693b      	ldr	r3, [r7, #16]
 8006654:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006656:	693b      	ldr	r3, [r7, #16]
 8006658:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800665a:	429a      	cmp	r2, r3
 800665c:	d02c      	beq.n	80066b8 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800665e:	693b      	ldr	r3, [r7, #16]
 8006660:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006662:	2b00      	cmp	r3, #0
 8006664:	d128      	bne.n	80066b8 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006666:	693b      	ldr	r3, [r7, #16]
 8006668:	3304      	adds	r3, #4
 800666a:	4618      	mov	r0, r3
 800666c:	f7fe fc4a 	bl	8004f04 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8006670:	693b      	ldr	r3, [r7, #16]
 8006672:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006674:	693b      	ldr	r3, [r7, #16]
 8006676:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006678:	693b      	ldr	r3, [r7, #16]
 800667a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800667c:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8006680:	693b      	ldr	r3, [r7, #16]
 8006682:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8006684:	693b      	ldr	r3, [r7, #16]
 8006686:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006688:	4b0f      	ldr	r3, [pc, #60]	; (80066c8 <xTaskPriorityDisinherit+0xd4>)
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	429a      	cmp	r2, r3
 800668e:	d903      	bls.n	8006698 <xTaskPriorityDisinherit+0xa4>
 8006690:	693b      	ldr	r3, [r7, #16]
 8006692:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006694:	4a0c      	ldr	r2, [pc, #48]	; (80066c8 <xTaskPriorityDisinherit+0xd4>)
 8006696:	6013      	str	r3, [r2, #0]
 8006698:	693b      	ldr	r3, [r7, #16]
 800669a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800669c:	4613      	mov	r3, r2
 800669e:	009b      	lsls	r3, r3, #2
 80066a0:	4413      	add	r3, r2
 80066a2:	009b      	lsls	r3, r3, #2
 80066a4:	4a09      	ldr	r2, [pc, #36]	; (80066cc <xTaskPriorityDisinherit+0xd8>)
 80066a6:	441a      	add	r2, r3
 80066a8:	693b      	ldr	r3, [r7, #16]
 80066aa:	3304      	adds	r3, #4
 80066ac:	4619      	mov	r1, r3
 80066ae:	4610      	mov	r0, r2
 80066b0:	f7fe fbcb 	bl	8004e4a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80066b4:	2301      	movs	r3, #1
 80066b6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80066b8:	697b      	ldr	r3, [r7, #20]
	}
 80066ba:	4618      	mov	r0, r3
 80066bc:	3718      	adds	r7, #24
 80066be:	46bd      	mov	sp, r7
 80066c0:	bd80      	pop	{r7, pc}
 80066c2:	bf00      	nop
 80066c4:	20000984 	.word	0x20000984
 80066c8:	20000e60 	.word	0x20000e60
 80066cc:	20000988 	.word	0x20000988

080066d0 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80066d0:	b580      	push	{r7, lr}
 80066d2:	b084      	sub	sp, #16
 80066d4:	af00      	add	r7, sp, #0
 80066d6:	6078      	str	r0, [r7, #4]
 80066d8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80066da:	4b21      	ldr	r3, [pc, #132]	; (8006760 <prvAddCurrentTaskToDelayedList+0x90>)
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80066e0:	4b20      	ldr	r3, [pc, #128]	; (8006764 <prvAddCurrentTaskToDelayedList+0x94>)
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	3304      	adds	r3, #4
 80066e6:	4618      	mov	r0, r3
 80066e8:	f7fe fc0c 	bl	8004f04 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80066f2:	d10a      	bne.n	800670a <prvAddCurrentTaskToDelayedList+0x3a>
 80066f4:	683b      	ldr	r3, [r7, #0]
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d007      	beq.n	800670a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80066fa:	4b1a      	ldr	r3, [pc, #104]	; (8006764 <prvAddCurrentTaskToDelayedList+0x94>)
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	3304      	adds	r3, #4
 8006700:	4619      	mov	r1, r3
 8006702:	4819      	ldr	r0, [pc, #100]	; (8006768 <prvAddCurrentTaskToDelayedList+0x98>)
 8006704:	f7fe fba1 	bl	8004e4a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006708:	e026      	b.n	8006758 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800670a:	68fa      	ldr	r2, [r7, #12]
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	4413      	add	r3, r2
 8006710:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006712:	4b14      	ldr	r3, [pc, #80]	; (8006764 <prvAddCurrentTaskToDelayedList+0x94>)
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	68ba      	ldr	r2, [r7, #8]
 8006718:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800671a:	68ba      	ldr	r2, [r7, #8]
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	429a      	cmp	r2, r3
 8006720:	d209      	bcs.n	8006736 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006722:	4b12      	ldr	r3, [pc, #72]	; (800676c <prvAddCurrentTaskToDelayedList+0x9c>)
 8006724:	681a      	ldr	r2, [r3, #0]
 8006726:	4b0f      	ldr	r3, [pc, #60]	; (8006764 <prvAddCurrentTaskToDelayedList+0x94>)
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	3304      	adds	r3, #4
 800672c:	4619      	mov	r1, r3
 800672e:	4610      	mov	r0, r2
 8006730:	f7fe fbaf 	bl	8004e92 <vListInsert>
}
 8006734:	e010      	b.n	8006758 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006736:	4b0e      	ldr	r3, [pc, #56]	; (8006770 <prvAddCurrentTaskToDelayedList+0xa0>)
 8006738:	681a      	ldr	r2, [r3, #0]
 800673a:	4b0a      	ldr	r3, [pc, #40]	; (8006764 <prvAddCurrentTaskToDelayedList+0x94>)
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	3304      	adds	r3, #4
 8006740:	4619      	mov	r1, r3
 8006742:	4610      	mov	r0, r2
 8006744:	f7fe fba5 	bl	8004e92 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006748:	4b0a      	ldr	r3, [pc, #40]	; (8006774 <prvAddCurrentTaskToDelayedList+0xa4>)
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	68ba      	ldr	r2, [r7, #8]
 800674e:	429a      	cmp	r2, r3
 8006750:	d202      	bcs.n	8006758 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8006752:	4a08      	ldr	r2, [pc, #32]	; (8006774 <prvAddCurrentTaskToDelayedList+0xa4>)
 8006754:	68bb      	ldr	r3, [r7, #8]
 8006756:	6013      	str	r3, [r2, #0]
}
 8006758:	bf00      	nop
 800675a:	3710      	adds	r7, #16
 800675c:	46bd      	mov	sp, r7
 800675e:	bd80      	pop	{r7, pc}
 8006760:	20000e5c 	.word	0x20000e5c
 8006764:	20000984 	.word	0x20000984
 8006768:	20000e44 	.word	0x20000e44
 800676c:	20000e14 	.word	0x20000e14
 8006770:	20000e10 	.word	0x20000e10
 8006774:	20000e78 	.word	0x20000e78

08006778 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8006778:	b580      	push	{r7, lr}
 800677a:	b08a      	sub	sp, #40	; 0x28
 800677c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800677e:	2300      	movs	r3, #0
 8006780:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8006782:	f000 facb 	bl	8006d1c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8006786:	4b1c      	ldr	r3, [pc, #112]	; (80067f8 <xTimerCreateTimerTask+0x80>)
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	2b00      	cmp	r3, #0
 800678c:	d021      	beq.n	80067d2 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800678e:	2300      	movs	r3, #0
 8006790:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8006792:	2300      	movs	r3, #0
 8006794:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8006796:	1d3a      	adds	r2, r7, #4
 8006798:	f107 0108 	add.w	r1, r7, #8
 800679c:	f107 030c 	add.w	r3, r7, #12
 80067a0:	4618      	mov	r0, r3
 80067a2:	f7fe fb0b 	bl	8004dbc <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80067a6:	6879      	ldr	r1, [r7, #4]
 80067a8:	68bb      	ldr	r3, [r7, #8]
 80067aa:	68fa      	ldr	r2, [r7, #12]
 80067ac:	9202      	str	r2, [sp, #8]
 80067ae:	9301      	str	r3, [sp, #4]
 80067b0:	2302      	movs	r3, #2
 80067b2:	9300      	str	r3, [sp, #0]
 80067b4:	2300      	movs	r3, #0
 80067b6:	460a      	mov	r2, r1
 80067b8:	4910      	ldr	r1, [pc, #64]	; (80067fc <xTimerCreateTimerTask+0x84>)
 80067ba:	4811      	ldr	r0, [pc, #68]	; (8006800 <xTimerCreateTimerTask+0x88>)
 80067bc:	f7ff f8b2 	bl	8005924 <xTaskCreateStatic>
 80067c0:	4603      	mov	r3, r0
 80067c2:	4a10      	ldr	r2, [pc, #64]	; (8006804 <xTimerCreateTimerTask+0x8c>)
 80067c4:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80067c6:	4b0f      	ldr	r3, [pc, #60]	; (8006804 <xTimerCreateTimerTask+0x8c>)
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d001      	beq.n	80067d2 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80067ce:	2301      	movs	r3, #1
 80067d0:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80067d2:	697b      	ldr	r3, [r7, #20]
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	d10a      	bne.n	80067ee <xTimerCreateTimerTask+0x76>
	__asm volatile
 80067d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067dc:	f383 8811 	msr	BASEPRI, r3
 80067e0:	f3bf 8f6f 	isb	sy
 80067e4:	f3bf 8f4f 	dsb	sy
 80067e8:	613b      	str	r3, [r7, #16]
}
 80067ea:	bf00      	nop
 80067ec:	e7fe      	b.n	80067ec <xTimerCreateTimerTask+0x74>
	return xReturn;
 80067ee:	697b      	ldr	r3, [r7, #20]
}
 80067f0:	4618      	mov	r0, r3
 80067f2:	3718      	adds	r7, #24
 80067f4:	46bd      	mov	sp, r7
 80067f6:	bd80      	pop	{r7, pc}
 80067f8:	20000eb4 	.word	0x20000eb4
 80067fc:	0800a67c 	.word	0x0800a67c
 8006800:	08006925 	.word	0x08006925
 8006804:	20000eb8 	.word	0x20000eb8

08006808 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8006808:	b580      	push	{r7, lr}
 800680a:	b08a      	sub	sp, #40	; 0x28
 800680c:	af00      	add	r7, sp, #0
 800680e:	60f8      	str	r0, [r7, #12]
 8006810:	60b9      	str	r1, [r7, #8]
 8006812:	607a      	str	r2, [r7, #4]
 8006814:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8006816:	2300      	movs	r3, #0
 8006818:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	2b00      	cmp	r3, #0
 800681e:	d10a      	bne.n	8006836 <xTimerGenericCommand+0x2e>
	__asm volatile
 8006820:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006824:	f383 8811 	msr	BASEPRI, r3
 8006828:	f3bf 8f6f 	isb	sy
 800682c:	f3bf 8f4f 	dsb	sy
 8006830:	623b      	str	r3, [r7, #32]
}
 8006832:	bf00      	nop
 8006834:	e7fe      	b.n	8006834 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8006836:	4b1a      	ldr	r3, [pc, #104]	; (80068a0 <xTimerGenericCommand+0x98>)
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	2b00      	cmp	r3, #0
 800683c:	d02a      	beq.n	8006894 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800683e:	68bb      	ldr	r3, [r7, #8]
 8006840:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800684a:	68bb      	ldr	r3, [r7, #8]
 800684c:	2b05      	cmp	r3, #5
 800684e:	dc18      	bgt.n	8006882 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8006850:	f7ff feb2 	bl	80065b8 <xTaskGetSchedulerState>
 8006854:	4603      	mov	r3, r0
 8006856:	2b02      	cmp	r3, #2
 8006858:	d109      	bne.n	800686e <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800685a:	4b11      	ldr	r3, [pc, #68]	; (80068a0 <xTimerGenericCommand+0x98>)
 800685c:	6818      	ldr	r0, [r3, #0]
 800685e:	f107 0110 	add.w	r1, r7, #16
 8006862:	2300      	movs	r3, #0
 8006864:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006866:	f7fe fc79 	bl	800515c <xQueueGenericSend>
 800686a:	6278      	str	r0, [r7, #36]	; 0x24
 800686c:	e012      	b.n	8006894 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800686e:	4b0c      	ldr	r3, [pc, #48]	; (80068a0 <xTimerGenericCommand+0x98>)
 8006870:	6818      	ldr	r0, [r3, #0]
 8006872:	f107 0110 	add.w	r1, r7, #16
 8006876:	2300      	movs	r3, #0
 8006878:	2200      	movs	r2, #0
 800687a:	f7fe fc6f 	bl	800515c <xQueueGenericSend>
 800687e:	6278      	str	r0, [r7, #36]	; 0x24
 8006880:	e008      	b.n	8006894 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8006882:	4b07      	ldr	r3, [pc, #28]	; (80068a0 <xTimerGenericCommand+0x98>)
 8006884:	6818      	ldr	r0, [r3, #0]
 8006886:	f107 0110 	add.w	r1, r7, #16
 800688a:	2300      	movs	r3, #0
 800688c:	683a      	ldr	r2, [r7, #0]
 800688e:	f7fe fd63 	bl	8005358 <xQueueGenericSendFromISR>
 8006892:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8006894:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8006896:	4618      	mov	r0, r3
 8006898:	3728      	adds	r7, #40	; 0x28
 800689a:	46bd      	mov	sp, r7
 800689c:	bd80      	pop	{r7, pc}
 800689e:	bf00      	nop
 80068a0:	20000eb4 	.word	0x20000eb4

080068a4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80068a4:	b580      	push	{r7, lr}
 80068a6:	b088      	sub	sp, #32
 80068a8:	af02      	add	r7, sp, #8
 80068aa:	6078      	str	r0, [r7, #4]
 80068ac:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 80068ae:	4b1c      	ldr	r3, [pc, #112]	; (8006920 <prvProcessExpiredTimer+0x7c>)
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	68db      	ldr	r3, [r3, #12]
 80068b4:	68db      	ldr	r3, [r3, #12]
 80068b6:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80068b8:	697b      	ldr	r3, [r7, #20]
 80068ba:	3304      	adds	r3, #4
 80068bc:	4618      	mov	r0, r3
 80068be:	f7fe fb21 	bl	8004f04 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 80068c2:	697b      	ldr	r3, [r7, #20]
 80068c4:	69db      	ldr	r3, [r3, #28]
 80068c6:	2b01      	cmp	r3, #1
 80068c8:	d122      	bne.n	8006910 <prvProcessExpiredTimer+0x6c>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80068ca:	697b      	ldr	r3, [r7, #20]
 80068cc:	699a      	ldr	r2, [r3, #24]
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	18d1      	adds	r1, r2, r3
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	683a      	ldr	r2, [r7, #0]
 80068d6:	6978      	ldr	r0, [r7, #20]
 80068d8:	f000 f8c8 	bl	8006a6c <prvInsertTimerInActiveList>
 80068dc:	4603      	mov	r3, r0
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d016      	beq.n	8006910 <prvProcessExpiredTimer+0x6c>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80068e2:	2300      	movs	r3, #0
 80068e4:	9300      	str	r3, [sp, #0]
 80068e6:	2300      	movs	r3, #0
 80068e8:	687a      	ldr	r2, [r7, #4]
 80068ea:	2100      	movs	r1, #0
 80068ec:	6978      	ldr	r0, [r7, #20]
 80068ee:	f7ff ff8b 	bl	8006808 <xTimerGenericCommand>
 80068f2:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80068f4:	693b      	ldr	r3, [r7, #16]
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d10a      	bne.n	8006910 <prvProcessExpiredTimer+0x6c>
	__asm volatile
 80068fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80068fe:	f383 8811 	msr	BASEPRI, r3
 8006902:	f3bf 8f6f 	isb	sy
 8006906:	f3bf 8f4f 	dsb	sy
 800690a:	60fb      	str	r3, [r7, #12]
}
 800690c:	bf00      	nop
 800690e:	e7fe      	b.n	800690e <prvProcessExpiredTimer+0x6a>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006910:	697b      	ldr	r3, [r7, #20]
 8006912:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006914:	6978      	ldr	r0, [r7, #20]
 8006916:	4798      	blx	r3
}
 8006918:	bf00      	nop
 800691a:	3718      	adds	r7, #24
 800691c:	46bd      	mov	sp, r7
 800691e:	bd80      	pop	{r7, pc}
 8006920:	20000eac 	.word	0x20000eac

08006924 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 8006924:	b580      	push	{r7, lr}
 8006926:	b084      	sub	sp, #16
 8006928:	af00      	add	r7, sp, #0
 800692a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800692c:	f107 0308 	add.w	r3, r7, #8
 8006930:	4618      	mov	r0, r3
 8006932:	f000 f857 	bl	80069e4 <prvGetNextExpireTime>
 8006936:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8006938:	68bb      	ldr	r3, [r7, #8]
 800693a:	4619      	mov	r1, r3
 800693c:	68f8      	ldr	r0, [r7, #12]
 800693e:	f000 f803 	bl	8006948 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8006942:	f000 f8d5 	bl	8006af0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006946:	e7f1      	b.n	800692c <prvTimerTask+0x8>

08006948 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8006948:	b580      	push	{r7, lr}
 800694a:	b084      	sub	sp, #16
 800694c:	af00      	add	r7, sp, #0
 800694e:	6078      	str	r0, [r7, #4]
 8006950:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8006952:	f7ff fa3b 	bl	8005dcc <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006956:	f107 0308 	add.w	r3, r7, #8
 800695a:	4618      	mov	r0, r3
 800695c:	f000 f866 	bl	8006a2c <prvSampleTimeNow>
 8006960:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8006962:	68bb      	ldr	r3, [r7, #8]
 8006964:	2b00      	cmp	r3, #0
 8006966:	d130      	bne.n	80069ca <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8006968:	683b      	ldr	r3, [r7, #0]
 800696a:	2b00      	cmp	r3, #0
 800696c:	d10a      	bne.n	8006984 <prvProcessTimerOrBlockTask+0x3c>
 800696e:	687a      	ldr	r2, [r7, #4]
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	429a      	cmp	r2, r3
 8006974:	d806      	bhi.n	8006984 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8006976:	f7ff fa37 	bl	8005de8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800697a:	68f9      	ldr	r1, [r7, #12]
 800697c:	6878      	ldr	r0, [r7, #4]
 800697e:	f7ff ff91 	bl	80068a4 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8006982:	e024      	b.n	80069ce <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8006984:	683b      	ldr	r3, [r7, #0]
 8006986:	2b00      	cmp	r3, #0
 8006988:	d008      	beq.n	800699c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800698a:	4b13      	ldr	r3, [pc, #76]	; (80069d8 <prvProcessTimerOrBlockTask+0x90>)
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	2b00      	cmp	r3, #0
 8006992:	bf0c      	ite	eq
 8006994:	2301      	moveq	r3, #1
 8006996:	2300      	movne	r3, #0
 8006998:	b2db      	uxtb	r3, r3
 800699a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800699c:	4b0f      	ldr	r3, [pc, #60]	; (80069dc <prvProcessTimerOrBlockTask+0x94>)
 800699e:	6818      	ldr	r0, [r3, #0]
 80069a0:	687a      	ldr	r2, [r7, #4]
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	1ad3      	subs	r3, r2, r3
 80069a6:	683a      	ldr	r2, [r7, #0]
 80069a8:	4619      	mov	r1, r3
 80069aa:	f7fe ff87 	bl	80058bc <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80069ae:	f7ff fa1b 	bl	8005de8 <xTaskResumeAll>
 80069b2:	4603      	mov	r3, r0
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	d10a      	bne.n	80069ce <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80069b8:	4b09      	ldr	r3, [pc, #36]	; (80069e0 <prvProcessTimerOrBlockTask+0x98>)
 80069ba:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80069be:	601a      	str	r2, [r3, #0]
 80069c0:	f3bf 8f4f 	dsb	sy
 80069c4:	f3bf 8f6f 	isb	sy
}
 80069c8:	e001      	b.n	80069ce <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80069ca:	f7ff fa0d 	bl	8005de8 <xTaskResumeAll>
}
 80069ce:	bf00      	nop
 80069d0:	3710      	adds	r7, #16
 80069d2:	46bd      	mov	sp, r7
 80069d4:	bd80      	pop	{r7, pc}
 80069d6:	bf00      	nop
 80069d8:	20000eb0 	.word	0x20000eb0
 80069dc:	20000eb4 	.word	0x20000eb4
 80069e0:	e000ed04 	.word	0xe000ed04

080069e4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80069e4:	b480      	push	{r7}
 80069e6:	b085      	sub	sp, #20
 80069e8:	af00      	add	r7, sp, #0
 80069ea:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80069ec:	4b0e      	ldr	r3, [pc, #56]	; (8006a28 <prvGetNextExpireTime+0x44>)
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	bf0c      	ite	eq
 80069f6:	2301      	moveq	r3, #1
 80069f8:	2300      	movne	r3, #0
 80069fa:	b2db      	uxtb	r3, r3
 80069fc:	461a      	mov	r2, r3
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d105      	bne.n	8006a16 <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006a0a:	4b07      	ldr	r3, [pc, #28]	; (8006a28 <prvGetNextExpireTime+0x44>)
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	68db      	ldr	r3, [r3, #12]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	60fb      	str	r3, [r7, #12]
 8006a14:	e001      	b.n	8006a1a <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8006a16:	2300      	movs	r3, #0
 8006a18:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8006a1a:	68fb      	ldr	r3, [r7, #12]
}
 8006a1c:	4618      	mov	r0, r3
 8006a1e:	3714      	adds	r7, #20
 8006a20:	46bd      	mov	sp, r7
 8006a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a26:	4770      	bx	lr
 8006a28:	20000eac 	.word	0x20000eac

08006a2c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8006a2c:	b580      	push	{r7, lr}
 8006a2e:	b084      	sub	sp, #16
 8006a30:	af00      	add	r7, sp, #0
 8006a32:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8006a34:	f7ff fa76 	bl	8005f24 <xTaskGetTickCount>
 8006a38:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8006a3a:	4b0b      	ldr	r3, [pc, #44]	; (8006a68 <prvSampleTimeNow+0x3c>)
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	68fa      	ldr	r2, [r7, #12]
 8006a40:	429a      	cmp	r2, r3
 8006a42:	d205      	bcs.n	8006a50 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8006a44:	f000 f908 	bl	8006c58 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	2201      	movs	r2, #1
 8006a4c:	601a      	str	r2, [r3, #0]
 8006a4e:	e002      	b.n	8006a56 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	2200      	movs	r2, #0
 8006a54:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8006a56:	4a04      	ldr	r2, [pc, #16]	; (8006a68 <prvSampleTimeNow+0x3c>)
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8006a5c:	68fb      	ldr	r3, [r7, #12]
}
 8006a5e:	4618      	mov	r0, r3
 8006a60:	3710      	adds	r7, #16
 8006a62:	46bd      	mov	sp, r7
 8006a64:	bd80      	pop	{r7, pc}
 8006a66:	bf00      	nop
 8006a68:	20000ebc 	.word	0x20000ebc

08006a6c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8006a6c:	b580      	push	{r7, lr}
 8006a6e:	b086      	sub	sp, #24
 8006a70:	af00      	add	r7, sp, #0
 8006a72:	60f8      	str	r0, [r7, #12]
 8006a74:	60b9      	str	r1, [r7, #8]
 8006a76:	607a      	str	r2, [r7, #4]
 8006a78:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8006a7a:	2300      	movs	r3, #0
 8006a7c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	68ba      	ldr	r2, [r7, #8]
 8006a82:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	68fa      	ldr	r2, [r7, #12]
 8006a88:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8006a8a:	68ba      	ldr	r2, [r7, #8]
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	429a      	cmp	r2, r3
 8006a90:	d812      	bhi.n	8006ab8 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006a92:	687a      	ldr	r2, [r7, #4]
 8006a94:	683b      	ldr	r3, [r7, #0]
 8006a96:	1ad2      	subs	r2, r2, r3
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	699b      	ldr	r3, [r3, #24]
 8006a9c:	429a      	cmp	r2, r3
 8006a9e:	d302      	bcc.n	8006aa6 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8006aa0:	2301      	movs	r3, #1
 8006aa2:	617b      	str	r3, [r7, #20]
 8006aa4:	e01b      	b.n	8006ade <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8006aa6:	4b10      	ldr	r3, [pc, #64]	; (8006ae8 <prvInsertTimerInActiveList+0x7c>)
 8006aa8:	681a      	ldr	r2, [r3, #0]
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	3304      	adds	r3, #4
 8006aae:	4619      	mov	r1, r3
 8006ab0:	4610      	mov	r0, r2
 8006ab2:	f7fe f9ee 	bl	8004e92 <vListInsert>
 8006ab6:	e012      	b.n	8006ade <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8006ab8:	687a      	ldr	r2, [r7, #4]
 8006aba:	683b      	ldr	r3, [r7, #0]
 8006abc:	429a      	cmp	r2, r3
 8006abe:	d206      	bcs.n	8006ace <prvInsertTimerInActiveList+0x62>
 8006ac0:	68ba      	ldr	r2, [r7, #8]
 8006ac2:	683b      	ldr	r3, [r7, #0]
 8006ac4:	429a      	cmp	r2, r3
 8006ac6:	d302      	bcc.n	8006ace <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8006ac8:	2301      	movs	r3, #1
 8006aca:	617b      	str	r3, [r7, #20]
 8006acc:	e007      	b.n	8006ade <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006ace:	4b07      	ldr	r3, [pc, #28]	; (8006aec <prvInsertTimerInActiveList+0x80>)
 8006ad0:	681a      	ldr	r2, [r3, #0]
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	3304      	adds	r3, #4
 8006ad6:	4619      	mov	r1, r3
 8006ad8:	4610      	mov	r0, r2
 8006ada:	f7fe f9da 	bl	8004e92 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8006ade:	697b      	ldr	r3, [r7, #20]
}
 8006ae0:	4618      	mov	r0, r3
 8006ae2:	3718      	adds	r7, #24
 8006ae4:	46bd      	mov	sp, r7
 8006ae6:	bd80      	pop	{r7, pc}
 8006ae8:	20000eb0 	.word	0x20000eb0
 8006aec:	20000eac 	.word	0x20000eac

08006af0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8006af0:	b580      	push	{r7, lr}
 8006af2:	b08e      	sub	sp, #56	; 0x38
 8006af4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006af6:	e09d      	b.n	8006c34 <prvProcessReceivedCommands+0x144>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	da18      	bge.n	8006b30 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8006afe:	1d3b      	adds	r3, r7, #4
 8006b00:	3304      	adds	r3, #4
 8006b02:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8006b04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	d10a      	bne.n	8006b20 <prvProcessReceivedCommands+0x30>
	__asm volatile
 8006b0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b0e:	f383 8811 	msr	BASEPRI, r3
 8006b12:	f3bf 8f6f 	isb	sy
 8006b16:	f3bf 8f4f 	dsb	sy
 8006b1a:	61fb      	str	r3, [r7, #28]
}
 8006b1c:	bf00      	nop
 8006b1e:	e7fe      	b.n	8006b1e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8006b20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006b26:	6850      	ldr	r0, [r2, #4]
 8006b28:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006b2a:	6892      	ldr	r2, [r2, #8]
 8006b2c:	4611      	mov	r1, r2
 8006b2e:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	db7d      	blt.n	8006c32 <prvProcessReceivedCommands+0x142>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8006b3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b3c:	695b      	ldr	r3, [r3, #20]
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	d004      	beq.n	8006b4c <prvProcessReceivedCommands+0x5c>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006b42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b44:	3304      	adds	r3, #4
 8006b46:	4618      	mov	r0, r3
 8006b48:	f7fe f9dc 	bl	8004f04 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006b4c:	463b      	mov	r3, r7
 8006b4e:	4618      	mov	r0, r3
 8006b50:	f7ff ff6c 	bl	8006a2c <prvSampleTimeNow>
 8006b54:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	2b09      	cmp	r3, #9
 8006b5a:	d86b      	bhi.n	8006c34 <prvProcessReceivedCommands+0x144>
 8006b5c:	a201      	add	r2, pc, #4	; (adr r2, 8006b64 <prvProcessReceivedCommands+0x74>)
 8006b5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b62:	bf00      	nop
 8006b64:	08006b8d 	.word	0x08006b8d
 8006b68:	08006b8d 	.word	0x08006b8d
 8006b6c:	08006b8d 	.word	0x08006b8d
 8006b70:	08006c35 	.word	0x08006c35
 8006b74:	08006be9 	.word	0x08006be9
 8006b78:	08006c21 	.word	0x08006c21
 8006b7c:	08006b8d 	.word	0x08006b8d
 8006b80:	08006b8d 	.word	0x08006b8d
 8006b84:	08006c35 	.word	0x08006c35
 8006b88:	08006be9 	.word	0x08006be9
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8006b8c:	68ba      	ldr	r2, [r7, #8]
 8006b8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b90:	699b      	ldr	r3, [r3, #24]
 8006b92:	18d1      	adds	r1, r2, r3
 8006b94:	68bb      	ldr	r3, [r7, #8]
 8006b96:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006b98:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006b9a:	f7ff ff67 	bl	8006a6c <prvInsertTimerInActiveList>
 8006b9e:	4603      	mov	r3, r0
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	d047      	beq.n	8006c34 <prvProcessReceivedCommands+0x144>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006ba4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ba6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ba8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006baa:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8006bac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006bae:	69db      	ldr	r3, [r3, #28]
 8006bb0:	2b01      	cmp	r3, #1
 8006bb2:	d13f      	bne.n	8006c34 <prvProcessReceivedCommands+0x144>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8006bb4:	68ba      	ldr	r2, [r7, #8]
 8006bb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006bb8:	699b      	ldr	r3, [r3, #24]
 8006bba:	441a      	add	r2, r3
 8006bbc:	2300      	movs	r3, #0
 8006bbe:	9300      	str	r3, [sp, #0]
 8006bc0:	2300      	movs	r3, #0
 8006bc2:	2100      	movs	r1, #0
 8006bc4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006bc6:	f7ff fe1f 	bl	8006808 <xTimerGenericCommand>
 8006bca:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8006bcc:	6a3b      	ldr	r3, [r7, #32]
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	d130      	bne.n	8006c34 <prvProcessReceivedCommands+0x144>
	__asm volatile
 8006bd2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006bd6:	f383 8811 	msr	BASEPRI, r3
 8006bda:	f3bf 8f6f 	isb	sy
 8006bde:	f3bf 8f4f 	dsb	sy
 8006be2:	61bb      	str	r3, [r7, #24]
}
 8006be4:	bf00      	nop
 8006be6:	e7fe      	b.n	8006be6 <prvProcessReceivedCommands+0xf6>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8006be8:	68ba      	ldr	r2, [r7, #8]
 8006bea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006bec:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8006bee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006bf0:	699b      	ldr	r3, [r3, #24]
 8006bf2:	2b00      	cmp	r3, #0
 8006bf4:	d10a      	bne.n	8006c0c <prvProcessReceivedCommands+0x11c>
	__asm volatile
 8006bf6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006bfa:	f383 8811 	msr	BASEPRI, r3
 8006bfe:	f3bf 8f6f 	isb	sy
 8006c02:	f3bf 8f4f 	dsb	sy
 8006c06:	617b      	str	r3, [r7, #20]
}
 8006c08:	bf00      	nop
 8006c0a:	e7fe      	b.n	8006c0a <prvProcessReceivedCommands+0x11a>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8006c0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c0e:	699a      	ldr	r2, [r3, #24]
 8006c10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c12:	18d1      	adds	r1, r2, r3
 8006c14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c16:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006c18:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006c1a:	f7ff ff27 	bl	8006a6c <prvInsertTimerInActiveList>
					break;
 8006c1e:	e009      	b.n	8006c34 <prvProcessReceivedCommands+0x144>
					#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
					{
						/* The timer could have been allocated statically or
						dynamically, so check before attempting to free the
						memory. */
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8006c20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c22:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	d104      	bne.n	8006c34 <prvProcessReceivedCommands+0x144>
						{
							vPortFree( pxTimer );
 8006c2a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006c2c:	f000 fbc8 	bl	80073c0 <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8006c30:	e000      	b.n	8006c34 <prvProcessReceivedCommands+0x144>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8006c32:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006c34:	4b07      	ldr	r3, [pc, #28]	; (8006c54 <prvProcessReceivedCommands+0x164>)
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	1d39      	adds	r1, r7, #4
 8006c3a:	2200      	movs	r2, #0
 8006c3c:	4618      	mov	r0, r3
 8006c3e:	f7fe fc23 	bl	8005488 <xQueueReceive>
 8006c42:	4603      	mov	r3, r0
 8006c44:	2b00      	cmp	r3, #0
 8006c46:	f47f af57 	bne.w	8006af8 <prvProcessReceivedCommands+0x8>
	}
}
 8006c4a:	bf00      	nop
 8006c4c:	bf00      	nop
 8006c4e:	3730      	adds	r7, #48	; 0x30
 8006c50:	46bd      	mov	sp, r7
 8006c52:	bd80      	pop	{r7, pc}
 8006c54:	20000eb4 	.word	0x20000eb4

08006c58 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8006c58:	b580      	push	{r7, lr}
 8006c5a:	b088      	sub	sp, #32
 8006c5c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006c5e:	e045      	b.n	8006cec <prvSwitchTimerLists+0x94>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006c60:	4b2c      	ldr	r3, [pc, #176]	; (8006d14 <prvSwitchTimerLists+0xbc>)
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	68db      	ldr	r3, [r3, #12]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006c6a:	4b2a      	ldr	r3, [pc, #168]	; (8006d14 <prvSwitchTimerLists+0xbc>)
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	68db      	ldr	r3, [r3, #12]
 8006c70:	68db      	ldr	r3, [r3, #12]
 8006c72:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006c74:	68fb      	ldr	r3, [r7, #12]
 8006c76:	3304      	adds	r3, #4
 8006c78:	4618      	mov	r0, r3
 8006c7a:	f7fe f943 	bl	8004f04 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c82:	68f8      	ldr	r0, [r7, #12]
 8006c84:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	69db      	ldr	r3, [r3, #28]
 8006c8a:	2b01      	cmp	r3, #1
 8006c8c:	d12e      	bne.n	8006cec <prvSwitchTimerLists+0x94>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8006c8e:	68fb      	ldr	r3, [r7, #12]
 8006c90:	699b      	ldr	r3, [r3, #24]
 8006c92:	693a      	ldr	r2, [r7, #16]
 8006c94:	4413      	add	r3, r2
 8006c96:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8006c98:	68ba      	ldr	r2, [r7, #8]
 8006c9a:	693b      	ldr	r3, [r7, #16]
 8006c9c:	429a      	cmp	r2, r3
 8006c9e:	d90e      	bls.n	8006cbe <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	68ba      	ldr	r2, [r7, #8]
 8006ca4:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	68fa      	ldr	r2, [r7, #12]
 8006caa:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006cac:	4b19      	ldr	r3, [pc, #100]	; (8006d14 <prvSwitchTimerLists+0xbc>)
 8006cae:	681a      	ldr	r2, [r3, #0]
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	3304      	adds	r3, #4
 8006cb4:	4619      	mov	r1, r3
 8006cb6:	4610      	mov	r0, r2
 8006cb8:	f7fe f8eb 	bl	8004e92 <vListInsert>
 8006cbc:	e016      	b.n	8006cec <prvSwitchTimerLists+0x94>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006cbe:	2300      	movs	r3, #0
 8006cc0:	9300      	str	r3, [sp, #0]
 8006cc2:	2300      	movs	r3, #0
 8006cc4:	693a      	ldr	r2, [r7, #16]
 8006cc6:	2100      	movs	r1, #0
 8006cc8:	68f8      	ldr	r0, [r7, #12]
 8006cca:	f7ff fd9d 	bl	8006808 <xTimerGenericCommand>
 8006cce:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	d10a      	bne.n	8006cec <prvSwitchTimerLists+0x94>
	__asm volatile
 8006cd6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006cda:	f383 8811 	msr	BASEPRI, r3
 8006cde:	f3bf 8f6f 	isb	sy
 8006ce2:	f3bf 8f4f 	dsb	sy
 8006ce6:	603b      	str	r3, [r7, #0]
}
 8006ce8:	bf00      	nop
 8006cea:	e7fe      	b.n	8006cea <prvSwitchTimerLists+0x92>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006cec:	4b09      	ldr	r3, [pc, #36]	; (8006d14 <prvSwitchTimerLists+0xbc>)
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	d1b4      	bne.n	8006c60 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8006cf6:	4b07      	ldr	r3, [pc, #28]	; (8006d14 <prvSwitchTimerLists+0xbc>)
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8006cfc:	4b06      	ldr	r3, [pc, #24]	; (8006d18 <prvSwitchTimerLists+0xc0>)
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	4a04      	ldr	r2, [pc, #16]	; (8006d14 <prvSwitchTimerLists+0xbc>)
 8006d02:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8006d04:	4a04      	ldr	r2, [pc, #16]	; (8006d18 <prvSwitchTimerLists+0xc0>)
 8006d06:	697b      	ldr	r3, [r7, #20]
 8006d08:	6013      	str	r3, [r2, #0]
}
 8006d0a:	bf00      	nop
 8006d0c:	3718      	adds	r7, #24
 8006d0e:	46bd      	mov	sp, r7
 8006d10:	bd80      	pop	{r7, pc}
 8006d12:	bf00      	nop
 8006d14:	20000eac 	.word	0x20000eac
 8006d18:	20000eb0 	.word	0x20000eb0

08006d1c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8006d1c:	b580      	push	{r7, lr}
 8006d1e:	b082      	sub	sp, #8
 8006d20:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8006d22:	f000 f967 	bl	8006ff4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8006d26:	4b15      	ldr	r3, [pc, #84]	; (8006d7c <prvCheckForValidListAndQueue+0x60>)
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	d120      	bne.n	8006d70 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8006d2e:	4814      	ldr	r0, [pc, #80]	; (8006d80 <prvCheckForValidListAndQueue+0x64>)
 8006d30:	f7fe f85e 	bl	8004df0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8006d34:	4813      	ldr	r0, [pc, #76]	; (8006d84 <prvCheckForValidListAndQueue+0x68>)
 8006d36:	f7fe f85b 	bl	8004df0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8006d3a:	4b13      	ldr	r3, [pc, #76]	; (8006d88 <prvCheckForValidListAndQueue+0x6c>)
 8006d3c:	4a10      	ldr	r2, [pc, #64]	; (8006d80 <prvCheckForValidListAndQueue+0x64>)
 8006d3e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8006d40:	4b12      	ldr	r3, [pc, #72]	; (8006d8c <prvCheckForValidListAndQueue+0x70>)
 8006d42:	4a10      	ldr	r2, [pc, #64]	; (8006d84 <prvCheckForValidListAndQueue+0x68>)
 8006d44:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8006d46:	2300      	movs	r3, #0
 8006d48:	9300      	str	r3, [sp, #0]
 8006d4a:	4b11      	ldr	r3, [pc, #68]	; (8006d90 <prvCheckForValidListAndQueue+0x74>)
 8006d4c:	4a11      	ldr	r2, [pc, #68]	; (8006d94 <prvCheckForValidListAndQueue+0x78>)
 8006d4e:	2110      	movs	r1, #16
 8006d50:	200a      	movs	r0, #10
 8006d52:	f7fe f969 	bl	8005028 <xQueueGenericCreateStatic>
 8006d56:	4603      	mov	r3, r0
 8006d58:	4a08      	ldr	r2, [pc, #32]	; (8006d7c <prvCheckForValidListAndQueue+0x60>)
 8006d5a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8006d5c:	4b07      	ldr	r3, [pc, #28]	; (8006d7c <prvCheckForValidListAndQueue+0x60>)
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	2b00      	cmp	r3, #0
 8006d62:	d005      	beq.n	8006d70 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8006d64:	4b05      	ldr	r3, [pc, #20]	; (8006d7c <prvCheckForValidListAndQueue+0x60>)
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	490b      	ldr	r1, [pc, #44]	; (8006d98 <prvCheckForValidListAndQueue+0x7c>)
 8006d6a:	4618      	mov	r0, r3
 8006d6c:	f7fe fd7c 	bl	8005868 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006d70:	f000 f970 	bl	8007054 <vPortExitCritical>
}
 8006d74:	bf00      	nop
 8006d76:	46bd      	mov	sp, r7
 8006d78:	bd80      	pop	{r7, pc}
 8006d7a:	bf00      	nop
 8006d7c:	20000eb4 	.word	0x20000eb4
 8006d80:	20000e84 	.word	0x20000e84
 8006d84:	20000e98 	.word	0x20000e98
 8006d88:	20000eac 	.word	0x20000eac
 8006d8c:	20000eb0 	.word	0x20000eb0
 8006d90:	20000f60 	.word	0x20000f60
 8006d94:	20000ec0 	.word	0x20000ec0
 8006d98:	0800a684 	.word	0x0800a684

08006d9c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006d9c:	b480      	push	{r7}
 8006d9e:	b085      	sub	sp, #20
 8006da0:	af00      	add	r7, sp, #0
 8006da2:	60f8      	str	r0, [r7, #12]
 8006da4:	60b9      	str	r1, [r7, #8]
 8006da6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	3b04      	subs	r3, #4
 8006dac:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8006db4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	3b04      	subs	r3, #4
 8006dba:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006dbc:	68bb      	ldr	r3, [r7, #8]
 8006dbe:	f023 0201 	bic.w	r2, r3, #1
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	3b04      	subs	r3, #4
 8006dca:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006dcc:	4a0c      	ldr	r2, [pc, #48]	; (8006e00 <pxPortInitialiseStack+0x64>)
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	3b14      	subs	r3, #20
 8006dd6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006dd8:	687a      	ldr	r2, [r7, #4]
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	3b04      	subs	r3, #4
 8006de2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	f06f 0202 	mvn.w	r2, #2
 8006dea:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	3b20      	subs	r3, #32
 8006df0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8006df2:	68fb      	ldr	r3, [r7, #12]
}
 8006df4:	4618      	mov	r0, r3
 8006df6:	3714      	adds	r7, #20
 8006df8:	46bd      	mov	sp, r7
 8006dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dfe:	4770      	bx	lr
 8006e00:	08006e05 	.word	0x08006e05

08006e04 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006e04:	b480      	push	{r7}
 8006e06:	b085      	sub	sp, #20
 8006e08:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8006e0a:	2300      	movs	r3, #0
 8006e0c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8006e0e:	4b12      	ldr	r3, [pc, #72]	; (8006e58 <prvTaskExitError+0x54>)
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e16:	d00a      	beq.n	8006e2e <prvTaskExitError+0x2a>
	__asm volatile
 8006e18:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e1c:	f383 8811 	msr	BASEPRI, r3
 8006e20:	f3bf 8f6f 	isb	sy
 8006e24:	f3bf 8f4f 	dsb	sy
 8006e28:	60fb      	str	r3, [r7, #12]
}
 8006e2a:	bf00      	nop
 8006e2c:	e7fe      	b.n	8006e2c <prvTaskExitError+0x28>
	__asm volatile
 8006e2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e32:	f383 8811 	msr	BASEPRI, r3
 8006e36:	f3bf 8f6f 	isb	sy
 8006e3a:	f3bf 8f4f 	dsb	sy
 8006e3e:	60bb      	str	r3, [r7, #8]
}
 8006e40:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8006e42:	bf00      	nop
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	2b00      	cmp	r3, #0
 8006e48:	d0fc      	beq.n	8006e44 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006e4a:	bf00      	nop
 8006e4c:	bf00      	nop
 8006e4e:	3714      	adds	r7, #20
 8006e50:	46bd      	mov	sp, r7
 8006e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e56:	4770      	bx	lr
 8006e58:	2000000c 	.word	0x2000000c
 8006e5c:	00000000 	.word	0x00000000

08006e60 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006e60:	4b07      	ldr	r3, [pc, #28]	; (8006e80 <pxCurrentTCBConst2>)
 8006e62:	6819      	ldr	r1, [r3, #0]
 8006e64:	6808      	ldr	r0, [r1, #0]
 8006e66:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e6a:	f380 8809 	msr	PSP, r0
 8006e6e:	f3bf 8f6f 	isb	sy
 8006e72:	f04f 0000 	mov.w	r0, #0
 8006e76:	f380 8811 	msr	BASEPRI, r0
 8006e7a:	4770      	bx	lr
 8006e7c:	f3af 8000 	nop.w

08006e80 <pxCurrentTCBConst2>:
 8006e80:	20000984 	.word	0x20000984
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006e84:	bf00      	nop
 8006e86:	bf00      	nop

08006e88 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8006e88:	4808      	ldr	r0, [pc, #32]	; (8006eac <prvPortStartFirstTask+0x24>)
 8006e8a:	6800      	ldr	r0, [r0, #0]
 8006e8c:	6800      	ldr	r0, [r0, #0]
 8006e8e:	f380 8808 	msr	MSP, r0
 8006e92:	f04f 0000 	mov.w	r0, #0
 8006e96:	f380 8814 	msr	CONTROL, r0
 8006e9a:	b662      	cpsie	i
 8006e9c:	b661      	cpsie	f
 8006e9e:	f3bf 8f4f 	dsb	sy
 8006ea2:	f3bf 8f6f 	isb	sy
 8006ea6:	df00      	svc	0
 8006ea8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8006eaa:	bf00      	nop
 8006eac:	e000ed08 	.word	0xe000ed08

08006eb0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006eb0:	b580      	push	{r7, lr}
 8006eb2:	b086      	sub	sp, #24
 8006eb4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8006eb6:	4b46      	ldr	r3, [pc, #280]	; (8006fd0 <xPortStartScheduler+0x120>)
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	4a46      	ldr	r2, [pc, #280]	; (8006fd4 <xPortStartScheduler+0x124>)
 8006ebc:	4293      	cmp	r3, r2
 8006ebe:	d10a      	bne.n	8006ed6 <xPortStartScheduler+0x26>
	__asm volatile
 8006ec0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ec4:	f383 8811 	msr	BASEPRI, r3
 8006ec8:	f3bf 8f6f 	isb	sy
 8006ecc:	f3bf 8f4f 	dsb	sy
 8006ed0:	613b      	str	r3, [r7, #16]
}
 8006ed2:	bf00      	nop
 8006ed4:	e7fe      	b.n	8006ed4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8006ed6:	4b3e      	ldr	r3, [pc, #248]	; (8006fd0 <xPortStartScheduler+0x120>)
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	4a3f      	ldr	r2, [pc, #252]	; (8006fd8 <xPortStartScheduler+0x128>)
 8006edc:	4293      	cmp	r3, r2
 8006ede:	d10a      	bne.n	8006ef6 <xPortStartScheduler+0x46>
	__asm volatile
 8006ee0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ee4:	f383 8811 	msr	BASEPRI, r3
 8006ee8:	f3bf 8f6f 	isb	sy
 8006eec:	f3bf 8f4f 	dsb	sy
 8006ef0:	60fb      	str	r3, [r7, #12]
}
 8006ef2:	bf00      	nop
 8006ef4:	e7fe      	b.n	8006ef4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8006ef6:	4b39      	ldr	r3, [pc, #228]	; (8006fdc <xPortStartScheduler+0x12c>)
 8006ef8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8006efa:	697b      	ldr	r3, [r7, #20]
 8006efc:	781b      	ldrb	r3, [r3, #0]
 8006efe:	b2db      	uxtb	r3, r3
 8006f00:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006f02:	697b      	ldr	r3, [r7, #20]
 8006f04:	22ff      	movs	r2, #255	; 0xff
 8006f06:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006f08:	697b      	ldr	r3, [r7, #20]
 8006f0a:	781b      	ldrb	r3, [r3, #0]
 8006f0c:	b2db      	uxtb	r3, r3
 8006f0e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006f10:	78fb      	ldrb	r3, [r7, #3]
 8006f12:	b2db      	uxtb	r3, r3
 8006f14:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8006f18:	b2da      	uxtb	r2, r3
 8006f1a:	4b31      	ldr	r3, [pc, #196]	; (8006fe0 <xPortStartScheduler+0x130>)
 8006f1c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006f1e:	4b31      	ldr	r3, [pc, #196]	; (8006fe4 <xPortStartScheduler+0x134>)
 8006f20:	2207      	movs	r2, #7
 8006f22:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006f24:	e009      	b.n	8006f3a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8006f26:	4b2f      	ldr	r3, [pc, #188]	; (8006fe4 <xPortStartScheduler+0x134>)
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	3b01      	subs	r3, #1
 8006f2c:	4a2d      	ldr	r2, [pc, #180]	; (8006fe4 <xPortStartScheduler+0x134>)
 8006f2e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006f30:	78fb      	ldrb	r3, [r7, #3]
 8006f32:	b2db      	uxtb	r3, r3
 8006f34:	005b      	lsls	r3, r3, #1
 8006f36:	b2db      	uxtb	r3, r3
 8006f38:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006f3a:	78fb      	ldrb	r3, [r7, #3]
 8006f3c:	b2db      	uxtb	r3, r3
 8006f3e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006f42:	2b80      	cmp	r3, #128	; 0x80
 8006f44:	d0ef      	beq.n	8006f26 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8006f46:	4b27      	ldr	r3, [pc, #156]	; (8006fe4 <xPortStartScheduler+0x134>)
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	f1c3 0307 	rsb	r3, r3, #7
 8006f4e:	2b04      	cmp	r3, #4
 8006f50:	d00a      	beq.n	8006f68 <xPortStartScheduler+0xb8>
	__asm volatile
 8006f52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f56:	f383 8811 	msr	BASEPRI, r3
 8006f5a:	f3bf 8f6f 	isb	sy
 8006f5e:	f3bf 8f4f 	dsb	sy
 8006f62:	60bb      	str	r3, [r7, #8]
}
 8006f64:	bf00      	nop
 8006f66:	e7fe      	b.n	8006f66 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8006f68:	4b1e      	ldr	r3, [pc, #120]	; (8006fe4 <xPortStartScheduler+0x134>)
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	021b      	lsls	r3, r3, #8
 8006f6e:	4a1d      	ldr	r2, [pc, #116]	; (8006fe4 <xPortStartScheduler+0x134>)
 8006f70:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006f72:	4b1c      	ldr	r3, [pc, #112]	; (8006fe4 <xPortStartScheduler+0x134>)
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8006f7a:	4a1a      	ldr	r2, [pc, #104]	; (8006fe4 <xPortStartScheduler+0x134>)
 8006f7c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	b2da      	uxtb	r2, r3
 8006f82:	697b      	ldr	r3, [r7, #20]
 8006f84:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8006f86:	4b18      	ldr	r3, [pc, #96]	; (8006fe8 <xPortStartScheduler+0x138>)
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	4a17      	ldr	r2, [pc, #92]	; (8006fe8 <xPortStartScheduler+0x138>)
 8006f8c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8006f90:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006f92:	4b15      	ldr	r3, [pc, #84]	; (8006fe8 <xPortStartScheduler+0x138>)
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	4a14      	ldr	r2, [pc, #80]	; (8006fe8 <xPortStartScheduler+0x138>)
 8006f98:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8006f9c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8006f9e:	f000 f8dd 	bl	800715c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006fa2:	4b12      	ldr	r3, [pc, #72]	; (8006fec <xPortStartScheduler+0x13c>)
 8006fa4:	2200      	movs	r2, #0
 8006fa6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8006fa8:	f000 f8fc 	bl	80071a4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8006fac:	4b10      	ldr	r3, [pc, #64]	; (8006ff0 <xPortStartScheduler+0x140>)
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	4a0f      	ldr	r2, [pc, #60]	; (8006ff0 <xPortStartScheduler+0x140>)
 8006fb2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8006fb6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8006fb8:	f7ff ff66 	bl	8006e88 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8006fbc:	f7ff f880 	bl	80060c0 <vTaskSwitchContext>
	prvTaskExitError();
 8006fc0:	f7ff ff20 	bl	8006e04 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8006fc4:	2300      	movs	r3, #0
}
 8006fc6:	4618      	mov	r0, r3
 8006fc8:	3718      	adds	r7, #24
 8006fca:	46bd      	mov	sp, r7
 8006fcc:	bd80      	pop	{r7, pc}
 8006fce:	bf00      	nop
 8006fd0:	e000ed00 	.word	0xe000ed00
 8006fd4:	410fc271 	.word	0x410fc271
 8006fd8:	410fc270 	.word	0x410fc270
 8006fdc:	e000e400 	.word	0xe000e400
 8006fe0:	20000fb0 	.word	0x20000fb0
 8006fe4:	20000fb4 	.word	0x20000fb4
 8006fe8:	e000ed20 	.word	0xe000ed20
 8006fec:	2000000c 	.word	0x2000000c
 8006ff0:	e000ef34 	.word	0xe000ef34

08006ff4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006ff4:	b480      	push	{r7}
 8006ff6:	b083      	sub	sp, #12
 8006ff8:	af00      	add	r7, sp, #0
	__asm volatile
 8006ffa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ffe:	f383 8811 	msr	BASEPRI, r3
 8007002:	f3bf 8f6f 	isb	sy
 8007006:	f3bf 8f4f 	dsb	sy
 800700a:	607b      	str	r3, [r7, #4]
}
 800700c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800700e:	4b0f      	ldr	r3, [pc, #60]	; (800704c <vPortEnterCritical+0x58>)
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	3301      	adds	r3, #1
 8007014:	4a0d      	ldr	r2, [pc, #52]	; (800704c <vPortEnterCritical+0x58>)
 8007016:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8007018:	4b0c      	ldr	r3, [pc, #48]	; (800704c <vPortEnterCritical+0x58>)
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	2b01      	cmp	r3, #1
 800701e:	d10f      	bne.n	8007040 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007020:	4b0b      	ldr	r3, [pc, #44]	; (8007050 <vPortEnterCritical+0x5c>)
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	b2db      	uxtb	r3, r3
 8007026:	2b00      	cmp	r3, #0
 8007028:	d00a      	beq.n	8007040 <vPortEnterCritical+0x4c>
	__asm volatile
 800702a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800702e:	f383 8811 	msr	BASEPRI, r3
 8007032:	f3bf 8f6f 	isb	sy
 8007036:	f3bf 8f4f 	dsb	sy
 800703a:	603b      	str	r3, [r7, #0]
}
 800703c:	bf00      	nop
 800703e:	e7fe      	b.n	800703e <vPortEnterCritical+0x4a>
	}
}
 8007040:	bf00      	nop
 8007042:	370c      	adds	r7, #12
 8007044:	46bd      	mov	sp, r7
 8007046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800704a:	4770      	bx	lr
 800704c:	2000000c 	.word	0x2000000c
 8007050:	e000ed04 	.word	0xe000ed04

08007054 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8007054:	b480      	push	{r7}
 8007056:	b083      	sub	sp, #12
 8007058:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800705a:	4b12      	ldr	r3, [pc, #72]	; (80070a4 <vPortExitCritical+0x50>)
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	2b00      	cmp	r3, #0
 8007060:	d10a      	bne.n	8007078 <vPortExitCritical+0x24>
	__asm volatile
 8007062:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007066:	f383 8811 	msr	BASEPRI, r3
 800706a:	f3bf 8f6f 	isb	sy
 800706e:	f3bf 8f4f 	dsb	sy
 8007072:	607b      	str	r3, [r7, #4]
}
 8007074:	bf00      	nop
 8007076:	e7fe      	b.n	8007076 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007078:	4b0a      	ldr	r3, [pc, #40]	; (80070a4 <vPortExitCritical+0x50>)
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	3b01      	subs	r3, #1
 800707e:	4a09      	ldr	r2, [pc, #36]	; (80070a4 <vPortExitCritical+0x50>)
 8007080:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8007082:	4b08      	ldr	r3, [pc, #32]	; (80070a4 <vPortExitCritical+0x50>)
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	2b00      	cmp	r3, #0
 8007088:	d105      	bne.n	8007096 <vPortExitCritical+0x42>
 800708a:	2300      	movs	r3, #0
 800708c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800708e:	683b      	ldr	r3, [r7, #0]
 8007090:	f383 8811 	msr	BASEPRI, r3
}
 8007094:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8007096:	bf00      	nop
 8007098:	370c      	adds	r7, #12
 800709a:	46bd      	mov	sp, r7
 800709c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070a0:	4770      	bx	lr
 80070a2:	bf00      	nop
 80070a4:	2000000c 	.word	0x2000000c
	...

080070b0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80070b0:	f3ef 8009 	mrs	r0, PSP
 80070b4:	f3bf 8f6f 	isb	sy
 80070b8:	4b15      	ldr	r3, [pc, #84]	; (8007110 <pxCurrentTCBConst>)
 80070ba:	681a      	ldr	r2, [r3, #0]
 80070bc:	f01e 0f10 	tst.w	lr, #16
 80070c0:	bf08      	it	eq
 80070c2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80070c6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070ca:	6010      	str	r0, [r2, #0]
 80070cc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80070d0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80070d4:	f380 8811 	msr	BASEPRI, r0
 80070d8:	f3bf 8f4f 	dsb	sy
 80070dc:	f3bf 8f6f 	isb	sy
 80070e0:	f7fe ffee 	bl	80060c0 <vTaskSwitchContext>
 80070e4:	f04f 0000 	mov.w	r0, #0
 80070e8:	f380 8811 	msr	BASEPRI, r0
 80070ec:	bc09      	pop	{r0, r3}
 80070ee:	6819      	ldr	r1, [r3, #0]
 80070f0:	6808      	ldr	r0, [r1, #0]
 80070f2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070f6:	f01e 0f10 	tst.w	lr, #16
 80070fa:	bf08      	it	eq
 80070fc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8007100:	f380 8809 	msr	PSP, r0
 8007104:	f3bf 8f6f 	isb	sy
 8007108:	4770      	bx	lr
 800710a:	bf00      	nop
 800710c:	f3af 8000 	nop.w

08007110 <pxCurrentTCBConst>:
 8007110:	20000984 	.word	0x20000984
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007114:	bf00      	nop
 8007116:	bf00      	nop

08007118 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007118:	b580      	push	{r7, lr}
 800711a:	b082      	sub	sp, #8
 800711c:	af00      	add	r7, sp, #0
	__asm volatile
 800711e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007122:	f383 8811 	msr	BASEPRI, r3
 8007126:	f3bf 8f6f 	isb	sy
 800712a:	f3bf 8f4f 	dsb	sy
 800712e:	607b      	str	r3, [r7, #4]
}
 8007130:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007132:	f7fe ff07 	bl	8005f44 <xTaskIncrementTick>
 8007136:	4603      	mov	r3, r0
 8007138:	2b00      	cmp	r3, #0
 800713a:	d003      	beq.n	8007144 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800713c:	4b06      	ldr	r3, [pc, #24]	; (8007158 <SysTick_Handler+0x40>)
 800713e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007142:	601a      	str	r2, [r3, #0]
 8007144:	2300      	movs	r3, #0
 8007146:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007148:	683b      	ldr	r3, [r7, #0]
 800714a:	f383 8811 	msr	BASEPRI, r3
}
 800714e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8007150:	bf00      	nop
 8007152:	3708      	adds	r7, #8
 8007154:	46bd      	mov	sp, r7
 8007156:	bd80      	pop	{r7, pc}
 8007158:	e000ed04 	.word	0xe000ed04

0800715c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800715c:	b480      	push	{r7}
 800715e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007160:	4b0b      	ldr	r3, [pc, #44]	; (8007190 <vPortSetupTimerInterrupt+0x34>)
 8007162:	2200      	movs	r2, #0
 8007164:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007166:	4b0b      	ldr	r3, [pc, #44]	; (8007194 <vPortSetupTimerInterrupt+0x38>)
 8007168:	2200      	movs	r2, #0
 800716a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800716c:	4b0a      	ldr	r3, [pc, #40]	; (8007198 <vPortSetupTimerInterrupt+0x3c>)
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	4a0a      	ldr	r2, [pc, #40]	; (800719c <vPortSetupTimerInterrupt+0x40>)
 8007172:	fba2 2303 	umull	r2, r3, r2, r3
 8007176:	099b      	lsrs	r3, r3, #6
 8007178:	4a09      	ldr	r2, [pc, #36]	; (80071a0 <vPortSetupTimerInterrupt+0x44>)
 800717a:	3b01      	subs	r3, #1
 800717c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800717e:	4b04      	ldr	r3, [pc, #16]	; (8007190 <vPortSetupTimerInterrupt+0x34>)
 8007180:	2207      	movs	r2, #7
 8007182:	601a      	str	r2, [r3, #0]
}
 8007184:	bf00      	nop
 8007186:	46bd      	mov	sp, r7
 8007188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800718c:	4770      	bx	lr
 800718e:	bf00      	nop
 8007190:	e000e010 	.word	0xe000e010
 8007194:	e000e018 	.word	0xe000e018
 8007198:	20000000 	.word	0x20000000
 800719c:	10624dd3 	.word	0x10624dd3
 80071a0:	e000e014 	.word	0xe000e014

080071a4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80071a4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80071b4 <vPortEnableVFP+0x10>
 80071a8:	6801      	ldr	r1, [r0, #0]
 80071aa:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80071ae:	6001      	str	r1, [r0, #0]
 80071b0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80071b2:	bf00      	nop
 80071b4:	e000ed88 	.word	0xe000ed88

080071b8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80071b8:	b480      	push	{r7}
 80071ba:	b085      	sub	sp, #20
 80071bc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80071be:	f3ef 8305 	mrs	r3, IPSR
 80071c2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	2b0f      	cmp	r3, #15
 80071c8:	d914      	bls.n	80071f4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80071ca:	4a17      	ldr	r2, [pc, #92]	; (8007228 <vPortValidateInterruptPriority+0x70>)
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	4413      	add	r3, r2
 80071d0:	781b      	ldrb	r3, [r3, #0]
 80071d2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80071d4:	4b15      	ldr	r3, [pc, #84]	; (800722c <vPortValidateInterruptPriority+0x74>)
 80071d6:	781b      	ldrb	r3, [r3, #0]
 80071d8:	7afa      	ldrb	r2, [r7, #11]
 80071da:	429a      	cmp	r2, r3
 80071dc:	d20a      	bcs.n	80071f4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 80071de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80071e2:	f383 8811 	msr	BASEPRI, r3
 80071e6:	f3bf 8f6f 	isb	sy
 80071ea:	f3bf 8f4f 	dsb	sy
 80071ee:	607b      	str	r3, [r7, #4]
}
 80071f0:	bf00      	nop
 80071f2:	e7fe      	b.n	80071f2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80071f4:	4b0e      	ldr	r3, [pc, #56]	; (8007230 <vPortValidateInterruptPriority+0x78>)
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80071fc:	4b0d      	ldr	r3, [pc, #52]	; (8007234 <vPortValidateInterruptPriority+0x7c>)
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	429a      	cmp	r2, r3
 8007202:	d90a      	bls.n	800721a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8007204:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007208:	f383 8811 	msr	BASEPRI, r3
 800720c:	f3bf 8f6f 	isb	sy
 8007210:	f3bf 8f4f 	dsb	sy
 8007214:	603b      	str	r3, [r7, #0]
}
 8007216:	bf00      	nop
 8007218:	e7fe      	b.n	8007218 <vPortValidateInterruptPriority+0x60>
	}
 800721a:	bf00      	nop
 800721c:	3714      	adds	r7, #20
 800721e:	46bd      	mov	sp, r7
 8007220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007224:	4770      	bx	lr
 8007226:	bf00      	nop
 8007228:	e000e3f0 	.word	0xe000e3f0
 800722c:	20000fb0 	.word	0x20000fb0
 8007230:	e000ed0c 	.word	0xe000ed0c
 8007234:	20000fb4 	.word	0x20000fb4

08007238 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8007238:	b580      	push	{r7, lr}
 800723a:	b08a      	sub	sp, #40	; 0x28
 800723c:	af00      	add	r7, sp, #0
 800723e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007240:	2300      	movs	r3, #0
 8007242:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8007244:	f7fe fdc2 	bl	8005dcc <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8007248:	4b58      	ldr	r3, [pc, #352]	; (80073ac <pvPortMalloc+0x174>)
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	2b00      	cmp	r3, #0
 800724e:	d101      	bne.n	8007254 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007250:	f000 f910 	bl	8007474 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007254:	4b56      	ldr	r3, [pc, #344]	; (80073b0 <pvPortMalloc+0x178>)
 8007256:	681a      	ldr	r2, [r3, #0]
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	4013      	ands	r3, r2
 800725c:	2b00      	cmp	r3, #0
 800725e:	f040 808e 	bne.w	800737e <pvPortMalloc+0x146>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	2b00      	cmp	r3, #0
 8007266:	d01d      	beq.n	80072a4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8007268:	2208      	movs	r2, #8
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	4413      	add	r3, r2
 800726e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	f003 0307 	and.w	r3, r3, #7
 8007276:	2b00      	cmp	r3, #0
 8007278:	d014      	beq.n	80072a4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	f023 0307 	bic.w	r3, r3, #7
 8007280:	3308      	adds	r3, #8
 8007282:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	f003 0307 	and.w	r3, r3, #7
 800728a:	2b00      	cmp	r3, #0
 800728c:	d00a      	beq.n	80072a4 <pvPortMalloc+0x6c>
	__asm volatile
 800728e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007292:	f383 8811 	msr	BASEPRI, r3
 8007296:	f3bf 8f6f 	isb	sy
 800729a:	f3bf 8f4f 	dsb	sy
 800729e:	617b      	str	r3, [r7, #20]
}
 80072a0:	bf00      	nop
 80072a2:	e7fe      	b.n	80072a2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	d069      	beq.n	800737e <pvPortMalloc+0x146>
 80072aa:	4b42      	ldr	r3, [pc, #264]	; (80073b4 <pvPortMalloc+0x17c>)
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	687a      	ldr	r2, [r7, #4]
 80072b0:	429a      	cmp	r2, r3
 80072b2:	d864      	bhi.n	800737e <pvPortMalloc+0x146>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80072b4:	4b40      	ldr	r3, [pc, #256]	; (80073b8 <pvPortMalloc+0x180>)
 80072b6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80072b8:	4b3f      	ldr	r3, [pc, #252]	; (80073b8 <pvPortMalloc+0x180>)
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80072be:	e004      	b.n	80072ca <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 80072c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072c2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80072c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80072ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072cc:	685b      	ldr	r3, [r3, #4]
 80072ce:	687a      	ldr	r2, [r7, #4]
 80072d0:	429a      	cmp	r2, r3
 80072d2:	d903      	bls.n	80072dc <pvPortMalloc+0xa4>
 80072d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	2b00      	cmp	r3, #0
 80072da:	d1f1      	bne.n	80072c0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80072dc:	4b33      	ldr	r3, [pc, #204]	; (80073ac <pvPortMalloc+0x174>)
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80072e2:	429a      	cmp	r2, r3
 80072e4:	d04b      	beq.n	800737e <pvPortMalloc+0x146>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80072e6:	6a3b      	ldr	r3, [r7, #32]
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	2208      	movs	r2, #8
 80072ec:	4413      	add	r3, r2
 80072ee:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80072f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072f2:	681a      	ldr	r2, [r3, #0]
 80072f4:	6a3b      	ldr	r3, [r7, #32]
 80072f6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80072f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072fa:	685a      	ldr	r2, [r3, #4]
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	1ad2      	subs	r2, r2, r3
 8007300:	2308      	movs	r3, #8
 8007302:	005b      	lsls	r3, r3, #1
 8007304:	429a      	cmp	r2, r3
 8007306:	d91f      	bls.n	8007348 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8007308:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	4413      	add	r3, r2
 800730e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007310:	69bb      	ldr	r3, [r7, #24]
 8007312:	f003 0307 	and.w	r3, r3, #7
 8007316:	2b00      	cmp	r3, #0
 8007318:	d00a      	beq.n	8007330 <pvPortMalloc+0xf8>
	__asm volatile
 800731a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800731e:	f383 8811 	msr	BASEPRI, r3
 8007322:	f3bf 8f6f 	isb	sy
 8007326:	f3bf 8f4f 	dsb	sy
 800732a:	613b      	str	r3, [r7, #16]
}
 800732c:	bf00      	nop
 800732e:	e7fe      	b.n	800732e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007330:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007332:	685a      	ldr	r2, [r3, #4]
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	1ad2      	subs	r2, r2, r3
 8007338:	69bb      	ldr	r3, [r7, #24]
 800733a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800733c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800733e:	687a      	ldr	r2, [r7, #4]
 8007340:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8007342:	69b8      	ldr	r0, [r7, #24]
 8007344:	f000 f8f8 	bl	8007538 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007348:	4b1a      	ldr	r3, [pc, #104]	; (80073b4 <pvPortMalloc+0x17c>)
 800734a:	681a      	ldr	r2, [r3, #0]
 800734c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800734e:	685b      	ldr	r3, [r3, #4]
 8007350:	1ad3      	subs	r3, r2, r3
 8007352:	4a18      	ldr	r2, [pc, #96]	; (80073b4 <pvPortMalloc+0x17c>)
 8007354:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8007356:	4b17      	ldr	r3, [pc, #92]	; (80073b4 <pvPortMalloc+0x17c>)
 8007358:	681a      	ldr	r2, [r3, #0]
 800735a:	4b18      	ldr	r3, [pc, #96]	; (80073bc <pvPortMalloc+0x184>)
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	429a      	cmp	r2, r3
 8007360:	d203      	bcs.n	800736a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8007362:	4b14      	ldr	r3, [pc, #80]	; (80073b4 <pvPortMalloc+0x17c>)
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	4a15      	ldr	r2, [pc, #84]	; (80073bc <pvPortMalloc+0x184>)
 8007368:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800736a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800736c:	685a      	ldr	r2, [r3, #4]
 800736e:	4b10      	ldr	r3, [pc, #64]	; (80073b0 <pvPortMalloc+0x178>)
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	431a      	orrs	r2, r3
 8007374:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007376:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007378:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800737a:	2200      	movs	r2, #0
 800737c:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800737e:	f7fe fd33 	bl	8005de8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8007382:	69fb      	ldr	r3, [r7, #28]
 8007384:	f003 0307 	and.w	r3, r3, #7
 8007388:	2b00      	cmp	r3, #0
 800738a:	d00a      	beq.n	80073a2 <pvPortMalloc+0x16a>
	__asm volatile
 800738c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007390:	f383 8811 	msr	BASEPRI, r3
 8007394:	f3bf 8f6f 	isb	sy
 8007398:	f3bf 8f4f 	dsb	sy
 800739c:	60fb      	str	r3, [r7, #12]
}
 800739e:	bf00      	nop
 80073a0:	e7fe      	b.n	80073a0 <pvPortMalloc+0x168>
	return pvReturn;
 80073a2:	69fb      	ldr	r3, [r7, #28]
}
 80073a4:	4618      	mov	r0, r3
 80073a6:	3728      	adds	r7, #40	; 0x28
 80073a8:	46bd      	mov	sp, r7
 80073aa:	bd80      	pop	{r7, pc}
 80073ac:	20001bc0 	.word	0x20001bc0
 80073b0:	20001bcc 	.word	0x20001bcc
 80073b4:	20001bc4 	.word	0x20001bc4
 80073b8:	20001bb8 	.word	0x20001bb8
 80073bc:	20001bc8 	.word	0x20001bc8

080073c0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80073c0:	b580      	push	{r7, lr}
 80073c2:	b086      	sub	sp, #24
 80073c4:	af00      	add	r7, sp, #0
 80073c6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	d048      	beq.n	8007464 <vPortFree+0xa4>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80073d2:	2308      	movs	r3, #8
 80073d4:	425b      	negs	r3, r3
 80073d6:	697a      	ldr	r2, [r7, #20]
 80073d8:	4413      	add	r3, r2
 80073da:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80073dc:	697b      	ldr	r3, [r7, #20]
 80073de:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80073e0:	693b      	ldr	r3, [r7, #16]
 80073e2:	685a      	ldr	r2, [r3, #4]
 80073e4:	4b21      	ldr	r3, [pc, #132]	; (800746c <vPortFree+0xac>)
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	4013      	ands	r3, r2
 80073ea:	2b00      	cmp	r3, #0
 80073ec:	d10a      	bne.n	8007404 <vPortFree+0x44>
	__asm volatile
 80073ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073f2:	f383 8811 	msr	BASEPRI, r3
 80073f6:	f3bf 8f6f 	isb	sy
 80073fa:	f3bf 8f4f 	dsb	sy
 80073fe:	60fb      	str	r3, [r7, #12]
}
 8007400:	bf00      	nop
 8007402:	e7fe      	b.n	8007402 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8007404:	693b      	ldr	r3, [r7, #16]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	2b00      	cmp	r3, #0
 800740a:	d00a      	beq.n	8007422 <vPortFree+0x62>
	__asm volatile
 800740c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007410:	f383 8811 	msr	BASEPRI, r3
 8007414:	f3bf 8f6f 	isb	sy
 8007418:	f3bf 8f4f 	dsb	sy
 800741c:	60bb      	str	r3, [r7, #8]
}
 800741e:	bf00      	nop
 8007420:	e7fe      	b.n	8007420 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8007422:	693b      	ldr	r3, [r7, #16]
 8007424:	685a      	ldr	r2, [r3, #4]
 8007426:	4b11      	ldr	r3, [pc, #68]	; (800746c <vPortFree+0xac>)
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	4013      	ands	r3, r2
 800742c:	2b00      	cmp	r3, #0
 800742e:	d019      	beq.n	8007464 <vPortFree+0xa4>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8007430:	693b      	ldr	r3, [r7, #16]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	2b00      	cmp	r3, #0
 8007436:	d115      	bne.n	8007464 <vPortFree+0xa4>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007438:	693b      	ldr	r3, [r7, #16]
 800743a:	685a      	ldr	r2, [r3, #4]
 800743c:	4b0b      	ldr	r3, [pc, #44]	; (800746c <vPortFree+0xac>)
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	43db      	mvns	r3, r3
 8007442:	401a      	ands	r2, r3
 8007444:	693b      	ldr	r3, [r7, #16]
 8007446:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007448:	f7fe fcc0 	bl	8005dcc <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800744c:	693b      	ldr	r3, [r7, #16]
 800744e:	685a      	ldr	r2, [r3, #4]
 8007450:	4b07      	ldr	r3, [pc, #28]	; (8007470 <vPortFree+0xb0>)
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	4413      	add	r3, r2
 8007456:	4a06      	ldr	r2, [pc, #24]	; (8007470 <vPortFree+0xb0>)
 8007458:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800745a:	6938      	ldr	r0, [r7, #16]
 800745c:	f000 f86c 	bl	8007538 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8007460:	f7fe fcc2 	bl	8005de8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8007464:	bf00      	nop
 8007466:	3718      	adds	r7, #24
 8007468:	46bd      	mov	sp, r7
 800746a:	bd80      	pop	{r7, pc}
 800746c:	20001bcc 	.word	0x20001bcc
 8007470:	20001bc4 	.word	0x20001bc4

08007474 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007474:	b480      	push	{r7}
 8007476:	b085      	sub	sp, #20
 8007478:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800747a:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800747e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8007480:	4b27      	ldr	r3, [pc, #156]	; (8007520 <prvHeapInit+0xac>)
 8007482:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007484:	68fb      	ldr	r3, [r7, #12]
 8007486:	f003 0307 	and.w	r3, r3, #7
 800748a:	2b00      	cmp	r3, #0
 800748c:	d00c      	beq.n	80074a8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800748e:	68fb      	ldr	r3, [r7, #12]
 8007490:	3307      	adds	r3, #7
 8007492:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007494:	68fb      	ldr	r3, [r7, #12]
 8007496:	f023 0307 	bic.w	r3, r3, #7
 800749a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800749c:	68ba      	ldr	r2, [r7, #8]
 800749e:	68fb      	ldr	r3, [r7, #12]
 80074a0:	1ad3      	subs	r3, r2, r3
 80074a2:	4a1f      	ldr	r2, [pc, #124]	; (8007520 <prvHeapInit+0xac>)
 80074a4:	4413      	add	r3, r2
 80074a6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80074a8:	68fb      	ldr	r3, [r7, #12]
 80074aa:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80074ac:	4a1d      	ldr	r2, [pc, #116]	; (8007524 <prvHeapInit+0xb0>)
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80074b2:	4b1c      	ldr	r3, [pc, #112]	; (8007524 <prvHeapInit+0xb0>)
 80074b4:	2200      	movs	r2, #0
 80074b6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	68ba      	ldr	r2, [r7, #8]
 80074bc:	4413      	add	r3, r2
 80074be:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80074c0:	2208      	movs	r2, #8
 80074c2:	68fb      	ldr	r3, [r7, #12]
 80074c4:	1a9b      	subs	r3, r3, r2
 80074c6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80074c8:	68fb      	ldr	r3, [r7, #12]
 80074ca:	f023 0307 	bic.w	r3, r3, #7
 80074ce:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	4a15      	ldr	r2, [pc, #84]	; (8007528 <prvHeapInit+0xb4>)
 80074d4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80074d6:	4b14      	ldr	r3, [pc, #80]	; (8007528 <prvHeapInit+0xb4>)
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	2200      	movs	r2, #0
 80074dc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80074de:	4b12      	ldr	r3, [pc, #72]	; (8007528 <prvHeapInit+0xb4>)
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	2200      	movs	r2, #0
 80074e4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80074ea:	683b      	ldr	r3, [r7, #0]
 80074ec:	68fa      	ldr	r2, [r7, #12]
 80074ee:	1ad2      	subs	r2, r2, r3
 80074f0:	683b      	ldr	r3, [r7, #0]
 80074f2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80074f4:	4b0c      	ldr	r3, [pc, #48]	; (8007528 <prvHeapInit+0xb4>)
 80074f6:	681a      	ldr	r2, [r3, #0]
 80074f8:	683b      	ldr	r3, [r7, #0]
 80074fa:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80074fc:	683b      	ldr	r3, [r7, #0]
 80074fe:	685b      	ldr	r3, [r3, #4]
 8007500:	4a0a      	ldr	r2, [pc, #40]	; (800752c <prvHeapInit+0xb8>)
 8007502:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007504:	683b      	ldr	r3, [r7, #0]
 8007506:	685b      	ldr	r3, [r3, #4]
 8007508:	4a09      	ldr	r2, [pc, #36]	; (8007530 <prvHeapInit+0xbc>)
 800750a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800750c:	4b09      	ldr	r3, [pc, #36]	; (8007534 <prvHeapInit+0xc0>)
 800750e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8007512:	601a      	str	r2, [r3, #0]
}
 8007514:	bf00      	nop
 8007516:	3714      	adds	r7, #20
 8007518:	46bd      	mov	sp, r7
 800751a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800751e:	4770      	bx	lr
 8007520:	20000fb8 	.word	0x20000fb8
 8007524:	20001bb8 	.word	0x20001bb8
 8007528:	20001bc0 	.word	0x20001bc0
 800752c:	20001bc8 	.word	0x20001bc8
 8007530:	20001bc4 	.word	0x20001bc4
 8007534:	20001bcc 	.word	0x20001bcc

08007538 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007538:	b480      	push	{r7}
 800753a:	b085      	sub	sp, #20
 800753c:	af00      	add	r7, sp, #0
 800753e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007540:	4b28      	ldr	r3, [pc, #160]	; (80075e4 <prvInsertBlockIntoFreeList+0xac>)
 8007542:	60fb      	str	r3, [r7, #12]
 8007544:	e002      	b.n	800754c <prvInsertBlockIntoFreeList+0x14>
 8007546:	68fb      	ldr	r3, [r7, #12]
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	60fb      	str	r3, [r7, #12]
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	687a      	ldr	r2, [r7, #4]
 8007552:	429a      	cmp	r2, r3
 8007554:	d8f7      	bhi.n	8007546 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007556:	68fb      	ldr	r3, [r7, #12]
 8007558:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800755a:	68fb      	ldr	r3, [r7, #12]
 800755c:	685b      	ldr	r3, [r3, #4]
 800755e:	68ba      	ldr	r2, [r7, #8]
 8007560:	4413      	add	r3, r2
 8007562:	687a      	ldr	r2, [r7, #4]
 8007564:	429a      	cmp	r2, r3
 8007566:	d108      	bne.n	800757a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007568:	68fb      	ldr	r3, [r7, #12]
 800756a:	685a      	ldr	r2, [r3, #4]
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	685b      	ldr	r3, [r3, #4]
 8007570:	441a      	add	r2, r3
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	685b      	ldr	r3, [r3, #4]
 8007582:	68ba      	ldr	r2, [r7, #8]
 8007584:	441a      	add	r2, r3
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	429a      	cmp	r2, r3
 800758c:	d118      	bne.n	80075c0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800758e:	68fb      	ldr	r3, [r7, #12]
 8007590:	681a      	ldr	r2, [r3, #0]
 8007592:	4b15      	ldr	r3, [pc, #84]	; (80075e8 <prvInsertBlockIntoFreeList+0xb0>)
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	429a      	cmp	r2, r3
 8007598:	d00d      	beq.n	80075b6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	685a      	ldr	r2, [r3, #4]
 800759e:	68fb      	ldr	r3, [r7, #12]
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	685b      	ldr	r3, [r3, #4]
 80075a4:	441a      	add	r2, r3
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80075aa:	68fb      	ldr	r3, [r7, #12]
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	681a      	ldr	r2, [r3, #0]
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	601a      	str	r2, [r3, #0]
 80075b4:	e008      	b.n	80075c8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80075b6:	4b0c      	ldr	r3, [pc, #48]	; (80075e8 <prvInsertBlockIntoFreeList+0xb0>)
 80075b8:	681a      	ldr	r2, [r3, #0]
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	601a      	str	r2, [r3, #0]
 80075be:	e003      	b.n	80075c8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	681a      	ldr	r2, [r3, #0]
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80075c8:	68fa      	ldr	r2, [r7, #12]
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	429a      	cmp	r2, r3
 80075ce:	d002      	beq.n	80075d6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	687a      	ldr	r2, [r7, #4]
 80075d4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80075d6:	bf00      	nop
 80075d8:	3714      	adds	r7, #20
 80075da:	46bd      	mov	sp, r7
 80075dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075e0:	4770      	bx	lr
 80075e2:	bf00      	nop
 80075e4:	20001bb8 	.word	0x20001bb8
 80075e8:	20001bc0 	.word	0x20001bc0

080075ec <__errno>:
 80075ec:	4b01      	ldr	r3, [pc, #4]	; (80075f4 <__errno+0x8>)
 80075ee:	6818      	ldr	r0, [r3, #0]
 80075f0:	4770      	bx	lr
 80075f2:	bf00      	nop
 80075f4:	20000010 	.word	0x20000010

080075f8 <std>:
 80075f8:	2300      	movs	r3, #0
 80075fa:	b510      	push	{r4, lr}
 80075fc:	4604      	mov	r4, r0
 80075fe:	e9c0 3300 	strd	r3, r3, [r0]
 8007602:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007606:	6083      	str	r3, [r0, #8]
 8007608:	8181      	strh	r1, [r0, #12]
 800760a:	6643      	str	r3, [r0, #100]	; 0x64
 800760c:	81c2      	strh	r2, [r0, #14]
 800760e:	6183      	str	r3, [r0, #24]
 8007610:	4619      	mov	r1, r3
 8007612:	2208      	movs	r2, #8
 8007614:	305c      	adds	r0, #92	; 0x5c
 8007616:	f000 f923 	bl	8007860 <memset>
 800761a:	4b05      	ldr	r3, [pc, #20]	; (8007630 <std+0x38>)
 800761c:	6263      	str	r3, [r4, #36]	; 0x24
 800761e:	4b05      	ldr	r3, [pc, #20]	; (8007634 <std+0x3c>)
 8007620:	62a3      	str	r3, [r4, #40]	; 0x28
 8007622:	4b05      	ldr	r3, [pc, #20]	; (8007638 <std+0x40>)
 8007624:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007626:	4b05      	ldr	r3, [pc, #20]	; (800763c <std+0x44>)
 8007628:	6224      	str	r4, [r4, #32]
 800762a:	6323      	str	r3, [r4, #48]	; 0x30
 800762c:	bd10      	pop	{r4, pc}
 800762e:	bf00      	nop
 8007630:	080083cd 	.word	0x080083cd
 8007634:	080083ef 	.word	0x080083ef
 8007638:	08008427 	.word	0x08008427
 800763c:	0800844b 	.word	0x0800844b

08007640 <_cleanup_r>:
 8007640:	4901      	ldr	r1, [pc, #4]	; (8007648 <_cleanup_r+0x8>)
 8007642:	f000 b8af 	b.w	80077a4 <_fwalk_reent>
 8007646:	bf00      	nop
 8007648:	08009295 	.word	0x08009295

0800764c <__sfmoreglue>:
 800764c:	b570      	push	{r4, r5, r6, lr}
 800764e:	1e4a      	subs	r2, r1, #1
 8007650:	2568      	movs	r5, #104	; 0x68
 8007652:	4355      	muls	r5, r2
 8007654:	460e      	mov	r6, r1
 8007656:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800765a:	f000 f959 	bl	8007910 <_malloc_r>
 800765e:	4604      	mov	r4, r0
 8007660:	b140      	cbz	r0, 8007674 <__sfmoreglue+0x28>
 8007662:	2100      	movs	r1, #0
 8007664:	e9c0 1600 	strd	r1, r6, [r0]
 8007668:	300c      	adds	r0, #12
 800766a:	60a0      	str	r0, [r4, #8]
 800766c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8007670:	f000 f8f6 	bl	8007860 <memset>
 8007674:	4620      	mov	r0, r4
 8007676:	bd70      	pop	{r4, r5, r6, pc}

08007678 <__sfp_lock_acquire>:
 8007678:	4801      	ldr	r0, [pc, #4]	; (8007680 <__sfp_lock_acquire+0x8>)
 800767a:	f000 b8d8 	b.w	800782e <__retarget_lock_acquire_recursive>
 800767e:	bf00      	nop
 8007680:	20002c70 	.word	0x20002c70

08007684 <__sfp_lock_release>:
 8007684:	4801      	ldr	r0, [pc, #4]	; (800768c <__sfp_lock_release+0x8>)
 8007686:	f000 b8d3 	b.w	8007830 <__retarget_lock_release_recursive>
 800768a:	bf00      	nop
 800768c:	20002c70 	.word	0x20002c70

08007690 <__sinit_lock_acquire>:
 8007690:	4801      	ldr	r0, [pc, #4]	; (8007698 <__sinit_lock_acquire+0x8>)
 8007692:	f000 b8cc 	b.w	800782e <__retarget_lock_acquire_recursive>
 8007696:	bf00      	nop
 8007698:	20002c6b 	.word	0x20002c6b

0800769c <__sinit_lock_release>:
 800769c:	4801      	ldr	r0, [pc, #4]	; (80076a4 <__sinit_lock_release+0x8>)
 800769e:	f000 b8c7 	b.w	8007830 <__retarget_lock_release_recursive>
 80076a2:	bf00      	nop
 80076a4:	20002c6b 	.word	0x20002c6b

080076a8 <__sinit>:
 80076a8:	b510      	push	{r4, lr}
 80076aa:	4604      	mov	r4, r0
 80076ac:	f7ff fff0 	bl	8007690 <__sinit_lock_acquire>
 80076b0:	69a3      	ldr	r3, [r4, #24]
 80076b2:	b11b      	cbz	r3, 80076bc <__sinit+0x14>
 80076b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80076b8:	f7ff bff0 	b.w	800769c <__sinit_lock_release>
 80076bc:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80076c0:	6523      	str	r3, [r4, #80]	; 0x50
 80076c2:	4b13      	ldr	r3, [pc, #76]	; (8007710 <__sinit+0x68>)
 80076c4:	4a13      	ldr	r2, [pc, #76]	; (8007714 <__sinit+0x6c>)
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	62a2      	str	r2, [r4, #40]	; 0x28
 80076ca:	42a3      	cmp	r3, r4
 80076cc:	bf04      	itt	eq
 80076ce:	2301      	moveq	r3, #1
 80076d0:	61a3      	streq	r3, [r4, #24]
 80076d2:	4620      	mov	r0, r4
 80076d4:	f000 f820 	bl	8007718 <__sfp>
 80076d8:	6060      	str	r0, [r4, #4]
 80076da:	4620      	mov	r0, r4
 80076dc:	f000 f81c 	bl	8007718 <__sfp>
 80076e0:	60a0      	str	r0, [r4, #8]
 80076e2:	4620      	mov	r0, r4
 80076e4:	f000 f818 	bl	8007718 <__sfp>
 80076e8:	2200      	movs	r2, #0
 80076ea:	60e0      	str	r0, [r4, #12]
 80076ec:	2104      	movs	r1, #4
 80076ee:	6860      	ldr	r0, [r4, #4]
 80076f0:	f7ff ff82 	bl	80075f8 <std>
 80076f4:	68a0      	ldr	r0, [r4, #8]
 80076f6:	2201      	movs	r2, #1
 80076f8:	2109      	movs	r1, #9
 80076fa:	f7ff ff7d 	bl	80075f8 <std>
 80076fe:	68e0      	ldr	r0, [r4, #12]
 8007700:	2202      	movs	r2, #2
 8007702:	2112      	movs	r1, #18
 8007704:	f7ff ff78 	bl	80075f8 <std>
 8007708:	2301      	movs	r3, #1
 800770a:	61a3      	str	r3, [r4, #24]
 800770c:	e7d2      	b.n	80076b4 <__sinit+0xc>
 800770e:	bf00      	nop
 8007710:	0800a790 	.word	0x0800a790
 8007714:	08007641 	.word	0x08007641

08007718 <__sfp>:
 8007718:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800771a:	4607      	mov	r7, r0
 800771c:	f7ff ffac 	bl	8007678 <__sfp_lock_acquire>
 8007720:	4b1e      	ldr	r3, [pc, #120]	; (800779c <__sfp+0x84>)
 8007722:	681e      	ldr	r6, [r3, #0]
 8007724:	69b3      	ldr	r3, [r6, #24]
 8007726:	b913      	cbnz	r3, 800772e <__sfp+0x16>
 8007728:	4630      	mov	r0, r6
 800772a:	f7ff ffbd 	bl	80076a8 <__sinit>
 800772e:	3648      	adds	r6, #72	; 0x48
 8007730:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8007734:	3b01      	subs	r3, #1
 8007736:	d503      	bpl.n	8007740 <__sfp+0x28>
 8007738:	6833      	ldr	r3, [r6, #0]
 800773a:	b30b      	cbz	r3, 8007780 <__sfp+0x68>
 800773c:	6836      	ldr	r6, [r6, #0]
 800773e:	e7f7      	b.n	8007730 <__sfp+0x18>
 8007740:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8007744:	b9d5      	cbnz	r5, 800777c <__sfp+0x64>
 8007746:	4b16      	ldr	r3, [pc, #88]	; (80077a0 <__sfp+0x88>)
 8007748:	60e3      	str	r3, [r4, #12]
 800774a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800774e:	6665      	str	r5, [r4, #100]	; 0x64
 8007750:	f000 f86c 	bl	800782c <__retarget_lock_init_recursive>
 8007754:	f7ff ff96 	bl	8007684 <__sfp_lock_release>
 8007758:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800775c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8007760:	6025      	str	r5, [r4, #0]
 8007762:	61a5      	str	r5, [r4, #24]
 8007764:	2208      	movs	r2, #8
 8007766:	4629      	mov	r1, r5
 8007768:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800776c:	f000 f878 	bl	8007860 <memset>
 8007770:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8007774:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8007778:	4620      	mov	r0, r4
 800777a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800777c:	3468      	adds	r4, #104	; 0x68
 800777e:	e7d9      	b.n	8007734 <__sfp+0x1c>
 8007780:	2104      	movs	r1, #4
 8007782:	4638      	mov	r0, r7
 8007784:	f7ff ff62 	bl	800764c <__sfmoreglue>
 8007788:	4604      	mov	r4, r0
 800778a:	6030      	str	r0, [r6, #0]
 800778c:	2800      	cmp	r0, #0
 800778e:	d1d5      	bne.n	800773c <__sfp+0x24>
 8007790:	f7ff ff78 	bl	8007684 <__sfp_lock_release>
 8007794:	230c      	movs	r3, #12
 8007796:	603b      	str	r3, [r7, #0]
 8007798:	e7ee      	b.n	8007778 <__sfp+0x60>
 800779a:	bf00      	nop
 800779c:	0800a790 	.word	0x0800a790
 80077a0:	ffff0001 	.word	0xffff0001

080077a4 <_fwalk_reent>:
 80077a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80077a8:	4606      	mov	r6, r0
 80077aa:	4688      	mov	r8, r1
 80077ac:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80077b0:	2700      	movs	r7, #0
 80077b2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80077b6:	f1b9 0901 	subs.w	r9, r9, #1
 80077ba:	d505      	bpl.n	80077c8 <_fwalk_reent+0x24>
 80077bc:	6824      	ldr	r4, [r4, #0]
 80077be:	2c00      	cmp	r4, #0
 80077c0:	d1f7      	bne.n	80077b2 <_fwalk_reent+0xe>
 80077c2:	4638      	mov	r0, r7
 80077c4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80077c8:	89ab      	ldrh	r3, [r5, #12]
 80077ca:	2b01      	cmp	r3, #1
 80077cc:	d907      	bls.n	80077de <_fwalk_reent+0x3a>
 80077ce:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80077d2:	3301      	adds	r3, #1
 80077d4:	d003      	beq.n	80077de <_fwalk_reent+0x3a>
 80077d6:	4629      	mov	r1, r5
 80077d8:	4630      	mov	r0, r6
 80077da:	47c0      	blx	r8
 80077dc:	4307      	orrs	r7, r0
 80077de:	3568      	adds	r5, #104	; 0x68
 80077e0:	e7e9      	b.n	80077b6 <_fwalk_reent+0x12>
	...

080077e4 <__libc_init_array>:
 80077e4:	b570      	push	{r4, r5, r6, lr}
 80077e6:	4d0d      	ldr	r5, [pc, #52]	; (800781c <__libc_init_array+0x38>)
 80077e8:	4c0d      	ldr	r4, [pc, #52]	; (8007820 <__libc_init_array+0x3c>)
 80077ea:	1b64      	subs	r4, r4, r5
 80077ec:	10a4      	asrs	r4, r4, #2
 80077ee:	2600      	movs	r6, #0
 80077f0:	42a6      	cmp	r6, r4
 80077f2:	d109      	bne.n	8007808 <__libc_init_array+0x24>
 80077f4:	4d0b      	ldr	r5, [pc, #44]	; (8007824 <__libc_init_array+0x40>)
 80077f6:	4c0c      	ldr	r4, [pc, #48]	; (8007828 <__libc_init_array+0x44>)
 80077f8:	f002 fe28 	bl	800a44c <_init>
 80077fc:	1b64      	subs	r4, r4, r5
 80077fe:	10a4      	asrs	r4, r4, #2
 8007800:	2600      	movs	r6, #0
 8007802:	42a6      	cmp	r6, r4
 8007804:	d105      	bne.n	8007812 <__libc_init_array+0x2e>
 8007806:	bd70      	pop	{r4, r5, r6, pc}
 8007808:	f855 3b04 	ldr.w	r3, [r5], #4
 800780c:	4798      	blx	r3
 800780e:	3601      	adds	r6, #1
 8007810:	e7ee      	b.n	80077f0 <__libc_init_array+0xc>
 8007812:	f855 3b04 	ldr.w	r3, [r5], #4
 8007816:	4798      	blx	r3
 8007818:	3601      	adds	r6, #1
 800781a:	e7f2      	b.n	8007802 <__libc_init_array+0x1e>
 800781c:	0800ab14 	.word	0x0800ab14
 8007820:	0800ab14 	.word	0x0800ab14
 8007824:	0800ab14 	.word	0x0800ab14
 8007828:	0800ab18 	.word	0x0800ab18

0800782c <__retarget_lock_init_recursive>:
 800782c:	4770      	bx	lr

0800782e <__retarget_lock_acquire_recursive>:
 800782e:	4770      	bx	lr

08007830 <__retarget_lock_release_recursive>:
 8007830:	4770      	bx	lr
	...

08007834 <malloc>:
 8007834:	4b02      	ldr	r3, [pc, #8]	; (8007840 <malloc+0xc>)
 8007836:	4601      	mov	r1, r0
 8007838:	6818      	ldr	r0, [r3, #0]
 800783a:	f000 b869 	b.w	8007910 <_malloc_r>
 800783e:	bf00      	nop
 8007840:	20000010 	.word	0x20000010

08007844 <memcpy>:
 8007844:	440a      	add	r2, r1
 8007846:	4291      	cmp	r1, r2
 8007848:	f100 33ff 	add.w	r3, r0, #4294967295
 800784c:	d100      	bne.n	8007850 <memcpy+0xc>
 800784e:	4770      	bx	lr
 8007850:	b510      	push	{r4, lr}
 8007852:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007856:	f803 4f01 	strb.w	r4, [r3, #1]!
 800785a:	4291      	cmp	r1, r2
 800785c:	d1f9      	bne.n	8007852 <memcpy+0xe>
 800785e:	bd10      	pop	{r4, pc}

08007860 <memset>:
 8007860:	4402      	add	r2, r0
 8007862:	4603      	mov	r3, r0
 8007864:	4293      	cmp	r3, r2
 8007866:	d100      	bne.n	800786a <memset+0xa>
 8007868:	4770      	bx	lr
 800786a:	f803 1b01 	strb.w	r1, [r3], #1
 800786e:	e7f9      	b.n	8007864 <memset+0x4>

08007870 <_free_r>:
 8007870:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007872:	2900      	cmp	r1, #0
 8007874:	d048      	beq.n	8007908 <_free_r+0x98>
 8007876:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800787a:	9001      	str	r0, [sp, #4]
 800787c:	2b00      	cmp	r3, #0
 800787e:	f1a1 0404 	sub.w	r4, r1, #4
 8007882:	bfb8      	it	lt
 8007884:	18e4      	addlt	r4, r4, r3
 8007886:	f001 fd57 	bl	8009338 <__malloc_lock>
 800788a:	4a20      	ldr	r2, [pc, #128]	; (800790c <_free_r+0x9c>)
 800788c:	9801      	ldr	r0, [sp, #4]
 800788e:	6813      	ldr	r3, [r2, #0]
 8007890:	4615      	mov	r5, r2
 8007892:	b933      	cbnz	r3, 80078a2 <_free_r+0x32>
 8007894:	6063      	str	r3, [r4, #4]
 8007896:	6014      	str	r4, [r2, #0]
 8007898:	b003      	add	sp, #12
 800789a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800789e:	f001 bd51 	b.w	8009344 <__malloc_unlock>
 80078a2:	42a3      	cmp	r3, r4
 80078a4:	d90b      	bls.n	80078be <_free_r+0x4e>
 80078a6:	6821      	ldr	r1, [r4, #0]
 80078a8:	1862      	adds	r2, r4, r1
 80078aa:	4293      	cmp	r3, r2
 80078ac:	bf04      	itt	eq
 80078ae:	681a      	ldreq	r2, [r3, #0]
 80078b0:	685b      	ldreq	r3, [r3, #4]
 80078b2:	6063      	str	r3, [r4, #4]
 80078b4:	bf04      	itt	eq
 80078b6:	1852      	addeq	r2, r2, r1
 80078b8:	6022      	streq	r2, [r4, #0]
 80078ba:	602c      	str	r4, [r5, #0]
 80078bc:	e7ec      	b.n	8007898 <_free_r+0x28>
 80078be:	461a      	mov	r2, r3
 80078c0:	685b      	ldr	r3, [r3, #4]
 80078c2:	b10b      	cbz	r3, 80078c8 <_free_r+0x58>
 80078c4:	42a3      	cmp	r3, r4
 80078c6:	d9fa      	bls.n	80078be <_free_r+0x4e>
 80078c8:	6811      	ldr	r1, [r2, #0]
 80078ca:	1855      	adds	r5, r2, r1
 80078cc:	42a5      	cmp	r5, r4
 80078ce:	d10b      	bne.n	80078e8 <_free_r+0x78>
 80078d0:	6824      	ldr	r4, [r4, #0]
 80078d2:	4421      	add	r1, r4
 80078d4:	1854      	adds	r4, r2, r1
 80078d6:	42a3      	cmp	r3, r4
 80078d8:	6011      	str	r1, [r2, #0]
 80078da:	d1dd      	bne.n	8007898 <_free_r+0x28>
 80078dc:	681c      	ldr	r4, [r3, #0]
 80078de:	685b      	ldr	r3, [r3, #4]
 80078e0:	6053      	str	r3, [r2, #4]
 80078e2:	4421      	add	r1, r4
 80078e4:	6011      	str	r1, [r2, #0]
 80078e6:	e7d7      	b.n	8007898 <_free_r+0x28>
 80078e8:	d902      	bls.n	80078f0 <_free_r+0x80>
 80078ea:	230c      	movs	r3, #12
 80078ec:	6003      	str	r3, [r0, #0]
 80078ee:	e7d3      	b.n	8007898 <_free_r+0x28>
 80078f0:	6825      	ldr	r5, [r4, #0]
 80078f2:	1961      	adds	r1, r4, r5
 80078f4:	428b      	cmp	r3, r1
 80078f6:	bf04      	itt	eq
 80078f8:	6819      	ldreq	r1, [r3, #0]
 80078fa:	685b      	ldreq	r3, [r3, #4]
 80078fc:	6063      	str	r3, [r4, #4]
 80078fe:	bf04      	itt	eq
 8007900:	1949      	addeq	r1, r1, r5
 8007902:	6021      	streq	r1, [r4, #0]
 8007904:	6054      	str	r4, [r2, #4]
 8007906:	e7c7      	b.n	8007898 <_free_r+0x28>
 8007908:	b003      	add	sp, #12
 800790a:	bd30      	pop	{r4, r5, pc}
 800790c:	20001bd0 	.word	0x20001bd0

08007910 <_malloc_r>:
 8007910:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007912:	1ccd      	adds	r5, r1, #3
 8007914:	f025 0503 	bic.w	r5, r5, #3
 8007918:	3508      	adds	r5, #8
 800791a:	2d0c      	cmp	r5, #12
 800791c:	bf38      	it	cc
 800791e:	250c      	movcc	r5, #12
 8007920:	2d00      	cmp	r5, #0
 8007922:	4606      	mov	r6, r0
 8007924:	db01      	blt.n	800792a <_malloc_r+0x1a>
 8007926:	42a9      	cmp	r1, r5
 8007928:	d903      	bls.n	8007932 <_malloc_r+0x22>
 800792a:	230c      	movs	r3, #12
 800792c:	6033      	str	r3, [r6, #0]
 800792e:	2000      	movs	r0, #0
 8007930:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007932:	f001 fd01 	bl	8009338 <__malloc_lock>
 8007936:	4921      	ldr	r1, [pc, #132]	; (80079bc <_malloc_r+0xac>)
 8007938:	680a      	ldr	r2, [r1, #0]
 800793a:	4614      	mov	r4, r2
 800793c:	b99c      	cbnz	r4, 8007966 <_malloc_r+0x56>
 800793e:	4f20      	ldr	r7, [pc, #128]	; (80079c0 <_malloc_r+0xb0>)
 8007940:	683b      	ldr	r3, [r7, #0]
 8007942:	b923      	cbnz	r3, 800794e <_malloc_r+0x3e>
 8007944:	4621      	mov	r1, r4
 8007946:	4630      	mov	r0, r6
 8007948:	f000 fd10 	bl	800836c <_sbrk_r>
 800794c:	6038      	str	r0, [r7, #0]
 800794e:	4629      	mov	r1, r5
 8007950:	4630      	mov	r0, r6
 8007952:	f000 fd0b 	bl	800836c <_sbrk_r>
 8007956:	1c43      	adds	r3, r0, #1
 8007958:	d123      	bne.n	80079a2 <_malloc_r+0x92>
 800795a:	230c      	movs	r3, #12
 800795c:	6033      	str	r3, [r6, #0]
 800795e:	4630      	mov	r0, r6
 8007960:	f001 fcf0 	bl	8009344 <__malloc_unlock>
 8007964:	e7e3      	b.n	800792e <_malloc_r+0x1e>
 8007966:	6823      	ldr	r3, [r4, #0]
 8007968:	1b5b      	subs	r3, r3, r5
 800796a:	d417      	bmi.n	800799c <_malloc_r+0x8c>
 800796c:	2b0b      	cmp	r3, #11
 800796e:	d903      	bls.n	8007978 <_malloc_r+0x68>
 8007970:	6023      	str	r3, [r4, #0]
 8007972:	441c      	add	r4, r3
 8007974:	6025      	str	r5, [r4, #0]
 8007976:	e004      	b.n	8007982 <_malloc_r+0x72>
 8007978:	6863      	ldr	r3, [r4, #4]
 800797a:	42a2      	cmp	r2, r4
 800797c:	bf0c      	ite	eq
 800797e:	600b      	streq	r3, [r1, #0]
 8007980:	6053      	strne	r3, [r2, #4]
 8007982:	4630      	mov	r0, r6
 8007984:	f001 fcde 	bl	8009344 <__malloc_unlock>
 8007988:	f104 000b 	add.w	r0, r4, #11
 800798c:	1d23      	adds	r3, r4, #4
 800798e:	f020 0007 	bic.w	r0, r0, #7
 8007992:	1ac2      	subs	r2, r0, r3
 8007994:	d0cc      	beq.n	8007930 <_malloc_r+0x20>
 8007996:	1a1b      	subs	r3, r3, r0
 8007998:	50a3      	str	r3, [r4, r2]
 800799a:	e7c9      	b.n	8007930 <_malloc_r+0x20>
 800799c:	4622      	mov	r2, r4
 800799e:	6864      	ldr	r4, [r4, #4]
 80079a0:	e7cc      	b.n	800793c <_malloc_r+0x2c>
 80079a2:	1cc4      	adds	r4, r0, #3
 80079a4:	f024 0403 	bic.w	r4, r4, #3
 80079a8:	42a0      	cmp	r0, r4
 80079aa:	d0e3      	beq.n	8007974 <_malloc_r+0x64>
 80079ac:	1a21      	subs	r1, r4, r0
 80079ae:	4630      	mov	r0, r6
 80079b0:	f000 fcdc 	bl	800836c <_sbrk_r>
 80079b4:	3001      	adds	r0, #1
 80079b6:	d1dd      	bne.n	8007974 <_malloc_r+0x64>
 80079b8:	e7cf      	b.n	800795a <_malloc_r+0x4a>
 80079ba:	bf00      	nop
 80079bc:	20001bd0 	.word	0x20001bd0
 80079c0:	20001bd4 	.word	0x20001bd4

080079c4 <__cvt>:
 80079c4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80079c8:	ec55 4b10 	vmov	r4, r5, d0
 80079cc:	2d00      	cmp	r5, #0
 80079ce:	460e      	mov	r6, r1
 80079d0:	4619      	mov	r1, r3
 80079d2:	462b      	mov	r3, r5
 80079d4:	bfbb      	ittet	lt
 80079d6:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80079da:	461d      	movlt	r5, r3
 80079dc:	2300      	movge	r3, #0
 80079de:	232d      	movlt	r3, #45	; 0x2d
 80079e0:	700b      	strb	r3, [r1, #0]
 80079e2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80079e4:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80079e8:	4691      	mov	r9, r2
 80079ea:	f023 0820 	bic.w	r8, r3, #32
 80079ee:	bfbc      	itt	lt
 80079f0:	4622      	movlt	r2, r4
 80079f2:	4614      	movlt	r4, r2
 80079f4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80079f8:	d005      	beq.n	8007a06 <__cvt+0x42>
 80079fa:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80079fe:	d100      	bne.n	8007a02 <__cvt+0x3e>
 8007a00:	3601      	adds	r6, #1
 8007a02:	2102      	movs	r1, #2
 8007a04:	e000      	b.n	8007a08 <__cvt+0x44>
 8007a06:	2103      	movs	r1, #3
 8007a08:	ab03      	add	r3, sp, #12
 8007a0a:	9301      	str	r3, [sp, #4]
 8007a0c:	ab02      	add	r3, sp, #8
 8007a0e:	9300      	str	r3, [sp, #0]
 8007a10:	ec45 4b10 	vmov	d0, r4, r5
 8007a14:	4653      	mov	r3, sl
 8007a16:	4632      	mov	r2, r6
 8007a18:	f000 fdca 	bl	80085b0 <_dtoa_r>
 8007a1c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8007a20:	4607      	mov	r7, r0
 8007a22:	d102      	bne.n	8007a2a <__cvt+0x66>
 8007a24:	f019 0f01 	tst.w	r9, #1
 8007a28:	d022      	beq.n	8007a70 <__cvt+0xac>
 8007a2a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007a2e:	eb07 0906 	add.w	r9, r7, r6
 8007a32:	d110      	bne.n	8007a56 <__cvt+0x92>
 8007a34:	783b      	ldrb	r3, [r7, #0]
 8007a36:	2b30      	cmp	r3, #48	; 0x30
 8007a38:	d10a      	bne.n	8007a50 <__cvt+0x8c>
 8007a3a:	2200      	movs	r2, #0
 8007a3c:	2300      	movs	r3, #0
 8007a3e:	4620      	mov	r0, r4
 8007a40:	4629      	mov	r1, r5
 8007a42:	f7f9 f849 	bl	8000ad8 <__aeabi_dcmpeq>
 8007a46:	b918      	cbnz	r0, 8007a50 <__cvt+0x8c>
 8007a48:	f1c6 0601 	rsb	r6, r6, #1
 8007a4c:	f8ca 6000 	str.w	r6, [sl]
 8007a50:	f8da 3000 	ldr.w	r3, [sl]
 8007a54:	4499      	add	r9, r3
 8007a56:	2200      	movs	r2, #0
 8007a58:	2300      	movs	r3, #0
 8007a5a:	4620      	mov	r0, r4
 8007a5c:	4629      	mov	r1, r5
 8007a5e:	f7f9 f83b 	bl	8000ad8 <__aeabi_dcmpeq>
 8007a62:	b108      	cbz	r0, 8007a68 <__cvt+0xa4>
 8007a64:	f8cd 900c 	str.w	r9, [sp, #12]
 8007a68:	2230      	movs	r2, #48	; 0x30
 8007a6a:	9b03      	ldr	r3, [sp, #12]
 8007a6c:	454b      	cmp	r3, r9
 8007a6e:	d307      	bcc.n	8007a80 <__cvt+0xbc>
 8007a70:	9b03      	ldr	r3, [sp, #12]
 8007a72:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007a74:	1bdb      	subs	r3, r3, r7
 8007a76:	4638      	mov	r0, r7
 8007a78:	6013      	str	r3, [r2, #0]
 8007a7a:	b004      	add	sp, #16
 8007a7c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007a80:	1c59      	adds	r1, r3, #1
 8007a82:	9103      	str	r1, [sp, #12]
 8007a84:	701a      	strb	r2, [r3, #0]
 8007a86:	e7f0      	b.n	8007a6a <__cvt+0xa6>

08007a88 <__exponent>:
 8007a88:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007a8a:	4603      	mov	r3, r0
 8007a8c:	2900      	cmp	r1, #0
 8007a8e:	bfb8      	it	lt
 8007a90:	4249      	neglt	r1, r1
 8007a92:	f803 2b02 	strb.w	r2, [r3], #2
 8007a96:	bfb4      	ite	lt
 8007a98:	222d      	movlt	r2, #45	; 0x2d
 8007a9a:	222b      	movge	r2, #43	; 0x2b
 8007a9c:	2909      	cmp	r1, #9
 8007a9e:	7042      	strb	r2, [r0, #1]
 8007aa0:	dd2a      	ble.n	8007af8 <__exponent+0x70>
 8007aa2:	f10d 0407 	add.w	r4, sp, #7
 8007aa6:	46a4      	mov	ip, r4
 8007aa8:	270a      	movs	r7, #10
 8007aaa:	46a6      	mov	lr, r4
 8007aac:	460a      	mov	r2, r1
 8007aae:	fb91 f6f7 	sdiv	r6, r1, r7
 8007ab2:	fb07 1516 	mls	r5, r7, r6, r1
 8007ab6:	3530      	adds	r5, #48	; 0x30
 8007ab8:	2a63      	cmp	r2, #99	; 0x63
 8007aba:	f104 34ff 	add.w	r4, r4, #4294967295
 8007abe:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8007ac2:	4631      	mov	r1, r6
 8007ac4:	dcf1      	bgt.n	8007aaa <__exponent+0x22>
 8007ac6:	3130      	adds	r1, #48	; 0x30
 8007ac8:	f1ae 0502 	sub.w	r5, lr, #2
 8007acc:	f804 1c01 	strb.w	r1, [r4, #-1]
 8007ad0:	1c44      	adds	r4, r0, #1
 8007ad2:	4629      	mov	r1, r5
 8007ad4:	4561      	cmp	r1, ip
 8007ad6:	d30a      	bcc.n	8007aee <__exponent+0x66>
 8007ad8:	f10d 0209 	add.w	r2, sp, #9
 8007adc:	eba2 020e 	sub.w	r2, r2, lr
 8007ae0:	4565      	cmp	r5, ip
 8007ae2:	bf88      	it	hi
 8007ae4:	2200      	movhi	r2, #0
 8007ae6:	4413      	add	r3, r2
 8007ae8:	1a18      	subs	r0, r3, r0
 8007aea:	b003      	add	sp, #12
 8007aec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007aee:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007af2:	f804 2f01 	strb.w	r2, [r4, #1]!
 8007af6:	e7ed      	b.n	8007ad4 <__exponent+0x4c>
 8007af8:	2330      	movs	r3, #48	; 0x30
 8007afa:	3130      	adds	r1, #48	; 0x30
 8007afc:	7083      	strb	r3, [r0, #2]
 8007afe:	70c1      	strb	r1, [r0, #3]
 8007b00:	1d03      	adds	r3, r0, #4
 8007b02:	e7f1      	b.n	8007ae8 <__exponent+0x60>

08007b04 <_printf_float>:
 8007b04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b08:	ed2d 8b02 	vpush	{d8}
 8007b0c:	b08d      	sub	sp, #52	; 0x34
 8007b0e:	460c      	mov	r4, r1
 8007b10:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8007b14:	4616      	mov	r6, r2
 8007b16:	461f      	mov	r7, r3
 8007b18:	4605      	mov	r5, r0
 8007b1a:	f001 fbf7 	bl	800930c <_localeconv_r>
 8007b1e:	f8d0 a000 	ldr.w	sl, [r0]
 8007b22:	4650      	mov	r0, sl
 8007b24:	f7f8 fb5c 	bl	80001e0 <strlen>
 8007b28:	2300      	movs	r3, #0
 8007b2a:	930a      	str	r3, [sp, #40]	; 0x28
 8007b2c:	6823      	ldr	r3, [r4, #0]
 8007b2e:	9305      	str	r3, [sp, #20]
 8007b30:	f8d8 3000 	ldr.w	r3, [r8]
 8007b34:	f894 b018 	ldrb.w	fp, [r4, #24]
 8007b38:	3307      	adds	r3, #7
 8007b3a:	f023 0307 	bic.w	r3, r3, #7
 8007b3e:	f103 0208 	add.w	r2, r3, #8
 8007b42:	f8c8 2000 	str.w	r2, [r8]
 8007b46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b4a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8007b4e:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8007b52:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007b56:	9307      	str	r3, [sp, #28]
 8007b58:	f8cd 8018 	str.w	r8, [sp, #24]
 8007b5c:	ee08 0a10 	vmov	s16, r0
 8007b60:	4b9f      	ldr	r3, [pc, #636]	; (8007de0 <_printf_float+0x2dc>)
 8007b62:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007b66:	f04f 32ff 	mov.w	r2, #4294967295
 8007b6a:	f7f8 ffe7 	bl	8000b3c <__aeabi_dcmpun>
 8007b6e:	bb88      	cbnz	r0, 8007bd4 <_printf_float+0xd0>
 8007b70:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007b74:	4b9a      	ldr	r3, [pc, #616]	; (8007de0 <_printf_float+0x2dc>)
 8007b76:	f04f 32ff 	mov.w	r2, #4294967295
 8007b7a:	f7f8 ffc1 	bl	8000b00 <__aeabi_dcmple>
 8007b7e:	bb48      	cbnz	r0, 8007bd4 <_printf_float+0xd0>
 8007b80:	2200      	movs	r2, #0
 8007b82:	2300      	movs	r3, #0
 8007b84:	4640      	mov	r0, r8
 8007b86:	4649      	mov	r1, r9
 8007b88:	f7f8 ffb0 	bl	8000aec <__aeabi_dcmplt>
 8007b8c:	b110      	cbz	r0, 8007b94 <_printf_float+0x90>
 8007b8e:	232d      	movs	r3, #45	; 0x2d
 8007b90:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007b94:	4b93      	ldr	r3, [pc, #588]	; (8007de4 <_printf_float+0x2e0>)
 8007b96:	4894      	ldr	r0, [pc, #592]	; (8007de8 <_printf_float+0x2e4>)
 8007b98:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8007b9c:	bf94      	ite	ls
 8007b9e:	4698      	movls	r8, r3
 8007ba0:	4680      	movhi	r8, r0
 8007ba2:	2303      	movs	r3, #3
 8007ba4:	6123      	str	r3, [r4, #16]
 8007ba6:	9b05      	ldr	r3, [sp, #20]
 8007ba8:	f023 0204 	bic.w	r2, r3, #4
 8007bac:	6022      	str	r2, [r4, #0]
 8007bae:	f04f 0900 	mov.w	r9, #0
 8007bb2:	9700      	str	r7, [sp, #0]
 8007bb4:	4633      	mov	r3, r6
 8007bb6:	aa0b      	add	r2, sp, #44	; 0x2c
 8007bb8:	4621      	mov	r1, r4
 8007bba:	4628      	mov	r0, r5
 8007bbc:	f000 f9d8 	bl	8007f70 <_printf_common>
 8007bc0:	3001      	adds	r0, #1
 8007bc2:	f040 8090 	bne.w	8007ce6 <_printf_float+0x1e2>
 8007bc6:	f04f 30ff 	mov.w	r0, #4294967295
 8007bca:	b00d      	add	sp, #52	; 0x34
 8007bcc:	ecbd 8b02 	vpop	{d8}
 8007bd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007bd4:	4642      	mov	r2, r8
 8007bd6:	464b      	mov	r3, r9
 8007bd8:	4640      	mov	r0, r8
 8007bda:	4649      	mov	r1, r9
 8007bdc:	f7f8 ffae 	bl	8000b3c <__aeabi_dcmpun>
 8007be0:	b140      	cbz	r0, 8007bf4 <_printf_float+0xf0>
 8007be2:	464b      	mov	r3, r9
 8007be4:	2b00      	cmp	r3, #0
 8007be6:	bfbc      	itt	lt
 8007be8:	232d      	movlt	r3, #45	; 0x2d
 8007bea:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8007bee:	487f      	ldr	r0, [pc, #508]	; (8007dec <_printf_float+0x2e8>)
 8007bf0:	4b7f      	ldr	r3, [pc, #508]	; (8007df0 <_printf_float+0x2ec>)
 8007bf2:	e7d1      	b.n	8007b98 <_printf_float+0x94>
 8007bf4:	6863      	ldr	r3, [r4, #4]
 8007bf6:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8007bfa:	9206      	str	r2, [sp, #24]
 8007bfc:	1c5a      	adds	r2, r3, #1
 8007bfe:	d13f      	bne.n	8007c80 <_printf_float+0x17c>
 8007c00:	2306      	movs	r3, #6
 8007c02:	6063      	str	r3, [r4, #4]
 8007c04:	9b05      	ldr	r3, [sp, #20]
 8007c06:	6861      	ldr	r1, [r4, #4]
 8007c08:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8007c0c:	2300      	movs	r3, #0
 8007c0e:	9303      	str	r3, [sp, #12]
 8007c10:	ab0a      	add	r3, sp, #40	; 0x28
 8007c12:	e9cd b301 	strd	fp, r3, [sp, #4]
 8007c16:	ab09      	add	r3, sp, #36	; 0x24
 8007c18:	ec49 8b10 	vmov	d0, r8, r9
 8007c1c:	9300      	str	r3, [sp, #0]
 8007c1e:	6022      	str	r2, [r4, #0]
 8007c20:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8007c24:	4628      	mov	r0, r5
 8007c26:	f7ff fecd 	bl	80079c4 <__cvt>
 8007c2a:	9b06      	ldr	r3, [sp, #24]
 8007c2c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007c2e:	2b47      	cmp	r3, #71	; 0x47
 8007c30:	4680      	mov	r8, r0
 8007c32:	d108      	bne.n	8007c46 <_printf_float+0x142>
 8007c34:	1cc8      	adds	r0, r1, #3
 8007c36:	db02      	blt.n	8007c3e <_printf_float+0x13a>
 8007c38:	6863      	ldr	r3, [r4, #4]
 8007c3a:	4299      	cmp	r1, r3
 8007c3c:	dd41      	ble.n	8007cc2 <_printf_float+0x1be>
 8007c3e:	f1ab 0b02 	sub.w	fp, fp, #2
 8007c42:	fa5f fb8b 	uxtb.w	fp, fp
 8007c46:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8007c4a:	d820      	bhi.n	8007c8e <_printf_float+0x18a>
 8007c4c:	3901      	subs	r1, #1
 8007c4e:	465a      	mov	r2, fp
 8007c50:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8007c54:	9109      	str	r1, [sp, #36]	; 0x24
 8007c56:	f7ff ff17 	bl	8007a88 <__exponent>
 8007c5a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007c5c:	1813      	adds	r3, r2, r0
 8007c5e:	2a01      	cmp	r2, #1
 8007c60:	4681      	mov	r9, r0
 8007c62:	6123      	str	r3, [r4, #16]
 8007c64:	dc02      	bgt.n	8007c6c <_printf_float+0x168>
 8007c66:	6822      	ldr	r2, [r4, #0]
 8007c68:	07d2      	lsls	r2, r2, #31
 8007c6a:	d501      	bpl.n	8007c70 <_printf_float+0x16c>
 8007c6c:	3301      	adds	r3, #1
 8007c6e:	6123      	str	r3, [r4, #16]
 8007c70:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8007c74:	2b00      	cmp	r3, #0
 8007c76:	d09c      	beq.n	8007bb2 <_printf_float+0xae>
 8007c78:	232d      	movs	r3, #45	; 0x2d
 8007c7a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007c7e:	e798      	b.n	8007bb2 <_printf_float+0xae>
 8007c80:	9a06      	ldr	r2, [sp, #24]
 8007c82:	2a47      	cmp	r2, #71	; 0x47
 8007c84:	d1be      	bne.n	8007c04 <_printf_float+0x100>
 8007c86:	2b00      	cmp	r3, #0
 8007c88:	d1bc      	bne.n	8007c04 <_printf_float+0x100>
 8007c8a:	2301      	movs	r3, #1
 8007c8c:	e7b9      	b.n	8007c02 <_printf_float+0xfe>
 8007c8e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8007c92:	d118      	bne.n	8007cc6 <_printf_float+0x1c2>
 8007c94:	2900      	cmp	r1, #0
 8007c96:	6863      	ldr	r3, [r4, #4]
 8007c98:	dd0b      	ble.n	8007cb2 <_printf_float+0x1ae>
 8007c9a:	6121      	str	r1, [r4, #16]
 8007c9c:	b913      	cbnz	r3, 8007ca4 <_printf_float+0x1a0>
 8007c9e:	6822      	ldr	r2, [r4, #0]
 8007ca0:	07d0      	lsls	r0, r2, #31
 8007ca2:	d502      	bpl.n	8007caa <_printf_float+0x1a6>
 8007ca4:	3301      	adds	r3, #1
 8007ca6:	440b      	add	r3, r1
 8007ca8:	6123      	str	r3, [r4, #16]
 8007caa:	65a1      	str	r1, [r4, #88]	; 0x58
 8007cac:	f04f 0900 	mov.w	r9, #0
 8007cb0:	e7de      	b.n	8007c70 <_printf_float+0x16c>
 8007cb2:	b913      	cbnz	r3, 8007cba <_printf_float+0x1b6>
 8007cb4:	6822      	ldr	r2, [r4, #0]
 8007cb6:	07d2      	lsls	r2, r2, #31
 8007cb8:	d501      	bpl.n	8007cbe <_printf_float+0x1ba>
 8007cba:	3302      	adds	r3, #2
 8007cbc:	e7f4      	b.n	8007ca8 <_printf_float+0x1a4>
 8007cbe:	2301      	movs	r3, #1
 8007cc0:	e7f2      	b.n	8007ca8 <_printf_float+0x1a4>
 8007cc2:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8007cc6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007cc8:	4299      	cmp	r1, r3
 8007cca:	db05      	blt.n	8007cd8 <_printf_float+0x1d4>
 8007ccc:	6823      	ldr	r3, [r4, #0]
 8007cce:	6121      	str	r1, [r4, #16]
 8007cd0:	07d8      	lsls	r0, r3, #31
 8007cd2:	d5ea      	bpl.n	8007caa <_printf_float+0x1a6>
 8007cd4:	1c4b      	adds	r3, r1, #1
 8007cd6:	e7e7      	b.n	8007ca8 <_printf_float+0x1a4>
 8007cd8:	2900      	cmp	r1, #0
 8007cda:	bfd4      	ite	le
 8007cdc:	f1c1 0202 	rsble	r2, r1, #2
 8007ce0:	2201      	movgt	r2, #1
 8007ce2:	4413      	add	r3, r2
 8007ce4:	e7e0      	b.n	8007ca8 <_printf_float+0x1a4>
 8007ce6:	6823      	ldr	r3, [r4, #0]
 8007ce8:	055a      	lsls	r2, r3, #21
 8007cea:	d407      	bmi.n	8007cfc <_printf_float+0x1f8>
 8007cec:	6923      	ldr	r3, [r4, #16]
 8007cee:	4642      	mov	r2, r8
 8007cf0:	4631      	mov	r1, r6
 8007cf2:	4628      	mov	r0, r5
 8007cf4:	47b8      	blx	r7
 8007cf6:	3001      	adds	r0, #1
 8007cf8:	d12c      	bne.n	8007d54 <_printf_float+0x250>
 8007cfa:	e764      	b.n	8007bc6 <_printf_float+0xc2>
 8007cfc:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8007d00:	f240 80e0 	bls.w	8007ec4 <_printf_float+0x3c0>
 8007d04:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007d08:	2200      	movs	r2, #0
 8007d0a:	2300      	movs	r3, #0
 8007d0c:	f7f8 fee4 	bl	8000ad8 <__aeabi_dcmpeq>
 8007d10:	2800      	cmp	r0, #0
 8007d12:	d034      	beq.n	8007d7e <_printf_float+0x27a>
 8007d14:	4a37      	ldr	r2, [pc, #220]	; (8007df4 <_printf_float+0x2f0>)
 8007d16:	2301      	movs	r3, #1
 8007d18:	4631      	mov	r1, r6
 8007d1a:	4628      	mov	r0, r5
 8007d1c:	47b8      	blx	r7
 8007d1e:	3001      	adds	r0, #1
 8007d20:	f43f af51 	beq.w	8007bc6 <_printf_float+0xc2>
 8007d24:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007d28:	429a      	cmp	r2, r3
 8007d2a:	db02      	blt.n	8007d32 <_printf_float+0x22e>
 8007d2c:	6823      	ldr	r3, [r4, #0]
 8007d2e:	07d8      	lsls	r0, r3, #31
 8007d30:	d510      	bpl.n	8007d54 <_printf_float+0x250>
 8007d32:	ee18 3a10 	vmov	r3, s16
 8007d36:	4652      	mov	r2, sl
 8007d38:	4631      	mov	r1, r6
 8007d3a:	4628      	mov	r0, r5
 8007d3c:	47b8      	blx	r7
 8007d3e:	3001      	adds	r0, #1
 8007d40:	f43f af41 	beq.w	8007bc6 <_printf_float+0xc2>
 8007d44:	f04f 0800 	mov.w	r8, #0
 8007d48:	f104 091a 	add.w	r9, r4, #26
 8007d4c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007d4e:	3b01      	subs	r3, #1
 8007d50:	4543      	cmp	r3, r8
 8007d52:	dc09      	bgt.n	8007d68 <_printf_float+0x264>
 8007d54:	6823      	ldr	r3, [r4, #0]
 8007d56:	079b      	lsls	r3, r3, #30
 8007d58:	f100 8105 	bmi.w	8007f66 <_printf_float+0x462>
 8007d5c:	68e0      	ldr	r0, [r4, #12]
 8007d5e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007d60:	4298      	cmp	r0, r3
 8007d62:	bfb8      	it	lt
 8007d64:	4618      	movlt	r0, r3
 8007d66:	e730      	b.n	8007bca <_printf_float+0xc6>
 8007d68:	2301      	movs	r3, #1
 8007d6a:	464a      	mov	r2, r9
 8007d6c:	4631      	mov	r1, r6
 8007d6e:	4628      	mov	r0, r5
 8007d70:	47b8      	blx	r7
 8007d72:	3001      	adds	r0, #1
 8007d74:	f43f af27 	beq.w	8007bc6 <_printf_float+0xc2>
 8007d78:	f108 0801 	add.w	r8, r8, #1
 8007d7c:	e7e6      	b.n	8007d4c <_printf_float+0x248>
 8007d7e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007d80:	2b00      	cmp	r3, #0
 8007d82:	dc39      	bgt.n	8007df8 <_printf_float+0x2f4>
 8007d84:	4a1b      	ldr	r2, [pc, #108]	; (8007df4 <_printf_float+0x2f0>)
 8007d86:	2301      	movs	r3, #1
 8007d88:	4631      	mov	r1, r6
 8007d8a:	4628      	mov	r0, r5
 8007d8c:	47b8      	blx	r7
 8007d8e:	3001      	adds	r0, #1
 8007d90:	f43f af19 	beq.w	8007bc6 <_printf_float+0xc2>
 8007d94:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007d98:	4313      	orrs	r3, r2
 8007d9a:	d102      	bne.n	8007da2 <_printf_float+0x29e>
 8007d9c:	6823      	ldr	r3, [r4, #0]
 8007d9e:	07d9      	lsls	r1, r3, #31
 8007da0:	d5d8      	bpl.n	8007d54 <_printf_float+0x250>
 8007da2:	ee18 3a10 	vmov	r3, s16
 8007da6:	4652      	mov	r2, sl
 8007da8:	4631      	mov	r1, r6
 8007daa:	4628      	mov	r0, r5
 8007dac:	47b8      	blx	r7
 8007dae:	3001      	adds	r0, #1
 8007db0:	f43f af09 	beq.w	8007bc6 <_printf_float+0xc2>
 8007db4:	f04f 0900 	mov.w	r9, #0
 8007db8:	f104 0a1a 	add.w	sl, r4, #26
 8007dbc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007dbe:	425b      	negs	r3, r3
 8007dc0:	454b      	cmp	r3, r9
 8007dc2:	dc01      	bgt.n	8007dc8 <_printf_float+0x2c4>
 8007dc4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007dc6:	e792      	b.n	8007cee <_printf_float+0x1ea>
 8007dc8:	2301      	movs	r3, #1
 8007dca:	4652      	mov	r2, sl
 8007dcc:	4631      	mov	r1, r6
 8007dce:	4628      	mov	r0, r5
 8007dd0:	47b8      	blx	r7
 8007dd2:	3001      	adds	r0, #1
 8007dd4:	f43f aef7 	beq.w	8007bc6 <_printf_float+0xc2>
 8007dd8:	f109 0901 	add.w	r9, r9, #1
 8007ddc:	e7ee      	b.n	8007dbc <_printf_float+0x2b8>
 8007dde:	bf00      	nop
 8007de0:	7fefffff 	.word	0x7fefffff
 8007de4:	0800a794 	.word	0x0800a794
 8007de8:	0800a798 	.word	0x0800a798
 8007dec:	0800a7a0 	.word	0x0800a7a0
 8007df0:	0800a79c 	.word	0x0800a79c
 8007df4:	0800a7a4 	.word	0x0800a7a4
 8007df8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007dfa:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007dfc:	429a      	cmp	r2, r3
 8007dfe:	bfa8      	it	ge
 8007e00:	461a      	movge	r2, r3
 8007e02:	2a00      	cmp	r2, #0
 8007e04:	4691      	mov	r9, r2
 8007e06:	dc37      	bgt.n	8007e78 <_printf_float+0x374>
 8007e08:	f04f 0b00 	mov.w	fp, #0
 8007e0c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007e10:	f104 021a 	add.w	r2, r4, #26
 8007e14:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007e16:	9305      	str	r3, [sp, #20]
 8007e18:	eba3 0309 	sub.w	r3, r3, r9
 8007e1c:	455b      	cmp	r3, fp
 8007e1e:	dc33      	bgt.n	8007e88 <_printf_float+0x384>
 8007e20:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007e24:	429a      	cmp	r2, r3
 8007e26:	db3b      	blt.n	8007ea0 <_printf_float+0x39c>
 8007e28:	6823      	ldr	r3, [r4, #0]
 8007e2a:	07da      	lsls	r2, r3, #31
 8007e2c:	d438      	bmi.n	8007ea0 <_printf_float+0x39c>
 8007e2e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007e30:	9b05      	ldr	r3, [sp, #20]
 8007e32:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007e34:	1ad3      	subs	r3, r2, r3
 8007e36:	eba2 0901 	sub.w	r9, r2, r1
 8007e3a:	4599      	cmp	r9, r3
 8007e3c:	bfa8      	it	ge
 8007e3e:	4699      	movge	r9, r3
 8007e40:	f1b9 0f00 	cmp.w	r9, #0
 8007e44:	dc35      	bgt.n	8007eb2 <_printf_float+0x3ae>
 8007e46:	f04f 0800 	mov.w	r8, #0
 8007e4a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007e4e:	f104 0a1a 	add.w	sl, r4, #26
 8007e52:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007e56:	1a9b      	subs	r3, r3, r2
 8007e58:	eba3 0309 	sub.w	r3, r3, r9
 8007e5c:	4543      	cmp	r3, r8
 8007e5e:	f77f af79 	ble.w	8007d54 <_printf_float+0x250>
 8007e62:	2301      	movs	r3, #1
 8007e64:	4652      	mov	r2, sl
 8007e66:	4631      	mov	r1, r6
 8007e68:	4628      	mov	r0, r5
 8007e6a:	47b8      	blx	r7
 8007e6c:	3001      	adds	r0, #1
 8007e6e:	f43f aeaa 	beq.w	8007bc6 <_printf_float+0xc2>
 8007e72:	f108 0801 	add.w	r8, r8, #1
 8007e76:	e7ec      	b.n	8007e52 <_printf_float+0x34e>
 8007e78:	4613      	mov	r3, r2
 8007e7a:	4631      	mov	r1, r6
 8007e7c:	4642      	mov	r2, r8
 8007e7e:	4628      	mov	r0, r5
 8007e80:	47b8      	blx	r7
 8007e82:	3001      	adds	r0, #1
 8007e84:	d1c0      	bne.n	8007e08 <_printf_float+0x304>
 8007e86:	e69e      	b.n	8007bc6 <_printf_float+0xc2>
 8007e88:	2301      	movs	r3, #1
 8007e8a:	4631      	mov	r1, r6
 8007e8c:	4628      	mov	r0, r5
 8007e8e:	9205      	str	r2, [sp, #20]
 8007e90:	47b8      	blx	r7
 8007e92:	3001      	adds	r0, #1
 8007e94:	f43f ae97 	beq.w	8007bc6 <_printf_float+0xc2>
 8007e98:	9a05      	ldr	r2, [sp, #20]
 8007e9a:	f10b 0b01 	add.w	fp, fp, #1
 8007e9e:	e7b9      	b.n	8007e14 <_printf_float+0x310>
 8007ea0:	ee18 3a10 	vmov	r3, s16
 8007ea4:	4652      	mov	r2, sl
 8007ea6:	4631      	mov	r1, r6
 8007ea8:	4628      	mov	r0, r5
 8007eaa:	47b8      	blx	r7
 8007eac:	3001      	adds	r0, #1
 8007eae:	d1be      	bne.n	8007e2e <_printf_float+0x32a>
 8007eb0:	e689      	b.n	8007bc6 <_printf_float+0xc2>
 8007eb2:	9a05      	ldr	r2, [sp, #20]
 8007eb4:	464b      	mov	r3, r9
 8007eb6:	4442      	add	r2, r8
 8007eb8:	4631      	mov	r1, r6
 8007eba:	4628      	mov	r0, r5
 8007ebc:	47b8      	blx	r7
 8007ebe:	3001      	adds	r0, #1
 8007ec0:	d1c1      	bne.n	8007e46 <_printf_float+0x342>
 8007ec2:	e680      	b.n	8007bc6 <_printf_float+0xc2>
 8007ec4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007ec6:	2a01      	cmp	r2, #1
 8007ec8:	dc01      	bgt.n	8007ece <_printf_float+0x3ca>
 8007eca:	07db      	lsls	r3, r3, #31
 8007ecc:	d538      	bpl.n	8007f40 <_printf_float+0x43c>
 8007ece:	2301      	movs	r3, #1
 8007ed0:	4642      	mov	r2, r8
 8007ed2:	4631      	mov	r1, r6
 8007ed4:	4628      	mov	r0, r5
 8007ed6:	47b8      	blx	r7
 8007ed8:	3001      	adds	r0, #1
 8007eda:	f43f ae74 	beq.w	8007bc6 <_printf_float+0xc2>
 8007ede:	ee18 3a10 	vmov	r3, s16
 8007ee2:	4652      	mov	r2, sl
 8007ee4:	4631      	mov	r1, r6
 8007ee6:	4628      	mov	r0, r5
 8007ee8:	47b8      	blx	r7
 8007eea:	3001      	adds	r0, #1
 8007eec:	f43f ae6b 	beq.w	8007bc6 <_printf_float+0xc2>
 8007ef0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007ef4:	2200      	movs	r2, #0
 8007ef6:	2300      	movs	r3, #0
 8007ef8:	f7f8 fdee 	bl	8000ad8 <__aeabi_dcmpeq>
 8007efc:	b9d8      	cbnz	r0, 8007f36 <_printf_float+0x432>
 8007efe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007f00:	f108 0201 	add.w	r2, r8, #1
 8007f04:	3b01      	subs	r3, #1
 8007f06:	4631      	mov	r1, r6
 8007f08:	4628      	mov	r0, r5
 8007f0a:	47b8      	blx	r7
 8007f0c:	3001      	adds	r0, #1
 8007f0e:	d10e      	bne.n	8007f2e <_printf_float+0x42a>
 8007f10:	e659      	b.n	8007bc6 <_printf_float+0xc2>
 8007f12:	2301      	movs	r3, #1
 8007f14:	4652      	mov	r2, sl
 8007f16:	4631      	mov	r1, r6
 8007f18:	4628      	mov	r0, r5
 8007f1a:	47b8      	blx	r7
 8007f1c:	3001      	adds	r0, #1
 8007f1e:	f43f ae52 	beq.w	8007bc6 <_printf_float+0xc2>
 8007f22:	f108 0801 	add.w	r8, r8, #1
 8007f26:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007f28:	3b01      	subs	r3, #1
 8007f2a:	4543      	cmp	r3, r8
 8007f2c:	dcf1      	bgt.n	8007f12 <_printf_float+0x40e>
 8007f2e:	464b      	mov	r3, r9
 8007f30:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8007f34:	e6dc      	b.n	8007cf0 <_printf_float+0x1ec>
 8007f36:	f04f 0800 	mov.w	r8, #0
 8007f3a:	f104 0a1a 	add.w	sl, r4, #26
 8007f3e:	e7f2      	b.n	8007f26 <_printf_float+0x422>
 8007f40:	2301      	movs	r3, #1
 8007f42:	4642      	mov	r2, r8
 8007f44:	e7df      	b.n	8007f06 <_printf_float+0x402>
 8007f46:	2301      	movs	r3, #1
 8007f48:	464a      	mov	r2, r9
 8007f4a:	4631      	mov	r1, r6
 8007f4c:	4628      	mov	r0, r5
 8007f4e:	47b8      	blx	r7
 8007f50:	3001      	adds	r0, #1
 8007f52:	f43f ae38 	beq.w	8007bc6 <_printf_float+0xc2>
 8007f56:	f108 0801 	add.w	r8, r8, #1
 8007f5a:	68e3      	ldr	r3, [r4, #12]
 8007f5c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007f5e:	1a5b      	subs	r3, r3, r1
 8007f60:	4543      	cmp	r3, r8
 8007f62:	dcf0      	bgt.n	8007f46 <_printf_float+0x442>
 8007f64:	e6fa      	b.n	8007d5c <_printf_float+0x258>
 8007f66:	f04f 0800 	mov.w	r8, #0
 8007f6a:	f104 0919 	add.w	r9, r4, #25
 8007f6e:	e7f4      	b.n	8007f5a <_printf_float+0x456>

08007f70 <_printf_common>:
 8007f70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007f74:	4616      	mov	r6, r2
 8007f76:	4699      	mov	r9, r3
 8007f78:	688a      	ldr	r2, [r1, #8]
 8007f7a:	690b      	ldr	r3, [r1, #16]
 8007f7c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007f80:	4293      	cmp	r3, r2
 8007f82:	bfb8      	it	lt
 8007f84:	4613      	movlt	r3, r2
 8007f86:	6033      	str	r3, [r6, #0]
 8007f88:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007f8c:	4607      	mov	r7, r0
 8007f8e:	460c      	mov	r4, r1
 8007f90:	b10a      	cbz	r2, 8007f96 <_printf_common+0x26>
 8007f92:	3301      	adds	r3, #1
 8007f94:	6033      	str	r3, [r6, #0]
 8007f96:	6823      	ldr	r3, [r4, #0]
 8007f98:	0699      	lsls	r1, r3, #26
 8007f9a:	bf42      	ittt	mi
 8007f9c:	6833      	ldrmi	r3, [r6, #0]
 8007f9e:	3302      	addmi	r3, #2
 8007fa0:	6033      	strmi	r3, [r6, #0]
 8007fa2:	6825      	ldr	r5, [r4, #0]
 8007fa4:	f015 0506 	ands.w	r5, r5, #6
 8007fa8:	d106      	bne.n	8007fb8 <_printf_common+0x48>
 8007faa:	f104 0a19 	add.w	sl, r4, #25
 8007fae:	68e3      	ldr	r3, [r4, #12]
 8007fb0:	6832      	ldr	r2, [r6, #0]
 8007fb2:	1a9b      	subs	r3, r3, r2
 8007fb4:	42ab      	cmp	r3, r5
 8007fb6:	dc26      	bgt.n	8008006 <_printf_common+0x96>
 8007fb8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007fbc:	1e13      	subs	r3, r2, #0
 8007fbe:	6822      	ldr	r2, [r4, #0]
 8007fc0:	bf18      	it	ne
 8007fc2:	2301      	movne	r3, #1
 8007fc4:	0692      	lsls	r2, r2, #26
 8007fc6:	d42b      	bmi.n	8008020 <_printf_common+0xb0>
 8007fc8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007fcc:	4649      	mov	r1, r9
 8007fce:	4638      	mov	r0, r7
 8007fd0:	47c0      	blx	r8
 8007fd2:	3001      	adds	r0, #1
 8007fd4:	d01e      	beq.n	8008014 <_printf_common+0xa4>
 8007fd6:	6823      	ldr	r3, [r4, #0]
 8007fd8:	68e5      	ldr	r5, [r4, #12]
 8007fda:	6832      	ldr	r2, [r6, #0]
 8007fdc:	f003 0306 	and.w	r3, r3, #6
 8007fe0:	2b04      	cmp	r3, #4
 8007fe2:	bf08      	it	eq
 8007fe4:	1aad      	subeq	r5, r5, r2
 8007fe6:	68a3      	ldr	r3, [r4, #8]
 8007fe8:	6922      	ldr	r2, [r4, #16]
 8007fea:	bf0c      	ite	eq
 8007fec:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007ff0:	2500      	movne	r5, #0
 8007ff2:	4293      	cmp	r3, r2
 8007ff4:	bfc4      	itt	gt
 8007ff6:	1a9b      	subgt	r3, r3, r2
 8007ff8:	18ed      	addgt	r5, r5, r3
 8007ffa:	2600      	movs	r6, #0
 8007ffc:	341a      	adds	r4, #26
 8007ffe:	42b5      	cmp	r5, r6
 8008000:	d11a      	bne.n	8008038 <_printf_common+0xc8>
 8008002:	2000      	movs	r0, #0
 8008004:	e008      	b.n	8008018 <_printf_common+0xa8>
 8008006:	2301      	movs	r3, #1
 8008008:	4652      	mov	r2, sl
 800800a:	4649      	mov	r1, r9
 800800c:	4638      	mov	r0, r7
 800800e:	47c0      	blx	r8
 8008010:	3001      	adds	r0, #1
 8008012:	d103      	bne.n	800801c <_printf_common+0xac>
 8008014:	f04f 30ff 	mov.w	r0, #4294967295
 8008018:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800801c:	3501      	adds	r5, #1
 800801e:	e7c6      	b.n	8007fae <_printf_common+0x3e>
 8008020:	18e1      	adds	r1, r4, r3
 8008022:	1c5a      	adds	r2, r3, #1
 8008024:	2030      	movs	r0, #48	; 0x30
 8008026:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800802a:	4422      	add	r2, r4
 800802c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008030:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008034:	3302      	adds	r3, #2
 8008036:	e7c7      	b.n	8007fc8 <_printf_common+0x58>
 8008038:	2301      	movs	r3, #1
 800803a:	4622      	mov	r2, r4
 800803c:	4649      	mov	r1, r9
 800803e:	4638      	mov	r0, r7
 8008040:	47c0      	blx	r8
 8008042:	3001      	adds	r0, #1
 8008044:	d0e6      	beq.n	8008014 <_printf_common+0xa4>
 8008046:	3601      	adds	r6, #1
 8008048:	e7d9      	b.n	8007ffe <_printf_common+0x8e>
	...

0800804c <_printf_i>:
 800804c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008050:	460c      	mov	r4, r1
 8008052:	4691      	mov	r9, r2
 8008054:	7e27      	ldrb	r7, [r4, #24]
 8008056:	990c      	ldr	r1, [sp, #48]	; 0x30
 8008058:	2f78      	cmp	r7, #120	; 0x78
 800805a:	4680      	mov	r8, r0
 800805c:	469a      	mov	sl, r3
 800805e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008062:	d807      	bhi.n	8008074 <_printf_i+0x28>
 8008064:	2f62      	cmp	r7, #98	; 0x62
 8008066:	d80a      	bhi.n	800807e <_printf_i+0x32>
 8008068:	2f00      	cmp	r7, #0
 800806a:	f000 80d8 	beq.w	800821e <_printf_i+0x1d2>
 800806e:	2f58      	cmp	r7, #88	; 0x58
 8008070:	f000 80a3 	beq.w	80081ba <_printf_i+0x16e>
 8008074:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8008078:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800807c:	e03a      	b.n	80080f4 <_printf_i+0xa8>
 800807e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008082:	2b15      	cmp	r3, #21
 8008084:	d8f6      	bhi.n	8008074 <_printf_i+0x28>
 8008086:	a001      	add	r0, pc, #4	; (adr r0, 800808c <_printf_i+0x40>)
 8008088:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800808c:	080080e5 	.word	0x080080e5
 8008090:	080080f9 	.word	0x080080f9
 8008094:	08008075 	.word	0x08008075
 8008098:	08008075 	.word	0x08008075
 800809c:	08008075 	.word	0x08008075
 80080a0:	08008075 	.word	0x08008075
 80080a4:	080080f9 	.word	0x080080f9
 80080a8:	08008075 	.word	0x08008075
 80080ac:	08008075 	.word	0x08008075
 80080b0:	08008075 	.word	0x08008075
 80080b4:	08008075 	.word	0x08008075
 80080b8:	08008205 	.word	0x08008205
 80080bc:	08008129 	.word	0x08008129
 80080c0:	080081e7 	.word	0x080081e7
 80080c4:	08008075 	.word	0x08008075
 80080c8:	08008075 	.word	0x08008075
 80080cc:	08008227 	.word	0x08008227
 80080d0:	08008075 	.word	0x08008075
 80080d4:	08008129 	.word	0x08008129
 80080d8:	08008075 	.word	0x08008075
 80080dc:	08008075 	.word	0x08008075
 80080e0:	080081ef 	.word	0x080081ef
 80080e4:	680b      	ldr	r3, [r1, #0]
 80080e6:	1d1a      	adds	r2, r3, #4
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	600a      	str	r2, [r1, #0]
 80080ec:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80080f0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80080f4:	2301      	movs	r3, #1
 80080f6:	e0a3      	b.n	8008240 <_printf_i+0x1f4>
 80080f8:	6825      	ldr	r5, [r4, #0]
 80080fa:	6808      	ldr	r0, [r1, #0]
 80080fc:	062e      	lsls	r6, r5, #24
 80080fe:	f100 0304 	add.w	r3, r0, #4
 8008102:	d50a      	bpl.n	800811a <_printf_i+0xce>
 8008104:	6805      	ldr	r5, [r0, #0]
 8008106:	600b      	str	r3, [r1, #0]
 8008108:	2d00      	cmp	r5, #0
 800810a:	da03      	bge.n	8008114 <_printf_i+0xc8>
 800810c:	232d      	movs	r3, #45	; 0x2d
 800810e:	426d      	negs	r5, r5
 8008110:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008114:	485e      	ldr	r0, [pc, #376]	; (8008290 <_printf_i+0x244>)
 8008116:	230a      	movs	r3, #10
 8008118:	e019      	b.n	800814e <_printf_i+0x102>
 800811a:	f015 0f40 	tst.w	r5, #64	; 0x40
 800811e:	6805      	ldr	r5, [r0, #0]
 8008120:	600b      	str	r3, [r1, #0]
 8008122:	bf18      	it	ne
 8008124:	b22d      	sxthne	r5, r5
 8008126:	e7ef      	b.n	8008108 <_printf_i+0xbc>
 8008128:	680b      	ldr	r3, [r1, #0]
 800812a:	6825      	ldr	r5, [r4, #0]
 800812c:	1d18      	adds	r0, r3, #4
 800812e:	6008      	str	r0, [r1, #0]
 8008130:	0628      	lsls	r0, r5, #24
 8008132:	d501      	bpl.n	8008138 <_printf_i+0xec>
 8008134:	681d      	ldr	r5, [r3, #0]
 8008136:	e002      	b.n	800813e <_printf_i+0xf2>
 8008138:	0669      	lsls	r1, r5, #25
 800813a:	d5fb      	bpl.n	8008134 <_printf_i+0xe8>
 800813c:	881d      	ldrh	r5, [r3, #0]
 800813e:	4854      	ldr	r0, [pc, #336]	; (8008290 <_printf_i+0x244>)
 8008140:	2f6f      	cmp	r7, #111	; 0x6f
 8008142:	bf0c      	ite	eq
 8008144:	2308      	moveq	r3, #8
 8008146:	230a      	movne	r3, #10
 8008148:	2100      	movs	r1, #0
 800814a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800814e:	6866      	ldr	r6, [r4, #4]
 8008150:	60a6      	str	r6, [r4, #8]
 8008152:	2e00      	cmp	r6, #0
 8008154:	bfa2      	ittt	ge
 8008156:	6821      	ldrge	r1, [r4, #0]
 8008158:	f021 0104 	bicge.w	r1, r1, #4
 800815c:	6021      	strge	r1, [r4, #0]
 800815e:	b90d      	cbnz	r5, 8008164 <_printf_i+0x118>
 8008160:	2e00      	cmp	r6, #0
 8008162:	d04d      	beq.n	8008200 <_printf_i+0x1b4>
 8008164:	4616      	mov	r6, r2
 8008166:	fbb5 f1f3 	udiv	r1, r5, r3
 800816a:	fb03 5711 	mls	r7, r3, r1, r5
 800816e:	5dc7      	ldrb	r7, [r0, r7]
 8008170:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008174:	462f      	mov	r7, r5
 8008176:	42bb      	cmp	r3, r7
 8008178:	460d      	mov	r5, r1
 800817a:	d9f4      	bls.n	8008166 <_printf_i+0x11a>
 800817c:	2b08      	cmp	r3, #8
 800817e:	d10b      	bne.n	8008198 <_printf_i+0x14c>
 8008180:	6823      	ldr	r3, [r4, #0]
 8008182:	07df      	lsls	r7, r3, #31
 8008184:	d508      	bpl.n	8008198 <_printf_i+0x14c>
 8008186:	6923      	ldr	r3, [r4, #16]
 8008188:	6861      	ldr	r1, [r4, #4]
 800818a:	4299      	cmp	r1, r3
 800818c:	bfde      	ittt	le
 800818e:	2330      	movle	r3, #48	; 0x30
 8008190:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008194:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008198:	1b92      	subs	r2, r2, r6
 800819a:	6122      	str	r2, [r4, #16]
 800819c:	f8cd a000 	str.w	sl, [sp]
 80081a0:	464b      	mov	r3, r9
 80081a2:	aa03      	add	r2, sp, #12
 80081a4:	4621      	mov	r1, r4
 80081a6:	4640      	mov	r0, r8
 80081a8:	f7ff fee2 	bl	8007f70 <_printf_common>
 80081ac:	3001      	adds	r0, #1
 80081ae:	d14c      	bne.n	800824a <_printf_i+0x1fe>
 80081b0:	f04f 30ff 	mov.w	r0, #4294967295
 80081b4:	b004      	add	sp, #16
 80081b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80081ba:	4835      	ldr	r0, [pc, #212]	; (8008290 <_printf_i+0x244>)
 80081bc:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80081c0:	6823      	ldr	r3, [r4, #0]
 80081c2:	680e      	ldr	r6, [r1, #0]
 80081c4:	061f      	lsls	r7, r3, #24
 80081c6:	f856 5b04 	ldr.w	r5, [r6], #4
 80081ca:	600e      	str	r6, [r1, #0]
 80081cc:	d514      	bpl.n	80081f8 <_printf_i+0x1ac>
 80081ce:	07d9      	lsls	r1, r3, #31
 80081d0:	bf44      	itt	mi
 80081d2:	f043 0320 	orrmi.w	r3, r3, #32
 80081d6:	6023      	strmi	r3, [r4, #0]
 80081d8:	b91d      	cbnz	r5, 80081e2 <_printf_i+0x196>
 80081da:	6823      	ldr	r3, [r4, #0]
 80081dc:	f023 0320 	bic.w	r3, r3, #32
 80081e0:	6023      	str	r3, [r4, #0]
 80081e2:	2310      	movs	r3, #16
 80081e4:	e7b0      	b.n	8008148 <_printf_i+0xfc>
 80081e6:	6823      	ldr	r3, [r4, #0]
 80081e8:	f043 0320 	orr.w	r3, r3, #32
 80081ec:	6023      	str	r3, [r4, #0]
 80081ee:	2378      	movs	r3, #120	; 0x78
 80081f0:	4828      	ldr	r0, [pc, #160]	; (8008294 <_printf_i+0x248>)
 80081f2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80081f6:	e7e3      	b.n	80081c0 <_printf_i+0x174>
 80081f8:	065e      	lsls	r6, r3, #25
 80081fa:	bf48      	it	mi
 80081fc:	b2ad      	uxthmi	r5, r5
 80081fe:	e7e6      	b.n	80081ce <_printf_i+0x182>
 8008200:	4616      	mov	r6, r2
 8008202:	e7bb      	b.n	800817c <_printf_i+0x130>
 8008204:	680b      	ldr	r3, [r1, #0]
 8008206:	6826      	ldr	r6, [r4, #0]
 8008208:	6960      	ldr	r0, [r4, #20]
 800820a:	1d1d      	adds	r5, r3, #4
 800820c:	600d      	str	r5, [r1, #0]
 800820e:	0635      	lsls	r5, r6, #24
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	d501      	bpl.n	8008218 <_printf_i+0x1cc>
 8008214:	6018      	str	r0, [r3, #0]
 8008216:	e002      	b.n	800821e <_printf_i+0x1d2>
 8008218:	0671      	lsls	r1, r6, #25
 800821a:	d5fb      	bpl.n	8008214 <_printf_i+0x1c8>
 800821c:	8018      	strh	r0, [r3, #0]
 800821e:	2300      	movs	r3, #0
 8008220:	6123      	str	r3, [r4, #16]
 8008222:	4616      	mov	r6, r2
 8008224:	e7ba      	b.n	800819c <_printf_i+0x150>
 8008226:	680b      	ldr	r3, [r1, #0]
 8008228:	1d1a      	adds	r2, r3, #4
 800822a:	600a      	str	r2, [r1, #0]
 800822c:	681e      	ldr	r6, [r3, #0]
 800822e:	6862      	ldr	r2, [r4, #4]
 8008230:	2100      	movs	r1, #0
 8008232:	4630      	mov	r0, r6
 8008234:	f7f7 ffdc 	bl	80001f0 <memchr>
 8008238:	b108      	cbz	r0, 800823e <_printf_i+0x1f2>
 800823a:	1b80      	subs	r0, r0, r6
 800823c:	6060      	str	r0, [r4, #4]
 800823e:	6863      	ldr	r3, [r4, #4]
 8008240:	6123      	str	r3, [r4, #16]
 8008242:	2300      	movs	r3, #0
 8008244:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008248:	e7a8      	b.n	800819c <_printf_i+0x150>
 800824a:	6923      	ldr	r3, [r4, #16]
 800824c:	4632      	mov	r2, r6
 800824e:	4649      	mov	r1, r9
 8008250:	4640      	mov	r0, r8
 8008252:	47d0      	blx	sl
 8008254:	3001      	adds	r0, #1
 8008256:	d0ab      	beq.n	80081b0 <_printf_i+0x164>
 8008258:	6823      	ldr	r3, [r4, #0]
 800825a:	079b      	lsls	r3, r3, #30
 800825c:	d413      	bmi.n	8008286 <_printf_i+0x23a>
 800825e:	68e0      	ldr	r0, [r4, #12]
 8008260:	9b03      	ldr	r3, [sp, #12]
 8008262:	4298      	cmp	r0, r3
 8008264:	bfb8      	it	lt
 8008266:	4618      	movlt	r0, r3
 8008268:	e7a4      	b.n	80081b4 <_printf_i+0x168>
 800826a:	2301      	movs	r3, #1
 800826c:	4632      	mov	r2, r6
 800826e:	4649      	mov	r1, r9
 8008270:	4640      	mov	r0, r8
 8008272:	47d0      	blx	sl
 8008274:	3001      	adds	r0, #1
 8008276:	d09b      	beq.n	80081b0 <_printf_i+0x164>
 8008278:	3501      	adds	r5, #1
 800827a:	68e3      	ldr	r3, [r4, #12]
 800827c:	9903      	ldr	r1, [sp, #12]
 800827e:	1a5b      	subs	r3, r3, r1
 8008280:	42ab      	cmp	r3, r5
 8008282:	dcf2      	bgt.n	800826a <_printf_i+0x21e>
 8008284:	e7eb      	b.n	800825e <_printf_i+0x212>
 8008286:	2500      	movs	r5, #0
 8008288:	f104 0619 	add.w	r6, r4, #25
 800828c:	e7f5      	b.n	800827a <_printf_i+0x22e>
 800828e:	bf00      	nop
 8008290:	0800a7a6 	.word	0x0800a7a6
 8008294:	0800a7b7 	.word	0x0800a7b7

08008298 <cleanup_glue>:
 8008298:	b538      	push	{r3, r4, r5, lr}
 800829a:	460c      	mov	r4, r1
 800829c:	6809      	ldr	r1, [r1, #0]
 800829e:	4605      	mov	r5, r0
 80082a0:	b109      	cbz	r1, 80082a6 <cleanup_glue+0xe>
 80082a2:	f7ff fff9 	bl	8008298 <cleanup_glue>
 80082a6:	4621      	mov	r1, r4
 80082a8:	4628      	mov	r0, r5
 80082aa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80082ae:	f7ff badf 	b.w	8007870 <_free_r>
	...

080082b4 <_reclaim_reent>:
 80082b4:	4b2c      	ldr	r3, [pc, #176]	; (8008368 <_reclaim_reent+0xb4>)
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	4283      	cmp	r3, r0
 80082ba:	b570      	push	{r4, r5, r6, lr}
 80082bc:	4604      	mov	r4, r0
 80082be:	d051      	beq.n	8008364 <_reclaim_reent+0xb0>
 80082c0:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80082c2:	b143      	cbz	r3, 80082d6 <_reclaim_reent+0x22>
 80082c4:	68db      	ldr	r3, [r3, #12]
 80082c6:	2b00      	cmp	r3, #0
 80082c8:	d14a      	bne.n	8008360 <_reclaim_reent+0xac>
 80082ca:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80082cc:	6819      	ldr	r1, [r3, #0]
 80082ce:	b111      	cbz	r1, 80082d6 <_reclaim_reent+0x22>
 80082d0:	4620      	mov	r0, r4
 80082d2:	f7ff facd 	bl	8007870 <_free_r>
 80082d6:	6961      	ldr	r1, [r4, #20]
 80082d8:	b111      	cbz	r1, 80082e0 <_reclaim_reent+0x2c>
 80082da:	4620      	mov	r0, r4
 80082dc:	f7ff fac8 	bl	8007870 <_free_r>
 80082e0:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80082e2:	b111      	cbz	r1, 80082ea <_reclaim_reent+0x36>
 80082e4:	4620      	mov	r0, r4
 80082e6:	f7ff fac3 	bl	8007870 <_free_r>
 80082ea:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80082ec:	b111      	cbz	r1, 80082f4 <_reclaim_reent+0x40>
 80082ee:	4620      	mov	r0, r4
 80082f0:	f7ff fabe 	bl	8007870 <_free_r>
 80082f4:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 80082f6:	b111      	cbz	r1, 80082fe <_reclaim_reent+0x4a>
 80082f8:	4620      	mov	r0, r4
 80082fa:	f7ff fab9 	bl	8007870 <_free_r>
 80082fe:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8008300:	b111      	cbz	r1, 8008308 <_reclaim_reent+0x54>
 8008302:	4620      	mov	r0, r4
 8008304:	f7ff fab4 	bl	8007870 <_free_r>
 8008308:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800830a:	b111      	cbz	r1, 8008312 <_reclaim_reent+0x5e>
 800830c:	4620      	mov	r0, r4
 800830e:	f7ff faaf 	bl	8007870 <_free_r>
 8008312:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8008314:	b111      	cbz	r1, 800831c <_reclaim_reent+0x68>
 8008316:	4620      	mov	r0, r4
 8008318:	f7ff faaa 	bl	8007870 <_free_r>
 800831c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800831e:	b111      	cbz	r1, 8008326 <_reclaim_reent+0x72>
 8008320:	4620      	mov	r0, r4
 8008322:	f7ff faa5 	bl	8007870 <_free_r>
 8008326:	69a3      	ldr	r3, [r4, #24]
 8008328:	b1e3      	cbz	r3, 8008364 <_reclaim_reent+0xb0>
 800832a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800832c:	4620      	mov	r0, r4
 800832e:	4798      	blx	r3
 8008330:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8008332:	b1b9      	cbz	r1, 8008364 <_reclaim_reent+0xb0>
 8008334:	4620      	mov	r0, r4
 8008336:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800833a:	f7ff bfad 	b.w	8008298 <cleanup_glue>
 800833e:	5949      	ldr	r1, [r1, r5]
 8008340:	b941      	cbnz	r1, 8008354 <_reclaim_reent+0xa0>
 8008342:	3504      	adds	r5, #4
 8008344:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008346:	2d80      	cmp	r5, #128	; 0x80
 8008348:	68d9      	ldr	r1, [r3, #12]
 800834a:	d1f8      	bne.n	800833e <_reclaim_reent+0x8a>
 800834c:	4620      	mov	r0, r4
 800834e:	f7ff fa8f 	bl	8007870 <_free_r>
 8008352:	e7ba      	b.n	80082ca <_reclaim_reent+0x16>
 8008354:	680e      	ldr	r6, [r1, #0]
 8008356:	4620      	mov	r0, r4
 8008358:	f7ff fa8a 	bl	8007870 <_free_r>
 800835c:	4631      	mov	r1, r6
 800835e:	e7ef      	b.n	8008340 <_reclaim_reent+0x8c>
 8008360:	2500      	movs	r5, #0
 8008362:	e7ef      	b.n	8008344 <_reclaim_reent+0x90>
 8008364:	bd70      	pop	{r4, r5, r6, pc}
 8008366:	bf00      	nop
 8008368:	20000010 	.word	0x20000010

0800836c <_sbrk_r>:
 800836c:	b538      	push	{r3, r4, r5, lr}
 800836e:	4d06      	ldr	r5, [pc, #24]	; (8008388 <_sbrk_r+0x1c>)
 8008370:	2300      	movs	r3, #0
 8008372:	4604      	mov	r4, r0
 8008374:	4608      	mov	r0, r1
 8008376:	602b      	str	r3, [r5, #0]
 8008378:	f7f9 fa30 	bl	80017dc <_sbrk>
 800837c:	1c43      	adds	r3, r0, #1
 800837e:	d102      	bne.n	8008386 <_sbrk_r+0x1a>
 8008380:	682b      	ldr	r3, [r5, #0]
 8008382:	b103      	cbz	r3, 8008386 <_sbrk_r+0x1a>
 8008384:	6023      	str	r3, [r4, #0]
 8008386:	bd38      	pop	{r3, r4, r5, pc}
 8008388:	20002c74 	.word	0x20002c74

0800838c <siprintf>:
 800838c:	b40e      	push	{r1, r2, r3}
 800838e:	b500      	push	{lr}
 8008390:	b09c      	sub	sp, #112	; 0x70
 8008392:	ab1d      	add	r3, sp, #116	; 0x74
 8008394:	9002      	str	r0, [sp, #8]
 8008396:	9006      	str	r0, [sp, #24]
 8008398:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800839c:	4809      	ldr	r0, [pc, #36]	; (80083c4 <siprintf+0x38>)
 800839e:	9107      	str	r1, [sp, #28]
 80083a0:	9104      	str	r1, [sp, #16]
 80083a2:	4909      	ldr	r1, [pc, #36]	; (80083c8 <siprintf+0x3c>)
 80083a4:	f853 2b04 	ldr.w	r2, [r3], #4
 80083a8:	9105      	str	r1, [sp, #20]
 80083aa:	6800      	ldr	r0, [r0, #0]
 80083ac:	9301      	str	r3, [sp, #4]
 80083ae:	a902      	add	r1, sp, #8
 80083b0:	f001 fbb6 	bl	8009b20 <_svfiprintf_r>
 80083b4:	9b02      	ldr	r3, [sp, #8]
 80083b6:	2200      	movs	r2, #0
 80083b8:	701a      	strb	r2, [r3, #0]
 80083ba:	b01c      	add	sp, #112	; 0x70
 80083bc:	f85d eb04 	ldr.w	lr, [sp], #4
 80083c0:	b003      	add	sp, #12
 80083c2:	4770      	bx	lr
 80083c4:	20000010 	.word	0x20000010
 80083c8:	ffff0208 	.word	0xffff0208

080083cc <__sread>:
 80083cc:	b510      	push	{r4, lr}
 80083ce:	460c      	mov	r4, r1
 80083d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80083d4:	f001 fca4 	bl	8009d20 <_read_r>
 80083d8:	2800      	cmp	r0, #0
 80083da:	bfab      	itete	ge
 80083dc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80083de:	89a3      	ldrhlt	r3, [r4, #12]
 80083e0:	181b      	addge	r3, r3, r0
 80083e2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80083e6:	bfac      	ite	ge
 80083e8:	6563      	strge	r3, [r4, #84]	; 0x54
 80083ea:	81a3      	strhlt	r3, [r4, #12]
 80083ec:	bd10      	pop	{r4, pc}

080083ee <__swrite>:
 80083ee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80083f2:	461f      	mov	r7, r3
 80083f4:	898b      	ldrh	r3, [r1, #12]
 80083f6:	05db      	lsls	r3, r3, #23
 80083f8:	4605      	mov	r5, r0
 80083fa:	460c      	mov	r4, r1
 80083fc:	4616      	mov	r6, r2
 80083fe:	d505      	bpl.n	800840c <__swrite+0x1e>
 8008400:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008404:	2302      	movs	r3, #2
 8008406:	2200      	movs	r2, #0
 8008408:	f000 ff84 	bl	8009314 <_lseek_r>
 800840c:	89a3      	ldrh	r3, [r4, #12]
 800840e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008412:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008416:	81a3      	strh	r3, [r4, #12]
 8008418:	4632      	mov	r2, r6
 800841a:	463b      	mov	r3, r7
 800841c:	4628      	mov	r0, r5
 800841e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008422:	f000 b817 	b.w	8008454 <_write_r>

08008426 <__sseek>:
 8008426:	b510      	push	{r4, lr}
 8008428:	460c      	mov	r4, r1
 800842a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800842e:	f000 ff71 	bl	8009314 <_lseek_r>
 8008432:	1c43      	adds	r3, r0, #1
 8008434:	89a3      	ldrh	r3, [r4, #12]
 8008436:	bf15      	itete	ne
 8008438:	6560      	strne	r0, [r4, #84]	; 0x54
 800843a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800843e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008442:	81a3      	strheq	r3, [r4, #12]
 8008444:	bf18      	it	ne
 8008446:	81a3      	strhne	r3, [r4, #12]
 8008448:	bd10      	pop	{r4, pc}

0800844a <__sclose>:
 800844a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800844e:	f000 b813 	b.w	8008478 <_close_r>
	...

08008454 <_write_r>:
 8008454:	b538      	push	{r3, r4, r5, lr}
 8008456:	4d07      	ldr	r5, [pc, #28]	; (8008474 <_write_r+0x20>)
 8008458:	4604      	mov	r4, r0
 800845a:	4608      	mov	r0, r1
 800845c:	4611      	mov	r1, r2
 800845e:	2200      	movs	r2, #0
 8008460:	602a      	str	r2, [r5, #0]
 8008462:	461a      	mov	r2, r3
 8008464:	f7f9 f969 	bl	800173a <_write>
 8008468:	1c43      	adds	r3, r0, #1
 800846a:	d102      	bne.n	8008472 <_write_r+0x1e>
 800846c:	682b      	ldr	r3, [r5, #0]
 800846e:	b103      	cbz	r3, 8008472 <_write_r+0x1e>
 8008470:	6023      	str	r3, [r4, #0]
 8008472:	bd38      	pop	{r3, r4, r5, pc}
 8008474:	20002c74 	.word	0x20002c74

08008478 <_close_r>:
 8008478:	b538      	push	{r3, r4, r5, lr}
 800847a:	4d06      	ldr	r5, [pc, #24]	; (8008494 <_close_r+0x1c>)
 800847c:	2300      	movs	r3, #0
 800847e:	4604      	mov	r4, r0
 8008480:	4608      	mov	r0, r1
 8008482:	602b      	str	r3, [r5, #0]
 8008484:	f7f9 f975 	bl	8001772 <_close>
 8008488:	1c43      	adds	r3, r0, #1
 800848a:	d102      	bne.n	8008492 <_close_r+0x1a>
 800848c:	682b      	ldr	r3, [r5, #0]
 800848e:	b103      	cbz	r3, 8008492 <_close_r+0x1a>
 8008490:	6023      	str	r3, [r4, #0]
 8008492:	bd38      	pop	{r3, r4, r5, pc}
 8008494:	20002c74 	.word	0x20002c74

08008498 <quorem>:
 8008498:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800849c:	6903      	ldr	r3, [r0, #16]
 800849e:	690c      	ldr	r4, [r1, #16]
 80084a0:	42a3      	cmp	r3, r4
 80084a2:	4607      	mov	r7, r0
 80084a4:	f2c0 8081 	blt.w	80085aa <quorem+0x112>
 80084a8:	3c01      	subs	r4, #1
 80084aa:	f101 0814 	add.w	r8, r1, #20
 80084ae:	f100 0514 	add.w	r5, r0, #20
 80084b2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80084b6:	9301      	str	r3, [sp, #4]
 80084b8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80084bc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80084c0:	3301      	adds	r3, #1
 80084c2:	429a      	cmp	r2, r3
 80084c4:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80084c8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80084cc:	fbb2 f6f3 	udiv	r6, r2, r3
 80084d0:	d331      	bcc.n	8008536 <quorem+0x9e>
 80084d2:	f04f 0e00 	mov.w	lr, #0
 80084d6:	4640      	mov	r0, r8
 80084d8:	46ac      	mov	ip, r5
 80084da:	46f2      	mov	sl, lr
 80084dc:	f850 2b04 	ldr.w	r2, [r0], #4
 80084e0:	b293      	uxth	r3, r2
 80084e2:	fb06 e303 	mla	r3, r6, r3, lr
 80084e6:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80084ea:	b29b      	uxth	r3, r3
 80084ec:	ebaa 0303 	sub.w	r3, sl, r3
 80084f0:	0c12      	lsrs	r2, r2, #16
 80084f2:	f8dc a000 	ldr.w	sl, [ip]
 80084f6:	fb06 e202 	mla	r2, r6, r2, lr
 80084fa:	fa13 f38a 	uxtah	r3, r3, sl
 80084fe:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8008502:	fa1f fa82 	uxth.w	sl, r2
 8008506:	f8dc 2000 	ldr.w	r2, [ip]
 800850a:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800850e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008512:	b29b      	uxth	r3, r3
 8008514:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008518:	4581      	cmp	r9, r0
 800851a:	f84c 3b04 	str.w	r3, [ip], #4
 800851e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8008522:	d2db      	bcs.n	80084dc <quorem+0x44>
 8008524:	f855 300b 	ldr.w	r3, [r5, fp]
 8008528:	b92b      	cbnz	r3, 8008536 <quorem+0x9e>
 800852a:	9b01      	ldr	r3, [sp, #4]
 800852c:	3b04      	subs	r3, #4
 800852e:	429d      	cmp	r5, r3
 8008530:	461a      	mov	r2, r3
 8008532:	d32e      	bcc.n	8008592 <quorem+0xfa>
 8008534:	613c      	str	r4, [r7, #16]
 8008536:	4638      	mov	r0, r7
 8008538:	f001 f988 	bl	800984c <__mcmp>
 800853c:	2800      	cmp	r0, #0
 800853e:	db24      	blt.n	800858a <quorem+0xf2>
 8008540:	3601      	adds	r6, #1
 8008542:	4628      	mov	r0, r5
 8008544:	f04f 0c00 	mov.w	ip, #0
 8008548:	f858 2b04 	ldr.w	r2, [r8], #4
 800854c:	f8d0 e000 	ldr.w	lr, [r0]
 8008550:	b293      	uxth	r3, r2
 8008552:	ebac 0303 	sub.w	r3, ip, r3
 8008556:	0c12      	lsrs	r2, r2, #16
 8008558:	fa13 f38e 	uxtah	r3, r3, lr
 800855c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8008560:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008564:	b29b      	uxth	r3, r3
 8008566:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800856a:	45c1      	cmp	r9, r8
 800856c:	f840 3b04 	str.w	r3, [r0], #4
 8008570:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8008574:	d2e8      	bcs.n	8008548 <quorem+0xb0>
 8008576:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800857a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800857e:	b922      	cbnz	r2, 800858a <quorem+0xf2>
 8008580:	3b04      	subs	r3, #4
 8008582:	429d      	cmp	r5, r3
 8008584:	461a      	mov	r2, r3
 8008586:	d30a      	bcc.n	800859e <quorem+0x106>
 8008588:	613c      	str	r4, [r7, #16]
 800858a:	4630      	mov	r0, r6
 800858c:	b003      	add	sp, #12
 800858e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008592:	6812      	ldr	r2, [r2, #0]
 8008594:	3b04      	subs	r3, #4
 8008596:	2a00      	cmp	r2, #0
 8008598:	d1cc      	bne.n	8008534 <quorem+0x9c>
 800859a:	3c01      	subs	r4, #1
 800859c:	e7c7      	b.n	800852e <quorem+0x96>
 800859e:	6812      	ldr	r2, [r2, #0]
 80085a0:	3b04      	subs	r3, #4
 80085a2:	2a00      	cmp	r2, #0
 80085a4:	d1f0      	bne.n	8008588 <quorem+0xf0>
 80085a6:	3c01      	subs	r4, #1
 80085a8:	e7eb      	b.n	8008582 <quorem+0xea>
 80085aa:	2000      	movs	r0, #0
 80085ac:	e7ee      	b.n	800858c <quorem+0xf4>
	...

080085b0 <_dtoa_r>:
 80085b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80085b4:	ed2d 8b02 	vpush	{d8}
 80085b8:	ec57 6b10 	vmov	r6, r7, d0
 80085bc:	b095      	sub	sp, #84	; 0x54
 80085be:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80085c0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80085c4:	9105      	str	r1, [sp, #20]
 80085c6:	e9cd 6702 	strd	r6, r7, [sp, #8]
 80085ca:	4604      	mov	r4, r0
 80085cc:	9209      	str	r2, [sp, #36]	; 0x24
 80085ce:	930f      	str	r3, [sp, #60]	; 0x3c
 80085d0:	b975      	cbnz	r5, 80085f0 <_dtoa_r+0x40>
 80085d2:	2010      	movs	r0, #16
 80085d4:	f7ff f92e 	bl	8007834 <malloc>
 80085d8:	4602      	mov	r2, r0
 80085da:	6260      	str	r0, [r4, #36]	; 0x24
 80085dc:	b920      	cbnz	r0, 80085e8 <_dtoa_r+0x38>
 80085de:	4bb2      	ldr	r3, [pc, #712]	; (80088a8 <_dtoa_r+0x2f8>)
 80085e0:	21ea      	movs	r1, #234	; 0xea
 80085e2:	48b2      	ldr	r0, [pc, #712]	; (80088ac <_dtoa_r+0x2fc>)
 80085e4:	f001 fbae 	bl	8009d44 <__assert_func>
 80085e8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80085ec:	6005      	str	r5, [r0, #0]
 80085ee:	60c5      	str	r5, [r0, #12]
 80085f0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80085f2:	6819      	ldr	r1, [r3, #0]
 80085f4:	b151      	cbz	r1, 800860c <_dtoa_r+0x5c>
 80085f6:	685a      	ldr	r2, [r3, #4]
 80085f8:	604a      	str	r2, [r1, #4]
 80085fa:	2301      	movs	r3, #1
 80085fc:	4093      	lsls	r3, r2
 80085fe:	608b      	str	r3, [r1, #8]
 8008600:	4620      	mov	r0, r4
 8008602:	f000 fee5 	bl	80093d0 <_Bfree>
 8008606:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008608:	2200      	movs	r2, #0
 800860a:	601a      	str	r2, [r3, #0]
 800860c:	1e3b      	subs	r3, r7, #0
 800860e:	bfb9      	ittee	lt
 8008610:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8008614:	9303      	strlt	r3, [sp, #12]
 8008616:	2300      	movge	r3, #0
 8008618:	f8c8 3000 	strge.w	r3, [r8]
 800861c:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8008620:	4ba3      	ldr	r3, [pc, #652]	; (80088b0 <_dtoa_r+0x300>)
 8008622:	bfbc      	itt	lt
 8008624:	2201      	movlt	r2, #1
 8008626:	f8c8 2000 	strlt.w	r2, [r8]
 800862a:	ea33 0309 	bics.w	r3, r3, r9
 800862e:	d11b      	bne.n	8008668 <_dtoa_r+0xb8>
 8008630:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008632:	f242 730f 	movw	r3, #9999	; 0x270f
 8008636:	6013      	str	r3, [r2, #0]
 8008638:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800863c:	4333      	orrs	r3, r6
 800863e:	f000 857a 	beq.w	8009136 <_dtoa_r+0xb86>
 8008642:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008644:	b963      	cbnz	r3, 8008660 <_dtoa_r+0xb0>
 8008646:	4b9b      	ldr	r3, [pc, #620]	; (80088b4 <_dtoa_r+0x304>)
 8008648:	e024      	b.n	8008694 <_dtoa_r+0xe4>
 800864a:	4b9b      	ldr	r3, [pc, #620]	; (80088b8 <_dtoa_r+0x308>)
 800864c:	9300      	str	r3, [sp, #0]
 800864e:	3308      	adds	r3, #8
 8008650:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008652:	6013      	str	r3, [r2, #0]
 8008654:	9800      	ldr	r0, [sp, #0]
 8008656:	b015      	add	sp, #84	; 0x54
 8008658:	ecbd 8b02 	vpop	{d8}
 800865c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008660:	4b94      	ldr	r3, [pc, #592]	; (80088b4 <_dtoa_r+0x304>)
 8008662:	9300      	str	r3, [sp, #0]
 8008664:	3303      	adds	r3, #3
 8008666:	e7f3      	b.n	8008650 <_dtoa_r+0xa0>
 8008668:	ed9d 7b02 	vldr	d7, [sp, #8]
 800866c:	2200      	movs	r2, #0
 800866e:	ec51 0b17 	vmov	r0, r1, d7
 8008672:	2300      	movs	r3, #0
 8008674:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8008678:	f7f8 fa2e 	bl	8000ad8 <__aeabi_dcmpeq>
 800867c:	4680      	mov	r8, r0
 800867e:	b158      	cbz	r0, 8008698 <_dtoa_r+0xe8>
 8008680:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008682:	2301      	movs	r3, #1
 8008684:	6013      	str	r3, [r2, #0]
 8008686:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008688:	2b00      	cmp	r3, #0
 800868a:	f000 8551 	beq.w	8009130 <_dtoa_r+0xb80>
 800868e:	488b      	ldr	r0, [pc, #556]	; (80088bc <_dtoa_r+0x30c>)
 8008690:	6018      	str	r0, [r3, #0]
 8008692:	1e43      	subs	r3, r0, #1
 8008694:	9300      	str	r3, [sp, #0]
 8008696:	e7dd      	b.n	8008654 <_dtoa_r+0xa4>
 8008698:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800869c:	aa12      	add	r2, sp, #72	; 0x48
 800869e:	a913      	add	r1, sp, #76	; 0x4c
 80086a0:	4620      	mov	r0, r4
 80086a2:	f001 f977 	bl	8009994 <__d2b>
 80086a6:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80086aa:	4683      	mov	fp, r0
 80086ac:	2d00      	cmp	r5, #0
 80086ae:	d07c      	beq.n	80087aa <_dtoa_r+0x1fa>
 80086b0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80086b2:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 80086b6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80086ba:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 80086be:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 80086c2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 80086c6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80086ca:	4b7d      	ldr	r3, [pc, #500]	; (80088c0 <_dtoa_r+0x310>)
 80086cc:	2200      	movs	r2, #0
 80086ce:	4630      	mov	r0, r6
 80086d0:	4639      	mov	r1, r7
 80086d2:	f7f7 fde1 	bl	8000298 <__aeabi_dsub>
 80086d6:	a36e      	add	r3, pc, #440	; (adr r3, 8008890 <_dtoa_r+0x2e0>)
 80086d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086dc:	f7f7 ff94 	bl	8000608 <__aeabi_dmul>
 80086e0:	a36d      	add	r3, pc, #436	; (adr r3, 8008898 <_dtoa_r+0x2e8>)
 80086e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086e6:	f7f7 fdd9 	bl	800029c <__adddf3>
 80086ea:	4606      	mov	r6, r0
 80086ec:	4628      	mov	r0, r5
 80086ee:	460f      	mov	r7, r1
 80086f0:	f7f7 ff20 	bl	8000534 <__aeabi_i2d>
 80086f4:	a36a      	add	r3, pc, #424	; (adr r3, 80088a0 <_dtoa_r+0x2f0>)
 80086f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086fa:	f7f7 ff85 	bl	8000608 <__aeabi_dmul>
 80086fe:	4602      	mov	r2, r0
 8008700:	460b      	mov	r3, r1
 8008702:	4630      	mov	r0, r6
 8008704:	4639      	mov	r1, r7
 8008706:	f7f7 fdc9 	bl	800029c <__adddf3>
 800870a:	4606      	mov	r6, r0
 800870c:	460f      	mov	r7, r1
 800870e:	f7f8 fa2b 	bl	8000b68 <__aeabi_d2iz>
 8008712:	2200      	movs	r2, #0
 8008714:	4682      	mov	sl, r0
 8008716:	2300      	movs	r3, #0
 8008718:	4630      	mov	r0, r6
 800871a:	4639      	mov	r1, r7
 800871c:	f7f8 f9e6 	bl	8000aec <__aeabi_dcmplt>
 8008720:	b148      	cbz	r0, 8008736 <_dtoa_r+0x186>
 8008722:	4650      	mov	r0, sl
 8008724:	f7f7 ff06 	bl	8000534 <__aeabi_i2d>
 8008728:	4632      	mov	r2, r6
 800872a:	463b      	mov	r3, r7
 800872c:	f7f8 f9d4 	bl	8000ad8 <__aeabi_dcmpeq>
 8008730:	b908      	cbnz	r0, 8008736 <_dtoa_r+0x186>
 8008732:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008736:	f1ba 0f16 	cmp.w	sl, #22
 800873a:	d854      	bhi.n	80087e6 <_dtoa_r+0x236>
 800873c:	4b61      	ldr	r3, [pc, #388]	; (80088c4 <_dtoa_r+0x314>)
 800873e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8008742:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008746:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800874a:	f7f8 f9cf 	bl	8000aec <__aeabi_dcmplt>
 800874e:	2800      	cmp	r0, #0
 8008750:	d04b      	beq.n	80087ea <_dtoa_r+0x23a>
 8008752:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008756:	2300      	movs	r3, #0
 8008758:	930e      	str	r3, [sp, #56]	; 0x38
 800875a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800875c:	1b5d      	subs	r5, r3, r5
 800875e:	1e6b      	subs	r3, r5, #1
 8008760:	9304      	str	r3, [sp, #16]
 8008762:	bf43      	ittte	mi
 8008764:	2300      	movmi	r3, #0
 8008766:	f1c5 0801 	rsbmi	r8, r5, #1
 800876a:	9304      	strmi	r3, [sp, #16]
 800876c:	f04f 0800 	movpl.w	r8, #0
 8008770:	f1ba 0f00 	cmp.w	sl, #0
 8008774:	db3b      	blt.n	80087ee <_dtoa_r+0x23e>
 8008776:	9b04      	ldr	r3, [sp, #16]
 8008778:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 800877c:	4453      	add	r3, sl
 800877e:	9304      	str	r3, [sp, #16]
 8008780:	2300      	movs	r3, #0
 8008782:	9306      	str	r3, [sp, #24]
 8008784:	9b05      	ldr	r3, [sp, #20]
 8008786:	2b09      	cmp	r3, #9
 8008788:	d869      	bhi.n	800885e <_dtoa_r+0x2ae>
 800878a:	2b05      	cmp	r3, #5
 800878c:	bfc4      	itt	gt
 800878e:	3b04      	subgt	r3, #4
 8008790:	9305      	strgt	r3, [sp, #20]
 8008792:	9b05      	ldr	r3, [sp, #20]
 8008794:	f1a3 0302 	sub.w	r3, r3, #2
 8008798:	bfcc      	ite	gt
 800879a:	2500      	movgt	r5, #0
 800879c:	2501      	movle	r5, #1
 800879e:	2b03      	cmp	r3, #3
 80087a0:	d869      	bhi.n	8008876 <_dtoa_r+0x2c6>
 80087a2:	e8df f003 	tbb	[pc, r3]
 80087a6:	4e2c      	.short	0x4e2c
 80087a8:	5a4c      	.short	0x5a4c
 80087aa:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 80087ae:	441d      	add	r5, r3
 80087b0:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80087b4:	2b20      	cmp	r3, #32
 80087b6:	bfc1      	itttt	gt
 80087b8:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80087bc:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 80087c0:	fa09 f303 	lslgt.w	r3, r9, r3
 80087c4:	fa26 f000 	lsrgt.w	r0, r6, r0
 80087c8:	bfda      	itte	le
 80087ca:	f1c3 0320 	rsble	r3, r3, #32
 80087ce:	fa06 f003 	lslle.w	r0, r6, r3
 80087d2:	4318      	orrgt	r0, r3
 80087d4:	f7f7 fe9e 	bl	8000514 <__aeabi_ui2d>
 80087d8:	2301      	movs	r3, #1
 80087da:	4606      	mov	r6, r0
 80087dc:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 80087e0:	3d01      	subs	r5, #1
 80087e2:	9310      	str	r3, [sp, #64]	; 0x40
 80087e4:	e771      	b.n	80086ca <_dtoa_r+0x11a>
 80087e6:	2301      	movs	r3, #1
 80087e8:	e7b6      	b.n	8008758 <_dtoa_r+0x1a8>
 80087ea:	900e      	str	r0, [sp, #56]	; 0x38
 80087ec:	e7b5      	b.n	800875a <_dtoa_r+0x1aa>
 80087ee:	f1ca 0300 	rsb	r3, sl, #0
 80087f2:	9306      	str	r3, [sp, #24]
 80087f4:	2300      	movs	r3, #0
 80087f6:	eba8 080a 	sub.w	r8, r8, sl
 80087fa:	930d      	str	r3, [sp, #52]	; 0x34
 80087fc:	e7c2      	b.n	8008784 <_dtoa_r+0x1d4>
 80087fe:	2300      	movs	r3, #0
 8008800:	9308      	str	r3, [sp, #32]
 8008802:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008804:	2b00      	cmp	r3, #0
 8008806:	dc39      	bgt.n	800887c <_dtoa_r+0x2cc>
 8008808:	f04f 0901 	mov.w	r9, #1
 800880c:	f8cd 9004 	str.w	r9, [sp, #4]
 8008810:	464b      	mov	r3, r9
 8008812:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8008816:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8008818:	2200      	movs	r2, #0
 800881a:	6042      	str	r2, [r0, #4]
 800881c:	2204      	movs	r2, #4
 800881e:	f102 0614 	add.w	r6, r2, #20
 8008822:	429e      	cmp	r6, r3
 8008824:	6841      	ldr	r1, [r0, #4]
 8008826:	d92f      	bls.n	8008888 <_dtoa_r+0x2d8>
 8008828:	4620      	mov	r0, r4
 800882a:	f000 fd91 	bl	8009350 <_Balloc>
 800882e:	9000      	str	r0, [sp, #0]
 8008830:	2800      	cmp	r0, #0
 8008832:	d14b      	bne.n	80088cc <_dtoa_r+0x31c>
 8008834:	4b24      	ldr	r3, [pc, #144]	; (80088c8 <_dtoa_r+0x318>)
 8008836:	4602      	mov	r2, r0
 8008838:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800883c:	e6d1      	b.n	80085e2 <_dtoa_r+0x32>
 800883e:	2301      	movs	r3, #1
 8008840:	e7de      	b.n	8008800 <_dtoa_r+0x250>
 8008842:	2300      	movs	r3, #0
 8008844:	9308      	str	r3, [sp, #32]
 8008846:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008848:	eb0a 0903 	add.w	r9, sl, r3
 800884c:	f109 0301 	add.w	r3, r9, #1
 8008850:	2b01      	cmp	r3, #1
 8008852:	9301      	str	r3, [sp, #4]
 8008854:	bfb8      	it	lt
 8008856:	2301      	movlt	r3, #1
 8008858:	e7dd      	b.n	8008816 <_dtoa_r+0x266>
 800885a:	2301      	movs	r3, #1
 800885c:	e7f2      	b.n	8008844 <_dtoa_r+0x294>
 800885e:	2501      	movs	r5, #1
 8008860:	2300      	movs	r3, #0
 8008862:	9305      	str	r3, [sp, #20]
 8008864:	9508      	str	r5, [sp, #32]
 8008866:	f04f 39ff 	mov.w	r9, #4294967295
 800886a:	2200      	movs	r2, #0
 800886c:	f8cd 9004 	str.w	r9, [sp, #4]
 8008870:	2312      	movs	r3, #18
 8008872:	9209      	str	r2, [sp, #36]	; 0x24
 8008874:	e7cf      	b.n	8008816 <_dtoa_r+0x266>
 8008876:	2301      	movs	r3, #1
 8008878:	9308      	str	r3, [sp, #32]
 800887a:	e7f4      	b.n	8008866 <_dtoa_r+0x2b6>
 800887c:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8008880:	f8cd 9004 	str.w	r9, [sp, #4]
 8008884:	464b      	mov	r3, r9
 8008886:	e7c6      	b.n	8008816 <_dtoa_r+0x266>
 8008888:	3101      	adds	r1, #1
 800888a:	6041      	str	r1, [r0, #4]
 800888c:	0052      	lsls	r2, r2, #1
 800888e:	e7c6      	b.n	800881e <_dtoa_r+0x26e>
 8008890:	636f4361 	.word	0x636f4361
 8008894:	3fd287a7 	.word	0x3fd287a7
 8008898:	8b60c8b3 	.word	0x8b60c8b3
 800889c:	3fc68a28 	.word	0x3fc68a28
 80088a0:	509f79fb 	.word	0x509f79fb
 80088a4:	3fd34413 	.word	0x3fd34413
 80088a8:	0800a7d5 	.word	0x0800a7d5
 80088ac:	0800a7ec 	.word	0x0800a7ec
 80088b0:	7ff00000 	.word	0x7ff00000
 80088b4:	0800a7d1 	.word	0x0800a7d1
 80088b8:	0800a7c8 	.word	0x0800a7c8
 80088bc:	0800a7a5 	.word	0x0800a7a5
 80088c0:	3ff80000 	.word	0x3ff80000
 80088c4:	0800a8e8 	.word	0x0800a8e8
 80088c8:	0800a84b 	.word	0x0800a84b
 80088cc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80088ce:	9a00      	ldr	r2, [sp, #0]
 80088d0:	601a      	str	r2, [r3, #0]
 80088d2:	9b01      	ldr	r3, [sp, #4]
 80088d4:	2b0e      	cmp	r3, #14
 80088d6:	f200 80ad 	bhi.w	8008a34 <_dtoa_r+0x484>
 80088da:	2d00      	cmp	r5, #0
 80088dc:	f000 80aa 	beq.w	8008a34 <_dtoa_r+0x484>
 80088e0:	f1ba 0f00 	cmp.w	sl, #0
 80088e4:	dd36      	ble.n	8008954 <_dtoa_r+0x3a4>
 80088e6:	4ac3      	ldr	r2, [pc, #780]	; (8008bf4 <_dtoa_r+0x644>)
 80088e8:	f00a 030f 	and.w	r3, sl, #15
 80088ec:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80088f0:	ed93 7b00 	vldr	d7, [r3]
 80088f4:	f41a 7f80 	tst.w	sl, #256	; 0x100
 80088f8:	ea4f 172a 	mov.w	r7, sl, asr #4
 80088fc:	eeb0 8a47 	vmov.f32	s16, s14
 8008900:	eef0 8a67 	vmov.f32	s17, s15
 8008904:	d016      	beq.n	8008934 <_dtoa_r+0x384>
 8008906:	4bbc      	ldr	r3, [pc, #752]	; (8008bf8 <_dtoa_r+0x648>)
 8008908:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800890c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008910:	f7f7 ffa4 	bl	800085c <__aeabi_ddiv>
 8008914:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008918:	f007 070f 	and.w	r7, r7, #15
 800891c:	2503      	movs	r5, #3
 800891e:	4eb6      	ldr	r6, [pc, #728]	; (8008bf8 <_dtoa_r+0x648>)
 8008920:	b957      	cbnz	r7, 8008938 <_dtoa_r+0x388>
 8008922:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008926:	ec53 2b18 	vmov	r2, r3, d8
 800892a:	f7f7 ff97 	bl	800085c <__aeabi_ddiv>
 800892e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008932:	e029      	b.n	8008988 <_dtoa_r+0x3d8>
 8008934:	2502      	movs	r5, #2
 8008936:	e7f2      	b.n	800891e <_dtoa_r+0x36e>
 8008938:	07f9      	lsls	r1, r7, #31
 800893a:	d508      	bpl.n	800894e <_dtoa_r+0x39e>
 800893c:	ec51 0b18 	vmov	r0, r1, d8
 8008940:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008944:	f7f7 fe60 	bl	8000608 <__aeabi_dmul>
 8008948:	ec41 0b18 	vmov	d8, r0, r1
 800894c:	3501      	adds	r5, #1
 800894e:	107f      	asrs	r7, r7, #1
 8008950:	3608      	adds	r6, #8
 8008952:	e7e5      	b.n	8008920 <_dtoa_r+0x370>
 8008954:	f000 80a6 	beq.w	8008aa4 <_dtoa_r+0x4f4>
 8008958:	f1ca 0600 	rsb	r6, sl, #0
 800895c:	4ba5      	ldr	r3, [pc, #660]	; (8008bf4 <_dtoa_r+0x644>)
 800895e:	4fa6      	ldr	r7, [pc, #664]	; (8008bf8 <_dtoa_r+0x648>)
 8008960:	f006 020f 	and.w	r2, r6, #15
 8008964:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008968:	e9d3 2300 	ldrd	r2, r3, [r3]
 800896c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8008970:	f7f7 fe4a 	bl	8000608 <__aeabi_dmul>
 8008974:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008978:	1136      	asrs	r6, r6, #4
 800897a:	2300      	movs	r3, #0
 800897c:	2502      	movs	r5, #2
 800897e:	2e00      	cmp	r6, #0
 8008980:	f040 8085 	bne.w	8008a8e <_dtoa_r+0x4de>
 8008984:	2b00      	cmp	r3, #0
 8008986:	d1d2      	bne.n	800892e <_dtoa_r+0x37e>
 8008988:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800898a:	2b00      	cmp	r3, #0
 800898c:	f000 808c 	beq.w	8008aa8 <_dtoa_r+0x4f8>
 8008990:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8008994:	4b99      	ldr	r3, [pc, #612]	; (8008bfc <_dtoa_r+0x64c>)
 8008996:	2200      	movs	r2, #0
 8008998:	4630      	mov	r0, r6
 800899a:	4639      	mov	r1, r7
 800899c:	f7f8 f8a6 	bl	8000aec <__aeabi_dcmplt>
 80089a0:	2800      	cmp	r0, #0
 80089a2:	f000 8081 	beq.w	8008aa8 <_dtoa_r+0x4f8>
 80089a6:	9b01      	ldr	r3, [sp, #4]
 80089a8:	2b00      	cmp	r3, #0
 80089aa:	d07d      	beq.n	8008aa8 <_dtoa_r+0x4f8>
 80089ac:	f1b9 0f00 	cmp.w	r9, #0
 80089b0:	dd3c      	ble.n	8008a2c <_dtoa_r+0x47c>
 80089b2:	f10a 33ff 	add.w	r3, sl, #4294967295
 80089b6:	9307      	str	r3, [sp, #28]
 80089b8:	2200      	movs	r2, #0
 80089ba:	4b91      	ldr	r3, [pc, #580]	; (8008c00 <_dtoa_r+0x650>)
 80089bc:	4630      	mov	r0, r6
 80089be:	4639      	mov	r1, r7
 80089c0:	f7f7 fe22 	bl	8000608 <__aeabi_dmul>
 80089c4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80089c8:	3501      	adds	r5, #1
 80089ca:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 80089ce:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80089d2:	4628      	mov	r0, r5
 80089d4:	f7f7 fdae 	bl	8000534 <__aeabi_i2d>
 80089d8:	4632      	mov	r2, r6
 80089da:	463b      	mov	r3, r7
 80089dc:	f7f7 fe14 	bl	8000608 <__aeabi_dmul>
 80089e0:	4b88      	ldr	r3, [pc, #544]	; (8008c04 <_dtoa_r+0x654>)
 80089e2:	2200      	movs	r2, #0
 80089e4:	f7f7 fc5a 	bl	800029c <__adddf3>
 80089e8:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 80089ec:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80089f0:	9303      	str	r3, [sp, #12]
 80089f2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80089f4:	2b00      	cmp	r3, #0
 80089f6:	d15c      	bne.n	8008ab2 <_dtoa_r+0x502>
 80089f8:	4b83      	ldr	r3, [pc, #524]	; (8008c08 <_dtoa_r+0x658>)
 80089fa:	2200      	movs	r2, #0
 80089fc:	4630      	mov	r0, r6
 80089fe:	4639      	mov	r1, r7
 8008a00:	f7f7 fc4a 	bl	8000298 <__aeabi_dsub>
 8008a04:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008a08:	4606      	mov	r6, r0
 8008a0a:	460f      	mov	r7, r1
 8008a0c:	f7f8 f88c 	bl	8000b28 <__aeabi_dcmpgt>
 8008a10:	2800      	cmp	r0, #0
 8008a12:	f040 8296 	bne.w	8008f42 <_dtoa_r+0x992>
 8008a16:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8008a1a:	4630      	mov	r0, r6
 8008a1c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008a20:	4639      	mov	r1, r7
 8008a22:	f7f8 f863 	bl	8000aec <__aeabi_dcmplt>
 8008a26:	2800      	cmp	r0, #0
 8008a28:	f040 8288 	bne.w	8008f3c <_dtoa_r+0x98c>
 8008a2c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8008a30:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008a34:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008a36:	2b00      	cmp	r3, #0
 8008a38:	f2c0 8158 	blt.w	8008cec <_dtoa_r+0x73c>
 8008a3c:	f1ba 0f0e 	cmp.w	sl, #14
 8008a40:	f300 8154 	bgt.w	8008cec <_dtoa_r+0x73c>
 8008a44:	4b6b      	ldr	r3, [pc, #428]	; (8008bf4 <_dtoa_r+0x644>)
 8008a46:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8008a4a:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008a4e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008a50:	2b00      	cmp	r3, #0
 8008a52:	f280 80e3 	bge.w	8008c1c <_dtoa_r+0x66c>
 8008a56:	9b01      	ldr	r3, [sp, #4]
 8008a58:	2b00      	cmp	r3, #0
 8008a5a:	f300 80df 	bgt.w	8008c1c <_dtoa_r+0x66c>
 8008a5e:	f040 826d 	bne.w	8008f3c <_dtoa_r+0x98c>
 8008a62:	4b69      	ldr	r3, [pc, #420]	; (8008c08 <_dtoa_r+0x658>)
 8008a64:	2200      	movs	r2, #0
 8008a66:	4640      	mov	r0, r8
 8008a68:	4649      	mov	r1, r9
 8008a6a:	f7f7 fdcd 	bl	8000608 <__aeabi_dmul>
 8008a6e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008a72:	f7f8 f84f 	bl	8000b14 <__aeabi_dcmpge>
 8008a76:	9e01      	ldr	r6, [sp, #4]
 8008a78:	4637      	mov	r7, r6
 8008a7a:	2800      	cmp	r0, #0
 8008a7c:	f040 8243 	bne.w	8008f06 <_dtoa_r+0x956>
 8008a80:	9d00      	ldr	r5, [sp, #0]
 8008a82:	2331      	movs	r3, #49	; 0x31
 8008a84:	f805 3b01 	strb.w	r3, [r5], #1
 8008a88:	f10a 0a01 	add.w	sl, sl, #1
 8008a8c:	e23f      	b.n	8008f0e <_dtoa_r+0x95e>
 8008a8e:	07f2      	lsls	r2, r6, #31
 8008a90:	d505      	bpl.n	8008a9e <_dtoa_r+0x4ee>
 8008a92:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008a96:	f7f7 fdb7 	bl	8000608 <__aeabi_dmul>
 8008a9a:	3501      	adds	r5, #1
 8008a9c:	2301      	movs	r3, #1
 8008a9e:	1076      	asrs	r6, r6, #1
 8008aa0:	3708      	adds	r7, #8
 8008aa2:	e76c      	b.n	800897e <_dtoa_r+0x3ce>
 8008aa4:	2502      	movs	r5, #2
 8008aa6:	e76f      	b.n	8008988 <_dtoa_r+0x3d8>
 8008aa8:	9b01      	ldr	r3, [sp, #4]
 8008aaa:	f8cd a01c 	str.w	sl, [sp, #28]
 8008aae:	930c      	str	r3, [sp, #48]	; 0x30
 8008ab0:	e78d      	b.n	80089ce <_dtoa_r+0x41e>
 8008ab2:	9900      	ldr	r1, [sp, #0]
 8008ab4:	980c      	ldr	r0, [sp, #48]	; 0x30
 8008ab6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008ab8:	4b4e      	ldr	r3, [pc, #312]	; (8008bf4 <_dtoa_r+0x644>)
 8008aba:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008abe:	4401      	add	r1, r0
 8008ac0:	9102      	str	r1, [sp, #8]
 8008ac2:	9908      	ldr	r1, [sp, #32]
 8008ac4:	eeb0 8a47 	vmov.f32	s16, s14
 8008ac8:	eef0 8a67 	vmov.f32	s17, s15
 8008acc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008ad0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008ad4:	2900      	cmp	r1, #0
 8008ad6:	d045      	beq.n	8008b64 <_dtoa_r+0x5b4>
 8008ad8:	494c      	ldr	r1, [pc, #304]	; (8008c0c <_dtoa_r+0x65c>)
 8008ada:	2000      	movs	r0, #0
 8008adc:	f7f7 febe 	bl	800085c <__aeabi_ddiv>
 8008ae0:	ec53 2b18 	vmov	r2, r3, d8
 8008ae4:	f7f7 fbd8 	bl	8000298 <__aeabi_dsub>
 8008ae8:	9d00      	ldr	r5, [sp, #0]
 8008aea:	ec41 0b18 	vmov	d8, r0, r1
 8008aee:	4639      	mov	r1, r7
 8008af0:	4630      	mov	r0, r6
 8008af2:	f7f8 f839 	bl	8000b68 <__aeabi_d2iz>
 8008af6:	900c      	str	r0, [sp, #48]	; 0x30
 8008af8:	f7f7 fd1c 	bl	8000534 <__aeabi_i2d>
 8008afc:	4602      	mov	r2, r0
 8008afe:	460b      	mov	r3, r1
 8008b00:	4630      	mov	r0, r6
 8008b02:	4639      	mov	r1, r7
 8008b04:	f7f7 fbc8 	bl	8000298 <__aeabi_dsub>
 8008b08:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008b0a:	3330      	adds	r3, #48	; 0x30
 8008b0c:	f805 3b01 	strb.w	r3, [r5], #1
 8008b10:	ec53 2b18 	vmov	r2, r3, d8
 8008b14:	4606      	mov	r6, r0
 8008b16:	460f      	mov	r7, r1
 8008b18:	f7f7 ffe8 	bl	8000aec <__aeabi_dcmplt>
 8008b1c:	2800      	cmp	r0, #0
 8008b1e:	d165      	bne.n	8008bec <_dtoa_r+0x63c>
 8008b20:	4632      	mov	r2, r6
 8008b22:	463b      	mov	r3, r7
 8008b24:	4935      	ldr	r1, [pc, #212]	; (8008bfc <_dtoa_r+0x64c>)
 8008b26:	2000      	movs	r0, #0
 8008b28:	f7f7 fbb6 	bl	8000298 <__aeabi_dsub>
 8008b2c:	ec53 2b18 	vmov	r2, r3, d8
 8008b30:	f7f7 ffdc 	bl	8000aec <__aeabi_dcmplt>
 8008b34:	2800      	cmp	r0, #0
 8008b36:	f040 80b9 	bne.w	8008cac <_dtoa_r+0x6fc>
 8008b3a:	9b02      	ldr	r3, [sp, #8]
 8008b3c:	429d      	cmp	r5, r3
 8008b3e:	f43f af75 	beq.w	8008a2c <_dtoa_r+0x47c>
 8008b42:	4b2f      	ldr	r3, [pc, #188]	; (8008c00 <_dtoa_r+0x650>)
 8008b44:	ec51 0b18 	vmov	r0, r1, d8
 8008b48:	2200      	movs	r2, #0
 8008b4a:	f7f7 fd5d 	bl	8000608 <__aeabi_dmul>
 8008b4e:	4b2c      	ldr	r3, [pc, #176]	; (8008c00 <_dtoa_r+0x650>)
 8008b50:	ec41 0b18 	vmov	d8, r0, r1
 8008b54:	2200      	movs	r2, #0
 8008b56:	4630      	mov	r0, r6
 8008b58:	4639      	mov	r1, r7
 8008b5a:	f7f7 fd55 	bl	8000608 <__aeabi_dmul>
 8008b5e:	4606      	mov	r6, r0
 8008b60:	460f      	mov	r7, r1
 8008b62:	e7c4      	b.n	8008aee <_dtoa_r+0x53e>
 8008b64:	ec51 0b17 	vmov	r0, r1, d7
 8008b68:	f7f7 fd4e 	bl	8000608 <__aeabi_dmul>
 8008b6c:	9b02      	ldr	r3, [sp, #8]
 8008b6e:	9d00      	ldr	r5, [sp, #0]
 8008b70:	930c      	str	r3, [sp, #48]	; 0x30
 8008b72:	ec41 0b18 	vmov	d8, r0, r1
 8008b76:	4639      	mov	r1, r7
 8008b78:	4630      	mov	r0, r6
 8008b7a:	f7f7 fff5 	bl	8000b68 <__aeabi_d2iz>
 8008b7e:	9011      	str	r0, [sp, #68]	; 0x44
 8008b80:	f7f7 fcd8 	bl	8000534 <__aeabi_i2d>
 8008b84:	4602      	mov	r2, r0
 8008b86:	460b      	mov	r3, r1
 8008b88:	4630      	mov	r0, r6
 8008b8a:	4639      	mov	r1, r7
 8008b8c:	f7f7 fb84 	bl	8000298 <__aeabi_dsub>
 8008b90:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008b92:	3330      	adds	r3, #48	; 0x30
 8008b94:	f805 3b01 	strb.w	r3, [r5], #1
 8008b98:	9b02      	ldr	r3, [sp, #8]
 8008b9a:	429d      	cmp	r5, r3
 8008b9c:	4606      	mov	r6, r0
 8008b9e:	460f      	mov	r7, r1
 8008ba0:	f04f 0200 	mov.w	r2, #0
 8008ba4:	d134      	bne.n	8008c10 <_dtoa_r+0x660>
 8008ba6:	4b19      	ldr	r3, [pc, #100]	; (8008c0c <_dtoa_r+0x65c>)
 8008ba8:	ec51 0b18 	vmov	r0, r1, d8
 8008bac:	f7f7 fb76 	bl	800029c <__adddf3>
 8008bb0:	4602      	mov	r2, r0
 8008bb2:	460b      	mov	r3, r1
 8008bb4:	4630      	mov	r0, r6
 8008bb6:	4639      	mov	r1, r7
 8008bb8:	f7f7 ffb6 	bl	8000b28 <__aeabi_dcmpgt>
 8008bbc:	2800      	cmp	r0, #0
 8008bbe:	d175      	bne.n	8008cac <_dtoa_r+0x6fc>
 8008bc0:	ec53 2b18 	vmov	r2, r3, d8
 8008bc4:	4911      	ldr	r1, [pc, #68]	; (8008c0c <_dtoa_r+0x65c>)
 8008bc6:	2000      	movs	r0, #0
 8008bc8:	f7f7 fb66 	bl	8000298 <__aeabi_dsub>
 8008bcc:	4602      	mov	r2, r0
 8008bce:	460b      	mov	r3, r1
 8008bd0:	4630      	mov	r0, r6
 8008bd2:	4639      	mov	r1, r7
 8008bd4:	f7f7 ff8a 	bl	8000aec <__aeabi_dcmplt>
 8008bd8:	2800      	cmp	r0, #0
 8008bda:	f43f af27 	beq.w	8008a2c <_dtoa_r+0x47c>
 8008bde:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008be0:	1e6b      	subs	r3, r5, #1
 8008be2:	930c      	str	r3, [sp, #48]	; 0x30
 8008be4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008be8:	2b30      	cmp	r3, #48	; 0x30
 8008bea:	d0f8      	beq.n	8008bde <_dtoa_r+0x62e>
 8008bec:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8008bf0:	e04a      	b.n	8008c88 <_dtoa_r+0x6d8>
 8008bf2:	bf00      	nop
 8008bf4:	0800a8e8 	.word	0x0800a8e8
 8008bf8:	0800a8c0 	.word	0x0800a8c0
 8008bfc:	3ff00000 	.word	0x3ff00000
 8008c00:	40240000 	.word	0x40240000
 8008c04:	401c0000 	.word	0x401c0000
 8008c08:	40140000 	.word	0x40140000
 8008c0c:	3fe00000 	.word	0x3fe00000
 8008c10:	4baf      	ldr	r3, [pc, #700]	; (8008ed0 <_dtoa_r+0x920>)
 8008c12:	f7f7 fcf9 	bl	8000608 <__aeabi_dmul>
 8008c16:	4606      	mov	r6, r0
 8008c18:	460f      	mov	r7, r1
 8008c1a:	e7ac      	b.n	8008b76 <_dtoa_r+0x5c6>
 8008c1c:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8008c20:	9d00      	ldr	r5, [sp, #0]
 8008c22:	4642      	mov	r2, r8
 8008c24:	464b      	mov	r3, r9
 8008c26:	4630      	mov	r0, r6
 8008c28:	4639      	mov	r1, r7
 8008c2a:	f7f7 fe17 	bl	800085c <__aeabi_ddiv>
 8008c2e:	f7f7 ff9b 	bl	8000b68 <__aeabi_d2iz>
 8008c32:	9002      	str	r0, [sp, #8]
 8008c34:	f7f7 fc7e 	bl	8000534 <__aeabi_i2d>
 8008c38:	4642      	mov	r2, r8
 8008c3a:	464b      	mov	r3, r9
 8008c3c:	f7f7 fce4 	bl	8000608 <__aeabi_dmul>
 8008c40:	4602      	mov	r2, r0
 8008c42:	460b      	mov	r3, r1
 8008c44:	4630      	mov	r0, r6
 8008c46:	4639      	mov	r1, r7
 8008c48:	f7f7 fb26 	bl	8000298 <__aeabi_dsub>
 8008c4c:	9e02      	ldr	r6, [sp, #8]
 8008c4e:	9f01      	ldr	r7, [sp, #4]
 8008c50:	3630      	adds	r6, #48	; 0x30
 8008c52:	f805 6b01 	strb.w	r6, [r5], #1
 8008c56:	9e00      	ldr	r6, [sp, #0]
 8008c58:	1bae      	subs	r6, r5, r6
 8008c5a:	42b7      	cmp	r7, r6
 8008c5c:	4602      	mov	r2, r0
 8008c5e:	460b      	mov	r3, r1
 8008c60:	d137      	bne.n	8008cd2 <_dtoa_r+0x722>
 8008c62:	f7f7 fb1b 	bl	800029c <__adddf3>
 8008c66:	4642      	mov	r2, r8
 8008c68:	464b      	mov	r3, r9
 8008c6a:	4606      	mov	r6, r0
 8008c6c:	460f      	mov	r7, r1
 8008c6e:	f7f7 ff5b 	bl	8000b28 <__aeabi_dcmpgt>
 8008c72:	b9c8      	cbnz	r0, 8008ca8 <_dtoa_r+0x6f8>
 8008c74:	4642      	mov	r2, r8
 8008c76:	464b      	mov	r3, r9
 8008c78:	4630      	mov	r0, r6
 8008c7a:	4639      	mov	r1, r7
 8008c7c:	f7f7 ff2c 	bl	8000ad8 <__aeabi_dcmpeq>
 8008c80:	b110      	cbz	r0, 8008c88 <_dtoa_r+0x6d8>
 8008c82:	9b02      	ldr	r3, [sp, #8]
 8008c84:	07d9      	lsls	r1, r3, #31
 8008c86:	d40f      	bmi.n	8008ca8 <_dtoa_r+0x6f8>
 8008c88:	4620      	mov	r0, r4
 8008c8a:	4659      	mov	r1, fp
 8008c8c:	f000 fba0 	bl	80093d0 <_Bfree>
 8008c90:	2300      	movs	r3, #0
 8008c92:	702b      	strb	r3, [r5, #0]
 8008c94:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008c96:	f10a 0001 	add.w	r0, sl, #1
 8008c9a:	6018      	str	r0, [r3, #0]
 8008c9c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008c9e:	2b00      	cmp	r3, #0
 8008ca0:	f43f acd8 	beq.w	8008654 <_dtoa_r+0xa4>
 8008ca4:	601d      	str	r5, [r3, #0]
 8008ca6:	e4d5      	b.n	8008654 <_dtoa_r+0xa4>
 8008ca8:	f8cd a01c 	str.w	sl, [sp, #28]
 8008cac:	462b      	mov	r3, r5
 8008cae:	461d      	mov	r5, r3
 8008cb0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008cb4:	2a39      	cmp	r2, #57	; 0x39
 8008cb6:	d108      	bne.n	8008cca <_dtoa_r+0x71a>
 8008cb8:	9a00      	ldr	r2, [sp, #0]
 8008cba:	429a      	cmp	r2, r3
 8008cbc:	d1f7      	bne.n	8008cae <_dtoa_r+0x6fe>
 8008cbe:	9a07      	ldr	r2, [sp, #28]
 8008cc0:	9900      	ldr	r1, [sp, #0]
 8008cc2:	3201      	adds	r2, #1
 8008cc4:	9207      	str	r2, [sp, #28]
 8008cc6:	2230      	movs	r2, #48	; 0x30
 8008cc8:	700a      	strb	r2, [r1, #0]
 8008cca:	781a      	ldrb	r2, [r3, #0]
 8008ccc:	3201      	adds	r2, #1
 8008cce:	701a      	strb	r2, [r3, #0]
 8008cd0:	e78c      	b.n	8008bec <_dtoa_r+0x63c>
 8008cd2:	4b7f      	ldr	r3, [pc, #508]	; (8008ed0 <_dtoa_r+0x920>)
 8008cd4:	2200      	movs	r2, #0
 8008cd6:	f7f7 fc97 	bl	8000608 <__aeabi_dmul>
 8008cda:	2200      	movs	r2, #0
 8008cdc:	2300      	movs	r3, #0
 8008cde:	4606      	mov	r6, r0
 8008ce0:	460f      	mov	r7, r1
 8008ce2:	f7f7 fef9 	bl	8000ad8 <__aeabi_dcmpeq>
 8008ce6:	2800      	cmp	r0, #0
 8008ce8:	d09b      	beq.n	8008c22 <_dtoa_r+0x672>
 8008cea:	e7cd      	b.n	8008c88 <_dtoa_r+0x6d8>
 8008cec:	9a08      	ldr	r2, [sp, #32]
 8008cee:	2a00      	cmp	r2, #0
 8008cf0:	f000 80c4 	beq.w	8008e7c <_dtoa_r+0x8cc>
 8008cf4:	9a05      	ldr	r2, [sp, #20]
 8008cf6:	2a01      	cmp	r2, #1
 8008cf8:	f300 80a8 	bgt.w	8008e4c <_dtoa_r+0x89c>
 8008cfc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008cfe:	2a00      	cmp	r2, #0
 8008d00:	f000 80a0 	beq.w	8008e44 <_dtoa_r+0x894>
 8008d04:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8008d08:	9e06      	ldr	r6, [sp, #24]
 8008d0a:	4645      	mov	r5, r8
 8008d0c:	9a04      	ldr	r2, [sp, #16]
 8008d0e:	2101      	movs	r1, #1
 8008d10:	441a      	add	r2, r3
 8008d12:	4620      	mov	r0, r4
 8008d14:	4498      	add	r8, r3
 8008d16:	9204      	str	r2, [sp, #16]
 8008d18:	f000 fc16 	bl	8009548 <__i2b>
 8008d1c:	4607      	mov	r7, r0
 8008d1e:	2d00      	cmp	r5, #0
 8008d20:	dd0b      	ble.n	8008d3a <_dtoa_r+0x78a>
 8008d22:	9b04      	ldr	r3, [sp, #16]
 8008d24:	2b00      	cmp	r3, #0
 8008d26:	dd08      	ble.n	8008d3a <_dtoa_r+0x78a>
 8008d28:	42ab      	cmp	r3, r5
 8008d2a:	9a04      	ldr	r2, [sp, #16]
 8008d2c:	bfa8      	it	ge
 8008d2e:	462b      	movge	r3, r5
 8008d30:	eba8 0803 	sub.w	r8, r8, r3
 8008d34:	1aed      	subs	r5, r5, r3
 8008d36:	1ad3      	subs	r3, r2, r3
 8008d38:	9304      	str	r3, [sp, #16]
 8008d3a:	9b06      	ldr	r3, [sp, #24]
 8008d3c:	b1fb      	cbz	r3, 8008d7e <_dtoa_r+0x7ce>
 8008d3e:	9b08      	ldr	r3, [sp, #32]
 8008d40:	2b00      	cmp	r3, #0
 8008d42:	f000 809f 	beq.w	8008e84 <_dtoa_r+0x8d4>
 8008d46:	2e00      	cmp	r6, #0
 8008d48:	dd11      	ble.n	8008d6e <_dtoa_r+0x7be>
 8008d4a:	4639      	mov	r1, r7
 8008d4c:	4632      	mov	r2, r6
 8008d4e:	4620      	mov	r0, r4
 8008d50:	f000 fcb6 	bl	80096c0 <__pow5mult>
 8008d54:	465a      	mov	r2, fp
 8008d56:	4601      	mov	r1, r0
 8008d58:	4607      	mov	r7, r0
 8008d5a:	4620      	mov	r0, r4
 8008d5c:	f000 fc0a 	bl	8009574 <__multiply>
 8008d60:	4659      	mov	r1, fp
 8008d62:	9007      	str	r0, [sp, #28]
 8008d64:	4620      	mov	r0, r4
 8008d66:	f000 fb33 	bl	80093d0 <_Bfree>
 8008d6a:	9b07      	ldr	r3, [sp, #28]
 8008d6c:	469b      	mov	fp, r3
 8008d6e:	9b06      	ldr	r3, [sp, #24]
 8008d70:	1b9a      	subs	r2, r3, r6
 8008d72:	d004      	beq.n	8008d7e <_dtoa_r+0x7ce>
 8008d74:	4659      	mov	r1, fp
 8008d76:	4620      	mov	r0, r4
 8008d78:	f000 fca2 	bl	80096c0 <__pow5mult>
 8008d7c:	4683      	mov	fp, r0
 8008d7e:	2101      	movs	r1, #1
 8008d80:	4620      	mov	r0, r4
 8008d82:	f000 fbe1 	bl	8009548 <__i2b>
 8008d86:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008d88:	2b00      	cmp	r3, #0
 8008d8a:	4606      	mov	r6, r0
 8008d8c:	dd7c      	ble.n	8008e88 <_dtoa_r+0x8d8>
 8008d8e:	461a      	mov	r2, r3
 8008d90:	4601      	mov	r1, r0
 8008d92:	4620      	mov	r0, r4
 8008d94:	f000 fc94 	bl	80096c0 <__pow5mult>
 8008d98:	9b05      	ldr	r3, [sp, #20]
 8008d9a:	2b01      	cmp	r3, #1
 8008d9c:	4606      	mov	r6, r0
 8008d9e:	dd76      	ble.n	8008e8e <_dtoa_r+0x8de>
 8008da0:	2300      	movs	r3, #0
 8008da2:	9306      	str	r3, [sp, #24]
 8008da4:	6933      	ldr	r3, [r6, #16]
 8008da6:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8008daa:	6918      	ldr	r0, [r3, #16]
 8008dac:	f000 fb7c 	bl	80094a8 <__hi0bits>
 8008db0:	f1c0 0020 	rsb	r0, r0, #32
 8008db4:	9b04      	ldr	r3, [sp, #16]
 8008db6:	4418      	add	r0, r3
 8008db8:	f010 001f 	ands.w	r0, r0, #31
 8008dbc:	f000 8086 	beq.w	8008ecc <_dtoa_r+0x91c>
 8008dc0:	f1c0 0320 	rsb	r3, r0, #32
 8008dc4:	2b04      	cmp	r3, #4
 8008dc6:	dd7f      	ble.n	8008ec8 <_dtoa_r+0x918>
 8008dc8:	f1c0 001c 	rsb	r0, r0, #28
 8008dcc:	9b04      	ldr	r3, [sp, #16]
 8008dce:	4403      	add	r3, r0
 8008dd0:	4480      	add	r8, r0
 8008dd2:	4405      	add	r5, r0
 8008dd4:	9304      	str	r3, [sp, #16]
 8008dd6:	f1b8 0f00 	cmp.w	r8, #0
 8008dda:	dd05      	ble.n	8008de8 <_dtoa_r+0x838>
 8008ddc:	4659      	mov	r1, fp
 8008dde:	4642      	mov	r2, r8
 8008de0:	4620      	mov	r0, r4
 8008de2:	f000 fcc7 	bl	8009774 <__lshift>
 8008de6:	4683      	mov	fp, r0
 8008de8:	9b04      	ldr	r3, [sp, #16]
 8008dea:	2b00      	cmp	r3, #0
 8008dec:	dd05      	ble.n	8008dfa <_dtoa_r+0x84a>
 8008dee:	4631      	mov	r1, r6
 8008df0:	461a      	mov	r2, r3
 8008df2:	4620      	mov	r0, r4
 8008df4:	f000 fcbe 	bl	8009774 <__lshift>
 8008df8:	4606      	mov	r6, r0
 8008dfa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008dfc:	2b00      	cmp	r3, #0
 8008dfe:	d069      	beq.n	8008ed4 <_dtoa_r+0x924>
 8008e00:	4631      	mov	r1, r6
 8008e02:	4658      	mov	r0, fp
 8008e04:	f000 fd22 	bl	800984c <__mcmp>
 8008e08:	2800      	cmp	r0, #0
 8008e0a:	da63      	bge.n	8008ed4 <_dtoa_r+0x924>
 8008e0c:	2300      	movs	r3, #0
 8008e0e:	4659      	mov	r1, fp
 8008e10:	220a      	movs	r2, #10
 8008e12:	4620      	mov	r0, r4
 8008e14:	f000 fafe 	bl	8009414 <__multadd>
 8008e18:	9b08      	ldr	r3, [sp, #32]
 8008e1a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008e1e:	4683      	mov	fp, r0
 8008e20:	2b00      	cmp	r3, #0
 8008e22:	f000 818f 	beq.w	8009144 <_dtoa_r+0xb94>
 8008e26:	4639      	mov	r1, r7
 8008e28:	2300      	movs	r3, #0
 8008e2a:	220a      	movs	r2, #10
 8008e2c:	4620      	mov	r0, r4
 8008e2e:	f000 faf1 	bl	8009414 <__multadd>
 8008e32:	f1b9 0f00 	cmp.w	r9, #0
 8008e36:	4607      	mov	r7, r0
 8008e38:	f300 808e 	bgt.w	8008f58 <_dtoa_r+0x9a8>
 8008e3c:	9b05      	ldr	r3, [sp, #20]
 8008e3e:	2b02      	cmp	r3, #2
 8008e40:	dc50      	bgt.n	8008ee4 <_dtoa_r+0x934>
 8008e42:	e089      	b.n	8008f58 <_dtoa_r+0x9a8>
 8008e44:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008e46:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8008e4a:	e75d      	b.n	8008d08 <_dtoa_r+0x758>
 8008e4c:	9b01      	ldr	r3, [sp, #4]
 8008e4e:	1e5e      	subs	r6, r3, #1
 8008e50:	9b06      	ldr	r3, [sp, #24]
 8008e52:	42b3      	cmp	r3, r6
 8008e54:	bfbf      	itttt	lt
 8008e56:	9b06      	ldrlt	r3, [sp, #24]
 8008e58:	9606      	strlt	r6, [sp, #24]
 8008e5a:	1af2      	sublt	r2, r6, r3
 8008e5c:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 8008e5e:	bfb6      	itet	lt
 8008e60:	189b      	addlt	r3, r3, r2
 8008e62:	1b9e      	subge	r6, r3, r6
 8008e64:	930d      	strlt	r3, [sp, #52]	; 0x34
 8008e66:	9b01      	ldr	r3, [sp, #4]
 8008e68:	bfb8      	it	lt
 8008e6a:	2600      	movlt	r6, #0
 8008e6c:	2b00      	cmp	r3, #0
 8008e6e:	bfb5      	itete	lt
 8008e70:	eba8 0503 	sublt.w	r5, r8, r3
 8008e74:	9b01      	ldrge	r3, [sp, #4]
 8008e76:	2300      	movlt	r3, #0
 8008e78:	4645      	movge	r5, r8
 8008e7a:	e747      	b.n	8008d0c <_dtoa_r+0x75c>
 8008e7c:	9e06      	ldr	r6, [sp, #24]
 8008e7e:	9f08      	ldr	r7, [sp, #32]
 8008e80:	4645      	mov	r5, r8
 8008e82:	e74c      	b.n	8008d1e <_dtoa_r+0x76e>
 8008e84:	9a06      	ldr	r2, [sp, #24]
 8008e86:	e775      	b.n	8008d74 <_dtoa_r+0x7c4>
 8008e88:	9b05      	ldr	r3, [sp, #20]
 8008e8a:	2b01      	cmp	r3, #1
 8008e8c:	dc18      	bgt.n	8008ec0 <_dtoa_r+0x910>
 8008e8e:	9b02      	ldr	r3, [sp, #8]
 8008e90:	b9b3      	cbnz	r3, 8008ec0 <_dtoa_r+0x910>
 8008e92:	9b03      	ldr	r3, [sp, #12]
 8008e94:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008e98:	b9a3      	cbnz	r3, 8008ec4 <_dtoa_r+0x914>
 8008e9a:	9b03      	ldr	r3, [sp, #12]
 8008e9c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008ea0:	0d1b      	lsrs	r3, r3, #20
 8008ea2:	051b      	lsls	r3, r3, #20
 8008ea4:	b12b      	cbz	r3, 8008eb2 <_dtoa_r+0x902>
 8008ea6:	9b04      	ldr	r3, [sp, #16]
 8008ea8:	3301      	adds	r3, #1
 8008eaa:	9304      	str	r3, [sp, #16]
 8008eac:	f108 0801 	add.w	r8, r8, #1
 8008eb0:	2301      	movs	r3, #1
 8008eb2:	9306      	str	r3, [sp, #24]
 8008eb4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008eb6:	2b00      	cmp	r3, #0
 8008eb8:	f47f af74 	bne.w	8008da4 <_dtoa_r+0x7f4>
 8008ebc:	2001      	movs	r0, #1
 8008ebe:	e779      	b.n	8008db4 <_dtoa_r+0x804>
 8008ec0:	2300      	movs	r3, #0
 8008ec2:	e7f6      	b.n	8008eb2 <_dtoa_r+0x902>
 8008ec4:	9b02      	ldr	r3, [sp, #8]
 8008ec6:	e7f4      	b.n	8008eb2 <_dtoa_r+0x902>
 8008ec8:	d085      	beq.n	8008dd6 <_dtoa_r+0x826>
 8008eca:	4618      	mov	r0, r3
 8008ecc:	301c      	adds	r0, #28
 8008ece:	e77d      	b.n	8008dcc <_dtoa_r+0x81c>
 8008ed0:	40240000 	.word	0x40240000
 8008ed4:	9b01      	ldr	r3, [sp, #4]
 8008ed6:	2b00      	cmp	r3, #0
 8008ed8:	dc38      	bgt.n	8008f4c <_dtoa_r+0x99c>
 8008eda:	9b05      	ldr	r3, [sp, #20]
 8008edc:	2b02      	cmp	r3, #2
 8008ede:	dd35      	ble.n	8008f4c <_dtoa_r+0x99c>
 8008ee0:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8008ee4:	f1b9 0f00 	cmp.w	r9, #0
 8008ee8:	d10d      	bne.n	8008f06 <_dtoa_r+0x956>
 8008eea:	4631      	mov	r1, r6
 8008eec:	464b      	mov	r3, r9
 8008eee:	2205      	movs	r2, #5
 8008ef0:	4620      	mov	r0, r4
 8008ef2:	f000 fa8f 	bl	8009414 <__multadd>
 8008ef6:	4601      	mov	r1, r0
 8008ef8:	4606      	mov	r6, r0
 8008efa:	4658      	mov	r0, fp
 8008efc:	f000 fca6 	bl	800984c <__mcmp>
 8008f00:	2800      	cmp	r0, #0
 8008f02:	f73f adbd 	bgt.w	8008a80 <_dtoa_r+0x4d0>
 8008f06:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008f08:	9d00      	ldr	r5, [sp, #0]
 8008f0a:	ea6f 0a03 	mvn.w	sl, r3
 8008f0e:	f04f 0800 	mov.w	r8, #0
 8008f12:	4631      	mov	r1, r6
 8008f14:	4620      	mov	r0, r4
 8008f16:	f000 fa5b 	bl	80093d0 <_Bfree>
 8008f1a:	2f00      	cmp	r7, #0
 8008f1c:	f43f aeb4 	beq.w	8008c88 <_dtoa_r+0x6d8>
 8008f20:	f1b8 0f00 	cmp.w	r8, #0
 8008f24:	d005      	beq.n	8008f32 <_dtoa_r+0x982>
 8008f26:	45b8      	cmp	r8, r7
 8008f28:	d003      	beq.n	8008f32 <_dtoa_r+0x982>
 8008f2a:	4641      	mov	r1, r8
 8008f2c:	4620      	mov	r0, r4
 8008f2e:	f000 fa4f 	bl	80093d0 <_Bfree>
 8008f32:	4639      	mov	r1, r7
 8008f34:	4620      	mov	r0, r4
 8008f36:	f000 fa4b 	bl	80093d0 <_Bfree>
 8008f3a:	e6a5      	b.n	8008c88 <_dtoa_r+0x6d8>
 8008f3c:	2600      	movs	r6, #0
 8008f3e:	4637      	mov	r7, r6
 8008f40:	e7e1      	b.n	8008f06 <_dtoa_r+0x956>
 8008f42:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8008f44:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8008f48:	4637      	mov	r7, r6
 8008f4a:	e599      	b.n	8008a80 <_dtoa_r+0x4d0>
 8008f4c:	9b08      	ldr	r3, [sp, #32]
 8008f4e:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8008f52:	2b00      	cmp	r3, #0
 8008f54:	f000 80fd 	beq.w	8009152 <_dtoa_r+0xba2>
 8008f58:	2d00      	cmp	r5, #0
 8008f5a:	dd05      	ble.n	8008f68 <_dtoa_r+0x9b8>
 8008f5c:	4639      	mov	r1, r7
 8008f5e:	462a      	mov	r2, r5
 8008f60:	4620      	mov	r0, r4
 8008f62:	f000 fc07 	bl	8009774 <__lshift>
 8008f66:	4607      	mov	r7, r0
 8008f68:	9b06      	ldr	r3, [sp, #24]
 8008f6a:	2b00      	cmp	r3, #0
 8008f6c:	d05c      	beq.n	8009028 <_dtoa_r+0xa78>
 8008f6e:	6879      	ldr	r1, [r7, #4]
 8008f70:	4620      	mov	r0, r4
 8008f72:	f000 f9ed 	bl	8009350 <_Balloc>
 8008f76:	4605      	mov	r5, r0
 8008f78:	b928      	cbnz	r0, 8008f86 <_dtoa_r+0x9d6>
 8008f7a:	4b80      	ldr	r3, [pc, #512]	; (800917c <_dtoa_r+0xbcc>)
 8008f7c:	4602      	mov	r2, r0
 8008f7e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8008f82:	f7ff bb2e 	b.w	80085e2 <_dtoa_r+0x32>
 8008f86:	693a      	ldr	r2, [r7, #16]
 8008f88:	3202      	adds	r2, #2
 8008f8a:	0092      	lsls	r2, r2, #2
 8008f8c:	f107 010c 	add.w	r1, r7, #12
 8008f90:	300c      	adds	r0, #12
 8008f92:	f7fe fc57 	bl	8007844 <memcpy>
 8008f96:	2201      	movs	r2, #1
 8008f98:	4629      	mov	r1, r5
 8008f9a:	4620      	mov	r0, r4
 8008f9c:	f000 fbea 	bl	8009774 <__lshift>
 8008fa0:	9b00      	ldr	r3, [sp, #0]
 8008fa2:	3301      	adds	r3, #1
 8008fa4:	9301      	str	r3, [sp, #4]
 8008fa6:	9b00      	ldr	r3, [sp, #0]
 8008fa8:	444b      	add	r3, r9
 8008faa:	9307      	str	r3, [sp, #28]
 8008fac:	9b02      	ldr	r3, [sp, #8]
 8008fae:	f003 0301 	and.w	r3, r3, #1
 8008fb2:	46b8      	mov	r8, r7
 8008fb4:	9306      	str	r3, [sp, #24]
 8008fb6:	4607      	mov	r7, r0
 8008fb8:	9b01      	ldr	r3, [sp, #4]
 8008fba:	4631      	mov	r1, r6
 8008fbc:	3b01      	subs	r3, #1
 8008fbe:	4658      	mov	r0, fp
 8008fc0:	9302      	str	r3, [sp, #8]
 8008fc2:	f7ff fa69 	bl	8008498 <quorem>
 8008fc6:	4603      	mov	r3, r0
 8008fc8:	3330      	adds	r3, #48	; 0x30
 8008fca:	9004      	str	r0, [sp, #16]
 8008fcc:	4641      	mov	r1, r8
 8008fce:	4658      	mov	r0, fp
 8008fd0:	9308      	str	r3, [sp, #32]
 8008fd2:	f000 fc3b 	bl	800984c <__mcmp>
 8008fd6:	463a      	mov	r2, r7
 8008fd8:	4681      	mov	r9, r0
 8008fda:	4631      	mov	r1, r6
 8008fdc:	4620      	mov	r0, r4
 8008fde:	f000 fc51 	bl	8009884 <__mdiff>
 8008fe2:	68c2      	ldr	r2, [r0, #12]
 8008fe4:	9b08      	ldr	r3, [sp, #32]
 8008fe6:	4605      	mov	r5, r0
 8008fe8:	bb02      	cbnz	r2, 800902c <_dtoa_r+0xa7c>
 8008fea:	4601      	mov	r1, r0
 8008fec:	4658      	mov	r0, fp
 8008fee:	f000 fc2d 	bl	800984c <__mcmp>
 8008ff2:	9b08      	ldr	r3, [sp, #32]
 8008ff4:	4602      	mov	r2, r0
 8008ff6:	4629      	mov	r1, r5
 8008ff8:	4620      	mov	r0, r4
 8008ffa:	e9cd 3208 	strd	r3, r2, [sp, #32]
 8008ffe:	f000 f9e7 	bl	80093d0 <_Bfree>
 8009002:	9b05      	ldr	r3, [sp, #20]
 8009004:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009006:	9d01      	ldr	r5, [sp, #4]
 8009008:	ea43 0102 	orr.w	r1, r3, r2
 800900c:	9b06      	ldr	r3, [sp, #24]
 800900e:	430b      	orrs	r3, r1
 8009010:	9b08      	ldr	r3, [sp, #32]
 8009012:	d10d      	bne.n	8009030 <_dtoa_r+0xa80>
 8009014:	2b39      	cmp	r3, #57	; 0x39
 8009016:	d029      	beq.n	800906c <_dtoa_r+0xabc>
 8009018:	f1b9 0f00 	cmp.w	r9, #0
 800901c:	dd01      	ble.n	8009022 <_dtoa_r+0xa72>
 800901e:	9b04      	ldr	r3, [sp, #16]
 8009020:	3331      	adds	r3, #49	; 0x31
 8009022:	9a02      	ldr	r2, [sp, #8]
 8009024:	7013      	strb	r3, [r2, #0]
 8009026:	e774      	b.n	8008f12 <_dtoa_r+0x962>
 8009028:	4638      	mov	r0, r7
 800902a:	e7b9      	b.n	8008fa0 <_dtoa_r+0x9f0>
 800902c:	2201      	movs	r2, #1
 800902e:	e7e2      	b.n	8008ff6 <_dtoa_r+0xa46>
 8009030:	f1b9 0f00 	cmp.w	r9, #0
 8009034:	db06      	blt.n	8009044 <_dtoa_r+0xa94>
 8009036:	9905      	ldr	r1, [sp, #20]
 8009038:	ea41 0909 	orr.w	r9, r1, r9
 800903c:	9906      	ldr	r1, [sp, #24]
 800903e:	ea59 0101 	orrs.w	r1, r9, r1
 8009042:	d120      	bne.n	8009086 <_dtoa_r+0xad6>
 8009044:	2a00      	cmp	r2, #0
 8009046:	ddec      	ble.n	8009022 <_dtoa_r+0xa72>
 8009048:	4659      	mov	r1, fp
 800904a:	2201      	movs	r2, #1
 800904c:	4620      	mov	r0, r4
 800904e:	9301      	str	r3, [sp, #4]
 8009050:	f000 fb90 	bl	8009774 <__lshift>
 8009054:	4631      	mov	r1, r6
 8009056:	4683      	mov	fp, r0
 8009058:	f000 fbf8 	bl	800984c <__mcmp>
 800905c:	2800      	cmp	r0, #0
 800905e:	9b01      	ldr	r3, [sp, #4]
 8009060:	dc02      	bgt.n	8009068 <_dtoa_r+0xab8>
 8009062:	d1de      	bne.n	8009022 <_dtoa_r+0xa72>
 8009064:	07da      	lsls	r2, r3, #31
 8009066:	d5dc      	bpl.n	8009022 <_dtoa_r+0xa72>
 8009068:	2b39      	cmp	r3, #57	; 0x39
 800906a:	d1d8      	bne.n	800901e <_dtoa_r+0xa6e>
 800906c:	9a02      	ldr	r2, [sp, #8]
 800906e:	2339      	movs	r3, #57	; 0x39
 8009070:	7013      	strb	r3, [r2, #0]
 8009072:	462b      	mov	r3, r5
 8009074:	461d      	mov	r5, r3
 8009076:	3b01      	subs	r3, #1
 8009078:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800907c:	2a39      	cmp	r2, #57	; 0x39
 800907e:	d050      	beq.n	8009122 <_dtoa_r+0xb72>
 8009080:	3201      	adds	r2, #1
 8009082:	701a      	strb	r2, [r3, #0]
 8009084:	e745      	b.n	8008f12 <_dtoa_r+0x962>
 8009086:	2a00      	cmp	r2, #0
 8009088:	dd03      	ble.n	8009092 <_dtoa_r+0xae2>
 800908a:	2b39      	cmp	r3, #57	; 0x39
 800908c:	d0ee      	beq.n	800906c <_dtoa_r+0xabc>
 800908e:	3301      	adds	r3, #1
 8009090:	e7c7      	b.n	8009022 <_dtoa_r+0xa72>
 8009092:	9a01      	ldr	r2, [sp, #4]
 8009094:	9907      	ldr	r1, [sp, #28]
 8009096:	f802 3c01 	strb.w	r3, [r2, #-1]
 800909a:	428a      	cmp	r2, r1
 800909c:	d02a      	beq.n	80090f4 <_dtoa_r+0xb44>
 800909e:	4659      	mov	r1, fp
 80090a0:	2300      	movs	r3, #0
 80090a2:	220a      	movs	r2, #10
 80090a4:	4620      	mov	r0, r4
 80090a6:	f000 f9b5 	bl	8009414 <__multadd>
 80090aa:	45b8      	cmp	r8, r7
 80090ac:	4683      	mov	fp, r0
 80090ae:	f04f 0300 	mov.w	r3, #0
 80090b2:	f04f 020a 	mov.w	r2, #10
 80090b6:	4641      	mov	r1, r8
 80090b8:	4620      	mov	r0, r4
 80090ba:	d107      	bne.n	80090cc <_dtoa_r+0xb1c>
 80090bc:	f000 f9aa 	bl	8009414 <__multadd>
 80090c0:	4680      	mov	r8, r0
 80090c2:	4607      	mov	r7, r0
 80090c4:	9b01      	ldr	r3, [sp, #4]
 80090c6:	3301      	adds	r3, #1
 80090c8:	9301      	str	r3, [sp, #4]
 80090ca:	e775      	b.n	8008fb8 <_dtoa_r+0xa08>
 80090cc:	f000 f9a2 	bl	8009414 <__multadd>
 80090d0:	4639      	mov	r1, r7
 80090d2:	4680      	mov	r8, r0
 80090d4:	2300      	movs	r3, #0
 80090d6:	220a      	movs	r2, #10
 80090d8:	4620      	mov	r0, r4
 80090da:	f000 f99b 	bl	8009414 <__multadd>
 80090de:	4607      	mov	r7, r0
 80090e0:	e7f0      	b.n	80090c4 <_dtoa_r+0xb14>
 80090e2:	f1b9 0f00 	cmp.w	r9, #0
 80090e6:	9a00      	ldr	r2, [sp, #0]
 80090e8:	bfcc      	ite	gt
 80090ea:	464d      	movgt	r5, r9
 80090ec:	2501      	movle	r5, #1
 80090ee:	4415      	add	r5, r2
 80090f0:	f04f 0800 	mov.w	r8, #0
 80090f4:	4659      	mov	r1, fp
 80090f6:	2201      	movs	r2, #1
 80090f8:	4620      	mov	r0, r4
 80090fa:	9301      	str	r3, [sp, #4]
 80090fc:	f000 fb3a 	bl	8009774 <__lshift>
 8009100:	4631      	mov	r1, r6
 8009102:	4683      	mov	fp, r0
 8009104:	f000 fba2 	bl	800984c <__mcmp>
 8009108:	2800      	cmp	r0, #0
 800910a:	dcb2      	bgt.n	8009072 <_dtoa_r+0xac2>
 800910c:	d102      	bne.n	8009114 <_dtoa_r+0xb64>
 800910e:	9b01      	ldr	r3, [sp, #4]
 8009110:	07db      	lsls	r3, r3, #31
 8009112:	d4ae      	bmi.n	8009072 <_dtoa_r+0xac2>
 8009114:	462b      	mov	r3, r5
 8009116:	461d      	mov	r5, r3
 8009118:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800911c:	2a30      	cmp	r2, #48	; 0x30
 800911e:	d0fa      	beq.n	8009116 <_dtoa_r+0xb66>
 8009120:	e6f7      	b.n	8008f12 <_dtoa_r+0x962>
 8009122:	9a00      	ldr	r2, [sp, #0]
 8009124:	429a      	cmp	r2, r3
 8009126:	d1a5      	bne.n	8009074 <_dtoa_r+0xac4>
 8009128:	f10a 0a01 	add.w	sl, sl, #1
 800912c:	2331      	movs	r3, #49	; 0x31
 800912e:	e779      	b.n	8009024 <_dtoa_r+0xa74>
 8009130:	4b13      	ldr	r3, [pc, #76]	; (8009180 <_dtoa_r+0xbd0>)
 8009132:	f7ff baaf 	b.w	8008694 <_dtoa_r+0xe4>
 8009136:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009138:	2b00      	cmp	r3, #0
 800913a:	f47f aa86 	bne.w	800864a <_dtoa_r+0x9a>
 800913e:	4b11      	ldr	r3, [pc, #68]	; (8009184 <_dtoa_r+0xbd4>)
 8009140:	f7ff baa8 	b.w	8008694 <_dtoa_r+0xe4>
 8009144:	f1b9 0f00 	cmp.w	r9, #0
 8009148:	dc03      	bgt.n	8009152 <_dtoa_r+0xba2>
 800914a:	9b05      	ldr	r3, [sp, #20]
 800914c:	2b02      	cmp	r3, #2
 800914e:	f73f aec9 	bgt.w	8008ee4 <_dtoa_r+0x934>
 8009152:	9d00      	ldr	r5, [sp, #0]
 8009154:	4631      	mov	r1, r6
 8009156:	4658      	mov	r0, fp
 8009158:	f7ff f99e 	bl	8008498 <quorem>
 800915c:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8009160:	f805 3b01 	strb.w	r3, [r5], #1
 8009164:	9a00      	ldr	r2, [sp, #0]
 8009166:	1aaa      	subs	r2, r5, r2
 8009168:	4591      	cmp	r9, r2
 800916a:	ddba      	ble.n	80090e2 <_dtoa_r+0xb32>
 800916c:	4659      	mov	r1, fp
 800916e:	2300      	movs	r3, #0
 8009170:	220a      	movs	r2, #10
 8009172:	4620      	mov	r0, r4
 8009174:	f000 f94e 	bl	8009414 <__multadd>
 8009178:	4683      	mov	fp, r0
 800917a:	e7eb      	b.n	8009154 <_dtoa_r+0xba4>
 800917c:	0800a84b 	.word	0x0800a84b
 8009180:	0800a7a4 	.word	0x0800a7a4
 8009184:	0800a7c8 	.word	0x0800a7c8

08009188 <__sflush_r>:
 8009188:	898a      	ldrh	r2, [r1, #12]
 800918a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800918e:	4605      	mov	r5, r0
 8009190:	0710      	lsls	r0, r2, #28
 8009192:	460c      	mov	r4, r1
 8009194:	d458      	bmi.n	8009248 <__sflush_r+0xc0>
 8009196:	684b      	ldr	r3, [r1, #4]
 8009198:	2b00      	cmp	r3, #0
 800919a:	dc05      	bgt.n	80091a8 <__sflush_r+0x20>
 800919c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800919e:	2b00      	cmp	r3, #0
 80091a0:	dc02      	bgt.n	80091a8 <__sflush_r+0x20>
 80091a2:	2000      	movs	r0, #0
 80091a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80091a8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80091aa:	2e00      	cmp	r6, #0
 80091ac:	d0f9      	beq.n	80091a2 <__sflush_r+0x1a>
 80091ae:	2300      	movs	r3, #0
 80091b0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80091b4:	682f      	ldr	r7, [r5, #0]
 80091b6:	602b      	str	r3, [r5, #0]
 80091b8:	d032      	beq.n	8009220 <__sflush_r+0x98>
 80091ba:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80091bc:	89a3      	ldrh	r3, [r4, #12]
 80091be:	075a      	lsls	r2, r3, #29
 80091c0:	d505      	bpl.n	80091ce <__sflush_r+0x46>
 80091c2:	6863      	ldr	r3, [r4, #4]
 80091c4:	1ac0      	subs	r0, r0, r3
 80091c6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80091c8:	b10b      	cbz	r3, 80091ce <__sflush_r+0x46>
 80091ca:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80091cc:	1ac0      	subs	r0, r0, r3
 80091ce:	2300      	movs	r3, #0
 80091d0:	4602      	mov	r2, r0
 80091d2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80091d4:	6a21      	ldr	r1, [r4, #32]
 80091d6:	4628      	mov	r0, r5
 80091d8:	47b0      	blx	r6
 80091da:	1c43      	adds	r3, r0, #1
 80091dc:	89a3      	ldrh	r3, [r4, #12]
 80091de:	d106      	bne.n	80091ee <__sflush_r+0x66>
 80091e0:	6829      	ldr	r1, [r5, #0]
 80091e2:	291d      	cmp	r1, #29
 80091e4:	d82c      	bhi.n	8009240 <__sflush_r+0xb8>
 80091e6:	4a2a      	ldr	r2, [pc, #168]	; (8009290 <__sflush_r+0x108>)
 80091e8:	40ca      	lsrs	r2, r1
 80091ea:	07d6      	lsls	r6, r2, #31
 80091ec:	d528      	bpl.n	8009240 <__sflush_r+0xb8>
 80091ee:	2200      	movs	r2, #0
 80091f0:	6062      	str	r2, [r4, #4]
 80091f2:	04d9      	lsls	r1, r3, #19
 80091f4:	6922      	ldr	r2, [r4, #16]
 80091f6:	6022      	str	r2, [r4, #0]
 80091f8:	d504      	bpl.n	8009204 <__sflush_r+0x7c>
 80091fa:	1c42      	adds	r2, r0, #1
 80091fc:	d101      	bne.n	8009202 <__sflush_r+0x7a>
 80091fe:	682b      	ldr	r3, [r5, #0]
 8009200:	b903      	cbnz	r3, 8009204 <__sflush_r+0x7c>
 8009202:	6560      	str	r0, [r4, #84]	; 0x54
 8009204:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009206:	602f      	str	r7, [r5, #0]
 8009208:	2900      	cmp	r1, #0
 800920a:	d0ca      	beq.n	80091a2 <__sflush_r+0x1a>
 800920c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009210:	4299      	cmp	r1, r3
 8009212:	d002      	beq.n	800921a <__sflush_r+0x92>
 8009214:	4628      	mov	r0, r5
 8009216:	f7fe fb2b 	bl	8007870 <_free_r>
 800921a:	2000      	movs	r0, #0
 800921c:	6360      	str	r0, [r4, #52]	; 0x34
 800921e:	e7c1      	b.n	80091a4 <__sflush_r+0x1c>
 8009220:	6a21      	ldr	r1, [r4, #32]
 8009222:	2301      	movs	r3, #1
 8009224:	4628      	mov	r0, r5
 8009226:	47b0      	blx	r6
 8009228:	1c41      	adds	r1, r0, #1
 800922a:	d1c7      	bne.n	80091bc <__sflush_r+0x34>
 800922c:	682b      	ldr	r3, [r5, #0]
 800922e:	2b00      	cmp	r3, #0
 8009230:	d0c4      	beq.n	80091bc <__sflush_r+0x34>
 8009232:	2b1d      	cmp	r3, #29
 8009234:	d001      	beq.n	800923a <__sflush_r+0xb2>
 8009236:	2b16      	cmp	r3, #22
 8009238:	d101      	bne.n	800923e <__sflush_r+0xb6>
 800923a:	602f      	str	r7, [r5, #0]
 800923c:	e7b1      	b.n	80091a2 <__sflush_r+0x1a>
 800923e:	89a3      	ldrh	r3, [r4, #12]
 8009240:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009244:	81a3      	strh	r3, [r4, #12]
 8009246:	e7ad      	b.n	80091a4 <__sflush_r+0x1c>
 8009248:	690f      	ldr	r7, [r1, #16]
 800924a:	2f00      	cmp	r7, #0
 800924c:	d0a9      	beq.n	80091a2 <__sflush_r+0x1a>
 800924e:	0793      	lsls	r3, r2, #30
 8009250:	680e      	ldr	r6, [r1, #0]
 8009252:	bf08      	it	eq
 8009254:	694b      	ldreq	r3, [r1, #20]
 8009256:	600f      	str	r7, [r1, #0]
 8009258:	bf18      	it	ne
 800925a:	2300      	movne	r3, #0
 800925c:	eba6 0807 	sub.w	r8, r6, r7
 8009260:	608b      	str	r3, [r1, #8]
 8009262:	f1b8 0f00 	cmp.w	r8, #0
 8009266:	dd9c      	ble.n	80091a2 <__sflush_r+0x1a>
 8009268:	6a21      	ldr	r1, [r4, #32]
 800926a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800926c:	4643      	mov	r3, r8
 800926e:	463a      	mov	r2, r7
 8009270:	4628      	mov	r0, r5
 8009272:	47b0      	blx	r6
 8009274:	2800      	cmp	r0, #0
 8009276:	dc06      	bgt.n	8009286 <__sflush_r+0xfe>
 8009278:	89a3      	ldrh	r3, [r4, #12]
 800927a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800927e:	81a3      	strh	r3, [r4, #12]
 8009280:	f04f 30ff 	mov.w	r0, #4294967295
 8009284:	e78e      	b.n	80091a4 <__sflush_r+0x1c>
 8009286:	4407      	add	r7, r0
 8009288:	eba8 0800 	sub.w	r8, r8, r0
 800928c:	e7e9      	b.n	8009262 <__sflush_r+0xda>
 800928e:	bf00      	nop
 8009290:	20400001 	.word	0x20400001

08009294 <_fflush_r>:
 8009294:	b538      	push	{r3, r4, r5, lr}
 8009296:	690b      	ldr	r3, [r1, #16]
 8009298:	4605      	mov	r5, r0
 800929a:	460c      	mov	r4, r1
 800929c:	b913      	cbnz	r3, 80092a4 <_fflush_r+0x10>
 800929e:	2500      	movs	r5, #0
 80092a0:	4628      	mov	r0, r5
 80092a2:	bd38      	pop	{r3, r4, r5, pc}
 80092a4:	b118      	cbz	r0, 80092ae <_fflush_r+0x1a>
 80092a6:	6983      	ldr	r3, [r0, #24]
 80092a8:	b90b      	cbnz	r3, 80092ae <_fflush_r+0x1a>
 80092aa:	f7fe f9fd 	bl	80076a8 <__sinit>
 80092ae:	4b14      	ldr	r3, [pc, #80]	; (8009300 <_fflush_r+0x6c>)
 80092b0:	429c      	cmp	r4, r3
 80092b2:	d11b      	bne.n	80092ec <_fflush_r+0x58>
 80092b4:	686c      	ldr	r4, [r5, #4]
 80092b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80092ba:	2b00      	cmp	r3, #0
 80092bc:	d0ef      	beq.n	800929e <_fflush_r+0xa>
 80092be:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80092c0:	07d0      	lsls	r0, r2, #31
 80092c2:	d404      	bmi.n	80092ce <_fflush_r+0x3a>
 80092c4:	0599      	lsls	r1, r3, #22
 80092c6:	d402      	bmi.n	80092ce <_fflush_r+0x3a>
 80092c8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80092ca:	f7fe fab0 	bl	800782e <__retarget_lock_acquire_recursive>
 80092ce:	4628      	mov	r0, r5
 80092d0:	4621      	mov	r1, r4
 80092d2:	f7ff ff59 	bl	8009188 <__sflush_r>
 80092d6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80092d8:	07da      	lsls	r2, r3, #31
 80092da:	4605      	mov	r5, r0
 80092dc:	d4e0      	bmi.n	80092a0 <_fflush_r+0xc>
 80092de:	89a3      	ldrh	r3, [r4, #12]
 80092e0:	059b      	lsls	r3, r3, #22
 80092e2:	d4dd      	bmi.n	80092a0 <_fflush_r+0xc>
 80092e4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80092e6:	f7fe faa3 	bl	8007830 <__retarget_lock_release_recursive>
 80092ea:	e7d9      	b.n	80092a0 <_fflush_r+0xc>
 80092ec:	4b05      	ldr	r3, [pc, #20]	; (8009304 <_fflush_r+0x70>)
 80092ee:	429c      	cmp	r4, r3
 80092f0:	d101      	bne.n	80092f6 <_fflush_r+0x62>
 80092f2:	68ac      	ldr	r4, [r5, #8]
 80092f4:	e7df      	b.n	80092b6 <_fflush_r+0x22>
 80092f6:	4b04      	ldr	r3, [pc, #16]	; (8009308 <_fflush_r+0x74>)
 80092f8:	429c      	cmp	r4, r3
 80092fa:	bf08      	it	eq
 80092fc:	68ec      	ldreq	r4, [r5, #12]
 80092fe:	e7da      	b.n	80092b6 <_fflush_r+0x22>
 8009300:	0800a750 	.word	0x0800a750
 8009304:	0800a770 	.word	0x0800a770
 8009308:	0800a730 	.word	0x0800a730

0800930c <_localeconv_r>:
 800930c:	4800      	ldr	r0, [pc, #0]	; (8009310 <_localeconv_r+0x4>)
 800930e:	4770      	bx	lr
 8009310:	20000164 	.word	0x20000164

08009314 <_lseek_r>:
 8009314:	b538      	push	{r3, r4, r5, lr}
 8009316:	4d07      	ldr	r5, [pc, #28]	; (8009334 <_lseek_r+0x20>)
 8009318:	4604      	mov	r4, r0
 800931a:	4608      	mov	r0, r1
 800931c:	4611      	mov	r1, r2
 800931e:	2200      	movs	r2, #0
 8009320:	602a      	str	r2, [r5, #0]
 8009322:	461a      	mov	r2, r3
 8009324:	f7f8 fa4c 	bl	80017c0 <_lseek>
 8009328:	1c43      	adds	r3, r0, #1
 800932a:	d102      	bne.n	8009332 <_lseek_r+0x1e>
 800932c:	682b      	ldr	r3, [r5, #0]
 800932e:	b103      	cbz	r3, 8009332 <_lseek_r+0x1e>
 8009330:	6023      	str	r3, [r4, #0]
 8009332:	bd38      	pop	{r3, r4, r5, pc}
 8009334:	20002c74 	.word	0x20002c74

08009338 <__malloc_lock>:
 8009338:	4801      	ldr	r0, [pc, #4]	; (8009340 <__malloc_lock+0x8>)
 800933a:	f7fe ba78 	b.w	800782e <__retarget_lock_acquire_recursive>
 800933e:	bf00      	nop
 8009340:	20002c6c 	.word	0x20002c6c

08009344 <__malloc_unlock>:
 8009344:	4801      	ldr	r0, [pc, #4]	; (800934c <__malloc_unlock+0x8>)
 8009346:	f7fe ba73 	b.w	8007830 <__retarget_lock_release_recursive>
 800934a:	bf00      	nop
 800934c:	20002c6c 	.word	0x20002c6c

08009350 <_Balloc>:
 8009350:	b570      	push	{r4, r5, r6, lr}
 8009352:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009354:	4604      	mov	r4, r0
 8009356:	460d      	mov	r5, r1
 8009358:	b976      	cbnz	r6, 8009378 <_Balloc+0x28>
 800935a:	2010      	movs	r0, #16
 800935c:	f7fe fa6a 	bl	8007834 <malloc>
 8009360:	4602      	mov	r2, r0
 8009362:	6260      	str	r0, [r4, #36]	; 0x24
 8009364:	b920      	cbnz	r0, 8009370 <_Balloc+0x20>
 8009366:	4b18      	ldr	r3, [pc, #96]	; (80093c8 <_Balloc+0x78>)
 8009368:	4818      	ldr	r0, [pc, #96]	; (80093cc <_Balloc+0x7c>)
 800936a:	2166      	movs	r1, #102	; 0x66
 800936c:	f000 fcea 	bl	8009d44 <__assert_func>
 8009370:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009374:	6006      	str	r6, [r0, #0]
 8009376:	60c6      	str	r6, [r0, #12]
 8009378:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800937a:	68f3      	ldr	r3, [r6, #12]
 800937c:	b183      	cbz	r3, 80093a0 <_Balloc+0x50>
 800937e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009380:	68db      	ldr	r3, [r3, #12]
 8009382:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009386:	b9b8      	cbnz	r0, 80093b8 <_Balloc+0x68>
 8009388:	2101      	movs	r1, #1
 800938a:	fa01 f605 	lsl.w	r6, r1, r5
 800938e:	1d72      	adds	r2, r6, #5
 8009390:	0092      	lsls	r2, r2, #2
 8009392:	4620      	mov	r0, r4
 8009394:	f000 fb5a 	bl	8009a4c <_calloc_r>
 8009398:	b160      	cbz	r0, 80093b4 <_Balloc+0x64>
 800939a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800939e:	e00e      	b.n	80093be <_Balloc+0x6e>
 80093a0:	2221      	movs	r2, #33	; 0x21
 80093a2:	2104      	movs	r1, #4
 80093a4:	4620      	mov	r0, r4
 80093a6:	f000 fb51 	bl	8009a4c <_calloc_r>
 80093aa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80093ac:	60f0      	str	r0, [r6, #12]
 80093ae:	68db      	ldr	r3, [r3, #12]
 80093b0:	2b00      	cmp	r3, #0
 80093b2:	d1e4      	bne.n	800937e <_Balloc+0x2e>
 80093b4:	2000      	movs	r0, #0
 80093b6:	bd70      	pop	{r4, r5, r6, pc}
 80093b8:	6802      	ldr	r2, [r0, #0]
 80093ba:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80093be:	2300      	movs	r3, #0
 80093c0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80093c4:	e7f7      	b.n	80093b6 <_Balloc+0x66>
 80093c6:	bf00      	nop
 80093c8:	0800a7d5 	.word	0x0800a7d5
 80093cc:	0800a85c 	.word	0x0800a85c

080093d0 <_Bfree>:
 80093d0:	b570      	push	{r4, r5, r6, lr}
 80093d2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80093d4:	4605      	mov	r5, r0
 80093d6:	460c      	mov	r4, r1
 80093d8:	b976      	cbnz	r6, 80093f8 <_Bfree+0x28>
 80093da:	2010      	movs	r0, #16
 80093dc:	f7fe fa2a 	bl	8007834 <malloc>
 80093e0:	4602      	mov	r2, r0
 80093e2:	6268      	str	r0, [r5, #36]	; 0x24
 80093e4:	b920      	cbnz	r0, 80093f0 <_Bfree+0x20>
 80093e6:	4b09      	ldr	r3, [pc, #36]	; (800940c <_Bfree+0x3c>)
 80093e8:	4809      	ldr	r0, [pc, #36]	; (8009410 <_Bfree+0x40>)
 80093ea:	218a      	movs	r1, #138	; 0x8a
 80093ec:	f000 fcaa 	bl	8009d44 <__assert_func>
 80093f0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80093f4:	6006      	str	r6, [r0, #0]
 80093f6:	60c6      	str	r6, [r0, #12]
 80093f8:	b13c      	cbz	r4, 800940a <_Bfree+0x3a>
 80093fa:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80093fc:	6862      	ldr	r2, [r4, #4]
 80093fe:	68db      	ldr	r3, [r3, #12]
 8009400:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009404:	6021      	str	r1, [r4, #0]
 8009406:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800940a:	bd70      	pop	{r4, r5, r6, pc}
 800940c:	0800a7d5 	.word	0x0800a7d5
 8009410:	0800a85c 	.word	0x0800a85c

08009414 <__multadd>:
 8009414:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009418:	690e      	ldr	r6, [r1, #16]
 800941a:	4607      	mov	r7, r0
 800941c:	4698      	mov	r8, r3
 800941e:	460c      	mov	r4, r1
 8009420:	f101 0014 	add.w	r0, r1, #20
 8009424:	2300      	movs	r3, #0
 8009426:	6805      	ldr	r5, [r0, #0]
 8009428:	b2a9      	uxth	r1, r5
 800942a:	fb02 8101 	mla	r1, r2, r1, r8
 800942e:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8009432:	0c2d      	lsrs	r5, r5, #16
 8009434:	fb02 c505 	mla	r5, r2, r5, ip
 8009438:	b289      	uxth	r1, r1
 800943a:	3301      	adds	r3, #1
 800943c:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8009440:	429e      	cmp	r6, r3
 8009442:	f840 1b04 	str.w	r1, [r0], #4
 8009446:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800944a:	dcec      	bgt.n	8009426 <__multadd+0x12>
 800944c:	f1b8 0f00 	cmp.w	r8, #0
 8009450:	d022      	beq.n	8009498 <__multadd+0x84>
 8009452:	68a3      	ldr	r3, [r4, #8]
 8009454:	42b3      	cmp	r3, r6
 8009456:	dc19      	bgt.n	800948c <__multadd+0x78>
 8009458:	6861      	ldr	r1, [r4, #4]
 800945a:	4638      	mov	r0, r7
 800945c:	3101      	adds	r1, #1
 800945e:	f7ff ff77 	bl	8009350 <_Balloc>
 8009462:	4605      	mov	r5, r0
 8009464:	b928      	cbnz	r0, 8009472 <__multadd+0x5e>
 8009466:	4602      	mov	r2, r0
 8009468:	4b0d      	ldr	r3, [pc, #52]	; (80094a0 <__multadd+0x8c>)
 800946a:	480e      	ldr	r0, [pc, #56]	; (80094a4 <__multadd+0x90>)
 800946c:	21b5      	movs	r1, #181	; 0xb5
 800946e:	f000 fc69 	bl	8009d44 <__assert_func>
 8009472:	6922      	ldr	r2, [r4, #16]
 8009474:	3202      	adds	r2, #2
 8009476:	f104 010c 	add.w	r1, r4, #12
 800947a:	0092      	lsls	r2, r2, #2
 800947c:	300c      	adds	r0, #12
 800947e:	f7fe f9e1 	bl	8007844 <memcpy>
 8009482:	4621      	mov	r1, r4
 8009484:	4638      	mov	r0, r7
 8009486:	f7ff ffa3 	bl	80093d0 <_Bfree>
 800948a:	462c      	mov	r4, r5
 800948c:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8009490:	3601      	adds	r6, #1
 8009492:	f8c3 8014 	str.w	r8, [r3, #20]
 8009496:	6126      	str	r6, [r4, #16]
 8009498:	4620      	mov	r0, r4
 800949a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800949e:	bf00      	nop
 80094a0:	0800a84b 	.word	0x0800a84b
 80094a4:	0800a85c 	.word	0x0800a85c

080094a8 <__hi0bits>:
 80094a8:	0c03      	lsrs	r3, r0, #16
 80094aa:	041b      	lsls	r3, r3, #16
 80094ac:	b9d3      	cbnz	r3, 80094e4 <__hi0bits+0x3c>
 80094ae:	0400      	lsls	r0, r0, #16
 80094b0:	2310      	movs	r3, #16
 80094b2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80094b6:	bf04      	itt	eq
 80094b8:	0200      	lsleq	r0, r0, #8
 80094ba:	3308      	addeq	r3, #8
 80094bc:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80094c0:	bf04      	itt	eq
 80094c2:	0100      	lsleq	r0, r0, #4
 80094c4:	3304      	addeq	r3, #4
 80094c6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80094ca:	bf04      	itt	eq
 80094cc:	0080      	lsleq	r0, r0, #2
 80094ce:	3302      	addeq	r3, #2
 80094d0:	2800      	cmp	r0, #0
 80094d2:	db05      	blt.n	80094e0 <__hi0bits+0x38>
 80094d4:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80094d8:	f103 0301 	add.w	r3, r3, #1
 80094dc:	bf08      	it	eq
 80094de:	2320      	moveq	r3, #32
 80094e0:	4618      	mov	r0, r3
 80094e2:	4770      	bx	lr
 80094e4:	2300      	movs	r3, #0
 80094e6:	e7e4      	b.n	80094b2 <__hi0bits+0xa>

080094e8 <__lo0bits>:
 80094e8:	6803      	ldr	r3, [r0, #0]
 80094ea:	f013 0207 	ands.w	r2, r3, #7
 80094ee:	4601      	mov	r1, r0
 80094f0:	d00b      	beq.n	800950a <__lo0bits+0x22>
 80094f2:	07da      	lsls	r2, r3, #31
 80094f4:	d424      	bmi.n	8009540 <__lo0bits+0x58>
 80094f6:	0798      	lsls	r0, r3, #30
 80094f8:	bf49      	itett	mi
 80094fa:	085b      	lsrmi	r3, r3, #1
 80094fc:	089b      	lsrpl	r3, r3, #2
 80094fe:	2001      	movmi	r0, #1
 8009500:	600b      	strmi	r3, [r1, #0]
 8009502:	bf5c      	itt	pl
 8009504:	600b      	strpl	r3, [r1, #0]
 8009506:	2002      	movpl	r0, #2
 8009508:	4770      	bx	lr
 800950a:	b298      	uxth	r0, r3
 800950c:	b9b0      	cbnz	r0, 800953c <__lo0bits+0x54>
 800950e:	0c1b      	lsrs	r3, r3, #16
 8009510:	2010      	movs	r0, #16
 8009512:	f013 0fff 	tst.w	r3, #255	; 0xff
 8009516:	bf04      	itt	eq
 8009518:	0a1b      	lsreq	r3, r3, #8
 800951a:	3008      	addeq	r0, #8
 800951c:	071a      	lsls	r2, r3, #28
 800951e:	bf04      	itt	eq
 8009520:	091b      	lsreq	r3, r3, #4
 8009522:	3004      	addeq	r0, #4
 8009524:	079a      	lsls	r2, r3, #30
 8009526:	bf04      	itt	eq
 8009528:	089b      	lsreq	r3, r3, #2
 800952a:	3002      	addeq	r0, #2
 800952c:	07da      	lsls	r2, r3, #31
 800952e:	d403      	bmi.n	8009538 <__lo0bits+0x50>
 8009530:	085b      	lsrs	r3, r3, #1
 8009532:	f100 0001 	add.w	r0, r0, #1
 8009536:	d005      	beq.n	8009544 <__lo0bits+0x5c>
 8009538:	600b      	str	r3, [r1, #0]
 800953a:	4770      	bx	lr
 800953c:	4610      	mov	r0, r2
 800953e:	e7e8      	b.n	8009512 <__lo0bits+0x2a>
 8009540:	2000      	movs	r0, #0
 8009542:	4770      	bx	lr
 8009544:	2020      	movs	r0, #32
 8009546:	4770      	bx	lr

08009548 <__i2b>:
 8009548:	b510      	push	{r4, lr}
 800954a:	460c      	mov	r4, r1
 800954c:	2101      	movs	r1, #1
 800954e:	f7ff feff 	bl	8009350 <_Balloc>
 8009552:	4602      	mov	r2, r0
 8009554:	b928      	cbnz	r0, 8009562 <__i2b+0x1a>
 8009556:	4b05      	ldr	r3, [pc, #20]	; (800956c <__i2b+0x24>)
 8009558:	4805      	ldr	r0, [pc, #20]	; (8009570 <__i2b+0x28>)
 800955a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800955e:	f000 fbf1 	bl	8009d44 <__assert_func>
 8009562:	2301      	movs	r3, #1
 8009564:	6144      	str	r4, [r0, #20]
 8009566:	6103      	str	r3, [r0, #16]
 8009568:	bd10      	pop	{r4, pc}
 800956a:	bf00      	nop
 800956c:	0800a84b 	.word	0x0800a84b
 8009570:	0800a85c 	.word	0x0800a85c

08009574 <__multiply>:
 8009574:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009578:	4614      	mov	r4, r2
 800957a:	690a      	ldr	r2, [r1, #16]
 800957c:	6923      	ldr	r3, [r4, #16]
 800957e:	429a      	cmp	r2, r3
 8009580:	bfb8      	it	lt
 8009582:	460b      	movlt	r3, r1
 8009584:	460d      	mov	r5, r1
 8009586:	bfbc      	itt	lt
 8009588:	4625      	movlt	r5, r4
 800958a:	461c      	movlt	r4, r3
 800958c:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8009590:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8009594:	68ab      	ldr	r3, [r5, #8]
 8009596:	6869      	ldr	r1, [r5, #4]
 8009598:	eb0a 0709 	add.w	r7, sl, r9
 800959c:	42bb      	cmp	r3, r7
 800959e:	b085      	sub	sp, #20
 80095a0:	bfb8      	it	lt
 80095a2:	3101      	addlt	r1, #1
 80095a4:	f7ff fed4 	bl	8009350 <_Balloc>
 80095a8:	b930      	cbnz	r0, 80095b8 <__multiply+0x44>
 80095aa:	4602      	mov	r2, r0
 80095ac:	4b42      	ldr	r3, [pc, #264]	; (80096b8 <__multiply+0x144>)
 80095ae:	4843      	ldr	r0, [pc, #268]	; (80096bc <__multiply+0x148>)
 80095b0:	f240 115d 	movw	r1, #349	; 0x15d
 80095b4:	f000 fbc6 	bl	8009d44 <__assert_func>
 80095b8:	f100 0614 	add.w	r6, r0, #20
 80095bc:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 80095c0:	4633      	mov	r3, r6
 80095c2:	2200      	movs	r2, #0
 80095c4:	4543      	cmp	r3, r8
 80095c6:	d31e      	bcc.n	8009606 <__multiply+0x92>
 80095c8:	f105 0c14 	add.w	ip, r5, #20
 80095cc:	f104 0314 	add.w	r3, r4, #20
 80095d0:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 80095d4:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 80095d8:	9202      	str	r2, [sp, #8]
 80095da:	ebac 0205 	sub.w	r2, ip, r5
 80095de:	3a15      	subs	r2, #21
 80095e0:	f022 0203 	bic.w	r2, r2, #3
 80095e4:	3204      	adds	r2, #4
 80095e6:	f105 0115 	add.w	r1, r5, #21
 80095ea:	458c      	cmp	ip, r1
 80095ec:	bf38      	it	cc
 80095ee:	2204      	movcc	r2, #4
 80095f0:	9201      	str	r2, [sp, #4]
 80095f2:	9a02      	ldr	r2, [sp, #8]
 80095f4:	9303      	str	r3, [sp, #12]
 80095f6:	429a      	cmp	r2, r3
 80095f8:	d808      	bhi.n	800960c <__multiply+0x98>
 80095fa:	2f00      	cmp	r7, #0
 80095fc:	dc55      	bgt.n	80096aa <__multiply+0x136>
 80095fe:	6107      	str	r7, [r0, #16]
 8009600:	b005      	add	sp, #20
 8009602:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009606:	f843 2b04 	str.w	r2, [r3], #4
 800960a:	e7db      	b.n	80095c4 <__multiply+0x50>
 800960c:	f8b3 a000 	ldrh.w	sl, [r3]
 8009610:	f1ba 0f00 	cmp.w	sl, #0
 8009614:	d020      	beq.n	8009658 <__multiply+0xe4>
 8009616:	f105 0e14 	add.w	lr, r5, #20
 800961a:	46b1      	mov	r9, r6
 800961c:	2200      	movs	r2, #0
 800961e:	f85e 4b04 	ldr.w	r4, [lr], #4
 8009622:	f8d9 b000 	ldr.w	fp, [r9]
 8009626:	b2a1      	uxth	r1, r4
 8009628:	fa1f fb8b 	uxth.w	fp, fp
 800962c:	fb0a b101 	mla	r1, sl, r1, fp
 8009630:	4411      	add	r1, r2
 8009632:	f8d9 2000 	ldr.w	r2, [r9]
 8009636:	0c24      	lsrs	r4, r4, #16
 8009638:	0c12      	lsrs	r2, r2, #16
 800963a:	fb0a 2404 	mla	r4, sl, r4, r2
 800963e:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8009642:	b289      	uxth	r1, r1
 8009644:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8009648:	45f4      	cmp	ip, lr
 800964a:	f849 1b04 	str.w	r1, [r9], #4
 800964e:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8009652:	d8e4      	bhi.n	800961e <__multiply+0xaa>
 8009654:	9901      	ldr	r1, [sp, #4]
 8009656:	5072      	str	r2, [r6, r1]
 8009658:	9a03      	ldr	r2, [sp, #12]
 800965a:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800965e:	3304      	adds	r3, #4
 8009660:	f1b9 0f00 	cmp.w	r9, #0
 8009664:	d01f      	beq.n	80096a6 <__multiply+0x132>
 8009666:	6834      	ldr	r4, [r6, #0]
 8009668:	f105 0114 	add.w	r1, r5, #20
 800966c:	46b6      	mov	lr, r6
 800966e:	f04f 0a00 	mov.w	sl, #0
 8009672:	880a      	ldrh	r2, [r1, #0]
 8009674:	f8be b002 	ldrh.w	fp, [lr, #2]
 8009678:	fb09 b202 	mla	r2, r9, r2, fp
 800967c:	4492      	add	sl, r2
 800967e:	b2a4      	uxth	r4, r4
 8009680:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8009684:	f84e 4b04 	str.w	r4, [lr], #4
 8009688:	f851 4b04 	ldr.w	r4, [r1], #4
 800968c:	f8be 2000 	ldrh.w	r2, [lr]
 8009690:	0c24      	lsrs	r4, r4, #16
 8009692:	fb09 2404 	mla	r4, r9, r4, r2
 8009696:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800969a:	458c      	cmp	ip, r1
 800969c:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80096a0:	d8e7      	bhi.n	8009672 <__multiply+0xfe>
 80096a2:	9a01      	ldr	r2, [sp, #4]
 80096a4:	50b4      	str	r4, [r6, r2]
 80096a6:	3604      	adds	r6, #4
 80096a8:	e7a3      	b.n	80095f2 <__multiply+0x7e>
 80096aa:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80096ae:	2b00      	cmp	r3, #0
 80096b0:	d1a5      	bne.n	80095fe <__multiply+0x8a>
 80096b2:	3f01      	subs	r7, #1
 80096b4:	e7a1      	b.n	80095fa <__multiply+0x86>
 80096b6:	bf00      	nop
 80096b8:	0800a84b 	.word	0x0800a84b
 80096bc:	0800a85c 	.word	0x0800a85c

080096c0 <__pow5mult>:
 80096c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80096c4:	4615      	mov	r5, r2
 80096c6:	f012 0203 	ands.w	r2, r2, #3
 80096ca:	4606      	mov	r6, r0
 80096cc:	460f      	mov	r7, r1
 80096ce:	d007      	beq.n	80096e0 <__pow5mult+0x20>
 80096d0:	4c25      	ldr	r4, [pc, #148]	; (8009768 <__pow5mult+0xa8>)
 80096d2:	3a01      	subs	r2, #1
 80096d4:	2300      	movs	r3, #0
 80096d6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80096da:	f7ff fe9b 	bl	8009414 <__multadd>
 80096de:	4607      	mov	r7, r0
 80096e0:	10ad      	asrs	r5, r5, #2
 80096e2:	d03d      	beq.n	8009760 <__pow5mult+0xa0>
 80096e4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80096e6:	b97c      	cbnz	r4, 8009708 <__pow5mult+0x48>
 80096e8:	2010      	movs	r0, #16
 80096ea:	f7fe f8a3 	bl	8007834 <malloc>
 80096ee:	4602      	mov	r2, r0
 80096f0:	6270      	str	r0, [r6, #36]	; 0x24
 80096f2:	b928      	cbnz	r0, 8009700 <__pow5mult+0x40>
 80096f4:	4b1d      	ldr	r3, [pc, #116]	; (800976c <__pow5mult+0xac>)
 80096f6:	481e      	ldr	r0, [pc, #120]	; (8009770 <__pow5mult+0xb0>)
 80096f8:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80096fc:	f000 fb22 	bl	8009d44 <__assert_func>
 8009700:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009704:	6004      	str	r4, [r0, #0]
 8009706:	60c4      	str	r4, [r0, #12]
 8009708:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800970c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009710:	b94c      	cbnz	r4, 8009726 <__pow5mult+0x66>
 8009712:	f240 2171 	movw	r1, #625	; 0x271
 8009716:	4630      	mov	r0, r6
 8009718:	f7ff ff16 	bl	8009548 <__i2b>
 800971c:	2300      	movs	r3, #0
 800971e:	f8c8 0008 	str.w	r0, [r8, #8]
 8009722:	4604      	mov	r4, r0
 8009724:	6003      	str	r3, [r0, #0]
 8009726:	f04f 0900 	mov.w	r9, #0
 800972a:	07eb      	lsls	r3, r5, #31
 800972c:	d50a      	bpl.n	8009744 <__pow5mult+0x84>
 800972e:	4639      	mov	r1, r7
 8009730:	4622      	mov	r2, r4
 8009732:	4630      	mov	r0, r6
 8009734:	f7ff ff1e 	bl	8009574 <__multiply>
 8009738:	4639      	mov	r1, r7
 800973a:	4680      	mov	r8, r0
 800973c:	4630      	mov	r0, r6
 800973e:	f7ff fe47 	bl	80093d0 <_Bfree>
 8009742:	4647      	mov	r7, r8
 8009744:	106d      	asrs	r5, r5, #1
 8009746:	d00b      	beq.n	8009760 <__pow5mult+0xa0>
 8009748:	6820      	ldr	r0, [r4, #0]
 800974a:	b938      	cbnz	r0, 800975c <__pow5mult+0x9c>
 800974c:	4622      	mov	r2, r4
 800974e:	4621      	mov	r1, r4
 8009750:	4630      	mov	r0, r6
 8009752:	f7ff ff0f 	bl	8009574 <__multiply>
 8009756:	6020      	str	r0, [r4, #0]
 8009758:	f8c0 9000 	str.w	r9, [r0]
 800975c:	4604      	mov	r4, r0
 800975e:	e7e4      	b.n	800972a <__pow5mult+0x6a>
 8009760:	4638      	mov	r0, r7
 8009762:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009766:	bf00      	nop
 8009768:	0800a9b0 	.word	0x0800a9b0
 800976c:	0800a7d5 	.word	0x0800a7d5
 8009770:	0800a85c 	.word	0x0800a85c

08009774 <__lshift>:
 8009774:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009778:	460c      	mov	r4, r1
 800977a:	6849      	ldr	r1, [r1, #4]
 800977c:	6923      	ldr	r3, [r4, #16]
 800977e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009782:	68a3      	ldr	r3, [r4, #8]
 8009784:	4607      	mov	r7, r0
 8009786:	4691      	mov	r9, r2
 8009788:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800978c:	f108 0601 	add.w	r6, r8, #1
 8009790:	42b3      	cmp	r3, r6
 8009792:	db0b      	blt.n	80097ac <__lshift+0x38>
 8009794:	4638      	mov	r0, r7
 8009796:	f7ff fddb 	bl	8009350 <_Balloc>
 800979a:	4605      	mov	r5, r0
 800979c:	b948      	cbnz	r0, 80097b2 <__lshift+0x3e>
 800979e:	4602      	mov	r2, r0
 80097a0:	4b28      	ldr	r3, [pc, #160]	; (8009844 <__lshift+0xd0>)
 80097a2:	4829      	ldr	r0, [pc, #164]	; (8009848 <__lshift+0xd4>)
 80097a4:	f240 11d9 	movw	r1, #473	; 0x1d9
 80097a8:	f000 facc 	bl	8009d44 <__assert_func>
 80097ac:	3101      	adds	r1, #1
 80097ae:	005b      	lsls	r3, r3, #1
 80097b0:	e7ee      	b.n	8009790 <__lshift+0x1c>
 80097b2:	2300      	movs	r3, #0
 80097b4:	f100 0114 	add.w	r1, r0, #20
 80097b8:	f100 0210 	add.w	r2, r0, #16
 80097bc:	4618      	mov	r0, r3
 80097be:	4553      	cmp	r3, sl
 80097c0:	db33      	blt.n	800982a <__lshift+0xb6>
 80097c2:	6920      	ldr	r0, [r4, #16]
 80097c4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80097c8:	f104 0314 	add.w	r3, r4, #20
 80097cc:	f019 091f 	ands.w	r9, r9, #31
 80097d0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80097d4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80097d8:	d02b      	beq.n	8009832 <__lshift+0xbe>
 80097da:	f1c9 0e20 	rsb	lr, r9, #32
 80097de:	468a      	mov	sl, r1
 80097e0:	2200      	movs	r2, #0
 80097e2:	6818      	ldr	r0, [r3, #0]
 80097e4:	fa00 f009 	lsl.w	r0, r0, r9
 80097e8:	4302      	orrs	r2, r0
 80097ea:	f84a 2b04 	str.w	r2, [sl], #4
 80097ee:	f853 2b04 	ldr.w	r2, [r3], #4
 80097f2:	459c      	cmp	ip, r3
 80097f4:	fa22 f20e 	lsr.w	r2, r2, lr
 80097f8:	d8f3      	bhi.n	80097e2 <__lshift+0x6e>
 80097fa:	ebac 0304 	sub.w	r3, ip, r4
 80097fe:	3b15      	subs	r3, #21
 8009800:	f023 0303 	bic.w	r3, r3, #3
 8009804:	3304      	adds	r3, #4
 8009806:	f104 0015 	add.w	r0, r4, #21
 800980a:	4584      	cmp	ip, r0
 800980c:	bf38      	it	cc
 800980e:	2304      	movcc	r3, #4
 8009810:	50ca      	str	r2, [r1, r3]
 8009812:	b10a      	cbz	r2, 8009818 <__lshift+0xa4>
 8009814:	f108 0602 	add.w	r6, r8, #2
 8009818:	3e01      	subs	r6, #1
 800981a:	4638      	mov	r0, r7
 800981c:	612e      	str	r6, [r5, #16]
 800981e:	4621      	mov	r1, r4
 8009820:	f7ff fdd6 	bl	80093d0 <_Bfree>
 8009824:	4628      	mov	r0, r5
 8009826:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800982a:	f842 0f04 	str.w	r0, [r2, #4]!
 800982e:	3301      	adds	r3, #1
 8009830:	e7c5      	b.n	80097be <__lshift+0x4a>
 8009832:	3904      	subs	r1, #4
 8009834:	f853 2b04 	ldr.w	r2, [r3], #4
 8009838:	f841 2f04 	str.w	r2, [r1, #4]!
 800983c:	459c      	cmp	ip, r3
 800983e:	d8f9      	bhi.n	8009834 <__lshift+0xc0>
 8009840:	e7ea      	b.n	8009818 <__lshift+0xa4>
 8009842:	bf00      	nop
 8009844:	0800a84b 	.word	0x0800a84b
 8009848:	0800a85c 	.word	0x0800a85c

0800984c <__mcmp>:
 800984c:	b530      	push	{r4, r5, lr}
 800984e:	6902      	ldr	r2, [r0, #16]
 8009850:	690c      	ldr	r4, [r1, #16]
 8009852:	1b12      	subs	r2, r2, r4
 8009854:	d10e      	bne.n	8009874 <__mcmp+0x28>
 8009856:	f100 0314 	add.w	r3, r0, #20
 800985a:	3114      	adds	r1, #20
 800985c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8009860:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8009864:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8009868:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800986c:	42a5      	cmp	r5, r4
 800986e:	d003      	beq.n	8009878 <__mcmp+0x2c>
 8009870:	d305      	bcc.n	800987e <__mcmp+0x32>
 8009872:	2201      	movs	r2, #1
 8009874:	4610      	mov	r0, r2
 8009876:	bd30      	pop	{r4, r5, pc}
 8009878:	4283      	cmp	r3, r0
 800987a:	d3f3      	bcc.n	8009864 <__mcmp+0x18>
 800987c:	e7fa      	b.n	8009874 <__mcmp+0x28>
 800987e:	f04f 32ff 	mov.w	r2, #4294967295
 8009882:	e7f7      	b.n	8009874 <__mcmp+0x28>

08009884 <__mdiff>:
 8009884:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009888:	460c      	mov	r4, r1
 800988a:	4606      	mov	r6, r0
 800988c:	4611      	mov	r1, r2
 800988e:	4620      	mov	r0, r4
 8009890:	4617      	mov	r7, r2
 8009892:	f7ff ffdb 	bl	800984c <__mcmp>
 8009896:	1e05      	subs	r5, r0, #0
 8009898:	d110      	bne.n	80098bc <__mdiff+0x38>
 800989a:	4629      	mov	r1, r5
 800989c:	4630      	mov	r0, r6
 800989e:	f7ff fd57 	bl	8009350 <_Balloc>
 80098a2:	b930      	cbnz	r0, 80098b2 <__mdiff+0x2e>
 80098a4:	4b39      	ldr	r3, [pc, #228]	; (800998c <__mdiff+0x108>)
 80098a6:	4602      	mov	r2, r0
 80098a8:	f240 2132 	movw	r1, #562	; 0x232
 80098ac:	4838      	ldr	r0, [pc, #224]	; (8009990 <__mdiff+0x10c>)
 80098ae:	f000 fa49 	bl	8009d44 <__assert_func>
 80098b2:	2301      	movs	r3, #1
 80098b4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80098b8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80098bc:	bfa4      	itt	ge
 80098be:	463b      	movge	r3, r7
 80098c0:	4627      	movge	r7, r4
 80098c2:	4630      	mov	r0, r6
 80098c4:	6879      	ldr	r1, [r7, #4]
 80098c6:	bfa6      	itte	ge
 80098c8:	461c      	movge	r4, r3
 80098ca:	2500      	movge	r5, #0
 80098cc:	2501      	movlt	r5, #1
 80098ce:	f7ff fd3f 	bl	8009350 <_Balloc>
 80098d2:	b920      	cbnz	r0, 80098de <__mdiff+0x5a>
 80098d4:	4b2d      	ldr	r3, [pc, #180]	; (800998c <__mdiff+0x108>)
 80098d6:	4602      	mov	r2, r0
 80098d8:	f44f 7110 	mov.w	r1, #576	; 0x240
 80098dc:	e7e6      	b.n	80098ac <__mdiff+0x28>
 80098de:	693e      	ldr	r6, [r7, #16]
 80098e0:	60c5      	str	r5, [r0, #12]
 80098e2:	6925      	ldr	r5, [r4, #16]
 80098e4:	f107 0114 	add.w	r1, r7, #20
 80098e8:	f104 0914 	add.w	r9, r4, #20
 80098ec:	f100 0e14 	add.w	lr, r0, #20
 80098f0:	f107 0210 	add.w	r2, r7, #16
 80098f4:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 80098f8:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 80098fc:	46f2      	mov	sl, lr
 80098fe:	2700      	movs	r7, #0
 8009900:	f859 3b04 	ldr.w	r3, [r9], #4
 8009904:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8009908:	fa1f f883 	uxth.w	r8, r3
 800990c:	fa17 f78b 	uxtah	r7, r7, fp
 8009910:	0c1b      	lsrs	r3, r3, #16
 8009912:	eba7 0808 	sub.w	r8, r7, r8
 8009916:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800991a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800991e:	fa1f f888 	uxth.w	r8, r8
 8009922:	141f      	asrs	r7, r3, #16
 8009924:	454d      	cmp	r5, r9
 8009926:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800992a:	f84a 3b04 	str.w	r3, [sl], #4
 800992e:	d8e7      	bhi.n	8009900 <__mdiff+0x7c>
 8009930:	1b2b      	subs	r3, r5, r4
 8009932:	3b15      	subs	r3, #21
 8009934:	f023 0303 	bic.w	r3, r3, #3
 8009938:	3304      	adds	r3, #4
 800993a:	3415      	adds	r4, #21
 800993c:	42a5      	cmp	r5, r4
 800993e:	bf38      	it	cc
 8009940:	2304      	movcc	r3, #4
 8009942:	4419      	add	r1, r3
 8009944:	4473      	add	r3, lr
 8009946:	469e      	mov	lr, r3
 8009948:	460d      	mov	r5, r1
 800994a:	4565      	cmp	r5, ip
 800994c:	d30e      	bcc.n	800996c <__mdiff+0xe8>
 800994e:	f10c 0203 	add.w	r2, ip, #3
 8009952:	1a52      	subs	r2, r2, r1
 8009954:	f022 0203 	bic.w	r2, r2, #3
 8009958:	3903      	subs	r1, #3
 800995a:	458c      	cmp	ip, r1
 800995c:	bf38      	it	cc
 800995e:	2200      	movcc	r2, #0
 8009960:	441a      	add	r2, r3
 8009962:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8009966:	b17b      	cbz	r3, 8009988 <__mdiff+0x104>
 8009968:	6106      	str	r6, [r0, #16]
 800996a:	e7a5      	b.n	80098b8 <__mdiff+0x34>
 800996c:	f855 8b04 	ldr.w	r8, [r5], #4
 8009970:	fa17 f488 	uxtah	r4, r7, r8
 8009974:	1422      	asrs	r2, r4, #16
 8009976:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800997a:	b2a4      	uxth	r4, r4
 800997c:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8009980:	f84e 4b04 	str.w	r4, [lr], #4
 8009984:	1417      	asrs	r7, r2, #16
 8009986:	e7e0      	b.n	800994a <__mdiff+0xc6>
 8009988:	3e01      	subs	r6, #1
 800998a:	e7ea      	b.n	8009962 <__mdiff+0xde>
 800998c:	0800a84b 	.word	0x0800a84b
 8009990:	0800a85c 	.word	0x0800a85c

08009994 <__d2b>:
 8009994:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009998:	4689      	mov	r9, r1
 800999a:	2101      	movs	r1, #1
 800999c:	ec57 6b10 	vmov	r6, r7, d0
 80099a0:	4690      	mov	r8, r2
 80099a2:	f7ff fcd5 	bl	8009350 <_Balloc>
 80099a6:	4604      	mov	r4, r0
 80099a8:	b930      	cbnz	r0, 80099b8 <__d2b+0x24>
 80099aa:	4602      	mov	r2, r0
 80099ac:	4b25      	ldr	r3, [pc, #148]	; (8009a44 <__d2b+0xb0>)
 80099ae:	4826      	ldr	r0, [pc, #152]	; (8009a48 <__d2b+0xb4>)
 80099b0:	f240 310a 	movw	r1, #778	; 0x30a
 80099b4:	f000 f9c6 	bl	8009d44 <__assert_func>
 80099b8:	f3c7 550a 	ubfx	r5, r7, #20, #11
 80099bc:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80099c0:	bb35      	cbnz	r5, 8009a10 <__d2b+0x7c>
 80099c2:	2e00      	cmp	r6, #0
 80099c4:	9301      	str	r3, [sp, #4]
 80099c6:	d028      	beq.n	8009a1a <__d2b+0x86>
 80099c8:	4668      	mov	r0, sp
 80099ca:	9600      	str	r6, [sp, #0]
 80099cc:	f7ff fd8c 	bl	80094e8 <__lo0bits>
 80099d0:	9900      	ldr	r1, [sp, #0]
 80099d2:	b300      	cbz	r0, 8009a16 <__d2b+0x82>
 80099d4:	9a01      	ldr	r2, [sp, #4]
 80099d6:	f1c0 0320 	rsb	r3, r0, #32
 80099da:	fa02 f303 	lsl.w	r3, r2, r3
 80099de:	430b      	orrs	r3, r1
 80099e0:	40c2      	lsrs	r2, r0
 80099e2:	6163      	str	r3, [r4, #20]
 80099e4:	9201      	str	r2, [sp, #4]
 80099e6:	9b01      	ldr	r3, [sp, #4]
 80099e8:	61a3      	str	r3, [r4, #24]
 80099ea:	2b00      	cmp	r3, #0
 80099ec:	bf14      	ite	ne
 80099ee:	2202      	movne	r2, #2
 80099f0:	2201      	moveq	r2, #1
 80099f2:	6122      	str	r2, [r4, #16]
 80099f4:	b1d5      	cbz	r5, 8009a2c <__d2b+0x98>
 80099f6:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80099fa:	4405      	add	r5, r0
 80099fc:	f8c9 5000 	str.w	r5, [r9]
 8009a00:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009a04:	f8c8 0000 	str.w	r0, [r8]
 8009a08:	4620      	mov	r0, r4
 8009a0a:	b003      	add	sp, #12
 8009a0c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009a10:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009a14:	e7d5      	b.n	80099c2 <__d2b+0x2e>
 8009a16:	6161      	str	r1, [r4, #20]
 8009a18:	e7e5      	b.n	80099e6 <__d2b+0x52>
 8009a1a:	a801      	add	r0, sp, #4
 8009a1c:	f7ff fd64 	bl	80094e8 <__lo0bits>
 8009a20:	9b01      	ldr	r3, [sp, #4]
 8009a22:	6163      	str	r3, [r4, #20]
 8009a24:	2201      	movs	r2, #1
 8009a26:	6122      	str	r2, [r4, #16]
 8009a28:	3020      	adds	r0, #32
 8009a2a:	e7e3      	b.n	80099f4 <__d2b+0x60>
 8009a2c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009a30:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009a34:	f8c9 0000 	str.w	r0, [r9]
 8009a38:	6918      	ldr	r0, [r3, #16]
 8009a3a:	f7ff fd35 	bl	80094a8 <__hi0bits>
 8009a3e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009a42:	e7df      	b.n	8009a04 <__d2b+0x70>
 8009a44:	0800a84b 	.word	0x0800a84b
 8009a48:	0800a85c 	.word	0x0800a85c

08009a4c <_calloc_r>:
 8009a4c:	b513      	push	{r0, r1, r4, lr}
 8009a4e:	434a      	muls	r2, r1
 8009a50:	4611      	mov	r1, r2
 8009a52:	9201      	str	r2, [sp, #4]
 8009a54:	f7fd ff5c 	bl	8007910 <_malloc_r>
 8009a58:	4604      	mov	r4, r0
 8009a5a:	b118      	cbz	r0, 8009a64 <_calloc_r+0x18>
 8009a5c:	9a01      	ldr	r2, [sp, #4]
 8009a5e:	2100      	movs	r1, #0
 8009a60:	f7fd fefe 	bl	8007860 <memset>
 8009a64:	4620      	mov	r0, r4
 8009a66:	b002      	add	sp, #8
 8009a68:	bd10      	pop	{r4, pc}

08009a6a <__ssputs_r>:
 8009a6a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009a6e:	688e      	ldr	r6, [r1, #8]
 8009a70:	429e      	cmp	r6, r3
 8009a72:	4682      	mov	sl, r0
 8009a74:	460c      	mov	r4, r1
 8009a76:	4690      	mov	r8, r2
 8009a78:	461f      	mov	r7, r3
 8009a7a:	d838      	bhi.n	8009aee <__ssputs_r+0x84>
 8009a7c:	898a      	ldrh	r2, [r1, #12]
 8009a7e:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009a82:	d032      	beq.n	8009aea <__ssputs_r+0x80>
 8009a84:	6825      	ldr	r5, [r4, #0]
 8009a86:	6909      	ldr	r1, [r1, #16]
 8009a88:	eba5 0901 	sub.w	r9, r5, r1
 8009a8c:	6965      	ldr	r5, [r4, #20]
 8009a8e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009a92:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009a96:	3301      	adds	r3, #1
 8009a98:	444b      	add	r3, r9
 8009a9a:	106d      	asrs	r5, r5, #1
 8009a9c:	429d      	cmp	r5, r3
 8009a9e:	bf38      	it	cc
 8009aa0:	461d      	movcc	r5, r3
 8009aa2:	0553      	lsls	r3, r2, #21
 8009aa4:	d531      	bpl.n	8009b0a <__ssputs_r+0xa0>
 8009aa6:	4629      	mov	r1, r5
 8009aa8:	f7fd ff32 	bl	8007910 <_malloc_r>
 8009aac:	4606      	mov	r6, r0
 8009aae:	b950      	cbnz	r0, 8009ac6 <__ssputs_r+0x5c>
 8009ab0:	230c      	movs	r3, #12
 8009ab2:	f8ca 3000 	str.w	r3, [sl]
 8009ab6:	89a3      	ldrh	r3, [r4, #12]
 8009ab8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009abc:	81a3      	strh	r3, [r4, #12]
 8009abe:	f04f 30ff 	mov.w	r0, #4294967295
 8009ac2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009ac6:	6921      	ldr	r1, [r4, #16]
 8009ac8:	464a      	mov	r2, r9
 8009aca:	f7fd febb 	bl	8007844 <memcpy>
 8009ace:	89a3      	ldrh	r3, [r4, #12]
 8009ad0:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8009ad4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009ad8:	81a3      	strh	r3, [r4, #12]
 8009ada:	6126      	str	r6, [r4, #16]
 8009adc:	6165      	str	r5, [r4, #20]
 8009ade:	444e      	add	r6, r9
 8009ae0:	eba5 0509 	sub.w	r5, r5, r9
 8009ae4:	6026      	str	r6, [r4, #0]
 8009ae6:	60a5      	str	r5, [r4, #8]
 8009ae8:	463e      	mov	r6, r7
 8009aea:	42be      	cmp	r6, r7
 8009aec:	d900      	bls.n	8009af0 <__ssputs_r+0x86>
 8009aee:	463e      	mov	r6, r7
 8009af0:	4632      	mov	r2, r6
 8009af2:	6820      	ldr	r0, [r4, #0]
 8009af4:	4641      	mov	r1, r8
 8009af6:	f000 f967 	bl	8009dc8 <memmove>
 8009afa:	68a3      	ldr	r3, [r4, #8]
 8009afc:	6822      	ldr	r2, [r4, #0]
 8009afe:	1b9b      	subs	r3, r3, r6
 8009b00:	4432      	add	r2, r6
 8009b02:	60a3      	str	r3, [r4, #8]
 8009b04:	6022      	str	r2, [r4, #0]
 8009b06:	2000      	movs	r0, #0
 8009b08:	e7db      	b.n	8009ac2 <__ssputs_r+0x58>
 8009b0a:	462a      	mov	r2, r5
 8009b0c:	f000 f976 	bl	8009dfc <_realloc_r>
 8009b10:	4606      	mov	r6, r0
 8009b12:	2800      	cmp	r0, #0
 8009b14:	d1e1      	bne.n	8009ada <__ssputs_r+0x70>
 8009b16:	6921      	ldr	r1, [r4, #16]
 8009b18:	4650      	mov	r0, sl
 8009b1a:	f7fd fea9 	bl	8007870 <_free_r>
 8009b1e:	e7c7      	b.n	8009ab0 <__ssputs_r+0x46>

08009b20 <_svfiprintf_r>:
 8009b20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b24:	4698      	mov	r8, r3
 8009b26:	898b      	ldrh	r3, [r1, #12]
 8009b28:	061b      	lsls	r3, r3, #24
 8009b2a:	b09d      	sub	sp, #116	; 0x74
 8009b2c:	4607      	mov	r7, r0
 8009b2e:	460d      	mov	r5, r1
 8009b30:	4614      	mov	r4, r2
 8009b32:	d50e      	bpl.n	8009b52 <_svfiprintf_r+0x32>
 8009b34:	690b      	ldr	r3, [r1, #16]
 8009b36:	b963      	cbnz	r3, 8009b52 <_svfiprintf_r+0x32>
 8009b38:	2140      	movs	r1, #64	; 0x40
 8009b3a:	f7fd fee9 	bl	8007910 <_malloc_r>
 8009b3e:	6028      	str	r0, [r5, #0]
 8009b40:	6128      	str	r0, [r5, #16]
 8009b42:	b920      	cbnz	r0, 8009b4e <_svfiprintf_r+0x2e>
 8009b44:	230c      	movs	r3, #12
 8009b46:	603b      	str	r3, [r7, #0]
 8009b48:	f04f 30ff 	mov.w	r0, #4294967295
 8009b4c:	e0d1      	b.n	8009cf2 <_svfiprintf_r+0x1d2>
 8009b4e:	2340      	movs	r3, #64	; 0x40
 8009b50:	616b      	str	r3, [r5, #20]
 8009b52:	2300      	movs	r3, #0
 8009b54:	9309      	str	r3, [sp, #36]	; 0x24
 8009b56:	2320      	movs	r3, #32
 8009b58:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009b5c:	f8cd 800c 	str.w	r8, [sp, #12]
 8009b60:	2330      	movs	r3, #48	; 0x30
 8009b62:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8009d0c <_svfiprintf_r+0x1ec>
 8009b66:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009b6a:	f04f 0901 	mov.w	r9, #1
 8009b6e:	4623      	mov	r3, r4
 8009b70:	469a      	mov	sl, r3
 8009b72:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009b76:	b10a      	cbz	r2, 8009b7c <_svfiprintf_r+0x5c>
 8009b78:	2a25      	cmp	r2, #37	; 0x25
 8009b7a:	d1f9      	bne.n	8009b70 <_svfiprintf_r+0x50>
 8009b7c:	ebba 0b04 	subs.w	fp, sl, r4
 8009b80:	d00b      	beq.n	8009b9a <_svfiprintf_r+0x7a>
 8009b82:	465b      	mov	r3, fp
 8009b84:	4622      	mov	r2, r4
 8009b86:	4629      	mov	r1, r5
 8009b88:	4638      	mov	r0, r7
 8009b8a:	f7ff ff6e 	bl	8009a6a <__ssputs_r>
 8009b8e:	3001      	adds	r0, #1
 8009b90:	f000 80aa 	beq.w	8009ce8 <_svfiprintf_r+0x1c8>
 8009b94:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009b96:	445a      	add	r2, fp
 8009b98:	9209      	str	r2, [sp, #36]	; 0x24
 8009b9a:	f89a 3000 	ldrb.w	r3, [sl]
 8009b9e:	2b00      	cmp	r3, #0
 8009ba0:	f000 80a2 	beq.w	8009ce8 <_svfiprintf_r+0x1c8>
 8009ba4:	2300      	movs	r3, #0
 8009ba6:	f04f 32ff 	mov.w	r2, #4294967295
 8009baa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009bae:	f10a 0a01 	add.w	sl, sl, #1
 8009bb2:	9304      	str	r3, [sp, #16]
 8009bb4:	9307      	str	r3, [sp, #28]
 8009bb6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009bba:	931a      	str	r3, [sp, #104]	; 0x68
 8009bbc:	4654      	mov	r4, sl
 8009bbe:	2205      	movs	r2, #5
 8009bc0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009bc4:	4851      	ldr	r0, [pc, #324]	; (8009d0c <_svfiprintf_r+0x1ec>)
 8009bc6:	f7f6 fb13 	bl	80001f0 <memchr>
 8009bca:	9a04      	ldr	r2, [sp, #16]
 8009bcc:	b9d8      	cbnz	r0, 8009c06 <_svfiprintf_r+0xe6>
 8009bce:	06d0      	lsls	r0, r2, #27
 8009bd0:	bf44      	itt	mi
 8009bd2:	2320      	movmi	r3, #32
 8009bd4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009bd8:	0711      	lsls	r1, r2, #28
 8009bda:	bf44      	itt	mi
 8009bdc:	232b      	movmi	r3, #43	; 0x2b
 8009bde:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009be2:	f89a 3000 	ldrb.w	r3, [sl]
 8009be6:	2b2a      	cmp	r3, #42	; 0x2a
 8009be8:	d015      	beq.n	8009c16 <_svfiprintf_r+0xf6>
 8009bea:	9a07      	ldr	r2, [sp, #28]
 8009bec:	4654      	mov	r4, sl
 8009bee:	2000      	movs	r0, #0
 8009bf0:	f04f 0c0a 	mov.w	ip, #10
 8009bf4:	4621      	mov	r1, r4
 8009bf6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009bfa:	3b30      	subs	r3, #48	; 0x30
 8009bfc:	2b09      	cmp	r3, #9
 8009bfe:	d94e      	bls.n	8009c9e <_svfiprintf_r+0x17e>
 8009c00:	b1b0      	cbz	r0, 8009c30 <_svfiprintf_r+0x110>
 8009c02:	9207      	str	r2, [sp, #28]
 8009c04:	e014      	b.n	8009c30 <_svfiprintf_r+0x110>
 8009c06:	eba0 0308 	sub.w	r3, r0, r8
 8009c0a:	fa09 f303 	lsl.w	r3, r9, r3
 8009c0e:	4313      	orrs	r3, r2
 8009c10:	9304      	str	r3, [sp, #16]
 8009c12:	46a2      	mov	sl, r4
 8009c14:	e7d2      	b.n	8009bbc <_svfiprintf_r+0x9c>
 8009c16:	9b03      	ldr	r3, [sp, #12]
 8009c18:	1d19      	adds	r1, r3, #4
 8009c1a:	681b      	ldr	r3, [r3, #0]
 8009c1c:	9103      	str	r1, [sp, #12]
 8009c1e:	2b00      	cmp	r3, #0
 8009c20:	bfbb      	ittet	lt
 8009c22:	425b      	neglt	r3, r3
 8009c24:	f042 0202 	orrlt.w	r2, r2, #2
 8009c28:	9307      	strge	r3, [sp, #28]
 8009c2a:	9307      	strlt	r3, [sp, #28]
 8009c2c:	bfb8      	it	lt
 8009c2e:	9204      	strlt	r2, [sp, #16]
 8009c30:	7823      	ldrb	r3, [r4, #0]
 8009c32:	2b2e      	cmp	r3, #46	; 0x2e
 8009c34:	d10c      	bne.n	8009c50 <_svfiprintf_r+0x130>
 8009c36:	7863      	ldrb	r3, [r4, #1]
 8009c38:	2b2a      	cmp	r3, #42	; 0x2a
 8009c3a:	d135      	bne.n	8009ca8 <_svfiprintf_r+0x188>
 8009c3c:	9b03      	ldr	r3, [sp, #12]
 8009c3e:	1d1a      	adds	r2, r3, #4
 8009c40:	681b      	ldr	r3, [r3, #0]
 8009c42:	9203      	str	r2, [sp, #12]
 8009c44:	2b00      	cmp	r3, #0
 8009c46:	bfb8      	it	lt
 8009c48:	f04f 33ff 	movlt.w	r3, #4294967295
 8009c4c:	3402      	adds	r4, #2
 8009c4e:	9305      	str	r3, [sp, #20]
 8009c50:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8009d1c <_svfiprintf_r+0x1fc>
 8009c54:	7821      	ldrb	r1, [r4, #0]
 8009c56:	2203      	movs	r2, #3
 8009c58:	4650      	mov	r0, sl
 8009c5a:	f7f6 fac9 	bl	80001f0 <memchr>
 8009c5e:	b140      	cbz	r0, 8009c72 <_svfiprintf_r+0x152>
 8009c60:	2340      	movs	r3, #64	; 0x40
 8009c62:	eba0 000a 	sub.w	r0, r0, sl
 8009c66:	fa03 f000 	lsl.w	r0, r3, r0
 8009c6a:	9b04      	ldr	r3, [sp, #16]
 8009c6c:	4303      	orrs	r3, r0
 8009c6e:	3401      	adds	r4, #1
 8009c70:	9304      	str	r3, [sp, #16]
 8009c72:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009c76:	4826      	ldr	r0, [pc, #152]	; (8009d10 <_svfiprintf_r+0x1f0>)
 8009c78:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009c7c:	2206      	movs	r2, #6
 8009c7e:	f7f6 fab7 	bl	80001f0 <memchr>
 8009c82:	2800      	cmp	r0, #0
 8009c84:	d038      	beq.n	8009cf8 <_svfiprintf_r+0x1d8>
 8009c86:	4b23      	ldr	r3, [pc, #140]	; (8009d14 <_svfiprintf_r+0x1f4>)
 8009c88:	bb1b      	cbnz	r3, 8009cd2 <_svfiprintf_r+0x1b2>
 8009c8a:	9b03      	ldr	r3, [sp, #12]
 8009c8c:	3307      	adds	r3, #7
 8009c8e:	f023 0307 	bic.w	r3, r3, #7
 8009c92:	3308      	adds	r3, #8
 8009c94:	9303      	str	r3, [sp, #12]
 8009c96:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009c98:	4433      	add	r3, r6
 8009c9a:	9309      	str	r3, [sp, #36]	; 0x24
 8009c9c:	e767      	b.n	8009b6e <_svfiprintf_r+0x4e>
 8009c9e:	fb0c 3202 	mla	r2, ip, r2, r3
 8009ca2:	460c      	mov	r4, r1
 8009ca4:	2001      	movs	r0, #1
 8009ca6:	e7a5      	b.n	8009bf4 <_svfiprintf_r+0xd4>
 8009ca8:	2300      	movs	r3, #0
 8009caa:	3401      	adds	r4, #1
 8009cac:	9305      	str	r3, [sp, #20]
 8009cae:	4619      	mov	r1, r3
 8009cb0:	f04f 0c0a 	mov.w	ip, #10
 8009cb4:	4620      	mov	r0, r4
 8009cb6:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009cba:	3a30      	subs	r2, #48	; 0x30
 8009cbc:	2a09      	cmp	r2, #9
 8009cbe:	d903      	bls.n	8009cc8 <_svfiprintf_r+0x1a8>
 8009cc0:	2b00      	cmp	r3, #0
 8009cc2:	d0c5      	beq.n	8009c50 <_svfiprintf_r+0x130>
 8009cc4:	9105      	str	r1, [sp, #20]
 8009cc6:	e7c3      	b.n	8009c50 <_svfiprintf_r+0x130>
 8009cc8:	fb0c 2101 	mla	r1, ip, r1, r2
 8009ccc:	4604      	mov	r4, r0
 8009cce:	2301      	movs	r3, #1
 8009cd0:	e7f0      	b.n	8009cb4 <_svfiprintf_r+0x194>
 8009cd2:	ab03      	add	r3, sp, #12
 8009cd4:	9300      	str	r3, [sp, #0]
 8009cd6:	462a      	mov	r2, r5
 8009cd8:	4b0f      	ldr	r3, [pc, #60]	; (8009d18 <_svfiprintf_r+0x1f8>)
 8009cda:	a904      	add	r1, sp, #16
 8009cdc:	4638      	mov	r0, r7
 8009cde:	f7fd ff11 	bl	8007b04 <_printf_float>
 8009ce2:	1c42      	adds	r2, r0, #1
 8009ce4:	4606      	mov	r6, r0
 8009ce6:	d1d6      	bne.n	8009c96 <_svfiprintf_r+0x176>
 8009ce8:	89ab      	ldrh	r3, [r5, #12]
 8009cea:	065b      	lsls	r3, r3, #25
 8009cec:	f53f af2c 	bmi.w	8009b48 <_svfiprintf_r+0x28>
 8009cf0:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009cf2:	b01d      	add	sp, #116	; 0x74
 8009cf4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009cf8:	ab03      	add	r3, sp, #12
 8009cfa:	9300      	str	r3, [sp, #0]
 8009cfc:	462a      	mov	r2, r5
 8009cfe:	4b06      	ldr	r3, [pc, #24]	; (8009d18 <_svfiprintf_r+0x1f8>)
 8009d00:	a904      	add	r1, sp, #16
 8009d02:	4638      	mov	r0, r7
 8009d04:	f7fe f9a2 	bl	800804c <_printf_i>
 8009d08:	e7eb      	b.n	8009ce2 <_svfiprintf_r+0x1c2>
 8009d0a:	bf00      	nop
 8009d0c:	0800a9bc 	.word	0x0800a9bc
 8009d10:	0800a9c6 	.word	0x0800a9c6
 8009d14:	08007b05 	.word	0x08007b05
 8009d18:	08009a6b 	.word	0x08009a6b
 8009d1c:	0800a9c2 	.word	0x0800a9c2

08009d20 <_read_r>:
 8009d20:	b538      	push	{r3, r4, r5, lr}
 8009d22:	4d07      	ldr	r5, [pc, #28]	; (8009d40 <_read_r+0x20>)
 8009d24:	4604      	mov	r4, r0
 8009d26:	4608      	mov	r0, r1
 8009d28:	4611      	mov	r1, r2
 8009d2a:	2200      	movs	r2, #0
 8009d2c:	602a      	str	r2, [r5, #0]
 8009d2e:	461a      	mov	r2, r3
 8009d30:	f7f7 fce6 	bl	8001700 <_read>
 8009d34:	1c43      	adds	r3, r0, #1
 8009d36:	d102      	bne.n	8009d3e <_read_r+0x1e>
 8009d38:	682b      	ldr	r3, [r5, #0]
 8009d3a:	b103      	cbz	r3, 8009d3e <_read_r+0x1e>
 8009d3c:	6023      	str	r3, [r4, #0]
 8009d3e:	bd38      	pop	{r3, r4, r5, pc}
 8009d40:	20002c74 	.word	0x20002c74

08009d44 <__assert_func>:
 8009d44:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009d46:	4614      	mov	r4, r2
 8009d48:	461a      	mov	r2, r3
 8009d4a:	4b09      	ldr	r3, [pc, #36]	; (8009d70 <__assert_func+0x2c>)
 8009d4c:	681b      	ldr	r3, [r3, #0]
 8009d4e:	4605      	mov	r5, r0
 8009d50:	68d8      	ldr	r0, [r3, #12]
 8009d52:	b14c      	cbz	r4, 8009d68 <__assert_func+0x24>
 8009d54:	4b07      	ldr	r3, [pc, #28]	; (8009d74 <__assert_func+0x30>)
 8009d56:	9100      	str	r1, [sp, #0]
 8009d58:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009d5c:	4906      	ldr	r1, [pc, #24]	; (8009d78 <__assert_func+0x34>)
 8009d5e:	462b      	mov	r3, r5
 8009d60:	f000 f80e 	bl	8009d80 <fiprintf>
 8009d64:	f000 fa98 	bl	800a298 <abort>
 8009d68:	4b04      	ldr	r3, [pc, #16]	; (8009d7c <__assert_func+0x38>)
 8009d6a:	461c      	mov	r4, r3
 8009d6c:	e7f3      	b.n	8009d56 <__assert_func+0x12>
 8009d6e:	bf00      	nop
 8009d70:	20000010 	.word	0x20000010
 8009d74:	0800a9cd 	.word	0x0800a9cd
 8009d78:	0800a9da 	.word	0x0800a9da
 8009d7c:	0800aa08 	.word	0x0800aa08

08009d80 <fiprintf>:
 8009d80:	b40e      	push	{r1, r2, r3}
 8009d82:	b503      	push	{r0, r1, lr}
 8009d84:	4601      	mov	r1, r0
 8009d86:	ab03      	add	r3, sp, #12
 8009d88:	4805      	ldr	r0, [pc, #20]	; (8009da0 <fiprintf+0x20>)
 8009d8a:	f853 2b04 	ldr.w	r2, [r3], #4
 8009d8e:	6800      	ldr	r0, [r0, #0]
 8009d90:	9301      	str	r3, [sp, #4]
 8009d92:	f000 f883 	bl	8009e9c <_vfiprintf_r>
 8009d96:	b002      	add	sp, #8
 8009d98:	f85d eb04 	ldr.w	lr, [sp], #4
 8009d9c:	b003      	add	sp, #12
 8009d9e:	4770      	bx	lr
 8009da0:	20000010 	.word	0x20000010

08009da4 <__ascii_mbtowc>:
 8009da4:	b082      	sub	sp, #8
 8009da6:	b901      	cbnz	r1, 8009daa <__ascii_mbtowc+0x6>
 8009da8:	a901      	add	r1, sp, #4
 8009daa:	b142      	cbz	r2, 8009dbe <__ascii_mbtowc+0x1a>
 8009dac:	b14b      	cbz	r3, 8009dc2 <__ascii_mbtowc+0x1e>
 8009dae:	7813      	ldrb	r3, [r2, #0]
 8009db0:	600b      	str	r3, [r1, #0]
 8009db2:	7812      	ldrb	r2, [r2, #0]
 8009db4:	1e10      	subs	r0, r2, #0
 8009db6:	bf18      	it	ne
 8009db8:	2001      	movne	r0, #1
 8009dba:	b002      	add	sp, #8
 8009dbc:	4770      	bx	lr
 8009dbe:	4610      	mov	r0, r2
 8009dc0:	e7fb      	b.n	8009dba <__ascii_mbtowc+0x16>
 8009dc2:	f06f 0001 	mvn.w	r0, #1
 8009dc6:	e7f8      	b.n	8009dba <__ascii_mbtowc+0x16>

08009dc8 <memmove>:
 8009dc8:	4288      	cmp	r0, r1
 8009dca:	b510      	push	{r4, lr}
 8009dcc:	eb01 0402 	add.w	r4, r1, r2
 8009dd0:	d902      	bls.n	8009dd8 <memmove+0x10>
 8009dd2:	4284      	cmp	r4, r0
 8009dd4:	4623      	mov	r3, r4
 8009dd6:	d807      	bhi.n	8009de8 <memmove+0x20>
 8009dd8:	1e43      	subs	r3, r0, #1
 8009dda:	42a1      	cmp	r1, r4
 8009ddc:	d008      	beq.n	8009df0 <memmove+0x28>
 8009dde:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009de2:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009de6:	e7f8      	b.n	8009dda <memmove+0x12>
 8009de8:	4402      	add	r2, r0
 8009dea:	4601      	mov	r1, r0
 8009dec:	428a      	cmp	r2, r1
 8009dee:	d100      	bne.n	8009df2 <memmove+0x2a>
 8009df0:	bd10      	pop	{r4, pc}
 8009df2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009df6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009dfa:	e7f7      	b.n	8009dec <memmove+0x24>

08009dfc <_realloc_r>:
 8009dfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009dfe:	4607      	mov	r7, r0
 8009e00:	4614      	mov	r4, r2
 8009e02:	460e      	mov	r6, r1
 8009e04:	b921      	cbnz	r1, 8009e10 <_realloc_r+0x14>
 8009e06:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8009e0a:	4611      	mov	r1, r2
 8009e0c:	f7fd bd80 	b.w	8007910 <_malloc_r>
 8009e10:	b922      	cbnz	r2, 8009e1c <_realloc_r+0x20>
 8009e12:	f7fd fd2d 	bl	8007870 <_free_r>
 8009e16:	4625      	mov	r5, r4
 8009e18:	4628      	mov	r0, r5
 8009e1a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009e1c:	f000 faa8 	bl	800a370 <_malloc_usable_size_r>
 8009e20:	42a0      	cmp	r0, r4
 8009e22:	d20f      	bcs.n	8009e44 <_realloc_r+0x48>
 8009e24:	4621      	mov	r1, r4
 8009e26:	4638      	mov	r0, r7
 8009e28:	f7fd fd72 	bl	8007910 <_malloc_r>
 8009e2c:	4605      	mov	r5, r0
 8009e2e:	2800      	cmp	r0, #0
 8009e30:	d0f2      	beq.n	8009e18 <_realloc_r+0x1c>
 8009e32:	4631      	mov	r1, r6
 8009e34:	4622      	mov	r2, r4
 8009e36:	f7fd fd05 	bl	8007844 <memcpy>
 8009e3a:	4631      	mov	r1, r6
 8009e3c:	4638      	mov	r0, r7
 8009e3e:	f7fd fd17 	bl	8007870 <_free_r>
 8009e42:	e7e9      	b.n	8009e18 <_realloc_r+0x1c>
 8009e44:	4635      	mov	r5, r6
 8009e46:	e7e7      	b.n	8009e18 <_realloc_r+0x1c>

08009e48 <__sfputc_r>:
 8009e48:	6893      	ldr	r3, [r2, #8]
 8009e4a:	3b01      	subs	r3, #1
 8009e4c:	2b00      	cmp	r3, #0
 8009e4e:	b410      	push	{r4}
 8009e50:	6093      	str	r3, [r2, #8]
 8009e52:	da08      	bge.n	8009e66 <__sfputc_r+0x1e>
 8009e54:	6994      	ldr	r4, [r2, #24]
 8009e56:	42a3      	cmp	r3, r4
 8009e58:	db01      	blt.n	8009e5e <__sfputc_r+0x16>
 8009e5a:	290a      	cmp	r1, #10
 8009e5c:	d103      	bne.n	8009e66 <__sfputc_r+0x1e>
 8009e5e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009e62:	f000 b94b 	b.w	800a0fc <__swbuf_r>
 8009e66:	6813      	ldr	r3, [r2, #0]
 8009e68:	1c58      	adds	r0, r3, #1
 8009e6a:	6010      	str	r0, [r2, #0]
 8009e6c:	7019      	strb	r1, [r3, #0]
 8009e6e:	4608      	mov	r0, r1
 8009e70:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009e74:	4770      	bx	lr

08009e76 <__sfputs_r>:
 8009e76:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e78:	4606      	mov	r6, r0
 8009e7a:	460f      	mov	r7, r1
 8009e7c:	4614      	mov	r4, r2
 8009e7e:	18d5      	adds	r5, r2, r3
 8009e80:	42ac      	cmp	r4, r5
 8009e82:	d101      	bne.n	8009e88 <__sfputs_r+0x12>
 8009e84:	2000      	movs	r0, #0
 8009e86:	e007      	b.n	8009e98 <__sfputs_r+0x22>
 8009e88:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009e8c:	463a      	mov	r2, r7
 8009e8e:	4630      	mov	r0, r6
 8009e90:	f7ff ffda 	bl	8009e48 <__sfputc_r>
 8009e94:	1c43      	adds	r3, r0, #1
 8009e96:	d1f3      	bne.n	8009e80 <__sfputs_r+0xa>
 8009e98:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009e9c <_vfiprintf_r>:
 8009e9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ea0:	460d      	mov	r5, r1
 8009ea2:	b09d      	sub	sp, #116	; 0x74
 8009ea4:	4614      	mov	r4, r2
 8009ea6:	4698      	mov	r8, r3
 8009ea8:	4606      	mov	r6, r0
 8009eaa:	b118      	cbz	r0, 8009eb4 <_vfiprintf_r+0x18>
 8009eac:	6983      	ldr	r3, [r0, #24]
 8009eae:	b90b      	cbnz	r3, 8009eb4 <_vfiprintf_r+0x18>
 8009eb0:	f7fd fbfa 	bl	80076a8 <__sinit>
 8009eb4:	4b89      	ldr	r3, [pc, #548]	; (800a0dc <_vfiprintf_r+0x240>)
 8009eb6:	429d      	cmp	r5, r3
 8009eb8:	d11b      	bne.n	8009ef2 <_vfiprintf_r+0x56>
 8009eba:	6875      	ldr	r5, [r6, #4]
 8009ebc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009ebe:	07d9      	lsls	r1, r3, #31
 8009ec0:	d405      	bmi.n	8009ece <_vfiprintf_r+0x32>
 8009ec2:	89ab      	ldrh	r3, [r5, #12]
 8009ec4:	059a      	lsls	r2, r3, #22
 8009ec6:	d402      	bmi.n	8009ece <_vfiprintf_r+0x32>
 8009ec8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009eca:	f7fd fcb0 	bl	800782e <__retarget_lock_acquire_recursive>
 8009ece:	89ab      	ldrh	r3, [r5, #12]
 8009ed0:	071b      	lsls	r3, r3, #28
 8009ed2:	d501      	bpl.n	8009ed8 <_vfiprintf_r+0x3c>
 8009ed4:	692b      	ldr	r3, [r5, #16]
 8009ed6:	b9eb      	cbnz	r3, 8009f14 <_vfiprintf_r+0x78>
 8009ed8:	4629      	mov	r1, r5
 8009eda:	4630      	mov	r0, r6
 8009edc:	f000 f96e 	bl	800a1bc <__swsetup_r>
 8009ee0:	b1c0      	cbz	r0, 8009f14 <_vfiprintf_r+0x78>
 8009ee2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009ee4:	07dc      	lsls	r4, r3, #31
 8009ee6:	d50e      	bpl.n	8009f06 <_vfiprintf_r+0x6a>
 8009ee8:	f04f 30ff 	mov.w	r0, #4294967295
 8009eec:	b01d      	add	sp, #116	; 0x74
 8009eee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ef2:	4b7b      	ldr	r3, [pc, #492]	; (800a0e0 <_vfiprintf_r+0x244>)
 8009ef4:	429d      	cmp	r5, r3
 8009ef6:	d101      	bne.n	8009efc <_vfiprintf_r+0x60>
 8009ef8:	68b5      	ldr	r5, [r6, #8]
 8009efa:	e7df      	b.n	8009ebc <_vfiprintf_r+0x20>
 8009efc:	4b79      	ldr	r3, [pc, #484]	; (800a0e4 <_vfiprintf_r+0x248>)
 8009efe:	429d      	cmp	r5, r3
 8009f00:	bf08      	it	eq
 8009f02:	68f5      	ldreq	r5, [r6, #12]
 8009f04:	e7da      	b.n	8009ebc <_vfiprintf_r+0x20>
 8009f06:	89ab      	ldrh	r3, [r5, #12]
 8009f08:	0598      	lsls	r0, r3, #22
 8009f0a:	d4ed      	bmi.n	8009ee8 <_vfiprintf_r+0x4c>
 8009f0c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009f0e:	f7fd fc8f 	bl	8007830 <__retarget_lock_release_recursive>
 8009f12:	e7e9      	b.n	8009ee8 <_vfiprintf_r+0x4c>
 8009f14:	2300      	movs	r3, #0
 8009f16:	9309      	str	r3, [sp, #36]	; 0x24
 8009f18:	2320      	movs	r3, #32
 8009f1a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009f1e:	f8cd 800c 	str.w	r8, [sp, #12]
 8009f22:	2330      	movs	r3, #48	; 0x30
 8009f24:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800a0e8 <_vfiprintf_r+0x24c>
 8009f28:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009f2c:	f04f 0901 	mov.w	r9, #1
 8009f30:	4623      	mov	r3, r4
 8009f32:	469a      	mov	sl, r3
 8009f34:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009f38:	b10a      	cbz	r2, 8009f3e <_vfiprintf_r+0xa2>
 8009f3a:	2a25      	cmp	r2, #37	; 0x25
 8009f3c:	d1f9      	bne.n	8009f32 <_vfiprintf_r+0x96>
 8009f3e:	ebba 0b04 	subs.w	fp, sl, r4
 8009f42:	d00b      	beq.n	8009f5c <_vfiprintf_r+0xc0>
 8009f44:	465b      	mov	r3, fp
 8009f46:	4622      	mov	r2, r4
 8009f48:	4629      	mov	r1, r5
 8009f4a:	4630      	mov	r0, r6
 8009f4c:	f7ff ff93 	bl	8009e76 <__sfputs_r>
 8009f50:	3001      	adds	r0, #1
 8009f52:	f000 80aa 	beq.w	800a0aa <_vfiprintf_r+0x20e>
 8009f56:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009f58:	445a      	add	r2, fp
 8009f5a:	9209      	str	r2, [sp, #36]	; 0x24
 8009f5c:	f89a 3000 	ldrb.w	r3, [sl]
 8009f60:	2b00      	cmp	r3, #0
 8009f62:	f000 80a2 	beq.w	800a0aa <_vfiprintf_r+0x20e>
 8009f66:	2300      	movs	r3, #0
 8009f68:	f04f 32ff 	mov.w	r2, #4294967295
 8009f6c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009f70:	f10a 0a01 	add.w	sl, sl, #1
 8009f74:	9304      	str	r3, [sp, #16]
 8009f76:	9307      	str	r3, [sp, #28]
 8009f78:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009f7c:	931a      	str	r3, [sp, #104]	; 0x68
 8009f7e:	4654      	mov	r4, sl
 8009f80:	2205      	movs	r2, #5
 8009f82:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009f86:	4858      	ldr	r0, [pc, #352]	; (800a0e8 <_vfiprintf_r+0x24c>)
 8009f88:	f7f6 f932 	bl	80001f0 <memchr>
 8009f8c:	9a04      	ldr	r2, [sp, #16]
 8009f8e:	b9d8      	cbnz	r0, 8009fc8 <_vfiprintf_r+0x12c>
 8009f90:	06d1      	lsls	r1, r2, #27
 8009f92:	bf44      	itt	mi
 8009f94:	2320      	movmi	r3, #32
 8009f96:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009f9a:	0713      	lsls	r3, r2, #28
 8009f9c:	bf44      	itt	mi
 8009f9e:	232b      	movmi	r3, #43	; 0x2b
 8009fa0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009fa4:	f89a 3000 	ldrb.w	r3, [sl]
 8009fa8:	2b2a      	cmp	r3, #42	; 0x2a
 8009faa:	d015      	beq.n	8009fd8 <_vfiprintf_r+0x13c>
 8009fac:	9a07      	ldr	r2, [sp, #28]
 8009fae:	4654      	mov	r4, sl
 8009fb0:	2000      	movs	r0, #0
 8009fb2:	f04f 0c0a 	mov.w	ip, #10
 8009fb6:	4621      	mov	r1, r4
 8009fb8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009fbc:	3b30      	subs	r3, #48	; 0x30
 8009fbe:	2b09      	cmp	r3, #9
 8009fc0:	d94e      	bls.n	800a060 <_vfiprintf_r+0x1c4>
 8009fc2:	b1b0      	cbz	r0, 8009ff2 <_vfiprintf_r+0x156>
 8009fc4:	9207      	str	r2, [sp, #28]
 8009fc6:	e014      	b.n	8009ff2 <_vfiprintf_r+0x156>
 8009fc8:	eba0 0308 	sub.w	r3, r0, r8
 8009fcc:	fa09 f303 	lsl.w	r3, r9, r3
 8009fd0:	4313      	orrs	r3, r2
 8009fd2:	9304      	str	r3, [sp, #16]
 8009fd4:	46a2      	mov	sl, r4
 8009fd6:	e7d2      	b.n	8009f7e <_vfiprintf_r+0xe2>
 8009fd8:	9b03      	ldr	r3, [sp, #12]
 8009fda:	1d19      	adds	r1, r3, #4
 8009fdc:	681b      	ldr	r3, [r3, #0]
 8009fde:	9103      	str	r1, [sp, #12]
 8009fe0:	2b00      	cmp	r3, #0
 8009fe2:	bfbb      	ittet	lt
 8009fe4:	425b      	neglt	r3, r3
 8009fe6:	f042 0202 	orrlt.w	r2, r2, #2
 8009fea:	9307      	strge	r3, [sp, #28]
 8009fec:	9307      	strlt	r3, [sp, #28]
 8009fee:	bfb8      	it	lt
 8009ff0:	9204      	strlt	r2, [sp, #16]
 8009ff2:	7823      	ldrb	r3, [r4, #0]
 8009ff4:	2b2e      	cmp	r3, #46	; 0x2e
 8009ff6:	d10c      	bne.n	800a012 <_vfiprintf_r+0x176>
 8009ff8:	7863      	ldrb	r3, [r4, #1]
 8009ffa:	2b2a      	cmp	r3, #42	; 0x2a
 8009ffc:	d135      	bne.n	800a06a <_vfiprintf_r+0x1ce>
 8009ffe:	9b03      	ldr	r3, [sp, #12]
 800a000:	1d1a      	adds	r2, r3, #4
 800a002:	681b      	ldr	r3, [r3, #0]
 800a004:	9203      	str	r2, [sp, #12]
 800a006:	2b00      	cmp	r3, #0
 800a008:	bfb8      	it	lt
 800a00a:	f04f 33ff 	movlt.w	r3, #4294967295
 800a00e:	3402      	adds	r4, #2
 800a010:	9305      	str	r3, [sp, #20]
 800a012:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800a0f8 <_vfiprintf_r+0x25c>
 800a016:	7821      	ldrb	r1, [r4, #0]
 800a018:	2203      	movs	r2, #3
 800a01a:	4650      	mov	r0, sl
 800a01c:	f7f6 f8e8 	bl	80001f0 <memchr>
 800a020:	b140      	cbz	r0, 800a034 <_vfiprintf_r+0x198>
 800a022:	2340      	movs	r3, #64	; 0x40
 800a024:	eba0 000a 	sub.w	r0, r0, sl
 800a028:	fa03 f000 	lsl.w	r0, r3, r0
 800a02c:	9b04      	ldr	r3, [sp, #16]
 800a02e:	4303      	orrs	r3, r0
 800a030:	3401      	adds	r4, #1
 800a032:	9304      	str	r3, [sp, #16]
 800a034:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a038:	482c      	ldr	r0, [pc, #176]	; (800a0ec <_vfiprintf_r+0x250>)
 800a03a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a03e:	2206      	movs	r2, #6
 800a040:	f7f6 f8d6 	bl	80001f0 <memchr>
 800a044:	2800      	cmp	r0, #0
 800a046:	d03f      	beq.n	800a0c8 <_vfiprintf_r+0x22c>
 800a048:	4b29      	ldr	r3, [pc, #164]	; (800a0f0 <_vfiprintf_r+0x254>)
 800a04a:	bb1b      	cbnz	r3, 800a094 <_vfiprintf_r+0x1f8>
 800a04c:	9b03      	ldr	r3, [sp, #12]
 800a04e:	3307      	adds	r3, #7
 800a050:	f023 0307 	bic.w	r3, r3, #7
 800a054:	3308      	adds	r3, #8
 800a056:	9303      	str	r3, [sp, #12]
 800a058:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a05a:	443b      	add	r3, r7
 800a05c:	9309      	str	r3, [sp, #36]	; 0x24
 800a05e:	e767      	b.n	8009f30 <_vfiprintf_r+0x94>
 800a060:	fb0c 3202 	mla	r2, ip, r2, r3
 800a064:	460c      	mov	r4, r1
 800a066:	2001      	movs	r0, #1
 800a068:	e7a5      	b.n	8009fb6 <_vfiprintf_r+0x11a>
 800a06a:	2300      	movs	r3, #0
 800a06c:	3401      	adds	r4, #1
 800a06e:	9305      	str	r3, [sp, #20]
 800a070:	4619      	mov	r1, r3
 800a072:	f04f 0c0a 	mov.w	ip, #10
 800a076:	4620      	mov	r0, r4
 800a078:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a07c:	3a30      	subs	r2, #48	; 0x30
 800a07e:	2a09      	cmp	r2, #9
 800a080:	d903      	bls.n	800a08a <_vfiprintf_r+0x1ee>
 800a082:	2b00      	cmp	r3, #0
 800a084:	d0c5      	beq.n	800a012 <_vfiprintf_r+0x176>
 800a086:	9105      	str	r1, [sp, #20]
 800a088:	e7c3      	b.n	800a012 <_vfiprintf_r+0x176>
 800a08a:	fb0c 2101 	mla	r1, ip, r1, r2
 800a08e:	4604      	mov	r4, r0
 800a090:	2301      	movs	r3, #1
 800a092:	e7f0      	b.n	800a076 <_vfiprintf_r+0x1da>
 800a094:	ab03      	add	r3, sp, #12
 800a096:	9300      	str	r3, [sp, #0]
 800a098:	462a      	mov	r2, r5
 800a09a:	4b16      	ldr	r3, [pc, #88]	; (800a0f4 <_vfiprintf_r+0x258>)
 800a09c:	a904      	add	r1, sp, #16
 800a09e:	4630      	mov	r0, r6
 800a0a0:	f7fd fd30 	bl	8007b04 <_printf_float>
 800a0a4:	4607      	mov	r7, r0
 800a0a6:	1c78      	adds	r0, r7, #1
 800a0a8:	d1d6      	bne.n	800a058 <_vfiprintf_r+0x1bc>
 800a0aa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a0ac:	07d9      	lsls	r1, r3, #31
 800a0ae:	d405      	bmi.n	800a0bc <_vfiprintf_r+0x220>
 800a0b0:	89ab      	ldrh	r3, [r5, #12]
 800a0b2:	059a      	lsls	r2, r3, #22
 800a0b4:	d402      	bmi.n	800a0bc <_vfiprintf_r+0x220>
 800a0b6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a0b8:	f7fd fbba 	bl	8007830 <__retarget_lock_release_recursive>
 800a0bc:	89ab      	ldrh	r3, [r5, #12]
 800a0be:	065b      	lsls	r3, r3, #25
 800a0c0:	f53f af12 	bmi.w	8009ee8 <_vfiprintf_r+0x4c>
 800a0c4:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a0c6:	e711      	b.n	8009eec <_vfiprintf_r+0x50>
 800a0c8:	ab03      	add	r3, sp, #12
 800a0ca:	9300      	str	r3, [sp, #0]
 800a0cc:	462a      	mov	r2, r5
 800a0ce:	4b09      	ldr	r3, [pc, #36]	; (800a0f4 <_vfiprintf_r+0x258>)
 800a0d0:	a904      	add	r1, sp, #16
 800a0d2:	4630      	mov	r0, r6
 800a0d4:	f7fd ffba 	bl	800804c <_printf_i>
 800a0d8:	e7e4      	b.n	800a0a4 <_vfiprintf_r+0x208>
 800a0da:	bf00      	nop
 800a0dc:	0800a750 	.word	0x0800a750
 800a0e0:	0800a770 	.word	0x0800a770
 800a0e4:	0800a730 	.word	0x0800a730
 800a0e8:	0800a9bc 	.word	0x0800a9bc
 800a0ec:	0800a9c6 	.word	0x0800a9c6
 800a0f0:	08007b05 	.word	0x08007b05
 800a0f4:	08009e77 	.word	0x08009e77
 800a0f8:	0800a9c2 	.word	0x0800a9c2

0800a0fc <__swbuf_r>:
 800a0fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a0fe:	460e      	mov	r6, r1
 800a100:	4614      	mov	r4, r2
 800a102:	4605      	mov	r5, r0
 800a104:	b118      	cbz	r0, 800a10e <__swbuf_r+0x12>
 800a106:	6983      	ldr	r3, [r0, #24]
 800a108:	b90b      	cbnz	r3, 800a10e <__swbuf_r+0x12>
 800a10a:	f7fd facd 	bl	80076a8 <__sinit>
 800a10e:	4b21      	ldr	r3, [pc, #132]	; (800a194 <__swbuf_r+0x98>)
 800a110:	429c      	cmp	r4, r3
 800a112:	d12b      	bne.n	800a16c <__swbuf_r+0x70>
 800a114:	686c      	ldr	r4, [r5, #4]
 800a116:	69a3      	ldr	r3, [r4, #24]
 800a118:	60a3      	str	r3, [r4, #8]
 800a11a:	89a3      	ldrh	r3, [r4, #12]
 800a11c:	071a      	lsls	r2, r3, #28
 800a11e:	d52f      	bpl.n	800a180 <__swbuf_r+0x84>
 800a120:	6923      	ldr	r3, [r4, #16]
 800a122:	b36b      	cbz	r3, 800a180 <__swbuf_r+0x84>
 800a124:	6923      	ldr	r3, [r4, #16]
 800a126:	6820      	ldr	r0, [r4, #0]
 800a128:	1ac0      	subs	r0, r0, r3
 800a12a:	6963      	ldr	r3, [r4, #20]
 800a12c:	b2f6      	uxtb	r6, r6
 800a12e:	4283      	cmp	r3, r0
 800a130:	4637      	mov	r7, r6
 800a132:	dc04      	bgt.n	800a13e <__swbuf_r+0x42>
 800a134:	4621      	mov	r1, r4
 800a136:	4628      	mov	r0, r5
 800a138:	f7ff f8ac 	bl	8009294 <_fflush_r>
 800a13c:	bb30      	cbnz	r0, 800a18c <__swbuf_r+0x90>
 800a13e:	68a3      	ldr	r3, [r4, #8]
 800a140:	3b01      	subs	r3, #1
 800a142:	60a3      	str	r3, [r4, #8]
 800a144:	6823      	ldr	r3, [r4, #0]
 800a146:	1c5a      	adds	r2, r3, #1
 800a148:	6022      	str	r2, [r4, #0]
 800a14a:	701e      	strb	r6, [r3, #0]
 800a14c:	6963      	ldr	r3, [r4, #20]
 800a14e:	3001      	adds	r0, #1
 800a150:	4283      	cmp	r3, r0
 800a152:	d004      	beq.n	800a15e <__swbuf_r+0x62>
 800a154:	89a3      	ldrh	r3, [r4, #12]
 800a156:	07db      	lsls	r3, r3, #31
 800a158:	d506      	bpl.n	800a168 <__swbuf_r+0x6c>
 800a15a:	2e0a      	cmp	r6, #10
 800a15c:	d104      	bne.n	800a168 <__swbuf_r+0x6c>
 800a15e:	4621      	mov	r1, r4
 800a160:	4628      	mov	r0, r5
 800a162:	f7ff f897 	bl	8009294 <_fflush_r>
 800a166:	b988      	cbnz	r0, 800a18c <__swbuf_r+0x90>
 800a168:	4638      	mov	r0, r7
 800a16a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a16c:	4b0a      	ldr	r3, [pc, #40]	; (800a198 <__swbuf_r+0x9c>)
 800a16e:	429c      	cmp	r4, r3
 800a170:	d101      	bne.n	800a176 <__swbuf_r+0x7a>
 800a172:	68ac      	ldr	r4, [r5, #8]
 800a174:	e7cf      	b.n	800a116 <__swbuf_r+0x1a>
 800a176:	4b09      	ldr	r3, [pc, #36]	; (800a19c <__swbuf_r+0xa0>)
 800a178:	429c      	cmp	r4, r3
 800a17a:	bf08      	it	eq
 800a17c:	68ec      	ldreq	r4, [r5, #12]
 800a17e:	e7ca      	b.n	800a116 <__swbuf_r+0x1a>
 800a180:	4621      	mov	r1, r4
 800a182:	4628      	mov	r0, r5
 800a184:	f000 f81a 	bl	800a1bc <__swsetup_r>
 800a188:	2800      	cmp	r0, #0
 800a18a:	d0cb      	beq.n	800a124 <__swbuf_r+0x28>
 800a18c:	f04f 37ff 	mov.w	r7, #4294967295
 800a190:	e7ea      	b.n	800a168 <__swbuf_r+0x6c>
 800a192:	bf00      	nop
 800a194:	0800a750 	.word	0x0800a750
 800a198:	0800a770 	.word	0x0800a770
 800a19c:	0800a730 	.word	0x0800a730

0800a1a0 <__ascii_wctomb>:
 800a1a0:	b149      	cbz	r1, 800a1b6 <__ascii_wctomb+0x16>
 800a1a2:	2aff      	cmp	r2, #255	; 0xff
 800a1a4:	bf85      	ittet	hi
 800a1a6:	238a      	movhi	r3, #138	; 0x8a
 800a1a8:	6003      	strhi	r3, [r0, #0]
 800a1aa:	700a      	strbls	r2, [r1, #0]
 800a1ac:	f04f 30ff 	movhi.w	r0, #4294967295
 800a1b0:	bf98      	it	ls
 800a1b2:	2001      	movls	r0, #1
 800a1b4:	4770      	bx	lr
 800a1b6:	4608      	mov	r0, r1
 800a1b8:	4770      	bx	lr
	...

0800a1bc <__swsetup_r>:
 800a1bc:	4b32      	ldr	r3, [pc, #200]	; (800a288 <__swsetup_r+0xcc>)
 800a1be:	b570      	push	{r4, r5, r6, lr}
 800a1c0:	681d      	ldr	r5, [r3, #0]
 800a1c2:	4606      	mov	r6, r0
 800a1c4:	460c      	mov	r4, r1
 800a1c6:	b125      	cbz	r5, 800a1d2 <__swsetup_r+0x16>
 800a1c8:	69ab      	ldr	r3, [r5, #24]
 800a1ca:	b913      	cbnz	r3, 800a1d2 <__swsetup_r+0x16>
 800a1cc:	4628      	mov	r0, r5
 800a1ce:	f7fd fa6b 	bl	80076a8 <__sinit>
 800a1d2:	4b2e      	ldr	r3, [pc, #184]	; (800a28c <__swsetup_r+0xd0>)
 800a1d4:	429c      	cmp	r4, r3
 800a1d6:	d10f      	bne.n	800a1f8 <__swsetup_r+0x3c>
 800a1d8:	686c      	ldr	r4, [r5, #4]
 800a1da:	89a3      	ldrh	r3, [r4, #12]
 800a1dc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a1e0:	0719      	lsls	r1, r3, #28
 800a1e2:	d42c      	bmi.n	800a23e <__swsetup_r+0x82>
 800a1e4:	06dd      	lsls	r5, r3, #27
 800a1e6:	d411      	bmi.n	800a20c <__swsetup_r+0x50>
 800a1e8:	2309      	movs	r3, #9
 800a1ea:	6033      	str	r3, [r6, #0]
 800a1ec:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800a1f0:	81a3      	strh	r3, [r4, #12]
 800a1f2:	f04f 30ff 	mov.w	r0, #4294967295
 800a1f6:	e03e      	b.n	800a276 <__swsetup_r+0xba>
 800a1f8:	4b25      	ldr	r3, [pc, #148]	; (800a290 <__swsetup_r+0xd4>)
 800a1fa:	429c      	cmp	r4, r3
 800a1fc:	d101      	bne.n	800a202 <__swsetup_r+0x46>
 800a1fe:	68ac      	ldr	r4, [r5, #8]
 800a200:	e7eb      	b.n	800a1da <__swsetup_r+0x1e>
 800a202:	4b24      	ldr	r3, [pc, #144]	; (800a294 <__swsetup_r+0xd8>)
 800a204:	429c      	cmp	r4, r3
 800a206:	bf08      	it	eq
 800a208:	68ec      	ldreq	r4, [r5, #12]
 800a20a:	e7e6      	b.n	800a1da <__swsetup_r+0x1e>
 800a20c:	0758      	lsls	r0, r3, #29
 800a20e:	d512      	bpl.n	800a236 <__swsetup_r+0x7a>
 800a210:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a212:	b141      	cbz	r1, 800a226 <__swsetup_r+0x6a>
 800a214:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a218:	4299      	cmp	r1, r3
 800a21a:	d002      	beq.n	800a222 <__swsetup_r+0x66>
 800a21c:	4630      	mov	r0, r6
 800a21e:	f7fd fb27 	bl	8007870 <_free_r>
 800a222:	2300      	movs	r3, #0
 800a224:	6363      	str	r3, [r4, #52]	; 0x34
 800a226:	89a3      	ldrh	r3, [r4, #12]
 800a228:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a22c:	81a3      	strh	r3, [r4, #12]
 800a22e:	2300      	movs	r3, #0
 800a230:	6063      	str	r3, [r4, #4]
 800a232:	6923      	ldr	r3, [r4, #16]
 800a234:	6023      	str	r3, [r4, #0]
 800a236:	89a3      	ldrh	r3, [r4, #12]
 800a238:	f043 0308 	orr.w	r3, r3, #8
 800a23c:	81a3      	strh	r3, [r4, #12]
 800a23e:	6923      	ldr	r3, [r4, #16]
 800a240:	b94b      	cbnz	r3, 800a256 <__swsetup_r+0x9a>
 800a242:	89a3      	ldrh	r3, [r4, #12]
 800a244:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a248:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a24c:	d003      	beq.n	800a256 <__swsetup_r+0x9a>
 800a24e:	4621      	mov	r1, r4
 800a250:	4630      	mov	r0, r6
 800a252:	f000 f84d 	bl	800a2f0 <__smakebuf_r>
 800a256:	89a0      	ldrh	r0, [r4, #12]
 800a258:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a25c:	f010 0301 	ands.w	r3, r0, #1
 800a260:	d00a      	beq.n	800a278 <__swsetup_r+0xbc>
 800a262:	2300      	movs	r3, #0
 800a264:	60a3      	str	r3, [r4, #8]
 800a266:	6963      	ldr	r3, [r4, #20]
 800a268:	425b      	negs	r3, r3
 800a26a:	61a3      	str	r3, [r4, #24]
 800a26c:	6923      	ldr	r3, [r4, #16]
 800a26e:	b943      	cbnz	r3, 800a282 <__swsetup_r+0xc6>
 800a270:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800a274:	d1ba      	bne.n	800a1ec <__swsetup_r+0x30>
 800a276:	bd70      	pop	{r4, r5, r6, pc}
 800a278:	0781      	lsls	r1, r0, #30
 800a27a:	bf58      	it	pl
 800a27c:	6963      	ldrpl	r3, [r4, #20]
 800a27e:	60a3      	str	r3, [r4, #8]
 800a280:	e7f4      	b.n	800a26c <__swsetup_r+0xb0>
 800a282:	2000      	movs	r0, #0
 800a284:	e7f7      	b.n	800a276 <__swsetup_r+0xba>
 800a286:	bf00      	nop
 800a288:	20000010 	.word	0x20000010
 800a28c:	0800a750 	.word	0x0800a750
 800a290:	0800a770 	.word	0x0800a770
 800a294:	0800a730 	.word	0x0800a730

0800a298 <abort>:
 800a298:	b508      	push	{r3, lr}
 800a29a:	2006      	movs	r0, #6
 800a29c:	f000 f898 	bl	800a3d0 <raise>
 800a2a0:	2001      	movs	r0, #1
 800a2a2:	f7f7 fa23 	bl	80016ec <_exit>

0800a2a6 <__swhatbuf_r>:
 800a2a6:	b570      	push	{r4, r5, r6, lr}
 800a2a8:	460e      	mov	r6, r1
 800a2aa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a2ae:	2900      	cmp	r1, #0
 800a2b0:	b096      	sub	sp, #88	; 0x58
 800a2b2:	4614      	mov	r4, r2
 800a2b4:	461d      	mov	r5, r3
 800a2b6:	da07      	bge.n	800a2c8 <__swhatbuf_r+0x22>
 800a2b8:	2300      	movs	r3, #0
 800a2ba:	602b      	str	r3, [r5, #0]
 800a2bc:	89b3      	ldrh	r3, [r6, #12]
 800a2be:	061a      	lsls	r2, r3, #24
 800a2c0:	d410      	bmi.n	800a2e4 <__swhatbuf_r+0x3e>
 800a2c2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a2c6:	e00e      	b.n	800a2e6 <__swhatbuf_r+0x40>
 800a2c8:	466a      	mov	r2, sp
 800a2ca:	f000 f89d 	bl	800a408 <_fstat_r>
 800a2ce:	2800      	cmp	r0, #0
 800a2d0:	dbf2      	blt.n	800a2b8 <__swhatbuf_r+0x12>
 800a2d2:	9a01      	ldr	r2, [sp, #4]
 800a2d4:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800a2d8:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800a2dc:	425a      	negs	r2, r3
 800a2de:	415a      	adcs	r2, r3
 800a2e0:	602a      	str	r2, [r5, #0]
 800a2e2:	e7ee      	b.n	800a2c2 <__swhatbuf_r+0x1c>
 800a2e4:	2340      	movs	r3, #64	; 0x40
 800a2e6:	2000      	movs	r0, #0
 800a2e8:	6023      	str	r3, [r4, #0]
 800a2ea:	b016      	add	sp, #88	; 0x58
 800a2ec:	bd70      	pop	{r4, r5, r6, pc}
	...

0800a2f0 <__smakebuf_r>:
 800a2f0:	898b      	ldrh	r3, [r1, #12]
 800a2f2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a2f4:	079d      	lsls	r5, r3, #30
 800a2f6:	4606      	mov	r6, r0
 800a2f8:	460c      	mov	r4, r1
 800a2fa:	d507      	bpl.n	800a30c <__smakebuf_r+0x1c>
 800a2fc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a300:	6023      	str	r3, [r4, #0]
 800a302:	6123      	str	r3, [r4, #16]
 800a304:	2301      	movs	r3, #1
 800a306:	6163      	str	r3, [r4, #20]
 800a308:	b002      	add	sp, #8
 800a30a:	bd70      	pop	{r4, r5, r6, pc}
 800a30c:	ab01      	add	r3, sp, #4
 800a30e:	466a      	mov	r2, sp
 800a310:	f7ff ffc9 	bl	800a2a6 <__swhatbuf_r>
 800a314:	9900      	ldr	r1, [sp, #0]
 800a316:	4605      	mov	r5, r0
 800a318:	4630      	mov	r0, r6
 800a31a:	f7fd faf9 	bl	8007910 <_malloc_r>
 800a31e:	b948      	cbnz	r0, 800a334 <__smakebuf_r+0x44>
 800a320:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a324:	059a      	lsls	r2, r3, #22
 800a326:	d4ef      	bmi.n	800a308 <__smakebuf_r+0x18>
 800a328:	f023 0303 	bic.w	r3, r3, #3
 800a32c:	f043 0302 	orr.w	r3, r3, #2
 800a330:	81a3      	strh	r3, [r4, #12]
 800a332:	e7e3      	b.n	800a2fc <__smakebuf_r+0xc>
 800a334:	4b0d      	ldr	r3, [pc, #52]	; (800a36c <__smakebuf_r+0x7c>)
 800a336:	62b3      	str	r3, [r6, #40]	; 0x28
 800a338:	89a3      	ldrh	r3, [r4, #12]
 800a33a:	6020      	str	r0, [r4, #0]
 800a33c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a340:	81a3      	strh	r3, [r4, #12]
 800a342:	9b00      	ldr	r3, [sp, #0]
 800a344:	6163      	str	r3, [r4, #20]
 800a346:	9b01      	ldr	r3, [sp, #4]
 800a348:	6120      	str	r0, [r4, #16]
 800a34a:	b15b      	cbz	r3, 800a364 <__smakebuf_r+0x74>
 800a34c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a350:	4630      	mov	r0, r6
 800a352:	f000 f86b 	bl	800a42c <_isatty_r>
 800a356:	b128      	cbz	r0, 800a364 <__smakebuf_r+0x74>
 800a358:	89a3      	ldrh	r3, [r4, #12]
 800a35a:	f023 0303 	bic.w	r3, r3, #3
 800a35e:	f043 0301 	orr.w	r3, r3, #1
 800a362:	81a3      	strh	r3, [r4, #12]
 800a364:	89a0      	ldrh	r0, [r4, #12]
 800a366:	4305      	orrs	r5, r0
 800a368:	81a5      	strh	r5, [r4, #12]
 800a36a:	e7cd      	b.n	800a308 <__smakebuf_r+0x18>
 800a36c:	08007641 	.word	0x08007641

0800a370 <_malloc_usable_size_r>:
 800a370:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a374:	1f18      	subs	r0, r3, #4
 800a376:	2b00      	cmp	r3, #0
 800a378:	bfbc      	itt	lt
 800a37a:	580b      	ldrlt	r3, [r1, r0]
 800a37c:	18c0      	addlt	r0, r0, r3
 800a37e:	4770      	bx	lr

0800a380 <_raise_r>:
 800a380:	291f      	cmp	r1, #31
 800a382:	b538      	push	{r3, r4, r5, lr}
 800a384:	4604      	mov	r4, r0
 800a386:	460d      	mov	r5, r1
 800a388:	d904      	bls.n	800a394 <_raise_r+0x14>
 800a38a:	2316      	movs	r3, #22
 800a38c:	6003      	str	r3, [r0, #0]
 800a38e:	f04f 30ff 	mov.w	r0, #4294967295
 800a392:	bd38      	pop	{r3, r4, r5, pc}
 800a394:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800a396:	b112      	cbz	r2, 800a39e <_raise_r+0x1e>
 800a398:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a39c:	b94b      	cbnz	r3, 800a3b2 <_raise_r+0x32>
 800a39e:	4620      	mov	r0, r4
 800a3a0:	f000 f830 	bl	800a404 <_getpid_r>
 800a3a4:	462a      	mov	r2, r5
 800a3a6:	4601      	mov	r1, r0
 800a3a8:	4620      	mov	r0, r4
 800a3aa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a3ae:	f000 b817 	b.w	800a3e0 <_kill_r>
 800a3b2:	2b01      	cmp	r3, #1
 800a3b4:	d00a      	beq.n	800a3cc <_raise_r+0x4c>
 800a3b6:	1c59      	adds	r1, r3, #1
 800a3b8:	d103      	bne.n	800a3c2 <_raise_r+0x42>
 800a3ba:	2316      	movs	r3, #22
 800a3bc:	6003      	str	r3, [r0, #0]
 800a3be:	2001      	movs	r0, #1
 800a3c0:	e7e7      	b.n	800a392 <_raise_r+0x12>
 800a3c2:	2400      	movs	r4, #0
 800a3c4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800a3c8:	4628      	mov	r0, r5
 800a3ca:	4798      	blx	r3
 800a3cc:	2000      	movs	r0, #0
 800a3ce:	e7e0      	b.n	800a392 <_raise_r+0x12>

0800a3d0 <raise>:
 800a3d0:	4b02      	ldr	r3, [pc, #8]	; (800a3dc <raise+0xc>)
 800a3d2:	4601      	mov	r1, r0
 800a3d4:	6818      	ldr	r0, [r3, #0]
 800a3d6:	f7ff bfd3 	b.w	800a380 <_raise_r>
 800a3da:	bf00      	nop
 800a3dc:	20000010 	.word	0x20000010

0800a3e0 <_kill_r>:
 800a3e0:	b538      	push	{r3, r4, r5, lr}
 800a3e2:	4d07      	ldr	r5, [pc, #28]	; (800a400 <_kill_r+0x20>)
 800a3e4:	2300      	movs	r3, #0
 800a3e6:	4604      	mov	r4, r0
 800a3e8:	4608      	mov	r0, r1
 800a3ea:	4611      	mov	r1, r2
 800a3ec:	602b      	str	r3, [r5, #0]
 800a3ee:	f7f7 f96d 	bl	80016cc <_kill>
 800a3f2:	1c43      	adds	r3, r0, #1
 800a3f4:	d102      	bne.n	800a3fc <_kill_r+0x1c>
 800a3f6:	682b      	ldr	r3, [r5, #0]
 800a3f8:	b103      	cbz	r3, 800a3fc <_kill_r+0x1c>
 800a3fa:	6023      	str	r3, [r4, #0]
 800a3fc:	bd38      	pop	{r3, r4, r5, pc}
 800a3fe:	bf00      	nop
 800a400:	20002c74 	.word	0x20002c74

0800a404 <_getpid_r>:
 800a404:	f7f7 b95a 	b.w	80016bc <_getpid>

0800a408 <_fstat_r>:
 800a408:	b538      	push	{r3, r4, r5, lr}
 800a40a:	4d07      	ldr	r5, [pc, #28]	; (800a428 <_fstat_r+0x20>)
 800a40c:	2300      	movs	r3, #0
 800a40e:	4604      	mov	r4, r0
 800a410:	4608      	mov	r0, r1
 800a412:	4611      	mov	r1, r2
 800a414:	602b      	str	r3, [r5, #0]
 800a416:	f7f7 f9b8 	bl	800178a <_fstat>
 800a41a:	1c43      	adds	r3, r0, #1
 800a41c:	d102      	bne.n	800a424 <_fstat_r+0x1c>
 800a41e:	682b      	ldr	r3, [r5, #0]
 800a420:	b103      	cbz	r3, 800a424 <_fstat_r+0x1c>
 800a422:	6023      	str	r3, [r4, #0]
 800a424:	bd38      	pop	{r3, r4, r5, pc}
 800a426:	bf00      	nop
 800a428:	20002c74 	.word	0x20002c74

0800a42c <_isatty_r>:
 800a42c:	b538      	push	{r3, r4, r5, lr}
 800a42e:	4d06      	ldr	r5, [pc, #24]	; (800a448 <_isatty_r+0x1c>)
 800a430:	2300      	movs	r3, #0
 800a432:	4604      	mov	r4, r0
 800a434:	4608      	mov	r0, r1
 800a436:	602b      	str	r3, [r5, #0]
 800a438:	f7f7 f9b7 	bl	80017aa <_isatty>
 800a43c:	1c43      	adds	r3, r0, #1
 800a43e:	d102      	bne.n	800a446 <_isatty_r+0x1a>
 800a440:	682b      	ldr	r3, [r5, #0]
 800a442:	b103      	cbz	r3, 800a446 <_isatty_r+0x1a>
 800a444:	6023      	str	r3, [r4, #0]
 800a446:	bd38      	pop	{r3, r4, r5, pc}
 800a448:	20002c74 	.word	0x20002c74

0800a44c <_init>:
 800a44c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a44e:	bf00      	nop
 800a450:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a452:	bc08      	pop	{r3}
 800a454:	469e      	mov	lr, r3
 800a456:	4770      	bx	lr

0800a458 <_fini>:
 800a458:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a45a:	bf00      	nop
 800a45c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a45e:	bc08      	pop	{r3}
 800a460:	469e      	mov	lr, r3
 800a462:	4770      	bx	lr
