/* Generated by Yosys 0.33 (git sha1 2584903a060) */

(* top =  1  *)
(* src = "/home/lexo/Desktop/Practica/App/cello/library/verilogs/temp_84c1b5b5267f482c8a11221848be1778.v:1.1-5.14" *)
module TETR_LACI_AND_GATE(TetR, LacI, AND_OUT);
  wire _0_;
  wire _1_;
  (* src = "/home/lexo/Desktop/Practica/App/cello/library/verilogs/temp_84c1b5b5267f482c8a11221848be1778.v:1.73-1.80" *)
  output AND_OUT;
  wire AND_OUT;
  (* src = "/home/lexo/Desktop/Practica/App/cello/library/verilogs/temp_84c1b5b5267f482c8a11221848be1778.v:1.55-1.59" *)
  input LacI;
  wire LacI;
  (* src = "/home/lexo/Desktop/Practica/App/cello/library/verilogs/temp_84c1b5b5267f482c8a11221848be1778.v:1.38-1.42" *)
  input TetR;
  wire TetR;
  \$_NOT_  _2_ (
    .A(TetR),
    .Y(_0_)
  );
  \$_NOT_  _3_ (
    .A(LacI),
    .Y(_1_)
  );
  \$_NOR_  _4_ (
    .A(_0_),
    .B(_1_),
    .Y(AND_OUT)
  );
endmodule
