Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> 
Reading design: ppd_fec_scrambler_interleaver.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ppd_fec_scrambler_interleaver.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ppd_fec_scrambler_interleaver"
Output Format                      : NGC
Target Device                      : xc3s100e-5-cp132

---- Source Options
Top Module Name                    : ppd_fec_scrambler_interleaver
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/ise/SEC/TRANSMISOR_OFDM/ipcore_dir/ROM.vhd" in Library work.
Architecture rom_a of Entity rom is up to date.
Compiling vhdl file "/home/ise/SEC/TRANSMISOR_OFDM/div_frec.vhd" in Library work.
Architecture div_frec_arq of Entity div_frec is up to date.
Compiling vhdl file "/home/ise/SEC/TRANSMISOR_OFDM/PPDU.vhd" in Library work.
Architecture ppdu_arq of Entity ppdu is up to date.
Compiling vhdl file "/home/ise/SEC/TRANSMISOR_OFDM/fec.vhdl" in Library work.
Architecture fec_arq of Entity fec is up to date.
Compiling vhdl file "/home/ise/SEC/TRANSMISOR_OFDM/ipcore_dir/RAM_INTERLEAVER.vhd" in Library work.
Architecture ram_interleaver_a of Entity ram_interleaver is up to date.
Compiling vhdl file "/home/ise/SEC/TRANSMISOR_OFDM/PPDU_FEC.vhd" in Library work.
Architecture ppdu_fec_arq of Entity ppdu_fec is up to date.
Compiling vhdl file "/home/ise/SEC/TRANSMISOR_OFDM/scrambler.vhdl" in Library work.
Architecture arch of Entity scrambler is up to date.
Compiling vhdl file "/home/ise/SEC/TRANSMISOR_OFDM/PPDU_fec_scrambler.vhd" in Library work.
Architecture ppdu_fec_scrambler_arq of Entity ppdu_fec_scrambler is up to date.
Compiling vhdl file "/home/ise/SEC/TRANSMISOR_OFDM/interleaver.vhdl" in Library work.
WARNING:HDLParsers:3530 - Time stamp of file "/home/ise/SEC/TRANSMISOR_OFDM/interleaver.vhdl" is newer than current system time.
Entity <interleaver> compiled.
Entity <interleaver> (Architecture <arch>) compiled.
Compiling vhdl file "/home/ise/SEC/TRANSMISOR_OFDM/ppd_fec_scrambler_interleaver.vhd" in Library work.
WARNING:HDLParsers:3530 - Time stamp of file "/home/ise/SEC/TRANSMISOR_OFDM/ppd_fec_scrambler_interleaver.vhd" is newer than current system time.
Entity <ppd_fec_scrambler_interleaver> compiled.
Entity <ppd_fec_scrambler_interleaver> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <ppd_fec_scrambler_interleaver> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <PPDU_fec_scrambler> in library <work> (architecture <ppdu_fec_scrambler_arq>).

Analyzing hierarchy for entity <interleaver> in library <work> (architecture <arch>) with generics.
	n_columnas = 12
	n_filas = 7

Analyzing hierarchy for entity <PPDU_fec> in library <work> (architecture <ppdu_fec_arq>).

Analyzing hierarchy for entity <scrambler> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <PPDU> in library <work> (architecture <ppdu_arq>).

Analyzing hierarchy for entity <fec> in library <work> (architecture <fec_arq>).

Analyzing hierarchy for entity <div_frec> in library <work> (architecture <div_frec_arq>) with generics.
	MAX_CUENTA = 20


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ppd_fec_scrambler_interleaver> in library <work> (Architecture <behavioral>).
Entity <ppd_fec_scrambler_interleaver> analyzed. Unit <ppd_fec_scrambler_interleaver> generated.

Analyzing Entity <PPDU_fec_scrambler> in library <work> (Architecture <ppdu_fec_scrambler_arq>).
Entity <PPDU_fec_scrambler> analyzed. Unit <PPDU_fec_scrambler> generated.

Analyzing Entity <PPDU_fec> in library <work> (Architecture <ppdu_fec_arq>).
Entity <PPDU_fec> analyzed. Unit <PPDU_fec> generated.

Analyzing Entity <PPDU> in library <work> (Architecture <ppdu_arq>).
WARNING:Xst:2211 - "/home/ise/SEC/TRANSMISOR_OFDM/PPDU.vhd" line 94: Instantiating black box module <ROM>.
Entity <PPDU> analyzed. Unit <PPDU> generated.

Analyzing generic Entity <div_frec> in library <work> (Architecture <div_frec_arq>).
	MAX_CUENTA = 20
Entity <div_frec> analyzed. Unit <div_frec> generated.

Analyzing Entity <fec> in library <work> (Architecture <fec_arq>).
Entity <fec> analyzed. Unit <fec> generated.

Analyzing Entity <scrambler> in library <work> (Architecture <arch>).
Entity <scrambler> analyzed. Unit <scrambler> generated.

Analyzing generic Entity <interleaver> in library <work> (Architecture <arch>).
	n_columnas = 12
	n_filas = 7
WARNING:Xst:2211 - "/home/ise/SEC/TRANSMISOR_OFDM/interleaver.vhdl" line 88: Instantiating black box module <RAM_INTERLEAVER>.
Entity <interleaver> analyzed. Unit <interleaver> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <scrambler>.
    Related source file is "/home/ise/SEC/TRANSMISOR_OFDM/scrambler.vhdl".
    Found finite state machine <FSM_0> for signal <estado>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 8                                              |
    | Inputs             | 3                                              |
    | Outputs            | 6                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | reposo                                         |
    | Power Up State     | reposo                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <dout_val>.
    Found 2-bit register for signal <contador>.
    Found 2-bit adder for signal <contador$addsub0000> created at line 121.
    Found 2-bit 4-to-1 multiplexer for signal <contador$mux0000>.
    Found 1-bit xor2 for signal <p_registro$xor0000> created at line 113.
    Found 7-bit register for signal <registro>.
    Found 1-bit register for signal <salida_aux>.
    Found 1-bit xor2 for signal <salida_aux$xor0000> created at line 106.
    Found 1-bit xor2 for signal <salida_aux$xor0001> created at line 130.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  11 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 Multiplexer(s).
Unit <scrambler> synthesized.


Synthesizing Unit <fec>.
    Related source file is "/home/ise/SEC/TRANSMISOR_OFDM/fec.vhdl".
    Found finite state machine <FSM_1> for signal <estado>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | reposo                                         |
    | Power Up State     | reposo                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <dout_val>.
    Found 1-bit register for signal <o1_aux>.
    Found 1-bit xor3 for signal <o1_aux$xor0000> created at line 133.
    Found 1-bit xor3 for signal <o1_aux$xor0001> created at line 133.
    Found 1-bit register for signal <o2_aux>.
    Found 1-bit xor2 for signal <o2_aux$xor0000> created at line 134.
    Found 7-bit register for signal <registro>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  10 D-type flip-flop(s).
	inferred   2 Xor(s).
Unit <fec> synthesized.


Synthesizing Unit <div_frec>.
    Related source file is "/home/ise/SEC/TRANSMISOR_OFDM/div_frec.vhd".
    Found 1-bit register for signal <sat>.
    Found 16-bit register for signal <cuenta>.
    Found 16-bit adder for signal <p_cuenta$addsub0000> created at line 76.
    Summary:
	inferred  17 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <div_frec> synthesized.


Synthesizing Unit <interleaver>.
    Related source file is "/home/ise/SEC/TRANSMISOR_OFDM/interleaver.vhdl".
    Found finite state machine <FSM_2> for signal <estado>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 7                                              |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | reposo                                         |
    | Power Up State     | reposo                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <Ready>.
    Found 4-bit register for signal <cuenta_columnas>.
    Found 4-bit adder for signal <cuenta_columnas$addsub0000> created at line 174.
    Found 3-bit register for signal <cuenta_filas>.
    Found 3-bit adder for signal <cuenta_filas$addsub0000> created at line 166.
    Found 9-bit register for signal <dir>.
    Found 9-bit adder for signal <dir$share0000> created at line 165.
    Found 1-bit register for signal <entrada_ram<0>>.
    Found 3-bit comparator less for signal <estado$cmp_lt0000> created at line 165.
    Found 1-bit register for signal <write_enable<0>>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  19 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <interleaver> synthesized.


Synthesizing Unit <PPDU>.
    Related source file is "/home/ise/SEC/TRANSMISOR_OFDM/PPDU.vhd".
    Found finite state machine <FSM_3> for signal <estado>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 8                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | reposo                                         |
    | Power Up State     | reposo                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4x4-bit ROM for signal <modulacion$rom0000>.
    Found 1-bit register for signal <fin_tx>.
    Found 1-bit register for signal <data_valido>.
    Found 8-bit adder for signal <$add0000> created at line 225.
    Found 8-bit adder for signal <$add0001> created at line 226.
    Found 8-bit adder for signal <$add0002> created at line 227.
    Found 8-bit subtractor for signal <$sub0000> created at line 201.
    Found 7-bit up counter for signal <addra>.
    Found 3-bit up counter for signal <cuenta>.
    Found 1-bit register for signal <data_aux>.
    Found 1-bit register for signal <flag>.
    Found 8-bit register for signal <n_ceros>.
    Found 8-bit comparator less for signal <n_ceros_7$cmp_lt0000> created at line 223.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 ROM(s).
	inferred   2 Counter(s).
	inferred  12 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <PPDU> synthesized.


Synthesizing Unit <PPDU_fec>.
    Related source file is "/home/ise/SEC/TRANSMISOR_OFDM/PPDU_FEC.vhd".
Unit <PPDU_fec> synthesized.


Synthesizing Unit <PPDU_fec_scrambler>.
    Related source file is "/home/ise/SEC/TRANSMISOR_OFDM/PPDU_fec_scrambler.vhd".
Unit <PPDU_fec_scrambler> synthesized.


Synthesizing Unit <ppd_fec_scrambler_interleaver>.
    Related source file is "/home/ise/SEC/TRANSMISOR_OFDM/ppd_fec_scrambler_interleaver.vhd".
Unit <ppd_fec_scrambler_interleaver> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 4x4-bit ROM                                           : 1
# Adders/Subtractors                                   : 9
 16-bit adder                                          : 1
 2-bit adder                                           : 1
 3-bit adder                                           : 1
 4-bit adder                                           : 1
 8-bit adder                                           : 3
 8-bit subtractor                                      : 1
 9-bit adder                                           : 1
# Counters                                             : 2
 3-bit up counter                                      : 1
 7-bit up counter                                      : 1
# Registers                                            : 28
 1-bit register                                        : 21
 16-bit register                                       : 1
 2-bit register                                        : 1
 3-bit register                                        : 1
 4-bit register                                        : 1
 7-bit register                                        : 2
 9-bit register                                        : 1
# Comparators                                          : 2
 3-bit comparator less                                 : 1
 8-bit comparator less                                 : 1
# Multiplexers                                         : 1
 2-bit 4-to-1 multiplexer                              : 1
# Xors                                                 : 6
 1-bit xor2                                            : 4
 1-bit xor3                                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <Inst_PPDU_fec_scrambler/Inst_PPDU_fec/Inst_PPDU/estado/FSM> on signal <estado[1:6]> with one-hot encoding.
------------------------------
 State            | Encoding
------------------------------
 reposo           | 000001
 reset_ceros      | 000100
 cuenta_ceros     | 010000
 tx_ceros_rellena | 100000
 tx_ceros_decide  | 000010
 tx               | 001000
------------------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <Inst_interleaver/estado/FSM> on signal <estado[1:2]> with gray encoding.
-----------------------
 State     | Encoding
-----------------------
 reposo    | 00
 desordena | 11
 escribe   | 01
 transmite | 10
-----------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <Inst_PPDU_fec_scrambler/Inst_PPDU_fec/Inst_fec/estado/FSM> on signal <estado[1:2]> with user encoding.
----------------------
 State    | Encoding
----------------------
 reposo   | 00
 desplaza | 01
 tx       | 10
----------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <Inst_PPDU_fec_scrambler/Inst_scrambler/estado/FSM> on signal <estado[1:3]> with sequential encoding.
-------------------------
 State       | Encoding
-------------------------
 reposo      | 000
 desplaza_o1 | 010
 tx_o1       | 001
 desplaza_o2 | 100
 tx_o2       | 011
-------------------------
Reading core <ipcore_dir/RAM_INTERLEAVER.ngc>.
Reading core <ipcore_dir/ROM.ngc>.
Loading core <RAM_INTERLEAVER> for timing and area information for instance <MI_Ram_Interleaver>.
Loading core <ROM> for timing and area information for instance <ROM1>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 4
# ROMs                                                 : 1
 4x4-bit ROM                                           : 1
# Adders/Subtractors                                   : 9
 16-bit adder                                          : 1
 2-bit adder                                           : 1
 3-bit adder                                           : 1
 4-bit adder                                           : 1
 8-bit adder                                           : 3
 8-bit subtractor                                      : 1
 9-bit adder                                           : 1
# Counters                                             : 2
 3-bit up counter                                      : 1
 7-bit up counter                                      : 1
# Registers                                            : 69
 Flip-Flops                                            : 69
# Comparators                                          : 2
 3-bit comparator less                                 : 1
 8-bit comparator less                                 : 1
# Xors                                                 : 6
 1-bit xor2                                            : 4
 1-bit xor3                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ppd_fec_scrambler_interleaver> ...

Optimizing unit <scrambler> ...

Optimizing unit <fec> ...

Optimizing unit <div_frec> ...

Optimizing unit <interleaver> ...

Optimizing unit <PPDU> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ppd_fec_scrambler_interleaver, actual ratio is 12.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 92
 Flip-Flops                                            : 92

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : ppd_fec_scrambler_interleaver.ngr
Top Level Output File Name         : ppd_fec_scrambler_interleaver
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 24

Cell Usage :
# BELS                             : 280
#      GND                         : 3
#      INV                         : 5
#      LUT1                        : 15
#      LUT2                        : 34
#      LUT2_D                      : 3
#      LUT2_L                      : 2
#      LUT3                        : 39
#      LUT3_D                      : 3
#      LUT3_L                      : 8
#      LUT4                        : 85
#      LUT4_D                      : 12
#      LUT4_L                      : 11
#      MULT_AND                    : 3
#      MUXCY                       : 23
#      MUXF5                       : 6
#      VCC                         : 3
#      XORCY                       : 25
# FlipFlops/Latches                : 100
#      FDC                         : 52
#      FDCE                        : 23
#      FDCP                        : 8
#      FDE                         : 1
#      FDP                         : 8
#      FDRE                        : 8
# RAMS                             : 2
#      RAMB16_S36_S36              : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 23
#      IBUF                        : 12
#      OBUF                        : 11
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-5 

 Number of Slices:                      119  out of    960    12%  
 Number of Slice Flip Flops:            100  out of   1920     5%  
 Number of 4 input LUTs:                217  out of   1920    11%  
 Number of IOs:                          24
 Number of bonded IOBs:                  24  out of     83    28%  
 Number of BRAMs:                         2  out of      4    50%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 102   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+-------+
Control Signal                                                                                                                         | Buffer(FF name)                                                | Load  |
---------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+-------+
reset                                                                                                                                  | IBUF                                                           | 83    |
Inst_PPDU_fec_scrambler/Inst_PPDU_fec/Inst_PPDU/n_ceros_3_and0000(Inst_PPDU_fec_scrambler/Inst_PPDU_fec/Inst_PPDU/n_ceros_3_and00001:O)| NONE(Inst_PPDU_fec_scrambler/Inst_PPDU_fec/Inst_PPDU/n_ceros_0)| 4     |
Inst_PPDU_fec_scrambler/Inst_PPDU_fec/Inst_PPDU/n_ceros_3_and0001(Inst_PPDU_fec_scrambler/Inst_PPDU_fec/Inst_PPDU/n_ceros_3_and00011:O)| NONE(Inst_PPDU_fec_scrambler/Inst_PPDU_fec/Inst_PPDU/n_ceros_0)| 4     |
Inst_PPDU_fec_scrambler/Inst_PPDU_fec/Inst_PPDU/n_ceros_6_and0000(Inst_PPDU_fec_scrambler/Inst_PPDU_fec/Inst_PPDU/n_ceros_6_and00001:O)| NONE(Inst_PPDU_fec_scrambler/Inst_PPDU_fec/Inst_PPDU/n_ceros_4)| 2     |
Inst_PPDU_fec_scrambler/Inst_PPDU_fec/Inst_PPDU/n_ceros_6_and0001(Inst_PPDU_fec_scrambler/Inst_PPDU_fec/Inst_PPDU/n_ceros_6_and00011:O)| NONE(Inst_PPDU_fec_scrambler/Inst_PPDU_fec/Inst_PPDU/n_ceros_4)| 2     |
Inst_PPDU_fec_scrambler/Inst_PPDU_fec/Inst_PPDU/n_ceros_5_and0000(Inst_PPDU_fec_scrambler/Inst_PPDU_fec/Inst_PPDU/n_ceros_5_and00001:O)| NONE(Inst_PPDU_fec_scrambler/Inst_PPDU_fec/Inst_PPDU/n_ceros_5)| 1     |
Inst_PPDU_fec_scrambler/Inst_PPDU_fec/Inst_PPDU/n_ceros_5_and0001(Inst_PPDU_fec_scrambler/Inst_PPDU_fec/Inst_PPDU/n_ceros_5_and00011:O)| NONE(Inst_PPDU_fec_scrambler/Inst_PPDU_fec/Inst_PPDU/n_ceros_5)| 1     |
Inst_PPDU_fec_scrambler/Inst_PPDU_fec/Inst_PPDU/n_ceros_7_and0000(Inst_PPDU_fec_scrambler/Inst_PPDU_fec/Inst_PPDU/n_ceros_7_and00001:O)| NONE(Inst_PPDU_fec_scrambler/Inst_PPDU_fec/Inst_PPDU/n_ceros_7)| 1     |
Inst_PPDU_fec_scrambler/Inst_PPDU_fec/Inst_PPDU/n_ceros_7_and0001(Inst_PPDU_fec_scrambler/Inst_PPDU_fec/Inst_PPDU/n_ceros_7_and00011:O)| NONE(Inst_PPDU_fec_scrambler/Inst_PPDU_fec/Inst_PPDU/n_ceros_7)| 1     |
---------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 6.466ns (Maximum Frequency: 154.647MHz)
   Minimum input arrival time before clock: 6.224ns
   Maximum output required time after clock: 5.962ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.466ns (frequency: 154.647MHz)
  Total number of paths / destination ports: 1834 / 147
-------------------------------------------------------------------------
Delay:               6.466ns (Levels of Logic = 11)
  Source:            Inst_interleaver/cuenta_filas_1 (FF)
  Destination:       Inst_interleaver/dir_8 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: Inst_interleaver/cuenta_filas_1 to Inst_interleaver/dir_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             8   0.514   0.795  Inst_interleaver/cuenta_filas_1 (Inst_interleaver/cuenta_filas_1)
     LUT3:I0->O           16   0.612   0.879  Inst_interleaver/estado_cmp_lt00001 (Inst_interleaver/estado_cmp_lt0000)
     MULT_AND:I0->LO       0   0.645   0.000  Inst_interleaver/dir_mux0001<1>_mand (Inst_interleaver/dir_mux0001<1>_mand1)
     MUXCY:DI->O           1   0.773   0.000  Inst_interleaver/Madd_dir_share0000_cy<1> (Inst_interleaver/Madd_dir_share0000_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Inst_interleaver/Madd_dir_share0000_cy<2> (Inst_interleaver/Madd_dir_share0000_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Inst_interleaver/Madd_dir_share0000_cy<3> (Inst_interleaver/Madd_dir_share0000_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Inst_interleaver/Madd_dir_share0000_cy<4> (Inst_interleaver/Madd_dir_share0000_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Inst_interleaver/Madd_dir_share0000_cy<5> (Inst_interleaver/Madd_dir_share0000_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Inst_interleaver/Madd_dir_share0000_cy<6> (Inst_interleaver/Madd_dir_share0000_cy<6>)
     MUXCY:CI->O           0   0.051   0.000  Inst_interleaver/Madd_dir_share0000_cy<7> (Inst_interleaver/Madd_dir_share0000_cy<7>)
     XORCY:CI->O           1   0.699   0.360  Inst_interleaver/Madd_dir_share0000_xor<8> (Inst_interleaver/dir_share0000<8>)
     LUT4:I3->O            1   0.612   0.000  Inst_interleaver/dir_mux0000<8>1 (Inst_interleaver/dir_mux0000<8>)
     FDC:D                     0.268          Inst_interleaver/dir_8
    ----------------------------------------
    Total                      6.466ns (4.432ns logic, 2.034ns route)
                                       (68.5% logic, 31.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 34 / 19
-------------------------------------------------------------------------
Offset:              6.224ns (Levels of Logic = 6)
  Source:            modulacion<0> (PAD)
  Destination:       Inst_PPDU_fec_scrambler/Inst_PPDU_fec/Inst_PPDU/n_ceros_0 (FF)
  Destination Clock: clk rising

  Data Path: modulacion<0> to Inst_PPDU_fec_scrambler/Inst_PPDU_fec/Inst_PPDU/n_ceros_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            13   1.106   0.988  modulacion_0_IBUF (modulacion_0_IBUF)
     LUT4_D:I0->LO         1   0.612   0.103  Inst_PPDU_fec_scrambler/Inst_PPDU_fec/Inst_PPDU/n_ceros_3_mux00003_SW0 (N90)
     LUT4:I3->O            4   0.612   0.502  Inst_PPDU_fec_scrambler/Inst_PPDU_fec/Inst_PPDU/n_ceros_3_mux00003 (Inst_PPDU_fec_scrambler/Inst_PPDU_fec/Inst_PPDU/N22)
     LUT4:I3->O            2   0.612   0.532  Inst_PPDU_fec_scrambler/Inst_PPDU_fec/Inst_PPDU/n_ceros_0_mux0000_SW0 (N27)
     LUT3:I0->O            1   0.612   0.000  Inst_PPDU_fec_scrambler/Inst_PPDU_fec/Inst_PPDU/n_ceros_0_mux0000_G (N85)
     MUXF5:I1->O           1   0.278   0.000  Inst_PPDU_fec_scrambler/Inst_PPDU_fec/Inst_PPDU/n_ceros_0_mux0000 (Inst_PPDU_fec_scrambler/Inst_PPDU_fec/Inst_PPDU/n_ceros_0_mux0000)
     FDCP:D                    0.268          Inst_PPDU_fec_scrambler/Inst_PPDU_fec/Inst_PPDU/n_ceros_0
    ----------------------------------------
    Total                      6.224ns (4.100ns logic, 2.124ns route)
                                       (65.9% logic, 34.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              5.962ns (Levels of Logic = 2)
  Source:            Inst_interleaver/MI_Ram_Interleaver/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp36x36.ram (RAM)
  Destination:       dout<0> (PAD)
  Source Clock:      clk rising

  Data Path: Inst_interleaver/MI_Ram_Interleaver/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp36x36.ram to dout<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16_S36_S36:CLKB->DOB0    1   2.436   0.357  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp36x36.ram (doutb<0>)
     end scope: 'Inst_interleaver/MI_Ram_Interleaver'
     OBUF:I->O                 3.169          dout_0_OBUF (dout<0>)
    ----------------------------------------
    Total                      5.962ns (5.605ns logic, 0.357ns route)
                                       (94.0% logic, 6.0% route)

=========================================================================


Total REAL time to Xst completion: 26.00 secs
Total CPU time to Xst completion: 24.60 secs
 
--> 


Total memory usage is 531340 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    1 (   0 filtered)

