Loading plugins phase: Elapsed time ==> 0s.585ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\Ludovic\Documents\PSoC Creator\CY8CKIT-050\BE_Systemes_Embarques.cydsn\BE_Systemes_Embarques.cyprj -d CY8C5868AXI-LP035 -s C:\Users\Ludovic\Documents\PSoC Creator\CY8CKIT-050\BE_Systemes_Embarques.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: pft.M0074: information: A (re)build is required to use the analog device editor. Unable to load the necessary information from the cyfit file. Partial/wrong data will be displayed until this has been resolved.
 * C:\Users\Ludovic\Documents\PSoC Creator\CY8CKIT-050\BE_Systemes_Embarques.cydsn\BE_Systemes_Embarques.cydwr ()

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 9s.086ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.101ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  BE_Systemes_Embarques.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Ludovic\Documents\PSoC Creator\CY8CKIT-050\BE_Systemes_Embarques.cydsn\BE_Systemes_Embarques.cyprj -dcpsoc3 BE_Systemes_Embarques.v -verilog
======================================================================

======================================================================
Compiling:  BE_Systemes_Embarques.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Ludovic\Documents\PSoC Creator\CY8CKIT-050\BE_Systemes_Embarques.cydsn\BE_Systemes_Embarques.cyprj -dcpsoc3 BE_Systemes_Embarques.v -verilog
======================================================================

======================================================================
Compiling:  BE_Systemes_Embarques.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Ludovic\Documents\PSoC Creator\CY8CKIT-050\BE_Systemes_Embarques.cydsn\BE_Systemes_Embarques.cyprj -dcpsoc3 -verilog BE_Systemes_Embarques.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Sat Jan 28 17:50:33 2017


======================================================================
Compiling:  BE_Systemes_Embarques.v
Program  :   vpp
Options  :    -yv2 -q10 BE_Systemes_Embarques.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Sat Jan 28 17:50:33 2017

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_tff_v1_0\cy_tff_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_srff_v1_0\cy_srff_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'BE_Systemes_Embarques.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  BE_Systemes_Embarques.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Ludovic\Documents\PSoC Creator\CY8CKIT-050\BE_Systemes_Embarques.cydsn\BE_Systemes_Embarques.cyprj -dcpsoc3 -verilog BE_Systemes_Embarques.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Sat Jan 28 17:50:33 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Ludovic\Documents\PSoC Creator\CY8CKIT-050\BE_Systemes_Embarques.cydsn\codegentemp\BE_Systemes_Embarques.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\Ludovic\Documents\PSoC Creator\CY8CKIT-050\BE_Systemes_Embarques.cydsn\codegentemp\BE_Systemes_Embarques.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_tff_v1_0\cy_tff_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_srff_v1_0\cy_srff_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  BE_Systemes_Embarques.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Ludovic\Documents\PSoC Creator\CY8CKIT-050\BE_Systemes_Embarques.cydsn\BE_Systemes_Embarques.cyprj -dcpsoc3 -verilog BE_Systemes_Embarques.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Sat Jan 28 17:50:36 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Ludovic\Documents\PSoC Creator\CY8CKIT-050\BE_Systemes_Embarques.cydsn\codegentemp\BE_Systemes_Embarques.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\Ludovic\Documents\PSoC Creator\CY8CKIT-050\BE_Systemes_Embarques.cydsn\codegentemp\BE_Systemes_Embarques.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_tff_v1_0\cy_tff_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_srff_v1_0\cy_srff_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\Out_MAX232:PWMUDB:km_run\
	\Out_MAX232:PWMUDB:ctrl_enable\
	\Out_MAX232:PWMUDB:control_7\
	\Out_MAX232:PWMUDB:control_6\
	\Out_MAX232:PWMUDB:control_5\
	\Out_MAX232:PWMUDB:control_4\
	\Out_MAX232:PWMUDB:control_3\
	\Out_MAX232:PWMUDB:control_2\
	\Out_MAX232:PWMUDB:control_1\
	\Out_MAX232:PWMUDB:control_0\
	\Out_MAX232:PWMUDB:ctrl_cmpmode2_2\
	\Out_MAX232:PWMUDB:ctrl_cmpmode2_1\
	\Out_MAX232:PWMUDB:ctrl_cmpmode2_0\
	\Out_MAX232:PWMUDB:ctrl_cmpmode1_2\
	\Out_MAX232:PWMUDB:ctrl_cmpmode1_1\
	\Out_MAX232:PWMUDB:ctrl_cmpmode1_0\
	\Out_MAX232:PWMUDB:capt_rising\
	\Out_MAX232:PWMUDB:capt_falling\
	\Out_MAX232:PWMUDB:trig_rise\
	\Out_MAX232:PWMUDB:trig_fall\
	\Out_MAX232:PWMUDB:sc_kill\
	\Out_MAX232:PWMUDB:min_kill\
	\Out_MAX232:PWMUDB:km_tc\
	\Out_MAX232:PWMUDB:db_tc\
	\Out_MAX232:PWMUDB:dith_sel\
	\Out_MAX232:Net_101\
	\Out_MAX232:Net_96\
	\Out_MAX232:PWMUDB:MODULE_1:b_31\
	\Out_MAX232:PWMUDB:MODULE_1:b_30\
	\Out_MAX232:PWMUDB:MODULE_1:b_29\
	\Out_MAX232:PWMUDB:MODULE_1:b_28\
	\Out_MAX232:PWMUDB:MODULE_1:b_27\
	\Out_MAX232:PWMUDB:MODULE_1:b_26\
	\Out_MAX232:PWMUDB:MODULE_1:b_25\
	\Out_MAX232:PWMUDB:MODULE_1:b_24\
	\Out_MAX232:PWMUDB:MODULE_1:b_23\
	\Out_MAX232:PWMUDB:MODULE_1:b_22\
	\Out_MAX232:PWMUDB:MODULE_1:b_21\
	\Out_MAX232:PWMUDB:MODULE_1:b_20\
	\Out_MAX232:PWMUDB:MODULE_1:b_19\
	\Out_MAX232:PWMUDB:MODULE_1:b_18\
	\Out_MAX232:PWMUDB:MODULE_1:b_17\
	\Out_MAX232:PWMUDB:MODULE_1:b_16\
	\Out_MAX232:PWMUDB:MODULE_1:b_15\
	\Out_MAX232:PWMUDB:MODULE_1:b_14\
	\Out_MAX232:PWMUDB:MODULE_1:b_13\
	\Out_MAX232:PWMUDB:MODULE_1:b_12\
	\Out_MAX232:PWMUDB:MODULE_1:b_11\
	\Out_MAX232:PWMUDB:MODULE_1:b_10\
	\Out_MAX232:PWMUDB:MODULE_1:b_9\
	\Out_MAX232:PWMUDB:MODULE_1:b_8\
	\Out_MAX232:PWMUDB:MODULE_1:b_7\
	\Out_MAX232:PWMUDB:MODULE_1:b_6\
	\Out_MAX232:PWMUDB:MODULE_1:b_5\
	\Out_MAX232:PWMUDB:MODULE_1:b_4\
	\Out_MAX232:PWMUDB:MODULE_1:b_3\
	\Out_MAX232:PWMUDB:MODULE_1:b_2\
	\Out_MAX232:PWMUDB:MODULE_1:b_1\
	\Out_MAX232:PWMUDB:MODULE_1:b_0\
	\Out_MAX232:PWMUDB:MODULE_1:g2:a0:a_31\
	\Out_MAX232:PWMUDB:MODULE_1:g2:a0:a_30\
	\Out_MAX232:PWMUDB:MODULE_1:g2:a0:a_29\
	\Out_MAX232:PWMUDB:MODULE_1:g2:a0:a_28\
	\Out_MAX232:PWMUDB:MODULE_1:g2:a0:a_27\
	\Out_MAX232:PWMUDB:MODULE_1:g2:a0:a_26\
	\Out_MAX232:PWMUDB:MODULE_1:g2:a0:a_25\
	\Out_MAX232:PWMUDB:MODULE_1:g2:a0:a_24\
	\Out_MAX232:PWMUDB:MODULE_1:g2:a0:b_31\
	\Out_MAX232:PWMUDB:MODULE_1:g2:a0:b_30\
	\Out_MAX232:PWMUDB:MODULE_1:g2:a0:b_29\
	\Out_MAX232:PWMUDB:MODULE_1:g2:a0:b_28\
	\Out_MAX232:PWMUDB:MODULE_1:g2:a0:b_27\
	\Out_MAX232:PWMUDB:MODULE_1:g2:a0:b_26\
	\Out_MAX232:PWMUDB:MODULE_1:g2:a0:b_25\
	\Out_MAX232:PWMUDB:MODULE_1:g2:a0:b_24\
	\Out_MAX232:PWMUDB:MODULE_1:g2:a0:b_23\
	\Out_MAX232:PWMUDB:MODULE_1:g2:a0:b_22\
	\Out_MAX232:PWMUDB:MODULE_1:g2:a0:b_21\
	\Out_MAX232:PWMUDB:MODULE_1:g2:a0:b_20\
	\Out_MAX232:PWMUDB:MODULE_1:g2:a0:b_19\
	\Out_MAX232:PWMUDB:MODULE_1:g2:a0:b_18\
	\Out_MAX232:PWMUDB:MODULE_1:g2:a0:b_17\
	\Out_MAX232:PWMUDB:MODULE_1:g2:a0:b_16\
	\Out_MAX232:PWMUDB:MODULE_1:g2:a0:b_15\
	\Out_MAX232:PWMUDB:MODULE_1:g2:a0:b_14\
	\Out_MAX232:PWMUDB:MODULE_1:g2:a0:b_13\
	\Out_MAX232:PWMUDB:MODULE_1:g2:a0:b_12\
	\Out_MAX232:PWMUDB:MODULE_1:g2:a0:b_11\
	\Out_MAX232:PWMUDB:MODULE_1:g2:a0:b_10\
	\Out_MAX232:PWMUDB:MODULE_1:g2:a0:b_9\
	\Out_MAX232:PWMUDB:MODULE_1:g2:a0:b_8\
	\Out_MAX232:PWMUDB:MODULE_1:g2:a0:b_7\
	\Out_MAX232:PWMUDB:MODULE_1:g2:a0:b_6\
	\Out_MAX232:PWMUDB:MODULE_1:g2:a0:b_5\
	\Out_MAX232:PWMUDB:MODULE_1:g2:a0:b_4\
	\Out_MAX232:PWMUDB:MODULE_1:g2:a0:b_3\
	\Out_MAX232:PWMUDB:MODULE_1:g2:a0:b_2\
	\Out_MAX232:PWMUDB:MODULE_1:g2:a0:b_1\
	\Out_MAX232:PWMUDB:MODULE_1:g2:a0:b_0\
	\Out_MAX232:PWMUDB:MODULE_1:g2:a0:s_31\
	\Out_MAX232:PWMUDB:MODULE_1:g2:a0:s_30\
	\Out_MAX232:PWMUDB:MODULE_1:g2:a0:s_29\
	\Out_MAX232:PWMUDB:MODULE_1:g2:a0:s_28\
	\Out_MAX232:PWMUDB:MODULE_1:g2:a0:s_27\
	\Out_MAX232:PWMUDB:MODULE_1:g2:a0:s_26\
	\Out_MAX232:PWMUDB:MODULE_1:g2:a0:s_25\
	\Out_MAX232:PWMUDB:MODULE_1:g2:a0:s_24\
	\Out_MAX232:PWMUDB:MODULE_1:g2:a0:s_23\
	\Out_MAX232:PWMUDB:MODULE_1:g2:a0:s_22\
	\Out_MAX232:PWMUDB:MODULE_1:g2:a0:s_21\
	\Out_MAX232:PWMUDB:MODULE_1:g2:a0:s_20\
	\Out_MAX232:PWMUDB:MODULE_1:g2:a0:s_19\
	\Out_MAX232:PWMUDB:MODULE_1:g2:a0:s_18\
	\Out_MAX232:PWMUDB:MODULE_1:g2:a0:s_17\
	\Out_MAX232:PWMUDB:MODULE_1:g2:a0:s_16\
	\Out_MAX232:PWMUDB:MODULE_1:g2:a0:s_15\
	\Out_MAX232:PWMUDB:MODULE_1:g2:a0:s_14\
	\Out_MAX232:PWMUDB:MODULE_1:g2:a0:s_13\
	\Out_MAX232:PWMUDB:MODULE_1:g2:a0:s_12\
	\Out_MAX232:PWMUDB:MODULE_1:g2:a0:s_11\
	\Out_MAX232:PWMUDB:MODULE_1:g2:a0:s_10\
	\Out_MAX232:PWMUDB:MODULE_1:g2:a0:s_9\
	\Out_MAX232:PWMUDB:MODULE_1:g2:a0:s_8\
	\Out_MAX232:PWMUDB:MODULE_1:g2:a0:s_7\
	\Out_MAX232:PWMUDB:MODULE_1:g2:a0:s_6\
	\Out_MAX232:PWMUDB:MODULE_1:g2:a0:s_5\
	\Out_MAX232:PWMUDB:MODULE_1:g2:a0:s_4\
	\Out_MAX232:PWMUDB:MODULE_1:g2:a0:s_3\
	\Out_MAX232:PWMUDB:MODULE_1:g2:a0:s_2\
	\Out_MAX232:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\Out_MAX232:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\Out_MAX232:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\Out_MAX232:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\Out_MAX232:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\Out_MAX232:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\Out_MAX232:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_26
	Net_20
	Net_377
	\Out_MAX232:Net_113\
	\Out_MAX232:Net_107\
	\Out_MAX232:Net_114\
	\Timer_TX:Net_260\
	Net_1015
	\Timer_TX:TimerUDB:ctrl_ten\
	\Timer_TX:TimerUDB:ctrl_cmode_0\
	\Timer_TX:TimerUDB:ctrl_tmode_1\
	\Timer_TX:TimerUDB:ctrl_tmode_0\
	\Timer_TX:TimerUDB:ctrl_ic_1\
	\Timer_TX:TimerUDB:ctrl_ic_0\
	Net_1019
	\Timer_TX:Net_102\
	\Timer_TX:Net_266\
	Net_948
	Net_946
	\Chronometer:Net_49\
	\Chronometer:Net_82\
	\Chronometer:Net_95\
	\Chronometer:Net_91\
	\Chronometer:Net_102\
	\Chronometer:CounterUDB:ctrl_cmod_2\
	\Chronometer:CounterUDB:ctrl_cmod_1\
	\Chronometer:CounterUDB:ctrl_cmod_0\
	Net_947
	\Chronometer:CounterUDB:reload_tc\
	Net_885
	\Counter_Pulses:Net_82\
	\Counter_Pulses:Net_91\
	\Counter_Pulses:Net_102\
	\Counter_Pulses:CounterUDB:ctrl_cmod_2\
	\Counter_Pulses:CounterUDB:ctrl_cmod_1\
	\Counter_Pulses:CounterUDB:ctrl_cmod_0\
	Net_884
	\Comparator:Net_9\
	\XBee:BUART:tx_hd_send_break\
	\XBee:BUART:tx_ctrl_mark\
	\XBee:BUART:reset_sr\
	Net_1074
	Net_1079
	\XBee:BUART:sRX:s23Poll:MODULE_2:g2:a0:b_1\
	\XBee:BUART:sRX:s23Poll:MODULE_2:g2:a0:b_0\
	\XBee:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	\XBee:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_0\
	Net_1075
	\XBee:BUART:sRX:MODULE_5:g2:a0:gta_0\
	\XBee:BUART:sRX:MODULE_6:g1:a0:gx:u0:albi_1\
	\XBee:BUART:sRX:MODULE_6:g1:a0:gx:u0:agbi_1\
	\XBee:BUART:sRX:MODULE_6:g1:a0:gx:u0:lt_0\
	\XBee:BUART:sRX:MODULE_6:g1:a0:gx:u0:gt_0\
	\XBee:BUART:sRX:MODULE_6:g1:a0:gx:u0:lti_0\
	\XBee:BUART:sRX:MODULE_6:g1:a0:gx:u0:gti_0\
	\XBee:BUART:sRX:MODULE_6:g1:a0:gx:u0:albi_0\
	\XBee:BUART:sRX:MODULE_6:g1:a0:gx:u0:agbi_0\
	\XBee:BUART:sRX:MODULE_6:g1:a0:xeq\
	\XBee:BUART:sRX:MODULE_6:g1:a0:xlt\
	\XBee:BUART:sRX:MODULE_6:g1:a0:xlte\
	\XBee:BUART:sRX:MODULE_6:g1:a0:xgt\
	\XBee:BUART:sRX:MODULE_6:g1:a0:xgte\
	\XBee:BUART:sRX:MODULE_6:lt\
	\XBee:BUART:sRX:MODULE_6:eq\
	\XBee:BUART:sRX:MODULE_6:gt\
	\XBee:BUART:sRX:MODULE_6:gte\
	\XBee:BUART:sRX:MODULE_6:lte\
	\PWM_Front:PWMUDB:km_run\
	\PWM_Front:PWMUDB:ctrl_cmpmode2_2\
	\PWM_Front:PWMUDB:ctrl_cmpmode2_1\
	\PWM_Front:PWMUDB:ctrl_cmpmode2_0\
	\PWM_Front:PWMUDB:ctrl_cmpmode1_2\
	\PWM_Front:PWMUDB:ctrl_cmpmode1_1\
	\PWM_Front:PWMUDB:ctrl_cmpmode1_0\
	\PWM_Front:PWMUDB:capt_rising\
	\PWM_Front:PWMUDB:capt_falling\
	\PWM_Front:PWMUDB:trig_rise\
	\PWM_Front:PWMUDB:trig_fall\
	\PWM_Front:PWMUDB:sc_kill\
	\PWM_Front:PWMUDB:min_kill\
	\PWM_Front:PWMUDB:km_tc\
	\PWM_Front:PWMUDB:db_tc\
	\PWM_Front:PWMUDB:dith_sel\
	\PWM_Front:Net_101\
	\PWM_Front:Net_96\
	\PWM_Front:PWMUDB:MODULE_7:b_31\
	\PWM_Front:PWMUDB:MODULE_7:b_30\
	\PWM_Front:PWMUDB:MODULE_7:b_29\
	\PWM_Front:PWMUDB:MODULE_7:b_28\
	\PWM_Front:PWMUDB:MODULE_7:b_27\
	\PWM_Front:PWMUDB:MODULE_7:b_26\
	\PWM_Front:PWMUDB:MODULE_7:b_25\
	\PWM_Front:PWMUDB:MODULE_7:b_24\
	\PWM_Front:PWMUDB:MODULE_7:b_23\
	\PWM_Front:PWMUDB:MODULE_7:b_22\
	\PWM_Front:PWMUDB:MODULE_7:b_21\
	\PWM_Front:PWMUDB:MODULE_7:b_20\
	\PWM_Front:PWMUDB:MODULE_7:b_19\
	\PWM_Front:PWMUDB:MODULE_7:b_18\
	\PWM_Front:PWMUDB:MODULE_7:b_17\
	\PWM_Front:PWMUDB:MODULE_7:b_16\
	\PWM_Front:PWMUDB:MODULE_7:b_15\
	\PWM_Front:PWMUDB:MODULE_7:b_14\
	\PWM_Front:PWMUDB:MODULE_7:b_13\
	\PWM_Front:PWMUDB:MODULE_7:b_12\
	\PWM_Front:PWMUDB:MODULE_7:b_11\
	\PWM_Front:PWMUDB:MODULE_7:b_10\
	\PWM_Front:PWMUDB:MODULE_7:b_9\
	\PWM_Front:PWMUDB:MODULE_7:b_8\
	\PWM_Front:PWMUDB:MODULE_7:b_7\
	\PWM_Front:PWMUDB:MODULE_7:b_6\
	\PWM_Front:PWMUDB:MODULE_7:b_5\
	\PWM_Front:PWMUDB:MODULE_7:b_4\
	\PWM_Front:PWMUDB:MODULE_7:b_3\
	\PWM_Front:PWMUDB:MODULE_7:b_2\
	\PWM_Front:PWMUDB:MODULE_7:b_1\
	\PWM_Front:PWMUDB:MODULE_7:b_0\
	\PWM_Front:PWMUDB:MODULE_7:g2:a0:a_31\
	\PWM_Front:PWMUDB:MODULE_7:g2:a0:a_30\
	\PWM_Front:PWMUDB:MODULE_7:g2:a0:a_29\
	\PWM_Front:PWMUDB:MODULE_7:g2:a0:a_28\
	\PWM_Front:PWMUDB:MODULE_7:g2:a0:a_27\
	\PWM_Front:PWMUDB:MODULE_7:g2:a0:a_26\
	\PWM_Front:PWMUDB:MODULE_7:g2:a0:a_25\
	\PWM_Front:PWMUDB:MODULE_7:g2:a0:a_24\
	\PWM_Front:PWMUDB:MODULE_7:g2:a0:b_31\
	\PWM_Front:PWMUDB:MODULE_7:g2:a0:b_30\
	\PWM_Front:PWMUDB:MODULE_7:g2:a0:b_29\
	\PWM_Front:PWMUDB:MODULE_7:g2:a0:b_28\
	\PWM_Front:PWMUDB:MODULE_7:g2:a0:b_27\
	\PWM_Front:PWMUDB:MODULE_7:g2:a0:b_26\
	\PWM_Front:PWMUDB:MODULE_7:g2:a0:b_25\
	\PWM_Front:PWMUDB:MODULE_7:g2:a0:b_24\
	\PWM_Front:PWMUDB:MODULE_7:g2:a0:b_23\
	\PWM_Front:PWMUDB:MODULE_7:g2:a0:b_22\
	\PWM_Front:PWMUDB:MODULE_7:g2:a0:b_21\
	\PWM_Front:PWMUDB:MODULE_7:g2:a0:b_20\
	\PWM_Front:PWMUDB:MODULE_7:g2:a0:b_19\
	\PWM_Front:PWMUDB:MODULE_7:g2:a0:b_18\
	\PWM_Front:PWMUDB:MODULE_7:g2:a0:b_17\
	\PWM_Front:PWMUDB:MODULE_7:g2:a0:b_16\
	\PWM_Front:PWMUDB:MODULE_7:g2:a0:b_15\
	\PWM_Front:PWMUDB:MODULE_7:g2:a0:b_14\
	\PWM_Front:PWMUDB:MODULE_7:g2:a0:b_13\
	\PWM_Front:PWMUDB:MODULE_7:g2:a0:b_12\
	\PWM_Front:PWMUDB:MODULE_7:g2:a0:b_11\
	\PWM_Front:PWMUDB:MODULE_7:g2:a0:b_10\
	\PWM_Front:PWMUDB:MODULE_7:g2:a0:b_9\
	\PWM_Front:PWMUDB:MODULE_7:g2:a0:b_8\
	\PWM_Front:PWMUDB:MODULE_7:g2:a0:b_7\
	\PWM_Front:PWMUDB:MODULE_7:g2:a0:b_6\
	\PWM_Front:PWMUDB:MODULE_7:g2:a0:b_5\
	\PWM_Front:PWMUDB:MODULE_7:g2:a0:b_4\
	\PWM_Front:PWMUDB:MODULE_7:g2:a0:b_3\
	\PWM_Front:PWMUDB:MODULE_7:g2:a0:b_2\
	\PWM_Front:PWMUDB:MODULE_7:g2:a0:b_1\
	\PWM_Front:PWMUDB:MODULE_7:g2:a0:b_0\
	\PWM_Front:PWMUDB:MODULE_7:g2:a0:s_31\
	\PWM_Front:PWMUDB:MODULE_7:g2:a0:s_30\
	\PWM_Front:PWMUDB:MODULE_7:g2:a0:s_29\
	\PWM_Front:PWMUDB:MODULE_7:g2:a0:s_28\
	\PWM_Front:PWMUDB:MODULE_7:g2:a0:s_27\
	\PWM_Front:PWMUDB:MODULE_7:g2:a0:s_26\
	\PWM_Front:PWMUDB:MODULE_7:g2:a0:s_25\
	\PWM_Front:PWMUDB:MODULE_7:g2:a0:s_24\
	\PWM_Front:PWMUDB:MODULE_7:g2:a0:s_23\
	\PWM_Front:PWMUDB:MODULE_7:g2:a0:s_22\
	\PWM_Front:PWMUDB:MODULE_7:g2:a0:s_21\
	\PWM_Front:PWMUDB:MODULE_7:g2:a0:s_20\
	\PWM_Front:PWMUDB:MODULE_7:g2:a0:s_19\
	\PWM_Front:PWMUDB:MODULE_7:g2:a0:s_18\
	\PWM_Front:PWMUDB:MODULE_7:g2:a0:s_17\
	\PWM_Front:PWMUDB:MODULE_7:g2:a0:s_16\
	\PWM_Front:PWMUDB:MODULE_7:g2:a0:s_15\
	\PWM_Front:PWMUDB:MODULE_7:g2:a0:s_14\
	\PWM_Front:PWMUDB:MODULE_7:g2:a0:s_13\
	\PWM_Front:PWMUDB:MODULE_7:g2:a0:s_12\
	\PWM_Front:PWMUDB:MODULE_7:g2:a0:s_11\
	\PWM_Front:PWMUDB:MODULE_7:g2:a0:s_10\
	\PWM_Front:PWMUDB:MODULE_7:g2:a0:s_9\
	\PWM_Front:PWMUDB:MODULE_7:g2:a0:s_8\
	\PWM_Front:PWMUDB:MODULE_7:g2:a0:s_7\
	\PWM_Front:PWMUDB:MODULE_7:g2:a0:s_6\
	\PWM_Front:PWMUDB:MODULE_7:g2:a0:s_5\
	\PWM_Front:PWMUDB:MODULE_7:g2:a0:s_4\
	\PWM_Front:PWMUDB:MODULE_7:g2:a0:s_3\
	\PWM_Front:PWMUDB:MODULE_7:g2:a0:s_2\
	\PWM_Front:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_Front:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_Front:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_Front:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_Front:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_Front:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_Front:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_1246
	Net_1240
	Net_1239
	\PWM_Front:Net_113\
	\PWM_Front:Net_107\
	\PWM_Front:Net_114\
	\PWM_Back:PWMUDB:km_run\
	\PWM_Back:PWMUDB:ctrl_cmpmode2_2\
	\PWM_Back:PWMUDB:ctrl_cmpmode2_1\
	\PWM_Back:PWMUDB:ctrl_cmpmode2_0\
	\PWM_Back:PWMUDB:ctrl_cmpmode1_2\
	\PWM_Back:PWMUDB:ctrl_cmpmode1_1\
	\PWM_Back:PWMUDB:ctrl_cmpmode1_0\
	\PWM_Back:PWMUDB:capt_rising\
	\PWM_Back:PWMUDB:capt_falling\
	\PWM_Back:PWMUDB:trig_rise\
	\PWM_Back:PWMUDB:trig_fall\
	\PWM_Back:PWMUDB:sc_kill\
	\PWM_Back:PWMUDB:min_kill\
	\PWM_Back:PWMUDB:km_tc\
	\PWM_Back:PWMUDB:db_tc\
	\PWM_Back:PWMUDB:dith_sel\
	\PWM_Back:Net_101\
	\PWM_Back:Net_96\
	\PWM_Back:PWMUDB:MODULE_8:b_31\
	\PWM_Back:PWMUDB:MODULE_8:b_30\
	\PWM_Back:PWMUDB:MODULE_8:b_29\
	\PWM_Back:PWMUDB:MODULE_8:b_28\
	\PWM_Back:PWMUDB:MODULE_8:b_27\
	\PWM_Back:PWMUDB:MODULE_8:b_26\
	\PWM_Back:PWMUDB:MODULE_8:b_25\
	\PWM_Back:PWMUDB:MODULE_8:b_24\
	\PWM_Back:PWMUDB:MODULE_8:b_23\
	\PWM_Back:PWMUDB:MODULE_8:b_22\
	\PWM_Back:PWMUDB:MODULE_8:b_21\
	\PWM_Back:PWMUDB:MODULE_8:b_20\
	\PWM_Back:PWMUDB:MODULE_8:b_19\
	\PWM_Back:PWMUDB:MODULE_8:b_18\
	\PWM_Back:PWMUDB:MODULE_8:b_17\
	\PWM_Back:PWMUDB:MODULE_8:b_16\
	\PWM_Back:PWMUDB:MODULE_8:b_15\
	\PWM_Back:PWMUDB:MODULE_8:b_14\
	\PWM_Back:PWMUDB:MODULE_8:b_13\
	\PWM_Back:PWMUDB:MODULE_8:b_12\
	\PWM_Back:PWMUDB:MODULE_8:b_11\
	\PWM_Back:PWMUDB:MODULE_8:b_10\
	\PWM_Back:PWMUDB:MODULE_8:b_9\
	\PWM_Back:PWMUDB:MODULE_8:b_8\
	\PWM_Back:PWMUDB:MODULE_8:b_7\
	\PWM_Back:PWMUDB:MODULE_8:b_6\
	\PWM_Back:PWMUDB:MODULE_8:b_5\
	\PWM_Back:PWMUDB:MODULE_8:b_4\
	\PWM_Back:PWMUDB:MODULE_8:b_3\
	\PWM_Back:PWMUDB:MODULE_8:b_2\
	\PWM_Back:PWMUDB:MODULE_8:b_1\
	\PWM_Back:PWMUDB:MODULE_8:b_0\
	\PWM_Back:PWMUDB:MODULE_8:g2:a0:a_31\
	\PWM_Back:PWMUDB:MODULE_8:g2:a0:a_30\
	\PWM_Back:PWMUDB:MODULE_8:g2:a0:a_29\
	\PWM_Back:PWMUDB:MODULE_8:g2:a0:a_28\
	\PWM_Back:PWMUDB:MODULE_8:g2:a0:a_27\
	\PWM_Back:PWMUDB:MODULE_8:g2:a0:a_26\
	\PWM_Back:PWMUDB:MODULE_8:g2:a0:a_25\
	\PWM_Back:PWMUDB:MODULE_8:g2:a0:a_24\
	\PWM_Back:PWMUDB:MODULE_8:g2:a0:b_31\
	\PWM_Back:PWMUDB:MODULE_8:g2:a0:b_30\
	\PWM_Back:PWMUDB:MODULE_8:g2:a0:b_29\
	\PWM_Back:PWMUDB:MODULE_8:g2:a0:b_28\
	\PWM_Back:PWMUDB:MODULE_8:g2:a0:b_27\
	\PWM_Back:PWMUDB:MODULE_8:g2:a0:b_26\
	\PWM_Back:PWMUDB:MODULE_8:g2:a0:b_25\
	\PWM_Back:PWMUDB:MODULE_8:g2:a0:b_24\
	\PWM_Back:PWMUDB:MODULE_8:g2:a0:b_23\
	\PWM_Back:PWMUDB:MODULE_8:g2:a0:b_22\
	\PWM_Back:PWMUDB:MODULE_8:g2:a0:b_21\
	\PWM_Back:PWMUDB:MODULE_8:g2:a0:b_20\
	\PWM_Back:PWMUDB:MODULE_8:g2:a0:b_19\
	\PWM_Back:PWMUDB:MODULE_8:g2:a0:b_18\
	\PWM_Back:PWMUDB:MODULE_8:g2:a0:b_17\
	\PWM_Back:PWMUDB:MODULE_8:g2:a0:b_16\
	\PWM_Back:PWMUDB:MODULE_8:g2:a0:b_15\
	\PWM_Back:PWMUDB:MODULE_8:g2:a0:b_14\
	\PWM_Back:PWMUDB:MODULE_8:g2:a0:b_13\
	\PWM_Back:PWMUDB:MODULE_8:g2:a0:b_12\
	\PWM_Back:PWMUDB:MODULE_8:g2:a0:b_11\
	\PWM_Back:PWMUDB:MODULE_8:g2:a0:b_10\
	\PWM_Back:PWMUDB:MODULE_8:g2:a0:b_9\
	\PWM_Back:PWMUDB:MODULE_8:g2:a0:b_8\
	\PWM_Back:PWMUDB:MODULE_8:g2:a0:b_7\
	\PWM_Back:PWMUDB:MODULE_8:g2:a0:b_6\
	\PWM_Back:PWMUDB:MODULE_8:g2:a0:b_5\
	\PWM_Back:PWMUDB:MODULE_8:g2:a0:b_4\
	\PWM_Back:PWMUDB:MODULE_8:g2:a0:b_3\
	\PWM_Back:PWMUDB:MODULE_8:g2:a0:b_2\
	\PWM_Back:PWMUDB:MODULE_8:g2:a0:b_1\
	\PWM_Back:PWMUDB:MODULE_8:g2:a0:b_0\
	\PWM_Back:PWMUDB:MODULE_8:g2:a0:s_31\
	\PWM_Back:PWMUDB:MODULE_8:g2:a0:s_30\
	\PWM_Back:PWMUDB:MODULE_8:g2:a0:s_29\
	\PWM_Back:PWMUDB:MODULE_8:g2:a0:s_28\
	\PWM_Back:PWMUDB:MODULE_8:g2:a0:s_27\
	\PWM_Back:PWMUDB:MODULE_8:g2:a0:s_26\
	\PWM_Back:PWMUDB:MODULE_8:g2:a0:s_25\
	\PWM_Back:PWMUDB:MODULE_8:g2:a0:s_24\
	\PWM_Back:PWMUDB:MODULE_8:g2:a0:s_23\
	\PWM_Back:PWMUDB:MODULE_8:g2:a0:s_22\
	\PWM_Back:PWMUDB:MODULE_8:g2:a0:s_21\
	\PWM_Back:PWMUDB:MODULE_8:g2:a0:s_20\
	\PWM_Back:PWMUDB:MODULE_8:g2:a0:s_19\
	\PWM_Back:PWMUDB:MODULE_8:g2:a0:s_18\
	\PWM_Back:PWMUDB:MODULE_8:g2:a0:s_17\
	\PWM_Back:PWMUDB:MODULE_8:g2:a0:s_16\
	\PWM_Back:PWMUDB:MODULE_8:g2:a0:s_15\
	\PWM_Back:PWMUDB:MODULE_8:g2:a0:s_14\
	\PWM_Back:PWMUDB:MODULE_8:g2:a0:s_13\
	\PWM_Back:PWMUDB:MODULE_8:g2:a0:s_12\
	\PWM_Back:PWMUDB:MODULE_8:g2:a0:s_11\
	\PWM_Back:PWMUDB:MODULE_8:g2:a0:s_10\
	\PWM_Back:PWMUDB:MODULE_8:g2:a0:s_9\
	\PWM_Back:PWMUDB:MODULE_8:g2:a0:s_8\
	\PWM_Back:PWMUDB:MODULE_8:g2:a0:s_7\
	\PWM_Back:PWMUDB:MODULE_8:g2:a0:s_6\
	\PWM_Back:PWMUDB:MODULE_8:g2:a0:s_5\
	\PWM_Back:PWMUDB:MODULE_8:g2:a0:s_4\
	\PWM_Back:PWMUDB:MODULE_8:g2:a0:s_3\
	\PWM_Back:PWMUDB:MODULE_8:g2:a0:s_2\
	\PWM_Back:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_Back:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_Back:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_Back:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_Back:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_Back:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_Back:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_1266
	Net_1260
	Net_1259
	\PWM_Back:Net_113\
	\PWM_Back:Net_107\
	\PWM_Back:Net_114\

    Synthesized names
	\Out_MAX232:PWMUDB:add_vi_vv_MODGEN_1_31\
	\Out_MAX232:PWMUDB:add_vi_vv_MODGEN_1_30\
	\Out_MAX232:PWMUDB:add_vi_vv_MODGEN_1_29\
	\Out_MAX232:PWMUDB:add_vi_vv_MODGEN_1_28\
	\Out_MAX232:PWMUDB:add_vi_vv_MODGEN_1_27\
	\Out_MAX232:PWMUDB:add_vi_vv_MODGEN_1_26\
	\Out_MAX232:PWMUDB:add_vi_vv_MODGEN_1_25\
	\Out_MAX232:PWMUDB:add_vi_vv_MODGEN_1_24\
	\Out_MAX232:PWMUDB:add_vi_vv_MODGEN_1_23\
	\Out_MAX232:PWMUDB:add_vi_vv_MODGEN_1_22\
	\Out_MAX232:PWMUDB:add_vi_vv_MODGEN_1_21\
	\Out_MAX232:PWMUDB:add_vi_vv_MODGEN_1_20\
	\Out_MAX232:PWMUDB:add_vi_vv_MODGEN_1_19\
	\Out_MAX232:PWMUDB:add_vi_vv_MODGEN_1_18\
	\Out_MAX232:PWMUDB:add_vi_vv_MODGEN_1_17\
	\Out_MAX232:PWMUDB:add_vi_vv_MODGEN_1_16\
	\Out_MAX232:PWMUDB:add_vi_vv_MODGEN_1_15\
	\Out_MAX232:PWMUDB:add_vi_vv_MODGEN_1_14\
	\Out_MAX232:PWMUDB:add_vi_vv_MODGEN_1_13\
	\Out_MAX232:PWMUDB:add_vi_vv_MODGEN_1_12\
	\Out_MAX232:PWMUDB:add_vi_vv_MODGEN_1_11\
	\Out_MAX232:PWMUDB:add_vi_vv_MODGEN_1_10\
	\Out_MAX232:PWMUDB:add_vi_vv_MODGEN_1_9\
	\Out_MAX232:PWMUDB:add_vi_vv_MODGEN_1_8\
	\Out_MAX232:PWMUDB:add_vi_vv_MODGEN_1_7\
	\Out_MAX232:PWMUDB:add_vi_vv_MODGEN_1_6\
	\Out_MAX232:PWMUDB:add_vi_vv_MODGEN_1_5\
	\Out_MAX232:PWMUDB:add_vi_vv_MODGEN_1_4\
	\Out_MAX232:PWMUDB:add_vi_vv_MODGEN_1_3\
	\Out_MAX232:PWMUDB:add_vi_vv_MODGEN_1_2\
	\PWM_Front:PWMUDB:add_vi_vv_MODGEN_7_31\
	\PWM_Front:PWMUDB:add_vi_vv_MODGEN_7_30\
	\PWM_Front:PWMUDB:add_vi_vv_MODGEN_7_29\
	\PWM_Front:PWMUDB:add_vi_vv_MODGEN_7_28\
	\PWM_Front:PWMUDB:add_vi_vv_MODGEN_7_27\
	\PWM_Front:PWMUDB:add_vi_vv_MODGEN_7_26\
	\PWM_Front:PWMUDB:add_vi_vv_MODGEN_7_25\
	\PWM_Front:PWMUDB:add_vi_vv_MODGEN_7_24\
	\PWM_Front:PWMUDB:add_vi_vv_MODGEN_7_23\
	\PWM_Front:PWMUDB:add_vi_vv_MODGEN_7_22\
	\PWM_Front:PWMUDB:add_vi_vv_MODGEN_7_21\
	\PWM_Front:PWMUDB:add_vi_vv_MODGEN_7_20\
	\PWM_Front:PWMUDB:add_vi_vv_MODGEN_7_19\
	\PWM_Front:PWMUDB:add_vi_vv_MODGEN_7_18\
	\PWM_Front:PWMUDB:add_vi_vv_MODGEN_7_17\
	\PWM_Front:PWMUDB:add_vi_vv_MODGEN_7_16\
	\PWM_Front:PWMUDB:add_vi_vv_MODGEN_7_15\
	\PWM_Front:PWMUDB:add_vi_vv_MODGEN_7_14\
	\PWM_Front:PWMUDB:add_vi_vv_MODGEN_7_13\
	\PWM_Front:PWMUDB:add_vi_vv_MODGEN_7_12\
	\PWM_Front:PWMUDB:add_vi_vv_MODGEN_7_11\
	\PWM_Front:PWMUDB:add_vi_vv_MODGEN_7_10\
	\PWM_Front:PWMUDB:add_vi_vv_MODGEN_7_9\
	\PWM_Front:PWMUDB:add_vi_vv_MODGEN_7_8\
	\PWM_Front:PWMUDB:add_vi_vv_MODGEN_7_7\
	\PWM_Front:PWMUDB:add_vi_vv_MODGEN_7_6\
	\PWM_Front:PWMUDB:add_vi_vv_MODGEN_7_5\
	\PWM_Front:PWMUDB:add_vi_vv_MODGEN_7_4\
	\PWM_Front:PWMUDB:add_vi_vv_MODGEN_7_3\
	\PWM_Front:PWMUDB:add_vi_vv_MODGEN_7_2\
	\PWM_Back:PWMUDB:add_vi_vv_MODGEN_8_31\
	\PWM_Back:PWMUDB:add_vi_vv_MODGEN_8_30\
	\PWM_Back:PWMUDB:add_vi_vv_MODGEN_8_29\
	\PWM_Back:PWMUDB:add_vi_vv_MODGEN_8_28\
	\PWM_Back:PWMUDB:add_vi_vv_MODGEN_8_27\
	\PWM_Back:PWMUDB:add_vi_vv_MODGEN_8_26\
	\PWM_Back:PWMUDB:add_vi_vv_MODGEN_8_25\
	\PWM_Back:PWMUDB:add_vi_vv_MODGEN_8_24\
	\PWM_Back:PWMUDB:add_vi_vv_MODGEN_8_23\
	\PWM_Back:PWMUDB:add_vi_vv_MODGEN_8_22\
	\PWM_Back:PWMUDB:add_vi_vv_MODGEN_8_21\
	\PWM_Back:PWMUDB:add_vi_vv_MODGEN_8_20\
	\PWM_Back:PWMUDB:add_vi_vv_MODGEN_8_19\
	\PWM_Back:PWMUDB:add_vi_vv_MODGEN_8_18\
	\PWM_Back:PWMUDB:add_vi_vv_MODGEN_8_17\
	\PWM_Back:PWMUDB:add_vi_vv_MODGEN_8_16\
	\PWM_Back:PWMUDB:add_vi_vv_MODGEN_8_15\
	\PWM_Back:PWMUDB:add_vi_vv_MODGEN_8_14\
	\PWM_Back:PWMUDB:add_vi_vv_MODGEN_8_13\
	\PWM_Back:PWMUDB:add_vi_vv_MODGEN_8_12\
	\PWM_Back:PWMUDB:add_vi_vv_MODGEN_8_11\
	\PWM_Back:PWMUDB:add_vi_vv_MODGEN_8_10\
	\PWM_Back:PWMUDB:add_vi_vv_MODGEN_8_9\
	\PWM_Back:PWMUDB:add_vi_vv_MODGEN_8_8\
	\PWM_Back:PWMUDB:add_vi_vv_MODGEN_8_7\
	\PWM_Back:PWMUDB:add_vi_vv_MODGEN_8_6\
	\PWM_Back:PWMUDB:add_vi_vv_MODGEN_8_5\
	\PWM_Back:PWMUDB:add_vi_vv_MODGEN_8_4\
	\PWM_Back:PWMUDB:add_vi_vv_MODGEN_8_3\
	\PWM_Back:PWMUDB:add_vi_vv_MODGEN_8_2\

Deleted 469 User equations/components.
Deleted 90 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Out_MAX232:PWMUDB:trig_out\ to one
Aliasing Net_15 to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \Out_MAX232:PWMUDB:runmode_enable\\S\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \Out_MAX232:PWMUDB:ltch_kill_reg\\R\ to \Out_MAX232:PWMUDB:runmode_enable\\R\
Aliasing \Out_MAX232:PWMUDB:ltch_kill_reg\\S\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \Out_MAX232:PWMUDB:min_kill_reg\\R\ to \Out_MAX232:PWMUDB:runmode_enable\\R\
Aliasing \Out_MAX232:PWMUDB:min_kill_reg\\S\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \Out_MAX232:PWMUDB:final_kill\ to one
Aliasing \Out_MAX232:PWMUDB:dith_count_1\\R\ to \Out_MAX232:PWMUDB:runmode_enable\\R\
Aliasing \Out_MAX232:PWMUDB:dith_count_1\\S\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \Out_MAX232:PWMUDB:dith_count_0\\R\ to \Out_MAX232:PWMUDB:runmode_enable\\R\
Aliasing \Out_MAX232:PWMUDB:dith_count_0\\S\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \Out_MAX232:PWMUDB:cs_addr_0\ to \Out_MAX232:PWMUDB:runmode_enable\\R\
Aliasing zero to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \Out_MAX232:PWMUDB:pwm_temp\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \Out_MAX232:PWMUDB:MODULE_1:g2:a0:a_23\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \Out_MAX232:PWMUDB:MODULE_1:g2:a0:a_22\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \Out_MAX232:PWMUDB:MODULE_1:g2:a0:a_21\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \Out_MAX232:PWMUDB:MODULE_1:g2:a0:a_20\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \Out_MAX232:PWMUDB:MODULE_1:g2:a0:a_19\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \Out_MAX232:PWMUDB:MODULE_1:g2:a0:a_18\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \Out_MAX232:PWMUDB:MODULE_1:g2:a0:a_17\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \Out_MAX232:PWMUDB:MODULE_1:g2:a0:a_16\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \Out_MAX232:PWMUDB:MODULE_1:g2:a0:a_15\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \Out_MAX232:PWMUDB:MODULE_1:g2:a0:a_14\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \Out_MAX232:PWMUDB:MODULE_1:g2:a0:a_13\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \Out_MAX232:PWMUDB:MODULE_1:g2:a0:a_12\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \Out_MAX232:PWMUDB:MODULE_1:g2:a0:a_11\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \Out_MAX232:PWMUDB:MODULE_1:g2:a0:a_10\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \Out_MAX232:PWMUDB:MODULE_1:g2:a0:a_9\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \Out_MAX232:PWMUDB:MODULE_1:g2:a0:a_8\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \Out_MAX232:PWMUDB:MODULE_1:g2:a0:a_7\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \Out_MAX232:PWMUDB:MODULE_1:g2:a0:a_6\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \Out_MAX232:PWMUDB:MODULE_1:g2:a0:a_5\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \Out_MAX232:PWMUDB:MODULE_1:g2:a0:a_4\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \Out_MAX232:PWMUDB:MODULE_1:g2:a0:a_3\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \Out_MAX232:PWMUDB:MODULE_1:g2:a0:a_2\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \Out_MAX232:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__TX1_net_0 to one
Aliasing tmpOE__TX2_net_0 to one
Aliasing tmpOE__RX_net_0 to one
Aliasing Net_986 to \Out_MAX232:PWMUDB:hwCapture\
Aliasing tmpOE__Test_Ampli_net_0 to one
Aliasing \LCD:tmpOE__LCDPort_net_6\ to one
Aliasing \LCD:tmpOE__LCDPort_net_5\ to one
Aliasing \LCD:tmpOE__LCDPort_net_4\ to one
Aliasing \LCD:tmpOE__LCDPort_net_3\ to one
Aliasing \LCD:tmpOE__LCDPort_net_2\ to one
Aliasing \LCD:tmpOE__LCDPort_net_1\ to one
Aliasing \LCD:tmpOE__LCDPort_net_0\ to one
Aliasing \Timer_TX:TimerUDB:ctrl_cmode_1\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \Timer_TX:TimerUDB:trigger_enable\ to one
Aliasing \Timer_TX:TimerUDB:status_6\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \Timer_TX:TimerUDB:status_5\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \Timer_TX:TimerUDB:status_4\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \Timer_TX:TimerUDB:status_0\ to \Timer_TX:TimerUDB:tc_i\
Aliasing \Chronometer:Net_89\ to one
Aliasing \Chronometer:CounterUDB:ctrl_capmode_1\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \Chronometer:CounterUDB:ctrl_capmode_0\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \Chronometer:CounterUDB:capt_rising\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \Counter_Pulses:Net_95\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \Counter_Pulses:CounterUDB:ctrl_capmode_1\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \Counter_Pulses:CounterUDB:ctrl_capmode_0\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \Counter_Pulses:CounterUDB:capt_rising\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing Net_883 to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \Counter_Pulses:CounterUDB:tc_i\ to \Counter_Pulses:CounterUDB:reload_tc\
Aliasing \Comparator:clock\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \Threshold:Net_83\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \Threshold:Net_81\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \Threshold:Net_82\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \Pre_Ampli:Net_37\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \Pre_Ampli:Net_40\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \Pre_Ampli:Net_38\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \Pre_Ampli:Net_39\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing tmpOE__LED3_net_0 to one
Aliasing \XBee:BUART:HalfDuplexSend\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \XBee:BUART:FinalParityType_1\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \XBee:BUART:FinalParityType_0\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \XBee:BUART:FinalAddrMode_2\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \XBee:BUART:FinalAddrMode_1\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \XBee:BUART:FinalAddrMode_0\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \XBee:BUART:rx_count7_bit8_wire\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \XBee:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \XBee:BUART:sRX:s23Poll:MODIN3_1\ to \XBee:BUART:sRX:s23Poll:MODIN2_1\
Aliasing \XBee:BUART:sRX:s23Poll:MODIN3_0\ to \XBee:BUART:sRX:s23Poll:MODIN2_0\
Aliasing \XBee:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \XBee:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to one
Aliasing \XBee:BUART:sRX:s23Poll:MODIN4_1\ to \XBee:BUART:sRX:s23Poll:MODIN2_1\
Aliasing \XBee:BUART:sRX:s23Poll:MODIN4_0\ to \XBee:BUART:sRX:s23Poll:MODIN2_0\
Aliasing \XBee:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\ to one
Aliasing \XBee:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \XBee:BUART:rx_status_1\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \XBee:BUART:sRX:MODULE_5:g2:a0:newa_6\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \XBee:BUART:sRX:MODULE_5:g2:a0:newa_5\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \XBee:BUART:sRX:MODULE_5:g2:a0:newa_4\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \XBee:BUART:sRX:MODULE_5:g2:a0:newb_6\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \XBee:BUART:sRX:MODULE_5:g2:a0:newb_5\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \XBee:BUART:sRX:MODULE_5:g2:a0:newb_4\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \XBee:BUART:sRX:MODULE_5:g2:a0:newb_3\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \XBee:BUART:sRX:MODULE_5:g2:a0:newb_2\ to one
Aliasing \XBee:BUART:sRX:MODULE_5:g2:a0:newb_1\ to one
Aliasing \XBee:BUART:sRX:MODULE_5:g2:a0:newb_0\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \XBee:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__Instruction_net_0 to one
Aliasing \Rotation_Register:clk\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \Rotation_Register:rst\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \PWM_Front:PWMUDB:hwCapture\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \PWM_Front:PWMUDB:trig_out\ to one
Aliasing Net_425 to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \PWM_Front:PWMUDB:runmode_enable\\S\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \PWM_Front:PWMUDB:ltch_kill_reg\\R\ to \PWM_Front:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Front:PWMUDB:ltch_kill_reg\\S\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \PWM_Front:PWMUDB:min_kill_reg\\R\ to \PWM_Front:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Front:PWMUDB:min_kill_reg\\S\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \PWM_Front:PWMUDB:final_kill\ to one
Aliasing \PWM_Front:PWMUDB:dith_count_1\\R\ to \PWM_Front:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Front:PWMUDB:dith_count_1\\S\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \PWM_Front:PWMUDB:dith_count_0\\R\ to \PWM_Front:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Front:PWMUDB:dith_count_0\\S\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \PWM_Front:PWMUDB:status_6\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \PWM_Front:PWMUDB:status_4\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \PWM_Front:PWMUDB:cmp1_status_reg\\R\ to \PWM_Front:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Front:PWMUDB:cmp1_status_reg\\S\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \PWM_Front:PWMUDB:cmp2_status_reg\\R\ to \PWM_Front:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Front:PWMUDB:cmp2_status_reg\\S\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \PWM_Front:PWMUDB:final_kill_reg\\R\ to \PWM_Front:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Front:PWMUDB:final_kill_reg\\S\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \PWM_Front:PWMUDB:cs_addr_0\ to \PWM_Front:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Front:PWMUDB:pwm_temp\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \PWM_Front:PWMUDB:MODULE_7:g2:a0:a_23\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \PWM_Front:PWMUDB:MODULE_7:g2:a0:a_22\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \PWM_Front:PWMUDB:MODULE_7:g2:a0:a_21\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \PWM_Front:PWMUDB:MODULE_7:g2:a0:a_20\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \PWM_Front:PWMUDB:MODULE_7:g2:a0:a_19\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \PWM_Front:PWMUDB:MODULE_7:g2:a0:a_18\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \PWM_Front:PWMUDB:MODULE_7:g2:a0:a_17\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \PWM_Front:PWMUDB:MODULE_7:g2:a0:a_16\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \PWM_Front:PWMUDB:MODULE_7:g2:a0:a_15\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \PWM_Front:PWMUDB:MODULE_7:g2:a0:a_14\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \PWM_Front:PWMUDB:MODULE_7:g2:a0:a_13\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \PWM_Front:PWMUDB:MODULE_7:g2:a0:a_12\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \PWM_Front:PWMUDB:MODULE_7:g2:a0:a_11\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \PWM_Front:PWMUDB:MODULE_7:g2:a0:a_10\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \PWM_Front:PWMUDB:MODULE_7:g2:a0:a_9\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \PWM_Front:PWMUDB:MODULE_7:g2:a0:a_8\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \PWM_Front:PWMUDB:MODULE_7:g2:a0:a_7\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \PWM_Front:PWMUDB:MODULE_7:g2:a0:a_6\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \PWM_Front:PWMUDB:MODULE_7:g2:a0:a_5\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \PWM_Front:PWMUDB:MODULE_7:g2:a0:a_4\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \PWM_Front:PWMUDB:MODULE_7:g2:a0:a_3\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \PWM_Front:PWMUDB:MODULE_7:g2:a0:a_2\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \PWM_Front:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__InhB_Front_Right_net_0 to one
Aliasing tmpOE__InhA_Front_Right_net_0 to one
Aliasing tmpOE__InhB_Back_Right_net_0 to one
Aliasing tmpOE__InhA_Back_Right_net_0 to one
Aliasing tmpOE__InhA_Back_Left_net_0 to one
Aliasing tmpOE__InhB_Back_Left_net_0 to one
Aliasing tmpOE__InhB_Front_Left_net_0 to one
Aliasing tmpOE__InhA_Front_Left_net_0 to one
Aliasing tmpOE__PWM_Front_Left_net_0 to one
Aliasing tmpOE__PWM_Front_Right_net_0 to one
Aliasing \PWM_Back:PWMUDB:hwCapture\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \PWM_Back:PWMUDB:trig_out\ to one
Aliasing Net_866 to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \PWM_Back:PWMUDB:runmode_enable\\S\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \PWM_Back:PWMUDB:ltch_kill_reg\\R\ to \PWM_Back:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Back:PWMUDB:ltch_kill_reg\\S\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \PWM_Back:PWMUDB:min_kill_reg\\R\ to \PWM_Back:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Back:PWMUDB:min_kill_reg\\S\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \PWM_Back:PWMUDB:final_kill\ to one
Aliasing \PWM_Back:PWMUDB:dith_count_1\\R\ to \PWM_Back:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Back:PWMUDB:dith_count_1\\S\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \PWM_Back:PWMUDB:dith_count_0\\R\ to \PWM_Back:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Back:PWMUDB:dith_count_0\\S\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \PWM_Back:PWMUDB:status_6\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \PWM_Back:PWMUDB:status_4\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \PWM_Back:PWMUDB:cmp1_status_reg\\R\ to \PWM_Back:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Back:PWMUDB:cmp1_status_reg\\S\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \PWM_Back:PWMUDB:cmp2_status_reg\\R\ to \PWM_Back:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Back:PWMUDB:cmp2_status_reg\\S\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \PWM_Back:PWMUDB:final_kill_reg\\R\ to \PWM_Back:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Back:PWMUDB:final_kill_reg\\S\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \PWM_Back:PWMUDB:cs_addr_0\ to \PWM_Back:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Back:PWMUDB:pwm_temp\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \PWM_Back:PWMUDB:MODULE_8:g2:a0:a_23\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \PWM_Back:PWMUDB:MODULE_8:g2:a0:a_22\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \PWM_Back:PWMUDB:MODULE_8:g2:a0:a_21\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \PWM_Back:PWMUDB:MODULE_8:g2:a0:a_20\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \PWM_Back:PWMUDB:MODULE_8:g2:a0:a_19\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \PWM_Back:PWMUDB:MODULE_8:g2:a0:a_18\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \PWM_Back:PWMUDB:MODULE_8:g2:a0:a_17\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \PWM_Back:PWMUDB:MODULE_8:g2:a0:a_16\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \PWM_Back:PWMUDB:MODULE_8:g2:a0:a_15\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \PWM_Back:PWMUDB:MODULE_8:g2:a0:a_14\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \PWM_Back:PWMUDB:MODULE_8:g2:a0:a_13\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \PWM_Back:PWMUDB:MODULE_8:g2:a0:a_12\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \PWM_Back:PWMUDB:MODULE_8:g2:a0:a_11\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \PWM_Back:PWMUDB:MODULE_8:g2:a0:a_10\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \PWM_Back:PWMUDB:MODULE_8:g2:a0:a_9\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \PWM_Back:PWMUDB:MODULE_8:g2:a0:a_8\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \PWM_Back:PWMUDB:MODULE_8:g2:a0:a_7\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \PWM_Back:PWMUDB:MODULE_8:g2:a0:a_6\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \PWM_Back:PWMUDB:MODULE_8:g2:a0:a_5\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \PWM_Back:PWMUDB:MODULE_8:g2:a0:a_4\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \PWM_Back:PWMUDB:MODULE_8:g2:a0:a_3\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \PWM_Back:PWMUDB:MODULE_8:g2:a0:a_2\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \PWM_Back:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__PWM_Back_Left_net_0 to one
Aliasing tmpOE__PWM_Back_Right_net_0 to one
Aliasing \Out_MAX232:PWMUDB:min_kill_reg\\D\ to one
Aliasing \Out_MAX232:PWMUDB:prevCapture\\D\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \Out_MAX232:PWMUDB:trig_last\\D\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \Out_MAX232:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \Timer_TX:TimerUDB:capture_last\\D\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \Timer_TX:TimerUDB:hwEnable_reg\\D\ to \Timer_TX:TimerUDB:run_mode\
Aliasing \Timer_TX:TimerUDB:capture_out_reg_i\\D\ to \Timer_TX:TimerUDB:capt_fifo_load_int\
Aliasing \Chronometer:CounterUDB:prevCapture\\D\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \Chronometer:CounterUDB:cmp_out_reg_i\\D\ to \Chronometer:CounterUDB:prevCompare\\D\
Aliasing \Counter_Pulses:CounterUDB:prevCapture\\D\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \Counter_Pulses:CounterUDB:cmp_out_reg_i\\D\ to \Counter_Pulses:CounterUDB:prevCompare\\D\
Aliasing \XBee:BUART:reset_reg\\D\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \XBee:BUART:rx_break_status\\D\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \PWM_Front:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWM_Front:PWMUDB:prevCapture\\D\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \PWM_Front:PWMUDB:trig_last\\D\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \PWM_Front:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \PWM_Front:PWMUDB:tc_i_reg\\D\ to \PWM_Front:PWMUDB:status_2\
Aliasing \PWM_Back:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWM_Back:PWMUDB:prevCapture\\D\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \PWM_Back:PWMUDB:trig_last\\D\ to \Out_MAX232:PWMUDB:hwCapture\
Aliasing \PWM_Back:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \PWM_Back:PWMUDB:tc_i_reg\\D\ to \PWM_Back:PWMUDB:status_2\
Removing Lhs of wire \Out_MAX232:PWMUDB:hwEnable\[25] = Net_23[26]
Removing Rhs of wire Net_23[26] = cy_srff_1[1007]
Removing Lhs of wire \Out_MAX232:PWMUDB:trig_out\[30] = one[4]
Removing Lhs of wire \Out_MAX232:PWMUDB:runmode_enable\\R\[32] = \Out_MAX232:PWMUDB:hwCapture\[24]
Removing Rhs of wire Net_15[33] = \Out_MAX232:PWMUDB:hwCapture\[24]
Removing Lhs of wire \Out_MAX232:PWMUDB:runmode_enable\\S\[34] = Net_15[33]
Removing Lhs of wire \Out_MAX232:PWMUDB:final_enable\[35] = \Out_MAX232:PWMUDB:runmode_enable\[31]
Removing Lhs of wire \Out_MAX232:PWMUDB:ltch_kill_reg\\R\[39] = Net_15[33]
Removing Lhs of wire \Out_MAX232:PWMUDB:ltch_kill_reg\\S\[40] = Net_15[33]
Removing Lhs of wire \Out_MAX232:PWMUDB:min_kill_reg\\R\[41] = Net_15[33]
Removing Lhs of wire \Out_MAX232:PWMUDB:min_kill_reg\\S\[42] = Net_15[33]
Removing Lhs of wire \Out_MAX232:PWMUDB:final_kill\[45] = one[4]
Removing Lhs of wire \Out_MAX232:PWMUDB:add_vi_vv_MODGEN_1_1\[49] = \Out_MAX232:PWMUDB:MODULE_1:g2:a0:s_1\[316]
Removing Lhs of wire \Out_MAX232:PWMUDB:add_vi_vv_MODGEN_1_0\[51] = \Out_MAX232:PWMUDB:MODULE_1:g2:a0:s_0\[317]
Removing Lhs of wire \Out_MAX232:PWMUDB:dith_count_1\\R\[52] = Net_15[33]
Removing Lhs of wire \Out_MAX232:PWMUDB:dith_count_1\\S\[53] = Net_15[33]
Removing Lhs of wire \Out_MAX232:PWMUDB:dith_count_0\\R\[54] = Net_15[33]
Removing Lhs of wire \Out_MAX232:PWMUDB:dith_count_0\\S\[55] = Net_15[33]
Removing Lhs of wire \Out_MAX232:PWMUDB:cs_addr_2\[57] = \Out_MAX232:PWMUDB:tc_i\[37]
Removing Lhs of wire \Out_MAX232:PWMUDB:cs_addr_1\[58] = \Out_MAX232:PWMUDB:runmode_enable\[31]
Removing Lhs of wire \Out_MAX232:PWMUDB:cs_addr_0\[59] = Net_15[33]
Removing Lhs of wire zero[61] = Net_15[33]
Removing Rhs of wire Net_735[153] = \Out_MAX232:PWMUDB:pwm1_i_reg\[146]
Removing Rhs of wire Net_415[154] = \Out_MAX232:PWMUDB:pwm2_i_reg\[148]
Removing Lhs of wire \Out_MAX232:PWMUDB:pwm_temp\[155] = Net_15[33]
Removing Lhs of wire \Out_MAX232:PWMUDB:MODULE_1:g2:a0:a_23\[198] = Net_15[33]
Removing Lhs of wire \Out_MAX232:PWMUDB:MODULE_1:g2:a0:a_22\[199] = Net_15[33]
Removing Lhs of wire \Out_MAX232:PWMUDB:MODULE_1:g2:a0:a_21\[200] = Net_15[33]
Removing Lhs of wire \Out_MAX232:PWMUDB:MODULE_1:g2:a0:a_20\[201] = Net_15[33]
Removing Lhs of wire \Out_MAX232:PWMUDB:MODULE_1:g2:a0:a_19\[202] = Net_15[33]
Removing Lhs of wire \Out_MAX232:PWMUDB:MODULE_1:g2:a0:a_18\[203] = Net_15[33]
Removing Lhs of wire \Out_MAX232:PWMUDB:MODULE_1:g2:a0:a_17\[204] = Net_15[33]
Removing Lhs of wire \Out_MAX232:PWMUDB:MODULE_1:g2:a0:a_16\[205] = Net_15[33]
Removing Lhs of wire \Out_MAX232:PWMUDB:MODULE_1:g2:a0:a_15\[206] = Net_15[33]
Removing Lhs of wire \Out_MAX232:PWMUDB:MODULE_1:g2:a0:a_14\[207] = Net_15[33]
Removing Lhs of wire \Out_MAX232:PWMUDB:MODULE_1:g2:a0:a_13\[208] = Net_15[33]
Removing Lhs of wire \Out_MAX232:PWMUDB:MODULE_1:g2:a0:a_12\[209] = Net_15[33]
Removing Lhs of wire \Out_MAX232:PWMUDB:MODULE_1:g2:a0:a_11\[210] = Net_15[33]
Removing Lhs of wire \Out_MAX232:PWMUDB:MODULE_1:g2:a0:a_10\[211] = Net_15[33]
Removing Lhs of wire \Out_MAX232:PWMUDB:MODULE_1:g2:a0:a_9\[212] = Net_15[33]
Removing Lhs of wire \Out_MAX232:PWMUDB:MODULE_1:g2:a0:a_8\[213] = Net_15[33]
Removing Lhs of wire \Out_MAX232:PWMUDB:MODULE_1:g2:a0:a_7\[214] = Net_15[33]
Removing Lhs of wire \Out_MAX232:PWMUDB:MODULE_1:g2:a0:a_6\[215] = Net_15[33]
Removing Lhs of wire \Out_MAX232:PWMUDB:MODULE_1:g2:a0:a_5\[216] = Net_15[33]
Removing Lhs of wire \Out_MAX232:PWMUDB:MODULE_1:g2:a0:a_4\[217] = Net_15[33]
Removing Lhs of wire \Out_MAX232:PWMUDB:MODULE_1:g2:a0:a_3\[218] = Net_15[33]
Removing Lhs of wire \Out_MAX232:PWMUDB:MODULE_1:g2:a0:a_2\[219] = Net_15[33]
Removing Lhs of wire \Out_MAX232:PWMUDB:MODULE_1:g2:a0:a_1\[220] = \Out_MAX232:PWMUDB:MODIN1_1\[221]
Removing Lhs of wire \Out_MAX232:PWMUDB:MODIN1_1\[221] = \Out_MAX232:PWMUDB:dith_count_1\[48]
Removing Lhs of wire \Out_MAX232:PWMUDB:MODULE_1:g2:a0:a_0\[222] = \Out_MAX232:PWMUDB:MODIN1_0\[223]
Removing Lhs of wire \Out_MAX232:PWMUDB:MODIN1_0\[223] = \Out_MAX232:PWMUDB:dith_count_0\[50]
Removing Lhs of wire \Out_MAX232:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[355] = one[4]
Removing Lhs of wire \Out_MAX232:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[356] = one[4]
Removing Lhs of wire tmpOE__TX1_net_0[365] = one[4]
Removing Lhs of wire tmpOE__TX2_net_0[371] = one[4]
Removing Rhs of wire Net_860[377] = cy_tff_1[652]
Removing Lhs of wire tmpOE__RX_net_0[380] = one[4]
Removing Lhs of wire Net_986[386] = Net_15[33]
Removing Lhs of wire tmpOE__Test_Ampli_net_0[388] = one[4]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_6\[397] = one[4]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_5\[398] = one[4]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_4\[399] = one[4]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_3\[400] = one[4]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_2\[401] = one[4]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_1\[402] = one[4]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_0\[403] = one[4]
Removing Rhs of wire Net_1052[423] = \Timer_TX:Net_53\[424]
Removing Rhs of wire Net_1052[423] = \Timer_TX:TimerUDB:tc_reg_i\[456]
Removing Lhs of wire \Timer_TX:TimerUDB:ctrl_enable\[438] = \Timer_TX:TimerUDB:control_7\[430]
Removing Lhs of wire \Timer_TX:TimerUDB:ctrl_cmode_1\[440] = Net_15[33]
Removing Rhs of wire \Timer_TX:TimerUDB:timer_enable\[449] = \Timer_TX:TimerUDB:runmode_enable\[461]
Removing Rhs of wire \Timer_TX:TimerUDB:run_mode\[450] = \Timer_TX:TimerUDB:hwEnable\[451]
Removing Lhs of wire \Timer_TX:TimerUDB:run_mode\[450] = \Timer_TX:TimerUDB:control_7\[430]
Removing Lhs of wire \Timer_TX:TimerUDB:trigger_enable\[453] = one[4]
Removing Lhs of wire \Timer_TX:TimerUDB:tc_i\[455] = \Timer_TX:TimerUDB:status_tc\[452]
Removing Lhs of wire \Timer_TX:TimerUDB:capt_fifo_load_int\[460] = \Timer_TX:TimerUDB:capt_fifo_load\[448]
Removing Lhs of wire \Timer_TX:TimerUDB:status_6\[463] = Net_15[33]
Removing Lhs of wire \Timer_TX:TimerUDB:status_5\[464] = Net_15[33]
Removing Lhs of wire \Timer_TX:TimerUDB:status_4\[465] = Net_15[33]
Removing Lhs of wire \Timer_TX:TimerUDB:status_0\[466] = \Timer_TX:TimerUDB:status_tc\[452]
Removing Lhs of wire \Timer_TX:TimerUDB:status_1\[467] = \Timer_TX:TimerUDB:capt_fifo_load\[448]
Removing Rhs of wire \Timer_TX:TimerUDB:status_2\[468] = \Timer_TX:TimerUDB:fifo_full\[469]
Removing Rhs of wire \Timer_TX:TimerUDB:status_3\[470] = \Timer_TX:TimerUDB:fifo_nempty\[471]
Removing Lhs of wire \Timer_TX:TimerUDB:cs_addr_2\[473] = Net_15[33]
Removing Lhs of wire \Timer_TX:TimerUDB:cs_addr_1\[474] = \Timer_TX:TimerUDB:trig_reg\[462]
Removing Lhs of wire \Timer_TX:TimerUDB:cs_addr_0\[475] = \Timer_TX:TimerUDB:per_zero\[454]
Removing Rhs of wire Net_937[653] = cy_srff_2[1019]
Removing Lhs of wire \Chronometer:Net_89\[660] = one[4]
Removing Lhs of wire \Chronometer:CounterUDB:ctrl_capmode_1\[669] = Net_15[33]
Removing Lhs of wire \Chronometer:CounterUDB:ctrl_capmode_0\[670] = Net_15[33]
Removing Lhs of wire \Chronometer:CounterUDB:ctrl_enable\[682] = \Chronometer:CounterUDB:control_7\[674]
Removing Lhs of wire \Chronometer:CounterUDB:capt_rising\[684] = Net_15[33]
Removing Lhs of wire \Chronometer:CounterUDB:capt_falling\[685] = \Chronometer:CounterUDB:prevCapture\[683]
Removing Lhs of wire \Chronometer:CounterUDB:reload\[688] = Net_1052[423]
Removing Lhs of wire \Chronometer:CounterUDB:final_enable\[689] = \Chronometer:CounterUDB:control_7\[674]
Removing Lhs of wire \Chronometer:CounterUDB:counter_enable\[690] = \Chronometer:CounterUDB:control_7\[674]
Removing Rhs of wire \Chronometer:CounterUDB:status_0\[691] = \Chronometer:CounterUDB:cmp_out_status\[692]
Removing Rhs of wire \Chronometer:CounterUDB:status_1\[693] = \Chronometer:CounterUDB:per_zero\[694]
Removing Rhs of wire \Chronometer:CounterUDB:status_2\[695] = \Chronometer:CounterUDB:overflow_status\[696]
Removing Rhs of wire \Chronometer:CounterUDB:status_3\[697] = \Chronometer:CounterUDB:underflow_status\[698]
Removing Lhs of wire \Chronometer:CounterUDB:status_4\[699] = \Chronometer:CounterUDB:hwCapture\[687]
Removing Rhs of wire \Chronometer:CounterUDB:status_5\[700] = \Chronometer:CounterUDB:fifo_full\[701]
Removing Rhs of wire \Chronometer:CounterUDB:status_6\[702] = \Chronometer:CounterUDB:fifo_nempty\[703]
Removing Lhs of wire \Chronometer:CounterUDB:dp_dir\[706] = one[4]
Removing Rhs of wire \Chronometer:CounterUDB:cmp_out_i\[713] = \Chronometer:CounterUDB:cmp_equal\[714]
Removing Lhs of wire \Chronometer:CounterUDB:cs_addr_2\[721] = one[4]
Removing Lhs of wire \Chronometer:CounterUDB:cs_addr_1\[722] = \Chronometer:CounterUDB:count_enable\[719]
Removing Lhs of wire \Chronometer:CounterUDB:cs_addr_0\[723] = Net_1052[423]
Removing Rhs of wire Net_806[898] = \Counter_Pulses:Net_49\[899]
Removing Rhs of wire Net_806[898] = \Counter_Pulses:CounterUDB:tc_reg_i\[955]
Removing Lhs of wire \Counter_Pulses:Net_89\[901] = Net_15[33]
Removing Lhs of wire \Counter_Pulses:Net_95\[902] = Net_15[33]
Removing Lhs of wire \Counter_Pulses:CounterUDB:ctrl_capmode_1\[910] = Net_15[33]
Removing Lhs of wire \Counter_Pulses:CounterUDB:ctrl_capmode_0\[911] = Net_15[33]
Removing Lhs of wire \Counter_Pulses:CounterUDB:ctrl_enable\[923] = \Counter_Pulses:CounterUDB:control_7\[915]
Removing Lhs of wire \Counter_Pulses:CounterUDB:capt_rising\[925] = Net_15[33]
Removing Lhs of wire \Counter_Pulses:CounterUDB:capt_falling\[926] = \Counter_Pulses:CounterUDB:prevCapture\[924]
Removing Lhs of wire Net_883[930] = Net_15[33]
Removing Lhs of wire \Counter_Pulses:CounterUDB:final_enable\[932] = \Counter_Pulses:CounterUDB:control_7\[915]
Removing Lhs of wire \Counter_Pulses:CounterUDB:counter_enable\[933] = \Counter_Pulses:CounterUDB:control_7\[915]
Removing Rhs of wire \Counter_Pulses:CounterUDB:status_0\[934] = \Counter_Pulses:CounterUDB:cmp_out_status\[935]
Removing Rhs of wire \Counter_Pulses:CounterUDB:status_1\[936] = \Counter_Pulses:CounterUDB:per_zero\[937]
Removing Rhs of wire \Counter_Pulses:CounterUDB:status_2\[938] = \Counter_Pulses:CounterUDB:overflow_status\[939]
Removing Rhs of wire \Counter_Pulses:CounterUDB:status_3\[940] = \Counter_Pulses:CounterUDB:underflow_status\[941]
Removing Lhs of wire \Counter_Pulses:CounterUDB:status_4\[942] = \Counter_Pulses:CounterUDB:hwCapture\[928]
Removing Rhs of wire \Counter_Pulses:CounterUDB:status_5\[943] = \Counter_Pulses:CounterUDB:fifo_full\[944]
Removing Rhs of wire \Counter_Pulses:CounterUDB:status_6\[945] = \Counter_Pulses:CounterUDB:fifo_nempty\[946]
Removing Lhs of wire \Counter_Pulses:CounterUDB:dp_dir\[949] = Net_15[33]
Removing Lhs of wire \Counter_Pulses:CounterUDB:tc_i\[954] = \Counter_Pulses:CounterUDB:reload_tc\[931]
Removing Rhs of wire \Counter_Pulses:CounterUDB:cmp_out_i\[956] = \Counter_Pulses:CounterUDB:cmp_equal\[957]
Removing Lhs of wire \Counter_Pulses:CounterUDB:cs_addr_2\[963] = Net_15[33]
Removing Lhs of wire \Counter_Pulses:CounterUDB:cs_addr_1\[964] = \Counter_Pulses:CounterUDB:count_enable\[962]
Removing Lhs of wire \Counter_Pulses:CounterUDB:cs_addr_0\[965] = \Counter_Pulses:CounterUDB:reload\[929]
Removing Lhs of wire \Comparator:clock\[996] = Net_15[33]
Removing Rhs of wire Net_549[998] = \Comparator:Net_1\[997]
Removing Lhs of wire \Threshold:Net_83\[1001] = Net_15[33]
Removing Lhs of wire \Threshold:Net_81\[1002] = Net_15[33]
Removing Lhs of wire \Threshold:Net_82\[1003] = Net_15[33]
Removing Lhs of wire \Pre_Ampli:Net_37\[1011] = Net_15[33]
Removing Lhs of wire \Pre_Ampli:Net_40\[1012] = Net_15[33]
Removing Lhs of wire \Pre_Ampli:Net_38\[1013] = Net_15[33]
Removing Lhs of wire \Pre_Ampli:Net_39\[1014] = Net_15[33]
Removing Lhs of wire tmpOE__LED3_net_0[1021] = one[4]
Removing Lhs of wire \XBee:Net_61\[1028] = \XBee:Net_9\[1027]
Removing Lhs of wire \XBee:BUART:HalfDuplexSend\[1033] = Net_15[33]
Removing Lhs of wire \XBee:BUART:FinalParityType_1\[1034] = Net_15[33]
Removing Lhs of wire \XBee:BUART:FinalParityType_0\[1035] = Net_15[33]
Removing Lhs of wire \XBee:BUART:FinalAddrMode_2\[1036] = Net_15[33]
Removing Lhs of wire \XBee:BUART:FinalAddrMode_1\[1037] = Net_15[33]
Removing Lhs of wire \XBee:BUART:FinalAddrMode_0\[1038] = Net_15[33]
Removing Rhs of wire Net_1269[1045] = \XBee:BUART:rx_interrupt_out\[1046]
Removing Lhs of wire \XBee:BUART:rx_count7_bit8_wire\[1100] = Net_15[33]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:add_vv_vv_MODGEN_2_1\[1108] = \XBee:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_1\[1119]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:add_vv_vv_MODGEN_2_0\[1110] = \XBee:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_0\[1120]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[1111] = \XBee:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[1136]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_4\[1112] = \XBee:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\[1150]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_2:g2:a0:a_1\[1113] = \XBee:BUART:sRX:s23Poll:MODIN2_1\[1114]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODIN2_1\[1114] = \XBee:BUART:pollcount_1\[1106]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_2:g2:a0:a_0\[1115] = \XBee:BUART:sRX:s23Poll:MODIN2_0\[1116]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODIN2_0\[1116] = \XBee:BUART:pollcount_0\[1109]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[1122] = one[4]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[1123] = one[4]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[1124] = \XBee:BUART:pollcount_1\[1106]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODIN3_1\[1125] = \XBee:BUART:pollcount_1\[1106]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[1126] = \XBee:BUART:pollcount_0\[1109]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODIN3_0\[1127] = \XBee:BUART:pollcount_0\[1109]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[1128] = Net_15[33]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[1129] = one[4]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[1130] = \XBee:BUART:pollcount_1\[1106]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[1131] = \XBee:BUART:pollcount_0\[1109]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[1132] = Net_15[33]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[1133] = one[4]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_1\[1138] = \XBee:BUART:pollcount_1\[1106]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODIN4_1\[1139] = \XBee:BUART:pollcount_1\[1106]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_0\[1140] = \XBee:BUART:pollcount_0\[1109]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODIN4_0\[1141] = \XBee:BUART:pollcount_0\[1109]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\[1142] = one[4]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\[1143] = Net_15[33]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_1\[1144] = \XBee:BUART:pollcount_1\[1106]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_0\[1145] = \XBee:BUART:pollcount_0\[1109]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_1\[1146] = one[4]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_0\[1147] = Net_15[33]
Removing Lhs of wire \XBee:BUART:rx_status_1\[1154] = Net_15[33]
Removing Rhs of wire \XBee:BUART:rx_status_2\[1155] = \XBee:BUART:rx_parity_error_status\[1156]
Removing Rhs of wire \XBee:BUART:rx_status_3\[1157] = \XBee:BUART:rx_stop_bit_error\[1158]
Removing Lhs of wire \XBee:BUART:sRX:cmp_vv_vv_MODGEN_5\[1168] = \XBee:BUART:sRX:MODULE_5:g2:a0:lta_0\[1217]
Removing Lhs of wire \XBee:BUART:sRX:cmp_vv_vv_MODGEN_6\[1172] = \XBee:BUART:sRX:MODULE_6:g1:a0:xneq\[1239]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_5:g2:a0:newa_6\[1173] = Net_15[33]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_5:g2:a0:newa_5\[1174] = Net_15[33]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_5:g2:a0:newa_4\[1175] = Net_15[33]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_5:g2:a0:newa_3\[1176] = \XBee:BUART:sRX:MODIN5_6\[1177]
Removing Lhs of wire \XBee:BUART:sRX:MODIN5_6\[1177] = \XBee:BUART:rx_count_6\[1095]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_5:g2:a0:newa_2\[1178] = \XBee:BUART:sRX:MODIN5_5\[1179]
Removing Lhs of wire \XBee:BUART:sRX:MODIN5_5\[1179] = \XBee:BUART:rx_count_5\[1096]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_5:g2:a0:newa_1\[1180] = \XBee:BUART:sRX:MODIN5_4\[1181]
Removing Lhs of wire \XBee:BUART:sRX:MODIN5_4\[1181] = \XBee:BUART:rx_count_4\[1097]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_5:g2:a0:newa_0\[1182] = \XBee:BUART:sRX:MODIN5_3\[1183]
Removing Lhs of wire \XBee:BUART:sRX:MODIN5_3\[1183] = \XBee:BUART:rx_count_3\[1098]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_5:g2:a0:newb_6\[1184] = Net_15[33]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_5:g2:a0:newb_5\[1185] = Net_15[33]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_5:g2:a0:newb_4\[1186] = Net_15[33]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_5:g2:a0:newb_3\[1187] = Net_15[33]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_5:g2:a0:newb_2\[1188] = one[4]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_5:g2:a0:newb_1\[1189] = one[4]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_5:g2:a0:newb_0\[1190] = Net_15[33]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_5:g2:a0:dataa_6\[1191] = Net_15[33]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_5:g2:a0:dataa_5\[1192] = Net_15[33]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_5:g2:a0:dataa_4\[1193] = Net_15[33]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_5:g2:a0:dataa_3\[1194] = \XBee:BUART:rx_count_6\[1095]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_5:g2:a0:dataa_2\[1195] = \XBee:BUART:rx_count_5\[1096]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_5:g2:a0:dataa_1\[1196] = \XBee:BUART:rx_count_4\[1097]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_5:g2:a0:dataa_0\[1197] = \XBee:BUART:rx_count_3\[1098]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_5:g2:a0:datab_6\[1198] = Net_15[33]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_5:g2:a0:datab_5\[1199] = Net_15[33]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_5:g2:a0:datab_4\[1200] = Net_15[33]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_5:g2:a0:datab_3\[1201] = Net_15[33]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_5:g2:a0:datab_2\[1202] = one[4]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_5:g2:a0:datab_1\[1203] = one[4]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_5:g2:a0:datab_0\[1204] = Net_15[33]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_6:g1:a0:newa_0\[1219] = \XBee:BUART:rx_postpoll\[1054]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_6:g1:a0:newb_0\[1220] = \XBee:BUART:rx_parity_bit\[1171]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_6:g1:a0:dataa_0\[1221] = \XBee:BUART:rx_postpoll\[1054]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_6:g1:a0:datab_0\[1222] = \XBee:BUART:rx_parity_bit\[1171]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_6:g1:a0:gx:u0:a_0\[1223] = \XBee:BUART:rx_postpoll\[1054]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_6:g1:a0:gx:u0:b_0\[1224] = \XBee:BUART:rx_parity_bit\[1171]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_0\[1226] = one[4]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_6:g1:a0:gx:u0:eq_0\[1227] = \XBee:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\[1225]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_6:g1:a0:gx:u0:eqi_0\[1228] = \XBee:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\[1225]
Removing Lhs of wire tmpOE__Instruction_net_0[1250] = one[4]
Removing Lhs of wire \Rotation_Register:clk\[1254] = Net_15[33]
Removing Lhs of wire \Rotation_Register:rst\[1255] = Net_15[33]
Removing Rhs of wire Net_1088[1256] = \Rotation_Register:control_out_0\[1257]
Removing Rhs of wire Net_1088[1256] = \Rotation_Register:control_0\[1280]
Removing Rhs of wire Net_1085[1258] = \Rotation_Register:control_out_1\[1259]
Removing Rhs of wire Net_1085[1258] = \Rotation_Register:control_1\[1279]
Removing Rhs of wire Net_1086[1260] = \Rotation_Register:control_out_2\[1261]
Removing Rhs of wire Net_1086[1260] = \Rotation_Register:control_2\[1278]
Removing Rhs of wire Net_1087[1262] = \Rotation_Register:control_out_3\[1263]
Removing Rhs of wire Net_1087[1262] = \Rotation_Register:control_3\[1277]
Removing Rhs of wire Net_1089[1264] = \Rotation_Register:control_out_4\[1265]
Removing Rhs of wire Net_1089[1264] = \Rotation_Register:control_4\[1276]
Removing Rhs of wire Net_1090[1266] = \Rotation_Register:control_out_5\[1267]
Removing Rhs of wire Net_1090[1266] = \Rotation_Register:control_5\[1275]
Removing Rhs of wire Net_1091[1268] = \Rotation_Register:control_out_6\[1269]
Removing Rhs of wire Net_1091[1268] = \Rotation_Register:control_6\[1274]
Removing Rhs of wire Net_1092[1270] = \Rotation_Register:control_out_7\[1271]
Removing Rhs of wire Net_1092[1270] = \Rotation_Register:control_7\[1273]
Removing Lhs of wire \PWM_Front:PWMUDB:ctrl_enable\[1295] = \PWM_Front:PWMUDB:control_7\[1287]
Removing Lhs of wire \PWM_Front:PWMUDB:hwCapture\[1305] = Net_15[33]
Removing Lhs of wire \PWM_Front:PWMUDB:hwEnable\[1306] = \PWM_Front:PWMUDB:control_7\[1287]
Removing Lhs of wire \PWM_Front:PWMUDB:trig_out\[1310] = one[4]
Removing Lhs of wire \PWM_Front:PWMUDB:runmode_enable\\R\[1312] = Net_15[33]
Removing Lhs of wire Net_425[1313] = Net_15[33]
Removing Lhs of wire \PWM_Front:PWMUDB:runmode_enable\\S\[1314] = Net_15[33]
Removing Lhs of wire \PWM_Front:PWMUDB:final_enable\[1315] = \PWM_Front:PWMUDB:runmode_enable\[1311]
Removing Lhs of wire \PWM_Front:PWMUDB:ltch_kill_reg\\R\[1319] = Net_15[33]
Removing Lhs of wire \PWM_Front:PWMUDB:ltch_kill_reg\\S\[1320] = Net_15[33]
Removing Lhs of wire \PWM_Front:PWMUDB:min_kill_reg\\R\[1321] = Net_15[33]
Removing Lhs of wire \PWM_Front:PWMUDB:min_kill_reg\\S\[1322] = Net_15[33]
Removing Lhs of wire \PWM_Front:PWMUDB:final_kill\[1325] = one[4]
Removing Lhs of wire \PWM_Front:PWMUDB:add_vi_vv_MODGEN_7_1\[1329] = \PWM_Front:PWMUDB:MODULE_7:g2:a0:s_1\[1569]
Removing Lhs of wire \PWM_Front:PWMUDB:add_vi_vv_MODGEN_7_0\[1331] = \PWM_Front:PWMUDB:MODULE_7:g2:a0:s_0\[1570]
Removing Lhs of wire \PWM_Front:PWMUDB:dith_count_1\\R\[1332] = Net_15[33]
Removing Lhs of wire \PWM_Front:PWMUDB:dith_count_1\\S\[1333] = Net_15[33]
Removing Lhs of wire \PWM_Front:PWMUDB:dith_count_0\\R\[1334] = Net_15[33]
Removing Lhs of wire \PWM_Front:PWMUDB:dith_count_0\\S\[1335] = Net_15[33]
Removing Lhs of wire \PWM_Front:PWMUDB:status_6\[1338] = Net_15[33]
Removing Rhs of wire \PWM_Front:PWMUDB:status_5\[1339] = \PWM_Front:PWMUDB:final_kill_reg\[1354]
Removing Lhs of wire \PWM_Front:PWMUDB:status_4\[1340] = Net_15[33]
Removing Rhs of wire \PWM_Front:PWMUDB:status_3\[1341] = \PWM_Front:PWMUDB:fifo_full\[1361]
Removing Rhs of wire \PWM_Front:PWMUDB:status_1\[1343] = \PWM_Front:PWMUDB:cmp2_status_reg\[1353]
Removing Rhs of wire \PWM_Front:PWMUDB:status_0\[1344] = \PWM_Front:PWMUDB:cmp1_status_reg\[1352]
Removing Lhs of wire \PWM_Front:PWMUDB:cmp1_status_reg\\R\[1355] = Net_15[33]
Removing Lhs of wire \PWM_Front:PWMUDB:cmp1_status_reg\\S\[1356] = Net_15[33]
Removing Lhs of wire \PWM_Front:PWMUDB:cmp2_status_reg\\R\[1357] = Net_15[33]
Removing Lhs of wire \PWM_Front:PWMUDB:cmp2_status_reg\\S\[1358] = Net_15[33]
Removing Lhs of wire \PWM_Front:PWMUDB:final_kill_reg\\R\[1359] = Net_15[33]
Removing Lhs of wire \PWM_Front:PWMUDB:final_kill_reg\\S\[1360] = Net_15[33]
Removing Lhs of wire \PWM_Front:PWMUDB:cs_addr_2\[1362] = \PWM_Front:PWMUDB:tc_i\[1317]
Removing Lhs of wire \PWM_Front:PWMUDB:cs_addr_1\[1363] = \PWM_Front:PWMUDB:runmode_enable\[1311]
Removing Lhs of wire \PWM_Front:PWMUDB:cs_addr_0\[1364] = Net_15[33]
Removing Lhs of wire \PWM_Front:PWMUDB:compare1\[1397] = \PWM_Front:PWMUDB:cmp1_less\[1368]
Removing Lhs of wire \PWM_Front:PWMUDB:compare2\[1398] = \PWM_Front:PWMUDB:cmp2_less\[1371]
Removing Rhs of wire Net_463[1408] = \PWM_Front:PWMUDB:pwm1_i_reg\[1401]
Removing Rhs of wire Net_475[1409] = \PWM_Front:PWMUDB:pwm2_i_reg\[1403]
Removing Lhs of wire \PWM_Front:PWMUDB:pwm_temp\[1410] = Net_15[33]
Removing Lhs of wire \PWM_Front:PWMUDB:MODULE_7:g2:a0:a_23\[1451] = Net_15[33]
Removing Lhs of wire \PWM_Front:PWMUDB:MODULE_7:g2:a0:a_22\[1452] = Net_15[33]
Removing Lhs of wire \PWM_Front:PWMUDB:MODULE_7:g2:a0:a_21\[1453] = Net_15[33]
Removing Lhs of wire \PWM_Front:PWMUDB:MODULE_7:g2:a0:a_20\[1454] = Net_15[33]
Removing Lhs of wire \PWM_Front:PWMUDB:MODULE_7:g2:a0:a_19\[1455] = Net_15[33]
Removing Lhs of wire \PWM_Front:PWMUDB:MODULE_7:g2:a0:a_18\[1456] = Net_15[33]
Removing Lhs of wire \PWM_Front:PWMUDB:MODULE_7:g2:a0:a_17\[1457] = Net_15[33]
Removing Lhs of wire \PWM_Front:PWMUDB:MODULE_7:g2:a0:a_16\[1458] = Net_15[33]
Removing Lhs of wire \PWM_Front:PWMUDB:MODULE_7:g2:a0:a_15\[1459] = Net_15[33]
Removing Lhs of wire \PWM_Front:PWMUDB:MODULE_7:g2:a0:a_14\[1460] = Net_15[33]
Removing Lhs of wire \PWM_Front:PWMUDB:MODULE_7:g2:a0:a_13\[1461] = Net_15[33]
Removing Lhs of wire \PWM_Front:PWMUDB:MODULE_7:g2:a0:a_12\[1462] = Net_15[33]
Removing Lhs of wire \PWM_Front:PWMUDB:MODULE_7:g2:a0:a_11\[1463] = Net_15[33]
Removing Lhs of wire \PWM_Front:PWMUDB:MODULE_7:g2:a0:a_10\[1464] = Net_15[33]
Removing Lhs of wire \PWM_Front:PWMUDB:MODULE_7:g2:a0:a_9\[1465] = Net_15[33]
Removing Lhs of wire \PWM_Front:PWMUDB:MODULE_7:g2:a0:a_8\[1466] = Net_15[33]
Removing Lhs of wire \PWM_Front:PWMUDB:MODULE_7:g2:a0:a_7\[1467] = Net_15[33]
Removing Lhs of wire \PWM_Front:PWMUDB:MODULE_7:g2:a0:a_6\[1468] = Net_15[33]
Removing Lhs of wire \PWM_Front:PWMUDB:MODULE_7:g2:a0:a_5\[1469] = Net_15[33]
Removing Lhs of wire \PWM_Front:PWMUDB:MODULE_7:g2:a0:a_4\[1470] = Net_15[33]
Removing Lhs of wire \PWM_Front:PWMUDB:MODULE_7:g2:a0:a_3\[1471] = Net_15[33]
Removing Lhs of wire \PWM_Front:PWMUDB:MODULE_7:g2:a0:a_2\[1472] = Net_15[33]
Removing Lhs of wire \PWM_Front:PWMUDB:MODULE_7:g2:a0:a_1\[1473] = \PWM_Front:PWMUDB:MODIN6_1\[1474]
Removing Lhs of wire \PWM_Front:PWMUDB:MODIN6_1\[1474] = \PWM_Front:PWMUDB:dith_count_1\[1328]
Removing Lhs of wire \PWM_Front:PWMUDB:MODULE_7:g2:a0:a_0\[1475] = \PWM_Front:PWMUDB:MODIN6_0\[1476]
Removing Lhs of wire \PWM_Front:PWMUDB:MODIN6_0\[1476] = \PWM_Front:PWMUDB:dith_count_0\[1330]
Removing Lhs of wire \PWM_Front:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_0\[1608] = one[4]
Removing Lhs of wire \PWM_Front:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\[1609] = one[4]
Removing Lhs of wire tmpOE__InhB_Front_Right_net_0[1618] = one[4]
Removing Lhs of wire tmpOE__InhA_Front_Right_net_0[1624] = one[4]
Removing Lhs of wire tmpOE__InhB_Back_Right_net_0[1630] = one[4]
Removing Lhs of wire tmpOE__InhA_Back_Right_net_0[1636] = one[4]
Removing Lhs of wire tmpOE__InhA_Back_Left_net_0[1642] = one[4]
Removing Lhs of wire tmpOE__InhB_Back_Left_net_0[1648] = one[4]
Removing Lhs of wire tmpOE__InhB_Front_Left_net_0[1654] = one[4]
Removing Lhs of wire tmpOE__InhA_Front_Left_net_0[1660] = one[4]
Removing Lhs of wire tmpOE__PWM_Front_Left_net_0[1666] = one[4]
Removing Lhs of wire tmpOE__PWM_Front_Right_net_0[1672] = one[4]
Removing Lhs of wire \PWM_Back:PWMUDB:ctrl_enable\[1691] = \PWM_Back:PWMUDB:control_7\[1683]
Removing Lhs of wire \PWM_Back:PWMUDB:hwCapture\[1701] = Net_15[33]
Removing Lhs of wire \PWM_Back:PWMUDB:hwEnable\[1702] = \PWM_Back:PWMUDB:control_7\[1683]
Removing Lhs of wire \PWM_Back:PWMUDB:trig_out\[1706] = one[4]
Removing Lhs of wire \PWM_Back:PWMUDB:runmode_enable\\R\[1708] = Net_15[33]
Removing Lhs of wire Net_866[1709] = Net_15[33]
Removing Lhs of wire \PWM_Back:PWMUDB:runmode_enable\\S\[1710] = Net_15[33]
Removing Lhs of wire \PWM_Back:PWMUDB:final_enable\[1711] = \PWM_Back:PWMUDB:runmode_enable\[1707]
Removing Lhs of wire \PWM_Back:PWMUDB:ltch_kill_reg\\R\[1715] = Net_15[33]
Removing Lhs of wire \PWM_Back:PWMUDB:ltch_kill_reg\\S\[1716] = Net_15[33]
Removing Lhs of wire \PWM_Back:PWMUDB:min_kill_reg\\R\[1717] = Net_15[33]
Removing Lhs of wire \PWM_Back:PWMUDB:min_kill_reg\\S\[1718] = Net_15[33]
Removing Lhs of wire \PWM_Back:PWMUDB:final_kill\[1721] = one[4]
Removing Lhs of wire \PWM_Back:PWMUDB:add_vi_vv_MODGEN_8_1\[1725] = \PWM_Back:PWMUDB:MODULE_8:g2:a0:s_1\[1965]
Removing Lhs of wire \PWM_Back:PWMUDB:add_vi_vv_MODGEN_8_0\[1727] = \PWM_Back:PWMUDB:MODULE_8:g2:a0:s_0\[1966]
Removing Lhs of wire \PWM_Back:PWMUDB:dith_count_1\\R\[1728] = Net_15[33]
Removing Lhs of wire \PWM_Back:PWMUDB:dith_count_1\\S\[1729] = Net_15[33]
Removing Lhs of wire \PWM_Back:PWMUDB:dith_count_0\\R\[1730] = Net_15[33]
Removing Lhs of wire \PWM_Back:PWMUDB:dith_count_0\\S\[1731] = Net_15[33]
Removing Lhs of wire \PWM_Back:PWMUDB:status_6\[1734] = Net_15[33]
Removing Rhs of wire \PWM_Back:PWMUDB:status_5\[1735] = \PWM_Back:PWMUDB:final_kill_reg\[1750]
Removing Lhs of wire \PWM_Back:PWMUDB:status_4\[1736] = Net_15[33]
Removing Rhs of wire \PWM_Back:PWMUDB:status_3\[1737] = \PWM_Back:PWMUDB:fifo_full\[1757]
Removing Rhs of wire \PWM_Back:PWMUDB:status_1\[1739] = \PWM_Back:PWMUDB:cmp2_status_reg\[1749]
Removing Rhs of wire \PWM_Back:PWMUDB:status_0\[1740] = \PWM_Back:PWMUDB:cmp1_status_reg\[1748]
Removing Lhs of wire \PWM_Back:PWMUDB:cmp1_status_reg\\R\[1751] = Net_15[33]
Removing Lhs of wire \PWM_Back:PWMUDB:cmp1_status_reg\\S\[1752] = Net_15[33]
Removing Lhs of wire \PWM_Back:PWMUDB:cmp2_status_reg\\R\[1753] = Net_15[33]
Removing Lhs of wire \PWM_Back:PWMUDB:cmp2_status_reg\\S\[1754] = Net_15[33]
Removing Lhs of wire \PWM_Back:PWMUDB:final_kill_reg\\R\[1755] = Net_15[33]
Removing Lhs of wire \PWM_Back:PWMUDB:final_kill_reg\\S\[1756] = Net_15[33]
Removing Lhs of wire \PWM_Back:PWMUDB:cs_addr_2\[1758] = \PWM_Back:PWMUDB:tc_i\[1713]
Removing Lhs of wire \PWM_Back:PWMUDB:cs_addr_1\[1759] = \PWM_Back:PWMUDB:runmode_enable\[1707]
Removing Lhs of wire \PWM_Back:PWMUDB:cs_addr_0\[1760] = Net_15[33]
Removing Lhs of wire \PWM_Back:PWMUDB:compare1\[1793] = \PWM_Back:PWMUDB:cmp1_less\[1764]
Removing Lhs of wire \PWM_Back:PWMUDB:compare2\[1794] = \PWM_Back:PWMUDB:cmp2_less\[1767]
Removing Rhs of wire Net_869[1804] = \PWM_Back:PWMUDB:pwm1_i_reg\[1797]
Removing Rhs of wire Net_870[1805] = \PWM_Back:PWMUDB:pwm2_i_reg\[1799]
Removing Lhs of wire \PWM_Back:PWMUDB:pwm_temp\[1806] = Net_15[33]
Removing Lhs of wire \PWM_Back:PWMUDB:MODULE_8:g2:a0:a_23\[1847] = Net_15[33]
Removing Lhs of wire \PWM_Back:PWMUDB:MODULE_8:g2:a0:a_22\[1848] = Net_15[33]
Removing Lhs of wire \PWM_Back:PWMUDB:MODULE_8:g2:a0:a_21\[1849] = Net_15[33]
Removing Lhs of wire \PWM_Back:PWMUDB:MODULE_8:g2:a0:a_20\[1850] = Net_15[33]
Removing Lhs of wire \PWM_Back:PWMUDB:MODULE_8:g2:a0:a_19\[1851] = Net_15[33]
Removing Lhs of wire \PWM_Back:PWMUDB:MODULE_8:g2:a0:a_18\[1852] = Net_15[33]
Removing Lhs of wire \PWM_Back:PWMUDB:MODULE_8:g2:a0:a_17\[1853] = Net_15[33]
Removing Lhs of wire \PWM_Back:PWMUDB:MODULE_8:g2:a0:a_16\[1854] = Net_15[33]
Removing Lhs of wire \PWM_Back:PWMUDB:MODULE_8:g2:a0:a_15\[1855] = Net_15[33]
Removing Lhs of wire \PWM_Back:PWMUDB:MODULE_8:g2:a0:a_14\[1856] = Net_15[33]
Removing Lhs of wire \PWM_Back:PWMUDB:MODULE_8:g2:a0:a_13\[1857] = Net_15[33]
Removing Lhs of wire \PWM_Back:PWMUDB:MODULE_8:g2:a0:a_12\[1858] = Net_15[33]
Removing Lhs of wire \PWM_Back:PWMUDB:MODULE_8:g2:a0:a_11\[1859] = Net_15[33]
Removing Lhs of wire \PWM_Back:PWMUDB:MODULE_8:g2:a0:a_10\[1860] = Net_15[33]
Removing Lhs of wire \PWM_Back:PWMUDB:MODULE_8:g2:a0:a_9\[1861] = Net_15[33]
Removing Lhs of wire \PWM_Back:PWMUDB:MODULE_8:g2:a0:a_8\[1862] = Net_15[33]
Removing Lhs of wire \PWM_Back:PWMUDB:MODULE_8:g2:a0:a_7\[1863] = Net_15[33]
Removing Lhs of wire \PWM_Back:PWMUDB:MODULE_8:g2:a0:a_6\[1864] = Net_15[33]
Removing Lhs of wire \PWM_Back:PWMUDB:MODULE_8:g2:a0:a_5\[1865] = Net_15[33]
Removing Lhs of wire \PWM_Back:PWMUDB:MODULE_8:g2:a0:a_4\[1866] = Net_15[33]
Removing Lhs of wire \PWM_Back:PWMUDB:MODULE_8:g2:a0:a_3\[1867] = Net_15[33]
Removing Lhs of wire \PWM_Back:PWMUDB:MODULE_8:g2:a0:a_2\[1868] = Net_15[33]
Removing Lhs of wire \PWM_Back:PWMUDB:MODULE_8:g2:a0:a_1\[1869] = \PWM_Back:PWMUDB:MODIN7_1\[1870]
Removing Lhs of wire \PWM_Back:PWMUDB:MODIN7_1\[1870] = \PWM_Back:PWMUDB:dith_count_1\[1724]
Removing Lhs of wire \PWM_Back:PWMUDB:MODULE_8:g2:a0:a_0\[1871] = \PWM_Back:PWMUDB:MODIN7_0\[1872]
Removing Lhs of wire \PWM_Back:PWMUDB:MODIN7_0\[1872] = \PWM_Back:PWMUDB:dith_count_0\[1726]
Removing Lhs of wire \PWM_Back:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_0\[2004] = one[4]
Removing Lhs of wire \PWM_Back:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\[2005] = one[4]
Removing Lhs of wire tmpOE__PWM_Back_Left_net_0[2014] = one[4]
Removing Lhs of wire tmpOE__PWM_Back_Right_net_0[2020] = one[4]
Removing Lhs of wire \Out_MAX232:PWMUDB:min_kill_reg\\D\[2026] = one[4]
Removing Lhs of wire \Out_MAX232:PWMUDB:prevCapture\\D\[2027] = Net_15[33]
Removing Lhs of wire \Out_MAX232:PWMUDB:trig_last\\D\[2028] = Net_15[33]
Removing Lhs of wire \Out_MAX232:PWMUDB:ltch_kill_reg\\D\[2031] = one[4]
Removing Lhs of wire \Out_MAX232:PWMUDB:pwm_i_reg\\D\[2034] = \Out_MAX232:PWMUDB:pwm_i\[145]
Removing Lhs of wire \Out_MAX232:PWMUDB:pwm1_i_reg\\D\[2035] = \Out_MAX232:PWMUDB:pwm1_i\[147]
Removing Lhs of wire \Out_MAX232:PWMUDB:pwm2_i_reg\\D\[2036] = \Out_MAX232:PWMUDB:pwm2_i\[149]
Removing Lhs of wire \Timer_TX:TimerUDB:capture_last\\D\[2038] = Net_15[33]
Removing Lhs of wire \Timer_TX:TimerUDB:tc_reg_i\\D\[2039] = \Timer_TX:TimerUDB:status_tc\[452]
Removing Lhs of wire \Timer_TX:TimerUDB:hwEnable_reg\\D\[2040] = \Timer_TX:TimerUDB:control_7\[430]
Removing Lhs of wire \Timer_TX:TimerUDB:capture_out_reg_i\\D\[2041] = \Timer_TX:TimerUDB:capt_fifo_load\[448]
Removing Lhs of wire \Chronometer:CounterUDB:prevCapture\\D\[2043] = Net_15[33]
Removing Lhs of wire \Chronometer:CounterUDB:overflow_reg_i\\D\[2044] = \Chronometer:CounterUDB:overflow\[705]
Removing Lhs of wire \Chronometer:CounterUDB:underflow_reg_i\\D\[2045] = \Chronometer:CounterUDB:underflow\[708]
Removing Lhs of wire \Chronometer:CounterUDB:tc_reg_i\\D\[2046] = \Chronometer:CounterUDB:tc_i\[711]
Removing Lhs of wire \Chronometer:CounterUDB:prevCompare\\D\[2047] = \Chronometer:CounterUDB:cmp_out_i\[713]
Removing Lhs of wire \Chronometer:CounterUDB:cmp_out_reg_i\\D\[2048] = \Chronometer:CounterUDB:cmp_out_i\[713]
Removing Lhs of wire \Chronometer:CounterUDB:count_stored_i\\D\[2049] = Net_960[378]
Removing Lhs of wire \Counter_Pulses:CounterUDB:prevCapture\\D\[2050] = Net_15[33]
Removing Lhs of wire \Counter_Pulses:CounterUDB:overflow_reg_i\\D\[2051] = \Counter_Pulses:CounterUDB:overflow\[948]
Removing Lhs of wire \Counter_Pulses:CounterUDB:underflow_reg_i\\D\[2052] = \Counter_Pulses:CounterUDB:underflow\[951]
Removing Lhs of wire \Counter_Pulses:CounterUDB:tc_reg_i\\D\[2053] = \Counter_Pulses:CounterUDB:reload_tc\[931]
Removing Lhs of wire \Counter_Pulses:CounterUDB:prevCompare\\D\[2054] = \Counter_Pulses:CounterUDB:cmp_out_i\[956]
Removing Lhs of wire \Counter_Pulses:CounterUDB:cmp_out_reg_i\\D\[2055] = \Counter_Pulses:CounterUDB:cmp_out_i\[956]
Removing Lhs of wire \Counter_Pulses:CounterUDB:count_stored_i\\D\[2056] = Net_415[154]
Removing Lhs of wire \XBee:BUART:reset_reg\\D\[2059] = Net_15[33]
Removing Lhs of wire \XBee:BUART:rx_bitclk\\D\[2065] = \XBee:BUART:rx_bitclk_pre\[1089]
Removing Lhs of wire \XBee:BUART:rx_parity_error_pre\\D\[2074] = \XBee:BUART:rx_parity_error_pre\[1166]
Removing Lhs of wire \XBee:BUART:rx_break_status\\D\[2075] = Net_15[33]
Removing Lhs of wire \PWM_Front:PWMUDB:min_kill_reg\\D\[2079] = one[4]
Removing Lhs of wire \PWM_Front:PWMUDB:prevCapture\\D\[2080] = Net_15[33]
Removing Lhs of wire \PWM_Front:PWMUDB:trig_last\\D\[2081] = Net_15[33]
Removing Lhs of wire \PWM_Front:PWMUDB:ltch_kill_reg\\D\[2084] = one[4]
Removing Lhs of wire \PWM_Front:PWMUDB:prevCompare1\\D\[2087] = \PWM_Front:PWMUDB:cmp1\[1347]
Removing Lhs of wire \PWM_Front:PWMUDB:prevCompare2\\D\[2088] = \PWM_Front:PWMUDB:cmp2\[1350]
Removing Lhs of wire \PWM_Front:PWMUDB:cmp1_status_reg\\D\[2089] = \PWM_Front:PWMUDB:cmp1_status\[1348]
Removing Lhs of wire \PWM_Front:PWMUDB:cmp2_status_reg\\D\[2090] = \PWM_Front:PWMUDB:cmp2_status\[1351]
Removing Lhs of wire \PWM_Front:PWMUDB:pwm_i_reg\\D\[2092] = \PWM_Front:PWMUDB:pwm_i\[1400]
Removing Lhs of wire \PWM_Front:PWMUDB:pwm1_i_reg\\D\[2093] = \PWM_Front:PWMUDB:pwm1_i\[1402]
Removing Lhs of wire \PWM_Front:PWMUDB:pwm2_i_reg\\D\[2094] = \PWM_Front:PWMUDB:pwm2_i\[1404]
Removing Lhs of wire \PWM_Front:PWMUDB:tc_i_reg\\D\[2095] = \PWM_Front:PWMUDB:status_2\[1342]
Removing Lhs of wire \PWM_Back:PWMUDB:min_kill_reg\\D\[2096] = one[4]
Removing Lhs of wire \PWM_Back:PWMUDB:prevCapture\\D\[2097] = Net_15[33]
Removing Lhs of wire \PWM_Back:PWMUDB:trig_last\\D\[2098] = Net_15[33]
Removing Lhs of wire \PWM_Back:PWMUDB:ltch_kill_reg\\D\[2101] = one[4]
Removing Lhs of wire \PWM_Back:PWMUDB:prevCompare1\\D\[2104] = \PWM_Back:PWMUDB:cmp1\[1743]
Removing Lhs of wire \PWM_Back:PWMUDB:prevCompare2\\D\[2105] = \PWM_Back:PWMUDB:cmp2\[1746]
Removing Lhs of wire \PWM_Back:PWMUDB:cmp1_status_reg\\D\[2106] = \PWM_Back:PWMUDB:cmp1_status\[1744]
Removing Lhs of wire \PWM_Back:PWMUDB:cmp2_status_reg\\D\[2107] = \PWM_Back:PWMUDB:cmp2_status\[1747]
Removing Lhs of wire \PWM_Back:PWMUDB:pwm_i_reg\\D\[2109] = \PWM_Back:PWMUDB:pwm_i\[1796]
Removing Lhs of wire \PWM_Back:PWMUDB:pwm1_i_reg\\D\[2110] = \PWM_Back:PWMUDB:pwm1_i\[1798]
Removing Lhs of wire \PWM_Back:PWMUDB:pwm2_i_reg\\D\[2111] = \PWM_Back:PWMUDB:pwm2_i\[1800]
Removing Lhs of wire \PWM_Back:PWMUDB:tc_i_reg\\D\[2112] = \PWM_Back:PWMUDB:status_2\[1738]

------------------------------------------------------
Aliased 0 equations, 446 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'Net_15' (cost = 0):
Net_15 <=  ('0') ;

Note:  Expanding virtual equation for '\Out_MAX232:PWMUDB:compare1\' (cost = 0):
\Out_MAX232:PWMUDB:compare1\ <= (not \Out_MAX232:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\Out_MAX232:PWMUDB:compare2\' (cost = 2):
\Out_MAX232:PWMUDB:compare2\ <= (\Out_MAX232:PWMUDB:cmp2_less\
	OR \Out_MAX232:PWMUDB:cmp2_eq\);

Note:  Expanding virtual equation for '\Out_MAX232:PWMUDB:cmp1\' (cost = 0):
\Out_MAX232:PWMUDB:cmp1\ <= (not \Out_MAX232:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\Out_MAX232:PWMUDB:cmp2\' (cost = 2):
\Out_MAX232:PWMUDB:cmp2\ <= (\Out_MAX232:PWMUDB:cmp2_less\
	OR \Out_MAX232:PWMUDB:cmp2_eq\);

Note:  Expanding virtual equation for '\Out_MAX232:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Out_MAX232:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Out_MAX232:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Out_MAX232:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\Out_MAX232:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \Out_MAX232:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Out_MAX232:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\Out_MAX232:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\Out_MAX232:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\Out_MAX232:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\Out_MAX232:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\Out_MAX232:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\Out_MAX232:PWMUDB:dith_count_1\ and \Out_MAX232:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Timer_TX:TimerUDB:fifo_load_polarized\' (cost = 0):
\Timer_TX:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\Timer_TX:TimerUDB:timer_enable\' (cost = 0):
\Timer_TX:TimerUDB:timer_enable\ <= (\Timer_TX:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\Chronometer:CounterUDB:capt_either_edge\' (cost = 0):
\Chronometer:CounterUDB:capt_either_edge\ <= (\Chronometer:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\Chronometer:CounterUDB:overflow\' (cost = 0):
\Chronometer:CounterUDB:overflow\ <= (\Chronometer:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\Chronometer:CounterUDB:underflow\' (cost = 0):
\Chronometer:CounterUDB:underflow\ <=  ('0') ;

Note:  Expanding virtual equation for '\Counter_Pulses:CounterUDB:capt_either_edge\' (cost = 0):
\Counter_Pulses:CounterUDB:capt_either_edge\ <= (\Counter_Pulses:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\Counter_Pulses:CounterUDB:overflow\' (cost = 0):
\Counter_Pulses:CounterUDB:overflow\ <=  ('0') ;

Note:  Expanding virtual equation for '\Counter_Pulses:CounterUDB:underflow\' (cost = 0):
\Counter_Pulses:CounterUDB:underflow\ <= (\Counter_Pulses:CounterUDB:status_1\);

Note:  Expanding virtual equation for '\XBee:BUART:rx_addressmatch\' (cost = 0):
\XBee:BUART:rx_addressmatch\ <= (\XBee:BUART:rx_addressmatch2\
	OR \XBee:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\XBee:BUART:rx_bitclk_pre\' (cost = 1):
\XBee:BUART:rx_bitclk_pre\ <= ((not \XBee:BUART:rx_count_2\ and not \XBee:BUART:rx_count_1\ and not \XBee:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\XBee:BUART:rx_bitclk_pre16x\' (cost = 0):
\XBee:BUART:rx_bitclk_pre16x\ <= ((not \XBee:BUART:rx_count_2\ and \XBee:BUART:rx_count_1\ and \XBee:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\XBee:BUART:rx_poll_bit1\' (cost = 1):
\XBee:BUART:rx_poll_bit1\ <= ((not \XBee:BUART:rx_count_2\ and not \XBee:BUART:rx_count_1\ and \XBee:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\XBee:BUART:rx_poll_bit2\' (cost = 1):
\XBee:BUART:rx_poll_bit2\ <= ((not \XBee:BUART:rx_count_2\ and not \XBee:BUART:rx_count_1\ and not \XBee:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\XBee:BUART:pollingrange\' (cost = 4):
\XBee:BUART:pollingrange\ <= ((not \XBee:BUART:rx_count_2\ and not \XBee:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\XBee:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\XBee:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\XBee:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\XBee:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_0\' (cost = 0):
\XBee:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_0\ <= (not \XBee:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\XBee:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\XBee:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\XBee:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\XBee:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <= (\XBee:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\XBee:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\' (cost = 0):
\XBee:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\ <= (not \XBee:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\XBee:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\' (cost = 0):
\XBee:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\XBee:BUART:sRX:MODULE_5:g2:a0:lta_6\' (cost = 0):
\XBee:BUART:sRX:MODULE_5:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\XBee:BUART:sRX:MODULE_5:g2:a0:gta_6\' (cost = 0):
\XBee:BUART:sRX:MODULE_5:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\XBee:BUART:sRX:MODULE_5:g2:a0:lta_5\' (cost = 0):
\XBee:BUART:sRX:MODULE_5:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\XBee:BUART:sRX:MODULE_5:g2:a0:gta_5\' (cost = 0):
\XBee:BUART:sRX:MODULE_5:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\XBee:BUART:sRX:MODULE_5:g2:a0:lta_4\' (cost = 0):
\XBee:BUART:sRX:MODULE_5:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\XBee:BUART:sRX:MODULE_5:g2:a0:gta_4\' (cost = 0):
\XBee:BUART:sRX:MODULE_5:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\XBee:BUART:sRX:MODULE_5:g2:a0:lta_3\' (cost = 0):
\XBee:BUART:sRX:MODULE_5:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\XBee:BUART:sRX:MODULE_5:g2:a0:gta_3\' (cost = 0):
\XBee:BUART:sRX:MODULE_5:g2:a0:gta_3\ <= (\XBee:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\XBee:BUART:sRX:MODULE_5:g2:a0:lta_2\' (cost = 1):
\XBee:BUART:sRX:MODULE_5:g2:a0:lta_2\ <= ((not \XBee:BUART:rx_count_6\ and not \XBee:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\XBee:BUART:sRX:MODULE_5:g2:a0:gta_2\' (cost = 0):
\XBee:BUART:sRX:MODULE_5:g2:a0:gta_2\ <= (\XBee:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\XBee:BUART:sRX:MODULE_5:g2:a0:lta_1\' (cost = 2):
\XBee:BUART:sRX:MODULE_5:g2:a0:lta_1\ <= ((not \XBee:BUART:rx_count_6\ and not \XBee:BUART:rx_count_4\)
	OR (not \XBee:BUART:rx_count_6\ and not \XBee:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\XBee:BUART:sRX:MODULE_5:g2:a0:gta_1\' (cost = 0):
\XBee:BUART:sRX:MODULE_5:g2:a0:gta_1\ <= (\XBee:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\XBee:BUART:sRX:MODULE_5:g2:a0:lta_0\' (cost = 8):
\XBee:BUART:sRX:MODULE_5:g2:a0:lta_0\ <= ((not \XBee:BUART:rx_count_6\ and not \XBee:BUART:rx_count_4\)
	OR (not \XBee:BUART:rx_count_6\ and not \XBee:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\PWM_Front:PWMUDB:cmp1\' (cost = 0):
\PWM_Front:PWMUDB:cmp1\ <= (\PWM_Front:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_Front:PWMUDB:cmp2\' (cost = 0):
\PWM_Front:PWMUDB:cmp2\ <= (\PWM_Front:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\PWM_Front:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_Front:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_Front:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Front:PWMUDB:MODULE_7:g2:a0:s_0\' (cost = 0):
\PWM_Front:PWMUDB:MODULE_7:g2:a0:s_0\ <= (not \PWM_Front:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Front:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_Front:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Front:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_Front:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Front:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_Front:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_Front:PWMUDB:dith_count_1\ and \PWM_Front:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_Back:PWMUDB:cmp1\' (cost = 0):
\PWM_Back:PWMUDB:cmp1\ <= (\PWM_Back:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_Back:PWMUDB:cmp2\' (cost = 0):
\PWM_Back:PWMUDB:cmp2\ <= (\PWM_Back:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\PWM_Back:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_Back:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_Back:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Back:PWMUDB:MODULE_8:g2:a0:s_0\' (cost = 0):
\PWM_Back:PWMUDB:MODULE_8:g2:a0:s_0\ <= (not \PWM_Back:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Back:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_Back:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Back:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_Back:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Back:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_Back:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_Back:PWMUDB:dith_count_1\ and \PWM_Back:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\Out_MAX232:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\Out_MAX232:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \Out_MAX232:PWMUDB:dith_count_0\ and \Out_MAX232:PWMUDB:dith_count_1\)
	OR (not \Out_MAX232:PWMUDB:dith_count_1\ and \Out_MAX232:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Out_MAX232:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\Out_MAX232:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\Out_MAX232:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\Out_MAX232:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\Out_MAX232:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\Out_MAX232:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\Counter_Pulses:CounterUDB:reload_tc\' (cost = 0):
\Counter_Pulses:CounterUDB:reload_tc\ <= (\Counter_Pulses:CounterUDB:status_1\);

Note:  Expanding virtual equation for '\XBee:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 4):
\XBee:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= ((not \XBee:BUART:pollcount_1\ and not \XBee:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\XBee:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\' (cost = 0):
\XBee:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\ <= (not \XBee:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\XBee:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_1\' (cost = 2):
\XBee:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_1\ <= ((not \XBee:BUART:pollcount_0\ and \XBee:BUART:pollcount_1\)
	OR (not \XBee:BUART:pollcount_1\ and \XBee:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\PWM_Front:PWMUDB:MODULE_7:g2:a0:s_1\' (cost = 2):
\PWM_Front:PWMUDB:MODULE_7:g2:a0:s_1\ <= ((not \PWM_Front:PWMUDB:dith_count_0\ and \PWM_Front:PWMUDB:dith_count_1\)
	OR (not \PWM_Front:PWMUDB:dith_count_1\ and \PWM_Front:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_Front:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_Front:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Front:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_Front:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Front:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_Front:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Back:PWMUDB:MODULE_8:g2:a0:s_1\' (cost = 2):
\PWM_Back:PWMUDB:MODULE_8:g2:a0:s_1\ <= ((not \PWM_Back:PWMUDB:dith_count_0\ and \PWM_Back:PWMUDB:dith_count_1\)
	OR (not \PWM_Back:PWMUDB:dith_count_1\ and \PWM_Back:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_Back:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_Back:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Back:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_Back:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Back:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_Back:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\Out_MAX232:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\Out_MAX232:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\Out_MAX232:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\Out_MAX232:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\Out_MAX232:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\Out_MAX232:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\XBee:BUART:rx_postpoll\' (cost = 72):
\XBee:BUART:rx_postpoll\ <= (\XBee:BUART:pollcount_1\
	OR (Net_7 and \XBee:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\XBee:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\XBee:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\ <= ((not \XBee:BUART:pollcount_1\ and not Net_7 and not \XBee:BUART:rx_parity_bit\)
	OR (not \XBee:BUART:pollcount_1\ and not \XBee:BUART:pollcount_0\ and not \XBee:BUART:rx_parity_bit\)
	OR (\XBee:BUART:pollcount_1\ and \XBee:BUART:rx_parity_bit\)
	OR (Net_7 and \XBee:BUART:pollcount_0\ and \XBee:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\XBee:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\XBee:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_1\ <= ((not \XBee:BUART:pollcount_1\ and not Net_7 and not \XBee:BUART:rx_parity_bit\)
	OR (not \XBee:BUART:pollcount_1\ and not \XBee:BUART:pollcount_0\ and not \XBee:BUART:rx_parity_bit\)
	OR (\XBee:BUART:pollcount_1\ and \XBee:BUART:rx_parity_bit\)
	OR (Net_7 and \XBee:BUART:pollcount_0\ and \XBee:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\PWM_Front:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_Front:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Front:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_Front:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Front:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_Front:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Back:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_Back:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Back:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_Back:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Back:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_Back:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\Out_MAX232:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\Out_MAX232:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\Out_MAX232:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\Out_MAX232:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\Out_MAX232:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\Out_MAX232:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Front:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_Front:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Front:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_Front:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Front:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_Front:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Back:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_Back:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Back:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_Back:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Back:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_Back:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\Out_MAX232:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\Out_MAX232:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\Out_MAX232:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\Out_MAX232:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\Out_MAX232:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\Out_MAX232:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Front:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_Front:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Front:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_Front:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Front:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_Front:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Back:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_Back:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Back:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_Back:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Back:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_Back:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\Out_MAX232:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\Out_MAX232:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\Out_MAX232:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\Out_MAX232:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\Out_MAX232:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\Out_MAX232:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Front:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_Front:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Front:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_Front:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Front:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_Front:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Back:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_Back:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Back:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_Back:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Back:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_Back:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\Out_MAX232:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\Out_MAX232:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\Out_MAX232:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\Out_MAX232:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Front:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_Front:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Front:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_Front:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Back:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_Back:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Back:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_Back:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 119 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Out_MAX232:PWMUDB:final_capture\ to Net_15
Aliasing \Out_MAX232:PWMUDB:pwm_i\ to Net_15
Aliasing \Out_MAX232:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to Net_15
Aliasing \Out_MAX232:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to Net_15
Aliasing \Out_MAX232:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to Net_15
Aliasing \Timer_TX:TimerUDB:capt_fifo_load\ to Net_15
Aliasing \Chronometer:CounterUDB:hwCapture\ to Net_15
Aliasing \Chronometer:CounterUDB:status_3\ to Net_15
Aliasing \Chronometer:CounterUDB:underflow\ to Net_15
Aliasing \Counter_Pulses:CounterUDB:hwCapture\ to Net_15
Aliasing \Counter_Pulses:CounterUDB:status_2\ to Net_15
Aliasing \Counter_Pulses:CounterUDB:overflow\ to Net_15
Aliasing \XBee:BUART:rx_status_0\ to Net_15
Aliasing \XBee:BUART:rx_status_6\ to Net_15
Aliasing \PWM_Front:PWMUDB:final_capture\ to Net_15
Aliasing \PWM_Front:PWMUDB:pwm_i\ to Net_15
Aliasing \PWM_Front:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\ to Net_15
Aliasing \PWM_Front:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\ to Net_15
Aliasing \PWM_Front:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\ to Net_15
Aliasing \PWM_Back:PWMUDB:final_capture\ to Net_15
Aliasing \PWM_Back:PWMUDB:pwm_i\ to Net_15
Aliasing \PWM_Back:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\ to Net_15
Aliasing \PWM_Back:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\ to Net_15
Aliasing \PWM_Back:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\ to Net_15
Aliasing \XBee:BUART:rx_markspace_status\\D\ to Net_15
Aliasing \XBee:BUART:rx_parity_error_status\\D\ to Net_15
Aliasing \XBee:BUART:rx_addr_match_status\\D\ to Net_15
Aliasing \PWM_Front:PWMUDB:final_kill_reg\\D\ to Net_15
Aliasing \PWM_Back:PWMUDB:final_kill_reg\\D\ to Net_15
Removing Lhs of wire \Out_MAX232:PWMUDB:final_capture\[62] = Net_15[33]
Removing Lhs of wire \Out_MAX232:PWMUDB:pwm_i\[145] = Net_15[33]
Removing Lhs of wire \Out_MAX232:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[326] = Net_15[33]
Removing Lhs of wire \Out_MAX232:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[336] = Net_15[33]
Removing Lhs of wire \Out_MAX232:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[346] = Net_15[33]
Removing Lhs of wire \Timer_TX:TimerUDB:capt_fifo_load\[448] = Net_15[33]
Removing Lhs of wire \Timer_TX:TimerUDB:trig_reg\[462] = \Timer_TX:TimerUDB:control_7\[430]
Removing Lhs of wire \Chronometer:CounterUDB:hwCapture\[687] = Net_15[33]
Removing Lhs of wire \Chronometer:CounterUDB:status_3\[697] = Net_15[33]
Removing Lhs of wire \Chronometer:CounterUDB:underflow\[708] = Net_15[33]
Removing Lhs of wire \Chronometer:CounterUDB:tc_i\[711] = \Chronometer:CounterUDB:per_equal\[707]
Removing Lhs of wire \Counter_Pulses:CounterUDB:hwCapture\[928] = Net_15[33]
Removing Rhs of wire \Counter_Pulses:CounterUDB:reload\[929] = \Counter_Pulses:CounterUDB:status_1\[936]
Removing Lhs of wire \Counter_Pulses:CounterUDB:status_2\[938] = Net_15[33]
Removing Lhs of wire \Counter_Pulses:CounterUDB:overflow\[948] = Net_15[33]
Removing Rhs of wire \XBee:BUART:rx_bitclk_enable\[1053] = \XBee:BUART:rx_bitclk\[1101]
Removing Lhs of wire \XBee:BUART:rx_status_0\[1152] = Net_15[33]
Removing Lhs of wire \XBee:BUART:rx_status_6\[1161] = Net_15[33]
Removing Lhs of wire \PWM_Front:PWMUDB:final_capture\[1366] = Net_15[33]
Removing Lhs of wire \PWM_Front:PWMUDB:pwm_i\[1400] = Net_15[33]
Removing Lhs of wire \PWM_Front:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\[1579] = Net_15[33]
Removing Lhs of wire \PWM_Front:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\[1589] = Net_15[33]
Removing Lhs of wire \PWM_Front:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\[1599] = Net_15[33]
Removing Lhs of wire \PWM_Back:PWMUDB:final_capture\[1762] = Net_15[33]
Removing Lhs of wire \PWM_Back:PWMUDB:pwm_i\[1796] = Net_15[33]
Removing Lhs of wire \PWM_Back:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\[1975] = Net_15[33]
Removing Lhs of wire \PWM_Back:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\[1985] = Net_15[33]
Removing Lhs of wire \PWM_Back:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\[1995] = Net_15[33]
Removing Lhs of wire \Out_MAX232:PWMUDB:runmode_enable\\D\[2029] = Net_23[26]
Removing Lhs of wire \XBee:BUART:rx_markspace_status\\D\[2069] = Net_15[33]
Removing Lhs of wire \XBee:BUART:rx_parity_error_status\\D\[2070] = Net_15[33]
Removing Lhs of wire \XBee:BUART:rx_addr_match_status\\D\[2072] = Net_15[33]
Removing Lhs of wire \XBee:BUART:rx_markspace_pre\\D\[2073] = \XBee:BUART:rx_markspace_pre\[1165]
Removing Lhs of wire \XBee:BUART:rx_parity_bit\\D\[2078] = \XBee:BUART:rx_parity_bit\[1171]
Removing Lhs of wire \PWM_Front:PWMUDB:runmode_enable\\D\[2082] = \PWM_Front:PWMUDB:control_7\[1287]
Removing Lhs of wire \PWM_Front:PWMUDB:final_kill_reg\\D\[2091] = Net_15[33]
Removing Lhs of wire \PWM_Back:PWMUDB:runmode_enable\\D\[2099] = \PWM_Back:PWMUDB:control_7\[1683]
Removing Lhs of wire \PWM_Back:PWMUDB:final_kill_reg\\D\[2108] = Net_15[33]

------------------------------------------------------
Aliased 0 equations, 38 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\XBee:BUART:sRX:MODULE_6:g1:a0:xneq\ <= ((not \XBee:BUART:rx_parity_bit\ and Net_7 and \XBee:BUART:pollcount_0\)
	OR (not \XBee:BUART:pollcount_1\ and not \XBee:BUART:pollcount_0\ and \XBee:BUART:rx_parity_bit\)
	OR (not \XBee:BUART:pollcount_1\ and not Net_7 and \XBee:BUART:rx_parity_bit\)
	OR (not \XBee:BUART:rx_parity_bit\ and \XBee:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\Ludovic\Documents\PSoC Creator\CY8CKIT-050\BE_Systemes_Embarques.cydsn\BE_Systemes_Embarques.cyprj" -dcpsoc3 BE_Systemes_Embarques.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 4s.665ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.0.0.432, Family: PSoC3, Started at: Saturday, 28 January 2017 17:50:37
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Ludovic\Documents\PSoC Creator\CY8CKIT-050\BE_Systemes_Embarques.cydsn\BE_Systemes_Embarques.cyprj -d CY8C5868AXI-LP035 BE_Systemes_Embarques.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.043ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \Out_MAX232:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept Net_15
    Removed wire end \Out_MAX232:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept Net_15
    Removed wire end \Out_MAX232:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept Net_15
    Removed wire end \PWM_Front:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\ kept Net_15
    Removed wire end \PWM_Front:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\ kept Net_15
    Removed wire end \PWM_Front:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\ kept Net_15
    Removed wire end \PWM_Back:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_24\ kept Net_15
    Removed wire end \PWM_Back:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_16\ kept Net_15
    Removed wire end \PWM_Back:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\ kept Net_15
    Converted constant MacroCell: \Out_MAX232:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Out_MAX232:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \Out_MAX232:PWMUDB:pwm_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \Timer_TX:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \Timer_TX:TimerUDB:capture_out_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \Chronometer:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Chronometer:CounterUDB:underflow_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \Counter_Pulses:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Counter_Pulses:CounterUDB:overflow_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \XBee:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \XBee:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \XBee:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \XBee:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \XBee:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Front:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Front:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Front:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Front:PWMUDB:pwm_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Back:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Back:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Back:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Back:PWMUDB:pwm_i_reg\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clk'. Fanout=11, Signal=Net_1020
    Digital Clock 1: Automatic-assigning  clock 'Clock_2'. Fanout=1, Signal=Net_867
    Digital Clock 2: Automatic-assigning  clock 'Clock_1'. Fanout=1, Signal=Net_412
    Digital Clock 3: Automatic-assigning  clock 'XBee_IntClock'. Fanout=1, Signal=\XBee:Net_9\
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \Out_MAX232:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clk was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clk, EnableOut: Constant 1
    UDB Clk/Enable \Timer_TX:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clk was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clk, EnableOut: Constant 1
    UDB Clk/Enable \Timer_TX:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clk was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clk, EnableOut: Constant 1
    UDB Clk/Enable \Chronometer:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clk was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clk, EnableOut: Constant 1
    UDB Clk/Enable \Chronometer:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clk was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clk, EnableOut: Constant 1
    UDB Clk/Enable \Counter_Pulses:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clk was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clk, EnableOut: Constant 1
    UDB Clk/Enable \Counter_Pulses:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clk was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clk, EnableOut: Constant 1
    UDB Clk/Enable \XBee:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: XBee_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: XBee_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \PWM_Front:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \PWM_Back:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing Net_806, Duplicate of \Counter_Pulses:CounterUDB:underflow_reg_i\ 
    MacroCell: Name=Net_806, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1020) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_Pulses:CounterUDB:reload\
        );
        Output = Net_806 (fanout=1)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \XBee:BUART:rx_parity_bit\, Duplicate of \XBee:BUART:rx_state_1\ 
    MacroCell: Name=\XBee:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \XBee:BUART:rx_parity_bit\ (fanout=0)

    Removing \XBee:BUART:rx_address_detected\, Duplicate of \XBee:BUART:rx_state_1\ 
    MacroCell: Name=\XBee:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \XBee:BUART:rx_address_detected\ (fanout=0)

    Removing \XBee:BUART:rx_parity_error_pre\, Duplicate of \XBee:BUART:rx_state_1\ 
    MacroCell: Name=\XBee:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \XBee:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \XBee:BUART:rx_markspace_pre\, Duplicate of \XBee:BUART:rx_state_1\ 
    MacroCell: Name=\XBee:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \XBee:BUART:rx_markspace_pre\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = TX1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TX1(0)__PA ,
            input => Net_735 ,
            pad => TX1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TX2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TX2(0)__PA ,
            input => Net_415 ,
            pad => TX2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RX(0)__PA ,
            analog_term => Net_1055 ,
            pad => RX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Test_Ampli(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Test_Ampli(0)__PA ,
            analog_term => Net_542 ,
            pad => Test_Ampli(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(0)\__PA ,
            pad => \LCD:LCDPort(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(1)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(1)\__PA ,
            pad => \LCD:LCDPort(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(2)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(2)\__PA ,
            pad => \LCD:LCDPort(2)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(3)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(3)\__PA ,
            pad => \LCD:LCDPort(3)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(4)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(4)\__PA ,
            pad => \LCD:LCDPort(4)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(5)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(5)\__PA ,
            pad => \LCD:LCDPort(5)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(6)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(6)\__PA ,
            pad => \LCD:LCDPort(6)_PAD\ );
        Properties:
        {
        }

    Pin : Name = LED3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED3(0)__PA ,
            input => Net_549 ,
            pad => LED3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Instruction(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Instruction(0)__PA ,
            fb => Net_7 ,
            pad => Instruction(0)_PAD );
        Properties:
        {
        }

    Pin : Name = InhB_Front_Right(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => InhB_Front_Right(0)__PA ,
            input => Net_1088 ,
            pad => InhB_Front_Right(0)_PAD );
        Properties:
        {
        }

    Pin : Name = InhA_Front_Right(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => InhA_Front_Right(0)__PA ,
            input => Net_1085 ,
            pad => InhA_Front_Right(0)_PAD );
        Properties:
        {
        }

    Pin : Name = InhB_Back_Right(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => InhB_Back_Right(0)__PA ,
            input => Net_1086 ,
            pad => InhB_Back_Right(0)_PAD );
        Properties:
        {
        }

    Pin : Name = InhA_Back_Right(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => InhA_Back_Right(0)__PA ,
            input => Net_1087 ,
            pad => InhA_Back_Right(0)_PAD );
        Properties:
        {
        }

    Pin : Name = InhA_Back_Left(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => InhA_Back_Left(0)__PA ,
            input => Net_1089 ,
            pad => InhA_Back_Left(0)_PAD );
        Properties:
        {
        }

    Pin : Name = InhB_Back_Left(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => InhB_Back_Left(0)__PA ,
            input => Net_1090 ,
            pad => InhB_Back_Left(0)_PAD );
        Properties:
        {
        }

    Pin : Name = InhB_Front_Left(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => InhB_Front_Left(0)__PA ,
            input => Net_1091 ,
            pad => InhB_Front_Left(0)_PAD );
        Properties:
        {
        }

    Pin : Name = InhA_Front_Left(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => InhA_Front_Left(0)__PA ,
            input => Net_1092 ,
            pad => InhA_Front_Left(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PWM_Front_Left(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PWM_Front_Left(0)__PA ,
            input => Net_463 ,
            pad => PWM_Front_Left(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PWM_Front_Right(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PWM_Front_Right(0)__PA ,
            input => Net_475 ,
            pad => PWM_Front_Right(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PWM_Back_Left(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PWM_Back_Left(0)__PA ,
            input => Net_869 ,
            pad => PWM_Back_Left(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PWM_Back_Right(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PWM_Back_Right(0)__PA ,
            input => Net_870 ,
            pad => PWM_Back_Right(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\Timer_TX:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_TX:TimerUDB:control_7\ * \Timer_TX:TimerUDB:per_zero\
        );
        Output = \Timer_TX:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\Chronometer:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Chronometer:CounterUDB:cmp_out_i\ * 
              !\Chronometer:CounterUDB:prevCompare\
        );
        Output = \Chronometer:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\Chronometer:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Chronometer:CounterUDB:per_equal\ * 
              !\Chronometer:CounterUDB:overflow_reg_i\
        );
        Output = \Chronometer:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\Chronometer:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_960 * \Chronometer:CounterUDB:control_7\ * 
              !\Chronometer:CounterUDB:count_stored_i\
        );
        Output = \Chronometer:CounterUDB:count_enable\ (fanout=4)

    MacroCell: Name=\Counter_Pulses:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_Pulses:CounterUDB:cmp_out_i\ * 
              !\Counter_Pulses:CounterUDB:prevCompare\
        );
        Output = \Counter_Pulses:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\Counter_Pulses:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_Pulses:CounterUDB:reload\ * 
              !\Counter_Pulses:CounterUDB:underflow_reg_i\
        );
        Output = \Counter_Pulses:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\Counter_Pulses:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_415 * \Counter_Pulses:CounterUDB:control_7\ * 
              !\Counter_Pulses:CounterUDB:count_stored_i\
        );
        Output = \Counter_Pulses:CounterUDB:count_enable\ (fanout=1)

    MacroCell: Name=\XBee:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\XBee:BUART:rx_state_1\ * !\XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\
        );
        Output = \XBee:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\XBee:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \XBee:BUART:pollcount_1\
            + Net_7 * \XBee:BUART:pollcount_0\
        );
        Output = \XBee:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\XBee:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \XBee:BUART:rx_load_fifo\ * \XBee:BUART:rx_fifofull\
        );
        Output = \XBee:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\XBee:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \XBee:BUART:rx_fifonotempty\ * \XBee:BUART:rx_state_stop1_reg\
        );
        Output = \XBee:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\PWM_Front:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Front:PWMUDB:runmode_enable\ * \PWM_Front:PWMUDB:tc_i\
        );
        Output = \PWM_Front:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM_Back:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Back:PWMUDB:runmode_enable\ * \PWM_Back:PWMUDB:tc_i\
        );
        Output = \PWM_Back:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=4)

    MacroCell: Name=\Out_MAX232:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1020) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_23
        );
        Output = \Out_MAX232:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=Net_735, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1020) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Out_MAX232:PWMUDB:runmode_enable\ * 
              !\Out_MAX232:PWMUDB:cmp1_less\
        );
        Output = Net_735 (fanout=1)

    MacroCell: Name=Net_415, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1020) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Out_MAX232:PWMUDB:runmode_enable\ * 
              \Out_MAX232:PWMUDB:cmp2_eq\
            + \Out_MAX232:PWMUDB:runmode_enable\ * 
              \Out_MAX232:PWMUDB:cmp2_less\
        );
        Output = Net_415 (fanout=3)

    MacroCell: Name=Net_1052, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1020) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_TX:TimerUDB:control_7\ * \Timer_TX:TimerUDB:per_zero\
        );
        Output = Net_1052 (fanout=8)

    MacroCell: Name=Net_860, Mode=(T-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1020) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_937
        );
        Output = Net_860 (fanout=1)

    MacroCell: Name=\Chronometer:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1020) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Chronometer:CounterUDB:per_equal\
        );
        Output = \Chronometer:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\Chronometer:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1020) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Chronometer:CounterUDB:cmp_out_i\
        );
        Output = \Chronometer:CounterUDB:prevCompare\ (fanout=1)

    MacroCell: Name=\Chronometer:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1020) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_960
        );
        Output = \Chronometer:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\Counter_Pulses:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1020) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_Pulses:CounterUDB:reload\
        );
        Output = \Counter_Pulses:CounterUDB:underflow_reg_i\ (fanout=2)

    MacroCell: Name=\Counter_Pulses:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1020) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_Pulses:CounterUDB:cmp_out_i\
        );
        Output = \Counter_Pulses:CounterUDB:prevCompare\ (fanout=1)

    MacroCell: Name=\Counter_Pulses:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1020) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_415
        );
        Output = \Counter_Pulses:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=Net_23, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1020) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_23 * !\Counter_Pulses:CounterUDB:underflow_reg_i\
            + Net_1052 * !\Counter_Pulses:CounterUDB:underflow_reg_i\
        );
        Output = Net_23 (fanout=2)

    MacroCell: Name=Net_937, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1020) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_1052 * !Net_549
            + Net_937 * !Net_549
        );
        Output = Net_937 (fanout=2)

    MacroCell: Name=\XBee:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \XBee:BUART:rx_state_1\ (fanout=8)

    MacroCell: Name=\XBee:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\XBee:BUART:rx_state_1\ * !\XBee:BUART:rx_state_0\ * 
              \XBee:BUART:rx_bitclk_enable\ * !\XBee:BUART:rx_state_3\ * 
              \XBee:BUART:rx_state_2\ * !\XBee:BUART:pollcount_1\ * !Net_7
            + !\XBee:BUART:rx_state_1\ * !\XBee:BUART:rx_state_0\ * 
              \XBee:BUART:rx_bitclk_enable\ * !\XBee:BUART:rx_state_3\ * 
              \XBee:BUART:rx_state_2\ * !\XBee:BUART:pollcount_1\ * 
              !\XBee:BUART:pollcount_0\
            + !\XBee:BUART:rx_state_1\ * \XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\ * 
              !\XBee:BUART:rx_count_6\ * !\XBee:BUART:rx_count_5\
            + !\XBee:BUART:rx_state_1\ * \XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\ * 
              !\XBee:BUART:rx_count_6\ * !\XBee:BUART:rx_count_4\
        );
        Output = \XBee:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\XBee:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\XBee:BUART:rx_state_1\ * !\XBee:BUART:rx_state_0\ * 
              \XBee:BUART:rx_bitclk_enable\ * \XBee:BUART:rx_state_3\ * 
              !\XBee:BUART:rx_state_2\
            + !\XBee:BUART:rx_state_1\ * \XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\ * 
              !\XBee:BUART:rx_count_6\ * !\XBee:BUART:rx_count_5\
            + !\XBee:BUART:rx_state_1\ * \XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\ * 
              !\XBee:BUART:rx_count_6\ * !\XBee:BUART:rx_count_4\
        );
        Output = \XBee:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\XBee:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\XBee:BUART:rx_state_1\ * !\XBee:BUART:rx_state_0\ * 
              \XBee:BUART:rx_bitclk_enable\ * \XBee:BUART:rx_state_3\ * 
              \XBee:BUART:rx_state_2\
            + !\XBee:BUART:rx_state_1\ * \XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\ * 
              !\XBee:BUART:rx_count_6\ * !\XBee:BUART:rx_count_5\
            + !\XBee:BUART:rx_state_1\ * \XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\ * 
              !\XBee:BUART:rx_count_6\ * !\XBee:BUART:rx_count_4\
        );
        Output = \XBee:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\XBee:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\XBee:BUART:rx_state_1\ * !\XBee:BUART:rx_state_0\ * 
              \XBee:BUART:rx_bitclk_enable\ * \XBee:BUART:rx_state_3\
            + !\XBee:BUART:rx_state_1\ * !\XBee:BUART:rx_state_0\ * 
              \XBee:BUART:rx_bitclk_enable\ * \XBee:BUART:rx_state_2\
            + !\XBee:BUART:rx_state_1\ * !\XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\ * !Net_7 * 
              \XBee:BUART:rx_last\
            + !\XBee:BUART:rx_state_1\ * \XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\ * 
              !\XBee:BUART:rx_count_6\ * !\XBee:BUART:rx_count_5\
            + !\XBee:BUART:rx_state_1\ * \XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\ * 
              !\XBee:BUART:rx_count_6\ * !\XBee:BUART:rx_count_4\
        );
        Output = \XBee:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\XBee:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\XBee:BUART:rx_count_2\ * !\XBee:BUART:rx_count_1\ * 
              !\XBee:BUART:rx_count_0\
        );
        Output = \XBee:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\XBee:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\XBee:BUART:rx_state_1\ * !\XBee:BUART:rx_state_0\ * 
              \XBee:BUART:rx_state_3\ * \XBee:BUART:rx_state_2\
        );
        Output = \XBee:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\XBee:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\XBee:BUART:rx_count_2\ * !\XBee:BUART:rx_count_1\ * 
              !\XBee:BUART:pollcount_1\ * Net_7 * \XBee:BUART:pollcount_0\
            + !\XBee:BUART:rx_count_2\ * !\XBee:BUART:rx_count_1\ * 
              \XBee:BUART:pollcount_1\ * !Net_7
            + !\XBee:BUART:rx_count_2\ * !\XBee:BUART:rx_count_1\ * 
              \XBee:BUART:pollcount_1\ * !\XBee:BUART:pollcount_0\
        );
        Output = \XBee:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\XBee:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\XBee:BUART:rx_count_2\ * !\XBee:BUART:rx_count_1\ * !Net_7 * 
              \XBee:BUART:pollcount_0\
            + !\XBee:BUART:rx_count_2\ * !\XBee:BUART:rx_count_1\ * Net_7 * 
              !\XBee:BUART:pollcount_0\
        );
        Output = \XBee:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\XBee:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\XBee:BUART:rx_state_1\ * !\XBee:BUART:rx_state_0\ * 
              \XBee:BUART:rx_bitclk_enable\ * \XBee:BUART:rx_state_3\ * 
              \XBee:BUART:rx_state_2\ * !\XBee:BUART:pollcount_1\ * !Net_7
            + !\XBee:BUART:rx_state_1\ * !\XBee:BUART:rx_state_0\ * 
              \XBee:BUART:rx_bitclk_enable\ * \XBee:BUART:rx_state_3\ * 
              \XBee:BUART:rx_state_2\ * !\XBee:BUART:pollcount_1\ * 
              !\XBee:BUART:pollcount_0\
        );
        Output = \XBee:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\XBee:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_7
        );
        Output = \XBee:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\PWM_Front:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_412) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Front:PWMUDB:control_7\
        );
        Output = \PWM_Front:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM_Front:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_412) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Front:PWMUDB:cmp1_less\
        );
        Output = \PWM_Front:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_Front:PWMUDB:prevCompare2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_412) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Front:PWMUDB:cmp2_less\
        );
        Output = \PWM_Front:PWMUDB:prevCompare2\ (fanout=1)

    MacroCell: Name=\PWM_Front:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_412) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Front:PWMUDB:prevCompare1\ * \PWM_Front:PWMUDB:cmp1_less\
        );
        Output = \PWM_Front:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\PWM_Front:PWMUDB:status_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_412) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Front:PWMUDB:prevCompare2\ * \PWM_Front:PWMUDB:cmp2_less\
        );
        Output = \PWM_Front:PWMUDB:status_1\ (fanout=1)

    MacroCell: Name=Net_463, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_412) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Front:PWMUDB:runmode_enable\ * 
              \PWM_Front:PWMUDB:cmp1_less\
        );
        Output = Net_463 (fanout=1)

    MacroCell: Name=Net_475, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_412) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Front:PWMUDB:runmode_enable\ * 
              \PWM_Front:PWMUDB:cmp2_less\
        );
        Output = Net_475 (fanout=1)

    MacroCell: Name=\PWM_Back:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_867) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Back:PWMUDB:control_7\
        );
        Output = \PWM_Back:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM_Back:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_867) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Back:PWMUDB:cmp1_less\
        );
        Output = \PWM_Back:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_Back:PWMUDB:prevCompare2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_867) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Back:PWMUDB:cmp2_less\
        );
        Output = \PWM_Back:PWMUDB:prevCompare2\ (fanout=1)

    MacroCell: Name=\PWM_Back:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_867) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Back:PWMUDB:prevCompare1\ * \PWM_Back:PWMUDB:cmp1_less\
        );
        Output = \PWM_Back:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\PWM_Back:PWMUDB:status_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_867) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Back:PWMUDB:prevCompare2\ * \PWM_Back:PWMUDB:cmp2_less\
        );
        Output = \PWM_Back:PWMUDB:status_1\ (fanout=1)

    MacroCell: Name=Net_869, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_867) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Back:PWMUDB:runmode_enable\ * \PWM_Back:PWMUDB:cmp1_less\
        );
        Output = Net_869 (fanout=1)

    MacroCell: Name=Net_870, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_867) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Back:PWMUDB:runmode_enable\ * \PWM_Back:PWMUDB:cmp2_less\
        );
        Output = Net_870 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\Out_MAX232:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_1020 ,
            cs_addr_2 => \Out_MAX232:PWMUDB:tc_i\ ,
            cs_addr_1 => \Out_MAX232:PWMUDB:runmode_enable\ ,
            chain_out => \Out_MAX232:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Out_MAX232:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\Out_MAX232:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_1020 ,
            cs_addr_2 => \Out_MAX232:PWMUDB:tc_i\ ,
            cs_addr_1 => \Out_MAX232:PWMUDB:runmode_enable\ ,
            cl0_comb => \Out_MAX232:PWMUDB:cmp1_less\ ,
            z0_comb => \Out_MAX232:PWMUDB:tc_i\ ,
            ce1_comb => \Out_MAX232:PWMUDB:cmp2_eq\ ,
            cl1_comb => \Out_MAX232:PWMUDB:cmp2_less\ ,
            chain_in => \Out_MAX232:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Out_MAX232:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\Timer_TX:TimerUDB:sT32:timerdp:u0\
        PORT MAP (
            clock => Net_1020 ,
            cs_addr_1 => \Timer_TX:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_TX:TimerUDB:per_zero\ ,
            chain_out => \Timer_TX:TimerUDB:sT32:timerdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Timer_TX:TimerUDB:sT32:timerdp:u1\

    datapathcell: Name =\Timer_TX:TimerUDB:sT32:timerdp:u1\
        PORT MAP (
            clock => Net_1020 ,
            cs_addr_1 => \Timer_TX:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_TX:TimerUDB:per_zero\ ,
            chain_in => \Timer_TX:TimerUDB:sT32:timerdp:carry0\ ,
            chain_out => \Timer_TX:TimerUDB:sT32:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer_TX:TimerUDB:sT32:timerdp:u0\
        Next in chain : \Timer_TX:TimerUDB:sT32:timerdp:u2\

    datapathcell: Name =\Timer_TX:TimerUDB:sT32:timerdp:u2\
        PORT MAP (
            clock => Net_1020 ,
            cs_addr_1 => \Timer_TX:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_TX:TimerUDB:per_zero\ ,
            chain_in => \Timer_TX:TimerUDB:sT32:timerdp:carry1\ ,
            chain_out => \Timer_TX:TimerUDB:sT32:timerdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer_TX:TimerUDB:sT32:timerdp:u1\
        Next in chain : \Timer_TX:TimerUDB:sT32:timerdp:u3\

    datapathcell: Name =\Timer_TX:TimerUDB:sT32:timerdp:u3\
        PORT MAP (
            clock => Net_1020 ,
            cs_addr_1 => \Timer_TX:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_TX:TimerUDB:per_zero\ ,
            z0_comb => \Timer_TX:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Timer_TX:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Timer_TX:TimerUDB:status_2\ ,
            chain_in => \Timer_TX:TimerUDB:sT32:timerdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer_TX:TimerUDB:sT32:timerdp:u2\

    datapathcell: Name =\Chronometer:CounterUDB:sC32:counterdp:u0\
        PORT MAP (
            clock => Net_1020 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Chronometer:CounterUDB:count_enable\ ,
            cs_addr_0 => Net_1052 ,
            chain_out => \Chronometer:CounterUDB:sC32:counterdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Chronometer:CounterUDB:sC32:counterdp:u1\

    datapathcell: Name =\Chronometer:CounterUDB:sC32:counterdp:u1\
        PORT MAP (
            clock => Net_1020 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Chronometer:CounterUDB:count_enable\ ,
            cs_addr_0 => Net_1052 ,
            chain_in => \Chronometer:CounterUDB:sC32:counterdp:carry0\ ,
            chain_out => \Chronometer:CounterUDB:sC32:counterdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Chronometer:CounterUDB:sC32:counterdp:u0\
        Next in chain : \Chronometer:CounterUDB:sC32:counterdp:u2\

    datapathcell: Name =\Chronometer:CounterUDB:sC32:counterdp:u2\
        PORT MAP (
            clock => Net_1020 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Chronometer:CounterUDB:count_enable\ ,
            cs_addr_0 => Net_1052 ,
            chain_in => \Chronometer:CounterUDB:sC32:counterdp:carry1\ ,
            chain_out => \Chronometer:CounterUDB:sC32:counterdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Chronometer:CounterUDB:sC32:counterdp:u1\
        Next in chain : \Chronometer:CounterUDB:sC32:counterdp:u3\

    datapathcell: Name =\Chronometer:CounterUDB:sC32:counterdp:u3\
        PORT MAP (
            clock => Net_1020 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Chronometer:CounterUDB:count_enable\ ,
            cs_addr_0 => Net_1052 ,
            ce0_comb => \Chronometer:CounterUDB:per_equal\ ,
            z0_comb => \Chronometer:CounterUDB:status_1\ ,
            ce1_comb => \Chronometer:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \Chronometer:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \Chronometer:CounterUDB:status_5\ ,
            chain_in => \Chronometer:CounterUDB:sC32:counterdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Chronometer:CounterUDB:sC32:counterdp:u2\

    datapathcell: Name =\Counter_Pulses:CounterUDB:sC8:counterdp:u0\
        PORT MAP (
            clock => Net_1020 ,
            cs_addr_1 => \Counter_Pulses:CounterUDB:count_enable\ ,
            cs_addr_0 => \Counter_Pulses:CounterUDB:reload\ ,
            z0_comb => \Counter_Pulses:CounterUDB:reload\ ,
            ce1_comb => \Counter_Pulses:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \Counter_Pulses:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \Counter_Pulses:CounterUDB:status_5\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\XBee:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \XBee:Net_9\ ,
            cs_addr_2 => \XBee:BUART:rx_state_1\ ,
            cs_addr_1 => \XBee:BUART:rx_state_0\ ,
            cs_addr_0 => \XBee:BUART:rx_bitclk_enable\ ,
            route_si => \XBee:BUART:rx_postpoll\ ,
            f0_load => \XBee:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \XBee:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \XBee:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_Front:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_412 ,
            cs_addr_2 => \PWM_Front:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_Front:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_Front:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_Front:PWMUDB:tc_i\ ,
            cl1_comb => \PWM_Front:PWMUDB:cmp2_less\ ,
            f1_blk_stat_comb => \PWM_Front:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_Back:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_867 ,
            cs_addr_2 => \PWM_Back:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_Back:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_Back:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_Back:PWMUDB:tc_i\ ,
            cl1_comb => \PWM_Back:PWMUDB:cmp2_less\ ,
            f1_blk_stat_comb => \PWM_Back:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\Timer_TX:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => Net_1020 ,
            status_3 => \Timer_TX:TimerUDB:status_3\ ,
            status_2 => \Timer_TX:TimerUDB:status_2\ ,
            status_0 => \Timer_TX:TimerUDB:status_tc\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Chronometer:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => Net_1052 ,
            clock => Net_1020 ,
            status_6 => \Chronometer:CounterUDB:status_6\ ,
            status_5 => \Chronometer:CounterUDB:status_5\ ,
            status_2 => \Chronometer:CounterUDB:status_2\ ,
            status_1 => \Chronometer:CounterUDB:status_1\ ,
            status_0 => \Chronometer:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Counter_Pulses:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            clock => Net_1020 ,
            status_6 => \Counter_Pulses:CounterUDB:status_6\ ,
            status_5 => \Counter_Pulses:CounterUDB:status_5\ ,
            status_3 => \Counter_Pulses:CounterUDB:status_3\ ,
            status_1 => \Counter_Pulses:CounterUDB:reload\ ,
            status_0 => \Counter_Pulses:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\XBee:BUART:sRX:RxSts\
        PORT MAP (
            clock => \XBee:Net_9\ ,
            status_5 => \XBee:BUART:rx_status_5\ ,
            status_4 => \XBee:BUART:rx_status_4\ ,
            status_3 => \XBee:BUART:rx_status_3\ ,
            interrupt => Net_1269 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_Front:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_412 ,
            status_3 => \PWM_Front:PWMUDB:status_3\ ,
            status_2 => \PWM_Front:PWMUDB:status_2\ ,
            status_1 => \PWM_Front:PWMUDB:status_1\ ,
            status_0 => \PWM_Front:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_Back:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_867 ,
            status_3 => \PWM_Back:PWMUDB:status_3\ ,
            status_2 => \PWM_Back:PWMUDB:status_2\ ,
            status_1 => \PWM_Back:PWMUDB:status_1\ ,
            status_0 => \PWM_Back:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =\Synchro:genblk1[0]:INST\
        PORT MAP (
            clock => Net_1020 ,
            in => Net_860 ,
            out => Net_960 );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Timer_TX:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_1020 ,
            control_7 => \Timer_TX:TimerUDB:control_7\ ,
            control_6 => \Timer_TX:TimerUDB:control_6\ ,
            control_5 => \Timer_TX:TimerUDB:control_5\ ,
            control_4 => \Timer_TX:TimerUDB:control_4\ ,
            control_3 => \Timer_TX:TimerUDB:control_3\ ,
            control_2 => \Timer_TX:TimerUDB:control_2\ ,
            control_1 => \Timer_TX:TimerUDB:control_1\ ,
            control_0 => \Timer_TX:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Chronometer:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_1020 ,
            control_7 => \Chronometer:CounterUDB:control_7\ ,
            control_6 => \Chronometer:CounterUDB:control_6\ ,
            control_5 => \Chronometer:CounterUDB:control_5\ ,
            control_4 => \Chronometer:CounterUDB:control_4\ ,
            control_3 => \Chronometer:CounterUDB:control_3\ ,
            control_2 => \Chronometer:CounterUDB:control_2\ ,
            control_1 => \Chronometer:CounterUDB:control_1\ ,
            control_0 => \Chronometer:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Counter_Pulses:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_1020 ,
            control_7 => \Counter_Pulses:CounterUDB:control_7\ ,
            control_6 => \Counter_Pulses:CounterUDB:control_6\ ,
            control_5 => \Counter_Pulses:CounterUDB:control_5\ ,
            control_4 => \Counter_Pulses:CounterUDB:control_4\ ,
            control_3 => \Counter_Pulses:CounterUDB:control_3\ ,
            control_2 => \Counter_Pulses:CounterUDB:control_2\ ,
            control_1 => \Counter_Pulses:CounterUDB:control_1\ ,
            control_0 => \Counter_Pulses:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Rotation_Register:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Net_1092 ,
            control_6 => Net_1091 ,
            control_5 => Net_1090 ,
            control_4 => Net_1089 ,
            control_3 => Net_1087 ,
            control_2 => Net_1086 ,
            control_1 => Net_1085 ,
            control_0 => Net_1088 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\PWM_Front:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_412 ,
            control_7 => \PWM_Front:PWMUDB:control_7\ ,
            control_6 => \PWM_Front:PWMUDB:control_6\ ,
            control_5 => \PWM_Front:PWMUDB:control_5\ ,
            control_4 => \PWM_Front:PWMUDB:control_4\ ,
            control_3 => \PWM_Front:PWMUDB:control_3\ ,
            control_2 => \PWM_Front:PWMUDB:control_2\ ,
            control_1 => \PWM_Front:PWMUDB:control_1\ ,
            control_0 => \PWM_Front:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_Back:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_867 ,
            control_7 => \PWM_Back:PWMUDB:control_7\ ,
            control_6 => \PWM_Back:PWMUDB:control_6\ ,
            control_5 => \PWM_Back:PWMUDB:control_5\ ,
            control_4 => \PWM_Back:PWMUDB:control_4\ ,
            control_3 => \PWM_Back:PWMUDB:control_3\ ,
            control_2 => \PWM_Back:PWMUDB:control_2\ ,
            control_1 => \PWM_Back:PWMUDB:control_1\ ,
            control_0 => \PWM_Back:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\XBee:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \XBee:Net_9\ ,
            load => \XBee:BUART:rx_counter_load\ ,
            count_6 => \XBee:BUART:rx_count_6\ ,
            count_5 => \XBee:BUART:rx_count_5\ ,
            count_4 => \XBee:BUART:rx_count_4\ ,
            count_3 => \XBee:BUART:rx_count_3\ ,
            count_2 => \XBee:BUART:rx_count_2\ ,
            count_1 => \XBee:BUART:rx_count_1\ ,
            count_0 => \XBee:BUART:rx_count_0\ ,
            tc => \XBee:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =Interrupt_TX
        PORT MAP (
            interrupt => Net_1052 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =Interrupt_RX
        PORT MAP (
            interrupt => Net_549 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =Interrupt_Xbee
        PORT MAP (
            interrupt => Net_1269 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    4 :    4 :    8 : 50.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    3 :   29 :   32 :  9.38 %
IO                            :   28 :   44 :   72 : 38.89 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   52 :  140 :  192 : 27.08 %
  Unique P-terms              :   62 :  322 :  384 : 16.15 %
  Total P-terms               :   69 :      :      :        
  Datapath Cells              :   14 :   10 :   24 : 58.33 %
  Status Cells                :    8 :   16 :   24 : 33.33 %
    StatusI Registers         :    6 :      :      :        
    Sync Cells (x1)           :    1 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    7 :   17 :   24 : 29.17 %
    Control Registers         :    6 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    1 :    3 :    4 : 25.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    1 :    3 :    4 : 25.00 %
DAC                           :      :      :      :        
  VIDAC                       :    1 :    3 :    4 : 25.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.257ms
Tech Mapping phase: Elapsed time ==> 0s.340ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_4@[IOP=(3)][IoId=(4)] : InhA_Back_Left(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : InhA_Back_Right(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : InhA_Front_Left(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : InhA_Front_Right(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : InhB_Back_Left(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : InhB_Back_Right(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : InhB_Front_Left(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : InhB_Front_Right(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : Instruction(0) (fixed)
IO_2@[IOP=(6)][IoId=(2)] : LED3(0) (fixed)
IO_5@[IOP=(4)][IoId=(5)] : PWM_Back_Left(0) (fixed)
IO_6@[IOP=(4)][IoId=(6)] : PWM_Back_Right(0) (fixed)
IO_7@[IOP=(4)][IoId=(7)] : PWM_Front_Left(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : PWM_Front_Right(0) (fixed)
IO_6@[IOP=(6)][IoId=(6)] : RX(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : TX1(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : TX2(0) (fixed)
IO_1@[IOP=(4)][IoId=(1)] : Test_Ampli(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : \LCD:LCDPort(0)\ (fixed)
IO_1@[IOP=(2)][IoId=(1)] : \LCD:LCDPort(1)\ (fixed)
IO_2@[IOP=(2)][IoId=(2)] : \LCD:LCDPort(2)\ (fixed)
IO_3@[IOP=(2)][IoId=(3)] : \LCD:LCDPort(3)\ (fixed)
IO_4@[IOP=(2)][IoId=(4)] : \LCD:LCDPort(4)\ (fixed)
IO_5@[IOP=(2)][IoId=(5)] : \LCD:LCDPort(5)\ (fixed)
IO_6@[IOP=(2)][IoId=(6)] : \LCD:LCDPort(6)\ (fixed)
Comparator[3]@[FFB(Comparator,3)] : \Comparator:ctComp\
SC[0]@[FFB(SC,0)] : \Pre_Ampli:SC\
VIDAC[2]@[FFB(VIDAC,2)] : \Threshold:viDAC8\
Vref[1]@[FFB(Vref,1)] : vRef_1
Log: apr.M0058: The analog placement iterative improvement is 28% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 48% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 87% done. (App=cydsfit)
Analog Placement Results:
IO_4@[IOP=(3)][IoId=(4)] : InhA_Back_Left(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : InhA_Back_Right(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : InhA_Front_Left(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : InhA_Front_Right(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : InhB_Back_Left(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : InhB_Back_Right(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : InhB_Front_Left(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : InhB_Front_Right(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : Instruction(0) (fixed)
IO_2@[IOP=(6)][IoId=(2)] : LED3(0) (fixed)
IO_5@[IOP=(4)][IoId=(5)] : PWM_Back_Left(0) (fixed)
IO_6@[IOP=(4)][IoId=(6)] : PWM_Back_Right(0) (fixed)
IO_7@[IOP=(4)][IoId=(7)] : PWM_Front_Left(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : PWM_Front_Right(0) (fixed)
IO_6@[IOP=(6)][IoId=(6)] : RX(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : TX1(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : TX2(0) (fixed)
IO_1@[IOP=(4)][IoId=(1)] : Test_Ampli(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : \LCD:LCDPort(0)\ (fixed)
IO_1@[IOP=(2)][IoId=(1)] : \LCD:LCDPort(1)\ (fixed)
IO_2@[IOP=(2)][IoId=(2)] : \LCD:LCDPort(2)\ (fixed)
IO_3@[IOP=(2)][IoId=(3)] : \LCD:LCDPort(3)\ (fixed)
IO_4@[IOP=(2)][IoId=(4)] : \LCD:LCDPort(4)\ (fixed)
IO_5@[IOP=(2)][IoId=(5)] : \LCD:LCDPort(5)\ (fixed)
IO_6@[IOP=(2)][IoId=(6)] : \LCD:LCDPort(6)\ (fixed)
Comparator[0]@[FFB(Comparator,0)] : \Comparator:ctComp\
SC[0]@[FFB(SC,0)] : \Pre_Ampli:SC\
VIDAC[2]@[FFB(VIDAC,2)] : \Threshold:viDAC8\
Vref[1]@[FFB(Vref,1)] : vRef_1

Analog Placement phase: Elapsed time ==> 1s.659ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.004ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_1055 {
    sc_0_vin
    agl2_x_sc_0_vin
    agl2
    agl2_x_p6_6
    p6_6
  }
  Net: Net_542 {
    sc_0_vout
    agl5_x_sc_0_vout
    agl5
    agl5_x_comp_0_vplus
    comp_0_vplus
    agl5_x_p4_1
    p4_1
  }
  Net: Net_697 {
    vidac_2_vout
    agl4_x_vidac_2_vout
    agl4
    agl4_x_comp_0_vminus
    comp_0_vminus
  }
  Net: Net_1062 {
    common_Vdda/2
    common_Vdda/2_x_comp_vref_vdda
    comp_vref_vdda
    abusl0_x_comp_vref_vdda
    abusl0
    abusl0_x_sc_0_vref
    sc_0_vref
  }
  Net: \Threshold:Net_77\ {
  }
}
Map of item to net {
  sc_0_vin                                         -> Net_1055
  agl2_x_sc_0_vin                                  -> Net_1055
  agl2                                             -> Net_1055
  agl2_x_p6_6                                      -> Net_1055
  p6_6                                             -> Net_1055
  sc_0_vout                                        -> Net_542
  agl5_x_sc_0_vout                                 -> Net_542
  agl5                                             -> Net_542
  agl5_x_comp_0_vplus                              -> Net_542
  comp_0_vplus                                     -> Net_542
  agl5_x_p4_1                                      -> Net_542
  p4_1                                             -> Net_542
  vidac_2_vout                                     -> Net_697
  agl4_x_vidac_2_vout                              -> Net_697
  agl4                                             -> Net_697
  agl4_x_comp_0_vminus                             -> Net_697
  comp_0_vminus                                    -> Net_697
  common_Vdda/2                                    -> Net_1062
  common_Vdda/2_x_comp_vref_vdda                   -> Net_1062
  comp_vref_vdda                                   -> Net_1062
  abusl0_x_comp_vref_vdda                          -> Net_1062
  abusl0                                           -> Net_1062
  abusl0_x_sc_0_vref                               -> Net_1062
  sc_0_vref                                        -> Net_1062
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = True
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.346ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 2.1 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   27 :   21 :   48 :  56.25%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            4.00
                   Pterms :            2.56
               Macrocells :            1.93
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.002ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.159ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         16 :       5.63 :       3.25
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=3, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_735, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1020) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Out_MAX232:PWMUDB:runmode_enable\ * 
              !\Out_MAX232:PWMUDB:cmp1_less\
        );
        Output = Net_735 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Counter_Pulses:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_415 * \Counter_Pulses:CounterUDB:control_7\ * 
              !\Counter_Pulses:CounterUDB:count_stored_i\
        );
        Output = \Counter_Pulses:CounterUDB:count_enable\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Counter_Pulses:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1020) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_415
        );
        Output = \Counter_Pulses:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Out_MAX232:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_1020 ,
        cs_addr_2 => \Out_MAX232:PWMUDB:tc_i\ ,
        cs_addr_1 => \Out_MAX232:PWMUDB:runmode_enable\ ,
        chain_out => \Out_MAX232:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Out_MAX232:PWMUDB:sP16:pwmdp:u1\

controlcell: Name =\Counter_Pulses:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_1020 ,
        control_7 => \Counter_Pulses:CounterUDB:control_7\ ,
        control_6 => \Counter_Pulses:CounterUDB:control_6\ ,
        control_5 => \Counter_Pulses:CounterUDB:control_5\ ,
        control_4 => \Counter_Pulses:CounterUDB:control_4\ ,
        control_3 => \Counter_Pulses:CounterUDB:control_3\ ,
        control_2 => \Counter_Pulses:CounterUDB:control_2\ ,
        control_1 => \Counter_Pulses:CounterUDB:control_1\ ,
        control_0 => \Counter_Pulses:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Counter_Pulses:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1020) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_Pulses:CounterUDB:reload\
        );
        Output = \Counter_Pulses:CounterUDB:underflow_reg_i\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Counter_Pulses:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_Pulses:CounterUDB:reload\ * 
              !\Counter_Pulses:CounterUDB:underflow_reg_i\
        );
        Output = \Counter_Pulses:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Counter_Pulses:CounterUDB:sC8:counterdp:u0\
    PORT MAP (
        clock => Net_1020 ,
        cs_addr_1 => \Counter_Pulses:CounterUDB:count_enable\ ,
        cs_addr_0 => \Counter_Pulses:CounterUDB:reload\ ,
        z0_comb => \Counter_Pulses:CounterUDB:reload\ ,
        ce1_comb => \Counter_Pulses:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \Counter_Pulses:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \Counter_Pulses:CounterUDB:status_5\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\Counter_Pulses:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        clock => Net_1020 ,
        status_6 => \Counter_Pulses:CounterUDB:status_6\ ,
        status_5 => \Counter_Pulses:CounterUDB:status_5\ ,
        status_3 => \Counter_Pulses:CounterUDB:status_3\ ,
        status_1 => \Counter_Pulses:CounterUDB:reload\ ,
        status_0 => \Counter_Pulses:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Counter_Pulses:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_Pulses:CounterUDB:cmp_out_i\ * 
              !\Counter_Pulses:CounterUDB:prevCompare\
        );
        Output = \Counter_Pulses:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Counter_Pulses:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1020) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_Pulses:CounterUDB:cmp_out_i\
        );
        Output = \Counter_Pulses:CounterUDB:prevCompare\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\XBee:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\XBee:BUART:rx_state_1\ * !\XBee:BUART:rx_state_0\ * 
              \XBee:BUART:rx_bitclk_enable\ * \XBee:BUART:rx_state_3\
            + !\XBee:BUART:rx_state_1\ * !\XBee:BUART:rx_state_0\ * 
              \XBee:BUART:rx_bitclk_enable\ * \XBee:BUART:rx_state_2\
            + !\XBee:BUART:rx_state_1\ * !\XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\ * !Net_7 * 
              \XBee:BUART:rx_last\
            + !\XBee:BUART:rx_state_1\ * \XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\ * 
              !\XBee:BUART:rx_count_6\ * !\XBee:BUART:rx_count_5\
            + !\XBee:BUART:rx_state_1\ * \XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\ * 
              !\XBee:BUART:rx_count_6\ * !\XBee:BUART:rx_count_4\
        );
        Output = \XBee:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\XBee:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\XBee:BUART:rx_state_1\ * !\XBee:BUART:rx_state_0\ * 
              \XBee:BUART:rx_state_3\ * \XBee:BUART:rx_state_2\
        );
        Output = \XBee:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\XBee:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\XBee:BUART:rx_state_1\ * !\XBee:BUART:rx_state_0\ * 
              \XBee:BUART:rx_bitclk_enable\ * \XBee:BUART:rx_state_3\ * 
              \XBee:BUART:rx_state_2\ * !\XBee:BUART:pollcount_1\ * !Net_7
            + !\XBee:BUART:rx_state_1\ * !\XBee:BUART:rx_state_0\ * 
              \XBee:BUART:rx_bitclk_enable\ * \XBee:BUART:rx_state_3\ * 
              \XBee:BUART:rx_state_2\ * !\XBee:BUART:pollcount_1\ * 
              !\XBee:BUART:pollcount_0\
        );
        Output = \XBee:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,0)][LB=1] #macrocells=2, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\XBee:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \XBee:BUART:rx_fifonotempty\ * \XBee:BUART:rx_state_stop1_reg\
        );
        Output = \XBee:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_415, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1020) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Out_MAX232:PWMUDB:runmode_enable\ * 
              \Out_MAX232:PWMUDB:cmp2_eq\
            + \Out_MAX232:PWMUDB:runmode_enable\ * 
              \Out_MAX232:PWMUDB:cmp2_less\
        );
        Output = Net_415 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Out_MAX232:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_1020 ,
        cs_addr_2 => \Out_MAX232:PWMUDB:tc_i\ ,
        cs_addr_1 => \Out_MAX232:PWMUDB:runmode_enable\ ,
        cl0_comb => \Out_MAX232:PWMUDB:cmp1_less\ ,
        z0_comb => \Out_MAX232:PWMUDB:tc_i\ ,
        ce1_comb => \Out_MAX232:PWMUDB:cmp2_eq\ ,
        cl1_comb => \Out_MAX232:PWMUDB:cmp2_less\ ,
        chain_in => \Out_MAX232:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Out_MAX232:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\XBee:BUART:sRX:RxSts\
    PORT MAP (
        clock => \XBee:Net_9\ ,
        status_5 => \XBee:BUART:rx_status_5\ ,
        status_4 => \XBee:BUART:rx_status_4\ ,
        status_3 => \XBee:BUART:rx_status_3\ ,
        interrupt => Net_1269 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=4, #inputs=5, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\XBee:BUART:rx_last\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_7
        );
        Output = \XBee:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\XBee:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \XBee:BUART:pollcount_1\
            + Net_7 * \XBee:BUART:pollcount_0\
        );
        Output = \XBee:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\XBee:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\XBee:BUART:rx_count_2\ * !\XBee:BUART:rx_count_1\ * !Net_7 * 
              \XBee:BUART:pollcount_0\
            + !\XBee:BUART:rx_count_2\ * !\XBee:BUART:rx_count_1\ * Net_7 * 
              !\XBee:BUART:pollcount_0\
        );
        Output = \XBee:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\XBee:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\XBee:BUART:rx_count_2\ * !\XBee:BUART:rx_count_1\ * 
              !\XBee:BUART:pollcount_1\ * Net_7 * \XBee:BUART:pollcount_0\
            + !\XBee:BUART:rx_count_2\ * !\XBee:BUART:rx_count_1\ * 
              \XBee:BUART:pollcount_1\ * !Net_7
            + !\XBee:BUART:rx_count_2\ * !\XBee:BUART:rx_count_1\ * 
              \XBee:BUART:pollcount_1\ * !\XBee:BUART:pollcount_0\
        );
        Output = \XBee:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=2, #inputs=10, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\XBee:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\XBee:BUART:rx_state_1\ * !\XBee:BUART:rx_state_0\ * 
              \XBee:BUART:rx_bitclk_enable\ * \XBee:BUART:rx_state_3\ * 
              \XBee:BUART:rx_state_2\
            + !\XBee:BUART:rx_state_1\ * \XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\ * 
              !\XBee:BUART:rx_count_6\ * !\XBee:BUART:rx_count_5\
            + !\XBee:BUART:rx_state_1\ * \XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\ * 
              !\XBee:BUART:rx_count_6\ * !\XBee:BUART:rx_count_4\
        );
        Output = \XBee:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\XBee:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \XBee:BUART:rx_load_fifo\ * \XBee:BUART:rx_fifofull\
        );
        Output = \XBee:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\XBee:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \XBee:Net_9\ ,
        cs_addr_2 => \XBee:BUART:rx_state_1\ ,
        cs_addr_1 => \XBee:BUART:rx_state_0\ ,
        cs_addr_0 => \XBee:BUART:rx_bitclk_enable\ ,
        route_si => \XBee:BUART:rx_postpoll\ ,
        f0_load => \XBee:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \XBee:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \XBee:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=3, #inputs=11, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\XBee:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\XBee:BUART:rx_state_1\ * !\XBee:BUART:rx_state_0\ * 
              \XBee:BUART:rx_bitclk_enable\ * !\XBee:BUART:rx_state_3\ * 
              \XBee:BUART:rx_state_2\ * !\XBee:BUART:pollcount_1\ * !Net_7
            + !\XBee:BUART:rx_state_1\ * !\XBee:BUART:rx_state_0\ * 
              \XBee:BUART:rx_bitclk_enable\ * !\XBee:BUART:rx_state_3\ * 
              \XBee:BUART:rx_state_2\ * !\XBee:BUART:pollcount_1\ * 
              !\XBee:BUART:pollcount_0\
            + !\XBee:BUART:rx_state_1\ * \XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\ * 
              !\XBee:BUART:rx_count_6\ * !\XBee:BUART:rx_count_5\
            + !\XBee:BUART:rx_state_1\ * \XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\ * 
              !\XBee:BUART:rx_count_6\ * !\XBee:BUART:rx_count_4\
        );
        Output = \XBee:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\XBee:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\XBee:BUART:rx_state_1\ * !\XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\
        );
        Output = \XBee:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\XBee:BUART:rx_state_1\, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \XBee:BUART:rx_state_1\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,2)][LB=1] #macrocells=2, #inputs=11, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\XBee:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\XBee:BUART:rx_state_1\ * !\XBee:BUART:rx_state_0\ * 
              \XBee:BUART:rx_bitclk_enable\ * \XBee:BUART:rx_state_3\ * 
              !\XBee:BUART:rx_state_2\
            + !\XBee:BUART:rx_state_1\ * \XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\ * 
              !\XBee:BUART:rx_count_6\ * !\XBee:BUART:rx_count_5\
            + !\XBee:BUART:rx_state_1\ * \XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\ * 
              !\XBee:BUART:rx_count_6\ * !\XBee:BUART:rx_count_4\
        );
        Output = \XBee:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\XBee:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\XBee:BUART:rx_count_2\ * !\XBee:BUART:rx_count_1\ * 
              !\XBee:BUART:rx_count_0\
        );
        Output = \XBee:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }
}

count7cell: Name =\XBee:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \XBee:Net_9\ ,
        load => \XBee:BUART:rx_counter_load\ ,
        count_6 => \XBee:BUART:rx_count_6\ ,
        count_5 => \XBee:BUART:rx_count_5\ ,
        count_4 => \XBee:BUART:rx_count_4\ ,
        count_3 => \XBee:BUART:rx_count_3\ ,
        count_2 => \XBee:BUART:rx_count_2\ ,
        count_1 => \XBee:BUART:rx_count_1\ ,
        count_0 => \XBee:BUART:rx_count_0\ ,
        tc => \XBee:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Out_MAX232:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1020) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_23
        );
        Output = \Out_MAX232:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,0)][LB=1] #macrocells=1, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_23, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1020) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_23 * !\Counter_Pulses:CounterUDB:underflow_reg_i\
            + Net_1052 * !\Counter_Pulses:CounterUDB:underflow_reg_i\
        );
        Output = Net_23 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Chronometer:CounterUDB:sC32:counterdp:u0\
    PORT MAP (
        clock => Net_1020 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Chronometer:CounterUDB:count_enable\ ,
        cs_addr_0 => Net_1052 ,
        chain_out => \Chronometer:CounterUDB:sC32:counterdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Chronometer:CounterUDB:sC32:counterdp:u1\

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Chronometer:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Chronometer:CounterUDB:per_equal\ * 
              !\Chronometer:CounterUDB:overflow_reg_i\
        );
        Output = \Chronometer:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Chronometer:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Chronometer:CounterUDB:cmp_out_i\ * 
              !\Chronometer:CounterUDB:prevCompare\
        );
        Output = \Chronometer:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,1)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\Chronometer:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1020) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Chronometer:CounterUDB:per_equal\
        );
        Output = \Chronometer:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Chronometer:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1020) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Chronometer:CounterUDB:cmp_out_i\
        );
        Output = \Chronometer:CounterUDB:prevCompare\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Chronometer:CounterUDB:sC32:counterdp:u3\
    PORT MAP (
        clock => Net_1020 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Chronometer:CounterUDB:count_enable\ ,
        cs_addr_0 => Net_1052 ,
        ce0_comb => \Chronometer:CounterUDB:per_equal\ ,
        z0_comb => \Chronometer:CounterUDB:status_1\ ,
        ce1_comb => \Chronometer:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \Chronometer:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \Chronometer:CounterUDB:status_5\ ,
        chain_in => \Chronometer:CounterUDB:sC32:counterdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Chronometer:CounterUDB:sC32:counterdp:u2\

statusicell: Name =\Chronometer:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => Net_1052 ,
        clock => Net_1020 ,
        status_6 => \Chronometer:CounterUDB:status_6\ ,
        status_5 => \Chronometer:CounterUDB:status_5\ ,
        status_2 => \Chronometer:CounterUDB:status_2\ ,
        status_1 => \Chronometer:CounterUDB:status_1\ ,
        status_0 => \Chronometer:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=3, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_860, Mode=(T-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1020) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_937
        );
        Output = Net_860 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Timer_TX:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_TX:TimerUDB:control_7\ * \Timer_TX:TimerUDB:per_zero\
        );
        Output = \Timer_TX:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,2)][LB=1] #macrocells=1, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_937, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1020) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_1052 * !Net_549
            + Net_937 * !Net_549
        );
        Output = Net_937 (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\Timer_TX:TimerUDB:sT32:timerdp:u3\
    PORT MAP (
        clock => Net_1020 ,
        cs_addr_1 => \Timer_TX:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_TX:TimerUDB:per_zero\ ,
        z0_comb => \Timer_TX:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Timer_TX:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Timer_TX:TimerUDB:status_2\ ,
        chain_in => \Timer_TX:TimerUDB:sT32:timerdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer_TX:TimerUDB:sT32:timerdp:u2\

statusicell: Name =\Timer_TX:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => Net_1020 ,
        status_3 => \Timer_TX:TimerUDB:status_3\ ,
        status_2 => \Timer_TX:TimerUDB:status_2\ ,
        status_0 => \Timer_TX:TimerUDB:status_tc\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Timer_TX:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_1020 ,
        control_7 => \Timer_TX:TimerUDB:control_7\ ,
        control_6 => \Timer_TX:TimerUDB:control_6\ ,
        control_5 => \Timer_TX:TimerUDB:control_5\ ,
        control_4 => \Timer_TX:TimerUDB:control_4\ ,
        control_3 => \Timer_TX:TimerUDB:control_3\ ,
        control_2 => \Timer_TX:TimerUDB:control_2\ ,
        control_1 => \Timer_TX:TimerUDB:control_1\ ,
        control_0 => \Timer_TX:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\PWM_Front:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_412) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Front:PWMUDB:control_7\
        );
        Output = \PWM_Front:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWM_Front:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_412) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Front:PWMUDB:cmp1_less\
        );
        Output = \PWM_Front:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,3)][LB=1] #macrocells=4, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_Front:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_412) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Front:PWMUDB:prevCompare1\ * \PWM_Front:PWMUDB:cmp1_less\
        );
        Output = \PWM_Front:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_Front:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Front:PWMUDB:runmode_enable\ * \PWM_Front:PWMUDB:tc_i\
        );
        Output = \PWM_Front:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_Front:PWMUDB:prevCompare2\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_412) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Front:PWMUDB:cmp2_less\
        );
        Output = \PWM_Front:PWMUDB:prevCompare2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_Front:PWMUDB:status_1\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_412) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Front:PWMUDB:prevCompare2\ * \PWM_Front:PWMUDB:cmp2_less\
        );
        Output = \PWM_Front:PWMUDB:status_1\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Timer_TX:TimerUDB:sT32:timerdp:u0\
    PORT MAP (
        clock => Net_1020 ,
        cs_addr_1 => \Timer_TX:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_TX:TimerUDB:per_zero\ ,
        chain_out => \Timer_TX:TimerUDB:sT32:timerdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Timer_TX:TimerUDB:sT32:timerdp:u1\

statusicell: Name =\PWM_Front:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_412 ,
        status_3 => \PWM_Front:PWMUDB:status_3\ ,
        status_2 => \PWM_Front:PWMUDB:status_2\ ,
        status_1 => \PWM_Front:PWMUDB:status_1\ ,
        status_0 => \PWM_Front:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_Front:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_412 ,
        control_7 => \PWM_Front:PWMUDB:control_7\ ,
        control_6 => \PWM_Front:PWMUDB:control_6\ ,
        control_5 => \PWM_Front:PWMUDB:control_5\ ,
        control_4 => \PWM_Front:PWMUDB:control_4\ ,
        control_3 => \PWM_Front:PWMUDB:control_3\ ,
        control_2 => \PWM_Front:PWMUDB:control_2\ ,
        control_1 => \PWM_Front:PWMUDB:control_1\ ,
        control_0 => \PWM_Front:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_463, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_412) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Front:PWMUDB:runmode_enable\ * 
              \PWM_Front:PWMUDB:cmp1_less\
        );
        Output = Net_463 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_475, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_412) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Front:PWMUDB:runmode_enable\ * 
              \PWM_Front:PWMUDB:cmp2_less\
        );
        Output = Net_475 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_Front:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_412 ,
        cs_addr_2 => \PWM_Front:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_Front:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_Front:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_Front:PWMUDB:tc_i\ ,
        cl1_comb => \PWM_Front:PWMUDB:cmp2_less\ ,
        f1_blk_stat_comb => \PWM_Front:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
datapathcell: Name =\Chronometer:CounterUDB:sC32:counterdp:u1\
    PORT MAP (
        clock => Net_1020 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Chronometer:CounterUDB:count_enable\ ,
        cs_addr_0 => Net_1052 ,
        chain_in => \Chronometer:CounterUDB:sC32:counterdp:carry0\ ,
        chain_out => \Chronometer:CounterUDB:sC32:counterdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Chronometer:CounterUDB:sC32:counterdp:u0\
    Next in chain : \Chronometer:CounterUDB:sC32:counterdp:u2\

controlcell: Name =\Rotation_Register:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Net_1092 ,
        control_6 => Net_1091 ,
        control_5 => Net_1090 ,
        control_4 => Net_1089 ,
        control_3 => Net_1087 ,
        control_2 => Net_1086 ,
        control_1 => Net_1085 ,
        control_0 => Net_1088 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=1, #inputs=3, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\Chronometer:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_960 * \Chronometer:CounterUDB:control_7\ * 
              !\Chronometer:CounterUDB:count_stored_i\
        );
        Output = \Chronometer:CounterUDB:count_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,1)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Chronometer:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1020) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_960
        );
        Output = \Chronometer:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Chronometer:CounterUDB:sC32:counterdp:u2\
    PORT MAP (
        clock => Net_1020 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Chronometer:CounterUDB:count_enable\ ,
        cs_addr_0 => Net_1052 ,
        chain_in => \Chronometer:CounterUDB:sC32:counterdp:carry1\ ,
        chain_out => \Chronometer:CounterUDB:sC32:counterdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Chronometer:CounterUDB:sC32:counterdp:u1\
    Next in chain : \Chronometer:CounterUDB:sC32:counterdp:u3\

controlcell: Name =\Chronometer:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_1020 ,
        control_7 => \Chronometer:CounterUDB:control_7\ ,
        control_6 => \Chronometer:CounterUDB:control_6\ ,
        control_5 => \Chronometer:CounterUDB:control_5\ ,
        control_4 => \Chronometer:CounterUDB:control_4\ ,
        control_3 => \Chronometer:CounterUDB:control_3\ ,
        control_2 => \Chronometer:CounterUDB:control_2\ ,
        control_1 => \Chronometer:CounterUDB:control_1\ ,
        control_0 => \Chronometer:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_1052, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1020) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_TX:TimerUDB:control_7\ * \Timer_TX:TimerUDB:per_zero\
        );
        Output = Net_1052 (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer_TX:TimerUDB:sT32:timerdp:u2\
    PORT MAP (
        clock => Net_1020 ,
        cs_addr_1 => \Timer_TX:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_TX:TimerUDB:per_zero\ ,
        chain_in => \Timer_TX:TimerUDB:sT32:timerdp:carry1\ ,
        chain_out => \Timer_TX:TimerUDB:sT32:timerdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer_TX:TimerUDB:sT32:timerdp:u1\
    Next in chain : \Timer_TX:TimerUDB:sT32:timerdp:u3\

synccell: Name =\Synchro:genblk1[0]:INST\
    PORT MAP (
        clock => Net_1020 ,
        in => Net_860 ,
        out => Net_960 );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWM_Back:PWMUDB:prevCompare2\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_867) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Back:PWMUDB:cmp2_less\
        );
        Output = \PWM_Back:PWMUDB:prevCompare2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\PWM_Back:PWMUDB:status_1\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_867) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Back:PWMUDB:prevCompare2\ * \PWM_Back:PWMUDB:cmp2_less\
        );
        Output = \PWM_Back:PWMUDB:status_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer_TX:TimerUDB:sT32:timerdp:u1\
    PORT MAP (
        clock => Net_1020 ,
        cs_addr_1 => \Timer_TX:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_TX:TimerUDB:per_zero\ ,
        chain_in => \Timer_TX:TimerUDB:sT32:timerdp:carry0\ ,
        chain_out => \Timer_TX:TimerUDB:sT32:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer_TX:TimerUDB:sT32:timerdp:u0\
    Next in chain : \Timer_TX:TimerUDB:sT32:timerdp:u2\

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\PWM_Back:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_867) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Back:PWMUDB:cmp1_less\
        );
        Output = \PWM_Back:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWM_Back:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_867) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Back:PWMUDB:control_7\
        );
        Output = \PWM_Back:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,4)][LB=1] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_Back:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Back:PWMUDB:runmode_enable\ * \PWM_Back:PWMUDB:tc_i\
        );
        Output = \PWM_Back:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_870, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_867) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Back:PWMUDB:runmode_enable\ * \PWM_Back:PWMUDB:cmp2_less\
        );
        Output = Net_870 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_869, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_867) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Back:PWMUDB:runmode_enable\ * \PWM_Back:PWMUDB:cmp1_less\
        );
        Output = Net_869 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_Back:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_867) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Back:PWMUDB:prevCompare1\ * \PWM_Back:PWMUDB:cmp1_less\
        );
        Output = \PWM_Back:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_Back:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_867 ,
        cs_addr_2 => \PWM_Back:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_Back:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_Back:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_Back:PWMUDB:tc_i\ ,
        cl1_comb => \PWM_Back:PWMUDB:cmp2_less\ ,
        f1_blk_stat_comb => \PWM_Back:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM_Back:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_867 ,
        status_3 => \PWM_Back:PWMUDB:status_3\ ,
        status_2 => \PWM_Back:PWMUDB:status_2\ ,
        status_1 => \PWM_Back:PWMUDB:status_1\ ,
        status_0 => \PWM_Back:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_Back:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_867 ,
        control_7 => \PWM_Back:PWMUDB:control_7\ ,
        control_6 => \PWM_Back:PWMUDB:control_6\ ,
        control_5 => \PWM_Back:PWMUDB:control_5\ ,
        control_4 => \PWM_Back:PWMUDB:control_4\ ,
        control_3 => \PWM_Back:PWMUDB:control_3\ ,
        control_2 => \PWM_Back:PWMUDB:control_2\ ,
        control_1 => \PWM_Back:PWMUDB:control_1\ ,
        control_0 => \PWM_Back:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =Interrupt_RX
        PORT MAP (
            interrupt => Net_549 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =Interrupt_TX
        PORT MAP (
            interrupt => Net_1052 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =Interrupt_Xbee
        PORT MAP (
            interrupt => Net_1269 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = PWM_Front_Right(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PWM_Front_Right(0)__PA ,
        input => Net_475 ,
        pad => PWM_Front_Right(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=5]: 
Pin : Name = TX1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TX1(0)__PA ,
        input => Net_735 ,
        pad => TX1(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Instruction(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Instruction(0)__PA ,
        fb => Net_7 ,
        pad => Instruction(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = TX2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TX2(0)__PA ,
        input => Net_415 ,
        pad => TX2(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = \LCD:LCDPort(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(0)\__PA ,
        pad => \LCD:LCDPort(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \LCD:LCDPort(1)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(1)\__PA ,
        pad => \LCD:LCDPort(1)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \LCD:LCDPort(2)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(2)\__PA ,
        pad => \LCD:LCDPort(2)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \LCD:LCDPort(3)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(3)\__PA ,
        pad => \LCD:LCDPort(3)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \LCD:LCDPort(4)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(4)\__PA ,
        pad => \LCD:LCDPort(4)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \LCD:LCDPort(5)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(5)\__PA ,
        pad => \LCD:LCDPort(5)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \LCD:LCDPort(6)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(6)\__PA ,
        pad => \LCD:LCDPort(6)_PAD\ );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = InhA_Back_Right(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => InhA_Back_Right(0)__PA ,
        input => Net_1087 ,
        pad => InhA_Back_Right(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = InhB_Back_Right(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => InhB_Back_Right(0)__PA ,
        input => Net_1086 ,
        pad => InhB_Back_Right(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = InhB_Back_Left(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => InhB_Back_Left(0)__PA ,
        input => Net_1090 ,
        pad => InhB_Back_Left(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = InhA_Back_Left(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => InhA_Back_Left(0)__PA ,
        input => Net_1089 ,
        pad => InhA_Back_Left(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = InhB_Front_Right(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => InhB_Front_Right(0)__PA ,
        input => Net_1088 ,
        pad => InhB_Front_Right(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = InhA_Front_Right(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => InhA_Front_Right(0)__PA ,
        input => Net_1085 ,
        pad => InhA_Front_Right(0)_PAD );
    Properties:
    {
    }

Port 4 contains the following IO cells:
[IoId=1]: 
Pin : Name = Test_Ampli(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Test_Ampli(0)__PA ,
        analog_term => Net_542 ,
        pad => Test_Ampli(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = PWM_Back_Left(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PWM_Back_Left(0)__PA ,
        input => Net_869 ,
        pad => PWM_Back_Left(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = PWM_Back_Right(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PWM_Back_Right(0)__PA ,
        input => Net_870 ,
        pad => PWM_Back_Right(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = PWM_Front_Left(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PWM_Front_Left(0)__PA ,
        input => Net_463 ,
        pad => PWM_Front_Left(0)_PAD );
    Properties:
    {
    }

Port 5 is empty
Port 6 contains the following IO cells:
[IoId=2]: 
Pin : Name = LED3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED3(0)__PA ,
        input => Net_549 ,
        pad => LED3(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = RX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RX(0)__PA ,
        analog_term => Net_1055 ,
        pad => RX(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=2]: 
Pin : Name = InhB_Front_Left(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => InhB_Front_Left(0)__PA ,
        input => Net_1091 ,
        pad => InhB_Front_Left(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = InhA_Front_Left(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => InhA_Front_Left(0)__PA ,
        input => Net_1092 ,
        pad => InhA_Front_Left(0)_PAD );
    Properties:
    {
    }

Port 15 is empty
ARM group 0: empty
CAN 2.0b group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_1020 ,
            dclk_0 => Net_1020_local ,
            dclk_glb_1 => Net_867 ,
            dclk_1 => Net_867_local ,
            dclk_glb_2 => Net_412 ,
            dclk_2 => Net_412_local ,
            dclk_glb_3 => \XBee:Net_9\ ,
            dclk_3 => \XBee:Net_9_local\ );
        Properties:
        {
        }
Comparator group 0: 
    Comparator Block @ F(Comparator,0): 
    comparatorcell: Name =\Comparator:ctComp\
        PORT MAP (
            vplus => Net_542 ,
            vminus => Net_697 ,
            out => Net_549 );
        Properties:
        {
            cy_registers = ""
        }
Digital Filter Block group 0: empty
Delta-Sigma ADC group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
Segment LCD group 0: empty
LVD group 0: empty
PM group 0: empty
Analog (SC/CT) Blocks group 0: 
    SC Block @ F(SC,0): 
    sccell: Name =\Pre_Ampli:SC\
        PORT MAP (
            vref => Net_1062 ,
            vin => Net_1055 ,
            modout => \Pre_Ampli:Net_41\ ,
            vout => Net_542 );
        Properties:
        {
            cy_registers = ""
        }
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: 
    VIDAC Block @ F(VIDAC,2): 
    vidaccell: Name =\Threshold:viDAC8\
        PORT MAP (
            vout => Net_697 ,
            iout => \Threshold:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
Opamp group 0: empty
CapSense Buffers group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,1): 
    vrefcell: Name =vRef_1
        PORT MAP (
            vout => Net_1062 );
        Properties:
        {
            autoenable = 1
            guid = "4720866E-BC14-478d-B8A0-3E44F38CADAC"
            ignoresleep = 0
            name = "Vdda/2"
        }
LPF group 0: empty
SAR ADC group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                     | 
Port | Pin | Fixed |      Type |       Drive Mode |                Name | Connections
-----+-----+-------+-----------+------------------+---------------------+-----------------
   0 |   0 |     * |      NONE |         CMOS_OUT |  PWM_Front_Right(0) | In(Net_475)
-----+-----+-------+-----------+------------------+---------------------+-----------------
   1 |   5 |     * |      NONE |         CMOS_OUT |              TX1(0) | In(Net_735)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |      Instruction(0) | FB(Net_7)
     |   7 |     * |      NONE |         CMOS_OUT |              TX2(0) | In(Net_415)
-----+-----+-------+-----------+------------------+---------------------+-----------------
   2 |   0 |     * |      NONE |         CMOS_OUT |    \LCD:LCDPort(0)\ | 
     |   1 |     * |      NONE |         CMOS_OUT |    \LCD:LCDPort(1)\ | 
     |   2 |     * |      NONE |         CMOS_OUT |    \LCD:LCDPort(2)\ | 
     |   3 |     * |      NONE |         CMOS_OUT |    \LCD:LCDPort(3)\ | 
     |   4 |     * |      NONE |         CMOS_OUT |    \LCD:LCDPort(4)\ | 
     |   5 |     * |      NONE |         CMOS_OUT |    \LCD:LCDPort(5)\ | 
     |   6 |     * |      NONE |         CMOS_OUT |    \LCD:LCDPort(6)\ | 
-----+-----+-------+-----------+------------------+---------------------+-----------------
   3 |   0 |     * |      NONE |         CMOS_OUT |  InhA_Back_Right(0) | In(Net_1087)
     |   1 |     * |      NONE |         CMOS_OUT |  InhB_Back_Right(0) | In(Net_1086)
     |   3 |     * |      NONE |         CMOS_OUT |   InhB_Back_Left(0) | In(Net_1090)
     |   4 |     * |      NONE |         CMOS_OUT |   InhA_Back_Left(0) | In(Net_1089)
     |   5 |     * |      NONE |         CMOS_OUT | InhB_Front_Right(0) | In(Net_1088)
     |   6 |     * |      NONE |         CMOS_OUT | InhA_Front_Right(0) | In(Net_1085)
-----+-----+-------+-----------+------------------+---------------------+-----------------
   4 |   1 |     * |      NONE |      HI_Z_ANALOG |       Test_Ampli(0) | Analog(Net_542)
     |   5 |     * |      NONE |         CMOS_OUT |    PWM_Back_Left(0) | In(Net_869)
     |   6 |     * |      NONE |         CMOS_OUT |   PWM_Back_Right(0) | In(Net_870)
     |   7 |     * |      NONE |         CMOS_OUT |   PWM_Front_Left(0) | In(Net_463)
-----+-----+-------+-----------+------------------+---------------------+-----------------
   6 |   2 |     * |      NONE |         CMOS_OUT |             LED3(0) | In(Net_549)
     |   6 |     * |      NONE |      HI_Z_ANALOG |               RX(0) | Analog(Net_1055)
-----+-----+-------+-----------+------------------+---------------------+-----------------
  12 |   2 |     * |      NONE |         CMOS_OUT |  InhB_Front_Left(0) | In(Net_1091)
     |   3 |     * |      NONE |         CMOS_OUT |  InhA_Front_Left(0) | In(Net_1092)
------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.032ms
Digital Placement phase: Elapsed time ==> 2s.894ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 2s.933ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.281ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.058ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in BE_Systemes_Embarques_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.815ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.275ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 9s.716ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 9s.717ms
DEL: pft.M0074: information: A (re)build is required to use the analog device editor. Unable to load the necessary information from the cyfit file. Partial/wrong data will be displayed until this has been resolved.
 * C:\Users\Ludovic\Documents\PSoC Creator\CY8CKIT-050\BE_Systemes_Embarques.cydsn\BE_Systemes_Embarques.cydwr ()

API generation phase: Elapsed time ==> 3s.129ms
Dependency generation phase: Elapsed time ==> 0s.029ms
Cleanup phase: Elapsed time ==> 0s.006ms
