v1
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,,,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|NIOSV_SOC_ALTPLL_CLKS_altpll_dch2:sd1|wire_pll7_clk[0],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|NIOSV_SOC_ALTPLL_CLKS_altpll_dch2:sd1|wire_pll7_clk[1],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|NIOSV_SOC_ALTPLL_CLKS_altpll_dch2:sd1|wire_pll7_clk[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_pc[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|address_reg[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_pc[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|address_reg[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_pc[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|address_reg[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_pc[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|address_reg[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|address_reg[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_pc[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|address_reg[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_pc[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_pc[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_pc[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_pc[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_pc[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_pc[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_pc[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_pc[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|address_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|read_rsp_pndg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_mem_op,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_GPO2_LEDG:gpo2_ledg|data_out[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_GPO2_LEDG:gpo2_ledg|data_out[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_GPO2_LEDG:gpo2_ledg|data_out[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_GPO2_LEDG:gpo2_ledg|data_out[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_GPO2_LEDG:gpo2_ledg|data_out[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_GPO2_LEDG:gpo2_ledg|data_out[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_GPO2_LEDG:gpo2_ledg|data_out[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_GPO2_LEDG:gpo2_ledg|data_out[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_d_expn_OTERM136,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_d_expn_OTERM134,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_d_expn_OTERM132,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_d_expn_OTERM130,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|dmstatus.anyreset,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|resumereq_ack,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|abstcs.cmderr[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|abstcs.busy,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|abstcs.cmderr[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rsp_fifo|mem[7][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rsp_fifo|mem[7][102],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rsp_fifo|mem[7][105],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rsp_fifo|mem[6][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rsp_fifo|mem[7][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rsp_fifo|mem[7][53],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rsp_fifo|mem[7][83],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rsp_fifo|mem[7][52],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rsp_fifo|mem[7][104],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|dmctrl.dmactive,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rsp_fifo|mem[6][74],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rsp_fifo|mem[6][105],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rsp_fifo|mem[5][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rsp_fifo|mem[6][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rsp_fifo|mem[6][53],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rsp_fifo|mem[6][83],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rsp_fifo|mem[6][52],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rsp_fifo|mem[6][104],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|rd_valid[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|baud_rate_counter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|baud_rate_counter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|baud_rate_counter[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|baud_rate_counter[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|baud_rate_counter[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|baud_rate_counter[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|baud_rate_counter[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|baud_rate_counter[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|baud_rate_counter[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|baud_rate_counter[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|delayed_unxsync_rxdxx1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|rdata[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|rdata[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|rdata[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|rdata[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|hart_access_resume,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|hart_write_q,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|dm_state.RESUMING,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|csr_read,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[37],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[35],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rsp_fifo|mem[5][74],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rsp_fifo|mem[5][105],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rsp_fifo|mem[4][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rsp_fifo|mem[5][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rsp_fifo|mem[5][53],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rsp_fifo|mem[5][83],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rsp_fifo|mem[5][52],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rsp_fifo|mem[5][104],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|rd_valid[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|baud_clk_en,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|do_start_rx,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|pc_fetch_stop[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|dm_readdatavalid,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|rdata[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_GPI1_DIPSW:gpi1_dipsw|d2_data_in[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_GPI1_DIPSW:gpi1_dipsw|d1_data_in[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_GPI1_DIPSW:gpi1_dipsw|d2_data_in[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_GPI1_DIPSW:gpi1_dipsw|d1_data_in[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_GPI1_DIPSW:gpi1_dipsw|d2_data_in[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_GPI1_DIPSW:gpi1_dipsw|d1_data_in[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_GPI1_DIPSW:gpi1_dipsw|d1_data_in[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_GPI1_DIPSW:gpi1_dipsw|d2_data_in[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|hart_cmd_access,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|dm_state.EXE_PNDG,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|legal_reg_access,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|dm_state.IDLE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|dm_state.HALTREQ,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|haltreq_ack,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|abstauto.progbuf[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|abstauto.progbuf[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|abstauto.progbuf[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|abstauto.progbuf[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|abstauto.progbuf[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|abstauto.progbuf[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|abstauto.progbuf[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|abstauto.progbuf[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|abstauto.data[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|abstauto.data[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[37],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_redirect_pc[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_redirect_pc[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_redirect_pc[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_redirect_pc[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_redirect_pc[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_redirect_pc[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rsp_fifo|mem[4][74],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rsp_fifo|mem[4][105],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rsp_fifo|mem[3][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rsp_fifo|mem[4][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rsp_fifo|mem[4][53],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rsp_fifo|mem[4][83],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rsp_fifo|mem[4][52],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rsp_fifo|mem[4][104],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|rd_valid[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|jupdate2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|jupdate1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|write2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|write1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|delayed_unxrx_in_processxx3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_redirect_pc[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_redirect_pc[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|dmctrl.ndmreset,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|pc_fetch_stop[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[53],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[53],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[53],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[101],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|rdata[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_serial_com_s1_translator|end_begintransfer,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[2][22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[2][22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[2][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[2][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|rx_data[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[2][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[2][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[2][20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[2][20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[2][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[2][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|rx_data[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[2][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[2][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[2][21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[2][21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[2][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[2][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|rx_data[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[2][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|command.ctrl[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[2][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[2][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[2][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[2][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[2][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[2][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_GPI1_DIPSW:gpi1_dipsw|edge_capture[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|rx_data[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[2][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[2][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[2][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[2][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[2][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[2][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_GPI1_DIPSW:gpi1_dipsw|edge_capture[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|rx_data[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[2][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[2][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[2][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[2][25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|command.ctrl[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[2][25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[2][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[2][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[2][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_GPI1_DIPSW:gpi1_dipsw|edge_capture[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|rx_data[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[2][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[2][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[2][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|fifo_wr,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[2][24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[2][24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[2][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[2][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_GPI1_DIPSW:gpi1_dipsw|edge_capture[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[2][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[2][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|dm_state.CMD_EXE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|dmctrl.resumereq,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|dmctrl_wr,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|dm_state.HALTED,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|autoexec_cmd,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_regs:the_NIOSV_SOC_UART_SERIAL_COM_regs|control_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|rx_data[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[2][30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|command.ctrl[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[32],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[2][30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[2][29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|command.ctrl[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[2][29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[2][28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|command.ctrl[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[2][28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[2][27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|command.ctrl[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[2][27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[2][23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[2][23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[2][31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|command.ctrl[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[33],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[2][31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|rx_data[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[2][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|t_ena~reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[2][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[2][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[2][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[2][26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_wr,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|command.ctrl[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|command.ctrl[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|command.ctrl[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|command.ctrl[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|command.ctrl[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|command.ctrl[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|command.ctrl[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|command.ctrl[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|command.ctrl[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|command.ctrl[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|command.ctrl[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|command.ctrl[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|command.cmdtype[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|command.cmdtype[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|command.cmdtype[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|command.cmdtype[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|command.cmdtype[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|command.cmdtype[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|command.cmdtype[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|command.cmdtype[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[34],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[38],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[42],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[41],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[40],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|full1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[39],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[37],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[36],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[35],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[2][26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rsp_fifo|mem[3][74],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rsp_fifo|mem[3][105],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rsp_fifo|mem[2][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rsp_fifo|mem[3][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rsp_fifo|mem[3][53],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rsp_fifo|mem[3][83],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rsp_fifo|mem[3][52],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rsp_fifo|mem[3][104],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rsp_fifo|mem_used[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rdata_fifo|full,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_valid,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|t_pause~reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_regs:the_NIOSV_SOC_UART_SERIAL_COM_regs|control_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_regs:the_NIOSV_SOC_UART_SERIAL_COM_regs|control_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_regs:the_NIOSV_SOC_UART_SERIAL_COM_regs|control_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|rx_char_ready,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|framing_error,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_regs:the_NIOSV_SOC_UART_SERIAL_COM_regs|control_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_regs:the_NIOSV_SOC_UART_SERIAL_COM_regs|control_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_regs:the_NIOSV_SOC_UART_SERIAL_COM_regs|control_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|rx_overrun,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|break_detect,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_tx:the_NIOSV_SOC_UART_SERIAL_COM_tx|tx_shift_empty,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_regs:the_NIOSV_SOC_UART_SERIAL_COM_regs|control_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_regs:the_NIOSV_SOC_UART_SERIAL_COM_regs|control_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_tx:the_NIOSV_SOC_UART_SERIAL_COM_tx|tx_overrun,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_GPI0_BUTN:gpi0_butn|d1_data_in,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_GPI0_BUTN:gpi0_butn|d2_data_in,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_pc[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_pc[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|ndmreset_shifter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rsp_fifo|mem[2][123],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|axi_lookahead[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|axi_lookahead[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|axi_lookahead[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|pc_fetch_stop[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rsp_fifo|mem_used[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[122],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[122],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[122],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[122],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[122],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[35],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[35],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[35],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[76],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[76],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[76],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|rst2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|read2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|read1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|r_ena1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|r_val,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|rdata[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_tx:the_NIOSV_SOC_UART_SERIAL_COM_tx|tx_ready,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_mret_instr,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[1][22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[1][22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rdata_fifo|mem[1][22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[1][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[1][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|woverflow,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rdata_fifo|mem[1][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_serial_com_s1_agent_rdata_fifo|mem[1][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_regs:the_NIOSV_SOC_UART_SERIAL_COM_regs|readdata[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpo2_ledg_s1_agent_rdata_fifo|mem[1][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[1][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rdata_fifo|mem[1][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[1][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[1][20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[1][20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rdata_fifo|mem[1][20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[1][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[1][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rdata_fifo|mem[1][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_serial_com_s1_agent_rdata_fifo|mem[1][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_regs:the_NIOSV_SOC_UART_SERIAL_COM_regs|readdata[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpo2_ledg_s1_agent_rdata_fifo|mem[1][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[1][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rdata_fifo|mem[1][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[1][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[1][21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[1][21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rdata_fifo|mem[1][21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[1][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[1][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rdata_fifo|mem[1][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_serial_com_s1_agent_rdata_fifo|mem[1][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_regs:the_NIOSV_SOC_UART_SERIAL_COM_regs|readdata[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpo2_ledg_s1_agent_rdata_fifo|mem[1][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[1][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rdata_fifo|mem[1][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[1][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[1][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[1][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rdata_fifo|mem[1][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[1][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[1][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|ac,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rdata_fifo|mem[1][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[1][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpo2_ledg_s1_agent_rdata_fifo|mem[1][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_GPI1_DIPSW:gpi1_dipsw|readdata[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpi1_dipsw_s1_agent_rdata_fifo|mem[1][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_serial_com_s1_agent_rdata_fifo|mem[1][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_regs:the_NIOSV_SOC_UART_SERIAL_COM_regs|readdata[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[1][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rdata_fifo|mem[1][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[1][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[1][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rdata_fifo|mem[1][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[1][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[1][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[1][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpo2_ledg_s1_agent_rdata_fifo|mem[1][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_GPI1_DIPSW:gpi1_dipsw|readdata[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpi1_dipsw_s1_agent_rdata_fifo|mem[1][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_serial_com_s1_agent_rdata_fifo|mem[1][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_regs:the_NIOSV_SOC_UART_SERIAL_COM_regs|readdata[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[1][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|jmp_adrs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rdata_fifo|mem[1][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[1][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[1][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rdata_fifo|mem[1][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[1][25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[1][25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_regs:the_NIOSV_SOC_UART_SERIAL_COM_regs|readdata[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_serial_com_s1_agent_rdata_fifo|mem[1][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[1][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[1][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rdata_fifo|mem[1][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[1][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpo2_ledg_s1_agent_rdata_fifo|mem[1][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_GPI1_DIPSW:gpi1_dipsw|readdata[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpi1_dipsw_s1_agent_rdata_fifo|mem[1][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_serial_com_s1_agent_rdata_fifo|mem[1][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_regs:the_NIOSV_SOC_UART_SERIAL_COM_regs|readdata[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[1][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|jmp_adrs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rdata_fifo|mem[1][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[1][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[1][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rdata_fifo|mem[1][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[1][24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[1][24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_regs:the_NIOSV_SOC_UART_SERIAL_COM_regs|readdata[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_serial_com_s1_agent_rdata_fifo|mem[1][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[1][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rdata_fifo|mem[1][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[1][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_GPI1_DIPSW:gpi1_dipsw|readdata[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpi1_dipsw_s1_agent_rdata_fifo|mem[1][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[1][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpo2_ledg_s1_agent_rdata_fifo|mem[1][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[1][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|jmp_adrs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_serial_com_s1_agent_rdata_fifo|mem[1][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_regs:the_NIOSV_SOC_UART_SERIAL_COM_regs|readdata[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rdata_fifo|mem[1][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_GPI0_BUTN:gpi0_butn|readdata[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpi0_butn_s1_agent_rdata_fifo|mem[1][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[1][30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[1][30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[1][29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[1][29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[1][28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[1][28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[1][27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[1][27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[1][23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[1][23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[1][31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[1][31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_serial_com_s1_agent_rdata_fifo|mem[1][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_regs:the_NIOSV_SOC_UART_SERIAL_COM_regs|readdata[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpo2_ledg_s1_agent_rdata_fifo|mem[1][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[1][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|read_0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rdata_fifo|mem[1][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[1][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[1][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[1][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|rvalid,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rdata_fifo|mem[1][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[1][26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|csr_write,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[1][26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|niosv_interrupt_handler:irq_inst|A1_1hot_plat_irq[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|niosv_interrupt_handler:irq_inst|A1_1hot_plat_irq[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|niosv_interrupt_handler:irq_inst|A1_1hot_plat_irq[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|niosv_interrupt_handler:irq_inst|A1_1hot_plat_irq[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rsp_fifo|mem[2][122],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rsp_fifo|mem[2][71],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rsp_fifo|mem[2][101],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rsp_fifo|mem[2][70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rsp_fifo|mem[2][71],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rsp_fifo|mem[2][70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rsp_fifo|mem[2][122],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rsp_fifo|mem[2][74],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rsp_fifo|mem[2][105],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rsp_fifo|mem[1][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rsp_fifo|mem[2][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rsp_fifo|mem[2][53],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rsp_fifo|mem[2][83],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rsp_fifo|mem[2][52],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rsp_fifo|mem[2][104],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rsp_fifo|mem_used[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rdata_fifo|empty,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rdata_fifo|rd_ptr[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rdata_fifo|wr_ptr[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rdata_fifo|rd_ptr[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rdata_fifo|wr_ptr[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rdata_fifo|wr_ptr[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rdata_fifo|rd_ptr[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_is_wfi,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|fifo_AF,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|pause_irq,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|ien_AF,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|ien_AE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|fifo_AE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_regs:the_NIOSV_SOC_UART_SERIAL_COM_regs|irq,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_GPI0_BUTN:gpi0_butn|edge_capture,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_GPI0_BUTN:gpi0_butn|irq_mask,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|dmctrl.haltreq,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|niosv_interrupt_handler:irq_inst|core_irq_priority[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|niosv_interrupt_handler:irq_inst|core_irq_priority[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[122],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[122],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|ndmreset_shifter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|i_count[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rsp_fifo|mem[1][123],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|flush_count[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|flush_count[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|flush_count[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|flush_count[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|prev_branch_taken,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|pc_fetch_stop[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:niosv_m_cpu_instruction_manager_rd_limiter|last_channel[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rsp_fifo|mem_used[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[35],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[35],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|rdata[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|rvalid0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|t_dav,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_regs:the_NIOSV_SOC_UART_SERIAL_COM_regs|tx_data[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_regs:the_NIOSV_SOC_UART_SERIAL_COM_regs|tx_data[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_regs:the_NIOSV_SOC_UART_SERIAL_COM_regs|tx_data[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_regs:the_NIOSV_SOC_UART_SERIAL_COM_regs|tx_data[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_regs:the_NIOSV_SOC_UART_SERIAL_COM_regs|tx_data[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_regs:the_NIOSV_SOC_UART_SERIAL_COM_regs|tx_data[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_regs:the_NIOSV_SOC_UART_SERIAL_COM_regs|tx_data[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_regs:the_NIOSV_SOC_UART_SERIAL_COM_regs|tx_data[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_tx:the_NIOSV_SOC_UART_SERIAL_COM_tx|do_load_shifter,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_tx:the_NIOSV_SOC_UART_SERIAL_COM_tx|baud_clk_en,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_008|packet_in_progress,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:soc_sysid_control_slave_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_003|packet_in_progress,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_011|packet_in_progress,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb|top_priority_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb|top_priority_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_006|packet_in_progress,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux|packet_in_progress,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_004|packet_in_progress,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_007|packet_in_progress,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_mret_instr,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[0][22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rdata_fifo|mem[0][22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_rsp_width_adapter|data_reg[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[0][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_dbg_avalon_jtag_slave_translator|av_readdata_pre[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rdata_fifo|mem[0][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rdata_fifo|out_payload[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_rsp_width_adapter|data_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_serial_com_s1_agent_rdata_fifo|mem[0][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_serial_com_s1_translator|av_readdata_pre[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpo2_ledg_s1_agent_rdata_fifo|mem[0][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpo2_ledg_s1_translator|av_readdata_pre[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rdata_fifo|mem[0][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_dbg_avalon_jtag_slave_translator|av_readdata_pre[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[0][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[0][20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rdata_fifo|mem[0][20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_rsp_width_adapter|data_reg[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[0][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_dbg_avalon_jtag_slave_translator|av_readdata_pre[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rdata_fifo|mem[0][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rdata_fifo|out_payload[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_rsp_width_adapter|data_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_serial_com_s1_agent_rdata_fifo|mem[0][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_serial_com_s1_translator|av_readdata_pre[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpo2_ledg_s1_agent_rdata_fifo|mem[0][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpo2_ledg_s1_translator|av_readdata_pre[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rdata_fifo|mem[0][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_dbg_avalon_jtag_slave_translator|av_readdata_pre[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[0][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[0][21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rdata_fifo|mem[0][21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_rsp_width_adapter|data_reg[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[0][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_dbg_avalon_jtag_slave_translator|av_readdata_pre[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rdata_fifo|mem[0][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rdata_fifo|out_payload[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_rsp_width_adapter|data_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_serial_com_s1_agent_rdata_fifo|mem[0][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_serial_com_s1_translator|av_readdata_pre[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpo2_ledg_s1_agent_rdata_fifo|mem[0][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpo2_ledg_s1_translator|av_readdata_pre[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rdata_fifo|mem[0][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_dbg_avalon_jtag_slave_translator|av_readdata_pre[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[0][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[0][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rdata_fifo|mem[0][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_rsp_width_adapter|data_reg[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[0][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_dbg_avalon_jtag_slave_translator|av_readdata_pre[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rdata_fifo|mem[0][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rdata_fifo|out_payload[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_rsp_width_adapter|data_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[0][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpo2_ledg_s1_agent_rdata_fifo|mem[0][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpo2_ledg_s1_translator|av_readdata_pre[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpi1_dipsw_s1_translator|av_readdata_pre[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpi1_dipsw_s1_agent_rdata_fifo|mem[0][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_serial_com_s1_agent_rdata_fifo|mem[0][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_serial_com_s1_translator|av_readdata_pre[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rdata_fifo|mem[0][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_dbg_avalon_jtag_slave_translator|av_readdata_pre[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[0][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rdata_fifo|mem[0][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_rsp_width_adapter|data_reg[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[0][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[0][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rdata_fifo|out_payload[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_rsp_width_adapter|data_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[0][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpo2_ledg_s1_agent_rdata_fifo|mem[0][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpo2_ledg_s1_translator|av_readdata_pre[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpi1_dipsw_s1_translator|av_readdata_pre[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpi1_dipsw_s1_agent_rdata_fifo|mem[0][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_serial_com_s1_agent_rdata_fifo|mem[0][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_serial_com_s1_translator|av_readdata_pre[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rdata_fifo|mem[0][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_dbg_avalon_jtag_slave_translator|av_readdata_pre[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[0][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rdata_fifo|mem[0][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[0][25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rdata_fifo|out_payload[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_rsp_width_adapter|data_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_serial_com_s1_translator|av_readdata_pre[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_serial_com_s1_agent_rdata_fifo|mem[0][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[0][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_dbg_avalon_jtag_slave_translator|av_readdata_pre[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rdata_fifo|mem[0][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rdata_fifo|out_payload[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_rsp_width_adapter|data_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[0][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpo2_ledg_s1_agent_rdata_fifo|mem[0][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpo2_ledg_s1_translator|av_readdata_pre[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpi1_dipsw_s1_translator|av_readdata_pre[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpi1_dipsw_s1_agent_rdata_fifo|mem[0][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_serial_com_s1_agent_rdata_fifo|mem[0][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_serial_com_s1_translator|av_readdata_pre[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rdata_fifo|mem[0][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_dbg_avalon_jtag_slave_translator|av_readdata_pre[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[0][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rdata_fifo|mem[0][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[0][24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rdata_fifo|out_payload[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_rsp_width_adapter|data_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_serial_com_s1_translator|av_readdata_pre[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_serial_com_s1_agent_rdata_fifo|mem[0][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[0][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rdata_fifo|mem[0][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_dbg_avalon_jtag_slave_translator|av_readdata_pre[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rdata_fifo|out_payload[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_rsp_width_adapter|data_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpi1_dipsw_s1_translator|av_readdata_pre[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpi1_dipsw_s1_agent_rdata_fifo|mem[0][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[0][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpo2_ledg_s1_agent_rdata_fifo|mem[0][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpo2_ledg_s1_translator|av_readdata_pre[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_serial_com_s1_agent_rdata_fifo|mem[0][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_serial_com_s1_translator|av_readdata_pre[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rdata_fifo|mem[0][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_dbg_avalon_jtag_slave_translator|av_readdata_pre[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpi0_butn_s1_translator|av_readdata_pre[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpi0_butn_s1_agent_rdata_fifo|mem[0][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rdata_fifo|out_payload[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[0][30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rdata_fifo|out_payload[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:soc_sysid_control_slave_translator|av_readdata_pre[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[0][29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rdata_fifo|out_payload[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[0][28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rdata_fifo|out_payload[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[0][27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[0][23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[0][31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rdata_fifo|out_payload[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_rsp_width_adapter|data_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_serial_com_s1_agent_rdata_fifo|mem[0][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_serial_com_s1_translator|av_readdata_pre[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpo2_ledg_s1_agent_rdata_fifo|mem[0][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpo2_ledg_s1_translator|av_readdata_pre[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_dbg_avalon_jtag_slave_translator|av_readdata_pre[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rdata_fifo|mem[0][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[0][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rdata_fifo|out_payload[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_rsp_width_adapter|data_reg[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[0][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:soc_sysid_control_slave_translator|av_readdata_pre[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_dbg_avalon_jtag_slave_translator|av_readdata_pre[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rdata_fifo|mem[0][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rdata_fifo|out_payload[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:soc_sysid_control_slave_translator|av_readdata_pre[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[0][26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_instr_word[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_instr_word[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_instr_word[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_instr_word[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_instr_word[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_i_expn,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_instr_word[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_instr_word[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_dret_instr,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_instr_word[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mcause.interrupt,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rsp_fifo|mem[1][122],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem_used[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rsp_fifo|mem[1][71],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rsp_fifo|mem[1][101],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rsp_fifo|mem[1][70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rsp_fifo|mem[1][71],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rsp_fifo|mem[1][70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rsp_fifo|mem[1][122],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem_used[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpo2_ledg_s1_agent_rsp_fifo|mem[1][71],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpo2_ledg_s1_agent_rsp_fifo|mem[1][70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpo2_ledg_s1_agent_rsp_fifo|mem[1][122],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpo2_ledg_s1_agent_rdata_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpi0_butn_s1_agent_rsp_fifo|mem[1][122],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpi0_butn_s1_agent_rdata_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpi0_butn_s1_agent_rsp_fifo|mem[1][71],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpi0_butn_s1_agent_rsp_fifo|mem[1][70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpi1_dipsw_s1_agent_rsp_fifo|mem[1][122],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpi1_dipsw_s1_agent_rdata_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpi1_dipsw_s1_agent_rsp_fifo|mem[1][71],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpi1_dipsw_s1_agent_rsp_fifo|mem[1][70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_serial_com_s1_agent_rsp_fifo|mem[1][71],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_serial_com_s1_agent_rsp_fifo|mem[1][70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_serial_com_s1_agent_rsp_fifo|mem[1][122],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_serial_com_s1_agent_rdata_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rsp_fifo|mem[1][71],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rsp_fifo|mem[1][70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rsp_fifo|mem[1][122],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rdata_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rsp_fifo|mem[1][74],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rsp_fifo|mem[1][105],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rsp_fifo|mem[0][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rsp_fifo|mem[1][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rsp_fifo|mem[1][53],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rsp_fifo|mem[1][83],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rsp_fifo|mem[1][52],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rsp_fifo|mem[1][104],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rdata_fifo|internal_out_valid,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_reg_incorrect,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_is_wfi,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|niosv_interrupt_handler:irq_inst|A0_plat_irq[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|niosv_interrupt_handler:irq_inst|A0_plat_irq[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|niosv_interrupt_handler:irq_inst|A0_plat_irq[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|niosv_interrupt_handler:irq_inst|A0_plat_irq[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|niosv_interrupt_handler:irq_inst|A0_sw_irq,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|niosv_interrupt_handler:irq_inst|A0_timer_irq,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|niosv_interrupt_handler:irq_inst|A0_debug_irq,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_instr_word[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_instr_word[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_instr_word[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_instr_word[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_instr_word[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_instr_word[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_instr_word[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_instr_word[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_instr_word[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_instr_word[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_instr_word[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_instr_word[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_instr_word[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_instr_word[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_instr_word[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|W_gpr_wr_en,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_instr_word[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_instr_word[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_instr_word[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_instr_word[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_instr_word[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_instr_word[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_instr_word[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_instr_word[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_instr_word[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|i_next.010,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[35],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[35],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|i_next.000,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_redirect_pc[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_redirect_pc[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_redirect_pc[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_redirect_pc[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_redirect_pc[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_redirect_pc[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|dbg_vector[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_redirect_pc[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_redirect_pc[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|i_next.101,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|ndmreset_shifter[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|i_count[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|i_count[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|i_next.111,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_count[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_redirect_pc[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_redirect_pc[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_redirect_pc[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_redirect_pc[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_redirect_pc[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_redirect_pc[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rsp_fifo|mem[0][123],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[122],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:niosv_m_cpu_instruction_manager_rd_limiter|pending_response_count[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|total_lookahead[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|total_lookahead[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_is_branch,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_instr_valid,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_is_branch,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_is_branch,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|niosv_instr_buffer:buffer_inst|write_addr[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|niosv_instr_buffer:buffer_inst|read_addr[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|niosv_instr_buffer:buffer_inst|write_addr[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|niosv_instr_buffer:buffer_inst|read_addr[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|niosv_instr_buffer:buffer_inst|read_addr[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|niosv_instr_buffer:buffer_inst|write_addr[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_multicycle_instr,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|pc_fetch_stop[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_redirect_pc[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_redirect_pc[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_redirect_pc[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_redirect_pc[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_redirect_pc[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_redirect_pc[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_redirect_pc[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_redirect_pc[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_redirect_pc[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_004|saved_grant[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:niosv_m_cpu_instruction_manager_rd_limiter|last_dest_id[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:niosv_m_cpu_instruction_manager_rd_limiter|last_dest_id[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|C_dbg_expn_taken,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_redirect_pc[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rsp_fifo|mem_used[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|endofpacket_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_010|packet_in_progress,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_010|altera_merlin_arbitrator:arb|top_priority_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_010|altera_merlin_arbitrator:arb|top_priority_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_010|altera_merlin_arbitrator:arb|top_priority_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|full1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|dmi_status[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|rvalid,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_tx:the_NIOSV_SOC_UART_SERIAL_COM_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_tx:the_NIOSV_SOC_UART_SERIAL_COM_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_tx:the_NIOSV_SOC_UART_SERIAL_COM_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_tx:the_NIOSV_SOC_UART_SERIAL_COM_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_tx:the_NIOSV_SOC_UART_SERIAL_COM_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_tx:the_NIOSV_SOC_UART_SERIAL_COM_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_tx:the_NIOSV_SOC_UART_SERIAL_COM_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_tx:the_NIOSV_SOC_UART_SERIAL_COM_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_tx:the_NIOSV_SOC_UART_SERIAL_COM_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_tx:the_NIOSV_SOC_UART_SERIAL_COM_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_011|saved_grant[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_004|saved_grant[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mcause.code[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:soc_sysid_control_slave_translator|read_latency_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpi1_dipsw_s1_translator|wait_latency_counter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_008|saved_grant[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpi1_dipsw_s1_translator|wait_latency_counter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpi1_dipsw_s1_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_008|saved_grant[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|count[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:soc_sysid_control_slave_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:soc_sysid_control_slave_translator|wait_latency_counter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:soc_sysid_control_slave_translator|wait_latency_counter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_003|saved_grant[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rsp_fifo|mem_used[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_011|saved_grant[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_serial_com_s1_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_serial_com_s1_translator|wait_latency_counter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_serial_com_s1_translator|wait_latency_counter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_006|saved_grant[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_006|saved_grant[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|av_waitrequest,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_004|saved_grant[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rsp_fifo|mem_used[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpi0_butn_s1_translator|wait_latency_counter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_007|saved_grant[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpi0_butn_s1_translator|wait_latency_counter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpi0_butn_s1_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_007|saved_grant[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_mem_op,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_gpr_wr_en,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|C_dbg_expn_update,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|C_expn_taken,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|niosv_interrupt_handler:irq_inst|core_irq,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|C_expn_update,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_redirect,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_dret_instr,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_mret_instr,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_lsu:lsu_inst|st_data_match,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_lsu:lsu_inst|st_adrs_match,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_lsu:lsu_inst|ld_adrs_match,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_shift_module:shift_inst|op_state[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_e_expn,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_instr_trigger,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mcontrol.dmode,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_lsu:lsu_inst|ld_instr_done,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_instr_word[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_instr_word[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_instr_word[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_instr_word[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_instr_word[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_instr_word[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_instr_word[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_dret_instr,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_branch_op,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mcause.code[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|niosv_interrupt_handler:irq_inst|A1_timer_irq,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mcause.code[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mcontrol.mmode,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mcontrol.action,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dcsr.ebreakm,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|niosv_interrupt_handler:irq_inst|A1_plat_irq[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|niosv_interrupt_handler:irq_inst|A1_plat_irq[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|niosv_interrupt_handler:irq_inst|A1_plat_irq[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mcontrol.select,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|niosv_interrupt_handler:irq_inst|A1_plat_irq[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mcause.code[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mcause.code[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|niosv_interrupt_handler:irq_inst|A1_sw_irq,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_signed_cmp,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mcause.code[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mcontrol.load,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mcause.code[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mcontrol.store,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rsp_fifo|mem[0][122],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rsp_fifo|mem[0][71],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rsp_fifo|mem[0][101],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rsp_fifo|mem[0][70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rsp_fifo|mem[0][71],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rsp_fifo|mem[0][70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rsp_fifo|mem[0][122],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpo2_ledg_s1_agent_rsp_fifo|mem[0][71],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpo2_ledg_s1_agent_rsp_fifo|mem[0][70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpo2_ledg_s1_agent_rsp_fifo|mem[0][122],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpo2_ledg_s1_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpo2_ledg_s1_agent_rdata_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpo2_ledg_s1_translator|read_latency_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpi0_butn_s1_agent_rsp_fifo|mem[0][122],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpi0_butn_s1_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpi0_butn_s1_agent_rdata_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpi0_butn_s1_translator|read_latency_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpi0_butn_s1_agent_rsp_fifo|mem[0][71],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpi0_butn_s1_agent_rsp_fifo|mem[0][70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpi1_dipsw_s1_agent_rsp_fifo|mem[0][122],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpi1_dipsw_s1_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpi1_dipsw_s1_agent_rdata_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpi1_dipsw_s1_translator|read_latency_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpi1_dipsw_s1_agent_rsp_fifo|mem[0][71],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpi1_dipsw_s1_agent_rsp_fifo|mem[0][70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_serial_com_s1_agent_rsp_fifo|mem[0][71],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_serial_com_s1_agent_rsp_fifo|mem[0][70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_serial_com_s1_agent_rsp_fifo|mem[0][122],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_serial_com_s1_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_serial_com_s1_agent_rdata_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_serial_com_s1_translator|read_latency_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rsp_fifo|mem[0][71],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rsp_fifo|mem[0][70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rsp_fifo|mem[0][122],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rdata_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_dbg_avalon_jtag_slave_translator|read_latency_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rsp_fifo|mem[0][74],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rsp_fifo|mem[0][105],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ext_sdram_progmem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rsp_fifo|mem[0][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rsp_fifo|mem[0][53],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rsp_fifo|mem[0][83],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rsp_fifo|mem[0][52],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rsp_fifo|mem[0][104],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rdata_fifo|out_valid,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_reg_incorrect,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|niosv_interrupt_handler:irq_inst|A1_debug_irq,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_is_wfi,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|niosv_interrupt_handler:irq_inst|A1_irq_pndg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_shift_op[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_shift_op[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mcause.code[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mcontrol.execute,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dcsr.step,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dcsr.cause[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dcsr.cause[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dcsr.cause[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_csr_write,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_instr_valid,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_009|packet_in_progress,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|rst1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|i_state.010,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|ack_refresh_request,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|refresh_counter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|refresh_counter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|refresh_counter[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|refresh_counter[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|refresh_counter[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|refresh_counter[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|refresh_counter[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|refresh_counter[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|refresh_counter[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|refresh_counter[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|refresh_counter[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|refresh_counter[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|refresh_counter[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|refresh_counter[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|i_state.011,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|i_state.000,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|i_state.001,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_hold_addr[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_hold_addr[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_hold_addr[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_hold_addr[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_hold_addr[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_pc[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_hold_addr[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_pc[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_hold_addr[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_hold_addr[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_next.000000001,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|i_state.101,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|ndmreset_shifter[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|i_state.111,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_count[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_count[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_hold_addr[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_hold_addr[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_hold_addr[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_hold_addr[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_hold_addr[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|NIOSV_SOC_EXT_SDRAM_PROGMEM_input_efifo_module:the_NIOSV_SOC_EXT_SDRAM_PROGMEM_input_efifo_module|wr_address,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_hold_addr[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:niosv_m_cpu_instruction_manager_rd_limiter|has_pending_responses,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:niosv_m_cpu_instruction_manager_rd_limiter|last_channel[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|total_lookahead[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|pc_fetch_stop[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_hold_addr[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_hold_addr[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_hold_addr[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_pc[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_hold_addr[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_hold_addr[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_hold_addr[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_hold_addr[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_hold_addr[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_hold_addr[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_pc[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_hold,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_hold_addr[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rsp_fifo|mem_used[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|use_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_010|saved_grant[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_010|saved_grant[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_010|saved_grant[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|write_rsp,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_regs:the_NIOSV_SOC_UART_SERIAL_COM_regs|control_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_tx:the_NIOSV_SOC_UART_SERIAL_COM_tx|pre_txd,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpo2_ledg_s1_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_lsu:lsu_inst|niosv_mem_op_state:wr_addr|state[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_lsu:lsu_inst|niosv_mem_op_state:wr_addr|state[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_lsu:lsu_inst|niosv_mem_op_state:read_cmd|state[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_lsu:lsu_inst|niosv_mem_op_state:read_cmd|state[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_gpr_wr_en,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpo2_ledg_s1_translator|wait_latency_counter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpo2_ledg_s1_translator|wait_latency_counter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_009|saved_grant[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_009|saved_grant[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|i_cmd[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|i_cmd[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_next.010000000,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|refresh_request,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|i_cmd[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|i_cmd[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_state.100000000,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_state.010000000,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_state.000000001,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|init_done,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_state.000100000,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_state.000000100,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_state.001000000,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|i_addr[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_state.000010000,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_state.000001000,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|NIOSV_SOC_EXT_SDRAM_PROGMEM_input_efifo_module:the_NIOSV_SOC_EXT_SDRAM_PROGMEM_input_efifo_module|rd_address,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|NIOSV_SOC_EXT_SDRAM_PROGMEM_input_efifo_module:the_NIOSV_SOC_EXT_SDRAM_PROGMEM_input_efifo_module|entries[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|NIOSV_SOC_EXT_SDRAM_PROGMEM_input_efifo_module:the_NIOSV_SOC_EXT_SDRAM_PROGMEM_input_efifo_module|entries[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|f_pop,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_state.000000010,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_tx:the_NIOSV_SOC_UART_SERIAL_COM_tx|txd,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_cmd[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_cmd[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_dqm[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_dqm[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_cmd[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_cmd[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_bank[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_bank[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_pc[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_pc[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_pc[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_pc[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_pc[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_pc[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_tx:the_NIOSV_SOC_UART_SERIAL_COM_tx|baud_rate_counter[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_tx:the_NIOSV_SOC_UART_SERIAL_COM_tx|baud_rate_counter[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_tx:the_NIOSV_SOC_UART_SERIAL_COM_tx|baud_rate_counter[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_tx:the_NIOSV_SOC_UART_SERIAL_COM_tx|baud_rate_counter[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_tx:the_NIOSV_SOC_UART_SERIAL_COM_tx|baud_rate_counter[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_tx:the_NIOSV_SOC_UART_SERIAL_COM_tx|baud_rate_counter[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_tx:the_NIOSV_SOC_UART_SERIAL_COM_tx|baud_rate_counter[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_tx:the_NIOSV_SOC_UART_SERIAL_COM_tx|baud_rate_counter[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_tx:the_NIOSV_SOC_UART_SERIAL_COM_tx|baud_rate_counter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_tx:the_NIOSV_SOC_UART_SERIAL_COM_tx|baud_rate_counter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[0][22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_dbg_avalon_jtag_slave_translator|av_readdata_pre[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[0][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[0][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[0][20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_dbg_avalon_jtag_slave_translator|av_readdata_pre[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[0][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[0][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[0][21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_dbg_avalon_jtag_slave_translator|av_readdata_pre[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[0][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[0][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[0][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_dbg_avalon_jtag_slave_translator|av_readdata_pre[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[0][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[0][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[0][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_dbg_avalon_jtag_slave_translator|av_readdata_pre[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[0][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[0][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_dbg_avalon_jtag_slave_translator|av_readdata_pre[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[0][25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[0][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[0][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[0][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_dbg_avalon_jtag_slave_translator|av_readdata_pre[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[0][24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[0][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[0][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[0][30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[0][29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[0][28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[0][27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[0][23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[0][31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[0][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[0][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[0][26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mcause.code[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mcause.code[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mcause.code[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mcause.code[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mcause.code[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ext_sdram_progmem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:niosv_m_cpu_instruction_manager_rd_limiter|pending_response_count[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:niosv_m_cpu_instruction_manager_rd_limiter|pending_response_count[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:niosv_m_cpu_instruction_manager_rd_limiter|pending_response_count[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|address_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mcause.code[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|tcontrol.mpte,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mcause.code[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mcause.code[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mcause.code[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mcause.code[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mcause.code[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mcause.code[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mcause.code[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mcause.code[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mcause.code[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mcause.code[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mcause.code[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mcause.code[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mcause.code[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mcause.code[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mcause.code[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mcause.code[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mcause.code[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mstatus.mie,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|tcontrol.mte,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ext_sdram_progmem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_instr_valid,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_pc[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|address_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_pc[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|address_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_pc[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|address_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_pc[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|address_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|address_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_pc[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|address_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|address_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_pc[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|address_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_next.000010000,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_next.000001000,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|address_reg[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|address_reg[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|address_reg[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|address_reg[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|address_reg[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|address_reg[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|address_reg[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|address_reg[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_pc[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|address_reg[14],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,Off,
GLOBAL_SIGNAL_MSG_SOURCE_NAME_MAY_CHANGE,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|comb~0,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|comb~0,Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,Global Clock,
GLOBAL_SIGNAL_MSG_SOURCE_NAME_MAY_CHANGE,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|merged_reset~0,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_002|merged_reset~0,Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,altera_internal_jtag~TCKUTAP,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,EXT_CLK_50MHz,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|NIOSV_SOC_ALTPLL_CLKS_altpll_dch2:sd1|wire_pll7_locked,Off,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,EXT_CLK_50MHz,Global Clock,
IO_RULES,NUM_PINS_NOT_EXCEED_LOC_AVAILABLE,PASS,IO_000001,Capacity Checks,Number of pins in an I/O bank should not exceed the number of locations available.,Critical,0 such failures found.,,I/O,,
IO_RULES,NUM_CLKS_NOT_EXCEED_CLKS_AVAILABLE,PASS,IO_000002,Capacity Checks,Number of clocks in an I/O bank should not exceed the number of clocks available.,Critical,0 such failures found.,,I/O,,
IO_RULES,NUM_VREF_NOT_EXCEED_LOC_AVAILABLE,PASS,IO_000003,Capacity Checks,Number of pins in a Vrefgroup should not exceed the number of locations available.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_BANK_SUPPORT_VCCIO,INAPPLICABLE,IO_000004,Voltage Compatibility Checks,The I/O bank should support the requested VCCIO.,Critical,No IOBANK_VCCIO assignments found.,,I/O,,
IO_RULES,IO_BANK_NOT_HAVE_COMPETING_VREF,INAPPLICABLE,IO_000005,Voltage Compatibility Checks,The I/O bank should not have competing VREF values.,Critical,No VREF I/O Standard assignments found.,,I/O,,
IO_RULES,IO_BANK_NOT_HAVE_COMPETING_VCCIO,PASS,IO_000006,Voltage Compatibility Checks,The I/O bank should not have competing VCCIO values.,Critical,0 such failures found.,,I/O,,
IO_RULES,CHECK_UNAVAILABLE_LOC,PASS,IO_000007,Valid Location Checks,Checks for unavailable locations.,Critical,0 such failures found.,,I/O,,
IO_RULES,CHECK_RESERVED_LOC,INAPPLICABLE,IO_000008,Valid Location Checks,Checks for reserved locations.,Critical,No reserved LogicLock region found.,,I/O,,
IO_RULES,LOC_SUPPORT_IO_STD,PASS,IO_000009,I/O Properties Checks for One I/O,The location should support the requested I/O standard.,Critical,0 such failures found.,,I/O,,
IO_RULES,LOC_SUPPORT_IO_DIR,PASS,IO_000010,I/O Properties Checks for One I/O,The location should support the requested I/O direction.,Critical,0 such failures found.,,I/O,,
IO_RULES,LOC_SUPPORT_CURRENT_STRENGTH,INAPPLICABLE,IO_000011,I/O Properties Checks for One I/O,The location should support the requested Current Strength.,Critical,No Current Strength assignments found.,,I/O,,
IO_RULES,LOC_SUPPORT_OCT_VALUE,INAPPLICABLE,IO_000012,I/O Properties Checks for One I/O,The location should support the requested On Chip Termination value.,Critical,No Termination assignments found.,,I/O,,
IO_RULES,LOC_SUPPORT_BUS_HOLD_VALUE,INAPPLICABLE,IO_000013,I/O Properties Checks for One I/O,The location should support the requested Bus Hold value.,Critical,No Enable Bus-Hold Circuitry assignments found.,,I/O,,
IO_RULES,LOC_SUPPORT_WEAK_PULL_UP_VALUE,PASS,IO_000014,I/O Properties Checks for One I/O,The location should support the requested Weak Pull Up value.,Critical,0 such failures found.,,I/O,,
IO_RULES,LOC_SUPPORT_PCI_CLAMP_DIODE,PASS,IO_000015,I/O Properties Checks for One I/O,The location should support the requested PCI Clamp Diode.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_CURRENT_STRENGTH,INAPPLICABLE,IO_000018,I/O Properties Checks for One I/O,The I/O standard should support the requested Current Strength.,Critical,No Current Strength assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_OCT_VALUE,INAPPLICABLE,IO_000019,I/O Properties Checks for One I/O,The I/O standard should support the requested On Chip Termination value.,Critical,No Termination assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_PCI_CLAMP_DIODE,PASS,IO_000020,I/O Properties Checks for One I/O,The I/O standard should support the requested PCI Clamp Diode.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_WEAK_PULL_UP_VALUE,PASS,IO_000021,I/O Properties Checks for One I/O,The I/O standard should support the requested Weak Pull Up value.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_BUS_HOLD_VALUE,INAPPLICABLE,IO_000022,I/O Properties Checks for One I/O,The I/O standard should support the requested Bus Hold value.,Critical,No Enable Bus-Hold Circuitry assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_OPEN_DRAIN_VALUE,INAPPLICABLE,IO_000023,I/O Properties Checks for One I/O,The I/O standard should support the Open Drain value.,Critical,No open drain assignments found.,,I/O,,
IO_RULES,IO_DIR_SUPPORT_OCT_VALUE,INAPPLICABLE,IO_000024,I/O Properties Checks for One I/O,The I/O direction should support the On Chip Termination value.,Critical,No Termination assignments found.,,I/O,,
IO_RULES,OCT_AND_CURRENT_STRENGTH_NOT_USED_SIMULTANEOUSLY,INAPPLICABLE,IO_000026,I/O Properties Checks for One I/O,On Chip Termination and Current Strength should not be used at the same time.,Critical,No Current Strength or Termination assignments found.,,I/O,,
IO_RULES,WEAK_PULL_UP_AND_BUS_HOLD_NOT_USED_SIMULTANEOUSLY,INAPPLICABLE,IO_000027,I/O Properties Checks for One I/O,Weak Pull Up and Bus Hold should not be used at the same time.,Critical,No Enable Bus-Hold Circuitry assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORTS_SLEW_RATE,INAPPLICABLE,IO_000045,I/O Properties Checks for One I/O,The I/O standard should support the requested Slew Rate value.,Critical,No Slew Rate assignments found.,,I/O,,
IO_RULES,LOC_SUPPORTS_SLEW_RATE,INAPPLICABLE,IO_000046,I/O Properties Checks for One I/O,The location should support the requested Slew Rate value.,Critical,No Slew Rate assignments found.,,I/O,,
IO_RULES,OCT_SUPPORTS_SLEW_RATE,INAPPLICABLE,IO_000047,I/O Properties Checks for One I/O,On Chip Termination and Slew Rate should not be used at the same time.,Critical,No Slew Rate assignments found.,,I/O,,
IO_RULES,CURRENT_DENSITY_FOR_CONSECUTIVE_IO_NOT_EXCEED_CURRENT_VALUE,PASS,IO_000033,Electromigration Checks,Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os.,Critical,0 such failures found.,,I/O,,
IO_RULES,SINGLE_ENDED_OUTPUTS_LAB_ROWS_FROM_DIFF_IO,INAPPLICABLE,IO_000034,SI Related Distance Checks,Single-ended outputs should be 5 LAB row(s) away from a differential I/O.,High,No Differential I/O Standard assignments found.,,I/O,,
IO_RULES,MAX_20_OUTPUTS_ALLOWED_IN_VREFGROUP,INAPPLICABLE,IO_000042,SI Related SSO Limit Checks,No more than 20 outputs are allowed in a VREF group when VREF is being read from.,High,No VREF I/O Standard assignments found.,,I/O,,
IO_RULES_MATRIX,Pin/Rules,IO_000001;IO_000002;IO_000003;IO_000004;IO_000005;IO_000006;IO_000007;IO_000008;IO_000009;IO_000010;IO_000011;IO_000012;IO_000013;IO_000014;IO_000015;IO_000018;IO_000019;IO_000020;IO_000021;IO_000022;IO_000023;IO_000024;IO_000026;IO_000027;IO_000045;IO_000046;IO_000047;IO_000033;IO_000034;IO_000042,
IO_RULES_MATRIX,Total Pass,56;37;56;0;0;64;56;0;64;64;0;0;0;4;24;0;0;24;4;0;0;0;0;0;0;0;0;64;0;0,
IO_RULES_MATRIX,Total Unchecked,0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0,
IO_RULES_MATRIX,Total Inapplicable,8;27;8;64;64;0;8;64;0;0;64;64;64;60;40;64;64;40;60;64;64;64;64;64;64;64;64;0;64;64,
IO_RULES_MATRIX,Total Fail,0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0,
IO_RULES_MATRIX,SDRAM_ADDR[0],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SDRAM_ADDR[1],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SDRAM_ADDR[2],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SDRAM_ADDR[3],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SDRAM_ADDR[4],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SDRAM_ADDR[5],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SDRAM_ADDR[6],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SDRAM_ADDR[7],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SDRAM_ADDR[8],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SDRAM_ADDR[9],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SDRAM_ADDR[10],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SDRAM_ADDR[11],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SDRAM_ADDR[12],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SDRAM_BA[0],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SDRAM_BA[1],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SDRAM_CAS_n,Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SDRAM_CKE,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SDRAM_CLK,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SDRAM_CS_n,Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SDRAM_DQM[0],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SDRAM_DQM[1],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SDRAM_RAS_n,Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SDRAM_WE_n,Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,LEDG[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,LEDG[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,LEDG[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,LEDG[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,LEDG[4],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,LEDG[5],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,LEDG[6],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,LEDG[7],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,UART_TXD,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3~ALTERA_DCLK,Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3~ALTERA_SCE,Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3~ALTERA_SDO,Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SDRAM_DQ[0],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SDRAM_DQ[1],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SDRAM_DQ[2],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SDRAM_DQ[3],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SDRAM_DQ[4],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SDRAM_DQ[5],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SDRAM_DQ[6],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SDRAM_DQ[7],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SDRAM_DQ[8],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SDRAM_DQ[9],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SDRAM_DQ[10],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SDRAM_DQ[11],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SDRAM_DQ[12],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SDRAM_DQ[13],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SDRAM_DQ[14],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SDRAM_DQ[15],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,EXT_CLK_50MHz,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,BTN_RESET_n,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3~ALTERA_DATA0,Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,BTN_USER_n,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DIPSW[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DIPSW[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DIPSW[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DIPSW[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,UART_RXD,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,altera_reserved_tms,Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,altera_reserved_tck,Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,altera_reserved_tdi,Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,altera_reserved_tdo,Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_SUMMARY,Total I/O Rules,30,
IO_RULES_SUMMARY,Number of I/O Rules Passed,12,
IO_RULES_SUMMARY,Number of I/O Rules Failed,0,
IO_RULES_SUMMARY,Number of I/O Rules Unchecked,0,
IO_RULES_SUMMARY,Number of I/O Rules Inapplicable,18,
