

================================================================
== Vitis HLS Report for 'rv32i_npp_ip'
================================================================
* Date:           Wed Oct 11 06:35:30 2023

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        rv32i_npp_ip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  10.443 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_41_2  |        ?|        ?|         7|          7|          7|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   2184|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |      256|    -|     272|    592|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    869|    -|
|Register         |        -|    -|    3799|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |      256|    0|    4071|   3645|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       91|    0|       3|      6|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------+-----------------+---------+----+-----+-----+-----+
    |      Instance      |      Module     | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------+-----------------+---------+----+-----+-----+-----+
    |control_s_axi_U     |control_s_axi    |      256|   0|  272|  308|    0|
    |mux_32_5_32_1_1_U1  |mux_32_5_32_1_1  |        0|   0|    0|  142|    0|
    |mux_32_5_32_1_1_U2  |mux_32_5_32_1_1  |        0|   0|    0|  142|    0|
    +--------------------+-----------------+---------+----+-----+-----+-----+
    |Total               |                 |      256|   0|  272|  592|    0|
    +--------------------+-----------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+-----+------------+------------+
    |add_ln224_fu_2142_p2      |         +|   0|  0|   25|          18|          18|
    |add_ln36_fu_2196_p2       |         +|   0|  0|   39|          32|           1|
    |grp_fu_663_p2             |         +|   0|  0|   39|          32|          32|
    |grp_fu_697_p2             |         +|   0|  0|   23|          16|          16|
    |grp_fu_702_p2             |         +|   0|  0|   23|          16|           1|
    |npc4_fu_1338_p2           |         +|   0|  0|   23|          16|           3|
    |result_2_fu_1348_p2       |         +|   0|  0|   39|          32|          32|
    |result_6_fu_1666_p2       |         +|   0|  0|   39|          32|          32|
    |result_18_fu_1575_p2      |         -|   0|  0|   39|          32|          32|
    |result_5_fu_1660_p2       |         -|   0|  0|   39|          32|          32|
    |and_ln18_fu_1490_p2       |       and|   0|  0|    2|           1|           1|
    |and_ln43_1_fu_1570_p2     |       and|   0|  0|    2|           1|           1|
    |and_ln43_fu_1655_p2       |       and|   0|  0|    2|           1|           1|
    |result_17_fu_1589_p2      |       and|   0|  0|   32|          32|          32|
    |result_1_fu_1496_p2       |       and|   0|  0|    2|           1|           1|
    |result_4_fu_1680_p2       |       and|   0|  0|   32|          32|          32|
    |result_12_fu_1620_p2      |      ashr|   0|  0|  100|          32|          32|
    |result_25_fu_1523_p2      |      ashr|   0|  0|  100|          32|          32|
    |d_i_is_jalr_fu_1057_p2    |      icmp|   0|  0|   13|           5|           4|
    |d_i_is_load_fu_1051_p2    |      icmp|   0|  0|   13|           5|           1|
    |d_i_is_lui_fu_1063_p2     |      icmp|   0|  0|   13|           5|           4|
    |d_i_is_op_imm_fu_1069_p2  |      icmp|   0|  0|   13|           5|           3|
    |d_i_is_r_type_fu_1095_p2  |      icmp|   0|  0|   11|           3|           1|
    |grp_fu_650_p2             |      icmp|   0|  0|   13|           5|           4|
    |grp_fu_655_p2             |      icmp|   0|  0|   39|          32|          32|
    |grp_fu_659_p2             |      icmp|   0|  0|   39|          32|          32|
    |icmp_ln12_1_fu_2184_p2    |      icmp|   0|  0|   23|          16|           1|
    |icmp_ln12_fu_2179_p2      |      icmp|   0|  0|   39|          32|          16|
    |icmp_ln168_1_fu_1826_p2   |      icmp|   0|  0|   10|           2|           1|
    |icmp_ln168_2_fu_1831_p2   |      icmp|   0|  0|   10|           2|           1|
    |icmp_ln168_fu_1821_p2     |      icmp|   0|  0|   11|           2|           3|
    |icmp_ln18_1_fu_1402_p2    |      icmp|   0|  0|   11|           3|           3|
    |icmp_ln18_2_fu_1407_p2    |      icmp|   0|  0|   13|           3|           4|
    |icmp_ln18_3_fu_1412_p2    |      icmp|   0|  0|   11|           3|           1|
    |icmp_ln18_4_fu_1417_p2    |      icmp|   0|  0|   11|           3|           1|
    |icmp_ln18_5_fu_1480_p2    |      icmp|   0|  0|   11|           3|           2|
    |icmp_ln18_6_fu_1485_p2    |      icmp|   0|  0|   11|           3|           2|
    |icmp_ln18_fu_1397_p2      |      icmp|   0|  0|   11|           3|           3|
    |icmp_ln19_fu_1367_p2      |      icmp|   0|  0|   39|          32|          32|
    |icmp_ln205_fu_1933_p2     |      icmp|   0|  0|   13|           5|           1|
    |icmp_ln20_1_fu_1938_p2    |      icmp|   0|  0|   13|           5|           5|
    |icmp_ln20_fu_1373_p2      |      icmp|   0|  0|   39|          32|          32|
    |icmp_ln24_fu_1379_p2      |      icmp|   0|  0|   39|          32|          32|
    |icmp_ln25_fu_1391_p2      |      icmp|   0|  0|   39|          32|          32|
    |result_22_fu_1554_p2      |      icmp|   0|  0|   39|          32|          32|
    |result_23_fu_1548_p2      |      icmp|   0|  0|   39|          32|          32|
    |result_13_fu_1626_p2      |      lshr|   0|  0|  100|          32|          32|
    |result_26_fu_1529_p2      |      lshr|   0|  0|  100|          32|          32|
    |ap_condition_467          |        or|   0|  0|    2|           1|           1|
    |or_ln12_fu_2190_p2        |        or|   0|  0|    2|           1|           1|
    |or_ln18_1_fu_1444_p2      |        or|   0|  0|    2|           1|           1|
    |or_ln18_2_fu_1466_p2      |        or|   0|  0|    2|           1|           1|
    |or_ln18_fu_1430_p2        |        or|   0|  0|    2|           1|           1|
    |or_ln20_fu_1943_p2        |        or|   0|  0|    2|           1|           1|
    |result_15_fu_1610_p2      |        or|   0|  0|   32|          32|          32|
    |result_28_fu_1513_p2      |        or|   0|  0|   32|          32|          32|
    |b_4_fu_1884_p3            |    select|   0|  0|    8|           1|           8|
    |b_5_fu_1891_p3            |    select|   0|  0|    8|           1|           8|
    |b_fu_1898_p3              |    select|   0|  0|    8|           1|           8|
    |h_fu_1915_p3              |    select|   0|  0|   16|           1|          16|
    |next_pc_4_fu_2157_p3      |    select|   0|  0|   16|           1|          16|
    |result_14_fu_1632_p3      |    select|   0|  0|   32|           1|          32|
    |result_20_fu_1581_p3      |    select|   0|  0|   32|           1|          32|
    |result_27_fu_1535_p3      |    select|   0|  0|   32|           1|          32|
    |result_7_fu_1672_p3       |    select|   0|  0|   32|           1|          32|
    |select_ln100_fu_1354_p3   |    select|   0|  0|   32|           1|          32|
    |select_ln18_1_fu_1436_p3  |    select|   0|  0|    2|           1|           1|
    |select_ln18_2_fu_1450_p3  |    select|   0|  0|    2|           1|           1|
    |select_ln18_3_fu_1458_p3  |    select|   0|  0|    2|           1|           1|
    |select_ln18_4_fu_1472_p3  |    select|   0|  0|    2|           1|           1|
    |select_ln18_fu_1422_p3    |    select|   0|  0|    2|           1|           1|
    |shift_2_fu_1603_p3        |    select|   0|  0|    5|           1|           5|
    |shift_5_fu_1506_p3        |    select|   0|  0|    5|           1|           5|
    |result_21_fu_1564_p2      |       shl|   0|  0|  100|          32|          32|
    |result_8_fu_1649_p2       |       shl|   0|  0|  100|          32|          32|
    |shl_ln128_2_fu_1804_p2    |       shl|   0|  0|  100|          32|          32|
    |shl_ln128_fu_1785_p2      |       shl|   0|  0|    9|           1|           4|
    |shl_ln131_2_fu_1765_p2    |       shl|   0|  0|  100|          32|          32|
    |shl_ln131_fu_1746_p2      |       shl|   0|  0|    9|           2|           4|
    |result_11_fu_1639_p2      |       xor|   0|  0|   32|          32|          32|
    |result_24_fu_1542_p2      |       xor|   0|  0|   32|          32|          32|
    |xor_ln24_fu_1385_p2       |       xor|   0|  0|    2|           1|           2|
    |xor_ln26_fu_1361_p2       |       xor|   0|  0|    2|           1|           2|
    +--------------------------+----------+----+---+-----+------------+------------+
    |Total                     |          |   0|  0| 2184|        1107|        1217|
    +--------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+-----+-----------+-----+-----------+
    |                 Name                | LUT | Input Size| Bits| Total Bits|
    +-------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                            |   53|         10|    1|         10|
    |ap_phi_mux_d_i_imm_6_phi_fu_549_p12  |   37|          7|   20|        140|
    |ap_phi_mux_reg_file_phi_fu_625_p16   |   37|          7|   32|        224|
    |ap_phi_mux_result_29_phi_fu_569_p48  |  100|         20|   32|        640|
    |d_i_imm_6_reg_546                    |   31|          6|   20|        120|
    |d_i_type_reg_458                     |   37|          7|    3|         21|
    |data_ram_address0                    |   25|          5|   16|         80|
    |data_ram_d0                          |   20|          4|   32|        128|
    |data_ram_we0                         |   20|          4|    4|         16|
    |grp_fu_650_p0                        |   14|          3|    5|         15|
    |grp_fu_667_p1                        |   14|          3|   32|         96|
    |grp_fu_678_p1                        |   14|          3|   32|         96|
    |nbi_fu_262                           |    9|          2|   32|         64|
    |pc_fu_266                            |   20|          4|   16|         64|
    |reg_file_10_fu_306                   |    9|          2|   32|         64|
    |reg_file_11_fu_310                   |    9|          2|   32|         64|
    |reg_file_12_fu_314                   |    9|          2|   32|         64|
    |reg_file_13_fu_318                   |    9|          2|   32|         64|
    |reg_file_14_fu_322                   |    9|          2|   32|         64|
    |reg_file_15_fu_326                   |    9|          2|   32|         64|
    |reg_file_16_fu_330                   |    9|          2|   32|         64|
    |reg_file_17_fu_334                   |    9|          2|   32|         64|
    |reg_file_18_fu_338                   |    9|          2|   32|         64|
    |reg_file_19_fu_342                   |    9|          2|   32|         64|
    |reg_file_1_fu_270                    |    9|          2|   32|         64|
    |reg_file_20_fu_346                   |    9|          2|   32|         64|
    |reg_file_21_fu_350                   |    9|          2|   32|         64|
    |reg_file_22_fu_354                   |    9|          2|   32|         64|
    |reg_file_23_fu_358                   |    9|          2|   32|         64|
    |reg_file_24_fu_362                   |    9|          2|   32|         64|
    |reg_file_25_fu_366                   |    9|          2|   32|         64|
    |reg_file_26_fu_370                   |    9|          2|   32|         64|
    |reg_file_27_fu_374                   |    9|          2|   32|         64|
    |reg_file_28_fu_378                   |    9|          2|   32|         64|
    |reg_file_29_fu_382                   |    9|          2|   32|         64|
    |reg_file_2_fu_274                    |    9|          2|   32|         64|
    |reg_file_30_fu_386                   |    9|          2|   32|         64|
    |reg_file_31_fu_390                   |    9|          2|   32|         64|
    |reg_file_32_fu_394                   |    9|          2|   32|         64|
    |reg_file_3_fu_278                    |    9|          2|   32|         64|
    |reg_file_4_fu_282                    |    9|          2|   32|         64|
    |reg_file_5_fu_286                    |    9|          2|   32|         64|
    |reg_file_6_fu_290                    |    9|          2|   32|         64|
    |reg_file_7_fu_294                    |    9|          2|   32|         64|
    |reg_file_8_fu_298                    |    9|          2|   32|         64|
    |reg_file_9_fu_302                    |    9|          2|   32|         64|
    |reg_file_reg_622                     |   37|          7|   32|        224|
    |result_29_reg_565                    |  113|         22|   32|        704|
    +-------------------------------------+-----+-----------+-----+-----------+
    |Total                                |  869|        178| 1365|       4690|
    +-------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |a01_reg_2857                     |   2|   0|    2|          0|
    |ap_CS_fsm                        |   9|   0|    9|          0|
    |d_i_func3_reg_2684               |   3|   0|    3|          0|
    |d_i_imm_6_reg_546                |  20|   0|   20|          0|
    |d_i_is_jalr_reg_2723             |   1|   0|    1|          0|
    |d_i_is_load_reg_2715             |   1|   0|    1|          0|
    |d_i_is_lui_reg_2728              |   1|   0|    1|          0|
    |d_i_is_op_imm_reg_2733           |   1|   0|    1|          0|
    |d_i_is_store_reg_2719            |   1|   0|    1|          0|
    |d_i_opcode_reg_2672              |   5|   0|    5|          0|
    |d_i_rd_reg_2678                  |   5|   0|    5|          0|
    |d_i_rs1_reg_2695                 |   5|   0|    5|          0|
    |d_i_rs2_reg_2700                 |   5|   0|    5|          0|
    |d_i_type_reg_458                 |   3|   0|    3|          0|
    |f7_6_reg_2707                    |   1|   0|    1|          0|
    |icmp_ln168_1_reg_2913            |   1|   0|    1|          0|
    |icmp_ln168_2_reg_2918            |   1|   0|    1|          0|
    |icmp_ln168_reg_2908              |   1|   0|    1|          0|
    |instruction_reg_2656             |  32|   0|   32|          0|
    |nbi_fu_262                       |  32|   0|   32|          0|
    |pc_2_reg_2452                    |  16|   0|   16|          0|
    |pc_fu_266                        |  16|   0|   16|          0|
    |reg_711                          |  32|   0|   32|          0|
    |reg_file_10_fu_306               |  32|   0|   32|          0|
    |reg_file_10_load_load_fu_923_p1  |  32|   0|   32|          0|
    |reg_file_10_load_reg_2518        |  32|   0|   32|          0|
    |reg_file_11_fu_310               |  32|   0|   32|          0|
    |reg_file_11_load_load_fu_926_p1  |  32|   0|   32|          0|
    |reg_file_11_load_reg_2524        |  32|   0|   32|          0|
    |reg_file_12_fu_314               |  32|   0|   32|          0|
    |reg_file_12_load_load_fu_929_p1  |  32|   0|   32|          0|
    |reg_file_12_load_reg_2530        |  32|   0|   32|          0|
    |reg_file_13_fu_318               |  32|   0|   32|          0|
    |reg_file_13_load_load_fu_932_p1  |  32|   0|   32|          0|
    |reg_file_13_load_reg_2536        |  32|   0|   32|          0|
    |reg_file_14_fu_322               |  32|   0|   32|          0|
    |reg_file_14_load_load_fu_935_p1  |  32|   0|   32|          0|
    |reg_file_14_load_reg_2542        |  32|   0|   32|          0|
    |reg_file_15_fu_326               |  32|   0|   32|          0|
    |reg_file_15_load_load_fu_938_p1  |  32|   0|   32|          0|
    |reg_file_15_load_reg_2548        |  32|   0|   32|          0|
    |reg_file_16_fu_330               |  32|   0|   32|          0|
    |reg_file_16_load_load_fu_941_p1  |  32|   0|   32|          0|
    |reg_file_16_load_reg_2554        |  32|   0|   32|          0|
    |reg_file_17_fu_334               |  32|   0|   32|          0|
    |reg_file_17_load_load_fu_944_p1  |  32|   0|   32|          0|
    |reg_file_17_load_reg_2560        |  32|   0|   32|          0|
    |reg_file_18_fu_338               |  32|   0|   32|          0|
    |reg_file_18_load_load_fu_947_p1  |  32|   0|   32|          0|
    |reg_file_18_load_reg_2566        |  32|   0|   32|          0|
    |reg_file_19_fu_342               |  32|   0|   32|          0|
    |reg_file_19_load_load_fu_950_p1  |  32|   0|   32|          0|
    |reg_file_19_load_reg_2572        |  32|   0|   32|          0|
    |reg_file_1_fu_270                |  32|   0|   32|          0|
    |reg_file_1_load_load_fu_896_p1   |  32|   0|   32|          0|
    |reg_file_1_load_reg_2464         |  32|   0|   32|          0|
    |reg_file_20_fu_346               |  32|   0|   32|          0|
    |reg_file_20_load_load_fu_953_p1  |  32|   0|   32|          0|
    |reg_file_20_load_reg_2578        |  32|   0|   32|          0|
    |reg_file_21_fu_350               |  32|   0|   32|          0|
    |reg_file_21_load_load_fu_956_p1  |  32|   0|   32|          0|
    |reg_file_21_load_reg_2584        |  32|   0|   32|          0|
    |reg_file_22_fu_354               |  32|   0|   32|          0|
    |reg_file_22_load_load_fu_959_p1  |  32|   0|   32|          0|
    |reg_file_22_load_reg_2590        |  32|   0|   32|          0|
    |reg_file_23_fu_358               |  32|   0|   32|          0|
    |reg_file_23_load_load_fu_962_p1  |  32|   0|   32|          0|
    |reg_file_23_load_reg_2596        |  32|   0|   32|          0|
    |reg_file_24_fu_362               |  32|   0|   32|          0|
    |reg_file_24_load_load_fu_965_p1  |  32|   0|   32|          0|
    |reg_file_24_load_reg_2602        |  32|   0|   32|          0|
    |reg_file_25_fu_366               |  32|   0|   32|          0|
    |reg_file_25_load_load_fu_968_p1  |  32|   0|   32|          0|
    |reg_file_25_load_reg_2608        |  32|   0|   32|          0|
    |reg_file_26_fu_370               |  32|   0|   32|          0|
    |reg_file_26_load_load_fu_971_p1  |  32|   0|   32|          0|
    |reg_file_26_load_reg_2614        |  32|   0|   32|          0|
    |reg_file_27_fu_374               |  32|   0|   32|          0|
    |reg_file_27_load_load_fu_974_p1  |  32|   0|   32|          0|
    |reg_file_27_load_reg_2620        |  32|   0|   32|          0|
    |reg_file_28_fu_378               |  32|   0|   32|          0|
    |reg_file_28_load_load_fu_977_p1  |  32|   0|   32|          0|
    |reg_file_28_load_reg_2626        |  32|   0|   32|          0|
    |reg_file_29_fu_382               |  32|   0|   32|          0|
    |reg_file_29_load_load_fu_980_p1  |  32|   0|   32|          0|
    |reg_file_29_load_reg_2632        |  32|   0|   32|          0|
    |reg_file_2_fu_274                |  32|   0|   32|          0|
    |reg_file_2_load_load_fu_899_p1   |  32|   0|   32|          0|
    |reg_file_2_load_reg_2470         |  32|   0|   32|          0|
    |reg_file_30_fu_386               |  32|   0|   32|          0|
    |reg_file_30_load_load_fu_983_p1  |  32|   0|   32|          0|
    |reg_file_30_load_reg_2638        |  32|   0|   32|          0|
    |reg_file_31_fu_390               |  32|   0|   32|          0|
    |reg_file_31_load_load_fu_986_p1  |  32|   0|   32|          0|
    |reg_file_31_load_reg_2644        |  32|   0|   32|          0|
    |reg_file_32_fu_394               |  32|   0|   32|          0|
    |reg_file_32_load_load_fu_989_p1  |  32|   0|   32|          0|
    |reg_file_32_load_reg_2650        |  32|   0|   32|          0|
    |reg_file_3_fu_278                |  32|   0|   32|          0|
    |reg_file_3_load_load_fu_902_p1   |  32|   0|   32|          0|
    |reg_file_3_load_reg_2476         |  32|   0|   32|          0|
    |reg_file_4_fu_282                |  32|   0|   32|          0|
    |reg_file_4_load_load_fu_905_p1   |  32|   0|   32|          0|
    |reg_file_4_load_reg_2482         |  32|   0|   32|          0|
    |reg_file_5_fu_286                |  32|   0|   32|          0|
    |reg_file_5_load_load_fu_908_p1   |  32|   0|   32|          0|
    |reg_file_5_load_reg_2488         |  32|   0|   32|          0|
    |reg_file_6_fu_290                |  32|   0|   32|          0|
    |reg_file_6_load_load_fu_911_p1   |  32|   0|   32|          0|
    |reg_file_6_load_reg_2494         |  32|   0|   32|          0|
    |reg_file_7_fu_294                |  32|   0|   32|          0|
    |reg_file_7_load_load_fu_914_p1   |  32|   0|   32|          0|
    |reg_file_7_load_reg_2500         |  32|   0|   32|          0|
    |reg_file_8_fu_298                |  32|   0|   32|          0|
    |reg_file_8_load_load_fu_917_p1   |  32|   0|   32|          0|
    |reg_file_8_load_reg_2506         |  32|   0|   32|          0|
    |reg_file_9_fu_302                |  32|   0|   32|          0|
    |reg_file_9_load_load_fu_920_p1   |  32|   0|   32|          0|
    |reg_file_9_load_reg_2512         |  32|   0|   32|          0|
    |reg_file_reg_622                 |  32|   0|   32|          0|
    |result_10_reg_2832               |   1|   0|    1|          0|
    |result_11_reg_2827               |  32|   0|   32|          0|
    |result_14_reg_2822               |  32|   0|   32|          0|
    |result_15_reg_2817               |  32|   0|   32|          0|
    |result_17_reg_2807               |  32|   0|   32|          0|
    |result_1_reg_2767                |   1|   0|    1|          0|
    |result_20_reg_2802               |  32|   0|   32|          0|
    |result_21_reg_2797               |  32|   0|   32|          0|
    |result_22_reg_2792               |   1|   0|    1|          0|
    |result_23_reg_2787               |   1|   0|    1|          0|
    |result_24_reg_2782               |  32|   0|   32|          0|
    |result_27_reg_2777               |  32|   0|   32|          0|
    |result_28_reg_2772               |  32|   0|   32|          0|
    |result_29_reg_565                |  32|   0|   32|          0|
    |result_4_reg_2852                |  32|   0|   32|          0|
    |result_7_reg_2847                |  32|   0|   32|          0|
    |result_8_reg_2842                |  32|   0|   32|          0|
    |result_9_reg_2837                |   1|   0|    1|          0|
    |rv2_reg_2750                     |  32|   0|   32|          0|
    |select_ln100_reg_2762            |  30|   0|   32|          2|
    |trunc_ln254_reg_2745             |  18|   0|   18|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            |3799|   0| 3801|          2|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|         array|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|         array|
|s_axi_control_AWADDR   |   in|   20|       s_axi|       control|         array|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|         array|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|         array|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|         array|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|         array|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|         array|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|         array|
|s_axi_control_ARADDR   |   in|   20|       s_axi|       control|         array|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|         array|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|         array|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|         array|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|         array|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|         array|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|         array|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|         array|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  rv32i_npp_ip|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  rv32i_npp_ip|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  rv32i_npp_ip|  return value|
+-----------------------+-----+-----+------------+--------------+--------------+

