/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [11:0] _01_;
  wire celloutsig_0_0z;
  wire [2:0] celloutsig_0_11z;
  reg [5:0] celloutsig_0_12z;
  wire [4:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [2:0] celloutsig_0_4z;
  wire [8:0] celloutsig_0_5z;
  wire [3:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire [5:0] celloutsig_1_13z;
  wire [20:0] celloutsig_1_14z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire [14:0] celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [10:0] celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = celloutsig_0_2z ? celloutsig_0_0z : in_data[66];
  assign celloutsig_1_8z = celloutsig_1_4z ? celloutsig_1_1z[0] : _00_;
  assign celloutsig_1_17z = !(celloutsig_1_4z ? celloutsig_1_14z[18] : celloutsig_1_0z);
  assign celloutsig_1_0z = ~((in_data[105] | in_data[138]) & in_data[132]);
  reg [11:0] _06_;
  always_ff @(posedge clkin_data[64], posedge clkin_data[32])
    if (clkin_data[32]) _06_ <= 12'h000;
    else _06_ <= { in_data[136:135], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_0z };
  assign { _01_[11:6], _00_, _01_[4:0] } = _06_;
  assign celloutsig_0_5z = in_data[57:49] & in_data[63:55];
  assign celloutsig_0_1z = in_data[20:16] & { in_data[15:13], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_14z = { celloutsig_1_6z[10:9], celloutsig_1_2z, celloutsig_1_7z } & { celloutsig_1_6z[7:2], celloutsig_1_2z };
  assign celloutsig_1_6z = { _00_, _01_[4:0], celloutsig_1_1z } / { 1'h1, in_data[117:109], celloutsig_1_4z };
  assign celloutsig_0_7z = { in_data[14:11], celloutsig_0_3z } == { in_data[85], celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_1_18z = { celloutsig_1_13z, celloutsig_1_17z } && celloutsig_1_14z[14:8];
  assign celloutsig_1_19z = celloutsig_1_6z[8:4] && { celloutsig_1_13z[3:1], celloutsig_1_9z, celloutsig_1_0z };
  assign celloutsig_0_9z = { celloutsig_0_5z[6:3], celloutsig_0_1z, celloutsig_0_8z } && { in_data[87:84], celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_0z };
  assign celloutsig_1_4z = celloutsig_1_1z[4:1] && celloutsig_1_1z[3:0];
  assign celloutsig_0_0z = in_data[92:86] || in_data[63:57];
  assign celloutsig_1_12z = { celloutsig_1_1z[3:1], _01_[11:6], _00_, _01_[4:0], celloutsig_1_0z } < { celloutsig_1_1z[3], celloutsig_1_2z };
  assign celloutsig_1_2z = { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z } % { 1'h1, in_data[108:106], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_8z = in_data[16] ? celloutsig_0_5z[2:0] : { celloutsig_0_6z[1:0], celloutsig_0_0z };
  assign celloutsig_1_1z = celloutsig_1_0z ? in_data[115:111] : in_data[176:172];
  assign celloutsig_1_7z = - _01_[9:6];
  assign celloutsig_1_13z = - { celloutsig_1_6z[1:0], celloutsig_1_12z, celloutsig_1_4z, celloutsig_1_10z, celloutsig_1_10z };
  assign celloutsig_0_2z = in_data[32] & in_data[82];
  assign celloutsig_0_4z = in_data[21:19] >>> { in_data[2], celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_6z = { celloutsig_0_4z[2], celloutsig_0_4z } >>> celloutsig_0_1z[3:0];
  assign celloutsig_1_3z = in_data[110:108] >>> { celloutsig_1_1z[2:1], celloutsig_1_0z };
  assign celloutsig_0_11z = celloutsig_0_4z ~^ { celloutsig_0_6z[2], celloutsig_0_9z, celloutsig_0_3z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_12z = 6'h00;
    else if (clkin_data[0]) celloutsig_0_12z = { celloutsig_0_11z, celloutsig_0_11z };
  assign celloutsig_1_9z = ~((celloutsig_1_6z[1] & celloutsig_1_8z) | (celloutsig_1_4z & celloutsig_1_6z[3]));
  assign celloutsig_1_10z = ~((celloutsig_1_6z[1] & celloutsig_1_9z) | (celloutsig_1_1z[2] & _01_[7]));
  assign _01_[5] = _00_;
  assign { out_data[128], out_data[96], out_data[34:32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_11z, celloutsig_0_12z };
endmodule
