// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "forward_conv_2.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic forward_conv_2::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic forward_conv_2::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<11> forward_conv_2::ap_ST_fsm_state1 = "1";
const sc_lv<11> forward_conv_2::ap_ST_fsm_state2 = "10";
const sc_lv<11> forward_conv_2::ap_ST_fsm_state3 = "100";
const sc_lv<11> forward_conv_2::ap_ST_fsm_state4 = "1000";
const sc_lv<11> forward_conv_2::ap_ST_fsm_state5 = "10000";
const sc_lv<11> forward_conv_2::ap_ST_fsm_state6 = "100000";
const sc_lv<11> forward_conv_2::ap_ST_fsm_state7 = "1000000";
const sc_lv<11> forward_conv_2::ap_ST_fsm_state8 = "10000000";
const sc_lv<11> forward_conv_2::ap_ST_fsm_state9 = "100000000";
const sc_lv<11> forward_conv_2::ap_ST_fsm_state10 = "1000000000";
const sc_lv<11> forward_conv_2::ap_ST_fsm_state11 = "10000000000";
const sc_lv<32> forward_conv_2::ap_const_lv32_0 = "00000000000000000000000000000000";
const sc_lv<32> forward_conv_2::ap_const_lv32_2 = "10";
const sc_lv<32> forward_conv_2::ap_const_lv32_3 = "11";
const sc_lv<32> forward_conv_2::ap_const_lv32_4 = "100";
const sc_lv<1> forward_conv_2::ap_const_lv1_1 = "1";
const sc_lv<32> forward_conv_2::ap_const_lv32_5 = "101";
const sc_lv<32> forward_conv_2::ap_const_lv32_6 = "110";
const sc_lv<1> forward_conv_2::ap_const_lv1_0 = "0";
const sc_lv<32> forward_conv_2::ap_const_lv32_7 = "111";
const sc_lv<32> forward_conv_2::ap_const_lv32_8 = "1000";
const sc_lv<32> forward_conv_2::ap_const_lv32_9 = "1001";
const sc_lv<32> forward_conv_2::ap_const_lv32_A = "1010";
const sc_lv<7> forward_conv_2::ap_const_lv7_0 = "0000000";
const sc_lv<32> forward_conv_2::ap_const_lv32_1 = "1";
const sc_lv<16> forward_conv_2::ap_const_lv16_0 = "0000000000000000";
const sc_lv<3> forward_conv_2::ap_const_lv3_5 = "101";
const sc_lv<5> forward_conv_2::ap_const_lv5_0 = "00000";
const sc_lv<9> forward_conv_2::ap_const_lv9_0 = "000000000";
const sc_lv<16> forward_conv_2::ap_const_lv16_190 = "110010000";
const sc_lv<7> forward_conv_2::ap_const_lv7_78 = "1111000";
const sc_lv<7> forward_conv_2::ap_const_lv7_1 = "1";
const sc_lv<3> forward_conv_2::ap_const_lv3_6 = "110";
const sc_lv<3> forward_conv_2::ap_const_lv3_1 = "1";
const sc_lv<9> forward_conv_2::ap_const_lv9_19 = "11001";
const sc_lv<5> forward_conv_2::ap_const_lv5_10 = "10000";
const sc_lv<5> forward_conv_2::ap_const_lv5_1 = "1";
const sc_lv<2> forward_conv_2::ap_const_lv2_0 = "00";
const sc_lv<12> forward_conv_2::ap_const_lv12_0 = "000000000000";
const sc_lv<32> forward_conv_2::ap_const_lv32_C = "1100";
const sc_lv<32> forward_conv_2::ap_const_lv32_1B = "11011";
const bool forward_conv_2::ap_const_boolean_1 = true;

forward_conv_2::forward_conv_2(sc_module_name name) : sc_module(name), mVcdFile(0) {
    grp_Padding_2_fu_256 = new Padding_2("grp_Padding_2_fu_256");
    grp_Padding_2_fu_256->ap_clk(ap_clk);
    grp_Padding_2_fu_256->ap_rst(ap_rst);
    grp_Padding_2_fu_256->ap_start(grp_Padding_2_fu_256_ap_start);
    grp_Padding_2_fu_256->ap_done(grp_Padding_2_fu_256_ap_done);
    grp_Padding_2_fu_256->ap_idle(grp_Padding_2_fu_256_ap_idle);
    grp_Padding_2_fu_256->ap_ready(grp_Padding_2_fu_256_ap_ready);
    grp_Padding_2_fu_256->out_V_address0(grp_Padding_2_fu_256_out_V_address0);
    grp_Padding_2_fu_256->out_V_ce0(grp_Padding_2_fu_256_out_V_ce0);
    grp_Padding_2_fu_256->out_V_we0(grp_Padding_2_fu_256_out_V_we0);
    grp_Padding_2_fu_256->out_V_d0(grp_Padding_2_fu_256_out_V_d0);
    grp_Padding_2_fu_256->in_V_address0(grp_Padding_2_fu_256_in_V_address0);
    grp_Padding_2_fu_256->in_V_ce0(grp_Padding_2_fu_256_in_V_ce0);
    grp_Padding_2_fu_256->in_V_q0(conv_layer_5_120_1_0_5_5_16_input_data_V_q0);
    lenet_mac_muladd_16s_16s_28ns_28_1_1_U42 = new lenet_mac_muladd_16s_16s_28ns_28_1_1<1,1,16,16,28,28>("lenet_mac_muladd_16s_16s_28ns_28_1_1_U42");
    lenet_mac_muladd_16s_16s_28ns_28_1_1_U42->din0(conv_layer_W_data_V_1_reg_632);
    lenet_mac_muladd_16s_16s_28ns_28_1_1_U42->din1(conv_layer_inpad_da_1_reg_627);
    lenet_mac_muladd_16s_16s_28ns_28_1_1_U42->din2(grp_fu_508_p2);
    lenet_mac_muladd_16s_16s_28ns_28_1_1_U42->dout(grp_fu_508_p3);

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_ap_CS_fsm_state1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state10);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state11);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state2);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state3);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state4);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state5);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state6);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state7);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state8);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state9);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_CS_fsm_state3 );
    sensitive << ( exitcond_fu_270_p2 );

    SC_METHOD(thread_ap_idle);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );

    SC_METHOD(thread_ap_ready);
    sensitive << ( ap_CS_fsm_state3 );
    sensitive << ( exitcond_fu_270_p2 );

    SC_METHOD(thread_ch_fu_330_p2);
    sensitive << ( p_z_assign_3_reg_190 );

    SC_METHOD(thread_conv_layer_5_120_1_0_5_5_16_W_data_V_address0);
    sensitive << ( ap_CS_fsm_state9 );
    sensitive << ( tmp_105_cast_fu_480_p1 );

    SC_METHOD(thread_conv_layer_5_120_1_0_5_5_16_W_data_V_ce0);
    sensitive << ( ap_CS_fsm_state9 );

    SC_METHOD(thread_conv_layer_5_120_1_0_5_5_16_inpad_data_V_address0);
    sensitive << ( ap_CS_fsm_state9 );
    sensitive << ( grp_Padding_2_fu_256_out_V_address0 );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( tmp_77_fu_467_p1 );

    SC_METHOD(thread_conv_layer_5_120_1_0_5_5_16_inpad_data_V_ce0);
    sensitive << ( ap_CS_fsm_state9 );
    sensitive << ( grp_Padding_2_fu_256_out_V_ce0 );
    sensitive << ( ap_CS_fsm_state2 );

    SC_METHOD(thread_conv_layer_5_120_1_0_5_5_16_inpad_data_V_d0);
    sensitive << ( grp_Padding_2_fu_256_out_V_d0 );
    sensitive << ( ap_CS_fsm_state2 );

    SC_METHOD(thread_conv_layer_5_120_1_0_5_5_16_inpad_data_V_we0);
    sensitive << ( grp_Padding_2_fu_256_out_V_we0 );
    sensitive << ( ap_CS_fsm_state2 );

    SC_METHOD(thread_conv_layer_5_120_1_0_5_5_16_input_data_V_address0);
    sensitive << ( grp_Padding_2_fu_256_in_V_address0 );
    sensitive << ( ap_CS_fsm_state2 );

    SC_METHOD(thread_conv_layer_5_120_1_0_5_5_16_input_data_V_ce0);
    sensitive << ( grp_Padding_2_fu_256_in_V_ce0 );
    sensitive << ( ap_CS_fsm_state2 );

    SC_METHOD(thread_conv_layer_5_120_1_0_5_5_16_output_data_V_address0);
    sensitive << ( ap_CS_fsm_state6 );
    sensitive << ( tmp_75_fu_352_p1 );

    SC_METHOD(thread_conv_layer_5_120_1_0_5_5_16_output_data_V_ce0);
    sensitive << ( ap_CS_fsm_state6 );

    SC_METHOD(thread_conv_layer_5_120_1_0_5_5_16_output_data_V_d0);
    sensitive << ( ap_CS_fsm_state6 );
    sensitive << ( p_Val2_s_reg_177 );

    SC_METHOD(thread_conv_layer_5_120_1_0_5_5_16_output_data_V_we0);
    sensitive << ( ap_CS_fsm_state6 );
    sensitive << ( exitcond5_fu_324_p2 );

    SC_METHOD(thread_exitcond1_fu_389_p2);
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( indvars_iv_reg_153 );
    sensitive << ( p_y_assign_9_reg_247 );

    SC_METHOD(thread_exitcond4_fu_373_p2);
    sensitive << ( ap_CS_fsm_state7 );
    sensitive << ( indvars_iv2_reg_129 );
    sensitive << ( p_x_assign_7_reg_225 );

    SC_METHOD(thread_exitcond5_fu_324_p2);
    sensitive << ( ap_CS_fsm_state6 );
    sensitive << ( p_z_assign_3_reg_190 );

    SC_METHOD(thread_exitcond6_fu_300_p2);
    sensitive << ( ap_CS_fsm_state5 );
    sensitive << ( indvars_iv_reg_153 );

    SC_METHOD(thread_exitcond7_fu_290_p2);
    sensitive << ( ap_CS_fsm_state4 );
    sensitive << ( indvars_iv2_reg_129 );

    SC_METHOD(thread_exitcond_fu_270_p2);
    sensitive << ( ap_CS_fsm_state3 );
    sensitive << ( p_z_assign_reg_105 );

    SC_METHOD(thread_grp_Padding_2_fu_256_ap_start);
    sensitive << ( grp_Padding_2_fu_256_ap_start_reg );

    SC_METHOD(thread_grp_fu_508_p2);
    sensitive << ( ap_CS_fsm_state11 );
    sensitive << ( p_Val2_3_reg_235 );

    SC_METHOD(thread_ho_4_cast_fu_296_p1);
    sensitive << ( ho_1_reg_165 );

    SC_METHOD(thread_ho_fu_455_p2);
    sensitive << ( p_y_assign_9_reg_247 );

    SC_METHOD(thread_idx_filter_fu_276_p2);
    sensitive << ( p_z_assign_reg_105 );

    SC_METHOD(thread_idx_x_fu_357_p2);
    sensitive << ( ho_1_reg_165 );

    SC_METHOD(thread_idx_y_fu_306_p2);
    sensitive << ( v_2_reg_141 );

    SC_METHOD(thread_indvars_iv_next3_fu_312_p2);
    sensitive << ( indvars_iv2_reg_129 );

    SC_METHOD(thread_indvars_iv_next_fu_363_p2);
    sensitive << ( indvars_iv_reg_153 );

    SC_METHOD(thread_next_mul2_fu_264_p2);
    sensitive << ( phi_mul1_reg_117 );

    SC_METHOD(thread_next_mul_fu_318_p2);
    sensitive << ( phi_mul_reg_201 );

    SC_METHOD(thread_p_shl5_cast_fu_403_p1);
    sensitive << ( p_shl5_fu_395_p3 );

    SC_METHOD(thread_p_shl5_fu_395_p3);
    sensitive << ( p_y_assign_9_reg_247 );

    SC_METHOD(thread_p_shl_cast_fu_435_p1);
    sensitive << ( p_shl_fu_427_p3 );

    SC_METHOD(thread_p_shl_fu_427_p3);
    sensitive << ( p_y_assign_s_fu_418_p2 );

    SC_METHOD(thread_p_x_assign_8_fu_379_p2);
    sensitive << ( phi_mul_reg_201 );
    sensitive << ( p_x_assign_9_cast7_fu_369_p1 );

    SC_METHOD(thread_p_x_assign_9_cast7_fu_369_p1);
    sensitive << ( p_x_assign_7_reg_225 );

    SC_METHOD(thread_p_y_assign_10_cast4_fu_423_p1);
    sensitive << ( p_y_assign_s_fu_418_p2 );

    SC_METHOD(thread_p_y_assign_9_cast6_fu_385_p1);
    sensitive << ( p_y_assign_9_reg_247 );

    SC_METHOD(thread_p_y_assign_s_fu_418_p2);
    sensitive << ( ho_4_cast_reg_543 );
    sensitive << ( p_y_assign_9_reg_247 );

    SC_METHOD(thread_tmp1_fu_407_p2);
    sensitive << ( p_x_assign_8_reg_588 );
    sensitive << ( p_shl5_cast_fu_403_p1 );

    SC_METHOD(thread_tmp2_fu_439_p2);
    sensitive << ( p_x_assign_8_reg_588 );
    sensitive << ( p_shl_cast_fu_435_p1 );

    SC_METHOD(thread_tmp3_cast_fu_342_p1);
    sensitive << ( tmp3_fu_336_p2 );

    SC_METHOD(thread_tmp3_fu_336_p2);
    sensitive << ( v_2_reg_141 );
    sensitive << ( ho_1_reg_165 );

    SC_METHOD(thread_tmp_103_cast_fu_471_p1);
    sensitive << ( tmp_79_reg_602 );

    SC_METHOD(thread_tmp_105_cast_fu_480_p1);
    sensitive << ( tmp_80_fu_474_p2 );

    SC_METHOD(thread_tmp_75_fu_352_p1);
    sensitive << ( tmp_s_fu_346_p2 );

    SC_METHOD(thread_tmp_76_fu_412_p2);
    sensitive << ( tmp1_fu_407_p2 );
    sensitive << ( p_y_assign_9_cast6_fu_385_p1 );

    SC_METHOD(thread_tmp_77_fu_467_p1);
    sensitive << ( tmp_76_reg_597 );

    SC_METHOD(thread_tmp_78_fu_444_p2);
    sensitive << ( tmp2_fu_439_p2 );
    sensitive << ( p_y_assign_10_cast4_fu_423_p1 );

    SC_METHOD(thread_tmp_79_fu_450_p2);
    sensitive << ( v_6_cast9_reg_530 );
    sensitive << ( tmp_78_fu_444_p2 );

    SC_METHOD(thread_tmp_80_fu_474_p2);
    sensitive << ( phi_mul1_reg_117 );
    sensitive << ( tmp_103_cast_fu_471_p1 );

    SC_METHOD(thread_tmp_s_fu_346_p2);
    sensitive << ( p_z_assign_reg_105 );
    sensitive << ( tmp3_cast_fu_342_p1 );

    SC_METHOD(thread_v_6_cast9_fu_282_p1);
    sensitive << ( v_2_reg_141 );

    SC_METHOD(thread_v_6_cast_fu_286_p1);
    sensitive << ( v_2_reg_141 );

    SC_METHOD(thread_v_fu_461_p2);
    sensitive << ( p_x_assign_7_reg_225 );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_CS_fsm_state3 );
    sensitive << ( ap_CS_fsm_state4 );
    sensitive << ( ap_CS_fsm_state5 );
    sensitive << ( exitcond6_fu_300_p2 );
    sensitive << ( ap_CS_fsm_state6 );
    sensitive << ( exitcond5_fu_324_p2 );
    sensitive << ( ap_CS_fsm_state7 );
    sensitive << ( exitcond4_fu_373_p2 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( exitcond1_fu_389_p2 );
    sensitive << ( grp_Padding_2_fu_256_ap_done );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( exitcond7_fu_290_p2 );
    sensitive << ( exitcond_fu_270_p2 );

    ap_CS_fsm = "00000000001";
    grp_Padding_2_fu_256_ap_start_reg = SC_LOGIC_0;
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "forward_conv_2_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, conv_layer_5_120_1_0_5_5_16_input_data_V_address0, "(port)conv_layer_5_120_1_0_5_5_16_input_data_V_address0");
    sc_trace(mVcdFile, conv_layer_5_120_1_0_5_5_16_input_data_V_ce0, "(port)conv_layer_5_120_1_0_5_5_16_input_data_V_ce0");
    sc_trace(mVcdFile, conv_layer_5_120_1_0_5_5_16_input_data_V_q0, "(port)conv_layer_5_120_1_0_5_5_16_input_data_V_q0");
    sc_trace(mVcdFile, conv_layer_5_120_1_0_5_5_16_output_data_V_address0, "(port)conv_layer_5_120_1_0_5_5_16_output_data_V_address0");
    sc_trace(mVcdFile, conv_layer_5_120_1_0_5_5_16_output_data_V_ce0, "(port)conv_layer_5_120_1_0_5_5_16_output_data_V_ce0");
    sc_trace(mVcdFile, conv_layer_5_120_1_0_5_5_16_output_data_V_we0, "(port)conv_layer_5_120_1_0_5_5_16_output_data_V_we0");
    sc_trace(mVcdFile, conv_layer_5_120_1_0_5_5_16_output_data_V_d0, "(port)conv_layer_5_120_1_0_5_5_16_output_data_V_d0");
    sc_trace(mVcdFile, conv_layer_5_120_1_0_5_5_16_W_data_V_address0, "(port)conv_layer_5_120_1_0_5_5_16_W_data_V_address0");
    sc_trace(mVcdFile, conv_layer_5_120_1_0_5_5_16_W_data_V_ce0, "(port)conv_layer_5_120_1_0_5_5_16_W_data_V_ce0");
    sc_trace(mVcdFile, conv_layer_5_120_1_0_5_5_16_W_data_V_q0, "(port)conv_layer_5_120_1_0_5_5_16_W_data_V_q0");
    sc_trace(mVcdFile, conv_layer_5_120_1_0_5_5_16_inpad_data_V_address0, "(port)conv_layer_5_120_1_0_5_5_16_inpad_data_V_address0");
    sc_trace(mVcdFile, conv_layer_5_120_1_0_5_5_16_inpad_data_V_ce0, "(port)conv_layer_5_120_1_0_5_5_16_inpad_data_V_ce0");
    sc_trace(mVcdFile, conv_layer_5_120_1_0_5_5_16_inpad_data_V_we0, "(port)conv_layer_5_120_1_0_5_5_16_inpad_data_V_we0");
    sc_trace(mVcdFile, conv_layer_5_120_1_0_5_5_16_inpad_data_V_d0, "(port)conv_layer_5_120_1_0_5_5_16_inpad_data_V_d0");
    sc_trace(mVcdFile, conv_layer_5_120_1_0_5_5_16_inpad_data_V_q0, "(port)conv_layer_5_120_1_0_5_5_16_inpad_data_V_q0");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_state1, "ap_CS_fsm_state1");
    sc_trace(mVcdFile, next_mul2_fu_264_p2, "next_mul2_fu_264_p2");
    sc_trace(mVcdFile, next_mul2_reg_517, "next_mul2_reg_517");
    sc_trace(mVcdFile, ap_CS_fsm_state3, "ap_CS_fsm_state3");
    sc_trace(mVcdFile, idx_filter_fu_276_p2, "idx_filter_fu_276_p2");
    sc_trace(mVcdFile, idx_filter_reg_525, "idx_filter_reg_525");
    sc_trace(mVcdFile, v_6_cast9_fu_282_p1, "v_6_cast9_fu_282_p1");
    sc_trace(mVcdFile, v_6_cast9_reg_530, "v_6_cast9_reg_530");
    sc_trace(mVcdFile, ap_CS_fsm_state4, "ap_CS_fsm_state4");
    sc_trace(mVcdFile, v_6_cast_fu_286_p1, "v_6_cast_fu_286_p1");
    sc_trace(mVcdFile, v_6_cast_reg_535, "v_6_cast_reg_535");
    sc_trace(mVcdFile, ho_4_cast_fu_296_p1, "ho_4_cast_fu_296_p1");
    sc_trace(mVcdFile, ho_4_cast_reg_543, "ho_4_cast_reg_543");
    sc_trace(mVcdFile, ap_CS_fsm_state5, "ap_CS_fsm_state5");
    sc_trace(mVcdFile, idx_y_fu_306_p2, "idx_y_fu_306_p2");
    sc_trace(mVcdFile, exitcond6_fu_300_p2, "exitcond6_fu_300_p2");
    sc_trace(mVcdFile, indvars_iv_next3_fu_312_p2, "indvars_iv_next3_fu_312_p2");
    sc_trace(mVcdFile, next_mul_fu_318_p2, "next_mul_fu_318_p2");
    sc_trace(mVcdFile, next_mul_reg_562, "next_mul_reg_562");
    sc_trace(mVcdFile, ap_CS_fsm_state6, "ap_CS_fsm_state6");
    sc_trace(mVcdFile, ch_fu_330_p2, "ch_fu_330_p2");
    sc_trace(mVcdFile, ch_reg_570, "ch_reg_570");
    sc_trace(mVcdFile, idx_x_fu_357_p2, "idx_x_fu_357_p2");
    sc_trace(mVcdFile, exitcond5_fu_324_p2, "exitcond5_fu_324_p2");
    sc_trace(mVcdFile, indvars_iv_next_fu_363_p2, "indvars_iv_next_fu_363_p2");
    sc_trace(mVcdFile, p_x_assign_8_fu_379_p2, "p_x_assign_8_fu_379_p2");
    sc_trace(mVcdFile, p_x_assign_8_reg_588, "p_x_assign_8_reg_588");
    sc_trace(mVcdFile, ap_CS_fsm_state7, "ap_CS_fsm_state7");
    sc_trace(mVcdFile, exitcond4_fu_373_p2, "exitcond4_fu_373_p2");
    sc_trace(mVcdFile, tmp_76_fu_412_p2, "tmp_76_fu_412_p2");
    sc_trace(mVcdFile, tmp_76_reg_597, "tmp_76_reg_597");
    sc_trace(mVcdFile, ap_CS_fsm_state8, "ap_CS_fsm_state8");
    sc_trace(mVcdFile, exitcond1_fu_389_p2, "exitcond1_fu_389_p2");
    sc_trace(mVcdFile, tmp_79_fu_450_p2, "tmp_79_fu_450_p2");
    sc_trace(mVcdFile, tmp_79_reg_602, "tmp_79_reg_602");
    sc_trace(mVcdFile, ho_fu_455_p2, "ho_fu_455_p2");
    sc_trace(mVcdFile, ho_reg_607, "ho_reg_607");
    sc_trace(mVcdFile, v_fu_461_p2, "v_fu_461_p2");
    sc_trace(mVcdFile, ap_CS_fsm_state9, "ap_CS_fsm_state9");
    sc_trace(mVcdFile, conv_layer_inpad_da_1_reg_627, "conv_layer_inpad_da_1_reg_627");
    sc_trace(mVcdFile, ap_CS_fsm_state10, "ap_CS_fsm_state10");
    sc_trace(mVcdFile, conv_layer_W_data_V_1_reg_632, "conv_layer_W_data_V_1_reg_632");
    sc_trace(mVcdFile, ap_CS_fsm_state11, "ap_CS_fsm_state11");
    sc_trace(mVcdFile, grp_Padding_2_fu_256_ap_start, "grp_Padding_2_fu_256_ap_start");
    sc_trace(mVcdFile, grp_Padding_2_fu_256_ap_done, "grp_Padding_2_fu_256_ap_done");
    sc_trace(mVcdFile, grp_Padding_2_fu_256_ap_idle, "grp_Padding_2_fu_256_ap_idle");
    sc_trace(mVcdFile, grp_Padding_2_fu_256_ap_ready, "grp_Padding_2_fu_256_ap_ready");
    sc_trace(mVcdFile, grp_Padding_2_fu_256_out_V_address0, "grp_Padding_2_fu_256_out_V_address0");
    sc_trace(mVcdFile, grp_Padding_2_fu_256_out_V_ce0, "grp_Padding_2_fu_256_out_V_ce0");
    sc_trace(mVcdFile, grp_Padding_2_fu_256_out_V_we0, "grp_Padding_2_fu_256_out_V_we0");
    sc_trace(mVcdFile, grp_Padding_2_fu_256_out_V_d0, "grp_Padding_2_fu_256_out_V_d0");
    sc_trace(mVcdFile, grp_Padding_2_fu_256_in_V_address0, "grp_Padding_2_fu_256_in_V_address0");
    sc_trace(mVcdFile, grp_Padding_2_fu_256_in_V_ce0, "grp_Padding_2_fu_256_in_V_ce0");
    sc_trace(mVcdFile, p_z_assign_reg_105, "p_z_assign_reg_105");
    sc_trace(mVcdFile, ap_CS_fsm_state2, "ap_CS_fsm_state2");
    sc_trace(mVcdFile, exitcond7_fu_290_p2, "exitcond7_fu_290_p2");
    sc_trace(mVcdFile, phi_mul1_reg_117, "phi_mul1_reg_117");
    sc_trace(mVcdFile, indvars_iv2_reg_129, "indvars_iv2_reg_129");
    sc_trace(mVcdFile, exitcond_fu_270_p2, "exitcond_fu_270_p2");
    sc_trace(mVcdFile, v_2_reg_141, "v_2_reg_141");
    sc_trace(mVcdFile, indvars_iv_reg_153, "indvars_iv_reg_153");
    sc_trace(mVcdFile, ho_1_reg_165, "ho_1_reg_165");
    sc_trace(mVcdFile, p_Val2_s_reg_177, "p_Val2_s_reg_177");
    sc_trace(mVcdFile, p_z_assign_3_reg_190, "p_z_assign_3_reg_190");
    sc_trace(mVcdFile, phi_mul_reg_201, "phi_mul_reg_201");
    sc_trace(mVcdFile, p_082_2_reg_213, "p_082_2_reg_213");
    sc_trace(mVcdFile, p_x_assign_7_reg_225, "p_x_assign_7_reg_225");
    sc_trace(mVcdFile, p_Val2_3_reg_235, "p_Val2_3_reg_235");
    sc_trace(mVcdFile, p_y_assign_9_reg_247, "p_y_assign_9_reg_247");
    sc_trace(mVcdFile, grp_Padding_2_fu_256_ap_start_reg, "grp_Padding_2_fu_256_ap_start_reg");
    sc_trace(mVcdFile, tmp_75_fu_352_p1, "tmp_75_fu_352_p1");
    sc_trace(mVcdFile, tmp_105_cast_fu_480_p1, "tmp_105_cast_fu_480_p1");
    sc_trace(mVcdFile, tmp_77_fu_467_p1, "tmp_77_fu_467_p1");
    sc_trace(mVcdFile, tmp3_fu_336_p2, "tmp3_fu_336_p2");
    sc_trace(mVcdFile, tmp3_cast_fu_342_p1, "tmp3_cast_fu_342_p1");
    sc_trace(mVcdFile, tmp_s_fu_346_p2, "tmp_s_fu_346_p2");
    sc_trace(mVcdFile, p_x_assign_9_cast7_fu_369_p1, "p_x_assign_9_cast7_fu_369_p1");
    sc_trace(mVcdFile, p_shl5_fu_395_p3, "p_shl5_fu_395_p3");
    sc_trace(mVcdFile, p_shl5_cast_fu_403_p1, "p_shl5_cast_fu_403_p1");
    sc_trace(mVcdFile, tmp1_fu_407_p2, "tmp1_fu_407_p2");
    sc_trace(mVcdFile, p_y_assign_9_cast6_fu_385_p1, "p_y_assign_9_cast6_fu_385_p1");
    sc_trace(mVcdFile, p_y_assign_s_fu_418_p2, "p_y_assign_s_fu_418_p2");
    sc_trace(mVcdFile, p_shl_fu_427_p3, "p_shl_fu_427_p3");
    sc_trace(mVcdFile, p_shl_cast_fu_435_p1, "p_shl_cast_fu_435_p1");
    sc_trace(mVcdFile, tmp2_fu_439_p2, "tmp2_fu_439_p2");
    sc_trace(mVcdFile, p_y_assign_10_cast4_fu_423_p1, "p_y_assign_10_cast4_fu_423_p1");
    sc_trace(mVcdFile, tmp_78_fu_444_p2, "tmp_78_fu_444_p2");
    sc_trace(mVcdFile, tmp_103_cast_fu_471_p1, "tmp_103_cast_fu_471_p1");
    sc_trace(mVcdFile, tmp_80_fu_474_p2, "tmp_80_fu_474_p2");
    sc_trace(mVcdFile, grp_fu_508_p3, "grp_fu_508_p3");
    sc_trace(mVcdFile, grp_fu_508_p2, "grp_fu_508_p2");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
#endif

    }
}

forward_conv_2::~forward_conv_2() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

    delete grp_Padding_2_fu_256;
    delete lenet_mac_muladd_16s_16s_28ns_28_1_1_U42;
}

void forward_conv_2::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_state1;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        grp_Padding_2_fu_256_ap_start_reg = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
             esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
            grp_Padding_2_fu_256_ap_start_reg = ap_const_logic_1;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, grp_Padding_2_fu_256_ap_ready.read())) {
            grp_Padding_2_fu_256_ap_start_reg = ap_const_logic_0;
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond7_fu_290_p2.read()))) {
        ho_1_reg_165 = ap_const_lv1_0;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state6.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_1, exitcond5_fu_324_p2.read()))) {
        ho_1_reg_165 = idx_x_fu_357_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_fu_270_p2.read()))) {
        indvars_iv2_reg_129 = ap_const_lv3_5;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read()) && 
                esl_seteq<1,1,1>(exitcond6_fu_300_p2.read(), ap_const_lv1_1))) {
        indvars_iv2_reg_129 = indvars_iv_next3_fu_312_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond7_fu_290_p2.read()))) {
        indvars_iv_reg_153 = ap_const_lv3_5;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state6.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_1, exitcond5_fu_324_p2.read()))) {
        indvars_iv_reg_153 = indvars_iv_next_fu_363_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state6.read()) && 
         esl_seteq<1,1,1>(exitcond5_fu_324_p2.read(), ap_const_lv1_0))) {
        p_082_2_reg_213 = p_Val2_s_reg_177.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_1, exitcond1_fu_389_p2.read()))) {
        p_082_2_reg_213 = p_Val2_3_reg_235.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state7.read()) && 
         esl_seteq<1,1,1>(exitcond4_fu_373_p2.read(), ap_const_lv1_0))) {
        p_Val2_3_reg_235 = p_082_2_reg_213.read();
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state11.read())) {
        p_Val2_3_reg_235 = grp_fu_508_p3.read().range(27, 12);
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read()) && 
         esl_seteq<1,1,1>(exitcond6_fu_300_p2.read(), ap_const_lv1_0))) {
        p_Val2_s_reg_177 = ap_const_lv16_0;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state7.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_1, exitcond4_fu_373_p2.read()))) {
        p_Val2_s_reg_177 = p_082_2_reg_213.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state6.read()) && 
         esl_seteq<1,1,1>(exitcond5_fu_324_p2.read(), ap_const_lv1_0))) {
        p_x_assign_7_reg_225 = v_6_cast_reg_535.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_1, exitcond1_fu_389_p2.read()))) {
        p_x_assign_7_reg_225 = v_fu_461_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state7.read()) && 
         esl_seteq<1,1,1>(exitcond4_fu_373_p2.read(), ap_const_lv1_0))) {
        p_y_assign_9_reg_247 = ho_4_cast_reg_543.read();
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state11.read())) {
        p_y_assign_9_reg_247 = ho_reg_607.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read()) && 
         esl_seteq<1,1,1>(exitcond6_fu_300_p2.read(), ap_const_lv1_0))) {
        p_z_assign_3_reg_190 = ap_const_lv5_0;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state7.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_1, exitcond4_fu_373_p2.read()))) {
        p_z_assign_3_reg_190 = ch_reg_570.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_1, exitcond7_fu_290_p2.read()))) {
        p_z_assign_reg_105 = idx_filter_reg_525.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
                esl_seteq<1,1,1>(grp_Padding_2_fu_256_ap_done.read(), ap_const_logic_1))) {
        p_z_assign_reg_105 = ap_const_lv7_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_1, exitcond7_fu_290_p2.read()))) {
        phi_mul1_reg_117 = next_mul2_reg_517.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
                esl_seteq<1,1,1>(grp_Padding_2_fu_256_ap_done.read(), ap_const_logic_1))) {
        phi_mul1_reg_117 = ap_const_lv16_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read()) && 
         esl_seteq<1,1,1>(exitcond6_fu_300_p2.read(), ap_const_lv1_0))) {
        phi_mul_reg_201 = ap_const_lv9_0;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state7.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_1, exitcond4_fu_373_p2.read()))) {
        phi_mul_reg_201 = next_mul_reg_562.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_fu_270_p2.read()))) {
        v_2_reg_141 = ap_const_lv1_0;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read()) && 
                esl_seteq<1,1,1>(exitcond6_fu_300_p2.read(), ap_const_lv1_1))) {
        v_2_reg_141 = idx_y_fu_306_p2.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state6.read())) {
        ch_reg_570 = ch_fu_330_p2.read();
        next_mul_reg_562 = next_mul_fu_318_p2.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state10.read())) {
        conv_layer_W_data_V_1_reg_632 = conv_layer_5_120_1_0_5_5_16_W_data_V_q0.read();
        conv_layer_inpad_da_1_reg_627 = conv_layer_5_120_1_0_5_5_16_inpad_data_V_q0.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read())) {
        ho_4_cast_reg_543 = ho_4_cast_fu_296_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond1_fu_389_p2.read()))) {
        ho_reg_607 = ho_fu_455_p2.read();
        tmp_76_reg_597 = tmp_76_fu_412_p2.read();
        tmp_79_reg_602 = tmp_79_fu_450_p2.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read())) {
        idx_filter_reg_525 = idx_filter_fu_276_p2.read();
        next_mul2_reg_517 = next_mul2_fu_264_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state7.read()) && esl_seteq<1,1,1>(exitcond4_fu_373_p2.read(), ap_const_lv1_0))) {
        p_x_assign_8_reg_588 = p_x_assign_8_fu_379_p2.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read())) {
        v_6_cast9_reg_530 = v_6_cast9_fu_282_p1.read();
        v_6_cast_reg_535 = v_6_cast_fu_286_p1.read();
    }
}

void forward_conv_2::thread_ap_CS_fsm_state1() {
    ap_CS_fsm_state1 = ap_CS_fsm.read()[0];
}

void forward_conv_2::thread_ap_CS_fsm_state10() {
    ap_CS_fsm_state10 = ap_CS_fsm.read()[9];
}

void forward_conv_2::thread_ap_CS_fsm_state11() {
    ap_CS_fsm_state11 = ap_CS_fsm.read()[10];
}

void forward_conv_2::thread_ap_CS_fsm_state2() {
    ap_CS_fsm_state2 = ap_CS_fsm.read()[1];
}

void forward_conv_2::thread_ap_CS_fsm_state3() {
    ap_CS_fsm_state3 = ap_CS_fsm.read()[2];
}

void forward_conv_2::thread_ap_CS_fsm_state4() {
    ap_CS_fsm_state4 = ap_CS_fsm.read()[3];
}

void forward_conv_2::thread_ap_CS_fsm_state5() {
    ap_CS_fsm_state5 = ap_CS_fsm.read()[4];
}

void forward_conv_2::thread_ap_CS_fsm_state6() {
    ap_CS_fsm_state6 = ap_CS_fsm.read()[5];
}

void forward_conv_2::thread_ap_CS_fsm_state7() {
    ap_CS_fsm_state7 = ap_CS_fsm.read()[6];
}

void forward_conv_2::thread_ap_CS_fsm_state8() {
    ap_CS_fsm_state8 = ap_CS_fsm.read()[7];
}

void forward_conv_2::thread_ap_CS_fsm_state9() {
    ap_CS_fsm_state9 = ap_CS_fsm.read()[8];
}

void forward_conv_2::thread_ap_done() {
    if (((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, exitcond_fu_270_p2.read())))) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_const_logic_0;
    }
}

void forward_conv_2::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void forward_conv_2::thread_ap_ready() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_1, exitcond_fu_270_p2.read()))) {
        ap_ready = ap_const_logic_1;
    } else {
        ap_ready = ap_const_logic_0;
    }
}

void forward_conv_2::thread_ch_fu_330_p2() {
    ch_fu_330_p2 = (!p_z_assign_3_reg_190.read().is_01() || !ap_const_lv5_1.is_01())? sc_lv<5>(): (sc_biguint<5>(p_z_assign_3_reg_190.read()) + sc_biguint<5>(ap_const_lv5_1));
}

void forward_conv_2::thread_conv_layer_5_120_1_0_5_5_16_W_data_V_address0() {
    conv_layer_5_120_1_0_5_5_16_W_data_V_address0 =  (sc_lv<16>) (tmp_105_cast_fu_480_p1.read());
}

void forward_conv_2::thread_conv_layer_5_120_1_0_5_5_16_W_data_V_ce0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state9.read())) {
        conv_layer_5_120_1_0_5_5_16_W_data_V_ce0 = ap_const_logic_1;
    } else {
        conv_layer_5_120_1_0_5_5_16_W_data_V_ce0 = ap_const_logic_0;
    }
}

void forward_conv_2::thread_conv_layer_5_120_1_0_5_5_16_inpad_data_V_address0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state9.read())) {
        conv_layer_5_120_1_0_5_5_16_inpad_data_V_address0 =  (sc_lv<9>) (tmp_77_fu_467_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read())) {
        conv_layer_5_120_1_0_5_5_16_inpad_data_V_address0 = grp_Padding_2_fu_256_out_V_address0.read();
    } else {
        conv_layer_5_120_1_0_5_5_16_inpad_data_V_address0 = "XXXXXXXXX";
    }
}

void forward_conv_2::thread_conv_layer_5_120_1_0_5_5_16_inpad_data_V_ce0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state9.read())) {
        conv_layer_5_120_1_0_5_5_16_inpad_data_V_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read())) {
        conv_layer_5_120_1_0_5_5_16_inpad_data_V_ce0 = grp_Padding_2_fu_256_out_V_ce0.read();
    } else {
        conv_layer_5_120_1_0_5_5_16_inpad_data_V_ce0 = ap_const_logic_0;
    }
}

void forward_conv_2::thread_conv_layer_5_120_1_0_5_5_16_inpad_data_V_d0() {
    conv_layer_5_120_1_0_5_5_16_inpad_data_V_d0 = grp_Padding_2_fu_256_out_V_d0.read();
}

void forward_conv_2::thread_conv_layer_5_120_1_0_5_5_16_inpad_data_V_we0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read())) {
        conv_layer_5_120_1_0_5_5_16_inpad_data_V_we0 = grp_Padding_2_fu_256_out_V_we0.read();
    } else {
        conv_layer_5_120_1_0_5_5_16_inpad_data_V_we0 = ap_const_logic_0;
    }
}

void forward_conv_2::thread_conv_layer_5_120_1_0_5_5_16_input_data_V_address0() {
    conv_layer_5_120_1_0_5_5_16_input_data_V_address0 = grp_Padding_2_fu_256_in_V_address0.read();
}

void forward_conv_2::thread_conv_layer_5_120_1_0_5_5_16_input_data_V_ce0() {
    conv_layer_5_120_1_0_5_5_16_input_data_V_ce0 = grp_Padding_2_fu_256_in_V_ce0.read();
}

void forward_conv_2::thread_conv_layer_5_120_1_0_5_5_16_output_data_V_address0() {
    conv_layer_5_120_1_0_5_5_16_output_data_V_address0 =  (sc_lv<7>) (tmp_75_fu_352_p1.read());
}

void forward_conv_2::thread_conv_layer_5_120_1_0_5_5_16_output_data_V_ce0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state6.read())) {
        conv_layer_5_120_1_0_5_5_16_output_data_V_ce0 = ap_const_logic_1;
    } else {
        conv_layer_5_120_1_0_5_5_16_output_data_V_ce0 = ap_const_logic_0;
    }
}

void forward_conv_2::thread_conv_layer_5_120_1_0_5_5_16_output_data_V_d0() {
    conv_layer_5_120_1_0_5_5_16_output_data_V_d0 = p_Val2_s_reg_177.read();
}

void forward_conv_2::thread_conv_layer_5_120_1_0_5_5_16_output_data_V_we0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state6.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_1, exitcond5_fu_324_p2.read()))) {
        conv_layer_5_120_1_0_5_5_16_output_data_V_we0 = ap_const_logic_1;
    } else {
        conv_layer_5_120_1_0_5_5_16_output_data_V_we0 = ap_const_logic_0;
    }
}

void forward_conv_2::thread_exitcond1_fu_389_p2() {
    exitcond1_fu_389_p2 = (!p_y_assign_9_reg_247.read().is_01() || !indvars_iv_reg_153.read().is_01())? sc_lv<1>(): sc_lv<1>(p_y_assign_9_reg_247.read() == indvars_iv_reg_153.read());
}

void forward_conv_2::thread_exitcond4_fu_373_p2() {
    exitcond4_fu_373_p2 = (!p_x_assign_7_reg_225.read().is_01() || !indvars_iv2_reg_129.read().is_01())? sc_lv<1>(): sc_lv<1>(p_x_assign_7_reg_225.read() == indvars_iv2_reg_129.read());
}

void forward_conv_2::thread_exitcond5_fu_324_p2() {
    exitcond5_fu_324_p2 = (!p_z_assign_3_reg_190.read().is_01() || !ap_const_lv5_10.is_01())? sc_lv<1>(): sc_lv<1>(p_z_assign_3_reg_190.read() == ap_const_lv5_10);
}

void forward_conv_2::thread_exitcond6_fu_300_p2() {
    exitcond6_fu_300_p2 = (!indvars_iv_reg_153.read().is_01() || !ap_const_lv3_6.is_01())? sc_lv<1>(): sc_lv<1>(indvars_iv_reg_153.read() == ap_const_lv3_6);
}

void forward_conv_2::thread_exitcond7_fu_290_p2() {
    exitcond7_fu_290_p2 = (!indvars_iv2_reg_129.read().is_01() || !ap_const_lv3_6.is_01())? sc_lv<1>(): sc_lv<1>(indvars_iv2_reg_129.read() == ap_const_lv3_6);
}

void forward_conv_2::thread_exitcond_fu_270_p2() {
    exitcond_fu_270_p2 = (!p_z_assign_reg_105.read().is_01() || !ap_const_lv7_78.is_01())? sc_lv<1>(): sc_lv<1>(p_z_assign_reg_105.read() == ap_const_lv7_78);
}

void forward_conv_2::thread_grp_Padding_2_fu_256_ap_start() {
    grp_Padding_2_fu_256_ap_start = grp_Padding_2_fu_256_ap_start_reg.read();
}

void forward_conv_2::thread_grp_fu_508_p2() {
    grp_fu_508_p2 = esl_concat<16,12>(p_Val2_3_reg_235.read(), ap_const_lv12_0);
}

void forward_conv_2::thread_ho_4_cast_fu_296_p1() {
    ho_4_cast_fu_296_p1 = esl_zext<3,1>(ho_1_reg_165.read());
}

void forward_conv_2::thread_ho_fu_455_p2() {
    ho_fu_455_p2 = (!p_y_assign_9_reg_247.read().is_01() || !ap_const_lv3_1.is_01())? sc_lv<3>(): (sc_biguint<3>(p_y_assign_9_reg_247.read()) + sc_biguint<3>(ap_const_lv3_1));
}

void forward_conv_2::thread_idx_filter_fu_276_p2() {
    idx_filter_fu_276_p2 = (!p_z_assign_reg_105.read().is_01() || !ap_const_lv7_1.is_01())? sc_lv<7>(): (sc_biguint<7>(p_z_assign_reg_105.read()) + sc_biguint<7>(ap_const_lv7_1));
}

void forward_conv_2::thread_idx_x_fu_357_p2() {
    idx_x_fu_357_p2 = (ho_1_reg_165.read() ^ ap_const_lv1_1);
}

void forward_conv_2::thread_idx_y_fu_306_p2() {
    idx_y_fu_306_p2 = (v_2_reg_141.read() ^ ap_const_lv1_1);
}

void forward_conv_2::thread_indvars_iv_next3_fu_312_p2() {
    indvars_iv_next3_fu_312_p2 = (!indvars_iv2_reg_129.read().is_01() || !ap_const_lv3_1.is_01())? sc_lv<3>(): (sc_biguint<3>(indvars_iv2_reg_129.read()) + sc_biguint<3>(ap_const_lv3_1));
}

void forward_conv_2::thread_indvars_iv_next_fu_363_p2() {
    indvars_iv_next_fu_363_p2 = (!indvars_iv_reg_153.read().is_01() || !ap_const_lv3_1.is_01())? sc_lv<3>(): (sc_biguint<3>(indvars_iv_reg_153.read()) + sc_biguint<3>(ap_const_lv3_1));
}

void forward_conv_2::thread_next_mul2_fu_264_p2() {
    next_mul2_fu_264_p2 = (!phi_mul1_reg_117.read().is_01() || !ap_const_lv16_190.is_01())? sc_lv<16>(): (sc_biguint<16>(phi_mul1_reg_117.read()) + sc_biguint<16>(ap_const_lv16_190));
}

void forward_conv_2::thread_next_mul_fu_318_p2() {
    next_mul_fu_318_p2 = (!phi_mul_reg_201.read().is_01() || !ap_const_lv9_19.is_01())? sc_lv<9>(): (sc_biguint<9>(phi_mul_reg_201.read()) + sc_biguint<9>(ap_const_lv9_19));
}

void forward_conv_2::thread_p_shl5_cast_fu_403_p1() {
    p_shl5_cast_fu_403_p1 = esl_zext<9,5>(p_shl5_fu_395_p3.read());
}

void forward_conv_2::thread_p_shl5_fu_395_p3() {
    p_shl5_fu_395_p3 = esl_concat<3,2>(p_y_assign_9_reg_247.read(), ap_const_lv2_0);
}

void forward_conv_2::thread_p_shl_cast_fu_435_p1() {
    p_shl_cast_fu_435_p1 = esl_zext<9,5>(p_shl_fu_427_p3.read());
}

void forward_conv_2::thread_p_shl_fu_427_p3() {
    p_shl_fu_427_p3 = esl_concat<3,2>(p_y_assign_s_fu_418_p2.read(), ap_const_lv2_0);
}

void forward_conv_2::thread_p_x_assign_8_fu_379_p2() {
    p_x_assign_8_fu_379_p2 = (!p_x_assign_9_cast7_fu_369_p1.read().is_01() || !phi_mul_reg_201.read().is_01())? sc_lv<9>(): (sc_biguint<9>(p_x_assign_9_cast7_fu_369_p1.read()) + sc_biguint<9>(phi_mul_reg_201.read()));
}

void forward_conv_2::thread_p_x_assign_9_cast7_fu_369_p1() {
    p_x_assign_9_cast7_fu_369_p1 = esl_zext<9,3>(p_x_assign_7_reg_225.read());
}

void forward_conv_2::thread_p_y_assign_10_cast4_fu_423_p1() {
    p_y_assign_10_cast4_fu_423_p1 = esl_zext<9,3>(p_y_assign_s_fu_418_p2.read());
}

void forward_conv_2::thread_p_y_assign_9_cast6_fu_385_p1() {
    p_y_assign_9_cast6_fu_385_p1 = esl_zext<9,3>(p_y_assign_9_reg_247.read());
}

void forward_conv_2::thread_p_y_assign_s_fu_418_p2() {
    p_y_assign_s_fu_418_p2 = (!p_y_assign_9_reg_247.read().is_01() || !ho_4_cast_reg_543.read().is_01())? sc_lv<3>(): (sc_biguint<3>(p_y_assign_9_reg_247.read()) - sc_biguint<3>(ho_4_cast_reg_543.read()));
}

void forward_conv_2::thread_tmp1_fu_407_p2() {
    tmp1_fu_407_p2 = (!p_shl5_cast_fu_403_p1.read().is_01() || !p_x_assign_8_reg_588.read().is_01())? sc_lv<9>(): (sc_biguint<9>(p_shl5_cast_fu_403_p1.read()) + sc_biguint<9>(p_x_assign_8_reg_588.read()));
}

void forward_conv_2::thread_tmp2_fu_439_p2() {
    tmp2_fu_439_p2 = (!p_shl_cast_fu_435_p1.read().is_01() || !p_x_assign_8_reg_588.read().is_01())? sc_lv<9>(): (sc_biguint<9>(p_shl_cast_fu_435_p1.read()) + sc_biguint<9>(p_x_assign_8_reg_588.read()));
}

void forward_conv_2::thread_tmp3_cast_fu_342_p1() {
    tmp3_cast_fu_342_p1 = esl_zext<7,1>(tmp3_fu_336_p2.read());
}

void forward_conv_2::thread_tmp3_fu_336_p2() {
    tmp3_fu_336_p2 = (v_2_reg_141.read() ^ ho_1_reg_165.read());
}

void forward_conv_2::thread_tmp_103_cast_fu_471_p1() {
    tmp_103_cast_fu_471_p1 = esl_zext<16,9>(tmp_79_reg_602.read());
}

void forward_conv_2::thread_tmp_105_cast_fu_480_p1() {
    tmp_105_cast_fu_480_p1 = esl_zext<64,16>(tmp_80_fu_474_p2.read());
}

void forward_conv_2::thread_tmp_75_fu_352_p1() {
    tmp_75_fu_352_p1 = esl_zext<64,7>(tmp_s_fu_346_p2.read());
}

void forward_conv_2::thread_tmp_76_fu_412_p2() {
    tmp_76_fu_412_p2 = (!tmp1_fu_407_p2.read().is_01() || !p_y_assign_9_cast6_fu_385_p1.read().is_01())? sc_lv<9>(): (sc_biguint<9>(tmp1_fu_407_p2.read()) + sc_biguint<9>(p_y_assign_9_cast6_fu_385_p1.read()));
}

void forward_conv_2::thread_tmp_77_fu_467_p1() {
    tmp_77_fu_467_p1 = esl_zext<64,9>(tmp_76_reg_597.read());
}

void forward_conv_2::thread_tmp_78_fu_444_p2() {
    tmp_78_fu_444_p2 = (!tmp2_fu_439_p2.read().is_01() || !p_y_assign_10_cast4_fu_423_p1.read().is_01())? sc_lv<9>(): (sc_biguint<9>(tmp2_fu_439_p2.read()) + sc_biguint<9>(p_y_assign_10_cast4_fu_423_p1.read()));
}

void forward_conv_2::thread_tmp_79_fu_450_p2() {
    tmp_79_fu_450_p2 = (!tmp_78_fu_444_p2.read().is_01() || !v_6_cast9_reg_530.read().is_01())? sc_lv<9>(): (sc_biguint<9>(tmp_78_fu_444_p2.read()) - sc_biguint<9>(v_6_cast9_reg_530.read()));
}

void forward_conv_2::thread_tmp_80_fu_474_p2() {
    tmp_80_fu_474_p2 = (!tmp_103_cast_fu_471_p1.read().is_01() || !phi_mul1_reg_117.read().is_01())? sc_lv<16>(): (sc_biguint<16>(tmp_103_cast_fu_471_p1.read()) + sc_biguint<16>(phi_mul1_reg_117.read()));
}

void forward_conv_2::thread_tmp_s_fu_346_p2() {
    tmp_s_fu_346_p2 = (!tmp3_cast_fu_342_p1.read().is_01() || !p_z_assign_reg_105.read().is_01())? sc_lv<7>(): (sc_biguint<7>(tmp3_cast_fu_342_p1.read()) + sc_biguint<7>(p_z_assign_reg_105.read()));
}

void forward_conv_2::thread_v_6_cast9_fu_282_p1() {
    v_6_cast9_fu_282_p1 = esl_zext<9,1>(v_2_reg_141.read());
}

void forward_conv_2::thread_v_6_cast_fu_286_p1() {
    v_6_cast_fu_286_p1 = esl_zext<3,1>(v_2_reg_141.read());
}

void forward_conv_2::thread_v_fu_461_p2() {
    v_fu_461_p2 = (!p_x_assign_7_reg_225.read().is_01() || !ap_const_lv3_1.is_01())? sc_lv<3>(): (sc_biguint<3>(p_x_assign_7_reg_225.read()) + sc_biguint<3>(ap_const_lv3_1));
}

void forward_conv_2::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
                ap_NS_fsm = ap_ST_fsm_state2;
            } else {
                ap_NS_fsm = ap_ST_fsm_state1;
            }
            break;
        case 2 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && esl_seteq<1,1,1>(grp_Padding_2_fu_256_ap_done.read(), ap_const_logic_1))) {
                ap_NS_fsm = ap_ST_fsm_state3;
            } else {
                ap_NS_fsm = ap_ST_fsm_state2;
            }
            break;
        case 4 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && esl_seteq<1,1,1>(ap_const_lv1_1, exitcond_fu_270_p2.read()))) {
                ap_NS_fsm = ap_ST_fsm_state1;
            } else {
                ap_NS_fsm = ap_ST_fsm_state4;
            }
            break;
        case 8 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read()) && esl_seteq<1,1,1>(ap_const_lv1_1, exitcond7_fu_290_p2.read()))) {
                ap_NS_fsm = ap_ST_fsm_state3;
            } else {
                ap_NS_fsm = ap_ST_fsm_state5;
            }
            break;
        case 16 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read()) && esl_seteq<1,1,1>(exitcond6_fu_300_p2.read(), ap_const_lv1_1))) {
                ap_NS_fsm = ap_ST_fsm_state4;
            } else {
                ap_NS_fsm = ap_ST_fsm_state6;
            }
            break;
        case 32 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state6.read()) && esl_seteq<1,1,1>(ap_const_lv1_1, exitcond5_fu_324_p2.read()))) {
                ap_NS_fsm = ap_ST_fsm_state5;
            } else {
                ap_NS_fsm = ap_ST_fsm_state7;
            }
            break;
        case 64 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state7.read()) && esl_seteq<1,1,1>(ap_const_lv1_1, exitcond4_fu_373_p2.read()))) {
                ap_NS_fsm = ap_ST_fsm_state6;
            } else {
                ap_NS_fsm = ap_ST_fsm_state8;
            }
            break;
        case 128 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && esl_seteq<1,1,1>(ap_const_lv1_1, exitcond1_fu_389_p2.read()))) {
                ap_NS_fsm = ap_ST_fsm_state7;
            } else {
                ap_NS_fsm = ap_ST_fsm_state9;
            }
            break;
        case 256 : 
            ap_NS_fsm = ap_ST_fsm_state10;
            break;
        case 512 : 
            ap_NS_fsm = ap_ST_fsm_state11;
            break;
        case 1024 : 
            ap_NS_fsm = ap_ST_fsm_state8;
            break;
        default : 
            ap_NS_fsm =  (sc_lv<11>) ("XXXXXXXXXXX");
            break;
    }
}

}

