# Reading C:/Programs/altera/14.1/modelsim_ae/tcl/vsim/pref.tcl
# do MaterialTowerCPLD_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim PE vmap 10.3c Lib Mapping Utility 2014.09 Sep 20 2014
# vmap -modelsim_quiet work rtl_work 
# Copying C:/Programs/altera/14.1/modelsim_ae/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:/Programs/altera/14.1/modelsim_ae/win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -2008 -work work {C:/Projects/Quartus/MT_CPLD_GIT/InputModule.vhd}
# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 17:34:33 on Aug 17,2018
# vcom -reportprogress 300 -2008 -work work C:/Projects/Quartus/MT_CPLD_GIT/InputModule.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity INPUTMODULE
# -- Compiling architecture LOGIC of INPUTMODULE
# End time: 17:34:34 on Aug 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Projects/Quartus/MT_CPLD_GIT/QEModule.vhd}
# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 17:34:34 on Aug 17,2018
# vcom -reportprogress 300 -2008 -work work C:/Projects/Quartus/MT_CPLD_GIT/QEModule.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity QEMODULE
# -- Compiling architecture LOGIC of QEMODULE
# End time: 17:34:35 on Aug 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Projects/Quartus/MT_CPLD_GIT/OutputModule.vhd}
# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 17:34:35 on Aug 17,2018
# vcom -reportprogress 300 -2008 -work work C:/Projects/Quartus/MT_CPLD_GIT/OutputModule.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity OUTPUTMODULE
# -- Compiling architecture A_outputmodule of OUTPUTMODULE
# End time: 17:34:35 on Aug 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Projects/Quartus/MT_CPLD_GIT/Hex7Seg.vhd}
# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 17:34:35 on Aug 17,2018
# vcom -reportprogress 300 -2008 -work work C:/Projects/Quartus/MT_CPLD_GIT/Hex7Seg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity LED7SEGMODULE
# -- Compiling architecture A_Hex7Seg of LED7SEGMODULE
# End time: 17:34:36 on Aug 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Projects/Quartus/MT_CPLD_GIT/constants.vhd}
# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 17:34:36 on Aug 17,2018
# vcom -reportprogress 300 -2008 -work work C:/Projects/Quartus/MT_CPLD_GIT/constants.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package constants
# End time: 17:34:36 on Aug 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Projects/Quartus/MT_CPLD_GIT/SRAM_IO.vhd}
# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 17:34:36 on Aug 17,2018
# vcom -reportprogress 300 -2008 -work work C:/Projects/Quartus/MT_CPLD_GIT/SRAM_IO.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SRAM_IO
# -- Compiling architecture A_SRAM_IO of SRAM_IO
# End time: 17:34:37 on Aug 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Projects/Quartus/MT_CPLD_GIT/SerialMux.vhd}
# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 17:34:37 on Aug 17,2018
# vcom -reportprogress 300 -2008 -work work C:/Projects/Quartus/MT_CPLD_GIT/SerialMux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package constants
# -- Compiling entity SERIALMUX
# -- Compiling architecture LOGIC of SERIALMUX
# End time: 17:34:37 on Aug 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Projects/Quartus/MT_CPLD_GIT/SyncModule.vhd}
# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 17:34:37 on Aug 17,2018
# vcom -reportprogress 300 -2008 -work work C:/Projects/Quartus/MT_CPLD_GIT/SyncModule.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package constants
# -- Compiling entity SYNCMODULE
# -- Compiling architecture LOGIC of SYNCMODULE
# End time: 17:34:38 on Aug 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Projects/Quartus/MT_CPLD_GIT/PWMModule.vhd}
# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 17:34:38 on Aug 17,2018
# vcom -reportprogress 300 -2008 -work work C:/Projects/Quartus/MT_CPLD_GIT/PWMModule.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package constants
# -- Compiling entity PWMMODULE
# -- Compiling architecture LOGIC of PWMMODULE
# End time: 17:34:39 on Aug 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Projects/Quartus/MT_CPLD_GIT/ResetModule.vhd}
# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 17:34:39 on Aug 17,2018
# vcom -reportprogress 300 -2008 -work work C:/Projects/Quartus/MT_CPLD_GIT/ResetModule.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package constants
# -- Compiling entity RESETMODULE
# -- Compiling architecture LOGIC of RESETMODULE
# End time: 17:34:39 on Aug 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Projects/Quartus/MT_CPLD_GIT/MTCPLD_Top.vhd}
# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 17:34:39 on Aug 17,2018
# vcom -reportprogress 300 -2008 -work work C:/Projects/Quartus/MT_CPLD_GIT/MTCPLD_Top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package constants
# -- Compiling entity MTCPLD_Top
# -- Compiling architecture logic of MTCPLD_Top
# End time: 17:34:40 on Aug 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Projects/Quartus/MT_CPLD_GIT/IO_SPACE.vhd}
# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 17:34:40 on Aug 17,2018
# vcom -reportprogress 300 -2008 -work work C:/Projects/Quartus/MT_CPLD_GIT/IO_SPACE.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package constants
# -- Compiling entity IO_SPACE
# -- Compiling architecture A_IO_SPACE of IO_SPACE
# End time: 17:34:41 on Aug 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vcom -2008 -work work {C:/Projects/Quartus/MT_CPLD_GIT/Simulation/modelsim/common.vht}
# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 17:34:41 on Aug 17,2018
# vcom -reportprogress 300 -2008 -work work C:/Projects/Quartus/MT_CPLD_GIT/Simulation/modelsim/common.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package COMMON
# -- Compiling entity MOD_CLKGEN
# -- Compiling architecture logic of MOD_CLKGEN
# -- Compiling entity MOD_RESET
# -- Compiling architecture logic of MOD_RESET
# End time: 17:34:41 on Aug 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Projects/Quartus/MT_CPLD_GIT/Simulation/modelsim/EBU_GEN.vht}
# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 17:34:41 on Aug 17,2018
# vcom -reportprogress 300 -2008 -work work C:/Projects/Quartus/MT_CPLD_GIT/Simulation/modelsim/EBU_GEN.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MOD_EBU
# -- Compiling architecture async_mux of MOD_EBU
# End time: 17:34:42 on Aug 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Projects/Quartus/MT_CPLD_GIT/Simulation/modelsim/TB_MTCPLD_Top.vht}
# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 17:34:42 on Aug 17,2018
# vcom -reportprogress 300 -2008 -work work C:/Projects/Quartus/MT_CPLD_GIT/Simulation/modelsim/TB_MTCPLD_Top.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package COMMON
# -- Compiling entity TB_MTCPLD_Top
# -- Compiling architecture MTCPLD_Top_arch of TB_MTCPLD_Top
# -- Loading entity MOD_EBU
# End time: 17:34:43 on Aug 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs="+acc"  TB_MTCPLD_Top
# vsim -gui "+altera" -l msim_transcript -do "MaterialTowerCPLD_run_msim_rtl_vhdl.do" 
# Start time: 17:34:43 on Aug 17,2018
# //  ModelSim ALTERA 10.3c Sep 20 2014 
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.common
# Loading work.tb_mtcpld_top(mtcpld_top_arch)
# Loading work.mod_clkgen(logic)
# Loading work.mod_reset(logic)
# Loading work.mod_ebu(async_mux)
# Loading work.constants
# Loading work.mtcpld_top(logic)
# Loading work.syncmodule(logic)
# Loading work.outputmodule(a_outputmodule)
# Loading work.inputmodule(logic)
# Loading work.qemodule(logic)
# Loading work.serialmux(logic)
# Loading work.sram_io(a_sram_io)
# Loading work.io_space(a_io_space)
# Loading work.pwmmodule(logic)
# Loading work.led7segmodule(a_hex7seg)
# Loading work.resetmodule(logic)
# ** Warning: (vsim-8683) Uninitialized out port /tb_mtcpld_top/i1/oLED_ENABLE has no driver.
# 
# This port will contribute value (U) to the signal network.
# 
# 
# do C:/Projects/Quartus/MT_CPLD_GIT/Simulation/modelsim/run_top_wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /tb_mtcpld_top/ebu_gen/iclk
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: chang  Hostname: SGPN12808  ProcessID: 21776
# 
#           Attempting to use alternate WLF file "./wlftr2h7vw".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftr2h7vw
# 
# add wave -noupdate /tb_mtcpld_top/ebu_gen/reset
# add wave -noupdate /tb_mtcpld_top/ebu_gen/state
# add wave -noupdate -radix hexadecimal /tb_mtcpld_top/ebu_gen/iAddress
# add wave -noupdate -radix hexadecimal /tb_mtcpld_top/ebu_gen/iData
# add wave -noupdate -radix hexadecimal /tb_mtcpld_top/ebu_gen/oData
# add wave -noupdate -radix hexadecimal /tb_mtcpld_top/ebu_gen/ioData
# add wave -noupdate -divider CPLD
# add wave -noupdate /tb_mtcpld_top/i1/iSW_RESET_CPLD
# add wave -noupdate /tb_mtcpld_top/i1/iCLK
# add wave -noupdate /tb_mtcpld_top/i1/iCS_FPGA
# add wave -noupdate /tb_mtcpld_top/i1/iADV
# add wave -noupdate /tb_mtcpld_top/i1/iRD
# add wave -noupdate /tb_mtcpld_top/i1/oWAIT
# add wave -noupdate /tb_mtcpld_top/i1/iWR
# add wave -noupdate -radix hexadecimal /tb_mtcpld_top/i1/ioData
# add wave -noupdate -divider INTERFACE
# add wave -noupdate -group SRAM_IO -radix hexadecimal /tb_mtcpld_top/i1/IO_DAT_RD
# add wave -noupdate -group SRAM_IO -radix hexadecimal /tb_mtcpld_top/i1/IO_DAT_WR
# add wave -noupdate -group SRAM_IO -radix decimal -childformat {{/tb_mtcpld_top/i1/IO_ADDR(15) -radix decimal} {/tb_mtcpld_top/i1/IO_ADDR(14) -radix decimal} {/tb_mtcpld_top/i1/IO_ADDR(13) -radix decimal} {/tb_mtcpld_top/i1/IO_ADDR(12) -radix decimal} {/tb_mtcpld_top/i1/IO_ADDR(11) -radix decimal} {/tb_mtcpld_top/i1/IO_ADDR(10) -radix decimal} {/tb_mtcpld_top/i1/IO_ADDR(9) -radix decimal} {/tb_mtcpld_top/i1/IO_ADDR(8) -radix decimal} {/tb_mtcpld_top/i1/IO_ADDR(7) -radix decimal} {/tb_mtcpld_top/i1/IO_ADDR(6) -radix decimal} {/tb_mtcpld_top/i1/IO_ADDR(5) -radix decimal} {/tb_mtcpld_top/i1/IO_ADDR(4) -radix decimal} {/tb_mtcpld_top/i1/IO_ADDR(3) -radix decimal} {/tb_mtcpld_top/i1/IO_ADDR(2) -radix decimal} {/tb_mtcpld_top/i1/IO_ADDR(1) -radix decimal} {/tb_mtcpld_top/i1/IO_ADDR(0) -radix decimal}} -subitemconfig {/tb_mtcpld_top/i1/IO_ADDR(15) {-height 15 -radix decimal} /tb_mtcpld_top/i1/IO_ADDR(14) {-height 15 -radix decimal} /tb_mtcpld_top/i1/IO_ADDR(13) {-height 15 -radix decimal} /tb_mtcpld_top/i1/IO_ADDR(12) {-height 15 -radix decimal} /tb_mtcpld_top/i1/IO_ADDR(11) {-height 15 -radix decimal} /tb_mtcpld_top/i1/IO_ADDR(10) {-height 15 -radix decimal} /tb_mtcpld_top/i1/IO_ADDR(9) {-height 15 -radix decimal} /tb_mtcpld_top/i1/IO_ADDR(8) {-height 15 -radix decimal} /tb_mtcpld_top/i1/IO_ADDR(7) {-height 15 -radix decimal} /tb_mtcpld_top/i1/IO_ADDR(6) {-height 15 -radix decimal} /tb_mtcpld_top/i1/IO_ADDR(5) {-height 15 -radix decimal} /tb_mtcpld_top/i1/IO_ADDR(4) {-height 15 -radix decimal} /tb_mtcpld_top/i1/IO_ADDR(3) {-height 15 -radix decimal} /tb_mtcpld_top/i1/IO_ADDR(2) {-height 15 -radix decimal} /tb_mtcpld_top/i1/IO_ADDR(1) {-height 15 -radix decimal} /tb_mtcpld_top/i1/IO_ADDR(0) {-height 15 -radix decimal}} /tb_mtcpld_top/i1/IO_ADDR
# add wave -noupdate -group SRAM_IO -radix hexadecimal /tb_mtcpld_top/i1/nWrRdy
# add wave -noupdate -divider SRAM
# add wave -noupdate /tb_mtcpld_top/i1/MOD_SRAMIO/nCS
# add wave -noupdate /tb_mtcpld_top/i1/MOD_SRAMIO/sWrState
# add wave -noupdate -divider PWM
# add wave -noupdate -expand -group PWM1 /tb_mtcpld_top/i1/MOD_PWM1/iWrPWMCONFIG
# add wave -noupdate -expand -group PWM1 /tb_mtcpld_top/i1/MOD_PWM1/iWrPWMPERIOD
# add wave -noupdate -expand -group PWM1 /tb_mtcpld_top/i1/MOD_PWM1/iWrPWMDUTY
# add wave -noupdate -expand -group PWM1 -radix hexadecimal -childformat {{/tb_mtcpld_top/i1/MOD_PWM1/oPWMCONFIG(15) -radix hexadecimal} {/tb_mtcpld_top/i1/MOD_PWM1/oPWMCONFIG(14) -radix hexadecimal} {/tb_mtcpld_top/i1/MOD_PWM1/oPWMCONFIG(13) -radix hexadecimal} {/tb_mtcpld_top/i1/MOD_PWM1/oPWMCONFIG(12) -radix hexadecimal} {/tb_mtcpld_top/i1/MOD_PWM1/oPWMCONFIG(11) -radix hexadecimal} {/tb_mtcpld_top/i1/MOD_PWM1/oPWMCONFIG(10) -radix hexadecimal} {/tb_mtcpld_top/i1/MOD_PWM1/oPWMCONFIG(9) -radix hexadecimal} {/tb_mtcpld_top/i1/MOD_PWM1/oPWMCONFIG(8) -radix hexadecimal} {/tb_mtcpld_top/i1/MOD_PWM1/oPWMCONFIG(7) -radix hexadecimal} {/tb_mtcpld_top/i1/MOD_PWM1/oPWMCONFIG(6) -radix hexadecimal} {/tb_mtcpld_top/i1/MOD_PWM1/oPWMCONFIG(5) -radix hexadecimal} {/tb_mtcpld_top/i1/MOD_PWM1/oPWMCONFIG(4) -radix hexadecimal} {/tb_mtcpld_top/i1/MOD_PWM1/oPWMCONFIG(3) -radix hexadecimal} {/tb_mtcpld_top/i1/MOD_PWM1/oPWMCONFIG(2) -radix hexadecimal} {/tb_mtcpld_top/i1/MOD_PWM1/oPWMCONFIG(1) -radix hexadecimal} {/tb_mtcpld_top/i1/MOD_PWM1/oPWMCONFIG(0) -radix hexadecimal}} -subitemconfig {/tb_mtcpld_top/i1/MOD_PWM1/oPWMCONFIG(15) {-height 15 -radix hexadecimal} /tb_mtcpld_top/i1/MOD_PWM1/oPWMCONFIG(14) {-height 15 -radix hexadecimal} /tb_mtcpld_top/i1/MOD_PWM1/oPWMCONFIG(13) {-height 15 -radix hexadecimal} /tb_mtcpld_top/i1/MOD_PWM1/oPWMCONFIG(12) {-height 15 -radix hexadecimal} /tb_mtcpld_top/i1/MOD_PWM1/oPWMCONFIG(11) {-height 15 -radix hexadecimal} /tb_mtcpld_top/i1/MOD_PWM1/oPWMCONFIG(10) {-height 15 -radix hexadecimal} /tb_mtcpld_top/i1/MOD_PWM1/oPWMCONFIG(9) {-height 15 -radix hexadecimal} /tb_mtcpld_top/i1/MOD_PWM1/oPWMCONFIG(8) {-height 15 -radix hexadecimal} /tb_mtcpld_top/i1/MOD_PWM1/oPWMCONFIG(7) {-height 15 -radix hexadecimal} /tb_mtcpld_top/i1/MOD_PWM1/oPWMCONFIG(6) {-height 15 -radix hexadecimal} /tb_mtcpld_top/i1/MOD_PWM1/oPWMCONFIG(5) {-height 15 -radix hexadecimal} /tb_mtcpld_top/i1/MOD_PWM1/oPWMCONFIG(4) {-height 15 -radix hexadecimal} /tb_mtcpld_top/i1/MOD_PWM1/oPWMCONFIG(3) 
# {-height 15 -radix hexadecimal} /tb_mtcpld_top/i1/MOD_PWM1/oPWMCONFIG(2) {-height 15 -radix hexadecimal} /tb_mtcpld_top/i1/MOD_PWM1/oPWMCONFIG(1) {-height 15 -radix hexadecimal} /tb_mtcpld_top/i1/MOD_PWM1/oPWMCONFIG(0) {-height 15 -radix hexadecimal}} /tb_mtcpld_top/i1/MOD_PWM1/oPWMCONFIG
# add wave -noupdate -expand -group PWM1 -radix hexadecimal /tb_mtcpld_top/i1/MOD_PWM1/oPWMPERIOD
# add wave -noupdate -expand -group PWM1 -radix hexadecimal /tb_mtcpld_top/i1/MOD_PWM1/oPWMDUTY
# add wave -noupdate -expand -group PWM1 /tb_mtcpld_top/i1/MOD_PWM1/oPWM
# add wave -noupdate -expand -group PWM2 /tb_mtcpld_top/i1/MOD_PWM2/iWrPWMCONFIG
# add wave -noupdate -expand -group PWM2 /tb_mtcpld_top/i1/MOD_PWM2/iWrPWMPERIOD
# add wave -noupdate -expand -group PWM2 /tb_mtcpld_top/i1/MOD_PWM2/iWrPWMDUTY
# add wave -noupdate -expand -group PWM2 /tb_mtcpld_top/i1/MOD_PWM2/sPWMCONFIG
# add wave -noupdate -expand -group PWM2 -radix hexadecimal /tb_mtcpld_top/i1/MOD_PWM2/sPWMPERIOD
# add wave -noupdate -expand -group PWM2 -radix hexadecimal /tb_mtcpld_top/i1/MOD_PWM2/sDUTY
# add wave -noupdate -expand -group PWM2 -radix hexadecimal /tb_mtcpld_top/i1/MOD_PWM2/oPWM
# add wave -noupdate /tb_mtcpld_top/i1/oRST
# add wave -noupdate -expand -group 7Seg /tb_mtcpld_top/i1/MOD_SEG/iWrData
# add wave -noupdate -expand -group 7Seg -radix hexadecimal /tb_mtcpld_top/i1/MOD_SEG/s7SEGOUTPUT
# add wave -noupdate -expand -group Reset /tb_mtcpld_top/i1/MOD_RESET/iWrPeriod
# add wave -noupdate -expand -group Reset -radix hexadecimal /tb_mtcpld_top/i1/MOD_RESET/sResetPeriod
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {3288550 ps} 0} {{Cursor 2} {1722137 ps} 0}
# quietly wave cursor active 2
# configure wave -namecolwidth 244
# configure wave -valuecolwidth 94
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ps} {4200 ns}
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_mtcpld_top/i1/SYNCMOD
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_mtcpld_top/i1/SYNCMOD
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_mtcpld_top/i1/SYNCMOD
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_mtcpld_top/i1/SYNCMOD
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_mtcpld_top/i1/SYNCMOD
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_mtcpld_top/i1/SYNCMOD
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_mtcpld_top/i1/SYNCMOD
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /tb_mtcpld_top/i1/SYNCMOD
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /tb_mtcpld_top/i1/SYNCMOD
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /tb_mtcpld_top/i1/SYNCMOD
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /tb_mtcpld_top/i1/SYNCMOD
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /tb_mtcpld_top/i1/SYNCMOD
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /tb_mtcpld_top/i1/SYNCMOD
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /tb_mtcpld_top/i1/SYNCMOD
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /tb_mtcpld_top/i1/SYNCMOD
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /tb_mtcpld_top/i1/SYNCMOD
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /tb_mtcpld_top/i1/SYNCMOD
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /tb_mtcpld_top/i1/SYNCMOD
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /tb_mtcpld_top/i1/SYNCMOD
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /tb_mtcpld_top/i1/SYNCMOD
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /tb_mtcpld_top/i1/SYNCMOD
do run_top.do
# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 17:35:55 on Aug 17,2018
# vcom -reportprogress 300 -work work C:/Projects/Quartus/MT_CPLD_GIT/MTCPLD_Top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package constants
# -- Compiling entity MTCPLD_Top
# -- Compiling architecture logic of MTCPLD_Top
# End time: 17:35:56 on Aug 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 17:35:56 on Aug 17,2018
# vcom -reportprogress 300 -work work C:/Projects/Quartus/MT_CPLD_GIT/Simulation/modelsim/TB_MTCPLD_Top.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package COMMON
# -- Compiling entity TB_MTCPLD_Top
# -- Compiling architecture MTCPLD_Top_arch of TB_MTCPLD_Top
# -- Loading entity MOD_EBU
# End time: 17:35:56 on Aug 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.tb_mtcpld_top(mtcpld_top_arch)
# Loading work.mtcpld_top(logic)
# ** Warning: (vsim-8683) Uninitialized out port /tb_mtcpld_top/i1/oLED_ENABLE has no driver.
# 
# This port will contribute value (U) to the signal network.
# 
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_mtcpld_top/i1/SYNCMOD
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_mtcpld_top/i1/SYNCMOD
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_mtcpld_top/i1/SYNCMOD
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_mtcpld_top/i1/SYNCMOD
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_mtcpld_top/i1/SYNCMOD
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_mtcpld_top/i1/SYNCMOD
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_mtcpld_top/i1/SYNCMOD
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /tb_mtcpld_top/i1/SYNCMOD
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /tb_mtcpld_top/i1/SYNCMOD
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /tb_mtcpld_top/i1/SYNCMOD
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /tb_mtcpld_top/i1/SYNCMOD
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /tb_mtcpld_top/i1/SYNCMOD
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /tb_mtcpld_top/i1/SYNCMOD
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /tb_mtcpld_top/i1/SYNCMOD
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /tb_mtcpld_top/i1/SYNCMOD
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /tb_mtcpld_top/i1/SYNCMOD
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /tb_mtcpld_top/i1/SYNCMOD
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /tb_mtcpld_top/i1/SYNCMOD
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /tb_mtcpld_top/i1/SYNCMOD
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /tb_mtcpld_top/i1/SYNCMOD
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /tb_mtcpld_top/i1/SYNCMOD
# 0 ps
# 4200 ns
