

================================================================
== Vivado HLS Report for 'YCrCb_GUASSIAN_Block'
================================================================
* Date:           Tue Mar 24 00:13:35 2020

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        YCrCbGuass
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      3.63|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|      8|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     27|
|Register         |        -|      -|      66|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      66|     35|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |ap_block_state1  |    or    |      0|  0|   8|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|   8|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |ap_done     |   9|          2|    1|          2|
    |threshold   |   9|          2|   64|        128|
    |tmp3_blk_n  |   9|          2|    1|          2|
    +------------+----+-----------+-----+-----------+
    |Total       |  27|          6|   66|        132|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+----+----+-----+-----------+
    |      Name      | FF | LUT| Bits| Const Bits|
    +----------------+----+----+-----+-----------+
    |ap_CS_fsm       |   1|   0|    1|          0|
    |ap_done_reg     |   1|   0|    1|          0|
    |threshold_preg  |  64|   0|   64|          0|
    +----------------+----+----+-----+-----------+
    |Total           |  66|   0|   66|          0|
    +----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+----------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+------------------+-----+-----+------------+----------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | YCrCb_GUASSIAN_Block | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | YCrCb_GUASSIAN_Block | return value |
|ap_start          |  in |    1| ap_ctrl_hs | YCrCb_GUASSIAN_Block | return value |
|ap_done           | out |    1| ap_ctrl_hs | YCrCb_GUASSIAN_Block | return value |
|ap_continue       |  in |    1| ap_ctrl_hs | YCrCb_GUASSIAN_Block | return value |
|ap_idle           | out |    1| ap_ctrl_hs | YCrCb_GUASSIAN_Block | return value |
|ap_ready          | out |    1| ap_ctrl_hs | YCrCb_GUASSIAN_Block | return value |
|tmp3_dout         |  in |   64|   ap_fifo  |         tmp3         |    pointer   |
|tmp3_empty_n      |  in |    1|   ap_fifo  |         tmp3         |    pointer   |
|tmp3_read         | out |    1|   ap_fifo  |         tmp3         |    pointer   |
|threshold         | out |   64|   ap_vld   |       threshold      |    pointer   |
|threshold_ap_vld  | out |    1|   ap_vld   |       threshold      |    pointer   |
+------------------+-----+-----+------------+----------------------+--------------+

