0.6
2019.2
Nov  6 2019
21:57:16
E:/Memristor_testboard/CLS_backend/FPGA_test/ADC_CLK_simu/ADC_CLK_simu.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
E:/Memristor_testboard/CLS_backend/FPGA_test/ADC_CLK_simu/ADC_CLK_simu.srcs/sim_1/new/ADC_CLKtb.v,1628785444,verilog,,,,ADC_CLKtb,,,,,,,,
E:/Memristor_testboard/CLS_backend/FPGA_test/ADC_CLK_simu/ADC_CLK_simu.srcs/sources_1/new/ADC_CLKsimu.v,1628785383,verilog,,E:/Memristor_testboard/CLS_backend/FPGA_test/ADC_CLK_simu/ADC_CLK_simu.srcs/sim_1/new/ADC_CLKtb.v,,ADC_CLKsimu,,,,,,,,
