<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Register 'acc_V' is power-on initialization." projectName="loop_pipeline" solutionName="solution1" date="2023-04-10T16:14:51.822+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="loop_pipeline" solutionName="solution1" date="2023-04-10T16:14:51.789+0100" type="Warning"/>
        <logs message="WARNING: [HLS 214-368] interface mode 'ap_none' with wrong type 'i5*' (../Vitis-HLS-Introductory-Examples/Pipelining/Loops/pipelined_loop/loop_pipeline.cpp:19:0)" projectName="loop_pipeline" solutionName="solution1" date="2023-04-10T16:14:50.264+0100" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
