{"name":"marlin-verilog","vers":"0.1.0","deps":[{"name":"libc","req":"^0.2.169","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"libloading","req":"^0.8.6","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"marlin-verilator","req":"^0.1.0","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"marlin-verilog-macro","req":"^0.1.0","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"}],"cksum":"1a75d594cf314114b74d7c94f39f49dbdfcb860c07afbab4ace79148b67f5eae","features":{},"yanked":false,"rust_version":"1.83"}
{"name":"marlin-verilog","vers":"0.2.0","deps":[{"name":"libc","req":"^0.2.169","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"libloading","req":"^0.8.6","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"marlin-verilator","req":"^0.2.0","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"marlin-verilog-macro","req":"^0.2.0","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"}],"cksum":"692e4dfe279ffa805f973b85c177cd188e6549f7461f6cae325980fb82013ec0","features":{},"yanked":false,"rust_version":"1.83"}
{"name":"marlin-verilog","vers":"0.2.1","deps":[{"name":"libc","req":"^0.2.169","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"libloading","req":"^0.8.6","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"marlin-verilator","req":"^0.2.1","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"marlin-verilog-macro","req":"^0.2.1","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"}],"cksum":"b4c8073bb16efcd8cb1d20cea1a70784cb5d9e21f9829098f52aec1fab94b2a4","features":{},"yanked":false,"rust_version":"1.83"}
{"name":"marlin-verilog","vers":"0.3.0","deps":[{"name":"libc","req":"^0.2.169","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"libloading","req":"^0.8.6","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"marlin-verilator","req":"^0.3.0","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"marlin-verilog-macro","req":"^0.3.0","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"}],"cksum":"46988feb9f7b7f92c89fe632d353fd0c46cae39c7ba3d932c311929427cf30c5","features":{},"yanked":false,"rust_version":"1.85"}
{"name":"marlin-verilog","vers":"0.3.1","deps":[{"name":"libc","req":"^0.2.169","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"libloading","req":"^0.8.6","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"marlin-verilator","req":"^0.3.1","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"marlin-verilog-macro","req":"^0.3.1","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"}],"cksum":"602ec4be20caf658cc7dbcbb664823f8fbbc6e5cd8a7de743fac4fca3fd7731f","features":{},"yanked":false,"rust_version":"1.85"}
{"name":"marlin-verilog","vers":"0.3.2","deps":[{"name":"libc","req":"^0.2.169","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"libloading","req":"^0.8.6","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"marlin-verilator","req":"^0.3.2","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"marlin-verilog-macro","req":"^0.3.2","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"}],"cksum":"9f83fa3348b465c83373c750379f1cf43e283fd4d6f295e7be2222f67891e23b","features":{},"yanked":false,"rust_version":"1.85"}
{"name":"marlin-verilog","vers":"0.3.3","deps":[{"name":"libc","req":"^0.2.169","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"libloading","req":"^0.8.6","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"marlin-verilator","req":"^0.3.3","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"marlin-verilog-macro","req":"^0.3.3","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"}],"cksum":"a22650dbb31498b3ff81edf14c40368df24f46f1b99634f795a5fac844f4ca70","features":{},"yanked":false,"rust_version":"1.85"}
{"name":"marlin-verilog","vers":"0.3.4","deps":[{"name":"libc","req":"^0.2.169","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"libloading","req":"^0.8.6","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"marlin-verilator","req":"^0.3.4","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"marlin-verilog-macro","req":"^0.3.4","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"}],"cksum":"22c44f6f54259f6ad0013d92e337aee40399c61e841667705e22a23b0bd9d960","features":{},"yanked":false,"rust_version":"1.85"}
{"name":"marlin-verilog","vers":"0.4.0","deps":[{"name":"libc","req":"^0.2.169","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"libloading","req":"^0.8.6","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"marlin-verilator","req":"^0.4.0","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"marlin-verilog-macro","req":"^0.4.0","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"}],"cksum":"87ce05c327b144eadeea99c277e43e1890bc25d3c54cffecc6702dab943e09ee","features":{},"yanked":false,"rust_version":"1.85"}
{"name":"marlin-verilog","vers":"0.5.0","deps":[{"name":"libloading","req":"^0.8.6","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"marlin-verilator","req":"^0.5.0","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"marlin-verilog-macro","req":"^0.5.0","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"}],"cksum":"8553ac105d6e01245ae95223114acd8c7db0a3ff657219f3b0daad479d0e5096","features":{},"yanked":false,"rust_version":"1.85"}
{"name":"marlin-verilog","vers":"0.6.0","deps":[{"name":"libloading","req":"^0.8.6","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"marlin-verilator","req":"^0.6.0","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"marlin-verilog-macro","req":"^0.6.0","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"}],"cksum":"8447c691c001cb92127014d8c93eca4c3da3502faa01500877716d92f91ac1a9","features":{},"yanked":false,"rust_version":"1.85"}
{"name":"marlin-verilog","vers":"0.6.1","deps":[{"name":"libloading","req":"^0.8.6","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"marlin-verilator","req":"^0.6.1","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"marlin-verilog-macro","req":"^0.6.1","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"}],"cksum":"663cfb71834a8760d8847328afe89add59862dca174de3ec5d227ad9edf83f0a","features":{},"yanked":false,"rust_version":"1.85"}
{"name":"marlin-verilog","vers":"0.6.2","deps":[{"name":"libloading","req":"^0.8.6","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"marlin-verilator","req":"^0.6.2","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"marlin-verilog-macro","req":"^0.6.2","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"}],"cksum":"fe7d6f4534924417ea5cab456727014cc2eba04a6c79b236137b21049586a8f0","features":{},"yanked":false,"rust_version":"1.85"}
{"name":"marlin-verilog","vers":"0.7.0","deps":[{"name":"libloading","req":"^0.8.6","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"marlin-verilator","req":"^0.7.0","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"marlin-verilog-macro","req":"^0.7.0","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"}],"cksum":"1a5b6f57b4c5ae869abe4710bb365f4bd9f00f20f8dec2ccbb2f9e7e7ef11090","features":{},"yanked":false,"rust_version":"1.85"}
{"name":"marlin-verilog","vers":"0.7.1","deps":[{"name":"libloading","req":"^0.8.6","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"marlin-verilator","req":"^0.7.1","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"marlin-verilog-macro","req":"^0.7.1","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"}],"cksum":"df16bb53adf38c1d8465249546201e864d5c78673c0e6e939f4664f761971fa8","features":{},"yanked":false,"rust_version":"1.85"}
{"name":"marlin-verilog","vers":"0.7.2","deps":[{"name":"libloading","req":"^0.8.6","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"marlin-verilator","req":"^0.7.2","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"marlin-verilog-macro","req":"^0.7.2","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"}],"cksum":"4bb6530c388c2b01edd6c5a33e25767cd3ae90d7a5b163e199f0f95b4b2c4889","features":{},"yanked":false,"rust_version":"1.85"}
{"name":"marlin-verilog","vers":"0.8.0","deps":[{"name":"libloading","req":"^0.8.6","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"marlin-verilator","req":"^0.8.0","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"marlin-verilog-macro","req":"^0.8.0","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"}],"cksum":"528424b0b3e8d04e11505ecde13ac20ee7067398f16b791c8d803776c5573614","features":{},"yanked":false,"rust_version":"1.85"}
{"name":"marlin-verilog","vers":"0.9.0","deps":[{"name":"libloading","req":"^0.8.6","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"marlin-verilator","req":"^0.9.0","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"marlin-verilog-macro","req":"^0.9.0","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"}],"cksum":"1d1c9307d475ec9f509a4acb0ebe1277b0d5e634eae7962d97d7102ad2aec3f4","features":{},"yanked":false,"rust_version":"1.85"}
{"name":"marlin-verilog","vers":"0.10.0","deps":[{"name":"libloading","req":"^0.8.6","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"marlin-verilator","req":"^0.10.0","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"marlin-verilog-macro","req":"^0.10.0","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"}],"cksum":"2c9c8ce58aa327027da2a9ed01d5015743deb97c7b69b4d26353096fd9b89bee","features":{},"yanked":false,"rust_version":"1.85"}
