{
    "PDK": "sky130A",
    "DESIGN_NAME": "ldpcEncDec",
    "DESIGN_IS_CORE": 0,
    "VERILOG_FILES": [
        "dir::../../verilog/rtl/defines.v",
	"dir::../../verilog/rtl/rggen-verilog-rtl/rggen_or_reducer.v",
	"dir::../../verilog/rtl/rggen-verilog-rtl/rggen_mux.v",
	"dir::../../verilog/rtl/rggen-verilog-rtl/rggen_bit_field.v",
	"dir::../../verilog/rtl/rggen-verilog-rtl/rggen_bit_field_w01trg.v",
	"dir::../../verilog/rtl/rggen-verilog-rtl/rggen_address_decoder.v",
	"dir::../../verilog/rtl/rggen-verilog-rtl/rggen_register_common.v",
	"dir::../../verilog/rtl/rggen-verilog-rtl/rggen_default_register.v",
	"dir::../../verilog/rtl/rggen-verilog-rtl/rggen_external_register.v",
	"dir::../../verilog/rtl/rggen-verilog-rtl/rggen_indirect_register.v",
	"dir::../../verilog/rtl/rggen-verilog-rtl/rggen_adapter_common.v",
	"dir::../../verilog/rtl/rggen-verilog-rtl/rggen_apb_adapter.v",
	"dir::../../verilog/rtl/rggen-verilog-rtl/rggen_apb_bridge.v",
	"dir::../../verilog/rtl/rggen-verilog-rtl/rggen_axi4lite_skid_buffer.v",
	"dir::../../verilog/rtl/rggen-verilog-rtl/rggen_axi4lite_adapter.v",
	"dir::../../verilog/rtl/rggen-verilog-rtl/rggen_axi4lite_bridge.v",
	"dir::../../verilog/rtl/rggen-verilog-rtl/rggen_wishbone_adapter.v",
	"dir::../../verilog/rtl/rggen-verilog-rtl/rggen_wishbone_bridge.v",
        "dir::../../verilog/rtl/LDPC_CSR.v",
        "dir::../../verilog/rtl/LDPC_ENC_DEC/genSrcLDPC/sntc_HamDist.svp.sv",
        "dir::../../verilog/rtl/LDPC_ENC_DEC/genSrcLDPC/sntc_ldpc_decoder.svp.sv",
        "dir::../../verilog/rtl/LDPC_ENC_DEC/genSrcLDPC/sntc_ldpc_decoder_wrapper.svp.sv",
        "dir::../../verilog/rtl/LDPC_ENC_DEC/genSrcLDPC/sntc_ldpc_encoder_wrapper.svp.sv",
        "dir::../../verilog/rtl/LDPC_ENC_DEC/genSrcLDPC/sntc_ldpc_syndrome_wrapper.svp.sv",
        "dir::../../verilog/rtl/ldpcEncDec.v"
    ],
    "VERILOG_INCLUDE_DIRS": [
	"dir::../../verilog/rtl/LDPC_ENC_DEC/genSrcLDPC/NR_2_0_4",
	"dir::../../verilog/rtl/LDPC_ENC_DEC/genSrcLDPC",
	"dir::../../verilog/rtl/LDPC_ENC_DEC/genSrcLDPC/NR_2_0_4/fgallag",
	"dir::../../verilog/rtl/LDPC_ENC_DEC/genSrcLDPC/NR_2_0_4/flogtanh",
	"dir::../../verilog/rtl/rggen-verilog-rtl",
	"dir::../../verilog/rtl"
    ],
    "EXTRA_LEFS": [
       "pdk_dir::libs.ref/sky130_sram_macros/lef/sky130_sram_1kbyte_1rw1r_32x256_8.lef",
       "pdk_dir::libs.ref/sky130_sram_macros/lef/sky130_sram_2kbyte_1rw1r_32x512_8.lef"
    ],
    "EXTRA_GDS_FILES": [
       "pdk_dir::libs.ref/sky130_sram_macros/gds/sky130_sram_1kbyte_1rw1r_32x256_8.gds",
       "pdk_dir::libs.ref/sky130_sram_macros/gds/sky130_sram_2kbyte_1rw1r_32x512_8.gds"
    ],
    "EXTRA_LIBS": [
       "pdk_dir::libs.ref/sky130_sram_macros/lib/sky130_sram_1kbyte_1rw1r_32x256_8_TT_1p8V_25C.lib",
       "pdk_dir::libs.ref/sky130_sram_macros/lib/sky130_sram_2kbyte_1rw1r_32x512_8_TT_1p8V_25C.lib"
    ],
    "VERILOG_FILES_BLACKBOX": [
       "dir::../../verilog/rtl/LDPC_ENC_DEC/genSrcLDPC/sky130_sram_1kbyte_1rw1r_32x256_8.sv",
       "dir::../../verilog/rtl/LDPC_ENC_DEC/genSrcLDPC/sky130_sram_2kbyte_1rw1r_32x512_8.sv" 
    ],
    "RUN_HEURISTIC_DIODE_INSERTION": 1,
    "DIODE_ON_PORTS": "both",
    "FP_PDN_CORE_RING": true,
    "CLOCK_PERIOD": 8000,
    "IO_PCT": 0.2,
    "IO_PCT_RAM": 0.3,
    "CLOCK_PORT": "wb_clk_i",
    "CLOCK_NET": "sntc_ldpc_decoder_wrapper_U.clk",
    "FP_PIN_ORDER_CFG": "dir::pin_order.cfg",
    "MAX_TRANSITION_CONSTRAINT": 1.0,
    "MAX_FANOUT_CONSTRAINT": 16,
    "PL_TARGET_DENSITY": 0.27,
    "PL_RESIZER_SETUP_SLACK_MARGIN": 0.4,
    "GLB_RESIZER_SETUP_SLACK_MARGIN": 0.2,
    "GLB_RESIZER_HOLD_SLACK_MARGIN": 0.2,
    "PL_RESIZER_HOLD_SLACK_MARGIN": 0.4,
    "MAGIC_DEF_LABELS": 0,
    "SYNTH_BUFFERING": 0,
    "RUN_HEURISTIC_DIODE_INSERTION": 1,
    "HEURISTIC_ANTENNA_THRESHOLD": 110,    
    "GRT_OVERFLOW_ITERS": 200,
    "GRT_REPAIR_ANTENNAS": 1,
    "GRT_MAX_DIODE_INS_ITERS": 30000,
    "GRT_ADJUSTMENT": 0.1,
    "GRT_ALLOW_CONGESTION": 0,
    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 3100 3100",
    "GRT_ANT_ITERS": 30000,
    "FP_PDN_ENABLE_MACROS_GRID": 1,
    "FP_TAP_HORIZONTAL_HALO": 45,
    "FP_TAP_VERTICAL_HALO": 45,
    "FP_PDN_HORIZONTAL_HALO": 45,
    "FP_PDN_VERTICAL_HALO": 45,
    "GRT_ANT_MARGIN": 40,
    "PL_MACRO_CHANNEL": "60 60",
    "PL_MACRO_HALO": "60 60",
    "PL_TIME_DRIVEN": 0,
    "PL_BASIC_PLACEMENT": 0,
    "PL_RESIZER_HOLD_SLACK_MARGIN": 0.3,
    "GLB_RESIZER_HOLD_SLACK_MARGIN": 0.3,
    "CTS_TOLERANCE": 30,
    "CELL_PAD": 2,
    "VDD_NETS": "vccd1 vccd2",
    "GND_NETS": "vssd1 vssd2",
    "RSZ_DONT_TOUCH": [
          "wb_clk_i",
          "wb_rst_i",
          "wbs_stb_i",
          "wbs_cyc_i",
          "wbs_we_i",
          "wbs_ack_o",
          "wbs_adr_i[0]",
          "wbs_dat_i[0]",
          "wbs_dat_o[0]",
          "wbs_sel_i[0]",
          "wbs_adr_i[1]",
          "wbs_dat_i[1]",
          "wbs_dat_o[1]",
          "wbs_sel_i[1]",
          "wbs_adr_i[2]",
          "wbs_dat_i[2]",
          "wbs_dat_o[2]",
          "wbs_sel_i[2]",
          "wbs_adr_i[3]",
          "wbs_dat_i[3]",
          "wbs_dat_o[3]",
          "wbs_sel_i[3]",
          "wbs_adr_i[4]",
          "wbs_dat_i[4]",
          "wbs_dat_o[4]",
          "wbs_adr_i[5]",
          "wbs_dat_i[5]",
          "wbs_dat_o[5]",
          "wbs_adr_i[6]",
          "wbs_dat_i[6]",
          "wbs_dat_o[6]",
          "wbs_adr_i[7]",
          "wbs_dat_i[7]",
          "wbs_dat_o[7]",
          "wbs_adr_i[8]",
          "wbs_dat_i[8]",
          "wbs_dat_o[8]",
          "wbs_adr_i[9]",
          "wbs_dat_i[9]",
          "wbs_dat_o[9]",
          "wbs_adr_i[10]",
          "wbs_dat_i[10]",
          "wbs_dat_o[10]",
          "wbs_adr_i[11]",
          "wbs_dat_i[11]",
          "wbs_dat_o[11]",
          "wbs_adr_i[12]",
          "wbs_dat_i[12]",
          "wbs_dat_o[12]",
          "wbs_adr_i[13]",
          "wbs_dat_i[13]",
          "wbs_dat_o[13]",
          "wbs_adr_i[14]",
          "wbs_dat_i[14]",
          "wbs_dat_o[14]",
          "wbs_adr_i[15]",
          "wbs_dat_i[15]",
          "wbs_dat_o[15]",
          "wbs_adr_i[16]",
          "wbs_dat_i[16]",
          "wbs_dat_o[16]",
          "wbs_adr_i[17]",
          "wbs_dat_i[17]",
          "wbs_dat_o[17]",
          "wbs_adr_i[18]",
          "wbs_dat_i[18]",
          "wbs_dat_o[18]",
          "wbs_adr_i[19]",
          "wbs_dat_i[19]",
          "wbs_dat_o[19]",
          "wbs_adr_i[20]",
          "wbs_dat_i[20]",
          "wbs_dat_o[20]",
          "wbs_adr_i[21]",
          "wbs_dat_i[21]",
          "wbs_dat_o[21]",
          "wbs_adr_i[22]",
          "wbs_dat_i[22]",
          "wbs_dat_o[22]",
          "wbs_adr_i[23]",
          "wbs_dat_i[23]",
          "wbs_dat_o[23]",
          "wbs_adr_i[24]",
          "wbs_dat_i[24]",
          "wbs_dat_o[24]",
          "wbs_adr_i[25]",
          "wbs_dat_i[25]",
          "wbs_dat_o[25]",
          "wbs_adr_i[26]",
          "wbs_dat_i[26]",
          "wbs_dat_o[26]",
          "wbs_adr_i[27]",
          "wbs_dat_i[27]",
          "wbs_dat_o[27]",
          "wbs_adr_i[28]",
          "wbs_dat_i[28]",
          "wbs_dat_o[28]",
          "wbs_adr_i[29]",
          "wbs_dat_i[29]",
          "wbs_dat_o[29]",
          "wbs_adr_i[30]",
          "wbs_dat_i[30]",
          "wbs_dat_o[30]",
          "wbs_adr_i[31]",
          "wbs_dat_i[31]",
          "wbs_dat_o[31]",
          "P_input",
          "PO_output",
          "P_inputnoutput",
          "P_in_out_sel[0]",
          "P_in_out_sel[1]",
          "P_in_out_sel[2]",
          "P_in_out_sel[3]",
          "P_in_out_sel[4]",
          "P_in_out_sel[5]",
          "P_in_out_sel[6]",
          "P_in_out_sel[7]",
          "P_in_out_sel[8]",
          "P_in_out_sel[9]",
          "P_in_out_sel[10]",
          "P_in_out_sel[11]",
          "P_in_out_sel[12]",
          "P_in_out_sel[13]",
          "P_in_out_sel[14]",
          "P_in_out_sel[15]"
    ],
    "FP_PDN_CHECK_NODES": 0,
    "FP_PDN_VPICTCH": 50,
    "FP_PDN_CFG": "dir::../../openlane/ldpcEncDec/pdn_cfg.tcl",
    "FP_PDN_MACRO_HOOKS": "sntc_ldpc_decoder_wrapper_U.i_sntc_ldpc_decoder.U_logprod        vccd1  vssd1 vccd1 vssd1, sntc_ldpc_decoder_wrapper_U.i_sntc_ldpc_decoder.U_sum0           vccd1  vssd1 vccd1 vssd1, sntc_ldpc_decoder_wrapper_U.i_sntc_ldpc_decoder.U_qin.sram0      vccd1  vssd1 vccd1 vssd1, sntc_ldpc_decoder_wrapper_U.i_sntc_ldpc_decoder.U_qin.sram1      vccd1  vssd1 vccd1 vssd1, sntc_ldpc_decoder_wrapper_U.i_sntc_ldpc_decoder.U_qout.sram0     vccd1  vssd1 vccd1 vssd1, sntc_ldpc_decoder_wrapper_U.i_sntc_ldpc_decoder.U_qout.sram1     vccd1  vssd1 vccd1 vssd1, sntc_ldpc_decoder_wrapper_U.i_sntc_ldpc_decoder.U_flogtanh.sram0 vccd1  vssd1 vccd1 vssd1, sntc_ldpc_decoder_wrapper_U.i_sntc_ldpc_decoder.U_flogtanh.sram1 vccd1  vssd1 vccd1 vssd1, sntc_ldpc_decoder_wrapper_U.i_sntc_ldpc_decoder.U_logprod        vccd2  vssd2 vccd2 vssd2, sntc_ldpc_decoder_wrapper_U.i_sntc_ldpc_decoder.U_sum0           vccd2  vssd2 vccd2 vssd2, sntc_ldpc_decoder_wrapper_U.i_sntc_ldpc_decoder.U_qin.sram0      vccd2  vssd2 vccd2 vssd2, sntc_ldpc_decoder_wrapper_U.i_sntc_ldpc_decoder.U_qin.sram1      vccd2  vssd2 vccd2 vssd2, sntc_ldpc_decoder_wrapper_U.i_sntc_ldpc_decoder.U_qout.sram0     vccd2  vssd2 vccd2 vssd2, sntc_ldpc_decoder_wrapper_U.i_sntc_ldpc_decoder.U_qout.sram1     vccd2  vssd2 vccd2 vssd2, sntc_ldpc_decoder_wrapper_U.i_sntc_ldpc_decoder.U_flogtanh.sram0 vccd2  vssd2 vccd2 vssd2, sntc_ldpc_decoder_wrapper_U.i_sntc_ldpc_decoder.U_flogtanh.sram1 vccd2  vssd2 vccd2 vssd2",
    "IO_SYNC": 0,
    "ROUTING_CORES": 4,
    "SYNTH_DEFINES": "SYNTHESSIS",
    "SYNTH_USE_PG_PINS_DEFINES": "USE_POWER_PINS",
    "SYNTh_READ_BLACBOX_LIB": 1,
    "SYNTH_STRATEGY": "DELAY 4",
    "BASE_SDC_FILE": "dir::base_ldpcEncDec.sdc",
    "RUN_CVC": 1,
    "STD_CELL_LIBRARY": "sky130_fd_sc_hd",
    "GPL_CELL_PADDING": 1,
    "pdk::sky130*": {
        "FP_CORE_UTIL": 5,
        "RT_MAX_LAYER": "met4",
        "1RT_MIN_LAYER": "li1",
        "scl::sky130_fd_sc_hd": {
            "CLOCK_PERIOD": 8000
        },
        "scl::sky130_fd_sc_hdll": {
            "CLOCK_PERIOD": 8000
        },
        "scl::sky130_fd_sc_hs": {
            "CLOCK_PERIOD": 8000
        },
        "scl::sky130_fd_sc_ls": {
            "CLOCK_PERIOD": 8000,
            "SYNTH_MAX_FANOUT": 50
        },
        "scl::sky130_fd_sc_ms": {
            "CLOCK_PERIOD": 8000
        }
    },
    "pdk::gf180mcuC": {
        "STD_CELL_LIBRARY": "gf180mcu_fd_sc_mcu7t5v0",
        "CLOCK_PERIOD": 8000.0,
        "FP_CORE_UTIL": 5,
        "RT_MAX_LAYER": "Metal4",
        "SYNTH_MAX_FANOUT": 40
    },
    "MAGIC_DRC_USE_GDS": false,
    "QUIT_ON_MAGIC_DRC": false
}
