{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1696297999871 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696297999871 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct  2 19:53:19 2023 " "Processing started: Mon Oct  2 19:53:19 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696297999871 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696297999871 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TareaFunda -c TareaFunda " "Command: quartus_map --read_settings_files=on --write_settings_files=off TareaFunda -c TareaFunda" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696297999872 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1696298000644 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1696298000644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_8to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8to1 " "Found entity 1: mux_8to1" {  } { { "mux_8to1.sv" "" { Text "C:/GitHub/Fundamentos/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/Homework_1/mux_8to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696298016801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696298016801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates.sv 5 5 " "Found 5 design units, including 5 entities, in source file gates.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and2_gate " "Found entity 1: and2_gate" {  } { { "gates.sv" "" { Text "C:/GitHub/Fundamentos/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/Homework_1/gates.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696298016804 ""} { "Info" "ISGN_ENTITY_NAME" "2 and3_gate " "Found entity 2: and3_gate" {  } { { "gates.sv" "" { Text "C:/GitHub/Fundamentos/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/Homework_1/gates.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696298016804 ""} { "Info" "ISGN_ENTITY_NAME" "3 not_gate " "Found entity 3: not_gate" {  } { { "gates.sv" "" { Text "C:/GitHub/Fundamentos/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/Homework_1/gates.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696298016804 ""} { "Info" "ISGN_ENTITY_NAME" "4 nor2_gate " "Found entity 4: nor2_gate" {  } { { "gates.sv" "" { Text "C:/GitHub/Fundamentos/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/Homework_1/gates.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696298016804 ""} { "Info" "ISGN_ENTITY_NAME" "5 nor3_gate " "Found entity 5: nor3_gate" {  } { { "gates.sv" "" { Text "C:/GitHub/Fundamentos/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/Homework_1/gates.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696298016804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696298016804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment_a.sv 1 1 " "Found 1 design units, including 1 entities, in source file segment_a.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Segment_A " "Found entity 1: Segment_A" {  } { { "segment_A.sv" "" { Text "C:/GitHub/Fundamentos/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/Homework_1/segment_A.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696298016808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696298016808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment_b.sv 1 1 " "Found 1 design units, including 1 entities, in source file segment_b.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Segment_B " "Found entity 1: Segment_B" {  } { { "segment_B.sv" "" { Text "C:/GitHub/Fundamentos/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/Homework_1/segment_B.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696298016811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696298016811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment_c.sv 1 1 " "Found 1 design units, including 1 entities, in source file segment_c.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Segment_C " "Found entity 1: Segment_C" {  } { { "segment_C.sv" "" { Text "C:/GitHub/Fundamentos/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/Homework_1/segment_C.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696298016814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696298016814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment_d.sv 1 1 " "Found 1 design units, including 1 entities, in source file segment_d.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Segment_D " "Found entity 1: Segment_D" {  } { { "segment_D.sv" "" { Text "C:/GitHub/Fundamentos/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/Homework_1/segment_D.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696298016816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696298016816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment_e.sv 1 1 " "Found 1 design units, including 1 entities, in source file segment_e.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Segment_E " "Found entity 1: Segment_E" {  } { { "segment_E.sv" "" { Text "C:/GitHub/Fundamentos/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/Homework_1/segment_E.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696298016819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696298016819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment_f.sv 1 1 " "Found 1 design units, including 1 entities, in source file segment_f.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Segment_F " "Found entity 1: Segment_F" {  } { { "segment_F.sv" "" { Text "C:/GitHub/Fundamentos/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/Homework_1/segment_F.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696298016822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696298016822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment_g.sv 1 1 " "Found 1 design units, including 1 entities, in source file segment_g.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Segment_G " "Found entity 1: Segment_G" {  } { { "segment_G.sv" "" { Text "C:/GitHub/Fundamentos/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/Homework_1/segment_G.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696298016824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696298016824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_7seg.sv 1 1 " "Found 1 design units, including 1 entities, in source file encoder_7seg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 encoder_7Seg " "Found entity 1: encoder_7Seg" {  } { { "encoder_7Seg.sv" "" { Text "C:/GitHub/Fundamentos/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/Homework_1/encoder_7Seg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696298016826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696298016826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_7seg_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file encoder_7seg_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 encoder_7Seg_TB " "Found entity 1: encoder_7Seg_TB" {  } { { "encoder_7Seg_TB.sv" "" { Text "C:/GitHub/Fundamentos/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/Homework_1/encoder_7Seg_TB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696298016828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696298016828 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mux_select encoder_7Seg.sv(82) " "Verilog HDL Implicit Net warning at encoder_7Seg.sv(82): created implicit net for \"mux_select\"" {  } { { "encoder_7Seg.sv" "" { Text "C:/GitHub/Fundamentos/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/Homework_1/encoder_7Seg.sv" 82 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696298016829 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "encoder_7Seg " "Elaborating entity \"encoder_7Seg\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1696298016896 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 encoder_7Seg.sv(82) " "Verilog HDL assignment warning at encoder_7Seg.sv(82): truncated value with size 3 to match size of target (1)" {  } { { "encoder_7Seg.sv" "" { Text "C:/GitHub/Fundamentos/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/Homework_1/encoder_7Seg.sv" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1696298016898 "|encoder_7Seg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Segment_A Segment_A:segment_A_inst " "Elaborating entity \"Segment_A\" for hierarchy \"Segment_A:segment_A_inst\"" {  } { { "encoder_7Seg.sv" "segment_A_inst" { Text "C:/GitHub/Fundamentos/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/Homework_1/encoder_7Seg.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696298016899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not_gate Segment_A:segment_A_inst\|not_gate:not_A_inst " "Elaborating entity \"not_gate\" for hierarchy \"Segment_A:segment_A_inst\|not_gate:not_A_inst\"" {  } { { "segment_A.sv" "not_A_inst" { Text "C:/GitHub/Fundamentos/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/Homework_1/segment_A.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696298016900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and2_gate Segment_A:segment_A_inst\|and2_gate:and1_inst " "Elaborating entity \"and2_gate\" for hierarchy \"Segment_A:segment_A_inst\|and2_gate:and1_inst\"" {  } { { "segment_A.sv" "and1_inst" { Text "C:/GitHub/Fundamentos/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/Homework_1/segment_A.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696298016902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nor3_gate Segment_A:segment_A_inst\|nor3_gate:or_inst " "Elaborating entity \"nor3_gate\" for hierarchy \"Segment_A:segment_A_inst\|nor3_gate:or_inst\"" {  } { { "segment_A.sv" "or_inst" { Text "C:/GitHub/Fundamentos/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/Homework_1/segment_A.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696298016904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Segment_B Segment_B:segment_B_inst " "Elaborating entity \"Segment_B\" for hierarchy \"Segment_B:segment_B_inst\"" {  } { { "encoder_7Seg.sv" "segment_B_inst" { Text "C:/GitHub/Fundamentos/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/Homework_1/encoder_7Seg.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696298016906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nor2_gate Segment_B:segment_B_inst\|nor2_gate:or_inst " "Elaborating entity \"nor2_gate\" for hierarchy \"Segment_B:segment_B_inst\|nor2_gate:or_inst\"" {  } { { "segment_B.sv" "or_inst" { Text "C:/GitHub/Fundamentos/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/Homework_1/segment_B.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696298016908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Segment_C Segment_C:segment_C_inst " "Elaborating entity \"Segment_C\" for hierarchy \"Segment_C:segment_C_inst\"" {  } { { "encoder_7Seg.sv" "segment_C_inst" { Text "C:/GitHub/Fundamentos/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/Homework_1/encoder_7Seg.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696298016909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Segment_D Segment_D:segment_D_inst " "Elaborating entity \"Segment_D\" for hierarchy \"Segment_D:segment_D_inst\"" {  } { { "encoder_7Seg.sv" "segment_D_inst" { Text "C:/GitHub/Fundamentos/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/Homework_1/encoder_7Seg.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696298016911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Segment_E Segment_E:segment_E_inst " "Elaborating entity \"Segment_E\" for hierarchy \"Segment_E:segment_E_inst\"" {  } { { "encoder_7Seg.sv" "segment_E_inst" { Text "C:/GitHub/Fundamentos/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/Homework_1/encoder_7Seg.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696298016917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and3_gate Segment_E:segment_E_inst\|and3_gate:and1_inst " "Elaborating entity \"and3_gate\" for hierarchy \"Segment_E:segment_E_inst\|and3_gate:and1_inst\"" {  } { { "segment_E.sv" "and1_inst" { Text "C:/GitHub/Fundamentos/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/Homework_1/segment_E.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696298016919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Segment_F Segment_F:segment_F_inst " "Elaborating entity \"Segment_F\" for hierarchy \"Segment_F:segment_F_inst\"" {  } { { "encoder_7Seg.sv" "segment_F_inst" { Text "C:/GitHub/Fundamentos/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/Homework_1/encoder_7Seg.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696298016922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Segment_G Segment_G:segment_G_inst " "Elaborating entity \"Segment_G\" for hierarchy \"Segment_G:segment_G_inst\"" {  } { { "encoder_7Seg.sv" "segment_G_inst" { Text "C:/GitHub/Fundamentos/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/Homework_1/encoder_7Seg.sv" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696298016925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8to1 mux_8to1:mux_inst " "Elaborating entity \"mux_8to1\" for hierarchy \"mux_8to1:mux_inst\"" {  } { { "encoder_7Seg.sv" "mux_inst" { Text "C:/GitHub/Fundamentos/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/Homework_1/encoder_7Seg.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696298016927 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1696298017451 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1696298017574 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1696298018201 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696298018201 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D2 " "No output dependent on input pin \"D2\"" {  } { { "encoder_7Seg.sv" "" { Text "C:/GitHub/Fundamentos/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/Homework_1/encoder_7Seg.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696298018249 "|encoder_7Seg|D2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D3 " "No output dependent on input pin \"D3\"" {  } { { "encoder_7Seg.sv" "" { Text "C:/GitHub/Fundamentos/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/Homework_1/encoder_7Seg.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696298018249 "|encoder_7Seg|D3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D4 " "No output dependent on input pin \"D4\"" {  } { { "encoder_7Seg.sv" "" { Text "C:/GitHub/Fundamentos/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/Homework_1/encoder_7Seg.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696298018249 "|encoder_7Seg|D4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D5 " "No output dependent on input pin \"D5\"" {  } { { "encoder_7Seg.sv" "" { Text "C:/GitHub/Fundamentos/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/Homework_1/encoder_7Seg.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696298018249 "|encoder_7Seg|D5"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D6 " "No output dependent on input pin \"D6\"" {  } { { "encoder_7Seg.sv" "" { Text "C:/GitHub/Fundamentos/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/Homework_1/encoder_7Seg.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696298018249 "|encoder_7Seg|D6"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D7 " "No output dependent on input pin \"D7\"" {  } { { "encoder_7Seg.sv" "" { Text "C:/GitHub/Fundamentos/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/Homework_1/encoder_7Seg.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696298018249 "|encoder_7Seg|D7"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1696298018249 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "30 " "Implemented 30 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1696298018250 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1696298018250 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1696298018250 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1696298018250 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4823 " "Peak virtual memory: 4823 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696298018289 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct  2 19:53:38 2023 " "Processing ended: Mon Oct  2 19:53:38 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696298018289 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696298018289 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696298018289 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1696298018289 ""}
