<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: Gicv3CPUInterface Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pro-types">Protected Types</a> &#124;
<a href="#pro-methods">Protected Member Functions</a> &#124;
<a href="#pro-attribs">Protected Attributes</a> &#124;
<a href="#pro-static-attribs">Static Protected Attributes</a> &#124;
<a href="#friends">Friends</a> &#124;
<a href="classGicv3CPUInterface-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">Gicv3CPUInterface Class Reference<span class="mlabels"><span class="mlabel">abstract</span></span></div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="gic__v3__cpu__interface_8hh_source.html">gic_v3_cpu_interface.hh</a>&gt;</code></p>
<div class="dynheader">
Inheritance diagram for Gicv3CPUInterface:</div>
<div class="dyncontent">
 <div class="center">
  <img src="classGicv3CPUInterface.png" usemap="#Gicv3CPUInterface_map" alt=""/>
  <map id="Gicv3CPUInterface_map" name="Gicv3CPUInterface_map">
<area href="classArmISA_1_1BaseISADevice.html" title="Base class for devices that use the MiscReg interfaces. " alt="ArmISA::BaseISADevice" shape="rect" coords="0,0,149,24"/>
<area href="classSerializable.html" title="Basic support for object serialization. " alt="Serializable" shape="rect" coords="159,0,308,24"/>
</map>
 </div></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGicv3CPUInterface_1_1hppi__t.html">hppi_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a8674ef428fd155877a469e9ec8b6de25"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#a8674ef428fd155877a469e9ec8b6de25">Gicv3CPUInterface</a> (<a class="el" href="classGicv3.html">Gicv3</a> *<a class="el" href="classGicv3CPUInterface.html#af53b7cda3f8c84a19c3c1000331faf8f">gic</a>, uint32_t cpu_id)</td></tr>
<tr class="separator:a8674ef428fd155877a469e9ec8b6de25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03be1621057b81456118ce87c54db3ec"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#a03be1621057b81456118ce87c54db3ec">init</a> ()</td></tr>
<tr class="separator:a03be1621057b81456118ce87c54db3ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae16a0833de460361664d0557d9056462"><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#ae16a0833de460361664d0557d9056462">readMiscReg</a> (int misc_reg) override</td></tr>
<tr class="memdesc:ae16a0833de460361664d0557d9056462"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read a system register belonging to this device.  <a href="#ae16a0833de460361664d0557d9056462">More...</a><br /></td></tr>
<tr class="separator:ae16a0833de460361664d0557d9056462"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6dcd67f709998bbd968201c048fda8cd"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#a6dcd67f709998bbd968201c048fda8cd">setMiscReg</a> (int misc_reg, <a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> val) override</td></tr>
<tr class="memdesc:a6dcd67f709998bbd968201c048fda8cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write to a system register belonging to this device.  <a href="#a6dcd67f709998bbd968201c048fda8cd">More...</a><br /></td></tr>
<tr class="separator:a6dcd67f709998bbd968201c048fda8cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad73bc359f5d5a63b2225ce5eef416639"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#ad73bc359f5d5a63b2225ce5eef416639">setThreadContext</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc) override</td></tr>
<tr class="separator:ad73bc359f5d5a63b2225ce5eef416639"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classArmISA_1_1BaseISADevice"><td colspan="2" onclick="javascript:toggleInherit('pub_methods_classArmISA_1_1BaseISADevice')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classArmISA_1_1BaseISADevice.html">ArmISA::BaseISADevice</a></td></tr>
<tr class="memitem:a1e4427ac27b38520df43c042267c7ae0 inherit pub_methods_classArmISA_1_1BaseISADevice"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1BaseISADevice.html#a1e4427ac27b38520df43c042267c7ae0">BaseISADevice</a> ()</td></tr>
<tr class="separator:a1e4427ac27b38520df43c042267c7ae0 inherit pub_methods_classArmISA_1_1BaseISADevice"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2da8cc6abff15c875534e7eb7e3df82 inherit pub_methods_classArmISA_1_1BaseISADevice"><td class="memItemLeft" align="right" valign="top">virtual&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1BaseISADevice.html#ac2da8cc6abff15c875534e7eb7e3df82">~BaseISADevice</a> ()</td></tr>
<tr class="separator:ac2da8cc6abff15c875534e7eb7e3df82 inherit pub_methods_classArmISA_1_1BaseISADevice"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5022cf8a22204aa7f78083d045ac9eb2 inherit pub_methods_classArmISA_1_1BaseISADevice"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1BaseISADevice.html#a5022cf8a22204aa7f78083d045ac9eb2">setISA</a> (<a class="el" href="classArmISA_1_1ISA.html">ISA</a> *<a class="el" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a>)</td></tr>
<tr class="separator:a5022cf8a22204aa7f78083d045ac9eb2 inherit pub_methods_classArmISA_1_1BaseISADevice"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classSerializable"><td colspan="2" onclick="javascript:toggleInherit('pub_methods_classSerializable')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classSerializable.html">Serializable</a></td></tr>
<tr class="memitem:ae2b10a6d95c9873ede8c4562cc5105be inherit pub_methods_classSerializable"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSerializable.html#ae2b10a6d95c9873ede8c4562cc5105be">Serializable</a> ()</td></tr>
<tr class="separator:ae2b10a6d95c9873ede8c4562cc5105be inherit pub_methods_classSerializable"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaae29a43e8b1a24b0f107129b5af7e14 inherit pub_methods_classSerializable"><td class="memItemLeft" align="right" valign="top">virtual&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSerializable.html#aaae29a43e8b1a24b0f107129b5af7e14">~Serializable</a> ()</td></tr>
<tr class="separator:aaae29a43e8b1a24b0f107129b5af7e14 inherit pub_methods_classSerializable"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5360c9a9ee288009ba4abfc0ee0179b4 inherit pub_methods_classSerializable"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSerializable.html#a5360c9a9ee288009ba4abfc0ee0179b4">serializeSection</a> (<a class="el" href="serialize_8hh.html#a821b5f5905353967b548ad54944d553e">CheckpointOut</a> &amp;cp, const char *<a class="el" href="base_2trace_8hh.html#a166fa10b86d8faa127fb7c78191e3e60">name</a>) const</td></tr>
<tr class="memdesc:a5360c9a9ee288009ba4abfc0ee0179b4 inherit pub_methods_classSerializable"><td class="mdescLeft">&#160;</td><td class="mdescRight">Serialize an object into a new section.  <a href="classSerializable.html#a5360c9a9ee288009ba4abfc0ee0179b4">More...</a><br /></td></tr>
<tr class="separator:a5360c9a9ee288009ba4abfc0ee0179b4 inherit pub_methods_classSerializable"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a7f0beddd557e732af0940eb20c09b0 inherit pub_methods_classSerializable"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSerializable.html#a0a7f0beddd557e732af0940eb20c09b0">serializeSection</a> (<a class="el" href="serialize_8hh.html#a821b5f5905353967b548ad54944d553e">CheckpointOut</a> &amp;cp, const std::string &amp;<a class="el" href="base_2trace_8hh.html#a166fa10b86d8faa127fb7c78191e3e60">name</a>) const</td></tr>
<tr class="separator:a0a7f0beddd557e732af0940eb20c09b0 inherit pub_methods_classSerializable"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad019457160891a7974f124f1c6899f21 inherit pub_methods_classSerializable"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSerializable.html#ad019457160891a7974f124f1c6899f21">unserializeSection</a> (<a class="el" href="classCheckpointIn.html">CheckpointIn</a> &amp;cp, const char *<a class="el" href="base_2trace_8hh.html#a166fa10b86d8faa127fb7c78191e3e60">name</a>)</td></tr>
<tr class="memdesc:ad019457160891a7974f124f1c6899f21 inherit pub_methods_classSerializable"><td class="mdescLeft">&#160;</td><td class="mdescRight">Unserialize an a child object.  <a href="classSerializable.html#ad019457160891a7974f124f1c6899f21">More...</a><br /></td></tr>
<tr class="separator:ad019457160891a7974f124f1c6899f21 inherit pub_methods_classSerializable"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a405b36fd9b9af68394ca3f777edbbc9f inherit pub_methods_classSerializable"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSerializable.html#a405b36fd9b9af68394ca3f777edbbc9f">unserializeSection</a> (<a class="el" href="classCheckpointIn.html">CheckpointIn</a> &amp;cp, const std::string &amp;<a class="el" href="base_2trace_8hh.html#a166fa10b86d8faa127fb7c78191e3e60">name</a>)</td></tr>
<tr class="separator:a405b36fd9b9af68394ca3f777edbbc9f inherit pub_methods_classSerializable"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pro-types"></a>
Protected Types</h2></td></tr>
<tr class="memitem:a752405ead69c5ac5ea12772b6480ead7"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom">{ <br />
&#160;&#160;<a class="el" href="classGicv3CPUInterface.html#a752405ead69c5ac5ea12772b6480ead7ad057b11b065c792a3b1b64e7090e0062">GICC_CTLR</a> = 0x0000, 
<a class="el" href="classGicv3CPUInterface.html#a752405ead69c5ac5ea12772b6480ead7a26c44eb7f79c0064f3938caf53a88c1b">GICC_PMR</a> = 0x0004, 
<a class="el" href="classGicv3CPUInterface.html#a752405ead69c5ac5ea12772b6480ead7ad7422188a7d21c391e6eecba5f61cf65">GICC_BPR</a> = 0x0008, 
<a class="el" href="classGicv3CPUInterface.html#a752405ead69c5ac5ea12772b6480ead7aa5e67b53b231cfe7a70668b2ca155dc0">GICC_IAR</a> = 0x000C, 
<br />
&#160;&#160;<a class="el" href="classGicv3CPUInterface.html#a752405ead69c5ac5ea12772b6480ead7a3b7693bdab8d6db584b3270ecdc758bf">GICC_EOIR</a> = 0x0010, 
<a class="el" href="classGicv3CPUInterface.html#a752405ead69c5ac5ea12772b6480ead7a94fab34bcaa1f24c3357ec9eb8d51327">GICC_RPR</a> = 0x0014, 
<a class="el" href="classGicv3CPUInterface.html#a752405ead69c5ac5ea12772b6480ead7a903a07b19902912ad5407d44b76f1b1f">GICC_HPPI</a> = 0x0018, 
<a class="el" href="classGicv3CPUInterface.html#a752405ead69c5ac5ea12772b6480ead7a9b0bdbca46a36e819cfa3d907e7cc968">GICC_ABPR</a> = 0x001C, 
<br />
&#160;&#160;<a class="el" href="classGicv3CPUInterface.html#a752405ead69c5ac5ea12772b6480ead7a861d7d4b8d5a4f2ea00d4ef0e110cb29">GICC_AIAR</a> = 0x0020, 
<a class="el" href="classGicv3CPUInterface.html#a752405ead69c5ac5ea12772b6480ead7ab68fdc7279020052861b4c5bd3790519">GICC_AEOIR</a> = 0x0024, 
<a class="el" href="classGicv3CPUInterface.html#a752405ead69c5ac5ea12772b6480ead7a336343abf666639d7af122f673bbaa5e">GICC_AHPPIR</a> = 0x0028, 
<a class="el" href="classGicv3CPUInterface.html#a752405ead69c5ac5ea12772b6480ead7aa7052a86bf1f0c453a46888fc5e334e9">GICC_STATUSR</a> = 0x002C, 
<br />
&#160;&#160;<a class="el" href="classGicv3CPUInterface.html#a752405ead69c5ac5ea12772b6480ead7a9f392049b71b675bd969fdd9fe7029b7">GICC_IIDR</a> = 0x00FC
<br />
 }</td></tr>
<tr class="separator:a752405ead69c5ac5ea12772b6480ead7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad76ef063ed7fe23de15ccb8f9c3104ab"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom">{ <br />
&#160;&#160;<a class="el" href="classGicv3CPUInterface.html#ad76ef063ed7fe23de15ccb8f9c3104aba9fa9bd3d4edf6d4372e239535bd2478d">GICH_HCR</a> = 0x0000, 
<a class="el" href="classGicv3CPUInterface.html#ad76ef063ed7fe23de15ccb8f9c3104aba00243b3aaf23d950c6032066ea852b43">GICH_VTR</a> = 0x0004, 
<a class="el" href="classGicv3CPUInterface.html#ad76ef063ed7fe23de15ccb8f9c3104aba0997a136dfae33ddc35b5f11fac248d0">GICH_VMCR</a> = 0x0008, 
<a class="el" href="classGicv3CPUInterface.html#ad76ef063ed7fe23de15ccb8f9c3104aba06e3422fd12b3126c00818ad94a6d65f">GICH_MISR</a> = 0x0010, 
<br />
&#160;&#160;<a class="el" href="classGicv3CPUInterface.html#ad76ef063ed7fe23de15ccb8f9c3104aba1d949b9b835bc52b86f28d645c7664e6">GICH_EISR</a> = 0x0020, 
<a class="el" href="classGicv3CPUInterface.html#ad76ef063ed7fe23de15ccb8f9c3104aba2de3786189faeb27a9f5bacdd1ac8ae1">GICH_ELRSR</a> = 0x0030
<br />
 }</td></tr>
<tr class="separator:ad76ef063ed7fe23de15ccb8f9c3104ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pro-methods"></a>
Protected Member Functions</h2></td></tr>
<tr class="memitem:a7c95ef044c11b05069a7aa6b93875bbb"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#a7c95ef044c11b05069a7aa6b93875bbb">BitUnion64</a> (ICC_CTLR_EL1) Bitfield&lt; 63</td></tr>
<tr class="separator:a7c95ef044c11b05069a7aa6b93875bbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8aa7faa09704335b3dc6ec3ab80f3177"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#a8aa7faa09704335b3dc6ec3ab80f3177">EndBitUnion</a> (ICC_CTLR_EL1) <a class="el" href="classGicv3CPUInterface.html#a7c95ef044c11b05069a7aa6b93875bbb">BitUnion64</a>(ICC_CTLR_EL3) Bitfield&lt; 63</td></tr>
<tr class="separator:a8aa7faa09704335b3dc6ec3ab80f3177"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1431cd06a855c9888f3d71655464099"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#aa1431cd06a855c9888f3d71655464099">EndBitUnion</a> (ICC_CTLR_EL3) <a class="el" href="classGicv3CPUInterface.html#a7c95ef044c11b05069a7aa6b93875bbb">BitUnion64</a>(ICC_IGRPEN0_EL1) Bitfield&lt; 63</td></tr>
<tr class="separator:aa1431cd06a855c9888f3d71655464099"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2207c278edee9c58eb22a0e0aef6ae7d"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#a2207c278edee9c58eb22a0e0aef6ae7d">EndBitUnion</a> (ICC_IGRPEN0_EL1) <a class="el" href="classGicv3CPUInterface.html#a7c95ef044c11b05069a7aa6b93875bbb">BitUnion64</a>(ICC_IGRPEN1_EL1) Bitfield&lt; 63</td></tr>
<tr class="separator:a2207c278edee9c58eb22a0e0aef6ae7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45c74c4b4eb70ac1df24f1f250015190"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#a45c74c4b4eb70ac1df24f1f250015190">EndBitUnion</a> (ICC_IGRPEN1_EL1) <a class="el" href="classGicv3CPUInterface.html#a7c95ef044c11b05069a7aa6b93875bbb">BitUnion64</a>(ICC_IGRPEN1_EL3) Bitfield&lt; 63</td></tr>
<tr class="separator:a45c74c4b4eb70ac1df24f1f250015190"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa3286fe1cb639a55dda2a0396924f9d"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#aaa3286fe1cb639a55dda2a0396924f9d">EndBitUnion</a> (ICC_IGRPEN1_EL3) <a class="el" href="classGicv3CPUInterface.html#a7c95ef044c11b05069a7aa6b93875bbb">BitUnion64</a>(ICC_SRE_EL1) Bitfield&lt; 63</td></tr>
<tr class="separator:aaa3286fe1cb639a55dda2a0396924f9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7379b8014016a500d2b0621323ba998d"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#a7379b8014016a500d2b0621323ba998d">EndBitUnion</a> (ICC_SRE_EL1) <a class="el" href="classGicv3CPUInterface.html#a7c95ef044c11b05069a7aa6b93875bbb">BitUnion64</a>(ICC_SRE_EL2) Bitfield&lt; 63</td></tr>
<tr class="separator:a7379b8014016a500d2b0621323ba998d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67041a4561599b558f894c232d9cb9fa"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#a67041a4561599b558f894c232d9cb9fa">EndBitUnion</a> (ICC_SRE_EL2) <a class="el" href="classGicv3CPUInterface.html#a7c95ef044c11b05069a7aa6b93875bbb">BitUnion64</a>(ICC_SRE_EL3) Bitfield&lt; 63</td></tr>
<tr class="separator:a67041a4561599b558f894c232d9cb9fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeebcf3673f3f28a80a6ccfa3f8408d6e"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#aeebcf3673f3f28a80a6ccfa3f8408d6e">EndBitUnion</a> (ICC_SRE_EL3) static const uint8_t PRIORITY_BITS</td></tr>
<tr class="separator:aeebcf3673f3f28a80a6ccfa3f8408d6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a780a5e1f1d2d29e6e812e72c93d28b31"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#a780a5e1f1d2d29e6e812e72c93d28b31">BitUnion64</a> (ICH_HCR_EL2) Bitfield&lt; 63</td></tr>
<tr class="separator:a780a5e1f1d2d29e6e812e72c93d28b31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac24278622d16c71c5deaac0b8cdd79d1"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#ac24278622d16c71c5deaac0b8cdd79d1">EndBitUnion</a> (ICH_HCR_EL2) <a class="el" href="classGicv3CPUInterface.html#a7c95ef044c11b05069a7aa6b93875bbb">BitUnion64</a>(ICH_LR_EL2) Bitfield&lt; 63</td></tr>
<tr class="separator:ac24278622d16c71c5deaac0b8cdd79d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8112ee5be42af6ddffdbe8f7fe7c153a"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#a8112ee5be42af6ddffdbe8f7fe7c153a">EndBitUnion</a> (ICH_LR_EL2) static const uint64_t ICH_LR_EL2_STATE_INVALID=0</td></tr>
<tr class="separator:a8112ee5be42af6ddffdbe8f7fe7c153a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafe203e12c54a3a9133a6f1ca448c1b1"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#aafe203e12c54a3a9133a6f1ca448c1b1">BitUnion32</a> (ICH_LRC) Bitfield&lt; 31</td></tr>
<tr class="separator:aafe203e12c54a3a9133a6f1ca448c1b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73c1bde5d56457baa76d4333a5ab5866"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#a73c1bde5d56457baa76d4333a5ab5866">EndBitUnion</a> (ICH_LRC) <a class="el" href="classGicv3CPUInterface.html#a7c95ef044c11b05069a7aa6b93875bbb">BitUnion64</a>(ICH_MISR_EL2) Bitfield&lt; 63</td></tr>
<tr class="separator:a73c1bde5d56457baa76d4333a5ab5866"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9e26c8d86dd94ec1d29e69ca7bd1110"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#ae9e26c8d86dd94ec1d29e69ca7bd1110">EndBitUnion</a> (ICH_MISR_EL2) <a class="el" href="classGicv3CPUInterface.html#a7c95ef044c11b05069a7aa6b93875bbb">BitUnion64</a>(ICH_VMCR_EL2) Bitfield&lt; 63</td></tr>
<tr class="separator:ae9e26c8d86dd94ec1d29e69ca7bd1110"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9d7dad37006bf25431a85ecc0380983"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#ac9d7dad37006bf25431a85ecc0380983">EndBitUnion</a> (ICH_VMCR_EL2) <a class="el" href="classGicv3CPUInterface.html#a7c95ef044c11b05069a7aa6b93875bbb">BitUnion64</a>(ICH_VTR_EL2) Bitfield&lt; 63</td></tr>
<tr class="separator:ac9d7dad37006bf25431a85ecc0380983"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af40a38f9bf64063847d3cc966a9861f4"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#af40a38f9bf64063847d3cc966a9861f4">EndBitUnion</a> (ICH_VTR_EL2) <a class="el" href="classGicv3CPUInterface.html#a7c95ef044c11b05069a7aa6b93875bbb">BitUnion64</a>(ICV_CTLR_EL1) Bitfield&lt; 63</td></tr>
<tr class="separator:af40a38f9bf64063847d3cc966a9861f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3af4324438ec9965f184089ef7d3666c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classGicv3CPUInterface.html#a8aa7faa09704335b3dc6ec3ab80f3177">EndBitUnion</a>(ICV_CTLR_EL1) protected void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#a3af4324438ec9965f184089ef7d3666c">generateSGI</a> (<a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> val, <a class="el" href="classGicv3.html#a11d4b53b47b2dc92b1f7d4d708902f1d">Gicv3::GroupId</a> group)</td></tr>
<tr class="separator:a3af4324438ec9965f184089ef7d3666c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4edc20dbaa28e0280328dec3c33edd47"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#a4edc20dbaa28e0280328dec3c33edd47">currEL</a> () const</td></tr>
<tr class="separator:a4edc20dbaa28e0280328dec3c33edd47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae115ee58c8bfc3298df894f1788a6958"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#ae115ee58c8bfc3298df894f1788a6958">deactivateIRQ</a> (uint32_t intid, <a class="el" href="classGicv3.html#a11d4b53b47b2dc92b1f7d4d708902f1d">Gicv3::GroupId</a> group)</td></tr>
<tr class="separator:ae115ee58c8bfc3298df894f1788a6958"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefe793f4ff799ae3f0112882d048b4b8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#aefe793f4ff799ae3f0112882d048b4b8">dropPriority</a> (<a class="el" href="classGicv3.html#a11d4b53b47b2dc92b1f7d4d708902f1d">Gicv3::GroupId</a> group)</td></tr>
<tr class="separator:aefe793f4ff799ae3f0112882d048b4b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9f254caf6287f8ffcf31ec3e4f7bb30"><td class="memItemLeft" align="right" valign="top">uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#ab9f254caf6287f8ffcf31ec3e4f7bb30">eoiMaintenanceInterruptStatus</a> () const</td></tr>
<tr class="separator:ab9f254caf6287f8ffcf31ec3e4f7bb30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81ce85a382b8f2178111efccb272b4dd"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#a81ce85a382b8f2178111efccb272b4dd">getHCREL2FMO</a> () const</td></tr>
<tr class="separator:a81ce85a382b8f2178111efccb272b4dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89023cbb028c98e16836f959879de6b0"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#a89023cbb028c98e16836f959879de6b0">getHCREL2IMO</a> () const</td></tr>
<tr class="separator:a89023cbb028c98e16836f959879de6b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfc774002b7b3e1e8ef3f27dbc9e0ab2"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#abfc774002b7b3e1e8ef3f27dbc9e0ab2">getHPPIR0</a> () const</td></tr>
<tr class="separator:abfc774002b7b3e1e8ef3f27dbc9e0ab2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d0819f1c60dd3f6f5bbf4fb53620c03"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#a4d0819f1c60dd3f6f5bbf4fb53620c03">getHPPIR1</a> () const</td></tr>
<tr class="separator:a4d0819f1c60dd3f6f5bbf4fb53620c03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba8ca3f3b3dc9a6cd3704617e552bbb2"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#aba8ca3f3b3dc9a6cd3704617e552bbb2">getHPPVILR</a> () const</td></tr>
<tr class="separator:aba8ca3f3b3dc9a6cd3704617e552bbb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd16201e1770c3878ba106923bb67b40"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#afd16201e1770c3878ba106923bb67b40">groupEnabled</a> (<a class="el" href="classGicv3.html#a11d4b53b47b2dc92b1f7d4d708902f1d">Gicv3::GroupId</a> group) const</td></tr>
<tr class="separator:afd16201e1770c3878ba106923bb67b40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a898fac92a58b216d1bb186ba5030212d"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#a898fac92a58b216d1bb186ba5030212d">groupPriorityMask</a> (<a class="el" href="classGicv3.html#a11d4b53b47b2dc92b1f7d4d708902f1d">Gicv3::GroupId</a> group)</td></tr>
<tr class="separator:a898fac92a58b216d1bb186ba5030212d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7741831db784644d94b3797bbbfc884c"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#a7741831db784644d94b3797bbbfc884c">haveEL</a> (<a class="el" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98d">ArmISA::ExceptionLevel</a> el) const</td></tr>
<tr class="separator:a7741831db784644d94b3797bbbfc884c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb091c8a3a1c3f79427f4a4476f9fd60"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#afb091c8a3a1c3f79427f4a4476f9fd60">highestActiveGroup</a> () const</td></tr>
<tr class="separator:afb091c8a3a1c3f79427f4a4476f9fd60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a041b33733b065f6335a8f6c3c53ea1c0"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#a041b33733b065f6335a8f6c3c53ea1c0">highestActivePriority</a> () const</td></tr>
<tr class="separator:a041b33733b065f6335a8f6c3c53ea1c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35e150de070446181b9af5defbc1c44e"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#a35e150de070446181b9af5defbc1c44e">hppiCanPreempt</a> ()</td></tr>
<tr class="separator:a35e150de070446181b9af5defbc1c44e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b022fedba1e7416860e601b26a852e7"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#a7b022fedba1e7416860e601b26a852e7">hppviCanPreempt</a> (int lrIdx) const</td></tr>
<tr class="separator:a7b022fedba1e7416860e601b26a852e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d753fca2127d738449bc50a79ac27d0"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#a4d753fca2127d738449bc50a79ac27d0">inSecureState</a> () const</td></tr>
<tr class="separator:a4d753fca2127d738449bc50a79ac27d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab59629814231c77637a3c04a74c2100d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespaceArmISA.html#a5944639e8d6a3ef3fd6a51234896148a">ArmISA::InterruptTypes</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#ab59629814231c77637a3c04a74c2100d">intSignalType</a> (<a class="el" href="classGicv3.html#a11d4b53b47b2dc92b1f7d4d708902f1d">Gicv3::GroupId</a> group) const</td></tr>
<tr class="separator:ab59629814231c77637a3c04a74c2100d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3e5e143bb9608a384c20f330ac9fd44"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#ae3e5e143bb9608a384c20f330ac9fd44">isAA64</a> () const</td></tr>
<tr class="separator:ae3e5e143bb9608a384c20f330ac9fd44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06956821c6598c984fe6b37ea9f1e475"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#a06956821c6598c984fe6b37ea9f1e475">isEL3OrMon</a> () const</td></tr>
<tr class="separator:a06956821c6598c984fe6b37ea9f1e475"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefdd1bb4c308967411b7621fb8d9acf2"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#aefdd1bb4c308967411b7621fb8d9acf2">isEOISplitMode</a> () const</td></tr>
<tr class="separator:aefdd1bb4c308967411b7621fb8d9acf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbe7979badc9d01833d7fcc0cf0f2f08"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#abbe7979badc9d01833d7fcc0cf0f2f08">isSecureBelowEL3</a> () const</td></tr>
<tr class="separator:abbe7979badc9d01833d7fcc0cf0f2f08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8e1cac281cd121039f1d5d7f72a14bb"><td class="memItemLeft" align="right" valign="top">ICH_MISR_EL2&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#ab8e1cac281cd121039f1d5d7f72a14bb">maintenanceInterruptStatus</a> () const</td></tr>
<tr class="separator:ab8e1cac281cd121039f1d5d7f72a14bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45162246c1dc791848d8ce481abc3f19"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#a45162246c1dc791848d8ce481abc3f19">resetHppi</a> (uint32_t intid)</td></tr>
<tr class="separator:a45162246c1dc791848d8ce481abc3f19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac02b1eb729d1d4b90e2261d058473872"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#ac02b1eb729d1d4b90e2261d058473872">serialize</a> (<a class="el" href="serialize_8hh.html#a821b5f5905353967b548ad54944d553e">CheckpointOut</a> &amp;cp) const override</td></tr>
<tr class="memdesc:ac02b1eb729d1d4b90e2261d058473872"><td class="mdescLeft">&#160;</td><td class="mdescRight">Serialize an object.  <a href="#ac02b1eb729d1d4b90e2261d058473872">More...</a><br /></td></tr>
<tr class="separator:ac02b1eb729d1d4b90e2261d058473872"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c4c6722ff3e15b3f717b8e5b0b2b870"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#a3c4c6722ff3e15b3f717b8e5b0b2b870">unserialize</a> (<a class="el" href="classCheckpointIn.html">CheckpointIn</a> &amp;cp) override</td></tr>
<tr class="memdesc:a3c4c6722ff3e15b3f717b8e5b0b2b870"><td class="mdescLeft">&#160;</td><td class="mdescRight">Unserialize an object.  <a href="#a3c4c6722ff3e15b3f717b8e5b0b2b870">More...</a><br /></td></tr>
<tr class="separator:a3c4c6722ff3e15b3f717b8e5b0b2b870"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94899c25a7e49902a4fd55f33940392d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#a94899c25a7e49902a4fd55f33940392d">update</a> ()</td></tr>
<tr class="separator:a94899c25a7e49902a4fd55f33940392d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1188e27f3d2d27de8c2481a2c12deb7d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#a1188e27f3d2d27de8c2481a2c12deb7d">updateDistributor</a> ()</td></tr>
<tr class="separator:a1188e27f3d2d27de8c2481a2c12deb7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa25defd0ffe61fdd8024a32be60b79ed"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#aa25defd0ffe61fdd8024a32be60b79ed">virtualActivateIRQ</a> (uint32_t lrIdx)</td></tr>
<tr class="separator:aa25defd0ffe61fdd8024a32be60b79ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1dd02376798111c4f761a3606af35396"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#a1dd02376798111c4f761a3606af35396">virtualDeactivateIRQ</a> (int lrIdx)</td></tr>
<tr class="separator:a1dd02376798111c4f761a3606af35396"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac294e3060ba2d9e3a5cd13cd17b30a29"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#ac294e3060ba2d9e3a5cd13cd17b30a29">virtualDropPriority</a> ()</td></tr>
<tr class="separator:ac294e3060ba2d9e3a5cd13cd17b30a29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25cf0024cc3088adcfa5e5b3f7157a32"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#a25cf0024cc3088adcfa5e5b3f7157a32">virtualFindActive</a> (uint32_t intid) const</td></tr>
<tr class="separator:a25cf0024cc3088adcfa5e5b3f7157a32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf4dbf98ba5a7d64b1a495121bc6e86d"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#aaf4dbf98ba5a7d64b1a495121bc6e86d">virtualGroupPriorityMask</a> (<a class="el" href="classGicv3.html#a11d4b53b47b2dc92b1f7d4d708902f1d">Gicv3::GroupId</a> group) const</td></tr>
<tr class="separator:aaf4dbf98ba5a7d64b1a495121bc6e86d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1fda1cddacd0738c07bc0f7d0df5f92"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#ab1fda1cddacd0738c07bc0f7d0df5f92">virtualHighestActivePriority</a> () const</td></tr>
<tr class="separator:ab1fda1cddacd0738c07bc0f7d0df5f92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f75588bec3cef930dbc737c28f9fa9a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#a8f75588bec3cef930dbc737c28f9fa9a">virtualIncrementEOICount</a> ()</td></tr>
<tr class="separator:a8f75588bec3cef930dbc737c28f9fa9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45e1aeae0c3f2f652f8671858dc3e4d7"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#a45e1aeae0c3f2f652f8671858dc3e4d7">virtualIsEOISplitMode</a> () const</td></tr>
<tr class="separator:a45e1aeae0c3f2f652f8671858dc3e4d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e9f04d97d7201132a73a92b29b12978"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#a2e9f04d97d7201132a73a92b29b12978">virtualUpdate</a> ()</td></tr>
<tr class="separator:a2e9f04d97d7201132a73a92b29b12978"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac40bf9aff664c65b0d34b61dee76960c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#ac40bf9aff664c65b0d34b61dee76960c">bpr1</a> (<a class="el" href="classGicv3.html#a11d4b53b47b2dc92b1f7d4d708902f1d">Gicv3::GroupId</a> group)</td></tr>
<tr class="separator:ac40bf9aff664c65b0d34b61dee76960c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e076c5a14664bcc4f42bbf6d8f0ea13"><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#a2e076c5a14664bcc4f42bbf6d8f0ea13">readBankedMiscReg</a> (<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">MiscRegIndex</a> misc_reg) const</td></tr>
<tr class="separator:a2e076c5a14664bcc4f42bbf6d8f0ea13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c13895415ee2c0bacde61e6ec35f340"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#a6c13895415ee2c0bacde61e6ec35f340">setBankedMiscReg</a> (<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">MiscRegIndex</a> misc_reg, <a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> val) const</td></tr>
<tr class="separator:a6c13895415ee2c0bacde61e6ec35f340"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pro-attribs"></a>
Protected Attributes</h2></td></tr>
<tr class="memitem:af53b7cda3f8c84a19c3c1000331faf8f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classGicv3.html">Gicv3</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#af53b7cda3f8c84a19c3c1000331faf8f">gic</a></td></tr>
<tr class="separator:af53b7cda3f8c84a19c3c1000331faf8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a793b0d41533b7df2994dc73de1011868"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classGicv3Redistributor.html">Gicv3Redistributor</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#a793b0d41533b7df2994dc73de1011868">redistributor</a></td></tr>
<tr class="separator:a793b0d41533b7df2994dc73de1011868"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a593a3c8bda350838bcfa30fa860e42fa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classGicv3Distributor.html">Gicv3Distributor</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#a593a3c8bda350838bcfa30fa860e42fa">distributor</a></td></tr>
<tr class="separator:a593a3c8bda350838bcfa30fa860e42fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d21a4602d09665e1c7bb1051e854d03"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#a1d21a4602d09665e1c7bb1051e854d03">cpuId</a></td></tr>
<tr class="separator:a1d21a4602d09665e1c7bb1051e854d03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18462dc257130bc048745cdc2af8ed5f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classArmInterruptPin.html">ArmInterruptPin</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#a18462dc257130bc048745cdc2af8ed5f">maintenanceInterrupt</a></td></tr>
<tr class="separator:a18462dc257130bc048745cdc2af8ed5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace9cad8cbc3f598bac811bf3f7b79ba1"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#ace9cad8cbc3f598bac811bf3f7b79ba1">res0_3</a></td></tr>
<tr class="separator:ace9cad8cbc3f598bac811bf3f7b79ba1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adddda582ea55cb6c755b370a6678ca4e"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 19 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#adddda582ea55cb6c755b370a6678ca4e">ExtRange</a></td></tr>
<tr class="separator:adddda582ea55cb6c755b370a6678ca4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a5681694bd4bcfea220da46164475a6"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 18 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#a4a5681694bd4bcfea220da46164475a6">RSS</a></td></tr>
<tr class="separator:a4a5681694bd4bcfea220da46164475a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad82ed314fed256dafc99a308452a2b4e"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 17, 16 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#ad82ed314fed256dafc99a308452a2b4e">res0_2</a></td></tr>
<tr class="separator:ad82ed314fed256dafc99a308452a2b4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d360e84efaa354b195ecee0c821383e"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 15 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#a2d360e84efaa354b195ecee0c821383e">A3V</a></td></tr>
<tr class="separator:a2d360e84efaa354b195ecee0c821383e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b41774bc2847bd4db95a2388ddaca6f"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 14 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#a0b41774bc2847bd4db95a2388ddaca6f">SEIS</a></td></tr>
<tr class="separator:a0b41774bc2847bd4db95a2388ddaca6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86f230466116547b931bdbcc3c179079"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 13, 11 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#a86f230466116547b931bdbcc3c179079">IDbits</a></td></tr>
<tr class="separator:a86f230466116547b931bdbcc3c179079"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4866a0571501d67f9077b0e4678ddbb8"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 10, 8 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#a4866a0571501d67f9077b0e4678ddbb8">PRIbits</a></td></tr>
<tr class="separator:a4866a0571501d67f9077b0e4678ddbb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2584830885698c33591c9bcf7fc3ad9"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 7 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#ad2584830885698c33591c9bcf7fc3ad9">res0_1</a></td></tr>
<tr class="separator:ad2584830885698c33591c9bcf7fc3ad9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6a05bf6237b0d43c30d1b460ec6a72b"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 6 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#ac6a05bf6237b0d43c30d1b460ec6a72b">PMHE</a></td></tr>
<tr class="separator:ac6a05bf6237b0d43c30d1b460ec6a72b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07ee2ae301dab0239e5716266776841d"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 5, 2 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#a07ee2ae301dab0239e5716266776841d">res0_0</a></td></tr>
<tr class="separator:a07ee2ae301dab0239e5716266776841d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a471451a3a6dc050697ec83ee1211a9b1"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 1 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#a471451a3a6dc050697ec83ee1211a9b1">EOImode</a></td></tr>
<tr class="separator:a471451a3a6dc050697ec83ee1211a9b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64d0da702394156069df904324d10283"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 0 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#a64d0da702394156069df904324d10283">CBPR</a></td></tr>
<tr class="separator:a64d0da702394156069df904324d10283"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12421953e6ac70c690461766bad06bbd"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#a12421953e6ac70c690461766bad06bbd">res0_2</a></td></tr>
<tr class="separator:a12421953e6ac70c690461766bad06bbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad34922812e3c71399767ee75da1cfc87"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 17 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#ad34922812e3c71399767ee75da1cfc87">nDS</a></td></tr>
<tr class="separator:ad34922812e3c71399767ee75da1cfc87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16908b80be55c72179a49b45a0cbcd62"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 16 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#a16908b80be55c72179a49b45a0cbcd62">res0_1</a></td></tr>
<tr class="separator:a16908b80be55c72179a49b45a0cbcd62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99aa8156d027cc5a3d9019543a38e2b1"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 7 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#a99aa8156d027cc5a3d9019543a38e2b1">res0_0</a></td></tr>
<tr class="separator:a99aa8156d027cc5a3d9019543a38e2b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b2eae483567fd3f5212af93d24ac114"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 5 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#a6b2eae483567fd3f5212af93d24ac114">RM</a></td></tr>
<tr class="separator:a6b2eae483567fd3f5212af93d24ac114"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac673e88d47894e91bb5d762be29622cd"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 4 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#ac673e88d47894e91bb5d762be29622cd">EOImode_EL1NS</a></td></tr>
<tr class="separator:ac673e88d47894e91bb5d762be29622cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee90e6dd9426cab6a7b60bc611546f55"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 3 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#aee90e6dd9426cab6a7b60bc611546f55">EOImode_EL1S</a></td></tr>
<tr class="separator:aee90e6dd9426cab6a7b60bc611546f55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a774bc5720b25f778133739a930afa48d"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 2 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#a774bc5720b25f778133739a930afa48d">EOImode_EL3</a></td></tr>
<tr class="separator:a774bc5720b25f778133739a930afa48d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0080a2d1861995837cac4f9277476509"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 1 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#a0080a2d1861995837cac4f9277476509">CBPR_EL1NS</a></td></tr>
<tr class="separator:a0080a2d1861995837cac4f9277476509"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2067007d14e40a678b16573c8621a118"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 0 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#a2067007d14e40a678b16573c8621a118">CBPR_EL1S</a></td></tr>
<tr class="separator:a2067007d14e40a678b16573c8621a118"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f09a47ba985f81450ec9522b0fd892c"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#a4f09a47ba985f81450ec9522b0fd892c">res0</a></td></tr>
<tr class="separator:a4f09a47ba985f81450ec9522b0fd892c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a650bf35bec296bc6022d30ed5756bf2c"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 0 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#a650bf35bec296bc6022d30ed5756bf2c">Enable</a></td></tr>
<tr class="separator:a650bf35bec296bc6022d30ed5756bf2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67500b373de6faa9cfb7bfad069e0cb0"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 1 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#a67500b373de6faa9cfb7bfad069e0cb0">EnableGrp1S</a></td></tr>
<tr class="separator:a67500b373de6faa9cfb7bfad069e0cb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5de4cc8668a4854742f913dffe5f9b0"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 0 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#ad5de4cc8668a4854742f913dffe5f9b0">EnableGrp1NS</a></td></tr>
<tr class="separator:ad5de4cc8668a4854742f913dffe5f9b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae4cf60e60d569ddbd4b255bbd9d58af"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 2 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#aae4cf60e60d569ddbd4b255bbd9d58af">DIB</a></td></tr>
<tr class="separator:aae4cf60e60d569ddbd4b255bbd9d58af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab88b95f1b1a4cf678d941456f12c18a8"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 1 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#ab88b95f1b1a4cf678d941456f12c18a8">DFB</a></td></tr>
<tr class="separator:ab88b95f1b1a4cf678d941456f12c18a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0383b0487916716d288ea5f40089348f"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 0 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#a0383b0487916716d288ea5f40089348f">SRE</a></td></tr>
<tr class="separator:a0383b0487916716d288ea5f40089348f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7cd90d42a39d3d8646bad9c1d2ab4ed"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 3 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#ae7cd90d42a39d3d8646bad9c1d2ab4ed">Enable</a></td></tr>
<tr class="separator:ae7cd90d42a39d3d8646bad9c1d2ab4ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adedc8749f794077db7bb19298ae4750c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structGicv3CPUInterface_1_1hppi__t.html">hppi_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#adedc8749f794077db7bb19298ae4750c">hppi</a></td></tr>
<tr class="separator:adedc8749f794077db7bb19298ae4750c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf36812dd152a1ab7c565efedc57fa5c"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 31, 27 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#aaf36812dd152a1ab7c565efedc57fa5c">EOIcount</a></td></tr>
<tr class="separator:aaf36812dd152a1ab7c565efedc57fa5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51365b79652f2a7ce93e6cd7536c51be"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 26, 15 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#a51365b79652f2a7ce93e6cd7536c51be">res0_1</a></td></tr>
<tr class="separator:a51365b79652f2a7ce93e6cd7536c51be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f690a80bdfe25e7e118c898346cf658"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 14 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#a2f690a80bdfe25e7e118c898346cf658">TDIR</a></td></tr>
<tr class="separator:a2f690a80bdfe25e7e118c898346cf658"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa32f93f61fe7e114f15844a5011ba6fa"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 13 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#aa32f93f61fe7e114f15844a5011ba6fa">TSEI</a></td></tr>
<tr class="separator:aa32f93f61fe7e114f15844a5011ba6fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a655981c3657e4589a5fefe1a949f7986"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 12 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#a655981c3657e4589a5fefe1a949f7986">TALL1</a></td></tr>
<tr class="separator:a655981c3657e4589a5fefe1a949f7986"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d677d949322aedb824be3b56982e63c"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 11 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#a0d677d949322aedb824be3b56982e63c">TALL0</a></td></tr>
<tr class="separator:a0d677d949322aedb824be3b56982e63c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07cd35a4267f8d6d7ac9880e55e7d4e6"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 10 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#a07cd35a4267f8d6d7ac9880e55e7d4e6">TC</a></td></tr>
<tr class="separator:a07cd35a4267f8d6d7ac9880e55e7d4e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4510a28a3016d4fc419c0fa684b488c2"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 9, 8 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#a4510a28a3016d4fc419c0fa684b488c2">res0_0</a></td></tr>
<tr class="separator:a4510a28a3016d4fc419c0fa684b488c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76183b89493e82f39651eb82699a096e"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 7 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#a76183b89493e82f39651eb82699a096e">VGrp1DIE</a></td></tr>
<tr class="separator:a76183b89493e82f39651eb82699a096e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b3ef85d351c7dae6be0bf49e4c05c6a"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 6 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#a6b3ef85d351c7dae6be0bf49e4c05c6a">VGrp1EIE</a></td></tr>
<tr class="separator:a6b3ef85d351c7dae6be0bf49e4c05c6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57d86ad6e5448970e4eb33c956d271db"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 5 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#a57d86ad6e5448970e4eb33c956d271db">VGrp0DIE</a></td></tr>
<tr class="separator:a57d86ad6e5448970e4eb33c956d271db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64e619ebd52fa0c9f76553df95911573"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 4 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#a64e619ebd52fa0c9f76553df95911573">VGrp0EIE</a></td></tr>
<tr class="separator:a64e619ebd52fa0c9f76553df95911573"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a992756e1b401937a91d57d6e42e82208"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 3 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#a992756e1b401937a91d57d6e42e82208">NPIE</a></td></tr>
<tr class="separator:a992756e1b401937a91d57d6e42e82208"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6037cc33f3527b8eb8dcf01f47c514ba"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 2 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#a6037cc33f3527b8eb8dcf01f47c514ba">LRENPIE</a></td></tr>
<tr class="separator:a6037cc33f3527b8eb8dcf01f47c514ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a8a13f0c2bf8b890d9e00a7ca383f94"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 1 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#a2a8a13f0c2bf8b890d9e00a7ca383f94">UIE</a></td></tr>
<tr class="separator:a2a8a13f0c2bf8b890d9e00a7ca383f94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91c1e4bc6df98a37344f40b0d6099393"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 0 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#a91c1e4bc6df98a37344f40b0d6099393">En</a></td></tr>
<tr class="separator:a91c1e4bc6df98a37344f40b0d6099393"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f3cc414e450ddd857f7a06eb1413169"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#a4f3cc414e450ddd857f7a06eb1413169">State</a></td></tr>
<tr class="separator:a4f3cc414e450ddd857f7a06eb1413169"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b8ba76837b91b68919dfe4d6e863bd7"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 61 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#a2b8ba76837b91b68919dfe4d6e863bd7">HW</a></td></tr>
<tr class="separator:a2b8ba76837b91b68919dfe4d6e863bd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a227740a15e59452bcb2a7c60564d6133"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 60 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#a227740a15e59452bcb2a7c60564d6133">Group</a></td></tr>
<tr class="separator:a227740a15e59452bcb2a7c60564d6133"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb893a0ee3071c7500f4eaea51d165b8"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 59, 56 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#afb893a0ee3071c7500f4eaea51d165b8">res0_1</a></td></tr>
<tr class="separator:afb893a0ee3071c7500f4eaea51d165b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a375912926d462e3172447371e5ce90a3"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 55, 48 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#a375912926d462e3172447371e5ce90a3">Priority</a></td></tr>
<tr class="separator:a375912926d462e3172447371e5ce90a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5465e54ecdd237746d5c0933cd7a06d3"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 47, 45 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#a5465e54ecdd237746d5c0933cd7a06d3">res0_0</a></td></tr>
<tr class="separator:a5465e54ecdd237746d5c0933cd7a06d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4ffdddd29ddada64060b6e82732286e"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 44, 32 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#ae4ffdddd29ddada64060b6e82732286e">pINTID</a></td></tr>
<tr class="separator:ae4ffdddd29ddada64060b6e82732286e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc80ffc6e2547e42e9cb74751c4c5ad0"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 41 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#acc80ffc6e2547e42e9cb74751c4c5ad0">EOI</a></td></tr>
<tr class="separator:acc80ffc6e2547e42e9cb74751c4c5ad0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc2f94da7806d872114c1916ebc0dfe7"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 31, 0 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#adc2f94da7806d872114c1916ebc0dfe7">vINTID</a></td></tr>
<tr class="separator:adc2f94da7806d872114c1916ebc0dfe7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d6c14ded176a9fc52d573f0ea699ce5"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 29 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#a3d6c14ded176a9fc52d573f0ea699ce5">HW</a></td></tr>
<tr class="separator:a3d6c14ded176a9fc52d573f0ea699ce5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acdab6a9a1186a2aec9dd2c51082d1642"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 28 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#acdab6a9a1186a2aec9dd2c51082d1642">Group</a></td></tr>
<tr class="separator:acdab6a9a1186a2aec9dd2c51082d1642"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5d389711ff445002164bf2579353576"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 27, 24 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#af5d389711ff445002164bf2579353576">res0_1</a></td></tr>
<tr class="separator:af5d389711ff445002164bf2579353576"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05e784bf33c9ede74900ccff67dc1c58"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 23, 16 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#a05e784bf33c9ede74900ccff67dc1c58">Priority</a></td></tr>
<tr class="separator:a05e784bf33c9ede74900ccff67dc1c58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88401cae964ba599c80d14623a23eb50"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 15, 13 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#a88401cae964ba599c80d14623a23eb50">res0_0</a></td></tr>
<tr class="separator:a88401cae964ba599c80d14623a23eb50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0005ce6b2712f0e3ed0b91975715aa7a"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 12, 0 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#a0005ce6b2712f0e3ed0b91975715aa7a">pINTID</a></td></tr>
<tr class="separator:a0005ce6b2712f0e3ed0b91975715aa7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9be5626dfc1c0074e638ba4ac1d51f06"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 9 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#a9be5626dfc1c0074e638ba4ac1d51f06">EOI</a></td></tr>
<tr class="separator:a9be5626dfc1c0074e638ba4ac1d51f06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c2913e2b6bbbd82e40ad3efa67f0b19"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 7 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#a8c2913e2b6bbbd82e40ad3efa67f0b19">VGrp1D</a></td></tr>
<tr class="separator:a8c2913e2b6bbbd82e40ad3efa67f0b19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4515e01fa9695877f1b0aae05a37bb85"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 6 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#a4515e01fa9695877f1b0aae05a37bb85">VGrp1E</a></td></tr>
<tr class="separator:a4515e01fa9695877f1b0aae05a37bb85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a038ca52bd8e4955387e98f51f41ddcc7"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 5 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#a038ca52bd8e4955387e98f51f41ddcc7">VGrp0D</a></td></tr>
<tr class="separator:a038ca52bd8e4955387e98f51f41ddcc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaca32629139980e7db84cb80a57e569f"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 4 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#aaca32629139980e7db84cb80a57e569f">VGrp0E</a></td></tr>
<tr class="separator:aaca32629139980e7db84cb80a57e569f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3c846af1378b539916cf419d97f0ef4"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 3 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#af3c846af1378b539916cf419d97f0ef4">NP</a></td></tr>
<tr class="separator:af3c846af1378b539916cf419d97f0ef4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a230e305cb1749cd618b8407fb8ad5dfc"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 2 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#a230e305cb1749cd618b8407fb8ad5dfc">LRENP</a></td></tr>
<tr class="separator:a230e305cb1749cd618b8407fb8ad5dfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abad88df32d0b8a3b7d53b243bed4330c"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 1 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#abad88df32d0b8a3b7d53b243bed4330c">U</a></td></tr>
<tr class="separator:abad88df32d0b8a3b7d53b243bed4330c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8ce705bba4916c2a46cf57108d9d613"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 0 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#ab8ce705bba4916c2a46cf57108d9d613">EOI</a></td></tr>
<tr class="separator:ab8ce705bba4916c2a46cf57108d9d613"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeae42d71f89d0904739eb91e0fc64c43"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 31, 24 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#aeae42d71f89d0904739eb91e0fc64c43">VPMR</a></td></tr>
<tr class="separator:aeae42d71f89d0904739eb91e0fc64c43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9823eacbaf2e226543653b2d21aa5a9"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 23, 21 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#ad9823eacbaf2e226543653b2d21aa5a9">VBPR0</a></td></tr>
<tr class="separator:ad9823eacbaf2e226543653b2d21aa5a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ce426e29bbbd5c93b0913ab2917c630"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 20, 18 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#a3ce426e29bbbd5c93b0913ab2917c630">VBPR1</a></td></tr>
<tr class="separator:a3ce426e29bbbd5c93b0913ab2917c630"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32328c39968bbd282e6106970fe62389"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 17, 10 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#a32328c39968bbd282e6106970fe62389">res0_1</a></td></tr>
<tr class="separator:a32328c39968bbd282e6106970fe62389"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83340fc6e98df925b2e26c8444a3f317"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 9 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#a83340fc6e98df925b2e26c8444a3f317">VEOIM</a></td></tr>
<tr class="separator:a83340fc6e98df925b2e26c8444a3f317"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bdc2d7ae60fc8376cf2f0dd11548043"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 8, 5 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#a7bdc2d7ae60fc8376cf2f0dd11548043">res0_0</a></td></tr>
<tr class="separator:a7bdc2d7ae60fc8376cf2f0dd11548043"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9c5da5d4f2c497656589f1cd9b5260d"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 4 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#af9c5da5d4f2c497656589f1cd9b5260d">VCBPR</a></td></tr>
<tr class="separator:af9c5da5d4f2c497656589f1cd9b5260d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ae95fe0d0b919db0ecf6c4e017ee23c"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 3 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#a5ae95fe0d0b919db0ecf6c4e017ee23c">VFIQEn</a></td></tr>
<tr class="separator:a5ae95fe0d0b919db0ecf6c4e017ee23c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f722622c3db4a409ce9b22cc1ed7b48"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 2 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#a7f722622c3db4a409ce9b22cc1ed7b48">VAckCtl</a></td></tr>
<tr class="separator:a7f722622c3db4a409ce9b22cc1ed7b48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f8afacb66613a460887a956be5b3c7f"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 1 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#a9f8afacb66613a460887a956be5b3c7f">VENG1</a></td></tr>
<tr class="separator:a9f8afacb66613a460887a956be5b3c7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fd16050dbe8559694de8343f9fcfdf7"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 0 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#a0fd16050dbe8559694de8343f9fcfdf7">VENG0</a></td></tr>
<tr class="separator:a0fd16050dbe8559694de8343f9fcfdf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafb430a1c14f3462bb27a3e21ef30a54"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#aafb430a1c14f3462bb27a3e21ef30a54">res0_1</a></td></tr>
<tr class="separator:aafb430a1c14f3462bb27a3e21ef30a54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e6235a27098e8e59c0608464079d706"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 31, 29 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#a0e6235a27098e8e59c0608464079d706">PRIbits</a></td></tr>
<tr class="separator:a0e6235a27098e8e59c0608464079d706"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5012ed033a1d67e938cb4b5d7cb4d644"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 28, 26 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#a5012ed033a1d67e938cb4b5d7cb4d644">PREbits</a></td></tr>
<tr class="separator:a5012ed033a1d67e938cb4b5d7cb4d644"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac72eb4d2aace7288e0487a2263285635"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 25, 23 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#ac72eb4d2aace7288e0487a2263285635">IDbits</a></td></tr>
<tr class="separator:ac72eb4d2aace7288e0487a2263285635"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5a476ac77c0978cc69dc2a9888371d0"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 22 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#ad5a476ac77c0978cc69dc2a9888371d0">SEIS</a></td></tr>
<tr class="separator:ad5a476ac77c0978cc69dc2a9888371d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65b30da02173e92365a77f274ab8c31d"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 21 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#a65b30da02173e92365a77f274ab8c31d">A3V</a></td></tr>
<tr class="separator:a65b30da02173e92365a77f274ab8c31d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b9cff933f412295430a48cc1f09be31"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 20 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#a1b9cff933f412295430a48cc1f09be31">res1</a></td></tr>
<tr class="separator:a1b9cff933f412295430a48cc1f09be31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee7526b5983f11b90dea61ba9021944e"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 19 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#aee7526b5983f11b90dea61ba9021944e">TDS</a></td></tr>
<tr class="separator:aee7526b5983f11b90dea61ba9021944e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad52c98c0ef44a06da7daf3684a9c7d8"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 18, 5 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#aad52c98c0ef44a06da7daf3684a9c7d8">res0_0</a></td></tr>
<tr class="separator:aad52c98c0ef44a06da7daf3684a9c7d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac11b03dbc489fd63512323b0458ecdfd"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 4, 0 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#ac11b03dbc489fd63512323b0458ecdfd">ListRegs</a></td></tr>
<tr class="separator:ac11b03dbc489fd63512323b0458ecdfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bd5a4e687e2e9d4997238384629c151"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 17, 16 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#a8bd5a4e687e2e9d4997238384629c151">res0_1</a></td></tr>
<tr class="separator:a8bd5a4e687e2e9d4997238384629c151"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8faa667f4a018e46a0ce681ae3226ff6"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 7, 2 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#a8faa667f4a018e46a0ce681ae3226ff6">res0_0</a></td></tr>
<tr class="separator:a8faa667f4a018e46a0ce681ae3226ff6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_attribs_classArmISA_1_1BaseISADevice"><td colspan="2" onclick="javascript:toggleInherit('pro_attribs_classArmISA_1_1BaseISADevice')"><img src="closed.png" alt="-"/>&#160;Protected Attributes inherited from <a class="el" href="classArmISA_1_1BaseISADevice.html">ArmISA::BaseISADevice</a></td></tr>
<tr class="memitem:a9300a74a970a77bf117029e41f7bd9e0 inherit pro_attribs_classArmISA_1_1BaseISADevice"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classArmISA_1_1ISA.html">ISA</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1BaseISADevice.html#a9300a74a970a77bf117029e41f7bd9e0">isa</a></td></tr>
<tr class="separator:a9300a74a970a77bf117029e41f7bd9e0 inherit pro_attribs_classArmISA_1_1BaseISADevice"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pro-static-attribs"></a>
Static Protected Attributes</h2></td></tr>
<tr class="memitem:ab4e09e9d211eeb2fdd0fa29d7b29cfad"><td class="memItemLeft" align="right" valign="top">static const uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#ab4e09e9d211eeb2fdd0fa29d7b29cfad">GIC_MIN_BPR</a> = 2</td></tr>
<tr class="separator:ab4e09e9d211eeb2fdd0fa29d7b29cfad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a990507b08ba52887cf2532ff1ee4e16a"><td class="memItemLeft" align="right" valign="top">static const uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#a990507b08ba52887cf2532ff1ee4e16a">GIC_MIN_BPR_NS</a> = <a class="el" href="classGicv3CPUInterface.html#ab4e09e9d211eeb2fdd0fa29d7b29cfad">GIC_MIN_BPR</a> + 1</td></tr>
<tr class="separator:a990507b08ba52887cf2532ff1ee4e16a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a050a187362f52500086c44b3207e2b66"><td class="memItemLeft" align="right" valign="top">static const uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#a050a187362f52500086c44b3207e2b66">VIRTUAL_PRIORITY_BITS</a> = 5</td></tr>
<tr class="separator:a050a187362f52500086c44b3207e2b66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e8d1d4a5291f27f8225e0142d07b231"><td class="memItemLeft" align="right" valign="top">static const uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#a9e8d1d4a5291f27f8225e0142d07b231">VIRTUAL_PREEMPTION_BITS</a> = 5</td></tr>
<tr class="separator:a9e8d1d4a5291f27f8225e0142d07b231"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe424d9bd877e4cd83e08f164ec51f5f"><td class="memItemLeft" align="right" valign="top">static const uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#afe424d9bd877e4cd83e08f164ec51f5f">VIRTUAL_NUM_LIST_REGS</a> = 16</td></tr>
<tr class="separator:afe424d9bd877e4cd83e08f164ec51f5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2d874f812d2ed9343252bf9c5d806b4"><td class="memItemLeft" align="right" valign="top">static const uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#af2d874f812d2ed9343252bf9c5d806b4">GIC_MIN_VBPR</a> = 7 - <a class="el" href="classGicv3CPUInterface.html#a9e8d1d4a5291f27f8225e0142d07b231">VIRTUAL_PREEMPTION_BITS</a></td></tr>
<tr class="separator:af2d874f812d2ed9343252bf9c5d806b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc5abd24fa3c9475f5d6affb42803158"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="classAddrRange.html">AddrRange</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#afc5abd24fa3c9475f5d6affb42803158">GICC_APR</a></td></tr>
<tr class="separator:afc5abd24fa3c9475f5d6affb42803158"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a366644c05d1c7c0075def758e547fded"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="classAddrRange.html">AddrRange</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#a366644c05d1c7c0075def758e547fded">GICC_NSAPR</a></td></tr>
<tr class="separator:a366644c05d1c7c0075def758e547fded"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7eeb458d613a761d271854c12c5d881e"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="classAddrRange.html">AddrRange</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#a7eeb458d613a761d271854c12c5d881e">GICH_APR</a></td></tr>
<tr class="separator:a7eeb458d613a761d271854c12c5d881e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a033b321446479ad019e6fc7f84f06020"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="classAddrRange.html">AddrRange</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#a033b321446479ad019e6fc7f84f06020">GICH_LR</a></td></tr>
<tr class="separator:a033b321446479ad019e6fc7f84f06020"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3be7e3ed66bdc915cdcccdb6793845d7"><td class="memItemLeft" align="right" valign="top">static const uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#a3be7e3ed66bdc915cdcccdb6793845d7">ICH_LR_EL2_STATE_PENDING</a> = 1</td></tr>
<tr class="separator:a3be7e3ed66bdc915cdcccdb6793845d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9a400c1bfd21b0eefb8975cb4931489"><td class="memItemLeft" align="right" valign="top">static const uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#ae9a400c1bfd21b0eefb8975cb4931489">ICH_LR_EL2_STATE_ACTIVE</a> = 2</td></tr>
<tr class="separator:ae9a400c1bfd21b0eefb8975cb4931489"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a596eb2084956e53d405e211beafd400f"><td class="memItemLeft" align="right" valign="top">static const uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#a596eb2084956e53d405e211beafd400f">ICH_LR_EL2_STATE_ACTIVE_PENDING</a> = 3</td></tr>
<tr class="separator:a596eb2084956e53d405e211beafd400f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="friends"></a>
Friends</h2></td></tr>
<tr class="memitem:a39df17eaa07ace8461b7b3e5bedaea7a"><td class="memItemLeft" align="right" valign="top">class&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#a39df17eaa07ace8461b7b3e5bedaea7a">Gicv3Distributor</a></td></tr>
<tr class="separator:a39df17eaa07ace8461b7b3e5bedaea7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4535920595edbb00c1436541ffec039c"><td class="memItemLeft" align="right" valign="top">class&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGicv3CPUInterface.html#a4535920595edbb00c1436541ffec039c">Gicv3Redistributor</a></td></tr>
<tr class="separator:a4535920595edbb00c1436541ffec039c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="inherited"></a>
Additional Inherited Members</h2></td></tr>
<tr class="inherit_header pub_static_methods_classSerializable"><td colspan="2" onclick="javascript:toggleInherit('pub_static_methods_classSerializable')"><img src="closed.png" alt="-"/>&#160;Static Public Member Functions inherited from <a class="el" href="classSerializable.html">Serializable</a></td></tr>
<tr class="memitem:a20c6c398de76a2b81a90f06b8073ff5d inherit pub_static_methods_classSerializable"><td class="memItemLeft" align="right" valign="top">static const std::string &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSerializable.html#a20c6c398de76a2b81a90f06b8073ff5d">currentSection</a> ()</td></tr>
<tr class="memdesc:a20c6c398de76a2b81a90f06b8073ff5d inherit pub_static_methods_classSerializable"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the fully-qualified name of the active section.  <a href="classSerializable.html#a20c6c398de76a2b81a90f06b8073ff5d">More...</a><br /></td></tr>
<tr class="separator:a20c6c398de76a2b81a90f06b8073ff5d inherit pub_static_methods_classSerializable"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35635bf4842a3a12ffb40261879cf243 inherit pub_static_methods_classSerializable"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSerializable.html#a35635bf4842a3a12ffb40261879cf243">serializeAll</a> (const std::string &amp;cpt_dir)</td></tr>
<tr class="separator:a35635bf4842a3a12ffb40261879cf243 inherit pub_static_methods_classSerializable"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e33f134d36aa0cd5a36b3fb461962df inherit pub_static_methods_classSerializable"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSerializable.html#a2e33f134d36aa0cd5a36b3fb461962df">unserializeGlobals</a> (<a class="el" href="classCheckpointIn.html">CheckpointIn</a> &amp;cp)</td></tr>
<tr class="separator:a2e33f134d36aa0cd5a36b3fb461962df inherit pub_static_methods_classSerializable"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_static_attribs_classSerializable"><td colspan="2" onclick="javascript:toggleInherit('pub_static_attribs_classSerializable')"><img src="closed.png" alt="-"/>&#160;Static Public Attributes inherited from <a class="el" href="classSerializable.html">Serializable</a></td></tr>
<tr class="memitem:a3edd16fe55d68f6610ea38ba8a2e0543 inherit pub_static_attribs_classSerializable"><td class="memItemLeft" align="right" valign="top">static int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSerializable.html#a3edd16fe55d68f6610ea38ba8a2e0543">ckptCount</a> = 0</td></tr>
<tr class="separator:a3edd16fe55d68f6610ea38ba8a2e0543 inherit pub_static_attribs_classSerializable"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa55994e6905bd7a5a739df8b748fe749 inherit pub_static_attribs_classSerializable"><td class="memItemLeft" align="right" valign="top">static int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSerializable.html#aa55994e6905bd7a5a739df8b748fe749">ckptMaxCount</a> = 0</td></tr>
<tr class="separator:aa55994e6905bd7a5a739df8b748fe749 inherit pub_static_attribs_classSerializable"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ddcadfd3045221bee368bddb20a9f9f inherit pub_static_attribs_classSerializable"><td class="memItemLeft" align="right" valign="top">static int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSerializable.html#a2ddcadfd3045221bee368bddb20a9f9f">ckptPrevCount</a> = -1</td></tr>
<tr class="separator:a2ddcadfd3045221bee368bddb20a9f9f inherit pub_static_attribs_classSerializable"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00052">52</a> of file <a class="el" href="gic__v3__cpu__interface_8hh_source.html">gic_v3_cpu_interface.hh</a>.</p>
</div><h2 class="groupheader">Member Enumeration Documentation</h2>
<a id="a752405ead69c5ac5ea12772b6480ead7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a752405ead69c5ac5ea12772b6480ead7">&#9670;&nbsp;</a></span>anonymous enum</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">anonymous enum</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a752405ead69c5ac5ea12772b6480ead7ad057b11b065c792a3b1b64e7090e0062"></a>GICC_CTLR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a752405ead69c5ac5ea12772b6480ead7a26c44eb7f79c0064f3938caf53a88c1b"></a>GICC_PMR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a752405ead69c5ac5ea12772b6480ead7ad7422188a7d21c391e6eecba5f61cf65"></a>GICC_BPR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a752405ead69c5ac5ea12772b6480ead7aa5e67b53b231cfe7a70668b2ca155dc0"></a>GICC_IAR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a752405ead69c5ac5ea12772b6480ead7a3b7693bdab8d6db584b3270ecdc758bf"></a>GICC_EOIR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a752405ead69c5ac5ea12772b6480ead7a94fab34bcaa1f24c3357ec9eb8d51327"></a>GICC_RPR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a752405ead69c5ac5ea12772b6480ead7a903a07b19902912ad5407d44b76f1b1f"></a>GICC_HPPI&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a752405ead69c5ac5ea12772b6480ead7a9b0bdbca46a36e819cfa3d907e7cc968"></a>GICC_ABPR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a752405ead69c5ac5ea12772b6480ead7a861d7d4b8d5a4f2ea00d4ef0e110cb29"></a>GICC_AIAR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a752405ead69c5ac5ea12772b6480ead7ab68fdc7279020052861b4c5bd3790519"></a>GICC_AEOIR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a752405ead69c5ac5ea12772b6480ead7a336343abf666639d7af122f673bbaa5e"></a>GICC_AHPPIR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a752405ead69c5ac5ea12772b6480ead7aa7052a86bf1f0c453a46888fc5e334e9"></a>GICC_STATUSR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a752405ead69c5ac5ea12772b6480ead7a9f392049b71b675bd969fdd9fe7029b7"></a>GICC_IIDR&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00165">165</a> of file <a class="el" href="gic__v3__cpu__interface_8hh_source.html">gic_v3_cpu_interface.hh</a>.</p>

</div>
</div>
<a id="ad76ef063ed7fe23de15ccb8f9c3104ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad76ef063ed7fe23de15ccb8f9c3104ab">&#9670;&nbsp;</a></span>anonymous enum</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">anonymous enum</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ad76ef063ed7fe23de15ccb8f9c3104aba9fa9bd3d4edf6d4372e239535bd2478d"></a>GICH_HCR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ad76ef063ed7fe23de15ccb8f9c3104aba00243b3aaf23d950c6032066ea852b43"></a>GICH_VTR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ad76ef063ed7fe23de15ccb8f9c3104aba0997a136dfae33ddc35b5f11fac248d0"></a>GICH_VMCR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ad76ef063ed7fe23de15ccb8f9c3104aba06e3422fd12b3126c00818ad94a6d65f"></a>GICH_MISR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ad76ef063ed7fe23de15ccb8f9c3104aba1d949b9b835bc52b86f28d645c7664e6"></a>GICH_EISR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ad76ef063ed7fe23de15ccb8f9c3104aba2de3786189faeb27a9f5bacdd1ac8ae1"></a>GICH_ELRSR&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00185">185</a> of file <a class="el" href="gic__v3__cpu__interface_8hh_source.html">gic_v3_cpu_interface.hh</a>.</p>

</div>
</div>
<h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="a8674ef428fd155877a469e9ec8b6de25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8674ef428fd155877a469e9ec8b6de25">&#9670;&nbsp;</a></span>Gicv3CPUInterface()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Gicv3CPUInterface::Gicv3CPUInterface </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classGicv3.html">Gicv3</a> *&#160;</td>
          <td class="paramname"><em>gic</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>cpu_id</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l00054">54</a> of file <a class="el" href="gic__v3__cpu__interface_8cc_source.html">gic_v3_cpu_interface.cc</a>.</p>

<p class="reference">References <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00162">hppi</a>, <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00157">Gicv3CPUInterface::hppi_t::intid</a>, <a class="el" href="gic__v3_8hh_source.html#l00075">Gicv3::INTID_SPURIOUS</a>, and <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00158">Gicv3CPUInterface::hppi_t::prio</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="aafe203e12c54a3a9133a6f1ca448c1b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aafe203e12c54a3a9133a6f1ca448c1b1">&#9670;&nbsp;</a></span>BitUnion32()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">Gicv3CPUInterface::BitUnion32 </td>
          <td>(</td>
          <td class="paramtype">ICH_LRC&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a7c95ef044c11b05069a7aa6b93875bbb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c95ef044c11b05069a7aa6b93875bbb">&#9670;&nbsp;</a></span>BitUnion64() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">Gicv3CPUInterface::BitUnion64 </td>
          <td>(</td>
          <td class="paramtype">ICC_CTLR_EL1&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a780a5e1f1d2d29e6e812e72c93d28b31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a780a5e1f1d2d29e6e812e72c93d28b31">&#9670;&nbsp;</a></span>BitUnion64() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">Gicv3CPUInterface::BitUnion64 </td>
          <td>(</td>
          <td class="paramtype">ICH_HCR_EL2&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ac40bf9aff664c65b0d34b61dee76960c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac40bf9aff664c65b0d34b61dee76960c">&#9670;&nbsp;</a></span>bpr1()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> Gicv3CPUInterface::bpr1 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classGicv3.html#a11d4b53b47b2dc92b1f7d4d708902f1d">Gicv3::GroupId</a>&#160;</td>
          <td class="paramname"><em>group</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02535">2535</a> of file <a class="el" href="gic__v3__cpu__interface_8cc_source.html">gic_v3_cpu_interface.cc</a>.</p>

<p class="reference">References <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02337">currEL()</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00587">ArmISA::EL1</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00589">ArmISA::EL3</a>, <a class="el" href="gic__v3_8hh_source.html#l00094">Gicv3::G1NS</a>, <a class="el" href="gic__v3_8hh_source.html#l00093">Gicv3::G1S</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l00100">getHCREL2IMO()</a>, <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00146">GIC_MIN_BPR</a>, <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00148">GIC_MIN_BPR_NS</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02362">haveEL()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02325">inSecureState()</a>, <a class="el" href="isa__device_8hh_source.html#l00086">ArmISA::BaseISADevice::isa</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02396">isEL3OrMon()</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00683">ArmISA::MISCREG_ICC_BPR0_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00709">ArmISA::MISCREG_ICC_BPR1_EL1_NS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00710">ArmISA::MISCREG_ICC_BPR1_EL1_S</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00712">ArmISA::MISCREG_ICC_CTLR_EL1_NS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00713">ArmISA::MISCREG_ICC_CTLR_EL1_S</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00787">ArmISA::MISCREG_ICV_BPR1_EL1</a>, <a class="el" href="logging_8hh_source.html#l00167">panic</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l00114">readMiscReg()</a>, and <a class="el" href="arm_2isa_8cc_source.html#l00431">ArmISA::ISA::readMiscRegNoEffect()</a>.</p>

<p class="reference">Referenced by <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l01918">groupPriorityMask()</a>, and <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l00114">readMiscReg()</a>.</p>

</div>
</div>
<a id="a4edc20dbaa28e0280328dec3c33edd47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4edc20dbaa28e0280328dec3c33edd47">&#9670;&nbsp;</a></span>currEL()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int Gicv3CPUInterface::currEL </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02337">2337</a> of file <a class="el" href="gic__v3__cpu__interface_8cc_source.html">gic_v3_cpu_interface.cc</a>.</p>

<p class="reference">References <a class="el" href="isa__device_8hh_source.html#l00086">ArmISA::BaseISADevice::isa</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00058">ArmISA::MISCREG_CPSR</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00606">ArmISA::MODE_HYP</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00604">ArmISA::MODE_MON</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00600">ArmISA::MODE_USER</a>, and <a class="el" href="arm_2isa_8cc_source.html#l00431">ArmISA::ISA::readMiscRegNoEffect()</a>.</p>

<p class="reference">Referenced by <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02535">bpr1()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l01674">getHPPIR1()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02220">intSignalType()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l00114">readMiscReg()</a>, and <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l00734">setMiscReg()</a>.</p>

</div>
</div>
<a id="ae115ee58c8bfc3298df894f1788a6958"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae115ee58c8bfc3298df894f1788a6958">&#9670;&nbsp;</a></span>deactivateIRQ()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void Gicv3CPUInterface::deactivateIRQ </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>intid</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classGicv3.html#a11d4b53b47b2dc92b1f7d4d708902f1d">Gicv3::GroupId</a>&#160;</td>
          <td class="paramname"><em>group</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l01879">1879</a> of file <a class="el" href="gic__v3__cpu__interface_8cc_source.html">gic_v3_cpu_interface.cc</a>.</p>

<p class="reference">References <a class="el" href="gic__v3__distributor_8cc_source.html#l01150">Gicv3Distributor::deactivateIRQ()</a>, <a class="el" href="gic__v3__redistributor_8cc_source.html#l00975">Gicv3Redistributor::deactivateIRQ()</a>, <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00063">distributor</a>, <a class="el" href="gic__v3_8hh_source.html#l00073">Gicv3::INTID_SECURE</a>, <a class="el" href="gic__v3_8hh_source.html#l00080">Gicv3::PPI_MAX</a>, <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00062">redistributor</a>, <a class="el" href="gic__v3_8hh_source.html#l00078">Gicv3::SGI_MAX</a>, and <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02021">updateDistributor()</a>.</p>

<p class="reference">Referenced by <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l00734">setMiscReg()</a>, and <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l01893">virtualDeactivateIRQ()</a>.</p>

</div>
</div>
<a id="aefe793f4ff799ae3f0112882d048b4b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aefe793f4ff799ae3f0112882d048b4b8">&#9670;&nbsp;</a></span>dropPriority()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void Gicv3CPUInterface::dropPriority </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classGicv3.html#a11d4b53b47b2dc92b1f7d4d708902f1d">Gicv3::GroupId</a>&#160;</td>
          <td class="paramname"><em>group</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l01709">1709</a> of file <a class="el" href="gic__v3__cpu__interface_8cc_source.html">gic_v3_cpu_interface.cc</a>.</p>

<p class="reference">References <a class="el" href="gic__v3_8hh_source.html#l00092">Gicv3::G0S</a>, <a class="el" href="gic__v3_8hh_source.html#l00094">Gicv3::G1NS</a>, <a class="el" href="gic__v3_8hh_source.html#l00093">Gicv3::G1S</a>, <a class="el" href="isa__device_8hh_source.html#l00086">ArmISA::BaseISADevice::isa</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00684">ArmISA::MISCREG_ICC_AP0R0_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00689">ArmISA::MISCREG_ICC_AP1R0_EL1_NS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00690">ArmISA::MISCREG_ICC_AP1R0_EL1_S</a>, <a class="el" href="logging_8hh_source.html#l00167">panic</a>, <a class="el" href="arm_2isa_8cc_source.html#l00431">ArmISA::ISA::readMiscRegNoEffect()</a>, <a class="el" href="arm_2isa_8cc_source.html#l00762">ArmISA::ISA::setMiscRegNoEffect()</a>, and <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02027">update()</a>.</p>

<p class="reference">Referenced by <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l00734">setMiscReg()</a>.</p>

</div>
</div>
<a id="a8aa7faa09704335b3dc6ec3ab80f3177"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8aa7faa09704335b3dc6ec3ab80f3177">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[1/14]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">Gicv3CPUInterface::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">ICC_CTLR_EL1&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="aa1431cd06a855c9888f3d71655464099"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1431cd06a855c9888f3d71655464099">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[2/14]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">Gicv3CPUInterface::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">ICC_CTLR_EL3&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a2207c278edee9c58eb22a0e0aef6ae7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2207c278edee9c58eb22a0e0aef6ae7d">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[3/14]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">Gicv3CPUInterface::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">ICC_IGRPEN0_EL1&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a45c74c4b4eb70ac1df24f1f250015190"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45c74c4b4eb70ac1df24f1f250015190">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[4/14]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">Gicv3CPUInterface::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">ICC_IGRPEN1_EL1&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="aaa3286fe1cb639a55dda2a0396924f9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa3286fe1cb639a55dda2a0396924f9d">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[5/14]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">Gicv3CPUInterface::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">ICC_IGRPEN1_EL3&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a7379b8014016a500d2b0621323ba998d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7379b8014016a500d2b0621323ba998d">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[6/14]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">Gicv3CPUInterface::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">ICC_SRE_EL1&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a67041a4561599b558f894c232d9cb9fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67041a4561599b558f894c232d9cb9fa">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[7/14]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">Gicv3CPUInterface::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">ICC_SRE_EL2&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="aeebcf3673f3f28a80a6ccfa3f8408d6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeebcf3673f3f28a80a6ccfa3f8408d6e">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[8/14]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">Gicv3CPUInterface::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">ICC_SRE_EL3&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ac24278622d16c71c5deaac0b8cdd79d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac24278622d16c71c5deaac0b8cdd79d1">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[9/14]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">Gicv3CPUInterface::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">ICH_HCR_EL2&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a8112ee5be42af6ddffdbe8f7fe7c153a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8112ee5be42af6ddffdbe8f7fe7c153a">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[10/14]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">Gicv3CPUInterface::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">ICH_LR_EL2&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a73c1bde5d56457baa76d4333a5ab5866"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73c1bde5d56457baa76d4333a5ab5866">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[11/14]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">Gicv3CPUInterface::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">ICH_LRC&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ae9e26c8d86dd94ec1d29e69ca7bd1110"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9e26c8d86dd94ec1d29e69ca7bd1110">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[12/14]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">Gicv3CPUInterface::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">ICH_MISR_EL2&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ac9d7dad37006bf25431a85ecc0380983"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9d7dad37006bf25431a85ecc0380983">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[13/14]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">Gicv3CPUInterface::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">ICH_VMCR_EL2&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="af40a38f9bf64063847d3cc966a9861f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af40a38f9bf64063847d3cc966a9861f4">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[14/14]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">Gicv3CPUInterface::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">ICH_VTR_EL2&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ab9f254caf6287f8ffcf31ec3e4f7bb30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9f254caf6287f8ffcf31ec3e4f7bb30">&#9670;&nbsp;</a></span>eoiMaintenanceInterruptStatus()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t Gicv3CPUInterface::eoiMaintenanceInterruptStatus </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02414">2414</a> of file <a class="el" href="gic__v3__cpu__interface_8cc_source.html">gic_v3_cpu_interface.cc</a>.</p>

<p class="reference">References <a class="el" href="isa__device_8hh_source.html#l00086">ArmISA::BaseISADevice::isa</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00741">ArmISA::MISCREG_ICH_LR0_EL2</a>, <a class="el" href="arm_2isa_8cc_source.html#l00431">ArmISA::ISA::readMiscRegNoEffect()</a>, and <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00152">VIRTUAL_NUM_LIST_REGS</a>.</p>

<p class="reference">Referenced by <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02447">maintenanceInterruptStatus()</a>, and <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l00114">readMiscReg()</a>.</p>

</div>
</div>
<a id="a3af4324438ec9965f184089ef7d3666c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3af4324438ec9965f184089ef7d3666c">&#9670;&nbsp;</a></span>generateSGI()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void Gicv3CPUInterface::generateSGI </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a>&#160;</td>
          <td class="paramname"><em>val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classGicv3.html#a11d4b53b47b2dc92b1f7d4d708902f1d">Gicv3::GroupId</a>&#160;</td>
          <td class="paramname"><em>group</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l01768">1768</a> of file <a class="el" href="gic__v3__cpu__interface_8cc_source.html">gic_v3_cpu_interface.cc</a>.</p>

<p class="reference">References <a class="el" href="gic__v3__distributor_8cc_source.html#l01143">Gicv3Distributor::activateIRQ()</a>, <a class="el" href="gic__v3__redistributor_8cc_source.html#l00968">Gicv3Redistributor::activateIRQ()</a>, <a class="el" href="bitfield_8hh_source.html#l00072">bits()</a>, <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00063">distributor</a>, <a class="el" href="gic__v3_8hh_source.html#l00092">Gicv3::G0S</a>, <a class="el" href="gic__v3_8hh_source.html#l00094">Gicv3::G1NS</a>, <a class="el" href="gic__v3_8hh_source.html#l00093">Gicv3::G1S</a>, <a class="el" href="gic__v3__redistributor_8cc_source.html#l00981">Gicv3Redistributor::getAffinity()</a>, <a class="el" href="gic__v3_8hh_source.html#l00149">Gicv3::getRedistributor()</a>, <a class="el" href="base__gic_8hh_source.html#l00106">BaseGic::getSystem()</a>, <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00061">gic</a>, <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00162">hppi</a>, <a class="el" href="miscregs__types_8hh_source.html#l00066">ArmISA::i</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02325">inSecureState()</a>, <a class="el" href="gic__v3_8hh_source.html#l00073">Gicv3::INTID_SECURE</a>, <a class="el" href="isa__device_8hh_source.html#l00086">ArmISA::BaseISADevice::isa</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00684">ArmISA::MISCREG_ICC_AP0R0_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00689">ArmISA::MISCREG_ICC_AP1R0_EL1_NS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00690">ArmISA::MISCREG_ICC_AP1R0_EL1_S</a>, <a class="el" href="miscregs__types_8hh_source.html#l00311">ArmISA::ns</a>, <a class="el" href="sim_2system_8hh_source.html#l00203">System::numContexts()</a>, <a class="el" href="logging_8hh_source.html#l00167">panic</a>, <a class="el" href="gic__v3_8hh_source.html#l00080">Gicv3::PPI_MAX</a>, <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00158">Gicv3CPUInterface::hppi_t::prio</a>, <a class="el" href="arm_2isa_8cc_source.html#l00431">ArmISA::ISA::readMiscRegNoEffect()</a>, <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00062">redistributor</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l00073">resetHppi()</a>, <a class="el" href="miscregs__types_8hh_source.html#l00351">ArmISA::rs</a>, <a class="el" href="gic__v3__redistributor_8cc_source.html#l00716">Gicv3Redistributor::sendSGI()</a>, <a class="el" href="gic__v3__redistributor_8cc_source.html#l00892">Gicv3Redistributor::setClrLPI()</a>, <a class="el" href="arm_2isa_8cc_source.html#l00762">ArmISA::ISA::setMiscRegNoEffect()</a>, <a class="el" href="gic__v3_8hh_source.html#l00078">Gicv3::SGI_MAX</a>, <a class="el" href="gic__v3__redistributor_8hh_source.html#l00195">Gicv3Redistributor::SMALLEST_LPI_ID</a>, and <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02021">updateDistributor()</a>.</p>

<p class="reference">Referenced by <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l00734">setMiscReg()</a>.</p>

</div>
</div>
<a id="a81ce85a382b8f2178111efccb272b4dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81ce85a382b8f2178111efccb272b4dd">&#9670;&nbsp;</a></span>getHCREL2FMO()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool Gicv3CPUInterface::getHCREL2FMO </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l00086">86</a> of file <a class="el" href="gic__v3__cpu__interface_8cc_source.html">gic_v3_cpu_interface.cc</a>.</p>

<p class="reference">References <a class="el" href="isa__device_8hh_source.html#l00086">ArmISA::BaseISADevice::isa</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00472">ArmISA::MISCREG_HCR_EL2</a>, and <a class="el" href="arm_2isa_8cc_source.html#l00431">ArmISA::ISA::readMiscRegNoEffect()</a>.</p>

<p class="reference">Referenced by <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l00114">readMiscReg()</a>, and <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l00734">setMiscReg()</a>.</p>

</div>
</div>
<a id="a89023cbb028c98e16836f959879de6b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89023cbb028c98e16836f959879de6b0">&#9670;&nbsp;</a></span>getHCREL2IMO()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool Gicv3CPUInterface::getHCREL2IMO </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l00100">100</a> of file <a class="el" href="gic__v3__cpu__interface_8cc_source.html">gic_v3_cpu_interface.cc</a>.</p>

<p class="reference">References <a class="el" href="isa__device_8hh_source.html#l00086">ArmISA::BaseISADevice::isa</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00472">ArmISA::MISCREG_HCR_EL2</a>, and <a class="el" href="arm_2isa_8cc_source.html#l00431">ArmISA::ISA::readMiscRegNoEffect()</a>.</p>

<p class="reference">Referenced by <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02535">bpr1()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l00114">readMiscReg()</a>, and <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l00734">setMiscReg()</a>.</p>

</div>
</div>
<a id="abfc774002b7b3e1e8ef3f27dbc9e0ab2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abfc774002b7b3e1e8ef3f27dbc9e0ab2">&#9670;&nbsp;</a></span>getHPPIR0()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Gicv3CPUInterface::getHPPIR0 </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l01648">1648</a> of file <a class="el" href="gic__v3__cpu__interface_8cc_source.html">gic_v3_cpu_interface.cc</a>.</p>

<p class="reference">References <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00063">distributor</a>, <a class="el" href="gic__v3__distributor_8hh_source.html#l00149">Gicv3Distributor::DS</a>, <a class="el" href="gic__v3_8hh_source.html#l00092">Gicv3::G0S</a>, <a class="el" href="gic__v3_8hh_source.html#l00094">Gicv3::G1NS</a>, <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00159">Gicv3CPUInterface::hppi_t::group</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02298">groupEnabled()</a>, <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00162">hppi</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02325">inSecureState()</a>, <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00157">Gicv3CPUInterface::hppi_t::intid</a>, <a class="el" href="gic__v3_8hh_source.html#l00074">Gicv3::INTID_NONSECURE</a>, <a class="el" href="gic__v3_8hh_source.html#l00073">Gicv3::INTID_SECURE</a>, <a class="el" href="gic__v3_8hh_source.html#l00075">Gicv3::INTID_SPURIOUS</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02396">isEL3OrMon()</a>, and <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00158">Gicv3CPUInterface::hppi_t::prio</a>.</p>

<p class="reference">Referenced by <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l00114">readMiscReg()</a>.</p>

</div>
</div>
<a id="a4d0819f1c60dd3f6f5bbf4fb53620c03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d0819f1c60dd3f6f5bbf4fb53620c03">&#9670;&nbsp;</a></span>getHPPIR1()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Gicv3CPUInterface::getHPPIR1 </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l01674">1674</a> of file <a class="el" href="gic__v3__cpu__interface_8cc_source.html">gic_v3_cpu_interface.cc</a>.</p>

<p class="reference">References <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02337">currEL()</a>, <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00063">distributor</a>, <a class="el" href="gic__v3__distributor_8hh_source.html#l00149">Gicv3Distributor::DS</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00589">ArmISA::EL3</a>, <a class="el" href="gic__v3_8hh_source.html#l00092">Gicv3::G0S</a>, <a class="el" href="gic__v3_8hh_source.html#l00094">Gicv3::G1NS</a>, <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00159">Gicv3CPUInterface::hppi_t::group</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02298">groupEnabled()</a>, <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00162">hppi</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02325">inSecureState()</a>, <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00157">Gicv3CPUInterface::hppi_t::intid</a>, <a class="el" href="gic__v3_8hh_source.html#l00074">Gicv3::INTID_NONSECURE</a>, <a class="el" href="gic__v3_8hh_source.html#l00073">Gicv3::INTID_SECURE</a>, <a class="el" href="gic__v3_8hh_source.html#l00075">Gicv3::INTID_SPURIOUS</a>, <a class="el" href="isa__device_8hh_source.html#l00086">ArmISA::BaseISADevice::isa</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02396">isEL3OrMon()</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00722">ArmISA::MISCREG_ICC_CTLR_EL3</a>, <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00158">Gicv3CPUInterface::hppi_t::prio</a>, and <a class="el" href="arm_2isa_8cc_source.html#l00431">ArmISA::ISA::readMiscRegNoEffect()</a>.</p>

<p class="reference">Referenced by <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l00114">readMiscReg()</a>.</p>

</div>
</div>
<a id="aba8ca3f3b3dc9a6cd3704617e552bbb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba8ca3f3b3dc9a6cd3704617e552bbb2">&#9670;&nbsp;</a></span>getHPPVILR()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int Gicv3CPUInterface::getHPPVILR </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02107">2107</a> of file <a class="el" href="gic__v3__cpu__interface_8cc_source.html">gic_v3_cpu_interface.cc</a>.</p>

<p class="reference">References <a class="el" href="miscregs__types_8hh_source.html#l00066">ArmISA::i</a>, <a class="el" href="gic__v3_8hh_source.html#l00085">Gicv3::INT_PENDING</a>, <a class="el" href="isa__device_8hh_source.html#l00086">ArmISA::BaseISADevice::isa</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00741">ArmISA::MISCREG_ICH_LR0_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00740">ArmISA::MISCREG_ICH_VMCR_EL2</a>, and <a class="el" href="arm_2isa_8cc_source.html#l00431">ArmISA::ISA::readMiscRegNoEffect()</a>.</p>

<p class="reference">Referenced by <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l00114">readMiscReg()</a>, and <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02061">virtualUpdate()</a>.</p>

</div>
</div>
<a id="afd16201e1770c3878ba106923bb67b40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd16201e1770c3878ba106923bb67b40">&#9670;&nbsp;</a></span>groupEnabled()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool Gicv3CPUInterface::groupEnabled </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classGicv3.html#a11d4b53b47b2dc92b1f7d4d708902f1d">Gicv3::GroupId</a>&#160;</td>
          <td class="paramname"><em>group</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02298">2298</a> of file <a class="el" href="gic__v3__cpu__interface_8cc_source.html">gic_v3_cpu_interface.cc</a>.</p>

<p class="reference">References <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00063">distributor</a>, <a class="el" href="gic__v3__distributor_8hh_source.html#l00152">Gicv3Distributor::EnableGrp0</a>, <a class="el" href="gic__v3__distributor_8hh_source.html#l00151">Gicv3Distributor::EnableGrp1NS</a>, <a class="el" href="gic__v3__distributor_8hh_source.html#l00150">Gicv3Distributor::EnableGrp1S</a>, <a class="el" href="gic__v3_8hh_source.html#l00092">Gicv3::G0S</a>, <a class="el" href="gic__v3_8hh_source.html#l00094">Gicv3::G1NS</a>, <a class="el" href="gic__v3_8hh_source.html#l00093">Gicv3::G1S</a>, <a class="el" href="isa__device_8hh_source.html#l00086">ArmISA::BaseISADevice::isa</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00717">ArmISA::MISCREG_ICC_IGRPEN0_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00719">ArmISA::MISCREG_ICC_IGRPEN1_EL1_NS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00720">ArmISA::MISCREG_ICC_IGRPEN1_EL1_S</a>, <a class="el" href="logging_8hh_source.html#l00167">panic</a>, and <a class="el" href="arm_2isa_8cc_source.html#l00431">ArmISA::ISA::readMiscRegNoEffect()</a>.</p>

<p class="reference">Referenced by <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l01648">getHPPIR0()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l01674">getHPPIR1()</a>, and <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02250">hppiCanPreempt()</a>.</p>

</div>
</div>
<a id="a898fac92a58b216d1bb186ba5030212d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a898fac92a58b216d1bb186ba5030212d">&#9670;&nbsp;</a></span>groupPriorityMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Gicv3CPUInterface::groupPriorityMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classGicv3.html#a11d4b53b47b2dc92b1f7d4d708902f1d">Gicv3::GroupId</a>&#160;</td>
          <td class="paramname"><em>group</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l01918">1918</a> of file <a class="el" href="gic__v3__cpu__interface_8cc_source.html">gic_v3_cpu_interface.cc</a>.</p>

<p class="reference">References <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02535">bpr1()</a>, <a class="el" href="gic__v3_8hh_source.html#l00092">Gicv3::G0S</a>, <a class="el" href="gic__v3_8hh_source.html#l00094">Gicv3::G1NS</a>, <a class="el" href="gic__v3_8hh_source.html#l00093">Gicv3::G1S</a>, <a class="el" href="isa__device_8hh_source.html#l00086">ArmISA::BaseISADevice::isa</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00683">ArmISA::MISCREG_ICC_BPR0_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00712">ArmISA::MISCREG_ICC_CTLR_EL1_NS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00713">ArmISA::MISCREG_ICC_CTLR_EL1_S</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l00114">readMiscReg()</a>, <a class="el" href="arm_2isa_8cc_source.html#l00431">ArmISA::ISA::readMiscRegNoEffect()</a>, and <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00253">U</a>.</p>

<p class="reference">Referenced by <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02250">hppiCanPreempt()</a>.</p>

</div>
</div>
<a id="a7741831db784644d94b3797bbbfc884c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7741831db784644d94b3797bbbfc884c">&#9670;&nbsp;</a></span>haveEL()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool Gicv3CPUInterface::haveEL </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98d">ArmISA::ExceptionLevel</a>&#160;</td>
          <td class="paramname"><em>el</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02362">2362</a> of file <a class="el" href="gic__v3__cpu__interface_8cc_source.html">gic_v3_cpu_interface.cc</a>.</p>

<p class="reference">References <a class="el" href="arch_2arm_2types_8hh_source.html#l00586">ArmISA::EL0</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00587">ArmISA::EL1</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00588">ArmISA::EL2</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00589">ArmISA::EL3</a>, <a class="el" href="base__gic_8hh_source.html#l00106">BaseGic::getSystem()</a>, <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00061">gic</a>, <a class="el" href="arch_2arm_2system_8hh_source.html#l00191">ArmSystem::haveSecurity()</a>, <a class="el" href="arch_2arm_2system_8hh_source.html#l00200">ArmSystem::haveVirtualization()</a>, and <a class="el" href="logging_8hh_source.html#l00212">warn</a>.</p>

<p class="reference">Referenced by <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02535">bpr1()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02396">isEL3OrMon()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02382">isSecureBelowEL3()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l00114">readMiscReg()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l00734">setMiscReg()</a>, and <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02027">update()</a>.</p>

</div>
</div>
<a id="afb091c8a3a1c3f79427f4a4476f9fd60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb091c8a3a1c3f79427f4a4476f9fd60">&#9670;&nbsp;</a></span>highestActiveGroup()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int Gicv3CPUInterface::highestActiveGroup </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l01999">1999</a> of file <a class="el" href="gic__v3__cpu__interface_8cc_source.html">gic_v3_cpu_interface.cc</a>.</p>

<p class="reference">References <a class="el" href="bitfield_8hh_source.html#l00298">ctz32()</a>, <a class="el" href="gic__v3_8hh_source.html#l00092">Gicv3::G0S</a>, <a class="el" href="gic__v3_8hh_source.html#l00094">Gicv3::G1NS</a>, <a class="el" href="gic__v3_8hh_source.html#l00093">Gicv3::G1S</a>, <a class="el" href="isa__device_8hh_source.html#l00086">ArmISA::BaseISADevice::isa</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00684">ArmISA::MISCREG_ICC_AP0R0_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00689">ArmISA::MISCREG_ICC_AP1R0_EL1_NS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00690">ArmISA::MISCREG_ICC_AP1R0_EL1_S</a>, and <a class="el" href="arm_2isa_8cc_source.html#l00431">ArmISA::ISA::readMiscRegNoEffect()</a>.</p>

<p class="reference">Referenced by <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l00734">setMiscReg()</a>.</p>

</div>
</div>
<a id="a041b33733b065f6335a8f6c3c53ea1c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a041b33733b065f6335a8f6c3c53ea1c0">&#9670;&nbsp;</a></span>highestActivePriority()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t Gicv3CPUInterface::highestActivePriority </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02283">2283</a> of file <a class="el" href="gic__v3__cpu__interface_8cc_source.html">gic_v3_cpu_interface.cc</a>.</p>

<p class="reference">References <a class="el" href="bitfield_8hh_source.html#l00298">ctz32()</a>, <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00146">GIC_MIN_BPR</a>, <a class="el" href="isa__device_8hh_source.html#l00086">ArmISA::BaseISADevice::isa</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00684">ArmISA::MISCREG_ICC_AP0R0_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00689">ArmISA::MISCREG_ICC_AP1R0_EL1_NS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00690">ArmISA::MISCREG_ICC_AP1R0_EL1_S</a>, and <a class="el" href="arm_2isa_8cc_source.html#l00431">ArmISA::ISA::readMiscRegNoEffect()</a>.</p>

<p class="reference">Referenced by <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02250">hppiCanPreempt()</a>, and <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l00114">readMiscReg()</a>.</p>

</div>
</div>
<a id="a35e150de070446181b9af5defbc1c44e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35e150de070446181b9af5defbc1c44e">&#9670;&nbsp;</a></span>hppiCanPreempt()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool Gicv3CPUInterface::hppiCanPreempt </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02250">2250</a> of file <a class="el" href="gic__v3__cpu__interface_8cc_source.html">gic_v3_cpu_interface.cc</a>.</p>

<p class="reference">References <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00159">Gicv3CPUInterface::hppi_t::group</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02298">groupEnabled()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l01918">groupPriorityMask()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02283">highestActivePriority()</a>, <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00162">hppi</a>, <a class="el" href="isa__device_8hh_source.html#l00086">ArmISA::BaseISADevice::isa</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00679">ArmISA::MISCREG_ICC_PMR_EL1</a>, <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00158">Gicv3CPUInterface::hppi_t::prio</a>, and <a class="el" href="arm_2isa_8cc_source.html#l00431">ArmISA::ISA::readMiscRegNoEffect()</a>.</p>

<p class="reference">Referenced by <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l00114">readMiscReg()</a>, and <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02027">update()</a>.</p>

</div>
</div>
<a id="a7b022fedba1e7416860e601b26a852e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b022fedba1e7416860e601b26a852e7">&#9670;&nbsp;</a></span>hppviCanPreempt()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool Gicv3CPUInterface::hppviCanPreempt </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>lrIdx</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02151">2151</a> of file <a class="el" href="gic__v3__cpu__interface_8cc_source.html">gic_v3_cpu_interface.cc</a>.</p>

<p class="reference">References <a class="el" href="bitfield_8hh_source.html#l00072">bits()</a>, <a class="el" href="gic__v3_8hh_source.html#l00092">Gicv3::G0S</a>, <a class="el" href="gic__v3_8hh_source.html#l00094">Gicv3::G1NS</a>, <a class="el" href="isa__device_8hh_source.html#l00086">ArmISA::BaseISADevice::isa</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00735">ArmISA::MISCREG_ICH_HCR_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00741">ArmISA::MISCREG_ICH_LR0_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00740">ArmISA::MISCREG_ICH_VMCR_EL2</a>, <a class="el" href="arm_2isa_8cc_source.html#l00431">ArmISA::ISA::readMiscRegNoEffect()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l01949">virtualGroupPriorityMask()</a>, and <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02187">virtualHighestActivePriority()</a>.</p>

<p class="reference">Referenced by <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l00114">readMiscReg()</a>, and <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02061">virtualUpdate()</a>.</p>

</div>
</div>
<a id="a03be1621057b81456118ce87c54db3ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03be1621057b81456118ce87c54db3ec">&#9670;&nbsp;</a></span>init()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void Gicv3CPUInterface::init </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l00066">66</a> of file <a class="el" href="gic__v3__cpu__interface_8cc_source.html">gic_v3_cpu_interface.cc</a>.</p>

<p class="reference">References <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00064">cpuId</a>, <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00063">distributor</a>, <a class="el" href="gic__v3_8hh_source.html#l00143">Gicv3::getDistributor()</a>, <a class="el" href="gic__v3_8hh_source.html#l00149">Gicv3::getRedistributor()</a>, <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00061">gic</a>, and <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00062">redistributor</a>.</p>

</div>
</div>
<a id="a4d753fca2127d738449bc50a79ac27d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d753fca2127d738449bc50a79ac27d0">&#9670;&nbsp;</a></span>inSecureState()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool Gicv3CPUInterface::inSecureState </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02325">2325</a> of file <a class="el" href="gic__v3__cpu__interface_8cc_source.html">gic_v3_cpu_interface.cc</a>.</p>

<p class="reference">References <a class="el" href="base__gic_8hh_source.html#l00106">BaseGic::getSystem()</a>, <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00061">gic</a>, <a class="el" href="arch_2arm_2system_8hh_source.html#l00191">ArmSystem::haveSecurity()</a>, <a class="el" href="arm_2utility_8cc_source.html#l00205">ArmISA::inSecureState()</a>, <a class="el" href="isa__device_8hh_source.html#l00086">ArmISA::BaseISADevice::isa</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00058">ArmISA::MISCREG_CPSR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00179">ArmISA::MISCREG_SCR</a>, and <a class="el" href="arm_2isa_8cc_source.html#l00431">ArmISA::ISA::readMiscRegNoEffect()</a>.</p>

<p class="reference">Referenced by <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02535">bpr1()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l01768">generateSGI()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l01648">getHPPIR0()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l01674">getHPPIR1()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02220">intSignalType()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l01975">isEOISplitMode()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l00114">readMiscReg()</a>, and <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l00734">setMiscReg()</a>.</p>

</div>
</div>
<a id="ab59629814231c77637a3c04a74c2100d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab59629814231c77637a3c04a74c2100d">&#9670;&nbsp;</a></span>intSignalType()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespaceArmISA.html#a5944639e8d6a3ef3fd6a51234896148a">ArmISA::InterruptTypes</a> Gicv3CPUInterface::intSignalType </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classGicv3.html#a11d4b53b47b2dc92b1f7d4d708902f1d">Gicv3::GroupId</a>&#160;</td>
          <td class="paramname"><em>group</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02220">2220</a> of file <a class="el" href="gic__v3__cpu__interface_8cc_source.html">gic_v3_cpu_interface.cc</a>.</p>

<p class="reference">References <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02337">currEL()</a>, <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00063">distributor</a>, <a class="el" href="gic__v3__distributor_8hh_source.html#l00149">Gicv3Distributor::DS</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00589">ArmISA::EL3</a>, <a class="el" href="gic__v3_8hh_source.html#l00092">Gicv3::G0S</a>, <a class="el" href="gic__v3_8hh_source.html#l00094">Gicv3::G1NS</a>, <a class="el" href="gic__v3_8hh_source.html#l00093">Gicv3::G1S</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02325">inSecureState()</a>, <a class="el" href="arm_2isa__traits_8hh_source.html#l00109">ArmISA::INT_FIQ</a>, <a class="el" href="arm_2isa__traits_8hh_source.html#l00108">ArmISA::INT_IRQ</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02389">isAA64()</a>, and <a class="el" href="logging_8hh_source.html#l00167">panic</a>.</p>

<p class="reference">Referenced by <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02027">update()</a>.</p>

</div>
</div>
<a id="ae3e5e143bb9608a384c20f330ac9fd44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3e5e143bb9608a384c20f330ac9fd44">&#9670;&nbsp;</a></span>isAA64()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool Gicv3CPUInterface::isAA64 </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02389">2389</a> of file <a class="el" href="gic__v3__cpu__interface_8cc_source.html">gic_v3_cpu_interface.cc</a>.</p>

<p class="reference">References <a class="el" href="isa__device_8hh_source.html#l00086">ArmISA::BaseISADevice::isa</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00058">ArmISA::MISCREG_CPSR</a>, and <a class="el" href="arm_2isa_8cc_source.html#l00431">ArmISA::ISA::readMiscRegNoEffect()</a>.</p>

<p class="reference">Referenced by <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02220">intSignalType()</a>.</p>

</div>
</div>
<a id="a06956821c6598c984fe6b37ea9f1e475"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06956821c6598c984fe6b37ea9f1e475">&#9670;&nbsp;</a></span>isEL3OrMon()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool Gicv3CPUInterface::isEL3OrMon </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02396">2396</a> of file <a class="el" href="gic__v3__cpu__interface_8cc_source.html">gic_v3_cpu_interface.cc</a>.</p>

<p class="reference">References <a class="el" href="arch_2arm_2types_8hh_source.html#l00589">ArmISA::EL3</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02362">haveEL()</a>, <a class="el" href="isa__device_8hh_source.html#l00086">ArmISA::BaseISADevice::isa</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00058">ArmISA::MISCREG_CPSR</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00604">ArmISA::MODE_MON</a>, and <a class="el" href="arm_2isa_8cc_source.html#l00431">ArmISA::ISA::readMiscRegNoEffect()</a>.</p>

<p class="reference">Referenced by <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02535">bpr1()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l01648">getHPPIR0()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l01674">getHPPIR1()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l01975">isEOISplitMode()</a>, and <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l00734">setMiscReg()</a>.</p>

</div>
</div>
<a id="aefdd1bb4c308967411b7621fb8d9acf2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aefdd1bb4c308967411b7621fb8d9acf2">&#9670;&nbsp;</a></span>isEOISplitMode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool Gicv3CPUInterface::isEOISplitMode </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l01975">1975</a> of file <a class="el" href="gic__v3__cpu__interface_8cc_source.html">gic_v3_cpu_interface.cc</a>.</p>

<p class="reference">References <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02325">inSecureState()</a>, <a class="el" href="isa__device_8hh_source.html#l00086">ArmISA::BaseISADevice::isa</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02396">isEL3OrMon()</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00712">ArmISA::MISCREG_ICC_CTLR_EL1_NS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00713">ArmISA::MISCREG_ICC_CTLR_EL1_S</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00722">ArmISA::MISCREG_ICC_CTLR_EL3</a>, and <a class="el" href="arm_2isa_8cc_source.html#l00431">ArmISA::ISA::readMiscRegNoEffect()</a>.</p>

<p class="reference">Referenced by <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l00734">setMiscReg()</a>.</p>

</div>
</div>
<a id="abbe7979badc9d01833d7fcc0cf0f2f08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abbe7979badc9d01833d7fcc0cf0f2f08">&#9670;&nbsp;</a></span>isSecureBelowEL3()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool Gicv3CPUInterface::isSecureBelowEL3 </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02382">2382</a> of file <a class="el" href="gic__v3__cpu__interface_8cc_source.html">gic_v3_cpu_interface.cc</a>.</p>

<p class="reference">References <a class="el" href="arch_2arm_2types_8hh_source.html#l00589">ArmISA::EL3</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02362">haveEL()</a>, <a class="el" href="isa__device_8hh_source.html#l00086">ArmISA::BaseISADevice::isa</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00479">ArmISA::MISCREG_SCR_EL3</a>, and <a class="el" href="arm_2isa_8cc_source.html#l00431">ArmISA::ISA::readMiscRegNoEffect()</a>.</p>

<p class="reference">Referenced by <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l01617">readBankedMiscReg()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l00114">readMiscReg()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l01624">setBankedMiscReg()</a>, and <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l00734">setMiscReg()</a>.</p>

</div>
</div>
<a id="ab8e1cac281cd121039f1d5d7f72a14bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8e1cac281cd121039f1d5d7f72a14bb">&#9670;&nbsp;</a></span>maintenanceInterruptStatus()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">Gicv3CPUInterface::ICH_MISR_EL2 Gicv3CPUInterface::maintenanceInterruptStatus </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02447">2447</a> of file <a class="el" href="gic__v3__cpu__interface_8cc_source.html">gic_v3_cpu_interface.cc</a>.</p>

<p class="reference">References <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02414">eoiMaintenanceInterruptStatus()</a>, <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00230">ICH_LR_EL2_STATE_PENDING</a>, <a class="el" href="isa__device_8hh_source.html#l00086">ArmISA::BaseISADevice::isa</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00735">ArmISA::MISCREG_ICH_HCR_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00741">ArmISA::MISCREG_ICH_LR0_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00740">ArmISA::MISCREG_ICH_VMCR_EL2</a>, <a class="el" href="arm_2isa_8cc_source.html#l00431">ArmISA::ISA::readMiscRegNoEffect()</a>, and <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00152">VIRTUAL_NUM_LIST_REGS</a>.</p>

<p class="reference">Referenced by <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l00114">readMiscReg()</a>, and <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02061">virtualUpdate()</a>.</p>

</div>
</div>
<a id="a2e076c5a14664bcc4f42bbf6d8f0ea13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e076c5a14664bcc4f42bbf6d8f0ea13">&#9670;&nbsp;</a></span>readBankedMiscReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> Gicv3CPUInterface::readBankedMiscReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">MiscRegIndex</a>&#160;</td>
          <td class="paramname"><em>misc_reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l01617">1617</a> of file <a class="el" href="gic__v3__cpu__interface_8cc_source.html">gic_v3_cpu_interface.cc</a>.</p>

<p class="reference">References <a class="el" href="isa__device_8hh_source.html#l00086">ArmISA::BaseISADevice::isa</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02382">isSecureBelowEL3()</a>, <a class="el" href="arm_2isa_8cc_source.html#l00431">ArmISA::ISA::readMiscRegNoEffect()</a>, and <a class="el" href="arm_2isa_8hh_source.html#l00659">ArmISA::ISA::snsBankedIndex64()</a>.</p>

<p class="reference">Referenced by <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l00114">readMiscReg()</a>, and <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l00734">setMiscReg()</a>.</p>

</div>
</div>
<a id="ae16a0833de460361664d0557d9056462"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae16a0833de460361664d0557d9056462">&#9670;&nbsp;</a></span>readMiscReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> Gicv3CPUInterface::readMiscReg </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>misc_reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Read a system register belonging to this device. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">misc_reg</td><td>Register number (see miscregs.hh) </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Register value. </dd></dl>

<p>Implements <a class="el" href="classArmISA_1_1BaseISADevice.html#adf10092a9c72056a720e50fa6698ac42">ArmISA::BaseISADevice</a>.</p>

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l00114">114</a> of file <a class="el" href="gic__v3__cpu__interface_8cc_source.html">gic_v3_cpu_interface.cc</a>.</p>

<p class="reference">References <a class="el" href="gic__v3__redistributor_8cc_source.html#l00968">Gicv3Redistributor::activateIRQ()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02535">bpr1()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02337">currEL()</a>, <a class="el" href="base_2trace_8hh_source.html#l00215">DPRINTF</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00587">ArmISA::EL1</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00589">ArmISA::EL3</a>, <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00106">Enable</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02414">eoiMaintenanceInterruptStatus()</a>, <a class="el" href="gic__v3_8hh_source.html#l00092">Gicv3::G0S</a>, <a class="el" href="gic__v3_8hh_source.html#l00094">Gicv3::G1NS</a>, <a class="el" href="gic__v3_8hh_source.html#l00093">Gicv3::G1S</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l00086">getHCREL2FMO()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l00100">getHCREL2IMO()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l01648">getHPPIR0()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l01674">getHPPIR1()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02107">getHPPVILR()</a>, <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00159">Gicv3CPUInterface::hppi_t::group</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02362">haveEL()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02283">highestActivePriority()</a>, <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00162">hppi</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02250">hppiCanPreempt()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02151">hppviCanPreempt()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02325">inSecureState()</a>, <a class="el" href="gic__v3_8hh_source.html#l00073">Gicv3::INTID_SECURE</a>, <a class="el" href="gic__v3_8hh_source.html#l00075">Gicv3::INTID_SPURIOUS</a>, <a class="el" href="isa__device_8hh_source.html#l00086">ArmISA::BaseISADevice::isa</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02382">isSecureBelowEL3()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02447">maintenanceInterruptStatus()</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00801">ArmISA::MISCREG_ICC_AP0R0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00684">ArmISA::MISCREG_ICC_AP0R0_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00802">ArmISA::MISCREG_ICC_AP0R1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00685">ArmISA::MISCREG_ICC_AP0R1_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00803">ArmISA::MISCREG_ICC_AP0R2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00686">ArmISA::MISCREG_ICC_AP0R2_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00804">ArmISA::MISCREG_ICC_AP0R3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00687">ArmISA::MISCREG_ICC_AP0R3_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00805">ArmISA::MISCREG_ICC_AP1R0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00688">ArmISA::MISCREG_ICC_AP1R0_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00808">ArmISA::MISCREG_ICC_AP1R1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00691">ArmISA::MISCREG_ICC_AP1R1_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00811">ArmISA::MISCREG_ICC_AP1R2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00694">ArmISA::MISCREG_ICC_AP1R2_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00814">ArmISA::MISCREG_ICC_AP1R3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00697">ArmISA::MISCREG_ICC_AP1R3_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00818">ArmISA::MISCREG_ICC_BPR0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00683">ArmISA::MISCREG_ICC_BPR0_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00819">ArmISA::MISCREG_ICC_BPR1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00708">ArmISA::MISCREG_ICC_BPR1_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00822">ArmISA::MISCREG_ICC_CTLR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00711">ArmISA::MISCREG_ICC_CTLR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00722">ArmISA::MISCREG_ICC_CTLR_EL3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00828">ArmISA::MISCREG_ICC_HPPIR0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00682">ArmISA::MISCREG_ICC_HPPIR0_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00829">ArmISA::MISCREG_ICC_HPPIR1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00707">ArmISA::MISCREG_ICC_HPPIR1_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00830">ArmISA::MISCREG_ICC_HSRE</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00831">ArmISA::MISCREG_ICC_IAR0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00680">ArmISA::MISCREG_ICC_IAR0_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00832">ArmISA::MISCREG_ICC_IAR1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00705">ArmISA::MISCREG_ICC_IAR1_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00833">ArmISA::MISCREG_ICC_IGRPEN0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00717">ArmISA::MISCREG_ICC_IGRPEN0_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00834">ArmISA::MISCREG_ICC_IGRPEN1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00718">ArmISA::MISCREG_ICC_IGRPEN1_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00719">ArmISA::MISCREG_ICC_IGRPEN1_EL1_NS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00720">ArmISA::MISCREG_ICC_IGRPEN1_EL1_S</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00724">ArmISA::MISCREG_ICC_IGRPEN1_EL3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00837">ArmISA::MISCREG_ICC_MCTLR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00838">ArmISA::MISCREG_ICC_MGRPEN1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00839">ArmISA::MISCREG_ICC_MSRE</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00840">ArmISA::MISCREG_ICC_PMR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00679">ArmISA::MISCREG_ICC_PMR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00841">ArmISA::MISCREG_ICC_RPR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00701">ArmISA::MISCREG_ICC_RPR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00844">ArmISA::MISCREG_ICC_SRE</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00714">ArmISA::MISCREG_ICC_SRE_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00721">ArmISA::MISCREG_ICC_SRE_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00723">ArmISA::MISCREG_ICC_SRE_EL3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00848">ArmISA::MISCREG_ICH_AP0R0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00727">ArmISA::MISCREG_ICH_AP0R0_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00849">ArmISA::MISCREG_ICH_AP0R1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00728">ArmISA::MISCREG_ICH_AP0R1_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00850">ArmISA::MISCREG_ICH_AP0R2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00729">ArmISA::MISCREG_ICH_AP0R2_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00851">ArmISA::MISCREG_ICH_AP0R3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00730">ArmISA::MISCREG_ICH_AP0R3_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00852">ArmISA::MISCREG_ICH_AP1R0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00731">ArmISA::MISCREG_ICH_AP1R0_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00853">ArmISA::MISCREG_ICH_AP1R1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00732">ArmISA::MISCREG_ICH_AP1R1_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00854">ArmISA::MISCREG_ICH_AP1R2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00733">ArmISA::MISCREG_ICH_AP1R2_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00855">ArmISA::MISCREG_ICH_AP1R3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00734">ArmISA::MISCREG_ICH_AP1R3_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00859">ArmISA::MISCREG_ICH_EISR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00738">ArmISA::MISCREG_ICH_EISR_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00860">ArmISA::MISCREG_ICH_ELRSR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00739">ArmISA::MISCREG_ICH_ELRSR_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00856">ArmISA::MISCREG_ICH_HCR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00735">ArmISA::MISCREG_ICH_HCR_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00862">ArmISA::MISCREG_ICH_LR0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00741">ArmISA::MISCREG_ICH_LR0_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00877">ArmISA::MISCREG_ICH_LR15</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00756">ArmISA::MISCREG_ICH_LR15_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00878">ArmISA::MISCREG_ICH_LRC0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00893">ArmISA::MISCREG_ICH_LRC15</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00858">ArmISA::MISCREG_ICH_MISR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00737">ArmISA::MISCREG_ICH_MISR_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00861">ArmISA::MISCREG_ICH_VMCR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00740">ArmISA::MISCREG_ICH_VMCR_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00857">ArmISA::MISCREG_ICH_VTR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00736">ArmISA::MISCREG_ICH_VTR_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00763">ArmISA::MISCREG_ICV_AP0R0_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00767">ArmISA::MISCREG_ICV_AP1R0_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00762">ArmISA::MISCREG_ICV_BPR0_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00787">ArmISA::MISCREG_ICV_BPR1_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00790">ArmISA::MISCREG_ICV_CTLR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00761">ArmISA::MISCREG_ICV_HPPIR0_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00786">ArmISA::MISCREG_ICV_HPPIR1_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00759">ArmISA::MISCREG_ICV_IAR0_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00784">ArmISA::MISCREG_ICV_IAR1_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00796">ArmISA::MISCREG_ICV_IGRPEN0_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00797">ArmISA::MISCREG_ICV_IGRPEN1_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00758">ArmISA::MISCREG_ICV_PMR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00780">ArmISA::MISCREG_ICV_RPR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00479">ArmISA::MISCREG_SCR_EL3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l01003">ArmISA::miscRegName</a>, <a class="el" href="logging_8hh_source.html#l00167">panic</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l01617">readBankedMiscReg()</a>, <a class="el" href="arm_2isa_8cc_source.html#l00431">ArmISA::ISA::readMiscRegNoEffect()</a>, <a class="el" href="arm_2isa_8cc_source.html#l00762">ArmISA::ISA::setMiscRegNoEffect()</a>, <a class="el" href="gic__v3__redistributor_8hh_source.html#l00195">Gicv3Redistributor::SMALLEST_LPI_ID</a>, <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00253">U</a>, <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00152">VIRTUAL_NUM_LIST_REGS</a>, <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00151">VIRTUAL_PREEMPTION_BITS</a>, <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00150">VIRTUAL_PRIORITY_BITS</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l01858">virtualActivateIRQ()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02187">virtualHighestActivePriority()</a>, and <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02061">virtualUpdate()</a>.</p>

<p class="reference">Referenced by <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02535">bpr1()</a>, and <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l01918">groupPriorityMask()</a>.</p>

</div>
</div>
<a id="a45162246c1dc791848d8ce481abc3f19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45162246c1dc791848d8ce481abc3f19">&#9670;&nbsp;</a></span>resetHppi()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void Gicv3CPUInterface::resetHppi </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>intid</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l00073">73</a> of file <a class="el" href="gic__v3__cpu__interface_8cc_source.html">gic_v3_cpu_interface.cc</a>.</p>

<p class="reference">References <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00162">hppi</a>, <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00157">Gicv3CPUInterface::hppi_t::intid</a>, and <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00158">Gicv3CPUInterface::hppi_t::prio</a>.</p>

<p class="reference">Referenced by <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l01768">generateSGI()</a>, and <a class="el" href="gic__v3__redistributor_8cc_source.html#l00892">Gicv3Redistributor::setClrLPI()</a>.</p>

</div>
</div>
<a id="ac02b1eb729d1d4b90e2261d058473872"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac02b1eb729d1d4b90e2261d058473872">&#9670;&nbsp;</a></span>serialize()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void Gicv3CPUInterface::serialize </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="serialize_8hh.html#a821b5f5905353967b548ad54944d553e">CheckpointOut</a> &amp;&#160;</td>
          <td class="paramname"><em>cp</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">protected</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Serialize an object. </p>
<p>Output an object's state into the current checkpoint section.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">cp</td><td>Checkpoint state </td></tr>
  </table>
  </dd>
</dl>

<p>Implements <a class="el" href="classSerializable.html#a8355a51f6749147f5565bb4fb107ed97">Serializable</a>.</p>

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02576">2576</a> of file <a class="el" href="gic__v3__cpu__interface_8cc_source.html">gic_v3_cpu_interface.cc</a>.</p>

<p class="reference">References <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00159">Gicv3CPUInterface::hppi_t::group</a>, <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00162">hppi</a>, <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00157">Gicv3CPUInterface::hppi_t::intid</a>, <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00158">Gicv3CPUInterface::hppi_t::prio</a>, <a class="el" href="serialize_8hh_source.html#l00649">SERIALIZE_ENUM</a>, and <a class="el" href="serialize_8hh_source.html#l00643">SERIALIZE_SCALAR</a>.</p>

</div>
</div>
<a id="a6c13895415ee2c0bacde61e6ec35f340"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c13895415ee2c0bacde61e6ec35f340">&#9670;&nbsp;</a></span>setBankedMiscReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void Gicv3CPUInterface::setBankedMiscReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">MiscRegIndex</a>&#160;</td>
          <td class="paramname"><em>misc_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a>&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l01624">1624</a> of file <a class="el" href="gic__v3__cpu__interface_8cc_source.html">gic_v3_cpu_interface.cc</a>.</p>

<p class="reference">References <a class="el" href="isa__device_8hh_source.html#l00086">ArmISA::BaseISADevice::isa</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02382">isSecureBelowEL3()</a>, <a class="el" href="arm_2isa_8cc_source.html#l00762">ArmISA::ISA::setMiscRegNoEffect()</a>, <a class="el" href="arm_2isa_8hh_source.html#l00659">ArmISA::ISA::snsBankedIndex64()</a>, and <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00771">X86ISA::val</a>.</p>

<p class="reference">Referenced by <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l00734">setMiscReg()</a>.</p>

</div>
</div>
<a id="a6dcd67f709998bbd968201c048fda8cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6dcd67f709998bbd968201c048fda8cd">&#9670;&nbsp;</a></span>setMiscReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void Gicv3CPUInterface::setMiscReg </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>misc_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a>&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Write to a system register belonging to this device. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">misc_reg</td><td>Register number (see miscregs.hh) </td></tr>
    <tr><td class="paramname">val</td><td>Value to store </td></tr>
  </table>
  </dd>
</dl>

<p>Implements <a class="el" href="classArmISA_1_1BaseISADevice.html#a47acd7abe28cd826508e61dd7a74b526">ArmISA::BaseISADevice</a>.</p>

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l00734">734</a> of file <a class="el" href="gic__v3__cpu__interface_8cc_source.html">gic_v3_cpu_interface.cc</a>.</p>

<p class="reference">References <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02337">currEL()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l01879">deactivateIRQ()</a>, <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00063">distributor</a>, <a class="el" href="base_2trace_8hh_source.html#l00215">DPRINTF</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l01709">dropPriority()</a>, <a class="el" href="gic__v3__distributor_8hh_source.html#l00149">Gicv3Distributor::DS</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00587">ArmISA::EL1</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00588">ArmISA::EL2</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00589">ArmISA::EL3</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l01053">X86ISA::enable</a>, <a class="el" href="gic__v3_8hh_source.html#l00092">Gicv3::G0S</a>, <a class="el" href="gic__v3_8hh_source.html#l00094">Gicv3::G1NS</a>, <a class="el" href="gic__v3_8hh_source.html#l00093">Gicv3::G1S</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l01768">generateSGI()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l00086">getHCREL2FMO()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l00100">getHCREL2IMO()</a>, <a class="el" href="gic__v3__distributor_8cc_source.html#l01116">Gicv3Distributor::getIntGroup()</a>, <a class="el" href="gic__v3__redistributor_8cc_source.html#l00942">Gicv3Redistributor::getIntGroup()</a>, <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00146">GIC_MIN_BPR</a>, <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00148">GIC_MIN_BPR_NS</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02362">haveEL()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l01999">highestActiveGroup()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02325">inSecureState()</a>, <a class="el" href="gic__v3_8hh_source.html#l00073">Gicv3::INTID_SECURE</a>, <a class="el" href="gic__v3_8hh_source.html#l00075">Gicv3::INTID_SPURIOUS</a>, <a class="el" href="isa__device_8hh_source.html#l00086">ArmISA::BaseISADevice::isa</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02396">isEL3OrMon()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l01975">isEOISplitMode()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02382">isSecureBelowEL3()</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00801">ArmISA::MISCREG_ICC_AP0R0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00684">ArmISA::MISCREG_ICC_AP0R0_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00802">ArmISA::MISCREG_ICC_AP0R1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00685">ArmISA::MISCREG_ICC_AP0R1_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00803">ArmISA::MISCREG_ICC_AP0R2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00686">ArmISA::MISCREG_ICC_AP0R2_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00804">ArmISA::MISCREG_ICC_AP0R3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00687">ArmISA::MISCREG_ICC_AP0R3_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00805">ArmISA::MISCREG_ICC_AP1R0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00688">ArmISA::MISCREG_ICC_AP1R0_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00808">ArmISA::MISCREG_ICC_AP1R1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00691">ArmISA::MISCREG_ICC_AP1R1_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00811">ArmISA::MISCREG_ICC_AP1R2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00694">ArmISA::MISCREG_ICC_AP1R2_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00814">ArmISA::MISCREG_ICC_AP1R3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00697">ArmISA::MISCREG_ICC_AP1R3_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00817">ArmISA::MISCREG_ICC_ASGI1R</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00703">ArmISA::MISCREG_ICC_ASGI1R_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00818">ArmISA::MISCREG_ICC_BPR0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00683">ArmISA::MISCREG_ICC_BPR0_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00819">ArmISA::MISCREG_ICC_BPR1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00708">ArmISA::MISCREG_ICC_BPR1_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00709">ArmISA::MISCREG_ICC_BPR1_EL1_NS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00710">ArmISA::MISCREG_ICC_BPR1_EL1_S</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00822">ArmISA::MISCREG_ICC_CTLR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00711">ArmISA::MISCREG_ICC_CTLR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00712">ArmISA::MISCREG_ICC_CTLR_EL1_NS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00713">ArmISA::MISCREG_ICC_CTLR_EL1_S</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00722">ArmISA::MISCREG_ICC_CTLR_EL3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00825">ArmISA::MISCREG_ICC_DIR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00700">ArmISA::MISCREG_ICC_DIR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00826">ArmISA::MISCREG_ICC_EOIR0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00681">ArmISA::MISCREG_ICC_EOIR0_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00827">ArmISA::MISCREG_ICC_EOIR1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00706">ArmISA::MISCREG_ICC_EOIR1_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00830">ArmISA::MISCREG_ICC_HSRE</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00833">ArmISA::MISCREG_ICC_IGRPEN0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00717">ArmISA::MISCREG_ICC_IGRPEN0_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00834">ArmISA::MISCREG_ICC_IGRPEN1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00718">ArmISA::MISCREG_ICC_IGRPEN1_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00719">ArmISA::MISCREG_ICC_IGRPEN1_EL1_NS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00720">ArmISA::MISCREG_ICC_IGRPEN1_EL1_S</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00724">ArmISA::MISCREG_ICC_IGRPEN1_EL3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00837">ArmISA::MISCREG_ICC_MCTLR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00838">ArmISA::MISCREG_ICC_MGRPEN1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00839">ArmISA::MISCREG_ICC_MSRE</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00840">ArmISA::MISCREG_ICC_PMR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00679">ArmISA::MISCREG_ICC_PMR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00842">ArmISA::MISCREG_ICC_SGI0R</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00704">ArmISA::MISCREG_ICC_SGI0R_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00843">ArmISA::MISCREG_ICC_SGI1R</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00702">ArmISA::MISCREG_ICC_SGI1R_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00844">ArmISA::MISCREG_ICC_SRE</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00714">ArmISA::MISCREG_ICC_SRE_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00721">ArmISA::MISCREG_ICC_SRE_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00723">ArmISA::MISCREG_ICC_SRE_EL3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00848">ArmISA::MISCREG_ICH_AP0R0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00727">ArmISA::MISCREG_ICH_AP0R0_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00849">ArmISA::MISCREG_ICH_AP0R1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00728">ArmISA::MISCREG_ICH_AP0R1_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00850">ArmISA::MISCREG_ICH_AP0R2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00729">ArmISA::MISCREG_ICH_AP0R2_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00851">ArmISA::MISCREG_ICH_AP0R3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00730">ArmISA::MISCREG_ICH_AP0R3_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00852">ArmISA::MISCREG_ICH_AP1R0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00731">ArmISA::MISCREG_ICH_AP1R0_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00853">ArmISA::MISCREG_ICH_AP1R1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00732">ArmISA::MISCREG_ICH_AP1R1_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00854">ArmISA::MISCREG_ICH_AP1R2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00733">ArmISA::MISCREG_ICH_AP1R2_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00855">ArmISA::MISCREG_ICH_AP1R3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00734">ArmISA::MISCREG_ICH_AP1R3_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00856">ArmISA::MISCREG_ICH_HCR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00735">ArmISA::MISCREG_ICH_HCR_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00862">ArmISA::MISCREG_ICH_LR0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00741">ArmISA::MISCREG_ICH_LR0_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00877">ArmISA::MISCREG_ICH_LR15</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00756">ArmISA::MISCREG_ICH_LR15_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00878">ArmISA::MISCREG_ICH_LRC0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00893">ArmISA::MISCREG_ICH_LRC15</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00861">ArmISA::MISCREG_ICH_VMCR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00740">ArmISA::MISCREG_ICH_VMCR_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00763">ArmISA::MISCREG_ICV_AP0R0_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00767">ArmISA::MISCREG_ICV_AP1R0_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00762">ArmISA::MISCREG_ICV_BPR0_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00787">ArmISA::MISCREG_ICV_BPR1_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00790">ArmISA::MISCREG_ICV_CTLR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00779">ArmISA::MISCREG_ICV_DIR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00760">ArmISA::MISCREG_ICV_EOIR0_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00785">ArmISA::MISCREG_ICV_EOIR1_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00796">ArmISA::MISCREG_ICV_IGRPEN0_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00797">ArmISA::MISCREG_ICV_IGRPEN1_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00758">ArmISA::MISCREG_ICV_PMR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00479">ArmISA::MISCREG_SCR_EL3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l01003">ArmISA::miscRegName</a>, <a class="el" href="logging_8hh_source.html#l00167">panic</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l01617">readBankedMiscReg()</a>, <a class="el" href="arm_2isa_8cc_source.html#l00431">ArmISA::ISA::readMiscRegNoEffect()</a>, <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00062">redistributor</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l01624">setBankedMiscReg()</a>, <a class="el" href="arm_2isa_8cc_source.html#l00762">ArmISA::ISA::setMiscRegNoEffect()</a>, <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00253">U</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02021">updateDistributor()</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00771">X86ISA::val</a>, <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00151">VIRTUAL_PREEMPTION_BITS</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l01893">virtualDeactivateIRQ()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l01738">virtualDropPriority()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l01631">virtualFindActive()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02208">virtualIncrementEOICount()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l01992">virtualIsEOISplitMode()</a>, and <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02061">virtualUpdate()</a>.</p>

</div>
</div>
<a id="ad73bc359f5d5a63b2225ce5eef416639"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad73bc359f5d5a63b2225ce5eef416639">&#9670;&nbsp;</a></span>setThreadContext()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void Gicv3CPUInterface::setThreadContext </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>tc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Reimplemented from <a class="el" href="classArmISA_1_1BaseISADevice.html#abb7097ff522eb9e804f252020139046c">ArmISA::BaseISADevice</a>.</p>

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l00080">80</a> of file <a class="el" href="gic__v3__cpu__interface_8cc_source.html">gic_v3_cpu_interface.cc</a>.</p>

<p class="reference">References <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00061">gic</a>, <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00066">maintenanceInterrupt</a>, and <a class="el" href="gic__v3_8hh_source.html#l00116">Gicv3::params()</a>.</p>

</div>
</div>
<a id="a3c4c6722ff3e15b3f717b8e5b0b2b870"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c4c6722ff3e15b3f717b8e5b0b2b870">&#9670;&nbsp;</a></span>unserialize()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void Gicv3CPUInterface::unserialize </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classCheckpointIn.html">CheckpointIn</a> &amp;&#160;</td>
          <td class="paramname"><em>cp</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">protected</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Unserialize an object. </p>
<p>Read an object's state from the current checkpoint section.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">cp</td><td>Checkpoint state </td></tr>
  </table>
  </dd>
</dl>

<p>Implements <a class="el" href="classSerializable.html#afd7d0fe2730122837f99d2c93dee2308">Serializable</a>.</p>

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02584">2584</a> of file <a class="el" href="gic__v3__cpu__interface_8cc_source.html">gic_v3_cpu_interface.cc</a>.</p>

<p class="reference">References <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00159">Gicv3CPUInterface::hppi_t::group</a>, <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00162">hppi</a>, <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00157">Gicv3CPUInterface::hppi_t::intid</a>, <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00158">Gicv3CPUInterface::hppi_t::prio</a>, <a class="el" href="serialize_8hh_source.html#l00651">UNSERIALIZE_ENUM</a>, and <a class="el" href="serialize_8hh_source.html#l00645">UNSERIALIZE_SCALAR</a>.</p>

</div>
</div>
<a id="a94899c25a7e49902a4fd55f33940392d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94899c25a7e49902a4fd55f33940392d">&#9670;&nbsp;</a></span>update()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void Gicv3CPUInterface::update </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02027">2027</a> of file <a class="el" href="gic__v3__cpu__interface_8cc_source.html">gic_v3_cpu_interface.cc</a>.</p>

<p class="reference">References <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00064">cpuId</a>, <a class="el" href="gic__v3_8cc_source.html#l00220">Gicv3::deassertInt()</a>, <a class="el" href="base_2trace_8hh_source.html#l00215">DPRINTF</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00589">ArmISA::EL3</a>, <a class="el" href="gic__v3_8hh_source.html#l00092">Gicv3::G0S</a>, <a class="el" href="gic__v3_8hh_source.html#l00093">Gicv3::G1S</a>, <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00061">gic</a>, <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00159">Gicv3CPUInterface::hppi_t::group</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02362">haveEL()</a>, <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00162">hppi</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02250">hppiCanPreempt()</a>, <a class="el" href="arm_2isa__traits_8hh_source.html#l00109">ArmISA::INT_FIQ</a>, <a class="el" href="arm_2isa__traits_8hh_source.html#l00108">ArmISA::INT_IRQ</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02220">intSignalType()</a>, and <a class="el" href="gic__v3_8cc_source.html#l00207">Gicv3::postInt()</a>.</p>

<p class="reference">Referenced by <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l01709">dropPriority()</a>, and <a class="el" href="gic__v3__redistributor_8cc_source.html#l00781">Gicv3Redistributor::update()</a>.</p>

</div>
</div>
<a id="a1188e27f3d2d27de8c2481a2c12deb7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1188e27f3d2d27de8c2481a2c12deb7d">&#9670;&nbsp;</a></span>updateDistributor()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void Gicv3CPUInterface::updateDistributor </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02021">2021</a> of file <a class="el" href="gic__v3__cpu__interface_8cc_source.html">gic_v3_cpu_interface.cc</a>.</p>

<p class="reference">References <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00063">distributor</a>, and <a class="el" href="gic__v3__distributor_8cc_source.html#l01062">Gicv3Distributor::update()</a>.</p>

<p class="reference">Referenced by <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l01879">deactivateIRQ()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l01768">generateSGI()</a>, and <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l00734">setMiscReg()</a>.</p>

</div>
</div>
<a id="aa25defd0ffe61fdd8024a32be60b79ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa25defd0ffe61fdd8024a32be60b79ed">&#9670;&nbsp;</a></span>virtualActivateIRQ()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void Gicv3CPUInterface::virtualActivateIRQ </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>lrIdx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l01858">1858</a> of file <a class="el" href="gic__v3__cpu__interface_8cc_source.html">gic_v3_cpu_interface.cc</a>.</p>

<p class="reference">References <a class="el" href="gic__v3_8hh_source.html#l00092">Gicv3::G0S</a>, <a class="el" href="gic__v3_8hh_source.html#l00094">Gicv3::G1NS</a>, <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00231">ICH_LR_EL2_STATE_ACTIVE</a>, <a class="el" href="isa__device_8hh_source.html#l00086">ArmISA::BaseISADevice::isa</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00727">ArmISA::MISCREG_ICH_AP0R0_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00731">ArmISA::MISCREG_ICH_AP1R0_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00741">ArmISA::MISCREG_ICH_LR0_EL2</a>, <a class="el" href="arm_2isa_8cc_source.html#l00431">ArmISA::ISA::readMiscRegNoEffect()</a>, <a class="el" href="arm_2isa_8cc_source.html#l00762">ArmISA::ISA::setMiscRegNoEffect()</a>, and <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00151">VIRTUAL_PREEMPTION_BITS</a>.</p>

<p class="reference">Referenced by <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l00114">readMiscReg()</a>.</p>

</div>
</div>
<a id="a1dd02376798111c4f761a3606af35396"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1dd02376798111c4f761a3606af35396">&#9670;&nbsp;</a></span>virtualDeactivateIRQ()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void Gicv3CPUInterface::virtualDeactivateIRQ </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>lrIdx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l01893">1893</a> of file <a class="el" href="gic__v3__cpu__interface_8cc_source.html">gic_v3_cpu_interface.cc</a>.</p>

<p class="reference">References <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l01879">deactivateIRQ()</a>, <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00063">distributor</a>, <a class="el" href="gic__v3__distributor_8cc_source.html#l01116">Gicv3Distributor::getIntGroup()</a>, <a class="el" href="gic__v3__redistributor_8cc_source.html#l00942">Gicv3Redistributor::getIntGroup()</a>, <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00231">ICH_LR_EL2_STATE_ACTIVE</a>, <a class="el" href="gic__v3_8hh_source.html#l00073">Gicv3::INTID_SECURE</a>, <a class="el" href="isa__device_8hh_source.html#l00086">ArmISA::BaseISADevice::isa</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00741">ArmISA::MISCREG_ICH_LR0_EL2</a>, <a class="el" href="arm_2isa_8cc_source.html#l00431">ArmISA::ISA::readMiscRegNoEffect()</a>, <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00062">redistributor</a>, and <a class="el" href="arm_2isa_8cc_source.html#l00762">ArmISA::ISA::setMiscRegNoEffect()</a>.</p>

<p class="reference">Referenced by <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l00734">setMiscReg()</a>.</p>

</div>
</div>
<a id="ac294e3060ba2d9e3a5cd13cd17b30a29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac294e3060ba2d9e3a5cd13cd17b30a29">&#9670;&nbsp;</a></span>virtualDropPriority()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t Gicv3CPUInterface::virtualDropPriority </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l01738">1738</a> of file <a class="el" href="gic__v3__cpu__interface_8cc_source.html">gic_v3_cpu_interface.cc</a>.</p>

<p class="reference">References <a class="el" href="bitfield_8hh_source.html#l00298">ctz32()</a>, <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00154">GIC_MIN_VBPR</a>, <a class="el" href="miscregs__types_8hh_source.html#l00066">ArmISA::i</a>, <a class="el" href="isa__device_8hh_source.html#l00086">ArmISA::BaseISADevice::isa</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00727">ArmISA::MISCREG_ICH_AP0R0_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00731">ArmISA::MISCREG_ICH_AP1R0_EL2</a>, <a class="el" href="arm_2isa_8cc_source.html#l00431">ArmISA::ISA::readMiscRegNoEffect()</a>, <a class="el" href="arm_2isa_8cc_source.html#l00762">ArmISA::ISA::setMiscRegNoEffect()</a>, and <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00151">VIRTUAL_PREEMPTION_BITS</a>.</p>

<p class="reference">Referenced by <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l00734">setMiscReg()</a>.</p>

</div>
</div>
<a id="a25cf0024cc3088adcfa5e5b3f7157a32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25cf0024cc3088adcfa5e5b3f7157a32">&#9670;&nbsp;</a></span>virtualFindActive()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int Gicv3CPUInterface::virtualFindActive </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>intid</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l01631">1631</a> of file <a class="el" href="gic__v3__cpu__interface_8cc_source.html">gic_v3_cpu_interface.cc</a>.</p>

<p class="reference">References <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00231">ICH_LR_EL2_STATE_ACTIVE</a>, <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00232">ICH_LR_EL2_STATE_ACTIVE_PENDING</a>, <a class="el" href="isa__device_8hh_source.html#l00086">ArmISA::BaseISADevice::isa</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00741">ArmISA::MISCREG_ICH_LR0_EL2</a>, <a class="el" href="arm_2isa_8cc_source.html#l00431">ArmISA::ISA::readMiscRegNoEffect()</a>, and <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00152">VIRTUAL_NUM_LIST_REGS</a>.</p>

<p class="reference">Referenced by <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l00734">setMiscReg()</a>.</p>

</div>
</div>
<a id="aaf4dbf98ba5a7d64b1a495121bc6e86d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf4dbf98ba5a7d64b1a495121bc6e86d">&#9670;&nbsp;</a></span>virtualGroupPriorityMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Gicv3CPUInterface::virtualGroupPriorityMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classGicv3.html#a11d4b53b47b2dc92b1f7d4d708902f1d">Gicv3::GroupId</a>&#160;</td>
          <td class="paramname"><em>group</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l01949">1949</a> of file <a class="el" href="gic__v3__cpu__interface_8cc_source.html">gic_v3_cpu_interface.cc</a>.</p>

<p class="reference">References <a class="el" href="gic__v3_8hh_source.html#l00092">Gicv3::G0S</a>, <a class="el" href="gic__v3_8hh_source.html#l00094">Gicv3::G1NS</a>, <a class="el" href="isa__device_8hh_source.html#l00086">ArmISA::BaseISADevice::isa</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00740">ArmISA::MISCREG_ICH_VMCR_EL2</a>, <a class="el" href="arm_2isa_8cc_source.html#l00431">ArmISA::ISA::readMiscRegNoEffect()</a>, and <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00253">U</a>.</p>

<p class="reference">Referenced by <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02151">hppviCanPreempt()</a>.</p>

</div>
</div>
<a id="ab1fda1cddacd0738c07bc0f7d0df5f92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1fda1cddacd0738c07bc0f7d0df5f92">&#9670;&nbsp;</a></span>virtualHighestActivePriority()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t Gicv3CPUInterface::virtualHighestActivePriority </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02187">2187</a> of file <a class="el" href="gic__v3__cpu__interface_8cc_source.html">gic_v3_cpu_interface.cc</a>.</p>

<p class="reference">References <a class="el" href="bitfield_8hh_source.html#l00298">ctz32()</a>, <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00154">GIC_MIN_VBPR</a>, <a class="el" href="miscregs__types_8hh_source.html#l00066">ArmISA::i</a>, <a class="el" href="isa__device_8hh_source.html#l00086">ArmISA::BaseISADevice::isa</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00727">ArmISA::MISCREG_ICH_AP0R0_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00731">ArmISA::MISCREG_ICH_AP1R0_EL2</a>, <a class="el" href="arm_2isa_8cc_source.html#l00431">ArmISA::ISA::readMiscRegNoEffect()</a>, and <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00150">VIRTUAL_PRIORITY_BITS</a>.</p>

<p class="reference">Referenced by <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02151">hppviCanPreempt()</a>, and <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l00114">readMiscReg()</a>.</p>

</div>
</div>
<a id="a8f75588bec3cef930dbc737c28f9fa9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f75588bec3cef930dbc737c28f9fa9a">&#9670;&nbsp;</a></span>virtualIncrementEOICount()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void Gicv3CPUInterface::virtualIncrementEOICount </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02208">2208</a> of file <a class="el" href="gic__v3__cpu__interface_8cc_source.html">gic_v3_cpu_interface.cc</a>.</p>

<p class="reference">References <a class="el" href="bitfield_8hh_source.html#l00072">bits()</a>, <a class="el" href="bitfield_8hh_source.html#l00132">insertBits()</a>, <a class="el" href="isa__device_8hh_source.html#l00086">ArmISA::BaseISADevice::isa</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00735">ArmISA::MISCREG_ICH_HCR_EL2</a>, <a class="el" href="arm_2isa_8cc_source.html#l00431">ArmISA::ISA::readMiscRegNoEffect()</a>, and <a class="el" href="arm_2isa_8cc_source.html#l00762">ArmISA::ISA::setMiscRegNoEffect()</a>.</p>

<p class="reference">Referenced by <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l00734">setMiscReg()</a>.</p>

</div>
</div>
<a id="a45e1aeae0c3f2f652f8671858dc3e4d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45e1aeae0c3f2f652f8671858dc3e4d7">&#9670;&nbsp;</a></span>virtualIsEOISplitMode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool Gicv3CPUInterface::virtualIsEOISplitMode </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l01992">1992</a> of file <a class="el" href="gic__v3__cpu__interface_8cc_source.html">gic_v3_cpu_interface.cc</a>.</p>

<p class="reference">References <a class="el" href="isa__device_8hh_source.html#l00086">ArmISA::BaseISADevice::isa</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00740">ArmISA::MISCREG_ICH_VMCR_EL2</a>, and <a class="el" href="arm_2isa_8cc_source.html#l00431">ArmISA::ISA::readMiscRegNoEffect()</a>.</p>

<p class="reference">Referenced by <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l00734">setMiscReg()</a>.</p>

</div>
</div>
<a id="a2e9f04d97d7201132a73a92b29b12978"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e9f04d97d7201132a73a92b29b12978">&#9670;&nbsp;</a></span>virtualUpdate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void Gicv3CPUInterface::virtualUpdate </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02061">2061</a> of file <a class="el" href="gic__v3__cpu__interface_8cc_source.html">gic_v3_cpu_interface.cc</a>.</p>

<p class="reference">References <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00064">cpuId</a>, <a class="el" href="gic__v3_8cc_source.html#l00220">Gicv3::deassertInt()</a>, <a class="el" href="base_2trace_8hh_source.html#l00215">DPRINTF</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02107">getHPPVILR()</a>, <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00061">gic</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02151">hppviCanPreempt()</a>, <a class="el" href="arm_2isa__traits_8hh_source.html#l00112">ArmISA::INT_VIRT_FIQ</a>, <a class="el" href="arm_2isa__traits_8hh_source.html#l00111">ArmISA::INT_VIRT_IRQ</a>, <a class="el" href="isa__device_8hh_source.html#l00086">ArmISA::BaseISADevice::isa</a>, <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00066">maintenanceInterrupt</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02447">maintenanceInterruptStatus()</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00735">ArmISA::MISCREG_ICH_HCR_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00741">ArmISA::MISCREG_ICH_LR0_EL2</a>, <a class="el" href="gic__v3_8cc_source.html#l00207">Gicv3::postInt()</a>, <a class="el" href="classArmInterruptPin.html#a22f325a191aa564f9747c8eca26d8773">ArmInterruptPin::raise()</a>, and <a class="el" href="arm_2isa_8cc_source.html#l00431">ArmISA::ISA::readMiscRegNoEffect()</a>.</p>

<p class="reference">Referenced by <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l00114">readMiscReg()</a>, and <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l00734">setMiscReg()</a>.</p>

</div>
</div>
<h2 class="groupheader">Friends And Related Function Documentation</h2>
<a id="a39df17eaa07ace8461b7b3e5bedaea7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39df17eaa07ace8461b7b3e5bedaea7a">&#9670;&nbsp;</a></span>Gicv3Distributor</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">friend class <a class="el" href="classGicv3Distributor.html">Gicv3Distributor</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">friend</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00056">56</a> of file <a class="el" href="gic__v3__cpu__interface_8hh_source.html">gic_v3_cpu_interface.hh</a>.</p>

</div>
</div>
<a id="a4535920595edbb00c1436541ffec039c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4535920595edbb00c1436541ffec039c">&#9670;&nbsp;</a></span>Gicv3Redistributor</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">friend class <a class="el" href="classGicv3Redistributor.html">Gicv3Redistributor</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">friend</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00057">57</a> of file <a class="el" href="gic__v3__cpu__interface_8hh_source.html">gic_v3_cpu_interface.hh</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="a2d360e84efaa354b195ecee0c821383e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d360e84efaa354b195ecee0c821383e">&#9670;&nbsp;</a></span>A3V <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 15 &gt; Gicv3CPUInterface::A3V</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00073">73</a> of file <a class="el" href="gic__v3__cpu__interface_8hh_source.html">gic_v3_cpu_interface.hh</a>.</p>

</div>
</div>
<a id="a65b30da02173e92365a77f274ab8c31d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65b30da02173e92365a77f274ab8c31d">&#9670;&nbsp;</a></span>A3V <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;21&gt; Gicv3CPUInterface::A3V</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00278">278</a> of file <a class="el" href="gic__v3__cpu__interface_8hh_source.html">gic_v3_cpu_interface.hh</a>.</p>

</div>
</div>
<a id="a64d0da702394156069df904324d10283"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64d0da702394156069df904324d10283">&#9670;&nbsp;</a></span>CBPR</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 0 &gt; Gicv3CPUInterface::CBPR</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00081">81</a> of file <a class="el" href="gic__v3__cpu__interface_8hh_source.html">gic_v3_cpu_interface.hh</a>.</p>

</div>
</div>
<a id="a0080a2d1861995837cac4f9277476509"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0080a2d1861995837cac4f9277476509">&#9670;&nbsp;</a></span>CBPR_EL1NS</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;1&gt; Gicv3CPUInterface::CBPR_EL1NS</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00100">100</a> of file <a class="el" href="gic__v3__cpu__interface_8hh_source.html">gic_v3_cpu_interface.hh</a>.</p>

</div>
</div>
<a id="a2067007d14e40a678b16573c8621a118"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2067007d14e40a678b16573c8621a118">&#9670;&nbsp;</a></span>CBPR_EL1S</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;0&gt; Gicv3CPUInterface::CBPR_EL1S</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00101">101</a> of file <a class="el" href="gic__v3__cpu__interface_8hh_source.html">gic_v3_cpu_interface.hh</a>.</p>

</div>
</div>
<a id="a1d21a4602d09665e1c7bb1051e854d03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d21a4602d09665e1c7bb1051e854d03">&#9670;&nbsp;</a></span>cpuId</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Gicv3CPUInterface::cpuId</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00064">64</a> of file <a class="el" href="gic__v3__cpu__interface_8hh_source.html">gic_v3_cpu_interface.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l00066">init()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02027">update()</a>, and <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02061">virtualUpdate()</a>.</p>

</div>
</div>
<a id="ab88b95f1b1a4cf678d941456f12c18a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab88b95f1b1a4cf678d941456f12c18a8">&#9670;&nbsp;</a></span>DFB</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 1 &gt; Gicv3CPUInterface::DFB</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00123">123</a> of file <a class="el" href="gic__v3__cpu__interface_8hh_source.html">gic_v3_cpu_interface.hh</a>.</p>

</div>
</div>
<a id="aae4cf60e60d569ddbd4b255bbd9d58af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae4cf60e60d569ddbd4b255bbd9d58af">&#9670;&nbsp;</a></span>DIB</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 2 &gt; Gicv3CPUInterface::DIB</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00122">122</a> of file <a class="el" href="gic__v3__cpu__interface_8hh_source.html">gic_v3_cpu_interface.hh</a>.</p>

</div>
</div>
<a id="a593a3c8bda350838bcfa30fa860e42fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a593a3c8bda350838bcfa30fa860e42fa">&#9670;&nbsp;</a></span>distributor</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classGicv3Distributor.html">Gicv3Distributor</a>* Gicv3CPUInterface::distributor</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00063">63</a> of file <a class="el" href="gic__v3__cpu__interface_8hh_source.html">gic_v3_cpu_interface.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l01879">deactivateIRQ()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l01768">generateSGI()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l01648">getHPPIR0()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l01674">getHPPIR1()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02298">groupEnabled()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l00066">init()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02220">intSignalType()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l00734">setMiscReg()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02021">updateDistributor()</a>, and <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l01893">virtualDeactivateIRQ()</a>.</p>

</div>
</div>
<a id="a91c1e4bc6df98a37344f40b0d6099393"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91c1e4bc6df98a37344f40b0d6099393">&#9670;&nbsp;</a></span>En</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;0&gt; Gicv3CPUInterface::En</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00214">214</a> of file <a class="el" href="gic__v3__cpu__interface_8hh_source.html">gic_v3_cpu_interface.hh</a>.</p>

</div>
</div>
<a id="a650bf35bec296bc6022d30ed5756bf2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a650bf35bec296bc6022d30ed5756bf2c">&#9670;&nbsp;</a></span>Enable <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 3 &gt; Gicv3CPUInterface::Enable</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00106">106</a> of file <a class="el" href="gic__v3__cpu__interface_8hh_source.html">gic_v3_cpu_interface.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l00114">readMiscReg()</a>.</p>

</div>
</div>
<a id="ae7cd90d42a39d3d8646bad9c1d2ab4ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7cd90d42a39d3d8646bad9c1d2ab4ed">&#9670;&nbsp;</a></span>Enable <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;3&gt; Gicv3CPUInterface::Enable</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00129">129</a> of file <a class="el" href="gic__v3__cpu__interface_8hh_source.html">gic_v3_cpu_interface.hh</a>.</p>

</div>
</div>
<a id="ad5de4cc8668a4854742f913dffe5f9b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5de4cc8668a4854742f913dffe5f9b0">&#9670;&nbsp;</a></span>EnableGrp1NS</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;0&gt; Gicv3CPUInterface::EnableGrp1NS</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00117">117</a> of file <a class="el" href="gic__v3__cpu__interface_8hh_source.html">gic_v3_cpu_interface.hh</a>.</p>

</div>
</div>
<a id="a67500b373de6faa9cfb7bfad069e0cb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67500b373de6faa9cfb7bfad069e0cb0">&#9670;&nbsp;</a></span>EnableGrp1S</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;1&gt; Gicv3CPUInterface::EnableGrp1S</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00116">116</a> of file <a class="el" href="gic__v3__cpu__interface_8hh_source.html">gic_v3_cpu_interface.hh</a>.</p>

</div>
</div>
<a id="acc80ffc6e2547e42e9cb74751c4c5ad0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc80ffc6e2547e42e9cb74751c4c5ad0">&#9670;&nbsp;</a></span>EOI <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;41&gt; Gicv3CPUInterface::EOI</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00225">225</a> of file <a class="el" href="gic__v3__cpu__interface_8hh_source.html">gic_v3_cpu_interface.hh</a>.</p>

</div>
</div>
<a id="a9be5626dfc1c0074e638ba4ac1d51f06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9be5626dfc1c0074e638ba4ac1d51f06">&#9670;&nbsp;</a></span>EOI <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;9&gt; Gicv3CPUInterface::EOI</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00242">242</a> of file <a class="el" href="gic__v3__cpu__interface_8hh_source.html">gic_v3_cpu_interface.hh</a>.</p>

</div>
</div>
<a id="ab8ce705bba4916c2a46cf57108d9d613"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8ce705bba4916c2a46cf57108d9d613">&#9670;&nbsp;</a></span>EOI <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;0&gt; Gicv3CPUInterface::EOI</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00254">254</a> of file <a class="el" href="gic__v3__cpu__interface_8hh_source.html">gic_v3_cpu_interface.hh</a>.</p>

</div>
</div>
<a id="aaf36812dd152a1ab7c565efedc57fa5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf36812dd152a1ab7c565efedc57fa5c">&#9670;&nbsp;</a></span>EOIcount</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;31, 27&gt; Gicv3CPUInterface::EOIcount</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00199">199</a> of file <a class="el" href="gic__v3__cpu__interface_8hh_source.html">gic_v3_cpu_interface.hh</a>.</p>

</div>
</div>
<a id="a471451a3a6dc050697ec83ee1211a9b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a471451a3a6dc050697ec83ee1211a9b1">&#9670;&nbsp;</a></span>EOImode</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 1 &gt; Gicv3CPUInterface::EOImode</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00080">80</a> of file <a class="el" href="gic__v3__cpu__interface_8hh_source.html">gic_v3_cpu_interface.hh</a>.</p>

</div>
</div>
<a id="ac673e88d47894e91bb5d762be29622cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac673e88d47894e91bb5d762be29622cd">&#9670;&nbsp;</a></span>EOImode_EL1NS</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;4&gt; Gicv3CPUInterface::EOImode_EL1NS</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00097">97</a> of file <a class="el" href="gic__v3__cpu__interface_8hh_source.html">gic_v3_cpu_interface.hh</a>.</p>

</div>
</div>
<a id="aee90e6dd9426cab6a7b60bc611546f55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee90e6dd9426cab6a7b60bc611546f55">&#9670;&nbsp;</a></span>EOImode_EL1S</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;3&gt; Gicv3CPUInterface::EOImode_EL1S</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00098">98</a> of file <a class="el" href="gic__v3__cpu__interface_8hh_source.html">gic_v3_cpu_interface.hh</a>.</p>

</div>
</div>
<a id="a774bc5720b25f778133739a930afa48d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a774bc5720b25f778133739a930afa48d">&#9670;&nbsp;</a></span>EOImode_EL3</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;2&gt; Gicv3CPUInterface::EOImode_EL3</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00099">99</a> of file <a class="el" href="gic__v3__cpu__interface_8hh_source.html">gic_v3_cpu_interface.hh</a>.</p>

</div>
</div>
<a id="adddda582ea55cb6c755b370a6678ca4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adddda582ea55cb6c755b370a6678ca4e">&#9670;&nbsp;</a></span>ExtRange</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 19 &gt; Gicv3CPUInterface::ExtRange</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00070">70</a> of file <a class="el" href="gic__v3__cpu__interface_8hh_source.html">gic_v3_cpu_interface.hh</a>.</p>

</div>
</div>
<a id="af53b7cda3f8c84a19c3c1000331faf8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af53b7cda3f8c84a19c3c1000331faf8f">&#9670;&nbsp;</a></span>gic</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classGicv3.html">Gicv3</a>* Gicv3CPUInterface::gic</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00061">61</a> of file <a class="el" href="gic__v3__cpu__interface_8hh_source.html">gic_v3_cpu_interface.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l01768">generateSGI()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02362">haveEL()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l00066">init()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02325">inSecureState()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l00080">setThreadContext()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02027">update()</a>, and <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02061">virtualUpdate()</a>.</p>

</div>
</div>
<a id="ab4e09e9d211eeb2fdd0fa29d7b29cfad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4e09e9d211eeb2fdd0fa29d7b29cfad">&#9670;&nbsp;</a></span>GIC_MIN_BPR</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const uint8_t Gicv3CPUInterface::GIC_MIN_BPR = 2</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00146">146</a> of file <a class="el" href="gic__v3__cpu__interface_8hh_source.html">gic_v3_cpu_interface.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02535">bpr1()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02283">highestActivePriority()</a>, and <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l00734">setMiscReg()</a>.</p>

</div>
</div>
<a id="a990507b08ba52887cf2532ff1ee4e16a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a990507b08ba52887cf2532ff1ee4e16a">&#9670;&nbsp;</a></span>GIC_MIN_BPR_NS</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const uint8_t Gicv3CPUInterface::GIC_MIN_BPR_NS = <a class="el" href="classGicv3CPUInterface.html#ab4e09e9d211eeb2fdd0fa29d7b29cfad">GIC_MIN_BPR</a> + 1</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00148">148</a> of file <a class="el" href="gic__v3__cpu__interface_8hh_source.html">gic_v3_cpu_interface.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02535">bpr1()</a>, and <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l00734">setMiscReg()</a>.</p>

</div>
</div>
<a id="af2d874f812d2ed9343252bf9c5d806b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2d874f812d2ed9343252bf9c5d806b4">&#9670;&nbsp;</a></span>GIC_MIN_VBPR</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const uint8_t Gicv3CPUInterface::GIC_MIN_VBPR = 7 - <a class="el" href="classGicv3CPUInterface.html#a9e8d1d4a5291f27f8225e0142d07b231">VIRTUAL_PREEMPTION_BITS</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00154">154</a> of file <a class="el" href="gic__v3__cpu__interface_8hh_source.html">gic_v3_cpu_interface.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l01738">virtualDropPriority()</a>, and <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02187">virtualHighestActivePriority()</a>.</p>

</div>
</div>
<a id="afc5abd24fa3c9475f5d6affb42803158"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc5abd24fa3c9475f5d6affb42803158">&#9670;&nbsp;</a></span>GICC_APR</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="classAddrRange.html">AddrRange</a> Gicv3CPUInterface::GICC_APR</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00181">181</a> of file <a class="el" href="gic__v3__cpu__interface_8hh_source.html">gic_v3_cpu_interface.hh</a>.</p>

</div>
</div>
<a id="a366644c05d1c7c0075def758e547fded"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a366644c05d1c7c0075def758e547fded">&#9670;&nbsp;</a></span>GICC_NSAPR</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="classAddrRange.html">AddrRange</a> Gicv3CPUInterface::GICC_NSAPR</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00182">182</a> of file <a class="el" href="gic__v3__cpu__interface_8hh_source.html">gic_v3_cpu_interface.hh</a>.</p>

</div>
</div>
<a id="a7eeb458d613a761d271854c12c5d881e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7eeb458d613a761d271854c12c5d881e">&#9670;&nbsp;</a></span>GICH_APR</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="classAddrRange.html">AddrRange</a> Gicv3CPUInterface::GICH_APR</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00194">194</a> of file <a class="el" href="gic__v3__cpu__interface_8hh_source.html">gic_v3_cpu_interface.hh</a>.</p>

</div>
</div>
<a id="a033b321446479ad019e6fc7f84f06020"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a033b321446479ad019e6fc7f84f06020">&#9670;&nbsp;</a></span>GICH_LR</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="classAddrRange.html">AddrRange</a> Gicv3CPUInterface::GICH_LR</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00195">195</a> of file <a class="el" href="gic__v3__cpu__interface_8hh_source.html">gic_v3_cpu_interface.hh</a>.</p>

</div>
</div>
<a id="a227740a15e59452bcb2a7c60564d6133"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a227740a15e59452bcb2a7c60564d6133">&#9670;&nbsp;</a></span>Group <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;60&gt; Gicv3CPUInterface::Group</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00220">220</a> of file <a class="el" href="gic__v3__cpu__interface_8hh_source.html">gic_v3_cpu_interface.hh</a>.</p>

</div>
</div>
<a id="acdab6a9a1186a2aec9dd2c51082d1642"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acdab6a9a1186a2aec9dd2c51082d1642">&#9670;&nbsp;</a></span>Group <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;28&gt; Gicv3CPUInterface::Group</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00237">237</a> of file <a class="el" href="gic__v3__cpu__interface_8hh_source.html">gic_v3_cpu_interface.hh</a>.</p>

</div>
</div>
<a id="adedc8749f794077db7bb19298ae4750c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adedc8749f794077db7bb19298ae4750c">&#9670;&nbsp;</a></span>hppi</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structGicv3CPUInterface_1_1hppi__t.html">hppi_t</a> Gicv3CPUInterface::hppi</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00162">162</a> of file <a class="el" href="gic__v3__cpu__interface_8hh_source.html">gic_v3_cpu_interface.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l01768">generateSGI()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l01648">getHPPIR0()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l01674">getHPPIR1()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l00054">Gicv3CPUInterface()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02250">hppiCanPreempt()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l00114">readMiscReg()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l00073">resetHppi()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02576">serialize()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02584">unserialize()</a>, <a class="el" href="gic__v3__redistributor_8cc_source.html#l00781">Gicv3Redistributor::update()</a>, <a class="el" href="gic__v3__distributor_8cc_source.html#l01062">Gicv3Distributor::update()</a>, and <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02027">update()</a>.</p>

</div>
</div>
<a id="a2b8ba76837b91b68919dfe4d6e863bd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b8ba76837b91b68919dfe4d6e863bd7">&#9670;&nbsp;</a></span>HW <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;61&gt; Gicv3CPUInterface::HW</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00219">219</a> of file <a class="el" href="gic__v3__cpu__interface_8hh_source.html">gic_v3_cpu_interface.hh</a>.</p>

</div>
</div>
<a id="a3d6c14ded176a9fc52d573f0ea699ce5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d6c14ded176a9fc52d573f0ea699ce5">&#9670;&nbsp;</a></span>HW <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;29&gt; Gicv3CPUInterface::HW</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00236">236</a> of file <a class="el" href="gic__v3__cpu__interface_8hh_source.html">gic_v3_cpu_interface.hh</a>.</p>

</div>
</div>
<a id="ae9a400c1bfd21b0eefb8975cb4931489"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9a400c1bfd21b0eefb8975cb4931489">&#9670;&nbsp;</a></span>ICH_LR_EL2_STATE_ACTIVE</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const uint64_t Gicv3CPUInterface::ICH_LR_EL2_STATE_ACTIVE = 2</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00231">231</a> of file <a class="el" href="gic__v3__cpu__interface_8hh_source.html">gic_v3_cpu_interface.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l01858">virtualActivateIRQ()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l01893">virtualDeactivateIRQ()</a>, and <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l01631">virtualFindActive()</a>.</p>

</div>
</div>
<a id="a596eb2084956e53d405e211beafd400f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a596eb2084956e53d405e211beafd400f">&#9670;&nbsp;</a></span>ICH_LR_EL2_STATE_ACTIVE_PENDING</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const uint64_t Gicv3CPUInterface::ICH_LR_EL2_STATE_ACTIVE_PENDING = 3</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00232">232</a> of file <a class="el" href="gic__v3__cpu__interface_8hh_source.html">gic_v3_cpu_interface.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l01631">virtualFindActive()</a>.</p>

</div>
</div>
<a id="a3be7e3ed66bdc915cdcccdb6793845d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3be7e3ed66bdc915cdcccdb6793845d7">&#9670;&nbsp;</a></span>ICH_LR_EL2_STATE_PENDING</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const uint64_t Gicv3CPUInterface::ICH_LR_EL2_STATE_PENDING = 1</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00230">230</a> of file <a class="el" href="gic__v3__cpu__interface_8hh_source.html">gic_v3_cpu_interface.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02447">maintenanceInterruptStatus()</a>.</p>

</div>
</div>
<a id="a86f230466116547b931bdbcc3c179079"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86f230466116547b931bdbcc3c179079">&#9670;&nbsp;</a></span>IDbits <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 13, 11 &gt; Gicv3CPUInterface::IDbits</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00075">75</a> of file <a class="el" href="gic__v3__cpu__interface_8hh_source.html">gic_v3_cpu_interface.hh</a>.</p>

</div>
</div>
<a id="ac72eb4d2aace7288e0487a2263285635"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac72eb4d2aace7288e0487a2263285635">&#9670;&nbsp;</a></span>IDbits <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;25, 23&gt; Gicv3CPUInterface::IDbits</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00276">276</a> of file <a class="el" href="gic__v3__cpu__interface_8hh_source.html">gic_v3_cpu_interface.hh</a>.</p>

</div>
</div>
<a id="ac11b03dbc489fd63512323b0458ecdfd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac11b03dbc489fd63512323b0458ecdfd">&#9670;&nbsp;</a></span>ListRegs</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;4, 0&gt; Gicv3CPUInterface::ListRegs</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00282">282</a> of file <a class="el" href="gic__v3__cpu__interface_8hh_source.html">gic_v3_cpu_interface.hh</a>.</p>

</div>
</div>
<a id="a230e305cb1749cd618b8407fb8ad5dfc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a230e305cb1749cd618b8407fb8ad5dfc">&#9670;&nbsp;</a></span>LRENP</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;2&gt; Gicv3CPUInterface::LRENP</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00252">252</a> of file <a class="el" href="gic__v3__cpu__interface_8hh_source.html">gic_v3_cpu_interface.hh</a>.</p>

</div>
</div>
<a id="a6037cc33f3527b8eb8dcf01f47c514ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6037cc33f3527b8eb8dcf01f47c514ba">&#9670;&nbsp;</a></span>LRENPIE</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;2&gt; Gicv3CPUInterface::LRENPIE</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00212">212</a> of file <a class="el" href="gic__v3__cpu__interface_8hh_source.html">gic_v3_cpu_interface.hh</a>.</p>

</div>
</div>
<a id="a18462dc257130bc048745cdc2af8ed5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18462dc257130bc048745cdc2af8ed5f">&#9670;&nbsp;</a></span>maintenanceInterrupt</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classArmInterruptPin.html">ArmInterruptPin</a>* Gicv3CPUInterface::maintenanceInterrupt</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00066">66</a> of file <a class="el" href="gic__v3__cpu__interface_8hh_source.html">gic_v3_cpu_interface.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l00080">setThreadContext()</a>, and <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02061">virtualUpdate()</a>.</p>

</div>
</div>
<a id="ad34922812e3c71399767ee75da1cfc87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad34922812e3c71399767ee75da1cfc87">&#9670;&nbsp;</a></span>nDS</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;17&gt; Gicv3CPUInterface::nDS</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00088">88</a> of file <a class="el" href="gic__v3__cpu__interface_8hh_source.html">gic_v3_cpu_interface.hh</a>.</p>

</div>
</div>
<a id="af3c846af1378b539916cf419d97f0ef4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3c846af1378b539916cf419d97f0ef4">&#9670;&nbsp;</a></span>NP</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;3&gt; Gicv3CPUInterface::NP</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00251">251</a> of file <a class="el" href="gic__v3__cpu__interface_8hh_source.html">gic_v3_cpu_interface.hh</a>.</p>

</div>
</div>
<a id="a992756e1b401937a91d57d6e42e82208"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a992756e1b401937a91d57d6e42e82208">&#9670;&nbsp;</a></span>NPIE</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;3&gt; Gicv3CPUInterface::NPIE</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00211">211</a> of file <a class="el" href="gic__v3__cpu__interface_8hh_source.html">gic_v3_cpu_interface.hh</a>.</p>

</div>
</div>
<a id="ae4ffdddd29ddada64060b6e82732286e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4ffdddd29ddada64060b6e82732286e">&#9670;&nbsp;</a></span>pINTID <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;44, 32&gt; Gicv3CPUInterface::pINTID</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00224">224</a> of file <a class="el" href="gic__v3__cpu__interface_8hh_source.html">gic_v3_cpu_interface.hh</a>.</p>

</div>
</div>
<a id="a0005ce6b2712f0e3ed0b91975715aa7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0005ce6b2712f0e3ed0b91975715aa7a">&#9670;&nbsp;</a></span>pINTID <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;12, 0&gt; Gicv3CPUInterface::pINTID</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00241">241</a> of file <a class="el" href="gic__v3__cpu__interface_8hh_source.html">gic_v3_cpu_interface.hh</a>.</p>

</div>
</div>
<a id="ac6a05bf6237b0d43c30d1b460ec6a72b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6a05bf6237b0d43c30d1b460ec6a72b">&#9670;&nbsp;</a></span>PMHE</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 6 &gt; Gicv3CPUInterface::PMHE</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00078">78</a> of file <a class="el" href="gic__v3__cpu__interface_8hh_source.html">gic_v3_cpu_interface.hh</a>.</p>

</div>
</div>
<a id="a5012ed033a1d67e938cb4b5d7cb4d644"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5012ed033a1d67e938cb4b5d7cb4d644">&#9670;&nbsp;</a></span>PREbits</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;28, 26&gt; Gicv3CPUInterface::PREbits</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00275">275</a> of file <a class="el" href="gic__v3__cpu__interface_8hh_source.html">gic_v3_cpu_interface.hh</a>.</p>

</div>
</div>
<a id="a4866a0571501d67f9077b0e4678ddbb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4866a0571501d67f9077b0e4678ddbb8">&#9670;&nbsp;</a></span>PRIbits <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 10, 8 &gt; Gicv3CPUInterface::PRIbits</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00076">76</a> of file <a class="el" href="gic__v3__cpu__interface_8hh_source.html">gic_v3_cpu_interface.hh</a>.</p>

</div>
</div>
<a id="a0e6235a27098e8e59c0608464079d706"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e6235a27098e8e59c0608464079d706">&#9670;&nbsp;</a></span>PRIbits <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;31, 29&gt; Gicv3CPUInterface::PRIbits</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00274">274</a> of file <a class="el" href="gic__v3__cpu__interface_8hh_source.html">gic_v3_cpu_interface.hh</a>.</p>

</div>
</div>
<a id="a375912926d462e3172447371e5ce90a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a375912926d462e3172447371e5ce90a3">&#9670;&nbsp;</a></span>Priority <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;55, 48&gt; Gicv3CPUInterface::Priority</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00222">222</a> of file <a class="el" href="gic__v3__cpu__interface_8hh_source.html">gic_v3_cpu_interface.hh</a>.</p>

</div>
</div>
<a id="a05e784bf33c9ede74900ccff67dc1c58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05e784bf33c9ede74900ccff67dc1c58">&#9670;&nbsp;</a></span>Priority <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;23, 16&gt; Gicv3CPUInterface::Priority</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00239">239</a> of file <a class="el" href="gic__v3__cpu__interface_8hh_source.html">gic_v3_cpu_interface.hh</a>.</p>

</div>
</div>
<a id="a793b0d41533b7df2994dc73de1011868"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a793b0d41533b7df2994dc73de1011868">&#9670;&nbsp;</a></span>redistributor</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classGicv3Redistributor.html">Gicv3Redistributor</a>* Gicv3CPUInterface::redistributor</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00062">62</a> of file <a class="el" href="gic__v3__cpu__interface_8hh_source.html">gic_v3_cpu_interface.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l01879">deactivateIRQ()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l01768">generateSGI()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l00066">init()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l00734">setMiscReg()</a>, and <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l01893">virtualDeactivateIRQ()</a>.</p>

</div>
</div>
<a id="a4f09a47ba985f81450ec9522b0fd892c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f09a47ba985f81450ec9522b0fd892c">&#9670;&nbsp;</a></span>res0</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">Gicv3CPUInterface::res0</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00105">105</a> of file <a class="el" href="gic__v3__cpu__interface_8hh_source.html">gic_v3_cpu_interface.hh</a>.</p>

</div>
</div>
<a id="a07ee2ae301dab0239e5716266776841d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07ee2ae301dab0239e5716266776841d">&#9670;&nbsp;</a></span>res0_0 <span class="overload">[1/8]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;5, 2&gt; Gicv3CPUInterface::res0_0</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00079">79</a> of file <a class="el" href="gic__v3__cpu__interface_8hh_source.html">gic_v3_cpu_interface.hh</a>.</p>

</div>
</div>
<a id="a99aa8156d027cc5a3d9019543a38e2b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99aa8156d027cc5a3d9019543a38e2b1">&#9670;&nbsp;</a></span>res0_0 <span class="overload">[2/8]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;7&gt; Gicv3CPUInterface::res0_0</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00094">94</a> of file <a class="el" href="gic__v3__cpu__interface_8hh_source.html">gic_v3_cpu_interface.hh</a>.</p>

</div>
</div>
<a id="a4510a28a3016d4fc419c0fa684b488c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4510a28a3016d4fc419c0fa684b488c2">&#9670;&nbsp;</a></span>res0_0 <span class="overload">[3/8]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;9, 8&gt; Gicv3CPUInterface::res0_0</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00206">206</a> of file <a class="el" href="gic__v3__cpu__interface_8hh_source.html">gic_v3_cpu_interface.hh</a>.</p>

</div>
</div>
<a id="a5465e54ecdd237746d5c0933cd7a06d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5465e54ecdd237746d5c0933cd7a06d3">&#9670;&nbsp;</a></span>res0_0 <span class="overload">[4/8]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;47, 45&gt; Gicv3CPUInterface::res0_0</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00223">223</a> of file <a class="el" href="gic__v3__cpu__interface_8hh_source.html">gic_v3_cpu_interface.hh</a>.</p>

</div>
</div>
<a id="a88401cae964ba599c80d14623a23eb50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88401cae964ba599c80d14623a23eb50">&#9670;&nbsp;</a></span>res0_0 <span class="overload">[5/8]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;15, 13&gt; Gicv3CPUInterface::res0_0</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00240">240</a> of file <a class="el" href="gic__v3__cpu__interface_8hh_source.html">gic_v3_cpu_interface.hh</a>.</p>

</div>
</div>
<a id="a7bdc2d7ae60fc8376cf2f0dd11548043"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7bdc2d7ae60fc8376cf2f0dd11548043">&#9670;&nbsp;</a></span>res0_0 <span class="overload">[6/8]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;8, 5&gt; Gicv3CPUInterface::res0_0</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00264">264</a> of file <a class="el" href="gic__v3__cpu__interface_8hh_source.html">gic_v3_cpu_interface.hh</a>.</p>

</div>
</div>
<a id="aad52c98c0ef44a06da7daf3684a9c7d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad52c98c0ef44a06da7daf3684a9c7d8">&#9670;&nbsp;</a></span>res0_0 <span class="overload">[7/8]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;18, 5&gt; Gicv3CPUInterface::res0_0</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00281">281</a> of file <a class="el" href="gic__v3__cpu__interface_8hh_source.html">gic_v3_cpu_interface.hh</a>.</p>

</div>
</div>
<a id="a8faa667f4a018e46a0ce681ae3226ff6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8faa667f4a018e46a0ce681ae3226ff6">&#9670;&nbsp;</a></span>res0_0 <span class="overload">[8/8]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;7, 2&gt; Gicv3CPUInterface::res0_0</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00293">293</a> of file <a class="el" href="gic__v3__cpu__interface_8hh_source.html">gic_v3_cpu_interface.hh</a>.</p>

</div>
</div>
<a id="ad2584830885698c33591c9bcf7fc3ad9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2584830885698c33591c9bcf7fc3ad9">&#9670;&nbsp;</a></span>res0_1 <span class="overload">[1/8]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;7&gt; Gicv3CPUInterface::res0_1</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00077">77</a> of file <a class="el" href="gic__v3__cpu__interface_8hh_source.html">gic_v3_cpu_interface.hh</a>.</p>

</div>
</div>
<a id="a16908b80be55c72179a49b45a0cbcd62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16908b80be55c72179a49b45a0cbcd62">&#9670;&nbsp;</a></span>res0_1 <span class="overload">[2/8]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;16&gt; Gicv3CPUInterface::res0_1</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00089">89</a> of file <a class="el" href="gic__v3__cpu__interface_8hh_source.html">gic_v3_cpu_interface.hh</a>.</p>

</div>
</div>
<a id="a51365b79652f2a7ce93e6cd7536c51be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51365b79652f2a7ce93e6cd7536c51be">&#9670;&nbsp;</a></span>res0_1 <span class="overload">[3/8]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;26, 15&gt; Gicv3CPUInterface::res0_1</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00200">200</a> of file <a class="el" href="gic__v3__cpu__interface_8hh_source.html">gic_v3_cpu_interface.hh</a>.</p>

</div>
</div>
<a id="afb893a0ee3071c7500f4eaea51d165b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb893a0ee3071c7500f4eaea51d165b8">&#9670;&nbsp;</a></span>res0_1 <span class="overload">[4/8]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;59, 56&gt; Gicv3CPUInterface::res0_1</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00221">221</a> of file <a class="el" href="gic__v3__cpu__interface_8hh_source.html">gic_v3_cpu_interface.hh</a>.</p>

</div>
</div>
<a id="af5d389711ff445002164bf2579353576"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5d389711ff445002164bf2579353576">&#9670;&nbsp;</a></span>res0_1 <span class="overload">[5/8]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;27, 24&gt; Gicv3CPUInterface::res0_1</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00238">238</a> of file <a class="el" href="gic__v3__cpu__interface_8hh_source.html">gic_v3_cpu_interface.hh</a>.</p>

</div>
</div>
<a id="a32328c39968bbd282e6106970fe62389"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32328c39968bbd282e6106970fe62389">&#9670;&nbsp;</a></span>res0_1 <span class="overload">[6/8]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;17, 10&gt; Gicv3CPUInterface::res0_1</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00262">262</a> of file <a class="el" href="gic__v3__cpu__interface_8hh_source.html">gic_v3_cpu_interface.hh</a>.</p>

</div>
</div>
<a id="aafb430a1c14f3462bb27a3e21ef30a54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aafb430a1c14f3462bb27a3e21ef30a54">&#9670;&nbsp;</a></span>res0_1 <span class="overload">[7/8]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">Gicv3CPUInterface::res0_1</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00273">273</a> of file <a class="el" href="gic__v3__cpu__interface_8hh_source.html">gic_v3_cpu_interface.hh</a>.</p>

</div>
</div>
<a id="a8bd5a4e687e2e9d4997238384629c151"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8bd5a4e687e2e9d4997238384629c151">&#9670;&nbsp;</a></span>res0_1 <span class="overload">[8/8]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;17, 16&gt; Gicv3CPUInterface::res0_1</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00288">288</a> of file <a class="el" href="gic__v3__cpu__interface_8hh_source.html">gic_v3_cpu_interface.hh</a>.</p>

</div>
</div>
<a id="ad82ed314fed256dafc99a308452a2b4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad82ed314fed256dafc99a308452a2b4e">&#9670;&nbsp;</a></span>res0_2 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;17, 16&gt; Gicv3CPUInterface::res0_2</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00072">72</a> of file <a class="el" href="gic__v3__cpu__interface_8hh_source.html">gic_v3_cpu_interface.hh</a>.</p>

</div>
</div>
<a id="a12421953e6ac70c690461766bad06bbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12421953e6ac70c690461766bad06bbd">&#9670;&nbsp;</a></span>res0_2 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">Gicv3CPUInterface::res0_2</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00085">85</a> of file <a class="el" href="gic__v3__cpu__interface_8hh_source.html">gic_v3_cpu_interface.hh</a>.</p>

</div>
</div>
<a id="ace9cad8cbc3f598bac811bf3f7b79ba1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace9cad8cbc3f598bac811bf3f7b79ba1">&#9670;&nbsp;</a></span>res0_3</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">Gicv3CPUInterface::res0_3</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00069">69</a> of file <a class="el" href="gic__v3__cpu__interface_8hh_source.html">gic_v3_cpu_interface.hh</a>.</p>

</div>
</div>
<a id="a1b9cff933f412295430a48cc1f09be31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b9cff933f412295430a48cc1f09be31">&#9670;&nbsp;</a></span>res1</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;20&gt; Gicv3CPUInterface::res1</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00279">279</a> of file <a class="el" href="gic__v3__cpu__interface_8hh_source.html">gic_v3_cpu_interface.hh</a>.</p>

</div>
</div>
<a id="a6b2eae483567fd3f5212af93d24ac114"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b2eae483567fd3f5212af93d24ac114">&#9670;&nbsp;</a></span>RM</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;5&gt; Gicv3CPUInterface::RM</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00096">96</a> of file <a class="el" href="gic__v3__cpu__interface_8hh_source.html">gic_v3_cpu_interface.hh</a>.</p>

</div>
</div>
<a id="a4a5681694bd4bcfea220da46164475a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a5681694bd4bcfea220da46164475a6">&#9670;&nbsp;</a></span>RSS</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 18 &gt; Gicv3CPUInterface::RSS</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00071">71</a> of file <a class="el" href="gic__v3__cpu__interface_8hh_source.html">gic_v3_cpu_interface.hh</a>.</p>

</div>
</div>
<a id="a0b41774bc2847bd4db95a2388ddaca6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b41774bc2847bd4db95a2388ddaca6f">&#9670;&nbsp;</a></span>SEIS <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 14 &gt; Gicv3CPUInterface::SEIS</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00074">74</a> of file <a class="el" href="gic__v3__cpu__interface_8hh_source.html">gic_v3_cpu_interface.hh</a>.</p>

</div>
</div>
<a id="ad5a476ac77c0978cc69dc2a9888371d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5a476ac77c0978cc69dc2a9888371d0">&#9670;&nbsp;</a></span>SEIS <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;22&gt; Gicv3CPUInterface::SEIS</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00277">277</a> of file <a class="el" href="gic__v3__cpu__interface_8hh_source.html">gic_v3_cpu_interface.hh</a>.</p>

</div>
</div>
<a id="a0383b0487916716d288ea5f40089348f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0383b0487916716d288ea5f40089348f">&#9670;&nbsp;</a></span>SRE</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 0 &gt; Gicv3CPUInterface::SRE</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00124">124</a> of file <a class="el" href="gic__v3__cpu__interface_8hh_source.html">gic_v3_cpu_interface.hh</a>.</p>

</div>
</div>
<a id="a4f3cc414e450ddd857f7a06eb1413169"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f3cc414e450ddd857f7a06eb1413169">&#9670;&nbsp;</a></span>State</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">Gicv3CPUInterface::State</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00218">218</a> of file <a class="el" href="gic__v3__cpu__interface_8hh_source.html">gic_v3_cpu_interface.hh</a>.</p>

</div>
</div>
<a id="a0d677d949322aedb824be3b56982e63c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d677d949322aedb824be3b56982e63c">&#9670;&nbsp;</a></span>TALL0</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;11&gt; Gicv3CPUInterface::TALL0</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00204">204</a> of file <a class="el" href="gic__v3__cpu__interface_8hh_source.html">gic_v3_cpu_interface.hh</a>.</p>

</div>
</div>
<a id="a655981c3657e4589a5fefe1a949f7986"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a655981c3657e4589a5fefe1a949f7986">&#9670;&nbsp;</a></span>TALL1</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;12&gt; Gicv3CPUInterface::TALL1</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00203">203</a> of file <a class="el" href="gic__v3__cpu__interface_8hh_source.html">gic_v3_cpu_interface.hh</a>.</p>

</div>
</div>
<a id="a07cd35a4267f8d6d7ac9880e55e7d4e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07cd35a4267f8d6d7ac9880e55e7d4e6">&#9670;&nbsp;</a></span>TC</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;10&gt; Gicv3CPUInterface::TC</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00205">205</a> of file <a class="el" href="gic__v3__cpu__interface_8hh_source.html">gic_v3_cpu_interface.hh</a>.</p>

</div>
</div>
<a id="a2f690a80bdfe25e7e118c898346cf658"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f690a80bdfe25e7e118c898346cf658">&#9670;&nbsp;</a></span>TDIR</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;14&gt; Gicv3CPUInterface::TDIR</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00201">201</a> of file <a class="el" href="gic__v3__cpu__interface_8hh_source.html">gic_v3_cpu_interface.hh</a>.</p>

</div>
</div>
<a id="aee7526b5983f11b90dea61ba9021944e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee7526b5983f11b90dea61ba9021944e">&#9670;&nbsp;</a></span>TDS</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;19&gt; Gicv3CPUInterface::TDS</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00280">280</a> of file <a class="el" href="gic__v3__cpu__interface_8hh_source.html">gic_v3_cpu_interface.hh</a>.</p>

</div>
</div>
<a id="aa32f93f61fe7e114f15844a5011ba6fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa32f93f61fe7e114f15844a5011ba6fa">&#9670;&nbsp;</a></span>TSEI</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;13&gt; Gicv3CPUInterface::TSEI</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00202">202</a> of file <a class="el" href="gic__v3__cpu__interface_8hh_source.html">gic_v3_cpu_interface.hh</a>.</p>

</div>
</div>
<a id="abad88df32d0b8a3b7d53b243bed4330c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abad88df32d0b8a3b7d53b243bed4330c">&#9670;&nbsp;</a></span>U</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;1&gt; Gicv3CPUInterface::U</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00253">253</a> of file <a class="el" href="gic__v3__cpu__interface_8hh_source.html">gic_v3_cpu_interface.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l01918">groupPriorityMask()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l00114">readMiscReg()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l00734">setMiscReg()</a>, and <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l01949">virtualGroupPriorityMask()</a>.</p>

</div>
</div>
<a id="a2a8a13f0c2bf8b890d9e00a7ca383f94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a8a13f0c2bf8b890d9e00a7ca383f94">&#9670;&nbsp;</a></span>UIE</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;1&gt; Gicv3CPUInterface::UIE</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00213">213</a> of file <a class="el" href="gic__v3__cpu__interface_8hh_source.html">gic_v3_cpu_interface.hh</a>.</p>

</div>
</div>
<a id="a7f722622c3db4a409ce9b22cc1ed7b48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f722622c3db4a409ce9b22cc1ed7b48">&#9670;&nbsp;</a></span>VAckCtl</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;2&gt; Gicv3CPUInterface::VAckCtl</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00267">267</a> of file <a class="el" href="gic__v3__cpu__interface_8hh_source.html">gic_v3_cpu_interface.hh</a>.</p>

</div>
</div>
<a id="ad9823eacbaf2e226543653b2d21aa5a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9823eacbaf2e226543653b2d21aa5a9">&#9670;&nbsp;</a></span>VBPR0</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;23, 21&gt; Gicv3CPUInterface::VBPR0</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00260">260</a> of file <a class="el" href="gic__v3__cpu__interface_8hh_source.html">gic_v3_cpu_interface.hh</a>.</p>

</div>
</div>
<a id="a3ce426e29bbbd5c93b0913ab2917c630"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ce426e29bbbd5c93b0913ab2917c630">&#9670;&nbsp;</a></span>VBPR1</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;20, 18&gt; Gicv3CPUInterface::VBPR1</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00261">261</a> of file <a class="el" href="gic__v3__cpu__interface_8hh_source.html">gic_v3_cpu_interface.hh</a>.</p>

</div>
</div>
<a id="af9c5da5d4f2c497656589f1cd9b5260d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9c5da5d4f2c497656589f1cd9b5260d">&#9670;&nbsp;</a></span>VCBPR</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;4&gt; Gicv3CPUInterface::VCBPR</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00265">265</a> of file <a class="el" href="gic__v3__cpu__interface_8hh_source.html">gic_v3_cpu_interface.hh</a>.</p>

</div>
</div>
<a id="a0fd16050dbe8559694de8343f9fcfdf7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0fd16050dbe8559694de8343f9fcfdf7">&#9670;&nbsp;</a></span>VENG0</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;0&gt; Gicv3CPUInterface::VENG0</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00269">269</a> of file <a class="el" href="gic__v3__cpu__interface_8hh_source.html">gic_v3_cpu_interface.hh</a>.</p>

</div>
</div>
<a id="a9f8afacb66613a460887a956be5b3c7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f8afacb66613a460887a956be5b3c7f">&#9670;&nbsp;</a></span>VENG1</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;1&gt; Gicv3CPUInterface::VENG1</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00268">268</a> of file <a class="el" href="gic__v3__cpu__interface_8hh_source.html">gic_v3_cpu_interface.hh</a>.</p>

</div>
</div>
<a id="a83340fc6e98df925b2e26c8444a3f317"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83340fc6e98df925b2e26c8444a3f317">&#9670;&nbsp;</a></span>VEOIM</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;9&gt; Gicv3CPUInterface::VEOIM</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00263">263</a> of file <a class="el" href="gic__v3__cpu__interface_8hh_source.html">gic_v3_cpu_interface.hh</a>.</p>

</div>
</div>
<a id="a5ae95fe0d0b919db0ecf6c4e017ee23c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ae95fe0d0b919db0ecf6c4e017ee23c">&#9670;&nbsp;</a></span>VFIQEn</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;3&gt; Gicv3CPUInterface::VFIQEn</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00266">266</a> of file <a class="el" href="gic__v3__cpu__interface_8hh_source.html">gic_v3_cpu_interface.hh</a>.</p>

</div>
</div>
<a id="a038ca52bd8e4955387e98f51f41ddcc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a038ca52bd8e4955387e98f51f41ddcc7">&#9670;&nbsp;</a></span>VGrp0D</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;5&gt; Gicv3CPUInterface::VGrp0D</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00249">249</a> of file <a class="el" href="gic__v3__cpu__interface_8hh_source.html">gic_v3_cpu_interface.hh</a>.</p>

</div>
</div>
<a id="a57d86ad6e5448970e4eb33c956d271db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57d86ad6e5448970e4eb33c956d271db">&#9670;&nbsp;</a></span>VGrp0DIE</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;5&gt; Gicv3CPUInterface::VGrp0DIE</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00209">209</a> of file <a class="el" href="gic__v3__cpu__interface_8hh_source.html">gic_v3_cpu_interface.hh</a>.</p>

</div>
</div>
<a id="aaca32629139980e7db84cb80a57e569f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaca32629139980e7db84cb80a57e569f">&#9670;&nbsp;</a></span>VGrp0E</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;4&gt; Gicv3CPUInterface::VGrp0E</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00250">250</a> of file <a class="el" href="gic__v3__cpu__interface_8hh_source.html">gic_v3_cpu_interface.hh</a>.</p>

</div>
</div>
<a id="a64e619ebd52fa0c9f76553df95911573"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64e619ebd52fa0c9f76553df95911573">&#9670;&nbsp;</a></span>VGrp0EIE</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;4&gt; Gicv3CPUInterface::VGrp0EIE</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00210">210</a> of file <a class="el" href="gic__v3__cpu__interface_8hh_source.html">gic_v3_cpu_interface.hh</a>.</p>

</div>
</div>
<a id="a8c2913e2b6bbbd82e40ad3efa67f0b19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c2913e2b6bbbd82e40ad3efa67f0b19">&#9670;&nbsp;</a></span>VGrp1D</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;7&gt; Gicv3CPUInterface::VGrp1D</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00247">247</a> of file <a class="el" href="gic__v3__cpu__interface_8hh_source.html">gic_v3_cpu_interface.hh</a>.</p>

</div>
</div>
<a id="a76183b89493e82f39651eb82699a096e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76183b89493e82f39651eb82699a096e">&#9670;&nbsp;</a></span>VGrp1DIE</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;7&gt; Gicv3CPUInterface::VGrp1DIE</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00207">207</a> of file <a class="el" href="gic__v3__cpu__interface_8hh_source.html">gic_v3_cpu_interface.hh</a>.</p>

</div>
</div>
<a id="a4515e01fa9695877f1b0aae05a37bb85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4515e01fa9695877f1b0aae05a37bb85">&#9670;&nbsp;</a></span>VGrp1E</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;6&gt; Gicv3CPUInterface::VGrp1E</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00248">248</a> of file <a class="el" href="gic__v3__cpu__interface_8hh_source.html">gic_v3_cpu_interface.hh</a>.</p>

</div>
</div>
<a id="a6b3ef85d351c7dae6be0bf49e4c05c6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b3ef85d351c7dae6be0bf49e4c05c6a">&#9670;&nbsp;</a></span>VGrp1EIE</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;6&gt; Gicv3CPUInterface::VGrp1EIE</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00208">208</a> of file <a class="el" href="gic__v3__cpu__interface_8hh_source.html">gic_v3_cpu_interface.hh</a>.</p>

</div>
</div>
<a id="adc2f94da7806d872114c1916ebc0dfe7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc2f94da7806d872114c1916ebc0dfe7">&#9670;&nbsp;</a></span>vINTID</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;31, 0&gt; Gicv3CPUInterface::vINTID</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00226">226</a> of file <a class="el" href="gic__v3__cpu__interface_8hh_source.html">gic_v3_cpu_interface.hh</a>.</p>

</div>
</div>
<a id="afe424d9bd877e4cd83e08f164ec51f5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe424d9bd877e4cd83e08f164ec51f5f">&#9670;&nbsp;</a></span>VIRTUAL_NUM_LIST_REGS</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const uint8_t Gicv3CPUInterface::VIRTUAL_NUM_LIST_REGS = 16</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00152">152</a> of file <a class="el" href="gic__v3__cpu__interface_8hh_source.html">gic_v3_cpu_interface.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02414">eoiMaintenanceInterruptStatus()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02447">maintenanceInterruptStatus()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l00114">readMiscReg()</a>, and <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l01631">virtualFindActive()</a>.</p>

</div>
</div>
<a id="a9e8d1d4a5291f27f8225e0142d07b231"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e8d1d4a5291f27f8225e0142d07b231">&#9670;&nbsp;</a></span>VIRTUAL_PREEMPTION_BITS</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const uint8_t Gicv3CPUInterface::VIRTUAL_PREEMPTION_BITS = 5</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00151">151</a> of file <a class="el" href="gic__v3__cpu__interface_8hh_source.html">gic_v3_cpu_interface.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l00114">readMiscReg()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l00734">setMiscReg()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l01858">virtualActivateIRQ()</a>, and <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l01738">virtualDropPriority()</a>.</p>

</div>
</div>
<a id="a050a187362f52500086c44b3207e2b66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a050a187362f52500086c44b3207e2b66">&#9670;&nbsp;</a></span>VIRTUAL_PRIORITY_BITS</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const uint8_t Gicv3CPUInterface::VIRTUAL_PRIORITY_BITS = 5</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00150">150</a> of file <a class="el" href="gic__v3__cpu__interface_8hh_source.html">gic_v3_cpu_interface.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l00114">readMiscReg()</a>, and <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02187">virtualHighestActivePriority()</a>.</p>

</div>
</div>
<a id="aeae42d71f89d0904739eb91e0fc64c43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeae42d71f89d0904739eb91e0fc64c43">&#9670;&nbsp;</a></span>VPMR</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;31, 24&gt; Gicv3CPUInterface::VPMR</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="gic__v3__cpu__interface_8hh_source.html#l00259">259</a> of file <a class="el" href="gic__v3__cpu__interface_8hh_source.html">gic_v3_cpu_interface.hh</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>dev/arm/<a class="el" href="gic__v3__cpu__interface_8hh_source.html">gic_v3_cpu_interface.hh</a></li>
<li>dev/arm/<a class="el" href="gic__v3__cpu__interface_8cc_source.html">gic_v3_cpu_interface.cc</a></li>
</ul>
</div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:17 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
