
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /home/abhishekjagushte/Labs/COA/ass2/traces/603.bwaves_s-1740B.champsimtrace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
cpu0_L2C IP-based stride prefetcher
WARNING: The extended signature CACHE::prefetch_line(ip, base_addr, pf_addr, fill_this_level, prefetch_metadata) is deprecated.
WARNING: Use CACHE::prefetch_line(pf_addr, fill_this_level, prefetch_metadata) instead.
Heartbeat CPU 0 instructions: 10000003 cycles: 3642289 heartbeat IPC: 2.74553 cumulative IPC: 2.74553 (Simulation time: 0 hr 0 min 20 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 7284431 heartbeat IPC: 2.74564 cumulative IPC: 2.74558 (Simulation time: 0 hr 0 min 40 sec) 

Warmup complete CPU 0 instructions: 25000001 cycles: 9105488 (Simulation time: 0 hr 0 min 49 sec) 

Heartbeat CPU 0 instructions: 30000003 cycles: 19154371 heartbeat IPC: 0.842464 cumulative IPC: 0.497568 (Simulation time: 0 hr 1 min 17 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 39259923 heartbeat IPC: 0.497375 cumulative IPC: 0.497439 (Simulation time: 0 hr 2 min 12 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 59368357 heartbeat IPC: 0.497304 cumulative IPC: 0.497385 (Simulation time: 0 hr 3 min 7 sec) 
Finished CPU 0 instructions: 25000001 cycles: 50262869 cumulative IPC: 0.497385 (Simulation time: 0 hr 3 min 7 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.497385 instructions: 25000001 cycles: 50262869
cpu0_DTLB TOTAL     ACCESS:    7867686  HIT:    7838234  MISS:      29452
cpu0_DTLB LOAD      ACCESS:    7305174  HIT:    7280620  MISS:      24554
cpu0_DTLB RFO       ACCESS:     562512  HIT:     557614  MISS:       4898
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 72.8408 cycles
cpu0_ITLB TOTAL     ACCESS:    2222523  HIT:    2222523  MISS:          0
cpu0_ITLB LOAD      ACCESS:    2222523  HIT:    2222523  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:      29452  HIT:      22028  MISS:       7424
cpu0_STLB LOAD      ACCESS:      24554  HIT:      17320  MISS:       7234
cpu0_STLB RFO       ACCESS:       4898  HIT:       4708  MISS:        190
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 252.5 cycles
cpu0_L1D TOTAL     ACCESS:    7989644  HIT:    7489394  MISS:     500250
cpu0_L1D LOAD      ACCESS:    6612736  HIT:    6125107  MISS:     487629
cpu0_L1D RFO       ACCESS:    1369484  HIT:    1357303  MISS:      12181
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       7424  HIT:       6984  MISS:        440
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 604.977 cycles
cpu0_L2C TOTAL     ACCESS:     672938  HIT:     197739  MISS:     475199
cpu0_L2C LOAD      ACCESS:     487629  HIT:     112775  MISS:     374854
cpu0_L2C RFO       ACCESS:      12181  HIT:          0  MISS:      12181
cpu0_L2C PREFETCH  ACCESS:     160320  HIT:      72174  MISS:      88146
cpu0_L2C WRITEBACK ACCESS:      12368  HIT:      12368  MISS:          0
cpu0_L2C TRANSLATION ACCESS:        440  HIT:        422  MISS:         18
cpu0_L2C PREFETCH  REQUESTED:     681055  ISSUED:     655211  USEFUL:     340232  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 422.227 cycles
LLC TOTAL     ACCESS:     535043  HIT:      59960  MISS:     475083
LLC LOAD      ACCESS:     122781  HIT:      29009  MISS:      93772
LLC RFO       ACCESS:      12181  HIT:          0  MISS:      12181
LLC PREFETCH  ACCESS:     387850  HIT:      18737  MISS:     369113
LLC WRITEBACK ACCESS:      12213  HIT:      12211  MISS:          2
LLC TRANSLATION ACCESS:         18  HIT:          3  MISS:         15
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 1367.2 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       2463  ROW_BUFFER_MISS:     472618
 DBUS AVG_CONGESTED_CYCLE:    3.99937
 WQ ROW_BUFFER_HIT:       4020  ROW_BUFFER_MISS:       8400  FULL:          0


CPU 0 Branch Prediction Accuracy: 62.4635% MPKI: 9.3696 Average ROB Occupancy at Mispredict: 293.087
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 9.3696
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

