INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PC/Desktop/Project/alu/alu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'segcom' is not allowed [C:/Users/PC/Desktop/Project/alu/alu.srcs/sources_1/new/alu.v:6]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PC/Desktop/Project/alu/alu.srcs/sim_1/new/alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_tb
