# ESP32 UART ISR/FreeRTOS Boundary Architecture

## Overview

This document explains the **real architecture** of ESP-IDF UART at the driver/ISR/FreeRTOS boundary‚Äînot Arduino-level hand-waving.

The ESP32 UART driver sits at the boundary between:
- **Hardware** (UART peripheral, FIFO, DMA)
- **ISR** (Interrupt Service Routine in IRAM or flash)
- **FreeRTOS** (Task scheduling, queues, critical sections)
- **Application** (Your code calling uart_read_bytes/uart_write_bytes)

---

## Critical Parameters

When you call:
```cpp
uart_driver_install(
    port,
    rx_buf_size,      // 1Ô∏è‚É£ RX ring buffer
    tx_buf_size,      // 2Ô∏è‚É£ TX ring buffer
    queue_size,       // 3Ô∏è‚É£ Event queue
    queue_handle,     // 4Ô∏è‚É£ Queue handle
    intr_flags        // 5Ô∏è‚É£ Interrupt flags (THE CRITICAL ONE)
);
```

Two parameters control ISR behavior:
- **Event queue** (3Ô∏è‚É£/4Ô∏è‚É£) - How ISR communicates with your task
- **Interrupt flags** (5Ô∏è‚É£) - How/when the ISR is allowed to run

---

## 1Ô∏è‚É£ Event Queue - ISR ‚Üí Task Communication

### What It Actually Is

The **event queue** is a **FreeRTOS queue** that the UART **ISR posts messages into**.

Messages are of type `uart_event_t`:
```c
typedef enum {
    UART_DATA,        // RX data available
    UART_FIFO_OVF,    // Hardware FIFO overflow
    UART_BUFFER_FULL, // Driver ring buffer full
    UART_BREAK,       // Break detected
    UART_PARITY_ERR,  // Parity error
    UART_FRAME_ERR    // Frame error
} uart_event_type_t;

typedef struct {
    uart_event_type_t type;
    size_t size;
} uart_event_t;
```

### The Communication Flow

```
UART HW Interrupt
    ‚Üì
UART ISR (ESP-IDF)
    ‚Üì
xQueueSendFromISR(uart_event_queue)
    ‚Üì
Your FreeRTOS Task receives uart_event_t
    ‚Üì
xQueueReceive(uart_queue, &evt, timeout)
```

### What Happens When You Pass `0, NULL`

```cpp
0,    // No event queue
NULL, // No event queue handle
```

This means:
- ‚ùå **No UART events delivered to tasks**
- ‚ùå **No overflow/error notifications**
- ‚ùå **No "data arrived" events**

But importantly:
- ‚úÖ **RX/TX still works** (ring buffers still function)
- ‚úÖ **`uart_read_bytes()` still works** (polling mode)
- ‚úÖ **Lower ISR overhead** (no queue operations)

You are saying:
> "I will poll or block on reads myself. Don't notify me."

### When You SHOULD Use Event Queue

Use it when:
- ‚úÖ Event-driven RX task (react to data arrival)
- ‚úÖ Need overflow diagnostics
- ‚úÖ Want to react to framing/parity errors
- ‚úÖ Building a modem/AT command parser

Typical pattern:
```c
QueueHandle_t uart_queue;
uart_driver_install(UART_NUM_0, 256, 256, 10, &uart_queue, flags);

uart_event_t evt;
while (1) {
    if (xQueueReceive(uart_queue, &evt, portMAX_DELAY)) {
        switch (evt.type) {
            case UART_DATA:
                // Read evt.size bytes
                break;
            case UART_FIFO_OVF:
                // Handle overflow
                break;
        }
    }
}
```

### When You Should NOT Use It (Our Case)

Don't use it when:
- ‚úÖ You already own the scheduling (FastLED loop)
- ‚úÖ Tight loops/DMA draining
- ‚úÖ Don't want ISR ‚Üí queue latency
- ‚úÖ Want minimal ISR overhead (debug UART)

**For debug/console UART: Skipping the queue is correct.**

---

## 2Ô∏è‚É£ Interrupt Flags - THE CRITICAL PARAMETER

The last parameter controls **how the UART ISR is registered** with the ESP32 interrupt controller:

```cpp
intr_flags  // How survivable your ISR is under load
```

This directly affects:
- ‚úÖ ISR priority (can it preempt other interrupts?)
- ‚úÖ Whether it runs when flash cache is disabled
- ‚úÖ Whether it runs during Wi-Fi critical sections

### The Fragile Default (DON'T USE)

```cpp
0  // Default = ESP_INTR_FLAG_LEVEL1
```

This means:
- ‚ùå **Lowest priority** (can be masked by everything)
- ‚ùå **Cannot run when flash cache is disabled** (ISR code in flash)
- ‚ùå **Subject to Wi-Fi/BLE interrupt blocking**
- ‚ùå **Can lose data during SPI flash operations**

**Result:** Your debug prints vanish when you need them most.

### ESP32 Reality Check

ESP32 does:
- üî• Cache disables during flash writes
- üî• Long Wi-Fi critical sections (>10ms)
- üî• Flash reads in foreground tasks
- üî• FreeRTOS scheduler stalls

Without proper ISR configuration:
- ‚ùå FIFO overflow
- ‚ùå "Mysterious UART gaps"
- ‚ùå Debug prints during crash = nothing
- ‚ùå Corrupted binary streams

### The Robust Configuration (USE THIS)

```cpp
ESP_INTR_FLAG_IRAM | ESP_INTR_FLAG_LEVEL3
```

#### ESP_INTR_FLAG_IRAM (0x400)
**Purpose:** Place ISR in IRAM (internal RAM)

**Effect:**
- ‚úÖ ISR runs **even when flash cache is disabled**
- ‚úÖ No gaps during SPI flash operations
- ‚úÖ Debug prints work during OTA updates
- ‚úÖ Essential for "never drop bytes" designs

**Without IRAM:**
```
[Your code triggers flash write]
    ‚Üì
Flash cache disabled
    ‚Üì
UART interrupt fires
    ‚Üì
ISR code in flash ‚Üí CANNOT EXECUTE
    ‚Üì
UART FIFO overflows ‚Üí BYTES LOST
```

**With IRAM:**
```
[Your code triggers flash write]
    ‚Üì
Flash cache disabled
    ‚Üì
UART interrupt fires
    ‚Üì
ISR code in IRAM ‚Üí EXECUTES NORMALLY
    ‚Üì
Bytes safely moved to ring buffer
```

#### ESP_INTR_FLAG_LEVEL1-5
**Purpose:** Set ISR scheduling priority

| Level   | Priority | Use Case                    |
|---------|----------|-----------------------------|
| LEVEL1  | Lowest   | ‚ùå Can be masked (fragile)  |
| LEVEL2  | Low      | Background tasks            |
| LEVEL3  | Medium   | ‚úÖ **Debug/console UART**   |
| LEVEL4  | High     | Time-critical sensors       |
| LEVEL5  | Highest  | Safety-critical hardware    |

**LEVEL3 is ideal for debug UART:**
- ‚úÖ High enough to preempt most code
- ‚úÖ Doesn't starve other critical ISRs
- ‚úÖ Debug prints work during execution

### Our Configuration (Console UART)

```cpp
// UartConfig defaults
intrPriority = UartIntrPriority::LEVEL3;  // High priority
intrFlags = UartIntrFlags::IRAM;          // ISR in IRAM

// Converts to:
ESP_INTR_FLAG_IRAM | ESP_INTR_FLAG_LEVEL3
```

This ensures:
- ‚úÖ Debug prints work **during Wi-Fi operations**
- ‚úÖ Debug prints work **during flash writes**
- ‚úÖ Debug prints work **during FreeRTOS scheduler stalls**
- ‚úÖ Debug prints work **during critical sections**
- ‚úÖ Debug prints work **when you need them most**

---

## 3Ô∏è‚É£ How Event Queue + Interrupt Flags Interact

| Configuration           | Behavior                       |
|-------------------------|--------------------------------|
| No queue + LEVEL1       | ‚ùå Fast but fragile            |
| Queue + LEVEL1          | ‚ùå Event-driven but lossy      |
| No queue + IRAM+LEVEL3  | ‚úÖ **Best for debug UART**     |
| Queue + IRAM+LEVEL3     | ‚úÖ Best for diagnostics+safety |

---

## 4Ô∏è‚É£ Buffer Architecture

### The Full Data Path

```
UART Hardware
    ‚Üì
Hardware FIFO (128 bytes)
    ‚Üì
[UART ISR fires when FIFO threshold reached]
    ‚Üì
ISR copies FIFO ‚Üí RX Ring Buffer (256+ bytes)
    ‚Üì
[ISR posts to event queue if configured]
    ‚Üì
Application calls uart_read_bytes()
    ‚Üì
Reads from RX Ring Buffer
```

### Why Ring Buffers Matter

**Without ring buffer:**
- FIFO overflows after 128 bytes
- ISR must run every ~1.1ms @ 115200 baud
- Extreme timing sensitivity

**With ring buffer:**
- 256+ byte cushion
- ISR can be delayed ~2.2ms
- Much more forgiving

### Buffer Sizing

```cpp
config.rxBufferSize = 256;  // Default
```

**How to calculate:**
```
Bytes/second = baudRate / 10
Bytes/ms = baudRate / 10000

At 115200 baud:
= 11.52 bytes/ms
= ~11520 bytes/second

256 byte buffer = 22ms cushion
512 byte buffer = 44ms cushion
1024 byte buffer = 88ms cushion
```

**Recommendation:**
- Console/debug UART: 256 bytes (default)
- High-speed data: 512-1024 bytes
- Binary protocols: 1024-2048 bytes

---

## 5Ô∏è‚É£ Practical Examples

### Console UART (Our Default)

```cpp
UartConfig config = UartConfig::console();
// Defaults to:
//   intrPriority = LEVEL3 (high priority)
//   intrFlags = IRAM (survives flash ops)
//   eventQueueSize = 0 (polling mode)
//   rxBufferSize = 256 (22ms cushion @ 115200)

UartEsp32 uart(config);
```

**Result:**
- ‚úÖ Debug prints ALWAYS work
- ‚úÖ No event queue overhead
- ‚úÖ Simple polling with uart_read_bytes()

### High-Reliability Binary Protocol

```cpp
UartConfig config;
config.port = UartPort::UART1;
config.baudRate = 460800;  // High speed
config.intrPriority = UartIntrPriority::LEVEL4;  // Very high priority
config.intrFlags = UartIntrFlags::IRAM;  // IRAM ISR
config.rxBufferSize = 2048;  // Large buffer
config.eventQueueSize = 10;  // Event-driven
config.flowControl = UartFlowControl::RTS_CTS;  // Hardware flow control

UartEsp32 uart(config);
```

**Result:**
- ‚úÖ Very high priority ISR
- ‚úÖ Large buffer for burst data
- ‚úÖ Event-driven RX
- ‚úÖ Hardware flow control prevents overrun

### Low-Overhead (NOT RECOMMENDED)

```cpp
UartConfig config = UartConfig::lowOverhead();
// Defaults to:
//   intrPriority = LEVEL1 (lowest)
//   intrFlags = NONE (no IRAM)
```

**Result:**
- ‚ö†Ô∏è  Fragile under load
- ‚ö†Ô∏è  ISR blocked during flash ops
- ‚ö†Ô∏è  Can lose data
- ‚ö†Ô∏è  Only use for non-critical streams

---

## 6Ô∏è‚É£ ESP32 Variant Differences

### ESP32 Classic
- 3 UART peripherals (UART0/1/2)
- All support full feature set
- UART0 typically console

### ESP32-S3
- 3 UART peripherals
- Better interrupt controller
- IRAM ISR highly recommended

### ESP32-C6 (RISC-V)
- 2 UART peripherals (UART0/1)
- Different interrupt architecture
- IRAM ISR essential

---

## 7Ô∏è‚É£ Debugging ISR Issues

### Symptoms of Fragile ISR Configuration

- ‚ö†Ô∏è  "UART data corruption at high load"
- ‚ö†Ô∏è  "Debug prints missing during Wi-Fi"
- ‚ö†Ô∏è  "Gaps in serial output"
- ‚ö†Ô∏è  "FIFO overflow errors"

### Solution Checklist

1. ‚úÖ **Enable IRAM ISR**
   ```cpp
   config.intrFlags = UartIntrFlags::IRAM;
   ```

2. ‚úÖ **Increase ISR priority**
   ```cpp
   config.intrPriority = UartIntrPriority::LEVEL3;
   ```

3. ‚úÖ **Increase buffer size**
   ```cpp
   config.rxBufferSize = 512;  // or larger
   ```

4. ‚úÖ **Add hardware flow control**
   ```cpp
   config.flowControl = UartFlowControl::RTS_CTS;
   ```

---

## 8Ô∏è‚É£ TL;DR

### For Debug/Console UART (Our Default)

```cpp
UartConfig config = UartConfig::console();
// Automatically sets:
// - LEVEL3 priority (high)
// - IRAM ISR (survives flash ops)
// - No event queue (polling)
// - 256 byte buffers
```

**This configuration ensures debug output is rock-solid.**

### Why It Matters

- **Event queue** = ISR ‚Üí FreeRTOS message channel
  - Passing `0, NULL` = "don't notify me, I'll poll" ‚úÖ

- **Interrupt flags** = How survivable your ISR is under load
  - `0` = Lowest priority, safest, but **weakest** ‚ùå
  - `ESP_INTR_FLAG_IRAM | LEVEL3` = Essential for reliability ‚úÖ

### The Critical Insight

On ESP32, the **default ISR configuration is dangerously fragile**.

For debug UART, you **MUST** use:
- ‚úÖ IRAM ISR (ESP_INTR_FLAG_IRAM)
- ‚úÖ High priority (LEVEL3 or higher)

Otherwise, your debug prints will vanish exactly when you need them most.

---

## References

- **ESP-IDF UART Driver:** https://docs.espressif.com/projects/esp-idf/en/latest/esp32/api-reference/peripherals/uart.html
- **ESP-IDF Interrupt Allocation:** https://docs.espressif.com/projects/esp-idf/en/latest/esp32/api-reference/system/intr_alloc.html
- **FreeRTOS Queue Documentation:** https://www.freertos.org/a00018.html
