Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto c97a37bdf6864dd9951b028e3f1247ee --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot gsom_tb_behav xil_defaultlib.gsom_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'num1' [/home/aari/Projects/Vivado/fpga-som/fpga_som.srcs/sources_1/new/gsom.v:140]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'num2' [/home/aari/Projects/Vivado/fpga-som/fpga_som.srcs/sources_1/new/gsom.v:141]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'num_out' [/home/aari/Projects/Vivado/fpga-som/fpga_som.srcs/sources_1/new/gsom.v:142]
WARNING: [VRFC 10-3091] actual bit length 14 differs from formal bit length 1 for port 'node_count' [/home/aari/Projects/Vivado/fpga-som/fpga_som.srcs/sources_1/new/gsom.v:333]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'index' [/home/aari/Projects/Vivado/fpga-som/fpga_som.srcs/sources_1/new/gsom.v:334]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'is_done' [/home/aari/Projects/Vivado/fpga-som/fpga_som.srcs/sources_1/new/gsom_update_weight.v:66]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'is_done' [/home/aari/Projects/Vivado/fpga-som/fpga_som.srcs/sources_1/new/gsom_update_neighbour.v:68]
Completed static elaboration
Starting simulation data flow analysis
