Active-HDL 9.2.2499.sp1.36.4586  2020-11-23 01:58:26

Elaboration top modules:
VHDL Configuration            testbench_for_full_adder_8_bit


--------------------------------------------------------------------------------------------------------------------
Entity              | Architecture      | Library    | Info | Compiler Version                | Compilation Options
--------------------------------------------------------------------------------------------------------------------
full_adder_8_bit_tb | tb_architecture   | half_adder |      | 9.2.2499.sp1.36.4586  (Windows) | -O3 -2008
full_adder_8_bit    | full_adder_8_arch | half_adder |      | 9.2.2499.sp1.36.4586  (Windows) | -O3 -2008
full_adder          | full_adder_arch   | half_adder |      | 9.2.2499.sp1.36.4586  (Windows) | -O3 -2008
half_adder          | half_adder_arch   | half_adder |      | 9.2.2499.sp1.36.4586  (Windows) | -O3 -2008
or_gate             | or_gate_arch      | half_adder |      | 9.2.2499.sp1.36.4586  (Windows) | -O3 -2008
--------------------------------------------------------------------------------------------------------------------

--------------------------------------------------------------------------------------------------------------------
VHDL Configuration                      | Library    | Info | Compiler Version                | Compilation Options
--------------------------------------------------------------------------------------------------------------------
testbench_for_full_adder_8_bit          | half_adder |      | 9.2.2499.sp1.36.4586  (Windows) | -O3 -2008
--------------------------------------------------------------------------------------------------------------------

--------------------------------------------------------------------------------------------------------------------
VHDL Package                            | Library    | Info | Compiler Version                | Compilation Options
--------------------------------------------------------------------------------------------------------------------
standard                                | std        |      |                                 | <unavailable>
TEXTIO                                  | std        |      | 9.2.2499.sp1.36.4586  (Windows) |  -2008
std_logic_1164                          | ieee       |      | 9.2.2499.sp1.36.4586  (Windows) |  -2008
--------------------------------------------------------------------------------------------------------------------

--------------------------------------------------------------------------------------------------------------------
Library                                 | Comment
--------------------------------------------------------------------------------------------------------------------
half_adder                              | None
ieee                                    | Standard IEEE packages library
std                                     | Standard VHDL library
--------------------------------------------------------------------------------------------------------------------
