

================================================================
== Synthesis Summary Report of 'top_kernel'
================================================================
+ General Information: 
    * Date:           Sat Jan 31 19:51:32 2026
    * Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
    * Project:        project_1
    * Solution:       hls (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu3eg-sbva484-1-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+----------+--------+-------------+-------------+-----+
    |                           Modules                          | Issue|      |       Latency       | Iteration|         |  Trip |          |          |        |             |             |     |
    |                           & Loops                          | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count | Pipelined|   BRAM   |   DSP  |      FF     |     LUT     | URAM|
    +------------------------------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+----------+--------+-------------+-------------+-----+
    |+ top_kernel                                                |     -|  0.00|    70448|  7.045e+05|         -|    70449|      -|        no|  72 (16%)|  8 (2%)|  18605 (13%)|  18523 (26%)|    -|
    | + top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2      |     -|  0.00|    16387|  1.639e+05|         -|    16385|      -|    rewind|         -|       -|     61 (~0%)|    193 (~0%)|    -|
    |  o VITIS_LOOP_33_1_VITIS_LOOP_34_2                         |     -|  7.30|    16385|  1.638e+05|         3|        1|  16384|       yes|         -|       -|            -|            -|    -|
    | + top_kernel_Pipeline_VITIS_LOOP_92_8                      |     -|  3.57|       18|    180.000|         -|       17|      -|    rewind|         -|       -|    1545 (1%)|    645 (~0%)|    -|
    |  o VITIS_LOOP_92_8                                         |     -|  7.30|       16|    160.000|         1|        1|     16|       yes|         -|       -|            -|            -|    -|
    | + top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11  |     -|  0.02|     4099|  4.099e+04|         -|     4097|      -|    rewind|         -|  8 (2%)|    260 (~0%)|    1219 (1%)|    -|
    |  o VITIS_LOOP_102_10_VITIS_LOOP_103_11                     |     -|  7.30|     4097|  4.097e+04|         3|        1|   4096|       yes|         -|       -|            -|            -|    -|
    | + top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14  |     -|  0.00|    16387|  1.639e+05|         -|    16385|      -|    rewind|         -|       -|     61 (~0%)|    214 (~0%)|    -|
    |  o VITIS_LOOP_114_13_VITIS_LOOP_115_14                     |     -|  7.30|    16385|  1.638e+05|         3|        1|  16384|       yes|         -|       -|            -|            -|    -|
    | o VITIS_LOOP_63_4                                          |     -|  7.30|    33536|  3.354e+05|       131|        -|    256|        no|         -|       -|            -|            -|    -|
    |  + top_kernel_Pipeline_VITIS_LOOP_67_5                     |     -|  3.91|       66|    660.000|         -|       65|      -|    rewind|         -|       -|     40 (~0%)|    214 (~0%)|    -|
    |   o VITIS_LOOP_67_5                                        |     -|  7.30|       64|    640.000|         2|        1|     64|       yes|         -|       -|            -|            -|    -|
    |  + top_kernel_Pipeline_VITIS_LOOP_78_6                     |     -|  1.60|       61|    610.000|         -|       17|      -|    rewind|         -|       -|   13280 (9%)|  12998 (18%)|    -|
    |   o VITIS_LOOP_78_6                                        |     -|  7.30|       59|    590.000|        45|        1|     16|       yes|         -|       -|            -|            -|    -|
    +------------------------------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+----------+--------+-------------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-----------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface | Read/Write | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|           |            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+-----------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_A   | READ_ONLY  | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
| m_axi_C   | WRITE_ONLY | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |                   |
+-----------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | A_DRAM_1 | 0x10   | 32    | W      | Data signal of A_DRAM            |                                                                      |
| s_axi_control | A_DRAM_2 | 0x14   | 32    | W      | Data signal of A_DRAM            |                                                                      |
| s_axi_control | C_DRAM_1 | 0x1c   | 32    | W      | Data signal of C_DRAM            |                                                                      |
| s_axi_control | C_DRAM_2 | 0x20   | 32    | W      | Data signal of C_DRAM            |                                                                      |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+--------------------------------------+
| Argument | Direction | Datatype                             |
+----------+-----------+--------------------------------------+
| A_DRAM   | in        | ap_fixed<24, 10, AP_RND, AP_SAT, 0>* |
| C_DRAM   | out       | ap_fixed<24, 10, AP_RND, AP_SAT, 0>* |
+----------+-----------+--------------------------------------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+------------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                            |
+----------+---------------+-----------+----------+------------------------------------+
| A_DRAM   | m_axi_A       | interface |          | channel=0                          |
| A_DRAM   | s_axi_control | register  | offset   | name=A_DRAM_1 offset=0x10 range=32 |
| A_DRAM   | s_axi_control | register  | offset   | name=A_DRAM_2 offset=0x14 range=32 |
| C_DRAM   | m_axi_C       | interface |          | channel=0                          |
| C_DRAM   | s_axi_control | register  | offset   | name=C_DRAM_1 offset=0x1c range=32 |
| C_DRAM   | s_axi_control | register  | offset   | name=C_DRAM_2 offset=0x20 range=32 |
+----------+---------------+-----------+----------+------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+--------+-------+-------------------+----------------+
| HW Interface | Direction | Length | Width | Loop              | Loop Location  |
+--------------+-----------+--------+-------+-------------------+----------------+
| m_axi_A      | read      | 16384  | 32    | VITIS_LOOP_33_1   | top.cpp:33:22  |
| m_axi_C      | write     | 16384  | 32    | VITIS_LOOP_114_13 | top.cpp:114:24 |
+--------------+-----------+--------+-------+-------------------+----------------+

* All M_AXI Variable Accesses
+--------------+----------+-----------------+-----------+--------------+--------+-------------------+----------------+------------+-------------------------------------------------------------------------------------------------------+
| HW Interface | Variable | Access Location | Direction | Burst Status | Length | Loop              | Loop Location  | Resolution | Problem                                                                                               |
+--------------+----------+-----------------+-----------+--------------+--------+-------------------+----------------+------------+-------------------------------------------------------------------------------------------------------+
| m_axi_A      | A_DRAM   | top.cpp:36:10   | read      | Widen Fail   |        | VITIS_LOOP_34_2   | top.cpp:34:26  | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_A      | A_DRAM   | top.cpp:36:10   | read      | Inferred     | 16384  | VITIS_LOOP_33_1   | top.cpp:33:22  |            |                                                                                                       |
| m_axi_C      | C_DRAM   | top.cpp:117:15  | write     | Widen Fail   |        | VITIS_LOOP_115_14 | top.cpp:115:28 | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_C      | C_DRAM   | top.cpp:117:15  | write     | Inferred     | 16384  | VITIS_LOOP_114_13 | top.cpp:114:24 |            |                                                                                                       |
+--------------+----------+-----------------+-----------+--------------+--------+-------------------+----------------+------------+-------------------------------------------------------------------------------------------------------+

    * Resolution URL: docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+------------------------------------------------------------+-----+--------+-----------------+-----------+--------------------------+---------+
| Name                                                       | DSP | Pragma | Variable        | Op        | Impl                     | Latency |
+------------------------------------------------------------+-----+--------+-----------------+-----------+--------------------------+---------+
| + top_kernel                                               | 8   |        |                 |           |                          |         |
|   icmp_ln63_fu_1373_p2                                     |     |        | icmp_ln63       | seteq     | auto                     | 0       |
|   add_ln63_fu_1379_p2                                      |     |        | add_ln63        | add       | fabric                   | 0       |
|   add_ln75_fu_1675_p2                                      |     |        | add_ln75        | add       | fabric                   | 0       |
|   xor_ln75_fu_1701_p2                                      |     |        | xor_ln75        | xor       | auto                     | 0       |
|   and_ln75_fu_1707_p2                                      |     |        | and_ln75        | and       | auto                     | 0       |
|   xor_ln75_1_fu_1713_p2                                    |     |        | xor_ln75_1      | xor       | auto                     | 0       |
|   select_ln75_fu_1719_p3                                   |     |        | select_ln75     | select    | auto_sel                 | 0       |
|   denom_1_fu_1727_p3                                       |     |        | denom_1         | select    | auto_sel                 | 0       |
|  + top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2     | 0   |        |                 |           |                          |         |
|    icmp_ln33_fu_120_p2                                     |     |        | icmp_ln33       | seteq     | auto                     | 0       |
|    add_ln33_1_fu_126_p2                                    |     |        | add_ln33_1      | add       | fabric                   | 0       |
|    add_ln33_fu_153_p2                                      |     |        | add_ln33        | add       | fabric                   | 0       |
|    icmp_ln34_fu_159_p2                                     |     |        | icmp_ln34       | seteq     | auto                     | 0       |
|    select_ln33_fu_165_p3                                   |     |        | select_ln33     | select    | auto_sel                 | 0       |
|    select_ln33_1_fu_173_p3                                 |     |        | select_ln33_1   | select    | auto_sel                 | 0       |
|    add_ln36_fu_197_p2                                      |     |        | add_ln36        | add       | fabric                   | 0       |
|    add_ln34_fu_208_p2                                      |     |        | add_ln34        | add       | fabric                   | 0       |
|  + top_kernel_Pipeline_VITIS_LOOP_67_5                     | 0   |        |                 |           |                          |         |
|    icmp_ln67_fu_173_p2                                     |     |        | icmp_ln67       | seteq     | auto                     | 0       |
|    add_ln67_fu_179_p2                                      |     |        | add_ln67        | add       | fabric                   | 0       |
|    add_ln69_fu_189_p2                                      |     |        | add_ln69        | add       | fabric                   | 0       |
|    add_ln71_fu_247_p2                                      |     |        | add_ln71        | add       | fabric                   | 0       |
|    add_ln71_1_fu_253_p2                                    |     |        | add_ln71_1      | add       | fabric                   | 0       |
|    xor_ln71_fu_275_p2                                      |     |        | xor_ln71        | xor       | auto                     | 0       |
|    and_ln71_fu_281_p2                                      |     |        | and_ln71        | and       | auto                     | 0       |
|    xor_ln71_1_fu_287_p2                                    |     |        | xor_ln71_1      | xor       | auto                     | 0       |
|    select_ln71_fu_293_p3                                   |     |        | select_ln71     | select    | auto_sel                 | 0       |
|    select_ln71_1_fu_301_p3                                 |     |        | select_ln71_1   | select    | auto_sel                 | 0       |
|  + top_kernel_Pipeline_VITIS_LOOP_92_8                     | 0   |        |                 |           |                          |         |
|    sparsemux_33_6_24_1_1_U95                               |     |        | tmp             | sparsemux | compactencoding_dontcare | 0       |
|    sub_ln97_fu_1542_p2                                     |     |        | sub_ln97        | sub       | fabric                   | 0       |
|    sub_ln97_1_fu_1562_p2                                   |     |        | sub_ln97_1      | sub       | fabric                   | 0       |
|    scale_64_fu_1582_p3                                     |     |        | scale_64        | select    | auto_sel                 | 0       |
|    sparsemux_33_6_24_1_1_U96                               |     |        | tmp_4           | sparsemux | compactencoding_dontcare | 0       |
|    sub_ln97_2_fu_1682_p2                                   |     |        | sub_ln97_2      | sub       | fabric                   | 0       |
|    sub_ln97_3_fu_1702_p2                                   |     |        | sub_ln97_3      | sub       | fabric                   | 0       |
|    scale_65_fu_1722_p3                                     |     |        | scale_65        | select    | auto_sel                 | 0       |
|    sparsemux_33_6_24_1_1_U97                               |     |        | tmp_8           | sparsemux | compactencoding_dontcare | 0       |
|    sub_ln97_4_fu_1822_p2                                   |     |        | sub_ln97_4      | sub       | fabric                   | 0       |
|    sub_ln97_5_fu_1842_p2                                   |     |        | sub_ln97_5      | sub       | fabric                   | 0       |
|    scale_66_fu_1862_p3                                     |     |        | scale_66        | select    | auto_sel                 | 0       |
|    sparsemux_33_6_24_1_1_U98                               |     |        | tmp_s           | sparsemux | compactencoding_dontcare | 0       |
|    sub_ln97_6_fu_1962_p2                                   |     |        | sub_ln97_6      | sub       | fabric                   | 0       |
|    sub_ln97_7_fu_1982_p2                                   |     |        | sub_ln97_7      | sub       | fabric                   | 0       |
|    scale_67_fu_2002_p3                                     |     |        | scale_67        | select    | auto_sel                 | 0       |
|    add_ln92_fu_2368_p2                                     |     |        | add_ln92        | add       | fabric                   | 0       |
|  + top_kernel_Pipeline_VITIS_LOOP_78_6                     | 0   |        |                 |           |                          |         |
|    sdiv_38ns_24s_38_42_1_U11                               |     |        | sdiv_ln84       | sdiv      | auto                     | 41      |
|    icmp_ln84_fu_1689_p2                                    |     |        | icmp_ln84       | setne     | auto                     | 0       |
|    icmp_ln84_1_fu_1695_p2                                  |     |        | icmp_ln84_1     | setne     | auto                     | 0       |
|    or_ln84_fu_1701_p2                                      |     |        | or_ln84         | or        | auto                     | 0       |
|    xor_ln84_fu_1707_p2                                     |     |        | xor_ln84        | xor       | auto                     | 0       |
|    and_ln84_fu_1713_p2                                     |     |        | and_ln84        | and       | auto                     | 0       |
|    xor_ln84_1_fu_1719_p2                                   |     |        | xor_ln84_1      | xor       | auto                     | 0       |
|    or_ln84_1_fu_1725_p2                                    |     |        | or_ln84_1       | or        | auto                     | 0       |
|    and_ln84_1_fu_1731_p2                                   |     |        | and_ln84_1      | and       | auto                     | 0       |
|    select_ln84_fu_1737_p3                                  |     |        | select_ln84     | select    | auto_sel                 | 0       |
|    or_ln84_2_fu_1745_p2                                    |     |        | or_ln84_2       | or        | auto                     | 0       |
|    t_1_fu_1751_p3                                          |     |        | t_1             | select    | auto_sel                 | 0       |
|    sparsemux_33_6_24_1_1_U15                               |     |        | tmp_14          | sparsemux | compactencoding_dontcare | 0       |
|    col_sum_64_fu_1839_p2                                   |     |        | col_sum_64      | add       | fabric                   | 0       |
|    add_ln86_1_fu_1845_p2                                   |     |        | add_ln86_1      | add       | fabric                   | 0       |
|    icmp_ln86_fu_1851_p2                                    |     |        | icmp_ln86       | seteq     | auto                     | 0       |
|    xor_ln86_fu_1906_p2                                     |     |        | xor_ln86        | xor       | auto                     | 0       |
|    and_ln86_fu_1912_p2                                     |     |        | and_ln86        | and       | auto                     | 0       |
|    xor_ln86_1_fu_1918_p2                                   |     |        | xor_ln86_1      | xor       | auto                     | 0       |
|    and_ln86_1_fu_1924_p2                                   |     |        | and_ln86_1      | and       | auto                     | 0       |
|    xor_ln86_2_fu_1930_p2                                   |     |        | xor_ln86_2      | xor       | auto                     | 0       |
|    sdiv_38ns_24s_38_42_1_U12                               |     |        | sdiv_ln84_1     | sdiv      | auto                     | 41      |
|    icmp_ln84_2_fu_1999_p2                                  |     |        | icmp_ln84_2     | setne     | auto                     | 0       |
|    icmp_ln84_3_fu_2005_p2                                  |     |        | icmp_ln84_3     | setne     | auto                     | 0       |
|    or_ln84_3_fu_2011_p2                                    |     |        | or_ln84_3       | or        | auto                     | 0       |
|    xor_ln84_2_fu_2017_p2                                   |     |        | xor_ln84_2      | xor       | auto                     | 0       |
|    and_ln84_2_fu_2023_p2                                   |     |        | and_ln84_2      | and       | auto                     | 0       |
|    xor_ln84_3_fu_2029_p2                                   |     |        | xor_ln84_3      | xor       | auto                     | 0       |
|    or_ln84_4_fu_2035_p2                                    |     |        | or_ln84_4       | or        | auto                     | 0       |
|    and_ln84_3_fu_2041_p2                                   |     |        | and_ln84_3      | and       | auto                     | 0       |
|    select_ln84_2_fu_2047_p3                                |     |        | select_ln84_2   | select    | auto_sel                 | 0       |
|    or_ln84_5_fu_2055_p2                                    |     |        | or_ln84_5       | or        | auto                     | 0       |
|    t_3_fu_2061_p3                                          |     |        | t_3             | select    | auto_sel                 | 0       |
|    sparsemux_33_6_24_1_1_U16                               |     |        | tmp_22          | sparsemux | compactencoding_dontcare | 0       |
|    col_sum_65_fu_2149_p2                                   |     |        | col_sum_65      | add       | fabric                   | 0       |
|    add_ln86_2_fu_2155_p2                                   |     |        | add_ln86_2      | add       | fabric                   | 0       |
|    icmp_ln86_2_fu_2161_p2                                  |     |        | icmp_ln86_2     | seteq     | auto                     | 0       |
|    xor_ln86_3_fu_2216_p2                                   |     |        | xor_ln86_3      | xor       | auto                     | 0       |
|    and_ln86_2_fu_2222_p2                                   |     |        | and_ln86_2      | and       | auto                     | 0       |
|    xor_ln86_4_fu_2228_p2                                   |     |        | xor_ln86_4      | xor       | auto                     | 0       |
|    and_ln86_3_fu_2234_p2                                   |     |        | and_ln86_3      | and       | auto                     | 0       |
|    xor_ln86_5_fu_2240_p2                                   |     |        | xor_ln86_5      | xor       | auto                     | 0       |
|    sdiv_38ns_24s_38_42_1_U13                               |     |        | sdiv_ln84_2     | sdiv      | auto                     | 41      |
|    icmp_ln84_4_fu_2309_p2                                  |     |        | icmp_ln84_4     | setne     | auto                     | 0       |
|    icmp_ln84_5_fu_2315_p2                                  |     |        | icmp_ln84_5     | setne     | auto                     | 0       |
|    or_ln84_6_fu_2321_p2                                    |     |        | or_ln84_6       | or        | auto                     | 0       |
|    xor_ln84_4_fu_2327_p2                                   |     |        | xor_ln84_4      | xor       | auto                     | 0       |
|    and_ln84_4_fu_2333_p2                                   |     |        | and_ln84_4      | and       | auto                     | 0       |
|    xor_ln84_5_fu_2339_p2                                   |     |        | xor_ln84_5      | xor       | auto                     | 0       |
|    or_ln84_7_fu_2345_p2                                    |     |        | or_ln84_7       | or        | auto                     | 0       |
|    and_ln84_5_fu_2351_p2                                   |     |        | and_ln84_5      | and       | auto                     | 0       |
|    select_ln84_4_fu_2357_p3                                |     |        | select_ln84_4   | select    | auto_sel                 | 0       |
|    or_ln84_8_fu_2365_p2                                    |     |        | or_ln84_8       | or        | auto                     | 0       |
|    t_5_fu_2371_p3                                          |     |        | t_5             | select    | auto_sel                 | 0       |
|    sparsemux_33_6_24_1_1_U17                               |     |        | tmp_28          | sparsemux | compactencoding_dontcare | 0       |
|    col_sum_66_fu_2459_p2                                   |     |        | col_sum_66      | add       | fabric                   | 0       |
|    add_ln86_3_fu_2465_p2                                   |     |        | add_ln86_3      | add       | fabric                   | 0       |
|    icmp_ln86_3_fu_2471_p2                                  |     |        | icmp_ln86_3     | seteq     | auto                     | 0       |
|    xor_ln86_6_fu_2526_p2                                   |     |        | xor_ln86_6      | xor       | auto                     | 0       |
|    and_ln86_4_fu_2532_p2                                   |     |        | and_ln86_4      | and       | auto                     | 0       |
|    xor_ln86_7_fu_2538_p2                                   |     |        | xor_ln86_7      | xor       | auto                     | 0       |
|    and_ln86_5_fu_2544_p2                                   |     |        | and_ln86_5      | and       | auto                     | 0       |
|    xor_ln86_8_fu_2550_p2                                   |     |        | xor_ln86_8      | xor       | auto                     | 0       |
|    sdiv_38ns_24s_38_42_1_U14                               |     |        | sdiv_ln84_3     | sdiv      | auto                     | 41      |
|    icmp_ln84_6_fu_2619_p2                                  |     |        | icmp_ln84_6     | setne     | auto                     | 0       |
|    icmp_ln84_7_fu_2625_p2                                  |     |        | icmp_ln84_7     | setne     | auto                     | 0       |
|    or_ln84_9_fu_2631_p2                                    |     |        | or_ln84_9       | or        | auto                     | 0       |
|    xor_ln84_6_fu_2637_p2                                   |     |        | xor_ln84_6      | xor       | auto                     | 0       |
|    and_ln84_6_fu_2643_p2                                   |     |        | and_ln84_6      | and       | auto                     | 0       |
|    xor_ln84_7_fu_2649_p2                                   |     |        | xor_ln84_7      | xor       | auto                     | 0       |
|    or_ln84_10_fu_2655_p2                                   |     |        | or_ln84_10      | or        | auto                     | 0       |
|    and_ln84_7_fu_2661_p2                                   |     |        | and_ln84_7      | and       | auto                     | 0       |
|    select_ln84_6_fu_2667_p3                                |     |        | select_ln84_6   | select    | auto_sel                 | 0       |
|    or_ln84_11_fu_2675_p2                                   |     |        | or_ln84_11      | or        | auto                     | 0       |
|    t_7_fu_2681_p3                                          |     |        | t_7             | select    | auto_sel                 | 0       |
|    sparsemux_33_6_24_1_1_U18                               |     |        | tmp_34          | sparsemux | compactencoding_dontcare | 0       |
|    col_sum_67_fu_2769_p2                                   |     |        | col_sum_67      | add       | fabric                   | 0       |
|    add_ln86_4_fu_2775_p2                                   |     |        | add_ln86_4      | add       | fabric                   | 0       |
|    icmp_ln86_4_fu_2781_p2                                  |     |        | icmp_ln86_4     | seteq     | auto                     | 0       |
|    xor_ln86_9_fu_2836_p2                                   |     |        | xor_ln86_9      | xor       | auto                     | 0       |
|    and_ln86_6_fu_2842_p2                                   |     |        | and_ln86_6      | and       | auto                     | 0       |
|    xor_ln86_10_fu_2848_p2                                  |     |        | xor_ln86_10     | xor       | auto                     | 0       |
|    and_ln86_7_fu_2854_p2                                   |     |        | and_ln86_7      | and       | auto                     | 0       |
|    xor_ln86_11_fu_2860_p2                                  |     |        | xor_ln86_11     | xor       | auto                     | 0       |
|    add_ln78_fu_1582_p2                                     |     |        | add_ln78        | add       | fabric                   | 0       |
|  + top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11 | 8   |        |                 |           |                          |         |
|    icmp_ln102_fu_804_p2                                    |     |        | icmp_ln102      | seteq     | auto                     | 0       |
|    add_ln102_1_fu_810_p2                                   |     |        | add_ln102_1     | add       | fabric                   | 0       |
|    add_ln102_fu_826_p2                                     |     |        | add_ln102       | add       | fabric                   | 0       |
|    select_ln103_fu_840_p3                                  |     |        | select_ln103    | select    | auto_sel                 | 0       |
|    select_ln102_fu_852_p3                                  |     |        | select_ln102    | select    | auto_sel                 | 0       |
|    sparsemux_33_6_24_1_1_U231                              |     |        | tmp_23          | sparsemux | compactencoding_dontcare | 0       |
|    mul_24s_24s_48_1_1_U227                                 | 2   |        | mul_ln108       | mul       | auto                     | 0       |
|    add_ln108_fu_1256_p2                                    |     |        | add_ln108       | add       | fabric                   | 0       |
|    xor_ln108_fu_1270_p2                                    |     |        | xor_ln108       | xor       | auto                     | 0       |
|    and_ln108_fu_1276_p2                                    |     |        | and_ln108       | and       | auto                     | 0       |
|    icmp_ln108_fu_1298_p2                                   |     |        | icmp_ln108      | seteq     | auto                     | 0       |
|    icmp_ln108_1_fu_1312_p2                                 |     |        | icmp_ln108_1    | seteq     | auto                     | 0       |
|    icmp_ln108_2_fu_1318_p2                                 |     |        | icmp_ln108_2    | seteq     | auto                     | 0       |
|    select_ln108_fu_1324_p3                                 |     |        | select_ln108    | select    | auto_sel                 | 0       |
|    xor_ln108_1_fu_1332_p2                                  |     |        | xor_ln108_1     | xor       | auto                     | 0       |
|    and_ln108_1_fu_1338_p2                                  |     |        | and_ln108_1     | and       | auto                     | 0       |
|    select_ln108_1_fu_1344_p3                               |     |        | select_ln108_1  | select    | auto_sel                 | 0       |
|    and_ln108_2_fu_1352_p2                                  |     |        | and_ln108_2     | and       | auto                     | 0       |
|    xor_ln108_2_fu_1358_p2                                  |     |        | xor_ln108_2     | xor       | auto                     | 0       |
|    or_ln108_fu_1364_p2                                     |     |        | or_ln108        | or        | auto                     | 0       |
|    xor_ln108_3_fu_1370_p2                                  |     |        | xor_ln108_3     | xor       | auto                     | 0       |
|    and_ln108_3_fu_1376_p2                                  |     |        | and_ln108_3     | and       | auto                     | 0       |
|    and_ln108_4_fu_1382_p2                                  |     |        | and_ln108_4     | and       | auto                     | 0       |
|    or_ln108_4_fu_1388_p2                                   |     |        | or_ln108_4      | or        | auto                     | 0       |
|    xor_ln108_4_fu_1394_p2                                  |     |        | xor_ln108_4     | xor       | auto                     | 0       |
|    and_ln108_5_fu_1400_p2                                  |     |        | and_ln108_5     | and       | auto                     | 0       |
|    select_ln108_2_fu_1406_p3                               |     |        | select_ln108_2  | select    | auto_sel                 | 0       |
|    or_ln108_1_fu_1414_p2                                   |     |        | or_ln108_1      | or        | auto                     | 0       |
|    select_ln108_3_fu_1420_p3                               |     |        | select_ln108_3  | select    | auto_sel                 | 0       |
|    sparsemux_33_6_24_1_1_U232                              |     |        | tmp_31          | sparsemux | compactencoding_dontcare | 0       |
|    mul_24s_24s_48_1_1_U228                                 | 2   |        | mul_ln108_1     | mul       | auto                     | 0       |
|    add_ln108_1_fu_1475_p2                                  |     |        | add_ln108_1     | add       | fabric                   | 0       |
|    xor_ln108_5_fu_1489_p2                                  |     |        | xor_ln108_5     | xor       | auto                     | 0       |
|    and_ln108_6_fu_1495_p2                                  |     |        | and_ln108_6     | and       | auto                     | 0       |
|    icmp_ln108_3_fu_1517_p2                                 |     |        | icmp_ln108_3    | seteq     | auto                     | 0       |
|    icmp_ln108_4_fu_1531_p2                                 |     |        | icmp_ln108_4    | seteq     | auto                     | 0       |
|    icmp_ln108_5_fu_1537_p2                                 |     |        | icmp_ln108_5    | seteq     | auto                     | 0       |
|    select_ln108_4_fu_1543_p3                               |     |        | select_ln108_4  | select    | auto_sel                 | 0       |
|    xor_ln108_6_fu_1551_p2                                  |     |        | xor_ln108_6     | xor       | auto                     | 0       |
|    and_ln108_7_fu_1557_p2                                  |     |        | and_ln108_7     | and       | auto                     | 0       |
|    select_ln108_5_fu_1563_p3                               |     |        | select_ln108_5  | select    | auto_sel                 | 0       |
|    and_ln108_8_fu_1571_p2                                  |     |        | and_ln108_8     | and       | auto                     | 0       |
|    xor_ln108_7_fu_1577_p2                                  |     |        | xor_ln108_7     | xor       | auto                     | 0       |
|    or_ln108_2_fu_1583_p2                                   |     |        | or_ln108_2      | or        | auto                     | 0       |
|    xor_ln108_8_fu_1589_p2                                  |     |        | xor_ln108_8     | xor       | auto                     | 0       |
|    and_ln108_9_fu_1595_p2                                  |     |        | and_ln108_9     | and       | auto                     | 0       |
|    and_ln108_10_fu_1601_p2                                 |     |        | and_ln108_10    | and       | auto                     | 0       |
|    or_ln108_9_fu_1607_p2                                   |     |        | or_ln108_9      | or        | auto                     | 0       |
|    xor_ln108_9_fu_1613_p2                                  |     |        | xor_ln108_9     | xor       | auto                     | 0       |
|    and_ln108_11_fu_1619_p2                                 |     |        | and_ln108_11    | and       | auto                     | 0       |
|    select_ln108_6_fu_1625_p3                               |     |        | select_ln108_6  | select    | auto_sel                 | 0       |
|    or_ln108_3_fu_1633_p2                                   |     |        | or_ln108_3      | or        | auto                     | 0       |
|    select_ln108_7_fu_1639_p3                               |     |        | select_ln108_7  | select    | auto_sel                 | 0       |
|    sparsemux_33_6_24_1_1_U233                              |     |        | tmp_37          | sparsemux | compactencoding_dontcare | 0       |
|    mul_24s_24s_48_1_1_U229                                 | 2   |        | mul_ln108_2     | mul       | auto                     | 0       |
|    add_ln108_2_fu_1694_p2                                  |     |        | add_ln108_2     | add       | fabric                   | 0       |
|    xor_ln108_10_fu_1708_p2                                 |     |        | xor_ln108_10    | xor       | auto                     | 0       |
|    and_ln108_12_fu_1714_p2                                 |     |        | and_ln108_12    | and       | auto                     | 0       |
|    icmp_ln108_6_fu_1736_p2                                 |     |        | icmp_ln108_6    | seteq     | auto                     | 0       |
|    icmp_ln108_7_fu_1750_p2                                 |     |        | icmp_ln108_7    | seteq     | auto                     | 0       |
|    icmp_ln108_8_fu_1756_p2                                 |     |        | icmp_ln108_8    | seteq     | auto                     | 0       |
|    select_ln108_8_fu_1762_p3                               |     |        | select_ln108_8  | select    | auto_sel                 | 0       |
|    xor_ln108_11_fu_1770_p2                                 |     |        | xor_ln108_11    | xor       | auto                     | 0       |
|    and_ln108_13_fu_1776_p2                                 |     |        | and_ln108_13    | and       | auto                     | 0       |
|    select_ln108_9_fu_1782_p3                               |     |        | select_ln108_9  | select    | auto_sel                 | 0       |
|    and_ln108_14_fu_1790_p2                                 |     |        | and_ln108_14    | and       | auto                     | 0       |
|    xor_ln108_12_fu_1796_p2                                 |     |        | xor_ln108_12    | xor       | auto                     | 0       |
|    or_ln108_5_fu_1802_p2                                   |     |        | or_ln108_5      | or        | auto                     | 0       |
|    xor_ln108_13_fu_1808_p2                                 |     |        | xor_ln108_13    | xor       | auto                     | 0       |
|    and_ln108_15_fu_1814_p2                                 |     |        | and_ln108_15    | and       | auto                     | 0       |
|    and_ln108_16_fu_1820_p2                                 |     |        | and_ln108_16    | and       | auto                     | 0       |
|    or_ln108_10_fu_1826_p2                                  |     |        | or_ln108_10     | or        | auto                     | 0       |
|    xor_ln108_14_fu_1832_p2                                 |     |        | xor_ln108_14    | xor       | auto                     | 0       |
|    and_ln108_17_fu_1838_p2                                 |     |        | and_ln108_17    | and       | auto                     | 0       |
|    select_ln108_10_fu_1844_p3                              |     |        | select_ln108_10 | select    | auto_sel                 | 0       |
|    or_ln108_6_fu_1852_p2                                   |     |        | or_ln108_6      | or        | auto                     | 0       |
|    select_ln108_11_fu_1858_p3                              |     |        | select_ln108_11 | select    | auto_sel                 | 0       |
|    sparsemux_33_6_24_1_1_U234                              |     |        | tmp_45          | sparsemux | compactencoding_dontcare | 0       |
|    mul_24s_24s_48_1_1_U230                                 | 2   |        | mul_ln108_3     | mul       | auto                     | 0       |
|    add_ln108_3_fu_1913_p2                                  |     |        | add_ln108_3     | add       | fabric                   | 0       |
|    xor_ln108_15_fu_1927_p2                                 |     |        | xor_ln108_15    | xor       | auto                     | 0       |
|    and_ln108_18_fu_1933_p2                                 |     |        | and_ln108_18    | and       | auto                     | 0       |
|    icmp_ln108_9_fu_1955_p2                                 |     |        | icmp_ln108_9    | seteq     | auto                     | 0       |
|    icmp_ln108_10_fu_1969_p2                                |     |        | icmp_ln108_10   | seteq     | auto                     | 0       |
|    icmp_ln108_11_fu_1975_p2                                |     |        | icmp_ln108_11   | seteq     | auto                     | 0       |
|    select_ln108_12_fu_1981_p3                              |     |        | select_ln108_12 | select    | auto_sel                 | 0       |
|    xor_ln108_16_fu_1989_p2                                 |     |        | xor_ln108_16    | xor       | auto                     | 0       |
|    and_ln108_19_fu_1995_p2                                 |     |        | and_ln108_19    | and       | auto                     | 0       |
|    select_ln108_13_fu_2001_p3                              |     |        | select_ln108_13 | select    | auto_sel                 | 0       |
|    and_ln108_20_fu_2009_p2                                 |     |        | and_ln108_20    | and       | auto                     | 0       |
|    xor_ln108_17_fu_2015_p2                                 |     |        | xor_ln108_17    | xor       | auto                     | 0       |
|    or_ln108_7_fu_2021_p2                                   |     |        | or_ln108_7      | or        | auto                     | 0       |
|    xor_ln108_18_fu_2027_p2                                 |     |        | xor_ln108_18    | xor       | auto                     | 0       |
|    and_ln108_21_fu_2033_p2                                 |     |        | and_ln108_21    | and       | auto                     | 0       |
|    and_ln108_22_fu_2039_p2                                 |     |        | and_ln108_22    | and       | auto                     | 0       |
|    or_ln108_11_fu_2045_p2                                  |     |        | or_ln108_11     | or        | auto                     | 0       |
|    xor_ln108_19_fu_2051_p2                                 |     |        | xor_ln108_19    | xor       | auto                     | 0       |
|    and_ln108_23_fu_2057_p2                                 |     |        | and_ln108_23    | and       | auto                     | 0       |
|    select_ln108_14_fu_2063_p3                              |     |        | select_ln108_14 | select    | auto_sel                 | 0       |
|    or_ln108_8_fu_2071_p2                                   |     |        | or_ln108_8      | or        | auto                     | 0       |
|    select_ln108_15_fu_2077_p3                              |     |        | select_ln108_15 | select    | auto_sel                 | 0       |
|    add_ln103_fu_1188_p2                                    |     |        | add_ln103       | add       | fabric                   | 0       |
|  + top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14 | 0   |        |                 |           |                          |         |
|    icmp_ln114_fu_142_p2                                    |     |        | icmp_ln114      | seteq     | auto                     | 0       |
|    add_ln114_1_fu_148_p2                                   |     |        | add_ln114_1     | add       | fabric                   | 0       |
|    add_ln114_fu_160_p2                                     |     |        | add_ln114       | add       | fabric                   | 0       |
|    icmp_ln115_fu_166_p2                                    |     |        | icmp_ln115      | seteq     | auto                     | 0       |
|    select_ln114_fu_172_p3                                  |     |        | select_ln114    | select    | auto_sel                 | 0       |
|    select_ln114_1_fu_180_p3                                |     |        | select_ln114_1  | select    | auto_sel                 | 0       |
|    select_ln117_fu_241_p3                                  |     |        | select_ln117    | select    | auto_sel                 | 0       |
|    add_ln115_fu_220_p2                                     |     |        | add_ln115       | add       | fabric                   | 0       |
+------------------------------------------------------------+-----+--------+-----------------+-----------+--------------------------+---------+


================================================================
== Storage Report
================================================================
+----------------------------------------------------------+---------------+-----------+------+------+--------+------------------------------------------------------+------+---------+------------------+
| Name                                                     | Usage         | Type      | BRAM | URAM | Pragma | Variable                                             | Impl | Latency | Bitwidth, Depth, |
|                                                          |               |           |      |      |        |                                                      |      |         | Banks            |
+----------------------------------------------------------+---------------+-----------+------+------+--------+------------------------------------------------------+------+---------+------------------+
| + top_kernel                                             |               |           | 72   | 0    |        |                                                      |      |         |                  |
|   control_s_axi_U                                        | interface     | s_axilite |      |      |        |                                                      |      |         |                  |
|   A_m_axi_U                                              | interface     | m_axi     | 2    |      |        |                                                      |      |         |                  |
|   C_m_axi_U                                              | interface     | m_axi     |      |      |        |                                                      |      |         |                  |
|   A_1_U                                                  | ram_1p array  |           | 22   |      |        | A_1                                                  | auto | 1       | 24, 16384, 1     |
|   C_1_36_U                                               | ram_t2p array |           | 12   |      |        | C_1_36                                               | auto | 1       | 24, 8192, 1      |
|   C_1_U                                                  | ram_t2p array |           | 12   |      |        | C_1                                                  | auto | 1       | 24, 8192, 1      |
|   row_buf_U                                              | ram_1p array  |           |      |      |        | row_buf                                              | auto | 1       | 24, 16, 1        |
|   row_buf_1_U                                            | ram_1p array  |           |      |      |        | row_buf_1                                            | auto | 1       | 24, 16, 1        |
|   row_buf_2_U                                            | ram_1p array  |           |      |      |        | row_buf_2                                            | auto | 1       | 24, 16, 1        |
|   row_buf_3_U                                            | ram_1p array  |           |      |      |        | row_buf_3                                            | auto | 1       | 24, 16, 1        |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_U   | ram_t2p       |           | 6    |      | pragma | top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp   | bram | 1       | 24, 4096, 1      |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_U | ram_t2p       |           | 6    |      | pragma | top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1 | bram | 1       | 24, 4096, 1      |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_U | ram_t2p       |           | 6    |      | pragma | top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2 | bram | 1       | 24, 4096, 1      |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_U | ram_t2p       |           | 6    |      | pragma | top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3 | bram | 1       | 24, 4096, 1      |
+----------------------------------------------------------+---------------+-----------+------+------+--------+------------------------------------------------------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Inferred Pragmas
+-----------------+---------------------------------------+-------------------------------------+----------------------+
| Type            | Options                               | Location                            | Inferred From        |
+-----------------+---------------------------------------+-------------------------------------+----------------------+
| ARRAY_PARTITION | dim=2 type=cyclic factor=2 variable=C | variable C in top_kernel top.cpp:30 | pipeline top.cpp:104 |
+-----------------+---------------------------------------+-------------------------------------+----------------------+

* Valid Pragma Syntax
+-----------------+----------------------------------------------+-----------------------------------+
| Type            | Options                                      | Location                          |
+-----------------+----------------------------------------------+-----------------------------------+
| INTERFACE       | m_axi port=A_DRAM offset=slave bundle=A      | top.cpp:23 in top_kernel, A_DRAM  |
| INTERFACE       | m_axi port=C_DRAM offset=slave bundle=C      | top.cpp:24 in top_kernel, C_DRAM  |
| INTERFACE       | s_axilite port=return                        | top.cpp:25 in top_kernel, return  |
| INLINE          | off                                          | top.cpp:26 in top_kernel          |
| PIPELINE        | ii=1                                         | top.cpp:35 in top_kernel          |
| ARRAY_PARTITION | variable=row_buf cyclic factor=UF_NORM dim=1 | top.cpp:42 in top_kernel, row_buf |
| BIND_STORAGE    | variable=tmp type=ram_t2p impl=bram          | top.cpp:46 in top_kernel, tmp     |
| ARRAY_PARTITION | variable=tmp cyclic factor=UF_NORM dim=2     | top.cpp:47 in top_kernel, tmp     |
| ARRAY_PARTITION | variable=col_sum complete dim=1              | top.cpp:52 in top_kernel, col_sum |
| ARRAY_PARTITION | variable=scale complete dim=1                | top.cpp:53 in top_kernel, scale   |
| PIPELINE        | ii=1                                         | top.cpp:57 in top_kernel          |
| PIPELINE        | ii=1                                         | top.cpp:68 in top_kernel          |
| PIPELINE        | ii=1                                         | top.cpp:79 in top_kernel          |
| DEPENDENCE      | variable=col_sum inter false                 | top.cpp:80 in top_kernel, col_sum |
| UNROLL          |                                              | top.cpp:82 in top_kernel          |
| PIPELINE        | ii=1                                         | top.cpp:93 in top_kernel          |
| UNROLL          |                                              | top.cpp:95 in top_kernel          |
| PIPELINE        | ii=1                                         | top.cpp:104 in top_kernel         |
| UNROLL          |                                              | top.cpp:106 in top_kernel         |
| PIPELINE        | ii=1                                         | top.cpp:116 in top_kernel         |
+-----------------+----------------------------------------------+-----------------------------------+


