LinkedIn post drafts
====================

Short post (copy/paste):

"Released a 16‑bit ALU in Verilog with a self‑checking testbench and CI — runs on Icarus Verilog. Implemented add/sub/and/or/xor/not/shifts and status flags (Zero, Carry, Overflow). Demo & code: <REPO_URL> #Verilog #DigitalDesign #FPGA #VLSI"

Longer post (copy/paste):

"Excited to share my 16‑bit Arithmetic Logic Unit (ALU) implemented in Verilog.

- Supports add, sub, and, or, xor, not, shifts, multiplication, and comparison ops
- Outputs status flags: Carry, Zero, Overflow
- Self‑checking testbench and VCD waveform output
- PowerShell runner and GitHub Actions CI (Icarus Verilog)

Try it locally: `iverilog -o alu_sim code/hdl/alu16.v code/sim/alu16_tb.v && vvp alu_sim`

Code & demo: <REPO_URL>

Any feedback welcome! #Verilog #FPGA #DigitalDesign #VLSI"

Replace `<REPO_URL>` with your GitHub repository URL before posting.
