{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79994,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79999,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 5.80854e-05,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 4.68155e-05,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 6.4954e-06,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 4.68155e-05,
	"finish__design__instance__count__class:fill_cell": 1672,
	"finish__design__instance__area__class:fill_cell": 8894.78,
	"finish__design__instance__count__class:tap_cell": 220,
	"finish__design__instance__area__class:tap_cell": 275.264,
	"finish__design__instance__count__class:clock_buffer": 12,
	"finish__design__instance__area__class:clock_buffer": 257.747,
	"finish__design__instance__count__class:timing_repair_buffer": 10,
	"finish__design__instance__area__class:timing_repair_buffer": 77.5744,
	"finish__design__instance__count__class:inverter": 110,
	"finish__design__instance__area__class:inverter": 412.896,
	"finish__design__instance__count__class:clock_inverter": 4,
	"finish__design__instance__area__class:clock_inverter": 25.024,
	"finish__design__instance__count__class:sequential_cell": 89,
	"finish__design__instance__area__class:sequential_cell": 2422.32,
	"finish__design__instance__count__class:multi_input_combinational_cell": 815,
	"finish__design__instance__area__class:multi_input_combinational_cell": 4276.6,
	"finish__design__instance__count": 2932,
	"finish__design__instance__area": 16642.2,
	"finish__timing__setup__tns": 0,
	"finish__timing__hold__tns": 0,
	"finish__timing__setup__ws": 7.64817,
	"finish__timing__hold__ws": 0.433542,
	"finish__timing__fmax__clock:core_clock": 1.76388e+08,
	"finish__timing__fmax": 1.76388e+08,
	"finish__clock__skew__setup": 0.01074,
	"finish__clock__skew__hold": 0.01074,
	"finish__timing__drv__max_slew_limit": 0.490473,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.900728,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.000463985,
	"finish__power__switching__total": 0.000175699,
	"finish__power__leakage__total": 3.46757e-09,
	"finish__power__total": 0.000639688,
	"finish__design__io": 36,
	"finish__design__die__area": 18672.5,
	"finish__design__core__area": 16642.2,
	"finish__design__instance__count": 1260,
	"finish__design__instance__area": 7747.43,
	"finish__design__instance__count__stdcell": 1260,
	"finish__design__instance__area__stdcell": 7747.43,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.465529,
	"finish__design__instance__utilization__stdcell": 0.465529,
	"finish__design__rows": 47,
	"finish__design__rows:unithd": 47,
	"finish__design__sites": 13301,
	"finish__design__sites:unithd": 13301,
	"finish__flow__warnings__count": 1,
	"finish__flow__errors__count": 0,
	"finish__flow__warnings__count:GUI-0076": 1,
	"finish__flow__warnings__type_count": 1
}