Analysis & Elaboration report for project4Top
Mon Nov 30 20:51:19 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration Settings
  5. Analysis & Elaboration Messages
  6. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                              ;
+-------------------------------+---------------------------------------------+
; Analysis & Elaboration Status ; Failed - Mon Nov 30 20:51:19 2020           ;
; Quartus Prime Version         ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                 ; project4Top                                 ;
; Top-level Entity Name         ; project4Top                                 ;
; Family                        ; Cyclone V                                   ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                   ;
; Total registers               ; N/A until Partition Merge                   ;
; Total pins                    ; N/A until Partition Merge                   ;
; Total virtual pins            ; N/A until Partition Merge                   ;
; Total block memory bits       ; N/A until Partition Merge                   ;
; Total PLLs                    ; N/A until Partition Merge                   ;
; Total DLLs                    ; N/A until Partition Merge                   ;
+-------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                           ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; project4Top        ; project4Top        ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Mon Nov 30 20:51:07 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off project4 -c project4Top --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file tenmintimer.v
    Info (12023): Found entity 1: tenMinTimer File: C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/tenMinTimer.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file secondtenthstimer.v
    Info (12023): Found entity 1: secondTenthsTimer File: C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/secondTenthsTimer.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hexdriver.v
    Info (12023): Found entity 1: hexdriver File: C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/hexdriver.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file buttonpressed.v
    Info (12023): Found entity 1: buttonpressed File: C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/buttonpressed.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file project4top.v
    Info (12023): Found entity 1: project4Top File: C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at project4Top.v(43): created implicit net for "CLOCk_50" File: C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v Line: 43
Info (12127): Elaborating entity "project4Top" for the top level hierarchy
Warning (10235): Verilog HDL Always Construct warning at project4Top.v(67): variable "stopped" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v Line: 67
Warning (10235): Verilog HDL Always Construct warning at project4Top.v(75): variable "stopped" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v Line: 75
Warning (10235): Verilog HDL Always Construct warning at project4Top.v(83): variable "mode" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v Line: 83
Warning (10240): Verilog HDL Always Construct warning at project4Top.v(54): inferring latch(es) for variable "stopped", which holds its previous value in one or more paths through the always construct File: C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v Line: 54
Warning (10240): Verilog HDL Always Construct warning at project4Top.v(54): inferring latch(es) for variable "toggle", which holds its previous value in one or more paths through the always construct File: C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v Line: 54
Warning (10240): Verilog HDL Always Construct warning at project4Top.v(54): inferring latch(es) for variable "mode", which holds its previous value in one or more paths through the always construct File: C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v Line: 54
Warning (10240): Verilog HDL Always Construct warning at project4Top.v(54): inferring latch(es) for variable "tempEnabled", which holds its previous value in one or more paths through the always construct File: C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v Line: 54
Warning (10240): Verilog HDL Always Construct warning at project4Top.v(54): inferring latch(es) for variable "timer", which holds its previous value in one or more paths through the always construct File: C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v Line: 54
Warning (10240): Verilog HDL Always Construct warning at project4Top.v(54): inferring latch(es) for variable "runTimer", which holds its previous value in one or more paths through the always construct File: C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v Line: 54
Warning (10240): Verilog HDL Always Construct warning at project4Top.v(54): inferring latch(es) for variable "outputMode", which holds its previous value in one or more paths through the always construct File: C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v Line: 54
Warning (10240): Verilog HDL Always Construct warning at project4Top.v(54): inferring latch(es) for variable "clearSig", which holds its previous value in one or more paths through the always construct File: C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v Line: 54
Warning (10235): Verilog HDL Always Construct warning at project4Top.v(91): variable "tempEnabled" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v Line: 91
Warning (10235): Verilog HDL Always Construct warning at project4Top.v(92): variable "toggle" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v Line: 92
Warning (10235): Verilog HDL Always Construct warning at project4Top.v(95): variable "mode" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v Line: 95
Warning (10235): Verilog HDL Always Construct warning at project4Top.v(100): variable "tmins" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v Line: 100
Warning (10235): Verilog HDL Always Construct warning at project4Top.v(101): variable "tsecTens" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v Line: 101
Warning (10235): Verilog HDL Always Construct warning at project4Top.v(102): variable "tsecOnes" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v Line: 102
Warning (10235): Verilog HDL Always Construct warning at project4Top.v(103): variable "tsecTenths" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v Line: 103
Warning (10235): Verilog HDL Always Construct warning at project4Top.v(104): variable "timer" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v Line: 104
Warning (10230): Verilog HDL assignment warning at project4Top.v(107): truncated value with size 4 to match size of target (3) File: C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v Line: 107
Warning (10235): Verilog HDL Always Construct warning at project4Top.v(110): variable "stopped" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v Line: 110
Warning (10235): Verilog HDL Always Construct warning at project4Top.v(111): variable "toggle" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v Line: 111
Warning (10235): Verilog HDL Always Construct warning at project4Top.v(114): variable "mode" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v Line: 114
Warning (10235): Verilog HDL Always Construct warning at project4Top.v(119): variable "mode" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v Line: 119
Warning (10235): Verilog HDL Always Construct warning at project4Top.v(121): variable "minutes" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v Line: 121
Warning (10235): Verilog HDL Always Construct warning at project4Top.v(122): variable "secondTens" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v Line: 122
Warning (10235): Verilog HDL Always Construct warning at project4Top.v(123): variable "secondOnes" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v Line: 123
Warning (10235): Verilog HDL Always Construct warning at project4Top.v(124): variable "secondTenths" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v Line: 124
Warning (10235): Verilog HDL Always Construct warning at project4Top.v(128): variable "minutes2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v Line: 128
Warning (10235): Verilog HDL Always Construct warning at project4Top.v(129): variable "secondTens2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v Line: 129
Warning (10235): Verilog HDL Always Construct warning at project4Top.v(130): variable "secondOnes2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v Line: 130
Warning (10235): Verilog HDL Always Construct warning at project4Top.v(131): variable "secondTenths2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v Line: 131
Warning (10235): Verilog HDL Always Construct warning at project4Top.v(136): variable "mode" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v Line: 136
Warning (10235): Verilog HDL Always Construct warning at project4Top.v(138): variable "minutes" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v Line: 138
Warning (10235): Verilog HDL Always Construct warning at project4Top.v(139): variable "secondTens" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v Line: 139
Warning (10235): Verilog HDL Always Construct warning at project4Top.v(140): variable "secondOnes" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v Line: 140
Warning (10235): Verilog HDL Always Construct warning at project4Top.v(141): variable "secondTenths" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v Line: 141
Warning (10235): Verilog HDL Always Construct warning at project4Top.v(145): variable "minutes2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v Line: 145
Warning (10235): Verilog HDL Always Construct warning at project4Top.v(146): variable "secondTens2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v Line: 146
Warning (10235): Verilog HDL Always Construct warning at project4Top.v(147): variable "secondOnes2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v Line: 147
Warning (10235): Verilog HDL Always Construct warning at project4Top.v(148): variable "secondTenths2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v Line: 148
Warning (10240): Verilog HDL Always Construct warning at project4Top.v(90): inferring latch(es) for variable "tempEnabled", which holds its previous value in one or more paths through the always construct File: C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v Line: 90
Warning (10240): Verilog HDL Always Construct warning at project4Top.v(90): inferring latch(es) for variable "runTimer", which holds its previous value in one or more paths through the always construct File: C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v Line: 90
Warning (10240): Verilog HDL Always Construct warning at project4Top.v(90): inferring latch(es) for variable "timer", which holds its previous value in one or more paths through the always construct File: C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v Line: 90
Warning (10235): Verilog HDL Always Construct warning at project4Top.v(155): variable "runTimer" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v Line: 155
Warning (10235): Verilog HDL Always Construct warning at project4Top.v(156): variable "timer" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v Line: 156
Warning (10235): Verilog HDL Always Construct warning at project4Top.v(157): variable "toggle" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v Line: 157
Warning (10240): Verilog HDL Always Construct warning at project4Top.v(153): inferring latch(es) for variable "timer", which holds its previous value in one or more paths through the always construct File: C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v Line: 153
Warning (10240): Verilog HDL Always Construct warning at project4Top.v(153): inferring latch(es) for variable "toggle", which holds its previous value in one or more paths through the always construct File: C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v Line: 153
Warning (10034): Output port "LED" at project4Top.v(5) has no driver File: C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v Line: 5
Warning (10034): Output port "HEX5" at project4Top.v(6) has no driver File: C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v Line: 6
Info (10041): Inferred latch for "toggle" at project4Top.v(153) File: C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v Line: 153
Info (10041): Inferred latch for "timer[0]" at project4Top.v(153) File: C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v Line: 153
Info (10041): Inferred latch for "timer[1]" at project4Top.v(153) File: C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v Line: 153
Info (10041): Inferred latch for "timer[2]" at project4Top.v(153) File: C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v Line: 153
Info (10041): Inferred latch for "timer[0]" at project4Top.v(110) File: C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v Line: 110
Info (10041): Inferred latch for "timer[1]" at project4Top.v(110) File: C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v Line: 110
Info (10041): Inferred latch for "timer[2]" at project4Top.v(110) File: C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v Line: 110
Info (10041): Inferred latch for "runTimer" at project4Top.v(110) File: C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v Line: 110
Info (10041): Inferred latch for "tempEnabled" at project4Top.v(110) File: C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v Line: 110
Info (10041): Inferred latch for "clearSig" at project4Top.v(66) File: C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v Line: 66
Info (10041): Inferred latch for "outputMode[0]" at project4Top.v(66) File: C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v Line: 66
Info (10041): Inferred latch for "outputMode[1]" at project4Top.v(66) File: C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v Line: 66
Info (10041): Inferred latch for "outputMode[2]" at project4Top.v(66) File: C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v Line: 66
Info (10041): Inferred latch for "outputMode[3]" at project4Top.v(66) File: C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v Line: 66
Info (10041): Inferred latch for "runTimer" at project4Top.v(66) File: C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v Line: 66
Info (10041): Inferred latch for "timer[0]" at project4Top.v(66) File: C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v Line: 66
Info (10041): Inferred latch for "timer[1]" at project4Top.v(66) File: C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v Line: 66
Info (10041): Inferred latch for "timer[2]" at project4Top.v(66) File: C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v Line: 66
Info (10041): Inferred latch for "tempEnabled" at project4Top.v(66) File: C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v Line: 66
Info (10041): Inferred latch for "mode" at project4Top.v(66) File: C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v Line: 66
Info (10041): Inferred latch for "toggle" at project4Top.v(66) File: C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v Line: 66
Info (10041): Inferred latch for "stopped" at project4Top.v(66) File: C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v Line: 66
Error (10028): Can't resolve multiple constant drivers for net "toggle" at project4Top.v(66) File: C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v Line: 66
Error (10029): Constant driver at project4Top.v(153) File: C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v Line: 153
Error (10028): Can't resolve multiple constant drivers for net "tempEnabled" at project4Top.v(110) File: C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v Line: 110
Error (10029): Constant driver at project4Top.v(66) File: C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v Line: 66
Error (10028): Can't resolve multiple constant drivers for net "timer[2]" at project4Top.v(66) File: C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v Line: 66
Error (10029): Constant driver at project4Top.v(110) File: C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v Line: 110
Error (10028): Can't resolve multiple constant drivers for net "timer[1]" at project4Top.v(66) File: C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v Line: 66
Error (10028): Can't resolve multiple constant drivers for net "timer[0]" at project4Top.v(153) File: C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v Line: 153
Error (10028): Can't resolve multiple constant drivers for net "runTimer" at project4Top.v(110) File: C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v Line: 110
Error (10028): Can't resolve multiple constant drivers for net "outputMode[3]" at project4Top.v(110) File: C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v Line: 110
Error (10028): Can't resolve multiple constant drivers for net "outputMode[2]" at project4Top.v(110) File: C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v Line: 110
Error (10028): Can't resolve multiple constant drivers for net "outputMode[1]" at project4Top.v(110) File: C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v Line: 110
Error (10028): Can't resolve multiple constant drivers for net "outputMode[0]" at project4Top.v(110) File: C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/project4Top.v Line: 110
Error (12153): Can't elaborate top-level user hierarchy
Info (144001): Generated suppressed messages file C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/output_files/project4Top.map.smsg
Error: Quartus Prime Analysis & Elaboration was unsuccessful. 14 errors, 53 warnings
    Error: Peak virtual memory: 4768 megabytes
    Error: Processing ended: Mon Nov 30 20:51:19 2020
    Error: Elapsed time: 00:00:12
    Error: Total CPU time (on all processors): 00:00:28


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in C:/Users/hacke/Desktop/ECE 3544/Project 4/project4_restored/output_files/project4Top.map.smsg.


