Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Feb  2 23:18:01 2023
| Host         : DESKTOP-POC374B running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file fir_filtar_timing_summary_routed.rpt -pb fir_filtar_timing_summary_routed.pb -rpx fir_filtar_timing_summary_routed.rpx -warn_on_violation
| Design       : fir_filtar
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (43)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (43)
-------------------------------
 There are 43 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.080        0.000                      0                 1289        0.207        0.000                      0                 1289        2.000        0.000                       0                   377  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.080        0.000                      0                 1289        0.207        0.000                      0                 1289        2.000        0.000                       0                   377  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.080ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.207ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.080ns  (required time - arrival time)
  Source:                 other_sections[14].fir_section/sum_reg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            other_sections[15].fir_section/sum_reg_reg/C[41]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.135ns  (logic 0.434ns (20.328%)  route 1.701ns (79.672%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=376, unset)          0.973     0.973    other_sections[14].fir_section/clk_i
    DSP48_X0Y21          DSP48E1                                      r  other_sections[14].fir_section/sum_reg_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_CLK_P[33])
                                                      0.434     1.407 r  other_sections[14].fir_section/sum_reg_reg/P[33]
                         net (fo=15, routed)          1.701     3.108    other_sections[15].fir_section/sum_reg_reg_0[33]
    DSP48_X1Y21          DSP48E1                                      r  other_sections[15].fir_section/sum_reg_reg/C[41]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
                                                      0.000     5.000 r  clk_i (IN)
                         net (fo=376, unset)          0.924     5.924    other_sections[15].fir_section/clk_i
    DSP48_X1Y21          DSP48E1                                      r  other_sections[15].fir_section/sum_reg_reg/CLK
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    DSP48_X1Y21          DSP48E1 (Setup_dsp48e1_CLK_C[41])
                                                     -1.701     4.188    other_sections[15].fir_section/sum_reg_reg
  -------------------------------------------------------------------
                         required time                          4.188    
                         arrival time                          -3.108    
  -------------------------------------------------------------------
                         slack                                  1.080    

Slack (MET) :             1.081ns  (required time - arrival time)
  Source:                 other_sections[14].fir_section/sum_reg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            other_sections[15].fir_section/sum_reg_reg/C[40]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.134ns  (logic 0.434ns (20.342%)  route 1.700ns (79.658%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=376, unset)          0.973     0.973    other_sections[14].fir_section/clk_i
    DSP48_X0Y21          DSP48E1                                      r  other_sections[14].fir_section/sum_reg_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_CLK_P[33])
                                                      0.434     1.407 r  other_sections[14].fir_section/sum_reg_reg/P[33]
                         net (fo=15, routed)          1.700     3.107    other_sections[15].fir_section/sum_reg_reg_0[33]
    DSP48_X1Y21          DSP48E1                                      r  other_sections[15].fir_section/sum_reg_reg/C[40]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
                                                      0.000     5.000 r  clk_i (IN)
                         net (fo=376, unset)          0.924     5.924    other_sections[15].fir_section/clk_i
    DSP48_X1Y21          DSP48E1                                      r  other_sections[15].fir_section/sum_reg_reg/CLK
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    DSP48_X1Y21          DSP48E1 (Setup_dsp48e1_CLK_C[40])
                                                     -1.701     4.188    other_sections[15].fir_section/sum_reg_reg
  -------------------------------------------------------------------
                         required time                          4.188    
                         arrival time                          -3.107    
  -------------------------------------------------------------------
                         slack                                  1.081    

Slack (MET) :             1.126ns  (required time - arrival time)
  Source:                 other_sections[14].fir_section/sum_reg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            other_sections[15].fir_section/sum_reg_reg/C[36]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.089ns  (logic 0.434ns (20.773%)  route 1.655ns (79.227%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=376, unset)          0.973     0.973    other_sections[14].fir_section/clk_i
    DSP48_X0Y21          DSP48E1                                      r  other_sections[14].fir_section/sum_reg_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_CLK_P[33])
                                                      0.434     1.407 r  other_sections[14].fir_section/sum_reg_reg/P[33]
                         net (fo=15, routed)          1.655     3.062    other_sections[15].fir_section/sum_reg_reg_0[33]
    DSP48_X1Y21          DSP48E1                                      r  other_sections[15].fir_section/sum_reg_reg/C[36]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
                                                      0.000     5.000 r  clk_i (IN)
                         net (fo=376, unset)          0.924     5.924    other_sections[15].fir_section/clk_i
    DSP48_X1Y21          DSP48E1                                      r  other_sections[15].fir_section/sum_reg_reg/CLK
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    DSP48_X1Y21          DSP48E1 (Setup_dsp48e1_CLK_C[36])
                                                     -1.701     4.188    other_sections[15].fir_section/sum_reg_reg
  -------------------------------------------------------------------
                         required time                          4.188    
                         arrival time                          -3.062    
  -------------------------------------------------------------------
                         slack                                  1.126    

Slack (MET) :             1.137ns  (required time - arrival time)
  Source:                 other_sections[14].fir_section/sum_reg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            other_sections[15].fir_section/sum_reg_reg/C[37]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.078ns  (logic 0.434ns (20.888%)  route 1.644ns (79.112%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=376, unset)          0.973     0.973    other_sections[14].fir_section/clk_i
    DSP48_X0Y21          DSP48E1                                      r  other_sections[14].fir_section/sum_reg_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_CLK_P[33])
                                                      0.434     1.407 r  other_sections[14].fir_section/sum_reg_reg/P[33]
                         net (fo=15, routed)          1.644     3.051    other_sections[15].fir_section/sum_reg_reg_0[33]
    DSP48_X1Y21          DSP48E1                                      r  other_sections[15].fir_section/sum_reg_reg/C[37]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
                                                      0.000     5.000 r  clk_i (IN)
                         net (fo=376, unset)          0.924     5.924    other_sections[15].fir_section/clk_i
    DSP48_X1Y21          DSP48E1                                      r  other_sections[15].fir_section/sum_reg_reg/CLK
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    DSP48_X1Y21          DSP48E1 (Setup_dsp48e1_CLK_C[37])
                                                     -1.701     4.188    other_sections[15].fir_section/sum_reg_reg
  -------------------------------------------------------------------
                         required time                          4.188    
                         arrival time                          -3.051    
  -------------------------------------------------------------------
                         slack                                  1.137    

Slack (MET) :             1.137ns  (required time - arrival time)
  Source:                 other_sections[14].fir_section/sum_reg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            other_sections[15].fir_section/sum_reg_reg/C[47]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.078ns  (logic 0.434ns (20.888%)  route 1.644ns (79.112%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=376, unset)          0.973     0.973    other_sections[14].fir_section/clk_i
    DSP48_X0Y21          DSP48E1                                      r  other_sections[14].fir_section/sum_reg_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_CLK_P[33])
                                                      0.434     1.407 r  other_sections[14].fir_section/sum_reg_reg/P[33]
                         net (fo=15, routed)          1.644     3.051    other_sections[15].fir_section/sum_reg_reg_0[33]
    DSP48_X1Y21          DSP48E1                                      r  other_sections[15].fir_section/sum_reg_reg/C[47]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
                                                      0.000     5.000 r  clk_i (IN)
                         net (fo=376, unset)          0.924     5.924    other_sections[15].fir_section/clk_i
    DSP48_X1Y21          DSP48E1                                      r  other_sections[15].fir_section/sum_reg_reg/CLK
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    DSP48_X1Y21          DSP48E1 (Setup_dsp48e1_CLK_C[47])
                                                     -1.701     4.188    other_sections[15].fir_section/sum_reg_reg
  -------------------------------------------------------------------
                         required time                          4.188    
                         arrival time                          -3.051    
  -------------------------------------------------------------------
                         slack                                  1.137    

Slack (MET) :             1.153ns  (required time - arrival time)
  Source:                 other_sections[14].fir_section/sum_reg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            other_sections[15].fir_section/sum_reg_reg/C[33]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.062ns  (logic 0.434ns (21.046%)  route 1.628ns (78.954%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=376, unset)          0.973     0.973    other_sections[14].fir_section/clk_i
    DSP48_X0Y21          DSP48E1                                      r  other_sections[14].fir_section/sum_reg_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_CLK_P[33])
                                                      0.434     1.407 r  other_sections[14].fir_section/sum_reg_reg/P[33]
                         net (fo=15, routed)          1.628     3.035    other_sections[15].fir_section/sum_reg_reg_0[33]
    DSP48_X1Y21          DSP48E1                                      r  other_sections[15].fir_section/sum_reg_reg/C[33]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
                                                      0.000     5.000 r  clk_i (IN)
                         net (fo=376, unset)          0.924     5.924    other_sections[15].fir_section/clk_i
    DSP48_X1Y21          DSP48E1                                      r  other_sections[15].fir_section/sum_reg_reg/CLK
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    DSP48_X1Y21          DSP48E1 (Setup_dsp48e1_CLK_C[33])
                                                     -1.701     4.188    other_sections[15].fir_section/sum_reg_reg
  -------------------------------------------------------------------
                         required time                          4.188    
                         arrival time                          -3.035    
  -------------------------------------------------------------------
                         slack                                  1.153    

Slack (MET) :             1.178ns  (required time - arrival time)
  Source:                 other_sections[14].fir_section/sum_reg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            other_sections[15].fir_section/sum_reg_reg/C[38]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.037ns  (logic 0.434ns (21.302%)  route 1.603ns (78.698%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=376, unset)          0.973     0.973    other_sections[14].fir_section/clk_i
    DSP48_X0Y21          DSP48E1                                      r  other_sections[14].fir_section/sum_reg_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_CLK_P[33])
                                                      0.434     1.407 r  other_sections[14].fir_section/sum_reg_reg/P[33]
                         net (fo=15, routed)          1.603     3.010    other_sections[15].fir_section/sum_reg_reg_0[33]
    DSP48_X1Y21          DSP48E1                                      r  other_sections[15].fir_section/sum_reg_reg/C[38]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
                                                      0.000     5.000 r  clk_i (IN)
                         net (fo=376, unset)          0.924     5.924    other_sections[15].fir_section/clk_i
    DSP48_X1Y21          DSP48E1                                      r  other_sections[15].fir_section/sum_reg_reg/CLK
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    DSP48_X1Y21          DSP48E1 (Setup_dsp48e1_CLK_C[38])
                                                     -1.701     4.188    other_sections[15].fir_section/sum_reg_reg
  -------------------------------------------------------------------
                         required time                          4.188    
                         arrival time                          -3.010    
  -------------------------------------------------------------------
                         slack                                  1.178    

Slack (MET) :             1.178ns  (required time - arrival time)
  Source:                 other_sections[14].fir_section/sum_reg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            other_sections[15].fir_section/sum_reg_reg/C[45]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.037ns  (logic 0.434ns (21.302%)  route 1.603ns (78.698%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=376, unset)          0.973     0.973    other_sections[14].fir_section/clk_i
    DSP48_X0Y21          DSP48E1                                      r  other_sections[14].fir_section/sum_reg_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_CLK_P[33])
                                                      0.434     1.407 r  other_sections[14].fir_section/sum_reg_reg/P[33]
                         net (fo=15, routed)          1.603     3.010    other_sections[15].fir_section/sum_reg_reg_0[33]
    DSP48_X1Y21          DSP48E1                                      r  other_sections[15].fir_section/sum_reg_reg/C[45]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
                                                      0.000     5.000 r  clk_i (IN)
                         net (fo=376, unset)          0.924     5.924    other_sections[15].fir_section/clk_i
    DSP48_X1Y21          DSP48E1                                      r  other_sections[15].fir_section/sum_reg_reg/CLK
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    DSP48_X1Y21          DSP48E1 (Setup_dsp48e1_CLK_C[45])
                                                     -1.701     4.188    other_sections[15].fir_section/sum_reg_reg
  -------------------------------------------------------------------
                         required time                          4.188    
                         arrival time                          -3.010    
  -------------------------------------------------------------------
                         slack                                  1.178    

Slack (MET) :             1.233ns  (required time - arrival time)
  Source:                 other_sections[14].fir_section/sum_reg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            other_sections[15].fir_section/sum_reg_reg/C[13]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.982ns  (logic 0.434ns (21.900%)  route 1.548ns (78.100%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=376, unset)          0.973     0.973    other_sections[14].fir_section/clk_i
    DSP48_X0Y21          DSP48E1                                      r  other_sections[14].fir_section/sum_reg_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      0.434     1.407 r  other_sections[14].fir_section/sum_reg_reg/P[13]
                         net (fo=1, routed)           1.548     2.955    other_sections[15].fir_section/sum_reg_reg_0[13]
    DSP48_X1Y21          DSP48E1                                      r  other_sections[15].fir_section/sum_reg_reg/C[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
                                                      0.000     5.000 r  clk_i (IN)
                         net (fo=376, unset)          0.924     5.924    other_sections[15].fir_section/clk_i
    DSP48_X1Y21          DSP48E1                                      r  other_sections[15].fir_section/sum_reg_reg/CLK
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    DSP48_X1Y21          DSP48E1 (Setup_dsp48e1_CLK_C[13])
                                                     -1.701     4.188    other_sections[15].fir_section/sum_reg_reg
  -------------------------------------------------------------------
                         required time                          4.188    
                         arrival time                          -2.955    
  -------------------------------------------------------------------
                         slack                                  1.233    

Slack (MET) :             1.233ns  (required time - arrival time)
  Source:                 other_sections[14].fir_section/sum_reg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            other_sections[15].fir_section/sum_reg_reg/C[5]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.982ns  (logic 0.434ns (21.900%)  route 1.548ns (78.100%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=376, unset)          0.973     0.973    other_sections[14].fir_section/clk_i
    DSP48_X0Y21          DSP48E1                                      r  other_sections[14].fir_section/sum_reg_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      0.434     1.407 r  other_sections[14].fir_section/sum_reg_reg/P[5]
                         net (fo=1, routed)           1.548     2.955    other_sections[15].fir_section/sum_reg_reg_0[5]
    DSP48_X1Y21          DSP48E1                                      r  other_sections[15].fir_section/sum_reg_reg/C[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
                                                      0.000     5.000 r  clk_i (IN)
                         net (fo=376, unset)          0.924     5.924    other_sections[15].fir_section/clk_i
    DSP48_X1Y21          DSP48E1                                      r  other_sections[15].fir_section/sum_reg_reg/CLK
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    DSP48_X1Y21          DSP48E1 (Setup_dsp48e1_CLK_C[5])
                                                     -1.701     4.188    other_sections[15].fir_section/sum_reg_reg
  -------------------------------------------------------------------
                         required time                          4.188    
                         arrival time                          -2.955    
  -------------------------------------------------------------------
                         slack                                  1.233    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 other_sections[19].fir_section/sum_reg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            axi_tdata_o_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.126ns (43.238%)  route 0.165ns (56.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=376, unset)          0.410     0.410    other_sections[19].fir_section/clk_i
    DSP48_X1Y23          DSP48E1                                      r  other_sections[19].fir_section/sum_reg_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_CLK_P[22])
                                                      0.126     0.536 r  other_sections[19].fir_section/sum_reg_reg/P[22]
                         net (fo=1, routed)           0.165     0.702    mac_inter[19][22]
    SLICE_X32Y54         FDRE                                         r  axi_tdata_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=376, unset)          0.432     0.432    clk_i
    SLICE_X32Y54         FDRE                                         r  axi_tdata_o_reg[6]/C
                         clock pessimism              0.000     0.432    
    SLICE_X32Y54         FDRE (Hold_fdre_C_D)         0.063     0.495    axi_tdata_o_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.495    
                         arrival time                           0.702    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 other_sections[19].fir_section/sum_reg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            axi_tdata_o_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.126ns (43.124%)  route 0.166ns (56.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=376, unset)          0.410     0.410    other_sections[19].fir_section/clk_i
    DSP48_X1Y23          DSP48E1                                      r  other_sections[19].fir_section/sum_reg_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      0.126     0.536 r  other_sections[19].fir_section/sum_reg_reg/P[23]
                         net (fo=1, routed)           0.166     0.702    mac_inter[19][23]
    SLICE_X32Y54         FDRE                                         r  axi_tdata_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=376, unset)          0.432     0.432    clk_i
    SLICE_X32Y54         FDRE                                         r  axi_tdata_o_reg[7]/C
                         clock pessimism              0.000     0.432    
    SLICE_X32Y54         FDRE (Hold_fdre_C_D)         0.063     0.495    axi_tdata_o_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.495    
                         arrival time                           0.702    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 other_sections[19].fir_section/sum_reg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            axi_tdata_o_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.126ns (43.124%)  route 0.166ns (56.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=376, unset)          0.410     0.410    other_sections[19].fir_section/clk_i
    DSP48_X1Y23          DSP48E1                                      r  other_sections[19].fir_section/sum_reg_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_CLK_P[26])
                                                      0.126     0.536 r  other_sections[19].fir_section/sum_reg_reg/P[26]
                         net (fo=1, routed)           0.166     0.702    mac_inter[19][26]
    SLICE_X32Y56         FDRE                                         r  axi_tdata_o_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=376, unset)          0.432     0.432    clk_i
    SLICE_X32Y56         FDRE                                         r  axi_tdata_o_reg[10]/C
                         clock pessimism              0.000     0.432    
    SLICE_X32Y56         FDRE (Hold_fdre_C_D)         0.059     0.491    axi_tdata_o_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.491    
                         arrival time                           0.702    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 other_sections[19].fir_section/sum_reg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            axi_tdata_o_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.126ns (42.977%)  route 0.167ns (57.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=376, unset)          0.410     0.410    other_sections[19].fir_section/clk_i
    DSP48_X1Y23          DSP48E1                                      r  other_sections[19].fir_section/sum_reg_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_CLK_P[32])
                                                      0.126     0.536 r  other_sections[19].fir_section/sum_reg_reg/P[32]
                         net (fo=1, routed)           0.167     0.703    mac_inter[19][32]
    SLICE_X32Y59         FDRE                                         r  axi_tdata_o_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=376, unset)          0.432     0.432    clk_i
    SLICE_X32Y59         FDRE                                         r  axi_tdata_o_reg[16]/C
                         clock pessimism              0.000     0.432    
    SLICE_X32Y59         FDRE (Hold_fdre_C_D)         0.059     0.491    axi_tdata_o_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.491    
                         arrival time                           0.703    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 other_sections[19].fir_section/sum_reg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            axi_tdata_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.126ns (43.387%)  route 0.164ns (56.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=376, unset)          0.410     0.410    other_sections[19].fir_section/clk_i
    DSP48_X1Y23          DSP48E1                                      r  other_sections[19].fir_section/sum_reg_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_CLK_P[21])
                                                      0.126     0.536 r  other_sections[19].fir_section/sum_reg_reg/P[21]
                         net (fo=1, routed)           0.164     0.701    mac_inter[19][21]
    SLICE_X32Y54         FDRE                                         r  axi_tdata_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=376, unset)          0.432     0.432    clk_i
    SLICE_X32Y54         FDRE                                         r  axi_tdata_o_reg[5]/C
                         clock pessimism              0.000     0.432    
    SLICE_X32Y54         FDRE (Hold_fdre_C_D)         0.052     0.484    axi_tdata_o_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.484    
                         arrival time                           0.701    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 other_sections[19].fir_section/sum_reg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            axi_tdata_o_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.126ns (42.977%)  route 0.167ns (57.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=376, unset)          0.410     0.410    other_sections[19].fir_section/clk_i
    DSP48_X1Y23          DSP48E1                                      r  other_sections[19].fir_section/sum_reg_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_CLK_P[27])
                                                      0.126     0.536 r  other_sections[19].fir_section/sum_reg_reg/P[27]
                         net (fo=1, routed)           0.167     0.703    mac_inter[19][27]
    SLICE_X32Y56         FDRE                                         r  axi_tdata_o_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=376, unset)          0.432     0.432    clk_i
    SLICE_X32Y56         FDRE                                         r  axi_tdata_o_reg[11]/C
                         clock pessimism              0.000     0.432    
    SLICE_X32Y56         FDRE (Hold_fdre_C_D)         0.052     0.484    axi_tdata_o_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.484    
                         arrival time                           0.703    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 b_s_reg[4][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            other_sections[15].fir_section/sum_reg_reg/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.995%)  route 0.187ns (57.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=376, unset)          0.410     0.410    clk_i
    SLICE_X33Y51         FDRE                                         r  b_s_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  b_s_reg[4][1]/Q
                         net (fo=1, routed)           0.187     0.738    other_sections[15].fir_section/b_s_reg[4][1]
    DSP48_X1Y21          DSP48E1                                      r  other_sections[15].fir_section/sum_reg_reg/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=376, unset)          0.432     0.432    other_sections[15].fir_section/clk_i
    DSP48_X1Y21          DSP48E1                                      r  other_sections[15].fir_section/sum_reg_reg/CLK
                         clock pessimism              0.000     0.432    
    DSP48_X1Y21          DSP48E1 (Hold_dsp48e1_CLK_B[1])
                                                      0.082     0.514    other_sections[15].fir_section/sum_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.514    
                         arrival time                           0.738    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 b_s_reg[4][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            other_sections[15].fir_section/sum_reg_reg/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.995%)  route 0.187ns (57.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=376, unset)          0.410     0.410    clk_i
    SLICE_X33Y51         FDRE                                         r  b_s_reg[4][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  b_s_reg[4][2]/Q
                         net (fo=1, routed)           0.187     0.738    other_sections[15].fir_section/b_s_reg[4][2]
    DSP48_X1Y21          DSP48E1                                      r  other_sections[15].fir_section/sum_reg_reg/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=376, unset)          0.432     0.432    other_sections[15].fir_section/clk_i
    DSP48_X1Y21          DSP48E1                                      r  other_sections[15].fir_section/sum_reg_reg/CLK
                         clock pessimism              0.000     0.432    
    DSP48_X1Y21          DSP48E1 (Hold_dsp48e1_CLK_B[2])
                                                      0.082     0.514    other_sections[15].fir_section/sum_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.514    
                         arrival time                           0.738    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 b_s_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            other_sections[18].fir_section/sum_reg_reg/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.995%)  route 0.187ns (57.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=376, unset)          0.410     0.410    clk_i
    SLICE_X33Y56         FDRE                                         r  b_s_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  b_s_reg[1][7]/Q
                         net (fo=1, routed)           0.187     0.738    other_sections[18].fir_section/b_s_reg[1][7]
    DSP48_X1Y22          DSP48E1                                      r  other_sections[18].fir_section/sum_reg_reg/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=376, unset)          0.432     0.432    other_sections[18].fir_section/clk_i
    DSP48_X1Y22          DSP48E1                                      r  other_sections[18].fir_section/sum_reg_reg/CLK
                         clock pessimism              0.000     0.432    
    DSP48_X1Y22          DSP48E1 (Hold_dsp48e1_CLK_B[7])
                                                      0.082     0.514    other_sections[18].fir_section/sum_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.514    
                         arrival time                           0.738    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 b_s_reg[3][14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            other_sections[16].fir_section/sum_reg_reg/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.896%)  route 0.188ns (57.104%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=376, unset)          0.410     0.410    clk_i
    SLICE_X33Y48         FDRE                                         r  b_s_reg[3][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y48         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  b_s_reg[3][14]/Q
                         net (fo=1, routed)           0.188     0.739    other_sections[16].fir_section/b_s_reg[3][14]
    DSP48_X1Y18          DSP48E1                                      r  other_sections[16].fir_section/sum_reg_reg/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=376, unset)          0.432     0.432    other_sections[16].fir_section/clk_i
    DSP48_X1Y18          DSP48E1                                      r  other_sections[16].fir_section/sum_reg_reg/CLK
                         clock pessimism              0.000     0.432    
    DSP48_X1Y18          DSP48E1 (Hold_dsp48e1_CLK_B[14])
                                                      0.082     0.514    other_sections[16].fir_section/sum_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.514    
                         arrival time                           0.739    
  -------------------------------------------------------------------
                         slack                                  0.225    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            2.154         5.000       2.846      DSP48_X0Y18   other_sections[11].fir_section/sum_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         5.000       2.846      DSP48_X0Y20   other_sections[13].fir_section/sum_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         5.000       2.846      DSP48_X1Y21   other_sections[15].fir_section/sum_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         5.000       2.846      DSP48_X1Y19   other_sections[17].fir_section/sum_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         5.000       2.846      DSP48_X1Y23   other_sections[19].fir_section/sum_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         5.000       2.846      DSP48_X0Y8    other_sections[2].fir_section/sum_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         5.000       2.846      DSP48_X0Y10   other_sections[4].fir_section/sum_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         5.000       2.846      DSP48_X0Y12   other_sections[6].fir_section/sum_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         5.000       2.846      DSP48_X0Y15   other_sections[8].fir_section/sum_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         5.000       2.846      DSP48_X0Y19   other_sections[12].fir_section/sum_reg_reg/CLK
Low Pulse Width   Slow    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X33Y59  axi_tdata_o_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X32Y56  axi_tdata_o_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X32Y56  axi_tdata_o_reg[11]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X32Y57  axi_tdata_o_reg[12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X32Y57  axi_tdata_o_reg[13]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X32Y57  axi_tdata_o_reg[14]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X32Y57  axi_tdata_o_reg[15]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X32Y59  axi_tdata_o_reg[16]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X32Y59  axi_tdata_o_reg[1]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X32Y59  axi_tdata_o_reg[2]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X33Y59  axi_tdata_o_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X33Y59  axi_tdata_o_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X32Y56  axi_tdata_o_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X32Y56  axi_tdata_o_reg[10]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X32Y56  axi_tdata_o_reg[11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X32Y56  axi_tdata_o_reg[11]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X32Y57  axi_tdata_o_reg[12]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X32Y57  axi_tdata_o_reg[12]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X32Y57  axi_tdata_o_reg[13]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X32Y57  axi_tdata_o_reg[13]/C



