Release 14.1 - xst P.15xf (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: test_rx.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "test_rx.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "test_rx"
Output Format                      : NGC
Target Device                      : xc6slx45-3-csg324

---- Source Options
Top Module Name                    : test_rx
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Xilinx projects\newcache\ipcore_dir\L1_cache_block.vhd" into library work
Parsing entity <L1_cache_block>.
Parsing architecture <L1_cache_block_a> of entity <l1_cache_block>.
Parsing VHDL file "C:\Xilinx projects\newcache\ipcore_dir\L2_cache_block.vhd" into library work
Parsing entity <L2_cache_block>.
Parsing architecture <L2_cache_block_a> of entity <l2_cache_block>.
Parsing VHDL file "C:\Xilinx projects\newcache\l2_comparator.vhd" into library work
Parsing entity <l2_comparator>.
Parsing architecture <Behavioral> of entity <l2_comparator>.
Parsing VHDL file "C:\Xilinx projects\newcache\l2_cache_mem.vhd" into library work
Parsing entity <l2_cache_mem>.
Parsing architecture <Behavioral> of entity <l2_cache_mem>.
Parsing VHDL file "C:\Xilinx projects\newcache\l1_comparator.vhd" into library work
Parsing entity <l1_comparator>.
Parsing architecture <Behavioral> of entity <l1_comparator>.
Parsing VHDL file "C:\Xilinx projects\newcache\l1_cache_mem.vhd" into library work
Parsing entity <l1_cache_mem>.
Parsing architecture <Behavioral> of entity <l1_cache_mem>.
Parsing VHDL file "C:\Xilinx projects\newcache\ipcore_dir\trace_ram.vhd" into library work
Parsing entity <trace_ram>.
Parsing architecture <trace_ram_a> of entity <trace_ram>.
Parsing VHDL file "C:\Xilinx projects\newcache\uart_tx.vhd" into library work
Parsing entity <UART_TX>.
Parsing architecture <RTL> of entity <uart_tx>.
Parsing VHDL file "C:\Xilinx projects\newcache\uart_rx.vhd" into library work
Parsing entity <UART_RX>.
Parsing architecture <Behavioral> of entity <uart_rx>.
Parsing VHDL file "C:\Xilinx projects\newcache\trace_ram_wrapper.vhd" into library work
Parsing entity <trace_ram_wrapper>.
Parsing architecture <STRUCTURE> of entity <trace_ram_wrapper>.
Parsing VHDL file "C:\Xilinx projects\newcache\l2_top_level.vhd" into library work
Parsing entity <l2_top_level>.
Parsing architecture <Behavioral> of entity <l2_top_level>.
Parsing VHDL file "C:\Xilinx projects\newcache\l1_top_level.vhd" into library work
Parsing entity <l1_top_level>.
Parsing architecture <Behavioral> of entity <l1_top_level>.
Parsing VHDL file "C:\Xilinx projects\newcache\getlocation.vhd" into library work
Parsing entity <test_rx>.
Parsing architecture <Behavioral> of entity <test_rx>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <test_rx> (architecture <Behavioral>) from library <work>.

Elaborating entity <UART_RX> (architecture <Behavioral>) with generics from library <work>.
INFO:HDLCompiler:679 - "C:\Xilinx projects\newcache\uart_rx.vhd" Line 132. Case statement is complete. others clause is never selected

Elaborating entity <UART_TX> (architecture <RTL>) with generics from library <work>.
INFO:HDLCompiler:679 - "C:\Xilinx projects\newcache\uart_tx.vhd" Line 126. Case statement is complete. others clause is never selected

Elaborating entity <trace_ram_wrapper> (architecture <STRUCTURE>) from library <work>.

Elaborating entity <trace_ram> (architecture <trace_ram_a>) from library <work>.

Elaborating entity <l1_top_level> (architecture <Behavioral>) from library <work>.

Elaborating entity <l1_cache_mem> (architecture <Behavioral>) from library <work>.

Elaborating entity <L1_cache_block> (architecture <L1_cache_block_a>) from library <work>.

Elaborating entity <l1_comparator> (architecture <Behavioral>) from library <work>.

Elaborating entity <l2_top_level> (architecture <Behavioral>) from library <work>.

Elaborating entity <l2_cache_mem> (architecture <Behavioral>) from library <work>.

Elaborating entity <L2_cache_block> (architecture <L2_cache_block_a>) from library <work>.

Elaborating entity <l2_comparator> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:634 - "C:\Xilinx projects\newcache\getlocation.vhd" Line 98: Net <l1_dina[127]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Xilinx projects\newcache\getlocation.vhd" Line 107: Net <l2_dina[127]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <test_rx>.
    Related source file is "C:\Xilinx projects\newcache\getlocation.vhd".
INFO:Xst:3210 - "C:\Xilinx projects\newcache\getlocation.vhd" line 192: Output port <o_TX_Done> of the instance <UART_TX_INST> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Xilinx projects\newcache\getlocation.vhd" line 217: Output port <l1_douta> of the instance <Inst_l1_top_level> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Xilinx projects\newcache\getlocation.vhd" line 217: Output port <lru_0> of the instance <Inst_l1_top_level> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Xilinx projects\newcache\getlocation.vhd" line 217: Output port <lru_1> of the instance <Inst_l1_top_level> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Xilinx projects\newcache\getlocation.vhd" line 217: Output port <lru_2> of the instance <Inst_l1_top_level> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Xilinx projects\newcache\getlocation.vhd" line 217: Output port <lru_3> of the instance <Inst_l1_top_level> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Xilinx projects\newcache\getlocation.vhd" line 217: Output port <tag0> of the instance <Inst_l1_top_level> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Xilinx projects\newcache\getlocation.vhd" line 217: Output port <tag1> of the instance <Inst_l1_top_level> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Xilinx projects\newcache\getlocation.vhd" line 217: Output port <tag2> of the instance <Inst_l1_top_level> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Xilinx projects\newcache\getlocation.vhd" line 217: Output port <tag3> of the instance <Inst_l1_top_level> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Xilinx projects\newcache\getlocation.vhd" line 229: Output port <l2_douta> of the instance <Inst_l2_top_level> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Xilinx projects\newcache\getlocation.vhd" line 229: Output port <lru_0> of the instance <Inst_l2_top_level> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Xilinx projects\newcache\getlocation.vhd" line 229: Output port <lru_1> of the instance <Inst_l2_top_level> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Xilinx projects\newcache\getlocation.vhd" line 229: Output port <lru_2> of the instance <Inst_l2_top_level> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Xilinx projects\newcache\getlocation.vhd" line 229: Output port <lru_3> of the instance <Inst_l2_top_level> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Xilinx projects\newcache\getlocation.vhd" line 229: Output port <lru_4> of the instance <Inst_l2_top_level> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Xilinx projects\newcache\getlocation.vhd" line 229: Output port <lru_5> of the instance <Inst_l2_top_level> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Xilinx projects\newcache\getlocation.vhd" line 229: Output port <lru_6> of the instance <Inst_l2_top_level> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Xilinx projects\newcache\getlocation.vhd" line 229: Output port <lru_7> of the instance <Inst_l2_top_level> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Xilinx projects\newcache\getlocation.vhd" line 229: Output port <tag0> of the instance <Inst_l2_top_level> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Xilinx projects\newcache\getlocation.vhd" line 229: Output port <tag1> of the instance <Inst_l2_top_level> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Xilinx projects\newcache\getlocation.vhd" line 229: Output port <tag2> of the instance <Inst_l2_top_level> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Xilinx projects\newcache\getlocation.vhd" line 229: Output port <tag3> of the instance <Inst_l2_top_level> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Xilinx projects\newcache\getlocation.vhd" line 229: Output port <tag4> of the instance <Inst_l2_top_level> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Xilinx projects\newcache\getlocation.vhd" line 229: Output port <tag5> of the instance <Inst_l2_top_level> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Xilinx projects\newcache\getlocation.vhd" line 229: Output port <tag6> of the instance <Inst_l2_top_level> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Xilinx projects\newcache\getlocation.vhd" line 229: Output port <tag7> of the instance <Inst_l2_top_level> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <l1_dina> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <l2_dina> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <wea>.
    Found 5-bit register for signal <state>.
    Found 10-bit register for signal <addra>.
    Found 6-bit register for signal <wait_cntr>.
    Found 10-bit register for signal <l1_hit_cntr>.
    Found 1-bit register for signal <l1_lru_update>.
    Found 1-bit register for signal <l1_wea>.
    Found 10-bit register for signal <l2_hit_cntr>.
    Found 1-bit register for signal <l2_lru_update>.
    Found 1-bit register for signal <l2_wea>.
    Found 8-bit register for signal <r_TX_BYTE>.
    Found 1-bit register for signal <r_TX_DV>.
    Found 16-bit register for signal <dina>.
INFO:Xst:1799 - State send_msb is never reached in FSM <state>.
INFO:Xst:1799 - State sending_msb is never reached in FSM <state>.
INFO:Xst:1799 - State send_lsb is never reached in FSM <state>.
INFO:Xst:1799 - State sending_lsb is never reached in FSM <state>.
INFO:Xst:1799 - State print_hit is never reached in FSM <state>.
INFO:Xst:1799 - State wait_hit is never reached in FSM <state>.
INFO:Xst:1799 - State print_miss is never reached in FSM <state>.
INFO:Xst:1799 - State wait_miss is never reached in FSM <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 30                                             |
    | Transitions        | 43                                             |
    | Inputs             | 8                                              |
    | Outputs            | 11                                             |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | write_msb                                      |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit adder for signal <wait_cntr[5]_GND_6_o_add_13_OUT> created at line 297.
    Found 10-bit adder for signal <l1_hit_cntr[9]_GND_6_o_add_16_OUT> created at line 351.
    Found 10-bit adder for signal <addra[9]_GND_6_o_add_24_OUT> created at line 374.
    Found 10-bit adder for signal <l2_hit_cntr[9]_GND_6_o_add_27_OUT> created at line 379.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  66 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <test_rx> synthesized.

Synthesizing Unit <UART_RX>.
    Related source file is "C:\Xilinx projects\newcache\uart_rx.vhd".
        g_CLKS_PER_BIT = 10416
    Found 1-bit register for signal <r_RX_Data>.
    Found 1-bit register for signal <r_RX_DV>.
    Found 14-bit register for signal <r_Clk_Count>.
    Found 3-bit register for signal <r_Bit_Index>.
    Found 3-bit register for signal <r_SM_Main>.
    Found 8-bit register for signal <r_RX_Byte>.
    Found 1-bit register for signal <r_RX_Data_R>.
    Found finite state machine <FSM_1> for signal <r_SM_Main>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 11                                             |
    | Inputs             | 4                                              |
    | Outputs            | 4                                              |
    | Clock              | i_Clk (rising_edge)                            |
    | Power Up State     | s_idle                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <r_Bit_Index[2]_GND_7_o_add_11_OUT> created at line 104.
    Found 14-bit adder for signal <r_Clk_Count[13]_GND_7_o_add_19_OUT> created at line 117.
    Found 3-bit comparator greater for signal <r_Bit_Index[2]_PWR_7_o_LessThan_11_o> created at line 103
    Found 14-bit comparator greater for signal <r_Clk_Count[13]_PWR_7_o_LessThan_19_o> created at line 116
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  28 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  14 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <UART_RX> synthesized.

Synthesizing Unit <UART_TX>.
    Related source file is "C:\Xilinx projects\newcache\uart_tx.vhd".
        g_CLKS_PER_BIT = 10416
    Found 1-bit register for signal <o_TX_Serial>.
    Found 1-bit register for signal <r_TX_Done>.
    Found 14-bit register for signal <r_Clk_Count>.
    Found 4-bit register for signal <r_Bit_Index>.
    Found 8-bit register for signal <r_TX_Data>.
    Found 3-bit register for signal <r_SM_Main>.
    Found 1-bit register for signal <o_TX_Active>.
    Found finite state machine <FSM_2> for signal <r_SM_Main>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 10                                             |
    | Inputs             | 3                                              |
    | Outputs            | 6                                              |
    | Clock              | i_Clk (rising_edge)                            |
    | Power Up State     | s_idle                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <r_Bit_Index[3]_GND_8_o_add_10_OUT> created at line 95.
    Found 14-bit adder for signal <r_Clk_Count[13]_GND_8_o_add_17_OUT> created at line 110.
    Found 1-bit 8-to-1 multiplexer for signal <r_Bit_Index[2]_r_TX_Data[7]_Mux_6_o> created at line 85.
    Found 4-bit comparator greater for signal <r_Bit_Index[3]_GND_8_o_LessThan_10_o> created at line 94
    Found 14-bit comparator greater for signal <r_Clk_Count[13]_PWR_9_o_LessThan_17_o> created at line 109
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  29 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <UART_TX> synthesized.

Synthesizing Unit <trace_ram_wrapper>.
    Related source file is "C:\Xilinx projects\newcache\trace_ram_wrapper.vhd".
    Summary:
	no macro.
Unit <trace_ram_wrapper> synthesized.

Synthesizing Unit <l1_top_level>.
    Related source file is "C:\Xilinx projects\newcache\l1_top_level.vhd".
WARNING:Xst:647 - Input <l1_addra<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <l1_douta> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <lru_0> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <lru_1> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <lru_2> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <lru_3> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 2-bit register for signal <update_state>.
    Found 1-bit register for signal <l1_lru_complete>.
    Found 1-bit register for signal <wea0>.
    Found 1-bit register for signal <wea1>.
    Found 1-bit register for signal <wea2>.
    Found 1-bit register for signal <wea3>.
    Found 1-bit register for signal <write_state>.
    Found 2-bit register for signal <lru_update.min_val>.
    Found finite state machine <FSM_3> for signal <update_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 1                                              |
    | Outputs            | 3                                              |
    | Clock              | clka (rising_edge)                             |
    | Power Up State     | start_update                                   |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit adder for signal <lru_out0[1]_GND_12_o_add_20_OUT> created at line 210.
    Found 2-bit adder for signal <lru_out1[1]_GND_12_o_add_23_OUT> created at line 213.
    Found 2-bit adder for signal <lru_out2[1]_GND_12_o_add_26_OUT> created at line 216.
    Found 2-bit adder for signal <lru_out3[1]_GND_12_o_add_29_OUT> created at line 219.
    Found 32x2-bit single-port RAM <Mram_lru_block0> for signal <lru_block0>.
    Found 32x2-bit single-port RAM <Mram_lru_block1> for signal <lru_block1>.
    Found 32x2-bit single-port RAM <Mram_lru_block2> for signal <lru_block2>.
    Found 32x2-bit single-port RAM <Mram_lru_block3> for signal <lru_block3>.
    Found 2-bit comparator greater for signal <lru_out0[1]_lru_update.min_val[1]_LessThan_20_o> created at line 209
    Found 2-bit comparator greater for signal <lru_out1[1]_lru_update.min_val[1]_LessThan_23_o> created at line 212
    Found 2-bit comparator greater for signal <lru_out2[1]_lru_update.min_val[1]_LessThan_26_o> created at line 215
    Found 2-bit comparator greater for signal <lru_out3[1]_lru_update.min_val[1]_LessThan_29_o> created at line 218
    Summary:
	inferred   4 RAM(s).
	inferred   4 Adder/Subtractor(s).
	inferred   8 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred  22 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <l1_top_level> synthesized.

Synthesizing Unit <l1_cache_mem>.
    Related source file is "C:\Xilinx projects\newcache\l1_cache_mem.vhd".
    Summary:
	no macro.
Unit <l1_cache_mem> synthesized.

Synthesizing Unit <l1_comparator>.
    Related source file is "C:\Xilinx projects\newcache\l1_comparator.vhd".
    Summary:
Unit <l1_comparator> synthesized.

Synthesizing Unit <l2_top_level>.
    Related source file is "C:\Xilinx projects\newcache\l2_top_level.vhd".
WARNING:Xst:647 - Input <l2_addra<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <l2_douta> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <lru_0> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <lru_1> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <lru_2> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <lru_3> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <lru_4> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <lru_5> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <lru_6> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <lru_7> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 2-bit register for signal <update_state>.
    Found 1-bit register for signal <l2_lru_complete>.
    Found 1-bit register for signal <wea0>.
    Found 1-bit register for signal <wea1>.
    Found 1-bit register for signal <wea2>.
    Found 1-bit register for signal <wea3>.
    Found 1-bit register for signal <wea4>.
    Found 1-bit register for signal <wea5>.
    Found 1-bit register for signal <wea6>.
    Found 1-bit register for signal <wea7>.
    Found 1-bit register for signal <write_state>.
    Found 3-bit register for signal <lru_update.min_val>.
    Found finite state machine <FSM_4> for signal <update_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 1                                              |
    | Outputs            | 3                                              |
    | Clock              | clka (rising_edge)                             |
    | Power Up State     | start_update                                   |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <lru_out0[2]_GND_43_o_add_36_OUT> created at line 329.
    Found 3-bit adder for signal <lru_out1[2]_GND_43_o_add_39_OUT> created at line 332.
    Found 3-bit adder for signal <lru_out2[2]_GND_43_o_add_42_OUT> created at line 335.
    Found 3-bit adder for signal <lru_out3[2]_GND_43_o_add_45_OUT> created at line 338.
    Found 3-bit adder for signal <lru_out4[2]_GND_43_o_add_48_OUT> created at line 341.
    Found 3-bit adder for signal <lru_out5[2]_GND_43_o_add_51_OUT> created at line 344.
    Found 3-bit adder for signal <lru_out6[2]_GND_43_o_add_54_OUT> created at line 347.
    Found 3-bit adder for signal <lru_out7[2]_GND_43_o_add_57_OUT> created at line 350.
    Found 128x3-bit single-port RAM <Mram_lru_block0> for signal <lru_block0>.
    Found 128x3-bit single-port RAM <Mram_lru_block1> for signal <lru_block1>.
    Found 128x3-bit single-port RAM <Mram_lru_block2> for signal <lru_block2>.
    Found 128x3-bit single-port RAM <Mram_lru_block3> for signal <lru_block3>.
    Found 128x3-bit single-port RAM <Mram_lru_block4> for signal <lru_block4>.
    Found 128x3-bit single-port RAM <Mram_lru_block5> for signal <lru_block5>.
    Found 128x3-bit single-port RAM <Mram_lru_block6> for signal <lru_block6>.
    Found 128x3-bit single-port RAM <Mram_lru_block7> for signal <lru_block7>.
    Found 3-bit comparator greater for signal <lru_out0[2]_lru_update.min_val[2]_LessThan_36_o> created at line 328
    Found 3-bit comparator greater for signal <lru_out1[2]_lru_update.min_val[2]_LessThan_39_o> created at line 331
    Found 3-bit comparator greater for signal <lru_out2[2]_lru_update.min_val[2]_LessThan_42_o> created at line 334
    Found 3-bit comparator greater for signal <lru_out3[2]_lru_update.min_val[2]_LessThan_45_o> created at line 337
    Found 3-bit comparator greater for signal <lru_out4[2]_lru_update.min_val[2]_LessThan_48_o> created at line 340
    Found 3-bit comparator greater for signal <lru_out5[2]_lru_update.min_val[2]_LessThan_51_o> created at line 343
    Found 3-bit comparator greater for signal <lru_out6[2]_lru_update.min_val[2]_LessThan_54_o> created at line 346
    Found 3-bit comparator greater for signal <lru_out7[2]_lru_update.min_val[2]_LessThan_57_o> created at line 349
    Summary:
	inferred   8 RAM(s).
	inferred   8 Adder/Subtractor(s).
	inferred  13 D-type flip-flop(s).
	inferred   8 Comparator(s).
	inferred  60 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <l2_top_level> synthesized.

Synthesizing Unit <l2_cache_mem>.
    Related source file is "C:\Xilinx projects\newcache\l2_cache_mem.vhd".
    Summary:
	no macro.
Unit <l2_cache_mem> synthesized.

Synthesizing Unit <l2_comparator>.
    Related source file is "C:\Xilinx projects\newcache\l2_comparator.vhd".
    Summary:
Unit <l2_comparator> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 12
 128x3-bit single-port RAM                             : 8
 32x2-bit single-port RAM                              : 4
# Adders/Subtractors                                   : 20
 10-bit adder                                          : 3
 14-bit adder                                          : 2
 2-bit adder                                           : 4
 3-bit adder                                           : 9
 4-bit adder                                           : 1
 6-bit adder                                           : 1
# Registers                                            : 42
 1-bit register                                        : 28
 10-bit register                                       : 3
 14-bit register                                       : 2
 16-bit register                                       : 1
 2-bit register                                        : 1
 3-bit register                                        : 2
 4-bit register                                        : 1
 6-bit register                                        : 1
 8-bit register                                        : 3
# Comparators                                          : 16
 14-bit comparator greater                             : 2
 2-bit comparator greater                              : 4
 3-bit comparator greater                              : 9
 4-bit comparator greater                              : 1
# Multiplexers                                         : 112
 1-bit 2-to-1 multiplexer                              : 68
 1-bit 8-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 3
 14-bit 2-to-1 multiplexer                             : 7
 16-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 8
 3-bit 2-to-1 multiplexer                              : 18
 4-bit 2-to-1 multiplexer                              : 2
 7-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 3
# FSMs                                                 : 5
# Xors                                                 : 68
 1-bit xor2                                            : 68

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/trace_ram.ngc>.
Reading core <ipcore_dir/L1_cache_block.ngc>.
Reading core <ipcore_dir/L2_cache_block.ngc>.
Loading core <trace_ram> for timing and area information for instance <trace_ram_i>.
Loading core <L1_cache_block> for timing and area information for instance <l1_block0>.
Loading core <L1_cache_block> for timing and area information for instance <l1_block1>.
Loading core <L1_cache_block> for timing and area information for instance <l1_block2>.
Loading core <L1_cache_block> for timing and area information for instance <l1_block3>.
Loading core <L2_cache_block> for timing and area information for instance <l1_block0>.
Loading core <L2_cache_block> for timing and area information for instance <l1_block1>.
Loading core <L2_cache_block> for timing and area information for instance <l1_block2>.
Loading core <L2_cache_block> for timing and area information for instance <l1_block3>.
Loading core <L2_cache_block> for timing and area information for instance <l1_block4>.
Loading core <L2_cache_block> for timing and area information for instance <l1_block5>.
Loading core <L2_cache_block> for timing and area information for instance <l1_block6>.
Loading core <L2_cache_block> for timing and area information for instance <l1_block7>.

Synthesizing (advanced) Unit <l1_top_level>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_lru_block0> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 2-bit                     |          |
    |     clkA           | connected to signal <clka>          | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <l1_addra<8:4>> |          |
    |     diA            | connected to signal <_n0212>        |          |
    |     doA            | connected to signal <lru_out0>      |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_lru_block1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 2-bit                     |          |
    |     clkA           | connected to signal <clka>          | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <l1_addra<8:4>> |          |
    |     diA            | connected to signal <_n0216>        |          |
    |     doA            | connected to signal <lru_out1>      |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_lru_block2> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 2-bit                     |          |
    |     clkA           | connected to signal <clka>          | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <l1_addra<8:4>> |          |
    |     diA            | connected to signal <_n0220>        |          |
    |     doA            | connected to signal <lru_out2>      |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_lru_block3> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 2-bit                     |          |
    |     clkA           | connected to signal <clka>          | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <l1_addra<8:4>> |          |
    |     diA            | connected to signal <_n0224>        |          |
    |     doA            | connected to signal <lru_out3>      |          |
    -----------------------------------------------------------------------
Unit <l1_top_level> synthesized (advanced).

Synthesizing (advanced) Unit <l2_top_level>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_lru_block0> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 3-bit                    |          |
    |     clkA           | connected to signal <clka>          | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <l2_addra<10:4>> |          |
    |     diA            | connected to signal <_n0458>        |          |
    |     doA            | connected to signal <lru_out0>      |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_lru_block1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 3-bit                    |          |
    |     clkA           | connected to signal <clka>          | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <l2_addra<10:4>> |          |
    |     diA            | connected to signal <_n0462>        |          |
    |     doA            | connected to signal <lru_out1>      |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_lru_block2> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 3-bit                    |          |
    |     clkA           | connected to signal <clka>          | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <l2_addra<10:4>> |          |
    |     diA            | connected to signal <_n0466>        |          |
    |     doA            | connected to signal <lru_out2>      |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_lru_block3> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 3-bit                    |          |
    |     clkA           | connected to signal <clka>          | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <l2_addra<10:4>> |          |
    |     diA            | connected to signal <_n0470>        |          |
    |     doA            | connected to signal <lru_out3>      |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_lru_block4> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 3-bit                    |          |
    |     clkA           | connected to signal <clka>          | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <l2_addra<10:4>> |          |
    |     diA            | connected to signal <_n0474>        |          |
    |     doA            | connected to signal <lru_out4>      |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_lru_block5> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 3-bit                    |          |
    |     clkA           | connected to signal <clka>          | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <l2_addra<10:4>> |          |
    |     diA            | connected to signal <_n0478>        |          |
    |     doA            | connected to signal <lru_out5>      |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_lru_block6> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 3-bit                    |          |
    |     clkA           | connected to signal <clka>          | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <l2_addra<10:4>> |          |
    |     diA            | connected to signal <_n0482>        |          |
    |     doA            | connected to signal <lru_out6>      |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_lru_block7> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 3-bit                    |          |
    |     clkA           | connected to signal <clka>          | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <l2_addra<10:4>> |          |
    |     diA            | connected to signal <_n0486>        |          |
    |     doA            | connected to signal <lru_out7>      |          |
    -----------------------------------------------------------------------
Unit <l2_top_level> synthesized (advanced).

Synthesizing (advanced) Unit <test_rx>.
The following registers are absorbed into counter <l1_hit_cntr>: 1 register on signal <l1_hit_cntr>.
The following registers are absorbed into counter <l2_hit_cntr>: 1 register on signal <l2_hit_cntr>.
The following registers are absorbed into counter <wait_cntr>: 1 register on signal <wait_cntr>.
Unit <test_rx> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 12
 128x3-bit single-port distributed RAM                 : 8
 32x2-bit single-port distributed RAM                  : 4
# Adders/Subtractors                                   : 17
 10-bit adder                                          : 1
 14-bit adder                                          : 2
 2-bit adder                                           : 4
 3-bit adder                                           : 9
 4-bit adder                                           : 1
# Counters                                             : 3
 10-bit up counter                                     : 2
 6-bit up counter                                      : 1
# Registers                                            : 118
 Flip-Flops                                            : 118
# Comparators                                          : 16
 14-bit comparator greater                             : 2
 2-bit comparator greater                              : 4
 3-bit comparator greater                              : 9
 4-bit comparator greater                              : 1
# Multiplexers                                         : 112
 1-bit 2-to-1 multiplexer                              : 68
 1-bit 8-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 3
 14-bit 2-to-1 multiplexer                             : 7
 16-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 8
 3-bit 2-to-1 multiplexer                              : 18
 4-bit 2-to-1 multiplexer                              : 2
 7-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 3
# FSMs                                                 : 5
# Xors                                                 : 68
 1-bit xor2                                            : 68

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <state[1:5]> with user encoding.
-------------------------------
 State             | Encoding
-------------------------------
 write_msb         | 00000
 write_lsb         | 00001
 wait_for_msb      | 00010
 wait_for_lsb      | 00011
 start_send        | 00100
 start_send2       | 00101
 send_msb          | unreached
 sending_msb       | unreached
 send_lsb          | unreached
 sending_lsb       | unreached
 hit_l1            | 01010
 wait_for_l1_write | 01011
 wait_for_l1_lru   | 01100
 hit_l2            | 01101
 wait_for_l2_write | 01110
 wait_for_l2_lru   | 01111
 incr_addra        | 10000
 send_l1_hc1       | 10001
 wait_l1_hc1       | 10010
 send_l1_hc2       | 10011
 wait_l1_hc2       | 10100
 send_l2_hc1       | 10101
 wait_l2_hc1       | 10110
 send_l2_hc2       | 10111
 wait_l2_hc2       | 11000
 idle              | 11001
 print_hit         | unreached
 wait_hit          | unreached
 print_miss        | unreached
 wait_miss         | unreached
-------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <UART_RX_INST/FSM_1> on signal <r_SM_Main[1:3]> with user encoding.
----------------------------
 State          | Encoding
----------------------------
 s_idle         | 000
 s_rx_start_bit | 001
 s_rx_data_bits | 010
 s_rx_stop_bit  | 011
 s_cleanup      | 100
----------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <UART_TX_INST/FSM_2> on signal <r_SM_Main[1:3]> with user encoding.
----------------------------
 State          | Encoding
----------------------------
 s_idle         | 000
 s_tx_start_bit | 001
 s_tx_data_bits | 010
 s_tx_stop_bit  | 011
 s_cleanup      | 100
----------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Inst_l1_top_level/FSM_3> on signal <update_state[1:2]> with user encoding.
------------------------------
 State            | Encoding
------------------------------
 start_update     | 00
 l1_wea_down      | 01
 l1_complete_down | 10
------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Inst_l2_top_level/FSM_4> on signal <update_state[1:2]> with user encoding.
------------------------------
 State            | Encoding
------------------------------
 start_update     | 00
 l2_wea_down      | 01
 l2_complete_down | 10
------------------------------

Optimizing unit <l2_cache_mem> ...

Optimizing unit <test_rx> ...

Optimizing unit <UART_RX> ...

Optimizing unit <UART_TX> ...
WARNING:Xst:1293 - FF/Latch <r_Bit_Index_3> has a constant value of 0 in block <UART_TX>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_Bit_Index_3> has a constant value of 0 in block <UART_TX>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <l1_top_level> ...

Optimizing unit <l2_top_level> ...
WARNING:Xst:2677 - Node <UART_TX_INST/r_TX_Done> of sequential type is unconnected in block <test_rx>.
INFO:Xst:2261 - The FF/Latch <Inst_l2_top_level/update_state_FSM_FFd1> in Unit <test_rx> is equivalent to the following FF/Latch, which will be removed : <Inst_l2_top_level/l2_lru_complete> 
INFO:Xst:2261 - The FF/Latch <Inst_l1_top_level/write_state> in Unit <test_rx> is equivalent to the following FF/Latch, which will be removed : <Inst_l2_top_level/write_state> 
INFO:Xst:2261 - The FF/Latch <Inst_l1_top_level/update_state_FSM_FFd1> in Unit <test_rx> is equivalent to the following FF/Latch, which will be removed : <Inst_l1_top_level/l1_lru_complete> 
INFO:Xst:2261 - The FF/Latch <UART_RX_INST/r_SM_Main_FSM_FFd1> in Unit <test_rx> is equivalent to the following FF/Latch, which will be removed : <UART_RX_INST/r_RX_DV> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block test_rx, actual ratio is 2.

Final Macro Processing ...

Processing Unit <test_rx> :
	Found 2-bit shift register for signal <UART_RX_INST/r_RX_Data>.
Unit <test_rx> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 151
 Flip-Flops                                            : 151
# Shift Registers                                      : 1
 2-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : test_rx.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 565
#      GND                         : 27
#      INV                         : 11
#      LUT1                        : 44
#      LUT2                        : 26
#      LUT3                        : 59
#      LUT4                        : 27
#      LUT5                        : 75
#      LUT6                        : 165
#      MUXCY                       : 44
#      MUXF7                       : 13
#      VCC                         : 26
#      XORCY                       : 48
# FlipFlops/Latches                : 152
#      FD                          : 16
#      FDE                         : 118
#      FDRE                        : 18
# RAMS                             : 57
#      RAM128X1S                   : 24
#      RAM32X1S                    : 8
#      RAMB16BWER                  : 25
# Shift Registers                  : 1
#      SRLC16E                     : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 10
#      IBUF                        : 2
#      OBUF                        : 8

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             152  out of  54576     0%  
 Number of Slice LUTs:                  464  out of  27288     1%  
    Number used as Logic:               407  out of  27288     1%  
    Number used as Memory:               57  out of   6408     0%  
       Number used as RAM:               56
       Number used as SRL:                1

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    479
   Number with an unused Flip Flop:     327  out of    479    68%  
   Number with an unused LUT:            15  out of    479     3%  
   Number of fully used LUT-FF pairs:   137  out of    479    28%  
   Number of unique control sets:        35

IO Utilization: 
 Number of IOs:                          11
 Number of bonded IOBs:                  11  out of    218     5%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               25  out of    116    21%  
    Number using Block RAM only:         25
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                                                                                          | Load  |
-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------+
clk                                | BUFGP                                                                                                                                          | 210   |
trace_ram/trace_ram_i/N1           | NONE(trace_ram/trace_ram_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram)| 1     |
-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 9.823ns (Maximum Frequency: 101.800MHz)
   Minimum input arrival time before clock: 1.801ns
   Maximum output required time after clock: 4.555ns
   Maximum combinational path delay: 5.578ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 9.823ns (frequency: 101.800MHz)
  Total number of paths / destination ports: 61777 / 1171
-------------------------------------------------------------------------
Delay:               9.823ns (Levels of Logic = 8)
  Source:            trace_ram/trace_ram_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:       Inst_l2_top_level/Mram_lru_block71 (RAM)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: trace_ram/trace_ram_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to Inst_l2_top_level/Mram_lru_block71
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16BWER:CLKA->DOA13   25   1.850   1.421  ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (DOUTA<13>)
     end scope: 'trace_ram/trace_ram_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr:DOUTA<13>'
     end scope: 'trace_ram/trace_ram_i:douta<13>'
     LUT6:I3->O            1   0.205   0.580  Inst_l2_top_level/l2_comparator_3/equal_SW0 (N46)
     LUT6:I5->O           12   0.205   1.137  Inst_l2_top_level/l2_comparator_3/equal (Inst_l2_top_level/equal_3)
     LUT6:I3->O            2   0.205   0.721  Inst_l2_top_level/Mmux_lru_update.min_val[2]_lru_out0[2]_mux_34_OUT32_SW1 (N65)
     LUT5:I3->O            8   0.203   0.803  Inst_l2_top_level/Mmux_lru_update.min_val[2]_lru_out0[2]_mux_34_OUT33 (Inst_l2_top_level/Mmux_lru_update.min_val[2]_lru_out0[2]_mux_34_OUT32)
     LUT5:I4->O            6   0.205   0.992  Inst_l2_top_level/Mmux_lru_update.min_val[2]_lru_out0[2]_mux_34_OUT34 (Inst_l2_top_level/lru_update.min_val[2]_lru_out0[2]_mux_34_OUT<0>)
     LUT6:I2->O            1   0.203   0.000  Inst_l2_top_level/_n04841_G (N197)
     MUXF7:I1->O           3   0.140   0.650  Inst_l2_top_level/_n04841 (Inst_l2_top_level/_n0484_0)
     RAM128X1S:WE              0.304          Inst_l2_top_level/Mram_lru_block72
    ----------------------------------------
    Total                      9.823ns (3.520ns logic, 6.303ns route)
                                       (35.8% logic, 64.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.801ns (Levels of Logic = 1)
  Source:            uart_rxd (PAD)
  Destination:       UART_RX_INST/Mshreg_r_RX_Data (FF)
  Destination Clock: clk rising

  Data Path: uart_rxd to UART_RX_INST/Mshreg_r_RX_Data
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  uart_rxd_IBUF (uart_rxd_IBUF)
     SRLC16E:D                -0.060          UART_RX_INST/Mshreg_r_RX_Data
    ----------------------------------------
    Total                      1.801ns (1.222ns logic, 0.579ns route)
                                       (67.9% logic, 32.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 15 / 8
-------------------------------------------------------------------------
Offset:              4.555ns (Levels of Logic = 2)
  Source:            l2_hit_cntr_6 (FF)
  Destination:       data_o<6> (PAD)
  Source Clock:      clk rising

  Data Path: l2_hit_cntr_6 to data_o<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.447   0.755  l2_hit_cntr_6 (l2_hit_cntr_6)
     LUT3:I1->O            1   0.203   0.579  Mmux_data_o71 (data_o_6_OBUF)
     OBUF:I->O                 2.571          data_o_6_OBUF (data_o<6>)
    ----------------------------------------
    Total                      4.555ns (3.221ns logic, 1.334ns route)
                                       (70.7% logic, 29.3% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Delay:               5.578ns (Levels of Logic = 3)
  Source:            data_i (PAD)
  Destination:       data_o<6> (PAD)

  Data Path: data_i to data_o<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   1.222   1.002  data_i_IBUF (data_i_IBUF)
     LUT3:I0->O            1   0.205   0.579  Mmux_data_o71 (data_o_6_OBUF)
     OBUF:I->O                 2.571          data_o_6_OBUF (data_o<6>)
    ----------------------------------------
    Total                      5.578ns (3.998ns logic, 1.581ns route)
                                       (71.7% logic, 28.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.823|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 10.11 secs
 
--> 

Total memory usage is 259236 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   23 (   0 filtered)
Number of infos    :   52 (   0 filtered)

