INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_project/my_FSMsec/my_FSMsec.srcs/sources_1/new/my_FSMsec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_FSMsec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_project/my_FSMsec/my_FSMsec.srcs/sim_1/new/my_FSMsec_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_FSMsec_tb
