

================================================================
== Synthesis Summary Report of 'cordic'
================================================================
+ General Information: 
    * Date:           Wed Aug 10 21:27:24 2022
    * Version:        2022.1.1 (Build 3557992 on Fri Jun  3 09:58:00 MDT 2022)
    * Project:        CORDIC
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu7ev-ffvc1156-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------+------+------+---------+--------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |  Modules | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |    |           |           |     |
    |  & Loops | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|     FF    |    LUT    | URAM|
    +----------+------+------+---------+--------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |+ cordic  |     -|  0.08|        3|  24.000|         -|        4|     -|        no|     -|   -|  484 (~0%)|  3917 (1%)|    -|
    +----------+------+------+---------+--------+----------+---------+------+----------+------+----+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | theta    | 0x10   | 32    | W      | Data signal of theta             |                                                                      |
| s_axi_control | s        | 0x18   | 32    | R      | Data signal of s                 |                                                                      |
| s_axi_control | s_ctrl   | 0x1c   | 32    | R      | Control signal of s              | 0=s_ap_vld                                                           |
| s_axi_control | c        | 0x28   | 32    | R      | Data signal of c                 |                                                                      |
| s_axi_control | c_ctrl   | 0x2c   | 32    | R      | Control signal of c              | 0=c_ap_vld                                                           |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+--------------------------------------+
| Argument | Direction | Datatype                             |
+----------+-----------+--------------------------------------+
| theta    | in        | ap_fixed<28, 8, AP_RND, AP_WRAP, 0>  |
| s        | out       | ap_fixed<28, 8, AP_RND, AP_WRAP, 0>& |
| c        | out       | ap_fixed<28, 8, AP_RND, AP_WRAP, 0>& |
+----------+-----------+--------------------------------------+

* SW-to-HW Mapping
+----------+---------------+----------+----------------------------------+
| Argument | HW Interface  | HW Type  | HW Info                          |
+----------+---------------+----------+----------------------------------+
| theta    | s_axi_control | register | name=theta offset=0x10 range=32  |
| s        | s_axi_control | register | name=s offset=0x18 range=32      |
| s        | s_axi_control | register | name=s_ctrl offset=0x1c range=32 |
| c        | s_axi_control | register | name=c offset=0x28 range=32      |
| c        | s_axi_control | register | name=c_ctrl offset=0x2c range=32 |
+----------+---------------+----------+----------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

  No burst in design

================================================================
== Bind Op Report
================================================================
+---------------------------+-----+--------+--------------+-----+--------+---------+
| Name                      | DSP | Pragma | Variable     | Op  | Impl   | Latency |
+---------------------------+-----+--------+--------------+-----+--------+---------+
| + cordic                  | 0   |        |              |     |        |         |
|   theta_V_fu_250_p2       | -   |        | theta_V      | add | fabric | 0       |
|   sub_ln859_fu_384_p2     | -   |        | sub_ln859    | sub | fabric | 0       |
|   add_ln859_fu_390_p2     | -   |        | add_ln859    | add | fabric | 0       |
|   add_ln859_1_fu_396_p2   | -   |        | add_ln859_1  | add | fabric | 0       |
|   sub_ln859_1_fu_402_p2   | -   |        | sub_ln859_1  | sub | fabric | 0       |
|   sub_ln859_2_fu_496_p2   | -   |        | sub_ln859_2  | sub | fabric | 0       |
|   add_ln859_2_fu_502_p2   | -   |        | add_ln859_2  | add | fabric | 0       |
|   add_ln859_3_fu_508_p2   | -   |        | add_ln859_3  | add | fabric | 0       |
|   sub_ln859_3_fu_514_p2   | -   |        | sub_ln859_3  | sub | fabric | 0       |
|   sub_ln859_4_fu_604_p2   | -   |        | sub_ln859_4  | sub | fabric | 0       |
|   add_ln859_4_fu_610_p2   | -   |        | add_ln859_4  | add | fabric | 0       |
|   add_ln859_5_fu_616_p2   | -   |        | add_ln859_5  | add | fabric | 0       |
|   sub_ln859_5_fu_622_p2   | -   |        | sub_ln859_5  | sub | fabric | 0       |
|   sub_ln859_6_fu_704_p2   | -   |        | sub_ln859_6  | sub | fabric | 0       |
|   add_ln859_6_fu_710_p2   | -   |        | add_ln859_6  | add | fabric | 0       |
|   add_ln859_7_fu_716_p2   | -   |        | add_ln859_7  | add | fabric | 0       |
|   sub_ln859_7_fu_722_p2   | -   |        | sub_ln859_7  | sub | fabric | 0       |
|   sub_ln859_8_fu_808_p2   | -   |        | sub_ln859_8  | sub | fabric | 0       |
|   add_ln859_8_fu_814_p2   | -   |        | add_ln859_8  | add | fabric | 0       |
|   add_ln859_9_fu_820_p2   | -   |        | add_ln859_9  | add | fabric | 0       |
|   sub_ln859_9_fu_826_p2   | -   |        | sub_ln859_9  | sub | fabric | 0       |
|   sub_ln859_10_fu_912_p2  | -   |        | sub_ln859_10 | sub | fabric | 0       |
|   add_ln859_10_fu_918_p2  | -   |        | add_ln859_10 | add | fabric | 0       |
|   add_ln859_11_fu_924_p2  | -   |        | add_ln859_11 | add | fabric | 0       |
|   sub_ln859_11_fu_930_p2  | -   |        | sub_ln859_11 | sub | fabric | 0       |
|   sub_ln859_12_fu_1016_p2 | -   |        | sub_ln859_12 | sub | fabric | 0       |
|   add_ln859_12_fu_1022_p2 | -   |        | add_ln859_12 | add | fabric | 0       |
|   add_ln859_13_fu_1028_p2 | -   |        | add_ln859_13 | add | fabric | 0       |
|   sub_ln859_13_fu_1034_p2 | -   |        | sub_ln859_13 | sub | fabric | 0       |
|   sub_ln859_14_fu_1116_p2 | -   |        | sub_ln859_14 | sub | fabric | 0       |
|   add_ln859_14_fu_1121_p2 | -   |        | add_ln859_14 | add | fabric | 0       |
|   add_ln859_15_fu_1126_p2 | -   |        | add_ln859_15 | add | fabric | 0       |
|   sub_ln859_15_fu_1131_p2 | -   |        | sub_ln859_15 | sub | fabric | 0       |
|   sub_ln859_16_fu_1216_p2 | -   |        | sub_ln859_16 | sub | fabric | 0       |
|   add_ln859_16_fu_1222_p2 | -   |        | add_ln859_16 | add | fabric | 0       |
|   add_ln859_17_fu_1228_p2 | -   |        | add_ln859_17 | add | fabric | 0       |
|   sub_ln859_17_fu_1234_p2 | -   |        | sub_ln859_17 | sub | fabric | 0       |
|   sub_ln859_18_fu_1320_p2 | -   |        | sub_ln859_18 | sub | fabric | 0       |
|   add_ln859_18_fu_1326_p2 | -   |        | add_ln859_18 | add | fabric | 0       |
|   add_ln859_19_fu_1332_p2 | -   |        | add_ln859_19 | add | fabric | 0       |
|   sub_ln859_19_fu_1338_p2 | -   |        | sub_ln859_19 | sub | fabric | 0       |
|   sub_ln859_20_fu_1424_p2 | -   |        | sub_ln859_20 | sub | fabric | 0       |
|   add_ln859_20_fu_1430_p2 | -   |        | add_ln859_20 | add | fabric | 0       |
|   add_ln859_21_fu_1436_p2 | -   |        | add_ln859_21 | add | fabric | 0       |
|   sub_ln859_21_fu_1442_p2 | -   |        | sub_ln859_21 | sub | fabric | 0       |
|   sub_ln859_22_fu_1524_p2 | -   |        | sub_ln859_22 | sub | fabric | 0       |
|   add_ln859_22_fu_1529_p2 | -   |        | add_ln859_22 | add | fabric | 0       |
|   add_ln859_23_fu_1534_p2 | -   |        | add_ln859_23 | add | fabric | 0       |
|   sub_ln859_23_fu_1539_p2 | -   |        | sub_ln859_23 | sub | fabric | 0       |
|   sub_ln859_24_fu_1624_p2 | -   |        | sub_ln859_24 | sub | fabric | 0       |
|   add_ln859_24_fu_1630_p2 | -   |        | add_ln859_24 | add | fabric | 0       |
|   add_ln859_25_fu_1636_p2 | -   |        | add_ln859_25 | add | fabric | 0       |
|   sub_ln859_25_fu_1642_p2 | -   |        | sub_ln859_25 | sub | fabric | 0       |
|   sub_ln859_26_fu_1728_p2 | -   |        | sub_ln859_26 | sub | fabric | 0       |
|   add_ln859_26_fu_1734_p2 | -   |        | add_ln859_26 | add | fabric | 0       |
|   add_ln859_27_fu_1740_p2 | -   |        | add_ln859_27 | add | fabric | 0       |
|   sub_ln859_27_fu_1746_p2 | -   |        | sub_ln859_27 | sub | fabric | 0       |
+---------------------------+-----+--------+--------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+-----------------------------+--------------------------------------------------+
| Type            | Options                     | Location                                         |
+-----------------+-----------------------------+--------------------------------------------------+
| interface       | s_axilite port=theta        | cordic_src/cordic.cpp:12 in cordic, theta        |
| interface       | s_axilite port=s            | cordic_src/cordic.cpp:13 in cordic, s            |
| interface       | s_axilite port=c            | cordic_src/cordic.cpp:14 in cordic, c            |
| interface       | s_axilite port=return       | cordic_src/cordic.cpp:15 in cordic, return       |
| array_partition | variable=cordic_phase dim=0 | cordic_src/cordic.cpp:17 in cordic, cordic_phase |
| unroll          |                             | cordic_src/cordic.cpp:28 in cordic               |
+-----------------+-----------------------------+--------------------------------------------------+


