{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [],
   "source": [
    "import re\n",
    "\n",
    "def label_node(ckt_graph,input_vars,key):\n",
    "    if key in input_vars:\n",
    "        ckt_graph[key][\"level\"] = 0\n",
    "        return 1\n",
    "    elif ckt_graph[key][\"level\"] != -1:\n",
    "        return ckt_graph[key][\"level\"]+1\n",
    "    else:\n",
    "        max_level = -1 \n",
    "        for input in ckt_graph[key][\"inputs\"]:\n",
    "            temp_level = label_node(ckt_graph,input_vars,input)\n",
    "            if temp_level>max_level:\n",
    "                max_level = temp_level\n",
    "        ckt_graph[key][\"level\"] = max_level\n",
    "        return max_level+1\n",
    "\n",
    "def bench2graph(benchfile):\n",
    "    with open(benchfile, 'r') as file:\n",
    "        lines = file.readlines()\n",
    "    \n",
    "    ckt_graph={}\n",
    "    output_vars=[]\n",
    "    input_vars=[]\n",
    "    wires = []\n",
    "    input_pattern = re.compile(r'^INPUT\\((\\w+)\\)')\n",
    "    output_pattern = re.compile(r'^OUTPUT\\((\\w+)\\)')\n",
    "    \n",
    "    for line in lines:\n",
    "        line = line.strip()\n",
    "        \n",
    "        if \"=\" in line:\n",
    "            gate_match = re.findall(r'\\b\\w+\\b', line)\n",
    "            var_name = gate_match[0].strip()\n",
    "            wires.append(var_name)\n",
    "            if var_name in ckt_graph.keys():\n",
    "                ckt_graph[var_name][\"gate\"] = gate_match[1]\n",
    "                ckt_graph[var_name][\"inputs\"] = gate_match[2:]\n",
    "            else:  \n",
    "                node={}  \n",
    "                node[\"level\"] = -1\n",
    "                node[\"outbound\"] = []\n",
    "                node[\"gate\"] = gate_match[1]\n",
    "                node[\"inputs\"] = gate_match[2:]\n",
    "                ckt_graph[var_name] = node\n",
    "            for inp_node in gate_match[2:]:\n",
    "                if inp_node in ckt_graph.keys():\n",
    "                    ckt_graph[inp_node][\"outbound\"].append(var_name)\n",
    "                else:\n",
    "                    node={}\n",
    "                    node[\"level\"] = -1\n",
    "                    node[\"outbound\"] = [var_name]\n",
    "                    node[\"gate\"] = \"\"\n",
    "                    node[\"inputs\"] = []\n",
    "                    ckt_graph[inp_node] = node\n",
    "                    \n",
    "        elif len(line)>3:\n",
    "            if line.startswith(\"INPUT\"):\n",
    "                match = input_pattern.match(line)\n",
    "                if match:\n",
    "                    input_vars.append(match.group(1))\n",
    "            elif line.startswith(\"OUTPUT\"):\n",
    "                match = output_pattern.match(line)\n",
    "                if match:\n",
    "                    output_vars.append(match.group(1))\n",
    "    \n",
    "    for key in ckt_graph.keys():\n",
    "        if key in output_vars:\n",
    "            label_node(ckt_graph,input_vars,key)\n",
    "\n",
    "    return ckt_graph,input_vars,output_vars,wires\n",
    "\n",
    "\n",
    "def graph2bench(ckt_node,inputs,outputs,bench_name,input_node =False):\n",
    "    bench=[f\"# {bench_name}\",f\"# {len(inputs)} INPUTS\", f\"# {len(outputs)} OUTPUTS\", f\"# {len(ckt_node.keys())} Gates\", \"\\n\"]\n",
    "\n",
    "    for input in inputs:\n",
    "        bench.append(f\"INPUT({input})\")\n",
    "    for output in outputs:\n",
    "        bench.append(f\"OUTPUT({output})\")\n",
    "    bench.append(\"\\n\")\n",
    "\n",
    "    gate_no = 0\n",
    "    key_len = len(ckt_node.keys())\n",
    "    if input_node:\n",
    "        key_len -= len(inputs)\n",
    "    appending_level = 1\n",
    "    while gate_no<key_len:\n",
    "        for key in ckt_node.keys():\n",
    "            if ckt_node[key][\"level\"]==appending_level:\n",
    "                if len(ckt_node[key][\"inputs\"])>1:\n",
    "                    gate_inp = \", \".join(ckt_node[key][\"inputs\"])\n",
    "                else: gate_inp = ckt_node[key][\"inputs\"][0]\n",
    "                gate_name = ckt_node[key][\"gate\"]\n",
    "                bench.append(f\"{key} = {gate_name}({gate_inp})\")\n",
    "                gate_no += 1\n",
    "        appending_level += 1\n",
    "\n",
    "    with open(bench_name+\".bench\", 'w') as file:\n",
    "        file.write(\"\\n\".join(bench))\n",
    "        print(bench_name+\" bench file created\")\n",
    "                "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [],
   "source": [
    "import re\n",
    "def nandlib_synth2bench(file):\n",
    "    with open(file, 'r') as file_name:\n",
    "        file_content = file_name.read()\n",
    "    file_content = file_content.replace(\"\\n\",\"\")\n",
    "    file_content = file_content.split(\";\")\n",
    "\n",
    "    gate_pattern = r'\\b(AND|OR|NAND|NOR|XOR|XNOR|INV)'\n",
    "    pin_pattern = r'\\(\\s*([^\\(\\)]+?)\\s*\\)'\n",
    "    gates=[]\n",
    "    for line in file_content:\n",
    "        line = line.strip()\n",
    "        gate = re.findall(gate_pattern, line)\n",
    "        if gate:\n",
    "            if gate[0] == \"INV\": gate[0] = \"NOT\"\n",
    "            line = line.replace(\"K[\",\"keyinput\")\n",
    "            line = line.replace(\"]\",\"\")\n",
    "            line = line.replace(\"PPI[\",\"in_\")\n",
    "            line = line.split(\".Z\")\n",
    "            in_pin = re.findall(pin_pattern, line[0])\n",
    "            out_pin = re.findall(pin_pattern, line[1])\n",
    "            if len(in_pin)>1:\n",
    "                inpin = \", \".join(in_pin)\n",
    "            else:\n",
    "                inpin = in_pin[0]\n",
    "            gates.append(f\"{out_pin[0]} = {gate[0]}({inpin})\")\n",
    "\n",
    "    \n",
    "    return gates"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "\n",
    "file = \"/home/mahmudul-hasan/Research/BUET_SAT_SIMULATOR/obfuscated/cac48\"\n",
    "gates = nandlib_synth2bench(file+\".v\")\n",
    "\n",
    "inp=[\"INPUT(OPO)\",\"OUTPUT(LPO)\"]\n",
    "key=[]\n",
    "for i in range(48):\n",
    "    inp.append(f\"INPUT(in_{i})\")\n",
    "    key.append(f\"INPUT(keyinput{i})\")\n",
    "\n",
    "\n",
    "with open(file+\".bench\", 'w') as file_name:\n",
    "    file_name.write(\"\\n\".join(inp+key+gates))\n",
    "    print(\" bench file created\")\n",
    "\n",
    "ckt_graph,input_vars,output_vars,wires = bench2graph(file+\".bench\")\n",
    "graph2bench(ckt_graph,input_vars,output_vars,file,True)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [],
   "source": [
    "\n",
    "def convert_gate_line(line, gate_count):\n",
    "    match = re.findall(r'\\b\\w+\\b', line)\n",
    "    gate_dict=[ \"AND\", \"NAND\", \"OR\", \"NOR\", \"XOR\", \"XNOR\", \"NOT\", \"BUF\", \"DFF\"]\n",
    "    \n",
    "    if match:\n",
    "        output_var = match[0]\n",
    "        gate_type = match[1]  # Convert gate type to lowercase\n",
    "        inputs = match[2:]\n",
    "        \n",
    "        if gate_type in gate_dict:\n",
    "            gate_unique_name = f\"{gate_type}{len(inputs)}_{gate_count}\"\n",
    "            converted_line = f\"{gate_type.lower()} {gate_unique_name} ({output_var}, {', '.join(inputs)});\"\n",
    "            return gate_type, converted_line\n",
    "    \n",
    "    return None, None\n",
    "\n",
    "\n",
    "def bench2verilog(file_path, file_name,des_path):\n",
    "    with open(file_path, 'r') as file:\n",
    "        lines = file.readlines()\n",
    "    gate_count = 1\n",
    "    input_vars = []\n",
    "    output_vars = []\n",
    "    assigned_vars = []\n",
    "    dff_module = [\n",
    "            \"module DFF(Q, clk, D);\",\n",
    "            \"input D;\",\n",
    "            \"input clk;\",\n",
    "            \"output Q;\",\n",
    "            \"always @(clk)\", \n",
    "            \"begin\",\n",
    "            \"  Q <= D;\", \n",
    "            \"end\", \n",
    "            \"endmodule\"]\n",
    "    opr_lines=[]\n",
    "    gate_types=[]\n",
    "\n",
    "    # Regular expressions to match INPUT, OUTPUT, and gate assignments\n",
    "    input_pattern = re.compile(r'^INPUT\\((\\w+)\\)')\n",
    "    output_pattern = re.compile(r'^OUTPUT\\((\\w+)\\)')\n",
    "    assign_pattern = re.compile(r'^(\\w+)\\s*=\\s*(NAND|NOR|AND|OR|XOR|XNOR|NOT|DFF|BUF)\\((.*)\\)')\n",
    "\n",
    "    for line in lines:\n",
    "        line = line.strip()\n",
    "        if line.startswith(\"INPUT\"):\n",
    "            match = input_pattern.match(line)\n",
    "            if match:\n",
    "                input_vars.append(match.group(1))\n",
    "        elif line.startswith(\"OUTPUT\"):\n",
    "            match = output_pattern.match(line)\n",
    "            if match:\n",
    "                output_vars.append(match.group(1))\n",
    "        else:\n",
    "            match = assign_pattern.match(line)\n",
    "            if match:\n",
    "                assigned_vars.append(match.group(1))\n",
    "                gate_type,opr_line = convert_gate_line(line,gate_count)\n",
    "                if opr_line is not None:\n",
    "                    opr_lines.append(opr_line)\n",
    "                    if gate_type not in gate_types:\n",
    "                        gate_types.append(gate_type) \n",
    "                    gate_count += 1\n",
    "\n",
    "    # Intermediate variables are those assigned but not inputs or outputs\n",
    "    intermediate_vars = [var for var in assigned_vars if var not in input_vars and var not in output_vars]\n",
    "\n",
    "    module_heading = f\"module {file_name}({','.join(input_vars + output_vars)});\"\n",
    "    input_line = f\"input {','.join(input_vars)};\"\n",
    "    output_line = f\"output {','.join(output_vars)};\"\n",
    "    wire_line = f\"wire {','.join(intermediate_vars)};\"\n",
    "    termination_line = \"endmodule\"\n",
    "    main_module=\"\\n\".join([module_heading,\"\",input_line,output_line,wire_line,\"\"]+opr_lines+[\"\",termination_line])\n",
    "    \n",
    "    if \"DFF\" in gate_types:\n",
    "        main_module = \"\\n\".join(dff_module + [\"\\n\", main_module])\n",
    "\n",
    "    des_file = os.path.join(des_path,file_name+\".v\")\n",
    "    with open(des_file, 'w') as file:\n",
    "        file.write(main_module)\n",
    "        print(file_name+\" verilog file created\")\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "import os,re\n",
    "directory = \"/Users/mahmudulhasan/Documents/BUET_SAT_SIMULATOR/verilog_ckt/queue\"\n",
    "des_path = \"/Users/mahmudulhasan/Documents/BUET_SAT_SIMULATOR/verilog_ckt/obfuscated\"\n",
    "for dirpath, _, filenames in os.walk(directory):\n",
    "    for filename in filenames:\n",
    "        if \".bench\" in filename: \n",
    "            file_path = os.path.join(dirpath,filename)\n",
    "            filename = filename.split(\".\")[0]\n",
    "            bench2verilog(file_path,filename,des_path)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "#ttlock/cac injector\n",
    "import random\n",
    "ckt_name = \"c1355\"\n",
    "bit_no = \"8\"\n",
    "org_file = f\"D:\\\\Personal\\\\New folder\\\\BUET_SAT_SIMULATOR\\\\bench_ckt\\\\{ckt_name}.bench\"\n",
    "lock_file = f\"D:\\\\Personal\\\\New folder\\\\BUET_SAT_SIMULATOR\\\\obfuscated\\\\cac{bit_no}.bench\"\n",
    "file_name = f\"D:\\\\Personal\\\\New folder\\\\BUET_SAT_SIMULATOR\\\\8bit\\\\{ckt_name}_cac_8k.bench\"\n",
    "\n",
    "def bench2list(org_file, add_out=True):\n",
    "    with open(org_file, 'r') as file:\n",
    "            lines = file.readlines()\n",
    "        \n",
    "    output_vars=[]\n",
    "    input_vars=[]\n",
    "    io_lines = []\n",
    "    gate_lines = []\n",
    "    wires = []\n",
    "    input_pattern = re.compile(r'^INPUT\\((\\w+)\\)')\n",
    "    output_pattern = re.compile(r'^OUTPUT\\((\\w+)\\)')\n",
    "    \n",
    "    for line in lines:\n",
    "        line = line.strip()\n",
    "        \n",
    "        if \"=\" in line:\n",
    "            gate_lines.append(line)\n",
    "            gate_match = re.findall(r'\\b\\w+\\b', line)\n",
    "            var_name = gate_match[0].strip()\n",
    "            wires.append(var_name)\n",
    "\n",
    "        elif len(line)>3:\n",
    "            if line.startswith(\"INPUT\"):\n",
    "                match = input_pattern.match(line)\n",
    "                if match:\n",
    "                    input_vars.append(match.group(1))\n",
    "                    io_lines.append(line)\n",
    "            elif line.startswith(\"OUTPUT\"):\n",
    "                match = output_pattern.match(line)\n",
    "                if match:\n",
    "                    if add_out:\n",
    "                        io_lines.append(line)\n",
    "                    output_vars.append(match.group(1))\n",
    "                    \n",
    "    \n",
    "    return gate_lines,io_lines,input_vars,output_vars,wires\n",
    "\n",
    "org_gates, org_io, org_inputs, org_outputs, org_wires = bench2list(org_file)\n",
    "lock_gates, lock_io, lock_inputs, lock_outputs, lock_wires = bench2list(lock_file, False)\n",
    "\n",
    "bench = org_io\n",
    "for i in range(32):\n",
    "    bench.append(f\"INPUT(keyinput{i})\")\n",
    "\n",
    "gate_index = org_wires.index(org_outputs[-1])\n",
    "org_gates[gate_index] = org_gates[gate_index].replace(org_outputs[-1],org_outputs[-1]+\"_enc\")\n",
    "lock_gates[-1] = lock_gates[-1].replace(lock_outputs[0],org_outputs[-1])\n",
    "lock_gates[-3] = lock_gates[-3].replace(\"OPO\",org_outputs[-1]+\"_enc\")\n",
    "\n",
    "wirex=[]\n",
    "for i in range(len(lock_gates)):\n",
    "    if \"in_\" in lock_gates[i]:\n",
    "        gate_match = re.findall(r'\\b\\w+\\b', lock_gates[i])\n",
    "        for inp in gate_match[2:]:\n",
    "            if \"in_\" in inp:\n",
    "                inp_index = int(inp.split(\"_\")[-1].strip())\n",
    "                lock_gates[i] = lock_gates[i].replace(inp,org_inputs[inp_index])\n",
    "    \n",
    "\n",
    "bench += org_gates+lock_gates\n",
    "with open(file_name, 'w') as file:\n",
    "    file.write(\"\\n\".join(bench))\n",
    "    print(file_name+\" bench file created\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 12,
   "metadata": {},
   "outputs": [],
   "source": [
    "import re \n",
    "\n",
    "org_file= \"/Users/mahmudulhasan/Documents/BUET_SAT_SIMULATOR/bench_ckt/C6288.bench\"\n",
    "with open(org_file, 'r') as file:\n",
    "    lines = file.readlines()\n",
    "\n",
    "input_pattern = re.compile(r'^INPUT\\((\\w+)\\)')\n",
    "output_pattern = re.compile(r'^OUTPUT\\((\\w+)\\)')\n",
    "assign_pattern = re.compile(r'^(\\w+)\\s*=\\s*(NAND|NOR|AND|OR|XOR|XNOR|NOT|DFF|BUF)\\((.*)\\)')\n",
    "\n",
    "new_bench=[]\n",
    "\n",
    "for line in lines:\n",
    "    line = line.strip()\n",
    "    if line.startswith(\"INPUT\"):\n",
    "        match = input_pattern.match(line)\n",
    "        if match:\n",
    "            new_bench.append(f\"INPUT(G{match.group(1)}gat)\")\n",
    "    elif line.startswith(\"OUTPUT\"):\n",
    "        match = output_pattern.match(line)\n",
    "        if match:\n",
    "            new_bench.append(f\"OUTPUT(G{match.group(1)}gat)\")\n",
    "    elif \"=\" in line:\n",
    "            gate_match = re.findall(r'\\b\\w+\\b', line)\n",
    "            var_name = gate_match[0].strip()\n",
    "            gate_name = gate_match[1].strip()\n",
    "            inps = []\n",
    "            for gate in gate_match[2:]: inps.append(f\"G{gate}gat\")\n",
    "            inps = \", \".join(inps)\n",
    "            new_bench.append(f\"G{var_name}gat = {gate_name}({inps})\")\n",
    "    else: new_bench.append(line)\n",
    "\n",
    "org_file = org_file.replace(\".bench\",\"_new.bench\")\n",
    "with open(org_file, 'w') as file:\n",
    "    file.write(\"\\n\".join(new_bench))\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "import algo_methods"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "org_ckt_ls = \"/home/mahmudul-hasan/Research/BUET_SAT_SIMULATOR/c432/c432.bench\"\n",
    "key_str = \"10011000111110101001100011111010\""
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "obs_ckt_ls = \"/Users/mahmudulhasan/Downloads/BUET_SAT_SIMULATOR/c432/c432_sarlock_32k.bench\"\n",
    "algo_methods.sarlock(org_ckt_ls,obs_ckt_ls,key_str)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "obs_ckt_ls = \"/Users/mahmudulhasan/Downloads/BUET_SAT_SIMULATOR/c6288/c6288_rll_32k.bench\"\n",
    "algo_methods.RLL(org_ckt_ls,obs_ckt_ls,key_str)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "obs_ckt_ls = \"src/c6288_antisat_32k.bench\"\n",
    "algo_methods.libar(org_ckt_ls,obs_ckt_ls,key_str,libar_percent=0.6)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "obs_ckt_ls = \"/Users/mahmudulhasan/Downloads/BUET_SAT_SIMULATOR/c432/c432_antisat_32k.bench\"\n",
    "algo_methods.anti_sat(org_ckt_ls,obs_ckt_ls,key_str)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "obs_ckt_ls = \"src/c6288_antisat_32k.bench\"\n",
    "algo_methods.asob(org_ckt_ls,obs_ckt_ls,key_str,no_rll_keybit=6)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [],
   "source": [
    "org_ckt_ls = \"/Users/mahmudulhasan/Documents/BUET_SAT_SIMULATOR/bench_ckt/c432.bench\"\n",
    "obs_ckt_ls = \"/Users/mahmudulhasan/Documents/BUET_SAT_SIMULATOR/obfuscated_ckt/k8/c432_libar_8k_unrolled.bench\""
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 27,
   "metadata": {},
   "outputs": [],
   "source": [
    "import algo_methods\n",
    "org_ckt_ls = \"/Users/mahmudulhasan/Documents/BUET_SAT_SIMULATOR/bench_ckt/c1355.bench\"\n",
    "obs_ckt_ls = \"/Users/mahmudulhasan/Documents/BUET_SAT_SIMULATOR/obfuscated_ckt/libars/c1355_libar_32k_unrolled.bench\""
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 25,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "\"Didn't Found Any Satisfiable Key; func_iteration= 10; func_exe_time= 0.08394598960876465; nonfunc_exe_time= 0\\n\""
      ]
     },
     "execution_count": 25,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "algo_methods.sat(org_ckt_ls,obs_ckt_ls)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 28,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "\"Didn't Found Any Satisfiable Key; func_iteration= 16; func_exe_time= 20.170973777770996; nonfunc_exe_time= 0\\n\""
      ]
     },
     "execution_count": 28,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "algo_methods.appsat(org_ckt_ls,obs_ckt_ls)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 22,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "\"Didn't Found Any Satisfiable Key; func_iteration= 16; func_exe_time= 0.27564573287963867; nonfunc_exe_time= 0\\n\""
      ]
     },
     "execution_count": 22,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "algo_methods.hamming_sweep(org_ckt_ls,obs_ckt_ls,max_iter=1000)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [],
   "source": [
    "import algo_methods\n",
    "import math\n",
    "key8 = \"10011001\"\n",
    "key16 = \"1110100011101000\"\n",
    "key32 = \"10011000111110101001100011111010\"\n",
    "\n",
    "key5 =  \"10011\"\n",
    "key10 = \"1110100010\"\n",
    "key15 = \"100110001111101\"\n",
    "key20 = \"00011011111100101001\"\n",
    "\n",
    "\n",
    "\n",
    "ckt = \"c1\"\n",
    "bit_no = 20\n",
    "key = key20\n",
    "abs_path = \"/home/mahmudul-hasan/Research\"\n",
    "\n",
    "\n",
    "src = f\"{abs_path}/BUET_SAT_SIMULATOR/bench_ckt/{ckt}.bench\"\n",
    "#rll= f\"{abs_path}/BUET_SAT_SIMULATOR/{bit_no}bit/{ckt}_rll_{bit_no}k.bench\"\n",
    "rll= f\"{abs_path}/BUET_SAT_SIMULATOR/rll_libar/{ckt}_rll_{bit_no}k.bench\"\n",
    "\n",
    "#algo_methods.RLL(src,rll,key)\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "keys=[\"1100011010101100\",\"001010101111000101011101\",\"10011000111110101010111101010101\"]#,\"111111111001010101000000000011111101010111110101\"]\n",
    "rll_c1908 = [\"0100101001111100\", \"000110110111000101011101\", \"00011101100100101010111101010101\"]\n",
    "#\"c432\" \"c1355\" \"c3540\" success\n",
    "ckt = \"c6288\"\n",
    "abs_path = \"/Users/mahmudulhasan/Documents\"\n",
    "src = f\"{abs_path}/BUET_SAT_SIMULATOR/bench_ckt/{ckt}.bench\"\n",
    "\n",
    "for key in keys: \n",
    "    bit_no = len(key)\n",
    "    rll= f\"{abs_path}/BUET_SAT_SIMULATOR/obfuscated_ckt/{ckt}_rll_{bit_no}k.bench\"\n",
    "    result = algo_methods.sat(src,rll)\n",
    "\n",
    "    if 'key= ' in result:\n",
    "        rkey = (result.split('key= ')[1].split(';')[0]).strip()\n",
    "    else: \n",
    "        rkey =\"\"\n",
    "    print(rkey)\n",
    "    print(key)\n",
    "    if key == rkey:\n",
    "        print(\"success\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "ckt = \"c1908\"\n",
    "\n",
    "ovlp_pins =[0] \n",
    "libar_prcnt=[2,5,10,15,25,50,75,100]\n",
    "keys = [\"10011\",\"1110100010\",\"100110001111101\",\"10011000111110101001\"]\n",
    "\n",
    "for key in keys:\n",
    "    bit_no = len(key) \n",
    "    rll= f\"{abs_path}/BUET_SAT_SIMULATOR/rll_libar/{ckt}_rll_{bit_no}k.bench\"\n",
    "    for ovlp_pin in ovlp_pins:\n",
    "        for prcnt in libar_prcnt:\n",
    "            libar_no = math.ceil(prcnt*int(bit_no)/100)\n",
    "            algo_methods.libar(rll,f\"{abs_path}/BUET_SAT_SIMULATOR/libars/{ckt}_{bit_no}k_9pinovlp_libar_{prcnt}.bench\",key,libar_no,True,ovlp_pin)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 73,
   "metadata": {},
   "outputs": [],
   "source": [
    "import os \n",
    "directory = os.path.join(abs_path,f\"BUET_SAT_SIMULATOR/libars\")\n",
    "for dirpath, _, filenames in os.walk(directory):\n",
    "    for filename in filenames:\n",
    "        if \"unrolled.bench\" not in filename: \n",
    "            file_path = os.path.abspath(os.path.join(dirpath, filename))\n",
    "            os.remove(file_path)\n",
    "        "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "241\n",
      "Data written to result.csv successfully!\n"
     ]
    }
   ],
   "source": [
    "#result.csv process file\n",
    "\n",
    "import csv,os\n",
    "\n",
    "\n",
    "# Function to process each line\n",
    "def process_line(line):\n",
    "    parts = line.split(' ', 1)  # Split into circuit name and the rest\n",
    "    circuit_name = parts[0]\n",
    "    new_parts = parts[1].split(':') # Split into attack method and the rest\n",
    "    attack = (new_parts[0].split(\" \")[0]).strip()\n",
    "    result_part = new_parts[1].strip()\n",
    "\n",
    "    # Initialize default values\n",
    "    result = \"Failed\"\n",
    "    iteration = \"-\"\n",
    "    time = \"-\"\n",
    "    key = \"-\"\n",
    "\n",
    "    #extract value from circuit name\n",
    "    c1_row = circuit_name.split(\"_\")\n",
    "    ckt = c1_row[0].strip()\n",
    "    lock_algo = c1_row[1].strip()\n",
    "    key_bit = c1_row[2].split(\".\")[0]\n",
    "    result_part = result_part.lower()\n",
    "    # Check if a key was found\n",
    "    if \"func_iteration\" in result_part:\n",
    "        #key = (result_part.split('key= ')[1].split(';')[0]).strip()\n",
    "        #key = \"\\'\"+key\n",
    "        #keys_dict = {5:\"10011\",10:\"1110100010\",15:\"100110001111101\",20:\"10011000111110101001\"}\n",
    "        #keys_dict = {16:\"1100011010101100\",24:\"001010101111000101011101\",32:\"10011000111110101010111101010101\",48:\"111111111001010101000000000011111101010111110101\"}\n",
    "        #if key == org_key:\n",
    "        iteration = result_part.split('func_iteration= ')[1].split(';')[0]\n",
    "        time = result_part.split('func_exe_time= ')[1].split(';')[0]\n",
    "        if \"key=\" in result_part:\n",
    "            key = (result_part.split('key= ')[1].split(';')[0]).strip()\n",
    "            key = \"\\'\"+key \n",
    "            result = \"Success\"\n",
    "        elif \"memory\" in result_part:\n",
    "            result = \"Memory Limit Crossed\"\n",
    "        elif \"time limit\" in result_part:\n",
    "            result = \"time limit crossed\"\n",
    "    else: \n",
    "        result = \"time limit crossed\"\n",
    "        iteration = 2001\n",
    "        time = 3*3600\n",
    "        \n",
    "        \n",
    "    \n",
    "    return [ckt, lock_algo, key_bit, attack, result, key, iteration, time]\n",
    "\n",
    "\n",
    "\n",
    "project_path = \"/Users/mahmudulhasan/Documents/BUET_SAT_SIMULATOR\"\n",
    "txt_file = os.path.join(project_path,\"src/raw_rslt_nlibar.txt\")\n",
    "csv_file = os.path.join(project_path,\"src/final_result.csv\")\n",
    "\n",
    "with open(txt_file, 'r') as file:\n",
    "    lines = file.readlines()\n",
    "# Process all lines\n",
    "processed_lines = [[\"ckt\",\"Lock Method\",\"key_bit\",\"Attack Method\",\"Key Found\",\"key\",\"Iteration\",\"Time (s)\"]]\n",
    "\n",
    "done_list = []\n",
    "for line in lines:\n",
    "    line = line.strip()\n",
    "    if len(line)>10:\n",
    "        row_line = process_line(line)\n",
    "        processed_lines.append(row_line)\n",
    "        done_list.append(\"\".join(row_line[:4]))\n",
    "\n",
    "\n",
    "#for final files only ============>>>>>>>>>>>>>>>>\n",
    "with open(csv_file, 'r') as infile:\n",
    "    reader = csv.reader(infile)\n",
    "    rows = [next(reader)]  # Read the header if the CSV has one\n",
    "    \n",
    "\n",
    "    for row in reader:\n",
    "        row_key = \"\".join(row[:4])\n",
    "        if row_key in done_list:\n",
    "            index = done_list.index(row_key)\n",
    "            rows.append(row[:4]+processed_lines[index][4:])\n",
    "        else: rows.append(row)\n",
    "\n",
    "    processed_lines = rows\n",
    "\n",
    "    print(len(processed_lines))\n",
    "#<<<<<<<<<<<<<<=====================================\n",
    "\n",
    "\n",
    "# Write or append to the result.csv file\n",
    "with open(csv_file, mode='w', newline='') as file:\n",
    "    writer = csv.writer(file)\n",
    "    for row in processed_lines:\n",
    "        writer.writerow(row)\n",
    "\n",
    "print(\"Data written to result.csv successfully!\")\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [],
   "source": [
    "#final result duplicate remover\n",
    "src_file = \"/Users/mahmudulhasan/Documents/BUET_SAT_SIMULATOR/src/final_result.txt\"\n",
    "with open(src_file,\"r\") as file:\n",
    "    lines = file.readlines()\n",
    "\n",
    "lines = set(lines)\n",
    "\n",
    "with open(src_file,\"w\") as file:\n",
    "    file.writelines(lines)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [],
   "source": [
    "import csv,os\n",
    "avg_dict = {\n",
    "    'c432': {\n",
    "        'libar': {'8k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}, '16k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}, '24k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}, '32k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}},\n",
    "        'cac+libar': {'8k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}, '16k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}, '24k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}, '32k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}},\n",
    "        'antisat+libar': {'8k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}, '16k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}, '24k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}, '32k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}},\n",
    "        'sarlock+libar': {'8k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}, '16k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}, '24k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}, '32k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}},\n",
    "        'sarlock': {'8k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}, '16k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}, '24k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}, '32k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}},\n",
    "        'cac': {'8k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}, '16k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}, '24k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}, '32k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}},\n",
    "        'antisat': {'8k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}, '16k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}, '24k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}, '32k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}},\n",
    "        'rll': {'8k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}, '16k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}, '24k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}, '32k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}}\n",
    "    },\n",
    "    'c1355': {\n",
    "        'libar': {'8k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}, '16k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}, '24k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}, '32k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}},\n",
    "        'cac+libar': {'8k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}, '16k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}, '24k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}, '32k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}},\n",
    "        'antisat+libar': {'8k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}, '16k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}, '24k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}, '32k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}},\n",
    "        'sarlock+libar': {'8k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}, '16k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}, '24k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}, '32k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}},\n",
    "        'sarlock': {'8k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}, '16k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}, '24k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}, '32k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}},\n",
    "        'cac': {'8k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}, '16k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}, '24k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}, '32k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}},\n",
    "        'antisat': {'8k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}, '16k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}, '24k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}, '32k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}},\n",
    "        'rll': {'8k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}, '16k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}, '24k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}, '32k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}}\n",
    "    },\n",
    "    'c1908': {\n",
    "        'libar': {'8k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}, '16k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}, '24k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}, '32k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}},\n",
    "        'cac+libar': {'8k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}, '16k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}, '24k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}, '32k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}},\n",
    "        'antisat+libar': {'8k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}, '16k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}, '24k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}, '32k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}},\n",
    "        'sarlock+libar': {'8k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}, '16k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}, '24k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}, '32k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}},\n",
    "        'sarlock': {'8k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}, '16k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}, '24k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}, '32k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}},\n",
    "        'cac': {'8k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}, '16k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}, '24k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}, '32k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}},\n",
    "        'antisat': {'8k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}, '16k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}, '24k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}, '32k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}},\n",
    "        'rll': {'8k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}, '16k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}, '24k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}, '32k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}}\n",
    "    },\n",
    "    'c3540': {\n",
    "        'libar': {'8k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}, '16k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}, '24k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}, '32k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}},\n",
    "        'cac+libar': {'8k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}, '16k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}, '24k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}, '32k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}},\n",
    "        'antisat+libar': {'8k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}, '16k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}, '24k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}, '32k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}},\n",
    "        'sarlock+libar': {'8k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}, '16k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}, '24k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}, '32k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}},\n",
    "        'sarlock': {'8k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}, '16k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}, '24k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}, '32k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}},\n",
    "        'cac': {'8k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}, '16k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}, '24k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}, '32k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}},\n",
    "        'antisat': {'8k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}, '16k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}, '24k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}, '32k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}},\n",
    "        'rll': {'8k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}, '16k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}, '24k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}, '32k': {'time': 0, 'iter': 0, 'pass': 0, 'count': 0}}\n",
    "    }\n",
    "}\n",
    "\n",
    "\n",
    "project_path = \"/Users/mahmudulhasan/Documents/BUET_SAT_SIMULATOR\"\n",
    "in_csv = os.path.join(project_path,\"src/result_hlibar.csv\")\n",
    "out_csv = os.path.join(project_path,\"src/hlibar_avg.csv\")\n",
    "\n",
    "# Step 1: Read the CSV file\n",
    "with open(in_csv, 'r') as infile:\n",
    "    reader = csv.reader(infile)\n",
    "    header = next(reader)  # Read the header if the CSV has one\n",
    "    \n",
    "    # Store the rows for modification\n",
    "    rows = [['ckt','bit_no','defence','avg_time','avg_iteration','success_rate']]\n",
    "    for row in reader:\n",
    "        avg_dict[row[0]][row[1]][row[2]]['count'] += 1\n",
    "        if row[7] != '-':\n",
    "            avg_dict[row[0]][row[1]][row[2]]['time'] += float(row[7])\n",
    "            avg_dict[row[0]][row[1]][row[2]]['iter'] += float(row[6])\n",
    "            if row[4] == \"Success\":  avg_dict[row[0]][row[1]][row[2]]['pass'] += 1\n",
    "    \n",
    "    for ckt in avg_dict.keys():\n",
    "        for defence in avg_dict[ckt].keys():\n",
    "            for bit_no in avg_dict[ckt][defence].keys():\n",
    "                if avg_dict[ckt][defence][bit_no][\"count\"]>0:\n",
    "                    avg_time = avg_dict[ckt][defence][bit_no][\"time\"]/avg_dict[ckt][defence][bit_no][\"count\"]\n",
    "                    avg_iteration = avg_dict[ckt][defence][bit_no][\"iter\"]/avg_dict[ckt][defence][bit_no][\"count\"]\n",
    "                    success_rate = avg_dict[ckt][defence][bit_no][\"pass\"]/avg_dict[ckt][defence][bit_no][\"count\"]\n",
    "\n",
    "                    rows.append([ckt,bit_no,defence,avg_time,avg_iteration,success_rate])\n",
    "\n",
    "\n",
    "# Step 2: Write the modified data to a new CSV file\n",
    "with open(out_csv, 'w', newline='') as outfile:\n",
    "    writer = csv.writer(outfile)\n",
    "    \n",
    "    \n",
    "    # Write the modified rows\n",
    "    writer.writerows(rows)\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "48\n",
      "48\n",
      "0\n"
     ]
    }
   ],
   "source": [
    "from pathlib import Path\n",
    "import re\n",
    "from pathlib import Path\n",
    "\n",
    "\n",
    "# Define the folder path\n",
    "folder_path = Path(\"/Users/mahmudulhasan/Documents/BUET_SAT_SIMULATOR/hlibar\")\n",
    "txt_path = Path(\"/Users/mahmudulhasan/Documents/BUET_SAT_SIMULATOR/src/raw_rslt6.txt\")\n",
    "\n",
    "\n",
    "def get_executed_list(file_path):\n",
    "    pattern = r'\\b\\w+[\\w+]*\\.bench\\b'\n",
    "    file_names = set()\n",
    "    with open(file_path, 'r') as file:\n",
    "        for line in file:\n",
    "            matches = re.findall(pattern, line)\n",
    "            if matches:\n",
    "                file_names.update(matches)\n",
    "\n",
    "    return list(file_names)\n",
    "\n",
    "\n",
    "done_list = get_executed_list(txt_path)\n",
    "print(len(done_list))\n",
    "queue_list = []\n",
    "file_paths = [file for file in folder_path.rglob('*') if file.is_file()]\n",
    "print(len(file_paths))\n",
    "# Print the file name and absolute path\n",
    "for file in file_paths:\n",
    "    if file.name not in done_list:\n",
    "        #print(f\"File Name: {file.name}, Absolute Path: {file.resolve()}\")\n",
    "        queue_list.append(file.name)\n",
    "queue_list = list(set(queue_list))\n",
    "print(len(queue_list))\n",
    "with open(\"/Users/mahmudulhasan/Documents/BUET_SAT_SIMULATOR/src/queue.txt\", 'w') as file:\n",
    "        file.write(\",\".join(queue_list))\n"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.9.6"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
