$date
	Fri Aug 26 19:26:03 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module fork_tb $end
$var wire 1 ! a_fire $end
$var wire 1 " c_valid $end
$var wire 4 # c_data [3:0] $end
$var wire 1 $ b_valid $end
$var wire 4 % b_data [3:0] $end
$var wire 1 & a_ready $end
$var wire 4 ' a_data [3:0] $end
$var parameter 32 ( DATA_BW $end
$var reg 1 ) a_valid $end
$var reg 1 * b_ready $end
$var reg 1 + c_ready $end
$var reg 1 , clk $end
$var reg 4 - cnt_in [3:0] $end
$var reg 1 . rst_n $end
$scope module stream_fork $end
$var wire 4 / a_data [3:0] $end
$var wire 1 0 a_fire $end
$var wire 1 & a_ready $end
$var wire 1 ) a_valid $end
$var wire 4 1 b_data [3:0] $end
$var wire 1 2 b_fire $end
$var wire 1 * b_ready $end
$var wire 1 $ b_valid $end
$var wire 4 3 c_data [3:0] $end
$var wire 1 4 c_fire $end
$var wire 1 + c_ready $end
$var wire 1 " c_valid $end
$var wire 1 , clk $end
$var wire 1 . rst_n $end
$var parameter 32 5 DATA_BW $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100 5
b100 (
$end
#0
$dumpvars
x4
bx 3
x2
bx 1
x0
bx /
0.
bx -
0,
x+
x*
x)
bx '
x&
bx %
x$
bx #
x"
x!
$end
#5
02
04
00
0$
0"
0!
1&
b0 %
b0 1
b0 #
b0 3
b0 '
b0 -
b0 /
0)
1+
1*
1,
#10
0,
#15
1,
#20
0,
#25
1,
#30
0,
#35
1,
#40
0,
#45
1,
#50
0,
#55
1,
#60
0,
#65
1,
#70
0,
#75
1,
#80
0,
#85
1,
#90
0,
#95
1,
#100
0,
1.
