// Seed: 3062076068
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = 1 ? 1 : 1'b0;
  module_3(
      id_1, id_2, id_2
  );
endmodule
module module_1;
  int id_1 = id_1, id_2;
  module_0(
      id_2, id_1, id_1
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  always
    if (1'b0)
      if (1);
      else;
  module_0(
      id_3, id_2, id_2
  );
endmodule
module module_3 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4, id_5;
  wire id_6, id_7;
endmodule
