*lvsRulesFile: /research/ece/lnis-teaching/Designkits/tsmc180nm/tsmc18rf_1.8v_3.3v/Calibre/lvs/MAIN_DECK/CALIBRE_FLOW/LVS_RC_Calibre_018um_GPIIA_1P6M_v1.4h
*lvsRunDir: $PWD/calibre/lvs
*lvsLayoutPaths: inv.calibre.db
*lvsLayoutPrimary: inv
*lvsLayoutLibrary: vlsi_labs
*lvsLayoutView: layout
*lvsLayoutGetFromViewer: 1
*lvsSourcePath: inv.src.net
*lvsSourcePrimary: inv
*lvsSourceLibrary: vlsi_labs
*lvsSourceView: schematic
*lvsSourceGetFromViewer: 1
*lvsSpiceFile: inv.sp
*lvsPowerNames: vdd vdd! vcc vcc! VCC VCC! VDD VDD!
*lvsGroundNames: gnd gnd! vss vss! GND GND! VSS VSS!
*lvsERCDatabase: inv.erc.results
*lvsERCSummaryFile: inv.erc.summary
*lvsIncludeCmdsType: SVRF
*lvsSVRFCmds: {SOURCE CASE YES} {LAYOUT CASE YES} {}
*lvsReportFile: inv.lvs.report
*cmnWarnLayoutOverwrite: 0
*cmnWarnSourceOverwrite: 0
*cmnShowOptions: 1
*cmnSlaveHosts: {use {}} {hostName {}} {cpuCount {}} {a32a64 {}} {rsh {}} {maxMem {}} {workingDir {}} {layerDir {}} {mgcLibPath {}} {launchName {}}
*cmnLSFSlaveTbl: {use 1} {totalCpus 1} {minCpus 1} {architecture {{}}} {minMemory {{}}} {resourceOptions {{}}} {submitOptions {{}}}
*cmnGridSlaveTbl: {use 1} {totalCpus 1} {minCpus 1} {architecture {{}}} {minMemory {{}}} {resourceOptions {{}}} {submitOptions {{}}}
*cmnFDILayoutLibrary: vlsi_labs
*cmnFDILayoutView: layout
*cmnFDIDEFLayoutPath: inv.def
