# RTL-Design-and-Synthesis-using-sky130

## Table Of Contents
## Table of Contents

- [Day 1](#day-1)
  - [Introduction to open-source simulator iverilog](#introduction-to-open-source-simulator-iverilog)
  - [Labs using iverilog and gtkwave](#labs-using-iverilog-and-gtkwave)
  - [Introduction to Yosys and Logic synthesis](#introduction-to-yosys-and-logic-synthesis)
  - [Labs using Yosys and Sky130 PDKs](#labs-using-yosys-and-sky130-pdks)

- [Day 2](#day-2)
  - [Introduction to timing .libs](#introduction-to-timing-libs)
  - [Hierarchical vs Flat Synthesis](#hierarchical-vs-flat-synthesis)
  - [Various Flop Coding Styles and optimization](#various-flop-coding-styles-and-optimization)

- [Day 3](#day-3)
  - [Introduction to optimizations](#introduction-to-optimizations)
  - [Combinational logic optimizations](#combinational-logic-optimizations)
  - [Sequential logic optimizations](#sequential-logic-optimizations)
  - [Sequential optimizations for unused outputs](#sequential-optimizations-for-unused-outputs)

- [Day 4](#day-4)
  - [GLS, Synthesis-Simulation mismatch and Blocking/Non-blocking statements](#gls-synthesis-simulation-mismatch-and-blockingnon-blocking-statements)
  - [Labs on GLS and Synthesis-Simulation Mismatch](#labs-on-gls-and-synthesis-simulation-mismatch)
  - [Labs on synth-sim mismatch for blocking statements](#labs-on-synth-sim-mismatch-for-blocking-statements)

- [Day 5](#day-5)
  - [If Case constructs](#if-case-constructs)
  - [Labs on "Incomplete If Case"](#labs-on-incomplete-if-case)
  - [Labs on "Incomplete overlapping Case"](#labs-on-incomplete-overlapping-case)
  - [for loop and for generate](#for-loop-and-for-generate)
  - [Labs on "for loop" and "for generate"](#labs-on-for-loop-and-for-generate)
---
## Day 1
## Topic : Introduction to Verilog, Simulation, and Synthesis
## Tools Introduced : Icarus , GTKWave , Yosys

##Installation Commands (macOS – using Homebrew)

```bash
brew install iverilog
brew install gtkwave
brew install yosys
```

### Introduction to open-source simulator iverilog

- Simulator: Tool to check our RTL Design(Implementation of a spec).
- Open-source Verilog simulation and compilation tool.
- Used to compile Verilog design files and generate simulation results.
- TestBench: Setup to apply stimulus to the design to check its functionality.
- GTKWave: Tool to view waveform output for the given inputs( to verify functionality).
- VCD file: Value Change Dump file/format.
- Simulator looks for the changes in the input and then dumps the changes to the output.

![Icarus Verilog Simulation Flow](images/simulation-flow.png)


### Labs using iverilog and gtkwave

- Environment Setup:

- Create a directory named VLSI.
  
```bash
git clone https://github.com/kunalg123/sky130RTLDesignAndSynthesisWorkshop
```

VSD Workflow 

```bash

VLSI
.
├── sky130RTLDesignAndSynthesisWorkshop
   ├── DC_WORKSHOP
   │   ├── lib
   │   ├── README.md
   │   └── verilog_files
   ├── lib (library files)
   │   └── sky130_fd_sc_hd__tt_025C_1v80.lib (std cell library)
   ├── my_lib
   │   └── verilog_model (std cell verilog models)
   ├── README.md
   ├── verilog_files (lab experiments , testbench files)
   │   ├── good_mux.v
   │   ├── good_counter.v
   │   ├── bad_counter.v
   │   ├── tb_good_mux.v
   │   ├── tb_good_mux.vcd
   │           .
   │           .
   │           .
   └── yosys_run.sh
```

- Waveform viewer for displaying signal changes over time from simulation output.
- Used to analyze `.vcd` (Value Change Dump) files generated by simulations.

 ## Loading design to iverilog:
 Eg : good_mux.v tb_good_mux.v
Step 1: 
```bash
iverilog design name.v testbench-associated.v
eg: iverilog good_mux.v tb_good_mux.v
```
- A file will be generated:

```bash
a.out
```
Step 2 : Execute a.out
```bash
./a.out
```
- A Vcd file will be generated. For this example:
```bash
tb_good_mux.vcd will be generated
```
Step 3: Load it to simulator

```bash
gtkwave tb_good_mux.vcd
```
- View the waveform to check then input and output of the design.

## File structure/content lookup:
```bash
gvim/vim (filename.v)
gvim/vim good_mux.v
gvim/vim tb_good_mux.v
```

### Introduction to Yosys and Logic synthesis

- Open-source framework for Verilog synthesis.
- Converts RTL designs into gate-level netlists.

Working:

```bash
read_verilog : read design
read_liberty : read library
write_verilog : write out netlist
```
![Yosys Setup](images/yosys-setup.png)
### Labs using Yosys and Sky130 PDKs



---
## Day 2
## Topics : Timing libs, Hierarchical vs Flat Synthesis and Efficient Flop Coding Styles

### Introduction to timing .libs

### Hierarchical vs Flat Synthesis

### Various Flop Coding Styles and optimization

---

## Day 3

### Introduction to optimizations

### Combinational logic optimizations

### Sequential logic optimizations

### Sequential optimizations for unused outputs

---

## Day 4

### GLS, Synthesis-Simulation mismatch and Blocking/Non-blocking statements

### Labs on GLS and Synthesis-Simulation Mismatch

### Labs on synth-sim mismatch for blocking statements

---

## Day 5

### If Case constructs

### Labs on "Incomplete If Case"

### Labs on "Incomplete overlapping Case"

### for loop and for generate

### Labs on "for loop" and "for generate"




