Results of NGD DRC are available in top_drc.log.
Loading NGL library 'C:/lSCC/diamond/3.7_x64/ispfpga/mg5a00/data/mg5alib.ngl'...
Loading NGL library 'C:/lSCC/diamond/3.7_x64/ispfpga/ep5a00/data/ep5alib.ngl'...
Loading NGL library 'C:/lSCC/diamond/3.7_x64/ispfpga/ep5g00/data/ep5glib.ngl'...
Loading NGL library 'C:/lSCC/diamond/3.7_x64/ispfpga/or5g00/data/orc5glib.ngl'...
WARNING - synthesis: Port 'CLKOK' has no signal connected to it. Property 'FREQUENCY_PIN_CLKOK' is ignored for instance 'PLLInst_0'.


Running DRC...

WARNING - synthesis: logical net 'xy_sync' has no load.
WARNING - synthesis: input pad net 'xy_sync' has no legal load.
WARNING - synthesis: logical net 'xy_clk' has no load.
WARNING - synthesis: input pad net 'xy_clk' has no legal load.
WARNING - synthesis: logical net 'xy_x' has no load.
WARNING - synthesis: input pad net 'xy_x' has no legal load.
WARNING - synthesis: logical net 'xy_y' has no load.
WARNING - synthesis: input pad net 'xy_y' has no legal load.
WARNING - synthesis: logical net 'yiadc_mdat' has no load.
WARNING - synthesis: input pad net 'yiadc_mdat' has no legal load.
WARNING - synthesis: logical net 'xpadc_sdo1' has no load.
WARNING - synthesis: input pad net 'xpadc_sdo1' has no legal load.
WARNING - synthesis: logical net 'xpadc_rvs' has no load.
WARNING - synthesis: input pad net 'xpadc_rvs' has no legal load.
WARNING - synthesis: logical net 'xdac_sdo' has no load.
WARNING - synthesis: input pad net 'xdac_sdo' has no legal load.
WARNING - synthesis: logical net 'ydac_sdo' has no load.
WARNING - synthesis: input pad net 'ydac_sdo' has no legal load.
WARNING - synthesis: logical net 'temp_data' has no load.
WARNING - synthesis: input pad net 'temp_data' has no legal load.
WARNING - synthesis: logical net 'uart_rx2' has no load.
WARNING - synthesis: input pad net 'uart_rx2' has no legal load.
WARNING - synthesis: logical net 'uart_u1/u1/bdcnt_bctr_cia/S0' has no load.
WARNING - synthesis: logical net 'uart_u1/u1/bdcnt_bctr_cia/S1' has no load.
WARNING - synthesis: logical net 'uart_u1/u1/e_cmp_ci_a/S0' has no load.
WARNING - synthesis: logical net 'uart_u1/u1/e_cmp_ci_a/S1' has no load.
WARNING - synthesis: logical net 'uart_u1/u1/a0/C1' has no load.
WARNING - synthesis: logical net 'uart_u1/u1/a0/S1' has no load.
WARNING - synthesis: logical net 'uart_u1/u1/g_cmp_ci_a/S0' has no load.
WARNING - synthesis: logical net 'uart_u1/u1/g_cmp_ci_a/S1' has no load.
WARNING - synthesis: logical net 'uart_u1/u1/a1/C1' has no load.
WARNING - synthesis: logical net 'uart_u1/u1/a1/S1' has no load.
WARNING - synthesis: logical net 'uart_u1/u1/w_ctr_cia/S0' has no load.
WARNING - synthesis: logical net 'uart_u1/u1/w_ctr_cia/S1' has no load.
WARNING - synthesis: logical net 'uart_u1/u1/r_ctr_cia/S0' has no load.
WARNING - synthesis: logical net 'uart_u1/u1/r_ctr_cia/S1' has no load.
WARNING - synthesis: DRC complete with 36 warnings.

Design Results:
   2157 blocks expanded
completed the first expansion
All blocks are expanded and NGD expansion is successful.
Writing NGD file fpga_implementation.ngd.
