EESchema Schematic File Version 4
LIBS:Standalone Board-cache
EELAYER 30 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 7
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 8000 600  2050 5750
U 5DF06080
F0 "som" 50
F1 "som_interface.sch" 50
F2 "VCC_IN" I L 8000 700 50 
F3 "VCC5V0_SYS" O L 8000 800 50 
F4 "VCC3V0_SYS" O L 8000 900 50 
F5 "VCC_1V8" O L 8000 1000 50 
F6 "VCC3V3_S3" O L 8000 1100 50 
F7 "I2C1_SCL" O L 8000 1300 50 
F8 "I2C1_SDA" B L 8000 1400 50 
F9 "I2C2_SCL" O L 8000 1500 50 
F10 "I2C2_SDA" B L 8000 1600 50 
F11 "I2C7_SCL_HDMI" O L 8000 1700 50 
F12 "I2C7_SDA_HDMI" B L 8000 1800 50 
F13 "I2S0_SCLK" O L 8000 2000 50 
F14 "I2S0_LRCK_RX" O L 8000 2100 50 
F15 "I2S0_LRCK_TX" O L 8000 2200 50 
F16 "I2S0_SDI0" I L 8000 2300 50 
F17 "I2S0_SDI1SDO3" B L 8000 2400 50 
F18 "I2S0_SDI2SDO2" B L 8000 2500 50 
F19 "I2S0_SDI3SDO1" B L 8000 2600 50 
F20 "I2S0_SDO0" O L 8000 2700 50 
F21 "PCIE_REF_CLK_N" O L 8000 3500 50 
F22 "PCIE_REF_CLK_P" O L 8000 3600 50 
F23 "PCIE_TX0_P" O L 8000 3800 50 
F24 "PCIE_TX0_N" O L 8000 3700 50 
F25 "PCIE_TX1_P" O L 8000 4000 50 
F26 "PCIE_TX1_N" O L 8000 3900 50 
F27 "PCIE_TX2_P" O L 8000 4200 50 
F28 "PCIE_TX2_N" O L 8000 4100 50 
F29 "PCIE_RX2_P" I L 8000 5000 50 
F30 "PCIE_RX2_N" I L 8000 4900 50 
F31 "PCIE_TX3_P" O L 8000 4400 50 
F32 "PCIE_TX3_N" O L 8000 4300 50 
F33 "PCIE_RX3_P" I L 8000 5200 50 
F34 "PCIE_RX3_N" I L 8000 5100 50 
F35 "MIPI_TX0_D0_P" O R 10050 4300 50 
F36 "MIPI_TX0_D0_N" O R 10050 4200 50 
F37 "MIPI_TX0_D1_P" O R 10050 4500 50 
F38 "MIPI_TX0_D1_N" O R 10050 4400 50 
F39 "PCIE_RX0_P" I L 8000 4600 50 
F40 "PCIE_RX0_N" I L 8000 4500 50 
F41 "PCIE_RX1_P" I L 8000 4800 50 
F42 "PCIE_RX1_N" I L 8000 4700 50 
F43 "MIPI_TX0_CLK_P" O R 10050 4100 50 
F44 "MIPI_TX0_CLK_N" O R 10050 4000 50 
F45 "MIPI_TX0_D2_P" O R 10050 4700 50 
F46 "MIPI_TX0_D2_N" O R 10050 4600 50 
F47 "MIPI_TX0_D3_P" O R 10050 4900 50 
F48 "MIPI_TX0_D3_N" O R 10050 4800 50 
F49 "USB_HOST1_D_P" B R 10050 3600 50 
F50 "USB_HOST1_D_N" B R 10050 3500 50 
F51 "USB_HOST0_D_P" B R 10050 3350 50 
F52 "USB_HOST0_D_N" B R 10050 3250 50 
F53 "I2S_CLK" O L 8000 2800 50 
F54 "I2S1_SCLK" O L 8000 2900 50 
F55 "I2S1_LRCK_TX" O L 8000 3000 50 
F56 "I2S1_SDIO" I L 8000 3100 50 
F57 "I2S1_SDIO0" O L 8000 3200 50 
F58 "MIPI_CSI0_RST" O R 10050 3900 50 
F59 "MIPI_CSI0_PWN" O R 10050 3800 50 
F60 "MIPI_CSI1_RST" O R 10050 5200 50 
F61 "MIPI_CSI1_PWN" O R 10050 5100 50 
F62 "VCC1V8_CAM" O R 10050 1600 50 
F63 "GPIO2_B3_CIF_CLKOUTA" O R 10050 1700 50 
F64 "PWR_KEY" I R 10050 1800 50 
F65 "VDC_ONOFF" I R 10050 1900 50 
F66 "RTC_BATT_IN" I R 10050 2000 50 
F67 "RECOVERY" I R 10050 2100 50 
F68 "RESET_IN_H" I R 10050 2200 50 
F69 "HP_DET_H" I R 10050 2300 50 
F70 "GPIO4_D5_LCD_BL_EN" O R 10050 2400 50 
F71 "GPIO4_D6_LCD_RST_H" O R 10050 2500 50 
F72 "PWM0_BL" O R 10050 2600 50 
F73 "GPIO4_C6_PWM1" O R 10050 2700 50 
F74 "MIPI_TX1_RX1_D0_N" B R 10050 5300 50 
F75 "MIPI_TX1_RX1_D0_P" B R 10050 5400 50 
F76 "MIPI_TX1_RX1_D1_N" B R 10050 5500 50 
F77 "MIPI_TX1_RX1_D1_P" B R 10050 5600 50 
F78 "MIPI_TX1_RX1_CLK_N" B R 10050 5700 50 
F79 "MIPI_TX1_RX1_CLK_P" B R 10050 5800 50 
F80 "MIPI_TX1_RX1_D2_N" B R 10050 5900 50 
F81 "MIPI_TX1_RX1_D2_P" B R 10050 6000 50 
F82 "MIPI_TX1_RX1_D3_N" B R 10050 6100 50 
F83 "MIPI_TX1_RX1_D3_P" B R 10050 6200 50 
F84 "TYPE-C1_D_P" B L 8000 5500 50 
F85 "TYPE-C1_D_N" B L 8000 5400 50 
F86 "TYPE-C1_TX1_P" B L 8000 5700 50 
F87 "TYPE-C1_TX1_N" B L 8000 5600 50 
F88 "TYPE-C1_RX1_P" B L 8000 5900 50 
F89 "TYPE-C1_RX1_N" B L 8000 5800 50 
F90 "TYPE-C1_TX2_P" B L 8000 6100 50 
F91 "TYPE-C1_TX2_N" B L 8000 6000 50 
F92 "TYPE-C1_RX2_P" B L 8000 6300 50 
F93 "TYPE-C1_RX2_N" B L 8000 6200 50 
F94 "TYPE-C1_SBU1_DC" O R 10050 2800 50 
F95 "TYPE-C1_SBU2_DC" O R 10050 2900 50 
F96 "TYPE-C1_U2VBUSDET" I R 10050 3000 50 
$EndSheet
$Sheet
S 1500 600  1200 1050
U 5DF6A0F8
F0 "MPCIE SIM SDCARD" 50
F1 "mpcie_sim.sch" 50
F2 "PCIE_TX_D0_N" I L 1500 750 50 
F3 "PCIE_TX_D0_P" I L 1500 850 50 
F4 "PCIE_RX_D0_P" O L 1500 950 50 
F5 "PCIE_RX_D0_N" O L 1500 1050 50 
F6 "USB_D_N" B R 2700 750 50 
F7 "USB_D_P" B R 2700 850 50 
F8 "PCIE_CLK_P" I L 1500 1250 50 
F9 "PCIE_CLK_N" I L 1500 1150 50 
F10 "MPCIE_RST" I L 1500 1350 50 
$EndSheet
$Sheet
S 1500 2950 1250 1750
U 5DF6A109
F0 "AUDIO" 50
F1 "audio.sch" 50
$EndSheet
$Sheet
S 1500 4950 1250 700 
U 5DF6A128
F0 "USB 3.0 Hub" 50
F1 "usb3.sch" 50
$EndSheet
$Sheet
S 1500 1950 1200 750 
U 5DF7A2D8
F0 "POWER" 50
F1 "power.sch" 50
$EndSheet
$Comp
L Mechanical:MountingHole_Pad H?
U 1 1 5E0A0548
P 4450 7250
AR Path="/5DF6A0F8/5E0A0548" Ref="H?"  Part="1" 
AR Path="/5E0A0548" Ref="H?"  Part="1" 
F 0 "H?" H 4550 7299 50  0000 L CNN
F 1 "Mounting" H 4550 7208 50  0000 L CNN
F 2 "" H 4450 7250 50  0001 C CNN
F 3 "~" H 4450 7250 50  0001 C CNN
	1    4450 7250
	1    0    0    -1  
$EndComp
$Comp
L Mechanical:MountingHole_Pad H?
U 1 1 5E0A06DD
P 5000 7250
AR Path="/5DF6A0F8/5E0A06DD" Ref="H?"  Part="1" 
AR Path="/5E0A06DD" Ref="H?"  Part="1" 
F 0 "H?" H 5100 7299 50  0000 L CNN
F 1 "Mounting" H 5100 7208 50  0000 L CNN
F 2 "" H 5000 7250 50  0001 C CNN
F 3 "~" H 5000 7250 50  0001 C CNN
	1    5000 7250
	1    0    0    -1  
$EndComp
$Comp
L Mechanical:MountingHole_Pad H?
U 1 1 5E0A0A0A
P 5550 7250
AR Path="/5DF6A0F8/5E0A0A0A" Ref="H?"  Part="1" 
AR Path="/5E0A0A0A" Ref="H?"  Part="1" 
F 0 "H?" H 5650 7299 50  0000 L CNN
F 1 "Mounting" H 5650 7208 50  0000 L CNN
F 2 "" H 5550 7250 50  0001 C CNN
F 3 "~" H 5550 7250 50  0001 C CNN
	1    5550 7250
	1    0    0    -1  
$EndComp
$Comp
L Mechanical:MountingHole_Pad H?
U 1 1 5E0A0BB2
P 6100 7250
AR Path="/5DF6A0F8/5E0A0BB2" Ref="H?"  Part="1" 
AR Path="/5E0A0BB2" Ref="H?"  Part="1" 
F 0 "H?" H 6200 7299 50  0000 L CNN
F 1 "Mounting" H 6200 7208 50  0000 L CNN
F 2 "" H 6100 7250 50  0001 C CNN
F 3 "~" H 6100 7250 50  0001 C CNN
	1    6100 7250
	1    0    0    -1  
$EndComp
$Comp
L power:GND #PWR?
U 1 1 5E0A0D47
P 5300 7350
F 0 "#PWR?" H 5300 7100 50  0001 C CNN
F 1 "GND" H 5305 7177 50  0000 C CNN
F 2 "" H 5300 7350 50  0001 C CNN
F 3 "" H 5300 7350 50  0001 C CNN
	1    5300 7350
	1    0    0    -1  
$EndComp
Wire Wire Line
	6100 7350 5550 7350
Connection ~ 5000 7350
Wire Wire Line
	5000 7350 4450 7350
Connection ~ 5300 7350
Wire Wire Line
	5300 7350 5000 7350
Connection ~ 5550 7350
Wire Wire Line
	5550 7350 5300 7350
$Sheet
S 1500 5900 1600 1300
U 5DF71536
F0 "DISPLAY" 50
F1 "displays.sch" 50
F2 "MIPI_DSI_R_D0_N" I R 3100 5950 50 
F3 "MIPI_DSI_R_D0_P" I R 3100 6050 50 
F4 "MIPI_DSI_R_CLK_N" I R 3100 6150 50 
F5 "MIPI_DSI_R_CLK_P" I R 3100 6250 50 
F6 "MIPI_DSI_R_D2_N" I R 3100 6350 50 
F7 "MIPI_DSI_R_D2_P" I R 3100 6450 50 
F8 "MIPI_DSI_R_D3_N" I R 3100 6550 50 
F9 "MIPI_DSI_R_D3_P" I R 3100 6650 50 
F10 "MIPI_DSI_R_D1_N" I R 3100 6750 50 
F11 "MIPI_DSI_R_D1_P" I R 3100 6850 50 
F12 "MIPI_DSI_L_D0_N" I L 1500 5950 50 
F13 "MIPI_DSI_L_D0_P" I L 1500 6050 50 
F14 "MIPI_DSI_L_CLK_N" I L 1500 6150 50 
F15 "MIPI_DSI_L_CLK_P" I L 1500 6250 50 
F16 "MIPI_DSI_L_D2_N" I L 1500 6350 50 
F17 "MIPI_DSI_L_D2_P" I L 1500 6450 50 
F18 "MIPI_DSI_L_D3_N" I L 1500 6550 50 
F19 "MIPI_DSI_L_D3_P" I L 1500 6650 50 
F20 "MIPI_DSI_L_D1_N" I L 1500 6750 50 
F21 "MIPI_DSI_L_D1_P" I L 1500 6850 50 
F22 "1V8" I L 1500 7000 50 
F23 "3V0" I L 1500 7100 50 
F24 "RESET" I R 3100 7000 50 
F25 "VIN" I R 3100 7100 50 
$EndSheet
$EndSCHEMATC
