Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Jun 11 12:07:18 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_System_timing_summary_routed.rpt -pb TOP_System_timing_summary_routed.pb -rpx TOP_System_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP_System
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (127)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (627)
5. checking no_input_delay (20)
6. checking no_output_delay (46)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (127)
--------------------------
 There are 65 register/latch pins with no clock driven by root clock pin: ov7670_pclk (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: sw_upscale (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: U_OV7670_VGA/U_VGAController/U_Pix_Clk_Gen/pclk_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U_OV7670_VGA/U_VGAController/U_Pix_Counter/h_counter_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U_OV7670_VGA/U_VGAController/U_Pix_Counter/h_counter_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U_OV7670_VGA/U_VGAController/U_Pix_Counter/h_counter_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U_OV7670_VGA/U_VGAController/U_Pix_Counter/v_counter_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U_OV7670_VGA/U_VGAController/U_Pix_Counter/v_counter_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U_OV7670_VGA/U_VGAController/U_Pix_Counter/v_counter_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U_OV7670_VGA/U_VGAController/U_Pix_Counter/v_counter_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U_OV7670_VGA/U_VGAController/U_Pix_Counter/v_counter_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U_OV7670_VGA/U_VGAController/U_Pix_Counter/v_counter_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U_OV7670_VGA/U_VGAController/U_Pix_Counter/v_counter_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U_OV7670_VGA/U_VGAController/U_Pix_Counter/v_counter_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U_OV7670_VGA/U_VGAController/U_Pix_Counter/v_counter_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U_OV7670_VGA/U_VGAController/U_Pix_Counter/v_counter_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (627)
--------------------------------------------------
 There are 627 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (20)
-------------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (46)
--------------------------------
 There are 46 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.941      -27.431                     24                19150        0.106        0.000                      0                19150        4.500        0.000                       0                  9514  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -1.941      -27.431                     24                19150        0.106        0.000                      0                19150        4.500        0.000                       0                  9514  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           24  Failing Endpoints,  Worst Slack       -1.941ns,  Total Violation      -27.431ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.941ns  (required time - arrival time)
  Source:                 U_OV7670_VGA/U_Frame_Uart/window_blue_reg[2][2][0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.928ns  (logic 7.703ns (64.578%)  route 4.225ns (35.422%))
  Logic Levels:           18  (CARRY4=12 LUT2=6)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=9513, routed)        1.723     5.244    U_OV7670_VGA/U_Frame_Uart/clk_IBUF_BUFG
    SLICE_X19Y127        FDSE                                         r  U_OV7670_VGA/U_Frame_Uart/window_blue_reg[2][2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y127        FDSE (Prop_fdse_C_Q)         0.456     5.700 r  U_OV7670_VGA/U_Frame_Uart/window_blue_reg[2][2][0]/Q
                         net (fo=12, routed)          0.641     6.341    U_OV7670_VGA/U_Frame_Uart/window_blue_reg[2][2]_861[0]
    SLICE_X21Y126        LUT2 (Prop_lut2_I0_O)        0.124     6.465 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue[15]_i_72/O
                         net (fo=1, routed)           0.000     6.465    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue[15]_i_72_n_0
    SLICE_X21Y126        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.045 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue_reg[15]_i_67/O[2]
                         net (fo=1, routed)           0.570     7.616    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue_reg[15]_i_67_n_5
    SLICE_X22Y126        LUT2 (Prop_lut2_I1_O)        0.302     7.918 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue[15]_i_66/O
                         net (fo=1, routed)           0.000     7.918    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue[15]_i_66_n_0
    SLICE_X22Y126        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.498 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue_reg[15]_i_58/O[2]
                         net (fo=1, routed)           0.439     8.936    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue_reg[15]_i_58_n_5
    SLICE_X23Y125        LUT2 (Prop_lut2_I1_O)        0.302     9.238 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue[15]_i_49/O
                         net (fo=1, routed)           0.000     9.238    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue[15]_i_49_n_0
    SLICE_X23Y125        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.639 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue_reg[15]_i_38/CO[3]
                         net (fo=1, routed)           0.000     9.639    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue_reg[15]_i_38_n_0
    SLICE_X23Y126        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.861 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue_reg[15]_i_46/O[0]
                         net (fo=1, routed)           0.425    10.287    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue_reg[15]_i_46_n_7
    SLICE_X24Y126        LUT2 (Prop_lut2_I1_O)        0.299    10.586 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue[15]_i_35/O
                         net (fo=1, routed)           0.000    10.586    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue[15]_i_35_n_0
    SLICE_X24Y126        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.987 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue_reg[15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    10.987    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue_reg[15]_i_26_n_0
    SLICE_X24Y127        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.209 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue_reg[15]_i_32/O[0]
                         net (fo=1, routed)           0.439    11.648    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue_reg[15]_i_32_n_7
    SLICE_X25Y126        LUT2 (Prop_lut2_I1_O)        0.299    11.947 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue[15]_i_39/O
                         net (fo=1, routed)           0.000    11.947    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue[15]_i_39_n_0
    SLICE_X25Y126        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.348 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue_reg[15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    12.348    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue_reg[15]_i_27_n_0
    SLICE_X25Y127        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.570 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue_reg[15]_i_20/O[0]
                         net (fo=1, routed)           0.567    13.137    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue_reg[15]_i_20_n_7
    SLICE_X26Y127        LUT2 (Prop_lut2_I1_O)        0.299    13.436 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue[15]_i_18/O
                         net (fo=1, routed)           0.000    13.436    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue[15]_i_18_n_0
    SLICE_X26Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.986 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    13.986    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue_reg[15]_i_8_n_0
    SLICE_X26Y128        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.208 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue_reg[15]_i_5/O[0]
                         net (fo=1, routed)           0.561    14.769    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue_reg[15]_i_5_n_7
    SLICE_X27Y127        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.879    15.648 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue_reg[15]_i_3/O[2]
                         net (fo=1, routed)           0.583    16.231    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue_reg[15]_i_3_n_5
    SLICE_X28Y127        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.942    17.173 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000    17.173    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue0[15]
    SLICE_X28Y127        FDRE                                         r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=9513, routed)        1.597    14.938    U_OV7670_VGA/U_Frame_Uart/clk_IBUF_BUFG
    SLICE_X28Y127        FDRE                                         r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue_reg[15]/C
                         clock pessimism              0.267    15.205    
                         clock uncertainty           -0.035    15.170    
    SLICE_X28Y127        FDRE (Setup_fdre_C_D)        0.062    15.232    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue_reg[15]
  -------------------------------------------------------------------
                         required time                         15.232    
                         arrival time                         -17.173    
  -------------------------------------------------------------------
                         slack                                 -1.941    

Slack (VIOLATED) :        -1.881ns  (required time - arrival time)
  Source:                 U_OV7670_VGA/U_Frame_Uart/window_blue_reg[2][2][0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.868ns  (logic 7.643ns (64.399%)  route 4.225ns (35.601%))
  Logic Levels:           18  (CARRY4=12 LUT2=6)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=9513, routed)        1.723     5.244    U_OV7670_VGA/U_Frame_Uart/clk_IBUF_BUFG
    SLICE_X19Y127        FDSE                                         r  U_OV7670_VGA/U_Frame_Uart/window_blue_reg[2][2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y127        FDSE (Prop_fdse_C_Q)         0.456     5.700 r  U_OV7670_VGA/U_Frame_Uart/window_blue_reg[2][2][0]/Q
                         net (fo=12, routed)          0.641     6.341    U_OV7670_VGA/U_Frame_Uart/window_blue_reg[2][2]_861[0]
    SLICE_X21Y126        LUT2 (Prop_lut2_I0_O)        0.124     6.465 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue[15]_i_72/O
                         net (fo=1, routed)           0.000     6.465    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue[15]_i_72_n_0
    SLICE_X21Y126        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.045 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue_reg[15]_i_67/O[2]
                         net (fo=1, routed)           0.570     7.616    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue_reg[15]_i_67_n_5
    SLICE_X22Y126        LUT2 (Prop_lut2_I1_O)        0.302     7.918 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue[15]_i_66/O
                         net (fo=1, routed)           0.000     7.918    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue[15]_i_66_n_0
    SLICE_X22Y126        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.498 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue_reg[15]_i_58/O[2]
                         net (fo=1, routed)           0.439     8.936    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue_reg[15]_i_58_n_5
    SLICE_X23Y125        LUT2 (Prop_lut2_I1_O)        0.302     9.238 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue[15]_i_49/O
                         net (fo=1, routed)           0.000     9.238    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue[15]_i_49_n_0
    SLICE_X23Y125        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.639 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue_reg[15]_i_38/CO[3]
                         net (fo=1, routed)           0.000     9.639    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue_reg[15]_i_38_n_0
    SLICE_X23Y126        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.861 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue_reg[15]_i_46/O[0]
                         net (fo=1, routed)           0.425    10.287    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue_reg[15]_i_46_n_7
    SLICE_X24Y126        LUT2 (Prop_lut2_I1_O)        0.299    10.586 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue[15]_i_35/O
                         net (fo=1, routed)           0.000    10.586    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue[15]_i_35_n_0
    SLICE_X24Y126        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.987 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue_reg[15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    10.987    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue_reg[15]_i_26_n_0
    SLICE_X24Y127        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.209 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue_reg[15]_i_32/O[0]
                         net (fo=1, routed)           0.439    11.648    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue_reg[15]_i_32_n_7
    SLICE_X25Y126        LUT2 (Prop_lut2_I1_O)        0.299    11.947 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue[15]_i_39/O
                         net (fo=1, routed)           0.000    11.947    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue[15]_i_39_n_0
    SLICE_X25Y126        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.348 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue_reg[15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    12.348    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue_reg[15]_i_27_n_0
    SLICE_X25Y127        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.570 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue_reg[15]_i_20/O[0]
                         net (fo=1, routed)           0.567    13.137    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue_reg[15]_i_20_n_7
    SLICE_X26Y127        LUT2 (Prop_lut2_I1_O)        0.299    13.436 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue[15]_i_18/O
                         net (fo=1, routed)           0.000    13.436    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue[15]_i_18_n_0
    SLICE_X26Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.986 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    13.986    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue_reg[15]_i_8_n_0
    SLICE_X26Y128        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.208 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue_reg[15]_i_5/O[0]
                         net (fo=1, routed)           0.561    14.769    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue_reg[15]_i_5_n_7
    SLICE_X27Y127        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.879    15.648 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue_reg[15]_i_3/O[2]
                         net (fo=1, routed)           0.583    16.231    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue_reg[15]_i_3_n_5
    SLICE_X28Y127        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.882    17.113 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000    17.113    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue0[14]
    SLICE_X28Y127        FDRE                                         r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=9513, routed)        1.597    14.938    U_OV7670_VGA/U_Frame_Uart/clk_IBUF_BUFG
    SLICE_X28Y127        FDRE                                         r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue_reg[14]/C
                         clock pessimism              0.267    15.205    
                         clock uncertainty           -0.035    15.170    
    SLICE_X28Y127        FDRE (Setup_fdre_C_D)        0.062    15.232    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue_reg[14]
  -------------------------------------------------------------------
                         required time                         15.232    
                         arrival time                         -17.113    
  -------------------------------------------------------------------
                         slack                                 -1.881    

Slack (VIOLATED) :        -1.824ns  (required time - arrival time)
  Source:                 U_OV7670_VGA/U_Frame_Uart/window_red_reg[2][2][0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.820ns  (logic 7.671ns (64.896%)  route 4.149ns (35.104%))
  Logic Levels:           18  (CARRY4=12 LUT2=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=9513, routed)        1.553     5.074    U_OV7670_VGA/U_Frame_Uart/clk_IBUF_BUFG
    SLICE_X36Y56         FDSE                                         r  U_OV7670_VGA/U_Frame_Uart/window_red_reg[2][2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDSE (Prop_fdse_C_Q)         0.456     5.530 r  U_OV7670_VGA/U_Frame_Uart/window_red_reg[2][2][0]/Q
                         net (fo=11, routed)          0.601     6.131    U_OV7670_VGA/U_Frame_Uart/window_red_reg[2][2]_239[0]
    SLICE_X39Y56         LUT2 (Prop_lut2_I0_O)        0.124     6.255 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red[15]_i_73/O
                         net (fo=1, routed)           0.000     6.255    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red[15]_i_73_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.835 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red_reg[15]_i_68/O[2]
                         net (fo=1, routed)           0.619     7.454    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red_reg[15]_i_68_n_5
    SLICE_X41Y57         LUT2 (Prop_lut2_I1_O)        0.302     7.756 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red[15]_i_67/O
                         net (fo=1, routed)           0.000     7.756    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red[15]_i_67_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.336 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red_reg[15]_i_59/O[2]
                         net (fo=1, routed)           0.421     8.757    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red_reg[15]_i_59_n_5
    SLICE_X40Y58         LUT2 (Prop_lut2_I1_O)        0.302     9.059 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red[15]_i_50/O
                         net (fo=1, routed)           0.000     9.059    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red[15]_i_50_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.460 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red_reg[15]_i_39/CO[3]
                         net (fo=1, routed)           0.000     9.460    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red_reg[15]_i_39_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.682 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red_reg[15]_i_47/O[0]
                         net (fo=1, routed)           0.308     9.990    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red_reg[15]_i_47_n_7
    SLICE_X39Y59         LUT2 (Prop_lut2_I1_O)        0.299    10.289 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red[15]_i_36/O
                         net (fo=1, routed)           0.000    10.289    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red[15]_i_36_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.690 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red_reg[15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.690    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red_reg[15]_i_27_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.912 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red_reg[15]_i_33/O[0]
                         net (fo=1, routed)           0.440    11.352    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red_reg[15]_i_33_n_7
    SLICE_X38Y59         LUT2 (Prop_lut2_I1_O)        0.299    11.651 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red[15]_i_40/O
                         net (fo=1, routed)           0.000    11.651    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red[15]_i_40_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.027 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red_reg[15]_i_28/CO[3]
                         net (fo=1, routed)           0.000    12.027    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red_reg[15]_i_28_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.246 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red_reg[15]_i_21/O[0]
                         net (fo=1, routed)           0.605    12.851    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red_reg[15]_i_21_n_7
    SLICE_X37Y59         LUT2 (Prop_lut2_I1_O)        0.295    13.146 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red[15]_i_19/O
                         net (fo=1, routed)           0.000    13.146    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red[15]_i_19_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.696 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    13.696    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red_reg[15]_i_9_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.918 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red_reg[15]_i_6/O[0]
                         net (fo=1, routed)           0.551    14.469    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red_reg[15]_i_6_n_7
    SLICE_X37Y63         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.879    15.348 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red_reg[15]_i_4/O[2]
                         net (fo=1, routed)           0.604    15.952    U_OV7670_VGA/U_Frame_Uart/C[13]
    SLICE_X36Y63         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.942    16.894 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red_reg[15]_i_2/O[3]
                         net (fo=1, routed)           0.000    16.894    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red0[15]
    SLICE_X36Y63         FDRE                                         r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=9513, routed)        1.430    14.771    U_OV7670_VGA/U_Frame_Uart/clk_IBUF_BUFG
    SLICE_X36Y63         FDRE                                         r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red_reg[15]/C
                         clock pessimism              0.273    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X36Y63         FDRE (Setup_fdre_C_D)        0.062    15.071    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red_reg[15]
  -------------------------------------------------------------------
                         required time                         15.071    
                         arrival time                         -16.894    
  -------------------------------------------------------------------
                         slack                                 -1.824    

Slack (VIOLATED) :        -1.764ns  (required time - arrival time)
  Source:                 U_OV7670_VGA/U_Frame_Uart/window_red_reg[2][2][0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.760ns  (logic 7.611ns (64.717%)  route 4.149ns (35.283%))
  Logic Levels:           18  (CARRY4=12 LUT2=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=9513, routed)        1.553     5.074    U_OV7670_VGA/U_Frame_Uart/clk_IBUF_BUFG
    SLICE_X36Y56         FDSE                                         r  U_OV7670_VGA/U_Frame_Uart/window_red_reg[2][2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDSE (Prop_fdse_C_Q)         0.456     5.530 r  U_OV7670_VGA/U_Frame_Uart/window_red_reg[2][2][0]/Q
                         net (fo=11, routed)          0.601     6.131    U_OV7670_VGA/U_Frame_Uart/window_red_reg[2][2]_239[0]
    SLICE_X39Y56         LUT2 (Prop_lut2_I0_O)        0.124     6.255 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red[15]_i_73/O
                         net (fo=1, routed)           0.000     6.255    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red[15]_i_73_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.835 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red_reg[15]_i_68/O[2]
                         net (fo=1, routed)           0.619     7.454    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red_reg[15]_i_68_n_5
    SLICE_X41Y57         LUT2 (Prop_lut2_I1_O)        0.302     7.756 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red[15]_i_67/O
                         net (fo=1, routed)           0.000     7.756    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red[15]_i_67_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.336 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red_reg[15]_i_59/O[2]
                         net (fo=1, routed)           0.421     8.757    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red_reg[15]_i_59_n_5
    SLICE_X40Y58         LUT2 (Prop_lut2_I1_O)        0.302     9.059 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red[15]_i_50/O
                         net (fo=1, routed)           0.000     9.059    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red[15]_i_50_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.460 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red_reg[15]_i_39/CO[3]
                         net (fo=1, routed)           0.000     9.460    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red_reg[15]_i_39_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.682 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red_reg[15]_i_47/O[0]
                         net (fo=1, routed)           0.308     9.990    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red_reg[15]_i_47_n_7
    SLICE_X39Y59         LUT2 (Prop_lut2_I1_O)        0.299    10.289 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red[15]_i_36/O
                         net (fo=1, routed)           0.000    10.289    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red[15]_i_36_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.690 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red_reg[15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.690    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red_reg[15]_i_27_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.912 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red_reg[15]_i_33/O[0]
                         net (fo=1, routed)           0.440    11.352    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red_reg[15]_i_33_n_7
    SLICE_X38Y59         LUT2 (Prop_lut2_I1_O)        0.299    11.651 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red[15]_i_40/O
                         net (fo=1, routed)           0.000    11.651    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red[15]_i_40_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.027 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red_reg[15]_i_28/CO[3]
                         net (fo=1, routed)           0.000    12.027    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red_reg[15]_i_28_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.246 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red_reg[15]_i_21/O[0]
                         net (fo=1, routed)           0.605    12.851    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red_reg[15]_i_21_n_7
    SLICE_X37Y59         LUT2 (Prop_lut2_I1_O)        0.295    13.146 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red[15]_i_19/O
                         net (fo=1, routed)           0.000    13.146    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red[15]_i_19_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.696 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    13.696    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red_reg[15]_i_9_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.918 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red_reg[15]_i_6/O[0]
                         net (fo=1, routed)           0.551    14.469    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red_reg[15]_i_6_n_7
    SLICE_X37Y63         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.879    15.348 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red_reg[15]_i_4/O[2]
                         net (fo=1, routed)           0.604    15.952    U_OV7670_VGA/U_Frame_Uart/C[13]
    SLICE_X36Y63         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.882    16.834 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red_reg[15]_i_2/O[2]
                         net (fo=1, routed)           0.000    16.834    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red0[14]
    SLICE_X36Y63         FDRE                                         r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=9513, routed)        1.430    14.771    U_OV7670_VGA/U_Frame_Uart/clk_IBUF_BUFG
    SLICE_X36Y63         FDRE                                         r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red_reg[14]/C
                         clock pessimism              0.273    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X36Y63         FDRE (Setup_fdre_C_D)        0.062    15.071    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red_reg[14]
  -------------------------------------------------------------------
                         required time                         15.071    
                         arrival time                         -16.834    
  -------------------------------------------------------------------
                         slack                                 -1.764    

Slack (VIOLATED) :        -1.658ns  (required time - arrival time)
  Source:                 U_OV7670_VGA/U_Frame_Uart/window_blue_reg[2][2][0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.646ns  (logic 7.649ns (65.681%)  route 3.997ns (34.319%))
  Logic Levels:           21  (CARRY4=13 LUT2=8)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=9513, routed)        1.723     5.244    U_OV7670_VGA/U_Frame_Uart/clk_IBUF_BUFG
    SLICE_X19Y127        FDSE                                         r  U_OV7670_VGA/U_Frame_Uart/window_blue_reg[2][2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y127        FDSE (Prop_fdse_C_Q)         0.456     5.700 r  U_OV7670_VGA/U_Frame_Uart/window_blue_reg[2][2][0]/Q
                         net (fo=12, routed)          0.641     6.341    U_OV7670_VGA/U_Frame_Uart/window_blue_reg[2][2]_861[0]
    SLICE_X21Y126        LUT2 (Prop_lut2_I0_O)        0.124     6.465 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue[15]_i_72/O
                         net (fo=1, routed)           0.000     6.465    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue[15]_i_72_n_0
    SLICE_X21Y126        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.045 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue_reg[15]_i_67/O[2]
                         net (fo=1, routed)           0.570     7.616    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue_reg[15]_i_67_n_5
    SLICE_X22Y126        LUT2 (Prop_lut2_I1_O)        0.302     7.918 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue[15]_i_66/O
                         net (fo=1, routed)           0.000     7.918    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue[15]_i_66_n_0
    SLICE_X22Y126        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.498 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue_reg[15]_i_58/O[2]
                         net (fo=1, routed)           0.439     8.936    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue_reg[15]_i_58_n_5
    SLICE_X23Y125        LUT2 (Prop_lut2_I1_O)        0.302     9.238 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue[15]_i_49/O
                         net (fo=1, routed)           0.000     9.238    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue[15]_i_49_n_0
    SLICE_X23Y125        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.639 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue_reg[15]_i_38/CO[3]
                         net (fo=1, routed)           0.000     9.639    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue_reg[15]_i_38_n_0
    SLICE_X23Y126        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.861 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue_reg[15]_i_46/O[0]
                         net (fo=1, routed)           0.425    10.287    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue_reg[15]_i_46_n_7
    SLICE_X24Y126        LUT2 (Prop_lut2_I1_O)        0.299    10.586 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue[15]_i_35/O
                         net (fo=1, routed)           0.000    10.586    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue[15]_i_35_n_0
    SLICE_X24Y126        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.987 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue_reg[15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    10.987    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue_reg[15]_i_26_n_0
    SLICE_X24Y127        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.209 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue_reg[15]_i_32/O[0]
                         net (fo=1, routed)           0.439    11.648    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue_reg[15]_i_32_n_7
    SLICE_X25Y126        LUT2 (Prop_lut2_I1_O)        0.299    11.947 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue[15]_i_39/O
                         net (fo=1, routed)           0.000    11.947    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue[15]_i_39_n_0
    SLICE_X25Y126        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.348 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue_reg[15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    12.348    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue_reg[15]_i_27_n_0
    SLICE_X25Y127        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.570 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue_reg[15]_i_20/O[0]
                         net (fo=1, routed)           0.567    13.137    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue_reg[15]_i_20_n_7
    SLICE_X26Y127        LUT2 (Prop_lut2_I1_O)        0.299    13.436 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue[15]_i_18/O
                         net (fo=1, routed)           0.000    13.436    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue[15]_i_18_n_0
    SLICE_X26Y127        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.016 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue_reg[15]_i_8/O[2]
                         net (fo=1, routed)           0.454    14.470    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue_reg[15]_i_8_n_5
    SLICE_X27Y126        LUT2 (Prop_lut2_I1_O)        0.302    14.772 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue[15]_i_11/O
                         net (fo=1, routed)           0.000    14.772    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue[15]_i_11_n_0
    SLICE_X27Y126        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.173 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.173    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue_reg[15]_i_6_n_0
    SLICE_X27Y127        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.395 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue_reg[15]_i_3/O[0]
                         net (fo=1, routed)           0.461    15.856    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue_reg[15]_i_3_n_7
    SLICE_X28Y126        LUT2 (Prop_lut2_I1_O)        0.299    16.155 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue[11]_i_3/O
                         net (fo=1, routed)           0.000    16.155    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue[11]_i_3_n_0
    SLICE_X28Y126        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.556 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.556    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue_reg[11]_i_1_n_0
    SLICE_X28Y127        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.890 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    16.890    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue0[13]
    SLICE_X28Y127        FDRE                                         r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=9513, routed)        1.597    14.938    U_OV7670_VGA/U_Frame_Uart/clk_IBUF_BUFG
    SLICE_X28Y127        FDRE                                         r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue_reg[13]/C
                         clock pessimism              0.267    15.205    
                         clock uncertainty           -0.035    15.170    
    SLICE_X28Y127        FDRE (Setup_fdre_C_D)        0.062    15.232    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue_reg[13]
  -------------------------------------------------------------------
                         required time                         15.232    
                         arrival time                         -16.890    
  -------------------------------------------------------------------
                         slack                                 -1.658    

Slack (VIOLATED) :        -1.640ns  (required time - arrival time)
  Source:                 U_OV7670_VGA/U_Frame_Uart/window_red_reg[2][2][0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.637ns  (logic 7.617ns (65.455%)  route 4.020ns (34.545%))
  Logic Levels:           21  (CARRY4=13 LUT2=8)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=9513, routed)        1.553     5.074    U_OV7670_VGA/U_Frame_Uart/clk_IBUF_BUFG
    SLICE_X36Y56         FDSE                                         r  U_OV7670_VGA/U_Frame_Uart/window_red_reg[2][2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDSE (Prop_fdse_C_Q)         0.456     5.530 r  U_OV7670_VGA/U_Frame_Uart/window_red_reg[2][2][0]/Q
                         net (fo=11, routed)          0.601     6.131    U_OV7670_VGA/U_Frame_Uart/window_red_reg[2][2]_239[0]
    SLICE_X39Y56         LUT2 (Prop_lut2_I0_O)        0.124     6.255 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red[15]_i_73/O
                         net (fo=1, routed)           0.000     6.255    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red[15]_i_73_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.835 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red_reg[15]_i_68/O[2]
                         net (fo=1, routed)           0.619     7.454    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red_reg[15]_i_68_n_5
    SLICE_X41Y57         LUT2 (Prop_lut2_I1_O)        0.302     7.756 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red[15]_i_67/O
                         net (fo=1, routed)           0.000     7.756    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red[15]_i_67_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.336 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red_reg[15]_i_59/O[2]
                         net (fo=1, routed)           0.421     8.757    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red_reg[15]_i_59_n_5
    SLICE_X40Y58         LUT2 (Prop_lut2_I1_O)        0.302     9.059 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red[15]_i_50/O
                         net (fo=1, routed)           0.000     9.059    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red[15]_i_50_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.460 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red_reg[15]_i_39/CO[3]
                         net (fo=1, routed)           0.000     9.460    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red_reg[15]_i_39_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.682 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red_reg[15]_i_47/O[0]
                         net (fo=1, routed)           0.308     9.990    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red_reg[15]_i_47_n_7
    SLICE_X39Y59         LUT2 (Prop_lut2_I1_O)        0.299    10.289 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red[15]_i_36/O
                         net (fo=1, routed)           0.000    10.289    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red[15]_i_36_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.690 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red_reg[15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.690    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red_reg[15]_i_27_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.912 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red_reg[15]_i_33/O[0]
                         net (fo=1, routed)           0.440    11.352    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red_reg[15]_i_33_n_7
    SLICE_X38Y59         LUT2 (Prop_lut2_I1_O)        0.299    11.651 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red[15]_i_40/O
                         net (fo=1, routed)           0.000    11.651    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red[15]_i_40_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.027 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red_reg[15]_i_28/CO[3]
                         net (fo=1, routed)           0.000    12.027    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red_reg[15]_i_28_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.246 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red_reg[15]_i_21/O[0]
                         net (fo=1, routed)           0.605    12.851    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red_reg[15]_i_21_n_7
    SLICE_X37Y59         LUT2 (Prop_lut2_I1_O)        0.295    13.146 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red[15]_i_19/O
                         net (fo=1, routed)           0.000    13.146    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red[15]_i_19_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.726 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red_reg[15]_i_9/O[2]
                         net (fo=1, routed)           0.597    14.323    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red_reg[15]_i_9_n_5
    SLICE_X37Y62         LUT2 (Prop_lut2_I1_O)        0.302    14.625 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red[15]_i_12/O
                         net (fo=1, routed)           0.000    14.625    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red[15]_i_12_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.026 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.026    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red_reg[15]_i_7_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.248 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red_reg[15]_i_4/O[0]
                         net (fo=1, routed)           0.429    15.677    U_OV7670_VGA/U_Frame_Uart/C[11]
    SLICE_X36Y62         LUT2 (Prop_lut2_I1_O)        0.299    15.976 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red[11]_i_3/O
                         net (fo=1, routed)           0.000    15.976    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red[11]_i_3_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.377 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.377    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red_reg[11]_i_1_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.711 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red_reg[15]_i_2/O[1]
                         net (fo=1, routed)           0.000    16.711    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red0[13]
    SLICE_X36Y63         FDRE                                         r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=9513, routed)        1.430    14.771    U_OV7670_VGA/U_Frame_Uart/clk_IBUF_BUFG
    SLICE_X36Y63         FDRE                                         r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red_reg[13]/C
                         clock pessimism              0.273    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X36Y63         FDRE (Setup_fdre_C_D)        0.062    15.071    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red_reg[13]
  -------------------------------------------------------------------
                         required time                         15.071    
                         arrival time                         -16.711    
  -------------------------------------------------------------------
                         slack                                 -1.640    

Slack (VIOLATED) :        -1.640ns  (required time - arrival time)
  Source:                 U_OV7670_VGA/U_Frame_Uart/window_green_reg[2][2][0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_green_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.649ns  (logic 7.404ns (63.561%)  route 4.245ns (36.439%))
  Logic Levels:           17  (CARRY4=11 LUT2=6)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=9513, routed)        1.546     5.067    U_OV7670_VGA/U_Frame_Uart/clk_IBUF_BUFG
    SLICE_X31Y84         FDSE                                         r  U_OV7670_VGA/U_Frame_Uart/window_green_reg[2][2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y84         FDSE (Prop_fdse_C_Q)         0.456     5.523 r  U_OV7670_VGA/U_Frame_Uart/window_green_reg[2][2][0]/Q
                         net (fo=11, routed)          0.601     6.123    U_OV7670_VGA/U_Frame_Uart/window_green_reg[2][2]_611[0]
    SLICE_X33Y84         LUT2 (Prop_lut2_I0_O)        0.124     6.247 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_green[15]_i_72/O
                         net (fo=1, routed)           0.000     6.247    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_green[15]_i_72_n_0
    SLICE_X33Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.797 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_green_reg[15]_i_67/CO[3]
                         net (fo=1, routed)           0.000     6.797    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_green_reg[15]_i_67_n_0
    SLICE_X33Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.019 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_green_reg[15]_i_68/O[0]
                         net (fo=1, routed)           0.495     7.515    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_green_reg[15]_i_68_n_7
    SLICE_X32Y86         LUT2 (Prop_lut2_I1_O)        0.299     7.814 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_green[15]_i_64/O
                         net (fo=1, routed)           0.000     7.814    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_green[15]_i_64_n_0
    SLICE_X32Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.215 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_green_reg[15]_i_58/CO[3]
                         net (fo=1, routed)           0.000     8.215    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_green_reg[15]_i_58_n_0
    SLICE_X32Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.437 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_green_reg[15]_i_56/O[0]
                         net (fo=1, routed)           0.588     9.025    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_green_reg[15]_i_56_n_7
    SLICE_X34Y87         LUT2 (Prop_lut2_I1_O)        0.299     9.324 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_green[15]_i_54/O
                         net (fo=1, routed)           0.000     9.324    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_green[15]_i_54_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.902 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_green_reg[15]_i_46/O[2]
                         net (fo=1, routed)           0.411    10.313    U_OV7670_VGA/U_Frame_Uart/C__0[9]
    SLICE_X35Y88         LUT2 (Prop_lut2_I1_O)        0.301    10.614 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_green[15]_i_44/O
                         net (fo=1, routed)           0.000    10.614    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_green[15]_i_44_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.194 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_green_reg[15]_i_32/O[2]
                         net (fo=1, routed)           0.553    11.747    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_green_reg[15]_i_32_n_5
    SLICE_X35Y91         LUT2 (Prop_lut2_I1_O)        0.302    12.049 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_green[15]_i_30/O
                         net (fo=1, routed)           0.000    12.049    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_green[15]_i_30_n_0
    SLICE_X35Y91         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.629 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_green_reg[15]_i_20/O[2]
                         net (fo=1, routed)           0.432    13.060    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_green_reg[15]_i_20_n_5
    SLICE_X34Y92         LUT2 (Prop_lut2_I1_O)        0.302    13.362 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_green[15]_i_16/O
                         net (fo=1, routed)           0.000    13.362    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_green[15]_i_16_n_0
    SLICE_X34Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.738 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_green_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    13.738    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_green_reg[15]_i_8_n_0
    SLICE_X34Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.957 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_green_reg[15]_i_5/O[0]
                         net (fo=1, routed)           0.585    14.542    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_green_reg[15]_i_5_n_7
    SLICE_X32Y93         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.935    15.477 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_green_reg[15]_i_3/O[3]
                         net (fo=1, routed)           0.580    16.058    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_green_reg[15]_i_3_n_4
    SLICE_X33Y93         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.658    16.716 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_green_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000    16.716    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_green0[15]
    SLICE_X33Y93         FDRE                                         r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_green_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=9513, routed)        1.435    14.776    U_OV7670_VGA/U_Frame_Uart/clk_IBUF_BUFG
    SLICE_X33Y93         FDRE                                         r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_green_reg[15]/C
                         clock pessimism              0.273    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X33Y93         FDRE (Setup_fdre_C_D)        0.062    15.076    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_green_reg[15]
  -------------------------------------------------------------------
                         required time                         15.076    
                         arrival time                         -16.716    
  -------------------------------------------------------------------
                         slack                                 -1.640    

Slack (VIOLATED) :        -1.547ns  (required time - arrival time)
  Source:                 U_OV7670_VGA/U_Frame_Uart/window_blue_reg[2][2][0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.535ns  (logic 7.538ns (65.351%)  route 3.997ns (34.649%))
  Logic Levels:           21  (CARRY4=13 LUT2=8)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=9513, routed)        1.723     5.244    U_OV7670_VGA/U_Frame_Uart/clk_IBUF_BUFG
    SLICE_X19Y127        FDSE                                         r  U_OV7670_VGA/U_Frame_Uart/window_blue_reg[2][2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y127        FDSE (Prop_fdse_C_Q)         0.456     5.700 r  U_OV7670_VGA/U_Frame_Uart/window_blue_reg[2][2][0]/Q
                         net (fo=12, routed)          0.641     6.341    U_OV7670_VGA/U_Frame_Uart/window_blue_reg[2][2]_861[0]
    SLICE_X21Y126        LUT2 (Prop_lut2_I0_O)        0.124     6.465 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue[15]_i_72/O
                         net (fo=1, routed)           0.000     6.465    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue[15]_i_72_n_0
    SLICE_X21Y126        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.045 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue_reg[15]_i_67/O[2]
                         net (fo=1, routed)           0.570     7.616    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue_reg[15]_i_67_n_5
    SLICE_X22Y126        LUT2 (Prop_lut2_I1_O)        0.302     7.918 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue[15]_i_66/O
                         net (fo=1, routed)           0.000     7.918    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue[15]_i_66_n_0
    SLICE_X22Y126        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.498 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue_reg[15]_i_58/O[2]
                         net (fo=1, routed)           0.439     8.936    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue_reg[15]_i_58_n_5
    SLICE_X23Y125        LUT2 (Prop_lut2_I1_O)        0.302     9.238 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue[15]_i_49/O
                         net (fo=1, routed)           0.000     9.238    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue[15]_i_49_n_0
    SLICE_X23Y125        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.639 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue_reg[15]_i_38/CO[3]
                         net (fo=1, routed)           0.000     9.639    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue_reg[15]_i_38_n_0
    SLICE_X23Y126        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.861 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue_reg[15]_i_46/O[0]
                         net (fo=1, routed)           0.425    10.287    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue_reg[15]_i_46_n_7
    SLICE_X24Y126        LUT2 (Prop_lut2_I1_O)        0.299    10.586 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue[15]_i_35/O
                         net (fo=1, routed)           0.000    10.586    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue[15]_i_35_n_0
    SLICE_X24Y126        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.987 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue_reg[15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    10.987    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue_reg[15]_i_26_n_0
    SLICE_X24Y127        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.209 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue_reg[15]_i_32/O[0]
                         net (fo=1, routed)           0.439    11.648    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue_reg[15]_i_32_n_7
    SLICE_X25Y126        LUT2 (Prop_lut2_I1_O)        0.299    11.947 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue[15]_i_39/O
                         net (fo=1, routed)           0.000    11.947    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue[15]_i_39_n_0
    SLICE_X25Y126        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.348 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue_reg[15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    12.348    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue_reg[15]_i_27_n_0
    SLICE_X25Y127        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.570 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue_reg[15]_i_20/O[0]
                         net (fo=1, routed)           0.567    13.137    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue_reg[15]_i_20_n_7
    SLICE_X26Y127        LUT2 (Prop_lut2_I1_O)        0.299    13.436 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue[15]_i_18/O
                         net (fo=1, routed)           0.000    13.436    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue[15]_i_18_n_0
    SLICE_X26Y127        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.016 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue_reg[15]_i_8/O[2]
                         net (fo=1, routed)           0.454    14.470    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue_reg[15]_i_8_n_5
    SLICE_X27Y126        LUT2 (Prop_lut2_I1_O)        0.302    14.772 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue[15]_i_11/O
                         net (fo=1, routed)           0.000    14.772    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue[15]_i_11_n_0
    SLICE_X27Y126        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.173 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.173    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue_reg[15]_i_6_n_0
    SLICE_X27Y127        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.395 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue_reg[15]_i_3/O[0]
                         net (fo=1, routed)           0.461    15.856    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue_reg[15]_i_3_n_7
    SLICE_X28Y126        LUT2 (Prop_lut2_I1_O)        0.299    16.155 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue[11]_i_3/O
                         net (fo=1, routed)           0.000    16.155    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue[11]_i_3_n_0
    SLICE_X28Y126        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.556 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.556    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue_reg[11]_i_1_n_0
    SLICE_X28Y127        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    16.779 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000    16.779    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue0[12]
    SLICE_X28Y127        FDRE                                         r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=9513, routed)        1.597    14.938    U_OV7670_VGA/U_Frame_Uart/clk_IBUF_BUFG
    SLICE_X28Y127        FDRE                                         r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue_reg[12]/C
                         clock pessimism              0.267    15.205    
                         clock uncertainty           -0.035    15.170    
    SLICE_X28Y127        FDRE (Setup_fdre_C_D)        0.062    15.232    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_blue_reg[12]
  -------------------------------------------------------------------
                         required time                         15.232    
                         arrival time                         -16.779    
  -------------------------------------------------------------------
                         slack                                 -1.547    

Slack (VIOLATED) :        -1.536ns  (required time - arrival time)
  Source:                 U_OV7670_VGA/U_Frame_Uart/window_green_reg[2][2][0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_green_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.545ns  (logic 7.300ns (63.232%)  route 4.245ns (36.768%))
  Logic Levels:           17  (CARRY4=11 LUT2=6)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=9513, routed)        1.546     5.067    U_OV7670_VGA/U_Frame_Uart/clk_IBUF_BUFG
    SLICE_X31Y84         FDSE                                         r  U_OV7670_VGA/U_Frame_Uart/window_green_reg[2][2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y84         FDSE (Prop_fdse_C_Q)         0.456     5.523 r  U_OV7670_VGA/U_Frame_Uart/window_green_reg[2][2][0]/Q
                         net (fo=11, routed)          0.601     6.123    U_OV7670_VGA/U_Frame_Uart/window_green_reg[2][2]_611[0]
    SLICE_X33Y84         LUT2 (Prop_lut2_I0_O)        0.124     6.247 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_green[15]_i_72/O
                         net (fo=1, routed)           0.000     6.247    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_green[15]_i_72_n_0
    SLICE_X33Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.797 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_green_reg[15]_i_67/CO[3]
                         net (fo=1, routed)           0.000     6.797    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_green_reg[15]_i_67_n_0
    SLICE_X33Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.019 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_green_reg[15]_i_68/O[0]
                         net (fo=1, routed)           0.495     7.515    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_green_reg[15]_i_68_n_7
    SLICE_X32Y86         LUT2 (Prop_lut2_I1_O)        0.299     7.814 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_green[15]_i_64/O
                         net (fo=1, routed)           0.000     7.814    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_green[15]_i_64_n_0
    SLICE_X32Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.215 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_green_reg[15]_i_58/CO[3]
                         net (fo=1, routed)           0.000     8.215    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_green_reg[15]_i_58_n_0
    SLICE_X32Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.437 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_green_reg[15]_i_56/O[0]
                         net (fo=1, routed)           0.588     9.025    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_green_reg[15]_i_56_n_7
    SLICE_X34Y87         LUT2 (Prop_lut2_I1_O)        0.299     9.324 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_green[15]_i_54/O
                         net (fo=1, routed)           0.000     9.324    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_green[15]_i_54_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.902 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_green_reg[15]_i_46/O[2]
                         net (fo=1, routed)           0.411    10.313    U_OV7670_VGA/U_Frame_Uart/C__0[9]
    SLICE_X35Y88         LUT2 (Prop_lut2_I1_O)        0.301    10.614 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_green[15]_i_44/O
                         net (fo=1, routed)           0.000    10.614    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_green[15]_i_44_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.194 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_green_reg[15]_i_32/O[2]
                         net (fo=1, routed)           0.553    11.747    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_green_reg[15]_i_32_n_5
    SLICE_X35Y91         LUT2 (Prop_lut2_I1_O)        0.302    12.049 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_green[15]_i_30/O
                         net (fo=1, routed)           0.000    12.049    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_green[15]_i_30_n_0
    SLICE_X35Y91         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.629 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_green_reg[15]_i_20/O[2]
                         net (fo=1, routed)           0.432    13.060    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_green_reg[15]_i_20_n_5
    SLICE_X34Y92         LUT2 (Prop_lut2_I1_O)        0.302    13.362 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_green[15]_i_16/O
                         net (fo=1, routed)           0.000    13.362    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_green[15]_i_16_n_0
    SLICE_X34Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.738 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_green_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    13.738    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_green_reg[15]_i_8_n_0
    SLICE_X34Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.957 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_green_reg[15]_i_5/O[0]
                         net (fo=1, routed)           0.585    14.542    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_green_reg[15]_i_5_n_7
    SLICE_X32Y93         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.935    15.477 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_green_reg[15]_i_3/O[3]
                         net (fo=1, routed)           0.580    16.058    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_green_reg[15]_i_3_n_4
    SLICE_X33Y93         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.554    16.612 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_green_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000    16.612    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_green0[14]
    SLICE_X33Y93         FDRE                                         r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_green_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=9513, routed)        1.435    14.776    U_OV7670_VGA/U_Frame_Uart/clk_IBUF_BUFG
    SLICE_X33Y93         FDRE                                         r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_green_reg[14]/C
                         clock pessimism              0.273    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X33Y93         FDRE (Setup_fdre_C_D)        0.062    15.076    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_green_reg[14]
  -------------------------------------------------------------------
                         required time                         15.076    
                         arrival time                         -16.612    
  -------------------------------------------------------------------
                         slack                                 -1.536    

Slack (VIOLATED) :        -1.529ns  (required time - arrival time)
  Source:                 U_OV7670_VGA/U_Frame_Uart/window_red_reg[2][2][0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.526ns  (logic 7.506ns (65.123%)  route 4.020ns (34.877%))
  Logic Levels:           21  (CARRY4=13 LUT2=8)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=9513, routed)        1.553     5.074    U_OV7670_VGA/U_Frame_Uart/clk_IBUF_BUFG
    SLICE_X36Y56         FDSE                                         r  U_OV7670_VGA/U_Frame_Uart/window_red_reg[2][2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDSE (Prop_fdse_C_Q)         0.456     5.530 r  U_OV7670_VGA/U_Frame_Uart/window_red_reg[2][2][0]/Q
                         net (fo=11, routed)          0.601     6.131    U_OV7670_VGA/U_Frame_Uart/window_red_reg[2][2]_239[0]
    SLICE_X39Y56         LUT2 (Prop_lut2_I0_O)        0.124     6.255 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red[15]_i_73/O
                         net (fo=1, routed)           0.000     6.255    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red[15]_i_73_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.835 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red_reg[15]_i_68/O[2]
                         net (fo=1, routed)           0.619     7.454    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red_reg[15]_i_68_n_5
    SLICE_X41Y57         LUT2 (Prop_lut2_I1_O)        0.302     7.756 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red[15]_i_67/O
                         net (fo=1, routed)           0.000     7.756    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red[15]_i_67_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.336 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red_reg[15]_i_59/O[2]
                         net (fo=1, routed)           0.421     8.757    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red_reg[15]_i_59_n_5
    SLICE_X40Y58         LUT2 (Prop_lut2_I1_O)        0.302     9.059 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red[15]_i_50/O
                         net (fo=1, routed)           0.000     9.059    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red[15]_i_50_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.460 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red_reg[15]_i_39/CO[3]
                         net (fo=1, routed)           0.000     9.460    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red_reg[15]_i_39_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.682 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red_reg[15]_i_47/O[0]
                         net (fo=1, routed)           0.308     9.990    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red_reg[15]_i_47_n_7
    SLICE_X39Y59         LUT2 (Prop_lut2_I1_O)        0.299    10.289 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red[15]_i_36/O
                         net (fo=1, routed)           0.000    10.289    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red[15]_i_36_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.690 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red_reg[15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.690    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red_reg[15]_i_27_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.912 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red_reg[15]_i_33/O[0]
                         net (fo=1, routed)           0.440    11.352    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red_reg[15]_i_33_n_7
    SLICE_X38Y59         LUT2 (Prop_lut2_I1_O)        0.299    11.651 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red[15]_i_40/O
                         net (fo=1, routed)           0.000    11.651    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red[15]_i_40_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.027 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red_reg[15]_i_28/CO[3]
                         net (fo=1, routed)           0.000    12.027    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red_reg[15]_i_28_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.246 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red_reg[15]_i_21/O[0]
                         net (fo=1, routed)           0.605    12.851    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red_reg[15]_i_21_n_7
    SLICE_X37Y59         LUT2 (Prop_lut2_I1_O)        0.295    13.146 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red[15]_i_19/O
                         net (fo=1, routed)           0.000    13.146    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red[15]_i_19_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.726 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red_reg[15]_i_9/O[2]
                         net (fo=1, routed)           0.597    14.323    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red_reg[15]_i_9_n_5
    SLICE_X37Y62         LUT2 (Prop_lut2_I1_O)        0.302    14.625 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red[15]_i_12/O
                         net (fo=1, routed)           0.000    14.625    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red[15]_i_12_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.026 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.026    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red_reg[15]_i_7_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.248 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red_reg[15]_i_4/O[0]
                         net (fo=1, routed)           0.429    15.677    U_OV7670_VGA/U_Frame_Uart/C[11]
    SLICE_X36Y62         LUT2 (Prop_lut2_I1_O)        0.299    15.976 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red[11]_i_3/O
                         net (fo=1, routed)           0.000    15.976    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red[11]_i_3_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.377 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.377    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red_reg[11]_i_1_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    16.600 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red_reg[15]_i_2/O[0]
                         net (fo=1, routed)           0.000    16.600    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red0[12]
    SLICE_X36Y63         FDRE                                         r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=9513, routed)        1.430    14.771    U_OV7670_VGA/U_Frame_Uart/clk_IBUF_BUFG
    SLICE_X36Y63         FDRE                                         r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red_reg[12]/C
                         clock pessimism              0.273    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X36Y63         FDRE (Setup_fdre_C_D)        0.062    15.071    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_red_reg[12]
  -------------------------------------------------------------------
                         required time                         15.071    
                         arrival time                         -16.600    
  -------------------------------------------------------------------
                         slack                                 -1.529    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 U_btn_deb4/sync_1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_btn_deb4/cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.211ns (42.072%)  route 0.291ns (57.928%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=9513, routed)        0.555     1.438    U_btn_deb4/clk_IBUF_BUFG
    SLICE_X34Y31         FDCE                                         r  U_btn_deb4/sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDCE (Prop_fdce_C_Q)         0.164     1.602 r  U_btn_deb4/sync_1_reg/Q
                         net (fo=23, routed)          0.291     1.893    U_btn_deb4/sync_1_reg_n_0
    SLICE_X42Y32         LUT4 (Prop_lut4_I2_O)        0.047     1.940 r  U_btn_deb4/cnt[8]_i_1__2/O
                         net (fo=1, routed)           0.000     1.940    U_btn_deb4/cnt[8]_i_1__2_n_0
    SLICE_X42Y32         FDCE                                         r  U_btn_deb4/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=9513, routed)        0.825     1.952    U_btn_deb4/clk_IBUF_BUFG
    SLICE_X42Y32         FDCE                                         r  U_btn_deb4/cnt_reg[8]/C
                         clock pessimism             -0.249     1.703    
    SLICE_X42Y32         FDCE (Hold_fdce_C_D)         0.131     1.834    U_btn_deb4/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 U_btn_deb4/sync_1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_btn_deb4/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.210ns (41.804%)  route 0.292ns (58.196%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=9513, routed)        0.555     1.438    U_btn_deb4/clk_IBUF_BUFG
    SLICE_X34Y31         FDCE                                         r  U_btn_deb4/sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDCE (Prop_fdce_C_Q)         0.164     1.602 r  U_btn_deb4/sync_1_reg/Q
                         net (fo=23, routed)          0.292     1.894    U_btn_deb4/sync_1_reg_n_0
    SLICE_X42Y31         LUT4 (Prop_lut4_I2_O)        0.046     1.940 r  U_btn_deb4/cnt[1]_i_1__2/O
                         net (fo=1, routed)           0.000     1.940    U_btn_deb4/cnt[1]_i_1__2_n_0
    SLICE_X42Y31         FDCE                                         r  U_btn_deb4/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=9513, routed)        0.824     1.951    U_btn_deb4/clk_IBUF_BUFG
    SLICE_X42Y31         FDCE                                         r  U_btn_deb4/cnt_reg[1]/C
                         clock pessimism             -0.249     1.702    
    SLICE_X42Y31         FDCE (Hold_fdce_C_D)         0.131     1.833    U_btn_deb4/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 U_btn_deb4/sync_1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_btn_deb4/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.209ns (41.840%)  route 0.291ns (58.160%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=9513, routed)        0.555     1.438    U_btn_deb4/clk_IBUF_BUFG
    SLICE_X34Y31         FDCE                                         r  U_btn_deb4/sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDCE (Prop_fdce_C_Q)         0.164     1.602 r  U_btn_deb4/sync_1_reg/Q
                         net (fo=23, routed)          0.291     1.893    U_btn_deb4/sync_1_reg_n_0
    SLICE_X42Y32         LUT4 (Prop_lut4_I2_O)        0.045     1.938 r  U_btn_deb4/cnt[7]_i_1__2/O
                         net (fo=1, routed)           0.000     1.938    U_btn_deb4/cnt[7]_i_1__2_n_0
    SLICE_X42Y32         FDCE                                         r  U_btn_deb4/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=9513, routed)        0.825     1.952    U_btn_deb4/clk_IBUF_BUFG
    SLICE_X42Y32         FDCE                                         r  U_btn_deb4/cnt_reg[7]/C
                         clock pessimism             -0.249     1.703    
    SLICE_X42Y32         FDCE (Hold_fdce_C_D)         0.121     1.824    U_btn_deb4/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 U_btn_deb4/sync_1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_btn_deb4/btn_db_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.209ns (41.688%)  route 0.292ns (58.312%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=9513, routed)        0.555     1.438    U_btn_deb4/clk_IBUF_BUFG
    SLICE_X34Y31         FDCE                                         r  U_btn_deb4/sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDCE (Prop_fdce_C_Q)         0.164     1.602 r  U_btn_deb4/sync_1_reg/Q
                         net (fo=23, routed)          0.292     1.894    U_btn_deb4/sync_1_reg_n_0
    SLICE_X42Y31         LUT3 (Prop_lut3_I1_O)        0.045     1.939 r  U_btn_deb4/btn_db_i_1__2/O
                         net (fo=1, routed)           0.000     1.939    U_btn_deb4/btn_db_i_1__2_n_0
    SLICE_X42Y31         FDCE                                         r  U_btn_deb4/btn_db_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=9513, routed)        0.824     1.951    U_btn_deb4/clk_IBUF_BUFG
    SLICE_X42Y31         FDCE                                         r  U_btn_deb4/btn_db_reg/C
                         clock pessimism             -0.249     1.702    
    SLICE_X42Y31         FDCE (Hold_fdce_C_D)         0.120     1.822    U_btn_deb4/btn_db_reg
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 U_CU/U_CU/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CU/U_CU/is_pass_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.186ns (38.879%)  route 0.292ns (61.121%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=9513, routed)        0.559     1.442    U_CU/U_CU/clk_IBUF_BUFG
    SLICE_X35Y37         FDCE                                         r  U_CU/U_CU/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  U_CU/U_CU/FSM_sequential_state_reg[0]/Q
                         net (fo=36, routed)          0.292     1.876    U_CU/U_CU/state[0]
    SLICE_X36Y37         LUT6 (Prop_lut6_I3_O)        0.045     1.921 r  U_CU/U_CU/is_pass[0]_i_1/O
                         net (fo=1, routed)           0.000     1.921    U_CU/U_CU/is_pass[0]_i_1_n_0
    SLICE_X36Y37         FDCE                                         r  U_CU/U_CU/is_pass_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=9513, routed)        0.828     1.955    U_CU/U_CU/clk_IBUF_BUFG
    SLICE_X36Y37         FDCE                                         r  U_CU/U_CU/is_pass_reg[0]/C
                         clock pessimism             -0.249     1.706    
    SLICE_X36Y37         FDCE (Hold_fdce_C_D)         0.091     1.797    U_CU/U_CU/is_pass_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_green_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_VGA/U_Frame_Uart/green_line_reg[2][1][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.186ns (33.418%)  route 0.371ns (66.582%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=9513, routed)        0.561     1.444    U_OV7670_VGA/U_Frame_Uart/clk_IBUF_BUFG
    SLICE_X33Y93         FDRE                                         r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_green_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_green_reg[15]/Q
                         net (fo=1, routed)           0.107     1.692    U_OV7670_VGA/U_Frame_Uart/tmp_gaussian_green[15]
    SLICE_X35Y93         LUT4 (Prop_lut4_I0_O)        0.045     1.737 r  U_OV7670_VGA/U_Frame_Uart/green_line[2][1][7]_i_1/O
                         net (fo=120, routed)         0.264     2.001    U_OV7670_VGA/U_Frame_Uart/green_line[2][1][7]_i_1_n_0
    SLICE_X35Y100        FDRE                                         r  U_OV7670_VGA/U_Frame_Uart/green_line_reg[2][1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=9513, routed)        0.917     2.045    U_OV7670_VGA/U_Frame_Uart/clk_IBUF_BUFG
    SLICE_X35Y100        FDRE                                         r  U_OV7670_VGA/U_Frame_Uart/green_line_reg[2][1][7]/C
                         clock pessimism             -0.249     1.796    
    SLICE_X35Y100        FDRE (Hold_fdre_C_D)         0.070     1.866    U_OV7670_VGA/U_Frame_Uart/green_line_reg[2][1][7]
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 U_CU/U_CU/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CU/U_CU/WEN_REG_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.773%)  route 0.088ns (32.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=9513, routed)        0.559     1.442    U_CU/U_CU/clk_IBUF_BUFG
    SLICE_X35Y37         FDCE                                         r  U_CU/U_CU/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  U_CU/U_CU/FSM_sequential_state_reg[1]/Q
                         net (fo=27, routed)          0.088     1.672    U_CU/U_CU/u_tick_500ms/state[1]
    SLICE_X34Y37         LUT6 (Prop_lut6_I1_O)        0.045     1.717 r  U_CU/U_CU/u_tick_500ms/WEN_REG_i_1/O
                         net (fo=1, routed)           0.000     1.717    U_CU/U_CU/u_tick_500ms_n_1
    SLICE_X34Y37         FDCE                                         r  U_CU/U_CU/WEN_REG_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=9513, routed)        0.827     1.954    U_CU/U_CU/clk_IBUF_BUFG
    SLICE_X34Y37         FDCE                                         r  U_CU/U_CU/WEN_REG_reg/C
                         clock pessimism             -0.499     1.455    
    SLICE_X34Y37         FDCE (Hold_fdce_C_D)         0.121     1.576    U_CU/U_CU/WEN_REG_reg
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 U_OV7670_VGA/u_sccb/U_SCCB_controlUnit/r_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_VGA/u_sccb/U_SCCB_controlUnit/r_addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.267%)  route 0.091ns (32.733%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=9513, routed)        0.646     1.530    U_OV7670_VGA/u_sccb/U_SCCB_controlUnit/clk_IBUF_BUFG
    SLICE_X13Y145        FDRE                                         r  U_OV7670_VGA/u_sccb/U_SCCB_controlUnit/r_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y145        FDRE (Prop_fdre_C_Q)         0.141     1.671 r  U_OV7670_VGA/u_sccb/U_SCCB_controlUnit/r_addr_reg[5]/Q
                         net (fo=5, routed)           0.091     1.761    U_OV7670_VGA/u_sccb/U_SCCB_controlUnit/r_addr_reg[5]
    SLICE_X12Y145        LUT3 (Prop_lut3_I2_O)        0.045     1.806 r  U_OV7670_VGA/u_sccb/U_SCCB_controlUnit/r_addr[6]_i_2/O
                         net (fo=1, routed)           0.000     1.806    U_OV7670_VGA/u_sccb/U_SCCB_controlUnit/r_addr[6]_i_2_n_0
    SLICE_X12Y145        FDRE                                         r  U_OV7670_VGA/u_sccb/U_SCCB_controlUnit/r_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=9513, routed)        0.920     2.048    U_OV7670_VGA/u_sccb/U_SCCB_controlUnit/clk_IBUF_BUFG
    SLICE_X12Y145        FDRE                                         r  U_OV7670_VGA/u_sccb/U_SCCB_controlUnit/r_addr_reg[6]/C
                         clock pessimism             -0.505     1.543    
    SLICE_X12Y145        FDRE (Hold_fdre_C_D)         0.120     1.663    U_OV7670_VGA/u_sccb/U_SCCB_controlUnit/r_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 U_OV7670_VGA/u_sccb/U_SCCB_controlUnit/dataBit_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_VGA/u_sccb/U_SCCB_controlUnit/dataBit_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=9513, routed)        0.646     1.530    U_OV7670_VGA/u_sccb/U_SCCB_controlUnit/clk_IBUF_BUFG
    SLICE_X9Y146         FDSE                                         r  U_OV7670_VGA/u_sccb/U_SCCB_controlUnit/dataBit_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y146         FDSE (Prop_fdse_C_Q)         0.141     1.671 r  U_OV7670_VGA/u_sccb/U_SCCB_controlUnit/dataBit_reg[2]/Q
                         net (fo=7, routed)           0.110     1.781    U_OV7670_VGA/u_sccb/U_SCCB_controlUnit/dataBit_reg_n_0_[2]
    SLICE_X8Y146         LUT5 (Prop_lut5_I1_O)        0.045     1.826 r  U_OV7670_VGA/u_sccb/U_SCCB_controlUnit/dataBit[3]_i_1/O
                         net (fo=1, routed)           0.000     1.826    U_OV7670_VGA/u_sccb/U_SCCB_controlUnit/dataBit[3]_i_1_n_0
    SLICE_X8Y146         FDRE                                         r  U_OV7670_VGA/u_sccb/U_SCCB_controlUnit/dataBit_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=9513, routed)        0.921     2.049    U_OV7670_VGA/u_sccb/U_SCCB_controlUnit/clk_IBUF_BUFG
    SLICE_X8Y146         FDRE                                         r  U_OV7670_VGA/u_sccb/U_SCCB_controlUnit/dataBit_reg[3]/C
                         clock pessimism             -0.506     1.543    
    SLICE_X8Y146         FDRE (Hold_fdre_C_D)         0.120     1.663    U_OV7670_VGA/u_sccb/U_SCCB_controlUnit/dataBit_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 U_CU/U_CU/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CU/U_CU/time_over_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.189ns (34.786%)  route 0.354ns (65.214%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=9513, routed)        0.559     1.442    U_CU/U_CU/clk_IBUF_BUFG
    SLICE_X35Y37         FDCE                                         r  U_CU/U_CU/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  U_CU/U_CU/FSM_sequential_state_reg[0]/Q
                         net (fo=36, routed)          0.354     1.937    U_CU/U_CU/state[0]
    SLICE_X36Y36         LUT5 (Prop_lut5_I1_O)        0.048     1.985 r  U_CU/U_CU/time_over[0]_i_1/O
                         net (fo=1, routed)           0.000     1.985    U_CU/U_CU/time_over[0]_i_1_n_0
    SLICE_X36Y36         FDCE                                         r  U_CU/U_CU/time_over_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=9513, routed)        0.827     1.954    U_CU/U_CU/clk_IBUF_BUFG
    SLICE_X36Y36         FDCE                                         r  U_CU/U_CU/time_over_reg[0]/C
                         clock pessimism             -0.249     1.705    
    SLICE_X36Y36         FDCE (Hold_fdce_C_D)         0.105     1.810    U_CU/U_CU/time_over_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.175    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y4    U_OV7670_VGA/U_CaptureBuffer/mem_reg_0_8/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y5    U_OV7670_VGA/U_FrameBuffer/mem_reg_0_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4    U_OV7670_VGA/U_CaptureBuffer/mem_reg_0_9/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y2    U_OV7670_VGA/U_FrameBuffer/mem_reg_0_4/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y9    U_OV7670_VGA/U_FrameBuffer/mem_reg_0_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y7    U_OV7670_VGA/U_FrameBuffer/mem_reg_0_5/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y6    U_OV7670_VGA/U_FrameBuffer/mem_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y6    U_OV7670_VGA/U_FrameBuffer/mem_reg_0_6/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y1    U_OV7670_VGA/U_FrameBuffer/mem_reg_0_10/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y2    U_OV7670_VGA/U_FrameBuffer/mem_reg_0_7/CLKBWRCLK
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X21Y129  U_OV7670_VGA/U_Frame_Uart/window_blue_reg[2][2][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y121  U_OV7670_VGA/U_Frame_Uart/blue_line_reg[1][0][5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X20Y119  U_OV7670_VGA/U_Frame_Uart/blue_line_reg[1][0][7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y129   U_OV7670_VGA/U_Frame_Uart/blue_line_reg[1][102][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y120  U_OV7670_VGA/U_Frame_Uart/blue_line_reg[1][108][7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y128  U_OV7670_VGA/U_Frame_Uart/blue_line_reg[1][109][5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y120  U_OV7670_VGA/U_Frame_Uart/blue_line_reg[1][10][5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y128  U_OV7670_VGA/U_Frame_Uart/blue_line_reg[1][110][5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X24Y121  U_OV7670_VGA/U_Frame_Uart/blue_line_reg[1][114][7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y121  U_OV7670_VGA/U_Frame_Uart/blue_line_reg[1][117][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X27Y110  U_OV7670_VGA/U_Frame_Uart/green_line_reg[1][54][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y72   U_OV7670_VGA/U_Frame_Uart/green_line_reg[1][55][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y72   U_OV7670_VGA/U_Frame_Uart/green_line_reg[1][55][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y108   U_OV7670_VGA/U_Frame_Uart/green_line_reg[1][55][4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y109  U_OV7670_VGA/U_Frame_Uart/green_line_reg[1][55][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y72   U_OV7670_VGA/U_Frame_Uart/green_line_reg[1][56][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y72   U_OV7670_VGA/U_Frame_Uart/green_line_reg[1][56][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y103  U_OV7670_VGA/U_Frame_Uart/green_line_reg[1][56][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y111   U_OV7670_VGA/U_Frame_Uart/green_line_reg[1][56][4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y110  U_OV7670_VGA/U_Frame_Uart/green_line_reg[1][56][5]/C



