{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Performance Effort timing performance increased compilation time " "High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1649489997892 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1649489997908 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "de10lite_scr1 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"de10lite_scr1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1649489997986 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1649489998024 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1649489998024 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "de10lite_sopc:i_soc\|de10lite_sopc_sys_pll:sys_pll\|de10lite_sopc_sys_pll_altpll_v0g2:sd1\|pll7 MAX 10 PLL " "Implemented PLL \"de10lite_sopc:i_soc\|de10lite_sopc_sys_pll:sys_pll\|de10lite_sopc_sys_pll_altpll_v0g2:sd1\|pll7\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "de10lite_sopc:i_soc\|de10lite_sopc_sys_pll:sys_pll\|de10lite_sopc_sys_pll_altpll_v0g2:sd1\|wire_pll7_clk\[0\] 2 5 0 0 " "Implementing clock multiplication of 2, clock division of 5, and phase shift of 0 degrees (0 ps) for de10lite_sopc:i_soc\|de10lite_sopc_sys_pll:sys_pll\|de10lite_sopc_sys_pll_altpll_v0g2:sd1\|wire_pll7_clk\[0\] port" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_sys_pll.v" "" { Text "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_sys_pll.v" 151 -1 0 } } { "" "" { Generic "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 1081 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1649489998140 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "de10lite_sopc:i_soc\|de10lite_sopc_sys_pll:sys_pll\|de10lite_sopc_sys_pll_altpll_v0g2:sd1\|wire_pll7_clk\[1\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for de10lite_sopc:i_soc\|de10lite_sopc_sys_pll:sys_pll\|de10lite_sopc_sys_pll_altpll_v0g2:sd1\|wire_pll7_clk\[1\] port" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_sys_pll.v" "" { Text "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_sys_pll.v" 151 -1 0 } } { "" "" { Generic "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 1082 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1649489998140 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "de10lite_sopc:i_soc\|de10lite_sopc_sys_pll:sys_pll\|de10lite_sopc_sys_pll_altpll_v0g2:sd1\|wire_pll7_clk\[2\] 2 1 108 3000 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 108 degrees (3000 ps) for de10lite_sopc:i_soc\|de10lite_sopc_sys_pll:sys_pll\|de10lite_sopc_sys_pll_altpll_v0g2:sd1\|wire_pll7_clk\[2\] port" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_sys_pll.v" "" { Text "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_sys_pll.v" 151 -1 0 } } { "" "" { Generic "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 1083 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1649489998140 ""}  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_sys_pll.v" "" { Text "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_sys_pll.v" 151 -1 0 } } { "" "" { Generic "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 1081 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1649489998140 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1649489998541 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1649489998541 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1649489999217 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1649489999217 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1649489999217 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1649489999217 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1649489999217 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1649489999217 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1649489999217 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1649489999217 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1649489999217 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1649489999217 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1649489999217 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1649489999217 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1649489999217 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1649489999217 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 25247 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1649489999233 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 25249 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1649489999233 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 25251 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1649489999233 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 25253 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1649489999233 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 25255 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1649489999233 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 25257 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1649489999233 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 25259 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1649489999233 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 25261 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1649489999233 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1649489999233 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1649489999233 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1649489999233 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1649489999233 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1649489999233 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1649489999241 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1649490000113 ""}
{ "Info" "ISTA_SDC_FOUND" "de10lite_scr1.sdc " "Reading SDC File: 'de10lite_scr1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1649490002305 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "i_soc\|sys_pll\|sd1\|pll7\|clk\[0\] " " You called derive_pll_clocks. User-defined clock found on pll: i_soc\|sys_pll\|sd1\|pll7\|clk\[0\]. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Fitter" 0 -1 1649490002346 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "i_soc\|sys_pll\|sd1\|pll7\|clk\[1\] " " You called derive_pll_clocks. User-defined clock found on pll: i_soc\|sys_pll\|sd1\|pll7\|clk\[1\]. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Fitter" 0 -1 1649490002346 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "i_soc\|sys_pll\|sd1\|pll7\|clk\[2\] " " You called derive_pll_clocks. User-defined clock found on pll: i_soc\|sys_pll\|sd1\|pll7\|clk\[2\]. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Fitter" 0 -1 1649490002346 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1649490002346 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/freddy gabbay/onedrive - ruppin academic center/documents/riscv project/technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'c:/users/freddy gabbay/onedrive - ruppin academic center/documents/riscv project/technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1649490002346 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/freddy gabbay/onedrive - ruppin academic center/documents/riscv project/technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/freddy gabbay/onedrive - ruppin academic center/documents/riscv project/technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1649490002357 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1649490002511 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1649490002521 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 6 clocks " "Found 6 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1649490002521 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1649490002521 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000    CLK_SDRAM " "  10.000    CLK_SDRAM" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1649490002521 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 CLK_SDRAM_EXT " "  10.000 CLK_SDRAM_EXT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1649490002521 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 CLK_SDRAM_EXT_VIRT " "  10.000 CLK_SDRAM_EXT_VIRT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1649490002521 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  50.000      CPU_CLK " "  50.000      CPU_CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1649490002521 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 200.000     JTAG_TCK " " 200.000     JTAG_TCK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1649490002521 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 MAX10_CLK2_50 " "  20.000 MAX10_CLK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1649490002521 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1649490002521 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "de10lite_sopc:i_soc\|de10lite_sopc_sys_pll:sys_pll\|de10lite_sopc_sys_pll_altpll_v0g2:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node de10lite_sopc:i_soc\|de10lite_sopc_sys_pll:sys_pll\|de10lite_sopc_sys_pll_altpll_v0g2:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1649490003563 ""}  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_sys_pll.v" "" { Text "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_sys_pll.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 1081 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1649490003563 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "de10lite_sopc:i_soc\|de10lite_sopc_sys_pll:sys_pll\|de10lite_sopc_sys_pll_altpll_v0g2:sd1\|wire_pll7_clk\[1\] (placed in counter C1 of PLL_4) " "Automatically promoted node de10lite_sopc:i_soc\|de10lite_sopc_sys_pll:sys_pll\|de10lite_sopc_sys_pll_altpll_v0g2:sd1\|wire_pll7_clk\[1\] (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1649490003563 ""}  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_sys_pll.v" "" { Text "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_sys_pll.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 1081 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1649490003563 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "de10lite_sopc:i_soc\|de10lite_sopc_sys_pll:sys_pll\|de10lite_sopc_sys_pll_altpll_v0g2:sd1\|wire_pll7_clk\[2\] (placed in counter C2 of PLL_4) " "Automatically promoted node de10lite_sopc:i_soc\|de10lite_sopc_sys_pll:sys_pll\|de10lite_sopc_sys_pll_altpll_v0g2:sd1\|wire_pll7_clk\[2\] (placed in counter C2 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1649490003563 ""}  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_sys_pll.v" "" { Text "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_sys_pll.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 1081 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1649490003563 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "de10lite_sopc:i_soc\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node de10lite_sopc:i_soc\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1649490003563 ""}  } { { "db/ip/de10lite_sopc/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 452 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1649490003563 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_scu:i_scu\|scr1_reset_qlfy_adapter_cell_sync:i_core_rstn_qlfy_adapter_cell_sync\|scr1_reset_buf_cell:i_reset_output_buf\|reset_n_status_ff  " "Automatically promoted node scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_scu:i_scu\|scr1_reset_qlfy_adapter_cell_sync:i_core_rstn_qlfy_adapter_cell_sync\|scr1_reset_buf_cell:i_reset_output_buf\|reset_n_status_ff " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1649490003563 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_scu:i_scu\|scr1_data_sync_cell:i_core_rstn_status_sync\|data_dff\[0\] " "Destination node scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_scu:i_scu\|scr1_data_sync_cell:i_core_rstn_status_sync\|data_dff\[0\]" {  } { { "../../../scr1/src/core/primitives/scr1_reset_cells.sv" "" { Text "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/scr1/src/core/primitives/scr1_reset_cells.sv" 135 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 8247 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1649490003563 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1649490003563 ""}  } { { "../../../scr1/src/core/primitives/scr1_reset_cells.sv" "" { Text "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/scr1/src/core/primitives/scr1_reset_cells.sv" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 8249 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1649490003563 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "de10lite_sopc:i_soc\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node de10lite_sopc:i_soc\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1649490003563 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "de10lite_sopc:i_soc\|de10lite_sopc_sdram:sdram\|active_rnw " "Destination node de10lite_sopc:i_soc\|de10lite_sopc_sdram:sdram\|active_rnw" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_sdram.v" "" { Text "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_sdram.v" 215 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 1428 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1649490003563 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "de10lite_sopc:i_soc\|de10lite_sopc_sdram:sdram\|active_addr\[10\] " "Destination node de10lite_sopc:i_soc\|de10lite_sopc_sdram:sdram\|active_addr\[10\]" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_sdram.v" "" { Text "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_sdram.v" 442 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 1339 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1649490003563 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "de10lite_sopc:i_soc\|de10lite_sopc_sdram:sdram\|active_addr\[24\] " "Destination node de10lite_sopc:i_soc\|de10lite_sopc_sdram:sdram\|active_addr\[24\]" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_sdram.v" "" { Text "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_sdram.v" 442 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 1325 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1649490003563 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "de10lite_sopc:i_soc\|de10lite_sopc_sdram:sdram\|active_addr\[11\] " "Destination node de10lite_sopc:i_soc\|de10lite_sopc_sdram:sdram\|active_addr\[11\]" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_sdram.v" "" { Text "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_sdram.v" 442 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 1338 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1649490003563 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "de10lite_sopc:i_soc\|de10lite_sopc_sdram:sdram\|active_addr\[12\] " "Destination node de10lite_sopc:i_soc\|de10lite_sopc_sdram:sdram\|active_addr\[12\]" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_sdram.v" "" { Text "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_sdram.v" 442 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 1337 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1649490003563 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "de10lite_sopc:i_soc\|de10lite_sopc_sdram:sdram\|active_addr\[13\] " "Destination node de10lite_sopc:i_soc\|de10lite_sopc_sdram:sdram\|active_addr\[13\]" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_sdram.v" "" { Text "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_sdram.v" 442 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 1336 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1649490003563 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "de10lite_sopc:i_soc\|de10lite_sopc_sdram:sdram\|active_addr\[14\] " "Destination node de10lite_sopc:i_soc\|de10lite_sopc_sdram:sdram\|active_addr\[14\]" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_sdram.v" "" { Text "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_sdram.v" 442 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 1335 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1649490003563 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "de10lite_sopc:i_soc\|de10lite_sopc_sdram:sdram\|active_addr\[15\] " "Destination node de10lite_sopc:i_soc\|de10lite_sopc_sdram:sdram\|active_addr\[15\]" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_sdram.v" "" { Text "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_sdram.v" 442 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 1334 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1649490003563 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "de10lite_sopc:i_soc\|de10lite_sopc_sdram:sdram\|active_addr\[16\] " "Destination node de10lite_sopc:i_soc\|de10lite_sopc_sdram:sdram\|active_addr\[16\]" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_sdram.v" "" { Text "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_sdram.v" 442 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 1333 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1649490003563 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "de10lite_sopc:i_soc\|de10lite_sopc_sdram:sdram\|active_addr\[17\] " "Destination node de10lite_sopc:i_soc\|de10lite_sopc_sdram:sdram\|active_addr\[17\]" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_sdram.v" "" { Text "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_sdram.v" 442 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 1332 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1649490003563 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1649490003563 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1649490003563 ""}  } { { "db/ip/de10lite_sopc/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 7152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1649490003563 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_scu:i_scu\|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync\|scr1_reset_buf_cell:i_reset_output_buf\|reset_n_status_ff  " "Automatically promoted node scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_scu:i_scu\|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync\|scr1_reset_buf_cell:i_reset_output_buf\|reset_n_status_ff " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1649490003565 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_scu:i_scu\|scr1_data_sync_cell:i_sys_rstn_status_sync\|data_dff\[0\] " "Destination node scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_scu:i_scu\|scr1_data_sync_cell:i_sys_rstn_status_sync\|data_dff\[0\]" {  } { { "../../../scr1/src/core/primitives/scr1_reset_cells.sv" "" { Text "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/scr1/src/core/primitives/scr1_reset_cells.sv" 135 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 7001 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1649490003565 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "de10lite_sopc:i_soc\|altera_reset_sequencer:reset_sequencer_0\|altera_reset_controller:reset_in_sync\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain\[2\]~0 " "Destination node de10lite_sopc:i_soc\|altera_reset_sequencer:reset_sequencer_0\|altera_reset_controller:reset_in_sync\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain\[2\]~0" {  } { { "db/ip/de10lite_sopc/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_reset_synchronizer.v" 75 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 20683 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1649490003565 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1649490003565 ""}  } { { "../../../scr1/src/core/primitives/scr1_reset_cells.sv" "" { Text "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/scr1/src/core/primitives/scr1_reset_cells.sv" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 7003 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1649490003565 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "scr1_top_ahb:i_scr1\|scr1_reset_and2_cell:i_tapc_rstn_and2_cell\|WideAnd0  " "Automatically promoted node scr1_top_ahb:i_scr1\|scr1_reset_and2_cell:i_tapc_rstn_and2_cell\|WideAnd0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1649490003565 ""}  } { { "../../../scr1/src/core/primitives/scr1_reset_cells.sv" "" { Text "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/scr1/src/core/primitives/scr1_reset_cells.sv" 204 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 7085 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1649490003565 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "de10lite_sopc:i_soc\|altera_reset_sequencer:reset_sequencer_0\|reset_out\[0\]  " "Automatically promoted node de10lite_sopc:i_soc\|altera_reset_sequencer:reset_sequencer_0\|reset_out\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1649490003565 ""}  } { { "db/ip/de10lite_sopc/submodules/altera_reset_sequencer.sv" "" { Text "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_reset_sequencer.sv" 616 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 1599 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1649490003565 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "de10lite_sopc:i_soc\|altera_reset_sequencer:reset_sequencer_0\|reset_out\[1\]  " "Automatically promoted node de10lite_sopc:i_soc\|altera_reset_sequencer:reset_sequencer_0\|reset_out\[1\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1649490003565 ""}  } { { "db/ip/de10lite_sopc/submodules/altera_reset_sequencer.sv" "" { Text "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_reset_sequencer.sv" 616 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 1598 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1649490003565 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1649490005008 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1649490005018 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1649490005018 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1649490005039 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 1 0 "Fitter" 0 -1 1649490005080 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1649490005080 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1649490005080 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1649490005080 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1649490005080 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1649490005080 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1649490005080 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1649490005080 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1649490005080 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1649490005080 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1649490005080 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1649490005080 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1649490005080 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1649490005080 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1649490005080 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1649490005080 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1649490005080 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1649490005080 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1649490005080 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1649490005080 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1649490005080 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1649490005080 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1649490005080 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1649490005080 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1649490005080 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1649490005080 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1649490005080 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1649490005080 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1649490005080 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 1 0 "Fitter" 0 -1 1649490005080 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1649490005080 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1649490005100 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1649490006759 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Input Buffer " "Packed 16 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1649490006775 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "53 I/O Output Buffer " "Packed 53 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1649490006775 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "42 " "Created 42 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1649490006775 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1649490006775 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "de10lite_sopc:i_soc\|de10lite_sopc_sys_pll:sys_pll\|de10lite_sopc_sys_pll_altpll_v0g2:sd1\|pll7 clk\[2\] DRAM_CLK~output " "PLL \"de10lite_sopc:i_soc\|de10lite_sopc_sys_pll:sys_pll\|de10lite_sopc_sys_pll_altpll_v0g2:sd1\|pll7\" output port clk\[2\] feeds output pin \"DRAM_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_sys_pll.v" "" { Text "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_sys_pll.v" 151 -1 0 } } { "db/ip/de10lite_sopc/submodules/de10lite_sopc_sys_pll.v" "" { Text "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_sys_pll.v" 299 0 0 } } { "db/ip/de10lite_sopc/de10lite_sopc.v" "" { Text "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/db/ip/de10lite_sopc/de10lite_sopc.v" 583 0 0 } } { "de10lite_scr1.sv" "" { Text "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/de10lite_scr1.sv" 495 0 0 } } { "de10lite_scr1.sv" "" { Text "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/de10lite_scr1.sv" 22 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1649490007000 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1649490007851 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:03 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:03" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1649490010477 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:11 " "Fitter preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649490010608 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1649490010631 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1649490012860 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649490015677 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1649490015777 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1649490056461 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:41 " "Fitter placement operations ending: elapsed time is 00:00:41" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649490056461 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1649490060835 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Router estimated average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "41 X33_Y11 X44_Y21 " "Router estimated peak interconnect usage is 41% of the available device resources in the region that extends from location X33_Y11 to location X44_Y21" {  } { { "loc" "" { Generic "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/" { { 1 { 0 "Router estimated peak interconnect usage is 41% of the available device resources in the region that extends from location X33_Y11 to location X44_Y21"} { { 12 { 0 ""} 33 11 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1649490069763 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1649490069763 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:27 " "Fitter routing operations ending: elapsed time is 00:00:27" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649490089442 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 12.03 " "Total time spent on timing analysis during the Fitter is 12.03 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1649490089902 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1649490089992 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1649490095246 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1649490095246 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1649490101186 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:15 " "Fitter post-fit operations ending: elapsed time is 00:00:15" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649490104756 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1649490106249 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "36 MAX 10 " "36 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3 V Schmitt Trigger A7 " "Pin KEY\[1\] uses I/O standard 3.3 V Schmitt Trigger at A7" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "de10lite_scr1.sv" "" { Text "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/de10lite_scr1.sv" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 409 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649490106333 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "JTAG_TDO 3.3-V LVTTL Y3 " "Pin JTAG_TDO uses I/O standard 3.3-V LVTTL at Y3" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { JTAG_TDO } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "JTAG_TDO" } } } } { "de10lite_scr1.sv" "" { Text "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/de10lite_scr1.sv" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 420 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649490106333 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL Y21 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at Y21" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "de10lite_scr1.sv" "" { Text "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/de10lite_scr1.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 334 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649490106333 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL Y20 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at Y20" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "de10lite_scr1.sv" "" { Text "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/de10lite_scr1.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 335 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649490106333 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL AA22 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at AA22" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "de10lite_scr1.sv" "" { Text "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/de10lite_scr1.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 336 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649490106333 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL AA21 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at AA21" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "de10lite_scr1.sv" "" { Text "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/de10lite_scr1.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 337 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649490106333 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL Y22 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at Y22" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "de10lite_scr1.sv" "" { Text "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/de10lite_scr1.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 338 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649490106333 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL W22 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at W22" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "de10lite_scr1.sv" "" { Text "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/de10lite_scr1.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 339 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649490106333 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL W20 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at W20" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "de10lite_scr1.sv" "" { Text "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/de10lite_scr1.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 340 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649490106333 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL V21 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at V21" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "de10lite_scr1.sv" "" { Text "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/de10lite_scr1.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 341 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649490106333 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL P21 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at P21" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "de10lite_scr1.sv" "" { Text "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/de10lite_scr1.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 342 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649490106333 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL J22 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at J22" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "de10lite_scr1.sv" "" { Text "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/de10lite_scr1.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 343 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649490106333 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL H21 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at H21" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "de10lite_scr1.sv" "" { Text "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/de10lite_scr1.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 344 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649490106333 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL H22 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at H22" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "de10lite_scr1.sv" "" { Text "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/de10lite_scr1.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 345 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649490106333 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL G22 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at G22" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "de10lite_scr1.sv" "" { Text "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/de10lite_scr1.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 346 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649490106333 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL G20 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at G20" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "de10lite_scr1.sv" "" { Text "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/de10lite_scr1.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 347 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649490106333 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL G19 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at G19" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "de10lite_scr1.sv" "" { Text "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/de10lite_scr1.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 348 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649490106333 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL F22 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at F22" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "de10lite_scr1.sv" "" { Text "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/de10lite_scr1.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 349 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649490106333 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK2_50 3.3-V LVTTL N14 " "Pin MAX10_CLK2_50 uses I/O standard 3.3-V LVTTL at N14" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { MAX10_CLK2_50 } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK2_50" } } } } { "de10lite_scr1.sv" "" { Text "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/de10lite_scr1.sv" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 421 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649490106333 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "JTAG_TCK 3.3-V LVTTL Y6 " "Pin JTAG_TCK uses I/O standard 3.3-V LVTTL at Y6" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { JTAG_TCK } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "JTAG_TCK" } } } } { "de10lite_scr1.sv" "" { Text "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/de10lite_scr1.sv" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 432 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649490106333 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "JTAG_TRST_N 3.3-V LVTTL Y5 " "Pin JTAG_TRST_N uses I/O standard 3.3-V LVTTL at Y5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { JTAG_TRST_N } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "JTAG_TRST_N" } } } } { "de10lite_scr1.sv" "" { Text "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/de10lite_scr1.sv" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 431 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649490106333 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3 V Schmitt Trigger B8 " "Pin KEY\[0\] uses I/O standard 3.3 V Schmitt Trigger at B8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "de10lite_scr1.sv" "" { Text "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/de10lite_scr1.sv" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 408 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649490106333 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "JTAG_SRST_N 3.3-V LVTTL AA7 " "Pin JTAG_SRST_N uses I/O standard 3.3-V LVTTL at AA7" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { JTAG_SRST_N } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "JTAG_SRST_N" } } } } { "de10lite_scr1.sv" "" { Text "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/de10lite_scr1.sv" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 430 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649490106333 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "JTAG_TDI 3.3-V LVTTL Y4 " "Pin JTAG_TDI uses I/O standard 3.3-V LVTTL at Y4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { JTAG_TDI } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "JTAG_TDI" } } } } { "de10lite_scr1.sv" "" { Text "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/de10lite_scr1.sv" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 434 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649490106333 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "JTAG_TMS 3.3-V LVTTL AA2 " "Pin JTAG_TMS uses I/O standard 3.3-V LVTTL at AA2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { JTAG_TMS } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "JTAG_TMS" } } } } { "de10lite_scr1.sv" "" { Text "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/de10lite_scr1.sv" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 433 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649490106333 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL B14 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at B14" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "de10lite_scr1.sv" "" { Text "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/de10lite_scr1.sv" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 418 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649490106333 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL C10 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at C10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "de10lite_scr1.sv" "" { Text "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/de10lite_scr1.sv" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 410 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649490106333 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL A14 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "de10lite_scr1.sv" "" { Text "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/de10lite_scr1.sv" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 417 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649490106333 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL F15 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "de10lite_scr1.sv" "" { Text "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/de10lite_scr1.sv" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 419 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649490106333 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL A13 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "de10lite_scr1.sv" "" { Text "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/de10lite_scr1.sv" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 416 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649490106333 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL B12 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "de10lite_scr1.sv" "" { Text "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/de10lite_scr1.sv" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 415 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649490106333 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL A12 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "de10lite_scr1.sv" "" { Text "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/de10lite_scr1.sv" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 414 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649490106333 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL C12 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at C12" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "de10lite_scr1.sv" "" { Text "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/de10lite_scr1.sv" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 413 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649490106333 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL D12 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "de10lite_scr1.sv" "" { Text "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/de10lite_scr1.sv" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 412 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649490106333 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL C11 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "de10lite_scr1.sv" "" { Text "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/de10lite_scr1.sv" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 411 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649490106333 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RXD 3.3-V LVTTL W8 " "Pin UART_RXD uses I/O standard 3.3-V LVTTL at W8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { UART_RXD } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } } { "de10lite_scr1.sv" "" { Text "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/de10lite_scr1.sv" 57 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/" { { 0 { 0 ""} 0 436 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649490106333 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1649490106333 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/output/de10lite_scr1.fit.smsg " "Generated suppressed messages file C:/Users/freddy gabbay/OneDrive - Ruppin Academic Center/Documents/RiscV Project/Technion hackathon/scr1-sdk-master/fpga/de10lite/scr1/output/de10lite_scr1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1649490107031 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5724 " "Peak virtual memory: 5724 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649490109398 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 09 10:41:49 2022 " "Processing ended: Sat Apr 09 10:41:49 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649490109398 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:53 " "Elapsed time: 00:01:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649490109398 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:49 " "Total CPU time (on all processors): 00:03:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649490109398 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1649490109398 ""}
