;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -7, <-20
	SPL 4, @-20
	SUB #72, @260
	SUB #72, @260
	MOV -7, <-20
	DJN <127, 106
	SUB @137, 106
	ADD #72, @260
	SUB @124, 439
	MOV @127, 102
	SUB @121, 103
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
	SPL 4, @-20
	SUB 0, -3
	DJN -1, @-20
	SUB <130, 8
	DJN <127, 106
	SUB @12, @10
	SUB <130, 8
	SUB <130, 8
	SUB <130, 8
	SUB <130, 8
	SUB #0, -40
	SUB <130, 8
	DJN 12, <10
	SUB @12, @10
	SUB @12, @10
	SUB @12, @10
	SUB <130, 8
	JMP 30, 9
	SUB #72, @260
	JMP 30, 9
	SPL @300, 90
	DJN -1, @-20
	SPL @300, 90
	DJN -1, @-20
	MOV 127, 100
	ADD 210, 30
	MOV -1, <-20
	MOV @127, 100
	ADD #270, <1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-29
	MOV -4, <-20
	DJN -1, @-20
	DAT #800, #2
	DJN -1, @-20
	DJN -1, @-20
	CMP 210, 60
	ADD #30, <0
	ADD #30, <0
	ADD #30, <0
	JMP 203, 120
	SUB 203, 120
	DJN -1, @-20
	SPL 30, 200
	SUB @-3, 0
	JMP <121, 103
	JMN -1, @920
	DJN -1, @-20
	DJN -1, @920
	DJN -1, @-20
	SUB -1, <-20
	SUB @121, 103
	SPL 0, <332
	SPL 0, <332
	JMP 203, 120
	SUB 203, 120
	SUB @127, 106
	SUB @800, @2
	SUB -207, <-120
	DJN -1, @920
	DJN -1, @920
	SUB <0, -32
	SUB <0, -32
	SUB <0, -32
	SUB <0, -32
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
	SPL 0, <332
	DJN -1, @-20
	SPL 0, <332
	CMP @-707, <-520
	CMP @-707, <-520
	SPL 0, <332
	DJN -1, @-20
	MOV -4, <-20
	SPL 0, <332
	CMP -207, <-120
