#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Nov 12 00:19:03 2021
# Process ID: 25388
# Current directory: F:/FPGA/FPGA_practice_1/Digital_Tube_Uart
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17428 F:\FPGA\FPGA_practice_1\Digital_Tube_Uart\Digital_Tube_Uart.xpr
# Log file: F:/FPGA/FPGA_practice_1/Digital_Tube_Uart/vivado.log
# Journal file: F:/FPGA/FPGA_practice_1/Digital_Tube_Uart\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/FPGA/FPGA_practice_1/Digital_Tube_Uart/Digital_Tube_Uart.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado_2019_2_get/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1uupdate_compile_order -fileset sources_1exit
INFO: [Common 17-206] Exiting Vivado at Fri Nov 12 00:21:25 2021...
m_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Fri Nov 12 00:21:23 2021...
