# //  ModelSim SE-64 2020.4 Oct 13 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do ctrl_phy_sim.tcl
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap work work 
# Modifying modelsim.ini
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap work ./work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap usim ./../../pangu_sim_libraries/usim 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap adc_e2 ./../../pangu_sim_libraries/adc_e2 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap ddc_e2 ./../../pangu_sim_libraries/ddc_e2 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap dll_e2 ./../../pangu_sim_libraries/dll_e2 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap hsstlp_lane ./../../pangu_sim_libraries/hsstlp_lane 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap hsstlp_pll ./../../pangu_sim_libraries/hsstlp_pll 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap iolhr_dft ./../../pangu_sim_libraries/iolhr_dft 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap ipal_e1 ./../../pangu_sim_libraries/ipal_e1 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap ipal_e2 ./../../pangu_sim_libraries/ipal_e2 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap iserdes_e2 ./../../pangu_sim_libraries/iserdes_e2 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap oserdes_e2 ./../../pangu_sim_libraries/oserdes_e2 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap pciegen2 ./../../pangu_sim_libraries/pciegen2 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 21:40:12 on Mar 27,2025
# vlog -reportprogress 300 -sv -work work -mfcu -incr -suppress 2902 -f sim_file_list.f 
# -- Compiling module axi_slave_default
# -- Compiling module axi_slave_sim
# -- Compiling module axi_master_default
# -- Compiling module axi_master_sim
# -- Compiling module axi_bus
# -- Compiling module axi_clock_converter
# -- Compiling module axi_interconnect
# -- Compiling module axi_inter_sel41
# -- Compiling module axi_inter_sel14
# -- Compiling module axi_inter_nosel
# -- Compiling module axi_led_slave
# -- Compiling module master_axi_async
# -- Compiling module slave_axi_async
# -- Compiling module ddr3_read
# -- Compiling module ddr3_top
# -- Compiling module ddr3_write
# -- Compiling module slave_ddr3
# -- Compiling module ddr3
# -- Compiling module JTAG_SLAVE
# -- Compiling module tap_FSM
# -- Compiling module udp_axi_master_sim
# -- Compiling module axi_udp_cmd
# -- Compiling module axi_udp_master
# -- Compiling module axi_udp_top
# -- Compiling module crc32_d8
# -- Compiling module gmii_to_rgmii
# -- Compiling module rgmii_rx
# -- Compiling module rgmii_tx
# -- Compiling module udp
# -- Compiling module udp_model
# -- Compiling module udp_rx
# -- Compiling module udp_tx
# -- Compiling package axi_slave_default_sv_unit
# -- Compiling module axi_bus_udp_ddr_jtag_test
# -- Compiling module ipm2l_fifo_ctrl_v1_1_master_async_addr_fifo
# -- Compiling module ipm2l_sdpram_v1_10_master_async_addr_fifo
# -- Compiling module ipm2l_fifo_v1_10_master_async_addr_fifo
# -- Compiling module master_async_addr_fifo
# -- Compiling module ipm2l_fifo_ctrl_v1_1_master_async_rd_data_fifo
# -- Compiling module ipm2l_sdpram_v1_10_master_async_rd_data_fifo
# -- Compiling module ipm2l_fifo_v1_10_master_async_rd_data_fifo
# -- Compiling module master_async_rd_data_fifo
# -- Compiling module ipm2l_fifo_ctrl_v1_1_master_async_wr_data_fifo
# -- Compiling module ipm2l_sdpram_v1_10_master_async_wr_data_fifo
# -- Compiling module ipm2l_fifo_v1_10_master_async_wr_data_fifo
# -- Compiling module master_async_wr_data_fifo
# -- Compiling module ipm2l_fifo_ctrl_v1_1_master_async_wr_back_fifo
# -- Compiling module ipm2l_sdpram_v1_10_master_async_wr_back_fifo
# -- Compiling module ipm2l_fifo_v1_10_master_async_wr_back_fifo
# -- Compiling module master_async_wr_back_fifo
# -- Compiling module ipm2l_fifo_ctrl_v1_1_slave_async_addr_fifo
# -- Compiling module ipm2l_sdpram_v1_10_slave_async_addr_fifo
# -- Compiling module ipm2l_fifo_v1_10_slave_async_addr_fifo
# -- Compiling module slave_async_addr_fifo
# -- Compiling module ipm2l_fifo_ctrl_v1_1_slave_async_wr_data_fifo
# -- Compiling module ipm2l_sdpram_v1_10_slave_async_wr_data_fifo
# -- Compiling module ipm2l_fifo_v1_10_slave_async_wr_data_fifo
# -- Compiling module slave_async_wr_data_fifo
# -- Compiling module ipm2l_fifo_ctrl_v1_1_slave_async_wr_back_fifo
# -- Compiling module ipm2l_sdpram_v1_10_slave_async_wr_back_fifo
# -- Compiling module ipm2l_fifo_v1_10_slave_async_wr_back_fifo
# -- Compiling module slave_async_wr_back_fifo
# -- Compiling module ipm2l_fifo_ctrl_v1_1_slave_async_rd_data_fifo
# -- Compiling module ipm2l_sdpram_v1_10_slave_async_rd_data_fifo
# -- Compiling module ipm2l_fifo_v1_10_slave_async_rd_data_fifo
# -- Compiling module slave_async_rd_data_fifo
# -- Compiling module ipm2l_fifo_ctrl_v1_1_fifo_ddr3_read
# -- Compiling module ipm2l_sdpram_v1_10_fifo_ddr3_read
# -- Compiling module ipm2l_fifo_v1_10_fifo_ddr3_read
# -- Compiling module fifo_ddr3_read
# -- Compiling module ipm2l_fifo_ctrl_v1_1_fifo_ddr3_write
# -- Compiling module ipm2l_sdpram_v1_10_fifo_ddr3_write
# -- Compiling module ipm2l_fifo_v1_10_fifo_ddr3_write
# -- Compiling module fifo_ddr3_write
# -- Compiling module ipm2l_fifo_ctrl_v1_1_fifo_ddr3_write_strb
# -- Compiling module ipm2l_sdpram_v1_10_fifo_ddr3_write_strb
# -- Compiling module ipm2l_fifo_v1_10_fifo_ddr3_write_strb
# -- Compiling module fifo_ddr3_write_strb
# -- Compiling module ipm2l_fifo_ctrl_v1_1_jtag_fifo_shift_cmd
# -- Compiling module ipm2l_sdpram_v1_10_jtag_fifo_shift_cmd
# -- Compiling module ipm2l_fifo_v1_10_jtag_fifo_shift_cmd
# -- Compiling module jtag_fifo_shift_cmd
# -- Compiling module ipm2l_fifo_ctrl_v1_1_jtag_fifo_shift_data
# -- Compiling module ipm2l_sdpram_v1_10_jtag_fifo_shift_data
# -- Compiling module ipm2l_fifo_v1_10_jtag_fifo_shift_data
# -- Compiling module jtag_fifo_shift_data
# -- Compiling module ipm2l_fifo_ctrl_v1_1_jtag_fifo_shift_out
# -- Compiling module ipm2l_sdpram_v1_10_jtag_fifo_shift_out
# -- Compiling module ipm2l_fifo_v1_10_jtag_fifo_shift_out
# -- Compiling module jtag_fifo_shift_out
# -- Compiling module clk_phase
# -- Compiling module ipm2l_fifo_ctrl_v1_1_rd_addr_fifo
# -- Compiling module ipm2l_sdpram_v1_10_rd_addr_fifo
# -- Compiling module ipm2l_fifo_v1_10_rd_addr_fifo
# -- Compiling module rd_addr_fifo
# -- Compiling module ipm2l_fifo_ctrl_v1_1_udp_cmd_fifo
# -- Compiling module ipm2l_sdpram_v1_10_udp_cmd_fifo
# -- Compiling module ipm2l_fifo_v1_10_udp_cmd_fifo
# -- Compiling module udp_cmd_fifo
# -- Compiling module ipm2l_fifo_ctrl_v1_1_udp_fifo_rd
# -- Compiling module ipm2l_sdpram_v1_10_udp_fifo_rd
# -- Compiling module ipm2l_fifo_v1_10_udp_fifo_rd
# -- Compiling module udp_fifo_rd
# -- Compiling module ipm2l_fifo_ctrl_v1_1_udp_fifo_wr
# -- Compiling module ipm2l_sdpram_v1_10_udp_fifo_wr
# -- Compiling module ipm2l_fifo_v1_10_udp_fifo_wr
# -- Compiling module udp_fifo_wr
# -- Compiling module ipm2l_fifo_ctrl_v1_1_wr_addr_fifo
# -- Compiling module ipm2l_sdpram_v1_10_wr_addr_fifo
# -- Compiling module ipm2l_fifo_v1_10_wr_addr_fifo
# -- Compiling module wr_addr_fifo
# -- Compiling module ipm2l_fifo_ctrl_v1_1_udp_fifo_wrback
# -- Compiling module ipm2l_sdpram_v1_10_udp_fifo_wrback
# -- Compiling module ipm2l_fifo_v1_10_udp_fifo_wrback
# -- Compiling module udp_fifo_wrback
# -- Compiling module ips2l_rst_sync_v1_3
# -- Compiling module ips2l_ddrphy_gpll_v1_3
# -- Compiling module ips2l_ddrphy_ppll_v1_0
# -- Compiling module axi_ddr3
# -- Compiling module axi_ddr3_ddrphy_top
# -- Compiling module axi_ddr3_mcdq_wrapper_v1_9
# -- Compiling module axi_ddr3_slice_top_v1_15
# 
# Top level modules:
# 	axi_slave_default
# 	axi_slave_sim
# 	axi_led_slave
# 	axi_udp_master
# 	axi_udp_top
# 	udp_model
# 	axi_bus_udp_ddr_jtag_test
# End time: 21:40:18 on Mar 27,2025, Elapsed time: 0:00:06
# Errors: 0, Warnings: 0
# ** Warning: (vsim-53) Cannot suppress or change severity level of message number 1.
# vsim -suppress 3486,3680,3781 -voptargs=""+acc"" "+nowarn1" -c -sva -L work -L usim -L adc_e2 -L ddc_e2 -L dll_e2 -L hsstlp_lane -L hsstlp_pll -L iolhr_dft -L ipal_e1 -L ipal_e2 -L iserdes_e2 -L oserdes_e2 -L pciegen2 axi_bus_udp_ddr_jtag_test usim.GTP_GRS 
# Start time: 21:40:18 on Mar 27,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_OSERDES_E2.v(692): (vopt-2241) Connection width does not match width of port 'ts_ctrl'. The port definition is at: ./oserdes_e2_source_codes/oserdes_e2_iolhr_ol.vp(23).
# ** Warning: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_OSERDES_E2.v(692): (vopt-2241) Connection width does not match width of port 'ts_ctrl'. The port definition is at: ./oserdes_e2_source_codes/oserdes_e2_iolhr_ol.vp(23).
# ** Warning: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v(740): (vopt-2241) Connection width does not match width of port 'ldo_ctrl'. The port definition is at: ./ddc_e2_source_codes/ddc_e2_dly_chain.vp(23).
# ** Warning: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v(739): (vopt-2241) Connection width does not match width of port 'ldo_ctrl'. The port definition is at: ./ddc_e2_source_codes/ddc_e2_dly_chain.vp(23).
# ** Warning: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v(397): (vopt-2241) Connection width does not match width of port 'ldo_ctrl'. The port definition is at: ./ddc_e2_source_codes/ddc_e2_dly_chain.vp(23).
# ** Warning: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v(395): (vopt-2241) Connection width does not match width of port 'ldo_ctrl'. The port definition is at: ./ddc_e2_source_codes/ddc_e2_dly_chain.vp(23).
# ** Warning: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v(394): (vopt-2241) Connection width does not match width of port 'ldo_ctrl'. The port definition is at: ./ddc_e2_source_codes/ddc_e2_dly_chain.vp(23).
# ** Warning: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v(393): (vopt-2241) Connection width does not match width of port 'ldo_ctrl'. The port definition is at: ./ddc_e2_source_codes/ddc_e2_dly_chain.vp(23).
# ** Warning: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_OSERDES_E2.v(692): (vopt-2241) Connection width does not match width of port 'ts_ctrl'. The port definition is at: ./oserdes_e2_source_codes/oserdes_e2_iolhr_ol.vp(23).
# ** Note: (vopt-143) Recognized 2 FSMs in module "GTP_DDC_E2(fast)".
# ** Warning: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DRM36K_E1.v(746): (vopt-2250) Function "mem_read_a" has no return value assignment.
# ** Warning: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DRM36K_E1.v(746): (vopt-2250) Function "mem_read_a" has no return value assignment.
# ** Warning: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DRM36K_E1.v(746): (vopt-2250) Function "mem_read_a" has no return value assignment.
# ** Warning: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DRM36K_E1.v(746): (vopt-2250) Function "mem_read_a" has no return value assignment.
# ** Warning: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DRM36K_E1.v(746): (vopt-2250) Function "mem_read_a" has no return value assignment.
# ** Warning: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DRM36K_E1.v(746): (vopt-2250) Function "mem_read_a" has no return value assignment.
# ** Warning: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DRM36K_E1.v(746): (vopt-2250) Function "mem_read_a" has no return value assignment.
# ** Warning: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DRM36K_E1.v(746): (vopt-2250) Function "mem_read_a" has no return value assignment.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1275): (vopt-2685) [TFMPC] - Too few port connections for 'u_tserdes_ca0'.  Expected 20, found 18.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1275): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1275): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1317): (vopt-2685) [TFMPC] - Too few port connections for 'u_tserdes_ca1'.  Expected 20, found 18.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1317): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1317): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1275): (vopt-2685) [TFMPC] - Too few port connections for 'u_tserdes_ca0'.  Expected 20, found 18.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1275): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1275): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1317): (vopt-2685) [TFMPC] - Too few port connections for 'u_tserdes_ca1'.  Expected 20, found 18.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1317): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1317): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1275): (vopt-2685) [TFMPC] - Too few port connections for 'u_tserdes_ca0'.  Expected 20, found 18.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1275): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1275): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1317): (vopt-2685) [TFMPC] - Too few port connections for 'u_tserdes_ca1'.  Expected 20, found 18.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1317): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1317): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1362): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_ck'.  Expected 20, found 18.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1362): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1362): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1421): (vopt-2685) [TFMPC] - Too few port connections for 'u_iodelay_dq'.  Expected 5, found 4.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1421): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1458): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_odt'.  Expected 20, found 18.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1458): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1458): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1482): (vopt-2685) [TFMPC] - Too few port connections for 'u_odelay_odt'.  Expected 5, found 4.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1482): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1518): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_csn'.  Expected 20, found 18.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1518): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1518): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1542): (vopt-2685) [TFMPC] - Too few port connections for 'u_odelay_csn'.  Expected 5, found 4.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1542): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1578): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_rasn'.  Expected 20, found 18.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1578): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1578): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1602): (vopt-2685) [TFMPC] - Too few port connections for 'u_odelay_rasn'.  Expected 5, found 4.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1602): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1638): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_casn'.  Expected 20, found 18.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1638): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1638): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1662): (vopt-2685) [TFMPC] - Too few port connections for 'u_odelay_casn'.  Expected 5, found 4.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1662): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1697): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_wen'.  Expected 20, found 18.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1697): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1697): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1721): (vopt-2685) [TFMPC] - Too few port connections for 'u_odelay_wen'.  Expected 5, found 4.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1721): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1757): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_cke'.  Expected 20, found 18.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1757): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1757): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1781): (vopt-2685) [TFMPC] - Too few port connections for 'u_odelay_cke'.  Expected 5, found 4.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1781): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_addr'.  Expected 20, found 18.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2685) [TFMPC] - Too few port connections for 'u_odelay_addr'.  Expected 5, found 4.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_addr'.  Expected 20, found 18.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2685) [TFMPC] - Too few port connections for 'u_odelay_addr'.  Expected 5, found 4.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_addr'.  Expected 20, found 18.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2685) [TFMPC] - Too few port connections for 'u_odelay_addr'.  Expected 5, found 4.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_addr'.  Expected 20, found 18.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2685) [TFMPC] - Too few port connections for 'u_odelay_addr'.  Expected 5, found 4.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_addr'.  Expected 20, found 18.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2685) [TFMPC] - Too few port connections for 'u_odelay_addr'.  Expected 5, found 4.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_addr'.  Expected 20, found 18.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2685) [TFMPC] - Too few port connections for 'u_odelay_addr'.  Expected 5, found 4.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_addr'.  Expected 20, found 18.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2685) [TFMPC] - Too few port connections for 'u_odelay_addr'.  Expected 5, found 4.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_addr'.  Expected 20, found 18.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2685) [TFMPC] - Too few port connections for 'u_odelay_addr'.  Expected 5, found 4.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_addr'.  Expected 20, found 18.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2685) [TFMPC] - Too few port connections for 'u_odelay_addr'.  Expected 5, found 4.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_addr'.  Expected 20, found 18.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2685) [TFMPC] - Too few port connections for 'u_odelay_addr'.  Expected 5, found 4.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_addr'.  Expected 20, found 18.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2685) [TFMPC] - Too few port connections for 'u_odelay_addr'.  Expected 5, found 4.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_addr'.  Expected 20, found 18.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2685) [TFMPC] - Too few port connections for 'u_odelay_addr'.  Expected 5, found 4.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_addr'.  Expected 20, found 18.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2685) [TFMPC] - Too few port connections for 'u_odelay_addr'.  Expected 5, found 4.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_addr'.  Expected 20, found 18.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2685) [TFMPC] - Too few port connections for 'u_odelay_addr'.  Expected 5, found 4.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_addr'.  Expected 20, found 18.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2685) [TFMPC] - Too few port connections for 'u_odelay_addr'.  Expected 5, found 4.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1888): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_ba'.  Expected 20, found 18.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1888): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1888): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1912): (vopt-2685) [TFMPC] - Too few port connections for 'u_odelay_ba'.  Expected 5, found 4.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1912): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1888): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_ba'.  Expected 20, found 18.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1888): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1888): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1912): (vopt-2685) [TFMPC] - Too few port connections for 'u_odelay_ba'.  Expected 5, found 4.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1912): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1888): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_ba'.  Expected 20, found 18.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1888): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1888): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1912): (vopt-2685) [TFMPC] - Too few port connections for 'u_odelay_ba'.  Expected 5, found 4.
# ** Warning: ../../../IPCORE/DDR3/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1912): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Warning: ../../../JTAG/JTAG_SLAVE.v(350): (vopt-2685) [TFMPC] - Too few port connections for 'jtag_fifo_shift_out_inst'.  Expected 10, found 8.
# ** Warning: ../../../JTAG/JTAG_SLAVE.v(350): (vopt-2718) [TFMPC] - Missing connection for port 'almost_empty'.
# ** Warning: ../../../JTAG/JTAG_SLAVE.v(350): (vopt-2718) [TFMPC] - Missing connection for port 'almost_full'.
# ** Warning: ../../../JTAG/JTAG_SLAVE.v(377): (vopt-2685) [TFMPC] - Too few port connections for 'jtag_fifo_shift_data_inst'.  Expected 10, found 8.
# ** Warning: ../../../JTAG/JTAG_SLAVE.v(377): (vopt-2718) [TFMPC] - Missing connection for port 'almost_empty'.
# ** Warning: ../../../JTAG/JTAG_SLAVE.v(377): (vopt-2718) [TFMPC] - Missing connection for port 'almost_full'.
# ** Warning: ../../../JTAG/JTAG_SLAVE.v(402): (vopt-2685) [TFMPC] - Too few port connections for 'jtag_fifo_shift_cmd_inst'.  Expected 10, found 8.
# ** Warning: ../../../JTAG/JTAG_SLAVE.v(402): (vopt-2718) [TFMPC] - Missing connection for port 'almost_empty'.
# ** Warning: ../../../JTAG/JTAG_SLAVE.v(402): (vopt-2718) [TFMPC] - Missing connection for port 'almost_full'.
# ** Note: (vopt-143) Recognized 2 FSMs in module "JTAG_SLAVE(fast)".
# ** Warning: ../../../UDP/axi_udp_cmd.v(474): (vopt-2685) [TFMPC] - Too few port connections for 'u_sync_fifo_2048x32b_rd'.  Expected 12, found 10.
# ** Warning: ../../../UDP/axi_udp_cmd.v(474): (vopt-2718) [TFMPC] - Missing connection for port 'wr_water_level'.
# ** Warning: ../../../UDP/axi_udp_cmd.v(474): (vopt-2718) [TFMPC] - Missing connection for port 'wr_full'.
# ** Note: (vopt-143) Recognized 8 FSMs in module "axi_udp_cmd(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "udp_tx(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "tap_FSM(fast)".
# ** Warning: ../../../AXI4/master_axi_async.v(68): (vopt-2685) [TFMPC] - Too few port connections for 'master_async_wr_addr_fifo_inst'.  Expected 12, found 10.
# ** Warning: ../../../AXI4/master_axi_async.v(68): (vopt-2718) [TFMPC] - Missing connection for port 'almost_empty'.
# ** Warning: ../../../AXI4/master_axi_async.v(68): (vopt-2718) [TFMPC] - Missing connection for port 'almost_full'.
# ** Warning: ../../../AXI4/master_axi_async.v(113): (vopt-2685) [TFMPC] - Too few port connections for 'master_async_rd_addr_fifo_inst'.  Expected 12, found 10.
# ** Warning: ../../../AXI4/master_axi_async.v(113): (vopt-2718) [TFMPC] - Missing connection for port 'almost_empty'.
# ** Warning: ../../../AXI4/master_axi_async.v(113): (vopt-2718) [TFMPC] - Missing connection for port 'almost_full'.
# ** Warning: ../../../AXI4/master_axi_async.v(156): (vopt-2685) [TFMPC] - Too few port connections for 'master_async_wr_data_fifo_inst'.  Expected 12, found 10.
# ** Warning: ../../../AXI4/master_axi_async.v(156): (vopt-2718) [TFMPC] - Missing connection for port 'almost_empty'.
# ** Warning: ../../../AXI4/master_axi_async.v(156): (vopt-2718) [TFMPC] - Missing connection for port 'almost_full'.
# ** Warning: ../../../AXI4/master_axi_async.v(200): (vopt-2685) [TFMPC] - Too few port connections for 'master_async_rd_data_fifo_inst'.  Expected 12, found 10.
# ** Warning: ../../../AXI4/master_axi_async.v(200): (vopt-2718) [TFMPC] - Missing connection for port 'almost_empty'.
# ** Warning: ../../../AXI4/master_axi_async.v(200): (vopt-2718) [TFMPC] - Missing connection for port 'almost_full'.
# ** Warning: ../../../AXI4/master_axi_async.v(243): (vopt-2685) [TFMPC] - Too few port connections for 'master_async_wr_back_fifo_inst'.  Expected 12, found 10.
# ** Warning: ../../../AXI4/master_axi_async.v(243): (vopt-2718) [TFMPC] - Missing connection for port 'almost_empty'.
# ** Warning: ../../../AXI4/master_axi_async.v(243): (vopt-2718) [TFMPC] - Missing connection for port 'almost_full'.
# ** Warning: ../../../AXI4/slave_axi_async.v(67): (vopt-2685) [TFMPC] - Too few port connections for 'slave_async_wr_addr_fifo_inst'.  Expected 12, found 10.
# ** Warning: ../../../AXI4/slave_axi_async.v(67): (vopt-2718) [TFMPC] - Missing connection for port 'almost_empty'.
# ** Warning: ../../../AXI4/slave_axi_async.v(67): (vopt-2718) [TFMPC] - Missing connection for port 'almost_full'.
# ** Warning: ../../../AXI4/slave_axi_async.v(110): (vopt-2685) [TFMPC] - Too few port connections for 'slave_async_rd_addr_fifo_inst'.  Expected 12, found 10.
# ** Warning: ../../../AXI4/slave_axi_async.v(110): (vopt-2718) [TFMPC] - Missing connection for port 'almost_empty'.
# ** Warning: ../../../AXI4/slave_axi_async.v(110): (vopt-2718) [TFMPC] - Missing connection for port 'almost_full'.
# ** Warning: ../../../AXI4/slave_axi_async.v(152): (vopt-2685) [TFMPC] - Too few port connections for 'slave_async_wr_data_fifo_inst'.  Expected 12, found 10.
# ** Warning: ../../../AXI4/slave_axi_async.v(152): (vopt-2718) [TFMPC] - Missing connection for port 'almost_empty'.
# ** Warning: ../../../AXI4/slave_axi_async.v(152): (vopt-2718) [TFMPC] - Missing connection for port 'almost_full'.
# ** Warning: ../../../AXI4/slave_axi_async.v(196): (vopt-2685) [TFMPC] - Too few port connections for 'slave_async_rd_data_fifo_inst'.  Expected 12, found 10.
# ** Warning: ../../../AXI4/slave_axi_async.v(196): (vopt-2718) [TFMPC] - Missing connection for port 'almost_empty'.
# ** Warning: ../../../AXI4/slave_axi_async.v(196): (vopt-2718) [TFMPC] - Missing connection for port 'almost_full'.
# ** Warning: ../../../AXI4/slave_axi_async.v(238): (vopt-2685) [TFMPC] - Too few port connections for 'slave_async_wr_back_fifo_inst'.  Expected 12, found 10.
# ** Warning: ../../../AXI4/slave_axi_async.v(238): (vopt-2718) [TFMPC] - Missing connection for port 'almost_empty'.
# ** Warning: ../../../AXI4/slave_axi_async.v(238): (vopt-2718) [TFMPC] - Missing connection for port 'almost_full'.
# ** Warning: ../../../AXI4/slave_axi_async.v(67): (vopt-2685) [TFMPC] - Too few port connections for 'slave_async_wr_addr_fifo_inst'.  Expected 12, found 10.
# ** Warning: ../../../AXI4/slave_axi_async.v(67): (vopt-2718) [TFMPC] - Missing connection for port 'almost_empty'.
# ** Warning: ../../../AXI4/slave_axi_async.v(67): (vopt-2718) [TFMPC] - Missing connection for port 'almost_full'.
# ** Warning: ../../../AXI4/slave_axi_async.v(110): (vopt-2685) [TFMPC] - Too few port connections for 'slave_async_rd_addr_fifo_inst'.  Expected 12, found 10.
# ** Warning: ../../../AXI4/slave_axi_async.v(110): (vopt-2718) [TFMPC] - Missing connection for port 'almost_empty'.
# ** Warning: ../../../AXI4/slave_axi_async.v(110): (vopt-2718) [TFMPC] - Missing connection for port 'almost_full'.
# ** Warning: ../../../AXI4/slave_axi_async.v(152): (vopt-2685) [TFMPC] - Too few port connections for 'slave_async_wr_data_fifo_inst'.  Expected 12, found 10.
# ** Warning: ../../../AXI4/slave_axi_async.v(152): (vopt-2718) [TFMPC] - Missing connection for port 'almost_empty'.
# ** Warning: ../../../AXI4/slave_axi_async.v(152): (vopt-2718) [TFMPC] - Missing connection for port 'almost_full'.
# ** Warning: ../../../AXI4/slave_axi_async.v(196): (vopt-2685) [TFMPC] - Too few port connections for 'slave_async_rd_data_fifo_inst'.  Expected 12, found 10.
# ** Warning: ../../../AXI4/slave_axi_async.v(196): (vopt-2718) [TFMPC] - Missing connection for port 'almost_empty'.
# ** Warning: ../../../AXI4/slave_axi_async.v(196): (vopt-2718) [TFMPC] - Missing connection for port 'almost_full'.
# ** Warning: ../../../AXI4/slave_axi_async.v(238): (vopt-2685) [TFMPC] - Too few port connections for 'slave_async_wr_back_fifo_inst'.  Expected 12, found 10.
# ** Warning: ../../../AXI4/slave_axi_async.v(238): (vopt-2718) [TFMPC] - Missing connection for port 'almost_empty'.
# ** Warning: ../../../AXI4/slave_axi_async.v(238): (vopt-2718) [TFMPC] - Missing connection for port 'almost_full'.
# ** Warning: ../../../AXI4/master_axi_async.v(68): (vopt-2685) [TFMPC] - Too few port connections for 'master_async_wr_addr_fifo_inst'.  Expected 12, found 10.
# ** Warning: ../../../AXI4/master_axi_async.v(68): (vopt-2718) [TFMPC] - Missing connection for port 'almost_empty'.
# ** Warning: ../../../AXI4/master_axi_async.v(68): (vopt-2718) [TFMPC] - Missing connection for port 'almost_full'.
# ** Warning: ../../../AXI4/master_axi_async.v(113): (vopt-2685) [TFMPC] - Too few port connections for 'master_async_rd_addr_fifo_inst'.  Expected 12, found 10.
# ** Warning: ../../../AXI4/master_axi_async.v(113): (vopt-2718) [TFMPC] - Missing connection for port 'almost_empty'.
# ** Warning: ../../../AXI4/master_axi_async.v(113): (vopt-2718) [TFMPC] - Missing connection for port 'almost_full'.
# ** Warning: ../../../AXI4/master_axi_async.v(156): (vopt-2685) [TFMPC] - Too few port connections for 'master_async_wr_data_fifo_inst'.  Expected 12, found 10.
# ** Warning: ../../../AXI4/master_axi_async.v(156): (vopt-2718) [TFMPC] - Missing connection for port 'almost_empty'.
# ** Warning: ../../../AXI4/master_axi_async.v(156): (vopt-2718) [TFMPC] - Missing connection for port 'almost_full'.
# ** Warning: ../../../AXI4/master_axi_async.v(200): (vopt-2685) [TFMPC] - Too few port connections for 'master_async_rd_data_fifo_inst'.  Expected 12, found 10.
# ** Warning: ../../../AXI4/master_axi_async.v(200): (vopt-2718) [TFMPC] - Missing connection for port 'almost_empty'.
# ** Warning: ../../../AXI4/master_axi_async.v(200): (vopt-2718) [TFMPC] - Missing connection for port 'almost_full'.
# ** Warning: ../../../AXI4/master_axi_async.v(243): (vopt-2685) [TFMPC] - Too few port connections for 'master_async_wr_back_fifo_inst'.  Expected 12, found 10.
# ** Warning: ../../../AXI4/master_axi_async.v(243): (vopt-2718) [TFMPC] - Missing connection for port 'almost_empty'.
# ** Warning: ../../../AXI4/master_axi_async.v(243): (vopt-2718) [TFMPC] - Missing connection for port 'almost_full'.
# ** Warning: ../../../DDR3/ddr3_write.v(196): (vopt-2685) [TFMPC] - Too few port connections for 'fifo_ddr3_write'.  Expected 10, found 9.
# ** Warning: ../../../DDR3/ddr3_write.v(196): (vopt-2718) [TFMPC] - Missing connection for port 'almost_empty'.
# ** Warning: ../../../DDR3/ddr3_write.v(212): (vopt-2685) [TFMPC] - Too few port connections for 'fifo_ddr3_write_strb'.  Expected 10, found 6.
# ** Warning: ../../../DDR3/ddr3_write.v(212): (vopt-2718) [TFMPC] - Missing connection for port 'almost_empty'.
# ** Warning: ../../../DDR3/ddr3_write.v(212): (vopt-2718) [TFMPC] - Missing connection for port 'rd_empty'.
# ** Warning: ../../../DDR3/ddr3_write.v(212): (vopt-2718) [TFMPC] - Missing connection for port 'almost_full'.
# ** Warning: ../../../DDR3/ddr3_write.v(212): (vopt-2718) [TFMPC] - Missing connection for port 'wr_full'.
# ** Note: (vopt-143) Recognized 1 FSM in module "ddr3_write(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "udp_rx(fast)".
# ** Warning: ../../../DDR3/ddr3_read.v(181): (vopt-2685) [TFMPC] - Too few port connections for 'fifo_ddr3_read'.  Expected 10, found 8.
# ** Warning: ../../../DDR3/ddr3_read.v(181): (vopt-2718) [TFMPC] - Missing connection for port 'almost_full'.
# ** Warning: ../../../DDR3/ddr3_read.v(181): (vopt-2718) [TFMPC] - Missing connection for port 'wr_full'.
# ** Note: (vopt-143) Recognized 1 FSM in module "ddr3_read(fast)".
# ** Warning: ../../../UDP/rgmii_tx.v(110): (vopt-2685) [TFMPC] - Too few port connections for 'GTP_OSERDES_E2_INST5'.  Expected 20, found 18.
# ** Warning: ../../../UDP/rgmii_tx.v(110): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ../../../UDP/rgmii_tx.v(110): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ../../../UDP/rgmii_tx.v(159): (vopt-2685) [TFMPC] - Too few port connections for 'GTP_OSERDES_E2_INST1'.  Expected 20, found 18.
# ** Warning: ../../../UDP/rgmii_tx.v(159): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ../../../UDP/rgmii_tx.v(159): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ../../../UDP/rgmii_tx.v(208): (vopt-2685) [TFMPC] - Too few port connections for 'GTP_OSERDES_E2_INST2'.  Expected 20, found 18.
# ** Warning: ../../../UDP/rgmii_tx.v(208): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ../../../UDP/rgmii_tx.v(208): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ../../../UDP/rgmii_tx.v(257): (vopt-2685) [TFMPC] - Too few port connections for 'GTP_OSERDES_E2_INST3'.  Expected 20, found 18.
# ** Warning: ../../../UDP/rgmii_tx.v(257): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ../../../UDP/rgmii_tx.v(257): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ../../../UDP/rgmii_tx.v(306): (vopt-2685) [TFMPC] - Too few port connections for 'GTP_OSERDES_E2_INST4'.  Expected 20, found 18.
# ** Warning: ../../../UDP/rgmii_tx.v(306): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ../../../UDP/rgmii_tx.v(306): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ../../../UDP/rgmii_tx.v(356): (vopt-2685) [TFMPC] - Too few port connections for 'GTP_OSERDES_E2_INST0'.  Expected 20, found 18.
# ** Warning: ../../../UDP/rgmii_tx.v(356): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: ../../../UDP/rgmii_tx.v(356): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: ../../../UDP/rgmii_rx.v(74): (vopt-2685) [TFMPC] - Too few port connections for 'gtp_iserdes_inst0'.  Expected 17, found 15.
# ** Warning: ../../../UDP/rgmii_rx.v(74): (vopt-2718) [TFMPC] - Missing connection for port 'OCLK'.
# ** Warning: ../../../UDP/rgmii_rx.v(74): (vopt-2718) [TFMPC] - Missing connection for port 'ICLKB'.
# ** Warning: ../../../UDP/rgmii_rx.v(109): (vopt-2685) [TFMPC] - Too few port connections for 'gtp_iserdes_inst1'.  Expected 17, found 15.
# ** Warning: ../../../UDP/rgmii_rx.v(109): (vopt-2718) [TFMPC] - Missing connection for port 'OCLK'.
# ** Warning: ../../../UDP/rgmii_rx.v(109): (vopt-2718) [TFMPC] - Missing connection for port 'ICLKB'.
# ** Warning: ../../../UDP/rgmii_rx.v(144): (vopt-2685) [TFMPC] - Too few port connections for 'gtp_iserdes_inst2'.  Expected 17, found 15.
# ** Warning: ../../../UDP/rgmii_rx.v(144): (vopt-2718) [TFMPC] - Missing connection for port 'OCLK'.
# ** Warning: ../../../UDP/rgmii_rx.v(144): (vopt-2718) [TFMPC] - Missing connection for port 'ICLKB'.
# ** Warning: ../../../UDP/rgmii_rx.v(178): (vopt-2685) [TFMPC] - Too few port connections for 'gtp_iserdes_inst3'.  Expected 17, found 15.
# ** Warning: ../../../UDP/rgmii_rx.v(178): (vopt-2718) [TFMPC] - Missing connection for port 'OCLK'.
# ** Warning: ../../../UDP/rgmii_rx.v(178): (vopt-2718) [TFMPC] - Missing connection for port 'ICLKB'.
# ** Warning: ../../../UDP/rgmii_rx.v(212): (vopt-2685) [TFMPC] - Too few port connections for 'gtp_iserdes_inst4'.  Expected 17, found 15.
# ** Warning: ../../../UDP/rgmii_rx.v(212): (vopt-2718) [TFMPC] - Missing connection for port 'OCLK'.
# ** Warning: ../../../UDP/rgmii_rx.v(212): (vopt-2718) [TFMPC] - Missing connection for port 'ICLKB'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=276.
# Loading sv_std.std
# Loading work.axi_slave_default_sv_unit(fast)
# Loading work.axi_bus_udp_ddr_jtag_test(fast)
# Loading work.axi_master_sim(fast)
# Loading work.udp_axi_master_sim(fast)
# Loading work.gmii_to_rgmii(fast)
# Loading work.rgmii_rx(fast)
# Loading work.clk_phase(fast)
# Loading usim.GTP_GPLL(fast)
# Loading usim.GTP_ISERDES_E2(fast)
# Loading usim.GTP_GRS(fast__1)
# Loading work.rgmii_tx(fast)
# Loading usim.GTP_OSERDES_E2(fast)
# Loading usim.GTP_OUTBUF(fast)
# Loading work.udp(fast)
# Loading work.udp_rx(fast)
# Loading work.udp_tx(fast)
# Loading work.crc32_d8(fast)
# Loading work.axi_udp_cmd(fast)
# Loading work.udp_cmd_fifo(fast)
# Loading work.ipm2l_fifo_v1_10_udp_cmd_fifo(fast)
# Loading work.ipm2l_sdpram_v1_10_udp_cmd_fifo(fast)
# Loading usim.GTP_DRM18K_E1(fast)
# Loading work.ipm2l_fifo_ctrl_v1_1_udp_cmd_fifo(fast)
# Loading work.wr_addr_fifo(fast)
# Loading work.ipm2l_fifo_v1_10_wr_addr_fifo(fast)
# Loading work.ipm2l_sdpram_v1_10_wr_addr_fifo(fast)
# Loading usim.GTP_DRM36K_E1(fast)
# Loading work.ipm2l_fifo_ctrl_v1_1_wr_addr_fifo(fast)
# Loading work.rd_addr_fifo(fast)
# Loading work.ipm2l_fifo_v1_10_rd_addr_fifo(fast)
# Loading work.ipm2l_sdpram_v1_10_rd_addr_fifo(fast)
# Loading work.ipm2l_fifo_ctrl_v1_1_rd_addr_fifo(fast)
# Loading work.udp_fifo_wrback(fast)
# Loading work.ipm2l_fifo_v1_10_udp_fifo_wrback(fast)
# Loading work.ipm2l_sdpram_v1_10_udp_fifo_wrback(fast)
# Loading usim.GTP_DRM18K_E1(fast__1)
# Loading work.ipm2l_fifo_ctrl_v1_1_udp_fifo_wrback(fast)
# Loading work.udp_fifo_wr(fast)
# Loading work.ipm2l_fifo_v1_10_udp_fifo_wr(fast)
# Loading work.ipm2l_sdpram_v1_10_udp_fifo_wr(fast)
# Loading usim.GTP_DRM36K_E1(fast__1)
# Loading usim.GTP_DRM36K_E1(fast__2)
# Loading work.ipm2l_fifo_ctrl_v1_1_udp_fifo_wr(fast)
# Loading work.udp_fifo_rd(fast)
# Loading work.ipm2l_fifo_v1_10_udp_fifo_rd(fast)
# Loading work.ipm2l_sdpram_v1_10_udp_fifo_rd(fast)
# Loading usim.GTP_DRM36K_E1(fast__3)
# Loading usim.GTP_DRM36K_E1(fast__4)
# Loading work.ipm2l_fifo_ctrl_v1_1_udp_fifo_rd(fast)
# Loading work.axi_master_default(fast)
# Loading work.slave_ddr3(fast)
# Loading work.ddr3_read(fast)
# Loading work.fifo_ddr3_read(fast)
# Loading work.ipm2l_fifo_v1_10_fifo_ddr3_read(fast)
# Loading work.ipm2l_sdpram_v1_10_fifo_ddr3_read(fast)
# Loading usim.GTP_DRM36K_E1(fast__5)
# Loading usim.GTP_DRM36K_E1(fast__6)
# Loading usim.GTP_DRM36K_E1(fast__7)
# Loading usim.GTP_DRM36K_E1(fast__8)
# Loading work.ipm2l_fifo_ctrl_v1_1_fifo_ddr3_read(fast)
# Loading work.ddr3_write(fast)
# Loading work.fifo_ddr3_write(fast)
# Loading work.ipm2l_fifo_v1_10_fifo_ddr3_write(fast)
# Loading work.ipm2l_sdpram_v1_10_fifo_ddr3_write(fast)
# Loading usim.GTP_DRM36K_E1(fast__9)
# Loading usim.GTP_DRM36K_E1(fast__10)
# Loading usim.GTP_DRM36K_E1(fast__11)
# Loading usim.GTP_DRM36K_E1(fast__12)
# Loading work.ipm2l_fifo_ctrl_v1_1_fifo_ddr3_write(fast)
# Loading work.fifo_ddr3_write_strb(fast)
# Loading work.ipm2l_fifo_v1_10_fifo_ddr3_write_strb(fast)
# Loading work.ipm2l_sdpram_v1_10_fifo_ddr3_write_strb(fast)
# Loading usim.GTP_DRM18K_E1(fast__2)
# Loading work.ipm2l_fifo_ctrl_v1_1_fifo_ddr3_write_strb(fast)
# Loading work.ddr3_top(fast)
# Loading work.axi_ddr3(fast)
# Loading work.ips2l_rst_sync_v1_3(fast)
# Loading work.axi_ddr3_mcdq_wrapper_v1_9(fast)
# Loading work.axi_ddr3_ddrphy_top(fast)
# Loading usim.GTP_CLKBUFM(fast)
# Loading work.ips2l_rst_sync_v1_3(fast__1)
# Loading work.ips2l_ddrphy_gpll_v1_3(fast)
# Loading usim.GTP_GPLL(fast__1)
# Loading usim.GTP_CLKBUFG(fast)
# Loading work.ips2l_ddrphy_gpll_v1_3(fast__1)
# Loading usim.GTP_GPLL(fast__2)
# Loading usim.GTP_CLKPD(fast)
# Loading work.ips2l_rst_sync_v1_3(fast__2)
# Loading work.axi_ddr3_slice_top_v1_15(fast)
# Loading usim.GTP_CLKBUFR(fast)
# Loading work.ips2l_ddrphy_ppll_v1_0(fast)
# Loading usim.GTP_PPLL(fast)
# Loading usim.GTP_IOCLKDIV_E3(fast)
# Loading work.ips2l_ddrphy_ppll_v1_0(fast__1)
# Loading usim.GTP_DDC_E2(fast)
# Loading usim.GTP_DLL_E2(fast)
# Loading usim.GTP_OSERDES_E2(fast__1)
# Loading usim.GTP_OSERDES_E2(fast__2)
# Loading usim.GTP_IOBUFCO(fast)
# Loading usim.GTP_IODELAY_E2(fast)
# Loading usim.GTP_ISERDES_E2(fast__1)
# Loading usim.GTP_IOBUF(fast)
# Loading usim.GTP_OUTBUFT(fast)
# Loading usim.GTP_OUTBUFTCO(fast)
# Loading work.JTAG_SLAVE(fast)
# Loading work.jtag_fifo_shift_out(fast)
# Loading work.ipm2l_fifo_v1_10_jtag_fifo_shift_out(fast)
# Loading work.ipm2l_sdpram_v1_10_jtag_fifo_shift_out(fast)
# Loading usim.GTP_DRM18K_E1(fast__3)
# Loading work.ipm2l_fifo_ctrl_v1_1_jtag_fifo_shift_out(fast)
# Loading work.jtag_fifo_shift_data(fast)
# Loading work.ipm2l_fifo_v1_10_jtag_fifo_shift_data(fast)
# Loading work.ipm2l_sdpram_v1_10_jtag_fifo_shift_data(fast)
# Loading usim.GTP_DRM18K_E1(fast__4)
# Loading work.ipm2l_fifo_ctrl_v1_1_jtag_fifo_shift_data(fast)
# Loading work.jtag_fifo_shift_cmd(fast)
# Loading work.ipm2l_fifo_v1_10_jtag_fifo_shift_cmd(fast)
# Loading work.ipm2l_sdpram_v1_10_jtag_fifo_shift_cmd(fast)
# Loading usim.GTP_DRM18K_E1(fast__5)
# Loading work.ipm2l_fifo_ctrl_v1_1_jtag_fifo_shift_cmd(fast)
# Loading work.tap_FSM(fast)
# Loading work.axi_bus(fast)
# Loading work.axi_clock_converter(fast)
# Loading work.master_axi_async(fast)
# Loading work.master_async_addr_fifo(fast)
# Loading work.ipm2l_fifo_v1_10_master_async_addr_fifo(fast)
# Loading work.ipm2l_sdpram_v1_10_master_async_addr_fifo(fast)
# Loading usim.GTP_DRM36K_E1(fast__13)
# Loading work.ipm2l_fifo_ctrl_v1_1_master_async_addr_fifo(fast)
# Loading work.master_async_wr_data_fifo(fast)
# Loading work.ipm2l_fifo_v1_10_master_async_wr_data_fifo(fast)
# Loading work.ipm2l_sdpram_v1_10_master_async_wr_data_fifo(fast)
# Loading work.ipm2l_fifo_ctrl_v1_1_master_async_wr_data_fifo(fast)
# Loading work.master_async_rd_data_fifo(fast)
# Loading work.ipm2l_fifo_v1_10_master_async_rd_data_fifo(fast)
# Loading work.ipm2l_sdpram_v1_10_master_async_rd_data_fifo(fast)
# Loading work.ipm2l_fifo_ctrl_v1_1_master_async_rd_data_fifo(fast)
# Loading work.master_async_wr_back_fifo(fast)
# Loading work.ipm2l_fifo_v1_10_master_async_wr_back_fifo(fast)
# Loading work.ipm2l_sdpram_v1_10_master_async_wr_back_fifo(fast)
# Loading usim.GTP_DRM18K_E1(fast__6)
# Loading work.ipm2l_fifo_ctrl_v1_1_master_async_wr_back_fifo(fast)
# Loading work.master_axi_async(fast__1)
# Loading work.master_async_addr_fifo(fast__1)
# Loading work.ipm2l_fifo_v1_10_master_async_addr_fifo(fast__1)
# Loading work.ipm2l_sdpram_v1_10_master_async_addr_fifo(fast__1)
# Loading usim.GTP_DRM36K_E1(fast__14)
# Loading work.ipm2l_fifo_ctrl_v1_1_master_async_addr_fifo(fast__1)
# Loading work.master_async_wr_data_fifo(fast__1)
# Loading work.ipm2l_fifo_v1_10_master_async_wr_data_fifo(fast__1)
# Loading work.ipm2l_sdpram_v1_10_master_async_wr_data_fifo(fast__1)
# Loading work.ipm2l_fifo_ctrl_v1_1_master_async_wr_data_fifo(fast__1)
# Loading work.master_async_rd_data_fifo(fast__1)
# Loading work.ipm2l_fifo_v1_10_master_async_rd_data_fifo(fast__1)
# Loading work.ipm2l_sdpram_v1_10_master_async_rd_data_fifo(fast__1)
# Loading usim.GTP_DRM36K_E1(fast__15)
# Loading work.ipm2l_fifo_ctrl_v1_1_master_async_rd_data_fifo(fast__1)
# Loading work.master_async_wr_back_fifo(fast__1)
# Loading work.ipm2l_fifo_v1_10_master_async_wr_back_fifo(fast__1)
# Loading work.ipm2l_sdpram_v1_10_master_async_wr_back_fifo(fast__1)
# Loading usim.GTP_DRM18K_E1(fast__7)
# Loading work.ipm2l_fifo_ctrl_v1_1_master_async_wr_back_fifo(fast__1)
# Loading work.slave_axi_async(fast)
# Loading work.slave_async_addr_fifo(fast)
# Loading work.ipm2l_fifo_v1_10_slave_async_addr_fifo(fast)
# Loading work.ipm2l_sdpram_v1_10_slave_async_addr_fifo(fast)
# Loading work.ipm2l_fifo_ctrl_v1_1_slave_async_addr_fifo(fast)
# Loading work.slave_async_wr_data_fifo(fast)
# Loading work.ipm2l_fifo_v1_10_slave_async_wr_data_fifo(fast)
# Loading work.ipm2l_sdpram_v1_10_slave_async_wr_data_fifo(fast)
# Loading work.ipm2l_fifo_ctrl_v1_1_slave_async_wr_data_fifo(fast)
# Loading work.slave_async_rd_data_fifo(fast)
# Loading work.ipm2l_fifo_v1_10_slave_async_rd_data_fifo(fast)
# Loading work.ipm2l_sdpram_v1_10_slave_async_rd_data_fifo(fast)
# Loading work.ipm2l_fifo_ctrl_v1_1_slave_async_rd_data_fifo(fast)
# Loading work.slave_async_wr_back_fifo(fast)
# Loading work.ipm2l_fifo_v1_10_slave_async_wr_back_fifo(fast)
# Loading work.ipm2l_sdpram_v1_10_slave_async_wr_back_fifo(fast)
# Loading usim.GTP_DRM18K_E1(fast__8)
# Loading work.ipm2l_fifo_ctrl_v1_1_slave_async_wr_back_fifo(fast)
# Loading work.slave_axi_async(fast__1)
# Loading work.slave_async_addr_fifo(fast__1)
# Loading work.ipm2l_fifo_v1_10_slave_async_addr_fifo(fast__1)
# Loading work.ipm2l_sdpram_v1_10_slave_async_addr_fifo(fast__1)
# Loading work.ipm2l_fifo_ctrl_v1_1_slave_async_addr_fifo(fast__1)
# Loading work.slave_async_wr_data_fifo(fast__1)
# Loading work.ipm2l_fifo_v1_10_slave_async_wr_data_fifo(fast__1)
# Loading work.ipm2l_sdpram_v1_10_slave_async_wr_data_fifo(fast__1)
# Loading work.ipm2l_fifo_ctrl_v1_1_slave_async_wr_data_fifo(fast__1)
# Loading work.slave_async_rd_data_fifo(fast__1)
# Loading work.ipm2l_fifo_v1_10_slave_async_rd_data_fifo(fast__1)
# Loading work.ipm2l_sdpram_v1_10_slave_async_rd_data_fifo(fast__1)
# Loading work.ipm2l_fifo_ctrl_v1_1_slave_async_rd_data_fifo(fast__1)
# Loading work.slave_async_wr_back_fifo(fast__1)
# Loading work.ipm2l_fifo_v1_10_slave_async_wr_back_fifo(fast__1)
# Loading work.ipm2l_sdpram_v1_10_slave_async_wr_back_fifo(fast__1)
# Loading work.ipm2l_fifo_ctrl_v1_1_slave_async_wr_back_fifo(fast__1)
# Loading work.axi_interconnect(fast)
# Loading work.axi_inter_sel41(fast)
# Loading work.axi_inter_nosel(fast)
# Loading work.axi_inter_sel41(fast__1)
# Loading work.axi_inter_nosel(fast__1)
# Loading work.axi_inter_sel41(fast__2)
# Loading work.axi_inter_nosel(fast__2)
# Loading work.axi_inter_nosel(fast__3)
# Loading work.axi_inter_sel41(fast__3)
# Loading work.axi_inter_sel14(fast)
# Loading work.axi_inter_sel41(fast__4)
# Loading work.ddr3(fast)
# Loading usim.GTP_GRS(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/S0/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0]/ddrphy_data_slice/<protected>/<protected>/dly_chain0 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 393
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/S0/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0]/ddrphy_data_slice/<protected>/<protected>/dly_chain1 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 394
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/S0/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0]/ddrphy_data_slice/<protected>/<protected>/dly_chain2 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 395
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/S0/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0]/ddrphy_data_slice/<protected>/<protected>/dly_chain3 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 397
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/S0/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0]/ddrphy_data_slice/<protected>/<protected>/dly_chain4 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 739
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/S0/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0]/ddrphy_data_slice/<protected>/<protected>/dly_chain5 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 740
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/S0/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1]/ddrphy_data_slice/<protected>/<protected>/dly_chain0 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 393
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/S0/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1]/ddrphy_data_slice/<protected>/<protected>/dly_chain1 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 394
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/S0/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1]/ddrphy_data_slice/<protected>/<protected>/dly_chain2 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 395
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/S0/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1]/ddrphy_data_slice/<protected>/<protected>/dly_chain3 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 397
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/S0/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1]/ddrphy_data_slice/<protected>/<protected>/dly_chain4 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 739
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/S0/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1]/ddrphy_data_slice/<protected>/<protected>/dly_chain5 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 740
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/S0/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2]/ddrphy_data_slice/<protected>/<protected>/dly_chain0 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 393
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/S0/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2]/ddrphy_data_slice/<protected>/<protected>/dly_chain1 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 394
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/S0/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2]/ddrphy_data_slice/<protected>/<protected>/dly_chain2 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 395
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/S0/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2]/ddrphy_data_slice/<protected>/<protected>/dly_chain3 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 397
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/S0/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2]/ddrphy_data_slice/<protected>/<protected>/dly_chain4 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 739
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/S0/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2]/ddrphy_data_slice/<protected>/<protected>/dly_chain5 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 740
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/S0/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3]/ddrphy_data_slice/<protected>/<protected>/dly_chain0 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 393
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/S0/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3]/ddrphy_data_slice/<protected>/<protected>/dly_chain1 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 394
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/S0/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3]/ddrphy_data_slice/<protected>/<protected>/dly_chain2 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 395
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/S0/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3]/ddrphy_data_slice/<protected>/<protected>/dly_chain3 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 397
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/S0/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3]/ddrphy_data_slice/<protected>/<protected>/dly_chain4 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 739
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/S0/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3]/ddrphy_data_slice/<protected>/<protected>/dly_chain5 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 740
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/S0/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[0]/u_ddc_ca/dly_chain0 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 393
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/S0/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[0]/u_ddc_ca/dly_chain1 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 394
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/S0/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[0]/u_ddc_ca/dly_chain2 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 395
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/S0/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[0]/u_ddc_ca/dly_chain3 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 397
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/S0/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[0]/u_ddc_ca/dly_chain4 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 739
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/S0/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[0]/u_ddc_ca/dly_chain5 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 740
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/S0/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[1]/u_ddc_ca/dly_chain0 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 393
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/S0/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[1]/u_ddc_ca/dly_chain1 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 394
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/S0/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[1]/u_ddc_ca/dly_chain2 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 395
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/S0/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[1]/u_ddc_ca/dly_chain3 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 397
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/S0/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[1]/u_ddc_ca/dly_chain4 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 739
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/S0/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[1]/u_ddc_ca/dly_chain5 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 740
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/S0/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[2]/u_ddc_ca/dly_chain0 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 393
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/S0/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[2]/u_ddc_ca/dly_chain1 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 394
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/S0/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[2]/u_ddc_ca/dly_chain2 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 395
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/S0/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[2]/u_ddc_ca/dly_chain3 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 397
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/S0/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[2]/u_ddc_ca/dly_chain4 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 739
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/S0/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[2]/u_ddc_ca/dly_chain5 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 740
# ** Warning: (vsim-3015) [PCDPC] - Port size (39) does not match connection size (37) for port 'rd_data'. The port definition is at: ../../../IPCORE/AXI4/slave_async_rd_data_fifo/slave_async_rd_data_fifo.v(30).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/axi_bus_inst/axi_clock_converter_inst/s0_axi_async/slave_async_rd_data_fifo_inst File: ../../../AXI4/slave_axi_async.v Line: 196
# ** Warning: (vsim-3015) [PCDPC] - Port size (39) does not match connection size (37) for port 'rd_data'. The port definition is at: ../../../IPCORE/AXI4/slave_async_rd_data_fifo/slave_async_rd_data_fifo.v(30).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/axi_bus_inst/axi_clock_converter_inst/s1_axi_async/slave_async_rd_data_fifo_inst File: ../../../AXI4/slave_axi_async.v Line: 196
# ** Warning: (vsim-3015) [PCDPC] - Port size (39) does not match connection size (37) for port 'rd_data'. The port definition is at: ../../../IPCORE/AXI4/slave_async_rd_data_fifo/slave_async_rd_data_fifo.v(30).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/axi_bus_inst/axi_clock_converter_inst/s2_axi_async/slave_async_rd_data_fifo_inst File: ../../../AXI4/slave_axi_async.v Line: 196
# ** Warning: (vsim-3015) [PCDPC] - Port size (39) does not match connection size (37) for port 'rd_data'. The port definition is at: ../../../IPCORE/AXI4/slave_async_rd_data_fifo/slave_async_rd_data_fifo.v(30).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/axi_bus_inst/axi_clock_converter_inst/s3_axi_async/slave_async_rd_data_fifo_inst File: ../../../AXI4/slave_axi_async.v Line: 196
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'rst_n'. The port definition is at: ../../../DDR3/sim_file/ddr3.v(97).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/i_mem[0]/mem_core File: ../axi_bus_udp_ddr_jtag_test.v Line: 601
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'ck'. The port definition is at: ../../../DDR3/sim_file/ddr3.v(98).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/i_mem[0]/mem_core File: ../axi_bus_udp_ddr_jtag_test.v Line: 601
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'ck_n'. The port definition is at: ../../../DDR3/sim_file/ddr3.v(99).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/i_mem[0]/mem_core File: ../axi_bus_udp_ddr_jtag_test.v Line: 601
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cke'. The port definition is at: ../../../DDR3/sim_file/ddr3.v(100).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/i_mem[0]/mem_core File: ../axi_bus_udp_ddr_jtag_test.v Line: 601
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cs_n'. The port definition is at: ../../../DDR3/sim_file/ddr3.v(101).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/i_mem[0]/mem_core File: ../axi_bus_udp_ddr_jtag_test.v Line: 601
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'ras_n'. The port definition is at: ../../../DDR3/sim_file/ddr3.v(102).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/i_mem[0]/mem_core File: ../axi_bus_udp_ddr_jtag_test.v Line: 601
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cas_n'. The port definition is at: ../../../DDR3/sim_file/ddr3.v(103).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/i_mem[0]/mem_core File: ../axi_bus_udp_ddr_jtag_test.v Line: 601
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'we_n'. The port definition is at: ../../../DDR3/sim_file/ddr3.v(104).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/i_mem[0]/mem_core File: ../axi_bus_udp_ddr_jtag_test.v Line: 601
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (6) for port 'ba'. The port definition is at: ../../../DDR3/sim_file/ddr3.v(106).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/i_mem[0]/mem_core File: ../axi_bus_udp_ddr_jtag_test.v Line: 601
# ** Warning: (vsim-3015) [PCDPC] - Port size (15) does not match connection size (30) for port 'addr'. The port definition is at: ../../../DDR3/sim_file/ddr3.v(107).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/i_mem[0]/mem_core File: ../axi_bus_udp_ddr_jtag_test.v Line: 601
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'odt'. The port definition is at: ../../../DDR3/sim_file/ddr3.v(112).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/i_mem[0]/mem_core File: ../axi_bus_udp_ddr_jtag_test.v Line: 601
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'rst_n'. The port definition is at: ../../../DDR3/sim_file/ddr3.v(97).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/i_mem[1]/mem_core File: ../axi_bus_udp_ddr_jtag_test.v Line: 601
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'ck'. The port definition is at: ../../../DDR3/sim_file/ddr3.v(98).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/i_mem[1]/mem_core File: ../axi_bus_udp_ddr_jtag_test.v Line: 601
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'ck_n'. The port definition is at: ../../../DDR3/sim_file/ddr3.v(99).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/i_mem[1]/mem_core File: ../axi_bus_udp_ddr_jtag_test.v Line: 601
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cke'. The port definition is at: ../../../DDR3/sim_file/ddr3.v(100).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/i_mem[1]/mem_core File: ../axi_bus_udp_ddr_jtag_test.v Line: 601
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cs_n'. The port definition is at: ../../../DDR3/sim_file/ddr3.v(101).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/i_mem[1]/mem_core File: ../axi_bus_udp_ddr_jtag_test.v Line: 601
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'ras_n'. The port definition is at: ../../../DDR3/sim_file/ddr3.v(102).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/i_mem[1]/mem_core File: ../axi_bus_udp_ddr_jtag_test.v Line: 601
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cas_n'. The port definition is at: ../../../DDR3/sim_file/ddr3.v(103).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/i_mem[1]/mem_core File: ../axi_bus_udp_ddr_jtag_test.v Line: 601
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'we_n'. The port definition is at: ../../../DDR3/sim_file/ddr3.v(104).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/i_mem[1]/mem_core File: ../axi_bus_udp_ddr_jtag_test.v Line: 601
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (6) for port 'ba'. The port definition is at: ../../../DDR3/sim_file/ddr3.v(106).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/i_mem[1]/mem_core File: ../axi_bus_udp_ddr_jtag_test.v Line: 601
# ** Warning: (vsim-3015) [PCDPC] - Port size (15) does not match connection size (30) for port 'addr'. The port definition is at: ../../../DDR3/sim_file/ddr3.v(107).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/i_mem[1]/mem_core File: ../axi_bus_udp_ddr_jtag_test.v Line: 601
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'odt'. The port definition is at: ../../../DDR3/sim_file/ddr3.v(112).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/i_mem[1]/mem_core File: ../axi_bus_udp_ddr_jtag_test.v Line: 601
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: 1  Hostname: DESKTOP-FLDUJ87  ProcessID: 12016
#           Attempting to use alternate WLF file "./wlft74f7ge".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft74f7ge
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/BOARD_MAC
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/BOARD_IP
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/DES_MAC
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/DES_IP
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/board_ip
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/board_mac
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/data_byte_num
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/udp_byte_num
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/MASTER_CLK
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/MASTER_RSTN
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/MASTER_WR_ADDR_ID
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/MASTER_WR_ADDR
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/MASTER_WR_ADDR_LEN
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/MASTER_WR_ADDR_BURST
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/MASTER_WR_ADDR_VALID
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/MASTER_WR_ADDR_READY
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/MASTER_WR_DATA
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/MASTER_WR_STRB
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/MASTER_WR_DATA_LAST
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/MASTER_WR_DATA_VALID
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/MASTER_WR_DATA_READY
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/MASTER_WR_BACK_ID
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/MASTER_WR_BACK_RESP
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/MASTER_WR_BACK_VALID
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/MASTER_WR_BACK_READY
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/MASTER_RD_ADDR_ID
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/MASTER_RD_ADDR
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/MASTER_RD_ADDR_LEN
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/MASTER_RD_ADDR_BURST
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/MASTER_RD_ADDR_VALID
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/MASTER_RD_ADDR_READY
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/MASTER_RD_BACK_ID
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/MASTER_RD_DATA
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/MASTER_RD_DATA_RESP
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/MASTER_RD_DATA_LAST
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/MASTER_RD_DATA_VALID
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/MASTER_RD_DATA_READY
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/sys_clk
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/sys_rst_n
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/eth_rxc
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/eth_rxc_x2
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/eth_rxdv
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/eth_txc
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/eth_tx_en_r
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/eth_tx_data_r
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/eth_rx_data
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/gmii_rx_clk
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/gmii_rx_dv
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/gmii_rxd
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/gmii_tx_clk
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/gmii_tx_en
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/gmii_txd
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/rec_pkt_done
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/rec_en
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/rec_data
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/rec_byte_num
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/tx_start_en
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/tx_data
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/udp_tx_done
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/tx_req
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/udp_tx_byte_num
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/trans_bit4
run -all
# IPSpecCheck: 04030101 ipm2l_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 9-20 when DRM Resource is 18K
# IPSpecCheck: 04030130 ipm2l_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 9-20 when DRM Resource is 36K
# IPSpecCheck: 04030130 ipm2l_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 9-20 when DRM Resource is 36K
# IPSpecCheck: 04030101 ipm2l_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 9-20 when DRM Resource is 18K
# IPSpecCheck: 04030130 ipm2l_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 9-20 when DRM Resource is 36K
# IPSpecCheck: 04030132 ipm2l_flex_sdpram parameter setting error !!!: c_RD_ADDR_WIDTH must between 9-20 when DRM Resource is 36K
# IPSpecCheck: 04030103 ipm2l_flex_sdpram parameter setting error !!!: c_RD_ADDR_WIDTH must between 9-20 when DRM Resource is 18K
# IPSpecCheck: 04030103 ipm2l_flex_sdpram parameter setting error !!!: c_RD_ADDR_WIDTH must between 9-20 when DRM Resource is 18K
# IPSpecCheck: 04030101 ipm2l_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 9-20 when DRM Resource is 18K
# IPSpecCheck: 04030101 ipm2l_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 9-20 when DRM Resource is 18K
# IPSpecCheck: 04030130 ipm2l_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 9-20 when DRM Resource is 36K
# IPSpecCheck: 04030130 ipm2l_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 9-20 when DRM Resource is 36K
# IPSpecCheck: 04030130 ipm2l_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 9-20 when DRM Resource is 36K
# IPSpecCheck: 04030130 ipm2l_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 9-20 when DRM Resource is 36K
# IPSpecCheck: 04030101 ipm2l_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 9-20 when DRM Resource is 18K
# IPSpecCheck: 04030130 ipm2l_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 9-20 when DRM Resource is 36K
# IPSpecCheck: 04030130 ipm2l_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 9-20 when DRM Resource is 36K
# IPSpecCheck: 04030130 ipm2l_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 9-20 when DRM Resource is 36K
# IPSpecCheck: 04030130 ipm2l_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 9-20 when DRM Resource is 36K
# IPSpecCheck: 04030101 ipm2l_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 9-20 when DRM Resource is 18K
# IPSpecCheck: 04030130 ipm2l_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 9-20 when DRM Resource is 36K
# IPSpecCheck: 04030130 ipm2l_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 9-20 when DRM Resource is 36K
# IPSpecCheck: 04030130 ipm2l_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 9-20 when DRM Resource is 36K
# IPSpecCheck: 04030130 ipm2l_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 9-20 when DRM Resource is 36K
# IPSpecCheck: 04030101 ipm2l_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 9-20 when DRM Resource is 18K
# IPSpecCheck: 04030130 ipm2l_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 9-20 when DRM Resource is 36K
# IPSpecCheck: 04030130 ipm2l_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 9-20 when DRM Resource is 36K
# IPSpecCheck: 04030130 ipm2l_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 9-20 when DRM Resource is 36K
# IPSpecCheck: 04030130 ipm2l_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 9-20 when DRM Resource is 36K
# IPSpecCheck: 04030101 ipm2l_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 9-20 when DRM Resource is 18K
# IPSpecCheck: 04030130 ipm2l_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 9-20 when DRM Resource is 36K
# IPSpecCheck: 04030130 ipm2l_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 9-20 when DRM Resource is 36K
# IPSpecCheck: 04030130 ipm2l_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 9-20 when DRM Resource is 36K
# IPSpecCheck: 04030130 ipm2l_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 9-20 when DRM Resource is 36K
# IPSpecCheck: 04030101 ipm2l_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 9-20 when DRM Resource is 18K
# IPSpecCheck: 04030130 ipm2l_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 9-20 when DRM Resource is 36K
# IPSpecCheck: 04030130 ipm2l_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 9-20 when DRM Resource is 36K
# IPSpecCheck: 04030130 ipm2l_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 9-20 when DRM Resource is 36K
# IPSpecCheck: 04030130 ipm2l_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 9-20 when DRM Resource is 36K
# IPSpecCheck: 04030101 ipm2l_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 9-20 when DRM Resource is 18K
# IPSpecCheck: 04030130 ipm2l_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 9-20 when DRM Resource is 36K
# IPSpecCheck: 04030130 ipm2l_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 9-20 when DRM Resource is 36K
# IPSpecCheck: 04030130 ipm2l_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 9-20 when DRM Resource is 36K
# IPSpecCheck: 04030130 ipm2l_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 9-20 when DRM Resource is 36K
# IPSpecCheck: 04030101 ipm2l_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 9-20 when DRM Resource is 18K
# IPSpecCheck: 04030130 ipm2l_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 9-20 when DRM Resource is 36K
# IPSpecCheck: 04030130 ipm2l_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 9-20 when DRM Resource is 36K
# IPSpecCheck: 04030130 ipm2l_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 9-20 when DRM Resource is 36K
# IPSpecCheck: 04030130 ipm2l_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 9-20 when DRM Resource is 36K
# IPSpecCheck: 04030101 ipm2l_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 9-20 when DRM Resource is 18K
# axi_bus_udp_ddr_jtag_test.M1.send_rd_addr: at time 15470000.0 ps INFO: send rd addr.
# axi_bus_udp_ddr_jtag_test.M1.send_wr_addr: at time 25938000.0 ps INFO: send wr addr.
# axi_bus_udp_ddr_jtag_test.M1.send_wr_data: at time 36502000.0 ps INFO: send wr data.
# axi_bus_udp_ddr_jtag_test.M1.send_rd_addr: at time 46970000.0 ps INFO: send rd addr.
# axi_bus_udp_ddr_jtag_test.M1.send_wr_addr: at time 57438000.0 ps INFO: send wr addr.
# axi_bus_udp_ddr_jtag_test.M1.send_wr_data: at time 67906000.0 ps INFO: send wr data.
# axi_bus_udp_ddr_jtag_test.M1.send_rd_addr: at time 78374000.0 ps INFO: send rd addr.
# axi_bus_udp_ddr_jtag_test.M1.send_wr_addr: at time 88842000.0 ps INFO: send wr addr.
# axi_bus_udp_ddr_jtag_test.M1.send_wr_data: at time 99406000.0 ps INFO: send wr data.
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/axi_udp_cmd_inst/IDLE
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/axi_udp_cmd_inst/WAIT
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/axi_udp_cmd_inst/ADDR
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/axi_udp_cmd_inst/DATA
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/axi_udp_cmd_inst/TXIDLE
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/axi_udp_cmd_inst/TXWRBACK
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/axi_udp_cmd_inst/TXRDDATA
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/axi_udp_cmd_inst/gmii_rx_clk
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/axi_udp_cmd_inst/rstn
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/axi_udp_cmd_inst/MASTER_CLK
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/axi_udp_cmd_inst/MASTER_RSTN
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/axi_udp_cmd_inst/MASTER_WR_ADDR_ID
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/axi_udp_cmd_inst/MASTER_WR_ADDR
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/axi_udp_cmd_inst/MASTER_WR_ADDR_LEN
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/axi_udp_cmd_inst/MASTER_WR_ADDR_BURST
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/axi_udp_cmd_inst/MASTER_WR_ADDR_VALID
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/axi_udp_cmd_inst/MASTER_WR_ADDR_READY
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/axi_udp_cmd_inst/MASTER_WR_DATA
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/axi_udp_cmd_inst/MASTER_WR_STRB
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/axi_udp_cmd_inst/MASTER_WR_DATA_LAST
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/axi_udp_cmd_inst/MASTER_WR_DATA_VALID
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/axi_udp_cmd_inst/MASTER_WR_DATA_READY
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/axi_udp_cmd_inst/MASTER_WR_BACK_ID
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/axi_udp_cmd_inst/MASTER_WR_BACK_RESP
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/axi_udp_cmd_inst/MASTER_WR_BACK_VALID
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/axi_udp_cmd_inst/MASTER_WR_BACK_READY
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/axi_udp_cmd_inst/MASTER_RD_ADDR_ID
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/axi_udp_cmd_inst/MASTER_RD_ADDR
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/axi_udp_cmd_inst/MASTER_RD_ADDR_LEN
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/axi_udp_cmd_inst/MASTER_RD_ADDR_BURST
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/axi_udp_cmd_inst/MASTER_RD_ADDR_VALID
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/axi_udp_cmd_inst/MASTER_RD_ADDR_READY
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/axi_udp_cmd_inst/MASTER_RD_BACK_ID
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/axi_udp_cmd_inst/MASTER_RD_DATA
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/axi_udp_cmd_inst/MASTER_RD_DATA_RESP
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/axi_udp_cmd_inst/MASTER_RD_DATA_LAST
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/axi_udp_cmd_inst/MASTER_RD_DATA_VALID
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/axi_udp_cmd_inst/MASTER_RD_DATA_READY
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/axi_udp_cmd_inst/udp_rx_done
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/axi_udp_cmd_inst/udp_rx_data
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/axi_udp_cmd_inst/udp_rx_en
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/axi_udp_cmd_inst/udp_tx_done
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/axi_udp_cmd_inst/udp_tx_req
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/axi_udp_cmd_inst/udp_tx_start
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/axi_udp_cmd_inst/udp_tx_data
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/axi_udp_cmd_inst/udp_tx_byte_num
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/axi_udp_cmd_inst/head_cnt
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/axi_udp_cmd_inst/state
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/axi_udp_cmd_inst/next_state
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/axi_udp_cmd_inst/head_data
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/axi_udp_cmd_inst/tx_state
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/axi_udp_cmd_inst/wrback_tx_done
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/axi_udp_cmd_inst/rddata_tx_done
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/axi_udp_cmd_inst/cmd_fifo_wr_en
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/axi_udp_cmd_inst/cmd_fifo_empty
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/axi_udp_cmd_inst/cmd_fifo_rd_en
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/axi_udp_cmd_inst/cmd_fifo_rd_data
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/axi_udp_cmd_inst/wraddr_fifo_empty
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/axi_udp_cmd_inst/wraddr_fifo_wr_en
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/axi_udp_cmd_inst/wraddr_fifo_rd_en
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/axi_udp_cmd_inst/wraddr_fifo_wr_data
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/axi_udp_cmd_inst/wraddr_fifo_rd_data
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/axi_udp_cmd_inst/wraddr_fifo_rd_cnt
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/axi_udp_cmd_inst/rdaddr_fifo_empty
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/axi_udp_cmd_inst/rdaddr_fifo_wr_en
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/axi_udp_cmd_inst/rdaddr_fifo_rd_en
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/axi_udp_cmd_inst/rdaddr_fifo_wr_data
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/axi_udp_cmd_inst/rdaddr_fifo_rd_data
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/axi_udp_cmd_inst/rdaddr_fifo_rd_cnt
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/axi_udp_cmd_inst/wrback_fifo_wr_data
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/axi_udp_cmd_inst/wrback_fifo_wr_en
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/axi_udp_cmd_inst/wrback_fifo_rd_en
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/axi_udp_cmd_inst/wrback_fifo_full
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/axi_udp_cmd_inst/wrback_fifo_empty
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/axi_udp_cmd_inst/wrback_fifo_wr_water_level
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/axi_udp_cmd_inst/wrback_fifo_rd_cnt
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/axi_udp_cmd_inst/wrback_fifo_rd_data
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/axi_udp_cmd_inst/wrback_tx_start_req
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/axi_udp_cmd_inst/wrback_fifo_rd_water_level
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/axi_udp_cmd_inst/wrdata_fifo_empty
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/axi_udp_cmd_inst/wrdata_fifo_wr_en
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/axi_udp_cmd_inst/wrdata_fifo_wr_en_reg
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/axi_udp_cmd_inst/wrdata_fifo_rd_en
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/axi_udp_cmd_inst/wrdata_fifo_rd_en_reg
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/axi_udp_cmd_inst/wrdata_fifo_rd_cnt
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/axi_udp_cmd_inst/rddata_fifo_wr_en
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/axi_udp_cmd_inst/rddata_fifo_empty
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/axi_udp_cmd_inst/rddata_fifo_rd_water_level
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/axi_udp_cmd_inst/rddata_head
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/axi_udp_cmd_inst/rddata_fifo_rd_cnt
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/axi_udp_cmd_inst/rddata_tx_start_req
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/axi_udp_cmd_inst/rddata_fifo_rd_en
add wave -position end  sim:/axi_bus_udp_ddr_jtag_test/M1/axi_udp_cmd_inst/rddata_fifo_rd_data
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=275.
# Loading work.axi_slave_default_sv_unit(fast)
# Loading work.axi_bus_udp_ddr_jtag_test(fast)
# Loading work.axi_master_sim(fast)
# Loading work.udp_axi_master_sim(fast)
# Loading work.gmii_to_rgmii(fast)
# Loading work.rgmii_rx(fast)
# Loading work.clk_phase(fast)
# Loading usim.GTP_GPLL(fast)
# Loading usim.GTP_ISERDES_E2(fast)
# Loading usim.GTP_GRS(fast__1)
# Loading work.rgmii_tx(fast)
# Loading usim.GTP_OSERDES_E2(fast)
# Loading usim.GTP_OUTBUF(fast)
# Loading work.udp(fast)
# Loading work.udp_rx(fast)
# Loading work.udp_tx(fast)
# Loading work.crc32_d8(fast)
# Loading work.axi_udp_cmd(fast)
# Loading work.udp_cmd_fifo(fast)
# Loading work.ipm2l_fifo_v1_10_udp_cmd_fifo(fast)
# Loading work.ipm2l_sdpram_v1_10_udp_cmd_fifo(fast)
# Loading usim.GTP_DRM18K_E1(fast)
# Loading work.ipm2l_fifo_ctrl_v1_1_udp_cmd_fifo(fast)
# Loading work.wr_addr_fifo(fast)
# Loading work.ipm2l_fifo_v1_10_wr_addr_fifo(fast)
# Loading work.ipm2l_sdpram_v1_10_wr_addr_fifo(fast)
# Loading usim.GTP_DRM36K_E1(fast)
# Loading work.ipm2l_fifo_ctrl_v1_1_wr_addr_fifo(fast)
# Loading work.rd_addr_fifo(fast)
# Loading work.ipm2l_fifo_v1_10_rd_addr_fifo(fast)
# Loading work.ipm2l_sdpram_v1_10_rd_addr_fifo(fast)
# Loading work.ipm2l_fifo_ctrl_v1_1_rd_addr_fifo(fast)
# Loading work.udp_fifo_wrback(fast)
# Loading work.ipm2l_fifo_v1_10_udp_fifo_wrback(fast)
# Loading work.ipm2l_sdpram_v1_10_udp_fifo_wrback(fast)
# Loading usim.GTP_DRM18K_E1(fast__1)
# Loading work.ipm2l_fifo_ctrl_v1_1_udp_fifo_wrback(fast)
# Loading work.udp_fifo_wr(fast)
# Loading work.ipm2l_fifo_v1_10_udp_fifo_wr(fast)
# Loading work.ipm2l_sdpram_v1_10_udp_fifo_wr(fast)
# Loading usim.GTP_DRM36K_E1(fast__1)
# Loading usim.GTP_DRM36K_E1(fast__2)
# Loading work.ipm2l_fifo_ctrl_v1_1_udp_fifo_wr(fast)
# Loading work.udp_fifo_rd(fast)
# Loading work.ipm2l_fifo_v1_10_udp_fifo_rd(fast)
# Loading work.ipm2l_sdpram_v1_10_udp_fifo_rd(fast)
# Loading usim.GTP_DRM36K_E1(fast__3)
# Loading usim.GTP_DRM36K_E1(fast__4)
# Loading work.ipm2l_fifo_ctrl_v1_1_udp_fifo_rd(fast)
# Loading work.axi_master_default(fast)
# Loading work.slave_ddr3(fast)
# Loading work.ddr3_read(fast)
# Loading work.fifo_ddr3_read(fast)
# Loading work.ipm2l_fifo_v1_10_fifo_ddr3_read(fast)
# Loading work.ipm2l_sdpram_v1_10_fifo_ddr3_read(fast)
# Loading usim.GTP_DRM36K_E1(fast__5)
# Loading usim.GTP_DRM36K_E1(fast__6)
# Loading usim.GTP_DRM36K_E1(fast__7)
# Loading usim.GTP_DRM36K_E1(fast__8)
# Loading work.ipm2l_fifo_ctrl_v1_1_fifo_ddr3_read(fast)
# Loading work.ddr3_write(fast)
# Loading work.fifo_ddr3_write(fast)
# Loading work.ipm2l_fifo_v1_10_fifo_ddr3_write(fast)
# Loading work.ipm2l_sdpram_v1_10_fifo_ddr3_write(fast)
# Loading usim.GTP_DRM36K_E1(fast__9)
# Loading usim.GTP_DRM36K_E1(fast__10)
# Loading usim.GTP_DRM36K_E1(fast__11)
# Loading usim.GTP_DRM36K_E1(fast__12)
# Loading work.ipm2l_fifo_ctrl_v1_1_fifo_ddr3_write(fast)
# Loading work.fifo_ddr3_write_strb(fast)
# Loading work.ipm2l_fifo_v1_10_fifo_ddr3_write_strb(fast)
# Loading work.ipm2l_sdpram_v1_10_fifo_ddr3_write_strb(fast)
# Loading usim.GTP_DRM18K_E1(fast__2)
# Loading work.ipm2l_fifo_ctrl_v1_1_fifo_ddr3_write_strb(fast)
# Loading work.ddr3_top(fast)
# Loading work.axi_ddr3(fast)
# Loading work.ips2l_rst_sync_v1_3(fast)
# Loading work.axi_ddr3_mcdq_wrapper_v1_9(fast)
# Loading work.axi_ddr3_ddrphy_top(fast)
# Loading usim.GTP_CLKBUFM(fast)
# Loading work.ips2l_rst_sync_v1_3(fast__1)
# Loading work.ips2l_ddrphy_gpll_v1_3(fast)
# Loading usim.GTP_GPLL(fast__1)
# Loading usim.GTP_CLKBUFG(fast)
# Loading work.ips2l_ddrphy_gpll_v1_3(fast__1)
# Loading usim.GTP_GPLL(fast__2)
# Loading usim.GTP_CLKPD(fast)
# Loading work.ips2l_rst_sync_v1_3(fast__2)
# Loading work.axi_ddr3_slice_top_v1_15(fast)
# Loading usim.GTP_CLKBUFR(fast)
# Loading work.ips2l_ddrphy_ppll_v1_0(fast)
# Loading usim.GTP_PPLL(fast)
# Loading usim.GTP_IOCLKDIV_E3(fast)
# Loading work.ips2l_ddrphy_ppll_v1_0(fast__1)
# Loading usim.GTP_DDC_E2(fast)
# Loading usim.GTP_DLL_E2(fast)
# Loading usim.GTP_OSERDES_E2(fast__1)
# Loading usim.GTP_OSERDES_E2(fast__2)
# Loading usim.GTP_IOBUFCO(fast)
# Loading usim.GTP_IODELAY_E2(fast)
# Loading usim.GTP_ISERDES_E2(fast__1)
# Loading usim.GTP_IOBUF(fast)
# Loading usim.GTP_OUTBUFT(fast)
# Loading usim.GTP_OUTBUFTCO(fast)
# Loading work.JTAG_SLAVE(fast)
# Loading work.jtag_fifo_shift_out(fast)
# Loading work.ipm2l_fifo_v1_10_jtag_fifo_shift_out(fast)
# Loading work.ipm2l_sdpram_v1_10_jtag_fifo_shift_out(fast)
# Loading usim.GTP_DRM18K_E1(fast__3)
# Loading work.ipm2l_fifo_ctrl_v1_1_jtag_fifo_shift_out(fast)
# Loading work.jtag_fifo_shift_data(fast)
# Loading work.ipm2l_fifo_v1_10_jtag_fifo_shift_data(fast)
# Loading work.ipm2l_sdpram_v1_10_jtag_fifo_shift_data(fast)
# Loading usim.GTP_DRM18K_E1(fast__4)
# Loading work.ipm2l_fifo_ctrl_v1_1_jtag_fifo_shift_data(fast)
# Loading work.jtag_fifo_shift_cmd(fast)
# Loading work.ipm2l_fifo_v1_10_jtag_fifo_shift_cmd(fast)
# Loading work.ipm2l_sdpram_v1_10_jtag_fifo_shift_cmd(fast)
# Loading usim.GTP_DRM18K_E1(fast__5)
# Loading work.ipm2l_fifo_ctrl_v1_1_jtag_fifo_shift_cmd(fast)
# Loading work.tap_FSM(fast)
# Loading work.axi_bus(fast)
# Loading work.axi_clock_converter(fast)
# Loading work.master_axi_async(fast)
# Loading work.master_async_addr_fifo(fast)
# Loading work.ipm2l_fifo_v1_10_master_async_addr_fifo(fast)
# Loading work.ipm2l_sdpram_v1_10_master_async_addr_fifo(fast)
# Loading usim.GTP_DRM36K_E1(fast__13)
# Loading work.ipm2l_fifo_ctrl_v1_1_master_async_addr_fifo(fast)
# Loading work.master_async_wr_data_fifo(fast)
# Loading work.ipm2l_fifo_v1_10_master_async_wr_data_fifo(fast)
# Loading work.ipm2l_sdpram_v1_10_master_async_wr_data_fifo(fast)
# Loading work.ipm2l_fifo_ctrl_v1_1_master_async_wr_data_fifo(fast)
# Loading work.master_async_rd_data_fifo(fast)
# Loading work.ipm2l_fifo_v1_10_master_async_rd_data_fifo(fast)
# Loading work.ipm2l_sdpram_v1_10_master_async_rd_data_fifo(fast)
# Loading work.ipm2l_fifo_ctrl_v1_1_master_async_rd_data_fifo(fast)
# Loading work.master_async_wr_back_fifo(fast)
# Loading work.ipm2l_fifo_v1_10_master_async_wr_back_fifo(fast)
# Loading work.ipm2l_sdpram_v1_10_master_async_wr_back_fifo(fast)
# Loading usim.GTP_DRM18K_E1(fast__6)
# Loading work.ipm2l_fifo_ctrl_v1_1_master_async_wr_back_fifo(fast)
# Loading work.master_axi_async(fast__1)
# Loading work.master_async_addr_fifo(fast__1)
# Loading work.ipm2l_fifo_v1_10_master_async_addr_fifo(fast__1)
# Loading work.ipm2l_sdpram_v1_10_master_async_addr_fifo(fast__1)
# Loading usim.GTP_DRM36K_E1(fast__14)
# Loading work.ipm2l_fifo_ctrl_v1_1_master_async_addr_fifo(fast__1)
# Loading work.master_async_wr_data_fifo(fast__1)
# Loading work.ipm2l_fifo_v1_10_master_async_wr_data_fifo(fast__1)
# Loading work.ipm2l_sdpram_v1_10_master_async_wr_data_fifo(fast__1)
# Loading work.ipm2l_fifo_ctrl_v1_1_master_async_wr_data_fifo(fast__1)
# Loading work.master_async_rd_data_fifo(fast__1)
# Loading work.ipm2l_fifo_v1_10_master_async_rd_data_fifo(fast__1)
# Loading work.ipm2l_sdpram_v1_10_master_async_rd_data_fifo(fast__1)
# Loading usim.GTP_DRM36K_E1(fast__15)
# Loading work.ipm2l_fifo_ctrl_v1_1_master_async_rd_data_fifo(fast__1)
# Loading work.master_async_wr_back_fifo(fast__1)
# Loading work.ipm2l_fifo_v1_10_master_async_wr_back_fifo(fast__1)
# Loading work.ipm2l_sdpram_v1_10_master_async_wr_back_fifo(fast__1)
# Loading usim.GTP_DRM18K_E1(fast__7)
# Loading work.ipm2l_fifo_ctrl_v1_1_master_async_wr_back_fifo(fast__1)
# Loading work.slave_axi_async(fast)
# Loading work.slave_async_addr_fifo(fast)
# Loading work.ipm2l_fifo_v1_10_slave_async_addr_fifo(fast)
# Loading work.ipm2l_sdpram_v1_10_slave_async_addr_fifo(fast)
# Loading work.ipm2l_fifo_ctrl_v1_1_slave_async_addr_fifo(fast)
# Loading work.slave_async_wr_data_fifo(fast)
# Loading work.ipm2l_fifo_v1_10_slave_async_wr_data_fifo(fast)
# Loading work.ipm2l_sdpram_v1_10_slave_async_wr_data_fifo(fast)
# Loading work.ipm2l_fifo_ctrl_v1_1_slave_async_wr_data_fifo(fast)
# Loading work.slave_async_rd_data_fifo(fast)
# Loading work.ipm2l_fifo_v1_10_slave_async_rd_data_fifo(fast)
# Loading work.ipm2l_sdpram_v1_10_slave_async_rd_data_fifo(fast)
# Loading work.ipm2l_fifo_ctrl_v1_1_slave_async_rd_data_fifo(fast)
# Loading work.slave_async_wr_back_fifo(fast)
# Loading work.ipm2l_fifo_v1_10_slave_async_wr_back_fifo(fast)
# Loading work.ipm2l_sdpram_v1_10_slave_async_wr_back_fifo(fast)
# Loading usim.GTP_DRM18K_E1(fast__8)
# Loading work.ipm2l_fifo_ctrl_v1_1_slave_async_wr_back_fifo(fast)
# Loading work.slave_axi_async(fast__1)
# Loading work.slave_async_addr_fifo(fast__1)
# Loading work.ipm2l_fifo_v1_10_slave_async_addr_fifo(fast__1)
# Loading work.ipm2l_sdpram_v1_10_slave_async_addr_fifo(fast__1)
# Loading work.ipm2l_fifo_ctrl_v1_1_slave_async_addr_fifo(fast__1)
# Loading work.slave_async_wr_data_fifo(fast__1)
# Loading work.ipm2l_fifo_v1_10_slave_async_wr_data_fifo(fast__1)
# Loading work.ipm2l_sdpram_v1_10_slave_async_wr_data_fifo(fast__1)
# Loading work.ipm2l_fifo_ctrl_v1_1_slave_async_wr_data_fifo(fast__1)
# Loading work.slave_async_rd_data_fifo(fast__1)
# Loading work.ipm2l_fifo_v1_10_slave_async_rd_data_fifo(fast__1)
# Loading work.ipm2l_sdpram_v1_10_slave_async_rd_data_fifo(fast__1)
# Loading work.ipm2l_fifo_ctrl_v1_1_slave_async_rd_data_fifo(fast__1)
# Loading work.slave_async_wr_back_fifo(fast__1)
# Loading work.ipm2l_fifo_v1_10_slave_async_wr_back_fifo(fast__1)
# Loading work.ipm2l_sdpram_v1_10_slave_async_wr_back_fifo(fast__1)
# Loading work.ipm2l_fifo_ctrl_v1_1_slave_async_wr_back_fifo(fast__1)
# Loading work.axi_interconnect(fast)
# Loading work.axi_inter_sel41(fast)
# Loading work.axi_inter_nosel(fast)
# Loading work.axi_inter_sel41(fast__1)
# Loading work.axi_inter_nosel(fast__1)
# Loading work.axi_inter_sel41(fast__2)
# Loading work.axi_inter_nosel(fast__2)
# Loading work.axi_inter_nosel(fast__3)
# Loading work.axi_inter_sel41(fast__3)
# Loading work.axi_inter_sel14(fast)
# Loading work.axi_inter_sel41(fast__4)
# Loading work.ddr3(fast)
# Loading usim.GTP_GRS(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/S0/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0]/ddrphy_data_slice/<protected>/<protected>/dly_chain0 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 393
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/S0/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0]/ddrphy_data_slice/<protected>/<protected>/dly_chain1 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 394
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/S0/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0]/ddrphy_data_slice/<protected>/<protected>/dly_chain2 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 395
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/S0/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0]/ddrphy_data_slice/<protected>/<protected>/dly_chain3 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 397
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/S0/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0]/ddrphy_data_slice/<protected>/<protected>/dly_chain4 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 739
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/S0/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0]/ddrphy_data_slice/<protected>/<protected>/dly_chain5 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 740
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/S0/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1]/ddrphy_data_slice/<protected>/<protected>/dly_chain0 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 393
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/S0/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1]/ddrphy_data_slice/<protected>/<protected>/dly_chain1 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 394
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/S0/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1]/ddrphy_data_slice/<protected>/<protected>/dly_chain2 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 395
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/S0/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1]/ddrphy_data_slice/<protected>/<protected>/dly_chain3 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 397
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/S0/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1]/ddrphy_data_slice/<protected>/<protected>/dly_chain4 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 739
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/S0/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1]/ddrphy_data_slice/<protected>/<protected>/dly_chain5 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 740
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/S0/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2]/ddrphy_data_slice/<protected>/<protected>/dly_chain0 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 393
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/S0/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2]/ddrphy_data_slice/<protected>/<protected>/dly_chain1 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 394
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/S0/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2]/ddrphy_data_slice/<protected>/<protected>/dly_chain2 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 395
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/S0/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2]/ddrphy_data_slice/<protected>/<protected>/dly_chain3 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 397
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/S0/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2]/ddrphy_data_slice/<protected>/<protected>/dly_chain4 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 739
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/S0/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2]/ddrphy_data_slice/<protected>/<protected>/dly_chain5 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 740
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/S0/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3]/ddrphy_data_slice/<protected>/<protected>/dly_chain0 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 393
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/S0/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3]/ddrphy_data_slice/<protected>/<protected>/dly_chain1 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 394
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/S0/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3]/ddrphy_data_slice/<protected>/<protected>/dly_chain2 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 395
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/S0/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3]/ddrphy_data_slice/<protected>/<protected>/dly_chain3 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 397
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/S0/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3]/ddrphy_data_slice/<protected>/<protected>/dly_chain4 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 739
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/S0/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3]/ddrphy_data_slice/<protected>/<protected>/dly_chain5 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 740
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/S0/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[0]/u_ddc_ca/dly_chain0 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 393
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/S0/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[0]/u_ddc_ca/dly_chain1 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 394
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/S0/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[0]/u_ddc_ca/dly_chain2 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 395
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/S0/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[0]/u_ddc_ca/dly_chain3 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 397
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/S0/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[0]/u_ddc_ca/dly_chain4 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 739
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/S0/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[0]/u_ddc_ca/dly_chain5 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 740
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/S0/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[1]/u_ddc_ca/dly_chain0 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 393
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/S0/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[1]/u_ddc_ca/dly_chain1 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 394
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/S0/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[1]/u_ddc_ca/dly_chain2 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 395
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/S0/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[1]/u_ddc_ca/dly_chain3 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 397
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/S0/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[1]/u_ddc_ca/dly_chain4 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 739
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/S0/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[1]/u_ddc_ca/dly_chain5 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 740
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/S0/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[2]/u_ddc_ca/dly_chain0 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 393
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/S0/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[2]/u_ddc_ca/dly_chain1 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 394
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/S0/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[2]/u_ddc_ca/dly_chain2 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 395
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/S0/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[2]/u_ddc_ca/dly_chain3 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 397
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/S0/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[2]/u_ddc_ca/dly_chain4 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 739
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/S0/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[2]/u_ddc_ca/dly_chain5 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 740
# ** Warning: (vsim-3015) [PCDPC] - Port size (39) does not match connection size (37) for port 'rd_data'. The port definition is at: ../../../IPCORE/AXI4/slave_async_rd_data_fifo/slave_async_rd_data_fifo.v(30).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/axi_bus_inst/axi_clock_converter_inst/s0_axi_async/slave_async_rd_data_fifo_inst File: ../../../AXI4/slave_axi_async.v Line: 196
# ** Warning: (vsim-3015) [PCDPC] - Port size (39) does not match connection size (37) for port 'rd_data'. The port definition is at: ../../../IPCORE/AXI4/slave_async_rd_data_fifo/slave_async_rd_data_fifo.v(30).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/axi_bus_inst/axi_clock_converter_inst/s1_axi_async/slave_async_rd_data_fifo_inst File: ../../../AXI4/slave_axi_async.v Line: 196
# ** Warning: (vsim-3015) [PCDPC] - Port size (39) does not match connection size (37) for port 'rd_data'. The port definition is at: ../../../IPCORE/AXI4/slave_async_rd_data_fifo/slave_async_rd_data_fifo.v(30).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/axi_bus_inst/axi_clock_converter_inst/s2_axi_async/slave_async_rd_data_fifo_inst File: ../../../AXI4/slave_axi_async.v Line: 196
# ** Warning: (vsim-3015) [PCDPC] - Port size (39) does not match connection size (37) for port 'rd_data'. The port definition is at: ../../../IPCORE/AXI4/slave_async_rd_data_fifo/slave_async_rd_data_fifo.v(30).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/axi_bus_inst/axi_clock_converter_inst/s3_axi_async/slave_async_rd_data_fifo_inst File: ../../../AXI4/slave_axi_async.v Line: 196
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'rst_n'. The port definition is at: ../../../DDR3/sim_file/ddr3.v(97).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/i_mem[0]/mem_core File: ../axi_bus_udp_ddr_jtag_test.v Line: 601
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'ck'. The port definition is at: ../../../DDR3/sim_file/ddr3.v(98).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/i_mem[0]/mem_core File: ../axi_bus_udp_ddr_jtag_test.v Line: 601
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'ck_n'. The port definition is at: ../../../DDR3/sim_file/ddr3.v(99).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/i_mem[0]/mem_core File: ../axi_bus_udp_ddr_jtag_test.v Line: 601
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cke'. The port definition is at: ../../../DDR3/sim_file/ddr3.v(100).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/i_mem[0]/mem_core File: ../axi_bus_udp_ddr_jtag_test.v Line: 601
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cs_n'. The port definition is at: ../../../DDR3/sim_file/ddr3.v(101).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/i_mem[0]/mem_core File: ../axi_bus_udp_ddr_jtag_test.v Line: 601
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'ras_n'. The port definition is at: ../../../DDR3/sim_file/ddr3.v(102).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/i_mem[0]/mem_core File: ../axi_bus_udp_ddr_jtag_test.v Line: 601
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cas_n'. The port definition is at: ../../../DDR3/sim_file/ddr3.v(103).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/i_mem[0]/mem_core File: ../axi_bus_udp_ddr_jtag_test.v Line: 601
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'we_n'. The port definition is at: ../../../DDR3/sim_file/ddr3.v(104).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/i_mem[0]/mem_core File: ../axi_bus_udp_ddr_jtag_test.v Line: 601
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (6) for port 'ba'. The port definition is at: ../../../DDR3/sim_file/ddr3.v(106).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/i_mem[0]/mem_core File: ../axi_bus_udp_ddr_jtag_test.v Line: 601
# ** Warning: (vsim-3015) [PCDPC] - Port size (15) does not match connection size (30) for port 'addr'. The port definition is at: ../../../DDR3/sim_file/ddr3.v(107).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/i_mem[0]/mem_core File: ../axi_bus_udp_ddr_jtag_test.v Line: 601
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'odt'. The port definition is at: ../../../DDR3/sim_file/ddr3.v(112).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/i_mem[0]/mem_core File: ../axi_bus_udp_ddr_jtag_test.v Line: 601
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'rst_n'. The port definition is at: ../../../DDR3/sim_file/ddr3.v(97).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/i_mem[1]/mem_core File: ../axi_bus_udp_ddr_jtag_test.v Line: 601
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'ck'. The port definition is at: ../../../DDR3/sim_file/ddr3.v(98).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/i_mem[1]/mem_core File: ../axi_bus_udp_ddr_jtag_test.v Line: 601
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'ck_n'. The port definition is at: ../../../DDR3/sim_file/ddr3.v(99).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/i_mem[1]/mem_core File: ../axi_bus_udp_ddr_jtag_test.v Line: 601
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cke'. The port definition is at: ../../../DDR3/sim_file/ddr3.v(100).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/i_mem[1]/mem_core File: ../axi_bus_udp_ddr_jtag_test.v Line: 601
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cs_n'. The port definition is at: ../../../DDR3/sim_file/ddr3.v(101).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/i_mem[1]/mem_core File: ../axi_bus_udp_ddr_jtag_test.v Line: 601
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'ras_n'. The port definition is at: ../../../DDR3/sim_file/ddr3.v(102).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/i_mem[1]/mem_core File: ../axi_bus_udp_ddr_jtag_test.v Line: 601
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cas_n'. The port definition is at: ../../../DDR3/sim_file/ddr3.v(103).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/i_mem[1]/mem_core File: ../axi_bus_udp_ddr_jtag_test.v Line: 601
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'we_n'. The port definition is at: ../../../DDR3/sim_file/ddr3.v(104).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/i_mem[1]/mem_core File: ../axi_bus_udp_ddr_jtag_test.v Line: 601
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (6) for port 'ba'. The port definition is at: ../../../DDR3/sim_file/ddr3.v(106).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/i_mem[1]/mem_core File: ../axi_bus_udp_ddr_jtag_test.v Line: 601
# ** Warning: (vsim-3015) [PCDPC] - Port size (15) does not match connection size (30) for port 'addr'. The port definition is at: ../../../DDR3/sim_file/ddr3.v(107).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/i_mem[1]/mem_core File: ../axi_bus_udp_ddr_jtag_test.v Line: 601
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'odt'. The port definition is at: ../../../DDR3/sim_file/ddr3.v(112).
#    Time: 0 fs  Iteration: 0  Instance: /axi_bus_udp_ddr_jtag_test/i_mem[1]/mem_core File: ../axi_bus_udp_ddr_jtag_test.v Line: 601
run -all
# IPSpecCheck: 04030101 ipm2l_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 9-20 when DRM Resource is 18K
# IPSpecCheck: 04030130 ipm2l_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 9-20 when DRM Resource is 36K
# IPSpecCheck: 04030130 ipm2l_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 9-20 when DRM Resource is 36K
# IPSpecCheck: 04030101 ipm2l_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 9-20 when DRM Resource is 18K
# IPSpecCheck: 04030130 ipm2l_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 9-20 when DRM Resource is 36K
# IPSpecCheck: 04030132 ipm2l_flex_sdpram parameter setting error !!!: c_RD_ADDR_WIDTH must between 9-20 when DRM Resource is 36K
# IPSpecCheck: 04030103 ipm2l_flex_sdpram parameter setting error !!!: c_RD_ADDR_WIDTH must between 9-20 when DRM Resource is 18K
# IPSpecCheck: 04030103 ipm2l_flex_sdpram parameter setting error !!!: c_RD_ADDR_WIDTH must between 9-20 when DRM Resource is 18K
# IPSpecCheck: 04030101 ipm2l_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 9-20 when DRM Resource is 18K
# IPSpecCheck: 04030101 ipm2l_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 9-20 when DRM Resource is 18K
# IPSpecCheck: 04030130 ipm2l_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 9-20 when DRM Resource is 36K
# IPSpecCheck: 04030130 ipm2l_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 9-20 when DRM Resource is 36K
# IPSpecCheck: 04030130 ipm2l_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 9-20 when DRM Resource is 36K
# IPSpecCheck: 04030130 ipm2l_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 9-20 when DRM Resource is 36K
# IPSpecCheck: 04030101 ipm2l_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 9-20 when DRM Resource is 18K
# IPSpecCheck: 04030130 ipm2l_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 9-20 when DRM Resource is 36K
# IPSpecCheck: 04030130 ipm2l_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 9-20 when DRM Resource is 36K
# IPSpecCheck: 04030130 ipm2l_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 9-20 when DRM Resource is 36K
# IPSpecCheck: 04030130 ipm2l_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 9-20 when DRM Resource is 36K
# IPSpecCheck: 04030101 ipm2l_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 9-20 when DRM Resource is 18K
# IPSpecCheck: 04030130 ipm2l_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 9-20 when DRM Resource is 36K
# IPSpecCheck: 04030130 ipm2l_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 9-20 when DRM Resource is 36K
# IPSpecCheck: 04030130 ipm2l_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 9-20 when DRM Resource is 36K
# IPSpecCheck: 04030130 ipm2l_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 9-20 when DRM Resource is 36K
# IPSpecCheck: 04030101 ipm2l_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 9-20 when DRM Resource is 18K
# IPSpecCheck: 04030130 ipm2l_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 9-20 when DRM Resource is 36K
# IPSpecCheck: 04030130 ipm2l_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 9-20 when DRM Resource is 36K
# IPSpecCheck: 04030130 ipm2l_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 9-20 when DRM Resource is 36K
# IPSpecCheck: 04030130 ipm2l_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 9-20 when DRM Resource is 36K
# IPSpecCheck: 04030101 ipm2l_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 9-20 when DRM Resource is 18K
# IPSpecCheck: 04030130 ipm2l_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 9-20 when DRM Resource is 36K
# IPSpecCheck: 04030130 ipm2l_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 9-20 when DRM Resource is 36K
# IPSpecCheck: 04030130 ipm2l_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 9-20 when DRM Resource is 36K
# IPSpecCheck: 04030130 ipm2l_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 9-20 when DRM Resource is 36K
# IPSpecCheck: 04030101 ipm2l_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 9-20 when DRM Resource is 18K
# IPSpecCheck: 04030130 ipm2l_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 9-20 when DRM Resource is 36K
# IPSpecCheck: 04030130 ipm2l_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 9-20 when DRM Resource is 36K
# IPSpecCheck: 04030130 ipm2l_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 9-20 when DRM Resource is 36K
# IPSpecCheck: 04030130 ipm2l_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 9-20 when DRM Resource is 36K
# IPSpecCheck: 04030101 ipm2l_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 9-20 when DRM Resource is 18K
# IPSpecCheck: 04030130 ipm2l_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 9-20 when DRM Resource is 36K
# IPSpecCheck: 04030130 ipm2l_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 9-20 when DRM Resource is 36K
# IPSpecCheck: 04030130 ipm2l_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 9-20 when DRM Resource is 36K
# IPSpecCheck: 04030130 ipm2l_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 9-20 when DRM Resource is 36K
# IPSpecCheck: 04030101 ipm2l_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 9-20 when DRM Resource is 18K
# IPSpecCheck: 04030130 ipm2l_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 9-20 when DRM Resource is 36K
# IPSpecCheck: 04030130 ipm2l_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 9-20 when DRM Resource is 36K
# IPSpecCheck: 04030130 ipm2l_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 9-20 when DRM Resource is 36K
# IPSpecCheck: 04030130 ipm2l_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 9-20 when DRM Resource is 36K
# IPSpecCheck: 04030101 ipm2l_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 9-20 when DRM Resource is 18K
# axi_bus_udp_ddr_jtag_test.M1.send_rd_addr: at time 15470000.0 ps INFO: send rd addr.
# axi_bus_udp_ddr_jtag_test.M1.send_wr_addr: at time 25938000.0 ps INFO: send wr addr.
# axi_bus_udp_ddr_jtag_test.M1.send_wr_data: at time 36502000.0 ps INFO: send wr data.
# axi_bus_udp_ddr_jtag_test.M1.send_rd_addr: at time 46970000.0 ps INFO: send rd addr.
# axi_bus_udp_ddr_jtag_test.M1.send_wr_addr: at time 57438000.0 ps INFO: send wr addr.
# axi_bus_udp_ddr_jtag_test.M1.send_wr_data: at time 67906000.0 ps INFO: send wr data.
# axi_bus_udp_ddr_jtag_test.M1.send_rd_addr: at time 78374000.0 ps INFO: send rd addr.
# axi_bus_udp_ddr_jtag_test.M1.send_wr_addr: at time 88842000.0 ps INFO: send wr addr.
# axi_bus_udp_ddr_jtag_test.M1.send_wr_data: at time 99406000.0 ps INFO: send wr data.
run -all
run -all
