
Monitoring_System.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000079f8  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000628  08007bc8  08007bc8  00017bc8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080081f0  080081f0  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  080081f0  080081f0  000181f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080081f8  080081f8  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080081f8  080081f8  000181f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080081fc  080081fc  000181fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08008200  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004b4  20000070  08008270  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000524  08008270  00020524  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY
 13 .debug_info   000133e5  00000000  00000000  000200e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002c7f  00000000  00000000  000334c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001168  00000000  00000000  00036148  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000dae  00000000  00000000  000372b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00024d2f  00000000  00000000  0003805e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00017c22  00000000  00000000  0005cd8d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e10e9  00000000  00000000  000749af  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  0000533c  00000000  00000000  00155a98  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004f  00000000  00000000  0015add4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000070 	.word	0x20000070
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08007bb0 	.word	0x08007bb0

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000074 	.word	0x20000074
 800020c:	08007bb0 	.word	0x08007bb0

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bfc:	f000 b970 	b.w	8000ee0 <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9e08      	ldr	r6, [sp, #32]
 8000c1e:	460d      	mov	r5, r1
 8000c20:	4604      	mov	r4, r0
 8000c22:	460f      	mov	r7, r1
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d14a      	bne.n	8000cbe <__udivmoddi4+0xa6>
 8000c28:	428a      	cmp	r2, r1
 8000c2a:	4694      	mov	ip, r2
 8000c2c:	d965      	bls.n	8000cfa <__udivmoddi4+0xe2>
 8000c2e:	fab2 f382 	clz	r3, r2
 8000c32:	b143      	cbz	r3, 8000c46 <__udivmoddi4+0x2e>
 8000c34:	fa02 fc03 	lsl.w	ip, r2, r3
 8000c38:	f1c3 0220 	rsb	r2, r3, #32
 8000c3c:	409f      	lsls	r7, r3
 8000c3e:	fa20 f202 	lsr.w	r2, r0, r2
 8000c42:	4317      	orrs	r7, r2
 8000c44:	409c      	lsls	r4, r3
 8000c46:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c4a:	fa1f f58c 	uxth.w	r5, ip
 8000c4e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000c52:	0c22      	lsrs	r2, r4, #16
 8000c54:	fb0e 7711 	mls	r7, lr, r1, r7
 8000c58:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000c5c:	fb01 f005 	mul.w	r0, r1, r5
 8000c60:	4290      	cmp	r0, r2
 8000c62:	d90a      	bls.n	8000c7a <__udivmoddi4+0x62>
 8000c64:	eb1c 0202 	adds.w	r2, ip, r2
 8000c68:	f101 37ff 	add.w	r7, r1, #4294967295
 8000c6c:	f080 811c 	bcs.w	8000ea8 <__udivmoddi4+0x290>
 8000c70:	4290      	cmp	r0, r2
 8000c72:	f240 8119 	bls.w	8000ea8 <__udivmoddi4+0x290>
 8000c76:	3902      	subs	r1, #2
 8000c78:	4462      	add	r2, ip
 8000c7a:	1a12      	subs	r2, r2, r0
 8000c7c:	b2a4      	uxth	r4, r4
 8000c7e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c82:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c86:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c8a:	fb00 f505 	mul.w	r5, r0, r5
 8000c8e:	42a5      	cmp	r5, r4
 8000c90:	d90a      	bls.n	8000ca8 <__udivmoddi4+0x90>
 8000c92:	eb1c 0404 	adds.w	r4, ip, r4
 8000c96:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c9a:	f080 8107 	bcs.w	8000eac <__udivmoddi4+0x294>
 8000c9e:	42a5      	cmp	r5, r4
 8000ca0:	f240 8104 	bls.w	8000eac <__udivmoddi4+0x294>
 8000ca4:	4464      	add	r4, ip
 8000ca6:	3802      	subs	r0, #2
 8000ca8:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cac:	1b64      	subs	r4, r4, r5
 8000cae:	2100      	movs	r1, #0
 8000cb0:	b11e      	cbz	r6, 8000cba <__udivmoddi4+0xa2>
 8000cb2:	40dc      	lsrs	r4, r3
 8000cb4:	2300      	movs	r3, #0
 8000cb6:	e9c6 4300 	strd	r4, r3, [r6]
 8000cba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cbe:	428b      	cmp	r3, r1
 8000cc0:	d908      	bls.n	8000cd4 <__udivmoddi4+0xbc>
 8000cc2:	2e00      	cmp	r6, #0
 8000cc4:	f000 80ed 	beq.w	8000ea2 <__udivmoddi4+0x28a>
 8000cc8:	2100      	movs	r1, #0
 8000cca:	e9c6 0500 	strd	r0, r5, [r6]
 8000cce:	4608      	mov	r0, r1
 8000cd0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cd4:	fab3 f183 	clz	r1, r3
 8000cd8:	2900      	cmp	r1, #0
 8000cda:	d149      	bne.n	8000d70 <__udivmoddi4+0x158>
 8000cdc:	42ab      	cmp	r3, r5
 8000cde:	d302      	bcc.n	8000ce6 <__udivmoddi4+0xce>
 8000ce0:	4282      	cmp	r2, r0
 8000ce2:	f200 80f8 	bhi.w	8000ed6 <__udivmoddi4+0x2be>
 8000ce6:	1a84      	subs	r4, r0, r2
 8000ce8:	eb65 0203 	sbc.w	r2, r5, r3
 8000cec:	2001      	movs	r0, #1
 8000cee:	4617      	mov	r7, r2
 8000cf0:	2e00      	cmp	r6, #0
 8000cf2:	d0e2      	beq.n	8000cba <__udivmoddi4+0xa2>
 8000cf4:	e9c6 4700 	strd	r4, r7, [r6]
 8000cf8:	e7df      	b.n	8000cba <__udivmoddi4+0xa2>
 8000cfa:	b902      	cbnz	r2, 8000cfe <__udivmoddi4+0xe6>
 8000cfc:	deff      	udf	#255	; 0xff
 8000cfe:	fab2 f382 	clz	r3, r2
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	f040 8090 	bne.w	8000e28 <__udivmoddi4+0x210>
 8000d08:	1a8a      	subs	r2, r1, r2
 8000d0a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d0e:	fa1f fe8c 	uxth.w	lr, ip
 8000d12:	2101      	movs	r1, #1
 8000d14:	fbb2 f5f7 	udiv	r5, r2, r7
 8000d18:	fb07 2015 	mls	r0, r7, r5, r2
 8000d1c:	0c22      	lsrs	r2, r4, #16
 8000d1e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000d22:	fb0e f005 	mul.w	r0, lr, r5
 8000d26:	4290      	cmp	r0, r2
 8000d28:	d908      	bls.n	8000d3c <__udivmoddi4+0x124>
 8000d2a:	eb1c 0202 	adds.w	r2, ip, r2
 8000d2e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000d32:	d202      	bcs.n	8000d3a <__udivmoddi4+0x122>
 8000d34:	4290      	cmp	r0, r2
 8000d36:	f200 80cb 	bhi.w	8000ed0 <__udivmoddi4+0x2b8>
 8000d3a:	4645      	mov	r5, r8
 8000d3c:	1a12      	subs	r2, r2, r0
 8000d3e:	b2a4      	uxth	r4, r4
 8000d40:	fbb2 f0f7 	udiv	r0, r2, r7
 8000d44:	fb07 2210 	mls	r2, r7, r0, r2
 8000d48:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d4c:	fb0e fe00 	mul.w	lr, lr, r0
 8000d50:	45a6      	cmp	lr, r4
 8000d52:	d908      	bls.n	8000d66 <__udivmoddi4+0x14e>
 8000d54:	eb1c 0404 	adds.w	r4, ip, r4
 8000d58:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d5c:	d202      	bcs.n	8000d64 <__udivmoddi4+0x14c>
 8000d5e:	45a6      	cmp	lr, r4
 8000d60:	f200 80bb 	bhi.w	8000eda <__udivmoddi4+0x2c2>
 8000d64:	4610      	mov	r0, r2
 8000d66:	eba4 040e 	sub.w	r4, r4, lr
 8000d6a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000d6e:	e79f      	b.n	8000cb0 <__udivmoddi4+0x98>
 8000d70:	f1c1 0720 	rsb	r7, r1, #32
 8000d74:	408b      	lsls	r3, r1
 8000d76:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d7a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d7e:	fa05 f401 	lsl.w	r4, r5, r1
 8000d82:	fa20 f307 	lsr.w	r3, r0, r7
 8000d86:	40fd      	lsrs	r5, r7
 8000d88:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d8c:	4323      	orrs	r3, r4
 8000d8e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000d92:	fa1f fe8c 	uxth.w	lr, ip
 8000d96:	fb09 5518 	mls	r5, r9, r8, r5
 8000d9a:	0c1c      	lsrs	r4, r3, #16
 8000d9c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000da0:	fb08 f50e 	mul.w	r5, r8, lr
 8000da4:	42a5      	cmp	r5, r4
 8000da6:	fa02 f201 	lsl.w	r2, r2, r1
 8000daa:	fa00 f001 	lsl.w	r0, r0, r1
 8000dae:	d90b      	bls.n	8000dc8 <__udivmoddi4+0x1b0>
 8000db0:	eb1c 0404 	adds.w	r4, ip, r4
 8000db4:	f108 3aff 	add.w	sl, r8, #4294967295
 8000db8:	f080 8088 	bcs.w	8000ecc <__udivmoddi4+0x2b4>
 8000dbc:	42a5      	cmp	r5, r4
 8000dbe:	f240 8085 	bls.w	8000ecc <__udivmoddi4+0x2b4>
 8000dc2:	f1a8 0802 	sub.w	r8, r8, #2
 8000dc6:	4464      	add	r4, ip
 8000dc8:	1b64      	subs	r4, r4, r5
 8000dca:	b29d      	uxth	r5, r3
 8000dcc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dd0:	fb09 4413 	mls	r4, r9, r3, r4
 8000dd4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000dd8:	fb03 fe0e 	mul.w	lr, r3, lr
 8000ddc:	45a6      	cmp	lr, r4
 8000dde:	d908      	bls.n	8000df2 <__udivmoddi4+0x1da>
 8000de0:	eb1c 0404 	adds.w	r4, ip, r4
 8000de4:	f103 35ff 	add.w	r5, r3, #4294967295
 8000de8:	d26c      	bcs.n	8000ec4 <__udivmoddi4+0x2ac>
 8000dea:	45a6      	cmp	lr, r4
 8000dec:	d96a      	bls.n	8000ec4 <__udivmoddi4+0x2ac>
 8000dee:	3b02      	subs	r3, #2
 8000df0:	4464      	add	r4, ip
 8000df2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000df6:	fba3 9502 	umull	r9, r5, r3, r2
 8000dfa:	eba4 040e 	sub.w	r4, r4, lr
 8000dfe:	42ac      	cmp	r4, r5
 8000e00:	46c8      	mov	r8, r9
 8000e02:	46ae      	mov	lr, r5
 8000e04:	d356      	bcc.n	8000eb4 <__udivmoddi4+0x29c>
 8000e06:	d053      	beq.n	8000eb0 <__udivmoddi4+0x298>
 8000e08:	b156      	cbz	r6, 8000e20 <__udivmoddi4+0x208>
 8000e0a:	ebb0 0208 	subs.w	r2, r0, r8
 8000e0e:	eb64 040e 	sbc.w	r4, r4, lr
 8000e12:	fa04 f707 	lsl.w	r7, r4, r7
 8000e16:	40ca      	lsrs	r2, r1
 8000e18:	40cc      	lsrs	r4, r1
 8000e1a:	4317      	orrs	r7, r2
 8000e1c:	e9c6 7400 	strd	r7, r4, [r6]
 8000e20:	4618      	mov	r0, r3
 8000e22:	2100      	movs	r1, #0
 8000e24:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e28:	f1c3 0120 	rsb	r1, r3, #32
 8000e2c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000e30:	fa20 f201 	lsr.w	r2, r0, r1
 8000e34:	fa25 f101 	lsr.w	r1, r5, r1
 8000e38:	409d      	lsls	r5, r3
 8000e3a:	432a      	orrs	r2, r5
 8000e3c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e40:	fa1f fe8c 	uxth.w	lr, ip
 8000e44:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e48:	fb07 1510 	mls	r5, r7, r0, r1
 8000e4c:	0c11      	lsrs	r1, r2, #16
 8000e4e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000e52:	fb00 f50e 	mul.w	r5, r0, lr
 8000e56:	428d      	cmp	r5, r1
 8000e58:	fa04 f403 	lsl.w	r4, r4, r3
 8000e5c:	d908      	bls.n	8000e70 <__udivmoddi4+0x258>
 8000e5e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e62:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e66:	d22f      	bcs.n	8000ec8 <__udivmoddi4+0x2b0>
 8000e68:	428d      	cmp	r5, r1
 8000e6a:	d92d      	bls.n	8000ec8 <__udivmoddi4+0x2b0>
 8000e6c:	3802      	subs	r0, #2
 8000e6e:	4461      	add	r1, ip
 8000e70:	1b49      	subs	r1, r1, r5
 8000e72:	b292      	uxth	r2, r2
 8000e74:	fbb1 f5f7 	udiv	r5, r1, r7
 8000e78:	fb07 1115 	mls	r1, r7, r5, r1
 8000e7c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e80:	fb05 f10e 	mul.w	r1, r5, lr
 8000e84:	4291      	cmp	r1, r2
 8000e86:	d908      	bls.n	8000e9a <__udivmoddi4+0x282>
 8000e88:	eb1c 0202 	adds.w	r2, ip, r2
 8000e8c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e90:	d216      	bcs.n	8000ec0 <__udivmoddi4+0x2a8>
 8000e92:	4291      	cmp	r1, r2
 8000e94:	d914      	bls.n	8000ec0 <__udivmoddi4+0x2a8>
 8000e96:	3d02      	subs	r5, #2
 8000e98:	4462      	add	r2, ip
 8000e9a:	1a52      	subs	r2, r2, r1
 8000e9c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000ea0:	e738      	b.n	8000d14 <__udivmoddi4+0xfc>
 8000ea2:	4631      	mov	r1, r6
 8000ea4:	4630      	mov	r0, r6
 8000ea6:	e708      	b.n	8000cba <__udivmoddi4+0xa2>
 8000ea8:	4639      	mov	r1, r7
 8000eaa:	e6e6      	b.n	8000c7a <__udivmoddi4+0x62>
 8000eac:	4610      	mov	r0, r2
 8000eae:	e6fb      	b.n	8000ca8 <__udivmoddi4+0x90>
 8000eb0:	4548      	cmp	r0, r9
 8000eb2:	d2a9      	bcs.n	8000e08 <__udivmoddi4+0x1f0>
 8000eb4:	ebb9 0802 	subs.w	r8, r9, r2
 8000eb8:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000ebc:	3b01      	subs	r3, #1
 8000ebe:	e7a3      	b.n	8000e08 <__udivmoddi4+0x1f0>
 8000ec0:	4645      	mov	r5, r8
 8000ec2:	e7ea      	b.n	8000e9a <__udivmoddi4+0x282>
 8000ec4:	462b      	mov	r3, r5
 8000ec6:	e794      	b.n	8000df2 <__udivmoddi4+0x1da>
 8000ec8:	4640      	mov	r0, r8
 8000eca:	e7d1      	b.n	8000e70 <__udivmoddi4+0x258>
 8000ecc:	46d0      	mov	r8, sl
 8000ece:	e77b      	b.n	8000dc8 <__udivmoddi4+0x1b0>
 8000ed0:	3d02      	subs	r5, #2
 8000ed2:	4462      	add	r2, ip
 8000ed4:	e732      	b.n	8000d3c <__udivmoddi4+0x124>
 8000ed6:	4608      	mov	r0, r1
 8000ed8:	e70a      	b.n	8000cf0 <__udivmoddi4+0xd8>
 8000eda:	4464      	add	r4, ip
 8000edc:	3802      	subs	r0, #2
 8000ede:	e742      	b.n	8000d66 <__udivmoddi4+0x14e>

08000ee0 <__aeabi_idiv0>:
 8000ee0:	4770      	bx	lr
 8000ee2:	bf00      	nop

08000ee4 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b084      	sub	sp, #16
 8000ee8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000eea:	463b      	mov	r3, r7
 8000eec:	2200      	movs	r2, #0
 8000eee:	601a      	str	r2, [r3, #0]
 8000ef0:	605a      	str	r2, [r3, #4]
 8000ef2:	609a      	str	r2, [r3, #8]
 8000ef4:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000ef6:	4b22      	ldr	r3, [pc, #136]	; (8000f80 <MX_ADC1_Init+0x9c>)
 8000ef8:	4a22      	ldr	r2, [pc, #136]	; (8000f84 <MX_ADC1_Init+0xa0>)
 8000efa:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000efc:	4b20      	ldr	r3, [pc, #128]	; (8000f80 <MX_ADC1_Init+0x9c>)
 8000efe:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000f02:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_10B;
 8000f04:	4b1e      	ldr	r3, [pc, #120]	; (8000f80 <MX_ADC1_Init+0x9c>)
 8000f06:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8000f0a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8000f0c:	4b1c      	ldr	r3, [pc, #112]	; (8000f80 <MX_ADC1_Init+0x9c>)
 8000f0e:	2200      	movs	r2, #0
 8000f10:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000f12:	4b1b      	ldr	r3, [pc, #108]	; (8000f80 <MX_ADC1_Init+0x9c>)
 8000f14:	2200      	movs	r2, #0
 8000f16:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000f18:	4b19      	ldr	r3, [pc, #100]	; (8000f80 <MX_ADC1_Init+0x9c>)
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000f20:	4b17      	ldr	r3, [pc, #92]	; (8000f80 <MX_ADC1_Init+0x9c>)
 8000f22:	2200      	movs	r2, #0
 8000f24:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000f26:	4b16      	ldr	r3, [pc, #88]	; (8000f80 <MX_ADC1_Init+0x9c>)
 8000f28:	4a17      	ldr	r2, [pc, #92]	; (8000f88 <MX_ADC1_Init+0xa4>)
 8000f2a:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000f2c:	4b14      	ldr	r3, [pc, #80]	; (8000f80 <MX_ADC1_Init+0x9c>)
 8000f2e:	2200      	movs	r2, #0
 8000f30:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000f32:	4b13      	ldr	r3, [pc, #76]	; (8000f80 <MX_ADC1_Init+0x9c>)
 8000f34:	2201      	movs	r2, #1
 8000f36:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000f38:	4b11      	ldr	r3, [pc, #68]	; (8000f80 <MX_ADC1_Init+0x9c>)
 8000f3a:	2200      	movs	r2, #0
 8000f3c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000f40:	4b0f      	ldr	r3, [pc, #60]	; (8000f80 <MX_ADC1_Init+0x9c>)
 8000f42:	2201      	movs	r2, #1
 8000f44:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000f46:	480e      	ldr	r0, [pc, #56]	; (8000f80 <MX_ADC1_Init+0x9c>)
 8000f48:	f002 f866 	bl	8003018 <HAL_ADC_Init>
 8000f4c:	4603      	mov	r3, r0
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	d001      	beq.n	8000f56 <MX_ADC1_Init+0x72>
  {
    Error_Handler();
 8000f52:	f001 fbbf 	bl	80026d4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8000f56:	230a      	movs	r3, #10
 8000f58:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000f5a:	2301      	movs	r3, #1
 8000f5c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000f5e:	2300      	movs	r3, #0
 8000f60:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f62:	463b      	mov	r3, r7
 8000f64:	4619      	mov	r1, r3
 8000f66:	4806      	ldr	r0, [pc, #24]	; (8000f80 <MX_ADC1_Init+0x9c>)
 8000f68:	f002 fa38 	bl	80033dc <HAL_ADC_ConfigChannel>
 8000f6c:	4603      	mov	r3, r0
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	d001      	beq.n	8000f76 <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 8000f72:	f001 fbaf 	bl	80026d4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000f76:	bf00      	nop
 8000f78:	3710      	adds	r7, #16
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	bd80      	pop	{r7, pc}
 8000f7e:	bf00      	nop
 8000f80:	2000008c 	.word	0x2000008c
 8000f84:	40012000 	.word	0x40012000
 8000f88:	0f000001 	.word	0x0f000001

08000f8c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b08c      	sub	sp, #48	; 0x30
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f94:	f107 031c 	add.w	r3, r7, #28
 8000f98:	2200      	movs	r2, #0
 8000f9a:	601a      	str	r2, [r3, #0]
 8000f9c:	605a      	str	r2, [r3, #4]
 8000f9e:	609a      	str	r2, [r3, #8]
 8000fa0:	60da      	str	r2, [r3, #12]
 8000fa2:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	4a31      	ldr	r2, [pc, #196]	; (8001070 <HAL_ADC_MspInit+0xe4>)
 8000faa:	4293      	cmp	r3, r2
 8000fac:	d15b      	bne.n	8001066 <HAL_ADC_MspInit+0xda>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000fae:	2300      	movs	r3, #0
 8000fb0:	61bb      	str	r3, [r7, #24]
 8000fb2:	4b30      	ldr	r3, [pc, #192]	; (8001074 <HAL_ADC_MspInit+0xe8>)
 8000fb4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fb6:	4a2f      	ldr	r2, [pc, #188]	; (8001074 <HAL_ADC_MspInit+0xe8>)
 8000fb8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000fbc:	6453      	str	r3, [r2, #68]	; 0x44
 8000fbe:	4b2d      	ldr	r3, [pc, #180]	; (8001074 <HAL_ADC_MspInit+0xe8>)
 8000fc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fc2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000fc6:	61bb      	str	r3, [r7, #24]
 8000fc8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fca:	2300      	movs	r3, #0
 8000fcc:	617b      	str	r3, [r7, #20]
 8000fce:	4b29      	ldr	r3, [pc, #164]	; (8001074 <HAL_ADC_MspInit+0xe8>)
 8000fd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fd2:	4a28      	ldr	r2, [pc, #160]	; (8001074 <HAL_ADC_MspInit+0xe8>)
 8000fd4:	f043 0304 	orr.w	r3, r3, #4
 8000fd8:	6313      	str	r3, [r2, #48]	; 0x30
 8000fda:	4b26      	ldr	r3, [pc, #152]	; (8001074 <HAL_ADC_MspInit+0xe8>)
 8000fdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fde:	f003 0304 	and.w	r3, r3, #4
 8000fe2:	617b      	str	r3, [r7, #20]
 8000fe4:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	613b      	str	r3, [r7, #16]
 8000fea:	4b22      	ldr	r3, [pc, #136]	; (8001074 <HAL_ADC_MspInit+0xe8>)
 8000fec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fee:	4a21      	ldr	r2, [pc, #132]	; (8001074 <HAL_ADC_MspInit+0xe8>)
 8000ff0:	f043 0301 	orr.w	r3, r3, #1
 8000ff4:	6313      	str	r3, [r2, #48]	; 0x30
 8000ff6:	4b1f      	ldr	r3, [pc, #124]	; (8001074 <HAL_ADC_MspInit+0xe8>)
 8000ff8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ffa:	f003 0301 	and.w	r3, r3, #1
 8000ffe:	613b      	str	r3, [r7, #16]
 8001000:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001002:	2300      	movs	r3, #0
 8001004:	60fb      	str	r3, [r7, #12]
 8001006:	4b1b      	ldr	r3, [pc, #108]	; (8001074 <HAL_ADC_MspInit+0xe8>)
 8001008:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800100a:	4a1a      	ldr	r2, [pc, #104]	; (8001074 <HAL_ADC_MspInit+0xe8>)
 800100c:	f043 0302 	orr.w	r3, r3, #2
 8001010:	6313      	str	r3, [r2, #48]	; 0x30
 8001012:	4b18      	ldr	r3, [pc, #96]	; (8001074 <HAL_ADC_MspInit+0xe8>)
 8001014:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001016:	f003 0302 	and.w	r3, r3, #2
 800101a:	60fb      	str	r3, [r7, #12]
 800101c:	68fb      	ldr	r3, [r7, #12]
    PC4     ------> ADC1_IN14
    PC5     ------> ADC1_IN15
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = Current_Sen_M1_Pin|Temp_ref_Pin|Vibratation_Sen_Pin|Temp_Sen_Pin
 800101e:	233f      	movs	r3, #63	; 0x3f
 8001020:	61fb      	str	r3, [r7, #28]
                          |MQ_7_Pin|V_Sen_M1_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001022:	2303      	movs	r3, #3
 8001024:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001026:	2300      	movs	r3, #0
 8001028:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800102a:	f107 031c 	add.w	r3, r7, #28
 800102e:	4619      	mov	r1, r3
 8001030:	4811      	ldr	r0, [pc, #68]	; (8001078 <HAL_ADC_MspInit+0xec>)
 8001032:	f002 fce7 	bl	8003a04 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = Phase_1_Pin|Phase_2_Pin|Phase_3_Pin|Mains_Ref_Pin
 8001036:	23f3      	movs	r3, #243	; 0xf3
 8001038:	61fb      	str	r3, [r7, #28]
                          |MQ_135_Pin|MQ_2_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800103a:	2303      	movs	r3, #3
 800103c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800103e:	2300      	movs	r3, #0
 8001040:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001042:	f107 031c 	add.w	r3, r7, #28
 8001046:	4619      	mov	r1, r3
 8001048:	480c      	ldr	r0, [pc, #48]	; (800107c <HAL_ADC_MspInit+0xf0>)
 800104a:	f002 fcdb 	bl	8003a04 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = Comp_1_Pin|Comp_2_Pin;
 800104e:	2303      	movs	r3, #3
 8001050:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001052:	2303      	movs	r3, #3
 8001054:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001056:	2300      	movs	r3, #0
 8001058:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800105a:	f107 031c 	add.w	r3, r7, #28
 800105e:	4619      	mov	r1, r3
 8001060:	4807      	ldr	r0, [pc, #28]	; (8001080 <HAL_ADC_MspInit+0xf4>)
 8001062:	f002 fccf 	bl	8003a04 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001066:	bf00      	nop
 8001068:	3730      	adds	r7, #48	; 0x30
 800106a:	46bd      	mov	sp, r7
 800106c:	bd80      	pop	{r7, pc}
 800106e:	bf00      	nop
 8001070:	40012000 	.word	0x40012000
 8001074:	40023800 	.word	0x40023800
 8001078:	40020800 	.word	0x40020800
 800107c:	40020000 	.word	0x40020000
 8001080:	40020400 	.word	0x40020400

08001084 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001084:	b580      	push	{r7, lr}
 8001086:	b08a      	sub	sp, #40	; 0x28
 8001088:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800108a:	f107 0314 	add.w	r3, r7, #20
 800108e:	2200      	movs	r2, #0
 8001090:	601a      	str	r2, [r3, #0]
 8001092:	605a      	str	r2, [r3, #4]
 8001094:	609a      	str	r2, [r3, #8]
 8001096:	60da      	str	r2, [r3, #12]
 8001098:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800109a:	2300      	movs	r3, #0
 800109c:	613b      	str	r3, [r7, #16]
 800109e:	4b2e      	ldr	r3, [pc, #184]	; (8001158 <MX_GPIO_Init+0xd4>)
 80010a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010a2:	4a2d      	ldr	r2, [pc, #180]	; (8001158 <MX_GPIO_Init+0xd4>)
 80010a4:	f043 0304 	orr.w	r3, r3, #4
 80010a8:	6313      	str	r3, [r2, #48]	; 0x30
 80010aa:	4b2b      	ldr	r3, [pc, #172]	; (8001158 <MX_GPIO_Init+0xd4>)
 80010ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010ae:	f003 0304 	and.w	r3, r3, #4
 80010b2:	613b      	str	r3, [r7, #16]
 80010b4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80010b6:	2300      	movs	r3, #0
 80010b8:	60fb      	str	r3, [r7, #12]
 80010ba:	4b27      	ldr	r3, [pc, #156]	; (8001158 <MX_GPIO_Init+0xd4>)
 80010bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010be:	4a26      	ldr	r2, [pc, #152]	; (8001158 <MX_GPIO_Init+0xd4>)
 80010c0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80010c4:	6313      	str	r3, [r2, #48]	; 0x30
 80010c6:	4b24      	ldr	r3, [pc, #144]	; (8001158 <MX_GPIO_Init+0xd4>)
 80010c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80010ce:	60fb      	str	r3, [r7, #12]
 80010d0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80010d2:	2300      	movs	r3, #0
 80010d4:	60bb      	str	r3, [r7, #8]
 80010d6:	4b20      	ldr	r3, [pc, #128]	; (8001158 <MX_GPIO_Init+0xd4>)
 80010d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010da:	4a1f      	ldr	r2, [pc, #124]	; (8001158 <MX_GPIO_Init+0xd4>)
 80010dc:	f043 0301 	orr.w	r3, r3, #1
 80010e0:	6313      	str	r3, [r2, #48]	; 0x30
 80010e2:	4b1d      	ldr	r3, [pc, #116]	; (8001158 <MX_GPIO_Init+0xd4>)
 80010e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010e6:	f003 0301 	and.w	r3, r3, #1
 80010ea:	60bb      	str	r3, [r7, #8]
 80010ec:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80010ee:	2300      	movs	r3, #0
 80010f0:	607b      	str	r3, [r7, #4]
 80010f2:	4b19      	ldr	r3, [pc, #100]	; (8001158 <MX_GPIO_Init+0xd4>)
 80010f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010f6:	4a18      	ldr	r2, [pc, #96]	; (8001158 <MX_GPIO_Init+0xd4>)
 80010f8:	f043 0302 	orr.w	r3, r3, #2
 80010fc:	6313      	str	r3, [r2, #48]	; 0x30
 80010fe:	4b16      	ldr	r3, [pc, #88]	; (8001158 <MX_GPIO_Init+0xd4>)
 8001100:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001102:	f003 0302 	and.w	r3, r3, #2
 8001106:	607b      	str	r3, [r7, #4]
 8001108:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, Led_Green_Pin|Led_red_Pin|Buzzer_Pin, GPIO_PIN_RESET);
 800110a:	2200      	movs	r2, #0
 800110c:	f44f 71e0 	mov.w	r1, #448	; 0x1c0
 8001110:	4812      	ldr	r0, [pc, #72]	; (800115c <MX_GPIO_Init+0xd8>)
 8001112:	f002 fe0b 	bl	8003d2c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001116:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800111a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800111c:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001120:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001122:	2300      	movs	r3, #0
 8001124:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001126:	f107 0314 	add.w	r3, r7, #20
 800112a:	4619      	mov	r1, r3
 800112c:	480b      	ldr	r0, [pc, #44]	; (800115c <MX_GPIO_Init+0xd8>)
 800112e:	f002 fc69 	bl	8003a04 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = Led_Green_Pin|Led_red_Pin|Buzzer_Pin;
 8001132:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 8001136:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001138:	2301      	movs	r3, #1
 800113a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800113c:	2300      	movs	r3, #0
 800113e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001140:	2300      	movs	r3, #0
 8001142:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001144:	f107 0314 	add.w	r3, r7, #20
 8001148:	4619      	mov	r1, r3
 800114a:	4804      	ldr	r0, [pc, #16]	; (800115c <MX_GPIO_Init+0xd8>)
 800114c:	f002 fc5a 	bl	8003a04 <HAL_GPIO_Init>

}
 8001150:	bf00      	nop
 8001152:	3728      	adds	r7, #40	; 0x28
 8001154:	46bd      	mov	sp, r7
 8001156:	bd80      	pop	{r7, pc}
 8001158:	40023800 	.word	0x40023800
 800115c:	40020800 	.word	0x40020800

08001160 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c2;
I2C_HandleTypeDef hi2c3;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001160:	b580      	push	{r7, lr}
 8001162:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001164:	4b12      	ldr	r3, [pc, #72]	; (80011b0 <MX_I2C1_Init+0x50>)
 8001166:	4a13      	ldr	r2, [pc, #76]	; (80011b4 <MX_I2C1_Init+0x54>)
 8001168:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800116a:	4b11      	ldr	r3, [pc, #68]	; (80011b0 <MX_I2C1_Init+0x50>)
 800116c:	4a12      	ldr	r2, [pc, #72]	; (80011b8 <MX_I2C1_Init+0x58>)
 800116e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001170:	4b0f      	ldr	r3, [pc, #60]	; (80011b0 <MX_I2C1_Init+0x50>)
 8001172:	2200      	movs	r2, #0
 8001174:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001176:	4b0e      	ldr	r3, [pc, #56]	; (80011b0 <MX_I2C1_Init+0x50>)
 8001178:	2200      	movs	r2, #0
 800117a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800117c:	4b0c      	ldr	r3, [pc, #48]	; (80011b0 <MX_I2C1_Init+0x50>)
 800117e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001182:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001184:	4b0a      	ldr	r3, [pc, #40]	; (80011b0 <MX_I2C1_Init+0x50>)
 8001186:	2200      	movs	r2, #0
 8001188:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800118a:	4b09      	ldr	r3, [pc, #36]	; (80011b0 <MX_I2C1_Init+0x50>)
 800118c:	2200      	movs	r2, #0
 800118e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001190:	4b07      	ldr	r3, [pc, #28]	; (80011b0 <MX_I2C1_Init+0x50>)
 8001192:	2200      	movs	r2, #0
 8001194:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001196:	4b06      	ldr	r3, [pc, #24]	; (80011b0 <MX_I2C1_Init+0x50>)
 8001198:	2200      	movs	r2, #0
 800119a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800119c:	4804      	ldr	r0, [pc, #16]	; (80011b0 <MX_I2C1_Init+0x50>)
 800119e:	f002 fdf9 	bl	8003d94 <HAL_I2C_Init>
 80011a2:	4603      	mov	r3, r0
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d001      	beq.n	80011ac <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80011a8:	f001 fa94 	bl	80026d4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80011ac:	bf00      	nop
 80011ae:	bd80      	pop	{r7, pc}
 80011b0:	200000d4 	.word	0x200000d4
 80011b4:	40005400 	.word	0x40005400
 80011b8:	000186a0 	.word	0x000186a0

080011bc <MX_I2C2_Init>:
/* I2C2 init function */
void MX_I2C2_Init(void)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80011c0:	4b12      	ldr	r3, [pc, #72]	; (800120c <MX_I2C2_Init+0x50>)
 80011c2:	4a13      	ldr	r2, [pc, #76]	; (8001210 <MX_I2C2_Init+0x54>)
 80011c4:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 80011c6:	4b11      	ldr	r3, [pc, #68]	; (800120c <MX_I2C2_Init+0x50>)
 80011c8:	4a12      	ldr	r2, [pc, #72]	; (8001214 <MX_I2C2_Init+0x58>)
 80011ca:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80011cc:	4b0f      	ldr	r3, [pc, #60]	; (800120c <MX_I2C2_Init+0x50>)
 80011ce:	2200      	movs	r2, #0
 80011d0:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 80011d2:	4b0e      	ldr	r3, [pc, #56]	; (800120c <MX_I2C2_Init+0x50>)
 80011d4:	2200      	movs	r2, #0
 80011d6:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80011d8:	4b0c      	ldr	r3, [pc, #48]	; (800120c <MX_I2C2_Init+0x50>)
 80011da:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80011de:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80011e0:	4b0a      	ldr	r3, [pc, #40]	; (800120c <MX_I2C2_Init+0x50>)
 80011e2:	2200      	movs	r2, #0
 80011e4:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 80011e6:	4b09      	ldr	r3, [pc, #36]	; (800120c <MX_I2C2_Init+0x50>)
 80011e8:	2200      	movs	r2, #0
 80011ea:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80011ec:	4b07      	ldr	r3, [pc, #28]	; (800120c <MX_I2C2_Init+0x50>)
 80011ee:	2200      	movs	r2, #0
 80011f0:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80011f2:	4b06      	ldr	r3, [pc, #24]	; (800120c <MX_I2C2_Init+0x50>)
 80011f4:	2200      	movs	r2, #0
 80011f6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80011f8:	4804      	ldr	r0, [pc, #16]	; (800120c <MX_I2C2_Init+0x50>)
 80011fa:	f002 fdcb 	bl	8003d94 <HAL_I2C_Init>
 80011fe:	4603      	mov	r3, r0
 8001200:	2b00      	cmp	r3, #0
 8001202:	d001      	beq.n	8001208 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001204:	f001 fa66 	bl	80026d4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001208:	bf00      	nop
 800120a:	bd80      	pop	{r7, pc}
 800120c:	20000128 	.word	0x20000128
 8001210:	40005800 	.word	0x40005800
 8001214:	000186a0 	.word	0x000186a0

08001218 <MX_I2C3_Init>:
/* I2C3 init function */
void MX_I2C3_Init(void)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 800121c:	4b12      	ldr	r3, [pc, #72]	; (8001268 <MX_I2C3_Init+0x50>)
 800121e:	4a13      	ldr	r2, [pc, #76]	; (800126c <MX_I2C3_Init+0x54>)
 8001220:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8001222:	4b11      	ldr	r3, [pc, #68]	; (8001268 <MX_I2C3_Init+0x50>)
 8001224:	4a12      	ldr	r2, [pc, #72]	; (8001270 <MX_I2C3_Init+0x58>)
 8001226:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001228:	4b0f      	ldr	r3, [pc, #60]	; (8001268 <MX_I2C3_Init+0x50>)
 800122a:	2200      	movs	r2, #0
 800122c:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 800122e:	4b0e      	ldr	r3, [pc, #56]	; (8001268 <MX_I2C3_Init+0x50>)
 8001230:	2200      	movs	r2, #0
 8001232:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001234:	4b0c      	ldr	r3, [pc, #48]	; (8001268 <MX_I2C3_Init+0x50>)
 8001236:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800123a:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800123c:	4b0a      	ldr	r3, [pc, #40]	; (8001268 <MX_I2C3_Init+0x50>)
 800123e:	2200      	movs	r2, #0
 8001240:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8001242:	4b09      	ldr	r3, [pc, #36]	; (8001268 <MX_I2C3_Init+0x50>)
 8001244:	2200      	movs	r2, #0
 8001246:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001248:	4b07      	ldr	r3, [pc, #28]	; (8001268 <MX_I2C3_Init+0x50>)
 800124a:	2200      	movs	r2, #0
 800124c:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800124e:	4b06      	ldr	r3, [pc, #24]	; (8001268 <MX_I2C3_Init+0x50>)
 8001250:	2200      	movs	r2, #0
 8001252:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8001254:	4804      	ldr	r0, [pc, #16]	; (8001268 <MX_I2C3_Init+0x50>)
 8001256:	f002 fd9d 	bl	8003d94 <HAL_I2C_Init>
 800125a:	4603      	mov	r3, r0
 800125c:	2b00      	cmp	r3, #0
 800125e:	d001      	beq.n	8001264 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8001260:	f001 fa38 	bl	80026d4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8001264:	bf00      	nop
 8001266:	bd80      	pop	{r7, pc}
 8001268:	2000017c 	.word	0x2000017c
 800126c:	40005c00 	.word	0x40005c00
 8001270:	000186a0 	.word	0x000186a0

08001274 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	b090      	sub	sp, #64	; 0x40
 8001278:	af00      	add	r7, sp, #0
 800127a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800127c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001280:	2200      	movs	r2, #0
 8001282:	601a      	str	r2, [r3, #0]
 8001284:	605a      	str	r2, [r3, #4]
 8001286:	609a      	str	r2, [r3, #8]
 8001288:	60da      	str	r2, [r3, #12]
 800128a:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	4a6b      	ldr	r2, [pc, #428]	; (8001440 <HAL_I2C_MspInit+0x1cc>)
 8001292:	4293      	cmp	r3, r2
 8001294:	d12d      	bne.n	80012f2 <HAL_I2C_MspInit+0x7e>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001296:	2300      	movs	r3, #0
 8001298:	62bb      	str	r3, [r7, #40]	; 0x28
 800129a:	4b6a      	ldr	r3, [pc, #424]	; (8001444 <HAL_I2C_MspInit+0x1d0>)
 800129c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800129e:	4a69      	ldr	r2, [pc, #420]	; (8001444 <HAL_I2C_MspInit+0x1d0>)
 80012a0:	f043 0302 	orr.w	r3, r3, #2
 80012a4:	6313      	str	r3, [r2, #48]	; 0x30
 80012a6:	4b67      	ldr	r3, [pc, #412]	; (8001444 <HAL_I2C_MspInit+0x1d0>)
 80012a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012aa:	f003 0302 	and.w	r3, r3, #2
 80012ae:	62bb      	str	r3, [r7, #40]	; 0x28
 80012b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = RTC_SCL_Pin|RTC_SDA_Pin;
 80012b2:	f44f 7340 	mov.w	r3, #768	; 0x300
 80012b6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80012b8:	2312      	movs	r3, #18
 80012ba:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012bc:	2300      	movs	r3, #0
 80012be:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012c0:	2303      	movs	r3, #3
 80012c2:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80012c4:	2304      	movs	r3, #4
 80012c6:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012c8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80012cc:	4619      	mov	r1, r3
 80012ce:	485e      	ldr	r0, [pc, #376]	; (8001448 <HAL_I2C_MspInit+0x1d4>)
 80012d0:	f002 fb98 	bl	8003a04 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80012d4:	2300      	movs	r3, #0
 80012d6:	627b      	str	r3, [r7, #36]	; 0x24
 80012d8:	4b5a      	ldr	r3, [pc, #360]	; (8001444 <HAL_I2C_MspInit+0x1d0>)
 80012da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012dc:	4a59      	ldr	r2, [pc, #356]	; (8001444 <HAL_I2C_MspInit+0x1d0>)
 80012de:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80012e2:	6413      	str	r3, [r2, #64]	; 0x40
 80012e4:	4b57      	ldr	r3, [pc, #348]	; (8001444 <HAL_I2C_MspInit+0x1d0>)
 80012e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012e8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80012ec:	627b      	str	r3, [r7, #36]	; 0x24
 80012ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    __HAL_RCC_I2C3_CLK_ENABLE();
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 80012f0:	e0a2      	b.n	8001438 <HAL_I2C_MspInit+0x1c4>
  else if(i2cHandle->Instance==I2C2)
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	4a55      	ldr	r2, [pc, #340]	; (800144c <HAL_I2C_MspInit+0x1d8>)
 80012f8:	4293      	cmp	r3, r2
 80012fa:	d14c      	bne.n	8001396 <HAL_I2C_MspInit+0x122>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80012fc:	2300      	movs	r3, #0
 80012fe:	623b      	str	r3, [r7, #32]
 8001300:	4b50      	ldr	r3, [pc, #320]	; (8001444 <HAL_I2C_MspInit+0x1d0>)
 8001302:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001304:	4a4f      	ldr	r2, [pc, #316]	; (8001444 <HAL_I2C_MspInit+0x1d0>)
 8001306:	f043 0302 	orr.w	r3, r3, #2
 800130a:	6313      	str	r3, [r2, #48]	; 0x30
 800130c:	4b4d      	ldr	r3, [pc, #308]	; (8001444 <HAL_I2C_MspInit+0x1d0>)
 800130e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001310:	f003 0302 	and.w	r3, r3, #2
 8001314:	623b      	str	r3, [r7, #32]
 8001316:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001318:	2300      	movs	r3, #0
 800131a:	61fb      	str	r3, [r7, #28]
 800131c:	4b49      	ldr	r3, [pc, #292]	; (8001444 <HAL_I2C_MspInit+0x1d0>)
 800131e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001320:	4a48      	ldr	r2, [pc, #288]	; (8001444 <HAL_I2C_MspInit+0x1d0>)
 8001322:	f043 0304 	orr.w	r3, r3, #4
 8001326:	6313      	str	r3, [r2, #48]	; 0x30
 8001328:	4b46      	ldr	r3, [pc, #280]	; (8001444 <HAL_I2C_MspInit+0x1d0>)
 800132a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800132c:	f003 0304 	and.w	r3, r3, #4
 8001330:	61fb      	str	r3, [r7, #28]
 8001332:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001334:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001338:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800133a:	2312      	movs	r3, #18
 800133c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800133e:	2300      	movs	r3, #0
 8001340:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001342:	2303      	movs	r3, #3
 8001344:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001346:	2304      	movs	r3, #4
 8001348:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800134a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800134e:	4619      	mov	r1, r3
 8001350:	483d      	ldr	r0, [pc, #244]	; (8001448 <HAL_I2C_MspInit+0x1d4>)
 8001352:	f002 fb57 	bl	8003a04 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001356:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800135a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800135c:	2312      	movs	r3, #18
 800135e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001360:	2300      	movs	r3, #0
 8001362:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001364:	2303      	movs	r3, #3
 8001366:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001368:	2304      	movs	r3, #4
 800136a:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800136c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001370:	4619      	mov	r1, r3
 8001372:	4837      	ldr	r0, [pc, #220]	; (8001450 <HAL_I2C_MspInit+0x1dc>)
 8001374:	f002 fb46 	bl	8003a04 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001378:	2300      	movs	r3, #0
 800137a:	61bb      	str	r3, [r7, #24]
 800137c:	4b31      	ldr	r3, [pc, #196]	; (8001444 <HAL_I2C_MspInit+0x1d0>)
 800137e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001380:	4a30      	ldr	r2, [pc, #192]	; (8001444 <HAL_I2C_MspInit+0x1d0>)
 8001382:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001386:	6413      	str	r3, [r2, #64]	; 0x40
 8001388:	4b2e      	ldr	r3, [pc, #184]	; (8001444 <HAL_I2C_MspInit+0x1d0>)
 800138a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800138c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001390:	61bb      	str	r3, [r7, #24]
 8001392:	69bb      	ldr	r3, [r7, #24]
}
 8001394:	e050      	b.n	8001438 <HAL_I2C_MspInit+0x1c4>
  else if(i2cHandle->Instance==I2C3)
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	4a2e      	ldr	r2, [pc, #184]	; (8001454 <HAL_I2C_MspInit+0x1e0>)
 800139c:	4293      	cmp	r3, r2
 800139e:	d14b      	bne.n	8001438 <HAL_I2C_MspInit+0x1c4>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80013a0:	2300      	movs	r3, #0
 80013a2:	617b      	str	r3, [r7, #20]
 80013a4:	4b27      	ldr	r3, [pc, #156]	; (8001444 <HAL_I2C_MspInit+0x1d0>)
 80013a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013a8:	4a26      	ldr	r2, [pc, #152]	; (8001444 <HAL_I2C_MspInit+0x1d0>)
 80013aa:	f043 0304 	orr.w	r3, r3, #4
 80013ae:	6313      	str	r3, [r2, #48]	; 0x30
 80013b0:	4b24      	ldr	r3, [pc, #144]	; (8001444 <HAL_I2C_MspInit+0x1d0>)
 80013b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013b4:	f003 0304 	and.w	r3, r3, #4
 80013b8:	617b      	str	r3, [r7, #20]
 80013ba:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013bc:	2300      	movs	r3, #0
 80013be:	613b      	str	r3, [r7, #16]
 80013c0:	4b20      	ldr	r3, [pc, #128]	; (8001444 <HAL_I2C_MspInit+0x1d0>)
 80013c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013c4:	4a1f      	ldr	r2, [pc, #124]	; (8001444 <HAL_I2C_MspInit+0x1d0>)
 80013c6:	f043 0301 	orr.w	r3, r3, #1
 80013ca:	6313      	str	r3, [r2, #48]	; 0x30
 80013cc:	4b1d      	ldr	r3, [pc, #116]	; (8001444 <HAL_I2C_MspInit+0x1d0>)
 80013ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013d0:	f003 0301 	and.w	r3, r3, #1
 80013d4:	613b      	str	r3, [r7, #16]
 80013d6:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = MPU_SDA_Pin;
 80013d8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80013dc:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80013de:	2312      	movs	r3, #18
 80013e0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013e2:	2300      	movs	r3, #0
 80013e4:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013e6:	2303      	movs	r3, #3
 80013e8:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80013ea:	2304      	movs	r3, #4
 80013ec:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(MPU_SDA_GPIO_Port, &GPIO_InitStruct);
 80013ee:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80013f2:	4619      	mov	r1, r3
 80013f4:	4816      	ldr	r0, [pc, #88]	; (8001450 <HAL_I2C_MspInit+0x1dc>)
 80013f6:	f002 fb05 	bl	8003a04 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = MPU_SCL_Pin;
 80013fa:	f44f 7380 	mov.w	r3, #256	; 0x100
 80013fe:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001400:	2312      	movs	r3, #18
 8001402:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001404:	2300      	movs	r3, #0
 8001406:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001408:	2303      	movs	r3, #3
 800140a:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 800140c:	2304      	movs	r3, #4
 800140e:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(MPU_SCL_GPIO_Port, &GPIO_InitStruct);
 8001410:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001414:	4619      	mov	r1, r3
 8001416:	4810      	ldr	r0, [pc, #64]	; (8001458 <HAL_I2C_MspInit+0x1e4>)
 8001418:	f002 faf4 	bl	8003a04 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 800141c:	2300      	movs	r3, #0
 800141e:	60fb      	str	r3, [r7, #12]
 8001420:	4b08      	ldr	r3, [pc, #32]	; (8001444 <HAL_I2C_MspInit+0x1d0>)
 8001422:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001424:	4a07      	ldr	r2, [pc, #28]	; (8001444 <HAL_I2C_MspInit+0x1d0>)
 8001426:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800142a:	6413      	str	r3, [r2, #64]	; 0x40
 800142c:	4b05      	ldr	r3, [pc, #20]	; (8001444 <HAL_I2C_MspInit+0x1d0>)
 800142e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001430:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001434:	60fb      	str	r3, [r7, #12]
 8001436:	68fb      	ldr	r3, [r7, #12]
}
 8001438:	bf00      	nop
 800143a:	3740      	adds	r7, #64	; 0x40
 800143c:	46bd      	mov	sp, r7
 800143e:	bd80      	pop	{r7, pc}
 8001440:	40005400 	.word	0x40005400
 8001444:	40023800 	.word	0x40023800
 8001448:	40020400 	.word	0x40020400
 800144c:	40005800 	.word	0x40005800
 8001450:	40020800 	.word	0x40020800
 8001454:	40005c00 	.word	0x40005c00
 8001458:	40020000 	.word	0x40020000

0800145c <main>:
extern TIM_HandleTypeDef htim3;
    uint8_t hours, minutes, seconds, day, month;
    uint16_t year;
//int code_word [12];//=000000000000;
int main(void)
{
 800145c:	b580      	push	{r7, lr}
 800145e:	b082      	sub	sp, #8
 8001460:	af00      	add	r7, sp, #0

  HAL_Init();
 8001462:	f001 fd43 	bl	8002eec <HAL_Init>
  SystemClock_Config();
 8001466:	f001 f8c7 	bl	80025f8 <SystemClock_Config>
 // SysTick_Init();
  MX_GPIO_Init();
 800146a:	f7ff fe0b 	bl	8001084 <MX_GPIO_Init>
  MX_ADC1_Init();
 800146e:	f7ff fd39 	bl	8000ee4 <MX_ADC1_Init>
  MX_I2C1_Init();
 8001472:	f7ff fe75 	bl	8001160 <MX_I2C1_Init>
  MX_I2C2_Init();
 8001476:	f7ff fea1 	bl	80011bc <MX_I2C2_Init>
  MX_I2C3_Init();
 800147a:	f7ff fecd 	bl	8001218 <MX_I2C3_Init>
  MX_USART1_UART_Init();
 800147e:	f001 fc3b 	bl	8002cf8 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8001482:	f001 fc63 	bl	8002d4c <MX_USART2_UART_Init>
  HAL_ADC_Start(&hadc1);
 8001486:	4822      	ldr	r0, [pc, #136]	; (8001510 <main+0xb4>)
 8001488:	f001 fe0a 	bl	80030a0 <HAL_ADC_Start>
  Timer_Init(); // Initialize timer
 800148c:	f001 fbf2 	bl	8002c74 <Timer_Init>
  TIM2_Init(); // Initialize the timer
 8001490:	f000 f856 	bl	8001540 <TIM2_Init>
  //RTC_SetTime(15, 27, 10);
  //RTC_SetDate(24, 7, 2024);
  initialize_code_word(code_word);
 8001494:	481f      	ldr	r0, [pc, #124]	; (8001514 <main+0xb8>)
 8001496:	f000 f8af 	bl	80015f8 <initialize_code_word>
  int a=0;
 800149a:	2300      	movs	r3, #0
 800149c:	607b      	str	r3, [r7, #4]
  while (1)
  {
	print_date_time(&huart1, &huart2);
 800149e:	491e      	ldr	r1, [pc, #120]	; (8001518 <main+0xbc>)
 80014a0:	481e      	ldr	r0, [pc, #120]	; (800151c <main+0xc0>)
 80014a2:	f000 ffdd 	bl	8002460 <print_date_time>
	single_ph_motor(&hadc1, &huart1, &huart2);
 80014a6:	4a1c      	ldr	r2, [pc, #112]	; (8001518 <main+0xbc>)
 80014a8:	491c      	ldr	r1, [pc, #112]	; (800151c <main+0xc0>)
 80014aa:	4819      	ldr	r0, [pc, #100]	; (8001510 <main+0xb4>)
 80014ac:	f000 fae0 	bl	8001a70 <single_ph_motor>
    Three_Phase_Motor(&hadc1, &huart1,&huart2);//300
 80014b0:	4a19      	ldr	r2, [pc, #100]	; (8001518 <main+0xbc>)
 80014b2:	491a      	ldr	r1, [pc, #104]	; (800151c <main+0xc0>)
 80014b4:	4816      	ldr	r0, [pc, #88]	; (8001510 <main+0xb4>)
 80014b6:	f000 f8bb 	bl	8001630 <Three_Phase_Motor>
    motors_temp(&hadc1, &huart1, &huart2);
 80014ba:	4a17      	ldr	r2, [pc, #92]	; (8001518 <main+0xbc>)
 80014bc:	4917      	ldr	r1, [pc, #92]	; (800151c <main+0xc0>)
 80014be:	4814      	ldr	r0, [pc, #80]	; (8001510 <main+0xb4>)
 80014c0:	f000 fc14 	bl	8001cec <motors_temp>
    mq_sensors(&hadc1, &huart1, &huart2);
 80014c4:	4a14      	ldr	r2, [pc, #80]	; (8001518 <main+0xbc>)
 80014c6:	4915      	ldr	r1, [pc, #84]	; (800151c <main+0xc0>)
 80014c8:	4811      	ldr	r0, [pc, #68]	; (8001510 <main+0xb4>)
 80014ca:	f000 fd85 	bl	8001fd8 <mq_sensors>
    RTC_GetTime(&hours, &minutes, &seconds);
 80014ce:	4a14      	ldr	r2, [pc, #80]	; (8001520 <main+0xc4>)
 80014d0:	4914      	ldr	r1, [pc, #80]	; (8001524 <main+0xc8>)
 80014d2:	4815      	ldr	r0, [pc, #84]	; (8001528 <main+0xcc>)
 80014d4:	f001 fa92 	bl	80029fc <RTC_GetTime>
    RTC_GetDate(&day, &month, &year);
 80014d8:	4a14      	ldr	r2, [pc, #80]	; (800152c <main+0xd0>)
 80014da:	4915      	ldr	r1, [pc, #84]	; (8001530 <main+0xd4>)
 80014dc:	4815      	ldr	r0, [pc, #84]	; (8001534 <main+0xd8>)
 80014de:	f001 fad7 	bl	8002a90 <RTC_GetDate>
    MPU_6050();
 80014e2:	f001 f807 	bl	80024f4 <MPU_6050>
    HAL_Delay(1000);
 80014e6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80014ea:	f001 fd71 	bl	8002fd0 <HAL_Delay>
    a=a+1;
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	3301      	adds	r3, #1
 80014f2:	607b      	str	r3, [r7, #4]
   // software_delay(1000);
    if (timer_flag) {  // Check if the timer flag is set
 80014f4:	4b10      	ldr	r3, [pc, #64]	; (8001538 <main+0xdc>)
 80014f6:	781b      	ldrb	r3, [r3, #0]
 80014f8:	b2db      	uxtb	r3, r3
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d0cf      	beq.n	800149e <main+0x42>
               timer_flag = 0; // Reset the timer flag
 80014fe:	4b0e      	ldr	r3, [pc, #56]	; (8001538 <main+0xdc>)
 8001500:	2200      	movs	r2, #0
 8001502:	701a      	strb	r2, [r3, #0]
               // Perform tasks that need to run every second
               // Example: Toggle a GPIO, update a display, etc.
               HAL_GPIO_TogglePin(GPIOC, Buzzer_Pin); // Toggle another pin as an example
 8001504:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001508:	480c      	ldr	r0, [pc, #48]	; (800153c <main+0xe0>)
 800150a:	f002 fc28 	bl	8003d5e <HAL_GPIO_TogglePin>
	print_date_time(&huart1, &huart2);
 800150e:	e7c6      	b.n	800149e <main+0x42>
 8001510:	2000008c 	.word	0x2000008c
 8001514:	200001d8 	.word	0x200001d8
 8001518:	20000390 	.word	0x20000390
 800151c:	20000348 	.word	0x20000348
 8001520:	200002f7 	.word	0x200002f7
 8001524:	200002f6 	.word	0x200002f6
 8001528:	200002f5 	.word	0x200002f5
 800152c:	200002fa 	.word	0x200002fa
 8001530:	200002f9 	.word	0x200002f9
 8001534:	200002f8 	.word	0x200002f8
 8001538:	200002f4 	.word	0x200002f4
 800153c:	40020800 	.word	0x40020800

08001540 <TIM2_Init>:
          }
  }
}

void TIM2_Init(void) {
 8001540:	b580      	push	{r7, lr}
 8001542:	b094      	sub	sp, #80	; 0x50
 8001544:	af00      	add	r7, sp, #0
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001546:	2300      	movs	r3, #0
 8001548:	607b      	str	r3, [r7, #4]
 800154a:	4b14      	ldr	r3, [pc, #80]	; (800159c <TIM2_Init+0x5c>)
 800154c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800154e:	4a13      	ldr	r2, [pc, #76]	; (800159c <TIM2_Init+0x5c>)
 8001550:	f043 0301 	orr.w	r3, r3, #1
 8001554:	6413      	str	r3, [r2, #64]	; 0x40
 8001556:	4b11      	ldr	r3, [pc, #68]	; (800159c <TIM2_Init+0x5c>)
 8001558:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800155a:	f003 0301 	and.w	r3, r3, #1
 800155e:	607b      	str	r3, [r7, #4]
 8001560:	687b      	ldr	r3, [r7, #4]
    TIM_HandleTypeDef htim2;
    htim2.Instance = TIM2;
 8001562:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001566:	60bb      	str	r3, [r7, #8]
    htim2.Init.Prescaler = 7999;
 8001568:	f641 733f 	movw	r3, #7999	; 0x1f3f
 800156c:	60fb      	str	r3, [r7, #12]
    htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800156e:	2300      	movs	r3, #0
 8001570:	613b      	str	r3, [r7, #16]
    htim2.Init.Period = 9999;
 8001572:	f242 730f 	movw	r3, #9999	; 0x270f
 8001576:	617b      	str	r3, [r7, #20]
    htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001578:	2300      	movs	r3, #0
 800157a:	61bb      	str	r3, [r7, #24]
    htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE; // Important for automatic reload
 800157c:	2380      	movs	r3, #128	; 0x80
 800157e:	623b      	str	r3, [r7, #32]
    HAL_TIM_Base_Init(&htim2);
 8001580:	f107 0308 	add.w	r3, r7, #8
 8001584:	4618      	mov	r0, r3
 8001586:	f004 f839 	bl	80055fc <HAL_TIM_Base_Init>
    HAL_TIM_Base_Start_IT(&htim2);
 800158a:	f107 0308 	add.w	r3, r7, #8
 800158e:	4618      	mov	r0, r3
 8001590:	f004 f88e 	bl	80056b0 <HAL_TIM_Base_Start_IT>
}
 8001594:	bf00      	nop
 8001596:	3750      	adds	r7, #80	; 0x50
 8001598:	46bd      	mov	sp, r7
 800159a:	bd80      	pop	{r7, pc}
 800159c:	40023800 	.word	0x40023800

080015a0 <HAL_TIM_PeriodElapsedCallback>:
// Defined in either main.c or timer.c, but not both
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 80015a0:	b480      	push	{r7}
 80015a2:	b083      	sub	sp, #12
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM2) {
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80015b0:	d102      	bne.n	80015b8 <HAL_TIM_PeriodElapsedCallback+0x18>
        timer_flag = 1;
 80015b2:	4b04      	ldr	r3, [pc, #16]	; (80015c4 <HAL_TIM_PeriodElapsedCallback+0x24>)
 80015b4:	2201      	movs	r2, #1
 80015b6:	701a      	strb	r2, [r3, #0]
    }
}
 80015b8:	bf00      	nop
 80015ba:	370c      	adds	r7, #12
 80015bc:	46bd      	mov	sp, r7
 80015be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c2:	4770      	bx	lr
 80015c4:	200002f4 	.word	0x200002f4

080015c8 <assign_code_word>:
        for (j = 0; j < 1000; j++) {
            __NOP();
        }
    }
}
void assign_code_word(char code_word[], int index, char value) {
 80015c8:	b480      	push	{r7}
 80015ca:	b085      	sub	sp, #20
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	60f8      	str	r0, [r7, #12]
 80015d0:	60b9      	str	r1, [r7, #8]
 80015d2:	4613      	mov	r3, r2
 80015d4:	71fb      	strb	r3, [r7, #7]
    // Check if the index is within the bounds
    if (index >= 0 && index < 12) {
 80015d6:	68bb      	ldr	r3, [r7, #8]
 80015d8:	2b00      	cmp	r3, #0
 80015da:	db07      	blt.n	80015ec <assign_code_word+0x24>
 80015dc:	68bb      	ldr	r3, [r7, #8]
 80015de:	2b0b      	cmp	r3, #11
 80015e0:	dc04      	bgt.n	80015ec <assign_code_word+0x24>
        code_word[index] = value;
 80015e2:	68bb      	ldr	r3, [r7, #8]
 80015e4:	68fa      	ldr	r2, [r7, #12]
 80015e6:	4413      	add	r3, r2
 80015e8:	79fa      	ldrb	r2, [r7, #7]
 80015ea:	701a      	strb	r2, [r3, #0]
    }
}
 80015ec:	bf00      	nop
 80015ee:	3714      	adds	r7, #20
 80015f0:	46bd      	mov	sp, r7
 80015f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f6:	4770      	bx	lr

080015f8 <initialize_code_word>:

void initialize_code_word(char code_word[]) {
 80015f8:	b480      	push	{r7}
 80015fa:	b085      	sub	sp, #20
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	6078      	str	r0, [r7, #4]
    // Initialize the code_word array with "000000000000"
    for (int i = 0; i < 12; i++) {
 8001600:	2300      	movs	r3, #0
 8001602:	60fb      	str	r3, [r7, #12]
 8001604:	e007      	b.n	8001616 <initialize_code_word+0x1e>
        code_word[i] = '0';
 8001606:	68fb      	ldr	r3, [r7, #12]
 8001608:	687a      	ldr	r2, [r7, #4]
 800160a:	4413      	add	r3, r2
 800160c:	2230      	movs	r2, #48	; 0x30
 800160e:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < 12; i++) {
 8001610:	68fb      	ldr	r3, [r7, #12]
 8001612:	3301      	adds	r3, #1
 8001614:	60fb      	str	r3, [r7, #12]
 8001616:	68fb      	ldr	r3, [r7, #12]
 8001618:	2b0b      	cmp	r3, #11
 800161a:	ddf4      	ble.n	8001606 <initialize_code_word+0xe>
    }
    code_word[12] = '\0'; // Null-terminate the string
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	330c      	adds	r3, #12
 8001620:	2200      	movs	r2, #0
 8001622:	701a      	strb	r2, [r3, #0]
}
 8001624:	bf00      	nop
 8001626:	3714      	adds	r7, #20
 8001628:	46bd      	mov	sp, r7
 800162a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800162e:	4770      	bx	lr

08001630 <Three_Phase_Motor>:

void Three_Phase_Motor(ADC_HandleTypeDef* hadc, UART_HandleTypeDef* huart1, UART_HandleTypeDef* huart2) {
 8001630:	b5b0      	push	{r4, r5, r7, lr}
 8001632:	b088      	sub	sp, #32
 8001634:	af00      	add	r7, sp, #0
 8001636:	60f8      	str	r0, [r7, #12]
 8001638:	60b9      	str	r1, [r7, #8]
 800163a:	607a      	str	r2, [r7, #4]
    // Read ADC values for the three phases
    phase_1 = Read_ADC_Channel(hadc, ADC_CHANNEL_0);
 800163c:	2100      	movs	r1, #0
 800163e:	68f8      	ldr	r0, [r7, #12]
 8001640:	f000 fdca 	bl	80021d8 <Read_ADC_Channel>
 8001644:	4603      	mov	r3, r0
 8001646:	4aac      	ldr	r2, [pc, #688]	; (80018f8 <Three_Phase_Motor+0x2c8>)
 8001648:	6013      	str	r3, [r2, #0]
    phase_2 = Read_ADC_Channel(hadc, ADC_CHANNEL_1);
 800164a:	2101      	movs	r1, #1
 800164c:	68f8      	ldr	r0, [r7, #12]
 800164e:	f000 fdc3 	bl	80021d8 <Read_ADC_Channel>
 8001652:	4603      	mov	r3, r0
 8001654:	4aa9      	ldr	r2, [pc, #676]	; (80018fc <Three_Phase_Motor+0x2cc>)
 8001656:	6013      	str	r3, [r2, #0]
    phase_3 = Read_ADC_Channel(hadc, ADC_CHANNEL_4);
 8001658:	2104      	movs	r1, #4
 800165a:	68f8      	ldr	r0, [r7, #12]
 800165c:	f000 fdbc 	bl	80021d8 <Read_ADC_Channel>
 8001660:	4603      	mov	r3, r0
 8001662:	4aa7      	ldr	r2, [pc, #668]	; (8001900 <Three_Phase_Motor+0x2d0>)
 8001664:	6013      	str	r3, [r2, #0]
    mains_sup = Read_ADC_Channel(hadc, ADC_CHANNEL_8);
 8001666:	2108      	movs	r1, #8
 8001668:	68f8      	ldr	r0, [r7, #12]
 800166a:	f000 fdb5 	bl	80021d8 <Read_ADC_Channel>
 800166e:	4603      	mov	r3, r0
 8001670:	4aa4      	ldr	r2, [pc, #656]	; (8001904 <Three_Phase_Motor+0x2d4>)
 8001672:	6013      	str	r3, [r2, #0]
    // Convert ADC values to mains voltage
    float phase_1_voltage = Convert_ADC_to_MainsVoltage(phase_1);
 8001674:	4ba0      	ldr	r3, [pc, #640]	; (80018f8 <Three_Phase_Motor+0x2c8>)
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	4618      	mov	r0, r3
 800167a:	f000 feb7 	bl	80023ec <Convert_ADC_to_MainsVoltage>
 800167e:	ed87 0a07 	vstr	s0, [r7, #28]
    float phase_2_voltage = Convert_ADC_to_MainsVoltage(phase_2);
 8001682:	4b9e      	ldr	r3, [pc, #632]	; (80018fc <Three_Phase_Motor+0x2cc>)
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	4618      	mov	r0, r3
 8001688:	f000 feb0 	bl	80023ec <Convert_ADC_to_MainsVoltage>
 800168c:	ed87 0a06 	vstr	s0, [r7, #24]
    float phase_3_voltage = Convert_ADC_to_MainsVoltage(phase_3);
 8001690:	4b9b      	ldr	r3, [pc, #620]	; (8001900 <Three_Phase_Motor+0x2d0>)
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	4618      	mov	r0, r3
 8001696:	f000 fea9 	bl	80023ec <Convert_ADC_to_MainsVoltage>
 800169a:	ed87 0a05 	vstr	s0, [r7, #20]
    float mains_voltage = Convert_ADC_to_MainsVoltage(mains_sup);
 800169e:	4b99      	ldr	r3, [pc, #612]	; (8001904 <Three_Phase_Motor+0x2d4>)
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	4618      	mov	r0, r3
 80016a4:	f000 fea2 	bl	80023ec <Convert_ADC_to_MainsVoltage>
 80016a8:	ed87 0a04 	vstr	s0, [r7, #16]
    // Convert and print phase 1 voltage
    FloatToString(float_str, phase_1_voltage, 2);
 80016ac:	2102      	movs	r1, #2
 80016ae:	ed97 0a07 	vldr	s0, [r7, #28]
 80016b2:	4895      	ldr	r0, [pc, #596]	; (8001908 <Three_Phase_Motor+0x2d8>)
 80016b4:	f001 f954 	bl	8002960 <FloatToString>
    sprintf(msg, "M2_Ph1= %s V\r\n", float_str);
 80016b8:	4a93      	ldr	r2, [pc, #588]	; (8001908 <Three_Phase_Motor+0x2d8>)
 80016ba:	4994      	ldr	r1, [pc, #592]	; (800190c <Three_Phase_Motor+0x2dc>)
 80016bc:	4894      	ldr	r0, [pc, #592]	; (8001910 <Three_Phase_Motor+0x2e0>)
 80016be:	f004 fe7b 	bl	80063b8 <siprintf>
    UART_Print(huart1, msg);
 80016c2:	4993      	ldr	r1, [pc, #588]	; (8001910 <Three_Phase_Motor+0x2e0>)
 80016c4:	68b8      	ldr	r0, [r7, #8]
 80016c6:	f000 fd73 	bl	80021b0 <UART_Print>
    UART_Print(huart2, msg);
 80016ca:	4991      	ldr	r1, [pc, #580]	; (8001910 <Three_Phase_Motor+0x2e0>)
 80016cc:	6878      	ldr	r0, [r7, #4]
 80016ce:	f000 fd6f 	bl	80021b0 <UART_Print>
    // Convert and print phase 2 voltage
    FloatToString(float_str, phase_2_voltage, 2);
 80016d2:	2102      	movs	r1, #2
 80016d4:	ed97 0a06 	vldr	s0, [r7, #24]
 80016d8:	488b      	ldr	r0, [pc, #556]	; (8001908 <Three_Phase_Motor+0x2d8>)
 80016da:	f001 f941 	bl	8002960 <FloatToString>
    sprintf(msg, "M2_Ph2= %s V\r\n", float_str);
 80016de:	4a8a      	ldr	r2, [pc, #552]	; (8001908 <Three_Phase_Motor+0x2d8>)
 80016e0:	498c      	ldr	r1, [pc, #560]	; (8001914 <Three_Phase_Motor+0x2e4>)
 80016e2:	488b      	ldr	r0, [pc, #556]	; (8001910 <Three_Phase_Motor+0x2e0>)
 80016e4:	f004 fe68 	bl	80063b8 <siprintf>
    UART_Print(huart1, msg);
 80016e8:	4989      	ldr	r1, [pc, #548]	; (8001910 <Three_Phase_Motor+0x2e0>)
 80016ea:	68b8      	ldr	r0, [r7, #8]
 80016ec:	f000 fd60 	bl	80021b0 <UART_Print>
    UART_Print(huart2, msg);
 80016f0:	4987      	ldr	r1, [pc, #540]	; (8001910 <Three_Phase_Motor+0x2e0>)
 80016f2:	6878      	ldr	r0, [r7, #4]
 80016f4:	f000 fd5c 	bl	80021b0 <UART_Print>
    // Convert and print phase 3 voltage
    FloatToString(float_str, phase_3_voltage, 2);
 80016f8:	2102      	movs	r1, #2
 80016fa:	ed97 0a05 	vldr	s0, [r7, #20]
 80016fe:	4882      	ldr	r0, [pc, #520]	; (8001908 <Three_Phase_Motor+0x2d8>)
 8001700:	f001 f92e 	bl	8002960 <FloatToString>
    sprintf(msg, "M2_Ph3= %s V\r\n", float_str);
 8001704:	4a80      	ldr	r2, [pc, #512]	; (8001908 <Three_Phase_Motor+0x2d8>)
 8001706:	4984      	ldr	r1, [pc, #528]	; (8001918 <Three_Phase_Motor+0x2e8>)
 8001708:	4881      	ldr	r0, [pc, #516]	; (8001910 <Three_Phase_Motor+0x2e0>)
 800170a:	f004 fe55 	bl	80063b8 <siprintf>
    UART_Print(huart1, msg);
 800170e:	4980      	ldr	r1, [pc, #512]	; (8001910 <Three_Phase_Motor+0x2e0>)
 8001710:	68b8      	ldr	r0, [r7, #8]
 8001712:	f000 fd4d 	bl	80021b0 <UART_Print>
    UART_Print(huart2, msg);
 8001716:	497e      	ldr	r1, [pc, #504]	; (8001910 <Three_Phase_Motor+0x2e0>)
 8001718:	6878      	ldr	r0, [r7, #4]
 800171a:	f000 fd49 	bl	80021b0 <UART_Print>
    // Convert and print mains voltage
    FloatToString(float_str, mains_voltage, 2);
 800171e:	2102      	movs	r1, #2
 8001720:	ed97 0a04 	vldr	s0, [r7, #16]
 8001724:	4878      	ldr	r0, [pc, #480]	; (8001908 <Three_Phase_Motor+0x2d8>)
 8001726:	f001 f91b 	bl	8002960 <FloatToString>
    sprintf(msg, "Mains_Voltage= %s V\r\n", float_str);
 800172a:	4a77      	ldr	r2, [pc, #476]	; (8001908 <Three_Phase_Motor+0x2d8>)
 800172c:	497b      	ldr	r1, [pc, #492]	; (800191c <Three_Phase_Motor+0x2ec>)
 800172e:	4878      	ldr	r0, [pc, #480]	; (8001910 <Three_Phase_Motor+0x2e0>)
 8001730:	f004 fe42 	bl	80063b8 <siprintf>
    UART_Print(huart1, msg);
 8001734:	4976      	ldr	r1, [pc, #472]	; (8001910 <Three_Phase_Motor+0x2e0>)
 8001736:	68b8      	ldr	r0, [r7, #8]
 8001738:	f000 fd3a 	bl	80021b0 <UART_Print>
    UART_Print(huart2, msg);
 800173c:	4974      	ldr	r1, [pc, #464]	; (8001910 <Three_Phase_Motor+0x2e0>)
 800173e:	6878      	ldr	r0, [r7, #4]
 8001740:	f000 fd36 	bl	80021b0 <UART_Print>
    // Check for low voltage or phase/mains failure
    if (phase_1_voltage < 190 || phase_2_voltage < 190 || phase_3_voltage < 190 || mains_voltage < 190) {
 8001744:	edd7 7a07 	vldr	s15, [r7, #28]
 8001748:	ed9f 7a7c 	vldr	s14, [pc, #496]	; 800193c <Three_Phase_Motor+0x30c>
 800174c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001750:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001754:	d41b      	bmi.n	800178e <Three_Phase_Motor+0x15e>
 8001756:	edd7 7a06 	vldr	s15, [r7, #24]
 800175a:	ed9f 7a78 	vldr	s14, [pc, #480]	; 800193c <Three_Phase_Motor+0x30c>
 800175e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001762:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001766:	d412      	bmi.n	800178e <Three_Phase_Motor+0x15e>
 8001768:	edd7 7a05 	vldr	s15, [r7, #20]
 800176c:	ed9f 7a73 	vldr	s14, [pc, #460]	; 800193c <Three_Phase_Motor+0x30c>
 8001770:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001774:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001778:	d409      	bmi.n	800178e <Three_Phase_Motor+0x15e>
 800177a:	edd7 7a04 	vldr	s15, [r7, #16]
 800177e:	ed9f 7a6f 	vldr	s14, [pc, #444]	; 800193c <Three_Phase_Motor+0x30c>
 8001782:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001786:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800178a:	f140 8154 	bpl.w	8001a36 <Three_Phase_Motor+0x406>
        sprintf(msg, "Alert: ");
 800178e:	4964      	ldr	r1, [pc, #400]	; (8001920 <Three_Phase_Motor+0x2f0>)
 8001790:	485f      	ldr	r0, [pc, #380]	; (8001910 <Three_Phase_Motor+0x2e0>)
 8001792:	f004 fe11 	bl	80063b8 <siprintf>
        if (mains_voltage < 10) {
 8001796:	edd7 7a04 	vldr	s15, [r7, #16]
 800179a:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 800179e:	eef4 7ac7 	vcmpe.f32	s15, s14
 80017a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017a6:	d517      	bpl.n	80017d8 <Three_Phase_Motor+0x1a8>
            strcat(msg, "Mains_Failure ");
 80017a8:	4859      	ldr	r0, [pc, #356]	; (8001910 <Three_Phase_Motor+0x2e0>)
 80017aa:	f7fe fd31 	bl	8000210 <strlen>
 80017ae:	4603      	mov	r3, r0
 80017b0:	461a      	mov	r2, r3
 80017b2:	4b57      	ldr	r3, [pc, #348]	; (8001910 <Three_Phase_Motor+0x2e0>)
 80017b4:	4413      	add	r3, r2
 80017b6:	4a5b      	ldr	r2, [pc, #364]	; (8001924 <Three_Phase_Motor+0x2f4>)
 80017b8:	461c      	mov	r4, r3
 80017ba:	4613      	mov	r3, r2
 80017bc:	cb07      	ldmia	r3!, {r0, r1, r2}
 80017be:	6020      	str	r0, [r4, #0]
 80017c0:	6061      	str	r1, [r4, #4]
 80017c2:	60a2      	str	r2, [r4, #8]
 80017c4:	881a      	ldrh	r2, [r3, #0]
 80017c6:	789b      	ldrb	r3, [r3, #2]
 80017c8:	81a2      	strh	r2, [r4, #12]
 80017ca:	73a3      	strb	r3, [r4, #14]
            assign_code_word(code_word, 0, '1'); // Set index 0 to '1'
 80017cc:	2231      	movs	r2, #49	; 0x31
 80017ce:	2100      	movs	r1, #0
 80017d0:	4855      	ldr	r0, [pc, #340]	; (8001928 <Three_Phase_Motor+0x2f8>)
 80017d2:	f7ff fef9 	bl	80015c8 <assign_code_word>
 80017d6:	e024      	b.n	8001822 <Three_Phase_Motor+0x1f2>
        } else if (mains_voltage < 190) {
 80017d8:	edd7 7a04 	vldr	s15, [r7, #16]
 80017dc:	ed9f 7a57 	vldr	s14, [pc, #348]	; 800193c <Three_Phase_Motor+0x30c>
 80017e0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80017e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017e8:	d51b      	bpl.n	8001822 <Three_Phase_Motor+0x1f2>
            strcat(msg, "Low_Voltage Mains_Voltage ");
 80017ea:	4849      	ldr	r0, [pc, #292]	; (8001910 <Three_Phase_Motor+0x2e0>)
 80017ec:	f7fe fd10 	bl	8000210 <strlen>
 80017f0:	4603      	mov	r3, r0
 80017f2:	461a      	mov	r2, r3
 80017f4:	4b46      	ldr	r3, [pc, #280]	; (8001910 <Three_Phase_Motor+0x2e0>)
 80017f6:	4413      	add	r3, r2
 80017f8:	4a4c      	ldr	r2, [pc, #304]	; (800192c <Three_Phase_Motor+0x2fc>)
 80017fa:	461d      	mov	r5, r3
 80017fc:	4614      	mov	r4, r2
 80017fe:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001800:	6028      	str	r0, [r5, #0]
 8001802:	6069      	str	r1, [r5, #4]
 8001804:	60aa      	str	r2, [r5, #8]
 8001806:	60eb      	str	r3, [r5, #12]
 8001808:	cc03      	ldmia	r4!, {r0, r1}
 800180a:	6128      	str	r0, [r5, #16]
 800180c:	6169      	str	r1, [r5, #20]
 800180e:	8823      	ldrh	r3, [r4, #0]
 8001810:	78a2      	ldrb	r2, [r4, #2]
 8001812:	832b      	strh	r3, [r5, #24]
 8001814:	4613      	mov	r3, r2
 8001816:	76ab      	strb	r3, [r5, #26]
            assign_code_word(code_word, 0, '2'); // Set index 0 to '1'
 8001818:	2232      	movs	r2, #50	; 0x32
 800181a:	2100      	movs	r1, #0
 800181c:	4842      	ldr	r0, [pc, #264]	; (8001928 <Three_Phase_Motor+0x2f8>)
 800181e:	f7ff fed3 	bl	80015c8 <assign_code_word>
        }
        if (phase_1_voltage < 10) {
 8001822:	edd7 7a07 	vldr	s15, [r7, #28]
 8001826:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 800182a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800182e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001832:	d51b      	bpl.n	800186c <Three_Phase_Motor+0x23c>
            strcat(msg, "Phase_Failure_Phase_1 ");
 8001834:	4836      	ldr	r0, [pc, #216]	; (8001910 <Three_Phase_Motor+0x2e0>)
 8001836:	f7fe fceb 	bl	8000210 <strlen>
 800183a:	4603      	mov	r3, r0
 800183c:	461a      	mov	r2, r3
 800183e:	4b34      	ldr	r3, [pc, #208]	; (8001910 <Three_Phase_Motor+0x2e0>)
 8001840:	4413      	add	r3, r2
 8001842:	4a3b      	ldr	r2, [pc, #236]	; (8001930 <Three_Phase_Motor+0x300>)
 8001844:	461c      	mov	r4, r3
 8001846:	4615      	mov	r5, r2
 8001848:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800184a:	6020      	str	r0, [r4, #0]
 800184c:	6061      	str	r1, [r4, #4]
 800184e:	60a2      	str	r2, [r4, #8]
 8001850:	60e3      	str	r3, [r4, #12]
 8001852:	6828      	ldr	r0, [r5, #0]
 8001854:	6120      	str	r0, [r4, #16]
 8001856:	88ab      	ldrh	r3, [r5, #4]
 8001858:	79aa      	ldrb	r2, [r5, #6]
 800185a:	82a3      	strh	r3, [r4, #20]
 800185c:	4613      	mov	r3, r2
 800185e:	75a3      	strb	r3, [r4, #22]
            assign_code_word(code_word, 1, '1'); // Set index 1 to '1'
 8001860:	2231      	movs	r2, #49	; 0x31
 8001862:	2101      	movs	r1, #1
 8001864:	4830      	ldr	r0, [pc, #192]	; (8001928 <Three_Phase_Motor+0x2f8>)
 8001866:	f7ff feaf 	bl	80015c8 <assign_code_word>
 800186a:	e020      	b.n	80018ae <Three_Phase_Motor+0x27e>
        } else if (phase_1_voltage < 190) {
 800186c:	edd7 7a07 	vldr	s15, [r7, #28]
 8001870:	ed9f 7a32 	vldr	s14, [pc, #200]	; 800193c <Three_Phase_Motor+0x30c>
 8001874:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001878:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800187c:	d517      	bpl.n	80018ae <Three_Phase_Motor+0x27e>
            strcat(msg, "Low_Voltage Phase_1 ");
 800187e:	4824      	ldr	r0, [pc, #144]	; (8001910 <Three_Phase_Motor+0x2e0>)
 8001880:	f7fe fcc6 	bl	8000210 <strlen>
 8001884:	4603      	mov	r3, r0
 8001886:	461a      	mov	r2, r3
 8001888:	4b21      	ldr	r3, [pc, #132]	; (8001910 <Three_Phase_Motor+0x2e0>)
 800188a:	4413      	add	r3, r2
 800188c:	4a29      	ldr	r2, [pc, #164]	; (8001934 <Three_Phase_Motor+0x304>)
 800188e:	461d      	mov	r5, r3
 8001890:	4614      	mov	r4, r2
 8001892:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001894:	6028      	str	r0, [r5, #0]
 8001896:	6069      	str	r1, [r5, #4]
 8001898:	60aa      	str	r2, [r5, #8]
 800189a:	60eb      	str	r3, [r5, #12]
 800189c:	6820      	ldr	r0, [r4, #0]
 800189e:	6128      	str	r0, [r5, #16]
 80018a0:	7923      	ldrb	r3, [r4, #4]
 80018a2:	752b      	strb	r3, [r5, #20]
            assign_code_word(code_word, 1, '2'); // Set index 0 to '1'
 80018a4:	2232      	movs	r2, #50	; 0x32
 80018a6:	2101      	movs	r1, #1
 80018a8:	481f      	ldr	r0, [pc, #124]	; (8001928 <Three_Phase_Motor+0x2f8>)
 80018aa:	f7ff fe8d 	bl	80015c8 <assign_code_word>
        }
        if (phase_2_voltage < 10) {
 80018ae:	edd7 7a06 	vldr	s15, [r7, #24]
 80018b2:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80018b6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80018ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018be:	d53f      	bpl.n	8001940 <Three_Phase_Motor+0x310>
            strcat(msg, "Phase_Failure_Phase_2 ");
 80018c0:	4813      	ldr	r0, [pc, #76]	; (8001910 <Three_Phase_Motor+0x2e0>)
 80018c2:	f7fe fca5 	bl	8000210 <strlen>
 80018c6:	4603      	mov	r3, r0
 80018c8:	461a      	mov	r2, r3
 80018ca:	4b11      	ldr	r3, [pc, #68]	; (8001910 <Three_Phase_Motor+0x2e0>)
 80018cc:	4413      	add	r3, r2
 80018ce:	4a1a      	ldr	r2, [pc, #104]	; (8001938 <Three_Phase_Motor+0x308>)
 80018d0:	461c      	mov	r4, r3
 80018d2:	4615      	mov	r5, r2
 80018d4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80018d6:	6020      	str	r0, [r4, #0]
 80018d8:	6061      	str	r1, [r4, #4]
 80018da:	60a2      	str	r2, [r4, #8]
 80018dc:	60e3      	str	r3, [r4, #12]
 80018de:	6828      	ldr	r0, [r5, #0]
 80018e0:	6120      	str	r0, [r4, #16]
 80018e2:	88ab      	ldrh	r3, [r5, #4]
 80018e4:	79aa      	ldrb	r2, [r5, #6]
 80018e6:	82a3      	strh	r3, [r4, #20]
 80018e8:	4613      	mov	r3, r2
 80018ea:	75a3      	strb	r3, [r4, #22]
            assign_code_word(code_word, 2, '1'); // Set index 2 to '1'
 80018ec:	2231      	movs	r2, #49	; 0x31
 80018ee:	2102      	movs	r1, #2
 80018f0:	480d      	ldr	r0, [pc, #52]	; (8001928 <Three_Phase_Motor+0x2f8>)
 80018f2:	f7ff fe69 	bl	80015c8 <assign_code_word>
 80018f6:	e044      	b.n	8001982 <Three_Phase_Motor+0x352>
 80018f8:	2000023c 	.word	0x2000023c
 80018fc:	20000240 	.word	0x20000240
 8001900:	20000244 	.word	0x20000244
 8001904:	20000248 	.word	0x20000248
 8001908:	20000228 	.word	0x20000228
 800190c:	08007bc8 	.word	0x08007bc8
 8001910:	200001e8 	.word	0x200001e8
 8001914:	08007bd8 	.word	0x08007bd8
 8001918:	08007be8 	.word	0x08007be8
 800191c:	08007bf8 	.word	0x08007bf8
 8001920:	08007c10 	.word	0x08007c10
 8001924:	08007c18 	.word	0x08007c18
 8001928:	200001d8 	.word	0x200001d8
 800192c:	08007c28 	.word	0x08007c28
 8001930:	08007c44 	.word	0x08007c44
 8001934:	08007c5c 	.word	0x08007c5c
 8001938:	08007c74 	.word	0x08007c74
 800193c:	433e0000 	.word	0x433e0000
        } else if (phase_2_voltage < 190) {
 8001940:	edd7 7a06 	vldr	s15, [r7, #24]
 8001944:	ed1f 7a03 	vldr	s14, [pc, #-12]	; 800193c <Three_Phase_Motor+0x30c>
 8001948:	eef4 7ac7 	vcmpe.f32	s15, s14
 800194c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001950:	d517      	bpl.n	8001982 <Three_Phase_Motor+0x352>
            strcat(msg, "Low_Voltage Phase_2 ");
 8001952:	483f      	ldr	r0, [pc, #252]	; (8001a50 <Three_Phase_Motor+0x420>)
 8001954:	f7fe fc5c 	bl	8000210 <strlen>
 8001958:	4603      	mov	r3, r0
 800195a:	461a      	mov	r2, r3
 800195c:	4b3c      	ldr	r3, [pc, #240]	; (8001a50 <Three_Phase_Motor+0x420>)
 800195e:	4413      	add	r3, r2
 8001960:	4a3c      	ldr	r2, [pc, #240]	; (8001a54 <Three_Phase_Motor+0x424>)
 8001962:	461d      	mov	r5, r3
 8001964:	4614      	mov	r4, r2
 8001966:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001968:	6028      	str	r0, [r5, #0]
 800196a:	6069      	str	r1, [r5, #4]
 800196c:	60aa      	str	r2, [r5, #8]
 800196e:	60eb      	str	r3, [r5, #12]
 8001970:	6820      	ldr	r0, [r4, #0]
 8001972:	6128      	str	r0, [r5, #16]
 8001974:	7923      	ldrb	r3, [r4, #4]
 8001976:	752b      	strb	r3, [r5, #20]
            assign_code_word(code_word, 2, '2'); // Set index 0 to '1'
 8001978:	2232      	movs	r2, #50	; 0x32
 800197a:	2102      	movs	r1, #2
 800197c:	4836      	ldr	r0, [pc, #216]	; (8001a58 <Three_Phase_Motor+0x428>)
 800197e:	f7ff fe23 	bl	80015c8 <assign_code_word>
        }
        if (phase_3_voltage < 10) {
 8001982:	edd7 7a05 	vldr	s15, [r7, #20]
 8001986:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 800198a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800198e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001992:	d51b      	bpl.n	80019cc <Three_Phase_Motor+0x39c>
            strcat(msg, "Phase_Failure_Phase_3 ");
 8001994:	482e      	ldr	r0, [pc, #184]	; (8001a50 <Three_Phase_Motor+0x420>)
 8001996:	f7fe fc3b 	bl	8000210 <strlen>
 800199a:	4603      	mov	r3, r0
 800199c:	461a      	mov	r2, r3
 800199e:	4b2c      	ldr	r3, [pc, #176]	; (8001a50 <Three_Phase_Motor+0x420>)
 80019a0:	4413      	add	r3, r2
 80019a2:	4a2e      	ldr	r2, [pc, #184]	; (8001a5c <Three_Phase_Motor+0x42c>)
 80019a4:	461c      	mov	r4, r3
 80019a6:	4615      	mov	r5, r2
 80019a8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80019aa:	6020      	str	r0, [r4, #0]
 80019ac:	6061      	str	r1, [r4, #4]
 80019ae:	60a2      	str	r2, [r4, #8]
 80019b0:	60e3      	str	r3, [r4, #12]
 80019b2:	6828      	ldr	r0, [r5, #0]
 80019b4:	6120      	str	r0, [r4, #16]
 80019b6:	88ab      	ldrh	r3, [r5, #4]
 80019b8:	79aa      	ldrb	r2, [r5, #6]
 80019ba:	82a3      	strh	r3, [r4, #20]
 80019bc:	4613      	mov	r3, r2
 80019be:	75a3      	strb	r3, [r4, #22]
            assign_code_word(code_word, 3, '1'); // Set index 3 to '1'
 80019c0:	2231      	movs	r2, #49	; 0x31
 80019c2:	2103      	movs	r1, #3
 80019c4:	4824      	ldr	r0, [pc, #144]	; (8001a58 <Three_Phase_Motor+0x428>)
 80019c6:	f7ff fdff 	bl	80015c8 <assign_code_word>
 80019ca:	e020      	b.n	8001a0e <Three_Phase_Motor+0x3de>
        } else if (phase_3_voltage < 190) {
 80019cc:	edd7 7a05 	vldr	s15, [r7, #20]
 80019d0:	ed9f 7a23 	vldr	s14, [pc, #140]	; 8001a60 <Three_Phase_Motor+0x430>
 80019d4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80019d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019dc:	d517      	bpl.n	8001a0e <Three_Phase_Motor+0x3de>
            strcat(msg, "Low_Voltage Phase_3 ");
 80019de:	481c      	ldr	r0, [pc, #112]	; (8001a50 <Three_Phase_Motor+0x420>)
 80019e0:	f7fe fc16 	bl	8000210 <strlen>
 80019e4:	4603      	mov	r3, r0
 80019e6:	461a      	mov	r2, r3
 80019e8:	4b19      	ldr	r3, [pc, #100]	; (8001a50 <Three_Phase_Motor+0x420>)
 80019ea:	4413      	add	r3, r2
 80019ec:	4a1d      	ldr	r2, [pc, #116]	; (8001a64 <Three_Phase_Motor+0x434>)
 80019ee:	461d      	mov	r5, r3
 80019f0:	4614      	mov	r4, r2
 80019f2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80019f4:	6028      	str	r0, [r5, #0]
 80019f6:	6069      	str	r1, [r5, #4]
 80019f8:	60aa      	str	r2, [r5, #8]
 80019fa:	60eb      	str	r3, [r5, #12]
 80019fc:	6820      	ldr	r0, [r4, #0]
 80019fe:	6128      	str	r0, [r5, #16]
 8001a00:	7923      	ldrb	r3, [r4, #4]
 8001a02:	752b      	strb	r3, [r5, #20]
            assign_code_word(code_word, 3, '2'); // Set index 0 to '1'
 8001a04:	2232      	movs	r2, #50	; 0x32
 8001a06:	2103      	movs	r1, #3
 8001a08:	4813      	ldr	r0, [pc, #76]	; (8001a58 <Three_Phase_Motor+0x428>)
 8001a0a:	f7ff fddd 	bl	80015c8 <assign_code_word>
        }
        strcat(msg, "\r\n");
 8001a0e:	4810      	ldr	r0, [pc, #64]	; (8001a50 <Three_Phase_Motor+0x420>)
 8001a10:	f7fe fbfe 	bl	8000210 <strlen>
 8001a14:	4603      	mov	r3, r0
 8001a16:	461a      	mov	r2, r3
 8001a18:	4b0d      	ldr	r3, [pc, #52]	; (8001a50 <Three_Phase_Motor+0x420>)
 8001a1a:	4413      	add	r3, r2
 8001a1c:	4a12      	ldr	r2, [pc, #72]	; (8001a68 <Three_Phase_Motor+0x438>)
 8001a1e:	8811      	ldrh	r1, [r2, #0]
 8001a20:	7892      	ldrb	r2, [r2, #2]
 8001a22:	8019      	strh	r1, [r3, #0]
 8001a24:	709a      	strb	r2, [r3, #2]
        UART_Print(huart1, msg);
 8001a26:	490a      	ldr	r1, [pc, #40]	; (8001a50 <Three_Phase_Motor+0x420>)
 8001a28:	68b8      	ldr	r0, [r7, #8]
 8001a2a:	f000 fbc1 	bl	80021b0 <UART_Print>
        UART_Print(huart2, msg);
 8001a2e:	4908      	ldr	r1, [pc, #32]	; (8001a50 <Three_Phase_Motor+0x420>)
 8001a30:	6878      	ldr	r0, [r7, #4]
 8001a32:	f000 fbbd 	bl	80021b0 <UART_Print>

    // Print the code_word via UART2
//    sprintf(msg, "code_word= %s\r\n", code_word);
//    UART_Print(huart2, msg);

    sprintf(msg, "Status= Normal\r\n");
 8001a36:	490d      	ldr	r1, [pc, #52]	; (8001a6c <Three_Phase_Motor+0x43c>)
 8001a38:	4805      	ldr	r0, [pc, #20]	; (8001a50 <Three_Phase_Motor+0x420>)
 8001a3a:	f004 fcbd 	bl	80063b8 <siprintf>
    UART_Print(huart2, msg);
 8001a3e:	4904      	ldr	r1, [pc, #16]	; (8001a50 <Three_Phase_Motor+0x420>)
 8001a40:	6878      	ldr	r0, [r7, #4]
 8001a42:	f000 fbb5 	bl	80021b0 <UART_Print>
}
 8001a46:	bf00      	nop
 8001a48:	3720      	adds	r7, #32
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	bdb0      	pop	{r4, r5, r7, pc}
 8001a4e:	bf00      	nop
 8001a50:	200001e8 	.word	0x200001e8
 8001a54:	08007c8c 	.word	0x08007c8c
 8001a58:	200001d8 	.word	0x200001d8
 8001a5c:	08007ca4 	.word	0x08007ca4
 8001a60:	433e0000 	.word	0x433e0000
 8001a64:	08007cbc 	.word	0x08007cbc
 8001a68:	08007cd4 	.word	0x08007cd4
 8001a6c:	08007cd8 	.word	0x08007cd8

08001a70 <single_ph_motor>:

//-------------------------------------------------------------------------------
void single_ph_motor(ADC_HandleTypeDef* hadc, UART_HandleTypeDef* huart1, UART_HandleTypeDef* huart2) {
 8001a70:	b580      	push	{r7, lr}
 8001a72:	b086      	sub	sp, #24
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	60f8      	str	r0, [r7, #12]
 8001a78:	60b9      	str	r1, [r7, #8]
 8001a7a:	607a      	str	r2, [r7, #4]

    motor_v = Read_ADC_Channel(hadc, ADC_CHANNEL_15);
 8001a7c:	210f      	movs	r1, #15
 8001a7e:	68f8      	ldr	r0, [r7, #12]
 8001a80:	f000 fbaa 	bl	80021d8 <Read_ADC_Channel>
 8001a84:	4603      	mov	r3, r0
 8001a86:	4a88      	ldr	r2, [pc, #544]	; (8001ca8 <single_ph_motor+0x238>)
 8001a88:	6013      	str	r3, [r2, #0]
    motor_c = Read_ADC_Channel(hadc, ADC_CHANNEL_10);
 8001a8a:	210a      	movs	r1, #10
 8001a8c:	68f8      	ldr	r0, [r7, #12]
 8001a8e:	f000 fba3 	bl	80021d8 <Read_ADC_Channel>
 8001a92:	4603      	mov	r3, r0
 8001a94:	4a85      	ldr	r2, [pc, #532]	; (8001cac <single_ph_motor+0x23c>)
 8001a96:	6013      	str	r3, [r2, #0]
    float m_v = Convert_ADC_to_MainsVoltage(motor_v);
 8001a98:	4b83      	ldr	r3, [pc, #524]	; (8001ca8 <single_ph_motor+0x238>)
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	4618      	mov	r0, r3
 8001a9e:	f000 fca5 	bl	80023ec <Convert_ADC_to_MainsVoltage>
 8001aa2:	ed87 0a05 	vstr	s0, [r7, #20]
    float motor_current = Convert_ADC_to_Current(motor_c);
 8001aa6:	4b81      	ldr	r3, [pc, #516]	; (8001cac <single_ph_motor+0x23c>)
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	4618      	mov	r0, r3
 8001aac:	f000 fbf8 	bl	80022a0 <Convert_ADC_to_Current>
 8001ab0:	ed87 0a04 	vstr	s0, [r7, #16]
    FloatToString(float_str, m_v, 2);
 8001ab4:	2102      	movs	r1, #2
 8001ab6:	ed97 0a05 	vldr	s0, [r7, #20]
 8001aba:	487d      	ldr	r0, [pc, #500]	; (8001cb0 <single_ph_motor+0x240>)
 8001abc:	f000 ff50 	bl	8002960 <FloatToString>
    sprintf(msg, "M1_Voltage= %s V\r\n", float_str); // Use %lu for uint32_t
 8001ac0:	4a7b      	ldr	r2, [pc, #492]	; (8001cb0 <single_ph_motor+0x240>)
 8001ac2:	497c      	ldr	r1, [pc, #496]	; (8001cb4 <single_ph_motor+0x244>)
 8001ac4:	487c      	ldr	r0, [pc, #496]	; (8001cb8 <single_ph_motor+0x248>)
 8001ac6:	f004 fc77 	bl	80063b8 <siprintf>
    UART_Print(huart1, msg);
 8001aca:	497b      	ldr	r1, [pc, #492]	; (8001cb8 <single_ph_motor+0x248>)
 8001acc:	68b8      	ldr	r0, [r7, #8]
 8001ace:	f000 fb6f 	bl	80021b0 <UART_Print>
    UART_Print(huart2, msg);
 8001ad2:	4979      	ldr	r1, [pc, #484]	; (8001cb8 <single_ph_motor+0x248>)
 8001ad4:	6878      	ldr	r0, [r7, #4]
 8001ad6:	f000 fb6b 	bl	80021b0 <UART_Print>
    // Voltage alert and control for LED blinking
    if (m_v < 10) {
 8001ada:	edd7 7a05 	vldr	s15, [r7, #20]
 8001ade:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001ae2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001ae6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001aea:	d511      	bpl.n	8001b10 <single_ph_motor+0xa0>
            sprintf(msg, "Alert= Low Voltage\r\n");
 8001aec:	4973      	ldr	r1, [pc, #460]	; (8001cbc <single_ph_motor+0x24c>)
 8001aee:	4872      	ldr	r0, [pc, #456]	; (8001cb8 <single_ph_motor+0x248>)
 8001af0:	f004 fc62 	bl	80063b8 <siprintf>
            assign_code_word(code_word, 10, '1'); // Assuming index 3 for low voltage alert
 8001af4:	2231      	movs	r2, #49	; 0x31
 8001af6:	210a      	movs	r1, #10
 8001af8:	4871      	ldr	r0, [pc, #452]	; (8001cc0 <single_ph_motor+0x250>)
 8001afa:	f7ff fd65 	bl	80015c8 <assign_code_word>
            UART_Print(huart1, msg);
 8001afe:	496e      	ldr	r1, [pc, #440]	; (8001cb8 <single_ph_motor+0x248>)
 8001b00:	68b8      	ldr	r0, [r7, #8]
 8001b02:	f000 fb55 	bl	80021b0 <UART_Print>
            UART_Print(huart2, msg);
 8001b06:	496c      	ldr	r1, [pc, #432]	; (8001cb8 <single_ph_motor+0x248>)
 8001b08:	6878      	ldr	r0, [r7, #4]
 8001b0a:	f000 fb51 	bl	80021b0 <UART_Print>
 8001b0e:	e019      	b.n	8001b44 <single_ph_motor+0xd4>
        } else if (m_v < 190) {
 8001b10:	edd7 7a05 	vldr	s15, [r7, #20]
 8001b14:	ed9f 7a6b 	vldr	s14, [pc, #428]	; 8001cc4 <single_ph_motor+0x254>
 8001b18:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001b1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b20:	d510      	bpl.n	8001b44 <single_ph_motor+0xd4>
            sprintf(msg, "Alert= Low Voltage\r\n");
 8001b22:	4966      	ldr	r1, [pc, #408]	; (8001cbc <single_ph_motor+0x24c>)
 8001b24:	4864      	ldr	r0, [pc, #400]	; (8001cb8 <single_ph_motor+0x248>)
 8001b26:	f004 fc47 	bl	80063b8 <siprintf>
            assign_code_word(code_word, 10, '2'); // Assuming index 3 for low voltage alert
 8001b2a:	2232      	movs	r2, #50	; 0x32
 8001b2c:	210a      	movs	r1, #10
 8001b2e:	4864      	ldr	r0, [pc, #400]	; (8001cc0 <single_ph_motor+0x250>)
 8001b30:	f7ff fd4a 	bl	80015c8 <assign_code_word>
            UART_Print(huart1, msg);
 8001b34:	4960      	ldr	r1, [pc, #384]	; (8001cb8 <single_ph_motor+0x248>)
 8001b36:	68b8      	ldr	r0, [r7, #8]
 8001b38:	f000 fb3a 	bl	80021b0 <UART_Print>
            UART_Print(huart2, msg);
 8001b3c:	495e      	ldr	r1, [pc, #376]	; (8001cb8 <single_ph_motor+0x248>)
 8001b3e:	6878      	ldr	r0, [r7, #4]
 8001b40:	f000 fb36 	bl	80021b0 <UART_Print>
        }
    if (m_v < 200) {
 8001b44:	edd7 7a05 	vldr	s15, [r7, #20]
 8001b48:	ed9f 7a5f 	vldr	s14, [pc, #380]	; 8001cc8 <single_ph_motor+0x258>
 8001b4c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001b50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b54:	d505      	bpl.n	8001b62 <single_ph_motor+0xf2>
        blink_enabled = 1; // Enable LED blinking
 8001b56:	4b5d      	ldr	r3, [pc, #372]	; (8001ccc <single_ph_motor+0x25c>)
 8001b58:	2201      	movs	r2, #1
 8001b5a:	701a      	strb	r2, [r3, #0]
        Timer_Start(); // Start timer for LED blinking
 8001b5c:	f001 f8ae 	bl	8002cbc <Timer_Start>
 8001b60:	e00a      	b.n	8001b78 <single_ph_motor+0x108>
    } else {
        blink_enabled = 0; // Disable LED blinking
 8001b62:	4b5a      	ldr	r3, [pc, #360]	; (8001ccc <single_ph_motor+0x25c>)
 8001b64:	2200      	movs	r2, #0
 8001b66:	701a      	strb	r2, [r3, #0]
        Timer_Stop(); // Stop timer if voltage is above 200V
 8001b68:	f001 f8b2 	bl	8002cd0 <Timer_Stop>
        HAL_GPIO_WritePin(Buzzer_GPIO_Port, Buzzer_Pin, GPIO_PIN_RESET); // Ensure LED is off
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001b72:	4857      	ldr	r0, [pc, #348]	; (8001cd0 <single_ph_motor+0x260>)
 8001b74:	f002 f8da 	bl	8003d2c <HAL_GPIO_WritePin>
    }
    // Convert and print motor current
    FloatToString(float_str, motor_current, 2);
 8001b78:	2102      	movs	r1, #2
 8001b7a:	ed97 0a04 	vldr	s0, [r7, #16]
 8001b7e:	484c      	ldr	r0, [pc, #304]	; (8001cb0 <single_ph_motor+0x240>)
 8001b80:	f000 feee 	bl	8002960 <FloatToString>
    sprintf(msg, "M1_Current= %sA\r\n", float_str);
 8001b84:	4a4a      	ldr	r2, [pc, #296]	; (8001cb0 <single_ph_motor+0x240>)
 8001b86:	4953      	ldr	r1, [pc, #332]	; (8001cd4 <single_ph_motor+0x264>)
 8001b88:	484b      	ldr	r0, [pc, #300]	; (8001cb8 <single_ph_motor+0x248>)
 8001b8a:	f004 fc15 	bl	80063b8 <siprintf>
    UART_Print(huart1, msg);
 8001b8e:	494a      	ldr	r1, [pc, #296]	; (8001cb8 <single_ph_motor+0x248>)
 8001b90:	68b8      	ldr	r0, [r7, #8]
 8001b92:	f000 fb0d 	bl	80021b0 <UART_Print>
    UART_Print(huart2, msg);
 8001b96:	4948      	ldr	r1, [pc, #288]	; (8001cb8 <single_ph_motor+0x248>)
 8001b98:	6878      	ldr	r0, [r7, #4]
 8001b9a:	f000 fb09 	bl	80021b0 <UART_Print>
    sprintf(msg, "mc= %sA\r\n", float_str);
 8001b9e:	4a44      	ldr	r2, [pc, #272]	; (8001cb0 <single_ph_motor+0x240>)
 8001ba0:	494d      	ldr	r1, [pc, #308]	; (8001cd8 <single_ph_motor+0x268>)
 8001ba2:	4845      	ldr	r0, [pc, #276]	; (8001cb8 <single_ph_motor+0x248>)
 8001ba4:	f004 fc08 	bl	80063b8 <siprintf>
    //sprintf(msg, "M1_Current: %lu Amps\r\n", motor_c); // Use %lu for uint32_t
    UART_Print(huart1, msg);
 8001ba8:	4943      	ldr	r1, [pc, #268]	; (8001cb8 <single_ph_motor+0x248>)
 8001baa:	68b8      	ldr	r0, [r7, #8]
 8001bac:	f000 fb00 	bl	80021b0 <UART_Print>
    //UART_Print(huart2, msg);

    if (motor_current >= 20.0 && motor_current <= 23.21) {
 8001bb0:	edd7 7a04 	vldr	s15, [r7, #16]
 8001bb4:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8001bb8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001bbc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bc0:	db14      	blt.n	8001bec <single_ph_motor+0x17c>
 8001bc2:	6938      	ldr	r0, [r7, #16]
 8001bc4:	f7fe fce0 	bl	8000588 <__aeabi_f2d>
 8001bc8:	a331      	add	r3, pc, #196	; (adr r3, 8001c90 <single_ph_motor+0x220>)
 8001bca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001bce:	f7fe ffaf 	bl	8000b30 <__aeabi_dcmple>
 8001bd2:	4603      	mov	r3, r0
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d009      	beq.n	8001bec <single_ph_motor+0x17c>
        sprintf(msg, "Alert= Normal\r\n");
 8001bd8:	4940      	ldr	r1, [pc, #256]	; (8001cdc <single_ph_motor+0x26c>)
 8001bda:	4837      	ldr	r0, [pc, #220]	; (8001cb8 <single_ph_motor+0x248>)
 8001bdc:	f004 fbec 	bl	80063b8 <siprintf>
        assign_code_word(code_word, 4, '0');
 8001be0:	2230      	movs	r2, #48	; 0x30
 8001be2:	2104      	movs	r1, #4
 8001be4:	4836      	ldr	r0, [pc, #216]	; (8001cc0 <single_ph_motor+0x250>)
 8001be6:	f7ff fcef 	bl	80015c8 <assign_code_word>
 8001bea:	e043      	b.n	8001c74 <single_ph_motor+0x204>
    } else if (motor_current > 23.21 && motor_current <= 28.21) {
 8001bec:	6938      	ldr	r0, [r7, #16]
 8001bee:	f7fe fccb 	bl	8000588 <__aeabi_f2d>
 8001bf2:	a327      	add	r3, pc, #156	; (adr r3, 8001c90 <single_ph_motor+0x220>)
 8001bf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001bf8:	f7fe ffae 	bl	8000b58 <__aeabi_dcmpgt>
 8001bfc:	4603      	mov	r3, r0
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d014      	beq.n	8001c2c <single_ph_motor+0x1bc>
 8001c02:	6938      	ldr	r0, [r7, #16]
 8001c04:	f7fe fcc0 	bl	8000588 <__aeabi_f2d>
 8001c08:	a323      	add	r3, pc, #140	; (adr r3, 8001c98 <single_ph_motor+0x228>)
 8001c0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c0e:	f7fe ff8f 	bl	8000b30 <__aeabi_dcmple>
 8001c12:	4603      	mov	r3, r0
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d009      	beq.n	8001c2c <single_ph_motor+0x1bc>
        sprintf(msg, "Alert= Load_Effect\r\n");
 8001c18:	4931      	ldr	r1, [pc, #196]	; (8001ce0 <single_ph_motor+0x270>)
 8001c1a:	4827      	ldr	r0, [pc, #156]	; (8001cb8 <single_ph_motor+0x248>)
 8001c1c:	f004 fbcc 	bl	80063b8 <siprintf>
        assign_code_word(code_word, 4, '1');
 8001c20:	2231      	movs	r2, #49	; 0x31
 8001c22:	2104      	movs	r1, #4
 8001c24:	4826      	ldr	r0, [pc, #152]	; (8001cc0 <single_ph_motor+0x250>)
 8001c26:	f7ff fccf 	bl	80015c8 <assign_code_word>
 8001c2a:	e023      	b.n	8001c74 <single_ph_motor+0x204>
    } else if (motor_current > 28.21 && motor_current <= 30.01) {
 8001c2c:	6938      	ldr	r0, [r7, #16]
 8001c2e:	f7fe fcab 	bl	8000588 <__aeabi_f2d>
 8001c32:	a319      	add	r3, pc, #100	; (adr r3, 8001c98 <single_ph_motor+0x228>)
 8001c34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c38:	f7fe ff8e 	bl	8000b58 <__aeabi_dcmpgt>
 8001c3c:	4603      	mov	r3, r0
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d014      	beq.n	8001c6c <single_ph_motor+0x1fc>
 8001c42:	6938      	ldr	r0, [r7, #16]
 8001c44:	f7fe fca0 	bl	8000588 <__aeabi_f2d>
 8001c48:	a315      	add	r3, pc, #84	; (adr r3, 8001ca0 <single_ph_motor+0x230>)
 8001c4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c4e:	f7fe ff6f 	bl	8000b30 <__aeabi_dcmple>
 8001c52:	4603      	mov	r3, r0
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d009      	beq.n	8001c6c <single_ph_motor+0x1fc>
        sprintf(msg, "Alert= Overload\r\n");
 8001c58:	4922      	ldr	r1, [pc, #136]	; (8001ce4 <single_ph_motor+0x274>)
 8001c5a:	4817      	ldr	r0, [pc, #92]	; (8001cb8 <single_ph_motor+0x248>)
 8001c5c:	f004 fbac 	bl	80063b8 <siprintf>
        assign_code_word(code_word, 4, '2');
 8001c60:	2232      	movs	r2, #50	; 0x32
 8001c62:	2104      	movs	r1, #4
 8001c64:	4816      	ldr	r0, [pc, #88]	; (8001cc0 <single_ph_motor+0x250>)
 8001c66:	f7ff fcaf 	bl	80015c8 <assign_code_word>
 8001c6a:	e003      	b.n	8001c74 <single_ph_motor+0x204>
    } else {
        sprintf(msg, "Alert= V_Load\r\n");
 8001c6c:	491e      	ldr	r1, [pc, #120]	; (8001ce8 <single_ph_motor+0x278>)
 8001c6e:	4812      	ldr	r0, [pc, #72]	; (8001cb8 <single_ph_motor+0x248>)
 8001c70:	f004 fba2 	bl	80063b8 <siprintf>
    }
    UART_Print(huart1, msg);
 8001c74:	4910      	ldr	r1, [pc, #64]	; (8001cb8 <single_ph_motor+0x248>)
 8001c76:	68b8      	ldr	r0, [r7, #8]
 8001c78:	f000 fa9a 	bl	80021b0 <UART_Print>
    UART_Print(huart2, msg);
 8001c7c:	490e      	ldr	r1, [pc, #56]	; (8001cb8 <single_ph_motor+0x248>)
 8001c7e:	6878      	ldr	r0, [r7, #4]
 8001c80:	f000 fa96 	bl	80021b0 <UART_Print>
}
 8001c84:	bf00      	nop
 8001c86:	3718      	adds	r7, #24
 8001c88:	46bd      	mov	sp, r7
 8001c8a:	bd80      	pop	{r7, pc}
 8001c8c:	f3af 8000 	nop.w
 8001c90:	8f5c28f6 	.word	0x8f5c28f6
 8001c94:	403735c2 	.word	0x403735c2
 8001c98:	8f5c28f6 	.word	0x8f5c28f6
 8001c9c:	403c35c2 	.word	0x403c35c2
 8001ca0:	5c28f5c3 	.word	0x5c28f5c3
 8001ca4:	403e028f 	.word	0x403e028f
 8001ca8:	2000024c 	.word	0x2000024c
 8001cac:	20000250 	.word	0x20000250
 8001cb0:	20000228 	.word	0x20000228
 8001cb4:	08007cec 	.word	0x08007cec
 8001cb8:	200001e8 	.word	0x200001e8
 8001cbc:	08007d00 	.word	0x08007d00
 8001cc0:	200001d8 	.word	0x200001d8
 8001cc4:	433e0000 	.word	0x433e0000
 8001cc8:	43480000 	.word	0x43480000
 8001ccc:	200001d0 	.word	0x200001d0
 8001cd0:	40020800 	.word	0x40020800
 8001cd4:	08007d18 	.word	0x08007d18
 8001cd8:	08007d2c 	.word	0x08007d2c
 8001cdc:	08007d38 	.word	0x08007d38
 8001ce0:	08007d48 	.word	0x08007d48
 8001ce4:	08007d60 	.word	0x08007d60
 8001ce8:	08007d74 	.word	0x08007d74

08001cec <motors_temp>:

//-----------------Single Phase motor ----------------------------------------------
void motors_temp(ADC_HandleTypeDef* hadc, UART_HandleTypeDef* huart1, UART_HandleTypeDef* huart2) {
 8001cec:	b580      	push	{r7, lr}
 8001cee:	b09a      	sub	sp, #104	; 0x68
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	60f8      	str	r0, [r7, #12]
 8001cf4:	60b9      	str	r1, [r7, #8]
 8001cf6:	607a      	str	r2, [r7, #4]
    // Read ADC values for motor temperature and vibrations
    uint32_t temp1 = Read_ADC_Channel(hadc, ADC_CHANNEL_11);
 8001cf8:	210b      	movs	r1, #11
 8001cfa:	68f8      	ldr	r0, [r7, #12]
 8001cfc:	f000 fa6c 	bl	80021d8 <Read_ADC_Channel>
 8001d00:	6678      	str	r0, [r7, #100]	; 0x64
    uint32_t temp2 = Read_ADC_Channel(hadc, ADC_CHANNEL_13);
 8001d02:	210d      	movs	r1, #13
 8001d04:	68f8      	ldr	r0, [r7, #12]
 8001d06:	f000 fa67 	bl	80021d8 <Read_ADC_Channel>
 8001d0a:	6638      	str	r0, [r7, #96]	; 0x60
    uint32_t vibrations = Read_ADC_Channel(hadc, ADC_CHANNEL_12);
 8001d0c:	210c      	movs	r1, #12
 8001d0e:	68f8      	ldr	r0, [r7, #12]
 8001d10:	f000 fa62 	bl	80021d8 <Read_ADC_Channel>
 8001d14:	65f8      	str	r0, [r7, #92]	; 0x5c
    // Convert ADC values to temperature and vibration percentage
    float temperature_1 = Convert_ADC_to_Temperature(temp1);
 8001d16:	6e78      	ldr	r0, [r7, #100]	; 0x64
 8001d18:	f000 fafa 	bl	8002310 <Convert_ADC_to_Temperature>
 8001d1c:	ed87 0a16 	vstr	s0, [r7, #88]	; 0x58
    float temperature_2 = Convert_ADC_to_Temperature(temp2);
 8001d20:	6e38      	ldr	r0, [r7, #96]	; 0x60
 8001d22:	f000 faf5 	bl	8002310 <Convert_ADC_to_Temperature>
 8001d26:	ed87 0a15 	vstr	s0, [r7, #84]	; 0x54
    float vibration_percentage = Convert_ADC_to_Percentage(vibrations);
 8001d2a:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 8001d2c:	f000 fa9a 	bl	8002264 <Convert_ADC_to_Percentage>
 8001d30:	ed87 0a14 	vstr	s0, [r7, #80]	; 0x50
    // Convert values to string for printing
    char temperature_str1[20];
    char temperature_str2[20];
    char vibration_str[20];
    FloatToString1(temperature_str1, temperature_1, 2);
 8001d34:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001d38:	2102      	movs	r1, #2
 8001d3a:	ed97 0a16 	vldr	s0, [r7, #88]	; 0x58
 8001d3e:	4618      	mov	r0, r3
 8001d40:	f000 fb06 	bl	8002350 <FloatToString1>
    FloatToString1(temperature_str2, temperature_2, 2);
 8001d44:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001d48:	2102      	movs	r1, #2
 8001d4a:	ed97 0a15 	vldr	s0, [r7, #84]	; 0x54
 8001d4e:	4618      	mov	r0, r3
 8001d50:	f000 fafe 	bl	8002350 <FloatToString1>
    FloatToString1(vibration_str, vibration_percentage, 2);
 8001d54:	f107 0314 	add.w	r3, r7, #20
 8001d58:	2102      	movs	r1, #2
 8001d5a:	ed97 0a14 	vldr	s0, [r7, #80]	; 0x50
 8001d5e:	4618      	mov	r0, r3
 8001d60:	f000 faf6 	bl	8002350 <FloatToString1>
    // Print motor temperatures
    sprintf(msg, "M1_Temp= %s C\r\n", temperature_str1);
 8001d64:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001d68:	461a      	mov	r2, r3
 8001d6a:	4989      	ldr	r1, [pc, #548]	; (8001f90 <motors_temp+0x2a4>)
 8001d6c:	4889      	ldr	r0, [pc, #548]	; (8001f94 <motors_temp+0x2a8>)
 8001d6e:	f004 fb23 	bl	80063b8 <siprintf>
    UART_Print(huart1, msg);
 8001d72:	4988      	ldr	r1, [pc, #544]	; (8001f94 <motors_temp+0x2a8>)
 8001d74:	68b8      	ldr	r0, [r7, #8]
 8001d76:	f000 fa1b 	bl	80021b0 <UART_Print>
    UART_Print(huart2, msg);
 8001d7a:	4986      	ldr	r1, [pc, #536]	; (8001f94 <motors_temp+0x2a8>)
 8001d7c:	6878      	ldr	r0, [r7, #4]
 8001d7e:	f000 fa17 	bl	80021b0 <UART_Print>
    sprintf(msg, "M2_Temp= %s C\r\n", temperature_str2);
 8001d82:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001d86:	461a      	mov	r2, r3
 8001d88:	4983      	ldr	r1, [pc, #524]	; (8001f98 <motors_temp+0x2ac>)
 8001d8a:	4882      	ldr	r0, [pc, #520]	; (8001f94 <motors_temp+0x2a8>)
 8001d8c:	f004 fb14 	bl	80063b8 <siprintf>
    UART_Print(huart1, msg);
 8001d90:	4980      	ldr	r1, [pc, #512]	; (8001f94 <motors_temp+0x2a8>)
 8001d92:	68b8      	ldr	r0, [r7, #8]
 8001d94:	f000 fa0c 	bl	80021b0 <UART_Print>
    UART_Print(huart2, msg);
 8001d98:	497e      	ldr	r1, [pc, #504]	; (8001f94 <motors_temp+0x2a8>)
 8001d9a:	6878      	ldr	r0, [r7, #4]
 8001d9c:	f000 fa08 	bl	80021b0 <UART_Print>
    // Print motor vibrations
    sprintf(msg, "Motor1_Vibrations= %s%%\r\n", vibration_str);
 8001da0:	f107 0314 	add.w	r3, r7, #20
 8001da4:	461a      	mov	r2, r3
 8001da6:	497d      	ldr	r1, [pc, #500]	; (8001f9c <motors_temp+0x2b0>)
 8001da8:	487a      	ldr	r0, [pc, #488]	; (8001f94 <motors_temp+0x2a8>)
 8001daa:	f004 fb05 	bl	80063b8 <siprintf>
    UART_Print(huart1, msg);
 8001dae:	4979      	ldr	r1, [pc, #484]	; (8001f94 <motors_temp+0x2a8>)
 8001db0:	68b8      	ldr	r0, [r7, #8]
 8001db2:	f000 f9fd 	bl	80021b0 <UART_Print>
    UART_Print(huart2, msg);
 8001db6:	4977      	ldr	r1, [pc, #476]	; (8001f94 <motors_temp+0x2a8>)
 8001db8:	6878      	ldr	r0, [r7, #4]
 8001dba:	f000 f9f9 	bl	80021b0 <UART_Print>

    // Check and print temperature conditions for temperature_1
    if (temperature_1 >= 0 && temperature_1 <= 60) {
 8001dbe:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8001dc2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001dc6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001dca:	db11      	blt.n	8001df0 <motors_temp+0x104>
 8001dcc:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8001dd0:	ed9f 7a73 	vldr	s14, [pc, #460]	; 8001fa0 <motors_temp+0x2b4>
 8001dd4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001dd8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ddc:	d808      	bhi.n	8001df0 <motors_temp+0x104>
        sprintf(msg, "Temperature Status: Normal Range\r\n");
 8001dde:	4971      	ldr	r1, [pc, #452]	; (8001fa4 <motors_temp+0x2b8>)
 8001de0:	486c      	ldr	r0, [pc, #432]	; (8001f94 <motors_temp+0x2a8>)
 8001de2:	f004 fae9 	bl	80063b8 <siprintf>
        UART_Print(huart2, "Debug: if loop\r\n");
 8001de6:	4970      	ldr	r1, [pc, #448]	; (8001fa8 <motors_temp+0x2bc>)
 8001de8:	6878      	ldr	r0, [r7, #4]
 8001dea:	f000 f9e1 	bl	80021b0 <UART_Print>
 8001dee:	e052      	b.n	8001e96 <motors_temp+0x1aa>
    } else if (temperature_1 > 60 && temperature_1 <= 70) {
 8001df0:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8001df4:	ed9f 7a6a 	vldr	s14, [pc, #424]	; 8001fa0 <motors_temp+0x2b4>
 8001df8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001dfc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e00:	dd12      	ble.n	8001e28 <motors_temp+0x13c>
 8001e02:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8001e06:	ed9f 7a69 	vldr	s14, [pc, #420]	; 8001fac <motors_temp+0x2c0>
 8001e0a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001e0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e12:	d809      	bhi.n	8001e28 <motors_temp+0x13c>
        sprintf(msg, "Temperature Status: Poor Ventilation\r\n");
 8001e14:	4966      	ldr	r1, [pc, #408]	; (8001fb0 <motors_temp+0x2c4>)
 8001e16:	485f      	ldr	r0, [pc, #380]	; (8001f94 <motors_temp+0x2a8>)
 8001e18:	f004 face 	bl	80063b8 <siprintf>
        assign_code_word(code_word, 5, '1');
 8001e1c:	2231      	movs	r2, #49	; 0x31
 8001e1e:	2105      	movs	r1, #5
 8001e20:	4864      	ldr	r0, [pc, #400]	; (8001fb4 <motors_temp+0x2c8>)
 8001e22:	f7ff fbd1 	bl	80015c8 <assign_code_word>
 8001e26:	e036      	b.n	8001e96 <motors_temp+0x1aa>
    } else if (temperature_1 > 70 && temperature_1 <= 80) {
 8001e28:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8001e2c:	ed9f 7a5f 	vldr	s14, [pc, #380]	; 8001fac <motors_temp+0x2c0>
 8001e30:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001e34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e38:	dd12      	ble.n	8001e60 <motors_temp+0x174>
 8001e3a:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8001e3e:	ed9f 7a5e 	vldr	s14, [pc, #376]	; 8001fb8 <motors_temp+0x2cc>
 8001e42:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001e46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e4a:	d809      	bhi.n	8001e60 <motors_temp+0x174>
        sprintf(msg, "Temperature Status: Load on Motor\r\n");
 8001e4c:	495b      	ldr	r1, [pc, #364]	; (8001fbc <motors_temp+0x2d0>)
 8001e4e:	4851      	ldr	r0, [pc, #324]	; (8001f94 <motors_temp+0x2a8>)
 8001e50:	f004 fab2 	bl	80063b8 <siprintf>
        assign_code_word(code_word, 5, '2');
 8001e54:	2232      	movs	r2, #50	; 0x32
 8001e56:	2105      	movs	r1, #5
 8001e58:	4856      	ldr	r0, [pc, #344]	; (8001fb4 <motors_temp+0x2c8>)
 8001e5a:	f7ff fbb5 	bl	80015c8 <assign_code_word>
 8001e5e:	e01a      	b.n	8001e96 <motors_temp+0x1aa>
    } else if (temperature_1 > 80 && temperature_1 <= 90) {
 8001e60:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8001e64:	ed9f 7a54 	vldr	s14, [pc, #336]	; 8001fb8 <motors_temp+0x2cc>
 8001e68:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001e6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e70:	dd11      	ble.n	8001e96 <motors_temp+0x1aa>
 8001e72:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8001e76:	ed9f 7a52 	vldr	s14, [pc, #328]	; 8001fc0 <motors_temp+0x2d4>
 8001e7a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001e7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e82:	d808      	bhi.n	8001e96 <motors_temp+0x1aa>
        sprintf(msg, "Temperature Status: Overload on Motor\r\n");
 8001e84:	494f      	ldr	r1, [pc, #316]	; (8001fc4 <motors_temp+0x2d8>)
 8001e86:	4843      	ldr	r0, [pc, #268]	; (8001f94 <motors_temp+0x2a8>)
 8001e88:	f004 fa96 	bl	80063b8 <siprintf>
        assign_code_word(code_word, 5, '3');
 8001e8c:	2233      	movs	r2, #51	; 0x33
 8001e8e:	2105      	movs	r1, #5
 8001e90:	4848      	ldr	r0, [pc, #288]	; (8001fb4 <motors_temp+0x2c8>)
 8001e92:	f7ff fb99 	bl	80015c8 <assign_code_word>
    }
    UART_Print(huart1, msg);
 8001e96:	493f      	ldr	r1, [pc, #252]	; (8001f94 <motors_temp+0x2a8>)
 8001e98:	68b8      	ldr	r0, [r7, #8]
 8001e9a:	f000 f989 	bl	80021b0 <UART_Print>
    UART_Print(huart2, msg);
 8001e9e:	493d      	ldr	r1, [pc, #244]	; (8001f94 <motors_temp+0x2a8>)
 8001ea0:	6878      	ldr	r0, [r7, #4]
 8001ea2:	f000 f985 	bl	80021b0 <UART_Print>
    // Check and print vibration conditions
    if (vibration_percentage >= 0 && vibration_percentage <= 10) {
 8001ea6:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 8001eaa:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001eae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001eb2:	db0d      	blt.n	8001ed0 <motors_temp+0x1e4>
 8001eb4:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 8001eb8:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001ebc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001ec0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ec4:	d804      	bhi.n	8001ed0 <motors_temp+0x1e4>
        sprintf(msg, "Vibration Status: Normal Range\r\n");
 8001ec6:	4940      	ldr	r1, [pc, #256]	; (8001fc8 <motors_temp+0x2dc>)
 8001ec8:	4832      	ldr	r0, [pc, #200]	; (8001f94 <motors_temp+0x2a8>)
 8001eca:	f004 fa75 	bl	80063b8 <siprintf>
 8001ece:	e052      	b.n	8001f76 <motors_temp+0x28a>
    } else if (vibration_percentage > 10 && vibration_percentage <= 13) {
 8001ed0:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 8001ed4:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001ed8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001edc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ee0:	dd12      	ble.n	8001f08 <motors_temp+0x21c>
 8001ee2:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 8001ee6:	eeb2 7a0a 	vmov.f32	s14, #42	; 0x41500000  13.0
 8001eea:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001eee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ef2:	d809      	bhi.n	8001f08 <motors_temp+0x21c>
        sprintf(msg, "Vibration Status: Imbalance Load\r\n");
 8001ef4:	4935      	ldr	r1, [pc, #212]	; (8001fcc <motors_temp+0x2e0>)
 8001ef6:	4827      	ldr	r0, [pc, #156]	; (8001f94 <motors_temp+0x2a8>)
 8001ef8:	f004 fa5e 	bl	80063b8 <siprintf>
        assign_code_word(code_word, 6, '1');
 8001efc:	2231      	movs	r2, #49	; 0x31
 8001efe:	2106      	movs	r1, #6
 8001f00:	482c      	ldr	r0, [pc, #176]	; (8001fb4 <motors_temp+0x2c8>)
 8001f02:	f7ff fb61 	bl	80015c8 <assign_code_word>
 8001f06:	e036      	b.n	8001f76 <motors_temp+0x28a>
    } else if (vibration_percentage > 13 && vibration_percentage <= 20) {
 8001f08:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 8001f0c:	eeb2 7a0a 	vmov.f32	s14, #42	; 0x41500000  13.0
 8001f10:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001f14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f18:	dd12      	ble.n	8001f40 <motors_temp+0x254>
 8001f1a:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 8001f1e:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8001f22:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001f26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f2a:	d809      	bhi.n	8001f40 <motors_temp+0x254>
        sprintf(msg, "Vibration Status: Coupling or Faults\r\n");
 8001f2c:	4928      	ldr	r1, [pc, #160]	; (8001fd0 <motors_temp+0x2e4>)
 8001f2e:	4819      	ldr	r0, [pc, #100]	; (8001f94 <motors_temp+0x2a8>)
 8001f30:	f004 fa42 	bl	80063b8 <siprintf>
        assign_code_word(code_word, 6, '2');
 8001f34:	2232      	movs	r2, #50	; 0x32
 8001f36:	2106      	movs	r1, #6
 8001f38:	481e      	ldr	r0, [pc, #120]	; (8001fb4 <motors_temp+0x2c8>)
 8001f3a:	f7ff fb45 	bl	80015c8 <assign_code_word>
 8001f3e:	e01a      	b.n	8001f76 <motors_temp+0x28a>
    } else if (vibration_percentage > 21 && vibration_percentage <= 30) {
 8001f40:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 8001f44:	eeb3 7a05 	vmov.f32	s14, #53	; 0x41a80000  21.0
 8001f48:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001f4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f50:	dd11      	ble.n	8001f76 <motors_temp+0x28a>
 8001f52:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 8001f56:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 8001f5a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001f5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f62:	d808      	bhi.n	8001f76 <motors_temp+0x28a>
        sprintf(msg, "Vibration Status: Bearing Worn and Shaft Issue\r\n");
 8001f64:	491b      	ldr	r1, [pc, #108]	; (8001fd4 <motors_temp+0x2e8>)
 8001f66:	480b      	ldr	r0, [pc, #44]	; (8001f94 <motors_temp+0x2a8>)
 8001f68:	f004 fa26 	bl	80063b8 <siprintf>
        assign_code_word(code_word, 6, '3');
 8001f6c:	2233      	movs	r2, #51	; 0x33
 8001f6e:	2106      	movs	r1, #6
 8001f70:	4810      	ldr	r0, [pc, #64]	; (8001fb4 <motors_temp+0x2c8>)
 8001f72:	f7ff fb29 	bl	80015c8 <assign_code_word>
    }
    UART_Print(huart1, msg);
 8001f76:	4907      	ldr	r1, [pc, #28]	; (8001f94 <motors_temp+0x2a8>)
 8001f78:	68b8      	ldr	r0, [r7, #8]
 8001f7a:	f000 f919 	bl	80021b0 <UART_Print>
    UART_Print(huart2, msg);
 8001f7e:	4905      	ldr	r1, [pc, #20]	; (8001f94 <motors_temp+0x2a8>)
 8001f80:	6878      	ldr	r0, [r7, #4]
 8001f82:	f000 f915 	bl	80021b0 <UART_Print>

//    UART_Print(huart1, "Debug: Printed vibration status\r\n");
}
 8001f86:	bf00      	nop
 8001f88:	3768      	adds	r7, #104	; 0x68
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	bd80      	pop	{r7, pc}
 8001f8e:	bf00      	nop
 8001f90:	08007d84 	.word	0x08007d84
 8001f94:	200001e8 	.word	0x200001e8
 8001f98:	08007d98 	.word	0x08007d98
 8001f9c:	08007dac 	.word	0x08007dac
 8001fa0:	42700000 	.word	0x42700000
 8001fa4:	08007dc8 	.word	0x08007dc8
 8001fa8:	08007dec 	.word	0x08007dec
 8001fac:	428c0000 	.word	0x428c0000
 8001fb0:	08007e00 	.word	0x08007e00
 8001fb4:	200001d8 	.word	0x200001d8
 8001fb8:	42a00000 	.word	0x42a00000
 8001fbc:	08007e28 	.word	0x08007e28
 8001fc0:	42b40000 	.word	0x42b40000
 8001fc4:	08007e4c 	.word	0x08007e4c
 8001fc8:	08007e74 	.word	0x08007e74
 8001fcc:	08007e98 	.word	0x08007e98
 8001fd0:	08007ebc 	.word	0x08007ebc
 8001fd4:	08007ee4 	.word	0x08007ee4

08001fd8 <mq_sensors>:
//-----------------------------Motors temperatures---------------------------------------------------------


//-----------------------------Mq Sensors------------------------------------
void mq_sensors(ADC_HandleTypeDef* hadc, UART_HandleTypeDef* huart1, UART_HandleTypeDef* huart2) {
 8001fd8:	b580      	push	{r7, lr}
 8001fda:	b086      	sub	sp, #24
 8001fdc:	af02      	add	r7, sp, #8
 8001fde:	60f8      	str	r0, [r7, #12]
 8001fe0:	60b9      	str	r1, [r7, #8]
 8001fe2:	607a      	str	r2, [r7, #4]
    mq135_value = Read_ADC_Channel(hadc, ADC_CHANNEL_6); // PA6
 8001fe4:	2106      	movs	r1, #6
 8001fe6:	68f8      	ldr	r0, [r7, #12]
 8001fe8:	f000 f8f6 	bl	80021d8 <Read_ADC_Channel>
 8001fec:	4603      	mov	r3, r0
 8001fee:	4a5a      	ldr	r2, [pc, #360]	; (8002158 <mq_sensors+0x180>)
 8001ff0:	6013      	str	r3, [r2, #0]
    mq2_value = Read_ADC_Channel(hadc, ADC_CHANNEL_7);   // PA7
 8001ff2:	2107      	movs	r1, #7
 8001ff4:	68f8      	ldr	r0, [r7, #12]
 8001ff6:	f000 f8ef 	bl	80021d8 <Read_ADC_Channel>
 8001ffa:	4603      	mov	r3, r0
 8001ffc:	4a57      	ldr	r2, [pc, #348]	; (800215c <mq_sensors+0x184>)
 8001ffe:	6013      	str	r3, [r2, #0]
    mq7_value = Read_ADC_Channel(hadc, ADC_CHANNEL_14);  // Pc4
 8002000:	210e      	movs	r1, #14
 8002002:	68f8      	ldr	r0, [r7, #12]
 8002004:	f000 f8e8 	bl	80021d8 <Read_ADC_Channel>
 8002008:	4603      	mov	r3, r0
 800200a:	4a55      	ldr	r2, [pc, #340]	; (8002160 <mq_sensors+0x188>)
 800200c:	6013      	str	r3, [r2, #0]

    sprintf(msg, "MQ135= %lu\r\n", mq135_value);
 800200e:	4b52      	ldr	r3, [pc, #328]	; (8002158 <mq_sensors+0x180>)
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	461a      	mov	r2, r3
 8002014:	4953      	ldr	r1, [pc, #332]	; (8002164 <mq_sensors+0x18c>)
 8002016:	4854      	ldr	r0, [pc, #336]	; (8002168 <mq_sensors+0x190>)
 8002018:	f004 f9ce 	bl	80063b8 <siprintf>
    //UART_Print(huart1, msg);
    UART_Print(huart2, msg);
 800201c:	4952      	ldr	r1, [pc, #328]	; (8002168 <mq_sensors+0x190>)
 800201e:	6878      	ldr	r0, [r7, #4]
 8002020:	f000 f8c6 	bl	80021b0 <UART_Print>
    sprintf(msg, "MQ2= %lu\r\n", mq2_value);
 8002024:	4b4d      	ldr	r3, [pc, #308]	; (800215c <mq_sensors+0x184>)
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	461a      	mov	r2, r3
 800202a:	4950      	ldr	r1, [pc, #320]	; (800216c <mq_sensors+0x194>)
 800202c:	484e      	ldr	r0, [pc, #312]	; (8002168 <mq_sensors+0x190>)
 800202e:	f004 f9c3 	bl	80063b8 <siprintf>
    //UART_Print(huart1, msg);
    UART_Print(huart2, msg);
 8002032:	494d      	ldr	r1, [pc, #308]	; (8002168 <mq_sensors+0x190>)
 8002034:	6878      	ldr	r0, [r7, #4]
 8002036:	f000 f8bb 	bl	80021b0 <UART_Print>
    sprintf(msg, "MQ7= %lu\r\n", mq7_value);
 800203a:	4b49      	ldr	r3, [pc, #292]	; (8002160 <mq_sensors+0x188>)
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	461a      	mov	r2, r3
 8002040:	494b      	ldr	r1, [pc, #300]	; (8002170 <mq_sensors+0x198>)
 8002042:	4849      	ldr	r0, [pc, #292]	; (8002168 <mq_sensors+0x190>)
 8002044:	f004 f9b8 	bl	80063b8 <siprintf>
    //UART_Print(huart1, msg);
    UART_Print(huart2, msg);
 8002048:	4947      	ldr	r1, [pc, #284]	; (8002168 <mq_sensors+0x190>)
 800204a:	6878      	ldr	r0, [r7, #4]
 800204c:	f000 f8b0 	bl	80021b0 <UART_Print>
    // Assuming msg is adequately sized to hold the entire string
    sprintf(msg, "MQ135=%lu; MQ2=%lu; MQ7=%lu;\r\n", mq135_value, mq2_value, mq7_value);
 8002050:	4b41      	ldr	r3, [pc, #260]	; (8002158 <mq_sensors+0x180>)
 8002052:	681a      	ldr	r2, [r3, #0]
 8002054:	4b41      	ldr	r3, [pc, #260]	; (800215c <mq_sensors+0x184>)
 8002056:	6819      	ldr	r1, [r3, #0]
 8002058:	4b41      	ldr	r3, [pc, #260]	; (8002160 <mq_sensors+0x188>)
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	9300      	str	r3, [sp, #0]
 800205e:	460b      	mov	r3, r1
 8002060:	4944      	ldr	r1, [pc, #272]	; (8002174 <mq_sensors+0x19c>)
 8002062:	4841      	ldr	r0, [pc, #260]	; (8002168 <mq_sensors+0x190>)
 8002064:	f004 f9a8 	bl	80063b8 <siprintf>
    UART_Print(huart1, msg);  // Print on UART1
 8002068:	493f      	ldr	r1, [pc, #252]	; (8002168 <mq_sensors+0x190>)
 800206a:	68b8      	ldr	r0, [r7, #8]
 800206c:	f000 f8a0 	bl	80021b0 <UART_Print>
   // UART_Print(huart2, msg);  // Print on UART2

    if (mq135_value >= THRESHOLD_MQ135) {
 8002070:	4b39      	ldr	r3, [pc, #228]	; (8002158 <mq_sensors+0x180>)
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	2bc7      	cmp	r3, #199	; 0xc7
 8002076:	d90c      	bls.n	8002092 <mq_sensors+0xba>
        UART_Print(huart1, "Alert= Ammonia leakage detected\r\n");
 8002078:	493f      	ldr	r1, [pc, #252]	; (8002178 <mq_sensors+0x1a0>)
 800207a:	68b8      	ldr	r0, [r7, #8]
 800207c:	f000 f898 	bl	80021b0 <UART_Print>
        UART_Print(huart2, "Ammonia leakage detected=YES\r\n");
 8002080:	493e      	ldr	r1, [pc, #248]	; (800217c <mq_sensors+0x1a4>)
 8002082:	6878      	ldr	r0, [r7, #4]
 8002084:	f000 f894 	bl	80021b0 <UART_Print>
        assign_code_word(code_word, 7, '2');
 8002088:	2232      	movs	r2, #50	; 0x32
 800208a:	2107      	movs	r1, #7
 800208c:	483c      	ldr	r0, [pc, #240]	; (8002180 <mq_sensors+0x1a8>)
 800208e:	f7ff fa9b 	bl	80015c8 <assign_code_word>
        //UART_Print(huart2, "MQ=135\r\n");
    }
    if (mq2_value >= THRESHOLD_MQ2) {
 8002092:	4b32      	ldr	r3, [pc, #200]	; (800215c <mq_sensors+0x184>)
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	2b95      	cmp	r3, #149	; 0x95
 8002098:	d90c      	bls.n	80020b4 <mq_sensors+0xdc>
        UART_Print(huart1, "Smoke detected!\r\n");
 800209a:	493a      	ldr	r1, [pc, #232]	; (8002184 <mq_sensors+0x1ac>)
 800209c:	68b8      	ldr	r0, [r7, #8]
 800209e:	f000 f887 	bl	80021b0 <UART_Print>
        UART_Print(huart2, "Smoke detected=YES\r\n");
 80020a2:	4939      	ldr	r1, [pc, #228]	; (8002188 <mq_sensors+0x1b0>)
 80020a4:	6878      	ldr	r0, [r7, #4]
 80020a6:	f000 f883 	bl	80021b0 <UART_Print>
        assign_code_word(code_word, 8, '2');
 80020aa:	2232      	movs	r2, #50	; 0x32
 80020ac:	2108      	movs	r1, #8
 80020ae:	4834      	ldr	r0, [pc, #208]	; (8002180 <mq_sensors+0x1a8>)
 80020b0:	f7ff fa8a 	bl	80015c8 <assign_code_word>
        //UART_Print(huart2, "MQ=2\r\n");
    }

    if (mq7_value >= THRESHOLD_MQ7) {
 80020b4:	4b2a      	ldr	r3, [pc, #168]	; (8002160 <mq_sensors+0x188>)
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	2bed      	cmp	r3, #237	; 0xed
 80020ba:	d90c      	bls.n	80020d6 <mq_sensors+0xfe>
        UART_Print(huart1, "Flammable gas detected!\r\n");
 80020bc:	4933      	ldr	r1, [pc, #204]	; (800218c <mq_sensors+0x1b4>)
 80020be:	68b8      	ldr	r0, [r7, #8]
 80020c0:	f000 f876 	bl	80021b0 <UART_Print>
        UART_Print(huart2, "Flammable gas detected=YES\r\n");
 80020c4:	4932      	ldr	r1, [pc, #200]	; (8002190 <mq_sensors+0x1b8>)
 80020c6:	6878      	ldr	r0, [r7, #4]
 80020c8:	f000 f872 	bl	80021b0 <UART_Print>
        assign_code_word(code_word, 9, '2');
 80020cc:	2232      	movs	r2, #50	; 0x32
 80020ce:	2109      	movs	r1, #9
 80020d0:	482b      	ldr	r0, [pc, #172]	; (8002180 <mq_sensors+0x1a8>)
 80020d2:	f7ff fa79 	bl	80015c8 <assign_code_word>
        //UART_Print(huart2, "MQ=7\r\n");
    }
    if (mq135_value <= THRESHOLD_MQ135) {
 80020d6:	4b20      	ldr	r3, [pc, #128]	; (8002158 <mq_sensors+0x180>)
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	2bc8      	cmp	r3, #200	; 0xc8
 80020dc:	d80c      	bhi.n	80020f8 <mq_sensors+0x120>
            UART_Print(huart1, "No Ammonia leakage \r\n");
 80020de:	492d      	ldr	r1, [pc, #180]	; (8002194 <mq_sensors+0x1bc>)
 80020e0:	68b8      	ldr	r0, [r7, #8]
 80020e2:	f000 f865 	bl	80021b0 <UART_Print>
            UART_Print(huart2, "Ammonia leakage=NO\r\n");
 80020e6:	492c      	ldr	r1, [pc, #176]	; (8002198 <mq_sensors+0x1c0>)
 80020e8:	6878      	ldr	r0, [r7, #4]
 80020ea:	f000 f861 	bl	80021b0 <UART_Print>
            assign_code_word(code_word, 7, '1');
 80020ee:	2231      	movs	r2, #49	; 0x31
 80020f0:	2107      	movs	r1, #7
 80020f2:	4823      	ldr	r0, [pc, #140]	; (8002180 <mq_sensors+0x1a8>)
 80020f4:	f7ff fa68 	bl	80015c8 <assign_code_word>

            //UART_Print(huart2, "MQ=135\r\n");
        }

        if (mq2_value <= THRESHOLD_MQ2) {
 80020f8:	4b18      	ldr	r3, [pc, #96]	; (800215c <mq_sensors+0x184>)
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	2b96      	cmp	r3, #150	; 0x96
 80020fe:	d80c      	bhi.n	800211a <mq_sensors+0x142>
            UART_Print(huart1, "No Smoke detected!\r\n");
 8002100:	4926      	ldr	r1, [pc, #152]	; (800219c <mq_sensors+0x1c4>)
 8002102:	68b8      	ldr	r0, [r7, #8]
 8002104:	f000 f854 	bl	80021b0 <UART_Print>
            UART_Print(huart2, "Smoke detected=NO\r\n");
 8002108:	4925      	ldr	r1, [pc, #148]	; (80021a0 <mq_sensors+0x1c8>)
 800210a:	6878      	ldr	r0, [r7, #4]
 800210c:	f000 f850 	bl	80021b0 <UART_Print>
            assign_code_word(code_word, 8, '1');
 8002110:	2231      	movs	r2, #49	; 0x31
 8002112:	2108      	movs	r1, #8
 8002114:	481a      	ldr	r0, [pc, #104]	; (8002180 <mq_sensors+0x1a8>)
 8002116:	f7ff fa57 	bl	80015c8 <assign_code_word>
            //UART_Print(huart2, "MQ=2\r\n");
        }

        if (mq7_value <=THRESHOLD_MQ7) {
 800211a:	4b11      	ldr	r3, [pc, #68]	; (8002160 <mq_sensors+0x188>)
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	2bee      	cmp	r3, #238	; 0xee
 8002120:	d80c      	bhi.n	800213c <mq_sensors+0x164>
            UART_Print(huart1, "No Flammable gas detected!\r\n");
 8002122:	4920      	ldr	r1, [pc, #128]	; (80021a4 <mq_sensors+0x1cc>)
 8002124:	68b8      	ldr	r0, [r7, #8]
 8002126:	f000 f843 	bl	80021b0 <UART_Print>
            UART_Print(huart2, "Flammable gas detected=NO\r\n");
 800212a:	491f      	ldr	r1, [pc, #124]	; (80021a8 <mq_sensors+0x1d0>)
 800212c:	6878      	ldr	r0, [r7, #4]
 800212e:	f000 f83f 	bl	80021b0 <UART_Print>
            assign_code_word(code_word, 9, '1');
 8002132:	2231      	movs	r2, #49	; 0x31
 8002134:	2109      	movs	r1, #9
 8002136:	4812      	ldr	r0, [pc, #72]	; (8002180 <mq_sensors+0x1a8>)
 8002138:	f7ff fa46 	bl	80015c8 <assign_code_word>
            //UART_Print(huart2, "MQ=7\r\n");
        }
        sprintf(msg, "code_word= %s\r\n", code_word);
 800213c:	4a10      	ldr	r2, [pc, #64]	; (8002180 <mq_sensors+0x1a8>)
 800213e:	491b      	ldr	r1, [pc, #108]	; (80021ac <mq_sensors+0x1d4>)
 8002140:	4809      	ldr	r0, [pc, #36]	; (8002168 <mq_sensors+0x190>)
 8002142:	f004 f939 	bl	80063b8 <siprintf>
        UART_Print(huart2, msg);
 8002146:	4908      	ldr	r1, [pc, #32]	; (8002168 <mq_sensors+0x190>)
 8002148:	6878      	ldr	r0, [r7, #4]
 800214a:	f000 f831 	bl	80021b0 <UART_Print>

}
 800214e:	bf00      	nop
 8002150:	3710      	adds	r7, #16
 8002152:	46bd      	mov	sp, r7
 8002154:	bd80      	pop	{r7, pc}
 8002156:	bf00      	nop
 8002158:	20000254 	.word	0x20000254
 800215c:	20000258 	.word	0x20000258
 8002160:	2000025c 	.word	0x2000025c
 8002164:	08007f18 	.word	0x08007f18
 8002168:	200001e8 	.word	0x200001e8
 800216c:	08007f28 	.word	0x08007f28
 8002170:	08007f34 	.word	0x08007f34
 8002174:	08007f40 	.word	0x08007f40
 8002178:	08007f60 	.word	0x08007f60
 800217c:	08007f84 	.word	0x08007f84
 8002180:	200001d8 	.word	0x200001d8
 8002184:	08007fa4 	.word	0x08007fa4
 8002188:	08007fb8 	.word	0x08007fb8
 800218c:	08007fd0 	.word	0x08007fd0
 8002190:	08007fec 	.word	0x08007fec
 8002194:	0800800c 	.word	0x0800800c
 8002198:	08008024 	.word	0x08008024
 800219c:	0800803c 	.word	0x0800803c
 80021a0:	08008054 	.word	0x08008054
 80021a4:	08008068 	.word	0x08008068
 80021a8:	08008088 	.word	0x08008088
 80021ac:	080080a4 	.word	0x080080a4

080021b0 <UART_Print>:
//------------------------------------------------------------------------------------------



///-----------------------------------UART  print----------------------------------
void UART_Print(UART_HandleTypeDef* huart, char* message) {
 80021b0:	b580      	push	{r7, lr}
 80021b2:	b082      	sub	sp, #8
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	6078      	str	r0, [r7, #4]
 80021b8:	6039      	str	r1, [r7, #0]
    HAL_UART_Transmit(huart, (uint8_t*)message, strlen(message), HAL_MAX_DELAY);
 80021ba:	6838      	ldr	r0, [r7, #0]
 80021bc:	f7fe f828 	bl	8000210 <strlen>
 80021c0:	4603      	mov	r3, r0
 80021c2:	b29a      	uxth	r2, r3
 80021c4:	f04f 33ff 	mov.w	r3, #4294967295
 80021c8:	6839      	ldr	r1, [r7, #0]
 80021ca:	6878      	ldr	r0, [r7, #4]
 80021cc:	f003 fd38 	bl	8005c40 <HAL_UART_Transmit>
}
 80021d0:	bf00      	nop
 80021d2:	3708      	adds	r7, #8
 80021d4:	46bd      	mov	sp, r7
 80021d6:	bd80      	pop	{r7, pc}

080021d8 <Read_ADC_Channel>:

//----------------------------Read ADC Value Fun----------------------------------------
uint32_t Read_ADC_Channel(ADC_HandleTypeDef* hadc, uint32_t channel) {
 80021d8:	b580      	push	{r7, lr}
 80021da:	b08a      	sub	sp, #40	; 0x28
 80021dc:	af00      	add	r7, sp, #0
 80021de:	6078      	str	r0, [r7, #4]
 80021e0:	6039      	str	r1, [r7, #0]
    ADC_ChannelConfTypeDef sConfig = {0};
 80021e2:	f107 030c 	add.w	r3, r7, #12
 80021e6:	2200      	movs	r2, #0
 80021e8:	601a      	str	r2, [r3, #0]
 80021ea:	605a      	str	r2, [r3, #4]
 80021ec:	609a      	str	r2, [r3, #8]
 80021ee:	60da      	str	r2, [r3, #12]
    sConfig.Channel = channel;
 80021f0:	683b      	ldr	r3, [r7, #0]
 80021f2:	60fb      	str	r3, [r7, #12]
    sConfig.Rank = 1;
 80021f4:	2301      	movs	r3, #1
 80021f6:	613b      	str	r3, [r7, #16]
    sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 80021f8:	2307      	movs	r3, #7
 80021fa:	617b      	str	r3, [r7, #20]
    if (HAL_ADC_ConfigChannel(hadc, &sConfig) != HAL_OK) {
 80021fc:	f107 030c 	add.w	r3, r7, #12
 8002200:	4619      	mov	r1, r3
 8002202:	6878      	ldr	r0, [r7, #4]
 8002204:	f001 f8ea 	bl	80033dc <HAL_ADC_ConfigChannel>
 8002208:	4603      	mov	r3, r0
 800220a:	2b00      	cmp	r3, #0
 800220c:	d001      	beq.n	8002212 <Read_ADC_Channel+0x3a>
        Error_Handler();
 800220e:	f000 fa61 	bl	80026d4 <Error_Handler>
    }
    uint32_t total = 0;
 8002212:	2300      	movs	r3, #0
 8002214:	627b      	str	r3, [r7, #36]	; 0x24
    const int num_samples = 10; // Number of samples for averaging
 8002216:	230a      	movs	r3, #10
 8002218:	61fb      	str	r3, [r7, #28]
    for (int i = 0; i < num_samples; i++) {
 800221a:	2300      	movs	r3, #0
 800221c:	623b      	str	r3, [r7, #32]
 800221e:	e014      	b.n	800224a <Read_ADC_Channel+0x72>
        HAL_ADC_Start(hadc);
 8002220:	6878      	ldr	r0, [r7, #4]
 8002222:	f000 ff3d 	bl	80030a0 <HAL_ADC_Start>
        HAL_ADC_PollForConversion(hadc, HAL_MAX_DELAY);
 8002226:	f04f 31ff 	mov.w	r1, #4294967295
 800222a:	6878      	ldr	r0, [r7, #4]
 800222c:	f001 f83d 	bl	80032aa <HAL_ADC_PollForConversion>
        total += HAL_ADC_GetValue(hadc);
 8002230:	6878      	ldr	r0, [r7, #4]
 8002232:	f001 f8c5 	bl	80033c0 <HAL_ADC_GetValue>
 8002236:	4602      	mov	r2, r0
 8002238:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800223a:	4413      	add	r3, r2
 800223c:	627b      	str	r3, [r7, #36]	; 0x24
        HAL_ADC_Stop(hadc);
 800223e:	6878      	ldr	r0, [r7, #4]
 8002240:	f001 f800 	bl	8003244 <HAL_ADC_Stop>
    for (int i = 0; i < num_samples; i++) {
 8002244:	6a3b      	ldr	r3, [r7, #32]
 8002246:	3301      	adds	r3, #1
 8002248:	623b      	str	r3, [r7, #32]
 800224a:	6a3a      	ldr	r2, [r7, #32]
 800224c:	69fb      	ldr	r3, [r7, #28]
 800224e:	429a      	cmp	r2, r3
 8002250:	dbe6      	blt.n	8002220 <Read_ADC_Channel+0x48>
    }
    return total / num_samples;
 8002252:	69fb      	ldr	r3, [r7, #28]
 8002254:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002256:	fbb2 f3f3 	udiv	r3, r2, r3
}
 800225a:	4618      	mov	r0, r3
 800225c:	3728      	adds	r7, #40	; 0x28
 800225e:	46bd      	mov	sp, r7
 8002260:	bd80      	pop	{r7, pc}
	...

08002264 <Convert_ADC_to_Percentage>:

//--------------------------------------------------------------------------------------


//-----------------------------------------------------------------------------------
float Convert_ADC_to_Percentage(uint32_t adc_value) {
 8002264:	b480      	push	{r7}
 8002266:	b085      	sub	sp, #20
 8002268:	af00      	add	r7, sp, #0
 800226a:	6078      	str	r0, [r7, #4]
    const float ADC_RESOLUTION = 1023.0;
 800226c:	4b0a      	ldr	r3, [pc, #40]	; (8002298 <Convert_ADC_to_Percentage+0x34>)
 800226e:	60fb      	str	r3, [r7, #12]
    return (adc_value / ADC_RESOLUTION) * 100.0f;
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	ee07 3a90 	vmov	s15, r3
 8002276:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800227a:	ed97 7a03 	vldr	s14, [r7, #12]
 800227e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002282:	ed9f 7a06 	vldr	s14, [pc, #24]	; 800229c <Convert_ADC_to_Percentage+0x38>
 8002286:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 800228a:	eeb0 0a67 	vmov.f32	s0, s15
 800228e:	3714      	adds	r7, #20
 8002290:	46bd      	mov	sp, r7
 8002292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002296:	4770      	bx	lr
 8002298:	447fc000 	.word	0x447fc000
 800229c:	42c80000 	.word	0x42c80000

080022a0 <Convert_ADC_to_Current>:
//---------------------------------------------------------------------------------
float Convert_ADC_to_Current(uint32_t adc_value) {
 80022a0:	b480      	push	{r7}
 80022a2:	b089      	sub	sp, #36	; 0x24
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	6078      	str	r0, [r7, #4]
    // ADC resolution and reference voltage
    const float ADC_RESOLUTION = 1023.0;
 80022a8:	4b16      	ldr	r3, [pc, #88]	; (8002304 <Convert_ADC_to_Current+0x64>)
 80022aa:	61fb      	str	r3, [r7, #28]
    const float VREF = 3.3;
 80022ac:	4b16      	ldr	r3, [pc, #88]	; (8002308 <Convert_ADC_to_Current+0x68>)
 80022ae:	61bb      	str	r3, [r7, #24]
    const float MAX_ADC_VOLTAGE = 3.06;
 80022b0:	4b16      	ldr	r3, [pc, #88]	; (800230c <Convert_ADC_to_Current+0x6c>)
 80022b2:	617b      	str	r3, [r7, #20]
    const float MAX_CURRENT = 32.0;
 80022b4:	f04f 4384 	mov.w	r3, #1107296256	; 0x42000000
 80022b8:	613b      	str	r3, [r7, #16]
    // Convert ADC value to voltage
    float adc_voltage = (adc_value / ADC_RESOLUTION) * VREF;
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	ee07 3a90 	vmov	s15, r3
 80022c0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80022c4:	ed97 7a07 	vldr	s14, [r7, #28]
 80022c8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80022cc:	ed97 7a06 	vldr	s14, [r7, #24]
 80022d0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80022d4:	edc7 7a03 	vstr	s15, [r7, #12]
    // Scale the voltage to represent the current (0 to 32 amps)
    float current = (adc_voltage / MAX_ADC_VOLTAGE) * MAX_CURRENT;
 80022d8:	edd7 6a03 	vldr	s13, [r7, #12]
 80022dc:	ed97 7a05 	vldr	s14, [r7, #20]
 80022e0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80022e4:	ed97 7a04 	vldr	s14, [r7, #16]
 80022e8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80022ec:	edc7 7a02 	vstr	s15, [r7, #8]
    return current;
 80022f0:	68bb      	ldr	r3, [r7, #8]
 80022f2:	ee07 3a90 	vmov	s15, r3
}
 80022f6:	eeb0 0a67 	vmov.f32	s0, s15
 80022fa:	3724      	adds	r7, #36	; 0x24
 80022fc:	46bd      	mov	sp, r7
 80022fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002302:	4770      	bx	lr
 8002304:	447fc000 	.word	0x447fc000
 8002308:	40533333 	.word	0x40533333
 800230c:	4043d70a 	.word	0x4043d70a

08002310 <Convert_ADC_to_Temperature>:
//-------------------------------------------------------------------------------
float Convert_ADC_to_Temperature(uint32_t adc_value) {
 8002310:	b480      	push	{r7}
 8002312:	b085      	sub	sp, #20
 8002314:	af00      	add	r7, sp, #0
 8002316:	6078      	str	r0, [r7, #4]
  float voltage = adc_value * (3.3f / 1023.0f);  // Assuming 3.3V reference and 12-bit ADC resolution
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	ee07 3a90 	vmov	s15, r3
 800231e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002322:	ed9f 7a09 	vldr	s14, [pc, #36]	; 8002348 <Convert_ADC_to_Temperature+0x38>
 8002326:	ee67 7a87 	vmul.f32	s15, s15, s14
 800232a:	edc7 7a03 	vstr	s15, [r7, #12]
  return voltage * 100.0f;  // LM35 gives 10mV per degree Celsius
 800232e:	edd7 7a03 	vldr	s15, [r7, #12]
 8002332:	ed9f 7a06 	vldr	s14, [pc, #24]	; 800234c <Convert_ADC_to_Temperature+0x3c>
 8002336:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 800233a:	eeb0 0a67 	vmov.f32	s0, s15
 800233e:	3714      	adds	r7, #20
 8002340:	46bd      	mov	sp, r7
 8002342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002346:	4770      	bx	lr
 8002348:	3b53680d 	.word	0x3b53680d
 800234c:	42c80000 	.word	0x42c80000

08002350 <FloatToString1>:
//-------------------------------------------------------------------------
void FloatToString1(char* buffer, float value, int decimalPlaces) {
 8002350:	b5b0      	push	{r4, r5, r7, lr}
 8002352:	b088      	sub	sp, #32
 8002354:	af02      	add	r7, sp, #8
 8002356:	60f8      	str	r0, [r7, #12]
 8002358:	ed87 0a02 	vstr	s0, [r7, #8]
 800235c:	6079      	str	r1, [r7, #4]
  int integerPart = (int)value;
 800235e:	edd7 7a02 	vldr	s15, [r7, #8]
 8002362:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002366:	ee17 3a90 	vmov	r3, s15
 800236a:	617b      	str	r3, [r7, #20]
  int fractionPart = (int)((value - integerPart) * pow(10, decimalPlaces));
 800236c:	697b      	ldr	r3, [r7, #20]
 800236e:	ee07 3a90 	vmov	s15, r3
 8002372:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002376:	ed97 7a02 	vldr	s14, [r7, #8]
 800237a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800237e:	ee17 0a90 	vmov	r0, s15
 8002382:	f7fe f901 	bl	8000588 <__aeabi_f2d>
 8002386:	4604      	mov	r4, r0
 8002388:	460d      	mov	r5, r1
 800238a:	6878      	ldr	r0, [r7, #4]
 800238c:	f7fe f8ea 	bl	8000564 <__aeabi_i2d>
 8002390:	4602      	mov	r2, r0
 8002392:	460b      	mov	r3, r1
 8002394:	ec43 2b11 	vmov	d1, r2, r3
 8002398:	ed9f 0b11 	vldr	d0, [pc, #68]	; 80023e0 <FloatToString1+0x90>
 800239c:	f004 fcb0 	bl	8006d00 <pow>
 80023a0:	ec53 2b10 	vmov	r2, r3, d0
 80023a4:	4620      	mov	r0, r4
 80023a6:	4629      	mov	r1, r5
 80023a8:	f7fe f946 	bl	8000638 <__aeabi_dmul>
 80023ac:	4602      	mov	r2, r0
 80023ae:	460b      	mov	r3, r1
 80023b0:	4610      	mov	r0, r2
 80023b2:	4619      	mov	r1, r3
 80023b4:	f7fe fbf0 	bl	8000b98 <__aeabi_d2iz>
 80023b8:	4603      	mov	r3, r0
 80023ba:	613b      	str	r3, [r7, #16]
  sprintf(buffer, "%d.%0*d", integerPart, decimalPlaces, abs(fractionPart));
 80023bc:	693b      	ldr	r3, [r7, #16]
 80023be:	2b00      	cmp	r3, #0
 80023c0:	bfb8      	it	lt
 80023c2:	425b      	neglt	r3, r3
 80023c4:	9300      	str	r3, [sp, #0]
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	697a      	ldr	r2, [r7, #20]
 80023ca:	4907      	ldr	r1, [pc, #28]	; (80023e8 <FloatToString1+0x98>)
 80023cc:	68f8      	ldr	r0, [r7, #12]
 80023ce:	f003 fff3 	bl	80063b8 <siprintf>
}
 80023d2:	bf00      	nop
 80023d4:	3718      	adds	r7, #24
 80023d6:	46bd      	mov	sp, r7
 80023d8:	bdb0      	pop	{r4, r5, r7, pc}
 80023da:	bf00      	nop
 80023dc:	f3af 8000 	nop.w
 80023e0:	00000000 	.word	0x00000000
 80023e4:	40240000 	.word	0x40240000
 80023e8:	080080b4 	.word	0x080080b4

080023ec <Convert_ADC_to_MainsVoltage>:

//----------------------------------------------------------------------------------------------------
float Convert_ADC_to_MainsVoltage(uint32_t adc_value) {
 80023ec:	b480      	push	{r7}
 80023ee:	b089      	sub	sp, #36	; 0x24
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	6078      	str	r0, [r7, #4]
    // ADC resolution and reference voltage
    const float ADC_RESOLUTION = 1023.0;
 80023f4:	4b16      	ldr	r3, [pc, #88]	; (8002450 <Convert_ADC_to_MainsVoltage+0x64>)
 80023f6:	61fb      	str	r3, [r7, #28]
    const float VREF = 3.3;
 80023f8:	4b16      	ldr	r3, [pc, #88]	; (8002454 <Convert_ADC_to_MainsVoltage+0x68>)
 80023fa:	61bb      	str	r3, [r7, #24]
    const float MAX_ADC_VOLTAGE = 3.0;
 80023fc:	4b16      	ldr	r3, [pc, #88]	; (8002458 <Convert_ADC_to_MainsVoltage+0x6c>)
 80023fe:	617b      	str	r3, [r7, #20]
    const float MAX_MAINS_VOLTAGE = 230.0;
 8002400:	4b16      	ldr	r3, [pc, #88]	; (800245c <Convert_ADC_to_MainsVoltage+0x70>)
 8002402:	613b      	str	r3, [r7, #16]
    // Convert ADC value to voltage
    float adc_voltage = (adc_value / ADC_RESOLUTION) * VREF;
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	ee07 3a90 	vmov	s15, r3
 800240a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800240e:	ed97 7a07 	vldr	s14, [r7, #28]
 8002412:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002416:	ed97 7a06 	vldr	s14, [r7, #24]
 800241a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800241e:	edc7 7a03 	vstr	s15, [r7, #12]
    // Scale the voltage to represent 230V
    float mains_voltage = (adc_voltage / MAX_ADC_VOLTAGE) * MAX_MAINS_VOLTAGE;
 8002422:	edd7 6a03 	vldr	s13, [r7, #12]
 8002426:	ed97 7a05 	vldr	s14, [r7, #20]
 800242a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800242e:	ed97 7a04 	vldr	s14, [r7, #16]
 8002432:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002436:	edc7 7a02 	vstr	s15, [r7, #8]
    return mains_voltage;
 800243a:	68bb      	ldr	r3, [r7, #8]
 800243c:	ee07 3a90 	vmov	s15, r3
}
 8002440:	eeb0 0a67 	vmov.f32	s0, s15
 8002444:	3724      	adds	r7, #36	; 0x24
 8002446:	46bd      	mov	sp, r7
 8002448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800244c:	4770      	bx	lr
 800244e:	bf00      	nop
 8002450:	447fc000 	.word	0x447fc000
 8002454:	40533333 	.word	0x40533333
 8002458:	40400000 	.word	0x40400000
 800245c:	43660000 	.word	0x43660000

08002460 <print_date_time>:

//--------------------------------------RTC Module-------------------------------------------------------
void print_date_time(UART_HandleTypeDef* huart1, UART_HandleTypeDef* huart2) {
 8002460:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002462:	b097      	sub	sp, #92	; 0x5c
 8002464:	af04      	add	r7, sp, #16
 8002466:	6078      	str	r0, [r7, #4]
 8002468:	6039      	str	r1, [r7, #0]
//    uint8_t hours, minutes, seconds, day, month;
//    int16_t year;
    char msg[64];
    // Get the current time and date from the RTC
    RTC_GetTime(&hours, &minutes, &seconds);
 800246a:	4a1b      	ldr	r2, [pc, #108]	; (80024d8 <print_date_time+0x78>)
 800246c:	491b      	ldr	r1, [pc, #108]	; (80024dc <print_date_time+0x7c>)
 800246e:	481c      	ldr	r0, [pc, #112]	; (80024e0 <print_date_time+0x80>)
 8002470:	f000 fac4 	bl	80029fc <RTC_GetTime>
    RTC_GetDate(&day, &month, &year);
 8002474:	4a1b      	ldr	r2, [pc, #108]	; (80024e4 <print_date_time+0x84>)
 8002476:	491c      	ldr	r1, [pc, #112]	; (80024e8 <print_date_time+0x88>)
 8002478:	481c      	ldr	r0, [pc, #112]	; (80024ec <print_date_time+0x8c>)
 800247a:	f000 fb09 	bl	8002a90 <RTC_GetDate>
    // Format the date and time into a string
    sprintf(msg, "Date: %02d/%02d/%04d Time: %02d:%02d:%02d\r\n", day, month, year, hours, minutes, seconds);
 800247e:	4b1b      	ldr	r3, [pc, #108]	; (80024ec <print_date_time+0x8c>)
 8002480:	781b      	ldrb	r3, [r3, #0]
 8002482:	461d      	mov	r5, r3
 8002484:	4b18      	ldr	r3, [pc, #96]	; (80024e8 <print_date_time+0x88>)
 8002486:	781b      	ldrb	r3, [r3, #0]
 8002488:	461e      	mov	r6, r3
 800248a:	4b16      	ldr	r3, [pc, #88]	; (80024e4 <print_date_time+0x84>)
 800248c:	881b      	ldrh	r3, [r3, #0]
 800248e:	461a      	mov	r2, r3
 8002490:	4b13      	ldr	r3, [pc, #76]	; (80024e0 <print_date_time+0x80>)
 8002492:	781b      	ldrb	r3, [r3, #0]
 8002494:	4619      	mov	r1, r3
 8002496:	4b11      	ldr	r3, [pc, #68]	; (80024dc <print_date_time+0x7c>)
 8002498:	781b      	ldrb	r3, [r3, #0]
 800249a:	461c      	mov	r4, r3
 800249c:	4b0e      	ldr	r3, [pc, #56]	; (80024d8 <print_date_time+0x78>)
 800249e:	781b      	ldrb	r3, [r3, #0]
 80024a0:	f107 0008 	add.w	r0, r7, #8
 80024a4:	9303      	str	r3, [sp, #12]
 80024a6:	9402      	str	r4, [sp, #8]
 80024a8:	9101      	str	r1, [sp, #4]
 80024aa:	9200      	str	r2, [sp, #0]
 80024ac:	4633      	mov	r3, r6
 80024ae:	462a      	mov	r2, r5
 80024b0:	490f      	ldr	r1, [pc, #60]	; (80024f0 <print_date_time+0x90>)
 80024b2:	f003 ff81 	bl	80063b8 <siprintf>
    // Print the formatted string via UART1 and UART2
    UART_Print(huart1, msg);
 80024b6:	f107 0308 	add.w	r3, r7, #8
 80024ba:	4619      	mov	r1, r3
 80024bc:	6878      	ldr	r0, [r7, #4]
 80024be:	f7ff fe77 	bl	80021b0 <UART_Print>
    UART_Print(huart2, msg);
 80024c2:	f107 0308 	add.w	r3, r7, #8
 80024c6:	4619      	mov	r1, r3
 80024c8:	6838      	ldr	r0, [r7, #0]
 80024ca:	f7ff fe71 	bl	80021b0 <UART_Print>

}
 80024ce:	bf00      	nop
 80024d0:	374c      	adds	r7, #76	; 0x4c
 80024d2:	46bd      	mov	sp, r7
 80024d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80024d6:	bf00      	nop
 80024d8:	200002f7 	.word	0x200002f7
 80024dc:	200002f6 	.word	0x200002f6
 80024e0:	200002f5 	.word	0x200002f5
 80024e4:	200002fa 	.word	0x200002fa
 80024e8:	200002f9 	.word	0x200002f9
 80024ec:	200002f8 	.word	0x200002f8
 80024f0:	080080bc 	.word	0x080080bc

080024f4 <MPU_6050>:
//-------------------------------------------MPU6050-------------------------------------------------
void MPU_6050(){
 80024f4:	b580      	push	{r7, lr}
 80024f6:	b084      	sub	sp, #16
 80024f8:	af04      	add	r7, sp, #16
	//  uint8_t i2c_address = MPU6050_ADDR >> 1; // Print the 7-bit address
//	  uart_buf_len = sprintf(uart_buf, "I2C Address: 0x%02X\r\n", i2c_address);
//	  HAL_UART_Transmit(&huart2, (uint8_t*)uart_buf, uart_buf_len, 100);
	  // Moving average variables
	  if (MPU6050_Read_Accel(&hi2c2, &prev_Accel_X, &prev_Accel_Y, &prev_Accel_Z) != HAL_OK) {
 80024fa:	4b2e      	ldr	r3, [pc, #184]	; (80025b4 <MPU_6050+0xc0>)
 80024fc:	4a2e      	ldr	r2, [pc, #184]	; (80025b8 <MPU_6050+0xc4>)
 80024fe:	492f      	ldr	r1, [pc, #188]	; (80025bc <MPU_6050+0xc8>)
 8002500:	482f      	ldr	r0, [pc, #188]	; (80025c0 <MPU_6050+0xcc>)
 8002502:	f000 f8ec 	bl	80026de <MPU6050_Read_Accel>
 8002506:	4603      	mov	r3, r0
 8002508:	2b00      	cmp	r3, #0
 800250a:	d00e      	beq.n	800252a <MPU_6050+0x36>
	     uart_buf_len = sprintf(uart_buf, "Error reading initial accelerometer data\r\n");
 800250c:	492d      	ldr	r1, [pc, #180]	; (80025c4 <MPU_6050+0xd0>)
 800250e:	482e      	ldr	r0, [pc, #184]	; (80025c8 <MPU_6050+0xd4>)
 8002510:	f003 ff52 	bl	80063b8 <siprintf>
 8002514:	4603      	mov	r3, r0
 8002516:	4a2d      	ldr	r2, [pc, #180]	; (80025cc <MPU_6050+0xd8>)
 8002518:	6013      	str	r3, [r2, #0]
	     HAL_UART_Transmit(&huart2, (uint8_t*)uart_buf, uart_buf_len, 100);
 800251a:	4b2c      	ldr	r3, [pc, #176]	; (80025cc <MPU_6050+0xd8>)
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	b29a      	uxth	r2, r3
 8002520:	2364      	movs	r3, #100	; 0x64
 8002522:	4929      	ldr	r1, [pc, #164]	; (80025c8 <MPU_6050+0xd4>)
 8002524:	482a      	ldr	r0, [pc, #168]	; (80025d0 <MPU_6050+0xdc>)
 8002526:	f003 fb8b 	bl	8005c40 <HAL_UART_Transmit>
	   }
    if (MPU6050_Read_Accel(&hi2c2, &Accel_X, &Accel_Y, &Accel_Z) == HAL_OK) {
 800252a:	4b2a      	ldr	r3, [pc, #168]	; (80025d4 <MPU_6050+0xe0>)
 800252c:	4a2a      	ldr	r2, [pc, #168]	; (80025d8 <MPU_6050+0xe4>)
 800252e:	492b      	ldr	r1, [pc, #172]	; (80025dc <MPU_6050+0xe8>)
 8002530:	4823      	ldr	r0, [pc, #140]	; (80025c0 <MPU_6050+0xcc>)
 8002532:	f000 f8d4 	bl	80026de <MPU6050_Read_Accel>
 8002536:	4603      	mov	r3, r0
 8002538:	2b00      	cmp	r3, #0
 800253a:	d129      	bne.n	8002590 <MPU_6050+0x9c>
          Calculate_Vibration_Percentage(Accel_X, Accel_Y, Accel_Z, &prev_Accel_X, &prev_Accel_Y, &prev_Accel_Z, &vibration_percentage);
 800253c:	4b27      	ldr	r3, [pc, #156]	; (80025dc <MPU_6050+0xe8>)
 800253e:	f9b3 0000 	ldrsh.w	r0, [r3]
 8002542:	4b25      	ldr	r3, [pc, #148]	; (80025d8 <MPU_6050+0xe4>)
 8002544:	f9b3 1000 	ldrsh.w	r1, [r3]
 8002548:	4b22      	ldr	r3, [pc, #136]	; (80025d4 <MPU_6050+0xe0>)
 800254a:	f9b3 2000 	ldrsh.w	r2, [r3]
 800254e:	4b24      	ldr	r3, [pc, #144]	; (80025e0 <MPU_6050+0xec>)
 8002550:	9302      	str	r3, [sp, #8]
 8002552:	4b18      	ldr	r3, [pc, #96]	; (80025b4 <MPU_6050+0xc0>)
 8002554:	9301      	str	r3, [sp, #4]
 8002556:	4b18      	ldr	r3, [pc, #96]	; (80025b8 <MPU_6050+0xc4>)
 8002558:	9300      	str	r3, [sp, #0]
 800255a:	4b18      	ldr	r3, [pc, #96]	; (80025bc <MPU_6050+0xc8>)
 800255c:	f000 f970 	bl	8002840 <Calculate_Vibration_Percentage>
          // Apply moving average filter to vibration percentage
          MovingAverageFilter(&vibration_percentage, &smoothed_vibration, vibration_buffer, MOVING_AVERAGE_SIZE, &buffer_index);
 8002560:	4b20      	ldr	r3, [pc, #128]	; (80025e4 <MPU_6050+0xf0>)
 8002562:	9300      	str	r3, [sp, #0]
 8002564:	2305      	movs	r3, #5
 8002566:	4a20      	ldr	r2, [pc, #128]	; (80025e8 <MPU_6050+0xf4>)
 8002568:	4920      	ldr	r1, [pc, #128]	; (80025ec <MPU_6050+0xf8>)
 800256a:	481d      	ldr	r0, [pc, #116]	; (80025e0 <MPU_6050+0xec>)
 800256c:	f000 f921 	bl	80027b2 <MovingAverageFilter>
//          uart_buf_len = sprintf(uart_buf, "Accel_X: %d, Accel_Y: %d, Accel_Z: %d\r\n", Accel_X, Accel_Y, Accel_Z);
//          HAL_UART_Transmit(&huart2, (uint8_t*)uart_buf, uart_buf_len, 100);
//          FloatToString(float_buf, smoothed_vibration, 2);
//          uart_buf_len = sprintf(uart_buf, "Motor_Vibration: %s%%\r\n", float_buf);
//          HAL_UART_Transmit(&huart2, (uint8_t*)uart_buf, uart_buf_len, 100);
          uart_buf_len = sprintf(uart_buf, "--------------------------------------------\r\n");
 8002570:	491f      	ldr	r1, [pc, #124]	; (80025f0 <MPU_6050+0xfc>)
 8002572:	4815      	ldr	r0, [pc, #84]	; (80025c8 <MPU_6050+0xd4>)
 8002574:	f003 ff20 	bl	80063b8 <siprintf>
 8002578:	4603      	mov	r3, r0
 800257a:	4a14      	ldr	r2, [pc, #80]	; (80025cc <MPU_6050+0xd8>)
 800257c:	6013      	str	r3, [r2, #0]
          HAL_UART_Transmit(&huart2, (uint8_t*)uart_buf, uart_buf_len, 100);
 800257e:	4b13      	ldr	r3, [pc, #76]	; (80025cc <MPU_6050+0xd8>)
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	b29a      	uxth	r2, r3
 8002584:	2364      	movs	r3, #100	; 0x64
 8002586:	4910      	ldr	r1, [pc, #64]	; (80025c8 <MPU_6050+0xd4>)
 8002588:	4811      	ldr	r0, [pc, #68]	; (80025d0 <MPU_6050+0xdc>)
 800258a:	f003 fb59 	bl	8005c40 <HAL_UART_Transmit>

        } else {
          uart_buf_len = sprintf(uart_buf, "Error reading accelerometer data\r\n");
          HAL_UART_Transmit(&huart2, (uint8_t*)uart_buf, uart_buf_len, 100);
        }
}
 800258e:	e00e      	b.n	80025ae <MPU_6050+0xba>
          uart_buf_len = sprintf(uart_buf, "Error reading accelerometer data\r\n");
 8002590:	4918      	ldr	r1, [pc, #96]	; (80025f4 <MPU_6050+0x100>)
 8002592:	480d      	ldr	r0, [pc, #52]	; (80025c8 <MPU_6050+0xd4>)
 8002594:	f003 ff10 	bl	80063b8 <siprintf>
 8002598:	4603      	mov	r3, r0
 800259a:	4a0c      	ldr	r2, [pc, #48]	; (80025cc <MPU_6050+0xd8>)
 800259c:	6013      	str	r3, [r2, #0]
          HAL_UART_Transmit(&huart2, (uint8_t*)uart_buf, uart_buf_len, 100);
 800259e:	4b0b      	ldr	r3, [pc, #44]	; (80025cc <MPU_6050+0xd8>)
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	b29a      	uxth	r2, r3
 80025a4:	2364      	movs	r3, #100	; 0x64
 80025a6:	4908      	ldr	r1, [pc, #32]	; (80025c8 <MPU_6050+0xd4>)
 80025a8:	4809      	ldr	r0, [pc, #36]	; (80025d0 <MPU_6050+0xdc>)
 80025aa:	f003 fb49 	bl	8005c40 <HAL_UART_Transmit>
}
 80025ae:	bf00      	nop
 80025b0:	46bd      	mov	sp, r7
 80025b2:	bd80      	pop	{r7, pc}
 80025b4:	2000026a 	.word	0x2000026a
 80025b8:	20000268 	.word	0x20000268
 80025bc:	20000266 	.word	0x20000266
 80025c0:	20000128 	.word	0x20000128
 80025c4:	080080e8 	.word	0x080080e8
 80025c8:	20000270 	.word	0x20000270
 80025cc:	200002d4 	.word	0x200002d4
 80025d0:	20000390 	.word	0x20000390
 80025d4:	20000264 	.word	0x20000264
 80025d8:	20000262 	.word	0x20000262
 80025dc:	20000260 	.word	0x20000260
 80025e0:	2000026c 	.word	0x2000026c
 80025e4:	200002f0 	.word	0x200002f0
 80025e8:	200002d8 	.word	0x200002d8
 80025ec:	200002ec 	.word	0x200002ec
 80025f0:	08008114 	.word	0x08008114
 80025f4:	08008144 	.word	0x08008144

080025f8 <SystemClock_Config>:
//----------------------------------------------------------------------------------------------------
void SystemClock_Config(void)
{
 80025f8:	b580      	push	{r7, lr}
 80025fa:	b094      	sub	sp, #80	; 0x50
 80025fc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80025fe:	f107 031c 	add.w	r3, r7, #28
 8002602:	2234      	movs	r2, #52	; 0x34
 8002604:	2100      	movs	r1, #0
 8002606:	4618      	mov	r0, r3
 8002608:	f003 fef6 	bl	80063f8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800260c:	f107 0308 	add.w	r3, r7, #8
 8002610:	2200      	movs	r2, #0
 8002612:	601a      	str	r2, [r3, #0]
 8002614:	605a      	str	r2, [r3, #4]
 8002616:	609a      	str	r2, [r3, #8]
 8002618:	60da      	str	r2, [r3, #12]
 800261a:	611a      	str	r2, [r3, #16]
  __HAL_RCC_PWR_CLK_ENABLE();
 800261c:	2300      	movs	r3, #0
 800261e:	607b      	str	r3, [r7, #4]
 8002620:	4b2a      	ldr	r3, [pc, #168]	; (80026cc <SystemClock_Config+0xd4>)
 8002622:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002624:	4a29      	ldr	r2, [pc, #164]	; (80026cc <SystemClock_Config+0xd4>)
 8002626:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800262a:	6413      	str	r3, [r2, #64]	; 0x40
 800262c:	4b27      	ldr	r3, [pc, #156]	; (80026cc <SystemClock_Config+0xd4>)
 800262e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002630:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002634:	607b      	str	r3, [r7, #4]
 8002636:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8002638:	2300      	movs	r3, #0
 800263a:	603b      	str	r3, [r7, #0]
 800263c:	4b24      	ldr	r3, [pc, #144]	; (80026d0 <SystemClock_Config+0xd8>)
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8002644:	4a22      	ldr	r2, [pc, #136]	; (80026d0 <SystemClock_Config+0xd8>)
 8002646:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800264a:	6013      	str	r3, [r2, #0]
 800264c:	4b20      	ldr	r3, [pc, #128]	; (80026d0 <SystemClock_Config+0xd8>)
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002654:	603b      	str	r3, [r7, #0]
 8002656:	683b      	ldr	r3, [r7, #0]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002658:	2302      	movs	r3, #2
 800265a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800265c:	2301      	movs	r3, #1
 800265e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002660:	2310      	movs	r3, #16
 8002662:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002664:	2302      	movs	r3, #2
 8002666:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002668:	2300      	movs	r3, #0
 800266a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 800266c:	2310      	movs	r3, #16
 800266e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8002670:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8002674:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8002676:	2304      	movs	r3, #4
 8002678:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800267a:	2302      	movs	r3, #2
 800267c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 800267e:	2302      	movs	r3, #2
 8002680:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002682:	f107 031c 	add.w	r3, r7, #28
 8002686:	4618      	mov	r0, r3
 8002688:	f002 fd1a 	bl	80050c0 <HAL_RCC_OscConfig>
 800268c:	4603      	mov	r3, r0
 800268e:	2b00      	cmp	r3, #0
 8002690:	d001      	beq.n	8002696 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8002692:	f000 f81f 	bl	80026d4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002696:	230f      	movs	r3, #15
 8002698:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800269a:	2302      	movs	r3, #2
 800269c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800269e:	2300      	movs	r3, #0
 80026a0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80026a2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80026a6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80026a8:	2300      	movs	r3, #0
 80026aa:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80026ac:	f107 0308 	add.w	r3, r7, #8
 80026b0:	2102      	movs	r1, #2
 80026b2:	4618      	mov	r0, r3
 80026b4:	f002 f9ba 	bl	8004a2c <HAL_RCC_ClockConfig>
 80026b8:	4603      	mov	r3, r0
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d001      	beq.n	80026c2 <SystemClock_Config+0xca>
  {
    Error_Handler();
 80026be:	f000 f809 	bl	80026d4 <Error_Handler>
  }
}
 80026c2:	bf00      	nop
 80026c4:	3750      	adds	r7, #80	; 0x50
 80026c6:	46bd      	mov	sp, r7
 80026c8:	bd80      	pop	{r7, pc}
 80026ca:	bf00      	nop
 80026cc:	40023800 	.word	0x40023800
 80026d0:	40007000 	.word	0x40007000

080026d4 <Error_Handler>:

void Error_Handler(void)
{
 80026d4:	b480      	push	{r7}
 80026d6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80026d8:	b672      	cpsid	i
}
 80026da:	bf00      	nop
  __disable_irq();
  while (1)
 80026dc:	e7fe      	b.n	80026dc <Error_Handler+0x8>

080026de <MPU6050_Read_Accel>:
    Data = 0x00;
    HAL_I2C_Mem_Write(hi2c, MPU6050_ADDR, 0x1B, 1, &Data, 1, 1000);
  }
}

HAL_StatusTypeDef MPU6050_Read_Accel(I2C_HandleTypeDef *hi2c, int16_t *Accel_X, int16_t *Accel_Y, int16_t *Accel_Z) {
 80026de:	b580      	push	{r7, lr}
 80026e0:	b08a      	sub	sp, #40	; 0x28
 80026e2:	af04      	add	r7, sp, #16
 80026e4:	60f8      	str	r0, [r7, #12]
 80026e6:	60b9      	str	r1, [r7, #8]
 80026e8:	607a      	str	r2, [r7, #4]
 80026ea:	603b      	str	r3, [r7, #0]
  uint8_t Rec_Data[6];
  HAL_StatusTypeDef ret;

  // Read 6 BYTES of data starting from ACCEL_XOUT_H register
  ret = HAL_I2C_Mem_Read(hi2c, MPU6050_ADDR, ACCEL_XOUT_H, 1, Rec_Data, 6, 1000);
 80026ec:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80026f0:	9302      	str	r3, [sp, #8]
 80026f2:	2306      	movs	r3, #6
 80026f4:	9301      	str	r3, [sp, #4]
 80026f6:	f107 0310 	add.w	r3, r7, #16
 80026fa:	9300      	str	r3, [sp, #0]
 80026fc:	2301      	movs	r3, #1
 80026fe:	223b      	movs	r2, #59	; 0x3b
 8002700:	21d0      	movs	r1, #208	; 0xd0
 8002702:	68f8      	ldr	r0, [r7, #12]
 8002704:	f001 fc8a 	bl	800401c <HAL_I2C_Mem_Read>
 8002708:	4603      	mov	r3, r0
 800270a:	75fb      	strb	r3, [r7, #23]

  if (ret == HAL_OK) {
 800270c:	7dfb      	ldrb	r3, [r7, #23]
 800270e:	2b00      	cmp	r3, #0
 8002710:	d11a      	bne.n	8002748 <MPU6050_Read_Accel+0x6a>
    *Accel_X = (int16_t)(Rec_Data[0] << 8 | Rec_Data[1]);
 8002712:	7c3b      	ldrb	r3, [r7, #16]
 8002714:	021b      	lsls	r3, r3, #8
 8002716:	b21a      	sxth	r2, r3
 8002718:	7c7b      	ldrb	r3, [r7, #17]
 800271a:	b21b      	sxth	r3, r3
 800271c:	4313      	orrs	r3, r2
 800271e:	b21a      	sxth	r2, r3
 8002720:	68bb      	ldr	r3, [r7, #8]
 8002722:	801a      	strh	r2, [r3, #0]
    *Accel_Y = (int16_t)(Rec_Data[2] << 8 | Rec_Data[3]);
 8002724:	7cbb      	ldrb	r3, [r7, #18]
 8002726:	021b      	lsls	r3, r3, #8
 8002728:	b21a      	sxth	r2, r3
 800272a:	7cfb      	ldrb	r3, [r7, #19]
 800272c:	b21b      	sxth	r3, r3
 800272e:	4313      	orrs	r3, r2
 8002730:	b21a      	sxth	r2, r3
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	801a      	strh	r2, [r3, #0]
    *Accel_Z = (int16_t)(Rec_Data[4] << 8 | Rec_Data[5]);
 8002736:	7d3b      	ldrb	r3, [r7, #20]
 8002738:	021b      	lsls	r3, r3, #8
 800273a:	b21a      	sxth	r2, r3
 800273c:	7d7b      	ldrb	r3, [r7, #21]
 800273e:	b21b      	sxth	r3, r3
 8002740:	4313      	orrs	r3, r2
 8002742:	b21a      	sxth	r2, r3
 8002744:	683b      	ldr	r3, [r7, #0]
 8002746:	801a      	strh	r2, [r3, #0]
  }

  return ret;
 8002748:	7dfb      	ldrb	r3, [r7, #23]
}
 800274a:	4618      	mov	r0, r3
 800274c:	3718      	adds	r7, #24
 800274e:	46bd      	mov	sp, r7
 8002750:	bd80      	pop	{r7, pc}

08002752 <LowPassFilter>:

void LowPassFilter(int16_t *current, int16_t *previous, float alpha) {
 8002752:	b480      	push	{r7}
 8002754:	b085      	sub	sp, #20
 8002756:	af00      	add	r7, sp, #0
 8002758:	60f8      	str	r0, [r7, #12]
 800275a:	60b9      	str	r1, [r7, #8]
 800275c:	ed87 0a01 	vstr	s0, [r7, #4]
  *previous = (int16_t)(alpha * (*current) + (1 - alpha) * (*previous));
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002766:	ee07 3a90 	vmov	s15, r3
 800276a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800276e:	edd7 7a01 	vldr	s15, [r7, #4]
 8002772:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002776:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800277a:	edd7 7a01 	vldr	s15, [r7, #4]
 800277e:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002782:	68bb      	ldr	r3, [r7, #8]
 8002784:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002788:	ee07 3a90 	vmov	s15, r3
 800278c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002790:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002794:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002798:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800279c:	ee17 3a90 	vmov	r3, s15
 80027a0:	b21a      	sxth	r2, r3
 80027a2:	68bb      	ldr	r3, [r7, #8]
 80027a4:	801a      	strh	r2, [r3, #0]
}
 80027a6:	bf00      	nop
 80027a8:	3714      	adds	r7, #20
 80027aa:	46bd      	mov	sp, r7
 80027ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b0:	4770      	bx	lr

080027b2 <MovingAverageFilter>:

void MovingAverageFilter(float *new_value, float *average, float *buffer, int size, int *index) {
 80027b2:	b480      	push	{r7}
 80027b4:	b087      	sub	sp, #28
 80027b6:	af00      	add	r7, sp, #0
 80027b8:	60f8      	str	r0, [r7, #12]
 80027ba:	60b9      	str	r1, [r7, #8]
 80027bc:	607a      	str	r2, [r7, #4]
 80027be:	603b      	str	r3, [r7, #0]
  buffer[*index] = *new_value;
 80027c0:	6a3b      	ldr	r3, [r7, #32]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	009b      	lsls	r3, r3, #2
 80027c6:	687a      	ldr	r2, [r7, #4]
 80027c8:	4413      	add	r3, r2
 80027ca:	68fa      	ldr	r2, [r7, #12]
 80027cc:	6812      	ldr	r2, [r2, #0]
 80027ce:	601a      	str	r2, [r3, #0]
  *index = (*index + 1) % size;
 80027d0:	6a3b      	ldr	r3, [r7, #32]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	3301      	adds	r3, #1
 80027d6:	683a      	ldr	r2, [r7, #0]
 80027d8:	fb93 f2f2 	sdiv	r2, r3, r2
 80027dc:	6839      	ldr	r1, [r7, #0]
 80027de:	fb01 f202 	mul.w	r2, r1, r2
 80027e2:	1a9a      	subs	r2, r3, r2
 80027e4:	6a3b      	ldr	r3, [r7, #32]
 80027e6:	601a      	str	r2, [r3, #0]
  float sum = 0.0;
 80027e8:	f04f 0300 	mov.w	r3, #0
 80027ec:	617b      	str	r3, [r7, #20]
  for (int i = 0; i < size; i++) {
 80027ee:	2300      	movs	r3, #0
 80027f0:	613b      	str	r3, [r7, #16]
 80027f2:	e00e      	b.n	8002812 <MovingAverageFilter+0x60>
    sum += buffer[i];
 80027f4:	693b      	ldr	r3, [r7, #16]
 80027f6:	009b      	lsls	r3, r3, #2
 80027f8:	687a      	ldr	r2, [r7, #4]
 80027fa:	4413      	add	r3, r2
 80027fc:	edd3 7a00 	vldr	s15, [r3]
 8002800:	ed97 7a05 	vldr	s14, [r7, #20]
 8002804:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002808:	edc7 7a05 	vstr	s15, [r7, #20]
  for (int i = 0; i < size; i++) {
 800280c:	693b      	ldr	r3, [r7, #16]
 800280e:	3301      	adds	r3, #1
 8002810:	613b      	str	r3, [r7, #16]
 8002812:	693a      	ldr	r2, [r7, #16]
 8002814:	683b      	ldr	r3, [r7, #0]
 8002816:	429a      	cmp	r2, r3
 8002818:	dbec      	blt.n	80027f4 <MovingAverageFilter+0x42>
  }
  *average = sum / size;
 800281a:	683b      	ldr	r3, [r7, #0]
 800281c:	ee07 3a90 	vmov	s15, r3
 8002820:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002824:	edd7 6a05 	vldr	s13, [r7, #20]
 8002828:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800282c:	68bb      	ldr	r3, [r7, #8]
 800282e:	edc3 7a00 	vstr	s15, [r3]
}
 8002832:	bf00      	nop
 8002834:	371c      	adds	r7, #28
 8002836:	46bd      	mov	sp, r7
 8002838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800283c:	4770      	bx	lr
	...

08002840 <Calculate_Vibration_Percentage>:

void Calculate_Vibration_Percentage(int16_t Accel_X, int16_t Accel_Y, int16_t Accel_Z, int16_t *prev_Accel_X, int16_t *prev_Accel_Y, int16_t *prev_Accel_Z, float *vibration_percentage) {
 8002840:	b580      	push	{r7, lr}
 8002842:	b088      	sub	sp, #32
 8002844:	af00      	add	r7, sp, #0
 8002846:	607b      	str	r3, [r7, #4]
 8002848:	4603      	mov	r3, r0
 800284a:	81fb      	strh	r3, [r7, #14]
 800284c:	460b      	mov	r3, r1
 800284e:	81bb      	strh	r3, [r7, #12]
 8002850:	4613      	mov	r3, r2
 8002852:	817b      	strh	r3, [r7, #10]
  // Apply low-pass filter
  LowPassFilter(&Accel_X, prev_Accel_X, ALPHA);
 8002854:	f107 030e 	add.w	r3, r7, #14
 8002858:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 800285c:	6879      	ldr	r1, [r7, #4]
 800285e:	4618      	mov	r0, r3
 8002860:	f7ff ff77 	bl	8002752 <LowPassFilter>
  LowPassFilter(&Accel_Y, prev_Accel_Y, ALPHA);
 8002864:	f107 030c 	add.w	r3, r7, #12
 8002868:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 800286c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800286e:	4618      	mov	r0, r3
 8002870:	f7ff ff6f 	bl	8002752 <LowPassFilter>
  LowPassFilter(&Accel_Z, prev_Accel_Z, ALPHA);
 8002874:	f107 030a 	add.w	r3, r7, #10
 8002878:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 800287c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800287e:	4618      	mov	r0, r3
 8002880:	f7ff ff67 	bl	8002752 <LowPassFilter>

  // Calculate the difference between the current and previous values
  float diff_X = (float)(Accel_X - *prev_Accel_X) / ACCEL_SCALE;
 8002884:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002888:	461a      	mov	r2, r3
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002890:	1ad3      	subs	r3, r2, r3
 8002892:	ee07 3a90 	vmov	s15, r3
 8002896:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800289a:	eddf 6a2f 	vldr	s13, [pc, #188]	; 8002958 <Calculate_Vibration_Percentage+0x118>
 800289e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80028a2:	edc7 7a07 	vstr	s15, [r7, #28]
  float diff_Y = (float)(Accel_Y - *prev_Accel_Y) / ACCEL_SCALE;
 80028a6:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80028aa:	461a      	mov	r2, r3
 80028ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80028ae:	f9b3 3000 	ldrsh.w	r3, [r3]
 80028b2:	1ad3      	subs	r3, r2, r3
 80028b4:	ee07 3a90 	vmov	s15, r3
 80028b8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80028bc:	eddf 6a26 	vldr	s13, [pc, #152]	; 8002958 <Calculate_Vibration_Percentage+0x118>
 80028c0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80028c4:	edc7 7a06 	vstr	s15, [r7, #24]
  float diff_Z = (float)(Accel_Z - *prev_Accel_Z) / ACCEL_SCALE;
 80028c8:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80028cc:	461a      	mov	r2, r3
 80028ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80028d0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80028d4:	1ad3      	subs	r3, r2, r3
 80028d6:	ee07 3a90 	vmov	s15, r3
 80028da:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80028de:	eddf 6a1e 	vldr	s13, [pc, #120]	; 8002958 <Calculate_Vibration_Percentage+0x118>
 80028e2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80028e6:	edc7 7a05 	vstr	s15, [r7, #20]

  // Calculate the magnitude of the differences
  float magnitude = sqrtf(diff_X * diff_X + diff_Y * diff_Y + diff_Z * diff_Z);
 80028ea:	edd7 7a07 	vldr	s15, [r7, #28]
 80028ee:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80028f2:	edd7 7a06 	vldr	s15, [r7, #24]
 80028f6:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80028fa:	ee37 7a27 	vadd.f32	s14, s14, s15
 80028fe:	edd7 7a05 	vldr	s15, [r7, #20]
 8002902:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002906:	ee77 7a27 	vadd.f32	s15, s14, s15
 800290a:	eeb0 0a67 	vmov.f32	s0, s15
 800290e:	f004 fa67 	bl	8006de0 <sqrtf>
 8002912:	ed87 0a04 	vstr	s0, [r7, #16]

  // Apply sensitivity multiplier
  magnitude *= SENSITIVITY_MULTIPLIER;
 8002916:	edd7 7a04 	vldr	s15, [r7, #16]
 800291a:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 800291e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002922:	edc7 7a04 	vstr	s15, [r7, #16]

  // Calculate the percentage of the vibration level
  *vibration_percentage = (magnitude / MAX_VIBRATION_LEVEL) * 100.0;  // Convert to percentage
 8002926:	edd7 7a04 	vldr	s15, [r7, #16]
 800292a:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 800295c <Calculate_Vibration_Percentage+0x11c>
 800292e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002932:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002934:	edc3 7a00 	vstr	s15, [r3]

  // Update previous values
  *prev_Accel_X = Accel_X;
 8002938:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	801a      	strh	r2, [r3, #0]
  *prev_Accel_Y = Accel_Y;
 8002940:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8002944:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002946:	801a      	strh	r2, [r3, #0]
  *prev_Accel_Z = Accel_Z;
 8002948:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 800294c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800294e:	801a      	strh	r2, [r3, #0]
}
 8002950:	bf00      	nop
 8002952:	3720      	adds	r7, #32
 8002954:	46bd      	mov	sp, r7
 8002956:	bd80      	pop	{r7, pc}
 8002958:	46800000 	.word	0x46800000
 800295c:	42c80000 	.word	0x42c80000

08002960 <FloatToString>:

void FloatToString(char* buffer, float value, int decimalPlaces) {
 8002960:	b5b0      	push	{r4, r5, r7, lr}
 8002962:	b088      	sub	sp, #32
 8002964:	af02      	add	r7, sp, #8
 8002966:	60f8      	str	r0, [r7, #12]
 8002968:	ed87 0a02 	vstr	s0, [r7, #8]
 800296c:	6079      	str	r1, [r7, #4]
  int integerPart = (int)value;
 800296e:	edd7 7a02 	vldr	s15, [r7, #8]
 8002972:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002976:	ee17 3a90 	vmov	r3, s15
 800297a:	617b      	str	r3, [r7, #20]
  int fractionPart = (int)((value - integerPart) * pow(10, decimalPlaces));
 800297c:	697b      	ldr	r3, [r7, #20]
 800297e:	ee07 3a90 	vmov	s15, r3
 8002982:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002986:	ed97 7a02 	vldr	s14, [r7, #8]
 800298a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800298e:	ee17 0a90 	vmov	r0, s15
 8002992:	f7fd fdf9 	bl	8000588 <__aeabi_f2d>
 8002996:	4604      	mov	r4, r0
 8002998:	460d      	mov	r5, r1
 800299a:	6878      	ldr	r0, [r7, #4]
 800299c:	f7fd fde2 	bl	8000564 <__aeabi_i2d>
 80029a0:	4602      	mov	r2, r0
 80029a2:	460b      	mov	r3, r1
 80029a4:	ec43 2b11 	vmov	d1, r2, r3
 80029a8:	ed9f 0b11 	vldr	d0, [pc, #68]	; 80029f0 <FloatToString+0x90>
 80029ac:	f004 f9a8 	bl	8006d00 <pow>
 80029b0:	ec53 2b10 	vmov	r2, r3, d0
 80029b4:	4620      	mov	r0, r4
 80029b6:	4629      	mov	r1, r5
 80029b8:	f7fd fe3e 	bl	8000638 <__aeabi_dmul>
 80029bc:	4602      	mov	r2, r0
 80029be:	460b      	mov	r3, r1
 80029c0:	4610      	mov	r0, r2
 80029c2:	4619      	mov	r1, r3
 80029c4:	f7fe f8e8 	bl	8000b98 <__aeabi_d2iz>
 80029c8:	4603      	mov	r3, r0
 80029ca:	613b      	str	r3, [r7, #16]
  sprintf(buffer, "%d.%0*d", integerPart, decimalPlaces, abs(fractionPart));
 80029cc:	693b      	ldr	r3, [r7, #16]
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	bfb8      	it	lt
 80029d2:	425b      	neglt	r3, r3
 80029d4:	9300      	str	r3, [sp, #0]
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	697a      	ldr	r2, [r7, #20]
 80029da:	4907      	ldr	r1, [pc, #28]	; (80029f8 <FloatToString+0x98>)
 80029dc:	68f8      	ldr	r0, [r7, #12]
 80029de:	f003 fceb 	bl	80063b8 <siprintf>
}
 80029e2:	bf00      	nop
 80029e4:	3718      	adds	r7, #24
 80029e6:	46bd      	mov	sp, r7
 80029e8:	bdb0      	pop	{r4, r5, r7, pc}
 80029ea:	bf00      	nop
 80029ec:	f3af 8000 	nop.w
 80029f0:	00000000 	.word	0x00000000
 80029f4:	40240000 	.word	0x40240000
 80029f8:	08008168 	.word	0x08008168

080029fc <RTC_GetTime>:
  data[1] = (month / 10 << 4) | (month % 10);      // Convert to BCD
  data[2] = ((year % 100) / 10 << 4) | (year % 10);// Convert to BCD
  HAL_I2C_Mem_Write(&hi2c1, RTC_ADDRESS, 0x04, 1, data, 3, HAL_MAX_DELAY);
}

void RTC_GetTime(uint8_t *hours, uint8_t *minutes, uint8_t *seconds) {
 80029fc:	b580      	push	{r7, lr}
 80029fe:	b08a      	sub	sp, #40	; 0x28
 8002a00:	af04      	add	r7, sp, #16
 8002a02:	60f8      	str	r0, [r7, #12]
 8002a04:	60b9      	str	r1, [r7, #8]
 8002a06:	607a      	str	r2, [r7, #4]
  uint8_t data[3];
  HAL_I2C_Mem_Read(&hi2c1, RTC_ADDRESS, 0x00, 1, data, 3, HAL_MAX_DELAY);
 8002a08:	f04f 33ff 	mov.w	r3, #4294967295
 8002a0c:	9302      	str	r3, [sp, #8]
 8002a0e:	2303      	movs	r3, #3
 8002a10:	9301      	str	r3, [sp, #4]
 8002a12:	f107 0314 	add.w	r3, r7, #20
 8002a16:	9300      	str	r3, [sp, #0]
 8002a18:	2301      	movs	r3, #1
 8002a1a:	2200      	movs	r2, #0
 8002a1c:	21d0      	movs	r1, #208	; 0xd0
 8002a1e:	481b      	ldr	r0, [pc, #108]	; (8002a8c <RTC_GetTime+0x90>)
 8002a20:	f001 fafc 	bl	800401c <HAL_I2C_Mem_Read>
  *seconds = (data[0] >> 4) * 10 + (data[0] & 0x0F);
 8002a24:	7d3b      	ldrb	r3, [r7, #20]
 8002a26:	091b      	lsrs	r3, r3, #4
 8002a28:	b2db      	uxtb	r3, r3
 8002a2a:	461a      	mov	r2, r3
 8002a2c:	0092      	lsls	r2, r2, #2
 8002a2e:	4413      	add	r3, r2
 8002a30:	005b      	lsls	r3, r3, #1
 8002a32:	b2da      	uxtb	r2, r3
 8002a34:	7d3b      	ldrb	r3, [r7, #20]
 8002a36:	f003 030f 	and.w	r3, r3, #15
 8002a3a:	b2db      	uxtb	r3, r3
 8002a3c:	4413      	add	r3, r2
 8002a3e:	b2da      	uxtb	r2, r3
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	701a      	strb	r2, [r3, #0]
  *minutes = (data[1] >> 4) * 10 + (data[1] & 0x0F);
 8002a44:	7d7b      	ldrb	r3, [r7, #21]
 8002a46:	091b      	lsrs	r3, r3, #4
 8002a48:	b2db      	uxtb	r3, r3
 8002a4a:	461a      	mov	r2, r3
 8002a4c:	0092      	lsls	r2, r2, #2
 8002a4e:	4413      	add	r3, r2
 8002a50:	005b      	lsls	r3, r3, #1
 8002a52:	b2da      	uxtb	r2, r3
 8002a54:	7d7b      	ldrb	r3, [r7, #21]
 8002a56:	f003 030f 	and.w	r3, r3, #15
 8002a5a:	b2db      	uxtb	r3, r3
 8002a5c:	4413      	add	r3, r2
 8002a5e:	b2da      	uxtb	r2, r3
 8002a60:	68bb      	ldr	r3, [r7, #8]
 8002a62:	701a      	strb	r2, [r3, #0]
  *hours   = (data[2] >> 4) * 10 + (data[2] & 0x0F);
 8002a64:	7dbb      	ldrb	r3, [r7, #22]
 8002a66:	091b      	lsrs	r3, r3, #4
 8002a68:	b2db      	uxtb	r3, r3
 8002a6a:	461a      	mov	r2, r3
 8002a6c:	0092      	lsls	r2, r2, #2
 8002a6e:	4413      	add	r3, r2
 8002a70:	005b      	lsls	r3, r3, #1
 8002a72:	b2da      	uxtb	r2, r3
 8002a74:	7dbb      	ldrb	r3, [r7, #22]
 8002a76:	f003 030f 	and.w	r3, r3, #15
 8002a7a:	b2db      	uxtb	r3, r3
 8002a7c:	4413      	add	r3, r2
 8002a7e:	b2da      	uxtb	r2, r3
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	701a      	strb	r2, [r3, #0]
}
 8002a84:	bf00      	nop
 8002a86:	3718      	adds	r7, #24
 8002a88:	46bd      	mov	sp, r7
 8002a8a:	bd80      	pop	{r7, pc}
 8002a8c:	200000d4 	.word	0x200000d4

08002a90 <RTC_GetDate>:

void RTC_GetDate(uint8_t *day, uint8_t *month, uint16_t *year) {
 8002a90:	b580      	push	{r7, lr}
 8002a92:	b08a      	sub	sp, #40	; 0x28
 8002a94:	af04      	add	r7, sp, #16
 8002a96:	60f8      	str	r0, [r7, #12]
 8002a98:	60b9      	str	r1, [r7, #8]
 8002a9a:	607a      	str	r2, [r7, #4]
  uint8_t data[3];
  HAL_I2C_Mem_Read(&hi2c1, RTC_ADDRESS, 0x04, 1, data, 3, HAL_MAX_DELAY);
 8002a9c:	f04f 33ff 	mov.w	r3, #4294967295
 8002aa0:	9302      	str	r3, [sp, #8]
 8002aa2:	2303      	movs	r3, #3
 8002aa4:	9301      	str	r3, [sp, #4]
 8002aa6:	f107 0314 	add.w	r3, r7, #20
 8002aaa:	9300      	str	r3, [sp, #0]
 8002aac:	2301      	movs	r3, #1
 8002aae:	2204      	movs	r2, #4
 8002ab0:	21d0      	movs	r1, #208	; 0xd0
 8002ab2:	481e      	ldr	r0, [pc, #120]	; (8002b2c <RTC_GetDate+0x9c>)
 8002ab4:	f001 fab2 	bl	800401c <HAL_I2C_Mem_Read>
  *day     = (data[0] >> 4) * 10 + (data[0] & 0x0F);
 8002ab8:	7d3b      	ldrb	r3, [r7, #20]
 8002aba:	091b      	lsrs	r3, r3, #4
 8002abc:	b2db      	uxtb	r3, r3
 8002abe:	461a      	mov	r2, r3
 8002ac0:	0092      	lsls	r2, r2, #2
 8002ac2:	4413      	add	r3, r2
 8002ac4:	005b      	lsls	r3, r3, #1
 8002ac6:	b2da      	uxtb	r2, r3
 8002ac8:	7d3b      	ldrb	r3, [r7, #20]
 8002aca:	f003 030f 	and.w	r3, r3, #15
 8002ace:	b2db      	uxtb	r3, r3
 8002ad0:	4413      	add	r3, r2
 8002ad2:	b2da      	uxtb	r2, r3
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	701a      	strb	r2, [r3, #0]
  *month   = (data[1] >> 4) * 10 + (data[1] & 0x0F);
 8002ad8:	7d7b      	ldrb	r3, [r7, #21]
 8002ada:	091b      	lsrs	r3, r3, #4
 8002adc:	b2db      	uxtb	r3, r3
 8002ade:	461a      	mov	r2, r3
 8002ae0:	0092      	lsls	r2, r2, #2
 8002ae2:	4413      	add	r3, r2
 8002ae4:	005b      	lsls	r3, r3, #1
 8002ae6:	b2da      	uxtb	r2, r3
 8002ae8:	7d7b      	ldrb	r3, [r7, #21]
 8002aea:	f003 030f 	and.w	r3, r3, #15
 8002aee:	b2db      	uxtb	r3, r3
 8002af0:	4413      	add	r3, r2
 8002af2:	b2da      	uxtb	r2, r3
 8002af4:	68bb      	ldr	r3, [r7, #8]
 8002af6:	701a      	strb	r2, [r3, #0]
  *year    = 2000 + (data[2] >> 4) * 10 + (data[2] & 0x0F);
 8002af8:	7dbb      	ldrb	r3, [r7, #22]
 8002afa:	091b      	lsrs	r3, r3, #4
 8002afc:	b2db      	uxtb	r3, r3
 8002afe:	b29b      	uxth	r3, r3
 8002b00:	461a      	mov	r2, r3
 8002b02:	0092      	lsls	r2, r2, #2
 8002b04:	4413      	add	r3, r2
 8002b06:	005b      	lsls	r3, r3, #1
 8002b08:	b29a      	uxth	r2, r3
 8002b0a:	7dbb      	ldrb	r3, [r7, #22]
 8002b0c:	b29b      	uxth	r3, r3
 8002b0e:	f003 030f 	and.w	r3, r3, #15
 8002b12:	b29b      	uxth	r3, r3
 8002b14:	4413      	add	r3, r2
 8002b16:	b29b      	uxth	r3, r3
 8002b18:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 8002b1c:	b29a      	uxth	r2, r3
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	801a      	strh	r2, [r3, #0]
}
 8002b22:	bf00      	nop
 8002b24:	3718      	adds	r7, #24
 8002b26:	46bd      	mov	sp, r7
 8002b28:	bd80      	pop	{r7, pc}
 8002b2a:	bf00      	nop
 8002b2c:	200000d4 	.word	0x200000d4

08002b30 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002b30:	b580      	push	{r7, lr}
 8002b32:	b082      	sub	sp, #8
 8002b34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b36:	2300      	movs	r3, #0
 8002b38:	607b      	str	r3, [r7, #4]
 8002b3a:	4b10      	ldr	r3, [pc, #64]	; (8002b7c <HAL_MspInit+0x4c>)
 8002b3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b3e:	4a0f      	ldr	r2, [pc, #60]	; (8002b7c <HAL_MspInit+0x4c>)
 8002b40:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002b44:	6453      	str	r3, [r2, #68]	; 0x44
 8002b46:	4b0d      	ldr	r3, [pc, #52]	; (8002b7c <HAL_MspInit+0x4c>)
 8002b48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b4a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002b4e:	607b      	str	r3, [r7, #4]
 8002b50:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002b52:	2300      	movs	r3, #0
 8002b54:	603b      	str	r3, [r7, #0]
 8002b56:	4b09      	ldr	r3, [pc, #36]	; (8002b7c <HAL_MspInit+0x4c>)
 8002b58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b5a:	4a08      	ldr	r2, [pc, #32]	; (8002b7c <HAL_MspInit+0x4c>)
 8002b5c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002b60:	6413      	str	r3, [r2, #64]	; 0x40
 8002b62:	4b06      	ldr	r3, [pc, #24]	; (8002b7c <HAL_MspInit+0x4c>)
 8002b64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b66:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b6a:	603b      	str	r3, [r7, #0]
 8002b6c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8002b6e:	2007      	movs	r0, #7
 8002b70:	f000 ff14 	bl	800399c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002b74:	bf00      	nop
 8002b76:	3708      	adds	r7, #8
 8002b78:	46bd      	mov	sp, r7
 8002b7a:	bd80      	pop	{r7, pc}
 8002b7c:	40023800 	.word	0x40023800

08002b80 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002b80:	b480      	push	{r7}
 8002b82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002b84:	e7fe      	b.n	8002b84 <NMI_Handler+0x4>

08002b86 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002b86:	b480      	push	{r7}
 8002b88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002b8a:	e7fe      	b.n	8002b8a <HardFault_Handler+0x4>

08002b8c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002b8c:	b480      	push	{r7}
 8002b8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002b90:	e7fe      	b.n	8002b90 <MemManage_Handler+0x4>

08002b92 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002b92:	b480      	push	{r7}
 8002b94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002b96:	e7fe      	b.n	8002b96 <BusFault_Handler+0x4>

08002b98 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002b98:	b480      	push	{r7}
 8002b9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002b9c:	e7fe      	b.n	8002b9c <UsageFault_Handler+0x4>

08002b9e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002b9e:	b480      	push	{r7}
 8002ba0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002ba2:	bf00      	nop
 8002ba4:	46bd      	mov	sp, r7
 8002ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002baa:	4770      	bx	lr

08002bac <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002bac:	b480      	push	{r7}
 8002bae:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002bb0:	bf00      	nop
 8002bb2:	46bd      	mov	sp, r7
 8002bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb8:	4770      	bx	lr

08002bba <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002bba:	b480      	push	{r7}
 8002bbc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002bbe:	bf00      	nop
 8002bc0:	46bd      	mov	sp, r7
 8002bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc6:	4770      	bx	lr

08002bc8 <SysTick_Handler>:
//        Error_Handler();  // Call error handler or add your error handling code here
//    }
//}

void SysTick_Handler(void)
{
 8002bc8:	b580      	push	{r7, lr}
 8002bca:	af00      	add	r7, sp, #0
    HAL_IncTick();
 8002bcc:	f000 f9e0 	bl	8002f90 <HAL_IncTick>
    timer_ms++; // Increment the timer variable
 8002bd0:	4b03      	ldr	r3, [pc, #12]	; (8002be0 <SysTick_Handler+0x18>)
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	3301      	adds	r3, #1
 8002bd6:	4a02      	ldr	r2, [pc, #8]	; (8002be0 <SysTick_Handler+0x18>)
 8002bd8:	6013      	str	r3, [r2, #0]
}
 8002bda:	bf00      	nop
 8002bdc:	bd80      	pop	{r7, pc}
 8002bde:	bf00      	nop
 8002be0:	200001d4 	.word	0x200001d4

08002be4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002be4:	b580      	push	{r7, lr}
 8002be6:	b086      	sub	sp, #24
 8002be8:	af00      	add	r7, sp, #0
 8002bea:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002bec:	4a14      	ldr	r2, [pc, #80]	; (8002c40 <_sbrk+0x5c>)
 8002bee:	4b15      	ldr	r3, [pc, #84]	; (8002c44 <_sbrk+0x60>)
 8002bf0:	1ad3      	subs	r3, r2, r3
 8002bf2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002bf4:	697b      	ldr	r3, [r7, #20]
 8002bf6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002bf8:	4b13      	ldr	r3, [pc, #76]	; (8002c48 <_sbrk+0x64>)
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d102      	bne.n	8002c06 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002c00:	4b11      	ldr	r3, [pc, #68]	; (8002c48 <_sbrk+0x64>)
 8002c02:	4a12      	ldr	r2, [pc, #72]	; (8002c4c <_sbrk+0x68>)
 8002c04:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002c06:	4b10      	ldr	r3, [pc, #64]	; (8002c48 <_sbrk+0x64>)
 8002c08:	681a      	ldr	r2, [r3, #0]
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	4413      	add	r3, r2
 8002c0e:	693a      	ldr	r2, [r7, #16]
 8002c10:	429a      	cmp	r2, r3
 8002c12:	d207      	bcs.n	8002c24 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002c14:	f003 fbf8 	bl	8006408 <__errno>
 8002c18:	4603      	mov	r3, r0
 8002c1a:	220c      	movs	r2, #12
 8002c1c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002c1e:	f04f 33ff 	mov.w	r3, #4294967295
 8002c22:	e009      	b.n	8002c38 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002c24:	4b08      	ldr	r3, [pc, #32]	; (8002c48 <_sbrk+0x64>)
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002c2a:	4b07      	ldr	r3, [pc, #28]	; (8002c48 <_sbrk+0x64>)
 8002c2c:	681a      	ldr	r2, [r3, #0]
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	4413      	add	r3, r2
 8002c32:	4a05      	ldr	r2, [pc, #20]	; (8002c48 <_sbrk+0x64>)
 8002c34:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002c36:	68fb      	ldr	r3, [r7, #12]
}
 8002c38:	4618      	mov	r0, r3
 8002c3a:	3718      	adds	r7, #24
 8002c3c:	46bd      	mov	sp, r7
 8002c3e:	bd80      	pop	{r7, pc}
 8002c40:	20020000 	.word	0x20020000
 8002c44:	00000400 	.word	0x00000400
 8002c48:	200002fc 	.word	0x200002fc
 8002c4c:	20000528 	.word	0x20000528

08002c50 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002c50:	b480      	push	{r7}
 8002c52:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002c54:	4b06      	ldr	r3, [pc, #24]	; (8002c70 <SystemInit+0x20>)
 8002c56:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c5a:	4a05      	ldr	r2, [pc, #20]	; (8002c70 <SystemInit+0x20>)
 8002c5c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002c60:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002c64:	bf00      	nop
 8002c66:	46bd      	mov	sp, r7
 8002c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c6c:	4770      	bx	lr
 8002c6e:	bf00      	nop
 8002c70:	e000ed00 	.word	0xe000ed00

08002c74 <Timer_Init>:
#include "timer.h"

TIM_HandleTypeDef htim2; // Replace with your timer handler

void Timer_Init(void) {
 8002c74:	b580      	push	{r7, lr}
 8002c76:	af00      	add	r7, sp, #0
    // Initialize TIM2
    htim2.Instance = TIM2;
 8002c78:	4b0d      	ldr	r3, [pc, #52]	; (8002cb0 <Timer_Init+0x3c>)
 8002c7a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002c7e:	601a      	str	r2, [r3, #0]
    htim2.Init.Prescaler = (uint32_t)(SystemCoreClock / 1000) - 1; // Timer ticks every 1ms
 8002c80:	4b0c      	ldr	r3, [pc, #48]	; (8002cb4 <Timer_Init+0x40>)
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	4a0c      	ldr	r2, [pc, #48]	; (8002cb8 <Timer_Init+0x44>)
 8002c86:	fba2 2303 	umull	r2, r3, r2, r3
 8002c8a:	099b      	lsrs	r3, r3, #6
 8002c8c:	3b01      	subs	r3, #1
 8002c8e:	4a08      	ldr	r2, [pc, #32]	; (8002cb0 <Timer_Init+0x3c>)
 8002c90:	6053      	str	r3, [r2, #4]
    htim2.Init.Period = 300; // Interrupt every 300ms
 8002c92:	4b07      	ldr	r3, [pc, #28]	; (8002cb0 <Timer_Init+0x3c>)
 8002c94:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002c98:	60da      	str	r2, [r3, #12]
    htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002c9a:	4b05      	ldr	r3, [pc, #20]	; (8002cb0 <Timer_Init+0x3c>)
 8002c9c:	2200      	movs	r2, #0
 8002c9e:	609a      	str	r2, [r3, #8]
    htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002ca0:	4b03      	ldr	r3, [pc, #12]	; (8002cb0 <Timer_Init+0x3c>)
 8002ca2:	2200      	movs	r2, #0
 8002ca4:	611a      	str	r2, [r3, #16]
    HAL_TIM_Base_Init(&htim2);
 8002ca6:	4802      	ldr	r0, [pc, #8]	; (8002cb0 <Timer_Init+0x3c>)
 8002ca8:	f002 fca8 	bl	80055fc <HAL_TIM_Base_Init>
}
 8002cac:	bf00      	nop
 8002cae:	bd80      	pop	{r7, pc}
 8002cb0:	20000300 	.word	0x20000300
 8002cb4:	20000000 	.word	0x20000000
 8002cb8:	10624dd3 	.word	0x10624dd3

08002cbc <Timer_Start>:

void Timer_Start(void) {
 8002cbc:	b580      	push	{r7, lr}
 8002cbe:	af00      	add	r7, sp, #0
    HAL_TIM_Base_Start_IT(&htim2); // Start timer with interrupt
 8002cc0:	4802      	ldr	r0, [pc, #8]	; (8002ccc <Timer_Start+0x10>)
 8002cc2:	f002 fcf5 	bl	80056b0 <HAL_TIM_Base_Start_IT>
}
 8002cc6:	bf00      	nop
 8002cc8:	bd80      	pop	{r7, pc}
 8002cca:	bf00      	nop
 8002ccc:	20000300 	.word	0x20000300

08002cd0 <Timer_Stop>:

void Timer_Stop(void) {
 8002cd0:	b580      	push	{r7, lr}
 8002cd2:	af00      	add	r7, sp, #0
    HAL_TIM_Base_Stop_IT(&htim2); // Stop timer and interrupt
 8002cd4:	4802      	ldr	r0, [pc, #8]	; (8002ce0 <Timer_Stop+0x10>)
 8002cd6:	f002 fd5b 	bl	8005790 <HAL_TIM_Base_Stop_IT>
}
 8002cda:	bf00      	nop
 8002cdc:	bd80      	pop	{r7, pc}
 8002cde:	bf00      	nop
 8002ce0:	20000300 	.word	0x20000300

08002ce4 <TIM2_IRQHandler>:

// TIM2 interrupt handler
void TIM2_IRQHandler(void) {
 8002ce4:	b580      	push	{r7, lr}
 8002ce6:	af00      	add	r7, sp, #0
    HAL_TIM_IRQHandler(&htim2);
 8002ce8:	4802      	ldr	r0, [pc, #8]	; (8002cf4 <TIM2_IRQHandler+0x10>)
 8002cea:	f002 fd80 	bl	80057ee <HAL_TIM_IRQHandler>
}
 8002cee:	bf00      	nop
 8002cf0:	bd80      	pop	{r7, pc}
 8002cf2:	bf00      	nop
 8002cf4:	20000300 	.word	0x20000300

08002cf8 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart2;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002cf8:	b580      	push	{r7, lr}
 8002cfa:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002cfc:	4b11      	ldr	r3, [pc, #68]	; (8002d44 <MX_USART1_UART_Init+0x4c>)
 8002cfe:	4a12      	ldr	r2, [pc, #72]	; (8002d48 <MX_USART1_UART_Init+0x50>)
 8002d00:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002d02:	4b10      	ldr	r3, [pc, #64]	; (8002d44 <MX_USART1_UART_Init+0x4c>)
 8002d04:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002d08:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002d0a:	4b0e      	ldr	r3, [pc, #56]	; (8002d44 <MX_USART1_UART_Init+0x4c>)
 8002d0c:	2200      	movs	r2, #0
 8002d0e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002d10:	4b0c      	ldr	r3, [pc, #48]	; (8002d44 <MX_USART1_UART_Init+0x4c>)
 8002d12:	2200      	movs	r2, #0
 8002d14:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002d16:	4b0b      	ldr	r3, [pc, #44]	; (8002d44 <MX_USART1_UART_Init+0x4c>)
 8002d18:	2200      	movs	r2, #0
 8002d1a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002d1c:	4b09      	ldr	r3, [pc, #36]	; (8002d44 <MX_USART1_UART_Init+0x4c>)
 8002d1e:	220c      	movs	r2, #12
 8002d20:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002d22:	4b08      	ldr	r3, [pc, #32]	; (8002d44 <MX_USART1_UART_Init+0x4c>)
 8002d24:	2200      	movs	r2, #0
 8002d26:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002d28:	4b06      	ldr	r3, [pc, #24]	; (8002d44 <MX_USART1_UART_Init+0x4c>)
 8002d2a:	2200      	movs	r2, #0
 8002d2c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002d2e:	4805      	ldr	r0, [pc, #20]	; (8002d44 <MX_USART1_UART_Init+0x4c>)
 8002d30:	f002 ff36 	bl	8005ba0 <HAL_UART_Init>
 8002d34:	4603      	mov	r3, r0
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d001      	beq.n	8002d3e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002d3a:	f7ff fccb 	bl	80026d4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002d3e:	bf00      	nop
 8002d40:	bd80      	pop	{r7, pc}
 8002d42:	bf00      	nop
 8002d44:	20000348 	.word	0x20000348
 8002d48:	40011000 	.word	0x40011000

08002d4c <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002d4c:	b580      	push	{r7, lr}
 8002d4e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002d50:	4b11      	ldr	r3, [pc, #68]	; (8002d98 <MX_USART2_UART_Init+0x4c>)
 8002d52:	4a12      	ldr	r2, [pc, #72]	; (8002d9c <MX_USART2_UART_Init+0x50>)
 8002d54:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002d56:	4b10      	ldr	r3, [pc, #64]	; (8002d98 <MX_USART2_UART_Init+0x4c>)
 8002d58:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002d5c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002d5e:	4b0e      	ldr	r3, [pc, #56]	; (8002d98 <MX_USART2_UART_Init+0x4c>)
 8002d60:	2200      	movs	r2, #0
 8002d62:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002d64:	4b0c      	ldr	r3, [pc, #48]	; (8002d98 <MX_USART2_UART_Init+0x4c>)
 8002d66:	2200      	movs	r2, #0
 8002d68:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002d6a:	4b0b      	ldr	r3, [pc, #44]	; (8002d98 <MX_USART2_UART_Init+0x4c>)
 8002d6c:	2200      	movs	r2, #0
 8002d6e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002d70:	4b09      	ldr	r3, [pc, #36]	; (8002d98 <MX_USART2_UART_Init+0x4c>)
 8002d72:	220c      	movs	r2, #12
 8002d74:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002d76:	4b08      	ldr	r3, [pc, #32]	; (8002d98 <MX_USART2_UART_Init+0x4c>)
 8002d78:	2200      	movs	r2, #0
 8002d7a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002d7c:	4b06      	ldr	r3, [pc, #24]	; (8002d98 <MX_USART2_UART_Init+0x4c>)
 8002d7e:	2200      	movs	r2, #0
 8002d80:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002d82:	4805      	ldr	r0, [pc, #20]	; (8002d98 <MX_USART2_UART_Init+0x4c>)
 8002d84:	f002 ff0c 	bl	8005ba0 <HAL_UART_Init>
 8002d88:	4603      	mov	r3, r0
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d001      	beq.n	8002d92 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002d8e:	f7ff fca1 	bl	80026d4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002d92:	bf00      	nop
 8002d94:	bd80      	pop	{r7, pc}
 8002d96:	bf00      	nop
 8002d98:	20000390 	.word	0x20000390
 8002d9c:	40004400 	.word	0x40004400

08002da0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002da0:	b580      	push	{r7, lr}
 8002da2:	b08c      	sub	sp, #48	; 0x30
 8002da4:	af00      	add	r7, sp, #0
 8002da6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002da8:	f107 031c 	add.w	r3, r7, #28
 8002dac:	2200      	movs	r2, #0
 8002dae:	601a      	str	r2, [r3, #0]
 8002db0:	605a      	str	r2, [r3, #4]
 8002db2:	609a      	str	r2, [r3, #8]
 8002db4:	60da      	str	r2, [r3, #12]
 8002db6:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	4a32      	ldr	r2, [pc, #200]	; (8002e88 <HAL_UART_MspInit+0xe8>)
 8002dbe:	4293      	cmp	r3, r2
 8002dc0:	d12d      	bne.n	8002e1e <HAL_UART_MspInit+0x7e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002dc2:	2300      	movs	r3, #0
 8002dc4:	61bb      	str	r3, [r7, #24]
 8002dc6:	4b31      	ldr	r3, [pc, #196]	; (8002e8c <HAL_UART_MspInit+0xec>)
 8002dc8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002dca:	4a30      	ldr	r2, [pc, #192]	; (8002e8c <HAL_UART_MspInit+0xec>)
 8002dcc:	f043 0310 	orr.w	r3, r3, #16
 8002dd0:	6453      	str	r3, [r2, #68]	; 0x44
 8002dd2:	4b2e      	ldr	r3, [pc, #184]	; (8002e8c <HAL_UART_MspInit+0xec>)
 8002dd4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002dd6:	f003 0310 	and.w	r3, r3, #16
 8002dda:	61bb      	str	r3, [r7, #24]
 8002ddc:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002dde:	2300      	movs	r3, #0
 8002de0:	617b      	str	r3, [r7, #20]
 8002de2:	4b2a      	ldr	r3, [pc, #168]	; (8002e8c <HAL_UART_MspInit+0xec>)
 8002de4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002de6:	4a29      	ldr	r2, [pc, #164]	; (8002e8c <HAL_UART_MspInit+0xec>)
 8002de8:	f043 0301 	orr.w	r3, r3, #1
 8002dec:	6313      	str	r3, [r2, #48]	; 0x30
 8002dee:	4b27      	ldr	r3, [pc, #156]	; (8002e8c <HAL_UART_MspInit+0xec>)
 8002df0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002df2:	f003 0301 	and.w	r3, r3, #1
 8002df6:	617b      	str	r3, [r7, #20]
 8002df8:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = ESP_TX_Pin|ESP_RX_Pin;
 8002dfa:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002dfe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e00:	2302      	movs	r3, #2
 8002e02:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e04:	2300      	movs	r3, #0
 8002e06:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e08:	2303      	movs	r3, #3
 8002e0a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002e0c:	2307      	movs	r3, #7
 8002e0e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e10:	f107 031c 	add.w	r3, r7, #28
 8002e14:	4619      	mov	r1, r3
 8002e16:	481e      	ldr	r0, [pc, #120]	; (8002e90 <HAL_UART_MspInit+0xf0>)
 8002e18:	f000 fdf4 	bl	8003a04 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8002e1c:	e030      	b.n	8002e80 <HAL_UART_MspInit+0xe0>
  else if(uartHandle->Instance==USART2)
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	4a1c      	ldr	r2, [pc, #112]	; (8002e94 <HAL_UART_MspInit+0xf4>)
 8002e24:	4293      	cmp	r3, r2
 8002e26:	d12b      	bne.n	8002e80 <HAL_UART_MspInit+0xe0>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002e28:	2300      	movs	r3, #0
 8002e2a:	613b      	str	r3, [r7, #16]
 8002e2c:	4b17      	ldr	r3, [pc, #92]	; (8002e8c <HAL_UART_MspInit+0xec>)
 8002e2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e30:	4a16      	ldr	r2, [pc, #88]	; (8002e8c <HAL_UART_MspInit+0xec>)
 8002e32:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002e36:	6413      	str	r3, [r2, #64]	; 0x40
 8002e38:	4b14      	ldr	r3, [pc, #80]	; (8002e8c <HAL_UART_MspInit+0xec>)
 8002e3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e3c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e40:	613b      	str	r3, [r7, #16]
 8002e42:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e44:	2300      	movs	r3, #0
 8002e46:	60fb      	str	r3, [r7, #12]
 8002e48:	4b10      	ldr	r3, [pc, #64]	; (8002e8c <HAL_UART_MspInit+0xec>)
 8002e4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e4c:	4a0f      	ldr	r2, [pc, #60]	; (8002e8c <HAL_UART_MspInit+0xec>)
 8002e4e:	f043 0301 	orr.w	r3, r3, #1
 8002e52:	6313      	str	r3, [r2, #48]	; 0x30
 8002e54:	4b0d      	ldr	r3, [pc, #52]	; (8002e8c <HAL_UART_MspInit+0xec>)
 8002e56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e58:	f003 0301 	and.w	r3, r3, #1
 8002e5c:	60fb      	str	r3, [r7, #12]
 8002e5e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002e60:	230c      	movs	r3, #12
 8002e62:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e64:	2302      	movs	r3, #2
 8002e66:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e68:	2300      	movs	r3, #0
 8002e6a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e6c:	2303      	movs	r3, #3
 8002e6e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002e70:	2307      	movs	r3, #7
 8002e72:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e74:	f107 031c 	add.w	r3, r7, #28
 8002e78:	4619      	mov	r1, r3
 8002e7a:	4805      	ldr	r0, [pc, #20]	; (8002e90 <HAL_UART_MspInit+0xf0>)
 8002e7c:	f000 fdc2 	bl	8003a04 <HAL_GPIO_Init>
}
 8002e80:	bf00      	nop
 8002e82:	3730      	adds	r7, #48	; 0x30
 8002e84:	46bd      	mov	sp, r7
 8002e86:	bd80      	pop	{r7, pc}
 8002e88:	40011000 	.word	0x40011000
 8002e8c:	40023800 	.word	0x40023800
 8002e90:	40020000 	.word	0x40020000
 8002e94:	40004400 	.word	0x40004400

08002e98 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002e98:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002ed0 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002e9c:	f7ff fed8 	bl	8002c50 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002ea0:	480c      	ldr	r0, [pc, #48]	; (8002ed4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002ea2:	490d      	ldr	r1, [pc, #52]	; (8002ed8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002ea4:	4a0d      	ldr	r2, [pc, #52]	; (8002edc <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002ea6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002ea8:	e002      	b.n	8002eb0 <LoopCopyDataInit>

08002eaa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002eaa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002eac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002eae:	3304      	adds	r3, #4

08002eb0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002eb0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002eb2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002eb4:	d3f9      	bcc.n	8002eaa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002eb6:	4a0a      	ldr	r2, [pc, #40]	; (8002ee0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002eb8:	4c0a      	ldr	r4, [pc, #40]	; (8002ee4 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002eba:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002ebc:	e001      	b.n	8002ec2 <LoopFillZerobss>

08002ebe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002ebe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002ec0:	3204      	adds	r2, #4

08002ec2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002ec2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002ec4:	d3fb      	bcc.n	8002ebe <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8002ec6:	f003 faa5 	bl	8006414 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002eca:	f7fe fac7 	bl	800145c <main>
  bx  lr    
 8002ece:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002ed0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002ed4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002ed8:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8002edc:	08008200 	.word	0x08008200
  ldr r2, =_sbss
 8002ee0:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8002ee4:	20000524 	.word	0x20000524

08002ee8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002ee8:	e7fe      	b.n	8002ee8 <ADC_IRQHandler>
	...

08002eec <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002eec:	b580      	push	{r7, lr}
 8002eee:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002ef0:	4b0e      	ldr	r3, [pc, #56]	; (8002f2c <HAL_Init+0x40>)
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	4a0d      	ldr	r2, [pc, #52]	; (8002f2c <HAL_Init+0x40>)
 8002ef6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002efa:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002efc:	4b0b      	ldr	r3, [pc, #44]	; (8002f2c <HAL_Init+0x40>)
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	4a0a      	ldr	r2, [pc, #40]	; (8002f2c <HAL_Init+0x40>)
 8002f02:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002f06:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002f08:	4b08      	ldr	r3, [pc, #32]	; (8002f2c <HAL_Init+0x40>)
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	4a07      	ldr	r2, [pc, #28]	; (8002f2c <HAL_Init+0x40>)
 8002f0e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f12:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002f14:	2003      	movs	r0, #3
 8002f16:	f000 fd41 	bl	800399c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002f1a:	2000      	movs	r0, #0
 8002f1c:	f000 f808 	bl	8002f30 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002f20:	f7ff fe06 	bl	8002b30 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002f24:	2300      	movs	r3, #0
}
 8002f26:	4618      	mov	r0, r3
 8002f28:	bd80      	pop	{r7, pc}
 8002f2a:	bf00      	nop
 8002f2c:	40023c00 	.word	0x40023c00

08002f30 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002f30:	b580      	push	{r7, lr}
 8002f32:	b082      	sub	sp, #8
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002f38:	4b12      	ldr	r3, [pc, #72]	; (8002f84 <HAL_InitTick+0x54>)
 8002f3a:	681a      	ldr	r2, [r3, #0]
 8002f3c:	4b12      	ldr	r3, [pc, #72]	; (8002f88 <HAL_InitTick+0x58>)
 8002f3e:	781b      	ldrb	r3, [r3, #0]
 8002f40:	4619      	mov	r1, r3
 8002f42:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002f46:	fbb3 f3f1 	udiv	r3, r3, r1
 8002f4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f4e:	4618      	mov	r0, r3
 8002f50:	f000 fd4b 	bl	80039ea <HAL_SYSTICK_Config>
 8002f54:	4603      	mov	r3, r0
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d001      	beq.n	8002f5e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002f5a:	2301      	movs	r3, #1
 8002f5c:	e00e      	b.n	8002f7c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	2b0f      	cmp	r3, #15
 8002f62:	d80a      	bhi.n	8002f7a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002f64:	2200      	movs	r2, #0
 8002f66:	6879      	ldr	r1, [r7, #4]
 8002f68:	f04f 30ff 	mov.w	r0, #4294967295
 8002f6c:	f000 fd21 	bl	80039b2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002f70:	4a06      	ldr	r2, [pc, #24]	; (8002f8c <HAL_InitTick+0x5c>)
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002f76:	2300      	movs	r3, #0
 8002f78:	e000      	b.n	8002f7c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002f7a:	2301      	movs	r3, #1
}
 8002f7c:	4618      	mov	r0, r3
 8002f7e:	3708      	adds	r7, #8
 8002f80:	46bd      	mov	sp, r7
 8002f82:	bd80      	pop	{r7, pc}
 8002f84:	20000000 	.word	0x20000000
 8002f88:	20000008 	.word	0x20000008
 8002f8c:	20000004 	.word	0x20000004

08002f90 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002f90:	b480      	push	{r7}
 8002f92:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002f94:	4b06      	ldr	r3, [pc, #24]	; (8002fb0 <HAL_IncTick+0x20>)
 8002f96:	781b      	ldrb	r3, [r3, #0]
 8002f98:	461a      	mov	r2, r3
 8002f9a:	4b06      	ldr	r3, [pc, #24]	; (8002fb4 <HAL_IncTick+0x24>)
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	4413      	add	r3, r2
 8002fa0:	4a04      	ldr	r2, [pc, #16]	; (8002fb4 <HAL_IncTick+0x24>)
 8002fa2:	6013      	str	r3, [r2, #0]
}
 8002fa4:	bf00      	nop
 8002fa6:	46bd      	mov	sp, r7
 8002fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fac:	4770      	bx	lr
 8002fae:	bf00      	nop
 8002fb0:	20000008 	.word	0x20000008
 8002fb4:	200003d8 	.word	0x200003d8

08002fb8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002fb8:	b480      	push	{r7}
 8002fba:	af00      	add	r7, sp, #0
  return uwTick;
 8002fbc:	4b03      	ldr	r3, [pc, #12]	; (8002fcc <HAL_GetTick+0x14>)
 8002fbe:	681b      	ldr	r3, [r3, #0]
}
 8002fc0:	4618      	mov	r0, r3
 8002fc2:	46bd      	mov	sp, r7
 8002fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc8:	4770      	bx	lr
 8002fca:	bf00      	nop
 8002fcc:	200003d8 	.word	0x200003d8

08002fd0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002fd0:	b580      	push	{r7, lr}
 8002fd2:	b084      	sub	sp, #16
 8002fd4:	af00      	add	r7, sp, #0
 8002fd6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002fd8:	f7ff ffee 	bl	8002fb8 <HAL_GetTick>
 8002fdc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002fe8:	d005      	beq.n	8002ff6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002fea:	4b0a      	ldr	r3, [pc, #40]	; (8003014 <HAL_Delay+0x44>)
 8002fec:	781b      	ldrb	r3, [r3, #0]
 8002fee:	461a      	mov	r2, r3
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	4413      	add	r3, r2
 8002ff4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002ff6:	bf00      	nop
 8002ff8:	f7ff ffde 	bl	8002fb8 <HAL_GetTick>
 8002ffc:	4602      	mov	r2, r0
 8002ffe:	68bb      	ldr	r3, [r7, #8]
 8003000:	1ad3      	subs	r3, r2, r3
 8003002:	68fa      	ldr	r2, [r7, #12]
 8003004:	429a      	cmp	r2, r3
 8003006:	d8f7      	bhi.n	8002ff8 <HAL_Delay+0x28>
  {
  }
}
 8003008:	bf00      	nop
 800300a:	bf00      	nop
 800300c:	3710      	adds	r7, #16
 800300e:	46bd      	mov	sp, r7
 8003010:	bd80      	pop	{r7, pc}
 8003012:	bf00      	nop
 8003014:	20000008 	.word	0x20000008

08003018 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003018:	b580      	push	{r7, lr}
 800301a:	b084      	sub	sp, #16
 800301c:	af00      	add	r7, sp, #0
 800301e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003020:	2300      	movs	r3, #0
 8003022:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	2b00      	cmp	r3, #0
 8003028:	d101      	bne.n	800302e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800302a:	2301      	movs	r3, #1
 800302c:	e033      	b.n	8003096 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003032:	2b00      	cmp	r3, #0
 8003034:	d109      	bne.n	800304a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003036:	6878      	ldr	r0, [r7, #4]
 8003038:	f7fd ffa8 	bl	8000f8c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	2200      	movs	r2, #0
 8003040:	645a      	str	r2, [r3, #68]	; 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	2200      	movs	r2, #0
 8003046:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800304e:	f003 0310 	and.w	r3, r3, #16
 8003052:	2b00      	cmp	r3, #0
 8003054:	d118      	bne.n	8003088 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800305a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800305e:	f023 0302 	bic.w	r3, r3, #2
 8003062:	f043 0202 	orr.w	r2, r3, #2
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 800306a:	6878      	ldr	r0, [r7, #4]
 800306c:	f000 fae8 	bl	8003640 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	2200      	movs	r2, #0
 8003074:	645a      	str	r2, [r3, #68]	; 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800307a:	f023 0303 	bic.w	r3, r3, #3
 800307e:	f043 0201 	orr.w	r2, r3, #1
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	641a      	str	r2, [r3, #64]	; 0x40
 8003086:	e001      	b.n	800308c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003088:	2301      	movs	r3, #1
 800308a:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	2200      	movs	r2, #0
 8003090:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003094:	7bfb      	ldrb	r3, [r7, #15]
}
 8003096:	4618      	mov	r0, r3
 8003098:	3710      	adds	r7, #16
 800309a:	46bd      	mov	sp, r7
 800309c:	bd80      	pop	{r7, pc}
	...

080030a0 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80030a0:	b480      	push	{r7}
 80030a2:	b085      	sub	sp, #20
 80030a4:	af00      	add	r7, sp, #0
 80030a6:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 80030a8:	2300      	movs	r3, #0
 80030aa:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80030b2:	2b01      	cmp	r3, #1
 80030b4:	d101      	bne.n	80030ba <HAL_ADC_Start+0x1a>
 80030b6:	2302      	movs	r3, #2
 80030b8:	e0b2      	b.n	8003220 <HAL_ADC_Start+0x180>
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	2201      	movs	r2, #1
 80030be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	689b      	ldr	r3, [r3, #8]
 80030c8:	f003 0301 	and.w	r3, r3, #1
 80030cc:	2b01      	cmp	r3, #1
 80030ce:	d018      	beq.n	8003102 <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	689a      	ldr	r2, [r3, #8]
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	f042 0201 	orr.w	r2, r2, #1
 80030de:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80030e0:	4b52      	ldr	r3, [pc, #328]	; (800322c <HAL_ADC_Start+0x18c>)
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	4a52      	ldr	r2, [pc, #328]	; (8003230 <HAL_ADC_Start+0x190>)
 80030e6:	fba2 2303 	umull	r2, r3, r2, r3
 80030ea:	0c9a      	lsrs	r2, r3, #18
 80030ec:	4613      	mov	r3, r2
 80030ee:	005b      	lsls	r3, r3, #1
 80030f0:	4413      	add	r3, r2
 80030f2:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 80030f4:	e002      	b.n	80030fc <HAL_ADC_Start+0x5c>
    {
      counter--;
 80030f6:	68bb      	ldr	r3, [r7, #8]
 80030f8:	3b01      	subs	r3, #1
 80030fa:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 80030fc:	68bb      	ldr	r3, [r7, #8]
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d1f9      	bne.n	80030f6 <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	689b      	ldr	r3, [r3, #8]
 8003108:	f003 0301 	and.w	r3, r3, #1
 800310c:	2b01      	cmp	r3, #1
 800310e:	d17a      	bne.n	8003206 <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003114:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8003118:	f023 0301 	bic.w	r3, r3, #1
 800311c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	685b      	ldr	r3, [r3, #4]
 800312a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800312e:	2b00      	cmp	r3, #0
 8003130:	d007      	beq.n	8003142 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003136:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800313a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003146:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800314a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800314e:	d106      	bne.n	800315e <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003154:	f023 0206 	bic.w	r2, r3, #6
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	645a      	str	r2, [r3, #68]	; 0x44
 800315c:	e002      	b.n	8003164 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	2200      	movs	r2, #0
 8003162:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	2200      	movs	r2, #0
 8003168:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800316c:	4b31      	ldr	r3, [pc, #196]	; (8003234 <HAL_ADC_Start+0x194>)
 800316e:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8003178:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	685b      	ldr	r3, [r3, #4]
 800317e:	f003 031f 	and.w	r3, r3, #31
 8003182:	2b00      	cmp	r3, #0
 8003184:	d12a      	bne.n	80031dc <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	4a2b      	ldr	r2, [pc, #172]	; (8003238 <HAL_ADC_Start+0x198>)
 800318c:	4293      	cmp	r3, r2
 800318e:	d015      	beq.n	80031bc <HAL_ADC_Start+0x11c>
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	4a29      	ldr	r2, [pc, #164]	; (800323c <HAL_ADC_Start+0x19c>)
 8003196:	4293      	cmp	r3, r2
 8003198:	d105      	bne.n	80031a6 <HAL_ADC_Start+0x106>
 800319a:	4b26      	ldr	r3, [pc, #152]	; (8003234 <HAL_ADC_Start+0x194>)
 800319c:	685b      	ldr	r3, [r3, #4]
 800319e:	f003 031f 	and.w	r3, r3, #31
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d00a      	beq.n	80031bc <HAL_ADC_Start+0x11c>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	4a25      	ldr	r2, [pc, #148]	; (8003240 <HAL_ADC_Start+0x1a0>)
 80031ac:	4293      	cmp	r3, r2
 80031ae:	d136      	bne.n	800321e <HAL_ADC_Start+0x17e>
 80031b0:	4b20      	ldr	r3, [pc, #128]	; (8003234 <HAL_ADC_Start+0x194>)
 80031b2:	685b      	ldr	r3, [r3, #4]
 80031b4:	f003 0310 	and.w	r3, r3, #16
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d130      	bne.n	800321e <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	689b      	ldr	r3, [r3, #8]
 80031c2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d129      	bne.n	800321e <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	689a      	ldr	r2, [r3, #8]
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80031d8:	609a      	str	r2, [r3, #8]
 80031da:	e020      	b.n	800321e <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	4a15      	ldr	r2, [pc, #84]	; (8003238 <HAL_ADC_Start+0x198>)
 80031e2:	4293      	cmp	r3, r2
 80031e4:	d11b      	bne.n	800321e <HAL_ADC_Start+0x17e>
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	689b      	ldr	r3, [r3, #8]
 80031ec:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d114      	bne.n	800321e <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	689a      	ldr	r2, [r3, #8]
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003202:	609a      	str	r2, [r3, #8]
 8003204:	e00b      	b.n	800321e <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800320a:	f043 0210 	orr.w	r2, r3, #16
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003216:	f043 0201 	orr.w	r2, r3, #1
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Return function status */
  return HAL_OK;
 800321e:	2300      	movs	r3, #0
}
 8003220:	4618      	mov	r0, r3
 8003222:	3714      	adds	r7, #20
 8003224:	46bd      	mov	sp, r7
 8003226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800322a:	4770      	bx	lr
 800322c:	20000000 	.word	0x20000000
 8003230:	431bde83 	.word	0x431bde83
 8003234:	40012300 	.word	0x40012300
 8003238:	40012000 	.word	0x40012000
 800323c:	40012100 	.word	0x40012100
 8003240:	40012200 	.word	0x40012200

08003244 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8003244:	b480      	push	{r7}
 8003246:	b083      	sub	sp, #12
 8003248:	af00      	add	r7, sp, #0
 800324a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003252:	2b01      	cmp	r3, #1
 8003254:	d101      	bne.n	800325a <HAL_ADC_Stop+0x16>
 8003256:	2302      	movs	r3, #2
 8003258:	e021      	b.n	800329e <HAL_ADC_Stop+0x5a>
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	2201      	movs	r2, #1
 800325e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	689a      	ldr	r2, [r3, #8]
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	f022 0201 	bic.w	r2, r2, #1
 8003270:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	689b      	ldr	r3, [r3, #8]
 8003278:	f003 0301 	and.w	r3, r3, #1
 800327c:	2b00      	cmp	r3, #0
 800327e:	d109      	bne.n	8003294 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003284:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003288:	f023 0301 	bic.w	r3, r3, #1
 800328c:	f043 0201 	orr.w	r2, r3, #1
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	2200      	movs	r2, #0
 8003298:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return HAL_OK;
 800329c:	2300      	movs	r3, #0
}
 800329e:	4618      	mov	r0, r3
 80032a0:	370c      	adds	r7, #12
 80032a2:	46bd      	mov	sp, r7
 80032a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a8:	4770      	bx	lr

080032aa <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80032aa:	b580      	push	{r7, lr}
 80032ac:	b084      	sub	sp, #16
 80032ae:	af00      	add	r7, sp, #0
 80032b0:	6078      	str	r0, [r7, #4]
 80032b2:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80032b4:	2300      	movs	r3, #0
 80032b6:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	689b      	ldr	r3, [r3, #8]
 80032be:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80032c2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80032c6:	d113      	bne.n	80032f0 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	689b      	ldr	r3, [r3, #8]
 80032ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80032d2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80032d6:	d10b      	bne.n	80032f0 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032dc:	f043 0220 	orr.w	r2, r3, #32
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	2200      	movs	r2, #0
 80032e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80032ec:	2301      	movs	r3, #1
 80032ee:	e063      	b.n	80033b8 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 80032f0:	f7ff fe62 	bl	8002fb8 <HAL_GetTick>
 80032f4:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80032f6:	e021      	b.n	800333c <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80032f8:	683b      	ldr	r3, [r7, #0]
 80032fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032fe:	d01d      	beq.n	800333c <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8003300:	683b      	ldr	r3, [r7, #0]
 8003302:	2b00      	cmp	r3, #0
 8003304:	d007      	beq.n	8003316 <HAL_ADC_PollForConversion+0x6c>
 8003306:	f7ff fe57 	bl	8002fb8 <HAL_GetTick>
 800330a:	4602      	mov	r2, r0
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	1ad3      	subs	r3, r2, r3
 8003310:	683a      	ldr	r2, [r7, #0]
 8003312:	429a      	cmp	r2, r3
 8003314:	d212      	bcs.n	800333c <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	f003 0302 	and.w	r3, r3, #2
 8003320:	2b02      	cmp	r3, #2
 8003322:	d00b      	beq.n	800333c <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003328:	f043 0204 	orr.w	r2, r3, #4
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	2200      	movs	r2, #0
 8003334:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_TIMEOUT;
 8003338:	2303      	movs	r3, #3
 800333a:	e03d      	b.n	80033b8 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	f003 0302 	and.w	r3, r3, #2
 8003346:	2b02      	cmp	r3, #2
 8003348:	d1d6      	bne.n	80032f8 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	f06f 0212 	mvn.w	r2, #18
 8003352:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003358:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	689b      	ldr	r3, [r3, #8]
 8003366:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800336a:	2b00      	cmp	r3, #0
 800336c:	d123      	bne.n	80033b6 <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003372:	2b00      	cmp	r3, #0
 8003374:	d11f      	bne.n	80033b6 <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800337c:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003380:	2b00      	cmp	r3, #0
 8003382:	d006      	beq.n	8003392 <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	689b      	ldr	r3, [r3, #8]
 800338a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800338e:	2b00      	cmp	r3, #0
 8003390:	d111      	bne.n	80033b6 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003396:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	641a      	str	r2, [r3, #64]	; 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033a2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d105      	bne.n	80033b6 <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033ae:	f043 0201 	orr.w	r2, r3, #1
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 80033b6:	2300      	movs	r3, #0
}
 80033b8:	4618      	mov	r0, r3
 80033ba:	3710      	adds	r7, #16
 80033bc:	46bd      	mov	sp, r7
 80033be:	bd80      	pop	{r7, pc}

080033c0 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 80033c0:	b480      	push	{r7}
 80033c2:	b083      	sub	sp, #12
 80033c4:	af00      	add	r7, sp, #0
 80033c6:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 80033ce:	4618      	mov	r0, r3
 80033d0:	370c      	adds	r7, #12
 80033d2:	46bd      	mov	sp, r7
 80033d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d8:	4770      	bx	lr
	...

080033dc <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80033dc:	b480      	push	{r7}
 80033de:	b085      	sub	sp, #20
 80033e0:	af00      	add	r7, sp, #0
 80033e2:	6078      	str	r0, [r7, #4]
 80033e4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80033e6:	2300      	movs	r3, #0
 80033e8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80033f0:	2b01      	cmp	r3, #1
 80033f2:	d101      	bne.n	80033f8 <HAL_ADC_ConfigChannel+0x1c>
 80033f4:	2302      	movs	r3, #2
 80033f6:	e113      	b.n	8003620 <HAL_ADC_ConfigChannel+0x244>
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	2201      	movs	r2, #1
 80033fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003400:	683b      	ldr	r3, [r7, #0]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	2b09      	cmp	r3, #9
 8003406:	d925      	bls.n	8003454 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	68d9      	ldr	r1, [r3, #12]
 800340e:	683b      	ldr	r3, [r7, #0]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	b29b      	uxth	r3, r3
 8003414:	461a      	mov	r2, r3
 8003416:	4613      	mov	r3, r2
 8003418:	005b      	lsls	r3, r3, #1
 800341a:	4413      	add	r3, r2
 800341c:	3b1e      	subs	r3, #30
 800341e:	2207      	movs	r2, #7
 8003420:	fa02 f303 	lsl.w	r3, r2, r3
 8003424:	43da      	mvns	r2, r3
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	400a      	ands	r2, r1
 800342c:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	68d9      	ldr	r1, [r3, #12]
 8003434:	683b      	ldr	r3, [r7, #0]
 8003436:	689a      	ldr	r2, [r3, #8]
 8003438:	683b      	ldr	r3, [r7, #0]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	b29b      	uxth	r3, r3
 800343e:	4618      	mov	r0, r3
 8003440:	4603      	mov	r3, r0
 8003442:	005b      	lsls	r3, r3, #1
 8003444:	4403      	add	r3, r0
 8003446:	3b1e      	subs	r3, #30
 8003448:	409a      	lsls	r2, r3
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	430a      	orrs	r2, r1
 8003450:	60da      	str	r2, [r3, #12]
 8003452:	e022      	b.n	800349a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	6919      	ldr	r1, [r3, #16]
 800345a:	683b      	ldr	r3, [r7, #0]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	b29b      	uxth	r3, r3
 8003460:	461a      	mov	r2, r3
 8003462:	4613      	mov	r3, r2
 8003464:	005b      	lsls	r3, r3, #1
 8003466:	4413      	add	r3, r2
 8003468:	2207      	movs	r2, #7
 800346a:	fa02 f303 	lsl.w	r3, r2, r3
 800346e:	43da      	mvns	r2, r3
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	400a      	ands	r2, r1
 8003476:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	6919      	ldr	r1, [r3, #16]
 800347e:	683b      	ldr	r3, [r7, #0]
 8003480:	689a      	ldr	r2, [r3, #8]
 8003482:	683b      	ldr	r3, [r7, #0]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	b29b      	uxth	r3, r3
 8003488:	4618      	mov	r0, r3
 800348a:	4603      	mov	r3, r0
 800348c:	005b      	lsls	r3, r3, #1
 800348e:	4403      	add	r3, r0
 8003490:	409a      	lsls	r2, r3
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	430a      	orrs	r2, r1
 8003498:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800349a:	683b      	ldr	r3, [r7, #0]
 800349c:	685b      	ldr	r3, [r3, #4]
 800349e:	2b06      	cmp	r3, #6
 80034a0:	d824      	bhi.n	80034ec <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80034a8:	683b      	ldr	r3, [r7, #0]
 80034aa:	685a      	ldr	r2, [r3, #4]
 80034ac:	4613      	mov	r3, r2
 80034ae:	009b      	lsls	r3, r3, #2
 80034b0:	4413      	add	r3, r2
 80034b2:	3b05      	subs	r3, #5
 80034b4:	221f      	movs	r2, #31
 80034b6:	fa02 f303 	lsl.w	r3, r2, r3
 80034ba:	43da      	mvns	r2, r3
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	400a      	ands	r2, r1
 80034c2:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80034ca:	683b      	ldr	r3, [r7, #0]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	b29b      	uxth	r3, r3
 80034d0:	4618      	mov	r0, r3
 80034d2:	683b      	ldr	r3, [r7, #0]
 80034d4:	685a      	ldr	r2, [r3, #4]
 80034d6:	4613      	mov	r3, r2
 80034d8:	009b      	lsls	r3, r3, #2
 80034da:	4413      	add	r3, r2
 80034dc:	3b05      	subs	r3, #5
 80034de:	fa00 f203 	lsl.w	r2, r0, r3
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	430a      	orrs	r2, r1
 80034e8:	635a      	str	r2, [r3, #52]	; 0x34
 80034ea:	e04c      	b.n	8003586 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80034ec:	683b      	ldr	r3, [r7, #0]
 80034ee:	685b      	ldr	r3, [r3, #4]
 80034f0:	2b0c      	cmp	r3, #12
 80034f2:	d824      	bhi.n	800353e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80034fa:	683b      	ldr	r3, [r7, #0]
 80034fc:	685a      	ldr	r2, [r3, #4]
 80034fe:	4613      	mov	r3, r2
 8003500:	009b      	lsls	r3, r3, #2
 8003502:	4413      	add	r3, r2
 8003504:	3b23      	subs	r3, #35	; 0x23
 8003506:	221f      	movs	r2, #31
 8003508:	fa02 f303 	lsl.w	r3, r2, r3
 800350c:	43da      	mvns	r2, r3
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	400a      	ands	r2, r1
 8003514:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800351c:	683b      	ldr	r3, [r7, #0]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	b29b      	uxth	r3, r3
 8003522:	4618      	mov	r0, r3
 8003524:	683b      	ldr	r3, [r7, #0]
 8003526:	685a      	ldr	r2, [r3, #4]
 8003528:	4613      	mov	r3, r2
 800352a:	009b      	lsls	r3, r3, #2
 800352c:	4413      	add	r3, r2
 800352e:	3b23      	subs	r3, #35	; 0x23
 8003530:	fa00 f203 	lsl.w	r2, r0, r3
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	430a      	orrs	r2, r1
 800353a:	631a      	str	r2, [r3, #48]	; 0x30
 800353c:	e023      	b.n	8003586 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003544:	683b      	ldr	r3, [r7, #0]
 8003546:	685a      	ldr	r2, [r3, #4]
 8003548:	4613      	mov	r3, r2
 800354a:	009b      	lsls	r3, r3, #2
 800354c:	4413      	add	r3, r2
 800354e:	3b41      	subs	r3, #65	; 0x41
 8003550:	221f      	movs	r2, #31
 8003552:	fa02 f303 	lsl.w	r3, r2, r3
 8003556:	43da      	mvns	r2, r3
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	400a      	ands	r2, r1
 800355e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003566:	683b      	ldr	r3, [r7, #0]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	b29b      	uxth	r3, r3
 800356c:	4618      	mov	r0, r3
 800356e:	683b      	ldr	r3, [r7, #0]
 8003570:	685a      	ldr	r2, [r3, #4]
 8003572:	4613      	mov	r3, r2
 8003574:	009b      	lsls	r3, r3, #2
 8003576:	4413      	add	r3, r2
 8003578:	3b41      	subs	r3, #65	; 0x41
 800357a:	fa00 f203 	lsl.w	r2, r0, r3
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	430a      	orrs	r2, r1
 8003584:	62da      	str	r2, [r3, #44]	; 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003586:	4b29      	ldr	r3, [pc, #164]	; (800362c <HAL_ADC_ConfigChannel+0x250>)
 8003588:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	4a28      	ldr	r2, [pc, #160]	; (8003630 <HAL_ADC_ConfigChannel+0x254>)
 8003590:	4293      	cmp	r3, r2
 8003592:	d10f      	bne.n	80035b4 <HAL_ADC_ConfigChannel+0x1d8>
 8003594:	683b      	ldr	r3, [r7, #0]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	2b12      	cmp	r3, #18
 800359a:	d10b      	bne.n	80035b4 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	685b      	ldr	r3, [r3, #4]
 80035a0:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	685b      	ldr	r3, [r3, #4]
 80035ac:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	4a1d      	ldr	r2, [pc, #116]	; (8003630 <HAL_ADC_ConfigChannel+0x254>)
 80035ba:	4293      	cmp	r3, r2
 80035bc:	d12b      	bne.n	8003616 <HAL_ADC_ConfigChannel+0x23a>
 80035be:	683b      	ldr	r3, [r7, #0]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	4a1c      	ldr	r2, [pc, #112]	; (8003634 <HAL_ADC_ConfigChannel+0x258>)
 80035c4:	4293      	cmp	r3, r2
 80035c6:	d003      	beq.n	80035d0 <HAL_ADC_ConfigChannel+0x1f4>
 80035c8:	683b      	ldr	r3, [r7, #0]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	2b11      	cmp	r3, #17
 80035ce:	d122      	bne.n	8003616 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	685b      	ldr	r3, [r3, #4]
 80035d4:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	685b      	ldr	r3, [r3, #4]
 80035e0:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80035e8:	683b      	ldr	r3, [r7, #0]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	4a11      	ldr	r2, [pc, #68]	; (8003634 <HAL_ADC_ConfigChannel+0x258>)
 80035ee:	4293      	cmp	r3, r2
 80035f0:	d111      	bne.n	8003616 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80035f2:	4b11      	ldr	r3, [pc, #68]	; (8003638 <HAL_ADC_ConfigChannel+0x25c>)
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	4a11      	ldr	r2, [pc, #68]	; (800363c <HAL_ADC_ConfigChannel+0x260>)
 80035f8:	fba2 2303 	umull	r2, r3, r2, r3
 80035fc:	0c9a      	lsrs	r2, r3, #18
 80035fe:	4613      	mov	r3, r2
 8003600:	009b      	lsls	r3, r3, #2
 8003602:	4413      	add	r3, r2
 8003604:	005b      	lsls	r3, r3, #1
 8003606:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8003608:	e002      	b.n	8003610 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 800360a:	68bb      	ldr	r3, [r7, #8]
 800360c:	3b01      	subs	r3, #1
 800360e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8003610:	68bb      	ldr	r3, [r7, #8]
 8003612:	2b00      	cmp	r3, #0
 8003614:	d1f9      	bne.n	800360a <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	2200      	movs	r2, #0
 800361a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return HAL_OK;
 800361e:	2300      	movs	r3, #0
}
 8003620:	4618      	mov	r0, r3
 8003622:	3714      	adds	r7, #20
 8003624:	46bd      	mov	sp, r7
 8003626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800362a:	4770      	bx	lr
 800362c:	40012300 	.word	0x40012300
 8003630:	40012000 	.word	0x40012000
 8003634:	10000012 	.word	0x10000012
 8003638:	20000000 	.word	0x20000000
 800363c:	431bde83 	.word	0x431bde83

08003640 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003640:	b480      	push	{r7}
 8003642:	b085      	sub	sp, #20
 8003644:	af00      	add	r7, sp, #0
 8003646:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003648:	4b79      	ldr	r3, [pc, #484]	; (8003830 <ADC_Init+0x1f0>)
 800364a:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	685b      	ldr	r3, [r3, #4]
 8003650:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	685a      	ldr	r2, [r3, #4]
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	685b      	ldr	r3, [r3, #4]
 8003660:	431a      	orrs	r2, r3
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	685a      	ldr	r2, [r3, #4]
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003674:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	6859      	ldr	r1, [r3, #4]
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	691b      	ldr	r3, [r3, #16]
 8003680:	021a      	lsls	r2, r3, #8
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	430a      	orrs	r2, r1
 8003688:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	685a      	ldr	r2, [r3, #4]
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003698:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	6859      	ldr	r1, [r3, #4]
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	689a      	ldr	r2, [r3, #8]
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	430a      	orrs	r2, r1
 80036aa:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	689a      	ldr	r2, [r3, #8]
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80036ba:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	6899      	ldr	r1, [r3, #8]
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	68da      	ldr	r2, [r3, #12]
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	430a      	orrs	r2, r1
 80036cc:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036d2:	4a58      	ldr	r2, [pc, #352]	; (8003834 <ADC_Init+0x1f4>)
 80036d4:	4293      	cmp	r3, r2
 80036d6:	d022      	beq.n	800371e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	689a      	ldr	r2, [r3, #8]
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80036e6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	6899      	ldr	r1, [r3, #8]
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	430a      	orrs	r2, r1
 80036f8:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	689a      	ldr	r2, [r3, #8]
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003708:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	6899      	ldr	r1, [r3, #8]
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	430a      	orrs	r2, r1
 800371a:	609a      	str	r2, [r3, #8]
 800371c:	e00f      	b.n	800373e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	689a      	ldr	r2, [r3, #8]
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800372c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	689a      	ldr	r2, [r3, #8]
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800373c:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	689a      	ldr	r2, [r3, #8]
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	f022 0202 	bic.w	r2, r2, #2
 800374c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	6899      	ldr	r1, [r3, #8]
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	7e1b      	ldrb	r3, [r3, #24]
 8003758:	005a      	lsls	r2, r3, #1
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	430a      	orrs	r2, r1
 8003760:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003768:	2b00      	cmp	r3, #0
 800376a:	d01b      	beq.n	80037a4 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	685a      	ldr	r2, [r3, #4]
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800377a:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	685a      	ldr	r2, [r3, #4]
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800378a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	6859      	ldr	r1, [r3, #4]
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003796:	3b01      	subs	r3, #1
 8003798:	035a      	lsls	r2, r3, #13
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	430a      	orrs	r2, r1
 80037a0:	605a      	str	r2, [r3, #4]
 80037a2:	e007      	b.n	80037b4 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	685a      	ldr	r2, [r3, #4]
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80037b2:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80037c2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	69db      	ldr	r3, [r3, #28]
 80037ce:	3b01      	subs	r3, #1
 80037d0:	051a      	lsls	r2, r3, #20
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	430a      	orrs	r2, r1
 80037d8:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	689a      	ldr	r2, [r3, #8]
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80037e8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	6899      	ldr	r1, [r3, #8]
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80037f6:	025a      	lsls	r2, r3, #9
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	430a      	orrs	r2, r1
 80037fe:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	689a      	ldr	r2, [r3, #8]
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800380e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	6899      	ldr	r1, [r3, #8]
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	695b      	ldr	r3, [r3, #20]
 800381a:	029a      	lsls	r2, r3, #10
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	430a      	orrs	r2, r1
 8003822:	609a      	str	r2, [r3, #8]
}
 8003824:	bf00      	nop
 8003826:	3714      	adds	r7, #20
 8003828:	46bd      	mov	sp, r7
 800382a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800382e:	4770      	bx	lr
 8003830:	40012300 	.word	0x40012300
 8003834:	0f000001 	.word	0x0f000001

08003838 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003838:	b480      	push	{r7}
 800383a:	b085      	sub	sp, #20
 800383c:	af00      	add	r7, sp, #0
 800383e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	f003 0307 	and.w	r3, r3, #7
 8003846:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003848:	4b0c      	ldr	r3, [pc, #48]	; (800387c <__NVIC_SetPriorityGrouping+0x44>)
 800384a:	68db      	ldr	r3, [r3, #12]
 800384c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800384e:	68ba      	ldr	r2, [r7, #8]
 8003850:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003854:	4013      	ands	r3, r2
 8003856:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800385c:	68bb      	ldr	r3, [r7, #8]
 800385e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003860:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003864:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003868:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800386a:	4a04      	ldr	r2, [pc, #16]	; (800387c <__NVIC_SetPriorityGrouping+0x44>)
 800386c:	68bb      	ldr	r3, [r7, #8]
 800386e:	60d3      	str	r3, [r2, #12]
}
 8003870:	bf00      	nop
 8003872:	3714      	adds	r7, #20
 8003874:	46bd      	mov	sp, r7
 8003876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800387a:	4770      	bx	lr
 800387c:	e000ed00 	.word	0xe000ed00

08003880 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003880:	b480      	push	{r7}
 8003882:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003884:	4b04      	ldr	r3, [pc, #16]	; (8003898 <__NVIC_GetPriorityGrouping+0x18>)
 8003886:	68db      	ldr	r3, [r3, #12]
 8003888:	0a1b      	lsrs	r3, r3, #8
 800388a:	f003 0307 	and.w	r3, r3, #7
}
 800388e:	4618      	mov	r0, r3
 8003890:	46bd      	mov	sp, r7
 8003892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003896:	4770      	bx	lr
 8003898:	e000ed00 	.word	0xe000ed00

0800389c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800389c:	b480      	push	{r7}
 800389e:	b083      	sub	sp, #12
 80038a0:	af00      	add	r7, sp, #0
 80038a2:	4603      	mov	r3, r0
 80038a4:	6039      	str	r1, [r7, #0]
 80038a6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80038a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	db0a      	blt.n	80038c6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80038b0:	683b      	ldr	r3, [r7, #0]
 80038b2:	b2da      	uxtb	r2, r3
 80038b4:	490c      	ldr	r1, [pc, #48]	; (80038e8 <__NVIC_SetPriority+0x4c>)
 80038b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038ba:	0112      	lsls	r2, r2, #4
 80038bc:	b2d2      	uxtb	r2, r2
 80038be:	440b      	add	r3, r1
 80038c0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80038c4:	e00a      	b.n	80038dc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80038c6:	683b      	ldr	r3, [r7, #0]
 80038c8:	b2da      	uxtb	r2, r3
 80038ca:	4908      	ldr	r1, [pc, #32]	; (80038ec <__NVIC_SetPriority+0x50>)
 80038cc:	79fb      	ldrb	r3, [r7, #7]
 80038ce:	f003 030f 	and.w	r3, r3, #15
 80038d2:	3b04      	subs	r3, #4
 80038d4:	0112      	lsls	r2, r2, #4
 80038d6:	b2d2      	uxtb	r2, r2
 80038d8:	440b      	add	r3, r1
 80038da:	761a      	strb	r2, [r3, #24]
}
 80038dc:	bf00      	nop
 80038de:	370c      	adds	r7, #12
 80038e0:	46bd      	mov	sp, r7
 80038e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e6:	4770      	bx	lr
 80038e8:	e000e100 	.word	0xe000e100
 80038ec:	e000ed00 	.word	0xe000ed00

080038f0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80038f0:	b480      	push	{r7}
 80038f2:	b089      	sub	sp, #36	; 0x24
 80038f4:	af00      	add	r7, sp, #0
 80038f6:	60f8      	str	r0, [r7, #12]
 80038f8:	60b9      	str	r1, [r7, #8]
 80038fa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	f003 0307 	and.w	r3, r3, #7
 8003902:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003904:	69fb      	ldr	r3, [r7, #28]
 8003906:	f1c3 0307 	rsb	r3, r3, #7
 800390a:	2b04      	cmp	r3, #4
 800390c:	bf28      	it	cs
 800390e:	2304      	movcs	r3, #4
 8003910:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003912:	69fb      	ldr	r3, [r7, #28]
 8003914:	3304      	adds	r3, #4
 8003916:	2b06      	cmp	r3, #6
 8003918:	d902      	bls.n	8003920 <NVIC_EncodePriority+0x30>
 800391a:	69fb      	ldr	r3, [r7, #28]
 800391c:	3b03      	subs	r3, #3
 800391e:	e000      	b.n	8003922 <NVIC_EncodePriority+0x32>
 8003920:	2300      	movs	r3, #0
 8003922:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003924:	f04f 32ff 	mov.w	r2, #4294967295
 8003928:	69bb      	ldr	r3, [r7, #24]
 800392a:	fa02 f303 	lsl.w	r3, r2, r3
 800392e:	43da      	mvns	r2, r3
 8003930:	68bb      	ldr	r3, [r7, #8]
 8003932:	401a      	ands	r2, r3
 8003934:	697b      	ldr	r3, [r7, #20]
 8003936:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003938:	f04f 31ff 	mov.w	r1, #4294967295
 800393c:	697b      	ldr	r3, [r7, #20]
 800393e:	fa01 f303 	lsl.w	r3, r1, r3
 8003942:	43d9      	mvns	r1, r3
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003948:	4313      	orrs	r3, r2
         );
}
 800394a:	4618      	mov	r0, r3
 800394c:	3724      	adds	r7, #36	; 0x24
 800394e:	46bd      	mov	sp, r7
 8003950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003954:	4770      	bx	lr
	...

08003958 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003958:	b580      	push	{r7, lr}
 800395a:	b082      	sub	sp, #8
 800395c:	af00      	add	r7, sp, #0
 800395e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	3b01      	subs	r3, #1
 8003964:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003968:	d301      	bcc.n	800396e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800396a:	2301      	movs	r3, #1
 800396c:	e00f      	b.n	800398e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800396e:	4a0a      	ldr	r2, [pc, #40]	; (8003998 <SysTick_Config+0x40>)
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	3b01      	subs	r3, #1
 8003974:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003976:	210f      	movs	r1, #15
 8003978:	f04f 30ff 	mov.w	r0, #4294967295
 800397c:	f7ff ff8e 	bl	800389c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003980:	4b05      	ldr	r3, [pc, #20]	; (8003998 <SysTick_Config+0x40>)
 8003982:	2200      	movs	r2, #0
 8003984:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003986:	4b04      	ldr	r3, [pc, #16]	; (8003998 <SysTick_Config+0x40>)
 8003988:	2207      	movs	r2, #7
 800398a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800398c:	2300      	movs	r3, #0
}
 800398e:	4618      	mov	r0, r3
 8003990:	3708      	adds	r7, #8
 8003992:	46bd      	mov	sp, r7
 8003994:	bd80      	pop	{r7, pc}
 8003996:	bf00      	nop
 8003998:	e000e010 	.word	0xe000e010

0800399c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800399c:	b580      	push	{r7, lr}
 800399e:	b082      	sub	sp, #8
 80039a0:	af00      	add	r7, sp, #0
 80039a2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80039a4:	6878      	ldr	r0, [r7, #4]
 80039a6:	f7ff ff47 	bl	8003838 <__NVIC_SetPriorityGrouping>
}
 80039aa:	bf00      	nop
 80039ac:	3708      	adds	r7, #8
 80039ae:	46bd      	mov	sp, r7
 80039b0:	bd80      	pop	{r7, pc}

080039b2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80039b2:	b580      	push	{r7, lr}
 80039b4:	b086      	sub	sp, #24
 80039b6:	af00      	add	r7, sp, #0
 80039b8:	4603      	mov	r3, r0
 80039ba:	60b9      	str	r1, [r7, #8]
 80039bc:	607a      	str	r2, [r7, #4]
 80039be:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80039c0:	2300      	movs	r3, #0
 80039c2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80039c4:	f7ff ff5c 	bl	8003880 <__NVIC_GetPriorityGrouping>
 80039c8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80039ca:	687a      	ldr	r2, [r7, #4]
 80039cc:	68b9      	ldr	r1, [r7, #8]
 80039ce:	6978      	ldr	r0, [r7, #20]
 80039d0:	f7ff ff8e 	bl	80038f0 <NVIC_EncodePriority>
 80039d4:	4602      	mov	r2, r0
 80039d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80039da:	4611      	mov	r1, r2
 80039dc:	4618      	mov	r0, r3
 80039de:	f7ff ff5d 	bl	800389c <__NVIC_SetPriority>
}
 80039e2:	bf00      	nop
 80039e4:	3718      	adds	r7, #24
 80039e6:	46bd      	mov	sp, r7
 80039e8:	bd80      	pop	{r7, pc}

080039ea <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80039ea:	b580      	push	{r7, lr}
 80039ec:	b082      	sub	sp, #8
 80039ee:	af00      	add	r7, sp, #0
 80039f0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80039f2:	6878      	ldr	r0, [r7, #4]
 80039f4:	f7ff ffb0 	bl	8003958 <SysTick_Config>
 80039f8:	4603      	mov	r3, r0
}
 80039fa:	4618      	mov	r0, r3
 80039fc:	3708      	adds	r7, #8
 80039fe:	46bd      	mov	sp, r7
 8003a00:	bd80      	pop	{r7, pc}
	...

08003a04 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003a04:	b480      	push	{r7}
 8003a06:	b089      	sub	sp, #36	; 0x24
 8003a08:	af00      	add	r7, sp, #0
 8003a0a:	6078      	str	r0, [r7, #4]
 8003a0c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003a0e:	2300      	movs	r3, #0
 8003a10:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003a12:	2300      	movs	r3, #0
 8003a14:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003a16:	2300      	movs	r3, #0
 8003a18:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003a1a:	2300      	movs	r3, #0
 8003a1c:	61fb      	str	r3, [r7, #28]
 8003a1e:	e165      	b.n	8003cec <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003a20:	2201      	movs	r2, #1
 8003a22:	69fb      	ldr	r3, [r7, #28]
 8003a24:	fa02 f303 	lsl.w	r3, r2, r3
 8003a28:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003a2a:	683b      	ldr	r3, [r7, #0]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	697a      	ldr	r2, [r7, #20]
 8003a30:	4013      	ands	r3, r2
 8003a32:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003a34:	693a      	ldr	r2, [r7, #16]
 8003a36:	697b      	ldr	r3, [r7, #20]
 8003a38:	429a      	cmp	r2, r3
 8003a3a:	f040 8154 	bne.w	8003ce6 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003a3e:	683b      	ldr	r3, [r7, #0]
 8003a40:	685b      	ldr	r3, [r3, #4]
 8003a42:	f003 0303 	and.w	r3, r3, #3
 8003a46:	2b01      	cmp	r3, #1
 8003a48:	d005      	beq.n	8003a56 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003a4a:	683b      	ldr	r3, [r7, #0]
 8003a4c:	685b      	ldr	r3, [r3, #4]
 8003a4e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003a52:	2b02      	cmp	r3, #2
 8003a54:	d130      	bne.n	8003ab8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	689b      	ldr	r3, [r3, #8]
 8003a5a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003a5c:	69fb      	ldr	r3, [r7, #28]
 8003a5e:	005b      	lsls	r3, r3, #1
 8003a60:	2203      	movs	r2, #3
 8003a62:	fa02 f303 	lsl.w	r3, r2, r3
 8003a66:	43db      	mvns	r3, r3
 8003a68:	69ba      	ldr	r2, [r7, #24]
 8003a6a:	4013      	ands	r3, r2
 8003a6c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003a6e:	683b      	ldr	r3, [r7, #0]
 8003a70:	68da      	ldr	r2, [r3, #12]
 8003a72:	69fb      	ldr	r3, [r7, #28]
 8003a74:	005b      	lsls	r3, r3, #1
 8003a76:	fa02 f303 	lsl.w	r3, r2, r3
 8003a7a:	69ba      	ldr	r2, [r7, #24]
 8003a7c:	4313      	orrs	r3, r2
 8003a7e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	69ba      	ldr	r2, [r7, #24]
 8003a84:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	685b      	ldr	r3, [r3, #4]
 8003a8a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003a8c:	2201      	movs	r2, #1
 8003a8e:	69fb      	ldr	r3, [r7, #28]
 8003a90:	fa02 f303 	lsl.w	r3, r2, r3
 8003a94:	43db      	mvns	r3, r3
 8003a96:	69ba      	ldr	r2, [r7, #24]
 8003a98:	4013      	ands	r3, r2
 8003a9a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003a9c:	683b      	ldr	r3, [r7, #0]
 8003a9e:	685b      	ldr	r3, [r3, #4]
 8003aa0:	091b      	lsrs	r3, r3, #4
 8003aa2:	f003 0201 	and.w	r2, r3, #1
 8003aa6:	69fb      	ldr	r3, [r7, #28]
 8003aa8:	fa02 f303 	lsl.w	r3, r2, r3
 8003aac:	69ba      	ldr	r2, [r7, #24]
 8003aae:	4313      	orrs	r3, r2
 8003ab0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	69ba      	ldr	r2, [r7, #24]
 8003ab6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003ab8:	683b      	ldr	r3, [r7, #0]
 8003aba:	685b      	ldr	r3, [r3, #4]
 8003abc:	f003 0303 	and.w	r3, r3, #3
 8003ac0:	2b03      	cmp	r3, #3
 8003ac2:	d017      	beq.n	8003af4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	68db      	ldr	r3, [r3, #12]
 8003ac8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003aca:	69fb      	ldr	r3, [r7, #28]
 8003acc:	005b      	lsls	r3, r3, #1
 8003ace:	2203      	movs	r2, #3
 8003ad0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ad4:	43db      	mvns	r3, r3
 8003ad6:	69ba      	ldr	r2, [r7, #24]
 8003ad8:	4013      	ands	r3, r2
 8003ada:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003adc:	683b      	ldr	r3, [r7, #0]
 8003ade:	689a      	ldr	r2, [r3, #8]
 8003ae0:	69fb      	ldr	r3, [r7, #28]
 8003ae2:	005b      	lsls	r3, r3, #1
 8003ae4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ae8:	69ba      	ldr	r2, [r7, #24]
 8003aea:	4313      	orrs	r3, r2
 8003aec:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	69ba      	ldr	r2, [r7, #24]
 8003af2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003af4:	683b      	ldr	r3, [r7, #0]
 8003af6:	685b      	ldr	r3, [r3, #4]
 8003af8:	f003 0303 	and.w	r3, r3, #3
 8003afc:	2b02      	cmp	r3, #2
 8003afe:	d123      	bne.n	8003b48 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003b00:	69fb      	ldr	r3, [r7, #28]
 8003b02:	08da      	lsrs	r2, r3, #3
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	3208      	adds	r2, #8
 8003b08:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003b0c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003b0e:	69fb      	ldr	r3, [r7, #28]
 8003b10:	f003 0307 	and.w	r3, r3, #7
 8003b14:	009b      	lsls	r3, r3, #2
 8003b16:	220f      	movs	r2, #15
 8003b18:	fa02 f303 	lsl.w	r3, r2, r3
 8003b1c:	43db      	mvns	r3, r3
 8003b1e:	69ba      	ldr	r2, [r7, #24]
 8003b20:	4013      	ands	r3, r2
 8003b22:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003b24:	683b      	ldr	r3, [r7, #0]
 8003b26:	691a      	ldr	r2, [r3, #16]
 8003b28:	69fb      	ldr	r3, [r7, #28]
 8003b2a:	f003 0307 	and.w	r3, r3, #7
 8003b2e:	009b      	lsls	r3, r3, #2
 8003b30:	fa02 f303 	lsl.w	r3, r2, r3
 8003b34:	69ba      	ldr	r2, [r7, #24]
 8003b36:	4313      	orrs	r3, r2
 8003b38:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003b3a:	69fb      	ldr	r3, [r7, #28]
 8003b3c:	08da      	lsrs	r2, r3, #3
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	3208      	adds	r2, #8
 8003b42:	69b9      	ldr	r1, [r7, #24]
 8003b44:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003b4e:	69fb      	ldr	r3, [r7, #28]
 8003b50:	005b      	lsls	r3, r3, #1
 8003b52:	2203      	movs	r2, #3
 8003b54:	fa02 f303 	lsl.w	r3, r2, r3
 8003b58:	43db      	mvns	r3, r3
 8003b5a:	69ba      	ldr	r2, [r7, #24]
 8003b5c:	4013      	ands	r3, r2
 8003b5e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003b60:	683b      	ldr	r3, [r7, #0]
 8003b62:	685b      	ldr	r3, [r3, #4]
 8003b64:	f003 0203 	and.w	r2, r3, #3
 8003b68:	69fb      	ldr	r3, [r7, #28]
 8003b6a:	005b      	lsls	r3, r3, #1
 8003b6c:	fa02 f303 	lsl.w	r3, r2, r3
 8003b70:	69ba      	ldr	r2, [r7, #24]
 8003b72:	4313      	orrs	r3, r2
 8003b74:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	69ba      	ldr	r2, [r7, #24]
 8003b7a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003b7c:	683b      	ldr	r3, [r7, #0]
 8003b7e:	685b      	ldr	r3, [r3, #4]
 8003b80:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	f000 80ae 	beq.w	8003ce6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003b8a:	2300      	movs	r3, #0
 8003b8c:	60fb      	str	r3, [r7, #12]
 8003b8e:	4b5d      	ldr	r3, [pc, #372]	; (8003d04 <HAL_GPIO_Init+0x300>)
 8003b90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b92:	4a5c      	ldr	r2, [pc, #368]	; (8003d04 <HAL_GPIO_Init+0x300>)
 8003b94:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003b98:	6453      	str	r3, [r2, #68]	; 0x44
 8003b9a:	4b5a      	ldr	r3, [pc, #360]	; (8003d04 <HAL_GPIO_Init+0x300>)
 8003b9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b9e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003ba2:	60fb      	str	r3, [r7, #12]
 8003ba4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003ba6:	4a58      	ldr	r2, [pc, #352]	; (8003d08 <HAL_GPIO_Init+0x304>)
 8003ba8:	69fb      	ldr	r3, [r7, #28]
 8003baa:	089b      	lsrs	r3, r3, #2
 8003bac:	3302      	adds	r3, #2
 8003bae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003bb2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003bb4:	69fb      	ldr	r3, [r7, #28]
 8003bb6:	f003 0303 	and.w	r3, r3, #3
 8003bba:	009b      	lsls	r3, r3, #2
 8003bbc:	220f      	movs	r2, #15
 8003bbe:	fa02 f303 	lsl.w	r3, r2, r3
 8003bc2:	43db      	mvns	r3, r3
 8003bc4:	69ba      	ldr	r2, [r7, #24]
 8003bc6:	4013      	ands	r3, r2
 8003bc8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	4a4f      	ldr	r2, [pc, #316]	; (8003d0c <HAL_GPIO_Init+0x308>)
 8003bce:	4293      	cmp	r3, r2
 8003bd0:	d025      	beq.n	8003c1e <HAL_GPIO_Init+0x21a>
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	4a4e      	ldr	r2, [pc, #312]	; (8003d10 <HAL_GPIO_Init+0x30c>)
 8003bd6:	4293      	cmp	r3, r2
 8003bd8:	d01f      	beq.n	8003c1a <HAL_GPIO_Init+0x216>
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	4a4d      	ldr	r2, [pc, #308]	; (8003d14 <HAL_GPIO_Init+0x310>)
 8003bde:	4293      	cmp	r3, r2
 8003be0:	d019      	beq.n	8003c16 <HAL_GPIO_Init+0x212>
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	4a4c      	ldr	r2, [pc, #304]	; (8003d18 <HAL_GPIO_Init+0x314>)
 8003be6:	4293      	cmp	r3, r2
 8003be8:	d013      	beq.n	8003c12 <HAL_GPIO_Init+0x20e>
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	4a4b      	ldr	r2, [pc, #300]	; (8003d1c <HAL_GPIO_Init+0x318>)
 8003bee:	4293      	cmp	r3, r2
 8003bf0:	d00d      	beq.n	8003c0e <HAL_GPIO_Init+0x20a>
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	4a4a      	ldr	r2, [pc, #296]	; (8003d20 <HAL_GPIO_Init+0x31c>)
 8003bf6:	4293      	cmp	r3, r2
 8003bf8:	d007      	beq.n	8003c0a <HAL_GPIO_Init+0x206>
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	4a49      	ldr	r2, [pc, #292]	; (8003d24 <HAL_GPIO_Init+0x320>)
 8003bfe:	4293      	cmp	r3, r2
 8003c00:	d101      	bne.n	8003c06 <HAL_GPIO_Init+0x202>
 8003c02:	2306      	movs	r3, #6
 8003c04:	e00c      	b.n	8003c20 <HAL_GPIO_Init+0x21c>
 8003c06:	2307      	movs	r3, #7
 8003c08:	e00a      	b.n	8003c20 <HAL_GPIO_Init+0x21c>
 8003c0a:	2305      	movs	r3, #5
 8003c0c:	e008      	b.n	8003c20 <HAL_GPIO_Init+0x21c>
 8003c0e:	2304      	movs	r3, #4
 8003c10:	e006      	b.n	8003c20 <HAL_GPIO_Init+0x21c>
 8003c12:	2303      	movs	r3, #3
 8003c14:	e004      	b.n	8003c20 <HAL_GPIO_Init+0x21c>
 8003c16:	2302      	movs	r3, #2
 8003c18:	e002      	b.n	8003c20 <HAL_GPIO_Init+0x21c>
 8003c1a:	2301      	movs	r3, #1
 8003c1c:	e000      	b.n	8003c20 <HAL_GPIO_Init+0x21c>
 8003c1e:	2300      	movs	r3, #0
 8003c20:	69fa      	ldr	r2, [r7, #28]
 8003c22:	f002 0203 	and.w	r2, r2, #3
 8003c26:	0092      	lsls	r2, r2, #2
 8003c28:	4093      	lsls	r3, r2
 8003c2a:	69ba      	ldr	r2, [r7, #24]
 8003c2c:	4313      	orrs	r3, r2
 8003c2e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003c30:	4935      	ldr	r1, [pc, #212]	; (8003d08 <HAL_GPIO_Init+0x304>)
 8003c32:	69fb      	ldr	r3, [r7, #28]
 8003c34:	089b      	lsrs	r3, r3, #2
 8003c36:	3302      	adds	r3, #2
 8003c38:	69ba      	ldr	r2, [r7, #24]
 8003c3a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003c3e:	4b3a      	ldr	r3, [pc, #232]	; (8003d28 <HAL_GPIO_Init+0x324>)
 8003c40:	689b      	ldr	r3, [r3, #8]
 8003c42:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003c44:	693b      	ldr	r3, [r7, #16]
 8003c46:	43db      	mvns	r3, r3
 8003c48:	69ba      	ldr	r2, [r7, #24]
 8003c4a:	4013      	ands	r3, r2
 8003c4c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003c4e:	683b      	ldr	r3, [r7, #0]
 8003c50:	685b      	ldr	r3, [r3, #4]
 8003c52:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d003      	beq.n	8003c62 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8003c5a:	69ba      	ldr	r2, [r7, #24]
 8003c5c:	693b      	ldr	r3, [r7, #16]
 8003c5e:	4313      	orrs	r3, r2
 8003c60:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003c62:	4a31      	ldr	r2, [pc, #196]	; (8003d28 <HAL_GPIO_Init+0x324>)
 8003c64:	69bb      	ldr	r3, [r7, #24]
 8003c66:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003c68:	4b2f      	ldr	r3, [pc, #188]	; (8003d28 <HAL_GPIO_Init+0x324>)
 8003c6a:	68db      	ldr	r3, [r3, #12]
 8003c6c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003c6e:	693b      	ldr	r3, [r7, #16]
 8003c70:	43db      	mvns	r3, r3
 8003c72:	69ba      	ldr	r2, [r7, #24]
 8003c74:	4013      	ands	r3, r2
 8003c76:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003c78:	683b      	ldr	r3, [r7, #0]
 8003c7a:	685b      	ldr	r3, [r3, #4]
 8003c7c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d003      	beq.n	8003c8c <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8003c84:	69ba      	ldr	r2, [r7, #24]
 8003c86:	693b      	ldr	r3, [r7, #16]
 8003c88:	4313      	orrs	r3, r2
 8003c8a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003c8c:	4a26      	ldr	r2, [pc, #152]	; (8003d28 <HAL_GPIO_Init+0x324>)
 8003c8e:	69bb      	ldr	r3, [r7, #24]
 8003c90:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003c92:	4b25      	ldr	r3, [pc, #148]	; (8003d28 <HAL_GPIO_Init+0x324>)
 8003c94:	685b      	ldr	r3, [r3, #4]
 8003c96:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003c98:	693b      	ldr	r3, [r7, #16]
 8003c9a:	43db      	mvns	r3, r3
 8003c9c:	69ba      	ldr	r2, [r7, #24]
 8003c9e:	4013      	ands	r3, r2
 8003ca0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003ca2:	683b      	ldr	r3, [r7, #0]
 8003ca4:	685b      	ldr	r3, [r3, #4]
 8003ca6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d003      	beq.n	8003cb6 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8003cae:	69ba      	ldr	r2, [r7, #24]
 8003cb0:	693b      	ldr	r3, [r7, #16]
 8003cb2:	4313      	orrs	r3, r2
 8003cb4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003cb6:	4a1c      	ldr	r2, [pc, #112]	; (8003d28 <HAL_GPIO_Init+0x324>)
 8003cb8:	69bb      	ldr	r3, [r7, #24]
 8003cba:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003cbc:	4b1a      	ldr	r3, [pc, #104]	; (8003d28 <HAL_GPIO_Init+0x324>)
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003cc2:	693b      	ldr	r3, [r7, #16]
 8003cc4:	43db      	mvns	r3, r3
 8003cc6:	69ba      	ldr	r2, [r7, #24]
 8003cc8:	4013      	ands	r3, r2
 8003cca:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003ccc:	683b      	ldr	r3, [r7, #0]
 8003cce:	685b      	ldr	r3, [r3, #4]
 8003cd0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d003      	beq.n	8003ce0 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8003cd8:	69ba      	ldr	r2, [r7, #24]
 8003cda:	693b      	ldr	r3, [r7, #16]
 8003cdc:	4313      	orrs	r3, r2
 8003cde:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003ce0:	4a11      	ldr	r2, [pc, #68]	; (8003d28 <HAL_GPIO_Init+0x324>)
 8003ce2:	69bb      	ldr	r3, [r7, #24]
 8003ce4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003ce6:	69fb      	ldr	r3, [r7, #28]
 8003ce8:	3301      	adds	r3, #1
 8003cea:	61fb      	str	r3, [r7, #28]
 8003cec:	69fb      	ldr	r3, [r7, #28]
 8003cee:	2b0f      	cmp	r3, #15
 8003cf0:	f67f ae96 	bls.w	8003a20 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003cf4:	bf00      	nop
 8003cf6:	bf00      	nop
 8003cf8:	3724      	adds	r7, #36	; 0x24
 8003cfa:	46bd      	mov	sp, r7
 8003cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d00:	4770      	bx	lr
 8003d02:	bf00      	nop
 8003d04:	40023800 	.word	0x40023800
 8003d08:	40013800 	.word	0x40013800
 8003d0c:	40020000 	.word	0x40020000
 8003d10:	40020400 	.word	0x40020400
 8003d14:	40020800 	.word	0x40020800
 8003d18:	40020c00 	.word	0x40020c00
 8003d1c:	40021000 	.word	0x40021000
 8003d20:	40021400 	.word	0x40021400
 8003d24:	40021800 	.word	0x40021800
 8003d28:	40013c00 	.word	0x40013c00

08003d2c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003d2c:	b480      	push	{r7}
 8003d2e:	b083      	sub	sp, #12
 8003d30:	af00      	add	r7, sp, #0
 8003d32:	6078      	str	r0, [r7, #4]
 8003d34:	460b      	mov	r3, r1
 8003d36:	807b      	strh	r3, [r7, #2]
 8003d38:	4613      	mov	r3, r2
 8003d3a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003d3c:	787b      	ldrb	r3, [r7, #1]
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d003      	beq.n	8003d4a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003d42:	887a      	ldrh	r2, [r7, #2]
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003d48:	e003      	b.n	8003d52 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003d4a:	887b      	ldrh	r3, [r7, #2]
 8003d4c:	041a      	lsls	r2, r3, #16
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	619a      	str	r2, [r3, #24]
}
 8003d52:	bf00      	nop
 8003d54:	370c      	adds	r7, #12
 8003d56:	46bd      	mov	sp, r7
 8003d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d5c:	4770      	bx	lr

08003d5e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003d5e:	b480      	push	{r7}
 8003d60:	b085      	sub	sp, #20
 8003d62:	af00      	add	r7, sp, #0
 8003d64:	6078      	str	r0, [r7, #4]
 8003d66:	460b      	mov	r3, r1
 8003d68:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	695b      	ldr	r3, [r3, #20]
 8003d6e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003d70:	887a      	ldrh	r2, [r7, #2]
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	4013      	ands	r3, r2
 8003d76:	041a      	lsls	r2, r3, #16
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	43d9      	mvns	r1, r3
 8003d7c:	887b      	ldrh	r3, [r7, #2]
 8003d7e:	400b      	ands	r3, r1
 8003d80:	431a      	orrs	r2, r3
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	619a      	str	r2, [r3, #24]
}
 8003d86:	bf00      	nop
 8003d88:	3714      	adds	r7, #20
 8003d8a:	46bd      	mov	sp, r7
 8003d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d90:	4770      	bx	lr
	...

08003d94 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003d94:	b580      	push	{r7, lr}
 8003d96:	b084      	sub	sp, #16
 8003d98:	af00      	add	r7, sp, #0
 8003d9a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d101      	bne.n	8003da6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003da2:	2301      	movs	r3, #1
 8003da4:	e12b      	b.n	8003ffe <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003dac:	b2db      	uxtb	r3, r3
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d106      	bne.n	8003dc0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	2200      	movs	r2, #0
 8003db6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003dba:	6878      	ldr	r0, [r7, #4]
 8003dbc:	f7fd fa5a 	bl	8001274 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	2224      	movs	r2, #36	; 0x24
 8003dc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	681a      	ldr	r2, [r3, #0]
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	f022 0201 	bic.w	r2, r2, #1
 8003dd6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	681a      	ldr	r2, [r3, #0]
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003de6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	681a      	ldr	r2, [r3, #0]
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003df6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003df8:	f000 ff0a 	bl	8004c10 <HAL_RCC_GetPCLK1Freq>
 8003dfc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	685b      	ldr	r3, [r3, #4]
 8003e02:	4a81      	ldr	r2, [pc, #516]	; (8004008 <HAL_I2C_Init+0x274>)
 8003e04:	4293      	cmp	r3, r2
 8003e06:	d807      	bhi.n	8003e18 <HAL_I2C_Init+0x84>
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	4a80      	ldr	r2, [pc, #512]	; (800400c <HAL_I2C_Init+0x278>)
 8003e0c:	4293      	cmp	r3, r2
 8003e0e:	bf94      	ite	ls
 8003e10:	2301      	movls	r3, #1
 8003e12:	2300      	movhi	r3, #0
 8003e14:	b2db      	uxtb	r3, r3
 8003e16:	e006      	b.n	8003e26 <HAL_I2C_Init+0x92>
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	4a7d      	ldr	r2, [pc, #500]	; (8004010 <HAL_I2C_Init+0x27c>)
 8003e1c:	4293      	cmp	r3, r2
 8003e1e:	bf94      	ite	ls
 8003e20:	2301      	movls	r3, #1
 8003e22:	2300      	movhi	r3, #0
 8003e24:	b2db      	uxtb	r3, r3
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d001      	beq.n	8003e2e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003e2a:	2301      	movs	r3, #1
 8003e2c:	e0e7      	b.n	8003ffe <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	4a78      	ldr	r2, [pc, #480]	; (8004014 <HAL_I2C_Init+0x280>)
 8003e32:	fba2 2303 	umull	r2, r3, r2, r3
 8003e36:	0c9b      	lsrs	r3, r3, #18
 8003e38:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	685b      	ldr	r3, [r3, #4]
 8003e40:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	68ba      	ldr	r2, [r7, #8]
 8003e4a:	430a      	orrs	r2, r1
 8003e4c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	6a1b      	ldr	r3, [r3, #32]
 8003e54:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	685b      	ldr	r3, [r3, #4]
 8003e5c:	4a6a      	ldr	r2, [pc, #424]	; (8004008 <HAL_I2C_Init+0x274>)
 8003e5e:	4293      	cmp	r3, r2
 8003e60:	d802      	bhi.n	8003e68 <HAL_I2C_Init+0xd4>
 8003e62:	68bb      	ldr	r3, [r7, #8]
 8003e64:	3301      	adds	r3, #1
 8003e66:	e009      	b.n	8003e7c <HAL_I2C_Init+0xe8>
 8003e68:	68bb      	ldr	r3, [r7, #8]
 8003e6a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003e6e:	fb02 f303 	mul.w	r3, r2, r3
 8003e72:	4a69      	ldr	r2, [pc, #420]	; (8004018 <HAL_I2C_Init+0x284>)
 8003e74:	fba2 2303 	umull	r2, r3, r2, r3
 8003e78:	099b      	lsrs	r3, r3, #6
 8003e7a:	3301      	adds	r3, #1
 8003e7c:	687a      	ldr	r2, [r7, #4]
 8003e7e:	6812      	ldr	r2, [r2, #0]
 8003e80:	430b      	orrs	r3, r1
 8003e82:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	69db      	ldr	r3, [r3, #28]
 8003e8a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003e8e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	685b      	ldr	r3, [r3, #4]
 8003e96:	495c      	ldr	r1, [pc, #368]	; (8004008 <HAL_I2C_Init+0x274>)
 8003e98:	428b      	cmp	r3, r1
 8003e9a:	d819      	bhi.n	8003ed0 <HAL_I2C_Init+0x13c>
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	1e59      	subs	r1, r3, #1
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	685b      	ldr	r3, [r3, #4]
 8003ea4:	005b      	lsls	r3, r3, #1
 8003ea6:	fbb1 f3f3 	udiv	r3, r1, r3
 8003eaa:	1c59      	adds	r1, r3, #1
 8003eac:	f640 73fc 	movw	r3, #4092	; 0xffc
 8003eb0:	400b      	ands	r3, r1
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d00a      	beq.n	8003ecc <HAL_I2C_Init+0x138>
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	1e59      	subs	r1, r3, #1
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	685b      	ldr	r3, [r3, #4]
 8003ebe:	005b      	lsls	r3, r3, #1
 8003ec0:	fbb1 f3f3 	udiv	r3, r1, r3
 8003ec4:	3301      	adds	r3, #1
 8003ec6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003eca:	e051      	b.n	8003f70 <HAL_I2C_Init+0x1dc>
 8003ecc:	2304      	movs	r3, #4
 8003ece:	e04f      	b.n	8003f70 <HAL_I2C_Init+0x1dc>
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	689b      	ldr	r3, [r3, #8]
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d111      	bne.n	8003efc <HAL_I2C_Init+0x168>
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	1e58      	subs	r0, r3, #1
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	6859      	ldr	r1, [r3, #4]
 8003ee0:	460b      	mov	r3, r1
 8003ee2:	005b      	lsls	r3, r3, #1
 8003ee4:	440b      	add	r3, r1
 8003ee6:	fbb0 f3f3 	udiv	r3, r0, r3
 8003eea:	3301      	adds	r3, #1
 8003eec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	bf0c      	ite	eq
 8003ef4:	2301      	moveq	r3, #1
 8003ef6:	2300      	movne	r3, #0
 8003ef8:	b2db      	uxtb	r3, r3
 8003efa:	e012      	b.n	8003f22 <HAL_I2C_Init+0x18e>
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	1e58      	subs	r0, r3, #1
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	6859      	ldr	r1, [r3, #4]
 8003f04:	460b      	mov	r3, r1
 8003f06:	009b      	lsls	r3, r3, #2
 8003f08:	440b      	add	r3, r1
 8003f0a:	0099      	lsls	r1, r3, #2
 8003f0c:	440b      	add	r3, r1
 8003f0e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003f12:	3301      	adds	r3, #1
 8003f14:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	bf0c      	ite	eq
 8003f1c:	2301      	moveq	r3, #1
 8003f1e:	2300      	movne	r3, #0
 8003f20:	b2db      	uxtb	r3, r3
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d001      	beq.n	8003f2a <HAL_I2C_Init+0x196>
 8003f26:	2301      	movs	r3, #1
 8003f28:	e022      	b.n	8003f70 <HAL_I2C_Init+0x1dc>
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	689b      	ldr	r3, [r3, #8]
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d10e      	bne.n	8003f50 <HAL_I2C_Init+0x1bc>
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	1e58      	subs	r0, r3, #1
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	6859      	ldr	r1, [r3, #4]
 8003f3a:	460b      	mov	r3, r1
 8003f3c:	005b      	lsls	r3, r3, #1
 8003f3e:	440b      	add	r3, r1
 8003f40:	fbb0 f3f3 	udiv	r3, r0, r3
 8003f44:	3301      	adds	r3, #1
 8003f46:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003f4a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003f4e:	e00f      	b.n	8003f70 <HAL_I2C_Init+0x1dc>
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	1e58      	subs	r0, r3, #1
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	6859      	ldr	r1, [r3, #4]
 8003f58:	460b      	mov	r3, r1
 8003f5a:	009b      	lsls	r3, r3, #2
 8003f5c:	440b      	add	r3, r1
 8003f5e:	0099      	lsls	r1, r3, #2
 8003f60:	440b      	add	r3, r1
 8003f62:	fbb0 f3f3 	udiv	r3, r0, r3
 8003f66:	3301      	adds	r3, #1
 8003f68:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003f6c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003f70:	6879      	ldr	r1, [r7, #4]
 8003f72:	6809      	ldr	r1, [r1, #0]
 8003f74:	4313      	orrs	r3, r2
 8003f76:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	69da      	ldr	r2, [r3, #28]
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	6a1b      	ldr	r3, [r3, #32]
 8003f8a:	431a      	orrs	r2, r3
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	430a      	orrs	r2, r1
 8003f92:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	689b      	ldr	r3, [r3, #8]
 8003f9a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003f9e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003fa2:	687a      	ldr	r2, [r7, #4]
 8003fa4:	6911      	ldr	r1, [r2, #16]
 8003fa6:	687a      	ldr	r2, [r7, #4]
 8003fa8:	68d2      	ldr	r2, [r2, #12]
 8003faa:	4311      	orrs	r1, r2
 8003fac:	687a      	ldr	r2, [r7, #4]
 8003fae:	6812      	ldr	r2, [r2, #0]
 8003fb0:	430b      	orrs	r3, r1
 8003fb2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	68db      	ldr	r3, [r3, #12]
 8003fba:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	695a      	ldr	r2, [r3, #20]
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	699b      	ldr	r3, [r3, #24]
 8003fc6:	431a      	orrs	r2, r3
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	430a      	orrs	r2, r1
 8003fce:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	681a      	ldr	r2, [r3, #0]
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	f042 0201 	orr.w	r2, r2, #1
 8003fde:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	2200      	movs	r2, #0
 8003fe4:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	2220      	movs	r2, #32
 8003fea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	2200      	movs	r2, #0
 8003ff2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	2200      	movs	r2, #0
 8003ff8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003ffc:	2300      	movs	r3, #0
}
 8003ffe:	4618      	mov	r0, r3
 8004000:	3710      	adds	r7, #16
 8004002:	46bd      	mov	sp, r7
 8004004:	bd80      	pop	{r7, pc}
 8004006:	bf00      	nop
 8004008:	000186a0 	.word	0x000186a0
 800400c:	001e847f 	.word	0x001e847f
 8004010:	003d08ff 	.word	0x003d08ff
 8004014:	431bde83 	.word	0x431bde83
 8004018:	10624dd3 	.word	0x10624dd3

0800401c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800401c:	b580      	push	{r7, lr}
 800401e:	b08c      	sub	sp, #48	; 0x30
 8004020:	af02      	add	r7, sp, #8
 8004022:	60f8      	str	r0, [r7, #12]
 8004024:	4608      	mov	r0, r1
 8004026:	4611      	mov	r1, r2
 8004028:	461a      	mov	r2, r3
 800402a:	4603      	mov	r3, r0
 800402c:	817b      	strh	r3, [r7, #10]
 800402e:	460b      	mov	r3, r1
 8004030:	813b      	strh	r3, [r7, #8]
 8004032:	4613      	mov	r3, r2
 8004034:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004036:	f7fe ffbf 	bl	8002fb8 <HAL_GetTick>
 800403a:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004042:	b2db      	uxtb	r3, r3
 8004044:	2b20      	cmp	r3, #32
 8004046:	f040 8214 	bne.w	8004472 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800404a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800404c:	9300      	str	r3, [sp, #0]
 800404e:	2319      	movs	r3, #25
 8004050:	2201      	movs	r2, #1
 8004052:	497b      	ldr	r1, [pc, #492]	; (8004240 <HAL_I2C_Mem_Read+0x224>)
 8004054:	68f8      	ldr	r0, [r7, #12]
 8004056:	f000 fafb 	bl	8004650 <I2C_WaitOnFlagUntilTimeout>
 800405a:	4603      	mov	r3, r0
 800405c:	2b00      	cmp	r3, #0
 800405e:	d001      	beq.n	8004064 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8004060:	2302      	movs	r3, #2
 8004062:	e207      	b.n	8004474 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800406a:	2b01      	cmp	r3, #1
 800406c:	d101      	bne.n	8004072 <HAL_I2C_Mem_Read+0x56>
 800406e:	2302      	movs	r3, #2
 8004070:	e200      	b.n	8004474 <HAL_I2C_Mem_Read+0x458>
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	2201      	movs	r2, #1
 8004076:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	f003 0301 	and.w	r3, r3, #1
 8004084:	2b01      	cmp	r3, #1
 8004086:	d007      	beq.n	8004098 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	681a      	ldr	r2, [r3, #0]
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	f042 0201 	orr.w	r2, r2, #1
 8004096:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	681a      	ldr	r2, [r3, #0]
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80040a6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	2222      	movs	r2, #34	; 0x22
 80040ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	2240      	movs	r2, #64	; 0x40
 80040b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	2200      	movs	r2, #0
 80040bc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80040c2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80040c8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80040ce:	b29a      	uxth	r2, r3
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	4a5b      	ldr	r2, [pc, #364]	; (8004244 <HAL_I2C_Mem_Read+0x228>)
 80040d8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80040da:	88f8      	ldrh	r0, [r7, #6]
 80040dc:	893a      	ldrh	r2, [r7, #8]
 80040de:	8979      	ldrh	r1, [r7, #10]
 80040e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040e2:	9301      	str	r3, [sp, #4]
 80040e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80040e6:	9300      	str	r3, [sp, #0]
 80040e8:	4603      	mov	r3, r0
 80040ea:	68f8      	ldr	r0, [r7, #12]
 80040ec:	f000 f9c8 	bl	8004480 <I2C_RequestMemoryRead>
 80040f0:	4603      	mov	r3, r0
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d001      	beq.n	80040fa <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 80040f6:	2301      	movs	r3, #1
 80040f8:	e1bc      	b.n	8004474 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d113      	bne.n	800412a <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004102:	2300      	movs	r3, #0
 8004104:	623b      	str	r3, [r7, #32]
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	695b      	ldr	r3, [r3, #20]
 800410c:	623b      	str	r3, [r7, #32]
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	699b      	ldr	r3, [r3, #24]
 8004114:	623b      	str	r3, [r7, #32]
 8004116:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	681a      	ldr	r2, [r3, #0]
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004126:	601a      	str	r2, [r3, #0]
 8004128:	e190      	b.n	800444c <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800412e:	2b01      	cmp	r3, #1
 8004130:	d11b      	bne.n	800416a <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	681a      	ldr	r2, [r3, #0]
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004140:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004142:	2300      	movs	r3, #0
 8004144:	61fb      	str	r3, [r7, #28]
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	695b      	ldr	r3, [r3, #20]
 800414c:	61fb      	str	r3, [r7, #28]
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	699b      	ldr	r3, [r3, #24]
 8004154:	61fb      	str	r3, [r7, #28]
 8004156:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	681a      	ldr	r2, [r3, #0]
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004166:	601a      	str	r2, [r3, #0]
 8004168:	e170      	b.n	800444c <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800416e:	2b02      	cmp	r3, #2
 8004170:	d11b      	bne.n	80041aa <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	681a      	ldr	r2, [r3, #0]
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004180:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	681a      	ldr	r2, [r3, #0]
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004190:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004192:	2300      	movs	r3, #0
 8004194:	61bb      	str	r3, [r7, #24]
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	695b      	ldr	r3, [r3, #20]
 800419c:	61bb      	str	r3, [r7, #24]
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	699b      	ldr	r3, [r3, #24]
 80041a4:	61bb      	str	r3, [r7, #24]
 80041a6:	69bb      	ldr	r3, [r7, #24]
 80041a8:	e150      	b.n	800444c <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80041aa:	2300      	movs	r3, #0
 80041ac:	617b      	str	r3, [r7, #20]
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	695b      	ldr	r3, [r3, #20]
 80041b4:	617b      	str	r3, [r7, #20]
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	699b      	ldr	r3, [r3, #24]
 80041bc:	617b      	str	r3, [r7, #20]
 80041be:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80041c0:	e144      	b.n	800444c <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80041c6:	2b03      	cmp	r3, #3
 80041c8:	f200 80f1 	bhi.w	80043ae <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80041d0:	2b01      	cmp	r3, #1
 80041d2:	d123      	bne.n	800421c <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80041d4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80041d6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80041d8:	68f8      	ldr	r0, [r7, #12]
 80041da:	f000 fb9b 	bl	8004914 <I2C_WaitOnRXNEFlagUntilTimeout>
 80041de:	4603      	mov	r3, r0
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d001      	beq.n	80041e8 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 80041e4:	2301      	movs	r3, #1
 80041e6:	e145      	b.n	8004474 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	691a      	ldr	r2, [r3, #16]
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041f2:	b2d2      	uxtb	r2, r2
 80041f4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041fa:	1c5a      	adds	r2, r3, #1
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004204:	3b01      	subs	r3, #1
 8004206:	b29a      	uxth	r2, r3
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004210:	b29b      	uxth	r3, r3
 8004212:	3b01      	subs	r3, #1
 8004214:	b29a      	uxth	r2, r3
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	855a      	strh	r2, [r3, #42]	; 0x2a
 800421a:	e117      	b.n	800444c <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004220:	2b02      	cmp	r3, #2
 8004222:	d14e      	bne.n	80042c2 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004224:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004226:	9300      	str	r3, [sp, #0]
 8004228:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800422a:	2200      	movs	r2, #0
 800422c:	4906      	ldr	r1, [pc, #24]	; (8004248 <HAL_I2C_Mem_Read+0x22c>)
 800422e:	68f8      	ldr	r0, [r7, #12]
 8004230:	f000 fa0e 	bl	8004650 <I2C_WaitOnFlagUntilTimeout>
 8004234:	4603      	mov	r3, r0
 8004236:	2b00      	cmp	r3, #0
 8004238:	d008      	beq.n	800424c <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 800423a:	2301      	movs	r3, #1
 800423c:	e11a      	b.n	8004474 <HAL_I2C_Mem_Read+0x458>
 800423e:	bf00      	nop
 8004240:	00100002 	.word	0x00100002
 8004244:	ffff0000 	.word	0xffff0000
 8004248:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	681a      	ldr	r2, [r3, #0]
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800425a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	691a      	ldr	r2, [r3, #16]
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004266:	b2d2      	uxtb	r2, r2
 8004268:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800426e:	1c5a      	adds	r2, r3, #1
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004278:	3b01      	subs	r3, #1
 800427a:	b29a      	uxth	r2, r3
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004284:	b29b      	uxth	r3, r3
 8004286:	3b01      	subs	r3, #1
 8004288:	b29a      	uxth	r2, r3
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	691a      	ldr	r2, [r3, #16]
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004298:	b2d2      	uxtb	r2, r2
 800429a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042a0:	1c5a      	adds	r2, r3, #1
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80042aa:	3b01      	subs	r3, #1
 80042ac:	b29a      	uxth	r2, r3
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80042b6:	b29b      	uxth	r3, r3
 80042b8:	3b01      	subs	r3, #1
 80042ba:	b29a      	uxth	r2, r3
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	855a      	strh	r2, [r3, #42]	; 0x2a
 80042c0:	e0c4      	b.n	800444c <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80042c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042c4:	9300      	str	r3, [sp, #0]
 80042c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80042c8:	2200      	movs	r2, #0
 80042ca:	496c      	ldr	r1, [pc, #432]	; (800447c <HAL_I2C_Mem_Read+0x460>)
 80042cc:	68f8      	ldr	r0, [r7, #12]
 80042ce:	f000 f9bf 	bl	8004650 <I2C_WaitOnFlagUntilTimeout>
 80042d2:	4603      	mov	r3, r0
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d001      	beq.n	80042dc <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 80042d8:	2301      	movs	r3, #1
 80042da:	e0cb      	b.n	8004474 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	681a      	ldr	r2, [r3, #0]
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80042ea:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	691a      	ldr	r2, [r3, #16]
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042f6:	b2d2      	uxtb	r2, r2
 80042f8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042fe:	1c5a      	adds	r2, r3, #1
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004308:	3b01      	subs	r3, #1
 800430a:	b29a      	uxth	r2, r3
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004314:	b29b      	uxth	r3, r3
 8004316:	3b01      	subs	r3, #1
 8004318:	b29a      	uxth	r2, r3
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800431e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004320:	9300      	str	r3, [sp, #0]
 8004322:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004324:	2200      	movs	r2, #0
 8004326:	4955      	ldr	r1, [pc, #340]	; (800447c <HAL_I2C_Mem_Read+0x460>)
 8004328:	68f8      	ldr	r0, [r7, #12]
 800432a:	f000 f991 	bl	8004650 <I2C_WaitOnFlagUntilTimeout>
 800432e:	4603      	mov	r3, r0
 8004330:	2b00      	cmp	r3, #0
 8004332:	d001      	beq.n	8004338 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8004334:	2301      	movs	r3, #1
 8004336:	e09d      	b.n	8004474 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	681a      	ldr	r2, [r3, #0]
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004346:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	691a      	ldr	r2, [r3, #16]
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004352:	b2d2      	uxtb	r2, r2
 8004354:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800435a:	1c5a      	adds	r2, r3, #1
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004364:	3b01      	subs	r3, #1
 8004366:	b29a      	uxth	r2, r3
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004370:	b29b      	uxth	r3, r3
 8004372:	3b01      	subs	r3, #1
 8004374:	b29a      	uxth	r2, r3
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	691a      	ldr	r2, [r3, #16]
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004384:	b2d2      	uxtb	r2, r2
 8004386:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800438c:	1c5a      	adds	r2, r3, #1
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004396:	3b01      	subs	r3, #1
 8004398:	b29a      	uxth	r2, r3
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80043a2:	b29b      	uxth	r3, r3
 80043a4:	3b01      	subs	r3, #1
 80043a6:	b29a      	uxth	r2, r3
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	855a      	strh	r2, [r3, #42]	; 0x2a
 80043ac:	e04e      	b.n	800444c <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80043ae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80043b0:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80043b2:	68f8      	ldr	r0, [r7, #12]
 80043b4:	f000 faae 	bl	8004914 <I2C_WaitOnRXNEFlagUntilTimeout>
 80043b8:	4603      	mov	r3, r0
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d001      	beq.n	80043c2 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 80043be:	2301      	movs	r3, #1
 80043c0:	e058      	b.n	8004474 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	691a      	ldr	r2, [r3, #16]
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043cc:	b2d2      	uxtb	r2, r2
 80043ce:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043d4:	1c5a      	adds	r2, r3, #1
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80043de:	3b01      	subs	r3, #1
 80043e0:	b29a      	uxth	r2, r3
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80043ea:	b29b      	uxth	r3, r3
 80043ec:	3b01      	subs	r3, #1
 80043ee:	b29a      	uxth	r2, r3
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	695b      	ldr	r3, [r3, #20]
 80043fa:	f003 0304 	and.w	r3, r3, #4
 80043fe:	2b04      	cmp	r3, #4
 8004400:	d124      	bne.n	800444c <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004406:	2b03      	cmp	r3, #3
 8004408:	d107      	bne.n	800441a <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	681a      	ldr	r2, [r3, #0]
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004418:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	691a      	ldr	r2, [r3, #16]
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004424:	b2d2      	uxtb	r2, r2
 8004426:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800442c:	1c5a      	adds	r2, r3, #1
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004436:	3b01      	subs	r3, #1
 8004438:	b29a      	uxth	r2, r3
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004442:	b29b      	uxth	r3, r3
 8004444:	3b01      	subs	r3, #1
 8004446:	b29a      	uxth	r2, r3
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004450:	2b00      	cmp	r3, #0
 8004452:	f47f aeb6 	bne.w	80041c2 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	2220      	movs	r2, #32
 800445a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	2200      	movs	r2, #0
 8004462:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	2200      	movs	r2, #0
 800446a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800446e:	2300      	movs	r3, #0
 8004470:	e000      	b.n	8004474 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8004472:	2302      	movs	r3, #2
  }
}
 8004474:	4618      	mov	r0, r3
 8004476:	3728      	adds	r7, #40	; 0x28
 8004478:	46bd      	mov	sp, r7
 800447a:	bd80      	pop	{r7, pc}
 800447c:	00010004 	.word	0x00010004

08004480 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004480:	b580      	push	{r7, lr}
 8004482:	b088      	sub	sp, #32
 8004484:	af02      	add	r7, sp, #8
 8004486:	60f8      	str	r0, [r7, #12]
 8004488:	4608      	mov	r0, r1
 800448a:	4611      	mov	r1, r2
 800448c:	461a      	mov	r2, r3
 800448e:	4603      	mov	r3, r0
 8004490:	817b      	strh	r3, [r7, #10]
 8004492:	460b      	mov	r3, r1
 8004494:	813b      	strh	r3, [r7, #8]
 8004496:	4613      	mov	r3, r2
 8004498:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	681a      	ldr	r2, [r3, #0]
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80044a8:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	681a      	ldr	r2, [r3, #0]
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80044b8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80044ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044bc:	9300      	str	r3, [sp, #0]
 80044be:	6a3b      	ldr	r3, [r7, #32]
 80044c0:	2200      	movs	r2, #0
 80044c2:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80044c6:	68f8      	ldr	r0, [r7, #12]
 80044c8:	f000 f8c2 	bl	8004650 <I2C_WaitOnFlagUntilTimeout>
 80044cc:	4603      	mov	r3, r0
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d00d      	beq.n	80044ee <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80044dc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80044e0:	d103      	bne.n	80044ea <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80044e8:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80044ea:	2303      	movs	r3, #3
 80044ec:	e0aa      	b.n	8004644 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80044ee:	897b      	ldrh	r3, [r7, #10]
 80044f0:	b2db      	uxtb	r3, r3
 80044f2:	461a      	mov	r2, r3
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80044fc:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80044fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004500:	6a3a      	ldr	r2, [r7, #32]
 8004502:	4952      	ldr	r1, [pc, #328]	; (800464c <I2C_RequestMemoryRead+0x1cc>)
 8004504:	68f8      	ldr	r0, [r7, #12]
 8004506:	f000 f91d 	bl	8004744 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800450a:	4603      	mov	r3, r0
 800450c:	2b00      	cmp	r3, #0
 800450e:	d001      	beq.n	8004514 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8004510:	2301      	movs	r3, #1
 8004512:	e097      	b.n	8004644 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004514:	2300      	movs	r3, #0
 8004516:	617b      	str	r3, [r7, #20]
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	695b      	ldr	r3, [r3, #20]
 800451e:	617b      	str	r3, [r7, #20]
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	699b      	ldr	r3, [r3, #24]
 8004526:	617b      	str	r3, [r7, #20]
 8004528:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800452a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800452c:	6a39      	ldr	r1, [r7, #32]
 800452e:	68f8      	ldr	r0, [r7, #12]
 8004530:	f000 f9a8 	bl	8004884 <I2C_WaitOnTXEFlagUntilTimeout>
 8004534:	4603      	mov	r3, r0
 8004536:	2b00      	cmp	r3, #0
 8004538:	d00d      	beq.n	8004556 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800453e:	2b04      	cmp	r3, #4
 8004540:	d107      	bne.n	8004552 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	681a      	ldr	r2, [r3, #0]
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004550:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004552:	2301      	movs	r3, #1
 8004554:	e076      	b.n	8004644 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004556:	88fb      	ldrh	r3, [r7, #6]
 8004558:	2b01      	cmp	r3, #1
 800455a:	d105      	bne.n	8004568 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800455c:	893b      	ldrh	r3, [r7, #8]
 800455e:	b2da      	uxtb	r2, r3
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	611a      	str	r2, [r3, #16]
 8004566:	e021      	b.n	80045ac <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004568:	893b      	ldrh	r3, [r7, #8]
 800456a:	0a1b      	lsrs	r3, r3, #8
 800456c:	b29b      	uxth	r3, r3
 800456e:	b2da      	uxtb	r2, r3
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004576:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004578:	6a39      	ldr	r1, [r7, #32]
 800457a:	68f8      	ldr	r0, [r7, #12]
 800457c:	f000 f982 	bl	8004884 <I2C_WaitOnTXEFlagUntilTimeout>
 8004580:	4603      	mov	r3, r0
 8004582:	2b00      	cmp	r3, #0
 8004584:	d00d      	beq.n	80045a2 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800458a:	2b04      	cmp	r3, #4
 800458c:	d107      	bne.n	800459e <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	681a      	ldr	r2, [r3, #0]
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800459c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800459e:	2301      	movs	r3, #1
 80045a0:	e050      	b.n	8004644 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80045a2:	893b      	ldrh	r3, [r7, #8]
 80045a4:	b2da      	uxtb	r2, r3
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80045ac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80045ae:	6a39      	ldr	r1, [r7, #32]
 80045b0:	68f8      	ldr	r0, [r7, #12]
 80045b2:	f000 f967 	bl	8004884 <I2C_WaitOnTXEFlagUntilTimeout>
 80045b6:	4603      	mov	r3, r0
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d00d      	beq.n	80045d8 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045c0:	2b04      	cmp	r3, #4
 80045c2:	d107      	bne.n	80045d4 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	681a      	ldr	r2, [r3, #0]
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80045d2:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80045d4:	2301      	movs	r3, #1
 80045d6:	e035      	b.n	8004644 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	681a      	ldr	r2, [r3, #0]
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80045e6:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80045e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045ea:	9300      	str	r3, [sp, #0]
 80045ec:	6a3b      	ldr	r3, [r7, #32]
 80045ee:	2200      	movs	r2, #0
 80045f0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80045f4:	68f8      	ldr	r0, [r7, #12]
 80045f6:	f000 f82b 	bl	8004650 <I2C_WaitOnFlagUntilTimeout>
 80045fa:	4603      	mov	r3, r0
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d00d      	beq.n	800461c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800460a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800460e:	d103      	bne.n	8004618 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004616:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004618:	2303      	movs	r3, #3
 800461a:	e013      	b.n	8004644 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800461c:	897b      	ldrh	r3, [r7, #10]
 800461e:	b2db      	uxtb	r3, r3
 8004620:	f043 0301 	orr.w	r3, r3, #1
 8004624:	b2da      	uxtb	r2, r3
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800462c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800462e:	6a3a      	ldr	r2, [r7, #32]
 8004630:	4906      	ldr	r1, [pc, #24]	; (800464c <I2C_RequestMemoryRead+0x1cc>)
 8004632:	68f8      	ldr	r0, [r7, #12]
 8004634:	f000 f886 	bl	8004744 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004638:	4603      	mov	r3, r0
 800463a:	2b00      	cmp	r3, #0
 800463c:	d001      	beq.n	8004642 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800463e:	2301      	movs	r3, #1
 8004640:	e000      	b.n	8004644 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8004642:	2300      	movs	r3, #0
}
 8004644:	4618      	mov	r0, r3
 8004646:	3718      	adds	r7, #24
 8004648:	46bd      	mov	sp, r7
 800464a:	bd80      	pop	{r7, pc}
 800464c:	00010002 	.word	0x00010002

08004650 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004650:	b580      	push	{r7, lr}
 8004652:	b084      	sub	sp, #16
 8004654:	af00      	add	r7, sp, #0
 8004656:	60f8      	str	r0, [r7, #12]
 8004658:	60b9      	str	r1, [r7, #8]
 800465a:	603b      	str	r3, [r7, #0]
 800465c:	4613      	mov	r3, r2
 800465e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004660:	e048      	b.n	80046f4 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004662:	683b      	ldr	r3, [r7, #0]
 8004664:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004668:	d044      	beq.n	80046f4 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800466a:	f7fe fca5 	bl	8002fb8 <HAL_GetTick>
 800466e:	4602      	mov	r2, r0
 8004670:	69bb      	ldr	r3, [r7, #24]
 8004672:	1ad3      	subs	r3, r2, r3
 8004674:	683a      	ldr	r2, [r7, #0]
 8004676:	429a      	cmp	r2, r3
 8004678:	d302      	bcc.n	8004680 <I2C_WaitOnFlagUntilTimeout+0x30>
 800467a:	683b      	ldr	r3, [r7, #0]
 800467c:	2b00      	cmp	r3, #0
 800467e:	d139      	bne.n	80046f4 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004680:	68bb      	ldr	r3, [r7, #8]
 8004682:	0c1b      	lsrs	r3, r3, #16
 8004684:	b2db      	uxtb	r3, r3
 8004686:	2b01      	cmp	r3, #1
 8004688:	d10d      	bne.n	80046a6 <I2C_WaitOnFlagUntilTimeout+0x56>
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	695b      	ldr	r3, [r3, #20]
 8004690:	43da      	mvns	r2, r3
 8004692:	68bb      	ldr	r3, [r7, #8]
 8004694:	4013      	ands	r3, r2
 8004696:	b29b      	uxth	r3, r3
 8004698:	2b00      	cmp	r3, #0
 800469a:	bf0c      	ite	eq
 800469c:	2301      	moveq	r3, #1
 800469e:	2300      	movne	r3, #0
 80046a0:	b2db      	uxtb	r3, r3
 80046a2:	461a      	mov	r2, r3
 80046a4:	e00c      	b.n	80046c0 <I2C_WaitOnFlagUntilTimeout+0x70>
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	699b      	ldr	r3, [r3, #24]
 80046ac:	43da      	mvns	r2, r3
 80046ae:	68bb      	ldr	r3, [r7, #8]
 80046b0:	4013      	ands	r3, r2
 80046b2:	b29b      	uxth	r3, r3
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	bf0c      	ite	eq
 80046b8:	2301      	moveq	r3, #1
 80046ba:	2300      	movne	r3, #0
 80046bc:	b2db      	uxtb	r3, r3
 80046be:	461a      	mov	r2, r3
 80046c0:	79fb      	ldrb	r3, [r7, #7]
 80046c2:	429a      	cmp	r2, r3
 80046c4:	d116      	bne.n	80046f4 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	2200      	movs	r2, #0
 80046ca:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	2220      	movs	r2, #32
 80046d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	2200      	movs	r2, #0
 80046d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046e0:	f043 0220 	orr.w	r2, r3, #32
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	2200      	movs	r2, #0
 80046ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80046f0:	2301      	movs	r3, #1
 80046f2:	e023      	b.n	800473c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80046f4:	68bb      	ldr	r3, [r7, #8]
 80046f6:	0c1b      	lsrs	r3, r3, #16
 80046f8:	b2db      	uxtb	r3, r3
 80046fa:	2b01      	cmp	r3, #1
 80046fc:	d10d      	bne.n	800471a <I2C_WaitOnFlagUntilTimeout+0xca>
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	695b      	ldr	r3, [r3, #20]
 8004704:	43da      	mvns	r2, r3
 8004706:	68bb      	ldr	r3, [r7, #8]
 8004708:	4013      	ands	r3, r2
 800470a:	b29b      	uxth	r3, r3
 800470c:	2b00      	cmp	r3, #0
 800470e:	bf0c      	ite	eq
 8004710:	2301      	moveq	r3, #1
 8004712:	2300      	movne	r3, #0
 8004714:	b2db      	uxtb	r3, r3
 8004716:	461a      	mov	r2, r3
 8004718:	e00c      	b.n	8004734 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	699b      	ldr	r3, [r3, #24]
 8004720:	43da      	mvns	r2, r3
 8004722:	68bb      	ldr	r3, [r7, #8]
 8004724:	4013      	ands	r3, r2
 8004726:	b29b      	uxth	r3, r3
 8004728:	2b00      	cmp	r3, #0
 800472a:	bf0c      	ite	eq
 800472c:	2301      	moveq	r3, #1
 800472e:	2300      	movne	r3, #0
 8004730:	b2db      	uxtb	r3, r3
 8004732:	461a      	mov	r2, r3
 8004734:	79fb      	ldrb	r3, [r7, #7]
 8004736:	429a      	cmp	r2, r3
 8004738:	d093      	beq.n	8004662 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800473a:	2300      	movs	r3, #0
}
 800473c:	4618      	mov	r0, r3
 800473e:	3710      	adds	r7, #16
 8004740:	46bd      	mov	sp, r7
 8004742:	bd80      	pop	{r7, pc}

08004744 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004744:	b580      	push	{r7, lr}
 8004746:	b084      	sub	sp, #16
 8004748:	af00      	add	r7, sp, #0
 800474a:	60f8      	str	r0, [r7, #12]
 800474c:	60b9      	str	r1, [r7, #8]
 800474e:	607a      	str	r2, [r7, #4]
 8004750:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004752:	e071      	b.n	8004838 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	695b      	ldr	r3, [r3, #20]
 800475a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800475e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004762:	d123      	bne.n	80047ac <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	681a      	ldr	r2, [r3, #0]
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004772:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800477c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	2200      	movs	r2, #0
 8004782:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	2220      	movs	r2, #32
 8004788:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	2200      	movs	r2, #0
 8004790:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004798:	f043 0204 	orr.w	r2, r3, #4
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	2200      	movs	r2, #0
 80047a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80047a8:	2301      	movs	r3, #1
 80047aa:	e067      	b.n	800487c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047b2:	d041      	beq.n	8004838 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80047b4:	f7fe fc00 	bl	8002fb8 <HAL_GetTick>
 80047b8:	4602      	mov	r2, r0
 80047ba:	683b      	ldr	r3, [r7, #0]
 80047bc:	1ad3      	subs	r3, r2, r3
 80047be:	687a      	ldr	r2, [r7, #4]
 80047c0:	429a      	cmp	r2, r3
 80047c2:	d302      	bcc.n	80047ca <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d136      	bne.n	8004838 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80047ca:	68bb      	ldr	r3, [r7, #8]
 80047cc:	0c1b      	lsrs	r3, r3, #16
 80047ce:	b2db      	uxtb	r3, r3
 80047d0:	2b01      	cmp	r3, #1
 80047d2:	d10c      	bne.n	80047ee <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	695b      	ldr	r3, [r3, #20]
 80047da:	43da      	mvns	r2, r3
 80047dc:	68bb      	ldr	r3, [r7, #8]
 80047de:	4013      	ands	r3, r2
 80047e0:	b29b      	uxth	r3, r3
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	bf14      	ite	ne
 80047e6:	2301      	movne	r3, #1
 80047e8:	2300      	moveq	r3, #0
 80047ea:	b2db      	uxtb	r3, r3
 80047ec:	e00b      	b.n	8004806 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	699b      	ldr	r3, [r3, #24]
 80047f4:	43da      	mvns	r2, r3
 80047f6:	68bb      	ldr	r3, [r7, #8]
 80047f8:	4013      	ands	r3, r2
 80047fa:	b29b      	uxth	r3, r3
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	bf14      	ite	ne
 8004800:	2301      	movne	r3, #1
 8004802:	2300      	moveq	r3, #0
 8004804:	b2db      	uxtb	r3, r3
 8004806:	2b00      	cmp	r3, #0
 8004808:	d016      	beq.n	8004838 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	2200      	movs	r2, #0
 800480e:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	2220      	movs	r2, #32
 8004814:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	2200      	movs	r2, #0
 800481c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004824:	f043 0220 	orr.w	r2, r3, #32
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	2200      	movs	r2, #0
 8004830:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8004834:	2301      	movs	r3, #1
 8004836:	e021      	b.n	800487c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004838:	68bb      	ldr	r3, [r7, #8]
 800483a:	0c1b      	lsrs	r3, r3, #16
 800483c:	b2db      	uxtb	r3, r3
 800483e:	2b01      	cmp	r3, #1
 8004840:	d10c      	bne.n	800485c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	695b      	ldr	r3, [r3, #20]
 8004848:	43da      	mvns	r2, r3
 800484a:	68bb      	ldr	r3, [r7, #8]
 800484c:	4013      	ands	r3, r2
 800484e:	b29b      	uxth	r3, r3
 8004850:	2b00      	cmp	r3, #0
 8004852:	bf14      	ite	ne
 8004854:	2301      	movne	r3, #1
 8004856:	2300      	moveq	r3, #0
 8004858:	b2db      	uxtb	r3, r3
 800485a:	e00b      	b.n	8004874 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	699b      	ldr	r3, [r3, #24]
 8004862:	43da      	mvns	r2, r3
 8004864:	68bb      	ldr	r3, [r7, #8]
 8004866:	4013      	ands	r3, r2
 8004868:	b29b      	uxth	r3, r3
 800486a:	2b00      	cmp	r3, #0
 800486c:	bf14      	ite	ne
 800486e:	2301      	movne	r3, #1
 8004870:	2300      	moveq	r3, #0
 8004872:	b2db      	uxtb	r3, r3
 8004874:	2b00      	cmp	r3, #0
 8004876:	f47f af6d 	bne.w	8004754 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800487a:	2300      	movs	r3, #0
}
 800487c:	4618      	mov	r0, r3
 800487e:	3710      	adds	r7, #16
 8004880:	46bd      	mov	sp, r7
 8004882:	bd80      	pop	{r7, pc}

08004884 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004884:	b580      	push	{r7, lr}
 8004886:	b084      	sub	sp, #16
 8004888:	af00      	add	r7, sp, #0
 800488a:	60f8      	str	r0, [r7, #12]
 800488c:	60b9      	str	r1, [r7, #8]
 800488e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004890:	e034      	b.n	80048fc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004892:	68f8      	ldr	r0, [r7, #12]
 8004894:	f000 f89b 	bl	80049ce <I2C_IsAcknowledgeFailed>
 8004898:	4603      	mov	r3, r0
 800489a:	2b00      	cmp	r3, #0
 800489c:	d001      	beq.n	80048a2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800489e:	2301      	movs	r3, #1
 80048a0:	e034      	b.n	800490c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80048a2:	68bb      	ldr	r3, [r7, #8]
 80048a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80048a8:	d028      	beq.n	80048fc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80048aa:	f7fe fb85 	bl	8002fb8 <HAL_GetTick>
 80048ae:	4602      	mov	r2, r0
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	1ad3      	subs	r3, r2, r3
 80048b4:	68ba      	ldr	r2, [r7, #8]
 80048b6:	429a      	cmp	r2, r3
 80048b8:	d302      	bcc.n	80048c0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80048ba:	68bb      	ldr	r3, [r7, #8]
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d11d      	bne.n	80048fc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	695b      	ldr	r3, [r3, #20]
 80048c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80048ca:	2b80      	cmp	r3, #128	; 0x80
 80048cc:	d016      	beq.n	80048fc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	2200      	movs	r2, #0
 80048d2:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	2220      	movs	r2, #32
 80048d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	2200      	movs	r2, #0
 80048e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048e8:	f043 0220 	orr.w	r2, r3, #32
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	2200      	movs	r2, #0
 80048f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80048f8:	2301      	movs	r3, #1
 80048fa:	e007      	b.n	800490c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	695b      	ldr	r3, [r3, #20]
 8004902:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004906:	2b80      	cmp	r3, #128	; 0x80
 8004908:	d1c3      	bne.n	8004892 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800490a:	2300      	movs	r3, #0
}
 800490c:	4618      	mov	r0, r3
 800490e:	3710      	adds	r7, #16
 8004910:	46bd      	mov	sp, r7
 8004912:	bd80      	pop	{r7, pc}

08004914 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004914:	b580      	push	{r7, lr}
 8004916:	b084      	sub	sp, #16
 8004918:	af00      	add	r7, sp, #0
 800491a:	60f8      	str	r0, [r7, #12]
 800491c:	60b9      	str	r1, [r7, #8]
 800491e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004920:	e049      	b.n	80049b6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	695b      	ldr	r3, [r3, #20]
 8004928:	f003 0310 	and.w	r3, r3, #16
 800492c:	2b10      	cmp	r3, #16
 800492e:	d119      	bne.n	8004964 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	f06f 0210 	mvn.w	r2, #16
 8004938:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	2200      	movs	r2, #0
 800493e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	2220      	movs	r2, #32
 8004944:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	2200      	movs	r2, #0
 800494c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	2200      	movs	r2, #0
 800495c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004960:	2301      	movs	r3, #1
 8004962:	e030      	b.n	80049c6 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004964:	f7fe fb28 	bl	8002fb8 <HAL_GetTick>
 8004968:	4602      	mov	r2, r0
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	1ad3      	subs	r3, r2, r3
 800496e:	68ba      	ldr	r2, [r7, #8]
 8004970:	429a      	cmp	r2, r3
 8004972:	d302      	bcc.n	800497a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004974:	68bb      	ldr	r3, [r7, #8]
 8004976:	2b00      	cmp	r3, #0
 8004978:	d11d      	bne.n	80049b6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	695b      	ldr	r3, [r3, #20]
 8004980:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004984:	2b40      	cmp	r3, #64	; 0x40
 8004986:	d016      	beq.n	80049b6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	2200      	movs	r2, #0
 800498c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	2220      	movs	r2, #32
 8004992:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	2200      	movs	r2, #0
 800499a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049a2:	f043 0220 	orr.w	r2, r3, #32
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	2200      	movs	r2, #0
 80049ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80049b2:	2301      	movs	r3, #1
 80049b4:	e007      	b.n	80049c6 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	695b      	ldr	r3, [r3, #20]
 80049bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80049c0:	2b40      	cmp	r3, #64	; 0x40
 80049c2:	d1ae      	bne.n	8004922 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80049c4:	2300      	movs	r3, #0
}
 80049c6:	4618      	mov	r0, r3
 80049c8:	3710      	adds	r7, #16
 80049ca:	46bd      	mov	sp, r7
 80049cc:	bd80      	pop	{r7, pc}

080049ce <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80049ce:	b480      	push	{r7}
 80049d0:	b083      	sub	sp, #12
 80049d2:	af00      	add	r7, sp, #0
 80049d4:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	695b      	ldr	r3, [r3, #20]
 80049dc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80049e0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80049e4:	d11b      	bne.n	8004a1e <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80049ee:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	2200      	movs	r2, #0
 80049f4:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	2220      	movs	r2, #32
 80049fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	2200      	movs	r2, #0
 8004a02:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a0a:	f043 0204 	orr.w	r2, r3, #4
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	2200      	movs	r2, #0
 8004a16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8004a1a:	2301      	movs	r3, #1
 8004a1c:	e000      	b.n	8004a20 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004a1e:	2300      	movs	r3, #0
}
 8004a20:	4618      	mov	r0, r3
 8004a22:	370c      	adds	r7, #12
 8004a24:	46bd      	mov	sp, r7
 8004a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a2a:	4770      	bx	lr

08004a2c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004a2c:	b580      	push	{r7, lr}
 8004a2e:	b084      	sub	sp, #16
 8004a30:	af00      	add	r7, sp, #0
 8004a32:	6078      	str	r0, [r7, #4]
 8004a34:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d101      	bne.n	8004a40 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004a3c:	2301      	movs	r3, #1
 8004a3e:	e0cc      	b.n	8004bda <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004a40:	4b68      	ldr	r3, [pc, #416]	; (8004be4 <HAL_RCC_ClockConfig+0x1b8>)
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	f003 030f 	and.w	r3, r3, #15
 8004a48:	683a      	ldr	r2, [r7, #0]
 8004a4a:	429a      	cmp	r2, r3
 8004a4c:	d90c      	bls.n	8004a68 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a4e:	4b65      	ldr	r3, [pc, #404]	; (8004be4 <HAL_RCC_ClockConfig+0x1b8>)
 8004a50:	683a      	ldr	r2, [r7, #0]
 8004a52:	b2d2      	uxtb	r2, r2
 8004a54:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004a56:	4b63      	ldr	r3, [pc, #396]	; (8004be4 <HAL_RCC_ClockConfig+0x1b8>)
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	f003 030f 	and.w	r3, r3, #15
 8004a5e:	683a      	ldr	r2, [r7, #0]
 8004a60:	429a      	cmp	r2, r3
 8004a62:	d001      	beq.n	8004a68 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004a64:	2301      	movs	r3, #1
 8004a66:	e0b8      	b.n	8004bda <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	f003 0302 	and.w	r3, r3, #2
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d020      	beq.n	8004ab6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	f003 0304 	and.w	r3, r3, #4
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d005      	beq.n	8004a8c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004a80:	4b59      	ldr	r3, [pc, #356]	; (8004be8 <HAL_RCC_ClockConfig+0x1bc>)
 8004a82:	689b      	ldr	r3, [r3, #8]
 8004a84:	4a58      	ldr	r2, [pc, #352]	; (8004be8 <HAL_RCC_ClockConfig+0x1bc>)
 8004a86:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004a8a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	f003 0308 	and.w	r3, r3, #8
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d005      	beq.n	8004aa4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004a98:	4b53      	ldr	r3, [pc, #332]	; (8004be8 <HAL_RCC_ClockConfig+0x1bc>)
 8004a9a:	689b      	ldr	r3, [r3, #8]
 8004a9c:	4a52      	ldr	r2, [pc, #328]	; (8004be8 <HAL_RCC_ClockConfig+0x1bc>)
 8004a9e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004aa2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004aa4:	4b50      	ldr	r3, [pc, #320]	; (8004be8 <HAL_RCC_ClockConfig+0x1bc>)
 8004aa6:	689b      	ldr	r3, [r3, #8]
 8004aa8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	689b      	ldr	r3, [r3, #8]
 8004ab0:	494d      	ldr	r1, [pc, #308]	; (8004be8 <HAL_RCC_ClockConfig+0x1bc>)
 8004ab2:	4313      	orrs	r3, r2
 8004ab4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	f003 0301 	and.w	r3, r3, #1
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d044      	beq.n	8004b4c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	685b      	ldr	r3, [r3, #4]
 8004ac6:	2b01      	cmp	r3, #1
 8004ac8:	d107      	bne.n	8004ada <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004aca:	4b47      	ldr	r3, [pc, #284]	; (8004be8 <HAL_RCC_ClockConfig+0x1bc>)
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d119      	bne.n	8004b0a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004ad6:	2301      	movs	r3, #1
 8004ad8:	e07f      	b.n	8004bda <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	685b      	ldr	r3, [r3, #4]
 8004ade:	2b02      	cmp	r3, #2
 8004ae0:	d003      	beq.n	8004aea <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004ae6:	2b03      	cmp	r3, #3
 8004ae8:	d107      	bne.n	8004afa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004aea:	4b3f      	ldr	r3, [pc, #252]	; (8004be8 <HAL_RCC_ClockConfig+0x1bc>)
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d109      	bne.n	8004b0a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004af6:	2301      	movs	r3, #1
 8004af8:	e06f      	b.n	8004bda <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004afa:	4b3b      	ldr	r3, [pc, #236]	; (8004be8 <HAL_RCC_ClockConfig+0x1bc>)
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	f003 0302 	and.w	r3, r3, #2
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d101      	bne.n	8004b0a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004b06:	2301      	movs	r3, #1
 8004b08:	e067      	b.n	8004bda <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004b0a:	4b37      	ldr	r3, [pc, #220]	; (8004be8 <HAL_RCC_ClockConfig+0x1bc>)
 8004b0c:	689b      	ldr	r3, [r3, #8]
 8004b0e:	f023 0203 	bic.w	r2, r3, #3
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	685b      	ldr	r3, [r3, #4]
 8004b16:	4934      	ldr	r1, [pc, #208]	; (8004be8 <HAL_RCC_ClockConfig+0x1bc>)
 8004b18:	4313      	orrs	r3, r2
 8004b1a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004b1c:	f7fe fa4c 	bl	8002fb8 <HAL_GetTick>
 8004b20:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b22:	e00a      	b.n	8004b3a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004b24:	f7fe fa48 	bl	8002fb8 <HAL_GetTick>
 8004b28:	4602      	mov	r2, r0
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	1ad3      	subs	r3, r2, r3
 8004b2e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b32:	4293      	cmp	r3, r2
 8004b34:	d901      	bls.n	8004b3a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004b36:	2303      	movs	r3, #3
 8004b38:	e04f      	b.n	8004bda <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b3a:	4b2b      	ldr	r3, [pc, #172]	; (8004be8 <HAL_RCC_ClockConfig+0x1bc>)
 8004b3c:	689b      	ldr	r3, [r3, #8]
 8004b3e:	f003 020c 	and.w	r2, r3, #12
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	685b      	ldr	r3, [r3, #4]
 8004b46:	009b      	lsls	r3, r3, #2
 8004b48:	429a      	cmp	r2, r3
 8004b4a:	d1eb      	bne.n	8004b24 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004b4c:	4b25      	ldr	r3, [pc, #148]	; (8004be4 <HAL_RCC_ClockConfig+0x1b8>)
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	f003 030f 	and.w	r3, r3, #15
 8004b54:	683a      	ldr	r2, [r7, #0]
 8004b56:	429a      	cmp	r2, r3
 8004b58:	d20c      	bcs.n	8004b74 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004b5a:	4b22      	ldr	r3, [pc, #136]	; (8004be4 <HAL_RCC_ClockConfig+0x1b8>)
 8004b5c:	683a      	ldr	r2, [r7, #0]
 8004b5e:	b2d2      	uxtb	r2, r2
 8004b60:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b62:	4b20      	ldr	r3, [pc, #128]	; (8004be4 <HAL_RCC_ClockConfig+0x1b8>)
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	f003 030f 	and.w	r3, r3, #15
 8004b6a:	683a      	ldr	r2, [r7, #0]
 8004b6c:	429a      	cmp	r2, r3
 8004b6e:	d001      	beq.n	8004b74 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004b70:	2301      	movs	r3, #1
 8004b72:	e032      	b.n	8004bda <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	f003 0304 	and.w	r3, r3, #4
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d008      	beq.n	8004b92 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004b80:	4b19      	ldr	r3, [pc, #100]	; (8004be8 <HAL_RCC_ClockConfig+0x1bc>)
 8004b82:	689b      	ldr	r3, [r3, #8]
 8004b84:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	68db      	ldr	r3, [r3, #12]
 8004b8c:	4916      	ldr	r1, [pc, #88]	; (8004be8 <HAL_RCC_ClockConfig+0x1bc>)
 8004b8e:	4313      	orrs	r3, r2
 8004b90:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	f003 0308 	and.w	r3, r3, #8
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d009      	beq.n	8004bb2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004b9e:	4b12      	ldr	r3, [pc, #72]	; (8004be8 <HAL_RCC_ClockConfig+0x1bc>)
 8004ba0:	689b      	ldr	r3, [r3, #8]
 8004ba2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	691b      	ldr	r3, [r3, #16]
 8004baa:	00db      	lsls	r3, r3, #3
 8004bac:	490e      	ldr	r1, [pc, #56]	; (8004be8 <HAL_RCC_ClockConfig+0x1bc>)
 8004bae:	4313      	orrs	r3, r2
 8004bb0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004bb2:	f000 f855 	bl	8004c60 <HAL_RCC_GetSysClockFreq>
 8004bb6:	4602      	mov	r2, r0
 8004bb8:	4b0b      	ldr	r3, [pc, #44]	; (8004be8 <HAL_RCC_ClockConfig+0x1bc>)
 8004bba:	689b      	ldr	r3, [r3, #8]
 8004bbc:	091b      	lsrs	r3, r3, #4
 8004bbe:	f003 030f 	and.w	r3, r3, #15
 8004bc2:	490a      	ldr	r1, [pc, #40]	; (8004bec <HAL_RCC_ClockConfig+0x1c0>)
 8004bc4:	5ccb      	ldrb	r3, [r1, r3]
 8004bc6:	fa22 f303 	lsr.w	r3, r2, r3
 8004bca:	4a09      	ldr	r2, [pc, #36]	; (8004bf0 <HAL_RCC_ClockConfig+0x1c4>)
 8004bcc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004bce:	4b09      	ldr	r3, [pc, #36]	; (8004bf4 <HAL_RCC_ClockConfig+0x1c8>)
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	4618      	mov	r0, r3
 8004bd4:	f7fe f9ac 	bl	8002f30 <HAL_InitTick>

  return HAL_OK;
 8004bd8:	2300      	movs	r3, #0
}
 8004bda:	4618      	mov	r0, r3
 8004bdc:	3710      	adds	r7, #16
 8004bde:	46bd      	mov	sp, r7
 8004be0:	bd80      	pop	{r7, pc}
 8004be2:	bf00      	nop
 8004be4:	40023c00 	.word	0x40023c00
 8004be8:	40023800 	.word	0x40023800
 8004bec:	08008170 	.word	0x08008170
 8004bf0:	20000000 	.word	0x20000000
 8004bf4:	20000004 	.word	0x20000004

08004bf8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004bf8:	b480      	push	{r7}
 8004bfa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004bfc:	4b03      	ldr	r3, [pc, #12]	; (8004c0c <HAL_RCC_GetHCLKFreq+0x14>)
 8004bfe:	681b      	ldr	r3, [r3, #0]
}
 8004c00:	4618      	mov	r0, r3
 8004c02:	46bd      	mov	sp, r7
 8004c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c08:	4770      	bx	lr
 8004c0a:	bf00      	nop
 8004c0c:	20000000 	.word	0x20000000

08004c10 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004c10:	b580      	push	{r7, lr}
 8004c12:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004c14:	f7ff fff0 	bl	8004bf8 <HAL_RCC_GetHCLKFreq>
 8004c18:	4602      	mov	r2, r0
 8004c1a:	4b05      	ldr	r3, [pc, #20]	; (8004c30 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004c1c:	689b      	ldr	r3, [r3, #8]
 8004c1e:	0a9b      	lsrs	r3, r3, #10
 8004c20:	f003 0307 	and.w	r3, r3, #7
 8004c24:	4903      	ldr	r1, [pc, #12]	; (8004c34 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004c26:	5ccb      	ldrb	r3, [r1, r3]
 8004c28:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004c2c:	4618      	mov	r0, r3
 8004c2e:	bd80      	pop	{r7, pc}
 8004c30:	40023800 	.word	0x40023800
 8004c34:	08008180 	.word	0x08008180

08004c38 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004c38:	b580      	push	{r7, lr}
 8004c3a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004c3c:	f7ff ffdc 	bl	8004bf8 <HAL_RCC_GetHCLKFreq>
 8004c40:	4602      	mov	r2, r0
 8004c42:	4b05      	ldr	r3, [pc, #20]	; (8004c58 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004c44:	689b      	ldr	r3, [r3, #8]
 8004c46:	0b5b      	lsrs	r3, r3, #13
 8004c48:	f003 0307 	and.w	r3, r3, #7
 8004c4c:	4903      	ldr	r1, [pc, #12]	; (8004c5c <HAL_RCC_GetPCLK2Freq+0x24>)
 8004c4e:	5ccb      	ldrb	r3, [r1, r3]
 8004c50:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004c54:	4618      	mov	r0, r3
 8004c56:	bd80      	pop	{r7, pc}
 8004c58:	40023800 	.word	0x40023800
 8004c5c:	08008180 	.word	0x08008180

08004c60 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004c60:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004c64:	b0ae      	sub	sp, #184	; 0xb8
 8004c66:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004c68:	2300      	movs	r3, #0
 8004c6a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 8004c6e:	2300      	movs	r3, #0
 8004c70:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 8004c74:	2300      	movs	r3, #0
 8004c76:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 8004c7a:	2300      	movs	r3, #0
 8004c7c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 8004c80:	2300      	movs	r3, #0
 8004c82:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004c86:	4bcb      	ldr	r3, [pc, #812]	; (8004fb4 <HAL_RCC_GetSysClockFreq+0x354>)
 8004c88:	689b      	ldr	r3, [r3, #8]
 8004c8a:	f003 030c 	and.w	r3, r3, #12
 8004c8e:	2b0c      	cmp	r3, #12
 8004c90:	f200 8206 	bhi.w	80050a0 <HAL_RCC_GetSysClockFreq+0x440>
 8004c94:	a201      	add	r2, pc, #4	; (adr r2, 8004c9c <HAL_RCC_GetSysClockFreq+0x3c>)
 8004c96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c9a:	bf00      	nop
 8004c9c:	08004cd1 	.word	0x08004cd1
 8004ca0:	080050a1 	.word	0x080050a1
 8004ca4:	080050a1 	.word	0x080050a1
 8004ca8:	080050a1 	.word	0x080050a1
 8004cac:	08004cd9 	.word	0x08004cd9
 8004cb0:	080050a1 	.word	0x080050a1
 8004cb4:	080050a1 	.word	0x080050a1
 8004cb8:	080050a1 	.word	0x080050a1
 8004cbc:	08004ce1 	.word	0x08004ce1
 8004cc0:	080050a1 	.word	0x080050a1
 8004cc4:	080050a1 	.word	0x080050a1
 8004cc8:	080050a1 	.word	0x080050a1
 8004ccc:	08004ed1 	.word	0x08004ed1
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004cd0:	4bb9      	ldr	r3, [pc, #740]	; (8004fb8 <HAL_RCC_GetSysClockFreq+0x358>)
 8004cd2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 8004cd6:	e1e7      	b.n	80050a8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004cd8:	4bb8      	ldr	r3, [pc, #736]	; (8004fbc <HAL_RCC_GetSysClockFreq+0x35c>)
 8004cda:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8004cde:	e1e3      	b.n	80050a8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004ce0:	4bb4      	ldr	r3, [pc, #720]	; (8004fb4 <HAL_RCC_GetSysClockFreq+0x354>)
 8004ce2:	685b      	ldr	r3, [r3, #4]
 8004ce4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004ce8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004cec:	4bb1      	ldr	r3, [pc, #708]	; (8004fb4 <HAL_RCC_GetSysClockFreq+0x354>)
 8004cee:	685b      	ldr	r3, [r3, #4]
 8004cf0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d071      	beq.n	8004ddc <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004cf8:	4bae      	ldr	r3, [pc, #696]	; (8004fb4 <HAL_RCC_GetSysClockFreq+0x354>)
 8004cfa:	685b      	ldr	r3, [r3, #4]
 8004cfc:	099b      	lsrs	r3, r3, #6
 8004cfe:	2200      	movs	r2, #0
 8004d00:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8004d04:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8004d08:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004d0c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004d10:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8004d14:	2300      	movs	r3, #0
 8004d16:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8004d1a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8004d1e:	4622      	mov	r2, r4
 8004d20:	462b      	mov	r3, r5
 8004d22:	f04f 0000 	mov.w	r0, #0
 8004d26:	f04f 0100 	mov.w	r1, #0
 8004d2a:	0159      	lsls	r1, r3, #5
 8004d2c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004d30:	0150      	lsls	r0, r2, #5
 8004d32:	4602      	mov	r2, r0
 8004d34:	460b      	mov	r3, r1
 8004d36:	4621      	mov	r1, r4
 8004d38:	1a51      	subs	r1, r2, r1
 8004d3a:	6439      	str	r1, [r7, #64]	; 0x40
 8004d3c:	4629      	mov	r1, r5
 8004d3e:	eb63 0301 	sbc.w	r3, r3, r1
 8004d42:	647b      	str	r3, [r7, #68]	; 0x44
 8004d44:	f04f 0200 	mov.w	r2, #0
 8004d48:	f04f 0300 	mov.w	r3, #0
 8004d4c:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 8004d50:	4649      	mov	r1, r9
 8004d52:	018b      	lsls	r3, r1, #6
 8004d54:	4641      	mov	r1, r8
 8004d56:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004d5a:	4641      	mov	r1, r8
 8004d5c:	018a      	lsls	r2, r1, #6
 8004d5e:	4641      	mov	r1, r8
 8004d60:	1a51      	subs	r1, r2, r1
 8004d62:	63b9      	str	r1, [r7, #56]	; 0x38
 8004d64:	4649      	mov	r1, r9
 8004d66:	eb63 0301 	sbc.w	r3, r3, r1
 8004d6a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004d6c:	f04f 0200 	mov.w	r2, #0
 8004d70:	f04f 0300 	mov.w	r3, #0
 8004d74:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 8004d78:	4649      	mov	r1, r9
 8004d7a:	00cb      	lsls	r3, r1, #3
 8004d7c:	4641      	mov	r1, r8
 8004d7e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004d82:	4641      	mov	r1, r8
 8004d84:	00ca      	lsls	r2, r1, #3
 8004d86:	4610      	mov	r0, r2
 8004d88:	4619      	mov	r1, r3
 8004d8a:	4603      	mov	r3, r0
 8004d8c:	4622      	mov	r2, r4
 8004d8e:	189b      	adds	r3, r3, r2
 8004d90:	633b      	str	r3, [r7, #48]	; 0x30
 8004d92:	462b      	mov	r3, r5
 8004d94:	460a      	mov	r2, r1
 8004d96:	eb42 0303 	adc.w	r3, r2, r3
 8004d9a:	637b      	str	r3, [r7, #52]	; 0x34
 8004d9c:	f04f 0200 	mov.w	r2, #0
 8004da0:	f04f 0300 	mov.w	r3, #0
 8004da4:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8004da8:	4629      	mov	r1, r5
 8004daa:	024b      	lsls	r3, r1, #9
 8004dac:	4621      	mov	r1, r4
 8004dae:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004db2:	4621      	mov	r1, r4
 8004db4:	024a      	lsls	r2, r1, #9
 8004db6:	4610      	mov	r0, r2
 8004db8:	4619      	mov	r1, r3
 8004dba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004dbe:	2200      	movs	r2, #0
 8004dc0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8004dc4:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8004dc8:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8004dcc:	f7fb ff0c 	bl	8000be8 <__aeabi_uldivmod>
 8004dd0:	4602      	mov	r2, r0
 8004dd2:	460b      	mov	r3, r1
 8004dd4:	4613      	mov	r3, r2
 8004dd6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004dda:	e067      	b.n	8004eac <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004ddc:	4b75      	ldr	r3, [pc, #468]	; (8004fb4 <HAL_RCC_GetSysClockFreq+0x354>)
 8004dde:	685b      	ldr	r3, [r3, #4]
 8004de0:	099b      	lsrs	r3, r3, #6
 8004de2:	2200      	movs	r2, #0
 8004de4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8004de8:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8004dec:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8004df0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004df4:	67bb      	str	r3, [r7, #120]	; 0x78
 8004df6:	2300      	movs	r3, #0
 8004df8:	67fb      	str	r3, [r7, #124]	; 0x7c
 8004dfa:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 8004dfe:	4622      	mov	r2, r4
 8004e00:	462b      	mov	r3, r5
 8004e02:	f04f 0000 	mov.w	r0, #0
 8004e06:	f04f 0100 	mov.w	r1, #0
 8004e0a:	0159      	lsls	r1, r3, #5
 8004e0c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004e10:	0150      	lsls	r0, r2, #5
 8004e12:	4602      	mov	r2, r0
 8004e14:	460b      	mov	r3, r1
 8004e16:	4621      	mov	r1, r4
 8004e18:	1a51      	subs	r1, r2, r1
 8004e1a:	62b9      	str	r1, [r7, #40]	; 0x28
 8004e1c:	4629      	mov	r1, r5
 8004e1e:	eb63 0301 	sbc.w	r3, r3, r1
 8004e22:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004e24:	f04f 0200 	mov.w	r2, #0
 8004e28:	f04f 0300 	mov.w	r3, #0
 8004e2c:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 8004e30:	4649      	mov	r1, r9
 8004e32:	018b      	lsls	r3, r1, #6
 8004e34:	4641      	mov	r1, r8
 8004e36:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004e3a:	4641      	mov	r1, r8
 8004e3c:	018a      	lsls	r2, r1, #6
 8004e3e:	4641      	mov	r1, r8
 8004e40:	ebb2 0a01 	subs.w	sl, r2, r1
 8004e44:	4649      	mov	r1, r9
 8004e46:	eb63 0b01 	sbc.w	fp, r3, r1
 8004e4a:	f04f 0200 	mov.w	r2, #0
 8004e4e:	f04f 0300 	mov.w	r3, #0
 8004e52:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004e56:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004e5a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004e5e:	4692      	mov	sl, r2
 8004e60:	469b      	mov	fp, r3
 8004e62:	4623      	mov	r3, r4
 8004e64:	eb1a 0303 	adds.w	r3, sl, r3
 8004e68:	623b      	str	r3, [r7, #32]
 8004e6a:	462b      	mov	r3, r5
 8004e6c:	eb4b 0303 	adc.w	r3, fp, r3
 8004e70:	627b      	str	r3, [r7, #36]	; 0x24
 8004e72:	f04f 0200 	mov.w	r2, #0
 8004e76:	f04f 0300 	mov.w	r3, #0
 8004e7a:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8004e7e:	4629      	mov	r1, r5
 8004e80:	028b      	lsls	r3, r1, #10
 8004e82:	4621      	mov	r1, r4
 8004e84:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004e88:	4621      	mov	r1, r4
 8004e8a:	028a      	lsls	r2, r1, #10
 8004e8c:	4610      	mov	r0, r2
 8004e8e:	4619      	mov	r1, r3
 8004e90:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004e94:	2200      	movs	r2, #0
 8004e96:	673b      	str	r3, [r7, #112]	; 0x70
 8004e98:	677a      	str	r2, [r7, #116]	; 0x74
 8004e9a:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8004e9e:	f7fb fea3 	bl	8000be8 <__aeabi_uldivmod>
 8004ea2:	4602      	mov	r2, r0
 8004ea4:	460b      	mov	r3, r1
 8004ea6:	4613      	mov	r3, r2
 8004ea8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004eac:	4b41      	ldr	r3, [pc, #260]	; (8004fb4 <HAL_RCC_GetSysClockFreq+0x354>)
 8004eae:	685b      	ldr	r3, [r3, #4]
 8004eb0:	0c1b      	lsrs	r3, r3, #16
 8004eb2:	f003 0303 	and.w	r3, r3, #3
 8004eb6:	3301      	adds	r3, #1
 8004eb8:	005b      	lsls	r3, r3, #1
 8004eba:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 8004ebe:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8004ec2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8004ec6:	fbb2 f3f3 	udiv	r3, r2, r3
 8004eca:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8004ece:	e0eb      	b.n	80050a8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004ed0:	4b38      	ldr	r3, [pc, #224]	; (8004fb4 <HAL_RCC_GetSysClockFreq+0x354>)
 8004ed2:	685b      	ldr	r3, [r3, #4]
 8004ed4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004ed8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004edc:	4b35      	ldr	r3, [pc, #212]	; (8004fb4 <HAL_RCC_GetSysClockFreq+0x354>)
 8004ede:	685b      	ldr	r3, [r3, #4]
 8004ee0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d06b      	beq.n	8004fc0 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004ee8:	4b32      	ldr	r3, [pc, #200]	; (8004fb4 <HAL_RCC_GetSysClockFreq+0x354>)
 8004eea:	685b      	ldr	r3, [r3, #4]
 8004eec:	099b      	lsrs	r3, r3, #6
 8004eee:	2200      	movs	r2, #0
 8004ef0:	66bb      	str	r3, [r7, #104]	; 0x68
 8004ef2:	66fa      	str	r2, [r7, #108]	; 0x6c
 8004ef4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004ef6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004efa:	663b      	str	r3, [r7, #96]	; 0x60
 8004efc:	2300      	movs	r3, #0
 8004efe:	667b      	str	r3, [r7, #100]	; 0x64
 8004f00:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8004f04:	4622      	mov	r2, r4
 8004f06:	462b      	mov	r3, r5
 8004f08:	f04f 0000 	mov.w	r0, #0
 8004f0c:	f04f 0100 	mov.w	r1, #0
 8004f10:	0159      	lsls	r1, r3, #5
 8004f12:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004f16:	0150      	lsls	r0, r2, #5
 8004f18:	4602      	mov	r2, r0
 8004f1a:	460b      	mov	r3, r1
 8004f1c:	4621      	mov	r1, r4
 8004f1e:	1a51      	subs	r1, r2, r1
 8004f20:	61b9      	str	r1, [r7, #24]
 8004f22:	4629      	mov	r1, r5
 8004f24:	eb63 0301 	sbc.w	r3, r3, r1
 8004f28:	61fb      	str	r3, [r7, #28]
 8004f2a:	f04f 0200 	mov.w	r2, #0
 8004f2e:	f04f 0300 	mov.w	r3, #0
 8004f32:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8004f36:	4659      	mov	r1, fp
 8004f38:	018b      	lsls	r3, r1, #6
 8004f3a:	4651      	mov	r1, sl
 8004f3c:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004f40:	4651      	mov	r1, sl
 8004f42:	018a      	lsls	r2, r1, #6
 8004f44:	4651      	mov	r1, sl
 8004f46:	ebb2 0801 	subs.w	r8, r2, r1
 8004f4a:	4659      	mov	r1, fp
 8004f4c:	eb63 0901 	sbc.w	r9, r3, r1
 8004f50:	f04f 0200 	mov.w	r2, #0
 8004f54:	f04f 0300 	mov.w	r3, #0
 8004f58:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004f5c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004f60:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004f64:	4690      	mov	r8, r2
 8004f66:	4699      	mov	r9, r3
 8004f68:	4623      	mov	r3, r4
 8004f6a:	eb18 0303 	adds.w	r3, r8, r3
 8004f6e:	613b      	str	r3, [r7, #16]
 8004f70:	462b      	mov	r3, r5
 8004f72:	eb49 0303 	adc.w	r3, r9, r3
 8004f76:	617b      	str	r3, [r7, #20]
 8004f78:	f04f 0200 	mov.w	r2, #0
 8004f7c:	f04f 0300 	mov.w	r3, #0
 8004f80:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8004f84:	4629      	mov	r1, r5
 8004f86:	024b      	lsls	r3, r1, #9
 8004f88:	4621      	mov	r1, r4
 8004f8a:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004f8e:	4621      	mov	r1, r4
 8004f90:	024a      	lsls	r2, r1, #9
 8004f92:	4610      	mov	r0, r2
 8004f94:	4619      	mov	r1, r3
 8004f96:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004f9a:	2200      	movs	r2, #0
 8004f9c:	65bb      	str	r3, [r7, #88]	; 0x58
 8004f9e:	65fa      	str	r2, [r7, #92]	; 0x5c
 8004fa0:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8004fa4:	f7fb fe20 	bl	8000be8 <__aeabi_uldivmod>
 8004fa8:	4602      	mov	r2, r0
 8004faa:	460b      	mov	r3, r1
 8004fac:	4613      	mov	r3, r2
 8004fae:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004fb2:	e065      	b.n	8005080 <HAL_RCC_GetSysClockFreq+0x420>
 8004fb4:	40023800 	.word	0x40023800
 8004fb8:	00f42400 	.word	0x00f42400
 8004fbc:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004fc0:	4b3d      	ldr	r3, [pc, #244]	; (80050b8 <HAL_RCC_GetSysClockFreq+0x458>)
 8004fc2:	685b      	ldr	r3, [r3, #4]
 8004fc4:	099b      	lsrs	r3, r3, #6
 8004fc6:	2200      	movs	r2, #0
 8004fc8:	4618      	mov	r0, r3
 8004fca:	4611      	mov	r1, r2
 8004fcc:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004fd0:	653b      	str	r3, [r7, #80]	; 0x50
 8004fd2:	2300      	movs	r3, #0
 8004fd4:	657b      	str	r3, [r7, #84]	; 0x54
 8004fd6:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 8004fda:	4642      	mov	r2, r8
 8004fdc:	464b      	mov	r3, r9
 8004fde:	f04f 0000 	mov.w	r0, #0
 8004fe2:	f04f 0100 	mov.w	r1, #0
 8004fe6:	0159      	lsls	r1, r3, #5
 8004fe8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004fec:	0150      	lsls	r0, r2, #5
 8004fee:	4602      	mov	r2, r0
 8004ff0:	460b      	mov	r3, r1
 8004ff2:	4641      	mov	r1, r8
 8004ff4:	1a51      	subs	r1, r2, r1
 8004ff6:	60b9      	str	r1, [r7, #8]
 8004ff8:	4649      	mov	r1, r9
 8004ffa:	eb63 0301 	sbc.w	r3, r3, r1
 8004ffe:	60fb      	str	r3, [r7, #12]
 8005000:	f04f 0200 	mov.w	r2, #0
 8005004:	f04f 0300 	mov.w	r3, #0
 8005008:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 800500c:	4659      	mov	r1, fp
 800500e:	018b      	lsls	r3, r1, #6
 8005010:	4651      	mov	r1, sl
 8005012:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005016:	4651      	mov	r1, sl
 8005018:	018a      	lsls	r2, r1, #6
 800501a:	4651      	mov	r1, sl
 800501c:	1a54      	subs	r4, r2, r1
 800501e:	4659      	mov	r1, fp
 8005020:	eb63 0501 	sbc.w	r5, r3, r1
 8005024:	f04f 0200 	mov.w	r2, #0
 8005028:	f04f 0300 	mov.w	r3, #0
 800502c:	00eb      	lsls	r3, r5, #3
 800502e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005032:	00e2      	lsls	r2, r4, #3
 8005034:	4614      	mov	r4, r2
 8005036:	461d      	mov	r5, r3
 8005038:	4643      	mov	r3, r8
 800503a:	18e3      	adds	r3, r4, r3
 800503c:	603b      	str	r3, [r7, #0]
 800503e:	464b      	mov	r3, r9
 8005040:	eb45 0303 	adc.w	r3, r5, r3
 8005044:	607b      	str	r3, [r7, #4]
 8005046:	f04f 0200 	mov.w	r2, #0
 800504a:	f04f 0300 	mov.w	r3, #0
 800504e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005052:	4629      	mov	r1, r5
 8005054:	028b      	lsls	r3, r1, #10
 8005056:	4621      	mov	r1, r4
 8005058:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800505c:	4621      	mov	r1, r4
 800505e:	028a      	lsls	r2, r1, #10
 8005060:	4610      	mov	r0, r2
 8005062:	4619      	mov	r1, r3
 8005064:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8005068:	2200      	movs	r2, #0
 800506a:	64bb      	str	r3, [r7, #72]	; 0x48
 800506c:	64fa      	str	r2, [r7, #76]	; 0x4c
 800506e:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8005072:	f7fb fdb9 	bl	8000be8 <__aeabi_uldivmod>
 8005076:	4602      	mov	r2, r0
 8005078:	460b      	mov	r3, r1
 800507a:	4613      	mov	r3, r2
 800507c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8005080:	4b0d      	ldr	r3, [pc, #52]	; (80050b8 <HAL_RCC_GetSysClockFreq+0x458>)
 8005082:	685b      	ldr	r3, [r3, #4]
 8005084:	0f1b      	lsrs	r3, r3, #28
 8005086:	f003 0307 	and.w	r3, r3, #7
 800508a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 800508e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8005092:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8005096:	fbb2 f3f3 	udiv	r3, r2, r3
 800509a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800509e:	e003      	b.n	80050a8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80050a0:	4b06      	ldr	r3, [pc, #24]	; (80050bc <HAL_RCC_GetSysClockFreq+0x45c>)
 80050a2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80050a6:	bf00      	nop
    }
  }
  return sysclockfreq;
 80050a8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 80050ac:	4618      	mov	r0, r3
 80050ae:	37b8      	adds	r7, #184	; 0xb8
 80050b0:	46bd      	mov	sp, r7
 80050b2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80050b6:	bf00      	nop
 80050b8:	40023800 	.word	0x40023800
 80050bc:	00f42400 	.word	0x00f42400

080050c0 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80050c0:	b580      	push	{r7, lr}
 80050c2:	b086      	sub	sp, #24
 80050c4:	af00      	add	r7, sp, #0
 80050c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d101      	bne.n	80050d2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80050ce:	2301      	movs	r3, #1
 80050d0:	e28d      	b.n	80055ee <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	f003 0301 	and.w	r3, r3, #1
 80050da:	2b00      	cmp	r3, #0
 80050dc:	f000 8083 	beq.w	80051e6 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80050e0:	4b94      	ldr	r3, [pc, #592]	; (8005334 <HAL_RCC_OscConfig+0x274>)
 80050e2:	689b      	ldr	r3, [r3, #8]
 80050e4:	f003 030c 	and.w	r3, r3, #12
 80050e8:	2b04      	cmp	r3, #4
 80050ea:	d019      	beq.n	8005120 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80050ec:	4b91      	ldr	r3, [pc, #580]	; (8005334 <HAL_RCC_OscConfig+0x274>)
 80050ee:	689b      	ldr	r3, [r3, #8]
 80050f0:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80050f4:	2b08      	cmp	r3, #8
 80050f6:	d106      	bne.n	8005106 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80050f8:	4b8e      	ldr	r3, [pc, #568]	; (8005334 <HAL_RCC_OscConfig+0x274>)
 80050fa:	685b      	ldr	r3, [r3, #4]
 80050fc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005100:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005104:	d00c      	beq.n	8005120 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005106:	4b8b      	ldr	r3, [pc, #556]	; (8005334 <HAL_RCC_OscConfig+0x274>)
 8005108:	689b      	ldr	r3, [r3, #8]
 800510a:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800510e:	2b0c      	cmp	r3, #12
 8005110:	d112      	bne.n	8005138 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005112:	4b88      	ldr	r3, [pc, #544]	; (8005334 <HAL_RCC_OscConfig+0x274>)
 8005114:	685b      	ldr	r3, [r3, #4]
 8005116:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800511a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800511e:	d10b      	bne.n	8005138 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005120:	4b84      	ldr	r3, [pc, #528]	; (8005334 <HAL_RCC_OscConfig+0x274>)
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005128:	2b00      	cmp	r3, #0
 800512a:	d05b      	beq.n	80051e4 <HAL_RCC_OscConfig+0x124>
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	685b      	ldr	r3, [r3, #4]
 8005130:	2b00      	cmp	r3, #0
 8005132:	d157      	bne.n	80051e4 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8005134:	2301      	movs	r3, #1
 8005136:	e25a      	b.n	80055ee <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	685b      	ldr	r3, [r3, #4]
 800513c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005140:	d106      	bne.n	8005150 <HAL_RCC_OscConfig+0x90>
 8005142:	4b7c      	ldr	r3, [pc, #496]	; (8005334 <HAL_RCC_OscConfig+0x274>)
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	4a7b      	ldr	r2, [pc, #492]	; (8005334 <HAL_RCC_OscConfig+0x274>)
 8005148:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800514c:	6013      	str	r3, [r2, #0]
 800514e:	e01d      	b.n	800518c <HAL_RCC_OscConfig+0xcc>
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	685b      	ldr	r3, [r3, #4]
 8005154:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005158:	d10c      	bne.n	8005174 <HAL_RCC_OscConfig+0xb4>
 800515a:	4b76      	ldr	r3, [pc, #472]	; (8005334 <HAL_RCC_OscConfig+0x274>)
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	4a75      	ldr	r2, [pc, #468]	; (8005334 <HAL_RCC_OscConfig+0x274>)
 8005160:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005164:	6013      	str	r3, [r2, #0]
 8005166:	4b73      	ldr	r3, [pc, #460]	; (8005334 <HAL_RCC_OscConfig+0x274>)
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	4a72      	ldr	r2, [pc, #456]	; (8005334 <HAL_RCC_OscConfig+0x274>)
 800516c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005170:	6013      	str	r3, [r2, #0]
 8005172:	e00b      	b.n	800518c <HAL_RCC_OscConfig+0xcc>
 8005174:	4b6f      	ldr	r3, [pc, #444]	; (8005334 <HAL_RCC_OscConfig+0x274>)
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	4a6e      	ldr	r2, [pc, #440]	; (8005334 <HAL_RCC_OscConfig+0x274>)
 800517a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800517e:	6013      	str	r3, [r2, #0]
 8005180:	4b6c      	ldr	r3, [pc, #432]	; (8005334 <HAL_RCC_OscConfig+0x274>)
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	4a6b      	ldr	r2, [pc, #428]	; (8005334 <HAL_RCC_OscConfig+0x274>)
 8005186:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800518a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	685b      	ldr	r3, [r3, #4]
 8005190:	2b00      	cmp	r3, #0
 8005192:	d013      	beq.n	80051bc <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005194:	f7fd ff10 	bl	8002fb8 <HAL_GetTick>
 8005198:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800519a:	e008      	b.n	80051ae <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800519c:	f7fd ff0c 	bl	8002fb8 <HAL_GetTick>
 80051a0:	4602      	mov	r2, r0
 80051a2:	693b      	ldr	r3, [r7, #16]
 80051a4:	1ad3      	subs	r3, r2, r3
 80051a6:	2b64      	cmp	r3, #100	; 0x64
 80051a8:	d901      	bls.n	80051ae <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80051aa:	2303      	movs	r3, #3
 80051ac:	e21f      	b.n	80055ee <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80051ae:	4b61      	ldr	r3, [pc, #388]	; (8005334 <HAL_RCC_OscConfig+0x274>)
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d0f0      	beq.n	800519c <HAL_RCC_OscConfig+0xdc>
 80051ba:	e014      	b.n	80051e6 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051bc:	f7fd fefc 	bl	8002fb8 <HAL_GetTick>
 80051c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80051c2:	e008      	b.n	80051d6 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80051c4:	f7fd fef8 	bl	8002fb8 <HAL_GetTick>
 80051c8:	4602      	mov	r2, r0
 80051ca:	693b      	ldr	r3, [r7, #16]
 80051cc:	1ad3      	subs	r3, r2, r3
 80051ce:	2b64      	cmp	r3, #100	; 0x64
 80051d0:	d901      	bls.n	80051d6 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80051d2:	2303      	movs	r3, #3
 80051d4:	e20b      	b.n	80055ee <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80051d6:	4b57      	ldr	r3, [pc, #348]	; (8005334 <HAL_RCC_OscConfig+0x274>)
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d1f0      	bne.n	80051c4 <HAL_RCC_OscConfig+0x104>
 80051e2:	e000      	b.n	80051e6 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80051e4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	f003 0302 	and.w	r3, r3, #2
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d06f      	beq.n	80052d2 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80051f2:	4b50      	ldr	r3, [pc, #320]	; (8005334 <HAL_RCC_OscConfig+0x274>)
 80051f4:	689b      	ldr	r3, [r3, #8]
 80051f6:	f003 030c 	and.w	r3, r3, #12
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d017      	beq.n	800522e <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80051fe:	4b4d      	ldr	r3, [pc, #308]	; (8005334 <HAL_RCC_OscConfig+0x274>)
 8005200:	689b      	ldr	r3, [r3, #8]
 8005202:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8005206:	2b08      	cmp	r3, #8
 8005208:	d105      	bne.n	8005216 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800520a:	4b4a      	ldr	r3, [pc, #296]	; (8005334 <HAL_RCC_OscConfig+0x274>)
 800520c:	685b      	ldr	r3, [r3, #4]
 800520e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005212:	2b00      	cmp	r3, #0
 8005214:	d00b      	beq.n	800522e <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005216:	4b47      	ldr	r3, [pc, #284]	; (8005334 <HAL_RCC_OscConfig+0x274>)
 8005218:	689b      	ldr	r3, [r3, #8]
 800521a:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800521e:	2b0c      	cmp	r3, #12
 8005220:	d11c      	bne.n	800525c <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005222:	4b44      	ldr	r3, [pc, #272]	; (8005334 <HAL_RCC_OscConfig+0x274>)
 8005224:	685b      	ldr	r3, [r3, #4]
 8005226:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800522a:	2b00      	cmp	r3, #0
 800522c:	d116      	bne.n	800525c <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800522e:	4b41      	ldr	r3, [pc, #260]	; (8005334 <HAL_RCC_OscConfig+0x274>)
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	f003 0302 	and.w	r3, r3, #2
 8005236:	2b00      	cmp	r3, #0
 8005238:	d005      	beq.n	8005246 <HAL_RCC_OscConfig+0x186>
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	68db      	ldr	r3, [r3, #12]
 800523e:	2b01      	cmp	r3, #1
 8005240:	d001      	beq.n	8005246 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8005242:	2301      	movs	r3, #1
 8005244:	e1d3      	b.n	80055ee <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005246:	4b3b      	ldr	r3, [pc, #236]	; (8005334 <HAL_RCC_OscConfig+0x274>)
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	691b      	ldr	r3, [r3, #16]
 8005252:	00db      	lsls	r3, r3, #3
 8005254:	4937      	ldr	r1, [pc, #220]	; (8005334 <HAL_RCC_OscConfig+0x274>)
 8005256:	4313      	orrs	r3, r2
 8005258:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800525a:	e03a      	b.n	80052d2 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	68db      	ldr	r3, [r3, #12]
 8005260:	2b00      	cmp	r3, #0
 8005262:	d020      	beq.n	80052a6 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005264:	4b34      	ldr	r3, [pc, #208]	; (8005338 <HAL_RCC_OscConfig+0x278>)
 8005266:	2201      	movs	r2, #1
 8005268:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800526a:	f7fd fea5 	bl	8002fb8 <HAL_GetTick>
 800526e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005270:	e008      	b.n	8005284 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005272:	f7fd fea1 	bl	8002fb8 <HAL_GetTick>
 8005276:	4602      	mov	r2, r0
 8005278:	693b      	ldr	r3, [r7, #16]
 800527a:	1ad3      	subs	r3, r2, r3
 800527c:	2b02      	cmp	r3, #2
 800527e:	d901      	bls.n	8005284 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8005280:	2303      	movs	r3, #3
 8005282:	e1b4      	b.n	80055ee <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005284:	4b2b      	ldr	r3, [pc, #172]	; (8005334 <HAL_RCC_OscConfig+0x274>)
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	f003 0302 	and.w	r3, r3, #2
 800528c:	2b00      	cmp	r3, #0
 800528e:	d0f0      	beq.n	8005272 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005290:	4b28      	ldr	r3, [pc, #160]	; (8005334 <HAL_RCC_OscConfig+0x274>)
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	691b      	ldr	r3, [r3, #16]
 800529c:	00db      	lsls	r3, r3, #3
 800529e:	4925      	ldr	r1, [pc, #148]	; (8005334 <HAL_RCC_OscConfig+0x274>)
 80052a0:	4313      	orrs	r3, r2
 80052a2:	600b      	str	r3, [r1, #0]
 80052a4:	e015      	b.n	80052d2 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80052a6:	4b24      	ldr	r3, [pc, #144]	; (8005338 <HAL_RCC_OscConfig+0x278>)
 80052a8:	2200      	movs	r2, #0
 80052aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80052ac:	f7fd fe84 	bl	8002fb8 <HAL_GetTick>
 80052b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80052b2:	e008      	b.n	80052c6 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80052b4:	f7fd fe80 	bl	8002fb8 <HAL_GetTick>
 80052b8:	4602      	mov	r2, r0
 80052ba:	693b      	ldr	r3, [r7, #16]
 80052bc:	1ad3      	subs	r3, r2, r3
 80052be:	2b02      	cmp	r3, #2
 80052c0:	d901      	bls.n	80052c6 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80052c2:	2303      	movs	r3, #3
 80052c4:	e193      	b.n	80055ee <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80052c6:	4b1b      	ldr	r3, [pc, #108]	; (8005334 <HAL_RCC_OscConfig+0x274>)
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	f003 0302 	and.w	r3, r3, #2
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d1f0      	bne.n	80052b4 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	f003 0308 	and.w	r3, r3, #8
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d036      	beq.n	800534c <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	695b      	ldr	r3, [r3, #20]
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d016      	beq.n	8005314 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80052e6:	4b15      	ldr	r3, [pc, #84]	; (800533c <HAL_RCC_OscConfig+0x27c>)
 80052e8:	2201      	movs	r2, #1
 80052ea:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80052ec:	f7fd fe64 	bl	8002fb8 <HAL_GetTick>
 80052f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80052f2:	e008      	b.n	8005306 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80052f4:	f7fd fe60 	bl	8002fb8 <HAL_GetTick>
 80052f8:	4602      	mov	r2, r0
 80052fa:	693b      	ldr	r3, [r7, #16]
 80052fc:	1ad3      	subs	r3, r2, r3
 80052fe:	2b02      	cmp	r3, #2
 8005300:	d901      	bls.n	8005306 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8005302:	2303      	movs	r3, #3
 8005304:	e173      	b.n	80055ee <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005306:	4b0b      	ldr	r3, [pc, #44]	; (8005334 <HAL_RCC_OscConfig+0x274>)
 8005308:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800530a:	f003 0302 	and.w	r3, r3, #2
 800530e:	2b00      	cmp	r3, #0
 8005310:	d0f0      	beq.n	80052f4 <HAL_RCC_OscConfig+0x234>
 8005312:	e01b      	b.n	800534c <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005314:	4b09      	ldr	r3, [pc, #36]	; (800533c <HAL_RCC_OscConfig+0x27c>)
 8005316:	2200      	movs	r2, #0
 8005318:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800531a:	f7fd fe4d 	bl	8002fb8 <HAL_GetTick>
 800531e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005320:	e00e      	b.n	8005340 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005322:	f7fd fe49 	bl	8002fb8 <HAL_GetTick>
 8005326:	4602      	mov	r2, r0
 8005328:	693b      	ldr	r3, [r7, #16]
 800532a:	1ad3      	subs	r3, r2, r3
 800532c:	2b02      	cmp	r3, #2
 800532e:	d907      	bls.n	8005340 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8005330:	2303      	movs	r3, #3
 8005332:	e15c      	b.n	80055ee <HAL_RCC_OscConfig+0x52e>
 8005334:	40023800 	.word	0x40023800
 8005338:	42470000 	.word	0x42470000
 800533c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005340:	4b8a      	ldr	r3, [pc, #552]	; (800556c <HAL_RCC_OscConfig+0x4ac>)
 8005342:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005344:	f003 0302 	and.w	r3, r3, #2
 8005348:	2b00      	cmp	r3, #0
 800534a:	d1ea      	bne.n	8005322 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	f003 0304 	and.w	r3, r3, #4
 8005354:	2b00      	cmp	r3, #0
 8005356:	f000 8097 	beq.w	8005488 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800535a:	2300      	movs	r3, #0
 800535c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800535e:	4b83      	ldr	r3, [pc, #524]	; (800556c <HAL_RCC_OscConfig+0x4ac>)
 8005360:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005362:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005366:	2b00      	cmp	r3, #0
 8005368:	d10f      	bne.n	800538a <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800536a:	2300      	movs	r3, #0
 800536c:	60bb      	str	r3, [r7, #8]
 800536e:	4b7f      	ldr	r3, [pc, #508]	; (800556c <HAL_RCC_OscConfig+0x4ac>)
 8005370:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005372:	4a7e      	ldr	r2, [pc, #504]	; (800556c <HAL_RCC_OscConfig+0x4ac>)
 8005374:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005378:	6413      	str	r3, [r2, #64]	; 0x40
 800537a:	4b7c      	ldr	r3, [pc, #496]	; (800556c <HAL_RCC_OscConfig+0x4ac>)
 800537c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800537e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005382:	60bb      	str	r3, [r7, #8]
 8005384:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005386:	2301      	movs	r3, #1
 8005388:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800538a:	4b79      	ldr	r3, [pc, #484]	; (8005570 <HAL_RCC_OscConfig+0x4b0>)
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005392:	2b00      	cmp	r3, #0
 8005394:	d118      	bne.n	80053c8 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005396:	4b76      	ldr	r3, [pc, #472]	; (8005570 <HAL_RCC_OscConfig+0x4b0>)
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	4a75      	ldr	r2, [pc, #468]	; (8005570 <HAL_RCC_OscConfig+0x4b0>)
 800539c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80053a0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80053a2:	f7fd fe09 	bl	8002fb8 <HAL_GetTick>
 80053a6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80053a8:	e008      	b.n	80053bc <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80053aa:	f7fd fe05 	bl	8002fb8 <HAL_GetTick>
 80053ae:	4602      	mov	r2, r0
 80053b0:	693b      	ldr	r3, [r7, #16]
 80053b2:	1ad3      	subs	r3, r2, r3
 80053b4:	2b02      	cmp	r3, #2
 80053b6:	d901      	bls.n	80053bc <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80053b8:	2303      	movs	r3, #3
 80053ba:	e118      	b.n	80055ee <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80053bc:	4b6c      	ldr	r3, [pc, #432]	; (8005570 <HAL_RCC_OscConfig+0x4b0>)
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d0f0      	beq.n	80053aa <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	689b      	ldr	r3, [r3, #8]
 80053cc:	2b01      	cmp	r3, #1
 80053ce:	d106      	bne.n	80053de <HAL_RCC_OscConfig+0x31e>
 80053d0:	4b66      	ldr	r3, [pc, #408]	; (800556c <HAL_RCC_OscConfig+0x4ac>)
 80053d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80053d4:	4a65      	ldr	r2, [pc, #404]	; (800556c <HAL_RCC_OscConfig+0x4ac>)
 80053d6:	f043 0301 	orr.w	r3, r3, #1
 80053da:	6713      	str	r3, [r2, #112]	; 0x70
 80053dc:	e01c      	b.n	8005418 <HAL_RCC_OscConfig+0x358>
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	689b      	ldr	r3, [r3, #8]
 80053e2:	2b05      	cmp	r3, #5
 80053e4:	d10c      	bne.n	8005400 <HAL_RCC_OscConfig+0x340>
 80053e6:	4b61      	ldr	r3, [pc, #388]	; (800556c <HAL_RCC_OscConfig+0x4ac>)
 80053e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80053ea:	4a60      	ldr	r2, [pc, #384]	; (800556c <HAL_RCC_OscConfig+0x4ac>)
 80053ec:	f043 0304 	orr.w	r3, r3, #4
 80053f0:	6713      	str	r3, [r2, #112]	; 0x70
 80053f2:	4b5e      	ldr	r3, [pc, #376]	; (800556c <HAL_RCC_OscConfig+0x4ac>)
 80053f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80053f6:	4a5d      	ldr	r2, [pc, #372]	; (800556c <HAL_RCC_OscConfig+0x4ac>)
 80053f8:	f043 0301 	orr.w	r3, r3, #1
 80053fc:	6713      	str	r3, [r2, #112]	; 0x70
 80053fe:	e00b      	b.n	8005418 <HAL_RCC_OscConfig+0x358>
 8005400:	4b5a      	ldr	r3, [pc, #360]	; (800556c <HAL_RCC_OscConfig+0x4ac>)
 8005402:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005404:	4a59      	ldr	r2, [pc, #356]	; (800556c <HAL_RCC_OscConfig+0x4ac>)
 8005406:	f023 0301 	bic.w	r3, r3, #1
 800540a:	6713      	str	r3, [r2, #112]	; 0x70
 800540c:	4b57      	ldr	r3, [pc, #348]	; (800556c <HAL_RCC_OscConfig+0x4ac>)
 800540e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005410:	4a56      	ldr	r2, [pc, #344]	; (800556c <HAL_RCC_OscConfig+0x4ac>)
 8005412:	f023 0304 	bic.w	r3, r3, #4
 8005416:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	689b      	ldr	r3, [r3, #8]
 800541c:	2b00      	cmp	r3, #0
 800541e:	d015      	beq.n	800544c <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005420:	f7fd fdca 	bl	8002fb8 <HAL_GetTick>
 8005424:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005426:	e00a      	b.n	800543e <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005428:	f7fd fdc6 	bl	8002fb8 <HAL_GetTick>
 800542c:	4602      	mov	r2, r0
 800542e:	693b      	ldr	r3, [r7, #16]
 8005430:	1ad3      	subs	r3, r2, r3
 8005432:	f241 3288 	movw	r2, #5000	; 0x1388
 8005436:	4293      	cmp	r3, r2
 8005438:	d901      	bls.n	800543e <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 800543a:	2303      	movs	r3, #3
 800543c:	e0d7      	b.n	80055ee <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800543e:	4b4b      	ldr	r3, [pc, #300]	; (800556c <HAL_RCC_OscConfig+0x4ac>)
 8005440:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005442:	f003 0302 	and.w	r3, r3, #2
 8005446:	2b00      	cmp	r3, #0
 8005448:	d0ee      	beq.n	8005428 <HAL_RCC_OscConfig+0x368>
 800544a:	e014      	b.n	8005476 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800544c:	f7fd fdb4 	bl	8002fb8 <HAL_GetTick>
 8005450:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005452:	e00a      	b.n	800546a <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005454:	f7fd fdb0 	bl	8002fb8 <HAL_GetTick>
 8005458:	4602      	mov	r2, r0
 800545a:	693b      	ldr	r3, [r7, #16]
 800545c:	1ad3      	subs	r3, r2, r3
 800545e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005462:	4293      	cmp	r3, r2
 8005464:	d901      	bls.n	800546a <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8005466:	2303      	movs	r3, #3
 8005468:	e0c1      	b.n	80055ee <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800546a:	4b40      	ldr	r3, [pc, #256]	; (800556c <HAL_RCC_OscConfig+0x4ac>)
 800546c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800546e:	f003 0302 	and.w	r3, r3, #2
 8005472:	2b00      	cmp	r3, #0
 8005474:	d1ee      	bne.n	8005454 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005476:	7dfb      	ldrb	r3, [r7, #23]
 8005478:	2b01      	cmp	r3, #1
 800547a:	d105      	bne.n	8005488 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800547c:	4b3b      	ldr	r3, [pc, #236]	; (800556c <HAL_RCC_OscConfig+0x4ac>)
 800547e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005480:	4a3a      	ldr	r2, [pc, #232]	; (800556c <HAL_RCC_OscConfig+0x4ac>)
 8005482:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005486:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	699b      	ldr	r3, [r3, #24]
 800548c:	2b00      	cmp	r3, #0
 800548e:	f000 80ad 	beq.w	80055ec <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005492:	4b36      	ldr	r3, [pc, #216]	; (800556c <HAL_RCC_OscConfig+0x4ac>)
 8005494:	689b      	ldr	r3, [r3, #8]
 8005496:	f003 030c 	and.w	r3, r3, #12
 800549a:	2b08      	cmp	r3, #8
 800549c:	d060      	beq.n	8005560 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	699b      	ldr	r3, [r3, #24]
 80054a2:	2b02      	cmp	r3, #2
 80054a4:	d145      	bne.n	8005532 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80054a6:	4b33      	ldr	r3, [pc, #204]	; (8005574 <HAL_RCC_OscConfig+0x4b4>)
 80054a8:	2200      	movs	r2, #0
 80054aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80054ac:	f7fd fd84 	bl	8002fb8 <HAL_GetTick>
 80054b0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80054b2:	e008      	b.n	80054c6 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80054b4:	f7fd fd80 	bl	8002fb8 <HAL_GetTick>
 80054b8:	4602      	mov	r2, r0
 80054ba:	693b      	ldr	r3, [r7, #16]
 80054bc:	1ad3      	subs	r3, r2, r3
 80054be:	2b02      	cmp	r3, #2
 80054c0:	d901      	bls.n	80054c6 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80054c2:	2303      	movs	r3, #3
 80054c4:	e093      	b.n	80055ee <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80054c6:	4b29      	ldr	r3, [pc, #164]	; (800556c <HAL_RCC_OscConfig+0x4ac>)
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d1f0      	bne.n	80054b4 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	69da      	ldr	r2, [r3, #28]
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	6a1b      	ldr	r3, [r3, #32]
 80054da:	431a      	orrs	r2, r3
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054e0:	019b      	lsls	r3, r3, #6
 80054e2:	431a      	orrs	r2, r3
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80054e8:	085b      	lsrs	r3, r3, #1
 80054ea:	3b01      	subs	r3, #1
 80054ec:	041b      	lsls	r3, r3, #16
 80054ee:	431a      	orrs	r2, r3
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80054f4:	061b      	lsls	r3, r3, #24
 80054f6:	431a      	orrs	r2, r3
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054fc:	071b      	lsls	r3, r3, #28
 80054fe:	491b      	ldr	r1, [pc, #108]	; (800556c <HAL_RCC_OscConfig+0x4ac>)
 8005500:	4313      	orrs	r3, r2
 8005502:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005504:	4b1b      	ldr	r3, [pc, #108]	; (8005574 <HAL_RCC_OscConfig+0x4b4>)
 8005506:	2201      	movs	r2, #1
 8005508:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800550a:	f7fd fd55 	bl	8002fb8 <HAL_GetTick>
 800550e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005510:	e008      	b.n	8005524 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005512:	f7fd fd51 	bl	8002fb8 <HAL_GetTick>
 8005516:	4602      	mov	r2, r0
 8005518:	693b      	ldr	r3, [r7, #16]
 800551a:	1ad3      	subs	r3, r2, r3
 800551c:	2b02      	cmp	r3, #2
 800551e:	d901      	bls.n	8005524 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8005520:	2303      	movs	r3, #3
 8005522:	e064      	b.n	80055ee <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005524:	4b11      	ldr	r3, [pc, #68]	; (800556c <HAL_RCC_OscConfig+0x4ac>)
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800552c:	2b00      	cmp	r3, #0
 800552e:	d0f0      	beq.n	8005512 <HAL_RCC_OscConfig+0x452>
 8005530:	e05c      	b.n	80055ec <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005532:	4b10      	ldr	r3, [pc, #64]	; (8005574 <HAL_RCC_OscConfig+0x4b4>)
 8005534:	2200      	movs	r2, #0
 8005536:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005538:	f7fd fd3e 	bl	8002fb8 <HAL_GetTick>
 800553c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800553e:	e008      	b.n	8005552 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005540:	f7fd fd3a 	bl	8002fb8 <HAL_GetTick>
 8005544:	4602      	mov	r2, r0
 8005546:	693b      	ldr	r3, [r7, #16]
 8005548:	1ad3      	subs	r3, r2, r3
 800554a:	2b02      	cmp	r3, #2
 800554c:	d901      	bls.n	8005552 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 800554e:	2303      	movs	r3, #3
 8005550:	e04d      	b.n	80055ee <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005552:	4b06      	ldr	r3, [pc, #24]	; (800556c <HAL_RCC_OscConfig+0x4ac>)
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800555a:	2b00      	cmp	r3, #0
 800555c:	d1f0      	bne.n	8005540 <HAL_RCC_OscConfig+0x480>
 800555e:	e045      	b.n	80055ec <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	699b      	ldr	r3, [r3, #24]
 8005564:	2b01      	cmp	r3, #1
 8005566:	d107      	bne.n	8005578 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8005568:	2301      	movs	r3, #1
 800556a:	e040      	b.n	80055ee <HAL_RCC_OscConfig+0x52e>
 800556c:	40023800 	.word	0x40023800
 8005570:	40007000 	.word	0x40007000
 8005574:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005578:	4b1f      	ldr	r3, [pc, #124]	; (80055f8 <HAL_RCC_OscConfig+0x538>)
 800557a:	685b      	ldr	r3, [r3, #4]
 800557c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	699b      	ldr	r3, [r3, #24]
 8005582:	2b01      	cmp	r3, #1
 8005584:	d030      	beq.n	80055e8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005590:	429a      	cmp	r2, r3
 8005592:	d129      	bne.n	80055e8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800559e:	429a      	cmp	r2, r3
 80055a0:	d122      	bne.n	80055e8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80055a2:	68fa      	ldr	r2, [r7, #12]
 80055a4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80055a8:	4013      	ands	r3, r2
 80055aa:	687a      	ldr	r2, [r7, #4]
 80055ac:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80055ae:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80055b0:	4293      	cmp	r3, r2
 80055b2:	d119      	bne.n	80055e8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055be:	085b      	lsrs	r3, r3, #1
 80055c0:	3b01      	subs	r3, #1
 80055c2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80055c4:	429a      	cmp	r2, r3
 80055c6:	d10f      	bne.n	80055e8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055d2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80055d4:	429a      	cmp	r2, r3
 80055d6:	d107      	bne.n	80055e8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055e2:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80055e4:	429a      	cmp	r2, r3
 80055e6:	d001      	beq.n	80055ec <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 80055e8:	2301      	movs	r3, #1
 80055ea:	e000      	b.n	80055ee <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80055ec:	2300      	movs	r3, #0
}
 80055ee:	4618      	mov	r0, r3
 80055f0:	3718      	adds	r7, #24
 80055f2:	46bd      	mov	sp, r7
 80055f4:	bd80      	pop	{r7, pc}
 80055f6:	bf00      	nop
 80055f8:	40023800 	.word	0x40023800

080055fc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80055fc:	b580      	push	{r7, lr}
 80055fe:	b082      	sub	sp, #8
 8005600:	af00      	add	r7, sp, #0
 8005602:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	2b00      	cmp	r3, #0
 8005608:	d101      	bne.n	800560e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800560a:	2301      	movs	r3, #1
 800560c:	e041      	b.n	8005692 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005614:	b2db      	uxtb	r3, r3
 8005616:	2b00      	cmp	r3, #0
 8005618:	d106      	bne.n	8005628 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	2200      	movs	r2, #0
 800561e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005622:	6878      	ldr	r0, [r7, #4]
 8005624:	f000 f839 	bl	800569a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	2202      	movs	r2, #2
 800562c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	681a      	ldr	r2, [r3, #0]
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	3304      	adds	r3, #4
 8005638:	4619      	mov	r1, r3
 800563a:	4610      	mov	r0, r2
 800563c:	f000 f9f0 	bl	8005a20 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	2201      	movs	r2, #1
 8005644:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	2201      	movs	r2, #1
 800564c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	2201      	movs	r2, #1
 8005654:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	2201      	movs	r2, #1
 800565c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	2201      	movs	r2, #1
 8005664:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	2201      	movs	r2, #1
 800566c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	2201      	movs	r2, #1
 8005674:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	2201      	movs	r2, #1
 800567c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	2201      	movs	r2, #1
 8005684:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	2201      	movs	r2, #1
 800568c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005690:	2300      	movs	r3, #0
}
 8005692:	4618      	mov	r0, r3
 8005694:	3708      	adds	r7, #8
 8005696:	46bd      	mov	sp, r7
 8005698:	bd80      	pop	{r7, pc}

0800569a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800569a:	b480      	push	{r7}
 800569c:	b083      	sub	sp, #12
 800569e:	af00      	add	r7, sp, #0
 80056a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80056a2:	bf00      	nop
 80056a4:	370c      	adds	r7, #12
 80056a6:	46bd      	mov	sp, r7
 80056a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ac:	4770      	bx	lr
	...

080056b0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80056b0:	b480      	push	{r7}
 80056b2:	b085      	sub	sp, #20
 80056b4:	af00      	add	r7, sp, #0
 80056b6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80056be:	b2db      	uxtb	r3, r3
 80056c0:	2b01      	cmp	r3, #1
 80056c2:	d001      	beq.n	80056c8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80056c4:	2301      	movs	r3, #1
 80056c6:	e04e      	b.n	8005766 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	2202      	movs	r2, #2
 80056cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	68da      	ldr	r2, [r3, #12]
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	f042 0201 	orr.w	r2, r2, #1
 80056de:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	4a23      	ldr	r2, [pc, #140]	; (8005774 <HAL_TIM_Base_Start_IT+0xc4>)
 80056e6:	4293      	cmp	r3, r2
 80056e8:	d022      	beq.n	8005730 <HAL_TIM_Base_Start_IT+0x80>
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80056f2:	d01d      	beq.n	8005730 <HAL_TIM_Base_Start_IT+0x80>
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	4a1f      	ldr	r2, [pc, #124]	; (8005778 <HAL_TIM_Base_Start_IT+0xc8>)
 80056fa:	4293      	cmp	r3, r2
 80056fc:	d018      	beq.n	8005730 <HAL_TIM_Base_Start_IT+0x80>
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	4a1e      	ldr	r2, [pc, #120]	; (800577c <HAL_TIM_Base_Start_IT+0xcc>)
 8005704:	4293      	cmp	r3, r2
 8005706:	d013      	beq.n	8005730 <HAL_TIM_Base_Start_IT+0x80>
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	4a1c      	ldr	r2, [pc, #112]	; (8005780 <HAL_TIM_Base_Start_IT+0xd0>)
 800570e:	4293      	cmp	r3, r2
 8005710:	d00e      	beq.n	8005730 <HAL_TIM_Base_Start_IT+0x80>
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	4a1b      	ldr	r2, [pc, #108]	; (8005784 <HAL_TIM_Base_Start_IT+0xd4>)
 8005718:	4293      	cmp	r3, r2
 800571a:	d009      	beq.n	8005730 <HAL_TIM_Base_Start_IT+0x80>
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	4a19      	ldr	r2, [pc, #100]	; (8005788 <HAL_TIM_Base_Start_IT+0xd8>)
 8005722:	4293      	cmp	r3, r2
 8005724:	d004      	beq.n	8005730 <HAL_TIM_Base_Start_IT+0x80>
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	4a18      	ldr	r2, [pc, #96]	; (800578c <HAL_TIM_Base_Start_IT+0xdc>)
 800572c:	4293      	cmp	r3, r2
 800572e:	d111      	bne.n	8005754 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	689b      	ldr	r3, [r3, #8]
 8005736:	f003 0307 	and.w	r3, r3, #7
 800573a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	2b06      	cmp	r3, #6
 8005740:	d010      	beq.n	8005764 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	681a      	ldr	r2, [r3, #0]
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	f042 0201 	orr.w	r2, r2, #1
 8005750:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005752:	e007      	b.n	8005764 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	681a      	ldr	r2, [r3, #0]
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	f042 0201 	orr.w	r2, r2, #1
 8005762:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005764:	2300      	movs	r3, #0
}
 8005766:	4618      	mov	r0, r3
 8005768:	3714      	adds	r7, #20
 800576a:	46bd      	mov	sp, r7
 800576c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005770:	4770      	bx	lr
 8005772:	bf00      	nop
 8005774:	40010000 	.word	0x40010000
 8005778:	40000400 	.word	0x40000400
 800577c:	40000800 	.word	0x40000800
 8005780:	40000c00 	.word	0x40000c00
 8005784:	40010400 	.word	0x40010400
 8005788:	40014000 	.word	0x40014000
 800578c:	40001800 	.word	0x40001800

08005790 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8005790:	b480      	push	{r7}
 8005792:	b083      	sub	sp, #12
 8005794:	af00      	add	r7, sp, #0
 8005796:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	68da      	ldr	r2, [r3, #12]
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	f022 0201 	bic.w	r2, r2, #1
 80057a6:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	6a1a      	ldr	r2, [r3, #32]
 80057ae:	f241 1311 	movw	r3, #4369	; 0x1111
 80057b2:	4013      	ands	r3, r2
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d10f      	bne.n	80057d8 <HAL_TIM_Base_Stop_IT+0x48>
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	6a1a      	ldr	r2, [r3, #32]
 80057be:	f240 4344 	movw	r3, #1092	; 0x444
 80057c2:	4013      	ands	r3, r2
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d107      	bne.n	80057d8 <HAL_TIM_Base_Stop_IT+0x48>
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	681a      	ldr	r2, [r3, #0]
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	f022 0201 	bic.w	r2, r2, #1
 80057d6:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	2201      	movs	r2, #1
 80057dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 80057e0:	2300      	movs	r3, #0
}
 80057e2:	4618      	mov	r0, r3
 80057e4:	370c      	adds	r7, #12
 80057e6:	46bd      	mov	sp, r7
 80057e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ec:	4770      	bx	lr

080057ee <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80057ee:	b580      	push	{r7, lr}
 80057f0:	b084      	sub	sp, #16
 80057f2:	af00      	add	r7, sp, #0
 80057f4:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	68db      	ldr	r3, [r3, #12]
 80057fc:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	691b      	ldr	r3, [r3, #16]
 8005804:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005806:	68bb      	ldr	r3, [r7, #8]
 8005808:	f003 0302 	and.w	r3, r3, #2
 800580c:	2b00      	cmp	r3, #0
 800580e:	d020      	beq.n	8005852 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	f003 0302 	and.w	r3, r3, #2
 8005816:	2b00      	cmp	r3, #0
 8005818:	d01b      	beq.n	8005852 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	f06f 0202 	mvn.w	r2, #2
 8005822:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	2201      	movs	r2, #1
 8005828:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	699b      	ldr	r3, [r3, #24]
 8005830:	f003 0303 	and.w	r3, r3, #3
 8005834:	2b00      	cmp	r3, #0
 8005836:	d003      	beq.n	8005840 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005838:	6878      	ldr	r0, [r7, #4]
 800583a:	f000 f8d2 	bl	80059e2 <HAL_TIM_IC_CaptureCallback>
 800583e:	e005      	b.n	800584c <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005840:	6878      	ldr	r0, [r7, #4]
 8005842:	f000 f8c4 	bl	80059ce <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005846:	6878      	ldr	r0, [r7, #4]
 8005848:	f000 f8d5 	bl	80059f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	2200      	movs	r2, #0
 8005850:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005852:	68bb      	ldr	r3, [r7, #8]
 8005854:	f003 0304 	and.w	r3, r3, #4
 8005858:	2b00      	cmp	r3, #0
 800585a:	d020      	beq.n	800589e <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	f003 0304 	and.w	r3, r3, #4
 8005862:	2b00      	cmp	r3, #0
 8005864:	d01b      	beq.n	800589e <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	f06f 0204 	mvn.w	r2, #4
 800586e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	2202      	movs	r2, #2
 8005874:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	699b      	ldr	r3, [r3, #24]
 800587c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005880:	2b00      	cmp	r3, #0
 8005882:	d003      	beq.n	800588c <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005884:	6878      	ldr	r0, [r7, #4]
 8005886:	f000 f8ac 	bl	80059e2 <HAL_TIM_IC_CaptureCallback>
 800588a:	e005      	b.n	8005898 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800588c:	6878      	ldr	r0, [r7, #4]
 800588e:	f000 f89e 	bl	80059ce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005892:	6878      	ldr	r0, [r7, #4]
 8005894:	f000 f8af 	bl	80059f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	2200      	movs	r2, #0
 800589c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800589e:	68bb      	ldr	r3, [r7, #8]
 80058a0:	f003 0308 	and.w	r3, r3, #8
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	d020      	beq.n	80058ea <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	f003 0308 	and.w	r3, r3, #8
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d01b      	beq.n	80058ea <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	f06f 0208 	mvn.w	r2, #8
 80058ba:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	2204      	movs	r2, #4
 80058c0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	69db      	ldr	r3, [r3, #28]
 80058c8:	f003 0303 	and.w	r3, r3, #3
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d003      	beq.n	80058d8 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80058d0:	6878      	ldr	r0, [r7, #4]
 80058d2:	f000 f886 	bl	80059e2 <HAL_TIM_IC_CaptureCallback>
 80058d6:	e005      	b.n	80058e4 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80058d8:	6878      	ldr	r0, [r7, #4]
 80058da:	f000 f878 	bl	80059ce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80058de:	6878      	ldr	r0, [r7, #4]
 80058e0:	f000 f889 	bl	80059f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	2200      	movs	r2, #0
 80058e8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80058ea:	68bb      	ldr	r3, [r7, #8]
 80058ec:	f003 0310 	and.w	r3, r3, #16
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d020      	beq.n	8005936 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	f003 0310 	and.w	r3, r3, #16
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d01b      	beq.n	8005936 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	f06f 0210 	mvn.w	r2, #16
 8005906:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	2208      	movs	r2, #8
 800590c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	69db      	ldr	r3, [r3, #28]
 8005914:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005918:	2b00      	cmp	r3, #0
 800591a:	d003      	beq.n	8005924 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800591c:	6878      	ldr	r0, [r7, #4]
 800591e:	f000 f860 	bl	80059e2 <HAL_TIM_IC_CaptureCallback>
 8005922:	e005      	b.n	8005930 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005924:	6878      	ldr	r0, [r7, #4]
 8005926:	f000 f852 	bl	80059ce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800592a:	6878      	ldr	r0, [r7, #4]
 800592c:	f000 f863 	bl	80059f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	2200      	movs	r2, #0
 8005934:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005936:	68bb      	ldr	r3, [r7, #8]
 8005938:	f003 0301 	and.w	r3, r3, #1
 800593c:	2b00      	cmp	r3, #0
 800593e:	d00c      	beq.n	800595a <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	f003 0301 	and.w	r3, r3, #1
 8005946:	2b00      	cmp	r3, #0
 8005948:	d007      	beq.n	800595a <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	f06f 0201 	mvn.w	r2, #1
 8005952:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005954:	6878      	ldr	r0, [r7, #4]
 8005956:	f7fb fe23 	bl	80015a0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800595a:	68bb      	ldr	r3, [r7, #8]
 800595c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005960:	2b00      	cmp	r3, #0
 8005962:	d00c      	beq.n	800597e <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800596a:	2b00      	cmp	r3, #0
 800596c:	d007      	beq.n	800597e <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005976:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005978:	6878      	ldr	r0, [r7, #4]
 800597a:	f000 f907 	bl	8005b8c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800597e:	68bb      	ldr	r3, [r7, #8]
 8005980:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005984:	2b00      	cmp	r3, #0
 8005986:	d00c      	beq.n	80059a2 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800598e:	2b00      	cmp	r3, #0
 8005990:	d007      	beq.n	80059a2 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800599a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800599c:	6878      	ldr	r0, [r7, #4]
 800599e:	f000 f834 	bl	8005a0a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80059a2:	68bb      	ldr	r3, [r7, #8]
 80059a4:	f003 0320 	and.w	r3, r3, #32
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d00c      	beq.n	80059c6 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	f003 0320 	and.w	r3, r3, #32
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d007      	beq.n	80059c6 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	f06f 0220 	mvn.w	r2, #32
 80059be:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80059c0:	6878      	ldr	r0, [r7, #4]
 80059c2:	f000 f8d9 	bl	8005b78 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80059c6:	bf00      	nop
 80059c8:	3710      	adds	r7, #16
 80059ca:	46bd      	mov	sp, r7
 80059cc:	bd80      	pop	{r7, pc}

080059ce <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80059ce:	b480      	push	{r7}
 80059d0:	b083      	sub	sp, #12
 80059d2:	af00      	add	r7, sp, #0
 80059d4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80059d6:	bf00      	nop
 80059d8:	370c      	adds	r7, #12
 80059da:	46bd      	mov	sp, r7
 80059dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059e0:	4770      	bx	lr

080059e2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80059e2:	b480      	push	{r7}
 80059e4:	b083      	sub	sp, #12
 80059e6:	af00      	add	r7, sp, #0
 80059e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80059ea:	bf00      	nop
 80059ec:	370c      	adds	r7, #12
 80059ee:	46bd      	mov	sp, r7
 80059f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059f4:	4770      	bx	lr

080059f6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80059f6:	b480      	push	{r7}
 80059f8:	b083      	sub	sp, #12
 80059fa:	af00      	add	r7, sp, #0
 80059fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80059fe:	bf00      	nop
 8005a00:	370c      	adds	r7, #12
 8005a02:	46bd      	mov	sp, r7
 8005a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a08:	4770      	bx	lr

08005a0a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005a0a:	b480      	push	{r7}
 8005a0c:	b083      	sub	sp, #12
 8005a0e:	af00      	add	r7, sp, #0
 8005a10:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005a12:	bf00      	nop
 8005a14:	370c      	adds	r7, #12
 8005a16:	46bd      	mov	sp, r7
 8005a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a1c:	4770      	bx	lr
	...

08005a20 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005a20:	b480      	push	{r7}
 8005a22:	b085      	sub	sp, #20
 8005a24:	af00      	add	r7, sp, #0
 8005a26:	6078      	str	r0, [r7, #4]
 8005a28:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	4a46      	ldr	r2, [pc, #280]	; (8005b4c <TIM_Base_SetConfig+0x12c>)
 8005a34:	4293      	cmp	r3, r2
 8005a36:	d013      	beq.n	8005a60 <TIM_Base_SetConfig+0x40>
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005a3e:	d00f      	beq.n	8005a60 <TIM_Base_SetConfig+0x40>
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	4a43      	ldr	r2, [pc, #268]	; (8005b50 <TIM_Base_SetConfig+0x130>)
 8005a44:	4293      	cmp	r3, r2
 8005a46:	d00b      	beq.n	8005a60 <TIM_Base_SetConfig+0x40>
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	4a42      	ldr	r2, [pc, #264]	; (8005b54 <TIM_Base_SetConfig+0x134>)
 8005a4c:	4293      	cmp	r3, r2
 8005a4e:	d007      	beq.n	8005a60 <TIM_Base_SetConfig+0x40>
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	4a41      	ldr	r2, [pc, #260]	; (8005b58 <TIM_Base_SetConfig+0x138>)
 8005a54:	4293      	cmp	r3, r2
 8005a56:	d003      	beq.n	8005a60 <TIM_Base_SetConfig+0x40>
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	4a40      	ldr	r2, [pc, #256]	; (8005b5c <TIM_Base_SetConfig+0x13c>)
 8005a5c:	4293      	cmp	r3, r2
 8005a5e:	d108      	bne.n	8005a72 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005a66:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005a68:	683b      	ldr	r3, [r7, #0]
 8005a6a:	685b      	ldr	r3, [r3, #4]
 8005a6c:	68fa      	ldr	r2, [r7, #12]
 8005a6e:	4313      	orrs	r3, r2
 8005a70:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	4a35      	ldr	r2, [pc, #212]	; (8005b4c <TIM_Base_SetConfig+0x12c>)
 8005a76:	4293      	cmp	r3, r2
 8005a78:	d02b      	beq.n	8005ad2 <TIM_Base_SetConfig+0xb2>
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005a80:	d027      	beq.n	8005ad2 <TIM_Base_SetConfig+0xb2>
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	4a32      	ldr	r2, [pc, #200]	; (8005b50 <TIM_Base_SetConfig+0x130>)
 8005a86:	4293      	cmp	r3, r2
 8005a88:	d023      	beq.n	8005ad2 <TIM_Base_SetConfig+0xb2>
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	4a31      	ldr	r2, [pc, #196]	; (8005b54 <TIM_Base_SetConfig+0x134>)
 8005a8e:	4293      	cmp	r3, r2
 8005a90:	d01f      	beq.n	8005ad2 <TIM_Base_SetConfig+0xb2>
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	4a30      	ldr	r2, [pc, #192]	; (8005b58 <TIM_Base_SetConfig+0x138>)
 8005a96:	4293      	cmp	r3, r2
 8005a98:	d01b      	beq.n	8005ad2 <TIM_Base_SetConfig+0xb2>
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	4a2f      	ldr	r2, [pc, #188]	; (8005b5c <TIM_Base_SetConfig+0x13c>)
 8005a9e:	4293      	cmp	r3, r2
 8005aa0:	d017      	beq.n	8005ad2 <TIM_Base_SetConfig+0xb2>
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	4a2e      	ldr	r2, [pc, #184]	; (8005b60 <TIM_Base_SetConfig+0x140>)
 8005aa6:	4293      	cmp	r3, r2
 8005aa8:	d013      	beq.n	8005ad2 <TIM_Base_SetConfig+0xb2>
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	4a2d      	ldr	r2, [pc, #180]	; (8005b64 <TIM_Base_SetConfig+0x144>)
 8005aae:	4293      	cmp	r3, r2
 8005ab0:	d00f      	beq.n	8005ad2 <TIM_Base_SetConfig+0xb2>
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	4a2c      	ldr	r2, [pc, #176]	; (8005b68 <TIM_Base_SetConfig+0x148>)
 8005ab6:	4293      	cmp	r3, r2
 8005ab8:	d00b      	beq.n	8005ad2 <TIM_Base_SetConfig+0xb2>
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	4a2b      	ldr	r2, [pc, #172]	; (8005b6c <TIM_Base_SetConfig+0x14c>)
 8005abe:	4293      	cmp	r3, r2
 8005ac0:	d007      	beq.n	8005ad2 <TIM_Base_SetConfig+0xb2>
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	4a2a      	ldr	r2, [pc, #168]	; (8005b70 <TIM_Base_SetConfig+0x150>)
 8005ac6:	4293      	cmp	r3, r2
 8005ac8:	d003      	beq.n	8005ad2 <TIM_Base_SetConfig+0xb2>
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	4a29      	ldr	r2, [pc, #164]	; (8005b74 <TIM_Base_SetConfig+0x154>)
 8005ace:	4293      	cmp	r3, r2
 8005ad0:	d108      	bne.n	8005ae4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005ad8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005ada:	683b      	ldr	r3, [r7, #0]
 8005adc:	68db      	ldr	r3, [r3, #12]
 8005ade:	68fa      	ldr	r2, [r7, #12]
 8005ae0:	4313      	orrs	r3, r2
 8005ae2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005aea:	683b      	ldr	r3, [r7, #0]
 8005aec:	695b      	ldr	r3, [r3, #20]
 8005aee:	4313      	orrs	r3, r2
 8005af0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	68fa      	ldr	r2, [r7, #12]
 8005af6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005af8:	683b      	ldr	r3, [r7, #0]
 8005afa:	689a      	ldr	r2, [r3, #8]
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005b00:	683b      	ldr	r3, [r7, #0]
 8005b02:	681a      	ldr	r2, [r3, #0]
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	4a10      	ldr	r2, [pc, #64]	; (8005b4c <TIM_Base_SetConfig+0x12c>)
 8005b0c:	4293      	cmp	r3, r2
 8005b0e:	d003      	beq.n	8005b18 <TIM_Base_SetConfig+0xf8>
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	4a12      	ldr	r2, [pc, #72]	; (8005b5c <TIM_Base_SetConfig+0x13c>)
 8005b14:	4293      	cmp	r3, r2
 8005b16:	d103      	bne.n	8005b20 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005b18:	683b      	ldr	r3, [r7, #0]
 8005b1a:	691a      	ldr	r2, [r3, #16]
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	2201      	movs	r2, #1
 8005b24:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	691b      	ldr	r3, [r3, #16]
 8005b2a:	f003 0301 	and.w	r3, r3, #1
 8005b2e:	2b01      	cmp	r3, #1
 8005b30:	d105      	bne.n	8005b3e <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	691b      	ldr	r3, [r3, #16]
 8005b36:	f023 0201 	bic.w	r2, r3, #1
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	611a      	str	r2, [r3, #16]
  }
}
 8005b3e:	bf00      	nop
 8005b40:	3714      	adds	r7, #20
 8005b42:	46bd      	mov	sp, r7
 8005b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b48:	4770      	bx	lr
 8005b4a:	bf00      	nop
 8005b4c:	40010000 	.word	0x40010000
 8005b50:	40000400 	.word	0x40000400
 8005b54:	40000800 	.word	0x40000800
 8005b58:	40000c00 	.word	0x40000c00
 8005b5c:	40010400 	.word	0x40010400
 8005b60:	40014000 	.word	0x40014000
 8005b64:	40014400 	.word	0x40014400
 8005b68:	40014800 	.word	0x40014800
 8005b6c:	40001800 	.word	0x40001800
 8005b70:	40001c00 	.word	0x40001c00
 8005b74:	40002000 	.word	0x40002000

08005b78 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005b78:	b480      	push	{r7}
 8005b7a:	b083      	sub	sp, #12
 8005b7c:	af00      	add	r7, sp, #0
 8005b7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005b80:	bf00      	nop
 8005b82:	370c      	adds	r7, #12
 8005b84:	46bd      	mov	sp, r7
 8005b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b8a:	4770      	bx	lr

08005b8c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005b8c:	b480      	push	{r7}
 8005b8e:	b083      	sub	sp, #12
 8005b90:	af00      	add	r7, sp, #0
 8005b92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005b94:	bf00      	nop
 8005b96:	370c      	adds	r7, #12
 8005b98:	46bd      	mov	sp, r7
 8005b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b9e:	4770      	bx	lr

08005ba0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005ba0:	b580      	push	{r7, lr}
 8005ba2:	b082      	sub	sp, #8
 8005ba4:	af00      	add	r7, sp, #0
 8005ba6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d101      	bne.n	8005bb2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005bae:	2301      	movs	r3, #1
 8005bb0:	e042      	b.n	8005c38 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005bb8:	b2db      	uxtb	r3, r3
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d106      	bne.n	8005bcc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	2200      	movs	r2, #0
 8005bc2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005bc6:	6878      	ldr	r0, [r7, #4]
 8005bc8:	f7fd f8ea 	bl	8002da0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	2224      	movs	r2, #36	; 0x24
 8005bd0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	68da      	ldr	r2, [r3, #12]
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005be2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005be4:	6878      	ldr	r0, [r7, #4]
 8005be6:	f000 f973 	bl	8005ed0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	691a      	ldr	r2, [r3, #16]
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005bf8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	695a      	ldr	r2, [r3, #20]
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005c08:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	68da      	ldr	r2, [r3, #12]
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005c18:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	2200      	movs	r2, #0
 8005c1e:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	2220      	movs	r2, #32
 8005c24:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	2220      	movs	r2, #32
 8005c2c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	2200      	movs	r2, #0
 8005c34:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8005c36:	2300      	movs	r3, #0
}
 8005c38:	4618      	mov	r0, r3
 8005c3a:	3708      	adds	r7, #8
 8005c3c:	46bd      	mov	sp, r7
 8005c3e:	bd80      	pop	{r7, pc}

08005c40 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005c40:	b580      	push	{r7, lr}
 8005c42:	b08a      	sub	sp, #40	; 0x28
 8005c44:	af02      	add	r7, sp, #8
 8005c46:	60f8      	str	r0, [r7, #12]
 8005c48:	60b9      	str	r1, [r7, #8]
 8005c4a:	603b      	str	r3, [r7, #0]
 8005c4c:	4613      	mov	r3, r2
 8005c4e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005c50:	2300      	movs	r3, #0
 8005c52:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005c5a:	b2db      	uxtb	r3, r3
 8005c5c:	2b20      	cmp	r3, #32
 8005c5e:	d175      	bne.n	8005d4c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005c60:	68bb      	ldr	r3, [r7, #8]
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d002      	beq.n	8005c6c <HAL_UART_Transmit+0x2c>
 8005c66:	88fb      	ldrh	r3, [r7, #6]
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d101      	bne.n	8005c70 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005c6c:	2301      	movs	r3, #1
 8005c6e:	e06e      	b.n	8005d4e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	2200      	movs	r2, #0
 8005c74:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	2221      	movs	r2, #33	; 0x21
 8005c7a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005c7e:	f7fd f99b 	bl	8002fb8 <HAL_GetTick>
 8005c82:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	88fa      	ldrh	r2, [r7, #6]
 8005c88:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	88fa      	ldrh	r2, [r7, #6]
 8005c8e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	689b      	ldr	r3, [r3, #8]
 8005c94:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005c98:	d108      	bne.n	8005cac <HAL_UART_Transmit+0x6c>
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	691b      	ldr	r3, [r3, #16]
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d104      	bne.n	8005cac <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005ca2:	2300      	movs	r3, #0
 8005ca4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005ca6:	68bb      	ldr	r3, [r7, #8]
 8005ca8:	61bb      	str	r3, [r7, #24]
 8005caa:	e003      	b.n	8005cb4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005cac:	68bb      	ldr	r3, [r7, #8]
 8005cae:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005cb0:	2300      	movs	r3, #0
 8005cb2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005cb4:	e02e      	b.n	8005d14 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005cb6:	683b      	ldr	r3, [r7, #0]
 8005cb8:	9300      	str	r3, [sp, #0]
 8005cba:	697b      	ldr	r3, [r7, #20]
 8005cbc:	2200      	movs	r2, #0
 8005cbe:	2180      	movs	r1, #128	; 0x80
 8005cc0:	68f8      	ldr	r0, [r7, #12]
 8005cc2:	f000 f848 	bl	8005d56 <UART_WaitOnFlagUntilTimeout>
 8005cc6:	4603      	mov	r3, r0
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d005      	beq.n	8005cd8 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	2220      	movs	r2, #32
 8005cd0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        return HAL_TIMEOUT;
 8005cd4:	2303      	movs	r3, #3
 8005cd6:	e03a      	b.n	8005d4e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8005cd8:	69fb      	ldr	r3, [r7, #28]
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	d10b      	bne.n	8005cf6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005cde:	69bb      	ldr	r3, [r7, #24]
 8005ce0:	881b      	ldrh	r3, [r3, #0]
 8005ce2:	461a      	mov	r2, r3
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005cec:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005cee:	69bb      	ldr	r3, [r7, #24]
 8005cf0:	3302      	adds	r3, #2
 8005cf2:	61bb      	str	r3, [r7, #24]
 8005cf4:	e007      	b.n	8005d06 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005cf6:	69fb      	ldr	r3, [r7, #28]
 8005cf8:	781a      	ldrb	r2, [r3, #0]
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005d00:	69fb      	ldr	r3, [r7, #28]
 8005d02:	3301      	adds	r3, #1
 8005d04:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005d0a:	b29b      	uxth	r3, r3
 8005d0c:	3b01      	subs	r3, #1
 8005d0e:	b29a      	uxth	r2, r3
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005d18:	b29b      	uxth	r3, r3
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d1cb      	bne.n	8005cb6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005d1e:	683b      	ldr	r3, [r7, #0]
 8005d20:	9300      	str	r3, [sp, #0]
 8005d22:	697b      	ldr	r3, [r7, #20]
 8005d24:	2200      	movs	r2, #0
 8005d26:	2140      	movs	r1, #64	; 0x40
 8005d28:	68f8      	ldr	r0, [r7, #12]
 8005d2a:	f000 f814 	bl	8005d56 <UART_WaitOnFlagUntilTimeout>
 8005d2e:	4603      	mov	r3, r0
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d005      	beq.n	8005d40 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	2220      	movs	r2, #32
 8005d38:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      return HAL_TIMEOUT;
 8005d3c:	2303      	movs	r3, #3
 8005d3e:	e006      	b.n	8005d4e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	2220      	movs	r2, #32
 8005d44:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8005d48:	2300      	movs	r3, #0
 8005d4a:	e000      	b.n	8005d4e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005d4c:	2302      	movs	r3, #2
  }
}
 8005d4e:	4618      	mov	r0, r3
 8005d50:	3720      	adds	r7, #32
 8005d52:	46bd      	mov	sp, r7
 8005d54:	bd80      	pop	{r7, pc}

08005d56 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005d56:	b580      	push	{r7, lr}
 8005d58:	b086      	sub	sp, #24
 8005d5a:	af00      	add	r7, sp, #0
 8005d5c:	60f8      	str	r0, [r7, #12]
 8005d5e:	60b9      	str	r1, [r7, #8]
 8005d60:	603b      	str	r3, [r7, #0]
 8005d62:	4613      	mov	r3, r2
 8005d64:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005d66:	e03b      	b.n	8005de0 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005d68:	6a3b      	ldr	r3, [r7, #32]
 8005d6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d6e:	d037      	beq.n	8005de0 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005d70:	f7fd f922 	bl	8002fb8 <HAL_GetTick>
 8005d74:	4602      	mov	r2, r0
 8005d76:	683b      	ldr	r3, [r7, #0]
 8005d78:	1ad3      	subs	r3, r2, r3
 8005d7a:	6a3a      	ldr	r2, [r7, #32]
 8005d7c:	429a      	cmp	r2, r3
 8005d7e:	d302      	bcc.n	8005d86 <UART_WaitOnFlagUntilTimeout+0x30>
 8005d80:	6a3b      	ldr	r3, [r7, #32]
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d101      	bne.n	8005d8a <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005d86:	2303      	movs	r3, #3
 8005d88:	e03a      	b.n	8005e00 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	68db      	ldr	r3, [r3, #12]
 8005d90:	f003 0304 	and.w	r3, r3, #4
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	d023      	beq.n	8005de0 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005d98:	68bb      	ldr	r3, [r7, #8]
 8005d9a:	2b80      	cmp	r3, #128	; 0x80
 8005d9c:	d020      	beq.n	8005de0 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005d9e:	68bb      	ldr	r3, [r7, #8]
 8005da0:	2b40      	cmp	r3, #64	; 0x40
 8005da2:	d01d      	beq.n	8005de0 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	f003 0308 	and.w	r3, r3, #8
 8005dae:	2b08      	cmp	r3, #8
 8005db0:	d116      	bne.n	8005de0 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005db2:	2300      	movs	r3, #0
 8005db4:	617b      	str	r3, [r7, #20]
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	617b      	str	r3, [r7, #20]
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	685b      	ldr	r3, [r3, #4]
 8005dc4:	617b      	str	r3, [r7, #20]
 8005dc6:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005dc8:	68f8      	ldr	r0, [r7, #12]
 8005dca:	f000 f81d 	bl	8005e08 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	2208      	movs	r2, #8
 8005dd2:	645a      	str	r2, [r3, #68]	; 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	2200      	movs	r2, #0
 8005dd8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8005ddc:	2301      	movs	r3, #1
 8005dde:	e00f      	b.n	8005e00 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	681a      	ldr	r2, [r3, #0]
 8005de6:	68bb      	ldr	r3, [r7, #8]
 8005de8:	4013      	ands	r3, r2
 8005dea:	68ba      	ldr	r2, [r7, #8]
 8005dec:	429a      	cmp	r2, r3
 8005dee:	bf0c      	ite	eq
 8005df0:	2301      	moveq	r3, #1
 8005df2:	2300      	movne	r3, #0
 8005df4:	b2db      	uxtb	r3, r3
 8005df6:	461a      	mov	r2, r3
 8005df8:	79fb      	ldrb	r3, [r7, #7]
 8005dfa:	429a      	cmp	r2, r3
 8005dfc:	d0b4      	beq.n	8005d68 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005dfe:	2300      	movs	r3, #0
}
 8005e00:	4618      	mov	r0, r3
 8005e02:	3718      	adds	r7, #24
 8005e04:	46bd      	mov	sp, r7
 8005e06:	bd80      	pop	{r7, pc}

08005e08 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005e08:	b480      	push	{r7}
 8005e0a:	b095      	sub	sp, #84	; 0x54
 8005e0c:	af00      	add	r7, sp, #0
 8005e0e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	330c      	adds	r3, #12
 8005e16:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e18:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005e1a:	e853 3f00 	ldrex	r3, [r3]
 8005e1e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005e20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e22:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005e26:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	330c      	adds	r3, #12
 8005e2e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005e30:	643a      	str	r2, [r7, #64]	; 0x40
 8005e32:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e34:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005e36:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005e38:	e841 2300 	strex	r3, r2, [r1]
 8005e3c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005e3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d1e5      	bne.n	8005e10 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	3314      	adds	r3, #20
 8005e4a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e4c:	6a3b      	ldr	r3, [r7, #32]
 8005e4e:	e853 3f00 	ldrex	r3, [r3]
 8005e52:	61fb      	str	r3, [r7, #28]
   return(result);
 8005e54:	69fb      	ldr	r3, [r7, #28]
 8005e56:	f023 0301 	bic.w	r3, r3, #1
 8005e5a:	64bb      	str	r3, [r7, #72]	; 0x48
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	3314      	adds	r3, #20
 8005e62:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005e64:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005e66:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e68:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005e6a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005e6c:	e841 2300 	strex	r3, r2, [r1]
 8005e70:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005e72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d1e5      	bne.n	8005e44 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e7c:	2b01      	cmp	r3, #1
 8005e7e:	d119      	bne.n	8005eb4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	330c      	adds	r3, #12
 8005e86:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	e853 3f00 	ldrex	r3, [r3]
 8005e8e:	60bb      	str	r3, [r7, #8]
   return(result);
 8005e90:	68bb      	ldr	r3, [r7, #8]
 8005e92:	f023 0310 	bic.w	r3, r3, #16
 8005e96:	647b      	str	r3, [r7, #68]	; 0x44
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	330c      	adds	r3, #12
 8005e9e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005ea0:	61ba      	str	r2, [r7, #24]
 8005ea2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ea4:	6979      	ldr	r1, [r7, #20]
 8005ea6:	69ba      	ldr	r2, [r7, #24]
 8005ea8:	e841 2300 	strex	r3, r2, [r1]
 8005eac:	613b      	str	r3, [r7, #16]
   return(result);
 8005eae:	693b      	ldr	r3, [r7, #16]
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d1e5      	bne.n	8005e80 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	2220      	movs	r2, #32
 8005eb8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	2200      	movs	r2, #0
 8005ec0:	631a      	str	r2, [r3, #48]	; 0x30
}
 8005ec2:	bf00      	nop
 8005ec4:	3754      	adds	r7, #84	; 0x54
 8005ec6:	46bd      	mov	sp, r7
 8005ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ecc:	4770      	bx	lr
	...

08005ed0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005ed0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005ed4:	b0c0      	sub	sp, #256	; 0x100
 8005ed6:	af00      	add	r7, sp, #0
 8005ed8:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005edc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	691b      	ldr	r3, [r3, #16]
 8005ee4:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8005ee8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005eec:	68d9      	ldr	r1, [r3, #12]
 8005eee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005ef2:	681a      	ldr	r2, [r3, #0]
 8005ef4:	ea40 0301 	orr.w	r3, r0, r1
 8005ef8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005efa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005efe:	689a      	ldr	r2, [r3, #8]
 8005f00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005f04:	691b      	ldr	r3, [r3, #16]
 8005f06:	431a      	orrs	r2, r3
 8005f08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005f0c:	695b      	ldr	r3, [r3, #20]
 8005f0e:	431a      	orrs	r2, r3
 8005f10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005f14:	69db      	ldr	r3, [r3, #28]
 8005f16:	4313      	orrs	r3, r2
 8005f18:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005f1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	68db      	ldr	r3, [r3, #12]
 8005f24:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8005f28:	f021 010c 	bic.w	r1, r1, #12
 8005f2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005f30:	681a      	ldr	r2, [r3, #0]
 8005f32:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8005f36:	430b      	orrs	r3, r1
 8005f38:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005f3a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	695b      	ldr	r3, [r3, #20]
 8005f42:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8005f46:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005f4a:	6999      	ldr	r1, [r3, #24]
 8005f4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005f50:	681a      	ldr	r2, [r3, #0]
 8005f52:	ea40 0301 	orr.w	r3, r0, r1
 8005f56:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005f58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005f5c:	681a      	ldr	r2, [r3, #0]
 8005f5e:	4b8f      	ldr	r3, [pc, #572]	; (800619c <UART_SetConfig+0x2cc>)
 8005f60:	429a      	cmp	r2, r3
 8005f62:	d005      	beq.n	8005f70 <UART_SetConfig+0xa0>
 8005f64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005f68:	681a      	ldr	r2, [r3, #0]
 8005f6a:	4b8d      	ldr	r3, [pc, #564]	; (80061a0 <UART_SetConfig+0x2d0>)
 8005f6c:	429a      	cmp	r2, r3
 8005f6e:	d104      	bne.n	8005f7a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005f70:	f7fe fe62 	bl	8004c38 <HAL_RCC_GetPCLK2Freq>
 8005f74:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8005f78:	e003      	b.n	8005f82 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005f7a:	f7fe fe49 	bl	8004c10 <HAL_RCC_GetPCLK1Freq>
 8005f7e:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005f82:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005f86:	69db      	ldr	r3, [r3, #28]
 8005f88:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005f8c:	f040 810c 	bne.w	80061a8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005f90:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005f94:	2200      	movs	r2, #0
 8005f96:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8005f9a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8005f9e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8005fa2:	4622      	mov	r2, r4
 8005fa4:	462b      	mov	r3, r5
 8005fa6:	1891      	adds	r1, r2, r2
 8005fa8:	65b9      	str	r1, [r7, #88]	; 0x58
 8005faa:	415b      	adcs	r3, r3
 8005fac:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005fae:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8005fb2:	4621      	mov	r1, r4
 8005fb4:	eb12 0801 	adds.w	r8, r2, r1
 8005fb8:	4629      	mov	r1, r5
 8005fba:	eb43 0901 	adc.w	r9, r3, r1
 8005fbe:	f04f 0200 	mov.w	r2, #0
 8005fc2:	f04f 0300 	mov.w	r3, #0
 8005fc6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005fca:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005fce:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005fd2:	4690      	mov	r8, r2
 8005fd4:	4699      	mov	r9, r3
 8005fd6:	4623      	mov	r3, r4
 8005fd8:	eb18 0303 	adds.w	r3, r8, r3
 8005fdc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8005fe0:	462b      	mov	r3, r5
 8005fe2:	eb49 0303 	adc.w	r3, r9, r3
 8005fe6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8005fea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005fee:	685b      	ldr	r3, [r3, #4]
 8005ff0:	2200      	movs	r2, #0
 8005ff2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8005ff6:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8005ffa:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8005ffe:	460b      	mov	r3, r1
 8006000:	18db      	adds	r3, r3, r3
 8006002:	653b      	str	r3, [r7, #80]	; 0x50
 8006004:	4613      	mov	r3, r2
 8006006:	eb42 0303 	adc.w	r3, r2, r3
 800600a:	657b      	str	r3, [r7, #84]	; 0x54
 800600c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8006010:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8006014:	f7fa fde8 	bl	8000be8 <__aeabi_uldivmod>
 8006018:	4602      	mov	r2, r0
 800601a:	460b      	mov	r3, r1
 800601c:	4b61      	ldr	r3, [pc, #388]	; (80061a4 <UART_SetConfig+0x2d4>)
 800601e:	fba3 2302 	umull	r2, r3, r3, r2
 8006022:	095b      	lsrs	r3, r3, #5
 8006024:	011c      	lsls	r4, r3, #4
 8006026:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800602a:	2200      	movs	r2, #0
 800602c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006030:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8006034:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8006038:	4642      	mov	r2, r8
 800603a:	464b      	mov	r3, r9
 800603c:	1891      	adds	r1, r2, r2
 800603e:	64b9      	str	r1, [r7, #72]	; 0x48
 8006040:	415b      	adcs	r3, r3
 8006042:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006044:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8006048:	4641      	mov	r1, r8
 800604a:	eb12 0a01 	adds.w	sl, r2, r1
 800604e:	4649      	mov	r1, r9
 8006050:	eb43 0b01 	adc.w	fp, r3, r1
 8006054:	f04f 0200 	mov.w	r2, #0
 8006058:	f04f 0300 	mov.w	r3, #0
 800605c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006060:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006064:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006068:	4692      	mov	sl, r2
 800606a:	469b      	mov	fp, r3
 800606c:	4643      	mov	r3, r8
 800606e:	eb1a 0303 	adds.w	r3, sl, r3
 8006072:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006076:	464b      	mov	r3, r9
 8006078:	eb4b 0303 	adc.w	r3, fp, r3
 800607c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8006080:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006084:	685b      	ldr	r3, [r3, #4]
 8006086:	2200      	movs	r2, #0
 8006088:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800608c:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8006090:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8006094:	460b      	mov	r3, r1
 8006096:	18db      	adds	r3, r3, r3
 8006098:	643b      	str	r3, [r7, #64]	; 0x40
 800609a:	4613      	mov	r3, r2
 800609c:	eb42 0303 	adc.w	r3, r2, r3
 80060a0:	647b      	str	r3, [r7, #68]	; 0x44
 80060a2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80060a6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80060aa:	f7fa fd9d 	bl	8000be8 <__aeabi_uldivmod>
 80060ae:	4602      	mov	r2, r0
 80060b0:	460b      	mov	r3, r1
 80060b2:	4611      	mov	r1, r2
 80060b4:	4b3b      	ldr	r3, [pc, #236]	; (80061a4 <UART_SetConfig+0x2d4>)
 80060b6:	fba3 2301 	umull	r2, r3, r3, r1
 80060ba:	095b      	lsrs	r3, r3, #5
 80060bc:	2264      	movs	r2, #100	; 0x64
 80060be:	fb02 f303 	mul.w	r3, r2, r3
 80060c2:	1acb      	subs	r3, r1, r3
 80060c4:	00db      	lsls	r3, r3, #3
 80060c6:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80060ca:	4b36      	ldr	r3, [pc, #216]	; (80061a4 <UART_SetConfig+0x2d4>)
 80060cc:	fba3 2302 	umull	r2, r3, r3, r2
 80060d0:	095b      	lsrs	r3, r3, #5
 80060d2:	005b      	lsls	r3, r3, #1
 80060d4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80060d8:	441c      	add	r4, r3
 80060da:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80060de:	2200      	movs	r2, #0
 80060e0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80060e4:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80060e8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80060ec:	4642      	mov	r2, r8
 80060ee:	464b      	mov	r3, r9
 80060f0:	1891      	adds	r1, r2, r2
 80060f2:	63b9      	str	r1, [r7, #56]	; 0x38
 80060f4:	415b      	adcs	r3, r3
 80060f6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80060f8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80060fc:	4641      	mov	r1, r8
 80060fe:	1851      	adds	r1, r2, r1
 8006100:	6339      	str	r1, [r7, #48]	; 0x30
 8006102:	4649      	mov	r1, r9
 8006104:	414b      	adcs	r3, r1
 8006106:	637b      	str	r3, [r7, #52]	; 0x34
 8006108:	f04f 0200 	mov.w	r2, #0
 800610c:	f04f 0300 	mov.w	r3, #0
 8006110:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8006114:	4659      	mov	r1, fp
 8006116:	00cb      	lsls	r3, r1, #3
 8006118:	4651      	mov	r1, sl
 800611a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800611e:	4651      	mov	r1, sl
 8006120:	00ca      	lsls	r2, r1, #3
 8006122:	4610      	mov	r0, r2
 8006124:	4619      	mov	r1, r3
 8006126:	4603      	mov	r3, r0
 8006128:	4642      	mov	r2, r8
 800612a:	189b      	adds	r3, r3, r2
 800612c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006130:	464b      	mov	r3, r9
 8006132:	460a      	mov	r2, r1
 8006134:	eb42 0303 	adc.w	r3, r2, r3
 8006138:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800613c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006140:	685b      	ldr	r3, [r3, #4]
 8006142:	2200      	movs	r2, #0
 8006144:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8006148:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800614c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8006150:	460b      	mov	r3, r1
 8006152:	18db      	adds	r3, r3, r3
 8006154:	62bb      	str	r3, [r7, #40]	; 0x28
 8006156:	4613      	mov	r3, r2
 8006158:	eb42 0303 	adc.w	r3, r2, r3
 800615c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800615e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006162:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8006166:	f7fa fd3f 	bl	8000be8 <__aeabi_uldivmod>
 800616a:	4602      	mov	r2, r0
 800616c:	460b      	mov	r3, r1
 800616e:	4b0d      	ldr	r3, [pc, #52]	; (80061a4 <UART_SetConfig+0x2d4>)
 8006170:	fba3 1302 	umull	r1, r3, r3, r2
 8006174:	095b      	lsrs	r3, r3, #5
 8006176:	2164      	movs	r1, #100	; 0x64
 8006178:	fb01 f303 	mul.w	r3, r1, r3
 800617c:	1ad3      	subs	r3, r2, r3
 800617e:	00db      	lsls	r3, r3, #3
 8006180:	3332      	adds	r3, #50	; 0x32
 8006182:	4a08      	ldr	r2, [pc, #32]	; (80061a4 <UART_SetConfig+0x2d4>)
 8006184:	fba2 2303 	umull	r2, r3, r2, r3
 8006188:	095b      	lsrs	r3, r3, #5
 800618a:	f003 0207 	and.w	r2, r3, #7
 800618e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	4422      	add	r2, r4
 8006196:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006198:	e106      	b.n	80063a8 <UART_SetConfig+0x4d8>
 800619a:	bf00      	nop
 800619c:	40011000 	.word	0x40011000
 80061a0:	40011400 	.word	0x40011400
 80061a4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80061a8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80061ac:	2200      	movs	r2, #0
 80061ae:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80061b2:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80061b6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80061ba:	4642      	mov	r2, r8
 80061bc:	464b      	mov	r3, r9
 80061be:	1891      	adds	r1, r2, r2
 80061c0:	6239      	str	r1, [r7, #32]
 80061c2:	415b      	adcs	r3, r3
 80061c4:	627b      	str	r3, [r7, #36]	; 0x24
 80061c6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80061ca:	4641      	mov	r1, r8
 80061cc:	1854      	adds	r4, r2, r1
 80061ce:	4649      	mov	r1, r9
 80061d0:	eb43 0501 	adc.w	r5, r3, r1
 80061d4:	f04f 0200 	mov.w	r2, #0
 80061d8:	f04f 0300 	mov.w	r3, #0
 80061dc:	00eb      	lsls	r3, r5, #3
 80061de:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80061e2:	00e2      	lsls	r2, r4, #3
 80061e4:	4614      	mov	r4, r2
 80061e6:	461d      	mov	r5, r3
 80061e8:	4643      	mov	r3, r8
 80061ea:	18e3      	adds	r3, r4, r3
 80061ec:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80061f0:	464b      	mov	r3, r9
 80061f2:	eb45 0303 	adc.w	r3, r5, r3
 80061f6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80061fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80061fe:	685b      	ldr	r3, [r3, #4]
 8006200:	2200      	movs	r2, #0
 8006202:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8006206:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800620a:	f04f 0200 	mov.w	r2, #0
 800620e:	f04f 0300 	mov.w	r3, #0
 8006212:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8006216:	4629      	mov	r1, r5
 8006218:	008b      	lsls	r3, r1, #2
 800621a:	4621      	mov	r1, r4
 800621c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006220:	4621      	mov	r1, r4
 8006222:	008a      	lsls	r2, r1, #2
 8006224:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8006228:	f7fa fcde 	bl	8000be8 <__aeabi_uldivmod>
 800622c:	4602      	mov	r2, r0
 800622e:	460b      	mov	r3, r1
 8006230:	4b60      	ldr	r3, [pc, #384]	; (80063b4 <UART_SetConfig+0x4e4>)
 8006232:	fba3 2302 	umull	r2, r3, r3, r2
 8006236:	095b      	lsrs	r3, r3, #5
 8006238:	011c      	lsls	r4, r3, #4
 800623a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800623e:	2200      	movs	r2, #0
 8006240:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8006244:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8006248:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800624c:	4642      	mov	r2, r8
 800624e:	464b      	mov	r3, r9
 8006250:	1891      	adds	r1, r2, r2
 8006252:	61b9      	str	r1, [r7, #24]
 8006254:	415b      	adcs	r3, r3
 8006256:	61fb      	str	r3, [r7, #28]
 8006258:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800625c:	4641      	mov	r1, r8
 800625e:	1851      	adds	r1, r2, r1
 8006260:	6139      	str	r1, [r7, #16]
 8006262:	4649      	mov	r1, r9
 8006264:	414b      	adcs	r3, r1
 8006266:	617b      	str	r3, [r7, #20]
 8006268:	f04f 0200 	mov.w	r2, #0
 800626c:	f04f 0300 	mov.w	r3, #0
 8006270:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006274:	4659      	mov	r1, fp
 8006276:	00cb      	lsls	r3, r1, #3
 8006278:	4651      	mov	r1, sl
 800627a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800627e:	4651      	mov	r1, sl
 8006280:	00ca      	lsls	r2, r1, #3
 8006282:	4610      	mov	r0, r2
 8006284:	4619      	mov	r1, r3
 8006286:	4603      	mov	r3, r0
 8006288:	4642      	mov	r2, r8
 800628a:	189b      	adds	r3, r3, r2
 800628c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8006290:	464b      	mov	r3, r9
 8006292:	460a      	mov	r2, r1
 8006294:	eb42 0303 	adc.w	r3, r2, r3
 8006298:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800629c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80062a0:	685b      	ldr	r3, [r3, #4]
 80062a2:	2200      	movs	r2, #0
 80062a4:	67bb      	str	r3, [r7, #120]	; 0x78
 80062a6:	67fa      	str	r2, [r7, #124]	; 0x7c
 80062a8:	f04f 0200 	mov.w	r2, #0
 80062ac:	f04f 0300 	mov.w	r3, #0
 80062b0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80062b4:	4649      	mov	r1, r9
 80062b6:	008b      	lsls	r3, r1, #2
 80062b8:	4641      	mov	r1, r8
 80062ba:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80062be:	4641      	mov	r1, r8
 80062c0:	008a      	lsls	r2, r1, #2
 80062c2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80062c6:	f7fa fc8f 	bl	8000be8 <__aeabi_uldivmod>
 80062ca:	4602      	mov	r2, r0
 80062cc:	460b      	mov	r3, r1
 80062ce:	4611      	mov	r1, r2
 80062d0:	4b38      	ldr	r3, [pc, #224]	; (80063b4 <UART_SetConfig+0x4e4>)
 80062d2:	fba3 2301 	umull	r2, r3, r3, r1
 80062d6:	095b      	lsrs	r3, r3, #5
 80062d8:	2264      	movs	r2, #100	; 0x64
 80062da:	fb02 f303 	mul.w	r3, r2, r3
 80062de:	1acb      	subs	r3, r1, r3
 80062e0:	011b      	lsls	r3, r3, #4
 80062e2:	3332      	adds	r3, #50	; 0x32
 80062e4:	4a33      	ldr	r2, [pc, #204]	; (80063b4 <UART_SetConfig+0x4e4>)
 80062e6:	fba2 2303 	umull	r2, r3, r2, r3
 80062ea:	095b      	lsrs	r3, r3, #5
 80062ec:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80062f0:	441c      	add	r4, r3
 80062f2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80062f6:	2200      	movs	r2, #0
 80062f8:	673b      	str	r3, [r7, #112]	; 0x70
 80062fa:	677a      	str	r2, [r7, #116]	; 0x74
 80062fc:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8006300:	4642      	mov	r2, r8
 8006302:	464b      	mov	r3, r9
 8006304:	1891      	adds	r1, r2, r2
 8006306:	60b9      	str	r1, [r7, #8]
 8006308:	415b      	adcs	r3, r3
 800630a:	60fb      	str	r3, [r7, #12]
 800630c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006310:	4641      	mov	r1, r8
 8006312:	1851      	adds	r1, r2, r1
 8006314:	6039      	str	r1, [r7, #0]
 8006316:	4649      	mov	r1, r9
 8006318:	414b      	adcs	r3, r1
 800631a:	607b      	str	r3, [r7, #4]
 800631c:	f04f 0200 	mov.w	r2, #0
 8006320:	f04f 0300 	mov.w	r3, #0
 8006324:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006328:	4659      	mov	r1, fp
 800632a:	00cb      	lsls	r3, r1, #3
 800632c:	4651      	mov	r1, sl
 800632e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006332:	4651      	mov	r1, sl
 8006334:	00ca      	lsls	r2, r1, #3
 8006336:	4610      	mov	r0, r2
 8006338:	4619      	mov	r1, r3
 800633a:	4603      	mov	r3, r0
 800633c:	4642      	mov	r2, r8
 800633e:	189b      	adds	r3, r3, r2
 8006340:	66bb      	str	r3, [r7, #104]	; 0x68
 8006342:	464b      	mov	r3, r9
 8006344:	460a      	mov	r2, r1
 8006346:	eb42 0303 	adc.w	r3, r2, r3
 800634a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800634c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006350:	685b      	ldr	r3, [r3, #4]
 8006352:	2200      	movs	r2, #0
 8006354:	663b      	str	r3, [r7, #96]	; 0x60
 8006356:	667a      	str	r2, [r7, #100]	; 0x64
 8006358:	f04f 0200 	mov.w	r2, #0
 800635c:	f04f 0300 	mov.w	r3, #0
 8006360:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8006364:	4649      	mov	r1, r9
 8006366:	008b      	lsls	r3, r1, #2
 8006368:	4641      	mov	r1, r8
 800636a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800636e:	4641      	mov	r1, r8
 8006370:	008a      	lsls	r2, r1, #2
 8006372:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8006376:	f7fa fc37 	bl	8000be8 <__aeabi_uldivmod>
 800637a:	4602      	mov	r2, r0
 800637c:	460b      	mov	r3, r1
 800637e:	4b0d      	ldr	r3, [pc, #52]	; (80063b4 <UART_SetConfig+0x4e4>)
 8006380:	fba3 1302 	umull	r1, r3, r3, r2
 8006384:	095b      	lsrs	r3, r3, #5
 8006386:	2164      	movs	r1, #100	; 0x64
 8006388:	fb01 f303 	mul.w	r3, r1, r3
 800638c:	1ad3      	subs	r3, r2, r3
 800638e:	011b      	lsls	r3, r3, #4
 8006390:	3332      	adds	r3, #50	; 0x32
 8006392:	4a08      	ldr	r2, [pc, #32]	; (80063b4 <UART_SetConfig+0x4e4>)
 8006394:	fba2 2303 	umull	r2, r3, r2, r3
 8006398:	095b      	lsrs	r3, r3, #5
 800639a:	f003 020f 	and.w	r2, r3, #15
 800639e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	4422      	add	r2, r4
 80063a6:	609a      	str	r2, [r3, #8]
}
 80063a8:	bf00      	nop
 80063aa:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80063ae:	46bd      	mov	sp, r7
 80063b0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80063b4:	51eb851f 	.word	0x51eb851f

080063b8 <siprintf>:
 80063b8:	b40e      	push	{r1, r2, r3}
 80063ba:	b500      	push	{lr}
 80063bc:	b09c      	sub	sp, #112	; 0x70
 80063be:	ab1d      	add	r3, sp, #116	; 0x74
 80063c0:	9002      	str	r0, [sp, #8]
 80063c2:	9006      	str	r0, [sp, #24]
 80063c4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80063c8:	4809      	ldr	r0, [pc, #36]	; (80063f0 <siprintf+0x38>)
 80063ca:	9107      	str	r1, [sp, #28]
 80063cc:	9104      	str	r1, [sp, #16]
 80063ce:	4909      	ldr	r1, [pc, #36]	; (80063f4 <siprintf+0x3c>)
 80063d0:	f853 2b04 	ldr.w	r2, [r3], #4
 80063d4:	9105      	str	r1, [sp, #20]
 80063d6:	6800      	ldr	r0, [r0, #0]
 80063d8:	9301      	str	r3, [sp, #4]
 80063da:	a902      	add	r1, sp, #8
 80063dc:	f000 f992 	bl	8006704 <_svfiprintf_r>
 80063e0:	9b02      	ldr	r3, [sp, #8]
 80063e2:	2200      	movs	r2, #0
 80063e4:	701a      	strb	r2, [r3, #0]
 80063e6:	b01c      	add	sp, #112	; 0x70
 80063e8:	f85d eb04 	ldr.w	lr, [sp], #4
 80063ec:	b003      	add	sp, #12
 80063ee:	4770      	bx	lr
 80063f0:	20000058 	.word	0x20000058
 80063f4:	ffff0208 	.word	0xffff0208

080063f8 <memset>:
 80063f8:	4402      	add	r2, r0
 80063fa:	4603      	mov	r3, r0
 80063fc:	4293      	cmp	r3, r2
 80063fe:	d100      	bne.n	8006402 <memset+0xa>
 8006400:	4770      	bx	lr
 8006402:	f803 1b01 	strb.w	r1, [r3], #1
 8006406:	e7f9      	b.n	80063fc <memset+0x4>

08006408 <__errno>:
 8006408:	4b01      	ldr	r3, [pc, #4]	; (8006410 <__errno+0x8>)
 800640a:	6818      	ldr	r0, [r3, #0]
 800640c:	4770      	bx	lr
 800640e:	bf00      	nop
 8006410:	20000058 	.word	0x20000058

08006414 <__libc_init_array>:
 8006414:	b570      	push	{r4, r5, r6, lr}
 8006416:	4d0d      	ldr	r5, [pc, #52]	; (800644c <__libc_init_array+0x38>)
 8006418:	4c0d      	ldr	r4, [pc, #52]	; (8006450 <__libc_init_array+0x3c>)
 800641a:	1b64      	subs	r4, r4, r5
 800641c:	10a4      	asrs	r4, r4, #2
 800641e:	2600      	movs	r6, #0
 8006420:	42a6      	cmp	r6, r4
 8006422:	d109      	bne.n	8006438 <__libc_init_array+0x24>
 8006424:	4d0b      	ldr	r5, [pc, #44]	; (8006454 <__libc_init_array+0x40>)
 8006426:	4c0c      	ldr	r4, [pc, #48]	; (8006458 <__libc_init_array+0x44>)
 8006428:	f001 fbc2 	bl	8007bb0 <_init>
 800642c:	1b64      	subs	r4, r4, r5
 800642e:	10a4      	asrs	r4, r4, #2
 8006430:	2600      	movs	r6, #0
 8006432:	42a6      	cmp	r6, r4
 8006434:	d105      	bne.n	8006442 <__libc_init_array+0x2e>
 8006436:	bd70      	pop	{r4, r5, r6, pc}
 8006438:	f855 3b04 	ldr.w	r3, [r5], #4
 800643c:	4798      	blx	r3
 800643e:	3601      	adds	r6, #1
 8006440:	e7ee      	b.n	8006420 <__libc_init_array+0xc>
 8006442:	f855 3b04 	ldr.w	r3, [r5], #4
 8006446:	4798      	blx	r3
 8006448:	3601      	adds	r6, #1
 800644a:	e7f2      	b.n	8006432 <__libc_init_array+0x1e>
 800644c:	080081f8 	.word	0x080081f8
 8006450:	080081f8 	.word	0x080081f8
 8006454:	080081f8 	.word	0x080081f8
 8006458:	080081fc 	.word	0x080081fc

0800645c <__retarget_lock_acquire_recursive>:
 800645c:	4770      	bx	lr

0800645e <__retarget_lock_release_recursive>:
 800645e:	4770      	bx	lr

08006460 <_free_r>:
 8006460:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006462:	2900      	cmp	r1, #0
 8006464:	d044      	beq.n	80064f0 <_free_r+0x90>
 8006466:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800646a:	9001      	str	r0, [sp, #4]
 800646c:	2b00      	cmp	r3, #0
 800646e:	f1a1 0404 	sub.w	r4, r1, #4
 8006472:	bfb8      	it	lt
 8006474:	18e4      	addlt	r4, r4, r3
 8006476:	f000 f8df 	bl	8006638 <__malloc_lock>
 800647a:	4a1e      	ldr	r2, [pc, #120]	; (80064f4 <_free_r+0x94>)
 800647c:	9801      	ldr	r0, [sp, #4]
 800647e:	6813      	ldr	r3, [r2, #0]
 8006480:	b933      	cbnz	r3, 8006490 <_free_r+0x30>
 8006482:	6063      	str	r3, [r4, #4]
 8006484:	6014      	str	r4, [r2, #0]
 8006486:	b003      	add	sp, #12
 8006488:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800648c:	f000 b8da 	b.w	8006644 <__malloc_unlock>
 8006490:	42a3      	cmp	r3, r4
 8006492:	d908      	bls.n	80064a6 <_free_r+0x46>
 8006494:	6825      	ldr	r5, [r4, #0]
 8006496:	1961      	adds	r1, r4, r5
 8006498:	428b      	cmp	r3, r1
 800649a:	bf01      	itttt	eq
 800649c:	6819      	ldreq	r1, [r3, #0]
 800649e:	685b      	ldreq	r3, [r3, #4]
 80064a0:	1949      	addeq	r1, r1, r5
 80064a2:	6021      	streq	r1, [r4, #0]
 80064a4:	e7ed      	b.n	8006482 <_free_r+0x22>
 80064a6:	461a      	mov	r2, r3
 80064a8:	685b      	ldr	r3, [r3, #4]
 80064aa:	b10b      	cbz	r3, 80064b0 <_free_r+0x50>
 80064ac:	42a3      	cmp	r3, r4
 80064ae:	d9fa      	bls.n	80064a6 <_free_r+0x46>
 80064b0:	6811      	ldr	r1, [r2, #0]
 80064b2:	1855      	adds	r5, r2, r1
 80064b4:	42a5      	cmp	r5, r4
 80064b6:	d10b      	bne.n	80064d0 <_free_r+0x70>
 80064b8:	6824      	ldr	r4, [r4, #0]
 80064ba:	4421      	add	r1, r4
 80064bc:	1854      	adds	r4, r2, r1
 80064be:	42a3      	cmp	r3, r4
 80064c0:	6011      	str	r1, [r2, #0]
 80064c2:	d1e0      	bne.n	8006486 <_free_r+0x26>
 80064c4:	681c      	ldr	r4, [r3, #0]
 80064c6:	685b      	ldr	r3, [r3, #4]
 80064c8:	6053      	str	r3, [r2, #4]
 80064ca:	440c      	add	r4, r1
 80064cc:	6014      	str	r4, [r2, #0]
 80064ce:	e7da      	b.n	8006486 <_free_r+0x26>
 80064d0:	d902      	bls.n	80064d8 <_free_r+0x78>
 80064d2:	230c      	movs	r3, #12
 80064d4:	6003      	str	r3, [r0, #0]
 80064d6:	e7d6      	b.n	8006486 <_free_r+0x26>
 80064d8:	6825      	ldr	r5, [r4, #0]
 80064da:	1961      	adds	r1, r4, r5
 80064dc:	428b      	cmp	r3, r1
 80064de:	bf04      	itt	eq
 80064e0:	6819      	ldreq	r1, [r3, #0]
 80064e2:	685b      	ldreq	r3, [r3, #4]
 80064e4:	6063      	str	r3, [r4, #4]
 80064e6:	bf04      	itt	eq
 80064e8:	1949      	addeq	r1, r1, r5
 80064ea:	6021      	streq	r1, [r4, #0]
 80064ec:	6054      	str	r4, [r2, #4]
 80064ee:	e7ca      	b.n	8006486 <_free_r+0x26>
 80064f0:	b003      	add	sp, #12
 80064f2:	bd30      	pop	{r4, r5, pc}
 80064f4:	2000051c 	.word	0x2000051c

080064f8 <sbrk_aligned>:
 80064f8:	b570      	push	{r4, r5, r6, lr}
 80064fa:	4e0e      	ldr	r6, [pc, #56]	; (8006534 <sbrk_aligned+0x3c>)
 80064fc:	460c      	mov	r4, r1
 80064fe:	6831      	ldr	r1, [r6, #0]
 8006500:	4605      	mov	r5, r0
 8006502:	b911      	cbnz	r1, 800650a <sbrk_aligned+0x12>
 8006504:	f000 fba6 	bl	8006c54 <_sbrk_r>
 8006508:	6030      	str	r0, [r6, #0]
 800650a:	4621      	mov	r1, r4
 800650c:	4628      	mov	r0, r5
 800650e:	f000 fba1 	bl	8006c54 <_sbrk_r>
 8006512:	1c43      	adds	r3, r0, #1
 8006514:	d00a      	beq.n	800652c <sbrk_aligned+0x34>
 8006516:	1cc4      	adds	r4, r0, #3
 8006518:	f024 0403 	bic.w	r4, r4, #3
 800651c:	42a0      	cmp	r0, r4
 800651e:	d007      	beq.n	8006530 <sbrk_aligned+0x38>
 8006520:	1a21      	subs	r1, r4, r0
 8006522:	4628      	mov	r0, r5
 8006524:	f000 fb96 	bl	8006c54 <_sbrk_r>
 8006528:	3001      	adds	r0, #1
 800652a:	d101      	bne.n	8006530 <sbrk_aligned+0x38>
 800652c:	f04f 34ff 	mov.w	r4, #4294967295
 8006530:	4620      	mov	r0, r4
 8006532:	bd70      	pop	{r4, r5, r6, pc}
 8006534:	20000520 	.word	0x20000520

08006538 <_malloc_r>:
 8006538:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800653c:	1ccd      	adds	r5, r1, #3
 800653e:	f025 0503 	bic.w	r5, r5, #3
 8006542:	3508      	adds	r5, #8
 8006544:	2d0c      	cmp	r5, #12
 8006546:	bf38      	it	cc
 8006548:	250c      	movcc	r5, #12
 800654a:	2d00      	cmp	r5, #0
 800654c:	4607      	mov	r7, r0
 800654e:	db01      	blt.n	8006554 <_malloc_r+0x1c>
 8006550:	42a9      	cmp	r1, r5
 8006552:	d905      	bls.n	8006560 <_malloc_r+0x28>
 8006554:	230c      	movs	r3, #12
 8006556:	603b      	str	r3, [r7, #0]
 8006558:	2600      	movs	r6, #0
 800655a:	4630      	mov	r0, r6
 800655c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006560:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8006634 <_malloc_r+0xfc>
 8006564:	f000 f868 	bl	8006638 <__malloc_lock>
 8006568:	f8d8 3000 	ldr.w	r3, [r8]
 800656c:	461c      	mov	r4, r3
 800656e:	bb5c      	cbnz	r4, 80065c8 <_malloc_r+0x90>
 8006570:	4629      	mov	r1, r5
 8006572:	4638      	mov	r0, r7
 8006574:	f7ff ffc0 	bl	80064f8 <sbrk_aligned>
 8006578:	1c43      	adds	r3, r0, #1
 800657a:	4604      	mov	r4, r0
 800657c:	d155      	bne.n	800662a <_malloc_r+0xf2>
 800657e:	f8d8 4000 	ldr.w	r4, [r8]
 8006582:	4626      	mov	r6, r4
 8006584:	2e00      	cmp	r6, #0
 8006586:	d145      	bne.n	8006614 <_malloc_r+0xdc>
 8006588:	2c00      	cmp	r4, #0
 800658a:	d048      	beq.n	800661e <_malloc_r+0xe6>
 800658c:	6823      	ldr	r3, [r4, #0]
 800658e:	4631      	mov	r1, r6
 8006590:	4638      	mov	r0, r7
 8006592:	eb04 0903 	add.w	r9, r4, r3
 8006596:	f000 fb5d 	bl	8006c54 <_sbrk_r>
 800659a:	4581      	cmp	r9, r0
 800659c:	d13f      	bne.n	800661e <_malloc_r+0xe6>
 800659e:	6821      	ldr	r1, [r4, #0]
 80065a0:	1a6d      	subs	r5, r5, r1
 80065a2:	4629      	mov	r1, r5
 80065a4:	4638      	mov	r0, r7
 80065a6:	f7ff ffa7 	bl	80064f8 <sbrk_aligned>
 80065aa:	3001      	adds	r0, #1
 80065ac:	d037      	beq.n	800661e <_malloc_r+0xe6>
 80065ae:	6823      	ldr	r3, [r4, #0]
 80065b0:	442b      	add	r3, r5
 80065b2:	6023      	str	r3, [r4, #0]
 80065b4:	f8d8 3000 	ldr.w	r3, [r8]
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d038      	beq.n	800662e <_malloc_r+0xf6>
 80065bc:	685a      	ldr	r2, [r3, #4]
 80065be:	42a2      	cmp	r2, r4
 80065c0:	d12b      	bne.n	800661a <_malloc_r+0xe2>
 80065c2:	2200      	movs	r2, #0
 80065c4:	605a      	str	r2, [r3, #4]
 80065c6:	e00f      	b.n	80065e8 <_malloc_r+0xb0>
 80065c8:	6822      	ldr	r2, [r4, #0]
 80065ca:	1b52      	subs	r2, r2, r5
 80065cc:	d41f      	bmi.n	800660e <_malloc_r+0xd6>
 80065ce:	2a0b      	cmp	r2, #11
 80065d0:	d917      	bls.n	8006602 <_malloc_r+0xca>
 80065d2:	1961      	adds	r1, r4, r5
 80065d4:	42a3      	cmp	r3, r4
 80065d6:	6025      	str	r5, [r4, #0]
 80065d8:	bf18      	it	ne
 80065da:	6059      	strne	r1, [r3, #4]
 80065dc:	6863      	ldr	r3, [r4, #4]
 80065de:	bf08      	it	eq
 80065e0:	f8c8 1000 	streq.w	r1, [r8]
 80065e4:	5162      	str	r2, [r4, r5]
 80065e6:	604b      	str	r3, [r1, #4]
 80065e8:	4638      	mov	r0, r7
 80065ea:	f104 060b 	add.w	r6, r4, #11
 80065ee:	f000 f829 	bl	8006644 <__malloc_unlock>
 80065f2:	f026 0607 	bic.w	r6, r6, #7
 80065f6:	1d23      	adds	r3, r4, #4
 80065f8:	1af2      	subs	r2, r6, r3
 80065fa:	d0ae      	beq.n	800655a <_malloc_r+0x22>
 80065fc:	1b9b      	subs	r3, r3, r6
 80065fe:	50a3      	str	r3, [r4, r2]
 8006600:	e7ab      	b.n	800655a <_malloc_r+0x22>
 8006602:	42a3      	cmp	r3, r4
 8006604:	6862      	ldr	r2, [r4, #4]
 8006606:	d1dd      	bne.n	80065c4 <_malloc_r+0x8c>
 8006608:	f8c8 2000 	str.w	r2, [r8]
 800660c:	e7ec      	b.n	80065e8 <_malloc_r+0xb0>
 800660e:	4623      	mov	r3, r4
 8006610:	6864      	ldr	r4, [r4, #4]
 8006612:	e7ac      	b.n	800656e <_malloc_r+0x36>
 8006614:	4634      	mov	r4, r6
 8006616:	6876      	ldr	r6, [r6, #4]
 8006618:	e7b4      	b.n	8006584 <_malloc_r+0x4c>
 800661a:	4613      	mov	r3, r2
 800661c:	e7cc      	b.n	80065b8 <_malloc_r+0x80>
 800661e:	230c      	movs	r3, #12
 8006620:	603b      	str	r3, [r7, #0]
 8006622:	4638      	mov	r0, r7
 8006624:	f000 f80e 	bl	8006644 <__malloc_unlock>
 8006628:	e797      	b.n	800655a <_malloc_r+0x22>
 800662a:	6025      	str	r5, [r4, #0]
 800662c:	e7dc      	b.n	80065e8 <_malloc_r+0xb0>
 800662e:	605b      	str	r3, [r3, #4]
 8006630:	deff      	udf	#255	; 0xff
 8006632:	bf00      	nop
 8006634:	2000051c 	.word	0x2000051c

08006638 <__malloc_lock>:
 8006638:	4801      	ldr	r0, [pc, #4]	; (8006640 <__malloc_lock+0x8>)
 800663a:	f7ff bf0f 	b.w	800645c <__retarget_lock_acquire_recursive>
 800663e:	bf00      	nop
 8006640:	20000518 	.word	0x20000518

08006644 <__malloc_unlock>:
 8006644:	4801      	ldr	r0, [pc, #4]	; (800664c <__malloc_unlock+0x8>)
 8006646:	f7ff bf0a 	b.w	800645e <__retarget_lock_release_recursive>
 800664a:	bf00      	nop
 800664c:	20000518 	.word	0x20000518

08006650 <__ssputs_r>:
 8006650:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006654:	688e      	ldr	r6, [r1, #8]
 8006656:	461f      	mov	r7, r3
 8006658:	42be      	cmp	r6, r7
 800665a:	680b      	ldr	r3, [r1, #0]
 800665c:	4682      	mov	sl, r0
 800665e:	460c      	mov	r4, r1
 8006660:	4690      	mov	r8, r2
 8006662:	d82c      	bhi.n	80066be <__ssputs_r+0x6e>
 8006664:	898a      	ldrh	r2, [r1, #12]
 8006666:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800666a:	d026      	beq.n	80066ba <__ssputs_r+0x6a>
 800666c:	6965      	ldr	r5, [r4, #20]
 800666e:	6909      	ldr	r1, [r1, #16]
 8006670:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006674:	eba3 0901 	sub.w	r9, r3, r1
 8006678:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800667c:	1c7b      	adds	r3, r7, #1
 800667e:	444b      	add	r3, r9
 8006680:	106d      	asrs	r5, r5, #1
 8006682:	429d      	cmp	r5, r3
 8006684:	bf38      	it	cc
 8006686:	461d      	movcc	r5, r3
 8006688:	0553      	lsls	r3, r2, #21
 800668a:	d527      	bpl.n	80066dc <__ssputs_r+0x8c>
 800668c:	4629      	mov	r1, r5
 800668e:	f7ff ff53 	bl	8006538 <_malloc_r>
 8006692:	4606      	mov	r6, r0
 8006694:	b360      	cbz	r0, 80066f0 <__ssputs_r+0xa0>
 8006696:	6921      	ldr	r1, [r4, #16]
 8006698:	464a      	mov	r2, r9
 800669a:	f000 faeb 	bl	8006c74 <memcpy>
 800669e:	89a3      	ldrh	r3, [r4, #12]
 80066a0:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80066a4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80066a8:	81a3      	strh	r3, [r4, #12]
 80066aa:	6126      	str	r6, [r4, #16]
 80066ac:	6165      	str	r5, [r4, #20]
 80066ae:	444e      	add	r6, r9
 80066b0:	eba5 0509 	sub.w	r5, r5, r9
 80066b4:	6026      	str	r6, [r4, #0]
 80066b6:	60a5      	str	r5, [r4, #8]
 80066b8:	463e      	mov	r6, r7
 80066ba:	42be      	cmp	r6, r7
 80066bc:	d900      	bls.n	80066c0 <__ssputs_r+0x70>
 80066be:	463e      	mov	r6, r7
 80066c0:	6820      	ldr	r0, [r4, #0]
 80066c2:	4632      	mov	r2, r6
 80066c4:	4641      	mov	r1, r8
 80066c6:	f000 faab 	bl	8006c20 <memmove>
 80066ca:	68a3      	ldr	r3, [r4, #8]
 80066cc:	1b9b      	subs	r3, r3, r6
 80066ce:	60a3      	str	r3, [r4, #8]
 80066d0:	6823      	ldr	r3, [r4, #0]
 80066d2:	4433      	add	r3, r6
 80066d4:	6023      	str	r3, [r4, #0]
 80066d6:	2000      	movs	r0, #0
 80066d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80066dc:	462a      	mov	r2, r5
 80066de:	f000 fad7 	bl	8006c90 <_realloc_r>
 80066e2:	4606      	mov	r6, r0
 80066e4:	2800      	cmp	r0, #0
 80066e6:	d1e0      	bne.n	80066aa <__ssputs_r+0x5a>
 80066e8:	6921      	ldr	r1, [r4, #16]
 80066ea:	4650      	mov	r0, sl
 80066ec:	f7ff feb8 	bl	8006460 <_free_r>
 80066f0:	230c      	movs	r3, #12
 80066f2:	f8ca 3000 	str.w	r3, [sl]
 80066f6:	89a3      	ldrh	r3, [r4, #12]
 80066f8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80066fc:	81a3      	strh	r3, [r4, #12]
 80066fe:	f04f 30ff 	mov.w	r0, #4294967295
 8006702:	e7e9      	b.n	80066d8 <__ssputs_r+0x88>

08006704 <_svfiprintf_r>:
 8006704:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006708:	4698      	mov	r8, r3
 800670a:	898b      	ldrh	r3, [r1, #12]
 800670c:	061b      	lsls	r3, r3, #24
 800670e:	b09d      	sub	sp, #116	; 0x74
 8006710:	4607      	mov	r7, r0
 8006712:	460d      	mov	r5, r1
 8006714:	4614      	mov	r4, r2
 8006716:	d50e      	bpl.n	8006736 <_svfiprintf_r+0x32>
 8006718:	690b      	ldr	r3, [r1, #16]
 800671a:	b963      	cbnz	r3, 8006736 <_svfiprintf_r+0x32>
 800671c:	2140      	movs	r1, #64	; 0x40
 800671e:	f7ff ff0b 	bl	8006538 <_malloc_r>
 8006722:	6028      	str	r0, [r5, #0]
 8006724:	6128      	str	r0, [r5, #16]
 8006726:	b920      	cbnz	r0, 8006732 <_svfiprintf_r+0x2e>
 8006728:	230c      	movs	r3, #12
 800672a:	603b      	str	r3, [r7, #0]
 800672c:	f04f 30ff 	mov.w	r0, #4294967295
 8006730:	e0d0      	b.n	80068d4 <_svfiprintf_r+0x1d0>
 8006732:	2340      	movs	r3, #64	; 0x40
 8006734:	616b      	str	r3, [r5, #20]
 8006736:	2300      	movs	r3, #0
 8006738:	9309      	str	r3, [sp, #36]	; 0x24
 800673a:	2320      	movs	r3, #32
 800673c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006740:	f8cd 800c 	str.w	r8, [sp, #12]
 8006744:	2330      	movs	r3, #48	; 0x30
 8006746:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80068ec <_svfiprintf_r+0x1e8>
 800674a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800674e:	f04f 0901 	mov.w	r9, #1
 8006752:	4623      	mov	r3, r4
 8006754:	469a      	mov	sl, r3
 8006756:	f813 2b01 	ldrb.w	r2, [r3], #1
 800675a:	b10a      	cbz	r2, 8006760 <_svfiprintf_r+0x5c>
 800675c:	2a25      	cmp	r2, #37	; 0x25
 800675e:	d1f9      	bne.n	8006754 <_svfiprintf_r+0x50>
 8006760:	ebba 0b04 	subs.w	fp, sl, r4
 8006764:	d00b      	beq.n	800677e <_svfiprintf_r+0x7a>
 8006766:	465b      	mov	r3, fp
 8006768:	4622      	mov	r2, r4
 800676a:	4629      	mov	r1, r5
 800676c:	4638      	mov	r0, r7
 800676e:	f7ff ff6f 	bl	8006650 <__ssputs_r>
 8006772:	3001      	adds	r0, #1
 8006774:	f000 80a9 	beq.w	80068ca <_svfiprintf_r+0x1c6>
 8006778:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800677a:	445a      	add	r2, fp
 800677c:	9209      	str	r2, [sp, #36]	; 0x24
 800677e:	f89a 3000 	ldrb.w	r3, [sl]
 8006782:	2b00      	cmp	r3, #0
 8006784:	f000 80a1 	beq.w	80068ca <_svfiprintf_r+0x1c6>
 8006788:	2300      	movs	r3, #0
 800678a:	f04f 32ff 	mov.w	r2, #4294967295
 800678e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006792:	f10a 0a01 	add.w	sl, sl, #1
 8006796:	9304      	str	r3, [sp, #16]
 8006798:	9307      	str	r3, [sp, #28]
 800679a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800679e:	931a      	str	r3, [sp, #104]	; 0x68
 80067a0:	4654      	mov	r4, sl
 80067a2:	2205      	movs	r2, #5
 80067a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80067a8:	4850      	ldr	r0, [pc, #320]	; (80068ec <_svfiprintf_r+0x1e8>)
 80067aa:	f7f9 fd39 	bl	8000220 <memchr>
 80067ae:	9a04      	ldr	r2, [sp, #16]
 80067b0:	b9d8      	cbnz	r0, 80067ea <_svfiprintf_r+0xe6>
 80067b2:	06d0      	lsls	r0, r2, #27
 80067b4:	bf44      	itt	mi
 80067b6:	2320      	movmi	r3, #32
 80067b8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80067bc:	0711      	lsls	r1, r2, #28
 80067be:	bf44      	itt	mi
 80067c0:	232b      	movmi	r3, #43	; 0x2b
 80067c2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80067c6:	f89a 3000 	ldrb.w	r3, [sl]
 80067ca:	2b2a      	cmp	r3, #42	; 0x2a
 80067cc:	d015      	beq.n	80067fa <_svfiprintf_r+0xf6>
 80067ce:	9a07      	ldr	r2, [sp, #28]
 80067d0:	4654      	mov	r4, sl
 80067d2:	2000      	movs	r0, #0
 80067d4:	f04f 0c0a 	mov.w	ip, #10
 80067d8:	4621      	mov	r1, r4
 80067da:	f811 3b01 	ldrb.w	r3, [r1], #1
 80067de:	3b30      	subs	r3, #48	; 0x30
 80067e0:	2b09      	cmp	r3, #9
 80067e2:	d94d      	bls.n	8006880 <_svfiprintf_r+0x17c>
 80067e4:	b1b0      	cbz	r0, 8006814 <_svfiprintf_r+0x110>
 80067e6:	9207      	str	r2, [sp, #28]
 80067e8:	e014      	b.n	8006814 <_svfiprintf_r+0x110>
 80067ea:	eba0 0308 	sub.w	r3, r0, r8
 80067ee:	fa09 f303 	lsl.w	r3, r9, r3
 80067f2:	4313      	orrs	r3, r2
 80067f4:	9304      	str	r3, [sp, #16]
 80067f6:	46a2      	mov	sl, r4
 80067f8:	e7d2      	b.n	80067a0 <_svfiprintf_r+0x9c>
 80067fa:	9b03      	ldr	r3, [sp, #12]
 80067fc:	1d19      	adds	r1, r3, #4
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	9103      	str	r1, [sp, #12]
 8006802:	2b00      	cmp	r3, #0
 8006804:	bfbb      	ittet	lt
 8006806:	425b      	neglt	r3, r3
 8006808:	f042 0202 	orrlt.w	r2, r2, #2
 800680c:	9307      	strge	r3, [sp, #28]
 800680e:	9307      	strlt	r3, [sp, #28]
 8006810:	bfb8      	it	lt
 8006812:	9204      	strlt	r2, [sp, #16]
 8006814:	7823      	ldrb	r3, [r4, #0]
 8006816:	2b2e      	cmp	r3, #46	; 0x2e
 8006818:	d10c      	bne.n	8006834 <_svfiprintf_r+0x130>
 800681a:	7863      	ldrb	r3, [r4, #1]
 800681c:	2b2a      	cmp	r3, #42	; 0x2a
 800681e:	d134      	bne.n	800688a <_svfiprintf_r+0x186>
 8006820:	9b03      	ldr	r3, [sp, #12]
 8006822:	1d1a      	adds	r2, r3, #4
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	9203      	str	r2, [sp, #12]
 8006828:	2b00      	cmp	r3, #0
 800682a:	bfb8      	it	lt
 800682c:	f04f 33ff 	movlt.w	r3, #4294967295
 8006830:	3402      	adds	r4, #2
 8006832:	9305      	str	r3, [sp, #20]
 8006834:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 80068fc <_svfiprintf_r+0x1f8>
 8006838:	7821      	ldrb	r1, [r4, #0]
 800683a:	2203      	movs	r2, #3
 800683c:	4650      	mov	r0, sl
 800683e:	f7f9 fcef 	bl	8000220 <memchr>
 8006842:	b138      	cbz	r0, 8006854 <_svfiprintf_r+0x150>
 8006844:	9b04      	ldr	r3, [sp, #16]
 8006846:	eba0 000a 	sub.w	r0, r0, sl
 800684a:	2240      	movs	r2, #64	; 0x40
 800684c:	4082      	lsls	r2, r0
 800684e:	4313      	orrs	r3, r2
 8006850:	3401      	adds	r4, #1
 8006852:	9304      	str	r3, [sp, #16]
 8006854:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006858:	4825      	ldr	r0, [pc, #148]	; (80068f0 <_svfiprintf_r+0x1ec>)
 800685a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800685e:	2206      	movs	r2, #6
 8006860:	f7f9 fcde 	bl	8000220 <memchr>
 8006864:	2800      	cmp	r0, #0
 8006866:	d038      	beq.n	80068da <_svfiprintf_r+0x1d6>
 8006868:	4b22      	ldr	r3, [pc, #136]	; (80068f4 <_svfiprintf_r+0x1f0>)
 800686a:	bb1b      	cbnz	r3, 80068b4 <_svfiprintf_r+0x1b0>
 800686c:	9b03      	ldr	r3, [sp, #12]
 800686e:	3307      	adds	r3, #7
 8006870:	f023 0307 	bic.w	r3, r3, #7
 8006874:	3308      	adds	r3, #8
 8006876:	9303      	str	r3, [sp, #12]
 8006878:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800687a:	4433      	add	r3, r6
 800687c:	9309      	str	r3, [sp, #36]	; 0x24
 800687e:	e768      	b.n	8006752 <_svfiprintf_r+0x4e>
 8006880:	fb0c 3202 	mla	r2, ip, r2, r3
 8006884:	460c      	mov	r4, r1
 8006886:	2001      	movs	r0, #1
 8006888:	e7a6      	b.n	80067d8 <_svfiprintf_r+0xd4>
 800688a:	2300      	movs	r3, #0
 800688c:	3401      	adds	r4, #1
 800688e:	9305      	str	r3, [sp, #20]
 8006890:	4619      	mov	r1, r3
 8006892:	f04f 0c0a 	mov.w	ip, #10
 8006896:	4620      	mov	r0, r4
 8006898:	f810 2b01 	ldrb.w	r2, [r0], #1
 800689c:	3a30      	subs	r2, #48	; 0x30
 800689e:	2a09      	cmp	r2, #9
 80068a0:	d903      	bls.n	80068aa <_svfiprintf_r+0x1a6>
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d0c6      	beq.n	8006834 <_svfiprintf_r+0x130>
 80068a6:	9105      	str	r1, [sp, #20]
 80068a8:	e7c4      	b.n	8006834 <_svfiprintf_r+0x130>
 80068aa:	fb0c 2101 	mla	r1, ip, r1, r2
 80068ae:	4604      	mov	r4, r0
 80068b0:	2301      	movs	r3, #1
 80068b2:	e7f0      	b.n	8006896 <_svfiprintf_r+0x192>
 80068b4:	ab03      	add	r3, sp, #12
 80068b6:	9300      	str	r3, [sp, #0]
 80068b8:	462a      	mov	r2, r5
 80068ba:	4b0f      	ldr	r3, [pc, #60]	; (80068f8 <_svfiprintf_r+0x1f4>)
 80068bc:	a904      	add	r1, sp, #16
 80068be:	4638      	mov	r0, r7
 80068c0:	f3af 8000 	nop.w
 80068c4:	1c42      	adds	r2, r0, #1
 80068c6:	4606      	mov	r6, r0
 80068c8:	d1d6      	bne.n	8006878 <_svfiprintf_r+0x174>
 80068ca:	89ab      	ldrh	r3, [r5, #12]
 80068cc:	065b      	lsls	r3, r3, #25
 80068ce:	f53f af2d 	bmi.w	800672c <_svfiprintf_r+0x28>
 80068d2:	9809      	ldr	r0, [sp, #36]	; 0x24
 80068d4:	b01d      	add	sp, #116	; 0x74
 80068d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80068da:	ab03      	add	r3, sp, #12
 80068dc:	9300      	str	r3, [sp, #0]
 80068de:	462a      	mov	r2, r5
 80068e0:	4b05      	ldr	r3, [pc, #20]	; (80068f8 <_svfiprintf_r+0x1f4>)
 80068e2:	a904      	add	r1, sp, #16
 80068e4:	4638      	mov	r0, r7
 80068e6:	f000 f879 	bl	80069dc <_printf_i>
 80068ea:	e7eb      	b.n	80068c4 <_svfiprintf_r+0x1c0>
 80068ec:	08008188 	.word	0x08008188
 80068f0:	08008192 	.word	0x08008192
 80068f4:	00000000 	.word	0x00000000
 80068f8:	08006651 	.word	0x08006651
 80068fc:	0800818e 	.word	0x0800818e

08006900 <_printf_common>:
 8006900:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006904:	4616      	mov	r6, r2
 8006906:	4699      	mov	r9, r3
 8006908:	688a      	ldr	r2, [r1, #8]
 800690a:	690b      	ldr	r3, [r1, #16]
 800690c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006910:	4293      	cmp	r3, r2
 8006912:	bfb8      	it	lt
 8006914:	4613      	movlt	r3, r2
 8006916:	6033      	str	r3, [r6, #0]
 8006918:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800691c:	4607      	mov	r7, r0
 800691e:	460c      	mov	r4, r1
 8006920:	b10a      	cbz	r2, 8006926 <_printf_common+0x26>
 8006922:	3301      	adds	r3, #1
 8006924:	6033      	str	r3, [r6, #0]
 8006926:	6823      	ldr	r3, [r4, #0]
 8006928:	0699      	lsls	r1, r3, #26
 800692a:	bf42      	ittt	mi
 800692c:	6833      	ldrmi	r3, [r6, #0]
 800692e:	3302      	addmi	r3, #2
 8006930:	6033      	strmi	r3, [r6, #0]
 8006932:	6825      	ldr	r5, [r4, #0]
 8006934:	f015 0506 	ands.w	r5, r5, #6
 8006938:	d106      	bne.n	8006948 <_printf_common+0x48>
 800693a:	f104 0a19 	add.w	sl, r4, #25
 800693e:	68e3      	ldr	r3, [r4, #12]
 8006940:	6832      	ldr	r2, [r6, #0]
 8006942:	1a9b      	subs	r3, r3, r2
 8006944:	42ab      	cmp	r3, r5
 8006946:	dc26      	bgt.n	8006996 <_printf_common+0x96>
 8006948:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800694c:	1e13      	subs	r3, r2, #0
 800694e:	6822      	ldr	r2, [r4, #0]
 8006950:	bf18      	it	ne
 8006952:	2301      	movne	r3, #1
 8006954:	0692      	lsls	r2, r2, #26
 8006956:	d42b      	bmi.n	80069b0 <_printf_common+0xb0>
 8006958:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800695c:	4649      	mov	r1, r9
 800695e:	4638      	mov	r0, r7
 8006960:	47c0      	blx	r8
 8006962:	3001      	adds	r0, #1
 8006964:	d01e      	beq.n	80069a4 <_printf_common+0xa4>
 8006966:	6823      	ldr	r3, [r4, #0]
 8006968:	6922      	ldr	r2, [r4, #16]
 800696a:	f003 0306 	and.w	r3, r3, #6
 800696e:	2b04      	cmp	r3, #4
 8006970:	bf02      	ittt	eq
 8006972:	68e5      	ldreq	r5, [r4, #12]
 8006974:	6833      	ldreq	r3, [r6, #0]
 8006976:	1aed      	subeq	r5, r5, r3
 8006978:	68a3      	ldr	r3, [r4, #8]
 800697a:	bf0c      	ite	eq
 800697c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006980:	2500      	movne	r5, #0
 8006982:	4293      	cmp	r3, r2
 8006984:	bfc4      	itt	gt
 8006986:	1a9b      	subgt	r3, r3, r2
 8006988:	18ed      	addgt	r5, r5, r3
 800698a:	2600      	movs	r6, #0
 800698c:	341a      	adds	r4, #26
 800698e:	42b5      	cmp	r5, r6
 8006990:	d11a      	bne.n	80069c8 <_printf_common+0xc8>
 8006992:	2000      	movs	r0, #0
 8006994:	e008      	b.n	80069a8 <_printf_common+0xa8>
 8006996:	2301      	movs	r3, #1
 8006998:	4652      	mov	r2, sl
 800699a:	4649      	mov	r1, r9
 800699c:	4638      	mov	r0, r7
 800699e:	47c0      	blx	r8
 80069a0:	3001      	adds	r0, #1
 80069a2:	d103      	bne.n	80069ac <_printf_common+0xac>
 80069a4:	f04f 30ff 	mov.w	r0, #4294967295
 80069a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80069ac:	3501      	adds	r5, #1
 80069ae:	e7c6      	b.n	800693e <_printf_common+0x3e>
 80069b0:	18e1      	adds	r1, r4, r3
 80069b2:	1c5a      	adds	r2, r3, #1
 80069b4:	2030      	movs	r0, #48	; 0x30
 80069b6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80069ba:	4422      	add	r2, r4
 80069bc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80069c0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80069c4:	3302      	adds	r3, #2
 80069c6:	e7c7      	b.n	8006958 <_printf_common+0x58>
 80069c8:	2301      	movs	r3, #1
 80069ca:	4622      	mov	r2, r4
 80069cc:	4649      	mov	r1, r9
 80069ce:	4638      	mov	r0, r7
 80069d0:	47c0      	blx	r8
 80069d2:	3001      	adds	r0, #1
 80069d4:	d0e6      	beq.n	80069a4 <_printf_common+0xa4>
 80069d6:	3601      	adds	r6, #1
 80069d8:	e7d9      	b.n	800698e <_printf_common+0x8e>
	...

080069dc <_printf_i>:
 80069dc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80069e0:	7e0f      	ldrb	r7, [r1, #24]
 80069e2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80069e4:	2f78      	cmp	r7, #120	; 0x78
 80069e6:	4691      	mov	r9, r2
 80069e8:	4680      	mov	r8, r0
 80069ea:	460c      	mov	r4, r1
 80069ec:	469a      	mov	sl, r3
 80069ee:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80069f2:	d807      	bhi.n	8006a04 <_printf_i+0x28>
 80069f4:	2f62      	cmp	r7, #98	; 0x62
 80069f6:	d80a      	bhi.n	8006a0e <_printf_i+0x32>
 80069f8:	2f00      	cmp	r7, #0
 80069fa:	f000 80d4 	beq.w	8006ba6 <_printf_i+0x1ca>
 80069fe:	2f58      	cmp	r7, #88	; 0x58
 8006a00:	f000 80c0 	beq.w	8006b84 <_printf_i+0x1a8>
 8006a04:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006a08:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006a0c:	e03a      	b.n	8006a84 <_printf_i+0xa8>
 8006a0e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006a12:	2b15      	cmp	r3, #21
 8006a14:	d8f6      	bhi.n	8006a04 <_printf_i+0x28>
 8006a16:	a101      	add	r1, pc, #4	; (adr r1, 8006a1c <_printf_i+0x40>)
 8006a18:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006a1c:	08006a75 	.word	0x08006a75
 8006a20:	08006a89 	.word	0x08006a89
 8006a24:	08006a05 	.word	0x08006a05
 8006a28:	08006a05 	.word	0x08006a05
 8006a2c:	08006a05 	.word	0x08006a05
 8006a30:	08006a05 	.word	0x08006a05
 8006a34:	08006a89 	.word	0x08006a89
 8006a38:	08006a05 	.word	0x08006a05
 8006a3c:	08006a05 	.word	0x08006a05
 8006a40:	08006a05 	.word	0x08006a05
 8006a44:	08006a05 	.word	0x08006a05
 8006a48:	08006b8d 	.word	0x08006b8d
 8006a4c:	08006ab5 	.word	0x08006ab5
 8006a50:	08006b47 	.word	0x08006b47
 8006a54:	08006a05 	.word	0x08006a05
 8006a58:	08006a05 	.word	0x08006a05
 8006a5c:	08006baf 	.word	0x08006baf
 8006a60:	08006a05 	.word	0x08006a05
 8006a64:	08006ab5 	.word	0x08006ab5
 8006a68:	08006a05 	.word	0x08006a05
 8006a6c:	08006a05 	.word	0x08006a05
 8006a70:	08006b4f 	.word	0x08006b4f
 8006a74:	682b      	ldr	r3, [r5, #0]
 8006a76:	1d1a      	adds	r2, r3, #4
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	602a      	str	r2, [r5, #0]
 8006a7c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006a80:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006a84:	2301      	movs	r3, #1
 8006a86:	e09f      	b.n	8006bc8 <_printf_i+0x1ec>
 8006a88:	6820      	ldr	r0, [r4, #0]
 8006a8a:	682b      	ldr	r3, [r5, #0]
 8006a8c:	0607      	lsls	r7, r0, #24
 8006a8e:	f103 0104 	add.w	r1, r3, #4
 8006a92:	6029      	str	r1, [r5, #0]
 8006a94:	d501      	bpl.n	8006a9a <_printf_i+0xbe>
 8006a96:	681e      	ldr	r6, [r3, #0]
 8006a98:	e003      	b.n	8006aa2 <_printf_i+0xc6>
 8006a9a:	0646      	lsls	r6, r0, #25
 8006a9c:	d5fb      	bpl.n	8006a96 <_printf_i+0xba>
 8006a9e:	f9b3 6000 	ldrsh.w	r6, [r3]
 8006aa2:	2e00      	cmp	r6, #0
 8006aa4:	da03      	bge.n	8006aae <_printf_i+0xd2>
 8006aa6:	232d      	movs	r3, #45	; 0x2d
 8006aa8:	4276      	negs	r6, r6
 8006aaa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006aae:	485a      	ldr	r0, [pc, #360]	; (8006c18 <_printf_i+0x23c>)
 8006ab0:	230a      	movs	r3, #10
 8006ab2:	e012      	b.n	8006ada <_printf_i+0xfe>
 8006ab4:	682b      	ldr	r3, [r5, #0]
 8006ab6:	6820      	ldr	r0, [r4, #0]
 8006ab8:	1d19      	adds	r1, r3, #4
 8006aba:	6029      	str	r1, [r5, #0]
 8006abc:	0605      	lsls	r5, r0, #24
 8006abe:	d501      	bpl.n	8006ac4 <_printf_i+0xe8>
 8006ac0:	681e      	ldr	r6, [r3, #0]
 8006ac2:	e002      	b.n	8006aca <_printf_i+0xee>
 8006ac4:	0641      	lsls	r1, r0, #25
 8006ac6:	d5fb      	bpl.n	8006ac0 <_printf_i+0xe4>
 8006ac8:	881e      	ldrh	r6, [r3, #0]
 8006aca:	4853      	ldr	r0, [pc, #332]	; (8006c18 <_printf_i+0x23c>)
 8006acc:	2f6f      	cmp	r7, #111	; 0x6f
 8006ace:	bf0c      	ite	eq
 8006ad0:	2308      	moveq	r3, #8
 8006ad2:	230a      	movne	r3, #10
 8006ad4:	2100      	movs	r1, #0
 8006ad6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006ada:	6865      	ldr	r5, [r4, #4]
 8006adc:	60a5      	str	r5, [r4, #8]
 8006ade:	2d00      	cmp	r5, #0
 8006ae0:	bfa2      	ittt	ge
 8006ae2:	6821      	ldrge	r1, [r4, #0]
 8006ae4:	f021 0104 	bicge.w	r1, r1, #4
 8006ae8:	6021      	strge	r1, [r4, #0]
 8006aea:	b90e      	cbnz	r6, 8006af0 <_printf_i+0x114>
 8006aec:	2d00      	cmp	r5, #0
 8006aee:	d04b      	beq.n	8006b88 <_printf_i+0x1ac>
 8006af0:	4615      	mov	r5, r2
 8006af2:	fbb6 f1f3 	udiv	r1, r6, r3
 8006af6:	fb03 6711 	mls	r7, r3, r1, r6
 8006afa:	5dc7      	ldrb	r7, [r0, r7]
 8006afc:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006b00:	4637      	mov	r7, r6
 8006b02:	42bb      	cmp	r3, r7
 8006b04:	460e      	mov	r6, r1
 8006b06:	d9f4      	bls.n	8006af2 <_printf_i+0x116>
 8006b08:	2b08      	cmp	r3, #8
 8006b0a:	d10b      	bne.n	8006b24 <_printf_i+0x148>
 8006b0c:	6823      	ldr	r3, [r4, #0]
 8006b0e:	07de      	lsls	r6, r3, #31
 8006b10:	d508      	bpl.n	8006b24 <_printf_i+0x148>
 8006b12:	6923      	ldr	r3, [r4, #16]
 8006b14:	6861      	ldr	r1, [r4, #4]
 8006b16:	4299      	cmp	r1, r3
 8006b18:	bfde      	ittt	le
 8006b1a:	2330      	movle	r3, #48	; 0x30
 8006b1c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006b20:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006b24:	1b52      	subs	r2, r2, r5
 8006b26:	6122      	str	r2, [r4, #16]
 8006b28:	f8cd a000 	str.w	sl, [sp]
 8006b2c:	464b      	mov	r3, r9
 8006b2e:	aa03      	add	r2, sp, #12
 8006b30:	4621      	mov	r1, r4
 8006b32:	4640      	mov	r0, r8
 8006b34:	f7ff fee4 	bl	8006900 <_printf_common>
 8006b38:	3001      	adds	r0, #1
 8006b3a:	d14a      	bne.n	8006bd2 <_printf_i+0x1f6>
 8006b3c:	f04f 30ff 	mov.w	r0, #4294967295
 8006b40:	b004      	add	sp, #16
 8006b42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006b46:	6823      	ldr	r3, [r4, #0]
 8006b48:	f043 0320 	orr.w	r3, r3, #32
 8006b4c:	6023      	str	r3, [r4, #0]
 8006b4e:	4833      	ldr	r0, [pc, #204]	; (8006c1c <_printf_i+0x240>)
 8006b50:	2778      	movs	r7, #120	; 0x78
 8006b52:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8006b56:	6823      	ldr	r3, [r4, #0]
 8006b58:	6829      	ldr	r1, [r5, #0]
 8006b5a:	061f      	lsls	r7, r3, #24
 8006b5c:	f851 6b04 	ldr.w	r6, [r1], #4
 8006b60:	d402      	bmi.n	8006b68 <_printf_i+0x18c>
 8006b62:	065f      	lsls	r7, r3, #25
 8006b64:	bf48      	it	mi
 8006b66:	b2b6      	uxthmi	r6, r6
 8006b68:	07df      	lsls	r7, r3, #31
 8006b6a:	bf48      	it	mi
 8006b6c:	f043 0320 	orrmi.w	r3, r3, #32
 8006b70:	6029      	str	r1, [r5, #0]
 8006b72:	bf48      	it	mi
 8006b74:	6023      	strmi	r3, [r4, #0]
 8006b76:	b91e      	cbnz	r6, 8006b80 <_printf_i+0x1a4>
 8006b78:	6823      	ldr	r3, [r4, #0]
 8006b7a:	f023 0320 	bic.w	r3, r3, #32
 8006b7e:	6023      	str	r3, [r4, #0]
 8006b80:	2310      	movs	r3, #16
 8006b82:	e7a7      	b.n	8006ad4 <_printf_i+0xf8>
 8006b84:	4824      	ldr	r0, [pc, #144]	; (8006c18 <_printf_i+0x23c>)
 8006b86:	e7e4      	b.n	8006b52 <_printf_i+0x176>
 8006b88:	4615      	mov	r5, r2
 8006b8a:	e7bd      	b.n	8006b08 <_printf_i+0x12c>
 8006b8c:	682b      	ldr	r3, [r5, #0]
 8006b8e:	6826      	ldr	r6, [r4, #0]
 8006b90:	6961      	ldr	r1, [r4, #20]
 8006b92:	1d18      	adds	r0, r3, #4
 8006b94:	6028      	str	r0, [r5, #0]
 8006b96:	0635      	lsls	r5, r6, #24
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	d501      	bpl.n	8006ba0 <_printf_i+0x1c4>
 8006b9c:	6019      	str	r1, [r3, #0]
 8006b9e:	e002      	b.n	8006ba6 <_printf_i+0x1ca>
 8006ba0:	0670      	lsls	r0, r6, #25
 8006ba2:	d5fb      	bpl.n	8006b9c <_printf_i+0x1c0>
 8006ba4:	8019      	strh	r1, [r3, #0]
 8006ba6:	2300      	movs	r3, #0
 8006ba8:	6123      	str	r3, [r4, #16]
 8006baa:	4615      	mov	r5, r2
 8006bac:	e7bc      	b.n	8006b28 <_printf_i+0x14c>
 8006bae:	682b      	ldr	r3, [r5, #0]
 8006bb0:	1d1a      	adds	r2, r3, #4
 8006bb2:	602a      	str	r2, [r5, #0]
 8006bb4:	681d      	ldr	r5, [r3, #0]
 8006bb6:	6862      	ldr	r2, [r4, #4]
 8006bb8:	2100      	movs	r1, #0
 8006bba:	4628      	mov	r0, r5
 8006bbc:	f7f9 fb30 	bl	8000220 <memchr>
 8006bc0:	b108      	cbz	r0, 8006bc6 <_printf_i+0x1ea>
 8006bc2:	1b40      	subs	r0, r0, r5
 8006bc4:	6060      	str	r0, [r4, #4]
 8006bc6:	6863      	ldr	r3, [r4, #4]
 8006bc8:	6123      	str	r3, [r4, #16]
 8006bca:	2300      	movs	r3, #0
 8006bcc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006bd0:	e7aa      	b.n	8006b28 <_printf_i+0x14c>
 8006bd2:	6923      	ldr	r3, [r4, #16]
 8006bd4:	462a      	mov	r2, r5
 8006bd6:	4649      	mov	r1, r9
 8006bd8:	4640      	mov	r0, r8
 8006bda:	47d0      	blx	sl
 8006bdc:	3001      	adds	r0, #1
 8006bde:	d0ad      	beq.n	8006b3c <_printf_i+0x160>
 8006be0:	6823      	ldr	r3, [r4, #0]
 8006be2:	079b      	lsls	r3, r3, #30
 8006be4:	d413      	bmi.n	8006c0e <_printf_i+0x232>
 8006be6:	68e0      	ldr	r0, [r4, #12]
 8006be8:	9b03      	ldr	r3, [sp, #12]
 8006bea:	4298      	cmp	r0, r3
 8006bec:	bfb8      	it	lt
 8006bee:	4618      	movlt	r0, r3
 8006bf0:	e7a6      	b.n	8006b40 <_printf_i+0x164>
 8006bf2:	2301      	movs	r3, #1
 8006bf4:	4632      	mov	r2, r6
 8006bf6:	4649      	mov	r1, r9
 8006bf8:	4640      	mov	r0, r8
 8006bfa:	47d0      	blx	sl
 8006bfc:	3001      	adds	r0, #1
 8006bfe:	d09d      	beq.n	8006b3c <_printf_i+0x160>
 8006c00:	3501      	adds	r5, #1
 8006c02:	68e3      	ldr	r3, [r4, #12]
 8006c04:	9903      	ldr	r1, [sp, #12]
 8006c06:	1a5b      	subs	r3, r3, r1
 8006c08:	42ab      	cmp	r3, r5
 8006c0a:	dcf2      	bgt.n	8006bf2 <_printf_i+0x216>
 8006c0c:	e7eb      	b.n	8006be6 <_printf_i+0x20a>
 8006c0e:	2500      	movs	r5, #0
 8006c10:	f104 0619 	add.w	r6, r4, #25
 8006c14:	e7f5      	b.n	8006c02 <_printf_i+0x226>
 8006c16:	bf00      	nop
 8006c18:	08008199 	.word	0x08008199
 8006c1c:	080081aa 	.word	0x080081aa

08006c20 <memmove>:
 8006c20:	4288      	cmp	r0, r1
 8006c22:	b510      	push	{r4, lr}
 8006c24:	eb01 0402 	add.w	r4, r1, r2
 8006c28:	d902      	bls.n	8006c30 <memmove+0x10>
 8006c2a:	4284      	cmp	r4, r0
 8006c2c:	4623      	mov	r3, r4
 8006c2e:	d807      	bhi.n	8006c40 <memmove+0x20>
 8006c30:	1e43      	subs	r3, r0, #1
 8006c32:	42a1      	cmp	r1, r4
 8006c34:	d008      	beq.n	8006c48 <memmove+0x28>
 8006c36:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006c3a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006c3e:	e7f8      	b.n	8006c32 <memmove+0x12>
 8006c40:	4402      	add	r2, r0
 8006c42:	4601      	mov	r1, r0
 8006c44:	428a      	cmp	r2, r1
 8006c46:	d100      	bne.n	8006c4a <memmove+0x2a>
 8006c48:	bd10      	pop	{r4, pc}
 8006c4a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006c4e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006c52:	e7f7      	b.n	8006c44 <memmove+0x24>

08006c54 <_sbrk_r>:
 8006c54:	b538      	push	{r3, r4, r5, lr}
 8006c56:	4d06      	ldr	r5, [pc, #24]	; (8006c70 <_sbrk_r+0x1c>)
 8006c58:	2300      	movs	r3, #0
 8006c5a:	4604      	mov	r4, r0
 8006c5c:	4608      	mov	r0, r1
 8006c5e:	602b      	str	r3, [r5, #0]
 8006c60:	f7fb ffc0 	bl	8002be4 <_sbrk>
 8006c64:	1c43      	adds	r3, r0, #1
 8006c66:	d102      	bne.n	8006c6e <_sbrk_r+0x1a>
 8006c68:	682b      	ldr	r3, [r5, #0]
 8006c6a:	b103      	cbz	r3, 8006c6e <_sbrk_r+0x1a>
 8006c6c:	6023      	str	r3, [r4, #0]
 8006c6e:	bd38      	pop	{r3, r4, r5, pc}
 8006c70:	20000514 	.word	0x20000514

08006c74 <memcpy>:
 8006c74:	440a      	add	r2, r1
 8006c76:	4291      	cmp	r1, r2
 8006c78:	f100 33ff 	add.w	r3, r0, #4294967295
 8006c7c:	d100      	bne.n	8006c80 <memcpy+0xc>
 8006c7e:	4770      	bx	lr
 8006c80:	b510      	push	{r4, lr}
 8006c82:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006c86:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006c8a:	4291      	cmp	r1, r2
 8006c8c:	d1f9      	bne.n	8006c82 <memcpy+0xe>
 8006c8e:	bd10      	pop	{r4, pc}

08006c90 <_realloc_r>:
 8006c90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006c94:	4680      	mov	r8, r0
 8006c96:	4614      	mov	r4, r2
 8006c98:	460e      	mov	r6, r1
 8006c9a:	b921      	cbnz	r1, 8006ca6 <_realloc_r+0x16>
 8006c9c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006ca0:	4611      	mov	r1, r2
 8006ca2:	f7ff bc49 	b.w	8006538 <_malloc_r>
 8006ca6:	b92a      	cbnz	r2, 8006cb4 <_realloc_r+0x24>
 8006ca8:	f7ff fbda 	bl	8006460 <_free_r>
 8006cac:	4625      	mov	r5, r4
 8006cae:	4628      	mov	r0, r5
 8006cb0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006cb4:	f000 f81b 	bl	8006cee <_malloc_usable_size_r>
 8006cb8:	4284      	cmp	r4, r0
 8006cba:	4607      	mov	r7, r0
 8006cbc:	d802      	bhi.n	8006cc4 <_realloc_r+0x34>
 8006cbe:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006cc2:	d812      	bhi.n	8006cea <_realloc_r+0x5a>
 8006cc4:	4621      	mov	r1, r4
 8006cc6:	4640      	mov	r0, r8
 8006cc8:	f7ff fc36 	bl	8006538 <_malloc_r>
 8006ccc:	4605      	mov	r5, r0
 8006cce:	2800      	cmp	r0, #0
 8006cd0:	d0ed      	beq.n	8006cae <_realloc_r+0x1e>
 8006cd2:	42bc      	cmp	r4, r7
 8006cd4:	4622      	mov	r2, r4
 8006cd6:	4631      	mov	r1, r6
 8006cd8:	bf28      	it	cs
 8006cda:	463a      	movcs	r2, r7
 8006cdc:	f7ff ffca 	bl	8006c74 <memcpy>
 8006ce0:	4631      	mov	r1, r6
 8006ce2:	4640      	mov	r0, r8
 8006ce4:	f7ff fbbc 	bl	8006460 <_free_r>
 8006ce8:	e7e1      	b.n	8006cae <_realloc_r+0x1e>
 8006cea:	4635      	mov	r5, r6
 8006cec:	e7df      	b.n	8006cae <_realloc_r+0x1e>

08006cee <_malloc_usable_size_r>:
 8006cee:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006cf2:	1f18      	subs	r0, r3, #4
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	bfbc      	itt	lt
 8006cf8:	580b      	ldrlt	r3, [r1, r0]
 8006cfa:	18c0      	addlt	r0, r0, r3
 8006cfc:	4770      	bx	lr
	...

08006d00 <pow>:
 8006d00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d02:	ed2d 8b02 	vpush	{d8}
 8006d06:	eeb0 8a40 	vmov.f32	s16, s0
 8006d0a:	eef0 8a60 	vmov.f32	s17, s1
 8006d0e:	ec55 4b11 	vmov	r4, r5, d1
 8006d12:	f000 f891 	bl	8006e38 <__ieee754_pow>
 8006d16:	4622      	mov	r2, r4
 8006d18:	462b      	mov	r3, r5
 8006d1a:	4620      	mov	r0, r4
 8006d1c:	4629      	mov	r1, r5
 8006d1e:	ec57 6b10 	vmov	r6, r7, d0
 8006d22:	f7f9 ff23 	bl	8000b6c <__aeabi_dcmpun>
 8006d26:	2800      	cmp	r0, #0
 8006d28:	d13b      	bne.n	8006da2 <pow+0xa2>
 8006d2a:	ec51 0b18 	vmov	r0, r1, d8
 8006d2e:	2200      	movs	r2, #0
 8006d30:	2300      	movs	r3, #0
 8006d32:	f7f9 fee9 	bl	8000b08 <__aeabi_dcmpeq>
 8006d36:	b1b8      	cbz	r0, 8006d68 <pow+0x68>
 8006d38:	2200      	movs	r2, #0
 8006d3a:	2300      	movs	r3, #0
 8006d3c:	4620      	mov	r0, r4
 8006d3e:	4629      	mov	r1, r5
 8006d40:	f7f9 fee2 	bl	8000b08 <__aeabi_dcmpeq>
 8006d44:	2800      	cmp	r0, #0
 8006d46:	d146      	bne.n	8006dd6 <pow+0xd6>
 8006d48:	ec45 4b10 	vmov	d0, r4, r5
 8006d4c:	f000 f866 	bl	8006e1c <finite>
 8006d50:	b338      	cbz	r0, 8006da2 <pow+0xa2>
 8006d52:	2200      	movs	r2, #0
 8006d54:	2300      	movs	r3, #0
 8006d56:	4620      	mov	r0, r4
 8006d58:	4629      	mov	r1, r5
 8006d5a:	f7f9 fedf 	bl	8000b1c <__aeabi_dcmplt>
 8006d5e:	b300      	cbz	r0, 8006da2 <pow+0xa2>
 8006d60:	f7ff fb52 	bl	8006408 <__errno>
 8006d64:	2322      	movs	r3, #34	; 0x22
 8006d66:	e01b      	b.n	8006da0 <pow+0xa0>
 8006d68:	ec47 6b10 	vmov	d0, r6, r7
 8006d6c:	f000 f856 	bl	8006e1c <finite>
 8006d70:	b9e0      	cbnz	r0, 8006dac <pow+0xac>
 8006d72:	eeb0 0a48 	vmov.f32	s0, s16
 8006d76:	eef0 0a68 	vmov.f32	s1, s17
 8006d7a:	f000 f84f 	bl	8006e1c <finite>
 8006d7e:	b1a8      	cbz	r0, 8006dac <pow+0xac>
 8006d80:	ec45 4b10 	vmov	d0, r4, r5
 8006d84:	f000 f84a 	bl	8006e1c <finite>
 8006d88:	b180      	cbz	r0, 8006dac <pow+0xac>
 8006d8a:	4632      	mov	r2, r6
 8006d8c:	463b      	mov	r3, r7
 8006d8e:	4630      	mov	r0, r6
 8006d90:	4639      	mov	r1, r7
 8006d92:	f7f9 feeb 	bl	8000b6c <__aeabi_dcmpun>
 8006d96:	2800      	cmp	r0, #0
 8006d98:	d0e2      	beq.n	8006d60 <pow+0x60>
 8006d9a:	f7ff fb35 	bl	8006408 <__errno>
 8006d9e:	2321      	movs	r3, #33	; 0x21
 8006da0:	6003      	str	r3, [r0, #0]
 8006da2:	ecbd 8b02 	vpop	{d8}
 8006da6:	ec47 6b10 	vmov	d0, r6, r7
 8006daa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006dac:	2200      	movs	r2, #0
 8006dae:	2300      	movs	r3, #0
 8006db0:	4630      	mov	r0, r6
 8006db2:	4639      	mov	r1, r7
 8006db4:	f7f9 fea8 	bl	8000b08 <__aeabi_dcmpeq>
 8006db8:	2800      	cmp	r0, #0
 8006dba:	d0f2      	beq.n	8006da2 <pow+0xa2>
 8006dbc:	eeb0 0a48 	vmov.f32	s0, s16
 8006dc0:	eef0 0a68 	vmov.f32	s1, s17
 8006dc4:	f000 f82a 	bl	8006e1c <finite>
 8006dc8:	2800      	cmp	r0, #0
 8006dca:	d0ea      	beq.n	8006da2 <pow+0xa2>
 8006dcc:	ec45 4b10 	vmov	d0, r4, r5
 8006dd0:	f000 f824 	bl	8006e1c <finite>
 8006dd4:	e7c3      	b.n	8006d5e <pow+0x5e>
 8006dd6:	4f01      	ldr	r7, [pc, #4]	; (8006ddc <pow+0xdc>)
 8006dd8:	2600      	movs	r6, #0
 8006dda:	e7e2      	b.n	8006da2 <pow+0xa2>
 8006ddc:	3ff00000 	.word	0x3ff00000

08006de0 <sqrtf>:
 8006de0:	b508      	push	{r3, lr}
 8006de2:	ed2d 8b02 	vpush	{d8}
 8006de6:	eeb0 8a40 	vmov.f32	s16, s0
 8006dea:	f000 f822 	bl	8006e32 <__ieee754_sqrtf>
 8006dee:	eeb4 8a48 	vcmp.f32	s16, s16
 8006df2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006df6:	d60c      	bvs.n	8006e12 <sqrtf+0x32>
 8006df8:	eddf 8a07 	vldr	s17, [pc, #28]	; 8006e18 <sqrtf+0x38>
 8006dfc:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8006e00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006e04:	d505      	bpl.n	8006e12 <sqrtf+0x32>
 8006e06:	f7ff faff 	bl	8006408 <__errno>
 8006e0a:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8006e0e:	2321      	movs	r3, #33	; 0x21
 8006e10:	6003      	str	r3, [r0, #0]
 8006e12:	ecbd 8b02 	vpop	{d8}
 8006e16:	bd08      	pop	{r3, pc}
 8006e18:	00000000 	.word	0x00000000

08006e1c <finite>:
 8006e1c:	b082      	sub	sp, #8
 8006e1e:	ed8d 0b00 	vstr	d0, [sp]
 8006e22:	9801      	ldr	r0, [sp, #4]
 8006e24:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 8006e28:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8006e2c:	0fc0      	lsrs	r0, r0, #31
 8006e2e:	b002      	add	sp, #8
 8006e30:	4770      	bx	lr

08006e32 <__ieee754_sqrtf>:
 8006e32:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8006e36:	4770      	bx	lr

08006e38 <__ieee754_pow>:
 8006e38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e3c:	ed2d 8b06 	vpush	{d8-d10}
 8006e40:	b089      	sub	sp, #36	; 0x24
 8006e42:	ed8d 1b00 	vstr	d1, [sp]
 8006e46:	e9dd 2900 	ldrd	r2, r9, [sp]
 8006e4a:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 8006e4e:	ea58 0102 	orrs.w	r1, r8, r2
 8006e52:	ec57 6b10 	vmov	r6, r7, d0
 8006e56:	d115      	bne.n	8006e84 <__ieee754_pow+0x4c>
 8006e58:	19b3      	adds	r3, r6, r6
 8006e5a:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 8006e5e:	4152      	adcs	r2, r2
 8006e60:	4299      	cmp	r1, r3
 8006e62:	4b89      	ldr	r3, [pc, #548]	; (8007088 <__ieee754_pow+0x250>)
 8006e64:	4193      	sbcs	r3, r2
 8006e66:	f080 84d1 	bcs.w	800780c <__ieee754_pow+0x9d4>
 8006e6a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006e6e:	4630      	mov	r0, r6
 8006e70:	4639      	mov	r1, r7
 8006e72:	f7f9 fa2b 	bl	80002cc <__adddf3>
 8006e76:	ec41 0b10 	vmov	d0, r0, r1
 8006e7a:	b009      	add	sp, #36	; 0x24
 8006e7c:	ecbd 8b06 	vpop	{d8-d10}
 8006e80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e84:	4b81      	ldr	r3, [pc, #516]	; (800708c <__ieee754_pow+0x254>)
 8006e86:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 8006e8a:	429c      	cmp	r4, r3
 8006e8c:	ee10 aa10 	vmov	sl, s0
 8006e90:	463d      	mov	r5, r7
 8006e92:	dc06      	bgt.n	8006ea2 <__ieee754_pow+0x6a>
 8006e94:	d101      	bne.n	8006e9a <__ieee754_pow+0x62>
 8006e96:	2e00      	cmp	r6, #0
 8006e98:	d1e7      	bne.n	8006e6a <__ieee754_pow+0x32>
 8006e9a:	4598      	cmp	r8, r3
 8006e9c:	dc01      	bgt.n	8006ea2 <__ieee754_pow+0x6a>
 8006e9e:	d10f      	bne.n	8006ec0 <__ieee754_pow+0x88>
 8006ea0:	b172      	cbz	r2, 8006ec0 <__ieee754_pow+0x88>
 8006ea2:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 8006ea6:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 8006eaa:	ea55 050a 	orrs.w	r5, r5, sl
 8006eae:	d1dc      	bne.n	8006e6a <__ieee754_pow+0x32>
 8006eb0:	e9dd 3200 	ldrd	r3, r2, [sp]
 8006eb4:	18db      	adds	r3, r3, r3
 8006eb6:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 8006eba:	4152      	adcs	r2, r2
 8006ebc:	429d      	cmp	r5, r3
 8006ebe:	e7d0      	b.n	8006e62 <__ieee754_pow+0x2a>
 8006ec0:	2d00      	cmp	r5, #0
 8006ec2:	da3b      	bge.n	8006f3c <__ieee754_pow+0x104>
 8006ec4:	4b72      	ldr	r3, [pc, #456]	; (8007090 <__ieee754_pow+0x258>)
 8006ec6:	4598      	cmp	r8, r3
 8006ec8:	dc51      	bgt.n	8006f6e <__ieee754_pow+0x136>
 8006eca:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 8006ece:	4598      	cmp	r8, r3
 8006ed0:	f340 84ab 	ble.w	800782a <__ieee754_pow+0x9f2>
 8006ed4:	ea4f 5328 	mov.w	r3, r8, asr #20
 8006ed8:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8006edc:	2b14      	cmp	r3, #20
 8006ede:	dd0f      	ble.n	8006f00 <__ieee754_pow+0xc8>
 8006ee0:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8006ee4:	fa22 f103 	lsr.w	r1, r2, r3
 8006ee8:	fa01 f303 	lsl.w	r3, r1, r3
 8006eec:	4293      	cmp	r3, r2
 8006eee:	f040 849c 	bne.w	800782a <__ieee754_pow+0x9f2>
 8006ef2:	f001 0101 	and.w	r1, r1, #1
 8006ef6:	f1c1 0302 	rsb	r3, r1, #2
 8006efa:	9304      	str	r3, [sp, #16]
 8006efc:	b182      	cbz	r2, 8006f20 <__ieee754_pow+0xe8>
 8006efe:	e05f      	b.n	8006fc0 <__ieee754_pow+0x188>
 8006f00:	2a00      	cmp	r2, #0
 8006f02:	d15b      	bne.n	8006fbc <__ieee754_pow+0x184>
 8006f04:	f1c3 0314 	rsb	r3, r3, #20
 8006f08:	fa48 f103 	asr.w	r1, r8, r3
 8006f0c:	fa01 f303 	lsl.w	r3, r1, r3
 8006f10:	4543      	cmp	r3, r8
 8006f12:	f040 8487 	bne.w	8007824 <__ieee754_pow+0x9ec>
 8006f16:	f001 0101 	and.w	r1, r1, #1
 8006f1a:	f1c1 0302 	rsb	r3, r1, #2
 8006f1e:	9304      	str	r3, [sp, #16]
 8006f20:	4b5c      	ldr	r3, [pc, #368]	; (8007094 <__ieee754_pow+0x25c>)
 8006f22:	4598      	cmp	r8, r3
 8006f24:	d132      	bne.n	8006f8c <__ieee754_pow+0x154>
 8006f26:	f1b9 0f00 	cmp.w	r9, #0
 8006f2a:	f280 8477 	bge.w	800781c <__ieee754_pow+0x9e4>
 8006f2e:	4959      	ldr	r1, [pc, #356]	; (8007094 <__ieee754_pow+0x25c>)
 8006f30:	4632      	mov	r2, r6
 8006f32:	463b      	mov	r3, r7
 8006f34:	2000      	movs	r0, #0
 8006f36:	f7f9 fca9 	bl	800088c <__aeabi_ddiv>
 8006f3a:	e79c      	b.n	8006e76 <__ieee754_pow+0x3e>
 8006f3c:	2300      	movs	r3, #0
 8006f3e:	9304      	str	r3, [sp, #16]
 8006f40:	2a00      	cmp	r2, #0
 8006f42:	d13d      	bne.n	8006fc0 <__ieee754_pow+0x188>
 8006f44:	4b51      	ldr	r3, [pc, #324]	; (800708c <__ieee754_pow+0x254>)
 8006f46:	4598      	cmp	r8, r3
 8006f48:	d1ea      	bne.n	8006f20 <__ieee754_pow+0xe8>
 8006f4a:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8006f4e:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8006f52:	ea53 030a 	orrs.w	r3, r3, sl
 8006f56:	f000 8459 	beq.w	800780c <__ieee754_pow+0x9d4>
 8006f5a:	4b4f      	ldr	r3, [pc, #316]	; (8007098 <__ieee754_pow+0x260>)
 8006f5c:	429c      	cmp	r4, r3
 8006f5e:	dd08      	ble.n	8006f72 <__ieee754_pow+0x13a>
 8006f60:	f1b9 0f00 	cmp.w	r9, #0
 8006f64:	f2c0 8456 	blt.w	8007814 <__ieee754_pow+0x9dc>
 8006f68:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006f6c:	e783      	b.n	8006e76 <__ieee754_pow+0x3e>
 8006f6e:	2302      	movs	r3, #2
 8006f70:	e7e5      	b.n	8006f3e <__ieee754_pow+0x106>
 8006f72:	f1b9 0f00 	cmp.w	r9, #0
 8006f76:	f04f 0000 	mov.w	r0, #0
 8006f7a:	f04f 0100 	mov.w	r1, #0
 8006f7e:	f6bf af7a 	bge.w	8006e76 <__ieee754_pow+0x3e>
 8006f82:	e9dd 0300 	ldrd	r0, r3, [sp]
 8006f86:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8006f8a:	e774      	b.n	8006e76 <__ieee754_pow+0x3e>
 8006f8c:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 8006f90:	d106      	bne.n	8006fa0 <__ieee754_pow+0x168>
 8006f92:	4632      	mov	r2, r6
 8006f94:	463b      	mov	r3, r7
 8006f96:	4630      	mov	r0, r6
 8006f98:	4639      	mov	r1, r7
 8006f9a:	f7f9 fb4d 	bl	8000638 <__aeabi_dmul>
 8006f9e:	e76a      	b.n	8006e76 <__ieee754_pow+0x3e>
 8006fa0:	4b3e      	ldr	r3, [pc, #248]	; (800709c <__ieee754_pow+0x264>)
 8006fa2:	4599      	cmp	r9, r3
 8006fa4:	d10c      	bne.n	8006fc0 <__ieee754_pow+0x188>
 8006fa6:	2d00      	cmp	r5, #0
 8006fa8:	db0a      	blt.n	8006fc0 <__ieee754_pow+0x188>
 8006faa:	ec47 6b10 	vmov	d0, r6, r7
 8006fae:	b009      	add	sp, #36	; 0x24
 8006fb0:	ecbd 8b06 	vpop	{d8-d10}
 8006fb4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006fb8:	f000 bd20 	b.w	80079fc <__ieee754_sqrt>
 8006fbc:	2300      	movs	r3, #0
 8006fbe:	9304      	str	r3, [sp, #16]
 8006fc0:	ec47 6b10 	vmov	d0, r6, r7
 8006fc4:	f000 fc62 	bl	800788c <fabs>
 8006fc8:	ec51 0b10 	vmov	r0, r1, d0
 8006fcc:	f1ba 0f00 	cmp.w	sl, #0
 8006fd0:	d129      	bne.n	8007026 <__ieee754_pow+0x1ee>
 8006fd2:	b124      	cbz	r4, 8006fde <__ieee754_pow+0x1a6>
 8006fd4:	4b2f      	ldr	r3, [pc, #188]	; (8007094 <__ieee754_pow+0x25c>)
 8006fd6:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 8006fda:	429a      	cmp	r2, r3
 8006fdc:	d123      	bne.n	8007026 <__ieee754_pow+0x1ee>
 8006fde:	f1b9 0f00 	cmp.w	r9, #0
 8006fe2:	da05      	bge.n	8006ff0 <__ieee754_pow+0x1b8>
 8006fe4:	4602      	mov	r2, r0
 8006fe6:	460b      	mov	r3, r1
 8006fe8:	2000      	movs	r0, #0
 8006fea:	492a      	ldr	r1, [pc, #168]	; (8007094 <__ieee754_pow+0x25c>)
 8006fec:	f7f9 fc4e 	bl	800088c <__aeabi_ddiv>
 8006ff0:	2d00      	cmp	r5, #0
 8006ff2:	f6bf af40 	bge.w	8006e76 <__ieee754_pow+0x3e>
 8006ff6:	9b04      	ldr	r3, [sp, #16]
 8006ff8:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8006ffc:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8007000:	431c      	orrs	r4, r3
 8007002:	d108      	bne.n	8007016 <__ieee754_pow+0x1de>
 8007004:	4602      	mov	r2, r0
 8007006:	460b      	mov	r3, r1
 8007008:	4610      	mov	r0, r2
 800700a:	4619      	mov	r1, r3
 800700c:	f7f9 f95c 	bl	80002c8 <__aeabi_dsub>
 8007010:	4602      	mov	r2, r0
 8007012:	460b      	mov	r3, r1
 8007014:	e78f      	b.n	8006f36 <__ieee754_pow+0xfe>
 8007016:	9b04      	ldr	r3, [sp, #16]
 8007018:	2b01      	cmp	r3, #1
 800701a:	f47f af2c 	bne.w	8006e76 <__ieee754_pow+0x3e>
 800701e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007022:	4619      	mov	r1, r3
 8007024:	e727      	b.n	8006e76 <__ieee754_pow+0x3e>
 8007026:	0feb      	lsrs	r3, r5, #31
 8007028:	3b01      	subs	r3, #1
 800702a:	9306      	str	r3, [sp, #24]
 800702c:	9a06      	ldr	r2, [sp, #24]
 800702e:	9b04      	ldr	r3, [sp, #16]
 8007030:	4313      	orrs	r3, r2
 8007032:	d102      	bne.n	800703a <__ieee754_pow+0x202>
 8007034:	4632      	mov	r2, r6
 8007036:	463b      	mov	r3, r7
 8007038:	e7e6      	b.n	8007008 <__ieee754_pow+0x1d0>
 800703a:	4b19      	ldr	r3, [pc, #100]	; (80070a0 <__ieee754_pow+0x268>)
 800703c:	4598      	cmp	r8, r3
 800703e:	f340 80fb 	ble.w	8007238 <__ieee754_pow+0x400>
 8007042:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8007046:	4598      	cmp	r8, r3
 8007048:	4b13      	ldr	r3, [pc, #76]	; (8007098 <__ieee754_pow+0x260>)
 800704a:	dd0c      	ble.n	8007066 <__ieee754_pow+0x22e>
 800704c:	429c      	cmp	r4, r3
 800704e:	dc0f      	bgt.n	8007070 <__ieee754_pow+0x238>
 8007050:	f1b9 0f00 	cmp.w	r9, #0
 8007054:	da0f      	bge.n	8007076 <__ieee754_pow+0x23e>
 8007056:	2000      	movs	r0, #0
 8007058:	b009      	add	sp, #36	; 0x24
 800705a:	ecbd 8b06 	vpop	{d8-d10}
 800705e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007062:	f000 bcc2 	b.w	80079ea <__math_oflow>
 8007066:	429c      	cmp	r4, r3
 8007068:	dbf2      	blt.n	8007050 <__ieee754_pow+0x218>
 800706a:	4b0a      	ldr	r3, [pc, #40]	; (8007094 <__ieee754_pow+0x25c>)
 800706c:	429c      	cmp	r4, r3
 800706e:	dd19      	ble.n	80070a4 <__ieee754_pow+0x26c>
 8007070:	f1b9 0f00 	cmp.w	r9, #0
 8007074:	dcef      	bgt.n	8007056 <__ieee754_pow+0x21e>
 8007076:	2000      	movs	r0, #0
 8007078:	b009      	add	sp, #36	; 0x24
 800707a:	ecbd 8b06 	vpop	{d8-d10}
 800707e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007082:	f000 bca9 	b.w	80079d8 <__math_uflow>
 8007086:	bf00      	nop
 8007088:	fff00000 	.word	0xfff00000
 800708c:	7ff00000 	.word	0x7ff00000
 8007090:	433fffff 	.word	0x433fffff
 8007094:	3ff00000 	.word	0x3ff00000
 8007098:	3fefffff 	.word	0x3fefffff
 800709c:	3fe00000 	.word	0x3fe00000
 80070a0:	41e00000 	.word	0x41e00000
 80070a4:	4b60      	ldr	r3, [pc, #384]	; (8007228 <__ieee754_pow+0x3f0>)
 80070a6:	2200      	movs	r2, #0
 80070a8:	f7f9 f90e 	bl	80002c8 <__aeabi_dsub>
 80070ac:	a354      	add	r3, pc, #336	; (adr r3, 8007200 <__ieee754_pow+0x3c8>)
 80070ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070b2:	4604      	mov	r4, r0
 80070b4:	460d      	mov	r5, r1
 80070b6:	f7f9 fabf 	bl	8000638 <__aeabi_dmul>
 80070ba:	a353      	add	r3, pc, #332	; (adr r3, 8007208 <__ieee754_pow+0x3d0>)
 80070bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070c0:	4606      	mov	r6, r0
 80070c2:	460f      	mov	r7, r1
 80070c4:	4620      	mov	r0, r4
 80070c6:	4629      	mov	r1, r5
 80070c8:	f7f9 fab6 	bl	8000638 <__aeabi_dmul>
 80070cc:	4b57      	ldr	r3, [pc, #348]	; (800722c <__ieee754_pow+0x3f4>)
 80070ce:	4682      	mov	sl, r0
 80070d0:	468b      	mov	fp, r1
 80070d2:	2200      	movs	r2, #0
 80070d4:	4620      	mov	r0, r4
 80070d6:	4629      	mov	r1, r5
 80070d8:	f7f9 faae 	bl	8000638 <__aeabi_dmul>
 80070dc:	4602      	mov	r2, r0
 80070de:	460b      	mov	r3, r1
 80070e0:	a14b      	add	r1, pc, #300	; (adr r1, 8007210 <__ieee754_pow+0x3d8>)
 80070e2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80070e6:	f7f9 f8ef 	bl	80002c8 <__aeabi_dsub>
 80070ea:	4622      	mov	r2, r4
 80070ec:	462b      	mov	r3, r5
 80070ee:	f7f9 faa3 	bl	8000638 <__aeabi_dmul>
 80070f2:	4602      	mov	r2, r0
 80070f4:	460b      	mov	r3, r1
 80070f6:	2000      	movs	r0, #0
 80070f8:	494d      	ldr	r1, [pc, #308]	; (8007230 <__ieee754_pow+0x3f8>)
 80070fa:	f7f9 f8e5 	bl	80002c8 <__aeabi_dsub>
 80070fe:	4622      	mov	r2, r4
 8007100:	4680      	mov	r8, r0
 8007102:	4689      	mov	r9, r1
 8007104:	462b      	mov	r3, r5
 8007106:	4620      	mov	r0, r4
 8007108:	4629      	mov	r1, r5
 800710a:	f7f9 fa95 	bl	8000638 <__aeabi_dmul>
 800710e:	4602      	mov	r2, r0
 8007110:	460b      	mov	r3, r1
 8007112:	4640      	mov	r0, r8
 8007114:	4649      	mov	r1, r9
 8007116:	f7f9 fa8f 	bl	8000638 <__aeabi_dmul>
 800711a:	a33f      	add	r3, pc, #252	; (adr r3, 8007218 <__ieee754_pow+0x3e0>)
 800711c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007120:	f7f9 fa8a 	bl	8000638 <__aeabi_dmul>
 8007124:	4602      	mov	r2, r0
 8007126:	460b      	mov	r3, r1
 8007128:	4650      	mov	r0, sl
 800712a:	4659      	mov	r1, fp
 800712c:	f7f9 f8cc 	bl	80002c8 <__aeabi_dsub>
 8007130:	4602      	mov	r2, r0
 8007132:	460b      	mov	r3, r1
 8007134:	4680      	mov	r8, r0
 8007136:	4689      	mov	r9, r1
 8007138:	4630      	mov	r0, r6
 800713a:	4639      	mov	r1, r7
 800713c:	f7f9 f8c6 	bl	80002cc <__adddf3>
 8007140:	2000      	movs	r0, #0
 8007142:	4632      	mov	r2, r6
 8007144:	463b      	mov	r3, r7
 8007146:	4604      	mov	r4, r0
 8007148:	460d      	mov	r5, r1
 800714a:	f7f9 f8bd 	bl	80002c8 <__aeabi_dsub>
 800714e:	4602      	mov	r2, r0
 8007150:	460b      	mov	r3, r1
 8007152:	4640      	mov	r0, r8
 8007154:	4649      	mov	r1, r9
 8007156:	f7f9 f8b7 	bl	80002c8 <__aeabi_dsub>
 800715a:	9b04      	ldr	r3, [sp, #16]
 800715c:	9a06      	ldr	r2, [sp, #24]
 800715e:	3b01      	subs	r3, #1
 8007160:	4313      	orrs	r3, r2
 8007162:	4682      	mov	sl, r0
 8007164:	468b      	mov	fp, r1
 8007166:	f040 81e7 	bne.w	8007538 <__ieee754_pow+0x700>
 800716a:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 8007220 <__ieee754_pow+0x3e8>
 800716e:	eeb0 8a47 	vmov.f32	s16, s14
 8007172:	eef0 8a67 	vmov.f32	s17, s15
 8007176:	e9dd 6700 	ldrd	r6, r7, [sp]
 800717a:	2600      	movs	r6, #0
 800717c:	4632      	mov	r2, r6
 800717e:	463b      	mov	r3, r7
 8007180:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007184:	f7f9 f8a0 	bl	80002c8 <__aeabi_dsub>
 8007188:	4622      	mov	r2, r4
 800718a:	462b      	mov	r3, r5
 800718c:	f7f9 fa54 	bl	8000638 <__aeabi_dmul>
 8007190:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007194:	4680      	mov	r8, r0
 8007196:	4689      	mov	r9, r1
 8007198:	4650      	mov	r0, sl
 800719a:	4659      	mov	r1, fp
 800719c:	f7f9 fa4c 	bl	8000638 <__aeabi_dmul>
 80071a0:	4602      	mov	r2, r0
 80071a2:	460b      	mov	r3, r1
 80071a4:	4640      	mov	r0, r8
 80071a6:	4649      	mov	r1, r9
 80071a8:	f7f9 f890 	bl	80002cc <__adddf3>
 80071ac:	4632      	mov	r2, r6
 80071ae:	463b      	mov	r3, r7
 80071b0:	4680      	mov	r8, r0
 80071b2:	4689      	mov	r9, r1
 80071b4:	4620      	mov	r0, r4
 80071b6:	4629      	mov	r1, r5
 80071b8:	f7f9 fa3e 	bl	8000638 <__aeabi_dmul>
 80071bc:	460b      	mov	r3, r1
 80071be:	4604      	mov	r4, r0
 80071c0:	460d      	mov	r5, r1
 80071c2:	4602      	mov	r2, r0
 80071c4:	4649      	mov	r1, r9
 80071c6:	4640      	mov	r0, r8
 80071c8:	f7f9 f880 	bl	80002cc <__adddf3>
 80071cc:	4b19      	ldr	r3, [pc, #100]	; (8007234 <__ieee754_pow+0x3fc>)
 80071ce:	4299      	cmp	r1, r3
 80071d0:	ec45 4b19 	vmov	d9, r4, r5
 80071d4:	4606      	mov	r6, r0
 80071d6:	460f      	mov	r7, r1
 80071d8:	468b      	mov	fp, r1
 80071da:	f340 82f0 	ble.w	80077be <__ieee754_pow+0x986>
 80071de:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 80071e2:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 80071e6:	4303      	orrs	r3, r0
 80071e8:	f000 81e4 	beq.w	80075b4 <__ieee754_pow+0x77c>
 80071ec:	ec51 0b18 	vmov	r0, r1, d8
 80071f0:	2200      	movs	r2, #0
 80071f2:	2300      	movs	r3, #0
 80071f4:	f7f9 fc92 	bl	8000b1c <__aeabi_dcmplt>
 80071f8:	3800      	subs	r0, #0
 80071fa:	bf18      	it	ne
 80071fc:	2001      	movne	r0, #1
 80071fe:	e72b      	b.n	8007058 <__ieee754_pow+0x220>
 8007200:	60000000 	.word	0x60000000
 8007204:	3ff71547 	.word	0x3ff71547
 8007208:	f85ddf44 	.word	0xf85ddf44
 800720c:	3e54ae0b 	.word	0x3e54ae0b
 8007210:	55555555 	.word	0x55555555
 8007214:	3fd55555 	.word	0x3fd55555
 8007218:	652b82fe 	.word	0x652b82fe
 800721c:	3ff71547 	.word	0x3ff71547
 8007220:	00000000 	.word	0x00000000
 8007224:	bff00000 	.word	0xbff00000
 8007228:	3ff00000 	.word	0x3ff00000
 800722c:	3fd00000 	.word	0x3fd00000
 8007230:	3fe00000 	.word	0x3fe00000
 8007234:	408fffff 	.word	0x408fffff
 8007238:	4bd5      	ldr	r3, [pc, #852]	; (8007590 <__ieee754_pow+0x758>)
 800723a:	402b      	ands	r3, r5
 800723c:	2200      	movs	r2, #0
 800723e:	b92b      	cbnz	r3, 800724c <__ieee754_pow+0x414>
 8007240:	4bd4      	ldr	r3, [pc, #848]	; (8007594 <__ieee754_pow+0x75c>)
 8007242:	f7f9 f9f9 	bl	8000638 <__aeabi_dmul>
 8007246:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800724a:	460c      	mov	r4, r1
 800724c:	1523      	asrs	r3, r4, #20
 800724e:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8007252:	4413      	add	r3, r2
 8007254:	9305      	str	r3, [sp, #20]
 8007256:	4bd0      	ldr	r3, [pc, #832]	; (8007598 <__ieee754_pow+0x760>)
 8007258:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800725c:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8007260:	429c      	cmp	r4, r3
 8007262:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8007266:	dd08      	ble.n	800727a <__ieee754_pow+0x442>
 8007268:	4bcc      	ldr	r3, [pc, #816]	; (800759c <__ieee754_pow+0x764>)
 800726a:	429c      	cmp	r4, r3
 800726c:	f340 8162 	ble.w	8007534 <__ieee754_pow+0x6fc>
 8007270:	9b05      	ldr	r3, [sp, #20]
 8007272:	3301      	adds	r3, #1
 8007274:	9305      	str	r3, [sp, #20]
 8007276:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800727a:	2400      	movs	r4, #0
 800727c:	00e3      	lsls	r3, r4, #3
 800727e:	9307      	str	r3, [sp, #28]
 8007280:	4bc7      	ldr	r3, [pc, #796]	; (80075a0 <__ieee754_pow+0x768>)
 8007282:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007286:	ed93 7b00 	vldr	d7, [r3]
 800728a:	4629      	mov	r1, r5
 800728c:	ec53 2b17 	vmov	r2, r3, d7
 8007290:	eeb0 9a47 	vmov.f32	s18, s14
 8007294:	eef0 9a67 	vmov.f32	s19, s15
 8007298:	4682      	mov	sl, r0
 800729a:	f7f9 f815 	bl	80002c8 <__aeabi_dsub>
 800729e:	4652      	mov	r2, sl
 80072a0:	4606      	mov	r6, r0
 80072a2:	460f      	mov	r7, r1
 80072a4:	462b      	mov	r3, r5
 80072a6:	ec51 0b19 	vmov	r0, r1, d9
 80072aa:	f7f9 f80f 	bl	80002cc <__adddf3>
 80072ae:	4602      	mov	r2, r0
 80072b0:	460b      	mov	r3, r1
 80072b2:	2000      	movs	r0, #0
 80072b4:	49bb      	ldr	r1, [pc, #748]	; (80075a4 <__ieee754_pow+0x76c>)
 80072b6:	f7f9 fae9 	bl	800088c <__aeabi_ddiv>
 80072ba:	ec41 0b1a 	vmov	d10, r0, r1
 80072be:	4602      	mov	r2, r0
 80072c0:	460b      	mov	r3, r1
 80072c2:	4630      	mov	r0, r6
 80072c4:	4639      	mov	r1, r7
 80072c6:	f7f9 f9b7 	bl	8000638 <__aeabi_dmul>
 80072ca:	2300      	movs	r3, #0
 80072cc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80072d0:	9302      	str	r3, [sp, #8]
 80072d2:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80072d6:	46ab      	mov	fp, r5
 80072d8:	106d      	asrs	r5, r5, #1
 80072da:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 80072de:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 80072e2:	ec41 0b18 	vmov	d8, r0, r1
 80072e6:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 80072ea:	2200      	movs	r2, #0
 80072ec:	4640      	mov	r0, r8
 80072ee:	4649      	mov	r1, r9
 80072f0:	4614      	mov	r4, r2
 80072f2:	461d      	mov	r5, r3
 80072f4:	f7f9 f9a0 	bl	8000638 <__aeabi_dmul>
 80072f8:	4602      	mov	r2, r0
 80072fa:	460b      	mov	r3, r1
 80072fc:	4630      	mov	r0, r6
 80072fe:	4639      	mov	r1, r7
 8007300:	f7f8 ffe2 	bl	80002c8 <__aeabi_dsub>
 8007304:	ec53 2b19 	vmov	r2, r3, d9
 8007308:	4606      	mov	r6, r0
 800730a:	460f      	mov	r7, r1
 800730c:	4620      	mov	r0, r4
 800730e:	4629      	mov	r1, r5
 8007310:	f7f8 ffda 	bl	80002c8 <__aeabi_dsub>
 8007314:	4602      	mov	r2, r0
 8007316:	460b      	mov	r3, r1
 8007318:	4650      	mov	r0, sl
 800731a:	4659      	mov	r1, fp
 800731c:	f7f8 ffd4 	bl	80002c8 <__aeabi_dsub>
 8007320:	4642      	mov	r2, r8
 8007322:	464b      	mov	r3, r9
 8007324:	f7f9 f988 	bl	8000638 <__aeabi_dmul>
 8007328:	4602      	mov	r2, r0
 800732a:	460b      	mov	r3, r1
 800732c:	4630      	mov	r0, r6
 800732e:	4639      	mov	r1, r7
 8007330:	f7f8 ffca 	bl	80002c8 <__aeabi_dsub>
 8007334:	ec53 2b1a 	vmov	r2, r3, d10
 8007338:	f7f9 f97e 	bl	8000638 <__aeabi_dmul>
 800733c:	ec53 2b18 	vmov	r2, r3, d8
 8007340:	ec41 0b19 	vmov	d9, r0, r1
 8007344:	ec51 0b18 	vmov	r0, r1, d8
 8007348:	f7f9 f976 	bl	8000638 <__aeabi_dmul>
 800734c:	a37c      	add	r3, pc, #496	; (adr r3, 8007540 <__ieee754_pow+0x708>)
 800734e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007352:	4604      	mov	r4, r0
 8007354:	460d      	mov	r5, r1
 8007356:	f7f9 f96f 	bl	8000638 <__aeabi_dmul>
 800735a:	a37b      	add	r3, pc, #492	; (adr r3, 8007548 <__ieee754_pow+0x710>)
 800735c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007360:	f7f8 ffb4 	bl	80002cc <__adddf3>
 8007364:	4622      	mov	r2, r4
 8007366:	462b      	mov	r3, r5
 8007368:	f7f9 f966 	bl	8000638 <__aeabi_dmul>
 800736c:	a378      	add	r3, pc, #480	; (adr r3, 8007550 <__ieee754_pow+0x718>)
 800736e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007372:	f7f8 ffab 	bl	80002cc <__adddf3>
 8007376:	4622      	mov	r2, r4
 8007378:	462b      	mov	r3, r5
 800737a:	f7f9 f95d 	bl	8000638 <__aeabi_dmul>
 800737e:	a376      	add	r3, pc, #472	; (adr r3, 8007558 <__ieee754_pow+0x720>)
 8007380:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007384:	f7f8 ffa2 	bl	80002cc <__adddf3>
 8007388:	4622      	mov	r2, r4
 800738a:	462b      	mov	r3, r5
 800738c:	f7f9 f954 	bl	8000638 <__aeabi_dmul>
 8007390:	a373      	add	r3, pc, #460	; (adr r3, 8007560 <__ieee754_pow+0x728>)
 8007392:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007396:	f7f8 ff99 	bl	80002cc <__adddf3>
 800739a:	4622      	mov	r2, r4
 800739c:	462b      	mov	r3, r5
 800739e:	f7f9 f94b 	bl	8000638 <__aeabi_dmul>
 80073a2:	a371      	add	r3, pc, #452	; (adr r3, 8007568 <__ieee754_pow+0x730>)
 80073a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073a8:	f7f8 ff90 	bl	80002cc <__adddf3>
 80073ac:	4622      	mov	r2, r4
 80073ae:	4606      	mov	r6, r0
 80073b0:	460f      	mov	r7, r1
 80073b2:	462b      	mov	r3, r5
 80073b4:	4620      	mov	r0, r4
 80073b6:	4629      	mov	r1, r5
 80073b8:	f7f9 f93e 	bl	8000638 <__aeabi_dmul>
 80073bc:	4602      	mov	r2, r0
 80073be:	460b      	mov	r3, r1
 80073c0:	4630      	mov	r0, r6
 80073c2:	4639      	mov	r1, r7
 80073c4:	f7f9 f938 	bl	8000638 <__aeabi_dmul>
 80073c8:	4642      	mov	r2, r8
 80073ca:	4604      	mov	r4, r0
 80073cc:	460d      	mov	r5, r1
 80073ce:	464b      	mov	r3, r9
 80073d0:	ec51 0b18 	vmov	r0, r1, d8
 80073d4:	f7f8 ff7a 	bl	80002cc <__adddf3>
 80073d8:	ec53 2b19 	vmov	r2, r3, d9
 80073dc:	f7f9 f92c 	bl	8000638 <__aeabi_dmul>
 80073e0:	4622      	mov	r2, r4
 80073e2:	462b      	mov	r3, r5
 80073e4:	f7f8 ff72 	bl	80002cc <__adddf3>
 80073e8:	4642      	mov	r2, r8
 80073ea:	4682      	mov	sl, r0
 80073ec:	468b      	mov	fp, r1
 80073ee:	464b      	mov	r3, r9
 80073f0:	4640      	mov	r0, r8
 80073f2:	4649      	mov	r1, r9
 80073f4:	f7f9 f920 	bl	8000638 <__aeabi_dmul>
 80073f8:	4b6b      	ldr	r3, [pc, #428]	; (80075a8 <__ieee754_pow+0x770>)
 80073fa:	2200      	movs	r2, #0
 80073fc:	4606      	mov	r6, r0
 80073fe:	460f      	mov	r7, r1
 8007400:	f7f8 ff64 	bl	80002cc <__adddf3>
 8007404:	4652      	mov	r2, sl
 8007406:	465b      	mov	r3, fp
 8007408:	f7f8 ff60 	bl	80002cc <__adddf3>
 800740c:	2000      	movs	r0, #0
 800740e:	4604      	mov	r4, r0
 8007410:	460d      	mov	r5, r1
 8007412:	4602      	mov	r2, r0
 8007414:	460b      	mov	r3, r1
 8007416:	4640      	mov	r0, r8
 8007418:	4649      	mov	r1, r9
 800741a:	f7f9 f90d 	bl	8000638 <__aeabi_dmul>
 800741e:	4b62      	ldr	r3, [pc, #392]	; (80075a8 <__ieee754_pow+0x770>)
 8007420:	4680      	mov	r8, r0
 8007422:	4689      	mov	r9, r1
 8007424:	2200      	movs	r2, #0
 8007426:	4620      	mov	r0, r4
 8007428:	4629      	mov	r1, r5
 800742a:	f7f8 ff4d 	bl	80002c8 <__aeabi_dsub>
 800742e:	4632      	mov	r2, r6
 8007430:	463b      	mov	r3, r7
 8007432:	f7f8 ff49 	bl	80002c8 <__aeabi_dsub>
 8007436:	4602      	mov	r2, r0
 8007438:	460b      	mov	r3, r1
 800743a:	4650      	mov	r0, sl
 800743c:	4659      	mov	r1, fp
 800743e:	f7f8 ff43 	bl	80002c8 <__aeabi_dsub>
 8007442:	ec53 2b18 	vmov	r2, r3, d8
 8007446:	f7f9 f8f7 	bl	8000638 <__aeabi_dmul>
 800744a:	4622      	mov	r2, r4
 800744c:	4606      	mov	r6, r0
 800744e:	460f      	mov	r7, r1
 8007450:	462b      	mov	r3, r5
 8007452:	ec51 0b19 	vmov	r0, r1, d9
 8007456:	f7f9 f8ef 	bl	8000638 <__aeabi_dmul>
 800745a:	4602      	mov	r2, r0
 800745c:	460b      	mov	r3, r1
 800745e:	4630      	mov	r0, r6
 8007460:	4639      	mov	r1, r7
 8007462:	f7f8 ff33 	bl	80002cc <__adddf3>
 8007466:	4606      	mov	r6, r0
 8007468:	460f      	mov	r7, r1
 800746a:	4602      	mov	r2, r0
 800746c:	460b      	mov	r3, r1
 800746e:	4640      	mov	r0, r8
 8007470:	4649      	mov	r1, r9
 8007472:	f7f8 ff2b 	bl	80002cc <__adddf3>
 8007476:	a33e      	add	r3, pc, #248	; (adr r3, 8007570 <__ieee754_pow+0x738>)
 8007478:	e9d3 2300 	ldrd	r2, r3, [r3]
 800747c:	2000      	movs	r0, #0
 800747e:	4604      	mov	r4, r0
 8007480:	460d      	mov	r5, r1
 8007482:	f7f9 f8d9 	bl	8000638 <__aeabi_dmul>
 8007486:	4642      	mov	r2, r8
 8007488:	ec41 0b18 	vmov	d8, r0, r1
 800748c:	464b      	mov	r3, r9
 800748e:	4620      	mov	r0, r4
 8007490:	4629      	mov	r1, r5
 8007492:	f7f8 ff19 	bl	80002c8 <__aeabi_dsub>
 8007496:	4602      	mov	r2, r0
 8007498:	460b      	mov	r3, r1
 800749a:	4630      	mov	r0, r6
 800749c:	4639      	mov	r1, r7
 800749e:	f7f8 ff13 	bl	80002c8 <__aeabi_dsub>
 80074a2:	a335      	add	r3, pc, #212	; (adr r3, 8007578 <__ieee754_pow+0x740>)
 80074a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074a8:	f7f9 f8c6 	bl	8000638 <__aeabi_dmul>
 80074ac:	a334      	add	r3, pc, #208	; (adr r3, 8007580 <__ieee754_pow+0x748>)
 80074ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074b2:	4606      	mov	r6, r0
 80074b4:	460f      	mov	r7, r1
 80074b6:	4620      	mov	r0, r4
 80074b8:	4629      	mov	r1, r5
 80074ba:	f7f9 f8bd 	bl	8000638 <__aeabi_dmul>
 80074be:	4602      	mov	r2, r0
 80074c0:	460b      	mov	r3, r1
 80074c2:	4630      	mov	r0, r6
 80074c4:	4639      	mov	r1, r7
 80074c6:	f7f8 ff01 	bl	80002cc <__adddf3>
 80074ca:	9a07      	ldr	r2, [sp, #28]
 80074cc:	4b37      	ldr	r3, [pc, #220]	; (80075ac <__ieee754_pow+0x774>)
 80074ce:	4413      	add	r3, r2
 80074d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074d4:	f7f8 fefa 	bl	80002cc <__adddf3>
 80074d8:	4682      	mov	sl, r0
 80074da:	9805      	ldr	r0, [sp, #20]
 80074dc:	468b      	mov	fp, r1
 80074de:	f7f9 f841 	bl	8000564 <__aeabi_i2d>
 80074e2:	9a07      	ldr	r2, [sp, #28]
 80074e4:	4b32      	ldr	r3, [pc, #200]	; (80075b0 <__ieee754_pow+0x778>)
 80074e6:	4413      	add	r3, r2
 80074e8:	e9d3 8900 	ldrd	r8, r9, [r3]
 80074ec:	4606      	mov	r6, r0
 80074ee:	460f      	mov	r7, r1
 80074f0:	4652      	mov	r2, sl
 80074f2:	465b      	mov	r3, fp
 80074f4:	ec51 0b18 	vmov	r0, r1, d8
 80074f8:	f7f8 fee8 	bl	80002cc <__adddf3>
 80074fc:	4642      	mov	r2, r8
 80074fe:	464b      	mov	r3, r9
 8007500:	f7f8 fee4 	bl	80002cc <__adddf3>
 8007504:	4632      	mov	r2, r6
 8007506:	463b      	mov	r3, r7
 8007508:	f7f8 fee0 	bl	80002cc <__adddf3>
 800750c:	2000      	movs	r0, #0
 800750e:	4632      	mov	r2, r6
 8007510:	463b      	mov	r3, r7
 8007512:	4604      	mov	r4, r0
 8007514:	460d      	mov	r5, r1
 8007516:	f7f8 fed7 	bl	80002c8 <__aeabi_dsub>
 800751a:	4642      	mov	r2, r8
 800751c:	464b      	mov	r3, r9
 800751e:	f7f8 fed3 	bl	80002c8 <__aeabi_dsub>
 8007522:	ec53 2b18 	vmov	r2, r3, d8
 8007526:	f7f8 fecf 	bl	80002c8 <__aeabi_dsub>
 800752a:	4602      	mov	r2, r0
 800752c:	460b      	mov	r3, r1
 800752e:	4650      	mov	r0, sl
 8007530:	4659      	mov	r1, fp
 8007532:	e610      	b.n	8007156 <__ieee754_pow+0x31e>
 8007534:	2401      	movs	r4, #1
 8007536:	e6a1      	b.n	800727c <__ieee754_pow+0x444>
 8007538:	ed9f 7b13 	vldr	d7, [pc, #76]	; 8007588 <__ieee754_pow+0x750>
 800753c:	e617      	b.n	800716e <__ieee754_pow+0x336>
 800753e:	bf00      	nop
 8007540:	4a454eef 	.word	0x4a454eef
 8007544:	3fca7e28 	.word	0x3fca7e28
 8007548:	93c9db65 	.word	0x93c9db65
 800754c:	3fcd864a 	.word	0x3fcd864a
 8007550:	a91d4101 	.word	0xa91d4101
 8007554:	3fd17460 	.word	0x3fd17460
 8007558:	518f264d 	.word	0x518f264d
 800755c:	3fd55555 	.word	0x3fd55555
 8007560:	db6fabff 	.word	0xdb6fabff
 8007564:	3fdb6db6 	.word	0x3fdb6db6
 8007568:	33333303 	.word	0x33333303
 800756c:	3fe33333 	.word	0x3fe33333
 8007570:	e0000000 	.word	0xe0000000
 8007574:	3feec709 	.word	0x3feec709
 8007578:	dc3a03fd 	.word	0xdc3a03fd
 800757c:	3feec709 	.word	0x3feec709
 8007580:	145b01f5 	.word	0x145b01f5
 8007584:	be3e2fe0 	.word	0xbe3e2fe0
 8007588:	00000000 	.word	0x00000000
 800758c:	3ff00000 	.word	0x3ff00000
 8007590:	7ff00000 	.word	0x7ff00000
 8007594:	43400000 	.word	0x43400000
 8007598:	0003988e 	.word	0x0003988e
 800759c:	000bb679 	.word	0x000bb679
 80075a0:	080081c0 	.word	0x080081c0
 80075a4:	3ff00000 	.word	0x3ff00000
 80075a8:	40080000 	.word	0x40080000
 80075ac:	080081e0 	.word	0x080081e0
 80075b0:	080081d0 	.word	0x080081d0
 80075b4:	a3b3      	add	r3, pc, #716	; (adr r3, 8007884 <__ieee754_pow+0xa4c>)
 80075b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075ba:	4640      	mov	r0, r8
 80075bc:	4649      	mov	r1, r9
 80075be:	f7f8 fe85 	bl	80002cc <__adddf3>
 80075c2:	4622      	mov	r2, r4
 80075c4:	ec41 0b1a 	vmov	d10, r0, r1
 80075c8:	462b      	mov	r3, r5
 80075ca:	4630      	mov	r0, r6
 80075cc:	4639      	mov	r1, r7
 80075ce:	f7f8 fe7b 	bl	80002c8 <__aeabi_dsub>
 80075d2:	4602      	mov	r2, r0
 80075d4:	460b      	mov	r3, r1
 80075d6:	ec51 0b1a 	vmov	r0, r1, d10
 80075da:	f7f9 fabd 	bl	8000b58 <__aeabi_dcmpgt>
 80075de:	2800      	cmp	r0, #0
 80075e0:	f47f ae04 	bne.w	80071ec <__ieee754_pow+0x3b4>
 80075e4:	4aa2      	ldr	r2, [pc, #648]	; (8007870 <__ieee754_pow+0xa38>)
 80075e6:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80075ea:	4293      	cmp	r3, r2
 80075ec:	f340 8107 	ble.w	80077fe <__ieee754_pow+0x9c6>
 80075f0:	151b      	asrs	r3, r3, #20
 80075f2:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 80075f6:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 80075fa:	fa4a fa03 	asr.w	sl, sl, r3
 80075fe:	44da      	add	sl, fp
 8007600:	f3ca 510a 	ubfx	r1, sl, #20, #11
 8007604:	489b      	ldr	r0, [pc, #620]	; (8007874 <__ieee754_pow+0xa3c>)
 8007606:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 800760a:	4108      	asrs	r0, r1
 800760c:	ea00 030a 	and.w	r3, r0, sl
 8007610:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 8007614:	f1c1 0114 	rsb	r1, r1, #20
 8007618:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800761c:	fa4a fa01 	asr.w	sl, sl, r1
 8007620:	f1bb 0f00 	cmp.w	fp, #0
 8007624:	f04f 0200 	mov.w	r2, #0
 8007628:	4620      	mov	r0, r4
 800762a:	4629      	mov	r1, r5
 800762c:	bfb8      	it	lt
 800762e:	f1ca 0a00 	rsblt	sl, sl, #0
 8007632:	f7f8 fe49 	bl	80002c8 <__aeabi_dsub>
 8007636:	ec41 0b19 	vmov	d9, r0, r1
 800763a:	4642      	mov	r2, r8
 800763c:	464b      	mov	r3, r9
 800763e:	ec51 0b19 	vmov	r0, r1, d9
 8007642:	f7f8 fe43 	bl	80002cc <__adddf3>
 8007646:	a37a      	add	r3, pc, #488	; (adr r3, 8007830 <__ieee754_pow+0x9f8>)
 8007648:	e9d3 2300 	ldrd	r2, r3, [r3]
 800764c:	2000      	movs	r0, #0
 800764e:	4604      	mov	r4, r0
 8007650:	460d      	mov	r5, r1
 8007652:	f7f8 fff1 	bl	8000638 <__aeabi_dmul>
 8007656:	ec53 2b19 	vmov	r2, r3, d9
 800765a:	4606      	mov	r6, r0
 800765c:	460f      	mov	r7, r1
 800765e:	4620      	mov	r0, r4
 8007660:	4629      	mov	r1, r5
 8007662:	f7f8 fe31 	bl	80002c8 <__aeabi_dsub>
 8007666:	4602      	mov	r2, r0
 8007668:	460b      	mov	r3, r1
 800766a:	4640      	mov	r0, r8
 800766c:	4649      	mov	r1, r9
 800766e:	f7f8 fe2b 	bl	80002c8 <__aeabi_dsub>
 8007672:	a371      	add	r3, pc, #452	; (adr r3, 8007838 <__ieee754_pow+0xa00>)
 8007674:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007678:	f7f8 ffde 	bl	8000638 <__aeabi_dmul>
 800767c:	a370      	add	r3, pc, #448	; (adr r3, 8007840 <__ieee754_pow+0xa08>)
 800767e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007682:	4680      	mov	r8, r0
 8007684:	4689      	mov	r9, r1
 8007686:	4620      	mov	r0, r4
 8007688:	4629      	mov	r1, r5
 800768a:	f7f8 ffd5 	bl	8000638 <__aeabi_dmul>
 800768e:	4602      	mov	r2, r0
 8007690:	460b      	mov	r3, r1
 8007692:	4640      	mov	r0, r8
 8007694:	4649      	mov	r1, r9
 8007696:	f7f8 fe19 	bl	80002cc <__adddf3>
 800769a:	4604      	mov	r4, r0
 800769c:	460d      	mov	r5, r1
 800769e:	4602      	mov	r2, r0
 80076a0:	460b      	mov	r3, r1
 80076a2:	4630      	mov	r0, r6
 80076a4:	4639      	mov	r1, r7
 80076a6:	f7f8 fe11 	bl	80002cc <__adddf3>
 80076aa:	4632      	mov	r2, r6
 80076ac:	463b      	mov	r3, r7
 80076ae:	4680      	mov	r8, r0
 80076b0:	4689      	mov	r9, r1
 80076b2:	f7f8 fe09 	bl	80002c8 <__aeabi_dsub>
 80076b6:	4602      	mov	r2, r0
 80076b8:	460b      	mov	r3, r1
 80076ba:	4620      	mov	r0, r4
 80076bc:	4629      	mov	r1, r5
 80076be:	f7f8 fe03 	bl	80002c8 <__aeabi_dsub>
 80076c2:	4642      	mov	r2, r8
 80076c4:	4606      	mov	r6, r0
 80076c6:	460f      	mov	r7, r1
 80076c8:	464b      	mov	r3, r9
 80076ca:	4640      	mov	r0, r8
 80076cc:	4649      	mov	r1, r9
 80076ce:	f7f8 ffb3 	bl	8000638 <__aeabi_dmul>
 80076d2:	a35d      	add	r3, pc, #372	; (adr r3, 8007848 <__ieee754_pow+0xa10>)
 80076d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076d8:	4604      	mov	r4, r0
 80076da:	460d      	mov	r5, r1
 80076dc:	f7f8 ffac 	bl	8000638 <__aeabi_dmul>
 80076e0:	a35b      	add	r3, pc, #364	; (adr r3, 8007850 <__ieee754_pow+0xa18>)
 80076e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076e6:	f7f8 fdef 	bl	80002c8 <__aeabi_dsub>
 80076ea:	4622      	mov	r2, r4
 80076ec:	462b      	mov	r3, r5
 80076ee:	f7f8 ffa3 	bl	8000638 <__aeabi_dmul>
 80076f2:	a359      	add	r3, pc, #356	; (adr r3, 8007858 <__ieee754_pow+0xa20>)
 80076f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076f8:	f7f8 fde8 	bl	80002cc <__adddf3>
 80076fc:	4622      	mov	r2, r4
 80076fe:	462b      	mov	r3, r5
 8007700:	f7f8 ff9a 	bl	8000638 <__aeabi_dmul>
 8007704:	a356      	add	r3, pc, #344	; (adr r3, 8007860 <__ieee754_pow+0xa28>)
 8007706:	e9d3 2300 	ldrd	r2, r3, [r3]
 800770a:	f7f8 fddd 	bl	80002c8 <__aeabi_dsub>
 800770e:	4622      	mov	r2, r4
 8007710:	462b      	mov	r3, r5
 8007712:	f7f8 ff91 	bl	8000638 <__aeabi_dmul>
 8007716:	a354      	add	r3, pc, #336	; (adr r3, 8007868 <__ieee754_pow+0xa30>)
 8007718:	e9d3 2300 	ldrd	r2, r3, [r3]
 800771c:	f7f8 fdd6 	bl	80002cc <__adddf3>
 8007720:	4622      	mov	r2, r4
 8007722:	462b      	mov	r3, r5
 8007724:	f7f8 ff88 	bl	8000638 <__aeabi_dmul>
 8007728:	4602      	mov	r2, r0
 800772a:	460b      	mov	r3, r1
 800772c:	4640      	mov	r0, r8
 800772e:	4649      	mov	r1, r9
 8007730:	f7f8 fdca 	bl	80002c8 <__aeabi_dsub>
 8007734:	4604      	mov	r4, r0
 8007736:	460d      	mov	r5, r1
 8007738:	4602      	mov	r2, r0
 800773a:	460b      	mov	r3, r1
 800773c:	4640      	mov	r0, r8
 800773e:	4649      	mov	r1, r9
 8007740:	f7f8 ff7a 	bl	8000638 <__aeabi_dmul>
 8007744:	2200      	movs	r2, #0
 8007746:	ec41 0b19 	vmov	d9, r0, r1
 800774a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800774e:	4620      	mov	r0, r4
 8007750:	4629      	mov	r1, r5
 8007752:	f7f8 fdb9 	bl	80002c8 <__aeabi_dsub>
 8007756:	4602      	mov	r2, r0
 8007758:	460b      	mov	r3, r1
 800775a:	ec51 0b19 	vmov	r0, r1, d9
 800775e:	f7f9 f895 	bl	800088c <__aeabi_ddiv>
 8007762:	4632      	mov	r2, r6
 8007764:	4604      	mov	r4, r0
 8007766:	460d      	mov	r5, r1
 8007768:	463b      	mov	r3, r7
 800776a:	4640      	mov	r0, r8
 800776c:	4649      	mov	r1, r9
 800776e:	f7f8 ff63 	bl	8000638 <__aeabi_dmul>
 8007772:	4632      	mov	r2, r6
 8007774:	463b      	mov	r3, r7
 8007776:	f7f8 fda9 	bl	80002cc <__adddf3>
 800777a:	4602      	mov	r2, r0
 800777c:	460b      	mov	r3, r1
 800777e:	4620      	mov	r0, r4
 8007780:	4629      	mov	r1, r5
 8007782:	f7f8 fda1 	bl	80002c8 <__aeabi_dsub>
 8007786:	4642      	mov	r2, r8
 8007788:	464b      	mov	r3, r9
 800778a:	f7f8 fd9d 	bl	80002c8 <__aeabi_dsub>
 800778e:	460b      	mov	r3, r1
 8007790:	4602      	mov	r2, r0
 8007792:	4939      	ldr	r1, [pc, #228]	; (8007878 <__ieee754_pow+0xa40>)
 8007794:	2000      	movs	r0, #0
 8007796:	f7f8 fd97 	bl	80002c8 <__aeabi_dsub>
 800779a:	ec41 0b10 	vmov	d0, r0, r1
 800779e:	ee10 3a90 	vmov	r3, s1
 80077a2:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 80077a6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80077aa:	da2b      	bge.n	8007804 <__ieee754_pow+0x9cc>
 80077ac:	4650      	mov	r0, sl
 80077ae:	f000 f877 	bl	80078a0 <scalbn>
 80077b2:	ec51 0b10 	vmov	r0, r1, d0
 80077b6:	ec53 2b18 	vmov	r2, r3, d8
 80077ba:	f7ff bbee 	b.w	8006f9a <__ieee754_pow+0x162>
 80077be:	4b2f      	ldr	r3, [pc, #188]	; (800787c <__ieee754_pow+0xa44>)
 80077c0:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 80077c4:	429e      	cmp	r6, r3
 80077c6:	f77f af0d 	ble.w	80075e4 <__ieee754_pow+0x7ac>
 80077ca:	4b2d      	ldr	r3, [pc, #180]	; (8007880 <__ieee754_pow+0xa48>)
 80077cc:	440b      	add	r3, r1
 80077ce:	4303      	orrs	r3, r0
 80077d0:	d009      	beq.n	80077e6 <__ieee754_pow+0x9ae>
 80077d2:	ec51 0b18 	vmov	r0, r1, d8
 80077d6:	2200      	movs	r2, #0
 80077d8:	2300      	movs	r3, #0
 80077da:	f7f9 f99f 	bl	8000b1c <__aeabi_dcmplt>
 80077de:	3800      	subs	r0, #0
 80077e0:	bf18      	it	ne
 80077e2:	2001      	movne	r0, #1
 80077e4:	e448      	b.n	8007078 <__ieee754_pow+0x240>
 80077e6:	4622      	mov	r2, r4
 80077e8:	462b      	mov	r3, r5
 80077ea:	f7f8 fd6d 	bl	80002c8 <__aeabi_dsub>
 80077ee:	4642      	mov	r2, r8
 80077f0:	464b      	mov	r3, r9
 80077f2:	f7f9 f9a7 	bl	8000b44 <__aeabi_dcmpge>
 80077f6:	2800      	cmp	r0, #0
 80077f8:	f43f aef4 	beq.w	80075e4 <__ieee754_pow+0x7ac>
 80077fc:	e7e9      	b.n	80077d2 <__ieee754_pow+0x99a>
 80077fe:	f04f 0a00 	mov.w	sl, #0
 8007802:	e71a      	b.n	800763a <__ieee754_pow+0x802>
 8007804:	ec51 0b10 	vmov	r0, r1, d0
 8007808:	4619      	mov	r1, r3
 800780a:	e7d4      	b.n	80077b6 <__ieee754_pow+0x97e>
 800780c:	491a      	ldr	r1, [pc, #104]	; (8007878 <__ieee754_pow+0xa40>)
 800780e:	2000      	movs	r0, #0
 8007810:	f7ff bb31 	b.w	8006e76 <__ieee754_pow+0x3e>
 8007814:	2000      	movs	r0, #0
 8007816:	2100      	movs	r1, #0
 8007818:	f7ff bb2d 	b.w	8006e76 <__ieee754_pow+0x3e>
 800781c:	4630      	mov	r0, r6
 800781e:	4639      	mov	r1, r7
 8007820:	f7ff bb29 	b.w	8006e76 <__ieee754_pow+0x3e>
 8007824:	9204      	str	r2, [sp, #16]
 8007826:	f7ff bb7b 	b.w	8006f20 <__ieee754_pow+0xe8>
 800782a:	2300      	movs	r3, #0
 800782c:	f7ff bb65 	b.w	8006efa <__ieee754_pow+0xc2>
 8007830:	00000000 	.word	0x00000000
 8007834:	3fe62e43 	.word	0x3fe62e43
 8007838:	fefa39ef 	.word	0xfefa39ef
 800783c:	3fe62e42 	.word	0x3fe62e42
 8007840:	0ca86c39 	.word	0x0ca86c39
 8007844:	be205c61 	.word	0xbe205c61
 8007848:	72bea4d0 	.word	0x72bea4d0
 800784c:	3e663769 	.word	0x3e663769
 8007850:	c5d26bf1 	.word	0xc5d26bf1
 8007854:	3ebbbd41 	.word	0x3ebbbd41
 8007858:	af25de2c 	.word	0xaf25de2c
 800785c:	3f11566a 	.word	0x3f11566a
 8007860:	16bebd93 	.word	0x16bebd93
 8007864:	3f66c16c 	.word	0x3f66c16c
 8007868:	5555553e 	.word	0x5555553e
 800786c:	3fc55555 	.word	0x3fc55555
 8007870:	3fe00000 	.word	0x3fe00000
 8007874:	fff00000 	.word	0xfff00000
 8007878:	3ff00000 	.word	0x3ff00000
 800787c:	4090cbff 	.word	0x4090cbff
 8007880:	3f6f3400 	.word	0x3f6f3400
 8007884:	652b82fe 	.word	0x652b82fe
 8007888:	3c971547 	.word	0x3c971547

0800788c <fabs>:
 800788c:	ec51 0b10 	vmov	r0, r1, d0
 8007890:	ee10 2a10 	vmov	r2, s0
 8007894:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8007898:	ec43 2b10 	vmov	d0, r2, r3
 800789c:	4770      	bx	lr
	...

080078a0 <scalbn>:
 80078a0:	b570      	push	{r4, r5, r6, lr}
 80078a2:	ec55 4b10 	vmov	r4, r5, d0
 80078a6:	f3c5 510a 	ubfx	r1, r5, #20, #11
 80078aa:	4606      	mov	r6, r0
 80078ac:	462b      	mov	r3, r5
 80078ae:	b999      	cbnz	r1, 80078d8 <scalbn+0x38>
 80078b0:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 80078b4:	4323      	orrs	r3, r4
 80078b6:	d03f      	beq.n	8007938 <scalbn+0x98>
 80078b8:	4b35      	ldr	r3, [pc, #212]	; (8007990 <scalbn+0xf0>)
 80078ba:	4629      	mov	r1, r5
 80078bc:	ee10 0a10 	vmov	r0, s0
 80078c0:	2200      	movs	r2, #0
 80078c2:	f7f8 feb9 	bl	8000638 <__aeabi_dmul>
 80078c6:	4b33      	ldr	r3, [pc, #204]	; (8007994 <scalbn+0xf4>)
 80078c8:	429e      	cmp	r6, r3
 80078ca:	4604      	mov	r4, r0
 80078cc:	460d      	mov	r5, r1
 80078ce:	da10      	bge.n	80078f2 <scalbn+0x52>
 80078d0:	a327      	add	r3, pc, #156	; (adr r3, 8007970 <scalbn+0xd0>)
 80078d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078d6:	e01f      	b.n	8007918 <scalbn+0x78>
 80078d8:	f240 72ff 	movw	r2, #2047	; 0x7ff
 80078dc:	4291      	cmp	r1, r2
 80078de:	d10c      	bne.n	80078fa <scalbn+0x5a>
 80078e0:	ee10 2a10 	vmov	r2, s0
 80078e4:	4620      	mov	r0, r4
 80078e6:	4629      	mov	r1, r5
 80078e8:	f7f8 fcf0 	bl	80002cc <__adddf3>
 80078ec:	4604      	mov	r4, r0
 80078ee:	460d      	mov	r5, r1
 80078f0:	e022      	b.n	8007938 <scalbn+0x98>
 80078f2:	460b      	mov	r3, r1
 80078f4:	f3c1 510a 	ubfx	r1, r1, #20, #11
 80078f8:	3936      	subs	r1, #54	; 0x36
 80078fa:	f24c 3250 	movw	r2, #50000	; 0xc350
 80078fe:	4296      	cmp	r6, r2
 8007900:	dd0d      	ble.n	800791e <scalbn+0x7e>
 8007902:	2d00      	cmp	r5, #0
 8007904:	a11c      	add	r1, pc, #112	; (adr r1, 8007978 <scalbn+0xd8>)
 8007906:	e9d1 0100 	ldrd	r0, r1, [r1]
 800790a:	da02      	bge.n	8007912 <scalbn+0x72>
 800790c:	a11c      	add	r1, pc, #112	; (adr r1, 8007980 <scalbn+0xe0>)
 800790e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007912:	a319      	add	r3, pc, #100	; (adr r3, 8007978 <scalbn+0xd8>)
 8007914:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007918:	f7f8 fe8e 	bl	8000638 <__aeabi_dmul>
 800791c:	e7e6      	b.n	80078ec <scalbn+0x4c>
 800791e:	1872      	adds	r2, r6, r1
 8007920:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8007924:	428a      	cmp	r2, r1
 8007926:	dcec      	bgt.n	8007902 <scalbn+0x62>
 8007928:	2a00      	cmp	r2, #0
 800792a:	dd08      	ble.n	800793e <scalbn+0x9e>
 800792c:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8007930:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8007934:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8007938:	ec45 4b10 	vmov	d0, r4, r5
 800793c:	bd70      	pop	{r4, r5, r6, pc}
 800793e:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8007942:	da08      	bge.n	8007956 <scalbn+0xb6>
 8007944:	2d00      	cmp	r5, #0
 8007946:	a10a      	add	r1, pc, #40	; (adr r1, 8007970 <scalbn+0xd0>)
 8007948:	e9d1 0100 	ldrd	r0, r1, [r1]
 800794c:	dac0      	bge.n	80078d0 <scalbn+0x30>
 800794e:	a10e      	add	r1, pc, #56	; (adr r1, 8007988 <scalbn+0xe8>)
 8007950:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007954:	e7bc      	b.n	80078d0 <scalbn+0x30>
 8007956:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800795a:	3236      	adds	r2, #54	; 0x36
 800795c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8007960:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 8007964:	4620      	mov	r0, r4
 8007966:	4b0c      	ldr	r3, [pc, #48]	; (8007998 <scalbn+0xf8>)
 8007968:	2200      	movs	r2, #0
 800796a:	e7d5      	b.n	8007918 <scalbn+0x78>
 800796c:	f3af 8000 	nop.w
 8007970:	c2f8f359 	.word	0xc2f8f359
 8007974:	01a56e1f 	.word	0x01a56e1f
 8007978:	8800759c 	.word	0x8800759c
 800797c:	7e37e43c 	.word	0x7e37e43c
 8007980:	8800759c 	.word	0x8800759c
 8007984:	fe37e43c 	.word	0xfe37e43c
 8007988:	c2f8f359 	.word	0xc2f8f359
 800798c:	81a56e1f 	.word	0x81a56e1f
 8007990:	43500000 	.word	0x43500000
 8007994:	ffff3cb0 	.word	0xffff3cb0
 8007998:	3c900000 	.word	0x3c900000

0800799c <with_errno>:
 800799c:	b570      	push	{r4, r5, r6, lr}
 800799e:	4604      	mov	r4, r0
 80079a0:	460d      	mov	r5, r1
 80079a2:	4616      	mov	r6, r2
 80079a4:	f7fe fd30 	bl	8006408 <__errno>
 80079a8:	4629      	mov	r1, r5
 80079aa:	6006      	str	r6, [r0, #0]
 80079ac:	4620      	mov	r0, r4
 80079ae:	bd70      	pop	{r4, r5, r6, pc}

080079b0 <xflow>:
 80079b0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80079b2:	4614      	mov	r4, r2
 80079b4:	461d      	mov	r5, r3
 80079b6:	b108      	cbz	r0, 80079bc <xflow+0xc>
 80079b8:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80079bc:	e9cd 2300 	strd	r2, r3, [sp]
 80079c0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80079c4:	4620      	mov	r0, r4
 80079c6:	4629      	mov	r1, r5
 80079c8:	f7f8 fe36 	bl	8000638 <__aeabi_dmul>
 80079cc:	2222      	movs	r2, #34	; 0x22
 80079ce:	b003      	add	sp, #12
 80079d0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80079d4:	f7ff bfe2 	b.w	800799c <with_errno>

080079d8 <__math_uflow>:
 80079d8:	b508      	push	{r3, lr}
 80079da:	2200      	movs	r2, #0
 80079dc:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80079e0:	f7ff ffe6 	bl	80079b0 <xflow>
 80079e4:	ec41 0b10 	vmov	d0, r0, r1
 80079e8:	bd08      	pop	{r3, pc}

080079ea <__math_oflow>:
 80079ea:	b508      	push	{r3, lr}
 80079ec:	2200      	movs	r2, #0
 80079ee:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 80079f2:	f7ff ffdd 	bl	80079b0 <xflow>
 80079f6:	ec41 0b10 	vmov	d0, r0, r1
 80079fa:	bd08      	pop	{r3, pc}

080079fc <__ieee754_sqrt>:
 80079fc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a00:	ec55 4b10 	vmov	r4, r5, d0
 8007a04:	4e67      	ldr	r6, [pc, #412]	; (8007ba4 <__ieee754_sqrt+0x1a8>)
 8007a06:	43ae      	bics	r6, r5
 8007a08:	ee10 0a10 	vmov	r0, s0
 8007a0c:	ee10 2a10 	vmov	r2, s0
 8007a10:	4629      	mov	r1, r5
 8007a12:	462b      	mov	r3, r5
 8007a14:	d10d      	bne.n	8007a32 <__ieee754_sqrt+0x36>
 8007a16:	f7f8 fe0f 	bl	8000638 <__aeabi_dmul>
 8007a1a:	4602      	mov	r2, r0
 8007a1c:	460b      	mov	r3, r1
 8007a1e:	4620      	mov	r0, r4
 8007a20:	4629      	mov	r1, r5
 8007a22:	f7f8 fc53 	bl	80002cc <__adddf3>
 8007a26:	4604      	mov	r4, r0
 8007a28:	460d      	mov	r5, r1
 8007a2a:	ec45 4b10 	vmov	d0, r4, r5
 8007a2e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a32:	2d00      	cmp	r5, #0
 8007a34:	dc0b      	bgt.n	8007a4e <__ieee754_sqrt+0x52>
 8007a36:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8007a3a:	4326      	orrs	r6, r4
 8007a3c:	d0f5      	beq.n	8007a2a <__ieee754_sqrt+0x2e>
 8007a3e:	b135      	cbz	r5, 8007a4e <__ieee754_sqrt+0x52>
 8007a40:	f7f8 fc42 	bl	80002c8 <__aeabi_dsub>
 8007a44:	4602      	mov	r2, r0
 8007a46:	460b      	mov	r3, r1
 8007a48:	f7f8 ff20 	bl	800088c <__aeabi_ddiv>
 8007a4c:	e7eb      	b.n	8007a26 <__ieee754_sqrt+0x2a>
 8007a4e:	1509      	asrs	r1, r1, #20
 8007a50:	f000 808d 	beq.w	8007b6e <__ieee754_sqrt+0x172>
 8007a54:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007a58:	f2a1 36ff 	subw	r6, r1, #1023	; 0x3ff
 8007a5c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007a60:	07c9      	lsls	r1, r1, #31
 8007a62:	bf5c      	itt	pl
 8007a64:	005b      	lslpl	r3, r3, #1
 8007a66:	eb03 73d2 	addpl.w	r3, r3, r2, lsr #31
 8007a6a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8007a6e:	bf58      	it	pl
 8007a70:	0052      	lslpl	r2, r2, #1
 8007a72:	2500      	movs	r5, #0
 8007a74:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 8007a78:	1076      	asrs	r6, r6, #1
 8007a7a:	0052      	lsls	r2, r2, #1
 8007a7c:	f04f 0e16 	mov.w	lr, #22
 8007a80:	46ac      	mov	ip, r5
 8007a82:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8007a86:	eb0c 0001 	add.w	r0, ip, r1
 8007a8a:	4298      	cmp	r0, r3
 8007a8c:	bfde      	ittt	le
 8007a8e:	1a1b      	suble	r3, r3, r0
 8007a90:	eb00 0c01 	addle.w	ip, r0, r1
 8007a94:	186d      	addle	r5, r5, r1
 8007a96:	005b      	lsls	r3, r3, #1
 8007a98:	f1be 0e01 	subs.w	lr, lr, #1
 8007a9c:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 8007aa0:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8007aa4:	ea4f 0242 	mov.w	r2, r2, lsl #1
 8007aa8:	d1ed      	bne.n	8007a86 <__ieee754_sqrt+0x8a>
 8007aaa:	4674      	mov	r4, lr
 8007aac:	2720      	movs	r7, #32
 8007aae:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8007ab2:	4563      	cmp	r3, ip
 8007ab4:	eb01 000e 	add.w	r0, r1, lr
 8007ab8:	dc02      	bgt.n	8007ac0 <__ieee754_sqrt+0xc4>
 8007aba:	d113      	bne.n	8007ae4 <__ieee754_sqrt+0xe8>
 8007abc:	4290      	cmp	r0, r2
 8007abe:	d811      	bhi.n	8007ae4 <__ieee754_sqrt+0xe8>
 8007ac0:	2800      	cmp	r0, #0
 8007ac2:	eb00 0e01 	add.w	lr, r0, r1
 8007ac6:	da57      	bge.n	8007b78 <__ieee754_sqrt+0x17c>
 8007ac8:	f1be 0f00 	cmp.w	lr, #0
 8007acc:	db54      	blt.n	8007b78 <__ieee754_sqrt+0x17c>
 8007ace:	f10c 0801 	add.w	r8, ip, #1
 8007ad2:	eba3 030c 	sub.w	r3, r3, ip
 8007ad6:	4290      	cmp	r0, r2
 8007ad8:	bf88      	it	hi
 8007ada:	f103 33ff 	addhi.w	r3, r3, #4294967295
 8007ade:	1a12      	subs	r2, r2, r0
 8007ae0:	440c      	add	r4, r1
 8007ae2:	46c4      	mov	ip, r8
 8007ae4:	005b      	lsls	r3, r3, #1
 8007ae6:	3f01      	subs	r7, #1
 8007ae8:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 8007aec:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8007af0:	ea4f 0242 	mov.w	r2, r2, lsl #1
 8007af4:	d1dd      	bne.n	8007ab2 <__ieee754_sqrt+0xb6>
 8007af6:	4313      	orrs	r3, r2
 8007af8:	d01b      	beq.n	8007b32 <__ieee754_sqrt+0x136>
 8007afa:	f8df a0ac 	ldr.w	sl, [pc, #172]	; 8007ba8 <__ieee754_sqrt+0x1ac>
 8007afe:	f8df b0ac 	ldr.w	fp, [pc, #172]	; 8007bac <__ieee754_sqrt+0x1b0>
 8007b02:	e9da 0100 	ldrd	r0, r1, [sl]
 8007b06:	e9db 2300 	ldrd	r2, r3, [fp]
 8007b0a:	f7f8 fbdd 	bl	80002c8 <__aeabi_dsub>
 8007b0e:	e9da 8900 	ldrd	r8, r9, [sl]
 8007b12:	4602      	mov	r2, r0
 8007b14:	460b      	mov	r3, r1
 8007b16:	4640      	mov	r0, r8
 8007b18:	4649      	mov	r1, r9
 8007b1a:	f7f9 f809 	bl	8000b30 <__aeabi_dcmple>
 8007b1e:	b140      	cbz	r0, 8007b32 <__ieee754_sqrt+0x136>
 8007b20:	f1b4 3fff 	cmp.w	r4, #4294967295
 8007b24:	e9da 0100 	ldrd	r0, r1, [sl]
 8007b28:	e9db 2300 	ldrd	r2, r3, [fp]
 8007b2c:	d126      	bne.n	8007b7c <__ieee754_sqrt+0x180>
 8007b2e:	3501      	adds	r5, #1
 8007b30:	463c      	mov	r4, r7
 8007b32:	106a      	asrs	r2, r5, #1
 8007b34:	0863      	lsrs	r3, r4, #1
 8007b36:	07e9      	lsls	r1, r5, #31
 8007b38:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 8007b3c:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 8007b40:	bf48      	it	mi
 8007b42:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 8007b46:	eb02 5506 	add.w	r5, r2, r6, lsl #20
 8007b4a:	461c      	mov	r4, r3
 8007b4c:	e76d      	b.n	8007a2a <__ieee754_sqrt+0x2e>
 8007b4e:	0ad3      	lsrs	r3, r2, #11
 8007b50:	3815      	subs	r0, #21
 8007b52:	0552      	lsls	r2, r2, #21
 8007b54:	2b00      	cmp	r3, #0
 8007b56:	d0fa      	beq.n	8007b4e <__ieee754_sqrt+0x152>
 8007b58:	02dc      	lsls	r4, r3, #11
 8007b5a:	d50a      	bpl.n	8007b72 <__ieee754_sqrt+0x176>
 8007b5c:	f1c1 0420 	rsb	r4, r1, #32
 8007b60:	fa22 f404 	lsr.w	r4, r2, r4
 8007b64:	1e4d      	subs	r5, r1, #1
 8007b66:	408a      	lsls	r2, r1
 8007b68:	4323      	orrs	r3, r4
 8007b6a:	1b41      	subs	r1, r0, r5
 8007b6c:	e772      	b.n	8007a54 <__ieee754_sqrt+0x58>
 8007b6e:	4608      	mov	r0, r1
 8007b70:	e7f0      	b.n	8007b54 <__ieee754_sqrt+0x158>
 8007b72:	005b      	lsls	r3, r3, #1
 8007b74:	3101      	adds	r1, #1
 8007b76:	e7ef      	b.n	8007b58 <__ieee754_sqrt+0x15c>
 8007b78:	46e0      	mov	r8, ip
 8007b7a:	e7aa      	b.n	8007ad2 <__ieee754_sqrt+0xd6>
 8007b7c:	f7f8 fba6 	bl	80002cc <__adddf3>
 8007b80:	e9da 8900 	ldrd	r8, r9, [sl]
 8007b84:	4602      	mov	r2, r0
 8007b86:	460b      	mov	r3, r1
 8007b88:	4640      	mov	r0, r8
 8007b8a:	4649      	mov	r1, r9
 8007b8c:	f7f8 ffc6 	bl	8000b1c <__aeabi_dcmplt>
 8007b90:	b120      	cbz	r0, 8007b9c <__ieee754_sqrt+0x1a0>
 8007b92:	1ca0      	adds	r0, r4, #2
 8007b94:	bf08      	it	eq
 8007b96:	3501      	addeq	r5, #1
 8007b98:	3402      	adds	r4, #2
 8007b9a:	e7ca      	b.n	8007b32 <__ieee754_sqrt+0x136>
 8007b9c:	3401      	adds	r4, #1
 8007b9e:	f024 0401 	bic.w	r4, r4, #1
 8007ba2:	e7c6      	b.n	8007b32 <__ieee754_sqrt+0x136>
 8007ba4:	7ff00000 	.word	0x7ff00000
 8007ba8:	20000060 	.word	0x20000060
 8007bac:	20000068 	.word	0x20000068

08007bb0 <_init>:
 8007bb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007bb2:	bf00      	nop
 8007bb4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007bb6:	bc08      	pop	{r3}
 8007bb8:	469e      	mov	lr, r3
 8007bba:	4770      	bx	lr

08007bbc <_fini>:
 8007bbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007bbe:	bf00      	nop
 8007bc0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007bc2:	bc08      	pop	{r3}
 8007bc4:	469e      	mov	lr, r3
 8007bc6:	4770      	bx	lr
