// Seed: 2752015504
module module_0;
  assign id_1 = (1);
  module_2 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
endmodule
module module_1 (
    input tri0 id_0,
    input wor id_1,
    output tri0 id_2,
    input tri id_3,
    output tri0 id_4,
    input tri0 id_5,
    output wand id_6,
    input tri id_7,
    input supply1 id_8,
    output uwire id_9
);
  tri0 id_11;
  nor primCall (id_2, id_3, id_5, id_7, id_8);
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign id_2 = 1;
  assign id_9 = id_11 <= "";
  wor id_12 = 1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  inout wire id_21;
  input wire id_20;
  input wire id_19;
  inout wire id_18;
  inout wire id_17;
  inout wire id_16;
  output wire id_15;
  output wire id_14;
  input wire id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_22;
  assign id_21 = id_8 * id_17;
  assign module_0.id_1 = 0;
endmodule
