
Loading design for application trce from file seebetter30_seebetter30.ncd.
Design name: USBAER_top_level
NCD version: 3.2
Vendor:      LATTICE
Device:      LCMXO2280C
Package:     FTBGA256
Performance: 3
Loading device for application trce from file 'mj5g21x17.nph' in environment C:/Program Files (x86)/Lattice/diamond/2.1_x64/ispfpga.
loading NP_PATTERN_MANAGER

end NP_PATTERN_MANAGER

Package Status:                     Final          Version 1.26
Performance Hardware Data Status: Version 1.75
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 2.1.0.103
Mon Feb 25 15:16:47 2013

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2012 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 3 -sphld m -o SeeBetter30_SeeBetter30.twr SeeBetter30_SeeBetter30.ncd SeeBetter30_SeeBetter30.prf 
Design file:     seebetter30_seebetter30.ncd
Preference file: seebetter30_seebetter30.prf
Device,speed:    LCMXO2280C,3
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "IfClockxCI_c" 30.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 1.597ns (weighted slack = 4.791ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADCStateMachine_2/IsAxS  (from ADCStateMachine_2/StateColxDP[9] +)
   Destination:    FF         Data in        uADCRegister/StatexDP[1]  (to IfClockxCI_c +)
                   FF                        uADCRegister/StatexDP[0]

   Delay:               5.580ns  (26.6% logic, 73.4% route), 3 logic levels.

 Constraint Details:

      5.580ns physical path delay ADCStateMachine_2/SLICE_350 to uADCRegister/SLICE_351 meets
     11.111ns delay constraint less
      3.690ns skew and
      0.244ns CE_SET requirement (totaling 7.177ns) by 1.597ns

 Physical Path Details:

      Data path ADCStateMachine_2/SLICE_350 to uADCRegister/SLICE_351:

   Name    Fanout   Delay (ns)          Site               Resource
LTCH_DEL    ---     0.743    R10C15C.CLK to     R10C15C.Q0 ADCStateMachine_2/SLICE_350 (from ADCStateMachine_2/StateColxDP[9])
ROUTE         8     0.657     R10C15C.Q0 to     R10C15C.D1 ADCdataxD[11]
CTOF_DEL    ---     0.371     R10C15C.D1 to     R10C15C.F1 ADCStateMachine_2/SLICE_350
ROUTE         2     1.161     R10C15C.F1 to     R11C14B.D0 ADCStateMachine_2/RegisterWritexEO_i_0
CTOF_DEL    ---     0.371     R11C14B.D0 to     R11C14B.F0 SLICE_617
ROUTE         6     2.277     R11C14B.F0 to       R7C6C.CE ADCStateMachine_2.N_321_i (to IfClockxCI_c)
                  --------
                    5.580   (26.6% logic, 73.4% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path IfClockxCI to ADCStateMachine_2/SLICE_350:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        79     1.835       A9.PADDI to    R14C15A.CLK IfClockxCI_c
REG_DEL     ---     0.560    R14C15A.CLK to     R14C15A.Q0 ADCStateMachine_2/SLICE_604
ROUTE         8     3.130     R14C15A.Q0 to    R10C15C.CLK ADCStateMachine_2/StateColxDP[9]
                  --------
                    6.588   (24.6% logic, 75.4% route), 2 logic levels.

      Destination Clock Path IfClockxCI to uADCRegister/SLICE_351:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        79     1.835       A9.PADDI to      R7C6C.CLK IfClockxCI_c
                  --------
                    2.898   (36.7% logic, 63.3% route), 1 logic levels.


Passed: The following path meets requirements by 1.597ns (weighted slack = 4.791ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADCStateMachine_2/IsAxS  (from ADCStateMachine_2/StateColxDP[9] +)
   Destination:    FF         Data in        uADCRegister/StatexDP[11]  (to IfClockxCI_c +)
                   FF                        uADCRegister/StatexDP[10]

   Delay:               5.580ns  (26.6% logic, 73.4% route), 3 logic levels.

 Constraint Details:

      5.580ns physical path delay ADCStateMachine_2/SLICE_350 to uADCRegister/SLICE_356 meets
     11.111ns delay constraint less
      3.690ns skew and
      0.244ns CE_SET requirement (totaling 7.177ns) by 1.597ns

 Physical Path Details:

      Data path ADCStateMachine_2/SLICE_350 to uADCRegister/SLICE_356:

   Name    Fanout   Delay (ns)          Site               Resource
LTCH_DEL    ---     0.743    R10C15C.CLK to     R10C15C.Q0 ADCStateMachine_2/SLICE_350 (from ADCStateMachine_2/StateColxDP[9])
ROUTE         8     0.657     R10C15C.Q0 to     R10C15C.D1 ADCdataxD[11]
CTOF_DEL    ---     0.371     R10C15C.D1 to     R10C15C.F1 ADCStateMachine_2/SLICE_350
ROUTE         2     1.161     R10C15C.F1 to     R11C14B.D0 ADCStateMachine_2/RegisterWritexEO_i_0
CTOF_DEL    ---     0.371     R11C14B.D0 to     R11C14B.F0 SLICE_617
ROUTE         6     2.277     R11C14B.F0 to     R11C11B.CE ADCStateMachine_2.N_321_i (to IfClockxCI_c)
                  --------
                    5.580   (26.6% logic, 73.4% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path IfClockxCI to ADCStateMachine_2/SLICE_350:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        79     1.835       A9.PADDI to    R14C15A.CLK IfClockxCI_c
REG_DEL     ---     0.560    R14C15A.CLK to     R14C15A.Q0 ADCStateMachine_2/SLICE_604
ROUTE         8     3.130     R14C15A.Q0 to    R10C15C.CLK ADCStateMachine_2/StateColxDP[9]
                  --------
                    6.588   (24.6% logic, 75.4% route), 2 logic levels.

      Destination Clock Path IfClockxCI to uADCRegister/SLICE_356:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        79     1.835       A9.PADDI to    R11C11B.CLK IfClockxCI_c
                  --------
                    2.898   (36.7% logic, 63.3% route), 1 logic levels.


Passed: The following path meets requirements by 1.597ns (weighted slack = 4.791ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADCStateMachine_2/IsAxS  (from ADCStateMachine_2/StateColxDP[9] +)
   Destination:    FF         Data in        uADCRegister/StatexDP[5]  (to IfClockxCI_c +)
                   FF                        uADCRegister/StatexDP[4]

   Delay:               5.580ns  (26.6% logic, 73.4% route), 3 logic levels.

 Constraint Details:

      5.580ns physical path delay ADCStateMachine_2/SLICE_350 to uADCRegister/SLICE_353 meets
     11.111ns delay constraint less
      3.690ns skew and
      0.244ns CE_SET requirement (totaling 7.177ns) by 1.597ns

 Physical Path Details:

      Data path ADCStateMachine_2/SLICE_350 to uADCRegister/SLICE_353:

   Name    Fanout   Delay (ns)          Site               Resource
LTCH_DEL    ---     0.743    R10C15C.CLK to     R10C15C.Q0 ADCStateMachine_2/SLICE_350 (from ADCStateMachine_2/StateColxDP[9])
ROUTE         8     0.657     R10C15C.Q0 to     R10C15C.D1 ADCdataxD[11]
CTOF_DEL    ---     0.371     R10C15C.D1 to     R10C15C.F1 ADCStateMachine_2/SLICE_350
ROUTE         2     1.161     R10C15C.F1 to     R11C14B.D0 ADCStateMachine_2/RegisterWritexEO_i_0
CTOF_DEL    ---     0.371     R11C14B.D0 to     R11C14B.F0 SLICE_617
ROUTE         6     2.277     R11C14B.F0 to      R7C10B.CE ADCStateMachine_2.N_321_i (to IfClockxCI_c)
                  --------
                    5.580   (26.6% logic, 73.4% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path IfClockxCI to ADCStateMachine_2/SLICE_350:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        79     1.835       A9.PADDI to    R14C15A.CLK IfClockxCI_c
REG_DEL     ---     0.560    R14C15A.CLK to     R14C15A.Q0 ADCStateMachine_2/SLICE_604
ROUTE         8     3.130     R14C15A.Q0 to    R10C15C.CLK ADCStateMachine_2/StateColxDP[9]
                  --------
                    6.588   (24.6% logic, 75.4% route), 2 logic levels.

      Destination Clock Path IfClockxCI to uADCRegister/SLICE_353:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        79     1.835       A9.PADDI to     R7C10B.CLK IfClockxCI_c
                  --------
                    2.898   (36.7% logic, 63.3% route), 1 logic levels.


Passed: The following path meets requirements by 2.220ns (weighted slack = 6.660ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uEventCounter/CountxDP[2]  (from ClockxC_c +)
   Destination:    FF         Data in        fifoStatemachine_1/StatexDP[1]  (to IfClockxCI_c +)

   Delay:               8.710ns  (27.7% logic, 72.3% route), 6 logic levels.

 Constraint Details:

      8.710ns physical path delay uEventCounter/SLICE_528 to fifoStatemachine_1/SLICE_371 meets
     11.111ns delay constraint less
      2.432ns skew and
     -2.432ns feedback compensation and
      0.181ns DIN_SET requirement (totaling 10.930ns) by 2.220ns

 Physical Path Details:

      Data path uEventCounter/SLICE_528 to fifoStatemachine_1/SLICE_371:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.560     R17C8B.CLK to      R17C8B.Q0 uEventCounter/SLICE_528 (from ClockxC_c)
ROUTE         2     1.563      R17C8B.Q0 to      R18C9D.B0 uEventCounter/CountxDP[2]
CTOF_DEL    ---     0.371      R18C9D.B0 to      R18C9D.F0 uEventCounter/SLICE_611
ROUTE         1     1.018      R18C9D.F0 to      R18C9A.B1 uEventCounter/countxdn15_4
CTOF_DEL    ---     0.371      R18C9A.B1 to      R18C9A.F1 uEventCounter/SLICE_531
ROUTE        33     1.642      R18C9A.F1 to     R18C12B.A1 ECResetEarlyPaketTimerxS
CTOF_DEL    ---     0.371     R18C12B.A1 to     R18C12B.F1 uEarlyPaketTimer/SLICE_516
ROUTE        12     1.575     R18C12B.F1 to     R17C10C.B1 uEarlyPaketTimer.CountxDPe
CTOF_DEL    ---     0.371     R17C10C.B1 to     R17C10C.F1 fifoStatemachine_1/SLICE_371
ROUTE         1     0.497     R17C10C.F1 to     R17C10C.C0 fifoStatemachine_1/N_11_mux
CTOF_DEL    ---     0.371     R17C10C.C0 to     R17C10C.F0 fifoStatemachine_1/SLICE_371
ROUTE         1     0.000     R17C10C.F0 to    R17C10C.DI0 fifoStatemachine_1/StatexDP_ns[1] (to IfClockxCI_c)
                  --------
                    8.710   (27.7% logic, 72.3% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path IfClockxCI to uEventCounter/SLICE_528:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        79     2.137       A9.PADDI to *L3_R20C1.CLKI IfClockxCI_c
CLK2OUT_DE  ---     0.000 *L3_R20C1.CLKI to *3_R20C1.CLKOP uClockGen/PLLCInst_0
ROUTE        91     2.130 *3_R20C1.CLKOP to     R17C8B.CLK ClockxC_c
                  --------
                    5.330   (19.9% logic, 80.1% route), 2 logic levels.

PLL3_R20C1.CLKOP attributes: FDEL = 0

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKOP_DEL   ---     0.000 *3_R20C1.CLKFB to *3_R20C1.CLKOP uClockGen/PLLCInst_0
ROUTE        91     2.432 *3_R20C1.CLKOP to *3_R20C1.CLKFB ClockxC_c
                  --------
                    2.432   (0.0% logic, 100.0% route), 1 logic levels.

PLL3_R20C1.CLKOP attributes: FDEL = 0

      Destination Clock Path IfClockxCI to fifoStatemachine_1/SLICE_371:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        79     1.835       A9.PADDI to    R17C10C.CLK IfClockxCI_c
                  --------
                    2.898   (36.7% logic, 63.3% route), 1 logic levels.


Passed: The following path meets requirements by 2.230ns (weighted slack = 6.690ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADCStateMachine_2/IsAxS  (from ADCStateMachine_2/StateColxDP[9] +)
   Destination:    FF         Data in        uADCRegister/StatexDP[11]  (to IfClockxCI_c +)
                   FF                        uADCRegister/StatexDP[10]

   Delay:               4.947ns  (22.5% logic, 77.5% route), 2 logic levels.

 Constraint Details:

      4.947ns physical path delay ADCStateMachine_2/SLICE_350 to uADCRegister/SLICE_356 meets
     11.111ns delay constraint less
      3.690ns skew and
      0.244ns CE_SET requirement (totaling 7.177ns) by 2.230ns

 Physical Path Details:

      Data path ADCStateMachine_2/SLICE_350 to uADCRegister/SLICE_356:

   Name    Fanout   Delay (ns)          Site               Resource
LTCH_DEL    ---     0.743    R10C15C.CLK to     R10C15C.Q0 ADCStateMachine_2/SLICE_350 (from ADCStateMachine_2/StateColxDP[9])
ROUTE         8     1.556     R10C15C.Q0 to     R11C14B.A0 ADCdataxD[11]
CTOF_DEL    ---     0.371     R11C14B.A0 to     R11C14B.F0 SLICE_617
ROUTE         6     2.277     R11C14B.F0 to     R11C11B.CE ADCStateMachine_2.N_321_i (to IfClockxCI_c)
                  --------
                    4.947   (22.5% logic, 77.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path IfClockxCI to ADCStateMachine_2/SLICE_350:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        79     1.835       A9.PADDI to    R14C15A.CLK IfClockxCI_c
REG_DEL     ---     0.560    R14C15A.CLK to     R14C15A.Q0 ADCStateMachine_2/SLICE_604
ROUTE         8     3.130     R14C15A.Q0 to    R10C15C.CLK ADCStateMachine_2/StateColxDP[9]
                  --------
                    6.588   (24.6% logic, 75.4% route), 2 logic levels.

      Destination Clock Path IfClockxCI to uADCRegister/SLICE_356:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        79     1.835       A9.PADDI to    R11C11B.CLK IfClockxCI_c
                  --------
                    2.898   (36.7% logic, 63.3% route), 1 logic levels.


Passed: The following path meets requirements by 2.230ns (weighted slack = 6.690ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADCStateMachine_2/IsAxS  (from ADCStateMachine_2/StateColxDP[9] +)
   Destination:    FF         Data in        uADCRegister/StatexDP[5]  (to IfClockxCI_c +)
                   FF                        uADCRegister/StatexDP[4]

   Delay:               4.947ns  (22.5% logic, 77.5% route), 2 logic levels.

 Constraint Details:

      4.947ns physical path delay ADCStateMachine_2/SLICE_350 to uADCRegister/SLICE_353 meets
     11.111ns delay constraint less
      3.690ns skew and
      0.244ns CE_SET requirement (totaling 7.177ns) by 2.230ns

 Physical Path Details:

      Data path ADCStateMachine_2/SLICE_350 to uADCRegister/SLICE_353:

   Name    Fanout   Delay (ns)          Site               Resource
LTCH_DEL    ---     0.743    R10C15C.CLK to     R10C15C.Q0 ADCStateMachine_2/SLICE_350 (from ADCStateMachine_2/StateColxDP[9])
ROUTE         8     1.556     R10C15C.Q0 to     R11C14B.A0 ADCdataxD[11]
CTOF_DEL    ---     0.371     R11C14B.A0 to     R11C14B.F0 SLICE_617
ROUTE         6     2.277     R11C14B.F0 to      R7C10B.CE ADCStateMachine_2.N_321_i (to IfClockxCI_c)
                  --------
                    4.947   (22.5% logic, 77.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path IfClockxCI to ADCStateMachine_2/SLICE_350:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        79     1.835       A9.PADDI to    R14C15A.CLK IfClockxCI_c
REG_DEL     ---     0.560    R14C15A.CLK to     R14C15A.Q0 ADCStateMachine_2/SLICE_604
ROUTE         8     3.130     R14C15A.Q0 to    R10C15C.CLK ADCStateMachine_2/StateColxDP[9]
                  --------
                    6.588   (24.6% logic, 75.4% route), 2 logic levels.

      Destination Clock Path IfClockxCI to uADCRegister/SLICE_353:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        79     1.835       A9.PADDI to     R7C10B.CLK IfClockxCI_c
                  --------
                    2.898   (36.7% logic, 63.3% route), 1 logic levels.


Passed: The following path meets requirements by 2.230ns (weighted slack = 6.690ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADCStateMachine_2/IsAxS  (from ADCStateMachine_2/StateColxDP[9] +)
   Destination:    FF         Data in        uADCRegister/StatexDP[1]  (to IfClockxCI_c +)
                   FF                        uADCRegister/StatexDP[0]

   Delay:               4.947ns  (22.5% logic, 77.5% route), 2 logic levels.

 Constraint Details:

      4.947ns physical path delay ADCStateMachine_2/SLICE_350 to uADCRegister/SLICE_351 meets
     11.111ns delay constraint less
      3.690ns skew and
      0.244ns CE_SET requirement (totaling 7.177ns) by 2.230ns

 Physical Path Details:

      Data path ADCStateMachine_2/SLICE_350 to uADCRegister/SLICE_351:

   Name    Fanout   Delay (ns)          Site               Resource
LTCH_DEL    ---     0.743    R10C15C.CLK to     R10C15C.Q0 ADCStateMachine_2/SLICE_350 (from ADCStateMachine_2/StateColxDP[9])
ROUTE         8     1.556     R10C15C.Q0 to     R11C14B.A0 ADCdataxD[11]
CTOF_DEL    ---     0.371     R11C14B.A0 to     R11C14B.F0 SLICE_617
ROUTE         6     2.277     R11C14B.F0 to       R7C6C.CE ADCStateMachine_2.N_321_i (to IfClockxCI_c)
                  --------
                    4.947   (22.5% logic, 77.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path IfClockxCI to ADCStateMachine_2/SLICE_350:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        79     1.835       A9.PADDI to    R14C15A.CLK IfClockxCI_c
REG_DEL     ---     0.560    R14C15A.CLK to     R14C15A.Q0 ADCStateMachine_2/SLICE_604
ROUTE         8     3.130     R14C15A.Q0 to    R10C15C.CLK ADCStateMachine_2/StateColxDP[9]
                  --------
                    6.588   (24.6% logic, 75.4% route), 2 logic levels.

      Destination Clock Path IfClockxCI to uADCRegister/SLICE_351:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        79     1.835       A9.PADDI to      R7C6C.CLK IfClockxCI_c
                  --------
                    2.898   (36.7% logic, 63.3% route), 1 logic levels.


Passed: The following path meets requirements by 2.419ns (weighted slack = 7.257ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uEventCounter/CountxDP[3]  (from ClockxC_c +)
   Destination:    FF         Data in        fifoStatemachine_1/StatexDP[1]  (to IfClockxCI_c +)

   Delay:               8.511ns  (28.4% logic, 71.6% route), 6 logic levels.

 Constraint Details:

      8.511ns physical path delay uEventCounter/SLICE_528 to fifoStatemachine_1/SLICE_371 meets
     11.111ns delay constraint less
      2.432ns skew and
     -2.432ns feedback compensation and
      0.181ns DIN_SET requirement (totaling 10.930ns) by 2.419ns

 Physical Path Details:

      Data path uEventCounter/SLICE_528 to fifoStatemachine_1/SLICE_371:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.560     R17C8B.CLK to      R17C8B.Q1 uEventCounter/SLICE_528 (from ClockxC_c)
ROUTE         2     1.034      R17C8B.Q1 to      R17C8A.B0 uEventCounter/CountxDP[3]
CTOF_DEL    ---     0.371      R17C8A.B0 to      R17C8A.F0 uEventCounter/SLICE_646
ROUTE         1     1.348      R17C8A.F0 to      R18C9A.C1 uEventCounter/countxdn15_5
CTOF_DEL    ---     0.371      R18C9A.C1 to      R18C9A.F1 uEventCounter/SLICE_531
ROUTE        33     1.642      R18C9A.F1 to     R18C12B.A1 ECResetEarlyPaketTimerxS
CTOF_DEL    ---     0.371     R18C12B.A1 to     R18C12B.F1 uEarlyPaketTimer/SLICE_516
ROUTE        12     1.575     R18C12B.F1 to     R17C10C.B1 uEarlyPaketTimer.CountxDPe
CTOF_DEL    ---     0.371     R17C10C.B1 to     R17C10C.F1 fifoStatemachine_1/SLICE_371
ROUTE         1     0.497     R17C10C.F1 to     R17C10C.C0 fifoStatemachine_1/N_11_mux
CTOF_DEL    ---     0.371     R17C10C.C0 to     R17C10C.F0 fifoStatemachine_1/SLICE_371
ROUTE         1     0.000     R17C10C.F0 to    R17C10C.DI0 fifoStatemachine_1/StatexDP_ns[1] (to IfClockxCI_c)
                  --------
                    8.511   (28.4% logic, 71.6% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path IfClockxCI to uEventCounter/SLICE_528:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        79     2.137       A9.PADDI to *L3_R20C1.CLKI IfClockxCI_c
CLK2OUT_DE  ---     0.000 *L3_R20C1.CLKI to *3_R20C1.CLKOP uClockGen/PLLCInst_0
ROUTE        91     2.130 *3_R20C1.CLKOP to     R17C8B.CLK ClockxC_c
                  --------
                    5.330   (19.9% logic, 80.1% route), 2 logic levels.

PLL3_R20C1.CLKOP attributes: FDEL = 0

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKOP_DEL   ---     0.000 *3_R20C1.CLKFB to *3_R20C1.CLKOP uClockGen/PLLCInst_0
ROUTE        91     2.432 *3_R20C1.CLKOP to *3_R20C1.CLKFB ClockxC_c
                  --------
                    2.432   (0.0% logic, 100.0% route), 1 logic levels.

PLL3_R20C1.CLKOP attributes: FDEL = 0

      Destination Clock Path IfClockxCI to fifoStatemachine_1/SLICE_371:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        79     1.835       A9.PADDI to    R17C10C.CLK IfClockxCI_c
                  --------
                    2.898   (36.7% logic, 63.3% route), 1 logic levels.


Passed: The following path meets requirements by 2.479ns (weighted slack = 7.437ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uEventCounter/CountxDP[0]  (from ClockxC_c +)
   Destination:    FF         Data in        fifoStatemachine_1/StatexDP[1]  (to IfClockxCI_c +)

   Delay:               8.451ns  (28.6% logic, 71.4% route), 6 logic levels.

 Constraint Details:

      8.451ns physical path delay uEventCounter/SLICE_527 to fifoStatemachine_1/SLICE_371 meets
     11.111ns delay constraint less
      2.432ns skew and
     -2.432ns feedback compensation and
      0.181ns DIN_SET requirement (totaling 10.930ns) by 2.479ns

 Physical Path Details:

      Data path uEventCounter/SLICE_527 to fifoStatemachine_1/SLICE_371:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.560     R17C8D.CLK to      R17C8D.Q0 uEventCounter/SLICE_527 (from ClockxC_c)
ROUTE         2     0.974      R17C8D.Q0 to      R17C8A.A0 uEventCounter/CountxDP[0]
CTOF_DEL    ---     0.371      R17C8A.A0 to      R17C8A.F0 uEventCounter/SLICE_646
ROUTE         1     1.348      R17C8A.F0 to      R18C9A.C1 uEventCounter/countxdn15_5
CTOF_DEL    ---     0.371      R18C9A.C1 to      R18C9A.F1 uEventCounter/SLICE_531
ROUTE        33     1.642      R18C9A.F1 to     R18C12B.A1 ECResetEarlyPaketTimerxS
CTOF_DEL    ---     0.371     R18C12B.A1 to     R18C12B.F1 uEarlyPaketTimer/SLICE_516
ROUTE        12     1.575     R18C12B.F1 to     R17C10C.B1 uEarlyPaketTimer.CountxDPe
CTOF_DEL    ---     0.371     R17C10C.B1 to     R17C10C.F1 fifoStatemachine_1/SLICE_371
ROUTE         1     0.497     R17C10C.F1 to     R17C10C.C0 fifoStatemachine_1/N_11_mux
CTOF_DEL    ---     0.371     R17C10C.C0 to     R17C10C.F0 fifoStatemachine_1/SLICE_371
ROUTE         1     0.000     R17C10C.F0 to    R17C10C.DI0 fifoStatemachine_1/StatexDP_ns[1] (to IfClockxCI_c)
                  --------
                    8.451   (28.6% logic, 71.4% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path IfClockxCI to uEventCounter/SLICE_527:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        79     2.137       A9.PADDI to *L3_R20C1.CLKI IfClockxCI_c
CLK2OUT_DE  ---     0.000 *L3_R20C1.CLKI to *3_R20C1.CLKOP uClockGen/PLLCInst_0
ROUTE        91     2.130 *3_R20C1.CLKOP to     R17C8D.CLK ClockxC_c
                  --------
                    5.330   (19.9% logic, 80.1% route), 2 logic levels.

PLL3_R20C1.CLKOP attributes: FDEL = 0

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKOP_DEL   ---     0.000 *3_R20C1.CLKFB to *3_R20C1.CLKOP uClockGen/PLLCInst_0
ROUTE        91     2.432 *3_R20C1.CLKOP to *3_R20C1.CLKFB ClockxC_c
                  --------
                    2.432   (0.0% logic, 100.0% route), 1 logic levels.

PLL3_R20C1.CLKOP attributes: FDEL = 0

      Destination Clock Path IfClockxCI to fifoStatemachine_1/SLICE_371:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        79     1.835       A9.PADDI to    R17C10C.CLK IfClockxCI_c
                  --------
                    2.898   (36.7% logic, 63.3% route), 1 logic levels.


Passed: The following path meets requirements by 2.571ns (weighted slack = 7.713ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADCStateMachine_2/IsAxS  (from ADCStateMachine_2/StateColxDP[9] +)
   Destination:    FF         Data in        uADCRegister/StatexDP[7]  (to IfClockxCI_c +)
                   FF                        uADCRegister/StatexDP[6]

   Delay:               4.606ns  (32.2% logic, 67.8% route), 3 logic levels.

 Constraint Details:

      4.606ns physical path delay ADCStateMachine_2/SLICE_350 to uADCRegister/SLICE_354 meets
     11.111ns delay constraint less
      3.690ns skew and
      0.244ns CE_SET requirement (totaling 7.177ns) by 2.571ns

 Physical Path Details:

      Data path ADCStateMachine_2/SLICE_350 to uADCRegister/SLICE_354:

   Name    Fanout   Delay (ns)          Site               Resource
LTCH_DEL    ---     0.743    R10C15C.CLK to     R10C15C.Q0 ADCStateMachine_2/SLICE_350 (from ADCStateMachine_2/StateColxDP[9])
ROUTE         8     0.657     R10C15C.Q0 to     R10C15C.D1 ADCdataxD[11]
CTOF_DEL    ---     0.371     R10C15C.D1 to     R10C15C.F1 ADCStateMachine_2/SLICE_350
ROUTE         2     1.161     R10C15C.F1 to     R11C14B.D0 ADCStateMachine_2/RegisterWritexEO_i_0
CTOF_DEL    ---     0.371     R11C14B.D0 to     R11C14B.F0 SLICE_617
ROUTE         6     1.303     R11C14B.F0 to     R12C11C.CE ADCStateMachine_2.N_321_i (to IfClockxCI_c)
                  --------
                    4.606   (32.2% logic, 67.8% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path IfClockxCI to ADCStateMachine_2/SLICE_350:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        79     1.835       A9.PADDI to    R14C15A.CLK IfClockxCI_c
REG_DEL     ---     0.560    R14C15A.CLK to     R14C15A.Q0 ADCStateMachine_2/SLICE_604
ROUTE         8     3.130     R14C15A.Q0 to    R10C15C.CLK ADCStateMachine_2/StateColxDP[9]
                  --------
                    6.588   (24.6% logic, 75.4% route), 2 logic levels.

      Destination Clock Path IfClockxCI to uADCRegister/SLICE_354:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        79     1.835       A9.PADDI to    R12C11C.CLK IfClockxCI_c
                  --------
                    2.898   (36.7% logic, 63.3% route), 1 logic levels.

Report:   35.036MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "ClockxC_c" 90.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.605ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADCStateMachine_2/CountColxDP[0]  (from IfClockxCI_c +)
   Destination:    FF         Data in        ADCvalueReady_1/StatexDP[1]  (to ClockxC_c +)

   Delay:              10.325ns  (39.2% logic, 60.8% route), 13 logic levels.

 Constraint Details:

     10.325ns physical path delay ADCStateMachine_2/SLICE_228 to SLICE_358 meets
     11.111ns delay constraint less
     -2.432ns skew and
      2.432ns feedback compensation and
      0.181ns DIN_SET requirement (totaling 10.930ns) by 0.605ns

 Physical Path Details:

      Data path ADCStateMachine_2/SLICE_228 to SLICE_358:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.560     R9C14A.CLK to      R9C14A.Q0 ADCStateMachine_2/SLICE_228 (from IfClockxCI_c)
ROUTE         9     2.030      R9C14A.Q0 to      R4C14A.A0 ADCStateMachine_2/CountColxDP[0]
A0TOFCO_DE  ---     0.882      R4C14A.A0 to     R4C14A.FCO ADCStateMachine_2/SLICE_93
ROUTE         1     0.000     R4C14A.FCO to     R4C14B.FCI ADCStateMachine_2/un22_nobxs_cry_1
FCITOFCO_D  ---     0.141     R4C14B.FCI to     R4C14B.FCO ADCStateMachine_2/SLICE_92
ROUTE         1     0.000     R4C14B.FCO to     R4C14C.FCI ADCStateMachine_2/un22_nobxs_cry_3
FCITOFCO_D  ---     0.141     R4C14C.FCI to     R4C14C.FCO ADCStateMachine_2/SLICE_91
ROUTE         1     0.000     R4C14C.FCO to     R4C14D.FCI ADCStateMachine_2/un22_nobxs_cry_5
FCITOFCO_D  ---     0.141     R4C14D.FCI to     R4C14D.FCO ADCStateMachine_2/SLICE_90
ROUTE         1     0.000     R4C14D.FCO to     R4C15A.FCI ADCStateMachine_2/un22_nobxs_cry_7
FCITOFCO_D  ---     0.141     R4C15A.FCI to     R4C15A.FCO ADCStateMachine_2/SLICE_89
ROUTE         1     0.000     R4C15A.FCO to     R4C15B.FCI ADCStateMachine_2/un22_nobxs_cry_9
FCITOFCO_D  ---     0.141     R4C15B.FCI to     R4C15B.FCO ADCStateMachine_2/SLICE_88
ROUTE         1     0.000     R4C15B.FCO to     R4C15C.FCI ADCStateMachine_2/un22_nobxs_cry_11
FCITOFCO_D  ---     0.141     R4C15C.FCI to     R4C15C.FCO ADCStateMachine_2/SLICE_87
ROUTE         1     0.000     R4C15C.FCO to     R4C15D.FCI ADCStateMachine_2/un22_nobxs_cry_13
FCITOFCO_D  ---     0.141     R4C15D.FCI to     R4C15D.FCO ADCStateMachine_2/SLICE_86
ROUTE         1     0.000     R4C15D.FCO to     R4C16A.FCI ADCStateMachine_2/un22_nobxs_cry_15
FCITOCOUT_  ---     0.504     R4C16A.FCI to    R4C16A.OFX1 ADCStateMachine_2/SLICE_85
ROUTE         1     1.647    R4C16A.OFX1 to     R11C14D.D0 ADCStateMachine_2/un22_nobxs
CTOF_DEL    ---     0.371     R11C14D.D0 to     R11C14D.F0 ADCStateMachine_2/SLICE_555
ROUTE         4     0.939     R11C14D.F0 to     R11C13C.C1 ADCStateMachine_2/un23_nobxs
CTOF_DEL    ---     0.371     R11C13C.C1 to     R11C13C.F1 SLICE_359
ROUTE         2     1.663     R11C13C.F1 to     R14C10C.D0 RegisterWritexEO_i
CTOF_DEL    ---     0.371     R14C10C.D0 to     R14C10C.F0 SLICE_358
ROUTE         1     0.000     R14C10C.F0 to    R14C10C.DI0 ADCvalueReady_1/StatexDP_ns[1] (to ClockxC_c)
                  --------
                   10.325   (39.2% logic, 60.8% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path IfClockxCI to ADCStateMachine_2/SLICE_228:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        79     1.835       A9.PADDI to     R9C14A.CLK IfClockxCI_c
                  --------
                    2.898   (36.7% logic, 63.3% route), 1 logic levels.

      Destination Clock Path IfClockxCI to SLICE_358:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        79     2.137       A9.PADDI to *L3_R20C1.CLKI IfClockxCI_c
CLK2OUT_DE  ---     0.000 *L3_R20C1.CLKI to *3_R20C1.CLKOP uClockGen/PLLCInst_0
ROUTE        91     2.130 *3_R20C1.CLKOP to    R14C10C.CLK ClockxC_c
                  --------
                    5.330   (19.9% logic, 80.1% route), 2 logic levels.

PLL3_R20C1.CLKOP attributes: FDEL = 0

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKOP_DEL   ---     0.000 *3_R20C1.CLKFB to *3_R20C1.CLKOP uClockGen/PLLCInst_0
ROUTE        91     2.432 *3_R20C1.CLKOP to *3_R20C1.CLKFB ClockxC_c
                  --------
                    2.432   (0.0% logic, 100.0% route), 1 logic levels.

PLL3_R20C1.CLKOP attributes: FDEL = 0


Passed: The following path meets requirements by 0.736ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADCStateMachine_2/CountColxDP[1]  (from IfClockxCI_c +)
   Destination:    FF         Data in        ADCvalueReady_1/StatexDP[1]  (to ClockxC_c +)

   Delay:              10.194ns  (38.6% logic, 61.4% route), 13 logic levels.

 Constraint Details:

     10.194ns physical path delay ADCStateMachine_2/SLICE_228 to SLICE_358 meets
     11.111ns delay constraint less
     -2.432ns skew and
      2.432ns feedback compensation and
      0.181ns DIN_SET requirement (totaling 10.930ns) by 0.736ns

 Physical Path Details:

      Data path ADCStateMachine_2/SLICE_228 to SLICE_358:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.560     R9C14A.CLK to      R9C14A.Q1 ADCStateMachine_2/SLICE_228 (from IfClockxCI_c)
ROUTE         9     2.015      R9C14A.Q1 to      R4C14A.A1 ADCStateMachine_2/CountColxDP[1]
A1TOFCO_DE  ---     0.766      R4C14A.A1 to     R4C14A.FCO ADCStateMachine_2/SLICE_93
ROUTE         1     0.000     R4C14A.FCO to     R4C14B.FCI ADCStateMachine_2/un22_nobxs_cry_1
FCITOFCO_D  ---     0.141     R4C14B.FCI to     R4C14B.FCO ADCStateMachine_2/SLICE_92
ROUTE         1     0.000     R4C14B.FCO to     R4C14C.FCI ADCStateMachine_2/un22_nobxs_cry_3
FCITOFCO_D  ---     0.141     R4C14C.FCI to     R4C14C.FCO ADCStateMachine_2/SLICE_91
ROUTE         1     0.000     R4C14C.FCO to     R4C14D.FCI ADCStateMachine_2/un22_nobxs_cry_5
FCITOFCO_D  ---     0.141     R4C14D.FCI to     R4C14D.FCO ADCStateMachine_2/SLICE_90
ROUTE         1     0.000     R4C14D.FCO to     R4C15A.FCI ADCStateMachine_2/un22_nobxs_cry_7
FCITOFCO_D  ---     0.141     R4C15A.FCI to     R4C15A.FCO ADCStateMachine_2/SLICE_89
ROUTE         1     0.000     R4C15A.FCO to     R4C15B.FCI ADCStateMachine_2/un22_nobxs_cry_9
FCITOFCO_D  ---     0.141     R4C15B.FCI to     R4C15B.FCO ADCStateMachine_2/SLICE_88
ROUTE         1     0.000     R4C15B.FCO to     R4C15C.FCI ADCStateMachine_2/un22_nobxs_cry_11
FCITOFCO_D  ---     0.141     R4C15C.FCI to     R4C15C.FCO ADCStateMachine_2/SLICE_87
ROUTE         1     0.000     R4C15C.FCO to     R4C15D.FCI ADCStateMachine_2/un22_nobxs_cry_13
FCITOFCO_D  ---     0.141     R4C15D.FCI to     R4C15D.FCO ADCStateMachine_2/SLICE_86
ROUTE         1     0.000     R4C15D.FCO to     R4C16A.FCI ADCStateMachine_2/un22_nobxs_cry_15
FCITOCOUT_  ---     0.504     R4C16A.FCI to    R4C16A.OFX1 ADCStateMachine_2/SLICE_85
ROUTE         1     1.647    R4C16A.OFX1 to     R11C14D.D0 ADCStateMachine_2/un22_nobxs
CTOF_DEL    ---     0.371     R11C14D.D0 to     R11C14D.F0 ADCStateMachine_2/SLICE_555
ROUTE         4     0.939     R11C14D.F0 to     R11C13C.C1 ADCStateMachine_2/un23_nobxs
CTOF_DEL    ---     0.371     R11C13C.C1 to     R11C13C.F1 SLICE_359
ROUTE         2     1.663     R11C13C.F1 to     R14C10C.D0 RegisterWritexEO_i
CTOF_DEL    ---     0.371     R14C10C.D0 to     R14C10C.F0 SLICE_358
ROUTE         1     0.000     R14C10C.F0 to    R14C10C.DI0 ADCvalueReady_1/StatexDP_ns[1] (to ClockxC_c)
                  --------
                   10.194   (38.6% logic, 61.4% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path IfClockxCI to ADCStateMachine_2/SLICE_228:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        79     1.835       A9.PADDI to     R9C14A.CLK IfClockxCI_c
                  --------
                    2.898   (36.7% logic, 63.3% route), 1 logic levels.

      Destination Clock Path IfClockxCI to SLICE_358:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        79     2.137       A9.PADDI to *L3_R20C1.CLKI IfClockxCI_c
CLK2OUT_DE  ---     0.000 *L3_R20C1.CLKI to *3_R20C1.CLKOP uClockGen/PLLCInst_0
ROUTE        91     2.130 *3_R20C1.CLKOP to    R14C10C.CLK ClockxC_c
                  --------
                    5.330   (19.9% logic, 80.1% route), 2 logic levels.

PLL3_R20C1.CLKOP attributes: FDEL = 0

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKOP_DEL   ---     0.000 *3_R20C1.CLKFB to *3_R20C1.CLKOP uClockGen/PLLCInst_0
ROUTE        91     2.432 *3_R20C1.CLKOP to *3_R20C1.CLKFB ClockxC_c
                  --------
                    2.432   (0.0% logic, 100.0% route), 1 logic levels.

PLL3_R20C1.CLKOP attributes: FDEL = 0


Passed: The following path meets requirements by 0.748ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADCStateMachine_2/CountColxDP[2]  (from IfClockxCI_c +)
   Destination:    FF         Data in        ADCvalueReady_1/StatexDP[1]  (to ClockxC_c +)

   Delay:              10.182ns  (38.4% logic, 61.6% route), 12 logic levels.

 Constraint Details:

     10.182ns physical path delay ADCStateMachine_2/SLICE_227 to SLICE_358 meets
     11.111ns delay constraint less
     -2.432ns skew and
      2.432ns feedback compensation and
      0.181ns DIN_SET requirement (totaling 10.930ns) by 0.748ns

 Physical Path Details:

      Data path ADCStateMachine_2/SLICE_227 to SLICE_358:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.560     R9C14B.CLK to      R9C14B.Q0 ADCStateMachine_2/SLICE_227 (from IfClockxCI_c)
ROUTE         9     2.028      R9C14B.Q0 to      R4C14B.A0 ADCStateMachine_2/CountColxDP[2]
A0TOFCO_DE  ---     0.882      R4C14B.A0 to     R4C14B.FCO ADCStateMachine_2/SLICE_92
ROUTE         1     0.000     R4C14B.FCO to     R4C14C.FCI ADCStateMachine_2/un22_nobxs_cry_3
FCITOFCO_D  ---     0.141     R4C14C.FCI to     R4C14C.FCO ADCStateMachine_2/SLICE_91
ROUTE         1     0.000     R4C14C.FCO to     R4C14D.FCI ADCStateMachine_2/un22_nobxs_cry_5
FCITOFCO_D  ---     0.141     R4C14D.FCI to     R4C14D.FCO ADCStateMachine_2/SLICE_90
ROUTE         1     0.000     R4C14D.FCO to     R4C15A.FCI ADCStateMachine_2/un22_nobxs_cry_7
FCITOFCO_D  ---     0.141     R4C15A.FCI to     R4C15A.FCO ADCStateMachine_2/SLICE_89
ROUTE         1     0.000     R4C15A.FCO to     R4C15B.FCI ADCStateMachine_2/un22_nobxs_cry_9
FCITOFCO_D  ---     0.141     R4C15B.FCI to     R4C15B.FCO ADCStateMachine_2/SLICE_88
ROUTE         1     0.000     R4C15B.FCO to     R4C15C.FCI ADCStateMachine_2/un22_nobxs_cry_11
FCITOFCO_D  ---     0.141     R4C15C.FCI to     R4C15C.FCO ADCStateMachine_2/SLICE_87
ROUTE         1     0.000     R4C15C.FCO to     R4C15D.FCI ADCStateMachine_2/un22_nobxs_cry_13
FCITOFCO_D  ---     0.141     R4C15D.FCI to     R4C15D.FCO ADCStateMachine_2/SLICE_86
ROUTE         1     0.000     R4C15D.FCO to     R4C16A.FCI ADCStateMachine_2/un22_nobxs_cry_15
FCITOCOUT_  ---     0.504     R4C16A.FCI to    R4C16A.OFX1 ADCStateMachine_2/SLICE_85
ROUTE         1     1.647    R4C16A.OFX1 to     R11C14D.D0 ADCStateMachine_2/un22_nobxs
CTOF_DEL    ---     0.371     R11C14D.D0 to     R11C14D.F0 ADCStateMachine_2/SLICE_555
ROUTE         4     0.939     R11C14D.F0 to     R11C13C.C1 ADCStateMachine_2/un23_nobxs
CTOF_DEL    ---     0.371     R11C13C.C1 to     R11C13C.F1 SLICE_359
ROUTE         2     1.663     R11C13C.F1 to     R14C10C.D0 RegisterWritexEO_i
CTOF_DEL    ---     0.371     R14C10C.D0 to     R14C10C.F0 SLICE_358
ROUTE         1     0.000     R14C10C.F0 to    R14C10C.DI0 ADCvalueReady_1/StatexDP_ns[1] (to ClockxC_c)
                  --------
                   10.182   (38.4% logic, 61.6% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path IfClockxCI to ADCStateMachine_2/SLICE_227:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        79     1.835       A9.PADDI to     R9C14B.CLK IfClockxCI_c
                  --------
                    2.898   (36.7% logic, 63.3% route), 1 logic levels.

      Destination Clock Path IfClockxCI to SLICE_358:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        79     2.137       A9.PADDI to *L3_R20C1.CLKI IfClockxCI_c
CLK2OUT_DE  ---     0.000 *L3_R20C1.CLKI to *3_R20C1.CLKOP uClockGen/PLLCInst_0
ROUTE        91     2.130 *3_R20C1.CLKOP to    R14C10C.CLK ClockxC_c
                  --------
                    5.330   (19.9% logic, 80.1% route), 2 logic levels.

PLL3_R20C1.CLKOP attributes: FDEL = 0

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKOP_DEL   ---     0.000 *3_R20C1.CLKFB to *3_R20C1.CLKOP uClockGen/PLLCInst_0
ROUTE        91     2.432 *3_R20C1.CLKOP to *3_R20C1.CLKFB ClockxC_c
                  --------
                    2.432   (0.0% logic, 100.0% route), 1 logic levels.

PLL3_R20C1.CLKOP attributes: FDEL = 0


Passed: The following path meets requirements by 0.756ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADCStateMachine_2/CountColxDP[0]  (from IfClockxCI_c +)
   Destination:    FF         Data in        ADCvalueReady_1/StatexDP[1]  (to ClockxC_c +)

   Delay:              10.174ns  (39.8% logic, 60.2% route), 13 logic levels.

 Constraint Details:

     10.174ns physical path delay ADCStateMachine_2/SLICE_228 to SLICE_358 meets
     11.111ns delay constraint less
     -2.432ns skew and
      2.432ns feedback compensation and
      0.181ns DIN_SET requirement (totaling 10.930ns) by 0.756ns

 Physical Path Details:

      Data path ADCStateMachine_2/SLICE_228 to SLICE_358:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.560     R9C14A.CLK to      R9C14A.Q0 ADCStateMachine_2/SLICE_228 (from IfClockxCI_c)
ROUTE         9     2.021      R9C14A.Q0 to      R3C14A.A0 ADCStateMachine_2/CountColxDP[0]
A0TOFCO_DE  ---     0.882      R3C14A.A0 to     R3C14A.FCO ADCStateMachine_2/SLICE_66
ROUTE         1     0.000     R3C14A.FCO to     R3C14B.FCI ADCStateMachine_2/un13_nobxs_cry_1
FCITOFCO_D  ---     0.141     R3C14B.FCI to     R3C14B.FCO ADCStateMachine_2/SLICE_65
ROUTE         1     0.000     R3C14B.FCO to     R3C14C.FCI ADCStateMachine_2/un13_nobxs_cry_3
FCITOFCO_D  ---     0.141     R3C14C.FCI to     R3C14C.FCO ADCStateMachine_2/SLICE_64
ROUTE         1     0.000     R3C14C.FCO to     R3C14D.FCI ADCStateMachine_2/un13_nobxs_cry_5
FCITOFCO_D  ---     0.141     R3C14D.FCI to     R3C14D.FCO ADCStateMachine_2/SLICE_63
ROUTE         1     0.000     R3C14D.FCO to     R3C15A.FCI ADCStateMachine_2/un13_nobxs_cry_7
FCITOFCO_D  ---     0.141     R3C15A.FCI to     R3C15A.FCO ADCStateMachine_2/SLICE_62
ROUTE         1     0.000     R3C15A.FCO to     R3C15B.FCI ADCStateMachine_2/un13_nobxs_cry_9
FCITOFCO_D  ---     0.141     R3C15B.FCI to     R3C15B.FCO ADCStateMachine_2/SLICE_61
ROUTE         1     0.000     R3C15B.FCO to     R3C15C.FCI ADCStateMachine_2/un13_nobxs_cry_11
FCITOFCO_D  ---     0.141     R3C15C.FCI to     R3C15C.FCO ADCStateMachine_2/SLICE_60
ROUTE         1     0.000     R3C15C.FCO to     R3C15D.FCI ADCStateMachine_2/un13_nobxs_cry_13
FCITOFCO_D  ---     0.141     R3C15D.FCI to     R3C15D.FCO ADCStateMachine_2/SLICE_59
ROUTE         1     0.000     R3C15D.FCO to     R3C16A.FCI ADCStateMachine_2/un13_nobxs_cry_15
FCITOCOUT_  ---     0.504     R3C16A.FCI to    R3C16A.OFX1 ADCStateMachine_2/SLICE_58
ROUTE         2     2.124    R3C16A.OFX1 to     R11C13B.D1 ADCStateMachine_2/un13_nobxs
CTOF_DEL    ---     0.371     R11C13B.D1 to     R11C13B.F1 ADCStateMachine_2/SLICE_328
ROUTE         3     0.320     R11C13B.F1 to     R11C13C.D1 ADCStateMachine_2/un7_nobxs
CTOF_DEL    ---     0.371     R11C13C.D1 to     R11C13C.F1 SLICE_359
ROUTE         2     1.663     R11C13C.F1 to     R14C10C.D0 RegisterWritexEO_i
CTOF_DEL    ---     0.371     R14C10C.D0 to     R14C10C.F0 SLICE_358
ROUTE         1     0.000     R14C10C.F0 to    R14C10C.DI0 ADCvalueReady_1/StatexDP_ns[1] (to ClockxC_c)
                  --------
                   10.174   (39.8% logic, 60.2% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path IfClockxCI to ADCStateMachine_2/SLICE_228:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        79     1.835       A9.PADDI to     R9C14A.CLK IfClockxCI_c
                  --------
                    2.898   (36.7% logic, 63.3% route), 1 logic levels.

      Destination Clock Path IfClockxCI to SLICE_358:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        79     2.137       A9.PADDI to *L3_R20C1.CLKI IfClockxCI_c
CLK2OUT_DE  ---     0.000 *L3_R20C1.CLKI to *3_R20C1.CLKOP uClockGen/PLLCInst_0
ROUTE        91     2.130 *3_R20C1.CLKOP to    R14C10C.CLK ClockxC_c
                  --------
                    5.330   (19.9% logic, 80.1% route), 2 logic levels.

PLL3_R20C1.CLKOP attributes: FDEL = 0

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKOP_DEL   ---     0.000 *3_R20C1.CLKFB to *3_R20C1.CLKOP uClockGen/PLLCInst_0
ROUTE        91     2.432 *3_R20C1.CLKOP to *3_R20C1.CLKFB ClockxC_c
                  --------
                    2.432   (0.0% logic, 100.0% route), 1 logic levels.

PLL3_R20C1.CLKOP attributes: FDEL = 0


Passed: The following path meets requirements by 0.807ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADCStateMachine_2/CountColxDP[7]  (from IfClockxCI_c +)
   Destination:    FF         Data in        ADCvalueReady_1/StatexDP[1]  (to ClockxC_c +)

   Delay:              10.123ns  (34.6% logic, 65.4% route), 10 logic levels.

 Constraint Details:

     10.123ns physical path delay ADCStateMachine_2/SLICE_225 to SLICE_358 meets
     11.111ns delay constraint less
     -2.432ns skew and
      2.432ns feedback compensation and
      0.181ns DIN_SET requirement (totaling 10.930ns) by 0.807ns

 Physical Path Details:

      Data path ADCStateMachine_2/SLICE_225 to SLICE_358:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.560     R9C14D.CLK to      R9C14D.Q1 ADCStateMachine_2/SLICE_225 (from IfClockxCI_c)
ROUTE        10     2.205      R9C14D.Q1 to      R7C13D.B1 ADCStateMachine_2/CountColxDP[7]
B1TOFCO_DE  ---     0.766      R7C13D.B1 to     R7C13D.FCO ADCStateMachine_2/SLICE_81
ROUTE         1     0.000     R7C13D.FCO to     R7C14A.FCI ADCStateMachine_2/un30_nobxs_cry_7
FCITOFCO_D  ---     0.141     R7C14A.FCI to     R7C14A.FCO ADCStateMachine_2/SLICE_80
ROUTE         1     0.000     R7C14A.FCO to     R7C14B.FCI ADCStateMachine_2/un30_nobxs_cry_9
FCITOFCO_D  ---     0.141     R7C14B.FCI to     R7C14B.FCO ADCStateMachine_2/SLICE_79
ROUTE         1     0.000     R7C14B.FCO to     R7C14C.FCI ADCStateMachine_2/un30_nobxs_cry_11
FCITOFCO_D  ---     0.141     R7C14C.FCI to     R7C14C.FCO ADCStateMachine_2/SLICE_78
ROUTE         1     0.000     R7C14C.FCO to     R7C14D.FCI ADCStateMachine_2/un30_nobxs_cry_13
FCITOFCO_D  ---     0.141     R7C14D.FCI to     R7C14D.FCO ADCStateMachine_2/SLICE_77
ROUTE         1     0.000     R7C14D.FCO to     R7C15A.FCI ADCStateMachine_2/un30_nobxs_cry_15
FCITOCOUT_  ---     0.504     R7C15A.FCI to    R7C15A.OFX1 ADCStateMachine_2/SLICE_76
ROUTE         1     1.809    R7C15A.OFX1 to     R11C14D.C0 ADCStateMachine_2/un30_nobxs
CTOF_DEL    ---     0.371     R11C14D.C0 to     R11C14D.F0 ADCStateMachine_2/SLICE_555
ROUTE         4     0.939     R11C14D.F0 to     R11C13C.C1 ADCStateMachine_2/un23_nobxs
CTOF_DEL    ---     0.371     R11C13C.C1 to     R11C13C.F1 SLICE_359
ROUTE         2     1.663     R11C13C.F1 to     R14C10C.D0 RegisterWritexEO_i
CTOF_DEL    ---     0.371     R14C10C.D0 to     R14C10C.F0 SLICE_358
ROUTE         1     0.000     R14C10C.F0 to    R14C10C.DI0 ADCvalueReady_1/StatexDP_ns[1] (to ClockxC_c)
                  --------
                   10.123   (34.6% logic, 65.4% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path IfClockxCI to ADCStateMachine_2/SLICE_225:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        79     1.835       A9.PADDI to     R9C14D.CLK IfClockxCI_c
                  --------
                    2.898   (36.7% logic, 63.3% route), 1 logic levels.

      Destination Clock Path IfClockxCI to SLICE_358:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        79     2.137       A9.PADDI to *L3_R20C1.CLKI IfClockxCI_c
CLK2OUT_DE  ---     0.000 *L3_R20C1.CLKI to *3_R20C1.CLKOP uClockGen/PLLCInst_0
ROUTE        91     2.130 *3_R20C1.CLKOP to    R14C10C.CLK ClockxC_c
                  --------
                    5.330   (19.9% logic, 80.1% route), 2 logic levels.

PLL3_R20C1.CLKOP attributes: FDEL = 0

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKOP_DEL   ---     0.000 *3_R20C1.CLKFB to *3_R20C1.CLKOP uClockGen/PLLCInst_0
ROUTE        91     2.432 *3_R20C1.CLKOP to *3_R20C1.CLKFB ClockxC_c
                  --------
                    2.432   (0.0% logic, 100.0% route), 1 logic levels.

PLL3_R20C1.CLKOP attributes: FDEL = 0


Passed: The following path meets requirements by 0.890ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADCStateMachine_2/CountColxDP[2]  (from IfClockxCI_c +)
   Destination:    FF         Data in        ADCvalueReady_1/StatexDP[1]  (to ClockxC_c +)

   Delay:              10.040ns  (38.9% logic, 61.1% route), 12 logic levels.

 Constraint Details:

     10.040ns physical path delay ADCStateMachine_2/SLICE_227 to SLICE_358 meets
     11.111ns delay constraint less
     -2.432ns skew and
      2.432ns feedback compensation and
      0.181ns DIN_SET requirement (totaling 10.930ns) by 0.890ns

 Physical Path Details:

      Data path ADCStateMachine_2/SLICE_227 to SLICE_358:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.560     R9C14B.CLK to      R9C14B.Q0 ADCStateMachine_2/SLICE_227 (from IfClockxCI_c)
ROUTE         9     2.028      R9C14B.Q0 to      R3C14B.A0 ADCStateMachine_2/CountColxDP[2]
A0TOFCO_DE  ---     0.882      R3C14B.A0 to     R3C14B.FCO ADCStateMachine_2/SLICE_65
ROUTE         1     0.000     R3C14B.FCO to     R3C14C.FCI ADCStateMachine_2/un13_nobxs_cry_3
FCITOFCO_D  ---     0.141     R3C14C.FCI to     R3C14C.FCO ADCStateMachine_2/SLICE_64
ROUTE         1     0.000     R3C14C.FCO to     R3C14D.FCI ADCStateMachine_2/un13_nobxs_cry_5
FCITOFCO_D  ---     0.141     R3C14D.FCI to     R3C14D.FCO ADCStateMachine_2/SLICE_63
ROUTE         1     0.000     R3C14D.FCO to     R3C15A.FCI ADCStateMachine_2/un13_nobxs_cry_7
FCITOFCO_D  ---     0.141     R3C15A.FCI to     R3C15A.FCO ADCStateMachine_2/SLICE_62
ROUTE         1     0.000     R3C15A.FCO to     R3C15B.FCI ADCStateMachine_2/un13_nobxs_cry_9
FCITOFCO_D  ---     0.141     R3C15B.FCI to     R3C15B.FCO ADCStateMachine_2/SLICE_61
ROUTE         1     0.000     R3C15B.FCO to     R3C15C.FCI ADCStateMachine_2/un13_nobxs_cry_11
FCITOFCO_D  ---     0.141     R3C15C.FCI to     R3C15C.FCO ADCStateMachine_2/SLICE_60
ROUTE         1     0.000     R3C15C.FCO to     R3C15D.FCI ADCStateMachine_2/un13_nobxs_cry_13
FCITOFCO_D  ---     0.141     R3C15D.FCI to     R3C15D.FCO ADCStateMachine_2/SLICE_59
ROUTE         1     0.000     R3C15D.FCO to     R3C16A.FCI ADCStateMachine_2/un13_nobxs_cry_15
FCITOCOUT_  ---     0.504     R3C16A.FCI to    R3C16A.OFX1 ADCStateMachine_2/SLICE_58
ROUTE         2     2.124    R3C16A.OFX1 to     R11C13B.D1 ADCStateMachine_2/un13_nobxs
CTOF_DEL    ---     0.371     R11C13B.D1 to     R11C13B.F1 ADCStateMachine_2/SLICE_328
ROUTE         3     0.320     R11C13B.F1 to     R11C13C.D1 ADCStateMachine_2/un7_nobxs
CTOF_DEL    ---     0.371     R11C13C.D1 to     R11C13C.F1 SLICE_359
ROUTE         2     1.663     R11C13C.F1 to     R14C10C.D0 RegisterWritexEO_i
CTOF_DEL    ---     0.371     R14C10C.D0 to     R14C10C.F0 SLICE_358
ROUTE         1     0.000     R14C10C.F0 to    R14C10C.DI0 ADCvalueReady_1/StatexDP_ns[1] (to ClockxC_c)
                  --------
                   10.040   (38.9% logic, 61.1% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path IfClockxCI to ADCStateMachine_2/SLICE_227:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        79     1.835       A9.PADDI to     R9C14B.CLK IfClockxCI_c
                  --------
                    2.898   (36.7% logic, 63.3% route), 1 logic levels.

      Destination Clock Path IfClockxCI to SLICE_358:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        79     2.137       A9.PADDI to *L3_R20C1.CLKI IfClockxCI_c
CLK2OUT_DE  ---     0.000 *L3_R20C1.CLKI to *3_R20C1.CLKOP uClockGen/PLLCInst_0
ROUTE        91     2.130 *3_R20C1.CLKOP to    R14C10C.CLK ClockxC_c
                  --------
                    5.330   (19.9% logic, 80.1% route), 2 logic levels.

PLL3_R20C1.CLKOP attributes: FDEL = 0

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKOP_DEL   ---     0.000 *3_R20C1.CLKFB to *3_R20C1.CLKOP uClockGen/PLLCInst_0
ROUTE        91     2.432 *3_R20C1.CLKOP to *3_R20C1.CLKFB ClockxC_c
                  --------
                    2.432   (0.0% logic, 100.0% route), 1 logic levels.

PLL3_R20C1.CLKOP attributes: FDEL = 0


Passed: The following path meets requirements by 0.918ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADCStateMachine_2/CountColxDP[4]  (from IfClockxCI_c +)
   Destination:    FF         Data in        ADCvalueReady_1/StatexDP[1]  (to ClockxC_c +)

   Delay:              10.012ns  (37.6% logic, 62.4% route), 11 logic levels.

 Constraint Details:

     10.012ns physical path delay ADCStateMachine_2/SLICE_226 to SLICE_358 meets
     11.111ns delay constraint less
     -2.432ns skew and
      2.432ns feedback compensation and
      0.181ns DIN_SET requirement (totaling 10.930ns) by 0.918ns

 Physical Path Details:

      Data path ADCStateMachine_2/SLICE_226 to SLICE_358:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.560     R9C14C.CLK to      R9C14C.Q0 ADCStateMachine_2/SLICE_226 (from IfClockxCI_c)
ROUTE         9     1.999      R9C14C.Q0 to      R4C14C.A0 ADCStateMachine_2/CountColxDP[4]
A0TOFCO_DE  ---     0.882      R4C14C.A0 to     R4C14C.FCO ADCStateMachine_2/SLICE_91
ROUTE         1     0.000     R4C14C.FCO to     R4C14D.FCI ADCStateMachine_2/un22_nobxs_cry_5
FCITOFCO_D  ---     0.141     R4C14D.FCI to     R4C14D.FCO ADCStateMachine_2/SLICE_90
ROUTE         1     0.000     R4C14D.FCO to     R4C15A.FCI ADCStateMachine_2/un22_nobxs_cry_7
FCITOFCO_D  ---     0.141     R4C15A.FCI to     R4C15A.FCO ADCStateMachine_2/SLICE_89
ROUTE         1     0.000     R4C15A.FCO to     R4C15B.FCI ADCStateMachine_2/un22_nobxs_cry_9
FCITOFCO_D  ---     0.141     R4C15B.FCI to     R4C15B.FCO ADCStateMachine_2/SLICE_88
ROUTE         1     0.000     R4C15B.FCO to     R4C15C.FCI ADCStateMachine_2/un22_nobxs_cry_11
FCITOFCO_D  ---     0.141     R4C15C.FCI to     R4C15C.FCO ADCStateMachine_2/SLICE_87
ROUTE         1     0.000     R4C15C.FCO to     R4C15D.FCI ADCStateMachine_2/un22_nobxs_cry_13
FCITOFCO_D  ---     0.141     R4C15D.FCI to     R4C15D.FCO ADCStateMachine_2/SLICE_86
ROUTE         1     0.000     R4C15D.FCO to     R4C16A.FCI ADCStateMachine_2/un22_nobxs_cry_15
FCITOCOUT_  ---     0.504     R4C16A.FCI to    R4C16A.OFX1 ADCStateMachine_2/SLICE_85
ROUTE         1     1.647    R4C16A.OFX1 to     R11C14D.D0 ADCStateMachine_2/un22_nobxs
CTOF_DEL    ---     0.371     R11C14D.D0 to     R11C14D.F0 ADCStateMachine_2/SLICE_555
ROUTE         4     0.939     R11C14D.F0 to     R11C13C.C1 ADCStateMachine_2/un23_nobxs
CTOF_DEL    ---     0.371     R11C13C.C1 to     R11C13C.F1 SLICE_359
ROUTE         2     1.663     R11C13C.F1 to     R14C10C.D0 RegisterWritexEO_i
CTOF_DEL    ---     0.371     R14C10C.D0 to     R14C10C.F0 SLICE_358
ROUTE         1     0.000     R14C10C.F0 to    R14C10C.DI0 ADCvalueReady_1/StatexDP_ns[1] (to ClockxC_c)
                  --------
                   10.012   (37.6% logic, 62.4% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path IfClockxCI to ADCStateMachine_2/SLICE_226:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        79     1.835       A9.PADDI to     R9C14C.CLK IfClockxCI_c
                  --------
                    2.898   (36.7% logic, 63.3% route), 1 logic levels.

      Destination Clock Path IfClockxCI to SLICE_358:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        79     2.137       A9.PADDI to *L3_R20C1.CLKI IfClockxCI_c
CLK2OUT_DE  ---     0.000 *L3_R20C1.CLKI to *3_R20C1.CLKOP uClockGen/PLLCInst_0
ROUTE        91     2.130 *3_R20C1.CLKOP to    R14C10C.CLK ClockxC_c
                  --------
                    5.330   (19.9% logic, 80.1% route), 2 logic levels.

PLL3_R20C1.CLKOP attributes: FDEL = 0

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKOP_DEL   ---     0.000 *3_R20C1.CLKFB to *3_R20C1.CLKOP uClockGen/PLLCInst_0
ROUTE        91     2.432 *3_R20C1.CLKOP to *3_R20C1.CLKFB ClockxC_c
                  --------
                    2.432   (0.0% logic, 100.0% route), 1 logic levels.

PLL3_R20C1.CLKOP attributes: FDEL = 0


Passed: The following path meets requirements by 0.943ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADCStateMachine_2/CountColxDP[0]  (from IfClockxCI_c +)
   Destination:    FF         Data in        ADCvalueReady_1/StatexDP[1]  (to ClockxC_c +)

   Delay:               9.987ns  (40.5% logic, 59.5% route), 13 logic levels.

 Constraint Details:

      9.987ns physical path delay ADCStateMachine_2/SLICE_228 to SLICE_358 meets
     11.111ns delay constraint less
     -2.432ns skew and
      2.432ns feedback compensation and
      0.181ns DIN_SET requirement (totaling 10.930ns) by 0.943ns

 Physical Path Details:

      Data path ADCStateMachine_2/SLICE_228 to SLICE_358:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.560     R9C14A.CLK to      R9C14A.Q0 ADCStateMachine_2/SLICE_228 (from IfClockxCI_c)
ROUTE         9     2.501      R9C14A.Q0 to      R4C11A.A0 ADCStateMachine_2/CountColxDP[0]
A0TOFCO_DE  ---     0.882      R4C11A.A0 to     R4C11A.FCO ADCStateMachine_2/SLICE_75
ROUTE         1     0.000     R4C11A.FCO to     R4C11B.FCI ADCStateMachine_2/un6_nobxs_cry_1
FCITOFCO_D  ---     0.141     R4C11B.FCI to     R4C11B.FCO ADCStateMachine_2/SLICE_74
ROUTE         1     0.000     R4C11B.FCO to     R4C11C.FCI ADCStateMachine_2/un6_nobxs_cry_3
FCITOFCO_D  ---     0.141     R4C11C.FCI to     R4C11C.FCO ADCStateMachine_2/SLICE_73
ROUTE         1     0.000     R4C11C.FCO to     R4C11D.FCI ADCStateMachine_2/un6_nobxs_cry_5
FCITOFCO_D  ---     0.141     R4C11D.FCI to     R4C11D.FCO ADCStateMachine_2/SLICE_72
ROUTE         1     0.000     R4C11D.FCO to     R4C12A.FCI ADCStateMachine_2/un6_nobxs_cry_7
FCITOFCO_D  ---     0.141     R4C12A.FCI to     R4C12A.FCO ADCStateMachine_2/SLICE_71
ROUTE         1     0.000     R4C12A.FCO to     R4C12B.FCI ADCStateMachine_2/un6_nobxs_cry_9
FCITOFCO_D  ---     0.141     R4C12B.FCI to     R4C12B.FCO ADCStateMachine_2/SLICE_70
ROUTE         1     0.000     R4C12B.FCO to     R4C12C.FCI ADCStateMachine_2/un6_nobxs_cry_11
FCITOFCO_D  ---     0.141     R4C12C.FCI to     R4C12C.FCO ADCStateMachine_2/SLICE_69
ROUTE         1     0.000     R4C12C.FCO to     R4C12D.FCI ADCStateMachine_2/un6_nobxs_cry_13
FCITOFCO_D  ---     0.141     R4C12D.FCI to     R4C12D.FCO ADCStateMachine_2/SLICE_68
ROUTE         1     0.000     R4C12D.FCO to     R4C13A.FCI ADCStateMachine_2/un6_nobxs_cry_15
FCITOCOUT_  ---     0.504     R4C13A.FCI to    R4C13A.OFX1 ADCStateMachine_2/SLICE_67
ROUTE         2     1.457    R4C13A.OFX1 to     R11C13B.C1 ADCStateMachine_2/un6_nobxs
CTOF_DEL    ---     0.371     R11C13B.C1 to     R11C13B.F1 ADCStateMachine_2/SLICE_328
ROUTE         3     0.320     R11C13B.F1 to     R11C13C.D1 ADCStateMachine_2/un7_nobxs
CTOF_DEL    ---     0.371     R11C13C.D1 to     R11C13C.F1 SLICE_359
ROUTE         2     1.663     R11C13C.F1 to     R14C10C.D0 RegisterWritexEO_i
CTOF_DEL    ---     0.371     R14C10C.D0 to     R14C10C.F0 SLICE_358
ROUTE         1     0.000     R14C10C.F0 to    R14C10C.DI0 ADCvalueReady_1/StatexDP_ns[1] (to ClockxC_c)
                  --------
                    9.987   (40.5% logic, 59.5% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path IfClockxCI to ADCStateMachine_2/SLICE_228:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        79     1.835       A9.PADDI to     R9C14A.CLK IfClockxCI_c
                  --------
                    2.898   (36.7% logic, 63.3% route), 1 logic levels.

      Destination Clock Path IfClockxCI to SLICE_358:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        79     2.137       A9.PADDI to *L3_R20C1.CLKI IfClockxCI_c
CLK2OUT_DE  ---     0.000 *L3_R20C1.CLKI to *3_R20C1.CLKOP uClockGen/PLLCInst_0
ROUTE        91     2.130 *3_R20C1.CLKOP to    R14C10C.CLK ClockxC_c
                  --------
                    5.330   (19.9% logic, 80.1% route), 2 logic levels.

PLL3_R20C1.CLKOP attributes: FDEL = 0

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKOP_DEL   ---     0.000 *3_R20C1.CLKFB to *3_R20C1.CLKOP uClockGen/PLLCInst_0
ROUTE        91     2.432 *3_R20C1.CLKOP to *3_R20C1.CLKFB ClockxC_c
                  --------
                    2.432   (0.0% logic, 100.0% route), 1 logic levels.

PLL3_R20C1.CLKOP attributes: FDEL = 0


Passed: The following path meets requirements by 1.000ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADCStateMachine_2/CountColxDP[6]  (from IfClockxCI_c +)
   Destination:    FF         Data in        ADCvalueReady_1/StatexDP[1]  (to ClockxC_c +)

   Delay:               9.930ns  (36.5% logic, 63.5% route), 10 logic levels.

 Constraint Details:

      9.930ns physical path delay ADCStateMachine_2/SLICE_225 to SLICE_358 meets
     11.111ns delay constraint less
     -2.432ns skew and
      2.432ns feedback compensation and
      0.181ns DIN_SET requirement (totaling 10.930ns) by 1.000ns

 Physical Path Details:

      Data path ADCStateMachine_2/SLICE_225 to SLICE_358:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.560     R9C14D.CLK to      R9C14D.Q0 ADCStateMachine_2/SLICE_225 (from IfClockxCI_c)
ROUTE        10     1.896      R9C14D.Q0 to      R7C13D.A0 ADCStateMachine_2/CountColxDP[6]
A0TOFCO_DE  ---     0.882      R7C13D.A0 to     R7C13D.FCO ADCStateMachine_2/SLICE_81
ROUTE         1     0.000     R7C13D.FCO to     R7C14A.FCI ADCStateMachine_2/un30_nobxs_cry_7
FCITOFCO_D  ---     0.141     R7C14A.FCI to     R7C14A.FCO ADCStateMachine_2/SLICE_80
ROUTE         1     0.000     R7C14A.FCO to     R7C14B.FCI ADCStateMachine_2/un30_nobxs_cry_9
FCITOFCO_D  ---     0.141     R7C14B.FCI to     R7C14B.FCO ADCStateMachine_2/SLICE_79
ROUTE         1     0.000     R7C14B.FCO to     R7C14C.FCI ADCStateMachine_2/un30_nobxs_cry_11
FCITOFCO_D  ---     0.141     R7C14C.FCI to     R7C14C.FCO ADCStateMachine_2/SLICE_78
ROUTE         1     0.000     R7C14C.FCO to     R7C14D.FCI ADCStateMachine_2/un30_nobxs_cry_13
FCITOFCO_D  ---     0.141     R7C14D.FCI to     R7C14D.FCO ADCStateMachine_2/SLICE_77
ROUTE         1     0.000     R7C14D.FCO to     R7C15A.FCI ADCStateMachine_2/un30_nobxs_cry_15
FCITOCOUT_  ---     0.504     R7C15A.FCI to    R7C15A.OFX1 ADCStateMachine_2/SLICE_76
ROUTE         1     1.809    R7C15A.OFX1 to     R11C14D.C0 ADCStateMachine_2/un30_nobxs
CTOF_DEL    ---     0.371     R11C14D.C0 to     R11C14D.F0 ADCStateMachine_2/SLICE_555
ROUTE         4     0.939     R11C14D.F0 to     R11C13C.C1 ADCStateMachine_2/un23_nobxs
CTOF_DEL    ---     0.371     R11C13C.C1 to     R11C13C.F1 SLICE_359
ROUTE         2     1.663     R11C13C.F1 to     R14C10C.D0 RegisterWritexEO_i
CTOF_DEL    ---     0.371     R14C10C.D0 to     R14C10C.F0 SLICE_358
ROUTE         1     0.000     R14C10C.F0 to    R14C10C.DI0 ADCvalueReady_1/StatexDP_ns[1] (to ClockxC_c)
                  --------
                    9.930   (36.5% logic, 63.5% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path IfClockxCI to ADCStateMachine_2/SLICE_225:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        79     1.835       A9.PADDI to     R9C14D.CLK IfClockxCI_c
                  --------
                    2.898   (36.7% logic, 63.3% route), 1 logic levels.

      Destination Clock Path IfClockxCI to SLICE_358:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        79     2.137       A9.PADDI to *L3_R20C1.CLKI IfClockxCI_c
CLK2OUT_DE  ---     0.000 *L3_R20C1.CLKI to *3_R20C1.CLKOP uClockGen/PLLCInst_0
ROUTE        91     2.130 *3_R20C1.CLKOP to    R14C10C.CLK ClockxC_c
                  --------
                    5.330   (19.9% logic, 80.1% route), 2 logic levels.

PLL3_R20C1.CLKOP attributes: FDEL = 0

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKOP_DEL   ---     0.000 *3_R20C1.CLKFB to *3_R20C1.CLKOP uClockGen/PLLCInst_0
ROUTE        91     2.432 *3_R20C1.CLKOP to *3_R20C1.CLKFB ClockxC_c
                  --------
                    2.432   (0.0% logic, 100.0% route), 1 logic levels.

PLL3_R20C1.CLKOP attributes: FDEL = 0


Passed: The following path meets requirements by 1.003ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADCStateMachine_2/CountColxDP[2]  (from IfClockxCI_c +)
   Destination:    FF         Data in        ADCvalueReady_1/StatexDP[1]  (to ClockxC_c +)

   Delay:               9.927ns  (39.3% logic, 60.7% route), 12 logic levels.

 Constraint Details:

      9.927ns physical path delay ADCStateMachine_2/SLICE_227 to SLICE_358 meets
     11.111ns delay constraint less
     -2.432ns skew and
      2.432ns feedback compensation and
      0.181ns DIN_SET requirement (totaling 10.930ns) by 1.003ns

 Physical Path Details:

      Data path ADCStateMachine_2/SLICE_227 to SLICE_358:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.560     R9C14B.CLK to      R9C14B.Q0 ADCStateMachine_2/SLICE_227 (from IfClockxCI_c)
ROUTE         9     1.611      R9C14B.Q0 to      R7C13B.B0 ADCStateMachine_2/CountColxDP[2]
B0TOFCO_DE  ---     0.882      R7C13B.B0 to     R7C13B.FCO ADCStateMachine_2/SLICE_83
ROUTE         1     0.000     R7C13B.FCO to     R7C13C.FCI ADCStateMachine_2/un30_nobxs_cry_3
FCITOFCO_D  ---     0.141     R7C13C.FCI to     R7C13C.FCO ADCStateMachine_2/SLICE_82
ROUTE         1     0.000     R7C13C.FCO to     R7C13D.FCI ADCStateMachine_2/un30_nobxs_cry_5
FCITOFCO_D  ---     0.141     R7C13D.FCI to     R7C13D.FCO ADCStateMachine_2/SLICE_81
ROUTE         1     0.000     R7C13D.FCO to     R7C14A.FCI ADCStateMachine_2/un30_nobxs_cry_7
FCITOFCO_D  ---     0.141     R7C14A.FCI to     R7C14A.FCO ADCStateMachine_2/SLICE_80
ROUTE         1     0.000     R7C14A.FCO to     R7C14B.FCI ADCStateMachine_2/un30_nobxs_cry_9
FCITOFCO_D  ---     0.141     R7C14B.FCI to     R7C14B.FCO ADCStateMachine_2/SLICE_79
ROUTE         1     0.000     R7C14B.FCO to     R7C14C.FCI ADCStateMachine_2/un30_nobxs_cry_11
FCITOFCO_D  ---     0.141     R7C14C.FCI to     R7C14C.FCO ADCStateMachine_2/SLICE_78
ROUTE         1     0.000     R7C14C.FCO to     R7C14D.FCI ADCStateMachine_2/un30_nobxs_cry_13
FCITOFCO_D  ---     0.141     R7C14D.FCI to     R7C14D.FCO ADCStateMachine_2/SLICE_77
ROUTE         1     0.000     R7C14D.FCO to     R7C15A.FCI ADCStateMachine_2/un30_nobxs_cry_15
FCITOCOUT_  ---     0.504     R7C15A.FCI to    R7C15A.OFX1 ADCStateMachine_2/SLICE_76
ROUTE         1     1.809    R7C15A.OFX1 to     R11C14D.C0 ADCStateMachine_2/un30_nobxs
CTOF_DEL    ---     0.371     R11C14D.C0 to     R11C14D.F0 ADCStateMachine_2/SLICE_555
ROUTE         4     0.939     R11C14D.F0 to     R11C13C.C1 ADCStateMachine_2/un23_nobxs
CTOF_DEL    ---     0.371     R11C13C.C1 to     R11C13C.F1 SLICE_359
ROUTE         2     1.663     R11C13C.F1 to     R14C10C.D0 RegisterWritexEO_i
CTOF_DEL    ---     0.371     R14C10C.D0 to     R14C10C.F0 SLICE_358
ROUTE         1     0.000     R14C10C.F0 to    R14C10C.DI0 ADCvalueReady_1/StatexDP_ns[1] (to ClockxC_c)
                  --------
                    9.927   (39.3% logic, 60.7% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path IfClockxCI to ADCStateMachine_2/SLICE_227:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        79     1.835       A9.PADDI to     R9C14B.CLK IfClockxCI_c
                  --------
                    2.898   (36.7% logic, 63.3% route), 1 logic levels.

      Destination Clock Path IfClockxCI to SLICE_358:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        79     2.137       A9.PADDI to *L3_R20C1.CLKI IfClockxCI_c
CLK2OUT_DE  ---     0.000 *L3_R20C1.CLKI to *3_R20C1.CLKOP uClockGen/PLLCInst_0
ROUTE        91     2.130 *3_R20C1.CLKOP to    R14C10C.CLK ClockxC_c
                  --------
                    5.330   (19.9% logic, 80.1% route), 2 logic levels.

PLL3_R20C1.CLKOP attributes: FDEL = 0

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKOP_DEL   ---     0.000 *3_R20C1.CLKFB to *3_R20C1.CLKOP uClockGen/PLLCInst_0
ROUTE        91     2.432 *3_R20C1.CLKOP to *3_R20C1.CLKFB ClockxC_c
                  --------
                    2.432   (0.0% logic, 100.0% route), 1 logic levels.

PLL3_R20C1.CLKOP attributes: FDEL = 0

Report:   95.184MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY 90.000000 MHz ;
            194 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 2.810ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADCStateMachine_2/CountColxDP[0]  (from IfClockxCI_c +)
   Destination:    FF         Data in        ADCStateMachine_2/NoBxS  (to ADCStateMachine_2/StateColxDP[17] +)

   Delay:               9.854ns  (37.3% logic, 62.7% route), 12 logic levels.

 Constraint Details:

      9.854ns physical path delay ADCStateMachine_2/SLICE_228 to ADCStateMachine_2/SLICE_328 meets
     11.111ns delay constraint less
     -2.203ns skew and
      0.650ns LSRREC_SET requirement (totaling 12.664ns) by 2.810ns

 Physical Path Details:

      Data path ADCStateMachine_2/SLICE_228 to ADCStateMachine_2/SLICE_328:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.560     R9C14A.CLK to      R9C14A.Q0 ADCStateMachine_2/SLICE_228 (from IfClockxCI_c)
ROUTE         9     2.491      R9C14A.Q0 to      R8C12A.A0 ADCStateMachine_2/CountColxDP[0]
A0TOFCO_DE  ---     0.882      R8C12A.A0 to     R8C12A.FCO ADCStateMachine_2/SLICE_102
ROUTE         1     0.000     R8C12A.FCO to     R8C12B.FCI ADCStateMachine_2/un15_usecxei_cry_1
FCITOFCO_D  ---     0.141     R8C12B.FCI to     R8C12B.FCO ADCStateMachine_2/SLICE_101
ROUTE         1     0.000     R8C12B.FCO to     R8C12C.FCI ADCStateMachine_2/un15_usecxei_cry_3
FCITOFCO_D  ---     0.141     R8C12C.FCI to     R8C12C.FCO ADCStateMachine_2/SLICE_100
ROUTE         1     0.000     R8C12C.FCO to     R8C12D.FCI ADCStateMachine_2/un15_usecxei_cry_5
FCITOFCO_D  ---     0.141     R8C12D.FCI to     R8C12D.FCO ADCStateMachine_2/SLICE_99
ROUTE         1     0.000     R8C12D.FCO to     R8C13A.FCI ADCStateMachine_2/un15_usecxei_cry_7
FCITOFCO_D  ---     0.141     R8C13A.FCI to     R8C13A.FCO ADCStateMachine_2/SLICE_98
ROUTE         1     0.000     R8C13A.FCO to     R8C13B.FCI ADCStateMachine_2/un15_usecxei_cry_9
FCITOFCO_D  ---     0.141     R8C13B.FCI to     R8C13B.FCO ADCStateMachine_2/SLICE_97
ROUTE         1     0.000     R8C13B.FCO to     R8C13C.FCI ADCStateMachine_2/un15_usecxei_cry_11
FCITOFCO_D  ---     0.141     R8C13C.FCI to     R8C13C.FCO ADCStateMachine_2/SLICE_96
ROUTE         1     0.000     R8C13C.FCO to     R8C13D.FCI ADCStateMachine_2/un15_usecxei_cry_13
FCITOFCO_D  ---     0.141     R8C13D.FCI to     R8C13D.FCO ADCStateMachine_2/SLICE_95
ROUTE         1     0.000     R8C13D.FCO to     R8C14A.FCI ADCStateMachine_2/un15_usecxei_cry_15
FCITOCOUT_  ---     0.504     R8C14A.FCI to    R8C14A.OFX1 ADCStateMachine_2/SLICE_94
ROUTE         2     1.726    R8C14A.OFX1 to     R12C15D.D0 ADCStateMachine_2/un15_usecxei
CTOF_DEL    ---     0.371     R12C15D.D0 to     R12C15D.F0 SLICE_618
ROUTE         2     0.320     R12C15D.F0 to     R12C16A.D1 ADCStateMachine_2/un15_usecxei_cry_16_0_RNIHVDP
CTOF_DEL    ---     0.371     R12C16A.D1 to     R12C16A.F1 ADCStateMachine_2/SLICE_340
ROUTE         2     1.642     R12C16A.F1 to    R11C13B.LSR ADCStateMachine_2/StateColxDN_2_sqmuxa_2 (to ADCStateMachine_2/StateColxDP[17])
                  --------
                    9.854   (37.3% logic, 62.7% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path IfClockxCI to ADCStateMachine_2/SLICE_228:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        79     1.835       A9.PADDI to     R9C14A.CLK IfClockxCI_c
                  --------
                    2.898   (36.7% logic, 63.3% route), 1 logic levels.

      Destination Clock Path IfClockxCI to ADCStateMachine_2/SLICE_328:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        79     1.835       A9.PADDI to    R12C14C.CLK IfClockxCI_c
REG_DEL     ---     0.560    R12C14C.CLK to     R12C14C.Q0 ADCStateMachine_2/SLICE_342
ROUTE        29     1.643     R12C14C.Q0 to    R11C13B.CLK ADCStateMachine_2/StateColxDP[17]
                  --------
                    5.101   (31.8% logic, 68.2% route), 2 logic levels.


Passed: The following path meets requirements by 3.391ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADCStateMachine_2/CountColxDP[4]  (from IfClockxCI_c +)
   Destination:    FF         Data in        ADCStateMachine_2/NoBxS  (to ADCStateMachine_2/StateColxDP[17] +)

   Delay:               9.273ns  (36.6% logic, 63.4% route), 10 logic levels.

 Constraint Details:

      9.273ns physical path delay ADCStateMachine_2/SLICE_226 to ADCStateMachine_2/SLICE_328 meets
     11.111ns delay constraint less
     -2.203ns skew and
      0.650ns LSRREC_SET requirement (totaling 12.664ns) by 3.391ns

 Physical Path Details:

      Data path ADCStateMachine_2/SLICE_226 to ADCStateMachine_2/SLICE_328:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.560     R9C14C.CLK to      R9C14C.Q0 ADCStateMachine_2/SLICE_226 (from IfClockxCI_c)
ROUTE         9     2.357      R9C14C.Q0 to     R10C12C.A0 ADCStateMachine_2/CountColxDP[4]
A0TOFCO_DE  ---     0.882     R10C12C.A0 to    R10C12C.FCO ADCStateMachine_2/SLICE_55
ROUTE         1     0.000    R10C12C.FCO to    R10C12D.FCI ADCStateMachine_2/un6_usecxei_cry_5
FCITOFCO_D  ---     0.141    R10C12D.FCI to    R10C12D.FCO ADCStateMachine_2/SLICE_54
ROUTE         1     0.000    R10C12D.FCO to    R10C13A.FCI ADCStateMachine_2/un6_usecxei_cry_7
FCITOFCO_D  ---     0.141    R10C13A.FCI to    R10C13A.FCO ADCStateMachine_2/SLICE_53
ROUTE         1     0.000    R10C13A.FCO to    R10C13B.FCI ADCStateMachine_2/un6_usecxei_cry_9
FCITOFCO_D  ---     0.141    R10C13B.FCI to    R10C13B.FCO ADCStateMachine_2/SLICE_52
ROUTE         1     0.000    R10C13B.FCO to    R10C13C.FCI ADCStateMachine_2/un6_usecxei_cry_11
FCITOFCO_D  ---     0.141    R10C13C.FCI to    R10C13C.FCO ADCStateMachine_2/SLICE_51
ROUTE         1     0.000    R10C13C.FCO to    R10C13D.FCI ADCStateMachine_2/un6_usecxei_cry_13
FCITOFCO_D  ---     0.141    R10C13D.FCI to    R10C13D.FCO ADCStateMachine_2/SLICE_50
ROUTE         1     0.000    R10C13D.FCO to    R10C14A.FCI ADCStateMachine_2/un6_usecxei_cry_15
FCITOCOUT_  ---     0.504    R10C14A.FCI to   R10C14A.OFX1 ADCStateMachine_2/SLICE_49
ROUTE         2     1.561   R10C14A.OFX1 to     R12C15D.B0 ADCStateMachine_2/un6_usecxei
CTOF_DEL    ---     0.371     R12C15D.B0 to     R12C15D.F0 SLICE_618
ROUTE         2     0.320     R12C15D.F0 to     R12C16A.D1 ADCStateMachine_2/un15_usecxei_cry_16_0_RNIHVDP
CTOF_DEL    ---     0.371     R12C16A.D1 to     R12C16A.F1 ADCStateMachine_2/SLICE_340
ROUTE         2     1.642     R12C16A.F1 to    R11C13B.LSR ADCStateMachine_2/StateColxDN_2_sqmuxa_2 (to ADCStateMachine_2/StateColxDP[17])
                  --------
                    9.273   (36.6% logic, 63.4% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path IfClockxCI to ADCStateMachine_2/SLICE_226:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        79     1.835       A9.PADDI to     R9C14C.CLK IfClockxCI_c
                  --------
                    2.898   (36.7% logic, 63.3% route), 1 logic levels.

      Destination Clock Path IfClockxCI to ADCStateMachine_2/SLICE_328:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        79     1.835       A9.PADDI to    R12C14C.CLK IfClockxCI_c
REG_DEL     ---     0.560    R12C14C.CLK to     R12C14C.Q0 ADCStateMachine_2/SLICE_342
ROUTE        29     1.643     R12C14C.Q0 to    R11C13B.CLK ADCStateMachine_2/StateColxDP[17]
                  --------
                    5.101   (31.8% logic, 68.2% route), 2 logic levels.


Passed: The following path meets requirements by 3.492ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADCStateMachine_2/CountColxDP[1]  (from IfClockxCI_c +)
   Destination:    FF         Data in        ADCStateMachine_2/NoBxS  (to ADCStateMachine_2/StateColxDP[17] +)

   Delay:               9.172ns  (38.8% logic, 61.2% route), 12 logic levels.

 Constraint Details:

      9.172ns physical path delay ADCStateMachine_2/SLICE_228 to ADCStateMachine_2/SLICE_328 meets
     11.111ns delay constraint less
     -2.203ns skew and
      0.650ns LSRREC_SET requirement (totaling 12.664ns) by 3.492ns

 Physical Path Details:

      Data path ADCStateMachine_2/SLICE_228 to ADCStateMachine_2/SLICE_328:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.560     R9C14A.CLK to      R9C14A.Q1 ADCStateMachine_2/SLICE_228 (from IfClockxCI_c)
ROUTE         9     1.925      R9C14A.Q1 to      R8C12A.A1 ADCStateMachine_2/CountColxDP[1]
A1TOFCO_DE  ---     0.766      R8C12A.A1 to     R8C12A.FCO ADCStateMachine_2/SLICE_102
ROUTE         1     0.000     R8C12A.FCO to     R8C12B.FCI ADCStateMachine_2/un15_usecxei_cry_1
FCITOFCO_D  ---     0.141     R8C12B.FCI to     R8C12B.FCO ADCStateMachine_2/SLICE_101
ROUTE         1     0.000     R8C12B.FCO to     R8C12C.FCI ADCStateMachine_2/un15_usecxei_cry_3
FCITOFCO_D  ---     0.141     R8C12C.FCI to     R8C12C.FCO ADCStateMachine_2/SLICE_100
ROUTE         1     0.000     R8C12C.FCO to     R8C12D.FCI ADCStateMachine_2/un15_usecxei_cry_5
FCITOFCO_D  ---     0.141     R8C12D.FCI to     R8C12D.FCO ADCStateMachine_2/SLICE_99
ROUTE         1     0.000     R8C12D.FCO to     R8C13A.FCI ADCStateMachine_2/un15_usecxei_cry_7
FCITOFCO_D  ---     0.141     R8C13A.FCI to     R8C13A.FCO ADCStateMachine_2/SLICE_98
ROUTE         1     0.000     R8C13A.FCO to     R8C13B.FCI ADCStateMachine_2/un15_usecxei_cry_9
FCITOFCO_D  ---     0.141     R8C13B.FCI to     R8C13B.FCO ADCStateMachine_2/SLICE_97
ROUTE         1     0.000     R8C13B.FCO to     R8C13C.FCI ADCStateMachine_2/un15_usecxei_cry_11
FCITOFCO_D  ---     0.141     R8C13C.FCI to     R8C13C.FCO ADCStateMachine_2/SLICE_96
ROUTE         1     0.000     R8C13C.FCO to     R8C13D.FCI ADCStateMachine_2/un15_usecxei_cry_13
FCITOFCO_D  ---     0.141     R8C13D.FCI to     R8C13D.FCO ADCStateMachine_2/SLICE_95
ROUTE         1     0.000     R8C13D.FCO to     R8C14A.FCI ADCStateMachine_2/un15_usecxei_cry_15
FCITOCOUT_  ---     0.504     R8C14A.FCI to    R8C14A.OFX1 ADCStateMachine_2/SLICE_94
ROUTE         2     1.726    R8C14A.OFX1 to     R12C15D.D0 ADCStateMachine_2/un15_usecxei
CTOF_DEL    ---     0.371     R12C15D.D0 to     R12C15D.F0 SLICE_618
ROUTE         2     0.320     R12C15D.F0 to     R12C16A.D1 ADCStateMachine_2/un15_usecxei_cry_16_0_RNIHVDP
CTOF_DEL    ---     0.371     R12C16A.D1 to     R12C16A.F1 ADCStateMachine_2/SLICE_340
ROUTE         2     1.642     R12C16A.F1 to    R11C13B.LSR ADCStateMachine_2/StateColxDN_2_sqmuxa_2 (to ADCStateMachine_2/StateColxDP[17])
                  --------
                    9.172   (38.8% logic, 61.2% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path IfClockxCI to ADCStateMachine_2/SLICE_228:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        79     1.835       A9.PADDI to     R9C14A.CLK IfClockxCI_c
                  --------
                    2.898   (36.7% logic, 63.3% route), 1 logic levels.

      Destination Clock Path IfClockxCI to ADCStateMachine_2/SLICE_328:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        79     1.835       A9.PADDI to    R12C14C.CLK IfClockxCI_c
REG_DEL     ---     0.560    R12C14C.CLK to     R12C14C.Q0 ADCStateMachine_2/SLICE_342
ROUTE        29     1.643     R12C14C.Q0 to    R11C13B.CLK ADCStateMachine_2/StateColxDP[17]
                  --------
                    5.101   (31.8% logic, 68.2% route), 2 logic levels.


Passed: The following path meets requirements by 3.494ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADCStateMachine_2/CountColxDP[1]  (from IfClockxCI_c +)
   Destination:    FF         Data in        ADCStateMachine_2/NoBxS  (to ADCStateMachine_2/StateColxDP[17] +)

   Delay:               9.170ns  (38.8% logic, 61.2% route), 12 logic levels.

 Constraint Details:

      9.170ns physical path delay ADCStateMachine_2/SLICE_228 to ADCStateMachine_2/SLICE_328 meets
     11.111ns delay constraint less
     -2.203ns skew and
      0.650ns LSRREC_SET requirement (totaling 12.664ns) by 3.494ns

 Physical Path Details:

      Data path ADCStateMachine_2/SLICE_228 to ADCStateMachine_2/SLICE_328:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.560     R9C14A.CLK to      R9C14A.Q1 ADCStateMachine_2/SLICE_228 (from IfClockxCI_c)
ROUTE         9     2.088      R9C14A.Q1 to     R10C12A.B1 ADCStateMachine_2/CountColxDP[1]
B1TOFCO_DE  ---     0.766     R10C12A.B1 to    R10C12A.FCO ADCStateMachine_2/SLICE_57
ROUTE         1     0.000    R10C12A.FCO to    R10C12B.FCI ADCStateMachine_2/un6_usecxei_cry_1
FCITOFCO_D  ---     0.141    R10C12B.FCI to    R10C12B.FCO ADCStateMachine_2/SLICE_56
ROUTE         1     0.000    R10C12B.FCO to    R10C12C.FCI ADCStateMachine_2/un6_usecxei_cry_3
FCITOFCO_D  ---     0.141    R10C12C.FCI to    R10C12C.FCO ADCStateMachine_2/SLICE_55
ROUTE         1     0.000    R10C12C.FCO to    R10C12D.FCI ADCStateMachine_2/un6_usecxei_cry_5
FCITOFCO_D  ---     0.141    R10C12D.FCI to    R10C12D.FCO ADCStateMachine_2/SLICE_54
ROUTE         1     0.000    R10C12D.FCO to    R10C13A.FCI ADCStateMachine_2/un6_usecxei_cry_7
FCITOFCO_D  ---     0.141    R10C13A.FCI to    R10C13A.FCO ADCStateMachine_2/SLICE_53
ROUTE         1     0.000    R10C13A.FCO to    R10C13B.FCI ADCStateMachine_2/un6_usecxei_cry_9
FCITOFCO_D  ---     0.141    R10C13B.FCI to    R10C13B.FCO ADCStateMachine_2/SLICE_52
ROUTE         1     0.000    R10C13B.FCO to    R10C13C.FCI ADCStateMachine_2/un6_usecxei_cry_11
FCITOFCO_D  ---     0.141    R10C13C.FCI to    R10C13C.FCO ADCStateMachine_2/SLICE_51
ROUTE         1     0.000    R10C13C.FCO to    R10C13D.FCI ADCStateMachine_2/un6_usecxei_cry_13
FCITOFCO_D  ---     0.141    R10C13D.FCI to    R10C13D.FCO ADCStateMachine_2/SLICE_50
ROUTE         1     0.000    R10C13D.FCO to    R10C14A.FCI ADCStateMachine_2/un6_usecxei_cry_15
FCITOCOUT_  ---     0.504    R10C14A.FCI to   R10C14A.OFX1 ADCStateMachine_2/SLICE_49
ROUTE         2     1.561   R10C14A.OFX1 to     R12C15D.B0 ADCStateMachine_2/un6_usecxei
CTOF_DEL    ---     0.371     R12C15D.B0 to     R12C15D.F0 SLICE_618
ROUTE         2     0.320     R12C15D.F0 to     R12C16A.D1 ADCStateMachine_2/un15_usecxei_cry_16_0_RNIHVDP
CTOF_DEL    ---     0.371     R12C16A.D1 to     R12C16A.F1 ADCStateMachine_2/SLICE_340
ROUTE         2     1.642     R12C16A.F1 to    R11C13B.LSR ADCStateMachine_2/StateColxDN_2_sqmuxa_2 (to ADCStateMachine_2/StateColxDP[17])
                  --------
                    9.170   (38.8% logic, 61.2% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path IfClockxCI to ADCStateMachine_2/SLICE_228:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        79     1.835       A9.PADDI to     R9C14A.CLK IfClockxCI_c
                  --------
                    2.898   (36.7% logic, 63.3% route), 1 logic levels.

      Destination Clock Path IfClockxCI to ADCStateMachine_2/SLICE_328:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        79     1.835       A9.PADDI to    R12C14C.CLK IfClockxCI_c
REG_DEL     ---     0.560    R12C14C.CLK to     R12C14C.Q0 ADCStateMachine_2/SLICE_342
ROUTE        29     1.643     R12C14C.Q0 to    R11C13B.CLK ADCStateMachine_2/StateColxDP[17]
                  --------
                    5.101   (31.8% logic, 68.2% route), 2 logic levels.


Passed: The following path meets requirements by 3.528ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADCStateMachine_2/CountColxDP[7]  (from IfClockxCI_c +)
   Destination:    FF         Data in        ADCStateMachine_2/NoBxS  (to ADCStateMachine_2/StateColxDP[17] +)

   Delay:               9.136ns  (34.3% logic, 65.7% route), 9 logic levels.

 Constraint Details:

      9.136ns physical path delay ADCStateMachine_2/SLICE_225 to ADCStateMachine_2/SLICE_328 meets
     11.111ns delay constraint less
     -2.203ns skew and
      0.650ns LSRREC_SET requirement (totaling 12.664ns) by 3.528ns

 Physical Path Details:

      Data path ADCStateMachine_2/SLICE_225 to ADCStateMachine_2/SLICE_328:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.560     R9C14D.CLK to      R9C14D.Q1 ADCStateMachine_2/SLICE_225 (from IfClockxCI_c)
ROUTE        10     2.477      R9C14D.Q1 to     R10C12D.A1 ADCStateMachine_2/CountColxDP[7]
A1TOFCO_DE  ---     0.766     R10C12D.A1 to    R10C12D.FCO ADCStateMachine_2/SLICE_54
ROUTE         1     0.000    R10C12D.FCO to    R10C13A.FCI ADCStateMachine_2/un6_usecxei_cry_7
FCITOFCO_D  ---     0.141    R10C13A.FCI to    R10C13A.FCO ADCStateMachine_2/SLICE_53
ROUTE         1     0.000    R10C13A.FCO to    R10C13B.FCI ADCStateMachine_2/un6_usecxei_cry_9
FCITOFCO_D  ---     0.141    R10C13B.FCI to    R10C13B.FCO ADCStateMachine_2/SLICE_52
ROUTE         1     0.000    R10C13B.FCO to    R10C13C.FCI ADCStateMachine_2/un6_usecxei_cry_11
FCITOFCO_D  ---     0.141    R10C13C.FCI to    R10C13C.FCO ADCStateMachine_2/SLICE_51
ROUTE         1     0.000    R10C13C.FCO to    R10C13D.FCI ADCStateMachine_2/un6_usecxei_cry_13
FCITOFCO_D  ---     0.141    R10C13D.FCI to    R10C13D.FCO ADCStateMachine_2/SLICE_50
ROUTE         1     0.000    R10C13D.FCO to    R10C14A.FCI ADCStateMachine_2/un6_usecxei_cry_15
FCITOCOUT_  ---     0.504    R10C14A.FCI to   R10C14A.OFX1 ADCStateMachine_2/SLICE_49
ROUTE         2     1.561   R10C14A.OFX1 to     R12C15D.B0 ADCStateMachine_2/un6_usecxei
CTOF_DEL    ---     0.371     R12C15D.B0 to     R12C15D.F0 SLICE_618
ROUTE         2     0.320     R12C15D.F0 to     R12C16A.D1 ADCStateMachine_2/un15_usecxei_cry_16_0_RNIHVDP
CTOF_DEL    ---     0.371     R12C16A.D1 to     R12C16A.F1 ADCStateMachine_2/SLICE_340
ROUTE         2     1.642     R12C16A.F1 to    R11C13B.LSR ADCStateMachine_2/StateColxDN_2_sqmuxa_2 (to ADCStateMachine_2/StateColxDP[17])
                  --------
                    9.136   (34.3% logic, 65.7% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path IfClockxCI to ADCStateMachine_2/SLICE_225:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        79     1.835       A9.PADDI to     R9C14D.CLK IfClockxCI_c
                  --------
                    2.898   (36.7% logic, 63.3% route), 1 logic levels.

      Destination Clock Path IfClockxCI to ADCStateMachine_2/SLICE_328:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        79     1.835       A9.PADDI to    R12C14C.CLK IfClockxCI_c
REG_DEL     ---     0.560    R12C14C.CLK to     R12C14C.Q0 ADCStateMachine_2/SLICE_342
ROUTE        29     1.643     R12C14C.Q0 to    R11C13B.CLK ADCStateMachine_2/StateColxDP[17]
                  --------
                    5.101   (31.8% logic, 68.2% route), 2 logic levels.


Passed: The following path meets requirements by 3.635ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADCStateMachine_2/CountColxDP[6]  (from IfClockxCI_c +)
   Destination:    FF         Data in        ADCStateMachine_2/NoBxS  (to ADCStateMachine_2/StateColxDP[17] +)

   Delay:               9.029ns  (36.0% logic, 64.0% route), 9 logic levels.

 Constraint Details:

      9.029ns physical path delay ADCStateMachine_2/SLICE_225 to ADCStateMachine_2/SLICE_328 meets
     11.111ns delay constraint less
     -2.203ns skew and
      0.650ns LSRREC_SET requirement (totaling 12.664ns) by 3.635ns

 Physical Path Details:

      Data path ADCStateMachine_2/SLICE_225 to ADCStateMachine_2/SLICE_328:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.560     R9C14D.CLK to      R9C14D.Q0 ADCStateMachine_2/SLICE_225 (from IfClockxCI_c)
ROUTE        10     2.089      R9C14D.Q0 to      R8C12D.A0 ADCStateMachine_2/CountColxDP[6]
A0TOFCO_DE  ---     0.882      R8C12D.A0 to     R8C12D.FCO ADCStateMachine_2/SLICE_99
ROUTE         1     0.000     R8C12D.FCO to     R8C13A.FCI ADCStateMachine_2/un15_usecxei_cry_7
FCITOFCO_D  ---     0.141     R8C13A.FCI to     R8C13A.FCO ADCStateMachine_2/SLICE_98
ROUTE         1     0.000     R8C13A.FCO to     R8C13B.FCI ADCStateMachine_2/un15_usecxei_cry_9
FCITOFCO_D  ---     0.141     R8C13B.FCI to     R8C13B.FCO ADCStateMachine_2/SLICE_97
ROUTE         1     0.000     R8C13B.FCO to     R8C13C.FCI ADCStateMachine_2/un15_usecxei_cry_11
FCITOFCO_D  ---     0.141     R8C13C.FCI to     R8C13C.FCO ADCStateMachine_2/SLICE_96
ROUTE         1     0.000     R8C13C.FCO to     R8C13D.FCI ADCStateMachine_2/un15_usecxei_cry_13
FCITOFCO_D  ---     0.141     R8C13D.FCI to     R8C13D.FCO ADCStateMachine_2/SLICE_95
ROUTE         1     0.000     R8C13D.FCO to     R8C14A.FCI ADCStateMachine_2/un15_usecxei_cry_15
FCITOCOUT_  ---     0.504     R8C14A.FCI to    R8C14A.OFX1 ADCStateMachine_2/SLICE_94
ROUTE         2     1.726    R8C14A.OFX1 to     R12C15D.D0 ADCStateMachine_2/un15_usecxei
CTOF_DEL    ---     0.371     R12C15D.D0 to     R12C15D.F0 SLICE_618
ROUTE         2     0.320     R12C15D.F0 to     R12C16A.D1 ADCStateMachine_2/un15_usecxei_cry_16_0_RNIHVDP
CTOF_DEL    ---     0.371     R12C16A.D1 to     R12C16A.F1 ADCStateMachine_2/SLICE_340
ROUTE         2     1.642     R12C16A.F1 to    R11C13B.LSR ADCStateMachine_2/StateColxDN_2_sqmuxa_2 (to ADCStateMachine_2/StateColxDP[17])
                  --------
                    9.029   (36.0% logic, 64.0% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path IfClockxCI to ADCStateMachine_2/SLICE_225:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        79     1.835       A9.PADDI to     R9C14D.CLK IfClockxCI_c
                  --------
                    2.898   (36.7% logic, 63.3% route), 1 logic levels.

      Destination Clock Path IfClockxCI to ADCStateMachine_2/SLICE_328:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        79     1.835       A9.PADDI to    R12C14C.CLK IfClockxCI_c
REG_DEL     ---     0.560    R12C14C.CLK to     R12C14C.Q0 ADCStateMachine_2/SLICE_342
ROUTE        29     1.643     R12C14C.Q0 to    R11C13B.CLK ADCStateMachine_2/StateColxDP[17]
                  --------
                    5.101   (31.8% logic, 68.2% route), 2 logic levels.


Passed: The following path meets requirements by 3.635ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADCStateMachine_2/CountColxDP[7]  (from IfClockxCI_c +)
   Destination:    FF         Data in        ADCStateMachine_2/NoBxS  (to ADCStateMachine_2/StateColxDP[17] +)

   Delay:               9.029ns  (34.7% logic, 65.3% route), 9 logic levels.

 Constraint Details:

      9.029ns physical path delay ADCStateMachine_2/SLICE_225 to ADCStateMachine_2/SLICE_328 meets
     11.111ns delay constraint less
     -2.203ns skew and
      0.650ns LSRREC_SET requirement (totaling 12.664ns) by 3.635ns

 Physical Path Details:

      Data path ADCStateMachine_2/SLICE_225 to ADCStateMachine_2/SLICE_328:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.560     R9C14D.CLK to      R9C14D.Q1 ADCStateMachine_2/SLICE_225 (from IfClockxCI_c)
ROUTE        10     2.205      R9C14D.Q1 to      R8C12D.B1 ADCStateMachine_2/CountColxDP[7]
B1TOFCO_DE  ---     0.766      R8C12D.B1 to     R8C12D.FCO ADCStateMachine_2/SLICE_99
ROUTE         1     0.000     R8C12D.FCO to     R8C13A.FCI ADCStateMachine_2/un15_usecxei_cry_7
FCITOFCO_D  ---     0.141     R8C13A.FCI to     R8C13A.FCO ADCStateMachine_2/SLICE_98
ROUTE         1     0.000     R8C13A.FCO to     R8C13B.FCI ADCStateMachine_2/un15_usecxei_cry_9
FCITOFCO_D  ---     0.141     R8C13B.FCI to     R8C13B.FCO ADCStateMachine_2/SLICE_97
ROUTE         1     0.000     R8C13B.FCO to     R8C13C.FCI ADCStateMachine_2/un15_usecxei_cry_11
FCITOFCO_D  ---     0.141     R8C13C.FCI to     R8C13C.FCO ADCStateMachine_2/SLICE_96
ROUTE         1     0.000     R8C13C.FCO to     R8C13D.FCI ADCStateMachine_2/un15_usecxei_cry_13
FCITOFCO_D  ---     0.141     R8C13D.FCI to     R8C13D.FCO ADCStateMachine_2/SLICE_95
ROUTE         1     0.000     R8C13D.FCO to     R8C14A.FCI ADCStateMachine_2/un15_usecxei_cry_15
FCITOCOUT_  ---     0.504     R8C14A.FCI to    R8C14A.OFX1 ADCStateMachine_2/SLICE_94
ROUTE         2     1.726    R8C14A.OFX1 to     R12C15D.D0 ADCStateMachine_2/un15_usecxei
CTOF_DEL    ---     0.371     R12C15D.D0 to     R12C15D.F0 SLICE_618
ROUTE         2     0.320     R12C15D.F0 to     R12C16A.D1 ADCStateMachine_2/un15_usecxei_cry_16_0_RNIHVDP
CTOF_DEL    ---     0.371     R12C16A.D1 to     R12C16A.F1 ADCStateMachine_2/SLICE_340
ROUTE         2     1.642     R12C16A.F1 to    R11C13B.LSR ADCStateMachine_2/StateColxDN_2_sqmuxa_2 (to ADCStateMachine_2/StateColxDP[17])
                  --------
                    9.029   (34.7% logic, 65.3% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path IfClockxCI to ADCStateMachine_2/SLICE_225:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        79     1.835       A9.PADDI to     R9C14D.CLK IfClockxCI_c
                  --------
                    2.898   (36.7% logic, 63.3% route), 1 logic levels.

      Destination Clock Path IfClockxCI to ADCStateMachine_2/SLICE_328:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        79     1.835       A9.PADDI to    R12C14C.CLK IfClockxCI_c
REG_DEL     ---     0.560    R12C14C.CLK to     R12C14C.Q0 ADCStateMachine_2/SLICE_342
ROUTE        29     1.643     R12C14C.Q0 to    R11C13B.CLK ADCStateMachine_2/StateColxDP[17]
                  --------
                    5.101   (31.8% logic, 68.2% route), 2 logic levels.


Passed: The following path meets requirements by 3.780ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADCStateMachine_2/CountColxDP[9]  (from IfClockxCI_c +)
   Destination:    FF         Data in        ADCStateMachine_2/NoBxS  (to ADCStateMachine_2/StateColxDP[17] +)

   Delay:               8.884ns  (33.7% logic, 66.3% route), 8 logic levels.

 Constraint Details:

      8.884ns physical path delay ADCStateMachine_2/SLICE_224 to ADCStateMachine_2/SLICE_328 meets
     11.111ns delay constraint less
     -2.203ns skew and
      0.650ns LSRREC_SET requirement (totaling 12.664ns) by 3.780ns

 Physical Path Details:

      Data path ADCStateMachine_2/SLICE_224 to ADCStateMachine_2/SLICE_328:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.560     R9C15A.CLK to      R9C15A.Q1 ADCStateMachine_2/SLICE_224 (from IfClockxCI_c)
ROUTE        10     2.366      R9C15A.Q1 to     R10C13A.A1 ADCStateMachine_2/CountColxDP[9]
A1TOFCO_DE  ---     0.766     R10C13A.A1 to    R10C13A.FCO ADCStateMachine_2/SLICE_53
ROUTE         1     0.000    R10C13A.FCO to    R10C13B.FCI ADCStateMachine_2/un6_usecxei_cry_9
FCITOFCO_D  ---     0.141    R10C13B.FCI to    R10C13B.FCO ADCStateMachine_2/SLICE_52
ROUTE         1     0.000    R10C13B.FCO to    R10C13C.FCI ADCStateMachine_2/un6_usecxei_cry_11
FCITOFCO_D  ---     0.141    R10C13C.FCI to    R10C13C.FCO ADCStateMachine_2/SLICE_51
ROUTE         1     0.000    R10C13C.FCO to    R10C13D.FCI ADCStateMachine_2/un6_usecxei_cry_13
FCITOFCO_D  ---     0.141    R10C13D.FCI to    R10C13D.FCO ADCStateMachine_2/SLICE_50
ROUTE         1     0.000    R10C13D.FCO to    R10C14A.FCI ADCStateMachine_2/un6_usecxei_cry_15
FCITOCOUT_  ---     0.504    R10C14A.FCI to   R10C14A.OFX1 ADCStateMachine_2/SLICE_49
ROUTE         2     1.561   R10C14A.OFX1 to     R12C15D.B0 ADCStateMachine_2/un6_usecxei
CTOF_DEL    ---     0.371     R12C15D.B0 to     R12C15D.F0 SLICE_618
ROUTE         2     0.320     R12C15D.F0 to     R12C16A.D1 ADCStateMachine_2/un15_usecxei_cry_16_0_RNIHVDP
CTOF_DEL    ---     0.371     R12C16A.D1 to     R12C16A.F1 ADCStateMachine_2/SLICE_340
ROUTE         2     1.642     R12C16A.F1 to    R11C13B.LSR ADCStateMachine_2/StateColxDN_2_sqmuxa_2 (to ADCStateMachine_2/StateColxDP[17])
                  --------
                    8.884   (33.7% logic, 66.3% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path IfClockxCI to ADCStateMachine_2/SLICE_224:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        79     1.835       A9.PADDI to     R9C15A.CLK IfClockxCI_c
                  --------
                    2.898   (36.7% logic, 63.3% route), 1 logic levels.

      Destination Clock Path IfClockxCI to ADCStateMachine_2/SLICE_328:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        79     1.835       A9.PADDI to    R12C14C.CLK IfClockxCI_c
REG_DEL     ---     0.560    R12C14C.CLK to     R12C14C.Q0 ADCStateMachine_2/SLICE_342
ROUTE        29     1.643     R12C14C.Q0 to    R11C13B.CLK ADCStateMachine_2/StateColxDP[17]
                  --------
                    5.101   (31.8% logic, 68.2% route), 2 logic levels.


Passed: The following path meets requirements by 3.831ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADCStateMachine_2/CountColxDP[2]  (from IfClockxCI_c +)
   Destination:    FF         Data in        ADCStateMachine_2/NoBxS  (to ADCStateMachine_2/StateColxDP[17] +)

   Delay:               8.833ns  (40.0% logic, 60.0% route), 11 logic levels.

 Constraint Details:

      8.833ns physical path delay ADCStateMachine_2/SLICE_227 to ADCStateMachine_2/SLICE_328 meets
     11.111ns delay constraint less
     -2.203ns skew and
      0.650ns LSRREC_SET requirement (totaling 12.664ns) by 3.831ns

 Physical Path Details:

      Data path ADCStateMachine_2/SLICE_227 to ADCStateMachine_2/SLICE_328:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.560     R9C14B.CLK to      R9C14B.Q0 ADCStateMachine_2/SLICE_227 (from IfClockxCI_c)
ROUTE         9     1.611      R9C14B.Q0 to      R8C12B.B0 ADCStateMachine_2/CountColxDP[2]
B0TOFCO_DE  ---     0.882      R8C12B.B0 to     R8C12B.FCO ADCStateMachine_2/SLICE_101
ROUTE         1     0.000     R8C12B.FCO to     R8C12C.FCI ADCStateMachine_2/un15_usecxei_cry_3
FCITOFCO_D  ---     0.141     R8C12C.FCI to     R8C12C.FCO ADCStateMachine_2/SLICE_100
ROUTE         1     0.000     R8C12C.FCO to     R8C12D.FCI ADCStateMachine_2/un15_usecxei_cry_5
FCITOFCO_D  ---     0.141     R8C12D.FCI to     R8C12D.FCO ADCStateMachine_2/SLICE_99
ROUTE         1     0.000     R8C12D.FCO to     R8C13A.FCI ADCStateMachine_2/un15_usecxei_cry_7
FCITOFCO_D  ---     0.141     R8C13A.FCI to     R8C13A.FCO ADCStateMachine_2/SLICE_98
ROUTE         1     0.000     R8C13A.FCO to     R8C13B.FCI ADCStateMachine_2/un15_usecxei_cry_9
FCITOFCO_D  ---     0.141     R8C13B.FCI to     R8C13B.FCO ADCStateMachine_2/SLICE_97
ROUTE         1     0.000     R8C13B.FCO to     R8C13C.FCI ADCStateMachine_2/un15_usecxei_cry_11
FCITOFCO_D  ---     0.141     R8C13C.FCI to     R8C13C.FCO ADCStateMachine_2/SLICE_96
ROUTE         1     0.000     R8C13C.FCO to     R8C13D.FCI ADCStateMachine_2/un15_usecxei_cry_13
FCITOFCO_D  ---     0.141     R8C13D.FCI to     R8C13D.FCO ADCStateMachine_2/SLICE_95
ROUTE         1     0.000     R8C13D.FCO to     R8C14A.FCI ADCStateMachine_2/un15_usecxei_cry_15
FCITOCOUT_  ---     0.504     R8C14A.FCI to    R8C14A.OFX1 ADCStateMachine_2/SLICE_94
ROUTE         2     1.726    R8C14A.OFX1 to     R12C15D.D0 ADCStateMachine_2/un15_usecxei
CTOF_DEL    ---     0.371     R12C15D.D0 to     R12C15D.F0 SLICE_618
ROUTE         2     0.320     R12C15D.F0 to     R12C16A.D1 ADCStateMachine_2/un15_usecxei_cry_16_0_RNIHVDP
CTOF_DEL    ---     0.371     R12C16A.D1 to     R12C16A.F1 ADCStateMachine_2/SLICE_340
ROUTE         2     1.642     R12C16A.F1 to    R11C13B.LSR ADCStateMachine_2/StateColxDN_2_sqmuxa_2 (to ADCStateMachine_2/StateColxDP[17])
                  --------
                    8.833   (40.0% logic, 60.0% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path IfClockxCI to ADCStateMachine_2/SLICE_227:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        79     1.835       A9.PADDI to     R9C14B.CLK IfClockxCI_c
                  --------
                    2.898   (36.7% logic, 63.3% route), 1 logic levels.

      Destination Clock Path IfClockxCI to ADCStateMachine_2/SLICE_328:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        79     1.835       A9.PADDI to    R12C14C.CLK IfClockxCI_c
REG_DEL     ---     0.560    R12C14C.CLK to     R12C14C.Q0 ADCStateMachine_2/SLICE_342
ROUTE        29     1.643     R12C14C.Q0 to    R11C13B.CLK ADCStateMachine_2/StateColxDP[17]
                  --------
                    5.101   (31.8% logic, 68.2% route), 2 logic levels.


Passed: The following path meets requirements by 3.834ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADCStateMachine_2/CountColxDP[10]  (from IfClockxCI_c +)
   Destination:    FF         Data in        ADCStateMachine_2/NoBxS  (to ADCStateMachine_2/StateColxDP[17] +)

   Delay:               8.830ns  (33.6% logic, 66.4% route), 7 logic levels.

 Constraint Details:

      8.830ns physical path delay ADCStateMachine_2/SLICE_223 to ADCStateMachine_2/SLICE_328 meets
     11.111ns delay constraint less
     -2.203ns skew and
      0.650ns LSRREC_SET requirement (totaling 12.664ns) by 3.834ns

 Physical Path Details:

      Data path ADCStateMachine_2/SLICE_223 to ADCStateMachine_2/SLICE_328:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.560     R9C15B.CLK to      R9C15B.Q0 ADCStateMachine_2/SLICE_223 (from IfClockxCI_c)
ROUTE        10     2.172      R9C15B.Q0 to      R8C13B.B0 ADCStateMachine_2/CountColxDP[10]
B0TOFCO_DE  ---     0.882      R8C13B.B0 to     R8C13B.FCO ADCStateMachine_2/SLICE_97
ROUTE         1     0.000     R8C13B.FCO to     R8C13C.FCI ADCStateMachine_2/un15_usecxei_cry_11
FCITOFCO_D  ---     0.141     R8C13C.FCI to     R8C13C.FCO ADCStateMachine_2/SLICE_96
ROUTE         1     0.000     R8C13C.FCO to     R8C13D.FCI ADCStateMachine_2/un15_usecxei_cry_13
FCITOFCO_D  ---     0.141     R8C13D.FCI to     R8C13D.FCO ADCStateMachine_2/SLICE_95
ROUTE         1     0.000     R8C13D.FCO to     R8C14A.FCI ADCStateMachine_2/un15_usecxei_cry_15
FCITOCOUT_  ---     0.504     R8C14A.FCI to    R8C14A.OFX1 ADCStateMachine_2/SLICE_94
ROUTE         2     1.726    R8C14A.OFX1 to     R12C15D.D0 ADCStateMachine_2/un15_usecxei
CTOF_DEL    ---     0.371     R12C15D.D0 to     R12C15D.F0 SLICE_618
ROUTE         2     0.320     R12C15D.F0 to     R12C16A.D1 ADCStateMachine_2/un15_usecxei_cry_16_0_RNIHVDP
CTOF_DEL    ---     0.371     R12C16A.D1 to     R12C16A.F1 ADCStateMachine_2/SLICE_340
ROUTE         2     1.642     R12C16A.F1 to    R11C13B.LSR ADCStateMachine_2/StateColxDN_2_sqmuxa_2 (to ADCStateMachine_2/StateColxDP[17])
                  --------
                    8.830   (33.6% logic, 66.4% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path IfClockxCI to ADCStateMachine_2/SLICE_223:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        79     1.835       A9.PADDI to     R9C15B.CLK IfClockxCI_c
                  --------
                    2.898   (36.7% logic, 63.3% route), 1 logic levels.

      Destination Clock Path IfClockxCI to ADCStateMachine_2/SLICE_328:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        79     1.835       A9.PADDI to    R12C14C.CLK IfClockxCI_c
REG_DEL     ---     0.560    R12C14C.CLK to     R12C14C.Q0 ADCStateMachine_2/SLICE_342
ROUTE        29     1.643     R12C14C.Q0 to    R11C13B.CLK ADCStateMachine_2/StateColxDP[17]
                  --------
                    5.101   (31.8% logic, 68.2% route), 2 logic levels.

Report:  120.467MHz is the maximum frequency for this preference.


================================================================================
Preference: CLOCK_TO_OUT GROUP "FX2FifoData" 20.000000 ns MIN 0.000000 ns CLKPORT "IfClockxCI" ;
            16 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 8.407ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FIFO8KA    Port           uFifo/AERfifo_1_0(ASIC)  (from IfClockxCI_c +)
   Destination:    Port       Pad            FX2FifoDataxDIO[15]

   Data Path Delay:     8.393ns  (61.4% logic, 38.6% route), 2 logic levels.

   Clock Path Delay:    3.200ns  (33.2% logic, 66.8% route), 1 logic levels.

 Constraint Details:
      3.200ns delay IfClockxCI to uFifo/AERfifo_1_0 and
      8.393ns delay uFifo/AERfifo_1_0 to FX2FifoDataxDIO[15] (totaling 11.593ns) meets
     20.000ns offset IfClockxCI to FX2FifoDataxDIO[15] by 8.407ns

 Physical Path Details:

      Clock path IfClockxCI to uFifo/AERfifo_1_0:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        79     2.137       A9.PADDI to  EBR_R9C1.CLKR IfClockxCI_c
                  --------
                    3.200   (33.2% logic, 66.8% route), 1 logic levels.

      Data path uFifo/AERfifo_1_0 to FX2FifoDataxDIO[15]:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     3.171  EBR_R9C1.CLKR to   EBR_R9C1.DO6 uFifo/AERfifo_1_0 (from IfClockxCI_c)
ROUTE         1     3.241   EBR_R9C1.DO6 to       B5.PADDO FX2FifoDataxDIO_c[15]
DOPAD_DEL   ---     1.981       B5.PADDO to         B5.PAD FX2FifoDataxDIO[15]
                  --------
                    8.393   (61.4% logic, 38.6% route), 2 logic levels.


Passed:  The following path meets requirements by 8.445ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FIFO8KA    Port           uFifo/AERfifo_1_0(ASIC)  (from IfClockxCI_c +)
   Destination:    Port       Pad            FX2FifoDataxDIO[13]

   Data Path Delay:     8.355ns  (61.7% logic, 38.3% route), 2 logic levels.

   Clock Path Delay:    3.200ns  (33.2% logic, 66.8% route), 1 logic levels.

 Constraint Details:
      3.200ns delay IfClockxCI to uFifo/AERfifo_1_0 and
      8.355ns delay uFifo/AERfifo_1_0 to FX2FifoDataxDIO[13] (totaling 11.555ns) meets
     20.000ns offset IfClockxCI to FX2FifoDataxDIO[13] by 8.445ns

 Physical Path Details:

      Clock path IfClockxCI to uFifo/AERfifo_1_0:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        79     2.137       A9.PADDI to  EBR_R9C1.CLKR IfClockxCI_c
                  --------
                    3.200   (33.2% logic, 66.8% route), 1 logic levels.

      Data path uFifo/AERfifo_1_0 to FX2FifoDataxDIO[13]:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     3.171  EBR_R9C1.CLKR to   EBR_R9C1.DO4 uFifo/AERfifo_1_0 (from IfClockxCI_c)
ROUTE         1     3.203   EBR_R9C1.DO4 to       B4.PADDO FX2FifoDataxDIO_c[13]
DOPAD_DEL   ---     1.981       B4.PADDO to         B4.PAD FX2FifoDataxDIO[13]
                  --------
                    8.355   (61.7% logic, 38.3% route), 2 logic levels.


Passed:  The following path meets requirements by 8.456ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FIFO8KA    Port           uFifo/AERfifo_1_0(ASIC)  (from IfClockxCI_c +)
   Destination:    Port       Pad            FX2FifoDataxDIO[12]

   Data Path Delay:     8.344ns  (61.7% logic, 38.3% route), 2 logic levels.

   Clock Path Delay:    3.200ns  (33.2% logic, 66.8% route), 1 logic levels.

 Constraint Details:
      3.200ns delay IfClockxCI to uFifo/AERfifo_1_0 and
      8.344ns delay uFifo/AERfifo_1_0 to FX2FifoDataxDIO[12] (totaling 11.544ns) meets
     20.000ns offset IfClockxCI to FX2FifoDataxDIO[12] by 8.456ns

 Physical Path Details:

      Clock path IfClockxCI to uFifo/AERfifo_1_0:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        79     2.137       A9.PADDI to  EBR_R9C1.CLKR IfClockxCI_c
                  --------
                    3.200   (33.2% logic, 66.8% route), 1 logic levels.

      Data path uFifo/AERfifo_1_0 to FX2FifoDataxDIO[12]:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     3.171  EBR_R9C1.CLKR to   EBR_R9C1.DO3 uFifo/AERfifo_1_0 (from IfClockxCI_c)
ROUTE         1     3.192   EBR_R9C1.DO3 to       A3.PADDO FX2FifoDataxDIO_c[12]
DOPAD_DEL   ---     1.981       A3.PADDO to         A3.PAD FX2FifoDataxDIO[12]
                  --------
                    8.344   (61.7% logic, 38.3% route), 2 logic levels.


Passed:  The following path meets requirements by 8.779ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FIFO8KA    Port           uFifo/AERfifo_1_0(ASIC)  (from IfClockxCI_c +)
   Destination:    Port       Pad            FX2FifoDataxDIO[14]

   Data Path Delay:     8.021ns  (64.2% logic, 35.8% route), 2 logic levels.

   Clock Path Delay:    3.200ns  (33.2% logic, 66.8% route), 1 logic levels.

 Constraint Details:
      3.200ns delay IfClockxCI to uFifo/AERfifo_1_0 and
      8.021ns delay uFifo/AERfifo_1_0 to FX2FifoDataxDIO[14] (totaling 11.221ns) meets
     20.000ns offset IfClockxCI to FX2FifoDataxDIO[14] by 8.779ns

 Physical Path Details:

      Clock path IfClockxCI to uFifo/AERfifo_1_0:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        79     2.137       A9.PADDI to  EBR_R9C1.CLKR IfClockxCI_c
                  --------
                    3.200   (33.2% logic, 66.8% route), 1 logic levels.

      Data path uFifo/AERfifo_1_0 to FX2FifoDataxDIO[14]:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     3.171  EBR_R9C1.CLKR to   EBR_R9C1.DO5 uFifo/AERfifo_1_0 (from IfClockxCI_c)
ROUTE         1     2.869   EBR_R9C1.DO5 to       A4.PADDO FX2FifoDataxDIO_c[14]
DOPAD_DEL   ---     1.981       A4.PADDO to         A4.PAD FX2FifoDataxDIO[14]
                  --------
                    8.021   (64.2% logic, 35.8% route), 2 logic levels.


Passed:  The following path meets requirements by 8.919ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FIFO8KA    Port           uFifo/AERfifo_0_1(ASIC)  (from IfClockxCI_c +)
   Destination:    Port       Pad            FX2FifoDataxDIO[2]

   Data Path Delay:     7.881ns  (65.4% logic, 34.6% route), 2 logic levels.

   Clock Path Delay:    3.200ns  (33.2% logic, 66.8% route), 1 logic levels.

 Constraint Details:
      3.200ns delay IfClockxCI to uFifo/AERfifo_0_1 and
      7.881ns delay uFifo/AERfifo_0_1 to FX2FifoDataxDIO[2] (totaling 11.081ns) meets
     20.000ns offset IfClockxCI to FX2FifoDataxDIO[2] by 8.919ns

 Physical Path Details:

      Clock path IfClockxCI to uFifo/AERfifo_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        79     2.137       A9.PADDI to EBR_R13C1.CLKR IfClockxCI_c
                  --------
                    3.200   (33.2% logic, 66.8% route), 1 logic levels.

      Data path uFifo/AERfifo_0_1 to FX2FifoDataxDIO[2]:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     3.171 EBR_R13C1.CLKR to  EBR_R13C1.DO2 uFifo/AERfifo_0_1 (from IfClockxCI_c)
ROUTE         1     2.729  EBR_R13C1.DO2 to       P2.PADDO FX2FifoDataxDIO_c[2]
DOPAD_DEL   ---     1.981       P2.PADDO to         P2.PAD FX2FifoDataxDIO[2]
                  --------
                    7.881   (65.4% logic, 34.6% route), 2 logic levels.


Passed:  The following path meets requirements by 8.923ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FIFO8KA    Port           uFifo/AERfifo_0_1(ASIC)  (from IfClockxCI_c +)
   Destination:    Port       Pad            FX2FifoDataxDIO[8]

   Data Path Delay:     7.877ns  (65.4% logic, 34.6% route), 2 logic levels.

   Clock Path Delay:    3.200ns  (33.2% logic, 66.8% route), 1 logic levels.

 Constraint Details:
      3.200ns delay IfClockxCI to uFifo/AERfifo_0_1 and
      7.877ns delay uFifo/AERfifo_0_1 to FX2FifoDataxDIO[8] (totaling 11.077ns) meets
     20.000ns offset IfClockxCI to FX2FifoDataxDIO[8] by 8.923ns

 Physical Path Details:

      Clock path IfClockxCI to uFifo/AERfifo_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        79     2.137       A9.PADDI to EBR_R13C1.CLKR IfClockxCI_c
                  --------
                    3.200   (33.2% logic, 66.8% route), 1 logic levels.

      Data path uFifo/AERfifo_0_1 to FX2FifoDataxDIO[8]:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     3.171 EBR_R13C1.CLKR to  EBR_R13C1.DO8 uFifo/AERfifo_0_1 (from IfClockxCI_c)
ROUTE         1     2.725  EBR_R13C1.DO8 to       D1.PADDO FX2FifoDataxDIO_c[8]
DOPAD_DEL   ---     1.981       D1.PADDO to         D1.PAD FX2FifoDataxDIO[8]
                  --------
                    7.877   (65.4% logic, 34.6% route), 2 logic levels.


Passed:  The following path meets requirements by 8.923ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FIFO8KA    Port           uFifo/AERfifo_1_0(ASIC)  (from IfClockxCI_c +)
   Destination:    Port       Pad            FX2FifoDataxDIO[11]

   Data Path Delay:     7.877ns  (65.4% logic, 34.6% route), 2 logic levels.

   Clock Path Delay:    3.200ns  (33.2% logic, 66.8% route), 1 logic levels.

 Constraint Details:
      3.200ns delay IfClockxCI to uFifo/AERfifo_1_0 and
      7.877ns delay uFifo/AERfifo_1_0 to FX2FifoDataxDIO[11] (totaling 11.077ns) meets
     20.000ns offset IfClockxCI to FX2FifoDataxDIO[11] by 8.923ns

 Physical Path Details:

      Clock path IfClockxCI to uFifo/AERfifo_1_0:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        79     2.137       A9.PADDI to  EBR_R9C1.CLKR IfClockxCI_c
                  --------
                    3.200   (33.2% logic, 66.8% route), 1 logic levels.

      Data path uFifo/AERfifo_1_0 to FX2FifoDataxDIO[11]:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     3.171  EBR_R9C1.CLKR to   EBR_R9C1.DO2 uFifo/AERfifo_1_0 (from IfClockxCI_c)
ROUTE         1     2.725   EBR_R9C1.DO2 to       C2.PADDO FX2FifoDataxDIO_c[11]
DOPAD_DEL   ---     1.981       C2.PADDO to         C2.PAD FX2FifoDataxDIO[11]
                  --------
                    7.877   (65.4% logic, 34.6% route), 2 logic levels.


Passed:  The following path meets requirements by 8.923ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FIFO8KA    Port           uFifo/AERfifo_1_0(ASIC)  (from IfClockxCI_c +)
   Destination:    Port       Pad            FX2FifoDataxDIO[9]

   Data Path Delay:     7.877ns  (65.4% logic, 34.6% route), 2 logic levels.

   Clock Path Delay:    3.200ns  (33.2% logic, 66.8% route), 1 logic levels.

 Constraint Details:
      3.200ns delay IfClockxCI to uFifo/AERfifo_1_0 and
      7.877ns delay uFifo/AERfifo_1_0 to FX2FifoDataxDIO[9] (totaling 11.077ns) meets
     20.000ns offset IfClockxCI to FX2FifoDataxDIO[9] by 8.923ns

 Physical Path Details:

      Clock path IfClockxCI to uFifo/AERfifo_1_0:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        79     2.137       A9.PADDI to  EBR_R9C1.CLKR IfClockxCI_c
                  --------
                    3.200   (33.2% logic, 66.8% route), 1 logic levels.

      Data path uFifo/AERfifo_1_0 to FX2FifoDataxDIO[9]:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     3.171  EBR_R9C1.CLKR to   EBR_R9C1.DO0 uFifo/AERfifo_1_0 (from IfClockxCI_c)
ROUTE         1     2.725   EBR_R9C1.DO0 to       C3.PADDO FX2FifoDataxDIO_c[9]
DOPAD_DEL   ---     1.981       C3.PADDO to         C3.PAD FX2FifoDataxDIO[9]
                  --------
                    7.877   (65.4% logic, 34.6% route), 2 logic levels.


Passed:  The following path meets requirements by 8.984ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FIFO8KA    Port           uFifo/AERfifo_1_0(ASIC)  (from IfClockxCI_c +)
   Destination:    Port       Pad            FX2FifoDataxDIO[10]

   Data Path Delay:     7.816ns  (65.9% logic, 34.1% route), 2 logic levels.

   Clock Path Delay:    3.200ns  (33.2% logic, 66.8% route), 1 logic levels.

 Constraint Details:
      3.200ns delay IfClockxCI to uFifo/AERfifo_1_0 and
      7.816ns delay uFifo/AERfifo_1_0 to FX2FifoDataxDIO[10] (totaling 11.016ns) meets
     20.000ns offset IfClockxCI to FX2FifoDataxDIO[10] by 8.984ns

 Physical Path Details:

      Clock path IfClockxCI to uFifo/AERfifo_1_0:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        79     2.137       A9.PADDI to  EBR_R9C1.CLKR IfClockxCI_c
                  --------
                    3.200   (33.2% logic, 66.8% route), 1 logic levels.

      Data path uFifo/AERfifo_1_0 to FX2FifoDataxDIO[10]:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     3.171  EBR_R9C1.CLKR to   EBR_R9C1.DO1 uFifo/AERfifo_1_0 (from IfClockxCI_c)
ROUTE         1     2.664   EBR_R9C1.DO1 to       C1.PADDO FX2FifoDataxDIO_c[10]
DOPAD_DEL   ---     1.981       C1.PADDO to         C1.PAD FX2FifoDataxDIO[10]
                  --------
                    7.816   (65.9% logic, 34.1% route), 2 logic levels.


Passed:  The following path meets requirements by 9.476ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FIFO8KA    Port           uFifo/AERfifo_0_1(ASIC)  (from IfClockxCI_c +)
   Destination:    Port       Pad            FX2FifoDataxDIO[1]

   Data Path Delay:     7.324ns  (70.3% logic, 29.7% route), 2 logic levels.

   Clock Path Delay:    3.200ns  (33.2% logic, 66.8% route), 1 logic levels.

 Constraint Details:
      3.200ns delay IfClockxCI to uFifo/AERfifo_0_1 and
      7.324ns delay uFifo/AERfifo_0_1 to FX2FifoDataxDIO[1] (totaling 10.524ns) meets
     20.000ns offset IfClockxCI to FX2FifoDataxDIO[1] by 9.476ns

 Physical Path Details:

      Clock path IfClockxCI to uFifo/AERfifo_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        79     2.137       A9.PADDI to EBR_R13C1.CLKR IfClockxCI_c
                  --------
                    3.200   (33.2% logic, 66.8% route), 1 logic levels.

      Data path uFifo/AERfifo_0_1 to FX2FifoDataxDIO[1]:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     3.171 EBR_R13C1.CLKR to  EBR_R13C1.DO1 uFifo/AERfifo_0_1 (from IfClockxCI_c)
ROUTE         1     2.172  EBR_R13C1.DO1 to       R1.PADDO FX2FifoDataxDIO_c[1]
DOPAD_DEL   ---     1.981       R1.PADDO to         R1.PAD FX2FifoDataxDIO[1]
                  --------
                    7.324   (70.3% logic, 29.7% route), 2 logic levels.

Report:   11.593ns is the minimum offset for this preference.


================================================================================
Preference: CLOCK_TO_OUT PORT "FX2FifoWritexEBO" 12.000000 ns MIN 0.000000 ns CLKPORT "IfClockxCI" ;
            2 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 0.330ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              fifoStatemachine_1/StatexDP[0]  (from IfClockxCI_c +)
   Destination:    Port       Pad            FX2FifoWritexEBO

   Data Path Delay:     8.772ns  (33.0% logic, 67.0% route), 3 logic levels.

   Clock Path Delay:    2.898ns  (36.7% logic, 63.3% route), 1 logic levels.

 Constraint Details:
      2.898ns delay IfClockxCI to fifoStatemachine_1/SLICE_436 and
      8.772ns delay fifoStatemachine_1/SLICE_436 to FX2FifoWritexEBO (totaling 11.670ns) meets
     12.000ns offset IfClockxCI to FX2FifoWritexEBO by 0.330ns

 Physical Path Details:

      Clock path IfClockxCI to fifoStatemachine_1/SLICE_436:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        79     1.835       A9.PADDI to    R17C10D.CLK IfClockxCI_c
                  --------
                    2.898   (36.7% logic, 63.3% route), 1 logic levels.

      Data path fifoStatemachine_1/SLICE_436 to FX2FifoWritexEBO:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.560    R17C10D.CLK to     R17C10D.Q0 fifoStatemachine_1/SLICE_436 (from IfClockxCI_c)
ROUTE        38     2.925     R17C10D.Q0 to       R6C2B.C0 fifoStatemachine_1.StatexDP[0]
CTOF_DEL    ---     0.371       R6C2B.C0 to       R6C2B.F0 fifoStatemachine_1/SLICE_613
ROUTE         1     2.956       R6C2B.F0 to       A5.PADDO FX2FifoWritexEBO_c
DOPAD_DEL   ---     1.960       A5.PADDO to         A5.PAD FX2FifoWritexEBO
                  --------
                    8.772   (33.0% logic, 67.0% route), 3 logic levels.


Passed:  The following path meets requirements by 0.479ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              fifoStatemachine_1/StatexDP[1]  (from IfClockxCI_c +)
   Destination:    Port       Pad            FX2FifoWritexEBO

   Data Path Delay:     8.623ns  (33.5% logic, 66.5% route), 3 logic levels.

   Clock Path Delay:    2.898ns  (36.7% logic, 63.3% route), 1 logic levels.

 Constraint Details:
      2.898ns delay IfClockxCI to fifoStatemachine_1/SLICE_371 and
      8.623ns delay fifoStatemachine_1/SLICE_371 to FX2FifoWritexEBO (totaling 11.521ns) meets
     12.000ns offset IfClockxCI to FX2FifoWritexEBO by 0.479ns

 Physical Path Details:

      Clock path IfClockxCI to fifoStatemachine_1/SLICE_371:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        79     1.835       A9.PADDI to    R17C10C.CLK IfClockxCI_c
                  --------
                    2.898   (36.7% logic, 63.3% route), 1 logic levels.

      Data path fifoStatemachine_1/SLICE_371 to FX2FifoWritexEBO:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.560    R17C10C.CLK to     R17C10C.Q0 fifoStatemachine_1/SLICE_371 (from IfClockxCI_c)
ROUTE        37     2.776     R17C10C.Q0 to       R6C2B.D0 FifoReadxE
CTOF_DEL    ---     0.371       R6C2B.D0 to       R6C2B.F0 fifoStatemachine_1/SLICE_613
ROUTE         1     2.956       R6C2B.F0 to       A5.PADDO FX2FifoWritexEBO_c
DOPAD_DEL   ---     1.960       A5.PADDO to         A5.PAD FX2FifoWritexEBO
                  --------
                    8.623   (33.5% logic, 66.5% route), 3 logic levels.

Report:   11.670ns is the minimum offset for this preference.


================================================================================
Preference: CLOCK_TO_OUT PORT "FX2FifoPktEndxSBO" 15.000000 ns MIN 0.000000 ns CLKPORT "IfClockxCI" ;
            2 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 4.122ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              fifoStatemachine_1/StatexDP[0]  (from IfClockxCI_c +)
   Destination:    Port       Pad            FX2FifoPktEndxSBO

   Data Path Delay:     7.980ns  (36.2% logic, 63.8% route), 3 logic levels.

   Clock Path Delay:    2.898ns  (36.7% logic, 63.3% route), 1 logic levels.

 Constraint Details:
      2.898ns delay IfClockxCI to fifoStatemachine_1/SLICE_436 and
      7.980ns delay fifoStatemachine_1/SLICE_436 to FX2FifoPktEndxSBO (totaling 10.878ns) meets
     15.000ns offset IfClockxCI to FX2FifoPktEndxSBO by 4.122ns

 Physical Path Details:

      Clock path IfClockxCI to fifoStatemachine_1/SLICE_436:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        79     1.835       A9.PADDI to    R17C10D.CLK IfClockxCI_c
                  --------
                    2.898   (36.7% logic, 63.3% route), 1 logic levels.

      Data path fifoStatemachine_1/SLICE_436 to FX2FifoPktEndxSBO:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.560    R17C10D.CLK to     R17C10D.Q0 fifoStatemachine_1/SLICE_436 (from IfClockxCI_c)
ROUTE        38     3.102     R17C10D.Q0 to       R6C2B.A1 fifoStatemachine_1.StatexDP[0]
CTOF_DEL    ---     0.371       R6C2B.A1 to       R6C2B.F1 fifoStatemachine_1/SLICE_613
ROUTE         1     1.987       R6C2B.F1 to       E1.PADDO FX2FifoPktEndxSBO_c
DOPAD_DEL   ---     1.960       E1.PADDO to         E1.PAD FX2FifoPktEndxSBO
                  --------
                    7.980   (36.2% logic, 63.8% route), 3 logic levels.


Passed:  The following path meets requirements by 4.448ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              fifoStatemachine_1/StatexDP[1]  (from IfClockxCI_c +)
   Destination:    Port       Pad            FX2FifoPktEndxSBO

   Data Path Delay:     7.654ns  (37.8% logic, 62.2% route), 3 logic levels.

   Clock Path Delay:    2.898ns  (36.7% logic, 63.3% route), 1 logic levels.

 Constraint Details:
      2.898ns delay IfClockxCI to fifoStatemachine_1/SLICE_371 and
      7.654ns delay fifoStatemachine_1/SLICE_371 to FX2FifoPktEndxSBO (totaling 10.552ns) meets
     15.000ns offset IfClockxCI to FX2FifoPktEndxSBO by 4.448ns

 Physical Path Details:

      Clock path IfClockxCI to fifoStatemachine_1/SLICE_371:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        79     1.835       A9.PADDI to    R17C10C.CLK IfClockxCI_c
                  --------
                    2.898   (36.7% logic, 63.3% route), 1 logic levels.

      Data path fifoStatemachine_1/SLICE_371 to FX2FifoPktEndxSBO:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.560    R17C10C.CLK to     R17C10C.Q0 fifoStatemachine_1/SLICE_371 (from IfClockxCI_c)
ROUTE        37     2.776     R17C10C.Q0 to       R6C2B.D1 FifoReadxE
CTOF_DEL    ---     0.371       R6C2B.D1 to       R6C2B.F1 fifoStatemachine_1/SLICE_613
ROUTE         1     1.987       R6C2B.F1 to       E1.PADDO FX2FifoPktEndxSBO_c
DOPAD_DEL   ---     1.960       E1.PADDO to         E1.PAD FX2FifoPktEndxSBO
                  --------
                    7.654   (37.8% logic, 62.2% route), 3 logic levels.

Report:   10.878ns is the minimum offset for this preference.


================================================================================
Preference: INPUT_SETUP PORT "FX2FifoInFullxSBI" 20.000000 ns HOLD 0.000000 ns CLKPORT "IfClockxCI" ;
            2 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 15.608ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            FX2FifoInFullxSBI
   Destination:    FF         Data in        fifoStatemachine_1/StatexDP[0]  (to IfClockxCI_c +)

   Max Data Path Delay:     6.360ns  (32.5% logic, 67.5% route), 3 logic levels.

   Min Clock Path Delay:    2.149ns  (40.3% logic, 59.7% route), 1 logic levels.

 Constraint Details:

      6.360ns delay FX2FifoInFullxSBI to fifoStatemachine_1/SLICE_436 less
     20.000ns offset FX2FifoInFullxSBI to IfClockxCI (totaling -13.640ns) meets
      2.149ns delay IfClockxCI to fifoStatemachine_1/SLICE_436 less
      0.181ns DIN_SET requirement (totaling 1.968ns) by 15.608ns

 Physical Path Details:

      Data path FX2FifoInFullxSBI to fifoStatemachine_1/SLICE_436:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         L1.PAD to       L1.PADDI FX2FifoInFullxSBI
ROUTE         1     1.828       L1.PADDI to      R12C4C.B0 FX2FifoInFullxSBI_c
CTOF_DEL    ---     0.371      R12C4C.B0 to      R12C4C.F0 SLICE_628
ROUTE         2     2.467      R12C4C.F0 to     R17C10D.A0 fifoStatemachine_1/N_10_mux
CTOOFX_DEL  ---     0.631     R17C10D.A0 to   R17C10D.OFX0 fifoStatemachine_1/SLICE_436
ROUTE         1     0.000   R17C10D.OFX0 to    R17C10D.DI0 fifoStatemachine_1/StatexDP_ns[0] (to IfClockxCI_c)
                  --------
                    6.360   (32.5% logic, 67.5% route), 3 logic levels.

      Clock path IfClockxCI to fifoStatemachine_1/SLICE_436:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.867         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        79     1.282       A9.PADDI to    R17C10D.CLK IfClockxCI_c
                  --------
                    2.149   (40.3% logic, 59.7% route), 1 logic levels.


Passed:  The following path meets requirements by 15.690ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            FX2FifoInFullxSBI
   Destination:    FF         Data in        fifoStatemachine_1/StatexDP[1]  (to IfClockxCI_c +)

   Max Data Path Delay:     6.278ns  (34.7% logic, 65.3% route), 4 logic levels.

   Min Clock Path Delay:    2.149ns  (40.3% logic, 59.7% route), 1 logic levels.

 Constraint Details:

      6.278ns delay FX2FifoInFullxSBI to fifoStatemachine_1/SLICE_371 less
     20.000ns offset FX2FifoInFullxSBI to IfClockxCI (totaling -13.722ns) meets
      2.149ns delay IfClockxCI to fifoStatemachine_1/SLICE_371 less
      0.181ns DIN_SET requirement (totaling 1.968ns) by 15.690ns

 Physical Path Details:

      Data path FX2FifoInFullxSBI to fifoStatemachine_1/SLICE_371:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         L1.PAD to       L1.PADDI FX2FifoInFullxSBI
ROUTE         1     1.828       L1.PADDI to      R12C4C.B0 FX2FifoInFullxSBI_c
CTOF_DEL    ---     0.371      R12C4C.B0 to      R12C4C.F0 SLICE_628
ROUTE         2     1.777      R12C4C.F0 to     R17C10C.D1 fifoStatemachine_1/N_10_mux
CTOF_DEL    ---     0.371     R17C10C.D1 to     R17C10C.F1 fifoStatemachine_1/SLICE_371
ROUTE         1     0.497     R17C10C.F1 to     R17C10C.C0 fifoStatemachine_1/N_11_mux
CTOF_DEL    ---     0.371     R17C10C.C0 to     R17C10C.F0 fifoStatemachine_1/SLICE_371
ROUTE         1     0.000     R17C10C.F0 to    R17C10C.DI0 fifoStatemachine_1/StatexDP_ns[1] (to IfClockxCI_c)
                  --------
                    6.278   (34.7% logic, 65.3% route), 4 logic levels.

      Clock path IfClockxCI to fifoStatemachine_1/SLICE_371:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.867         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        79     1.282       A9.PADDI to    R17C10C.CLK IfClockxCI_c
                  --------
                    2.149   (40.3% logic, 59.7% route), 1 logic levels.

Report:    4.392ns is the minimum offset for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "IfClockxCI_c" 30.000000  |             |             |
MHz ;                                   |   30.000 MHz|   35.036 MHz|   3  
                                        |             |             |
FREQUENCY NET "ClockxC_c" 90.000000 MHz |             |             |
;                                       |   90.000 MHz|   95.184 MHz|  13  
                                        |             |             |
FREQUENCY 90.000000 MHz ;               |   90.000 MHz|  120.467 MHz|  12  
                                        |             |             |
CLOCK_TO_OUT GROUP "FX2FifoData"        |             |             |
20.000000 ns MIN 0.000000 ns CLKPORT    |             |             |
"IfClockxCI" ;                          |    20.000 ns|    11.593 ns|   2  
                                        |             |             |
CLOCK_TO_OUT PORT "FX2FifoWritexEBO"    |             |             |
12.000000 ns MIN 0.000000 ns CLKPORT    |             |             |
"IfClockxCI" ;                          |    12.000 ns|    11.670 ns|   3  
                                        |             |             |
CLOCK_TO_OUT PORT "FX2FifoPktEndxSBO"   |             |             |
15.000000 ns MIN 0.000000 ns CLKPORT    |             |             |
"IfClockxCI" ;                          |    15.000 ns|    10.878 ns|   3  
                                        |             |             |
INPUT_SETUP PORT "FX2FifoInFullxSBI"    |             |             |
20.000000 ns HOLD 0.000000 ns CLKPORT   |             |             |
"IfClockxCI" ;                          |    20.000 ns|     4.392 ns|   3  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 7 clocks:

Clock Domain: ClockxC_c   Source: uClockGen/PLLCInst_0.CLKOP   Loads: 91
   Covered under: FREQUENCY NET "ClockxC_c" 90.000000 MHz ;

   Data transfers from:
   Clock Domain: IfClockxCI_c   Source: IfClockxCI.PAD
      Covered under: FREQUENCY NET "ClockxC_c" 90.000000 MHz ;   Transfers: 35

   Clock Domain: ADCStateMachine_2/StateColxDP[17]   Source: ADCStateMachine_2/SLICE_342.Q0
      Covered under: FREQUENCY NET "ClockxC_c" 90.000000 MHz ;   Transfers: 1

   Clock Domain: ADCStateMachine_2/StateColxDP[9]   Source: ADCStateMachine_2/SLICE_604.Q0
      Covered under: FREQUENCY NET "ClockxC_c" 90.000000 MHz ;   Transfers: 1

   Clock Domain: PC2xSIO_c   Source: PC2xSIO.PAD
      Not reported because source and destination domains are unrelated.

Clock Domain: IfClockxCI_c   Source: IfClockxCI.PAD   Loads: 79
   Covered under: FREQUENCY NET "IfClockxCI_c" 30.000000 MHz ;

   Data transfers from:
   Clock Domain: ClockxC_c   Source: uClockGen/PLLCInst_0.CLKOP
      Covered under: FREQUENCY NET "IfClockxCI_c" 30.000000 MHz ;   Transfers: 10

   Clock Domain: ADCStateMachine_2/StateColxDP[17]   Source: ADCStateMachine_2/SLICE_342.Q0
      Covered under: FREQUENCY NET "IfClockxCI_c" 30.000000 MHz ;   Transfers: 1

   Clock Domain: ADCStateMachine_2/StateColxDP[9]   Source: ADCStateMachine_2/SLICE_604.Q0
      Covered under: FREQUENCY NET "IfClockxCI_c" 30.000000 MHz ;   Transfers: 1

   Clock Domain: CDVSTestSRRowInxSO_c   Source: ADCStateMachine_2/SLICE_365.Q0
      Covered under: FREQUENCY NET "IfClockxCI_c" 30.000000 MHz ;   Transfers: 1

   Clock Domain: PC2xSIO_c   Source: PC2xSIO.PAD
      Not reported because source and destination domains are unrelated.
      To report these transfers please refer to preference CLKSKEWDIFF to define
      external clock skew between clock ports.

Clock Domain: ADCStateMachine_2/StateColxDP[17]   Source: ADCStateMachine_2/SLICE_342.Q0   Loads: 29
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: IfClockxCI_c   Source: IfClockxCI.PAD
      Covered under: FREQUENCY 90.000000 MHz ;   Transfers: 19

   Clock Domain: PC2xSIO_c   Source: PC2xSIO.PAD
      Not reported because source and destination domains are unrelated.

Clock Domain: ADCStateMachine_2/StateColxDP[9]   Source: ADCStateMachine_2/SLICE_604.Q0   Loads: 8
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: IfClockxCI_c   Source: IfClockxCI.PAD
      Covered under: FREQUENCY 90.000000 MHz ;   Transfers: 1

Clock Domain: CDVSTestSRRowInxSO_c   Source: ADCStateMachine_2/SLICE_365.Q0   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: IfClockxCI_c   Source: IfClockxCI.PAD
      Covered under: FREQUENCY 90.000000 MHz ;   Transfers: 1

Clock Domain: PC1xSIO_c   Source: PC1xSIO.PAD   Loads: 60
   Covered under: FREQUENCY 90.000000 MHz ;

Clock Domain: PC2xSIO_c   Source: PC2xSIO.PAD   Loads: 50
   No transfer within this clock domain is found


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 18191 paths, 7 nets, and 2989 connections (80.4% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 2.1.0.103
Mon Feb 25 15:16:47 2013

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2012 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 3 -sphld m -o SeeBetter30_SeeBetter30.twr SeeBetter30_SeeBetter30.ncd SeeBetter30_SeeBetter30.prf 
Design file:     seebetter30_seebetter30.ncd
Preference file: seebetter30_seebetter30.prf
Device,speed:    LCMXO2280C,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "IfClockxCI_c" 30.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.277ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADCStateMachine_2/StateColxDP[10]  (from IfClockxCI_c +)
   Destination:    FF         Data in        ADCStateMachine_2/StateColxDP[9]  (to IfClockxCI_c +)

   Delay:               0.260ns  (48.5% logic, 51.5% route), 1 logic levels.

 Constraint Details:

      0.260ns physical path delay ADCStateMachine_2/SLICE_337 to ADCStateMachine_2/SLICE_604 meets
     -0.017ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.017ns) by 0.277ns

 Physical Path Details:

      Data path ADCStateMachine_2/SLICE_337 to ADCStateMachine_2/SLICE_604:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.126    R14C15D.CLK to     R14C15D.Q0 ADCStateMachine_2/SLICE_337 (from IfClockxCI_c)
ROUTE         2     0.134     R14C15D.Q0 to     R14C15A.M0 ADCStateMachine_2/StateColxDP[10] (to IfClockxCI_c)
                  --------
                    0.260   (48.5% logic, 51.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path IfClockxCI to ADCStateMachine_2/SLICE_337:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        79     0.452       A9.PADDI to    R14C15D.CLK IfClockxCI_c
                  --------
                    0.452   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path IfClockxCI to ADCStateMachine_2/SLICE_604:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        79     0.452       A9.PADDI to    R14C15A.CLK IfClockxCI_c
                  --------
                    0.452   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.284ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADCStateMachine_2/StateRowxDP[3]  (from IfClockxCI_c +)
   Destination:    FF         Data in        ADCStateMachine_2/StateRowxDP[2]  (to IfClockxCI_c +)

   Delay:               0.267ns  (47.2% logic, 52.8% route), 1 logic levels.

 Constraint Details:

      0.267ns physical path delay ADCStateMachine_2/SLICE_344 to ADCStateMachine_2/SLICE_344 meets
     -0.017ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.017ns) by 0.284ns

 Physical Path Details:

      Data path ADCStateMachine_2/SLICE_344 to ADCStateMachine_2/SLICE_344:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.126    R11C15A.CLK to     R11C15A.Q1 ADCStateMachine_2/SLICE_344 (from IfClockxCI_c)
ROUTE         7     0.141     R11C15A.Q1 to     R11C15A.M0 ADCStateMachine_2.StateRowxDP[3] (to IfClockxCI_c)
                  --------
                    0.267   (47.2% logic, 52.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path IfClockxCI to ADCStateMachine_2/SLICE_344:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        79     0.452       A9.PADDI to    R11C15A.CLK IfClockxCI_c
                  --------
                    0.452   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path IfClockxCI to ADCStateMachine_2/SLICE_344:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        79     0.452       A9.PADDI to    R11C15A.CLK IfClockxCI_c
                  --------
                    0.452   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.288ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADCStateMachine_2/StateColxDP[17]  (from IfClockxCI_c +)
   Destination:    FF         Data in        ADCStateMachine_2/StartColxSP  (to IfClockxCI_c +)

   Delay:               0.271ns  (46.5% logic, 53.5% route), 1 logic levels.

 Constraint Details:

      0.271ns physical path delay ADCStateMachine_2/SLICE_342 to ADCStateMachine_2/SLICE_295 meets
     -0.017ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.017ns) by 0.288ns

 Physical Path Details:

      Data path ADCStateMachine_2/SLICE_342 to ADCStateMachine_2/SLICE_295:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.126    R12C14C.CLK to     R12C14C.Q0 ADCStateMachine_2/SLICE_342 (from IfClockxCI_c)
ROUTE        29     0.145     R12C14C.Q0 to     R12C14A.M0 ADCStateMachine_2/StateColxDP[17] (to IfClockxCI_c)
                  --------
                    0.271   (46.5% logic, 53.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path IfClockxCI to ADCStateMachine_2/SLICE_342:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        79     0.452       A9.PADDI to    R12C14C.CLK IfClockxCI_c
                  --------
                    0.452   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path IfClockxCI to ADCStateMachine_2/SLICE_295:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        79     0.452       A9.PADDI to    R12C14A.CLK IfClockxCI_c
                  --------
                    0.452   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.289ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADCStateMachine_2/StateColxDP[16]  (from IfClockxCI_c +)
   Destination:    FF         Data in        ADCStateMachine_2/StateColxDP[15]  (to IfClockxCI_c +)

   Delay:               0.272ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.272ns physical path delay ADCStateMachine_2/SLICE_341 to ADCStateMachine_2/SLICE_340 meets
     -0.017ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.017ns) by 0.289ns

 Physical Path Details:

      Data path ADCStateMachine_2/SLICE_341 to ADCStateMachine_2/SLICE_340:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.126    R13C16A.CLK to     R13C16A.Q0 ADCStateMachine_2/SLICE_341 (from IfClockxCI_c)
ROUTE         4     0.146     R13C16A.Q0 to     R12C16A.M1 ADCStateMachine_2/StateColxDP[16] (to IfClockxCI_c)
                  --------
                    0.272   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path IfClockxCI to ADCStateMachine_2/SLICE_341:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        79     0.452       A9.PADDI to    R13C16A.CLK IfClockxCI_c
                  --------
                    0.452   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path IfClockxCI to ADCStateMachine_2/SLICE_340:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        79     0.452       A9.PADDI to    R12C16A.CLK IfClockxCI_c
                  --------
                    0.452   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.339ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADCStateMachine_2/StateRowxDP[0]  (from IfClockxCI_c +)
   Destination:    FF         Data in        ADCStateMachine_2/StateRowxDP[0]  (to IfClockxCI_c +)

   Delay:               0.331ns  (60.4% logic, 39.6% route), 2 logic levels.

 Constraint Details:

      0.331ns physical path delay ADCStateMachine_2/SLICE_343 to ADCStateMachine_2/SLICE_343 meets
     -0.008ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.008ns) by 0.339ns

 Physical Path Details:

      Data path ADCStateMachine_2/SLICE_343 to ADCStateMachine_2/SLICE_343:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.126    R10C16D.CLK to     R10C16D.Q0 ADCStateMachine_2/SLICE_343 (from IfClockxCI_c)
ROUTE         3     0.131     R10C16D.Q0 to     R10C16D.A0 ADCStateMachine_2/StateRowxDP[0]
CTOF_DEL    ---     0.074     R10C16D.A0 to     R10C16D.F0 ADCStateMachine_2/SLICE_343
ROUTE         1     0.000     R10C16D.F0 to    R10C16D.DI0 ADCStateMachine_2/StateRowxDP_ns[11] (to IfClockxCI_c)
                  --------
                    0.331   (60.4% logic, 39.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path IfClockxCI to ADCStateMachine_2/SLICE_343:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        79     0.452       A9.PADDI to    R10C16D.CLK IfClockxCI_c
                  --------
                    0.452   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path IfClockxCI to ADCStateMachine_2/SLICE_343:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        79     0.452       A9.PADDI to    R10C16D.CLK IfClockxCI_c
                  --------
                    0.452   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.339ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADCStateMachine_2/DividerRowxDP[16]  (from IfClockxCI_c +)
   Destination:    FF         Data in        ADCStateMachine_2/DividerRowxDP[16]  (to IfClockxCI_c +)

   Delay:               0.331ns  (60.4% logic, 39.6% route), 2 logic levels.

 Constraint Details:

      0.331ns physical path delay ADCStateMachine_2/SLICE_327 to ADCStateMachine_2/SLICE_327 meets
     -0.008ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.008ns) by 0.339ns

 Physical Path Details:

      Data path ADCStateMachine_2/SLICE_327 to ADCStateMachine_2/SLICE_327:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.126     R8C11C.CLK to      R8C11C.Q0 ADCStateMachine_2/SLICE_327 (from IfClockxCI_c)
ROUTE         4     0.131      R8C11C.Q0 to      R8C11C.A0 ADCStateMachine_2/DividerRowxDP[16]
CTOF_DEL    ---     0.074      R8C11C.A0 to      R8C11C.F0 ADCStateMachine_2/SLICE_327
ROUTE         1     0.000      R8C11C.F0 to     R8C11C.DI0 ADCStateMachine_2/DividerRowxDP_lm[16] (to IfClockxCI_c)
                  --------
                    0.331   (60.4% logic, 39.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path IfClockxCI to ADCStateMachine_2/SLICE_327:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        79     0.452       A9.PADDI to     R8C11C.CLK IfClockxCI_c
                  --------
                    0.452   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path IfClockxCI to ADCStateMachine_2/SLICE_327:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        79     0.452       A9.PADDI to     R8C11C.CLK IfClockxCI_c
                  --------
                    0.452   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.339ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uADCRegister/StatexDP[12]  (from IfClockxCI_c +)
   Destination:    FF         Data in        uADCRegister/StatexDP[12]  (to IfClockxCI_c +)

   Delay:               0.331ns  (60.4% logic, 39.6% route), 2 logic levels.

 Constraint Details:

      0.331ns physical path delay uADCRegister/SLICE_357 to uADCRegister/SLICE_357 meets
     -0.008ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.008ns) by 0.339ns

 Physical Path Details:

      Data path uADCRegister/SLICE_357 to uADCRegister/SLICE_357:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.126    R11C14C.CLK to     R11C14C.Q0 uADCRegister/SLICE_357 (from IfClockxCI_c)
ROUTE         2     0.131     R11C14C.Q0 to     R11C14C.A0 ADCregOutxD[12]
CTOF_DEL    ---     0.074     R11C14C.A0 to     R11C14C.F0 uADCRegister/SLICE_357
ROUTE         1     0.000     R11C14C.F0 to    R11C14C.DI0 uADCRegister/StatexDP_ldmx[12] (to IfClockxCI_c)
                  --------
                    0.331   (60.4% logic, 39.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path IfClockxCI to uADCRegister/SLICE_357:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        79     0.452       A9.PADDI to    R11C14C.CLK IfClockxCI_c
                  --------
                    0.452   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path IfClockxCI to uADCRegister/SLICE_357:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        79     0.452       A9.PADDI to    R11C14C.CLK IfClockxCI_c
                  --------
                    0.452   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.342ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADCStateMachine_2/DividerRowxDP[4]  (from IfClockxCI_c +)
   Destination:    FF         Data in        ADCStateMachine_2/DividerRowxDP[4]  (to IfClockxCI_c +)

   Delay:               0.334ns  (59.9% logic, 40.1% route), 2 logic levels.

 Constraint Details:

      0.334ns physical path delay ADCStateMachine_2/SLICE_321 to ADCStateMachine_2/SLICE_321 meets
     -0.008ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.008ns) by 0.342ns

 Physical Path Details:

      Data path ADCStateMachine_2/SLICE_321 to ADCStateMachine_2/SLICE_321:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.126      R6C7D.CLK to       R6C7D.Q0 ADCStateMachine_2/SLICE_321 (from IfClockxCI_c)
ROUTE         4     0.134       R6C7D.Q0 to       R6C7D.A0 ADCStateMachine_2/DividerRowxDP[4]
CTOF_DEL    ---     0.074       R6C7D.A0 to       R6C7D.F0 ADCStateMachine_2/SLICE_321
ROUTE         1     0.000       R6C7D.F0 to      R6C7D.DI0 ADCStateMachine_2/DividerRowxDP_lm[4] (to IfClockxCI_c)
                  --------
                    0.334   (59.9% logic, 40.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path IfClockxCI to ADCStateMachine_2/SLICE_321:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        79     0.452       A9.PADDI to      R6C7D.CLK IfClockxCI_c
                  --------
                    0.452   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path IfClockxCI to ADCStateMachine_2/SLICE_321:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        79     0.452       A9.PADDI to      R6C7D.CLK IfClockxCI_c
                  --------
                    0.452   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.342ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADCStateMachine_2/DividerRowxDP[14]  (from IfClockxCI_c +)
   Destination:    FF         Data in        ADCStateMachine_2/DividerRowxDP[14]  (to IfClockxCI_c +)

   Delay:               0.334ns  (59.9% logic, 40.1% route), 2 logic levels.

 Constraint Details:

      0.334ns physical path delay ADCStateMachine_2/SLICE_326 to ADCStateMachine_2/SLICE_326 meets
     -0.008ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.008ns) by 0.342ns

 Physical Path Details:

      Data path ADCStateMachine_2/SLICE_326 to ADCStateMachine_2/SLICE_326:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.126      R7C9C.CLK to       R7C9C.Q0 ADCStateMachine_2/SLICE_326 (from IfClockxCI_c)
ROUTE         4     0.134       R7C9C.Q0 to       R7C9C.A0 ADCStateMachine_2/DividerRowxDP[14]
CTOF_DEL    ---     0.074       R7C9C.A0 to       R7C9C.F0 ADCStateMachine_2/SLICE_326
ROUTE         1     0.000       R7C9C.F0 to      R7C9C.DI0 ADCStateMachine_2/DividerRowxDP_lm[14] (to IfClockxCI_c)
                  --------
                    0.334   (59.9% logic, 40.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path IfClockxCI to ADCStateMachine_2/SLICE_326:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        79     0.452       A9.PADDI to      R7C9C.CLK IfClockxCI_c
                  --------
                    0.452   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path IfClockxCI to ADCStateMachine_2/SLICE_326:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        79     0.452       A9.PADDI to      R7C9C.CLK IfClockxCI_c
                  --------
                    0.452   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.342ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADCStateMachine_2/DividerRowxDP[8]  (from IfClockxCI_c +)
   Destination:    FF         Data in        ADCStateMachine_2/DividerRowxDP[8]  (to IfClockxCI_c +)

   Delay:               0.334ns  (59.9% logic, 40.1% route), 2 logic levels.

 Constraint Details:

      0.334ns physical path delay ADCStateMachine_2/SLICE_323 to ADCStateMachine_2/SLICE_323 meets
     -0.008ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.008ns) by 0.342ns

 Physical Path Details:

      Data path ADCStateMachine_2/SLICE_323 to ADCStateMachine_2/SLICE_323:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.126      R7C9D.CLK to       R7C9D.Q0 ADCStateMachine_2/SLICE_323 (from IfClockxCI_c)
ROUTE         4     0.134       R7C9D.Q0 to       R7C9D.A0 ADCStateMachine_2/DividerRowxDP[8]
CTOF_DEL    ---     0.074       R7C9D.A0 to       R7C9D.F0 ADCStateMachine_2/SLICE_323
ROUTE         1     0.000       R7C9D.F0 to      R7C9D.DI0 ADCStateMachine_2/DividerRowxDP_lm[8] (to IfClockxCI_c)
                  --------
                    0.334   (59.9% logic, 40.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path IfClockxCI to ADCStateMachine_2/SLICE_323:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        79     0.452       A9.PADDI to      R7C9D.CLK IfClockxCI_c
                  --------
                    0.452   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path IfClockxCI to ADCStateMachine_2/SLICE_323:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        79     0.452       A9.PADDI to      R7C9D.CLK IfClockxCI_c
                  --------
                    0.452   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
Preference: FREQUENCY NET "ClockxC_c" 90.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.273ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              AERReqSyncxSBN  (from ClockxC_c +)
   Destination:    FF         Data in        AERREQxSB  (to ClockxC_c +)

   Delay:               0.256ns  (49.2% logic, 50.8% route), 1 logic levels.

 Constraint Details:

      0.256ns physical path delay SLICE_362 to SLICE_362 meets
     -0.017ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.017ns) by 0.273ns

 Physical Path Details:

      Data path SLICE_362 to SLICE_362:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.126    R15C13B.CLK to     R15C13B.Q0 SLICE_362 (from ClockxC_c)
ROUTE         1     0.130     R15C13B.Q0 to     R15C13B.M1 AERReqSyncxSBN (to ClockxC_c)
                  --------
                    0.256   (49.2% logic, 50.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path uClockGen/PLLCInst_0 to SLICE_362:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        91     0.525 *3_R20C1.CLKOP to    R15C13B.CLK ClockxC_c
                  --------
                    0.525   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uClockGen/PLLCInst_0 to SLICE_362:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        91     0.525 *3_R20C1.CLKOP to    R15C13B.CLK ClockxC_c
                  --------
                    0.525   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.279ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uTimestampCounter/CountxDP[14]  (from ClockxC_c +)
   Destination:    FF         Data in        uTimestampCounter/MSbDelayedxDP  (to ClockxC_c +)

   Delay:               0.262ns  (48.1% logic, 51.9% route), 1 logic levels.

 Constraint Details:

      0.262ns physical path delay SLICE_639 to uTimestampCounter/SLICE_645 meets
     -0.017ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.017ns) by 0.279ns

 Physical Path Details:

      Data path SLICE_639 to uTimestampCounter/SLICE_645:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.126     R17C5C.CLK to      R17C5C.Q0 SLICE_639 (from ClockxC_c)
ROUTE         3     0.136      R17C5C.Q0 to      R17C5A.M0 uTimestampCounter.CountxDP[14] (to ClockxC_c)
                  --------
                    0.262   (48.1% logic, 51.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path uClockGen/PLLCInst_0 to SLICE_639:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        91     0.525 *3_R20C1.CLKOP to     R17C5C.CLK ClockxC_c
                  --------
                    0.525   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uClockGen/PLLCInst_0 to uTimestampCounter/SLICE_645:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        91     0.525 *3_R20C1.CLKOP to     R17C5A.CLK ClockxC_c
                  --------
                    0.525   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.289ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uTimestampCounter/CountxDP[0]  (from ClockxC_c +)
   Destination:    FF         Data in        uMonitorTimestampRegister/StatexDP[0]  (to ClockxC_c +)

   Delay:               0.272ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.272ns physical path delay uTimestampCounter/SLICE_278 to uMonitorTimestampRegister/SLICE_372 meets
     -0.017ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.017ns) by 0.289ns

 Physical Path Details:

      Data path uTimestampCounter/SLICE_278 to uMonitorTimestampRegister/SLICE_372:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.126     R14C3A.CLK to      R14C3A.Q0 uTimestampCounter/SLICE_278 (from ClockxC_c)
ROUTE         2     0.146      R14C3A.Q0 to      R13C3A.M0 ActualTimestampxD[0] (to ClockxC_c)
                  --------
                    0.272   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path uClockGen/PLLCInst_0 to uTimestampCounter/SLICE_278:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        91     0.525 *3_R20C1.CLKOP to     R14C3A.CLK ClockxC_c
                  --------
                    0.525   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uClockGen/PLLCInst_0 to uMonitorTimestampRegister/SLICE_372:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        91     0.525 *3_R20C1.CLKOP to     R13C3A.CLK ClockxC_c
                  --------
                    0.525   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.301ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uTimestampCounter/CountxDP[9]  (from ClockxC_c +)
   Destination:    FF         Data in        uTimestampCounter/CountxDP_cry_0[8]  (to ClockxC_c +)
                   FF                        uTimestampCounter/CountxDP[9]
                   FF                        uTimestampCounter/CountxDP[8]

   Delay:               0.257ns  (49.0% logic, 51.0% route), 1 logic levels.

 Constraint Details:

      0.257ns physical path delay uTimestampCounter/SLICE_274 to uTimestampCounter/SLICE_274 meets
     -0.044ns LUT_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.044ns) by 0.301ns

 Physical Path Details:

      Data path uTimestampCounter/SLICE_274 to uTimestampCounter/SLICE_274:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.126     R14C4A.CLK to      R14C4A.Q1 uTimestampCounter/SLICE_274 (from ClockxC_c)
ROUTE         2     0.131      R14C4A.Q1 to      R14C4A.A1 ActualTimestampxD[9] (to ClockxC_c)
                  --------
                    0.257   (49.0% logic, 51.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path uClockGen/PLLCInst_0 to uTimestampCounter/SLICE_274:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        91     0.525 *3_R20C1.CLKOP to     R14C4A.CLK ClockxC_c
                  --------
                    0.525   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uClockGen/PLLCInst_0 to uTimestampCounter/SLICE_274:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        91     0.525 *3_R20C1.CLKOP to     R14C4A.CLK ClockxC_c
                  --------
                    0.525   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.301ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uTimestampCounter/CountxDP[3]  (from ClockxC_c +)
   Destination:    FF         Data in        uTimestampCounter/CountxDP_cry_0[2]  (to ClockxC_c +)
                   FF                        uTimestampCounter/CountxDP[3]
                   FF                        uTimestampCounter/CountxDP[2]

   Delay:               0.257ns  (49.0% logic, 51.0% route), 1 logic levels.

 Constraint Details:

      0.257ns physical path delay uTimestampCounter/SLICE_277 to uTimestampCounter/SLICE_277 meets
     -0.044ns LUT_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.044ns) by 0.301ns

 Physical Path Details:

      Data path uTimestampCounter/SLICE_277 to uTimestampCounter/SLICE_277:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.126     R14C3B.CLK to      R14C3B.Q1 uTimestampCounter/SLICE_277 (from ClockxC_c)
ROUTE         2     0.131      R14C3B.Q1 to      R14C3B.A1 ActualTimestampxD[3] (to ClockxC_c)
                  --------
                    0.257   (49.0% logic, 51.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path uClockGen/PLLCInst_0 to uTimestampCounter/SLICE_277:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        91     0.525 *3_R20C1.CLKOP to     R14C3B.CLK ClockxC_c
                  --------
                    0.525   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uClockGen/PLLCInst_0 to uTimestampCounter/SLICE_277:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        91     0.525 *3_R20C1.CLKOP to     R14C3B.CLK ClockxC_c
                  --------
                    0.525   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.301ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uTimestampCounter/CountxDP[11]  (from ClockxC_c +)
   Destination:    FF         Data in        uTimestampCounter/CountxDP_cry_0[10]  (to ClockxC_c +)
                   FF                        uTimestampCounter/CountxDP[11]
                   FF                        uTimestampCounter/CountxDP[10]

   Delay:               0.257ns  (49.0% logic, 51.0% route), 1 logic levels.

 Constraint Details:

      0.257ns physical path delay uTimestampCounter/SLICE_273 to uTimestampCounter/SLICE_273 meets
     -0.044ns LUT_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.044ns) by 0.301ns

 Physical Path Details:

      Data path uTimestampCounter/SLICE_273 to uTimestampCounter/SLICE_273:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.126     R14C4B.CLK to      R14C4B.Q1 uTimestampCounter/SLICE_273 (from ClockxC_c)
ROUTE         2     0.131      R14C4B.Q1 to      R14C4B.A1 ActualTimestampxD[11] (to ClockxC_c)
                  --------
                    0.257   (49.0% logic, 51.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path uClockGen/PLLCInst_0 to uTimestampCounter/SLICE_273:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        91     0.525 *3_R20C1.CLKOP to     R14C4B.CLK ClockxC_c
                  --------
                    0.525   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uClockGen/PLLCInst_0 to uTimestampCounter/SLICE_273:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        91     0.525 *3_R20C1.CLKOP to     R14C4B.CLK ClockxC_c
                  --------
                    0.525   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.301ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uTimestampCounter/CountxDP[13]  (from ClockxC_c +)
   Destination:    FF         Data in        uTimestampCounter/CountxDP_cry_0[12]  (to ClockxC_c +)
                   FF                        uTimestampCounter/CountxDP[13]
                   FF                        uTimestampCounter/CountxDP[12]

   Delay:               0.257ns  (49.0% logic, 51.0% route), 1 logic levels.

 Constraint Details:

      0.257ns physical path delay uTimestampCounter/SLICE_272 to uTimestampCounter/SLICE_272 meets
     -0.044ns LUT_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.044ns) by 0.301ns

 Physical Path Details:

      Data path uTimestampCounter/SLICE_272 to uTimestampCounter/SLICE_272:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.126     R14C4C.CLK to      R14C4C.Q1 uTimestampCounter/SLICE_272 (from ClockxC_c)
ROUTE         2     0.131      R14C4C.Q1 to      R14C4C.A1 ActualTimestampxD[13] (to ClockxC_c)
                  --------
                    0.257   (49.0% logic, 51.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path uClockGen/PLLCInst_0 to uTimestampCounter/SLICE_272:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        91     0.525 *3_R20C1.CLKOP to     R14C4C.CLK ClockxC_c
                  --------
                    0.525   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uClockGen/PLLCInst_0 to uTimestampCounter/SLICE_272:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        91     0.525 *3_R20C1.CLKOP to     R14C4C.CLK ClockxC_c
                  --------
                    0.525   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.301ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uTimestampCounter/CountxDP[1]  (from ClockxC_c +)
   Destination:    FF         Data in        uTimestampCounter/CountxDP_cry_0[0]  (to ClockxC_c +)
                   FF                        uTimestampCounter/CountxDP[1]
                   FF                        uTimestampCounter/CountxDP[0]

   Delay:               0.257ns  (49.0% logic, 51.0% route), 1 logic levels.

 Constraint Details:

      0.257ns physical path delay uTimestampCounter/SLICE_278 to uTimestampCounter/SLICE_278 meets
     -0.044ns LUT_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.044ns) by 0.301ns

 Physical Path Details:

      Data path uTimestampCounter/SLICE_278 to uTimestampCounter/SLICE_278:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.126     R14C3A.CLK to      R14C3A.Q1 uTimestampCounter/SLICE_278 (from ClockxC_c)
ROUTE         2     0.131      R14C3A.Q1 to      R14C3A.A1 ActualTimestampxD[1] (to ClockxC_c)
                  --------
                    0.257   (49.0% logic, 51.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path uClockGen/PLLCInst_0 to uTimestampCounter/SLICE_278:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        91     0.525 *3_R20C1.CLKOP to     R14C3A.CLK ClockxC_c
                  --------
                    0.525   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uClockGen/PLLCInst_0 to uTimestampCounter/SLICE_278:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        91     0.525 *3_R20C1.CLKOP to     R14C3A.CLK ClockxC_c
                  --------
                    0.525   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.301ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uTimestampCounter/CountxDP[5]  (from ClockxC_c +)
   Destination:    FF         Data in        uTimestampCounter/CountxDP_cry_0[4]  (to ClockxC_c +)
                   FF                        uTimestampCounter/CountxDP[5]
                   FF                        uTimestampCounter/CountxDP[4]

   Delay:               0.257ns  (49.0% logic, 51.0% route), 1 logic levels.

 Constraint Details:

      0.257ns physical path delay uTimestampCounter/SLICE_276 to uTimestampCounter/SLICE_276 meets
     -0.044ns LUT_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.044ns) by 0.301ns

 Physical Path Details:

      Data path uTimestampCounter/SLICE_276 to uTimestampCounter/SLICE_276:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.126     R14C3C.CLK to      R14C3C.Q1 uTimestampCounter/SLICE_276 (from ClockxC_c)
ROUTE         2     0.131      R14C3C.Q1 to      R14C3C.A1 ActualTimestampxD[5] (to ClockxC_c)
                  --------
                    0.257   (49.0% logic, 51.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path uClockGen/PLLCInst_0 to uTimestampCounter/SLICE_276:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        91     0.525 *3_R20C1.CLKOP to     R14C3C.CLK ClockxC_c
                  --------
                    0.525   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uClockGen/PLLCInst_0 to uTimestampCounter/SLICE_276:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        91     0.525 *3_R20C1.CLKOP to     R14C3C.CLK ClockxC_c
                  --------
                    0.525   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.301ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uTimestampCounter/CountxDP[7]  (from ClockxC_c +)
   Destination:    FF         Data in        uTimestampCounter/CountxDP_cry_0[6]  (to ClockxC_c +)
                   FF                        uTimestampCounter/CountxDP[7]
                   FF                        uTimestampCounter/CountxDP[6]

   Delay:               0.257ns  (49.0% logic, 51.0% route), 1 logic levels.

 Constraint Details:

      0.257ns physical path delay uTimestampCounter/SLICE_275 to uTimestampCounter/SLICE_275 meets
     -0.044ns LUT_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.044ns) by 0.301ns

 Physical Path Details:

      Data path uTimestampCounter/SLICE_275 to uTimestampCounter/SLICE_275:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.126     R14C3D.CLK to      R14C3D.Q1 uTimestampCounter/SLICE_275 (from ClockxC_c)
ROUTE         2     0.131      R14C3D.Q1 to      R14C3D.A1 ActualTimestampxD[7] (to ClockxC_c)
                  --------
                    0.257   (49.0% logic, 51.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path uClockGen/PLLCInst_0 to uTimestampCounter/SLICE_275:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        91     0.525 *3_R20C1.CLKOP to     R14C3D.CLK ClockxC_c
                  --------
                    0.525   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uClockGen/PLLCInst_0 to uTimestampCounter/SLICE_275:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        91     0.525 *3_R20C1.CLKOP to     R14C3D.CLK ClockxC_c
                  --------
                    0.525   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
Preference: FREQUENCY 90.000000 MHz ;
            194 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.061ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADCStateMachine_2/StateColxDP[11]  (from IfClockxCI_c +)
   Destination:    FF         Data in        ADCStateMachine_2/IsAxS  (to ADCStateMachine_2/StateColxDP[9] +)

   Delay:               0.969ns  (13.0% logic, 87.0% route), 1 logic levels.

 Constraint Details:

      0.969ns physical path delay ADCStateMachine_2/SLICE_603 to ADCStateMachine_2/SLICE_350 meets
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -0.908ns skew requirement (totaling 0.908ns) by 0.061ns

 Physical Path Details:

      Data path ADCStateMachine_2/SLICE_603 to ADCStateMachine_2/SLICE_350:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.126    R13C15B.CLK to     R13C15B.Q0 ADCStateMachine_2/SLICE_603 (from IfClockxCI_c)
ROUTE         9     0.843     R13C15B.Q0 to    R10C15C.LSR ADCStateMachine_2/StateColxDP[11] (to ADCStateMachine_2/StateColxDP[9])
                  --------
                    0.969   (13.0% logic, 87.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path IfClockxCI to ADCStateMachine_2/SLICE_603:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.261         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        79     0.452       A9.PADDI to    R13C15B.CLK IfClockxCI_c
                  --------
                    0.713   (36.6% logic, 63.4% route), 1 logic levels.

      Destination Clock Path IfClockxCI to ADCStateMachine_2/SLICE_350:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.261         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        79     0.452       A9.PADDI to    R14C15A.CLK IfClockxCI_c
REG_DEL     ---     0.137    R14C15A.CLK to     R14C15A.Q0 ADCStateMachine_2/SLICE_604
ROUTE         8     0.771     R14C15A.Q0 to    R10C15C.CLK ADCStateMachine_2/StateColxDP[9]
                  --------
                    1.621   (24.6% logic, 75.4% route), 2 logic levels.


Passed: The following path meets requirements by 0.104ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADCStateMachine_2/StateRowxDP[2]  (from IfClockxCI_c +)
   Destination:    FF         Data in        ADCStateMachine_2/StartRowxSN  (to CDVSTestSRRowInxSO_c +)

   Delay:               0.869ns  (14.5% logic, 85.5% route), 1 logic levels.

 Constraint Details:

      0.869ns physical path delay ADCStateMachine_2/SLICE_344 to ADCStateMachine_2/SLICE_329 meets
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -0.765ns skew requirement (totaling 0.765ns) by 0.104ns

 Physical Path Details:

      Data path ADCStateMachine_2/SLICE_344 to ADCStateMachine_2/SLICE_329:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.126    R11C15A.CLK to     R11C15A.Q0 ADCStateMachine_2/SLICE_344 (from IfClockxCI_c)
ROUTE         6     0.743     R11C15A.Q0 to    R11C15B.LSR ADCStateMachine_2/StateRowxDP[2] (to CDVSTestSRRowInxSO_c)
                  --------
                    0.869   (14.5% logic, 85.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path IfClockxCI to ADCStateMachine_2/SLICE_344:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.261         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        79     0.452       A9.PADDI to    R11C15A.CLK IfClockxCI_c
                  --------
                    0.713   (36.6% logic, 63.4% route), 1 logic levels.

      Destination Clock Path IfClockxCI to ADCStateMachine_2/SLICE_329:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.261         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        79     0.452       A9.PADDI to     R5C16B.CLK IfClockxCI_c
REG_DEL     ---     0.137     R5C16B.CLK to      R5C16B.Q0 ADCStateMachine_2/SLICE_365
ROUTE         5     0.628      R5C16B.Q0 to    R11C15B.CLK CDVSTestSRRowInxSO_c
                  --------
                    1.478   (26.9% logic, 73.1% route), 2 logic levels.


Passed: The following path meets requirements by 0.273ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              shiftRegister_1/StatexD[14]  (from PC1xSIO_c +)
   Destination:    FF         Data in        shiftRegister_1/StatexD[15]  (to PC1xSIO_c +)

   Delay:               0.256ns  (49.2% logic, 50.8% route), 1 logic levels.

 Constraint Details:

      0.256ns physical path delay shiftRegister_1/SLICE_463 to shiftRegister_1/SLICE_463 meets
     -0.017ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.017ns) by 0.273ns

 Physical Path Details:

      Data path shiftRegister_1/SLICE_463 to shiftRegister_1/SLICE_463:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.126    R10C11D.CLK to     R10C11D.Q0 shiftRegister_1/SLICE_463 (from PC1xSIO_c)
ROUTE         1     0.130     R10C11D.Q0 to     R10C11D.M1 shiftRegister_1/StatexD[14] (to PC1xSIO_c)
                  --------
                    0.256   (49.2% logic, 50.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PC1xSIO to shiftRegister_1/SLICE_463:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.856       K1.PADDI to    R10C11D.CLK PC1xSIO_c
                  --------
                    0.856   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PC1xSIO to shiftRegister_1/SLICE_463:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.856       K1.PADDI to    R10C11D.CLK PC1xSIO_c
                  --------
                    0.856   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.273ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              shiftRegister_1/StatexD[4]  (from PC1xSIO_c +)
   Destination:    FF         Data in        shiftRegister_1/StatexD[5]  (to PC1xSIO_c +)

   Delay:               0.256ns  (49.2% logic, 50.8% route), 1 logic levels.

 Constraint Details:

      0.256ns physical path delay shiftRegister_1/SLICE_458 to shiftRegister_1/SLICE_458 meets
     -0.017ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.017ns) by 0.273ns

 Physical Path Details:

      Data path shiftRegister_1/SLICE_458 to shiftRegister_1/SLICE_458:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.126     R12C3A.CLK to      R12C3A.Q0 shiftRegister_1/SLICE_458 (from PC1xSIO_c)
ROUTE         1     0.130      R12C3A.Q0 to      R12C3A.M1 shiftRegister_1/StatexD[4] (to PC1xSIO_c)
                  --------
                    0.256   (49.2% logic, 50.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PC1xSIO to shiftRegister_1/SLICE_458:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.856       K1.PADDI to     R12C3A.CLK PC1xSIO_c
                  --------
                    0.856   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PC1xSIO to shiftRegister_1/SLICE_458:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.856       K1.PADDI to     R12C3A.CLK PC1xSIO_c
                  --------
                    0.856   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.273ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              shiftRegister_1/StatexD[3]  (from PC1xSIO_c +)
   Destination:    FF         Data in        shiftRegister_1/StatexD[4]  (to PC1xSIO_c +)

   Delay:               0.256ns  (49.2% logic, 50.8% route), 1 logic levels.

 Constraint Details:

      0.256ns physical path delay shiftRegister_1/SLICE_457 to shiftRegister_1/SLICE_458 meets
     -0.017ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.017ns) by 0.273ns

 Physical Path Details:

      Data path shiftRegister_1/SLICE_457 to shiftRegister_1/SLICE_458:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.126     R12C3D.CLK to      R12C3D.Q1 shiftRegister_1/SLICE_457 (from PC1xSIO_c)
ROUTE         1     0.130      R12C3D.Q1 to      R12C3A.M0 shiftRegister_1/StatexD[3] (to PC1xSIO_c)
                  --------
                    0.256   (49.2% logic, 50.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PC1xSIO to shiftRegister_1/SLICE_457:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.856       K1.PADDI to     R12C3D.CLK PC1xSIO_c
                  --------
                    0.856   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PC1xSIO to shiftRegister_1/SLICE_458:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.856       K1.PADDI to     R12C3A.CLK PC1xSIO_c
                  --------
                    0.856   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.273ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              shiftRegister_1/StatexD[2]  (from PC1xSIO_c +)
   Destination:    FF         Data in        shiftRegister_1/StatexD[3]  (to PC1xSIO_c +)

   Delay:               0.256ns  (49.2% logic, 50.8% route), 1 logic levels.

 Constraint Details:

      0.256ns physical path delay shiftRegister_1/SLICE_457 to shiftRegister_1/SLICE_457 meets
     -0.017ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.017ns) by 0.273ns

 Physical Path Details:

      Data path shiftRegister_1/SLICE_457 to shiftRegister_1/SLICE_457:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.126     R12C3D.CLK to      R12C3D.Q0 shiftRegister_1/SLICE_457 (from PC1xSIO_c)
ROUTE         1     0.130      R12C3D.Q0 to      R12C3D.M1 shiftRegister_1/StatexD[2] (to PC1xSIO_c)
                  --------
                    0.256   (49.2% logic, 50.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PC1xSIO to shiftRegister_1/SLICE_457:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.856       K1.PADDI to     R12C3D.CLK PC1xSIO_c
                  --------
                    0.856   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PC1xSIO to shiftRegister_1/SLICE_457:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.856       K1.PADDI to     R12C3D.CLK PC1xSIO_c
                  --------
                    0.856   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.273ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              shiftRegister_1/StatexD[10]  (from PC1xSIO_c +)
   Destination:    FF         Data in        shiftRegister_1/StatexD[11]  (to PC1xSIO_c +)

   Delay:               0.256ns  (49.2% logic, 50.8% route), 1 logic levels.

 Constraint Details:

      0.256ns physical path delay shiftRegister_1/SLICE_461 to shiftRegister_1/SLICE_461 meets
     -0.017ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.017ns) by 0.273ns

 Physical Path Details:

      Data path shiftRegister_1/SLICE_461 to shiftRegister_1/SLICE_461:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.126     R11C4A.CLK to      R11C4A.Q0 shiftRegister_1/SLICE_461 (from PC1xSIO_c)
ROUTE         1     0.130      R11C4A.Q0 to      R11C4A.M1 shiftRegister_1/StatexD[10] (to PC1xSIO_c)
                  --------
                    0.256   (49.2% logic, 50.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PC1xSIO to shiftRegister_1/SLICE_461:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.856       K1.PADDI to     R11C4A.CLK PC1xSIO_c
                  --------
                    0.856   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PC1xSIO to shiftRegister_1/SLICE_461:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.856       K1.PADDI to     R11C4A.CLK PC1xSIO_c
                  --------
                    0.856   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.273ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              shiftRegister_1/StatexD[114]  (from PC1xSIO_c +)
   Destination:    FF         Data in        shiftRegister_1/StatexD[115]  (to PC1xSIO_c +)

   Delay:               0.256ns  (49.2% logic, 50.8% route), 1 logic levels.

 Constraint Details:

      0.256ns physical path delay shiftRegister_1/SLICE_513 to shiftRegister_1/SLICE_513 meets
     -0.017ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.017ns) by 0.273ns

 Physical Path Details:

      Data path shiftRegister_1/SLICE_513 to shiftRegister_1/SLICE_513:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.126    R16C11A.CLK to     R16C11A.Q0 shiftRegister_1/SLICE_513 (from PC1xSIO_c)
ROUTE         1     0.130     R16C11A.Q0 to     R16C11A.M1 shiftRegister_1/StatexD[114] (to PC1xSIO_c)
                  --------
                    0.256   (49.2% logic, 50.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PC1xSIO to shiftRegister_1/SLICE_513:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.856       K1.PADDI to    R16C11A.CLK PC1xSIO_c
                  --------
                    0.856   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PC1xSIO to shiftRegister_1/SLICE_513:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.856       K1.PADDI to    R16C11A.CLK PC1xSIO_c
                  --------
                    0.856   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.273ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              shiftRegister_1/StatexD[6]  (from PC1xSIO_c +)
   Destination:    FF         Data in        shiftRegister_1/StatexD[7]  (to PC1xSIO_c +)

   Delay:               0.256ns  (49.2% logic, 50.8% route), 1 logic levels.

 Constraint Details:

      0.256ns physical path delay shiftRegister_1/SLICE_459 to shiftRegister_1/SLICE_459 meets
     -0.017ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.017ns) by 0.273ns

 Physical Path Details:

      Data path shiftRegister_1/SLICE_459 to shiftRegister_1/SLICE_459:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.126     R12C3C.CLK to      R12C3C.Q0 shiftRegister_1/SLICE_459 (from PC1xSIO_c)
ROUTE         1     0.130      R12C3C.Q0 to      R12C3C.M1 shiftRegister_1/StatexD[6] (to PC1xSIO_c)
                  --------
                    0.256   (49.2% logic, 50.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PC1xSIO to shiftRegister_1/SLICE_459:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.856       K1.PADDI to     R12C3C.CLK PC1xSIO_c
                  --------
                    0.856   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PC1xSIO to shiftRegister_1/SLICE_459:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.856       K1.PADDI to     R12C3C.CLK PC1xSIO_c
                  --------
                    0.856   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.273ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              shiftRegister_1/StatexD[5]  (from PC1xSIO_c +)
   Destination:    FF         Data in        shiftRegister_1/StatexD[6]  (to PC1xSIO_c +)

   Delay:               0.256ns  (49.2% logic, 50.8% route), 1 logic levels.

 Constraint Details:

      0.256ns physical path delay shiftRegister_1/SLICE_458 to shiftRegister_1/SLICE_459 meets
     -0.017ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.017ns) by 0.273ns

 Physical Path Details:

      Data path shiftRegister_1/SLICE_458 to shiftRegister_1/SLICE_459:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.126     R12C3A.CLK to      R12C3A.Q1 shiftRegister_1/SLICE_458 (from PC1xSIO_c)
ROUTE         1     0.130      R12C3A.Q1 to      R12C3C.M0 shiftRegister_1/StatexD[5] (to PC1xSIO_c)
                  --------
                    0.256   (49.2% logic, 50.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PC1xSIO to shiftRegister_1/SLICE_458:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.856       K1.PADDI to     R12C3A.CLK PC1xSIO_c
                  --------
                    0.856   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PC1xSIO to shiftRegister_1/SLICE_459:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.856       K1.PADDI to     R12C3C.CLK PC1xSIO_c
                  --------
                    0.856   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
Preference: CLOCK_TO_OUT GROUP "FX2FifoData" 20.000000 ns MIN 0.000000 ns CLKPORT "IfClockxCI" ;
            16 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 2.161ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FIFO8KA    Port           uFifo/AERfifo_0_1(ASIC)  (from IfClockxCI_c +)
   Destination:    Port       Pad            FX2FifoDataxDIO[7]

   Data Path Delay:     1.587ns  (79.8% logic, 20.2% route), 2 logic levels.

   Clock Path Delay:    0.574ns  (37.1% logic, 62.9% route), 1 logic levels.

 Constraint Details:
      0.574ns delay IfClockxCI to uFifo/AERfifo_0_1 and
      1.587ns delay uFifo/AERfifo_0_1 to FX2FifoDataxDIO[7] (totaling 2.161ns) meets
      0.000ns hold offset IfClockxCI to FX2FifoDataxDIO[7] by 2.161ns

 Physical Path Details:

      Clock path IfClockxCI to uFifo/AERfifo_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.213         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        79     0.361       A9.PADDI to EBR_R13C1.CLKR IfClockxCI_c
                  --------
                    0.574   (37.1% logic, 62.9% route), 1 logic levels.

      Data path uFifo/AERfifo_0_1 to FX2FifoDataxDIO[7]:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     0.780 EBR_R13C1.CLKR to  EBR_R13C1.DO7 uFifo/AERfifo_0_1 (from IfClockxCI_c)
ROUTE         1     0.320  EBR_R13C1.DO7 to       M1.PADDO FX2FifoDataxDIO_c[7]
DOPAD_DEL   ---     0.487       M1.PADDO to         M1.PAD FX2FifoDataxDIO[7]
                  --------
                    1.587   (79.8% logic, 20.2% route), 2 logic levels.


Passed:  The following path meets requirements by 2.260ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FIFO8KA    Port           uFifo/AERfifo_0_1(ASIC)  (from IfClockxCI_c +)
   Destination:    Port       Pad            FX2FifoDataxDIO[5]

   Data Path Delay:     1.686ns  (75.1% logic, 24.9% route), 2 logic levels.

   Clock Path Delay:    0.574ns  (37.1% logic, 62.9% route), 1 logic levels.

 Constraint Details:
      0.574ns delay IfClockxCI to uFifo/AERfifo_0_1 and
      1.686ns delay uFifo/AERfifo_0_1 to FX2FifoDataxDIO[5] (totaling 2.260ns) meets
      0.000ns hold offset IfClockxCI to FX2FifoDataxDIO[5] by 2.260ns

 Physical Path Details:

      Clock path IfClockxCI to uFifo/AERfifo_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.213         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        79     0.361       A9.PADDI to EBR_R13C1.CLKR IfClockxCI_c
                  --------
                    0.574   (37.1% logic, 62.9% route), 1 logic levels.

      Data path uFifo/AERfifo_0_1 to FX2FifoDataxDIO[5]:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     0.780 EBR_R13C1.CLKR to  EBR_R13C1.DO5 uFifo/AERfifo_0_1 (from IfClockxCI_c)
ROUTE         1     0.419  EBR_R13C1.DO5 to       N1.PADDO FX2FifoDataxDIO_c[5]
DOPAD_DEL   ---     0.487       N1.PADDO to         N1.PAD FX2FifoDataxDIO[5]
                  --------
                    1.686   (75.1% logic, 24.9% route), 2 logic levels.


Passed:  The following path meets requirements by 2.260ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FIFO8KA    Port           uFifo/AERfifo_0_1(ASIC)  (from IfClockxCI_c +)
   Destination:    Port       Pad            FX2FifoDataxDIO[1]

   Data Path Delay:     1.686ns  (75.1% logic, 24.9% route), 2 logic levels.

   Clock Path Delay:    0.574ns  (37.1% logic, 62.9% route), 1 logic levels.

 Constraint Details:
      0.574ns delay IfClockxCI to uFifo/AERfifo_0_1 and
      1.686ns delay uFifo/AERfifo_0_1 to FX2FifoDataxDIO[1] (totaling 2.260ns) meets
      0.000ns hold offset IfClockxCI to FX2FifoDataxDIO[1] by 2.260ns

 Physical Path Details:

      Clock path IfClockxCI to uFifo/AERfifo_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.213         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        79     0.361       A9.PADDI to EBR_R13C1.CLKR IfClockxCI_c
                  --------
                    0.574   (37.1% logic, 62.9% route), 1 logic levels.

      Data path uFifo/AERfifo_0_1 to FX2FifoDataxDIO[1]:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     0.780 EBR_R13C1.CLKR to  EBR_R13C1.DO1 uFifo/AERfifo_0_1 (from IfClockxCI_c)
ROUTE         1     0.419  EBR_R13C1.DO1 to       R1.PADDO FX2FifoDataxDIO_c[1]
DOPAD_DEL   ---     0.487       R1.PADDO to         R1.PAD FX2FifoDataxDIO[1]
                  --------
                    1.686   (75.1% logic, 24.9% route), 2 logic levels.


Passed:  The following path meets requirements by 2.261ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FIFO8KA    Port           uFifo/AERfifo_0_1(ASIC)  (from IfClockxCI_c +)
   Destination:    Port       Pad            FX2FifoDataxDIO[0]

   Data Path Delay:     1.687ns  (75.1% logic, 24.9% route), 2 logic levels.

   Clock Path Delay:    0.574ns  (37.1% logic, 62.9% route), 1 logic levels.

 Constraint Details:
      0.574ns delay IfClockxCI to uFifo/AERfifo_0_1 and
      1.687ns delay uFifo/AERfifo_0_1 to FX2FifoDataxDIO[0] (totaling 2.261ns) meets
      0.000ns hold offset IfClockxCI to FX2FifoDataxDIO[0] by 2.261ns

 Physical Path Details:

      Clock path IfClockxCI to uFifo/AERfifo_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.213         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        79     0.361       A9.PADDI to EBR_R13C1.CLKR IfClockxCI_c
                  --------
                    0.574   (37.1% logic, 62.9% route), 1 logic levels.

      Data path uFifo/AERfifo_0_1 to FX2FifoDataxDIO[0]:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     0.780 EBR_R13C1.CLKR to  EBR_R13C1.DO0 uFifo/AERfifo_0_1 (from IfClockxCI_c)
ROUTE         1     0.420  EBR_R13C1.DO0 to       R2.PADDO FX2FifoDataxDIO_c[0]
DOPAD_DEL   ---     0.487       R2.PADDO to         R2.PAD FX2FifoDataxDIO[0]
                  --------
                    1.687   (75.1% logic, 24.9% route), 2 logic levels.


Passed:  The following path meets requirements by 2.261ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FIFO8KA    Port           uFifo/AERfifo_0_1(ASIC)  (from IfClockxCI_c +)
   Destination:    Port       Pad            FX2FifoDataxDIO[3]

   Data Path Delay:     1.687ns  (75.1% logic, 24.9% route), 2 logic levels.

   Clock Path Delay:    0.574ns  (37.1% logic, 62.9% route), 1 logic levels.

 Constraint Details:
      0.574ns delay IfClockxCI to uFifo/AERfifo_0_1 and
      1.687ns delay uFifo/AERfifo_0_1 to FX2FifoDataxDIO[3] (totaling 2.261ns) meets
      0.000ns hold offset IfClockxCI to FX2FifoDataxDIO[3] by 2.261ns

 Physical Path Details:

      Clock path IfClockxCI to uFifo/AERfifo_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.213         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        79     0.361       A9.PADDI to EBR_R13C1.CLKR IfClockxCI_c
                  --------
                    0.574   (37.1% logic, 62.9% route), 1 logic levels.

      Data path uFifo/AERfifo_0_1 to FX2FifoDataxDIO[3]:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     0.780 EBR_R13C1.CLKR to  EBR_R13C1.DO3 uFifo/AERfifo_0_1 (from IfClockxCI_c)
ROUTE         1     0.420  EBR_R13C1.DO3 to       P1.PADDO FX2FifoDataxDIO_c[3]
DOPAD_DEL   ---     0.487       P1.PADDO to         P1.PAD FX2FifoDataxDIO[3]
                  --------
                    1.687   (75.1% logic, 24.9% route), 2 logic levels.


Passed:  The following path meets requirements by 2.261ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FIFO8KA    Port           uFifo/AERfifo_0_1(ASIC)  (from IfClockxCI_c +)
   Destination:    Port       Pad            FX2FifoDataxDIO[6]

   Data Path Delay:     1.687ns  (75.1% logic, 24.9% route), 2 logic levels.

   Clock Path Delay:    0.574ns  (37.1% logic, 62.9% route), 1 logic levels.

 Constraint Details:
      0.574ns delay IfClockxCI to uFifo/AERfifo_0_1 and
      1.687ns delay uFifo/AERfifo_0_1 to FX2FifoDataxDIO[6] (totaling 2.261ns) meets
      0.000ns hold offset IfClockxCI to FX2FifoDataxDIO[6] by 2.261ns

 Physical Path Details:

      Clock path IfClockxCI to uFifo/AERfifo_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.213         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        79     0.361       A9.PADDI to EBR_R13C1.CLKR IfClockxCI_c
                  --------
                    0.574   (37.1% logic, 62.9% route), 1 logic levels.

      Data path uFifo/AERfifo_0_1 to FX2FifoDataxDIO[6]:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     0.780 EBR_R13C1.CLKR to  EBR_R13C1.DO6 uFifo/AERfifo_0_1 (from IfClockxCI_c)
ROUTE         1     0.420  EBR_R13C1.DO6 to       M2.PADDO FX2FifoDataxDIO_c[6]
DOPAD_DEL   ---     0.487       M2.PADDO to         M2.PAD FX2FifoDataxDIO[6]
                  --------
                    1.687   (75.1% logic, 24.9% route), 2 logic levels.


Passed:  The following path meets requirements by 2.261ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FIFO8KA    Port           uFifo/AERfifo_0_1(ASIC)  (from IfClockxCI_c +)
   Destination:    Port       Pad            FX2FifoDataxDIO[4]

   Data Path Delay:     1.687ns  (75.1% logic, 24.9% route), 2 logic levels.

   Clock Path Delay:    0.574ns  (37.1% logic, 62.9% route), 1 logic levels.

 Constraint Details:
      0.574ns delay IfClockxCI to uFifo/AERfifo_0_1 and
      1.687ns delay uFifo/AERfifo_0_1 to FX2FifoDataxDIO[4] (totaling 2.261ns) meets
      0.000ns hold offset IfClockxCI to FX2FifoDataxDIO[4] by 2.261ns

 Physical Path Details:

      Clock path IfClockxCI to uFifo/AERfifo_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.213         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        79     0.361       A9.PADDI to EBR_R13C1.CLKR IfClockxCI_c
                  --------
                    0.574   (37.1% logic, 62.9% route), 1 logic levels.

      Data path uFifo/AERfifo_0_1 to FX2FifoDataxDIO[4]:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     0.780 EBR_R13C1.CLKR to  EBR_R13C1.DO4 uFifo/AERfifo_0_1 (from IfClockxCI_c)
ROUTE         1     0.420  EBR_R13C1.DO4 to       N2.PADDO FX2FifoDataxDIO_c[4]
DOPAD_DEL   ---     0.487       N2.PADDO to         N2.PAD FX2FifoDataxDIO[4]
                  --------
                    1.687   (75.1% logic, 24.9% route), 2 logic levels.


Passed:  The following path meets requirements by 2.361ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FIFO8KA    Port           uFifo/AERfifo_1_0(ASIC)  (from IfClockxCI_c +)
   Destination:    Port       Pad            FX2FifoDataxDIO[10]

   Data Path Delay:     1.787ns  (70.9% logic, 29.1% route), 2 logic levels.

   Clock Path Delay:    0.574ns  (37.1% logic, 62.9% route), 1 logic levels.

 Constraint Details:
      0.574ns delay IfClockxCI to uFifo/AERfifo_1_0 and
      1.787ns delay uFifo/AERfifo_1_0 to FX2FifoDataxDIO[10] (totaling 2.361ns) meets
      0.000ns hold offset IfClockxCI to FX2FifoDataxDIO[10] by 2.361ns

 Physical Path Details:

      Clock path IfClockxCI to uFifo/AERfifo_1_0:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.213         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        79     0.361       A9.PADDI to  EBR_R9C1.CLKR IfClockxCI_c
                  --------
                    0.574   (37.1% logic, 62.9% route), 1 logic levels.

      Data path uFifo/AERfifo_1_0 to FX2FifoDataxDIO[10]:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     0.780  EBR_R9C1.CLKR to   EBR_R9C1.DO1 uFifo/AERfifo_1_0 (from IfClockxCI_c)
ROUTE         1     0.520   EBR_R9C1.DO1 to       C1.PADDO FX2FifoDataxDIO_c[10]
DOPAD_DEL   ---     0.487       C1.PADDO to         C1.PAD FX2FifoDataxDIO[10]
                  --------
                    1.787   (70.9% logic, 29.1% route), 2 logic levels.


Passed:  The following path meets requirements by 2.382ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FIFO8KA    Port           uFifo/AERfifo_0_1(ASIC)  (from IfClockxCI_c +)
   Destination:    Port       Pad            FX2FifoDataxDIO[2]

   Data Path Delay:     1.808ns  (70.1% logic, 29.9% route), 2 logic levels.

   Clock Path Delay:    0.574ns  (37.1% logic, 62.9% route), 1 logic levels.

 Constraint Details:
      0.574ns delay IfClockxCI to uFifo/AERfifo_0_1 and
      1.808ns delay uFifo/AERfifo_0_1 to FX2FifoDataxDIO[2] (totaling 2.382ns) meets
      0.000ns hold offset IfClockxCI to FX2FifoDataxDIO[2] by 2.382ns

 Physical Path Details:

      Clock path IfClockxCI to uFifo/AERfifo_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.213         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        79     0.361       A9.PADDI to EBR_R13C1.CLKR IfClockxCI_c
                  --------
                    0.574   (37.1% logic, 62.9% route), 1 logic levels.

      Data path uFifo/AERfifo_0_1 to FX2FifoDataxDIO[2]:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     0.780 EBR_R13C1.CLKR to  EBR_R13C1.DO2 uFifo/AERfifo_0_1 (from IfClockxCI_c)
ROUTE         1     0.541  EBR_R13C1.DO2 to       P2.PADDO FX2FifoDataxDIO_c[2]
DOPAD_DEL   ---     0.487       P2.PADDO to         P2.PAD FX2FifoDataxDIO[2]
                  --------
                    1.808   (70.1% logic, 29.9% route), 2 logic levels.


Passed:  The following path meets requirements by 2.383ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FIFO8KA    Port           uFifo/AERfifo_0_1(ASIC)  (from IfClockxCI_c +)
   Destination:    Port       Pad            FX2FifoDataxDIO[8]

   Data Path Delay:     1.809ns  (70.0% logic, 30.0% route), 2 logic levels.

   Clock Path Delay:    0.574ns  (37.1% logic, 62.9% route), 1 logic levels.

 Constraint Details:
      0.574ns delay IfClockxCI to uFifo/AERfifo_0_1 and
      1.809ns delay uFifo/AERfifo_0_1 to FX2FifoDataxDIO[8] (totaling 2.383ns) meets
      0.000ns hold offset IfClockxCI to FX2FifoDataxDIO[8] by 2.383ns

 Physical Path Details:

      Clock path IfClockxCI to uFifo/AERfifo_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.213         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        79     0.361       A9.PADDI to EBR_R13C1.CLKR IfClockxCI_c
                  --------
                    0.574   (37.1% logic, 62.9% route), 1 logic levels.

      Data path uFifo/AERfifo_0_1 to FX2FifoDataxDIO[8]:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     0.780 EBR_R13C1.CLKR to  EBR_R13C1.DO8 uFifo/AERfifo_0_1 (from IfClockxCI_c)
ROUTE         1     0.542  EBR_R13C1.DO8 to       D1.PADDO FX2FifoDataxDIO_c[8]
DOPAD_DEL   ---     0.487       D1.PADDO to         D1.PAD FX2FifoDataxDIO[8]
                  --------
                    1.809   (70.0% logic, 30.0% route), 2 logic levels.

Report:    2.161ns is the maximum offset for this preference.


================================================================================
Preference: CLOCK_TO_OUT PORT "FX2FifoWritexEBO" 12.000000 ns MIN 0.000000 ns CLKPORT "IfClockxCI" ;
            2 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 2.383ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              fifoStatemachine_1/StatexDP[1]  (from IfClockxCI_c +)
   Destination:    Port       Pad            FX2FifoWritexEBO

   Data Path Delay:     1.854ns  (36.8% logic, 63.2% route), 3 logic levels.

   Clock Path Delay:    0.529ns  (40.3% logic, 59.7% route), 1 logic levels.

 Constraint Details:
      0.529ns delay IfClockxCI to fifoStatemachine_1/SLICE_371 and
      1.854ns delay fifoStatemachine_1/SLICE_371 to FX2FifoWritexEBO (totaling 2.383ns) meets
      0.000ns hold offset IfClockxCI to FX2FifoWritexEBO by 2.383ns

 Physical Path Details:

      Clock path IfClockxCI to fifoStatemachine_1/SLICE_371:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.213         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        79     0.316       A9.PADDI to    R17C10C.CLK IfClockxCI_c
                  --------
                    0.529   (40.3% logic, 59.7% route), 1 logic levels.

      Data path fifoStatemachine_1/SLICE_371 to FX2FifoWritexEBO:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.126    R17C10C.CLK to     R17C10C.Q0 fifoStatemachine_1/SLICE_371 (from IfClockxCI_c)
ROUTE        37     0.578     R17C10C.Q0 to       R6C2B.D0 FifoReadxE
CTOF_DEL    ---     0.074       R6C2B.D0 to       R6C2B.F0 fifoStatemachine_1/SLICE_613
ROUTE         1     0.594       R6C2B.F0 to       A5.PADDO FX2FifoWritexEBO_c
DOPAD_DEL   ---     0.482       A5.PADDO to         A5.PAD FX2FifoWritexEBO
                  --------
                    1.854   (36.8% logic, 63.2% route), 3 logic levels.


Passed:  The following path meets requirements by 2.414ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              fifoStatemachine_1/StatexDP[0]  (from IfClockxCI_c +)
   Destination:    Port       Pad            FX2FifoWritexEBO

   Data Path Delay:     1.885ns  (36.2% logic, 63.8% route), 3 logic levels.

   Clock Path Delay:    0.529ns  (40.3% logic, 59.7% route), 1 logic levels.

 Constraint Details:
      0.529ns delay IfClockxCI to fifoStatemachine_1/SLICE_436 and
      1.885ns delay fifoStatemachine_1/SLICE_436 to FX2FifoWritexEBO (totaling 2.414ns) meets
      0.000ns hold offset IfClockxCI to FX2FifoWritexEBO by 2.414ns

 Physical Path Details:

      Clock path IfClockxCI to fifoStatemachine_1/SLICE_436:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.213         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        79     0.316       A9.PADDI to    R17C10D.CLK IfClockxCI_c
                  --------
                    0.529   (40.3% logic, 59.7% route), 1 logic levels.

      Data path fifoStatemachine_1/SLICE_436 to FX2FifoWritexEBO:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.126    R17C10D.CLK to     R17C10D.Q0 fifoStatemachine_1/SLICE_436 (from IfClockxCI_c)
ROUTE        38     0.609     R17C10D.Q0 to       R6C2B.C0 fifoStatemachine_1.StatexDP[0]
CTOF_DEL    ---     0.074       R6C2B.C0 to       R6C2B.F0 fifoStatemachine_1/SLICE_613
ROUTE         1     0.594       R6C2B.F0 to       A5.PADDO FX2FifoWritexEBO_c
DOPAD_DEL   ---     0.482       A5.PADDO to         A5.PAD FX2FifoWritexEBO
                  --------
                    1.885   (36.2% logic, 63.8% route), 3 logic levels.

Report:    2.383ns is the maximum offset for this preference.


================================================================================
Preference: CLOCK_TO_OUT PORT "FX2FifoPktEndxSBO" 15.000000 ns MIN 0.000000 ns CLKPORT "IfClockxCI" ;
            2 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 2.176ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              fifoStatemachine_1/StatexDP[1]  (from IfClockxCI_c +)
   Destination:    Port       Pad            FX2FifoPktEndxSBO

   Data Path Delay:     1.647ns  (41.4% logic, 58.6% route), 3 logic levels.

   Clock Path Delay:    0.529ns  (40.3% logic, 59.7% route), 1 logic levels.

 Constraint Details:
      0.529ns delay IfClockxCI to fifoStatemachine_1/SLICE_371 and
      1.647ns delay fifoStatemachine_1/SLICE_371 to FX2FifoPktEndxSBO (totaling 2.176ns) meets
      0.000ns hold offset IfClockxCI to FX2FifoPktEndxSBO by 2.176ns

 Physical Path Details:

      Clock path IfClockxCI to fifoStatemachine_1/SLICE_371:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.213         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        79     0.316       A9.PADDI to    R17C10C.CLK IfClockxCI_c
                  --------
                    0.529   (40.3% logic, 59.7% route), 1 logic levels.

      Data path fifoStatemachine_1/SLICE_371 to FX2FifoPktEndxSBO:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.126    R17C10C.CLK to     R17C10C.Q0 fifoStatemachine_1/SLICE_371 (from IfClockxCI_c)
ROUTE        37     0.578     R17C10C.Q0 to       R6C2B.D1 FifoReadxE
CTOF_DEL    ---     0.074       R6C2B.D1 to       R6C2B.F1 fifoStatemachine_1/SLICE_613
ROUTE         1     0.387       R6C2B.F1 to       E1.PADDO FX2FifoPktEndxSBO_c
DOPAD_DEL   ---     0.482       E1.PADDO to         E1.PAD FX2FifoPktEndxSBO
                  --------
                    1.647   (41.4% logic, 58.6% route), 3 logic levels.


Passed:  The following path meets requirements by 2.242ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              fifoStatemachine_1/StatexDP[0]  (from IfClockxCI_c +)
   Destination:    Port       Pad            FX2FifoPktEndxSBO

   Data Path Delay:     1.713ns  (39.8% logic, 60.2% route), 3 logic levels.

   Clock Path Delay:    0.529ns  (40.3% logic, 59.7% route), 1 logic levels.

 Constraint Details:
      0.529ns delay IfClockxCI to fifoStatemachine_1/SLICE_436 and
      1.713ns delay fifoStatemachine_1/SLICE_436 to FX2FifoPktEndxSBO (totaling 2.242ns) meets
      0.000ns hold offset IfClockxCI to FX2FifoPktEndxSBO by 2.242ns

 Physical Path Details:

      Clock path IfClockxCI to fifoStatemachine_1/SLICE_436:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.213         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        79     0.316       A9.PADDI to    R17C10D.CLK IfClockxCI_c
                  --------
                    0.529   (40.3% logic, 59.7% route), 1 logic levels.

      Data path fifoStatemachine_1/SLICE_436 to FX2FifoPktEndxSBO:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.126    R17C10D.CLK to     R17C10D.Q0 fifoStatemachine_1/SLICE_436 (from IfClockxCI_c)
ROUTE        38     0.644     R17C10D.Q0 to       R6C2B.A1 fifoStatemachine_1.StatexDP[0]
CTOF_DEL    ---     0.074       R6C2B.A1 to       R6C2B.F1 fifoStatemachine_1/SLICE_613
ROUTE         1     0.387       R6C2B.F1 to       E1.PADDO FX2FifoPktEndxSBO_c
DOPAD_DEL   ---     0.482       E1.PADDO to         E1.PAD FX2FifoPktEndxSBO
                  --------
                    1.713   (39.8% logic, 60.2% route), 3 logic levels.

Report:    2.176ns is the maximum offset for this preference.


================================================================================
Preference: INPUT_SETUP PORT "FX2FifoInFullxSBI" 20.000000 ns HOLD 0.000000 ns CLKPORT "IfClockxCI" ;
            2 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 0.575ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            FX2FifoInFullxSBI
   Destination:    FF         Data in        fifoStatemachine_1/StatexDP[1]  (to IfClockxCI_c +)

   Min Data Path Delay:     1.280ns  (34.0% logic, 66.0% route), 4 logic levels.

   Max Clock Path Delay:    0.713ns  (36.6% logic, 63.4% route), 1 logic levels.

 Constraint Details:

      1.280ns delay FX2FifoInFullxSBI to fifoStatemachine_1/SLICE_371 plus
      0.000ns hold offset FX2FifoInFullxSBI to IfClockxCI (totaling 1.280ns) meets
      0.713ns delay IfClockxCI to fifoStatemachine_1/SLICE_371 plus
     -0.008ns DIN_HLD requirement (totaling 0.705ns) by 0.575ns

 Physical Path Details:

      Data path FX2FifoInFullxSBI to fifoStatemachine_1/SLICE_371:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.213         L1.PAD to       L1.PADDI FX2FifoInFullxSBI
ROUTE         1     0.373       L1.PADDI to      R12C4C.B0 FX2FifoInFullxSBI_c
CTOF_DEL    ---     0.074      R12C4C.B0 to      R12C4C.F0 SLICE_628
ROUTE         2     0.373      R12C4C.F0 to     R17C10C.D1 fifoStatemachine_1/N_10_mux
CTOF_DEL    ---     0.074     R17C10C.D1 to     R17C10C.F1 fifoStatemachine_1/SLICE_371
ROUTE         1     0.099     R17C10C.F1 to     R17C10C.C0 fifoStatemachine_1/N_11_mux
CTOF_DEL    ---     0.074     R17C10C.C0 to     R17C10C.F0 fifoStatemachine_1/SLICE_371
ROUTE         1     0.000     R17C10C.F0 to    R17C10C.DI0 fifoStatemachine_1/StatexDP_ns[1] (to IfClockxCI_c)
                  --------
                    1.280   (34.0% logic, 66.0% route), 4 logic levels.

      Clock path IfClockxCI to fifoStatemachine_1/SLICE_371:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.261         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        79     0.452       A9.PADDI to    R17C10C.CLK IfClockxCI_c
                  --------
                    0.713   (36.6% logic, 63.4% route), 1 logic levels.


Passed:  The following path meets requirements by 0.590ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            FX2FifoInFullxSBI
   Destination:    FF         Data in        fifoStatemachine_1/StatexDP[0]  (to IfClockxCI_c +)

   Min Data Path Delay:     1.295ns  (31.8% logic, 68.2% route), 3 logic levels.

   Max Clock Path Delay:    0.713ns  (36.6% logic, 63.4% route), 1 logic levels.

 Constraint Details:

      1.295ns delay FX2FifoInFullxSBI to fifoStatemachine_1/SLICE_436 plus
      0.000ns hold offset FX2FifoInFullxSBI to IfClockxCI (totaling 1.295ns) meets
      0.713ns delay IfClockxCI to fifoStatemachine_1/SLICE_436 plus
     -0.008ns DIN_HLD requirement (totaling 0.705ns) by 0.590ns

 Physical Path Details:

      Data path FX2FifoInFullxSBI to fifoStatemachine_1/SLICE_436:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.213         L1.PAD to       L1.PADDI FX2FifoInFullxSBI
ROUTE         1     0.373       L1.PADDI to      R12C4C.B0 FX2FifoInFullxSBI_c
CTOF_DEL    ---     0.074      R12C4C.B0 to      R12C4C.F0 SLICE_628
ROUTE         2     0.510      R12C4C.F0 to     R17C10D.A0 fifoStatemachine_1/N_10_mux
CTOOFX_DEL  ---     0.125     R17C10D.A0 to   R17C10D.OFX0 fifoStatemachine_1/SLICE_436
ROUTE         1     0.000   R17C10D.OFX0 to    R17C10D.DI0 fifoStatemachine_1/StatexDP_ns[0] (to IfClockxCI_c)
                  --------
                    1.295   (31.8% logic, 68.2% route), 3 logic levels.

      Clock path IfClockxCI to fifoStatemachine_1/SLICE_436:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.261         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        79     0.452       A9.PADDI to    R17C10D.CLK IfClockxCI_c
                  --------
                    0.713   (36.6% logic, 63.4% route), 1 logic levels.

Report: There is no minimum offset greater than zero for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "IfClockxCI_c" 30.000000  |             |             |
MHz ;                                   |            -|            -|   1  
                                        |             |             |
FREQUENCY NET "ClockxC_c" 90.000000 MHz |             |             |
;                                       |            -|            -|   1  
                                        |             |             |
FREQUENCY 90.000000 MHz ;               |            -|            -|   1  
                                        |             |             |
CLOCK_TO_OUT GROUP "FX2FifoData"        |             |             |
20.000000 ns MIN 0.000000 ns CLKPORT    |             |             |
"IfClockxCI" ;                          |     0.000 ns|     2.161 ns|   2  
                                        |             |             |
CLOCK_TO_OUT PORT "FX2FifoWritexEBO"    |             |             |
12.000000 ns MIN 0.000000 ns CLKPORT    |             |             |
"IfClockxCI" ;                          |     0.000 ns|     2.383 ns|   3  
                                        |             |             |
CLOCK_TO_OUT PORT "FX2FifoPktEndxSBO"   |             |             |
15.000000 ns MIN 0.000000 ns CLKPORT    |             |             |
"IfClockxCI" ;                          |     0.000 ns|     2.176 ns|   3  
                                        |             |             |
INPUT_SETUP PORT "FX2FifoInFullxSBI"    |             |             |
20.000000 ns HOLD 0.000000 ns CLKPORT   |             |             |
"IfClockxCI" ;                          |     0.000 ns|    -0.575 ns|   4  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 7 clocks:

Clock Domain: ClockxC_c   Source: uClockGen/PLLCInst_0.CLKOP   Loads: 91
   Covered under: FREQUENCY NET "ClockxC_c" 90.000000 MHz ;

   Data transfers from:
   Clock Domain: IfClockxCI_c   Source: IfClockxCI.PAD
      Covered under: FREQUENCY NET "ClockxC_c" 90.000000 MHz ;   Transfers: 35

   Clock Domain: ADCStateMachine_2/StateColxDP[17]   Source: ADCStateMachine_2/SLICE_342.Q0
      Covered under: FREQUENCY NET "ClockxC_c" 90.000000 MHz ;   Transfers: 1

   Clock Domain: ADCStateMachine_2/StateColxDP[9]   Source: ADCStateMachine_2/SLICE_604.Q0
      Covered under: FREQUENCY NET "ClockxC_c" 90.000000 MHz ;   Transfers: 1

   Clock Domain: PC2xSIO_c   Source: PC2xSIO.PAD
      Not reported because source and destination domains are unrelated.

Clock Domain: IfClockxCI_c   Source: IfClockxCI.PAD   Loads: 79
   Covered under: FREQUENCY NET "IfClockxCI_c" 30.000000 MHz ;

   Data transfers from:
   Clock Domain: ClockxC_c   Source: uClockGen/PLLCInst_0.CLKOP
      Covered under: FREQUENCY NET "IfClockxCI_c" 30.000000 MHz ;   Transfers: 10

   Clock Domain: ADCStateMachine_2/StateColxDP[17]   Source: ADCStateMachine_2/SLICE_342.Q0
      Covered under: FREQUENCY NET "IfClockxCI_c" 30.000000 MHz ;   Transfers: 1

   Clock Domain: ADCStateMachine_2/StateColxDP[9]   Source: ADCStateMachine_2/SLICE_604.Q0
      Covered under: FREQUENCY NET "IfClockxCI_c" 30.000000 MHz ;   Transfers: 1

   Clock Domain: CDVSTestSRRowInxSO_c   Source: ADCStateMachine_2/SLICE_365.Q0
      Covered under: FREQUENCY NET "IfClockxCI_c" 30.000000 MHz ;   Transfers: 1

   Clock Domain: PC2xSIO_c   Source: PC2xSIO.PAD
      Not reported because source and destination domains are unrelated.
      To report these transfers please refer to preference CLKSKEWDIFF to define
      external clock skew between clock ports.

Clock Domain: ADCStateMachine_2/StateColxDP[17]   Source: ADCStateMachine_2/SLICE_342.Q0   Loads: 29
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: IfClockxCI_c   Source: IfClockxCI.PAD
      Covered under: FREQUENCY 90.000000 MHz ;   Transfers: 19

   Clock Domain: PC2xSIO_c   Source: PC2xSIO.PAD
      Not reported because source and destination domains are unrelated.

Clock Domain: ADCStateMachine_2/StateColxDP[9]   Source: ADCStateMachine_2/SLICE_604.Q0   Loads: 8
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: IfClockxCI_c   Source: IfClockxCI.PAD
      Covered under: FREQUENCY 90.000000 MHz ;   Transfers: 1

Clock Domain: CDVSTestSRRowInxSO_c   Source: ADCStateMachine_2/SLICE_365.Q0   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: IfClockxCI_c   Source: IfClockxCI.PAD
      Covered under: FREQUENCY 90.000000 MHz ;   Transfers: 1

Clock Domain: PC1xSIO_c   Source: PC1xSIO.PAD   Loads: 60
   Covered under: FREQUENCY 90.000000 MHz ;

Clock Domain: PC2xSIO_c   Source: PC2xSIO.PAD   Loads: 50
   No transfer within this clock domain is found


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 18191 paths, 7 nets, and 2989 connections (80.4% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

