// Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus II License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition"

// DATE "03/07/2018 17:08:28"

// 
// Device: Altera EP4CE115F29I8L Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module trivium1 (
	outputpin,
	clock,
	pin_name286,
	pin_name287,
	pin_name288,
	ivout,
	output80,
	output81,
	andop,
	pin_name1,
	pin_name2,
	pin_name3,
	pin_name4,
	pin_name5,
	pin_name6,
	pin_name7,
	pin_name8,
	pin_name9,
	pin_name10,
	pin_name11,
	pin_name12,
	pin_name13,
	pin_name14,
	pin_name15,
	pin_name16,
	pin_name17,
	pin_name18,
	pin_name19,
	pin_name20,
	pin_name21,
	pin_name22,
	pin_name23,
	pin_name24,
	pin_name25,
	pin_name26,
	pin_name27,
	pin_name28,
	pin_name29,
	pin_name30,
	pin_name31,
	pin_name32,
	pin_name33,
	pin_name34,
	pin_name35,
	pin_name36,
	pin_name37,
	pin_name38,
	pin_name39,
	pin_name40,
	pin_name41,
	pin_name42,
	pin_name43,
	pin_name44,
	pin_name45,
	pin_name46,
	pin_name47,
	pin_name48,
	pin_name49,
	pin_name50,
	pin_name51,
	pin_name52,
	pin_name53,
	pin_name54,
	pin_name55,
	pin_name56,
	pin_name57,
	pin_name58,
	pin_name59,
	pin_name60,
	pin_name61,
	pin_name62,
	pin_name63,
	pin_name64,
	pin_name65,
	pin_name66,
	pin_name67,
	pin_name68,
	pin_name69,
	pin_name70,
	pin_name71,
	pin_name72,
	pin_name73,
	pin_name74,
	pin_name75,
	pin_name76,
	pin_name77,
	pin_name78,
	pin_name79,
	pin_name80,
	pin_name94,
	pin_name95,
	pin_name96,
	pin_name97,
	pin_name98,
	pin_name99,
	pin_name100,
	pin_name101,
	pin_name102,
	pin_name103,
	pin_name104,
	pin_name105,
	pin_name106,
	pin_name107,
	pin_name108,
	pin_name109,
	pin_name110,
	pin_name111,
	pin_name112,
	pin_name113,
	pin_name114,
	pin_name115,
	pin_name116,
	pin_name117,
	pin_name118,
	pin_name119,
	pin_name120,
	pin_name121,
	pin_name122,
	pin_name123,
	pin_name124,
	pin_name125,
	pin_name126,
	pin_name127,
	pin_name128,
	pin_name129,
	pin_name130,
	pin_name131,
	pin_name132,
	pin_name133,
	pin_name134,
	pin_name135,
	pin_name136,
	pin_name137,
	pin_name138,
	pin_name139,
	pin_name140,
	pin_name141,
	pin_name142,
	pin_name143,
	pin_name144,
	pin_name145,
	pin_name146,
	pin_name147,
	pin_name148,
	pin_name149,
	pin_name150,
	pin_name151,
	pin_name152,
	pin_name153,
	pin_name154,
	pin_name155,
	pin_name156,
	pin_name157,
	pin_name158,
	pin_name159,
	pin_name160,
	pin_name161,
	pin_name162,
	pin_name163,
	pin_name164,
	pin_name165,
	pin_name166,
	pin_name167,
	pin_name168,
	pin_name169,
	pin_name170,
	pin_name171,
	pin_name172,
	pin_name173);
output 	outputpin;
input 	clock;
input 	pin_name286;
input 	pin_name287;
input 	pin_name288;
output 	ivout;
output 	output80;
output 	output81;
output 	andop;
input 	pin_name1;
input 	pin_name2;
input 	pin_name3;
input 	pin_name4;
input 	pin_name5;
input 	pin_name6;
input 	pin_name7;
input 	pin_name8;
input 	pin_name9;
input 	pin_name10;
input 	pin_name11;
input 	pin_name12;
input 	pin_name13;
input 	pin_name14;
input 	pin_name15;
input 	pin_name16;
input 	pin_name17;
input 	pin_name18;
input 	pin_name19;
input 	pin_name20;
input 	pin_name21;
input 	pin_name22;
input 	pin_name23;
input 	pin_name24;
input 	pin_name25;
input 	pin_name26;
input 	pin_name27;
input 	pin_name28;
input 	pin_name29;
input 	pin_name30;
input 	pin_name31;
input 	pin_name32;
input 	pin_name33;
input 	pin_name34;
input 	pin_name35;
input 	pin_name36;
input 	pin_name37;
input 	pin_name38;
input 	pin_name39;
input 	pin_name40;
input 	pin_name41;
input 	pin_name42;
input 	pin_name43;
input 	pin_name44;
input 	pin_name45;
input 	pin_name46;
input 	pin_name47;
input 	pin_name48;
input 	pin_name49;
input 	pin_name50;
input 	pin_name51;
input 	pin_name52;
input 	pin_name53;
input 	pin_name54;
input 	pin_name55;
input 	pin_name56;
input 	pin_name57;
input 	pin_name58;
input 	pin_name59;
input 	pin_name60;
input 	pin_name61;
input 	pin_name62;
input 	pin_name63;
input 	pin_name64;
input 	pin_name65;
input 	pin_name66;
input 	pin_name67;
input 	pin_name68;
input 	pin_name69;
input 	pin_name70;
input 	pin_name71;
input 	pin_name72;
input 	pin_name73;
input 	pin_name74;
input 	pin_name75;
input 	pin_name76;
input 	pin_name77;
input 	pin_name78;
input 	pin_name79;
input 	pin_name80;
input 	pin_name94;
input 	pin_name95;
input 	pin_name96;
input 	pin_name97;
input 	pin_name98;
input 	pin_name99;
input 	pin_name100;
input 	pin_name101;
input 	pin_name102;
input 	pin_name103;
input 	pin_name104;
input 	pin_name105;
input 	pin_name106;
input 	pin_name107;
input 	pin_name108;
input 	pin_name109;
input 	pin_name110;
input 	pin_name111;
input 	pin_name112;
input 	pin_name113;
input 	pin_name114;
input 	pin_name115;
input 	pin_name116;
input 	pin_name117;
input 	pin_name118;
input 	pin_name119;
input 	pin_name120;
input 	pin_name121;
input 	pin_name122;
input 	pin_name123;
input 	pin_name124;
input 	pin_name125;
input 	pin_name126;
input 	pin_name127;
input 	pin_name128;
input 	pin_name129;
input 	pin_name130;
input 	pin_name131;
input 	pin_name132;
input 	pin_name133;
input 	pin_name134;
input 	pin_name135;
input 	pin_name136;
input 	pin_name137;
input 	pin_name138;
input 	pin_name139;
input 	pin_name140;
input 	pin_name141;
input 	pin_name142;
input 	pin_name143;
input 	pin_name144;
input 	pin_name145;
input 	pin_name146;
input 	pin_name147;
input 	pin_name148;
input 	pin_name149;
input 	pin_name150;
input 	pin_name151;
input 	pin_name152;
input 	pin_name153;
input 	pin_name154;
input 	pin_name155;
input 	pin_name156;
input 	pin_name157;
input 	pin_name158;
input 	pin_name159;
input 	pin_name160;
input 	pin_name161;
input 	pin_name162;
input 	pin_name163;
input 	pin_name164;
input 	pin_name165;
input 	pin_name166;
input 	pin_name167;
input 	pin_name168;
input 	pin_name169;
input 	pin_name170;
input 	pin_name171;
input 	pin_name172;
input 	pin_name173;

// Design Ports Information
// outputpin	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ivout	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// output80	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// output81	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// andop	=>  Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name1	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name2	=>  Location: PIN_M27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name3	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name4	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name5	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name6	=>  Location: PIN_N26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name7	=>  Location: PIN_AF12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name8	=>  Location: PIN_H5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name9	=>  Location: PIN_V26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name10	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name11	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name12	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name13	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name14	=>  Location: PIN_V1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name15	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name16	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name17	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name18	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name19	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name20	=>  Location: PIN_AE5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name21	=>  Location: PIN_AD7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name22	=>  Location: PIN_E4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name23	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name24	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name25	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name26	=>  Location: PIN_AD15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name27	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name28	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name29	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name30	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name31	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name32	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name33	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name34	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name35	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name36	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name37	=>  Location: PIN_J26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name38	=>  Location: PIN_AG8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name39	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name40	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name41	=>  Location: PIN_AC10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name42	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name43	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name44	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name45	=>  Location: PIN_AH6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name46	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name47	=>  Location: PIN_AA6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name48	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name49	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name50	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name51	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name52	=>  Location: PIN_F27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name53	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name54	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name55	=>  Location: PIN_E27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name56	=>  Location: PIN_AC21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name57	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name58	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name59	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name60	=>  Location: PIN_K27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name61	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name62	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name63	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name64	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name65	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name66	=>  Location: PIN_H4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name67	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name68	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name69	=>  Location: PIN_AG14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name70	=>  Location: PIN_AH14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name71	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name72	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name73	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name74	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name75	=>  Location: PIN_Y1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name76	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name77	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name78	=>  Location: PIN_G24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name79	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name80	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name94	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name95	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name96	=>  Location: PIN_AE9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name97	=>  Location: PIN_AE20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name98	=>  Location: PIN_AD5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name99	=>  Location: PIN_U4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name100	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name101	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name102	=>  Location: PIN_H7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name103	=>  Location: PIN_C27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name104	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name105	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name106	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name107	=>  Location: PIN_AC2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name108	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name109	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name110	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name111	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name112	=>  Location: PIN_G4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name113	=>  Location: PIN_AG3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name114	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name115	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name116	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name117	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name118	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name119	=>  Location: PIN_AC15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name120	=>  Location: PIN_AC22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name121	=>  Location: PIN_G9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name122	=>  Location: PIN_N4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name123	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name124	=>  Location: PIN_D27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name125	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name126	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name127	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name128	=>  Location: PIN_M3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name129	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name130	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name131	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name132	=>  Location: PIN_AD4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name133	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name134	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name135	=>  Location: PIN_D28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name136	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name137	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name138	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name139	=>  Location: PIN_AF4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name140	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name141	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name142	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name143	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name144	=>  Location: PIN_G3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name145	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name146	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name147	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name148	=>  Location: PIN_M28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name149	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name150	=>  Location: PIN_AE21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name151	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name152	=>  Location: PIN_V28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name153	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name154	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name155	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name156	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name157	=>  Location: PIN_Y4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name158	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name159	=>  Location: PIN_D25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name160	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name161	=>  Location: PIN_AH11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name162	=>  Location: PIN_AD3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name163	=>  Location: PIN_AE4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name164	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name165	=>  Location: PIN_B23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name166	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name167	=>  Location: PIN_C26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name168	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name169	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name170	=>  Location: PIN_V5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name171	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name172	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name173	=>  Location: PIN_AE6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name288	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name287	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name286	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \pin_name1~input_o ;
wire \pin_name2~input_o ;
wire \pin_name3~input_o ;
wire \pin_name4~input_o ;
wire \pin_name5~input_o ;
wire \pin_name6~input_o ;
wire \pin_name7~input_o ;
wire \pin_name8~input_o ;
wire \pin_name9~input_o ;
wire \pin_name10~input_o ;
wire \pin_name11~input_o ;
wire \pin_name12~input_o ;
wire \pin_name13~input_o ;
wire \pin_name14~input_o ;
wire \pin_name15~input_o ;
wire \pin_name16~input_o ;
wire \pin_name17~input_o ;
wire \pin_name18~input_o ;
wire \pin_name19~input_o ;
wire \pin_name20~input_o ;
wire \pin_name21~input_o ;
wire \pin_name22~input_o ;
wire \pin_name23~input_o ;
wire \pin_name24~input_o ;
wire \pin_name25~input_o ;
wire \pin_name26~input_o ;
wire \pin_name27~input_o ;
wire \pin_name28~input_o ;
wire \pin_name29~input_o ;
wire \pin_name30~input_o ;
wire \pin_name31~input_o ;
wire \pin_name32~input_o ;
wire \pin_name33~input_o ;
wire \pin_name34~input_o ;
wire \pin_name35~input_o ;
wire \pin_name36~input_o ;
wire \pin_name37~input_o ;
wire \pin_name38~input_o ;
wire \pin_name39~input_o ;
wire \pin_name40~input_o ;
wire \pin_name41~input_o ;
wire \pin_name42~input_o ;
wire \pin_name43~input_o ;
wire \pin_name44~input_o ;
wire \pin_name45~input_o ;
wire \pin_name46~input_o ;
wire \pin_name47~input_o ;
wire \pin_name48~input_o ;
wire \pin_name49~input_o ;
wire \pin_name50~input_o ;
wire \pin_name51~input_o ;
wire \pin_name52~input_o ;
wire \pin_name53~input_o ;
wire \pin_name54~input_o ;
wire \pin_name55~input_o ;
wire \pin_name56~input_o ;
wire \pin_name57~input_o ;
wire \pin_name58~input_o ;
wire \pin_name59~input_o ;
wire \pin_name60~input_o ;
wire \pin_name61~input_o ;
wire \pin_name62~input_o ;
wire \pin_name63~input_o ;
wire \pin_name64~input_o ;
wire \pin_name65~input_o ;
wire \pin_name66~input_o ;
wire \pin_name67~input_o ;
wire \pin_name68~input_o ;
wire \pin_name69~input_o ;
wire \pin_name70~input_o ;
wire \pin_name71~input_o ;
wire \pin_name72~input_o ;
wire \pin_name73~input_o ;
wire \pin_name74~input_o ;
wire \pin_name75~input_o ;
wire \pin_name76~input_o ;
wire \pin_name77~input_o ;
wire \pin_name78~input_o ;
wire \pin_name79~input_o ;
wire \pin_name80~input_o ;
wire \pin_name94~input_o ;
wire \pin_name95~input_o ;
wire \pin_name96~input_o ;
wire \pin_name97~input_o ;
wire \pin_name98~input_o ;
wire \pin_name99~input_o ;
wire \pin_name100~input_o ;
wire \pin_name101~input_o ;
wire \pin_name102~input_o ;
wire \pin_name103~input_o ;
wire \pin_name104~input_o ;
wire \pin_name105~input_o ;
wire \pin_name106~input_o ;
wire \pin_name107~input_o ;
wire \pin_name108~input_o ;
wire \pin_name109~input_o ;
wire \pin_name110~input_o ;
wire \pin_name111~input_o ;
wire \pin_name112~input_o ;
wire \pin_name113~input_o ;
wire \pin_name114~input_o ;
wire \pin_name115~input_o ;
wire \pin_name116~input_o ;
wire \pin_name117~input_o ;
wire \pin_name118~input_o ;
wire \pin_name119~input_o ;
wire \pin_name120~input_o ;
wire \pin_name121~input_o ;
wire \pin_name122~input_o ;
wire \pin_name123~input_o ;
wire \pin_name124~input_o ;
wire \pin_name125~input_o ;
wire \pin_name126~input_o ;
wire \pin_name127~input_o ;
wire \pin_name128~input_o ;
wire \pin_name129~input_o ;
wire \pin_name130~input_o ;
wire \pin_name131~input_o ;
wire \pin_name132~input_o ;
wire \pin_name133~input_o ;
wire \pin_name134~input_o ;
wire \pin_name135~input_o ;
wire \pin_name136~input_o ;
wire \pin_name137~input_o ;
wire \pin_name138~input_o ;
wire \pin_name139~input_o ;
wire \pin_name140~input_o ;
wire \pin_name141~input_o ;
wire \pin_name142~input_o ;
wire \pin_name143~input_o ;
wire \pin_name144~input_o ;
wire \pin_name145~input_o ;
wire \pin_name146~input_o ;
wire \pin_name147~input_o ;
wire \pin_name148~input_o ;
wire \pin_name149~input_o ;
wire \pin_name150~input_o ;
wire \pin_name151~input_o ;
wire \pin_name152~input_o ;
wire \pin_name153~input_o ;
wire \pin_name154~input_o ;
wire \pin_name155~input_o ;
wire \pin_name156~input_o ;
wire \pin_name157~input_o ;
wire \pin_name158~input_o ;
wire \pin_name159~input_o ;
wire \pin_name160~input_o ;
wire \pin_name161~input_o ;
wire \pin_name162~input_o ;
wire \pin_name163~input_o ;
wire \pin_name164~input_o ;
wire \pin_name165~input_o ;
wire \pin_name166~input_o ;
wire \pin_name167~input_o ;
wire \pin_name168~input_o ;
wire \pin_name169~input_o ;
wire \pin_name170~input_o ;
wire \pin_name171~input_o ;
wire \pin_name172~input_o ;
wire \pin_name173~input_o ;
wire \outputpin~output_o ;
wire \ivout~output_o ;
wire \output80~output_o ;
wire \output81~output_o ;
wire \andop~output_o ;
wire \clock~input_o ;
wire \clock~inputclkctrl_outclk ;
wire \pin_name288~input_o ;
wire \inst287~q ;
wire \inst288~0_combout ;
wire \inst288~combout ;
wire \inst~q ;
wire \inst1_rtl_0|auto_generated|cntr1|counter_comb_bita0~COUT ;
wire \inst1_rtl_0|auto_generated|cntr1|counter_comb_bita1~combout ;
wire \inst1_rtl_0|auto_generated|cntr1|counter_comb_bita1~COUT ;
wire \inst1_rtl_0|auto_generated|cntr1|counter_comb_bita2~combout ;
wire \inst1_rtl_0|auto_generated|cntr1|counter_reg_bit[2]~2_combout ;
wire \inst1_rtl_0|auto_generated|cntr1|counter_comb_bita2~COUT ;
wire \inst1_rtl_0|auto_generated|cntr1|counter_comb_bita3~combout ;
wire \inst1_rtl_0|auto_generated|cntr1|counter_reg_bit[3]~3_combout ;
wire \inst1_rtl_0|auto_generated|cntr1|counter_comb_bita3~COUT ;
wire \inst1_rtl_0|auto_generated|cntr1|counter_comb_bita4~COUT ;
wire \inst1_rtl_0|auto_generated|cntr1|counter_comb_bita5~combout ;
wire \inst1_rtl_0|auto_generated|cntr1|counter_reg_bit[5]~5_combout ;
wire \inst1_rtl_0|auto_generated|cntr1|counter_comb_bita5~COUT ;
wire \inst1_rtl_0|auto_generated|cntr1|counter_comb_bita5~0_combout ;
wire \inst1_rtl_0|auto_generated|cntr1|counter_reg_bit[1]~1_combout ;
wire \inst1_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1_combout ;
wire \inst1_rtl_0|auto_generated|cntr1|counter_comb_bita4~combout ;
wire \inst1_rtl_0|auto_generated|cntr1|counter_reg_bit[4]~4_combout ;
wire \inst1_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0_combout ;
wire \inst1_rtl_0|auto_generated|cntr1|counter_comb_bita0~combout ;
wire \inst1_rtl_0|auto_generated|cntr1|counter_reg_bit[0]~0_combout ;
wire \inst1_rtl_0|auto_generated|altsyncram2|ram_block3a0~portbdataout ;
wire \inst66~feeder_combout ;
wire \inst66~q ;
wire \inst67~feeder_combout ;
wire \inst67~q ;
wire \inst68~feeder_combout ;
wire \inst68~q ;
wire \inst69~q ;
wire \inst70~feeder_combout ;
wire \inst70~q ;
wire \inst71~feeder_combout ;
wire \inst71~q ;
wire \inst72~feeder_combout ;
wire \inst72~q ;
wire \inst73~feeder_combout ;
wire \inst73~q ;
wire \inst74~feeder_combout ;
wire \inst74~q ;
wire \inst75~feeder_combout ;
wire \inst75~q ;
wire \inst76~feeder_combout ;
wire \inst76~q ;
wire \inst77~feeder_combout ;
wire \inst77~q ;
wire \inst78~feeder_combout ;
wire \inst78~q ;
wire \inst79~feeder_combout ;
wire \inst79~q ;
wire \inst80~feeder_combout ;
wire \inst80~q ;
wire \inst81~feeder_combout ;
wire \inst81~q ;
wire \inst82~feeder_combout ;
wire \inst82~q ;
wire \inst83~feeder_combout ;
wire \inst83~q ;
wire \inst84~feeder_combout ;
wire \inst84~q ;
wire \inst85~feeder_combout ;
wire \inst85~q ;
wire \inst86~feeder_combout ;
wire \inst86~q ;
wire \inst87~feeder_combout ;
wire \inst87~q ;
wire \inst88~feeder_combout ;
wire \inst88~q ;
wire \inst89~feeder_combout ;
wire \inst89~q ;
wire \inst90~feeder_combout ;
wire \inst90~q ;
wire \inst91~q ;
wire \inst92~q ;
wire \inst295|1~0_combout ;
wire \inst289~combout ;
wire \inst93_rtl_0|auto_generated|cntr1|counter_comb_bita5~COUT ;
wire \inst93_rtl_0|auto_generated|cntr1|counter_comb_bita6~combout ;
wire \inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[6]~6_combout ;
wire \inst93_rtl_0|auto_generated|cntr1|counter_comb_bita6~COUT ;
wire \inst93_rtl_0|auto_generated|cntr1|counter_comb_bita6~0_combout ;
wire \inst93_rtl_0|auto_generated|cntr1|counter_comb_bita0~COUT ;
wire \inst93_rtl_0|auto_generated|cntr1|counter_comb_bita1~combout ;
wire \inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[1]~1_combout ;
wire \inst93_rtl_0|auto_generated|cntr1|counter_comb_bita1~COUT ;
wire \inst93_rtl_0|auto_generated|cntr1|counter_comb_bita2~combout ;
wire \inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[2]~2_combout ;
wire \inst93_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1_combout ;
wire \inst93_rtl_0|auto_generated|cntr1|counter_comb_bita2~COUT ;
wire \inst93_rtl_0|auto_generated|cntr1|counter_comb_bita3~combout ;
wire \inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[3]~3_combout ;
wire \inst93_rtl_0|auto_generated|cntr1|counter_comb_bita3~COUT ;
wire \inst93_rtl_0|auto_generated|cntr1|counter_comb_bita4~combout ;
wire \inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[4]~4_combout ;
wire \inst93_rtl_0|auto_generated|cntr1|counter_comb_bita4~COUT ;
wire \inst93_rtl_0|auto_generated|cntr1|counter_comb_bita5~combout ;
wire \inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[5]~5_combout ;
wire \inst93_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0_combout ;
wire \inst93_rtl_0|auto_generated|cntr1|counter_comb_bita0~combout ;
wire \inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[0]~0_combout ;
wire \inst93_rtl_0|auto_generated|altsyncram2|ram_block3a0~portbdataout ;
wire \inst162~feeder_combout ;
wire \inst162~q ;
wire \inst163~feeder_combout ;
wire \inst163~q ;
wire \inst164~feeder_combout ;
wire \inst164~q ;
wire \inst165~feeder_combout ;
wire \inst165~q ;
wire \inst166~feeder_combout ;
wire \inst166~q ;
wire \inst167~feeder_combout ;
wire \inst167~q ;
wire \inst168~feeder_combout ;
wire \inst168~q ;
wire \inst169~feeder_combout ;
wire \inst169~q ;
wire \inst170~q ;
wire \inst171~feeder_combout ;
wire \inst171~q ;
wire \inst172~feeder_combout ;
wire \inst172~q ;
wire \inst173~feeder_combout ;
wire \inst173~q ;
wire \inst174~q ;
wire \inst175~feeder_combout ;
wire \inst175~q ;
wire \inst176~q ;
wire \inst296|1~0_combout ;
wire \inst291~combout ;
wire \inst177_rtl_0|auto_generated|cntr1|counter_comb_bita0~combout ;
wire \inst177_rtl_0|auto_generated|cntr1|counter_comb_bita0~COUT ;
wire \inst177_rtl_0|auto_generated|cntr1|counter_comb_bita1~combout ;
wire \inst177_rtl_0|auto_generated|cntr1|counter_comb_bita1~COUT ;
wire \inst177_rtl_0|auto_generated|cntr1|counter_comb_bita2~combout ;
wire \inst177_rtl_0|auto_generated|cntr1|counter_comb_bita2~COUT ;
wire \inst177_rtl_0|auto_generated|cntr1|counter_comb_bita3~combout ;
wire \inst177_rtl_0|auto_generated|cntr1|counter_comb_bita3~COUT ;
wire \inst177_rtl_0|auto_generated|cntr1|counter_comb_bita4~combout ;
wire \inst177_rtl_0|auto_generated|cntr1|counter_comb_bita4~COUT ;
wire \inst177_rtl_0|auto_generated|cntr1|counter_comb_bita5~combout ;
wire \inst177_rtl_0|auto_generated|altsyncram2|ram_block3a0~portbdataout ;
wire \inst243~feeder_combout ;
wire \inst243~q ;
wire \inst244~feeder_combout ;
wire \inst244~q ;
wire \inst245~feeder_combout ;
wire \inst245~q ;
wire \inst246~feeder_combout ;
wire \inst246~q ;
wire \inst247~feeder_combout ;
wire \inst247~q ;
wire \inst248~feeder_combout ;
wire \inst248~q ;
wire \inst249~feeder_combout ;
wire \inst249~q ;
wire \inst250~feeder_combout ;
wire \inst250~q ;
wire \inst251~feeder_combout ;
wire \inst251~q ;
wire \inst252~feeder_combout ;
wire \inst252~q ;
wire \inst253~feeder_combout ;
wire \inst253~q ;
wire \inst254~feeder_combout ;
wire \inst254~q ;
wire \inst255~feeder_combout ;
wire \inst255~q ;
wire \inst256~feeder_combout ;
wire \inst256~q ;
wire \inst257~feeder_combout ;
wire \inst257~q ;
wire \inst258~feeder_combout ;
wire \inst258~q ;
wire \inst259~feeder_combout ;
wire \inst259~q ;
wire \inst260~feeder_combout ;
wire \inst260~q ;
wire \inst261~feeder_combout ;
wire \inst261~q ;
wire \inst262~feeder_combout ;
wire \inst262~q ;
wire \inst263~feeder_combout ;
wire \inst263~q ;
wire \inst264~feeder_combout ;
wire \inst264~q ;
wire \inst265~feeder_combout ;
wire \inst265~q ;
wire \inst266~feeder_combout ;
wire \inst266~q ;
wire \inst267~feeder_combout ;
wire \inst267~q ;
wire \inst268~feeder_combout ;
wire \inst268~q ;
wire \inst269~feeder_combout ;
wire \inst269~q ;
wire \inst270~feeder_combout ;
wire \inst270~q ;
wire \inst271~feeder_combout ;
wire \inst271~q ;
wire \inst272~feeder_combout ;
wire \inst272~q ;
wire \inst273~feeder_combout ;
wire \inst273~q ;
wire \inst274~feeder_combout ;
wire \inst274~q ;
wire \inst275~feeder_combout ;
wire \inst275~q ;
wire \inst276~feeder_combout ;
wire \inst276~q ;
wire \inst277~feeder_combout ;
wire \inst277~q ;
wire \inst278~feeder_combout ;
wire \inst278~q ;
wire \inst279~feeder_combout ;
wire \inst279~q ;
wire \inst280~feeder_combout ;
wire \inst280~q ;
wire \inst281~feeder_combout ;
wire \inst281~q ;
wire \inst282~feeder_combout ;
wire \inst282~q ;
wire \inst283~feeder_combout ;
wire \inst283~q ;
wire \inst284~feeder_combout ;
wire \inst284~q ;
wire \inst285~0_combout ;
wire \pin_name286~input_o ;
wire \inst285~q ;
wire \inst286~feeder_combout ;
wire \pin_name287~input_o ;
wire \inst286~q ;
wire \inst297|1~0_combout ;
wire \inst298|1~0_combout ;
wire \inst301~combout ;
wire [6:0] \inst93_rtl_0|auto_generated|cntr1|counter_reg_bit ;
wire [5:0] \inst177_rtl_0|auto_generated|cntr1|counter_reg_bit ;
wire [5:0] \inst1_rtl_0|auto_generated|cntr1|counter_reg_bit ;

wire [35:0] \inst177_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus ;
wire [35:0] \inst93_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus ;
wire [35:0] \inst1_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus ;

assign \inst177_rtl_0|auto_generated|altsyncram2|ram_block3a0~portbdataout  = \inst177_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [0];

assign \inst93_rtl_0|auto_generated|altsyncram2|ram_block3a0~portbdataout  = \inst93_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [0];

assign \inst1_rtl_0|auto_generated|altsyncram2|ram_block3a0~portbdataout  = \inst1_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [0];

// Location: IOOBUF_X52_Y0_N2
cycloneive_io_obuf \outputpin~output (
	.i(\inst298|1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outputpin~output_o ),
	.obar());
// synopsys translate_off
defparam \outputpin~output .bus_hold = "false";
defparam \outputpin~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N16
cycloneive_io_obuf \ivout~output (
	.i(\inst172~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ivout~output_o ),
	.obar());
// synopsys translate_off
defparam \ivout~output .bus_hold = "false";
defparam \ivout~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N9
cycloneive_io_obuf \output80~output (
	.i(\inst79~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\output80~output_o ),
	.obar());
// synopsys translate_off
defparam \output80~output .bus_hold = "false";
defparam \output80~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N2
cycloneive_io_obuf \output81~output (
	.i(\inst80~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\output81~output_o ),
	.obar());
// synopsys translate_off
defparam \output81~output .bus_hold = "false";
defparam \output81~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
cycloneive_io_obuf \andop~output (
	.i(\inst301~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\andop~output_o ),
	.obar());
// synopsys translate_off
defparam \andop~output .bus_hold = "false";
defparam \andop~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clock~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clock~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clock~inputclkctrl .clock_type = "global clock";
defparam \clock~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X49_Y0_N15
cycloneive_io_ibuf \pin_name288~input (
	.i(pin_name288),
	.ibar(gnd),
	.o(\pin_name288~input_o ));
// synopsys translate_off
defparam \pin_name288~input .bus_hold = "false";
defparam \pin_name288~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X50_Y2_N19
dffeas inst287(
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst286~q ),
	.clrn(!\pin_name288~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst287~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst287.is_wysiwyg = "true";
defparam inst287.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y2_N4
cycloneive_lcell_comb \inst288~0 (
// Equation(s):
// \inst288~0_combout  = (!\inst285~q  & !\inst286~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst285~q ),
	.datad(\inst286~q ),
	.cin(gnd),
	.combout(\inst288~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst288~0 .lut_mask = 16'h000F;
defparam \inst288~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y2_N2
cycloneive_lcell_comb inst288(
// Equation(s):
// \inst288~combout  = \inst68~q  $ (\inst287~q  $ (\inst288~0_combout  $ (!\inst177_rtl_0|auto_generated|altsyncram2|ram_block3a0~portbdataout )))

	.dataa(\inst68~q ),
	.datab(\inst287~q ),
	.datac(\inst288~0_combout ),
	.datad(\inst177_rtl_0|auto_generated|altsyncram2|ram_block3a0~portbdataout ),
	.cin(gnd),
	.combout(\inst288~combout ),
	.cout());
// synopsys translate_off
defparam inst288.lut_mask = 16'h9669;
defparam inst288.sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y2_N3
dffeas inst(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst288~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst.is_wysiwyg = "true";
defparam inst.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y2_N8
cycloneive_lcell_comb \inst1_rtl_0|auto_generated|cntr1|counter_comb_bita0 (
// Equation(s):
// \inst1_rtl_0|auto_generated|cntr1|counter_comb_bita0~combout  = \inst1_rtl_0|auto_generated|cntr1|counter_reg_bit [0] $ (VCC)
// \inst1_rtl_0|auto_generated|cntr1|counter_comb_bita0~COUT  = CARRY(\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst1_rtl_0|auto_generated|cntr1|counter_comb_bita0~combout ),
	.cout(\inst1_rtl_0|auto_generated|cntr1|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \inst1_rtl_0|auto_generated|cntr1|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \inst1_rtl_0|auto_generated|cntr1|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y2_N10
cycloneive_lcell_comb \inst1_rtl_0|auto_generated|cntr1|counter_comb_bita1 (
// Equation(s):
// \inst1_rtl_0|auto_generated|cntr1|counter_comb_bita1~combout  = (\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit [1] & (!\inst1_rtl_0|auto_generated|cntr1|counter_comb_bita0~COUT )) # (!\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit [1] & 
// ((\inst1_rtl_0|auto_generated|cntr1|counter_comb_bita0~COUT ) # (GND)))
// \inst1_rtl_0|auto_generated|cntr1|counter_comb_bita1~COUT  = CARRY((!\inst1_rtl_0|auto_generated|cntr1|counter_comb_bita0~COUT ) # (!\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit [1]))

	.dataa(\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1_rtl_0|auto_generated|cntr1|counter_comb_bita0~COUT ),
	.combout(\inst1_rtl_0|auto_generated|cntr1|counter_comb_bita1~combout ),
	.cout(\inst1_rtl_0|auto_generated|cntr1|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \inst1_rtl_0|auto_generated|cntr1|counter_comb_bita1 .lut_mask = 16'h5A5F;
defparam \inst1_rtl_0|auto_generated|cntr1|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y2_N12
cycloneive_lcell_comb \inst1_rtl_0|auto_generated|cntr1|counter_comb_bita2 (
// Equation(s):
// \inst1_rtl_0|auto_generated|cntr1|counter_comb_bita2~combout  = (\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit [2] & (\inst1_rtl_0|auto_generated|cntr1|counter_comb_bita1~COUT  $ (GND))) # (!\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit [2] & 
// (!\inst1_rtl_0|auto_generated|cntr1|counter_comb_bita1~COUT  & VCC))
// \inst1_rtl_0|auto_generated|cntr1|counter_comb_bita2~COUT  = CARRY((\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit [2] & !\inst1_rtl_0|auto_generated|cntr1|counter_comb_bita1~COUT ))

	.dataa(gnd),
	.datab(\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1_rtl_0|auto_generated|cntr1|counter_comb_bita1~COUT ),
	.combout(\inst1_rtl_0|auto_generated|cntr1|counter_comb_bita2~combout ),
	.cout(\inst1_rtl_0|auto_generated|cntr1|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \inst1_rtl_0|auto_generated|cntr1|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \inst1_rtl_0|auto_generated|cntr1|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y2_N4
cycloneive_lcell_comb \inst1_rtl_0|auto_generated|cntr1|counter_reg_bit[2]~2 (
// Equation(s):
// \inst1_rtl_0|auto_generated|cntr1|counter_reg_bit[2]~2_combout  = (\inst1_rtl_0|auto_generated|cntr1|counter_comb_bita2~combout  & (!\inst1_rtl_0|auto_generated|cntr1|counter_comb_bita5~0_combout  & 
// ((!\inst1_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0_combout ) # (!\inst1_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1_combout ))))

	.dataa(\inst1_rtl_0|auto_generated|cntr1|counter_comb_bita2~combout ),
	.datab(\inst1_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1_combout ),
	.datac(\inst1_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0_combout ),
	.datad(\inst1_rtl_0|auto_generated|cntr1|counter_comb_bita5~0_combout ),
	.cin(gnd),
	.combout(\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1_rtl_0|auto_generated|cntr1|counter_reg_bit[2]~2 .lut_mask = 16'h002A;
defparam \inst1_rtl_0|auto_generated|cntr1|counter_reg_bit[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y2_N5
dffeas \inst1_rtl_0|auto_generated|cntr1|counter_reg_bit[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1_rtl_0|auto_generated|cntr1|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \inst1_rtl_0|auto_generated|cntr1|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y2_N14
cycloneive_lcell_comb \inst1_rtl_0|auto_generated|cntr1|counter_comb_bita3 (
// Equation(s):
// \inst1_rtl_0|auto_generated|cntr1|counter_comb_bita3~combout  = (\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit [3] & (!\inst1_rtl_0|auto_generated|cntr1|counter_comb_bita2~COUT )) # (!\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit [3] & 
// ((\inst1_rtl_0|auto_generated|cntr1|counter_comb_bita2~COUT ) # (GND)))
// \inst1_rtl_0|auto_generated|cntr1|counter_comb_bita3~COUT  = CARRY((!\inst1_rtl_0|auto_generated|cntr1|counter_comb_bita2~COUT ) # (!\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit [3]))

	.dataa(\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1_rtl_0|auto_generated|cntr1|counter_comb_bita2~COUT ),
	.combout(\inst1_rtl_0|auto_generated|cntr1|counter_comb_bita3~combout ),
	.cout(\inst1_rtl_0|auto_generated|cntr1|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \inst1_rtl_0|auto_generated|cntr1|counter_comb_bita3 .lut_mask = 16'h5A5F;
defparam \inst1_rtl_0|auto_generated|cntr1|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y2_N26
cycloneive_lcell_comb \inst1_rtl_0|auto_generated|cntr1|counter_reg_bit[3]~3 (
// Equation(s):
// \inst1_rtl_0|auto_generated|cntr1|counter_reg_bit[3]~3_combout  = (\inst1_rtl_0|auto_generated|cntr1|counter_comb_bita3~combout  & (!\inst1_rtl_0|auto_generated|cntr1|counter_comb_bita5~0_combout  & 
// ((!\inst1_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1_combout ) # (!\inst1_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0_combout ))))

	.dataa(\inst1_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0_combout ),
	.datab(\inst1_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1_combout ),
	.datac(\inst1_rtl_0|auto_generated|cntr1|counter_comb_bita3~combout ),
	.datad(\inst1_rtl_0|auto_generated|cntr1|counter_comb_bita5~0_combout ),
	.cin(gnd),
	.combout(\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1_rtl_0|auto_generated|cntr1|counter_reg_bit[3]~3 .lut_mask = 16'h0070;
defparam \inst1_rtl_0|auto_generated|cntr1|counter_reg_bit[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y2_N27
dffeas \inst1_rtl_0|auto_generated|cntr1|counter_reg_bit[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1_rtl_0|auto_generated|cntr1|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \inst1_rtl_0|auto_generated|cntr1|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y2_N16
cycloneive_lcell_comb \inst1_rtl_0|auto_generated|cntr1|counter_comb_bita4 (
// Equation(s):
// \inst1_rtl_0|auto_generated|cntr1|counter_comb_bita4~combout  = (\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit [4] & (\inst1_rtl_0|auto_generated|cntr1|counter_comb_bita3~COUT  $ (GND))) # (!\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit [4] & 
// (!\inst1_rtl_0|auto_generated|cntr1|counter_comb_bita3~COUT  & VCC))
// \inst1_rtl_0|auto_generated|cntr1|counter_comb_bita4~COUT  = CARRY((\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit [4] & !\inst1_rtl_0|auto_generated|cntr1|counter_comb_bita3~COUT ))

	.dataa(\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1_rtl_0|auto_generated|cntr1|counter_comb_bita3~COUT ),
	.combout(\inst1_rtl_0|auto_generated|cntr1|counter_comb_bita4~combout ),
	.cout(\inst1_rtl_0|auto_generated|cntr1|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \inst1_rtl_0|auto_generated|cntr1|counter_comb_bita4 .lut_mask = 16'hA50A;
defparam \inst1_rtl_0|auto_generated|cntr1|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y2_N18
cycloneive_lcell_comb \inst1_rtl_0|auto_generated|cntr1|counter_comb_bita5 (
// Equation(s):
// \inst1_rtl_0|auto_generated|cntr1|counter_comb_bita5~combout  = (\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit [5] & (!\inst1_rtl_0|auto_generated|cntr1|counter_comb_bita4~COUT )) # (!\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit [5] & 
// ((\inst1_rtl_0|auto_generated|cntr1|counter_comb_bita4~COUT ) # (GND)))
// \inst1_rtl_0|auto_generated|cntr1|counter_comb_bita5~COUT  = CARRY((!\inst1_rtl_0|auto_generated|cntr1|counter_comb_bita4~COUT ) # (!\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit [5]))

	.dataa(gnd),
	.datab(\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1_rtl_0|auto_generated|cntr1|counter_comb_bita4~COUT ),
	.combout(\inst1_rtl_0|auto_generated|cntr1|counter_comb_bita5~combout ),
	.cout(\inst1_rtl_0|auto_generated|cntr1|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \inst1_rtl_0|auto_generated|cntr1|counter_comb_bita5 .lut_mask = 16'h3C3F;
defparam \inst1_rtl_0|auto_generated|cntr1|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y2_N28
cycloneive_lcell_comb \inst1_rtl_0|auto_generated|cntr1|counter_reg_bit[5]~5 (
// Equation(s):
// \inst1_rtl_0|auto_generated|cntr1|counter_reg_bit[5]~5_combout  = (\inst1_rtl_0|auto_generated|cntr1|counter_comb_bita5~combout  & (!\inst1_rtl_0|auto_generated|cntr1|counter_comb_bita5~0_combout  & 
// ((!\inst1_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0_combout ) # (!\inst1_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1_combout ))))

	.dataa(\inst1_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1_combout ),
	.datab(\inst1_rtl_0|auto_generated|cntr1|counter_comb_bita5~combout ),
	.datac(\inst1_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0_combout ),
	.datad(\inst1_rtl_0|auto_generated|cntr1|counter_comb_bita5~0_combout ),
	.cin(gnd),
	.combout(\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst1_rtl_0|auto_generated|cntr1|counter_reg_bit[5]~5 .lut_mask = 16'h004C;
defparam \inst1_rtl_0|auto_generated|cntr1|counter_reg_bit[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y2_N29
dffeas \inst1_rtl_0|auto_generated|cntr1|counter_reg_bit[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1_rtl_0|auto_generated|cntr1|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \inst1_rtl_0|auto_generated|cntr1|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y2_N20
cycloneive_lcell_comb \inst1_rtl_0|auto_generated|cntr1|counter_comb_bita5~0 (
// Equation(s):
// \inst1_rtl_0|auto_generated|cntr1|counter_comb_bita5~0_combout  = !\inst1_rtl_0|auto_generated|cntr1|counter_comb_bita5~COUT 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst1_rtl_0|auto_generated|cntr1|counter_comb_bita5~COUT ),
	.combout(\inst1_rtl_0|auto_generated|cntr1|counter_comb_bita5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1_rtl_0|auto_generated|cntr1|counter_comb_bita5~0 .lut_mask = 16'h0F0F;
defparam \inst1_rtl_0|auto_generated|cntr1|counter_comb_bita5~0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y2_N6
cycloneive_lcell_comb \inst1_rtl_0|auto_generated|cntr1|counter_reg_bit[1]~1 (
// Equation(s):
// \inst1_rtl_0|auto_generated|cntr1|counter_reg_bit[1]~1_combout  = (\inst1_rtl_0|auto_generated|cntr1|counter_comb_bita1~combout  & (!\inst1_rtl_0|auto_generated|cntr1|counter_comb_bita5~0_combout  & 
// ((!\inst1_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0_combout ) # (!\inst1_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1_combout ))))

	.dataa(\inst1_rtl_0|auto_generated|cntr1|counter_comb_bita1~combout ),
	.datab(\inst1_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1_combout ),
	.datac(\inst1_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0_combout ),
	.datad(\inst1_rtl_0|auto_generated|cntr1|counter_comb_bita5~0_combout ),
	.cin(gnd),
	.combout(\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1_rtl_0|auto_generated|cntr1|counter_reg_bit[1]~1 .lut_mask = 16'h002A;
defparam \inst1_rtl_0|auto_generated|cntr1|counter_reg_bit[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y2_N7
dffeas \inst1_rtl_0|auto_generated|cntr1|counter_reg_bit[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1_rtl_0|auto_generated|cntr1|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \inst1_rtl_0|auto_generated|cntr1|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y2_N0
cycloneive_lcell_comb \inst1_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1 (
// Equation(s):
// \inst1_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1_combout  = (!\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit [0] & \inst1_rtl_0|auto_generated|cntr1|counter_reg_bit [1])

	.dataa(gnd),
	.datab(\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit [0]),
	.datac(gnd),
	.datad(\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit [1]),
	.cin(gnd),
	.combout(\inst1_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1 .lut_mask = 16'h3300;
defparam \inst1_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y2_N22
cycloneive_lcell_comb \inst1_rtl_0|auto_generated|cntr1|counter_reg_bit[4]~4 (
// Equation(s):
// \inst1_rtl_0|auto_generated|cntr1|counter_reg_bit[4]~4_combout  = (\inst1_rtl_0|auto_generated|cntr1|counter_comb_bita4~combout  & (!\inst1_rtl_0|auto_generated|cntr1|counter_comb_bita5~0_combout  & 
// ((!\inst1_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0_combout ) # (!\inst1_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1_combout ))))

	.dataa(\inst1_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1_combout ),
	.datab(\inst1_rtl_0|auto_generated|cntr1|counter_comb_bita4~combout ),
	.datac(\inst1_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0_combout ),
	.datad(\inst1_rtl_0|auto_generated|cntr1|counter_comb_bita5~0_combout ),
	.cin(gnd),
	.combout(\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst1_rtl_0|auto_generated|cntr1|counter_reg_bit[4]~4 .lut_mask = 16'h004C;
defparam \inst1_rtl_0|auto_generated|cntr1|counter_reg_bit[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y2_N23
dffeas \inst1_rtl_0|auto_generated|cntr1|counter_reg_bit[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1_rtl_0|auto_generated|cntr1|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \inst1_rtl_0|auto_generated|cntr1|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y2_N30
cycloneive_lcell_comb \inst1_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0 (
// Equation(s):
// \inst1_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0_combout  = (\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit [4] & (\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit [2] & (\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit [3] & 
// \inst1_rtl_0|auto_generated|cntr1|counter_reg_bit [5])))

	.dataa(\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit [4]),
	.datab(\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit [2]),
	.datac(\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit [3]),
	.datad(\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit [5]),
	.cin(gnd),
	.combout(\inst1_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0 .lut_mask = 16'h8000;
defparam \inst1_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y2_N24
cycloneive_lcell_comb \inst1_rtl_0|auto_generated|cntr1|counter_reg_bit[0]~0 (
// Equation(s):
// \inst1_rtl_0|auto_generated|cntr1|counter_reg_bit[0]~0_combout  = (\inst1_rtl_0|auto_generated|cntr1|counter_comb_bita0~combout  & (!\inst1_rtl_0|auto_generated|cntr1|counter_comb_bita5~0_combout  & 
// ((!\inst1_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1_combout ) # (!\inst1_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0_combout ))))

	.dataa(\inst1_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0_combout ),
	.datab(\inst1_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1_combout ),
	.datac(\inst1_rtl_0|auto_generated|cntr1|counter_comb_bita0~combout ),
	.datad(\inst1_rtl_0|auto_generated|cntr1|counter_comb_bita5~0_combout ),
	.cin(gnd),
	.combout(\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1_rtl_0|auto_generated|cntr1|counter_reg_bit[0]~0 .lut_mask = 16'h0070;
defparam \inst1_rtl_0|auto_generated|cntr1|counter_reg_bit[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y2_N25
dffeas \inst1_rtl_0|auto_generated|cntr1|counter_reg_bit[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1_rtl_0|auto_generated|cntr1|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \inst1_rtl_0|auto_generated|cntr1|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y2_N0
cycloneive_ram_block \inst1_rtl_0|auto_generated|altsyncram2|ram_block3a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\inst~q }),
	.portaaddr({\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit [5],\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit [4],\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit [3],\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit [2],\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit [1],
\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit [5],\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit [4],\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit [3],\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit [2],\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit [1],
\inst1_rtl_0|auto_generated|cntr1|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst1_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .data_interleave_offset_in_bits = 1;
defparam \inst1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .data_interleave_width_in_bits = 1;
defparam \inst1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .logical_ram_name = "altshift_taps:inst1_rtl_0|shift_taps_e6m:auto_generated|altsyncram_ae81:altsyncram2|ALTSYNCRAM";
defparam \inst1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .mixed_port_feed_through_mode = "old";
defparam \inst1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .operation_mode = "dual_port";
defparam \inst1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_address_clear = "none";
defparam \inst1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_address_width = 6;
defparam \inst1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_byte_enable_clock = "none";
defparam \inst1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_data_out_clear = "none";
defparam \inst1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_data_out_clock = "none";
defparam \inst1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_data_width = 36;
defparam \inst1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_first_address = 0;
defparam \inst1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_first_bit_number = 0;
defparam \inst1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_last_address = 63;
defparam \inst1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_logical_ram_depth = 63;
defparam \inst1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_logical_ram_width = 1;
defparam \inst1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_address_clear = "none";
defparam \inst1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_address_clock = "clock0";
defparam \inst1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_address_width = 6;
defparam \inst1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_data_out_clear = "none";
defparam \inst1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_data_out_clock = "clock0";
defparam \inst1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_data_width = 36;
defparam \inst1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_first_address = 0;
defparam \inst1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_first_bit_number = 0;
defparam \inst1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_last_address = 63;
defparam \inst1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_logical_ram_depth = 63;
defparam \inst1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_logical_ram_width = 1;
defparam \inst1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_read_enable_clock = "clock0";
defparam \inst1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X50_Y2_N8
cycloneive_lcell_comb \inst66~feeder (
// Equation(s):
// \inst66~feeder_combout  = \inst1_rtl_0|auto_generated|altsyncram2|ram_block3a0~portbdataout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1_rtl_0|auto_generated|altsyncram2|ram_block3a0~portbdataout ),
	.cin(gnd),
	.combout(\inst66~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst66~feeder .lut_mask = 16'hFF00;
defparam \inst66~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y2_N9
dffeas inst66(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst66~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst66~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst66.is_wysiwyg = "true";
defparam inst66.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y2_N14
cycloneive_lcell_comb \inst67~feeder (
// Equation(s):
// \inst67~feeder_combout  = \inst66~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst66~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst67~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst67~feeder .lut_mask = 16'hF0F0;
defparam \inst67~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y2_N15
dffeas inst67(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst67~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst67~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst67.is_wysiwyg = "true";
defparam inst67.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y2_N22
cycloneive_lcell_comb \inst68~feeder (
// Equation(s):
// \inst68~feeder_combout  = \inst67~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst67~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst68~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst68~feeder .lut_mask = 16'hF0F0;
defparam \inst68~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y2_N23
dffeas inst68(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst68~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst68~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst68.is_wysiwyg = "true";
defparam inst68.power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y2_N11
dffeas inst69(
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst68~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst69~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst69.is_wysiwyg = "true";
defparam inst69.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y2_N28
cycloneive_lcell_comb \inst70~feeder (
// Equation(s):
// \inst70~feeder_combout  = \inst69~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst69~q ),
	.cin(gnd),
	.combout(\inst70~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst70~feeder .lut_mask = 16'hFF00;
defparam \inst70~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y2_N29
dffeas inst70(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst70~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst70~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst70.is_wysiwyg = "true";
defparam inst70.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y2_N12
cycloneive_lcell_comb \inst71~feeder (
// Equation(s):
// \inst71~feeder_combout  = \inst70~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst70~q ),
	.cin(gnd),
	.combout(\inst71~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst71~feeder .lut_mask = 16'hFF00;
defparam \inst71~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y2_N13
dffeas inst71(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst71~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst71~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst71.is_wysiwyg = "true";
defparam inst71.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y2_N6
cycloneive_lcell_comb \inst72~feeder (
// Equation(s):
// \inst72~feeder_combout  = \inst71~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst71~q ),
	.cin(gnd),
	.combout(\inst72~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst72~feeder .lut_mask = 16'hFF00;
defparam \inst72~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y2_N7
dffeas inst72(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst72~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst72~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst72.is_wysiwyg = "true";
defparam inst72.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y2_N16
cycloneive_lcell_comb \inst73~feeder (
// Equation(s):
// \inst73~feeder_combout  = \inst72~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst72~q ),
	.cin(gnd),
	.combout(\inst73~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst73~feeder .lut_mask = 16'hFF00;
defparam \inst73~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y2_N17
dffeas inst73(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst73~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst73~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst73.is_wysiwyg = "true";
defparam inst73.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y2_N20
cycloneive_lcell_comb \inst74~feeder (
// Equation(s):
// \inst74~feeder_combout  = \inst73~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst73~q ),
	.cin(gnd),
	.combout(\inst74~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst74~feeder .lut_mask = 16'hFF00;
defparam \inst74~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y2_N21
dffeas inst74(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst74~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst74~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst74.is_wysiwyg = "true";
defparam inst74.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y2_N4
cycloneive_lcell_comb \inst75~feeder (
// Equation(s):
// \inst75~feeder_combout  = \inst74~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst74~q ),
	.cin(gnd),
	.combout(\inst75~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst75~feeder .lut_mask = 16'hFF00;
defparam \inst75~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y2_N5
dffeas inst75(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst75~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst75~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst75.is_wysiwyg = "true";
defparam inst75.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y2_N26
cycloneive_lcell_comb \inst76~feeder (
// Equation(s):
// \inst76~feeder_combout  = \inst75~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst75~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst76~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst76~feeder .lut_mask = 16'hF0F0;
defparam \inst76~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y2_N27
dffeas inst76(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst76~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst76~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst76.is_wysiwyg = "true";
defparam inst76.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y2_N30
cycloneive_lcell_comb \inst77~feeder (
// Equation(s):
// \inst77~feeder_combout  = \inst76~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst76~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst77~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst77~feeder .lut_mask = 16'hF0F0;
defparam \inst77~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y2_N31
dffeas inst77(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst77~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst77~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst77.is_wysiwyg = "true";
defparam inst77.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y1_N24
cycloneive_lcell_comb \inst78~feeder (
// Equation(s):
// \inst78~feeder_combout  = \inst77~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst77~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst78~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst78~feeder .lut_mask = 16'hF0F0;
defparam \inst78~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y1_N25
dffeas inst78(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst78~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst78~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst78.is_wysiwyg = "true";
defparam inst78.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y1_N20
cycloneive_lcell_comb \inst79~feeder (
// Equation(s):
// \inst79~feeder_combout  = \inst78~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst78~q ),
	.cin(gnd),
	.combout(\inst79~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst79~feeder .lut_mask = 16'hFF00;
defparam \inst79~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y1_N21
dffeas inst79(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst79~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst79~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst79.is_wysiwyg = "true";
defparam inst79.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y1_N18
cycloneive_lcell_comb \inst80~feeder (
// Equation(s):
// \inst80~feeder_combout  = \inst79~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst79~q ),
	.cin(gnd),
	.combout(\inst80~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst80~feeder .lut_mask = 16'hFF00;
defparam \inst80~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y1_N19
dffeas inst80(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst80~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst80~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst80.is_wysiwyg = "true";
defparam inst80.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y1_N28
cycloneive_lcell_comb \inst81~feeder (
// Equation(s):
// \inst81~feeder_combout  = \inst80~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst80~q ),
	.cin(gnd),
	.combout(\inst81~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst81~feeder .lut_mask = 16'hFF00;
defparam \inst81~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y1_N29
dffeas inst81(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst81~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst81~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst81.is_wysiwyg = "true";
defparam inst81.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y1_N10
cycloneive_lcell_comb \inst82~feeder (
// Equation(s):
// \inst82~feeder_combout  = \inst81~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst81~q ),
	.cin(gnd),
	.combout(\inst82~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst82~feeder .lut_mask = 16'hFF00;
defparam \inst82~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y1_N11
dffeas inst82(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst82~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst82~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst82.is_wysiwyg = "true";
defparam inst82.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y1_N4
cycloneive_lcell_comb \inst83~feeder (
// Equation(s):
// \inst83~feeder_combout  = \inst82~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst82~q ),
	.cin(gnd),
	.combout(\inst83~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst83~feeder .lut_mask = 16'hFF00;
defparam \inst83~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y1_N5
dffeas inst83(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst83~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst83~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst83.is_wysiwyg = "true";
defparam inst83.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y3_N2
cycloneive_lcell_comb \inst84~feeder (
// Equation(s):
// \inst84~feeder_combout  = \inst83~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst83~q ),
	.cin(gnd),
	.combout(\inst84~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst84~feeder .lut_mask = 16'hFF00;
defparam \inst84~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y3_N3
dffeas inst84(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst84~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst84~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst84.is_wysiwyg = "true";
defparam inst84.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y3_N22
cycloneive_lcell_comb \inst85~feeder (
// Equation(s):
// \inst85~feeder_combout  = \inst84~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst84~q ),
	.cin(gnd),
	.combout(\inst85~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst85~feeder .lut_mask = 16'hFF00;
defparam \inst85~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y3_N23
dffeas inst85(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst85~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst85~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst85.is_wysiwyg = "true";
defparam inst85.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y3_N6
cycloneive_lcell_comb \inst86~feeder (
// Equation(s):
// \inst86~feeder_combout  = \inst85~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst85~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst86~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst86~feeder .lut_mask = 16'hF0F0;
defparam \inst86~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y3_N7
dffeas inst86(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst86~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst86~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst86.is_wysiwyg = "true";
defparam inst86.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y3_N10
cycloneive_lcell_comb \inst87~feeder (
// Equation(s):
// \inst87~feeder_combout  = \inst86~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst86~q ),
	.cin(gnd),
	.combout(\inst87~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst87~feeder .lut_mask = 16'hFF00;
defparam \inst87~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y3_N11
dffeas inst87(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst87~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst87~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst87.is_wysiwyg = "true";
defparam inst87.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y3_N14
cycloneive_lcell_comb \inst88~feeder (
// Equation(s):
// \inst88~feeder_combout  = \inst87~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst87~q ),
	.cin(gnd),
	.combout(\inst88~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst88~feeder .lut_mask = 16'hFF00;
defparam \inst88~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y3_N15
dffeas inst88(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst88~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst88~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst88.is_wysiwyg = "true";
defparam inst88.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y3_N28
cycloneive_lcell_comb \inst89~feeder (
// Equation(s):
// \inst89~feeder_combout  = \inst88~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst88~q ),
	.cin(gnd),
	.combout(\inst89~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst89~feeder .lut_mask = 16'hFF00;
defparam \inst89~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y3_N29
dffeas inst89(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst89~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst89~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst89.is_wysiwyg = "true";
defparam inst89.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y3_N30
cycloneive_lcell_comb \inst90~feeder (
// Equation(s):
// \inst90~feeder_combout  = \inst89~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst89~q ),
	.cin(gnd),
	.combout(\inst90~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst90~feeder .lut_mask = 16'hFF00;
defparam \inst90~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y3_N31
dffeas inst90(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst90~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst90~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst90.is_wysiwyg = "true";
defparam inst90.power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y3_N15
dffeas inst91(
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst90~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst91~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst91.is_wysiwyg = "true";
defparam inst91.power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y3_N21
dffeas inst92(
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst91~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst92~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst92.is_wysiwyg = "true";
defparam inst92.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y3_N20
cycloneive_lcell_comb \inst295|1~0 (
// Equation(s):
// \inst295|1~0_combout  = \inst92~q  $ (\inst1_rtl_0|auto_generated|altsyncram2|ram_block3a0~portbdataout  $ (((\inst90~q  & \inst91~q ))))

	.dataa(\inst90~q ),
	.datab(\inst91~q ),
	.datac(\inst92~q ),
	.datad(\inst1_rtl_0|auto_generated|altsyncram2|ram_block3a0~portbdataout ),
	.cin(gnd),
	.combout(\inst295|1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst295|1~0 .lut_mask = 16'h8778;
defparam \inst295|1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y3_N22
cycloneive_lcell_comb inst289(
// Equation(s):
// \inst289~combout  = \inst170~q  $ (\inst295|1~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst170~q ),
	.datad(\inst295|1~0_combout ),
	.cin(gnd),
	.combout(\inst289~combout ),
	.cout());
// synopsys translate_off
defparam inst289.lut_mask = 16'h0FF0;
defparam inst289.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y3_N22
cycloneive_lcell_comb \inst93_rtl_0|auto_generated|cntr1|counter_comb_bita5 (
// Equation(s):
// \inst93_rtl_0|auto_generated|cntr1|counter_comb_bita5~combout  = (\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit [5] & (!\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita4~COUT )) # (!\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit [5] & 
// ((\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita4~COUT ) # (GND)))
// \inst93_rtl_0|auto_generated|cntr1|counter_comb_bita5~COUT  = CARRY((!\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita4~COUT ) # (!\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit [5]))

	.dataa(\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita4~COUT ),
	.combout(\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita5~combout ),
	.cout(\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \inst93_rtl_0|auto_generated|cntr1|counter_comb_bita5 .lut_mask = 16'h5A5F;
defparam \inst93_rtl_0|auto_generated|cntr1|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y3_N24
cycloneive_lcell_comb \inst93_rtl_0|auto_generated|cntr1|counter_comb_bita6 (
// Equation(s):
// \inst93_rtl_0|auto_generated|cntr1|counter_comb_bita6~combout  = (\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit [6] & (\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita5~COUT  $ (GND))) # (!\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit [6] & 
// (!\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita5~COUT  & VCC))
// \inst93_rtl_0|auto_generated|cntr1|counter_comb_bita6~COUT  = CARRY((\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit [6] & !\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita5~COUT ))

	.dataa(gnd),
	.datab(\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita5~COUT ),
	.combout(\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita6~combout ),
	.cout(\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \inst93_rtl_0|auto_generated|cntr1|counter_comb_bita6 .lut_mask = 16'hC30C;
defparam \inst93_rtl_0|auto_generated|cntr1|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y3_N4
cycloneive_lcell_comb \inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[6]~6 (
// Equation(s):
// \inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[6]~6_combout  = (!\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita6~0_combout  & (\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita6~combout  & 
// ((!\inst93_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1_combout ) # (!\inst93_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0_combout ))))

	.dataa(\inst93_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0_combout ),
	.datab(\inst93_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1_combout ),
	.datac(\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita6~0_combout ),
	.datad(\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita6~combout ),
	.cin(gnd),
	.combout(\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[6]~6 .lut_mask = 16'h0700;
defparam \inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y3_N5
dffeas \inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y3_N26
cycloneive_lcell_comb \inst93_rtl_0|auto_generated|cntr1|counter_comb_bita6~0 (
// Equation(s):
// \inst93_rtl_0|auto_generated|cntr1|counter_comb_bita6~0_combout  = \inst93_rtl_0|auto_generated|cntr1|counter_comb_bita6~COUT 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita6~COUT ),
	.combout(\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst93_rtl_0|auto_generated|cntr1|counter_comb_bita6~0 .lut_mask = 16'hF0F0;
defparam \inst93_rtl_0|auto_generated|cntr1|counter_comb_bita6~0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y3_N12
cycloneive_lcell_comb \inst93_rtl_0|auto_generated|cntr1|counter_comb_bita0 (
// Equation(s):
// \inst93_rtl_0|auto_generated|cntr1|counter_comb_bita0~combout  = \inst93_rtl_0|auto_generated|cntr1|counter_reg_bit [0] $ (VCC)
// \inst93_rtl_0|auto_generated|cntr1|counter_comb_bita0~COUT  = CARRY(\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita0~combout ),
	.cout(\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \inst93_rtl_0|auto_generated|cntr1|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \inst93_rtl_0|auto_generated|cntr1|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y3_N14
cycloneive_lcell_comb \inst93_rtl_0|auto_generated|cntr1|counter_comb_bita1 (
// Equation(s):
// \inst93_rtl_0|auto_generated|cntr1|counter_comb_bita1~combout  = (\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit [1] & (!\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita0~COUT )) # (!\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit [1] & 
// ((\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita0~COUT ) # (GND)))
// \inst93_rtl_0|auto_generated|cntr1|counter_comb_bita1~COUT  = CARRY((!\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita0~COUT ) # (!\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit [1]))

	.dataa(gnd),
	.datab(\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita0~COUT ),
	.combout(\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita1~combout ),
	.cout(\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \inst93_rtl_0|auto_generated|cntr1|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \inst93_rtl_0|auto_generated|cntr1|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y3_N2
cycloneive_lcell_comb \inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[1]~1 (
// Equation(s):
// \inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[1]~1_combout  = (\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita1~combout  & (!\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita6~0_combout  & 
// ((!\inst93_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1_combout ) # (!\inst93_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0_combout ))))

	.dataa(\inst93_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0_combout ),
	.datab(\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita1~combout ),
	.datac(\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita6~0_combout ),
	.datad(\inst93_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1_combout ),
	.cin(gnd),
	.combout(\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[1]~1 .lut_mask = 16'h040C;
defparam \inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y3_N3
dffeas \inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y3_N16
cycloneive_lcell_comb \inst93_rtl_0|auto_generated|cntr1|counter_comb_bita2 (
// Equation(s):
// \inst93_rtl_0|auto_generated|cntr1|counter_comb_bita2~combout  = (\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit [2] & (\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita1~COUT  $ (GND))) # (!\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit [2] & 
// (!\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita1~COUT  & VCC))
// \inst93_rtl_0|auto_generated|cntr1|counter_comb_bita2~COUT  = CARRY((\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit [2] & !\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita1~COUT ))

	.dataa(gnd),
	.datab(\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita1~COUT ),
	.combout(\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita2~combout ),
	.cout(\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \inst93_rtl_0|auto_generated|cntr1|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \inst93_rtl_0|auto_generated|cntr1|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y3_N8
cycloneive_lcell_comb \inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[2]~2 (
// Equation(s):
// \inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[2]~2_combout  = (!\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita6~0_combout  & (\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita2~combout  & 
// ((!\inst93_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1_combout ) # (!\inst93_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0_combout ))))

	.dataa(\inst93_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0_combout ),
	.datab(\inst93_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1_combout ),
	.datac(\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita6~0_combout ),
	.datad(\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita2~combout ),
	.cin(gnd),
	.combout(\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[2]~2 .lut_mask = 16'h0700;
defparam \inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y3_N9
dffeas \inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y3_N24
cycloneive_lcell_comb \inst93_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1 (
// Equation(s):
// \inst93_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1_combout  = (!\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit [2] & (!\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit [0] & \inst93_rtl_0|auto_generated|cntr1|counter_reg_bit [1]))

	.dataa(\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit [2]),
	.datab(gnd),
	.datac(\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit [0]),
	.datad(\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit [1]),
	.cin(gnd),
	.combout(\inst93_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst93_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1 .lut_mask = 16'h0500;
defparam \inst93_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y3_N18
cycloneive_lcell_comb \inst93_rtl_0|auto_generated|cntr1|counter_comb_bita3 (
// Equation(s):
// \inst93_rtl_0|auto_generated|cntr1|counter_comb_bita3~combout  = (\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit [3] & (!\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita2~COUT )) # (!\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit [3] & 
// ((\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita2~COUT ) # (GND)))
// \inst93_rtl_0|auto_generated|cntr1|counter_comb_bita3~COUT  = CARRY((!\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita2~COUT ) # (!\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit [3]))

	.dataa(\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita2~COUT ),
	.combout(\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita3~combout ),
	.cout(\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \inst93_rtl_0|auto_generated|cntr1|counter_comb_bita3 .lut_mask = 16'h5A5F;
defparam \inst93_rtl_0|auto_generated|cntr1|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y3_N6
cycloneive_lcell_comb \inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[3]~3 (
// Equation(s):
// \inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[3]~3_combout  = (!\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita6~0_combout  & (\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita3~combout  & 
// ((!\inst93_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1_combout ) # (!\inst93_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0_combout ))))

	.dataa(\inst93_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0_combout ),
	.datab(\inst93_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1_combout ),
	.datac(\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita6~0_combout ),
	.datad(\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita3~combout ),
	.cin(gnd),
	.combout(\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[3]~3 .lut_mask = 16'h0700;
defparam \inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y3_N7
dffeas \inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y3_N20
cycloneive_lcell_comb \inst93_rtl_0|auto_generated|cntr1|counter_comb_bita4 (
// Equation(s):
// \inst93_rtl_0|auto_generated|cntr1|counter_comb_bita4~combout  = (\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit [4] & (\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita3~COUT  $ (GND))) # (!\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit [4] & 
// (!\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita3~COUT  & VCC))
// \inst93_rtl_0|auto_generated|cntr1|counter_comb_bita4~COUT  = CARRY((\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit [4] & !\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita3~COUT ))

	.dataa(gnd),
	.datab(\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita3~COUT ),
	.combout(\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita4~combout ),
	.cout(\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \inst93_rtl_0|auto_generated|cntr1|counter_comb_bita4 .lut_mask = 16'hC30C;
defparam \inst93_rtl_0|auto_generated|cntr1|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y3_N28
cycloneive_lcell_comb \inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[4]~4 (
// Equation(s):
// \inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[4]~4_combout  = (!\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita6~0_combout  & (\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita4~combout  & 
// ((!\inst93_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1_combout ) # (!\inst93_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0_combout ))))

	.dataa(\inst93_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0_combout ),
	.datab(\inst93_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1_combout ),
	.datac(\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita6~0_combout ),
	.datad(\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita4~combout ),
	.cin(gnd),
	.combout(\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[4]~4 .lut_mask = 16'h0700;
defparam \inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y3_N29
dffeas \inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y3_N30
cycloneive_lcell_comb \inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[5]~5 (
// Equation(s):
// \inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[5]~5_combout  = (\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita5~combout  & (!\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita6~0_combout  & 
// ((!\inst93_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0_combout ) # (!\inst93_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1_combout ))))

	.dataa(\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita5~combout ),
	.datab(\inst93_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1_combout ),
	.datac(\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita6~0_combout ),
	.datad(\inst93_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0_combout ),
	.cin(gnd),
	.combout(\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[5]~5 .lut_mask = 16'h020A;
defparam \inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y3_N31
dffeas \inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y3_N10
cycloneive_lcell_comb \inst93_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0 (
// Equation(s):
// \inst93_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0_combout  = (!\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit [5] & (!\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit [4] & (\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit [6] & 
// !\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit [3])))

	.dataa(\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit [5]),
	.datab(\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit [4]),
	.datac(\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit [6]),
	.datad(\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit [3]),
	.cin(gnd),
	.combout(\inst93_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst93_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0 .lut_mask = 16'h0010;
defparam \inst93_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y3_N0
cycloneive_lcell_comb \inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[0]~0 (
// Equation(s):
// \inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[0]~0_combout  = (\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita0~combout  & (!\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita6~0_combout  & 
// ((!\inst93_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1_combout ) # (!\inst93_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0_combout ))))

	.dataa(\inst93_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0_combout ),
	.datab(\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita0~combout ),
	.datac(\inst93_rtl_0|auto_generated|cntr1|counter_comb_bita6~0_combout ),
	.datad(\inst93_rtl_0|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1_combout ),
	.cin(gnd),
	.combout(\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[0]~0 .lut_mask = 16'h040C;
defparam \inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y3_N1
dffeas \inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \inst93_rtl_0|auto_generated|cntr1|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y3_N0
cycloneive_ram_block \inst93_rtl_0|auto_generated|altsyncram2|ram_block3a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\inst289~combout }),
	.portaaddr({\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit [6],\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit [5],\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit [4],\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit [3],\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit [2],
\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit [1],\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit [6],\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit [5],\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit [4],\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit [3],\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit [2],
\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit [1],\inst93_rtl_0|auto_generated|cntr1|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst93_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst93_rtl_0|auto_generated|altsyncram2|ram_block3a0 .data_interleave_offset_in_bits = 1;
defparam \inst93_rtl_0|auto_generated|altsyncram2|ram_block3a0 .data_interleave_width_in_bits = 1;
defparam \inst93_rtl_0|auto_generated|altsyncram2|ram_block3a0 .logical_ram_name = "altshift_taps:inst93_rtl_0|shift_taps_i6m:auto_generated|altsyncram_ke81:altsyncram2|ALTSYNCRAM";
defparam \inst93_rtl_0|auto_generated|altsyncram2|ram_block3a0 .mixed_port_feed_through_mode = "old";
defparam \inst93_rtl_0|auto_generated|altsyncram2|ram_block3a0 .operation_mode = "dual_port";
defparam \inst93_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_address_clear = "none";
defparam \inst93_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_address_width = 7;
defparam \inst93_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_byte_enable_clock = "none";
defparam \inst93_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_data_out_clear = "none";
defparam \inst93_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_data_out_clock = "none";
defparam \inst93_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_data_width = 36;
defparam \inst93_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_first_address = 0;
defparam \inst93_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_first_bit_number = 0;
defparam \inst93_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_last_address = 127;
defparam \inst93_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_logical_ram_depth = 67;
defparam \inst93_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_logical_ram_width = 1;
defparam \inst93_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst93_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_address_clear = "none";
defparam \inst93_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_address_clock = "clock0";
defparam \inst93_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_address_width = 7;
defparam \inst93_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_data_out_clear = "none";
defparam \inst93_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_data_out_clock = "clock0";
defparam \inst93_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_data_width = 36;
defparam \inst93_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_first_address = 0;
defparam \inst93_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_first_bit_number = 0;
defparam \inst93_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_last_address = 127;
defparam \inst93_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_logical_ram_depth = 67;
defparam \inst93_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_logical_ram_width = 1;
defparam \inst93_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst93_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_read_enable_clock = "clock0";
defparam \inst93_rtl_0|auto_generated|altsyncram2|ram_block3a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X50_Y3_N10
cycloneive_lcell_comb \inst162~feeder (
// Equation(s):
// \inst162~feeder_combout  = \inst93_rtl_0|auto_generated|altsyncram2|ram_block3a0~portbdataout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst93_rtl_0|auto_generated|altsyncram2|ram_block3a0~portbdataout ),
	.cin(gnd),
	.combout(\inst162~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst162~feeder .lut_mask = 16'hFF00;
defparam \inst162~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y3_N11
dffeas inst162(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst162~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst162~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst162.is_wysiwyg = "true";
defparam inst162.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y3_N2
cycloneive_lcell_comb \inst163~feeder (
// Equation(s):
// \inst163~feeder_combout  = \inst162~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst162~q ),
	.cin(gnd),
	.combout(\inst163~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst163~feeder .lut_mask = 16'hFF00;
defparam \inst163~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y3_N3
dffeas inst163(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst163~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst163~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst163.is_wysiwyg = "true";
defparam inst163.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y3_N4
cycloneive_lcell_comb \inst164~feeder (
// Equation(s):
// \inst164~feeder_combout  = \inst163~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst163~q ),
	.cin(gnd),
	.combout(\inst164~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst164~feeder .lut_mask = 16'hFF00;
defparam \inst164~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y3_N5
dffeas inst164(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst164~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst164~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst164.is_wysiwyg = "true";
defparam inst164.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y3_N24
cycloneive_lcell_comb \inst165~feeder (
// Equation(s):
// \inst165~feeder_combout  = \inst164~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst164~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst165~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst165~feeder .lut_mask = 16'hF0F0;
defparam \inst165~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y3_N25
dffeas inst165(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst165~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst165~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst165.is_wysiwyg = "true";
defparam inst165.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y3_N8
cycloneive_lcell_comb \inst166~feeder (
// Equation(s):
// \inst166~feeder_combout  = \inst165~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst165~q ),
	.cin(gnd),
	.combout(\inst166~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst166~feeder .lut_mask = 16'hFF00;
defparam \inst166~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y3_N9
dffeas inst166(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst166~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst166~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst166.is_wysiwyg = "true";
defparam inst166.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y3_N24
cycloneive_lcell_comb \inst167~feeder (
// Equation(s):
// \inst167~feeder_combout  = \inst166~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst166~q ),
	.cin(gnd),
	.combout(\inst167~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst167~feeder .lut_mask = 16'hFF00;
defparam \inst167~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y3_N25
dffeas inst167(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst167~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst167~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst167.is_wysiwyg = "true";
defparam inst167.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y3_N0
cycloneive_lcell_comb \inst168~feeder (
// Equation(s):
// \inst168~feeder_combout  = \inst167~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst167~q ),
	.cin(gnd),
	.combout(\inst168~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst168~feeder .lut_mask = 16'hFF00;
defparam \inst168~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y3_N1
dffeas inst168(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst168~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst168~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst168.is_wysiwyg = "true";
defparam inst168.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y3_N4
cycloneive_lcell_comb \inst169~feeder (
// Equation(s):
// \inst169~feeder_combout  = \inst168~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst168~q ),
	.cin(gnd),
	.combout(\inst169~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst169~feeder .lut_mask = 16'hFF00;
defparam \inst169~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y3_N5
dffeas inst169(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst169~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst169~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst169.is_wysiwyg = "true";
defparam inst169.power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y3_N23
dffeas inst170(
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst169~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst170~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst170.is_wysiwyg = "true";
defparam inst170.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y3_N16
cycloneive_lcell_comb \inst171~feeder (
// Equation(s):
// \inst171~feeder_combout  = \inst170~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst170~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst171~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst171~feeder .lut_mask = 16'hF0F0;
defparam \inst171~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y3_N17
dffeas inst171(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst171~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst171~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst171.is_wysiwyg = "true";
defparam inst171.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y3_N6
cycloneive_lcell_comb \inst172~feeder (
// Equation(s):
// \inst172~feeder_combout  = \inst171~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst171~q ),
	.cin(gnd),
	.combout(\inst172~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst172~feeder .lut_mask = 16'hFF00;
defparam \inst172~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y3_N7
dffeas inst172(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst172~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst172~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst172.is_wysiwyg = "true";
defparam inst172.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y3_N8
cycloneive_lcell_comb \inst173~feeder (
// Equation(s):
// \inst173~feeder_combout  = \inst172~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst172~q ),
	.cin(gnd),
	.combout(\inst173~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst173~feeder .lut_mask = 16'hFF00;
defparam \inst173~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y3_N9
dffeas inst173(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst173~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst173~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst173.is_wysiwyg = "true";
defparam inst173.power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y3_N27
dffeas inst174(
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst173~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst174~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst174.is_wysiwyg = "true";
defparam inst174.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y3_N12
cycloneive_lcell_comb \inst175~feeder (
// Equation(s):
// \inst175~feeder_combout  = \inst174~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst174~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst175~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst175~feeder .lut_mask = 16'hF0F0;
defparam \inst175~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y3_N13
dffeas inst175(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst175~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst175~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst175.is_wysiwyg = "true";
defparam inst175.power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y3_N19
dffeas inst176(
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst175~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst176~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst176.is_wysiwyg = "true";
defparam inst176.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y3_N18
cycloneive_lcell_comb \inst296|1~0 (
// Equation(s):
// \inst296|1~0_combout  = \inst176~q  $ (\inst93_rtl_0|auto_generated|altsyncram2|ram_block3a0~portbdataout  $ (((\inst174~q  & \inst175~q ))))

	.dataa(\inst174~q ),
	.datab(\inst175~q ),
	.datac(\inst176~q ),
	.datad(\inst93_rtl_0|auto_generated|altsyncram2|ram_block3a0~portbdataout ),
	.cin(gnd),
	.combout(\inst296|1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst296|1~0 .lut_mask = 16'h8778;
defparam \inst296|1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y3_N14
cycloneive_lcell_comb inst291(
// Equation(s):
// \inst291~combout  = \inst263~q  $ (\inst296|1~0_combout )

	.dataa(gnd),
	.datab(\inst263~q ),
	.datac(gnd),
	.datad(\inst296|1~0_combout ),
	.cin(gnd),
	.combout(\inst291~combout ),
	.cout());
// synopsys translate_off
defparam inst291.lut_mask = 16'h33CC;
defparam inst291.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y1_N6
cycloneive_lcell_comb \inst177_rtl_0|auto_generated|cntr1|counter_comb_bita0 (
// Equation(s):
// \inst177_rtl_0|auto_generated|cntr1|counter_comb_bita0~combout  = \inst177_rtl_0|auto_generated|cntr1|counter_reg_bit [0] $ (VCC)
// \inst177_rtl_0|auto_generated|cntr1|counter_comb_bita0~COUT  = CARRY(\inst177_rtl_0|auto_generated|cntr1|counter_reg_bit [0])

	.dataa(\inst177_rtl_0|auto_generated|cntr1|counter_reg_bit [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst177_rtl_0|auto_generated|cntr1|counter_comb_bita0~combout ),
	.cout(\inst177_rtl_0|auto_generated|cntr1|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \inst177_rtl_0|auto_generated|cntr1|counter_comb_bita0 .lut_mask = 16'h55AA;
defparam \inst177_rtl_0|auto_generated|cntr1|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y1_N7
dffeas \inst177_rtl_0|auto_generated|cntr1|counter_reg_bit[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst177_rtl_0|auto_generated|cntr1|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst177_rtl_0|auto_generated|cntr1|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst177_rtl_0|auto_generated|cntr1|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \inst177_rtl_0|auto_generated|cntr1|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y1_N8
cycloneive_lcell_comb \inst177_rtl_0|auto_generated|cntr1|counter_comb_bita1 (
// Equation(s):
// \inst177_rtl_0|auto_generated|cntr1|counter_comb_bita1~combout  = (\inst177_rtl_0|auto_generated|cntr1|counter_reg_bit [1] & (!\inst177_rtl_0|auto_generated|cntr1|counter_comb_bita0~COUT )) # (!\inst177_rtl_0|auto_generated|cntr1|counter_reg_bit [1] & 
// ((\inst177_rtl_0|auto_generated|cntr1|counter_comb_bita0~COUT ) # (GND)))
// \inst177_rtl_0|auto_generated|cntr1|counter_comb_bita1~COUT  = CARRY((!\inst177_rtl_0|auto_generated|cntr1|counter_comb_bita0~COUT ) # (!\inst177_rtl_0|auto_generated|cntr1|counter_reg_bit [1]))

	.dataa(gnd),
	.datab(\inst177_rtl_0|auto_generated|cntr1|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst177_rtl_0|auto_generated|cntr1|counter_comb_bita0~COUT ),
	.combout(\inst177_rtl_0|auto_generated|cntr1|counter_comb_bita1~combout ),
	.cout(\inst177_rtl_0|auto_generated|cntr1|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \inst177_rtl_0|auto_generated|cntr1|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \inst177_rtl_0|auto_generated|cntr1|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y1_N9
dffeas \inst177_rtl_0|auto_generated|cntr1|counter_reg_bit[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst177_rtl_0|auto_generated|cntr1|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst177_rtl_0|auto_generated|cntr1|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst177_rtl_0|auto_generated|cntr1|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \inst177_rtl_0|auto_generated|cntr1|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y1_N10
cycloneive_lcell_comb \inst177_rtl_0|auto_generated|cntr1|counter_comb_bita2 (
// Equation(s):
// \inst177_rtl_0|auto_generated|cntr1|counter_comb_bita2~combout  = (\inst177_rtl_0|auto_generated|cntr1|counter_reg_bit [2] & (\inst177_rtl_0|auto_generated|cntr1|counter_comb_bita1~COUT  $ (GND))) # (!\inst177_rtl_0|auto_generated|cntr1|counter_reg_bit 
// [2] & (!\inst177_rtl_0|auto_generated|cntr1|counter_comb_bita1~COUT  & VCC))
// \inst177_rtl_0|auto_generated|cntr1|counter_comb_bita2~COUT  = CARRY((\inst177_rtl_0|auto_generated|cntr1|counter_reg_bit [2] & !\inst177_rtl_0|auto_generated|cntr1|counter_comb_bita1~COUT ))

	.dataa(\inst177_rtl_0|auto_generated|cntr1|counter_reg_bit [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst177_rtl_0|auto_generated|cntr1|counter_comb_bita1~COUT ),
	.combout(\inst177_rtl_0|auto_generated|cntr1|counter_comb_bita2~combout ),
	.cout(\inst177_rtl_0|auto_generated|cntr1|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \inst177_rtl_0|auto_generated|cntr1|counter_comb_bita2 .lut_mask = 16'hA50A;
defparam \inst177_rtl_0|auto_generated|cntr1|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y1_N11
dffeas \inst177_rtl_0|auto_generated|cntr1|counter_reg_bit[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst177_rtl_0|auto_generated|cntr1|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst177_rtl_0|auto_generated|cntr1|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst177_rtl_0|auto_generated|cntr1|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \inst177_rtl_0|auto_generated|cntr1|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y1_N12
cycloneive_lcell_comb \inst177_rtl_0|auto_generated|cntr1|counter_comb_bita3 (
// Equation(s):
// \inst177_rtl_0|auto_generated|cntr1|counter_comb_bita3~combout  = (\inst177_rtl_0|auto_generated|cntr1|counter_reg_bit [3] & (!\inst177_rtl_0|auto_generated|cntr1|counter_comb_bita2~COUT )) # (!\inst177_rtl_0|auto_generated|cntr1|counter_reg_bit [3] & 
// ((\inst177_rtl_0|auto_generated|cntr1|counter_comb_bita2~COUT ) # (GND)))
// \inst177_rtl_0|auto_generated|cntr1|counter_comb_bita3~COUT  = CARRY((!\inst177_rtl_0|auto_generated|cntr1|counter_comb_bita2~COUT ) # (!\inst177_rtl_0|auto_generated|cntr1|counter_reg_bit [3]))

	.dataa(\inst177_rtl_0|auto_generated|cntr1|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst177_rtl_0|auto_generated|cntr1|counter_comb_bita2~COUT ),
	.combout(\inst177_rtl_0|auto_generated|cntr1|counter_comb_bita3~combout ),
	.cout(\inst177_rtl_0|auto_generated|cntr1|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \inst177_rtl_0|auto_generated|cntr1|counter_comb_bita3 .lut_mask = 16'h5A5F;
defparam \inst177_rtl_0|auto_generated|cntr1|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y1_N13
dffeas \inst177_rtl_0|auto_generated|cntr1|counter_reg_bit[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst177_rtl_0|auto_generated|cntr1|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst177_rtl_0|auto_generated|cntr1|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst177_rtl_0|auto_generated|cntr1|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \inst177_rtl_0|auto_generated|cntr1|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y1_N14
cycloneive_lcell_comb \inst177_rtl_0|auto_generated|cntr1|counter_comb_bita4 (
// Equation(s):
// \inst177_rtl_0|auto_generated|cntr1|counter_comb_bita4~combout  = (\inst177_rtl_0|auto_generated|cntr1|counter_reg_bit [4] & (\inst177_rtl_0|auto_generated|cntr1|counter_comb_bita3~COUT  $ (GND))) # (!\inst177_rtl_0|auto_generated|cntr1|counter_reg_bit 
// [4] & (!\inst177_rtl_0|auto_generated|cntr1|counter_comb_bita3~COUT  & VCC))
// \inst177_rtl_0|auto_generated|cntr1|counter_comb_bita4~COUT  = CARRY((\inst177_rtl_0|auto_generated|cntr1|counter_reg_bit [4] & !\inst177_rtl_0|auto_generated|cntr1|counter_comb_bita3~COUT ))

	.dataa(gnd),
	.datab(\inst177_rtl_0|auto_generated|cntr1|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst177_rtl_0|auto_generated|cntr1|counter_comb_bita3~COUT ),
	.combout(\inst177_rtl_0|auto_generated|cntr1|counter_comb_bita4~combout ),
	.cout(\inst177_rtl_0|auto_generated|cntr1|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \inst177_rtl_0|auto_generated|cntr1|counter_comb_bita4 .lut_mask = 16'hC30C;
defparam \inst177_rtl_0|auto_generated|cntr1|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y1_N15
dffeas \inst177_rtl_0|auto_generated|cntr1|counter_reg_bit[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst177_rtl_0|auto_generated|cntr1|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst177_rtl_0|auto_generated|cntr1|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst177_rtl_0|auto_generated|cntr1|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \inst177_rtl_0|auto_generated|cntr1|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y1_N16
cycloneive_lcell_comb \inst177_rtl_0|auto_generated|cntr1|counter_comb_bita5 (
// Equation(s):
// \inst177_rtl_0|auto_generated|cntr1|counter_comb_bita5~combout  = \inst177_rtl_0|auto_generated|cntr1|counter_comb_bita4~COUT  $ (\inst177_rtl_0|auto_generated|cntr1|counter_reg_bit [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst177_rtl_0|auto_generated|cntr1|counter_reg_bit [5]),
	.cin(\inst177_rtl_0|auto_generated|cntr1|counter_comb_bita4~COUT ),
	.combout(\inst177_rtl_0|auto_generated|cntr1|counter_comb_bita5~combout ),
	.cout());
// synopsys translate_off
defparam \inst177_rtl_0|auto_generated|cntr1|counter_comb_bita5 .lut_mask = 16'h0FF0;
defparam \inst177_rtl_0|auto_generated|cntr1|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y1_N17
dffeas \inst177_rtl_0|auto_generated|cntr1|counter_reg_bit[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst177_rtl_0|auto_generated|cntr1|counter_comb_bita5~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst177_rtl_0|auto_generated|cntr1|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst177_rtl_0|auto_generated|cntr1|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \inst177_rtl_0|auto_generated|cntr1|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y1_N0
cycloneive_ram_block \inst177_rtl_0|auto_generated|altsyncram2|ram_block3a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\inst291~combout }),
	.portaaddr({\inst177_rtl_0|auto_generated|cntr1|counter_reg_bit [5],\inst177_rtl_0|auto_generated|cntr1|counter_reg_bit [4],\inst177_rtl_0|auto_generated|cntr1|counter_reg_bit [3],\inst177_rtl_0|auto_generated|cntr1|counter_reg_bit [2],
\inst177_rtl_0|auto_generated|cntr1|counter_reg_bit [1],\inst177_rtl_0|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\inst177_rtl_0|auto_generated|cntr1|counter_reg_bit [5],\inst177_rtl_0|auto_generated|cntr1|counter_reg_bit [4],\inst177_rtl_0|auto_generated|cntr1|counter_reg_bit [3],\inst177_rtl_0|auto_generated|cntr1|counter_reg_bit [2],
\inst177_rtl_0|auto_generated|cntr1|counter_reg_bit [1],\inst177_rtl_0|auto_generated|cntr1|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst177_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst177_rtl_0|auto_generated|altsyncram2|ram_block3a0 .data_interleave_offset_in_bits = 1;
defparam \inst177_rtl_0|auto_generated|altsyncram2|ram_block3a0 .data_interleave_width_in_bits = 1;
defparam \inst177_rtl_0|auto_generated|altsyncram2|ram_block3a0 .logical_ram_name = "altshift_taps:inst177_rtl_0|shift_taps_f6m:auto_generated|altsyncram_ce81:altsyncram2|ALTSYNCRAM";
defparam \inst177_rtl_0|auto_generated|altsyncram2|ram_block3a0 .mixed_port_feed_through_mode = "old";
defparam \inst177_rtl_0|auto_generated|altsyncram2|ram_block3a0 .operation_mode = "dual_port";
defparam \inst177_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_address_clear = "none";
defparam \inst177_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_address_width = 6;
defparam \inst177_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_byte_enable_clock = "none";
defparam \inst177_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_data_out_clear = "none";
defparam \inst177_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_data_out_clock = "none";
defparam \inst177_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_data_width = 36;
defparam \inst177_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_first_address = 0;
defparam \inst177_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_first_bit_number = 0;
defparam \inst177_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_last_address = 63;
defparam \inst177_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_logical_ram_depth = 64;
defparam \inst177_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_logical_ram_width = 1;
defparam \inst177_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst177_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_address_clear = "none";
defparam \inst177_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_address_clock = "clock0";
defparam \inst177_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_address_width = 6;
defparam \inst177_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_data_out_clear = "none";
defparam \inst177_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_data_out_clock = "clock0";
defparam \inst177_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_data_width = 36;
defparam \inst177_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_first_address = 0;
defparam \inst177_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_first_bit_number = 0;
defparam \inst177_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_last_address = 63;
defparam \inst177_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_logical_ram_depth = 64;
defparam \inst177_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_logical_ram_width = 1;
defparam \inst177_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst177_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_read_enable_clock = "clock0";
defparam \inst177_rtl_0|auto_generated|altsyncram2|ram_block3a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X50_Y2_N24
cycloneive_lcell_comb \inst243~feeder (
// Equation(s):
// \inst243~feeder_combout  = \inst177_rtl_0|auto_generated|altsyncram2|ram_block3a0~portbdataout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst177_rtl_0|auto_generated|altsyncram2|ram_block3a0~portbdataout ),
	.cin(gnd),
	.combout(\inst243~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst243~feeder .lut_mask = 16'hFF00;
defparam \inst243~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y2_N25
dffeas inst243(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst243~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst243~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst243.is_wysiwyg = "true";
defparam inst243.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y2_N0
cycloneive_lcell_comb \inst244~feeder (
// Equation(s):
// \inst244~feeder_combout  = \inst243~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst243~q ),
	.cin(gnd),
	.combout(\inst244~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst244~feeder .lut_mask = 16'hFF00;
defparam \inst244~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y2_N1
dffeas inst244(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst244~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst244~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst244.is_wysiwyg = "true";
defparam inst244.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y2_N6
cycloneive_lcell_comb \inst245~feeder (
// Equation(s):
// \inst245~feeder_combout  = \inst244~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst244~q ),
	.cin(gnd),
	.combout(\inst245~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst245~feeder .lut_mask = 16'hFF00;
defparam \inst245~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y2_N7
dffeas inst245(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst245~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst245~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst245.is_wysiwyg = "true";
defparam inst245.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y2_N12
cycloneive_lcell_comb \inst246~feeder (
// Equation(s):
// \inst246~feeder_combout  = \inst245~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst245~q ),
	.cin(gnd),
	.combout(\inst246~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst246~feeder .lut_mask = 16'hFF00;
defparam \inst246~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y2_N13
dffeas inst246(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst246~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst246~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst246.is_wysiwyg = "true";
defparam inst246.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y2_N14
cycloneive_lcell_comb \inst247~feeder (
// Equation(s):
// \inst247~feeder_combout  = \inst246~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst246~q ),
	.cin(gnd),
	.combout(\inst247~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst247~feeder .lut_mask = 16'hFF00;
defparam \inst247~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y2_N15
dffeas inst247(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst247~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst247~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst247.is_wysiwyg = "true";
defparam inst247.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y2_N16
cycloneive_lcell_comb \inst248~feeder (
// Equation(s):
// \inst248~feeder_combout  = \inst247~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst247~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst248~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst248~feeder .lut_mask = 16'hF0F0;
defparam \inst248~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y2_N17
dffeas inst248(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst248~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst248~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst248.is_wysiwyg = "true";
defparam inst248.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y2_N30
cycloneive_lcell_comb \inst249~feeder (
// Equation(s):
// \inst249~feeder_combout  = \inst248~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst248~q ),
	.cin(gnd),
	.combout(\inst249~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst249~feeder .lut_mask = 16'hFF00;
defparam \inst249~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y2_N31
dffeas inst249(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst249~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst249~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst249.is_wysiwyg = "true";
defparam inst249.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y2_N20
cycloneive_lcell_comb \inst250~feeder (
// Equation(s):
// \inst250~feeder_combout  = \inst249~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst249~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst250~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst250~feeder .lut_mask = 16'hF0F0;
defparam \inst250~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y2_N21
dffeas inst250(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst250~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst250~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst250.is_wysiwyg = "true";
defparam inst250.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y2_N2
cycloneive_lcell_comb \inst251~feeder (
// Equation(s):
// \inst251~feeder_combout  = \inst250~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst250~q ),
	.cin(gnd),
	.combout(\inst251~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst251~feeder .lut_mask = 16'hFF00;
defparam \inst251~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y2_N3
dffeas inst251(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst251~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst251~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst251.is_wysiwyg = "true";
defparam inst251.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y2_N24
cycloneive_lcell_comb \inst252~feeder (
// Equation(s):
// \inst252~feeder_combout  = \inst251~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst251~q ),
	.cin(gnd),
	.combout(\inst252~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst252~feeder .lut_mask = 16'hFF00;
defparam \inst252~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y2_N25
dffeas inst252(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst252~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst252~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst252.is_wysiwyg = "true";
defparam inst252.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y2_N10
cycloneive_lcell_comb \inst253~feeder (
// Equation(s):
// \inst253~feeder_combout  = \inst252~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst252~q ),
	.cin(gnd),
	.combout(\inst253~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst253~feeder .lut_mask = 16'hFF00;
defparam \inst253~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y2_N11
dffeas inst253(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst253~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst253~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst253.is_wysiwyg = "true";
defparam inst253.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y2_N8
cycloneive_lcell_comb \inst254~feeder (
// Equation(s):
// \inst254~feeder_combout  = \inst253~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst253~q ),
	.cin(gnd),
	.combout(\inst254~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst254~feeder .lut_mask = 16'hFF00;
defparam \inst254~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y2_N9
dffeas inst254(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst254~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst254~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst254.is_wysiwyg = "true";
defparam inst254.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y2_N22
cycloneive_lcell_comb \inst255~feeder (
// Equation(s):
// \inst255~feeder_combout  = \inst254~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst254~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst255~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst255~feeder .lut_mask = 16'hF0F0;
defparam \inst255~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y2_N23
dffeas inst255(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst255~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst255~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst255.is_wysiwyg = "true";
defparam inst255.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y2_N28
cycloneive_lcell_comb \inst256~feeder (
// Equation(s):
// \inst256~feeder_combout  = \inst255~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst255~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst256~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst256~feeder .lut_mask = 16'hF0F0;
defparam \inst256~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y2_N29
dffeas inst256(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst256~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst256~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst256.is_wysiwyg = "true";
defparam inst256.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y2_N18
cycloneive_lcell_comb \inst257~feeder (
// Equation(s):
// \inst257~feeder_combout  = \inst256~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst256~q ),
	.cin(gnd),
	.combout(\inst257~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst257~feeder .lut_mask = 16'hFF00;
defparam \inst257~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y2_N19
dffeas inst257(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst257~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst257~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst257.is_wysiwyg = "true";
defparam inst257.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y2_N4
cycloneive_lcell_comb \inst258~feeder (
// Equation(s):
// \inst258~feeder_combout  = \inst257~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst257~q ),
	.cin(gnd),
	.combout(\inst258~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst258~feeder .lut_mask = 16'hFF00;
defparam \inst258~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y2_N5
dffeas inst258(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst258~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst258~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst258.is_wysiwyg = "true";
defparam inst258.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y2_N26
cycloneive_lcell_comb \inst259~feeder (
// Equation(s):
// \inst259~feeder_combout  = \inst258~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst258~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst259~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst259~feeder .lut_mask = 16'hF0F0;
defparam \inst259~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y2_N27
dffeas inst259(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst259~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst259~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst259.is_wysiwyg = "true";
defparam inst259.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y2_N0
cycloneive_lcell_comb \inst260~feeder (
// Equation(s):
// \inst260~feeder_combout  = \inst259~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst259~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst260~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst260~feeder .lut_mask = 16'hF0F0;
defparam \inst260~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y2_N1
dffeas inst260(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst260~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst260~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst260.is_wysiwyg = "true";
defparam inst260.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y3_N30
cycloneive_lcell_comb \inst261~feeder (
// Equation(s):
// \inst261~feeder_combout  = \inst260~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst260~q ),
	.cin(gnd),
	.combout(\inst261~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst261~feeder .lut_mask = 16'hFF00;
defparam \inst261~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y3_N31
dffeas inst261(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst261~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst261~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst261.is_wysiwyg = "true";
defparam inst261.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y3_N24
cycloneive_lcell_comb \inst262~feeder (
// Equation(s):
// \inst262~feeder_combout  = \inst261~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst261~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst262~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst262~feeder .lut_mask = 16'hF0F0;
defparam \inst262~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y3_N25
dffeas inst262(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst262~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst262~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst262.is_wysiwyg = "true";
defparam inst262.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y3_N28
cycloneive_lcell_comb \inst263~feeder (
// Equation(s):
// \inst263~feeder_combout  = \inst262~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst262~q ),
	.cin(gnd),
	.combout(\inst263~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst263~feeder .lut_mask = 16'hFF00;
defparam \inst263~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y3_N29
dffeas inst263(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst263~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst263~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst263.is_wysiwyg = "true";
defparam inst263.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y3_N18
cycloneive_lcell_comb \inst264~feeder (
// Equation(s):
// \inst264~feeder_combout  = \inst263~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst263~q ),
	.cin(gnd),
	.combout(\inst264~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst264~feeder .lut_mask = 16'hFF00;
defparam \inst264~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y3_N19
dffeas inst264(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst264~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst264~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst264.is_wysiwyg = "true";
defparam inst264.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y3_N16
cycloneive_lcell_comb \inst265~feeder (
// Equation(s):
// \inst265~feeder_combout  = \inst264~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst264~q ),
	.cin(gnd),
	.combout(\inst265~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst265~feeder .lut_mask = 16'hFF00;
defparam \inst265~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y3_N17
dffeas inst265(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst265~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst265~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst265.is_wysiwyg = "true";
defparam inst265.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y3_N26
cycloneive_lcell_comb \inst266~feeder (
// Equation(s):
// \inst266~feeder_combout  = \inst265~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst265~q ),
	.cin(gnd),
	.combout(\inst266~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst266~feeder .lut_mask = 16'hFF00;
defparam \inst266~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y3_N27
dffeas inst266(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst266~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst266~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst266.is_wysiwyg = "true";
defparam inst266.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y3_N10
cycloneive_lcell_comb \inst267~feeder (
// Equation(s):
// \inst267~feeder_combout  = \inst266~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst266~q ),
	.cin(gnd),
	.combout(\inst267~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst267~feeder .lut_mask = 16'hFF00;
defparam \inst267~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y3_N11
dffeas inst267(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst267~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst267~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst267.is_wysiwyg = "true";
defparam inst267.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y3_N28
cycloneive_lcell_comb \inst268~feeder (
// Equation(s):
// \inst268~feeder_combout  = \inst267~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst267~q ),
	.cin(gnd),
	.combout(\inst268~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst268~feeder .lut_mask = 16'hFF00;
defparam \inst268~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y3_N29
dffeas inst268(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst268~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst268~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst268.is_wysiwyg = "true";
defparam inst268.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y3_N18
cycloneive_lcell_comb \inst269~feeder (
// Equation(s):
// \inst269~feeder_combout  = \inst268~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst268~q ),
	.cin(gnd),
	.combout(\inst269~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst269~feeder .lut_mask = 16'hFF00;
defparam \inst269~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y3_N19
dffeas inst269(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst269~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst269~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst269.is_wysiwyg = "true";
defparam inst269.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y3_N4
cycloneive_lcell_comb \inst270~feeder (
// Equation(s):
// \inst270~feeder_combout  = \inst269~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst269~q ),
	.cin(gnd),
	.combout(\inst270~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst270~feeder .lut_mask = 16'hFF00;
defparam \inst270~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y3_N5
dffeas inst270(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst270~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst270~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst270.is_wysiwyg = "true";
defparam inst270.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y3_N2
cycloneive_lcell_comb \inst271~feeder (
// Equation(s):
// \inst271~feeder_combout  = \inst270~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst270~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst271~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst271~feeder .lut_mask = 16'hF0F0;
defparam \inst271~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y3_N3
dffeas inst271(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst271~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst271~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst271.is_wysiwyg = "true";
defparam inst271.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y3_N16
cycloneive_lcell_comb \inst272~feeder (
// Equation(s):
// \inst272~feeder_combout  = \inst271~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst271~q ),
	.cin(gnd),
	.combout(\inst272~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst272~feeder .lut_mask = 16'hFF00;
defparam \inst272~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y3_N17
dffeas inst272(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst272~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst272~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst272.is_wysiwyg = "true";
defparam inst272.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y3_N14
cycloneive_lcell_comb \inst273~feeder (
// Equation(s):
// \inst273~feeder_combout  = \inst272~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst272~q ),
	.cin(gnd),
	.combout(\inst273~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst273~feeder .lut_mask = 16'hFF00;
defparam \inst273~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y3_N15
dffeas inst273(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst273~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst273~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst273.is_wysiwyg = "true";
defparam inst273.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y3_N0
cycloneive_lcell_comb \inst274~feeder (
// Equation(s):
// \inst274~feeder_combout  = \inst273~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst273~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst274~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst274~feeder .lut_mask = 16'hF0F0;
defparam \inst274~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y3_N1
dffeas inst274(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst274~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst274~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst274.is_wysiwyg = "true";
defparam inst274.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y3_N26
cycloneive_lcell_comb \inst275~feeder (
// Equation(s):
// \inst275~feeder_combout  = \inst274~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst274~q ),
	.cin(gnd),
	.combout(\inst275~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst275~feeder .lut_mask = 16'hFF00;
defparam \inst275~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y3_N27
dffeas inst275(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst275~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst275~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst275.is_wysiwyg = "true";
defparam inst275.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y3_N12
cycloneive_lcell_comb \inst276~feeder (
// Equation(s):
// \inst276~feeder_combout  = \inst275~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst275~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst276~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst276~feeder .lut_mask = 16'hF0F0;
defparam \inst276~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y3_N13
dffeas inst276(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst276~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst276~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst276.is_wysiwyg = "true";
defparam inst276.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y3_N6
cycloneive_lcell_comb \inst277~feeder (
// Equation(s):
// \inst277~feeder_combout  = \inst276~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst276~q ),
	.cin(gnd),
	.combout(\inst277~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst277~feeder .lut_mask = 16'hFF00;
defparam \inst277~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y3_N7
dffeas inst277(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst277~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst277~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst277.is_wysiwyg = "true";
defparam inst277.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y3_N20
cycloneive_lcell_comb \inst278~feeder (
// Equation(s):
// \inst278~feeder_combout  = \inst277~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst277~q ),
	.cin(gnd),
	.combout(\inst278~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst278~feeder .lut_mask = 16'hFF00;
defparam \inst278~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y3_N21
dffeas inst278(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst278~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst278~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst278.is_wysiwyg = "true";
defparam inst278.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y3_N22
cycloneive_lcell_comb \inst279~feeder (
// Equation(s):
// \inst279~feeder_combout  = \inst278~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst278~q ),
	.cin(gnd),
	.combout(\inst279~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst279~feeder .lut_mask = 16'hFF00;
defparam \inst279~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y3_N23
dffeas inst279(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst279~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst279~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst279.is_wysiwyg = "true";
defparam inst279.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y3_N8
cycloneive_lcell_comb \inst280~feeder (
// Equation(s):
// \inst280~feeder_combout  = \inst279~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst279~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst280~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst280~feeder .lut_mask = 16'hF0F0;
defparam \inst280~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y3_N9
dffeas inst280(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst280~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst280~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst280.is_wysiwyg = "true";
defparam inst280.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y3_N20
cycloneive_lcell_comb \inst281~feeder (
// Equation(s):
// \inst281~feeder_combout  = \inst280~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst280~q ),
	.cin(gnd),
	.combout(\inst281~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst281~feeder .lut_mask = 16'hFF00;
defparam \inst281~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y3_N21
dffeas inst281(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst281~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst281~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst281.is_wysiwyg = "true";
defparam inst281.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y3_N0
cycloneive_lcell_comb \inst282~feeder (
// Equation(s):
// \inst282~feeder_combout  = \inst281~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst281~q ),
	.cin(gnd),
	.combout(\inst282~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst282~feeder .lut_mask = 16'hFF00;
defparam \inst282~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y3_N1
dffeas inst282(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst282~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst282~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst282.is_wysiwyg = "true";
defparam inst282.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y3_N12
cycloneive_lcell_comb \inst283~feeder (
// Equation(s):
// \inst283~feeder_combout  = \inst282~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst282~q ),
	.cin(gnd),
	.combout(\inst283~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst283~feeder .lut_mask = 16'hFF00;
defparam \inst283~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y3_N13
dffeas inst283(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst283~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst283~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst283.is_wysiwyg = "true";
defparam inst283.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y3_N30
cycloneive_lcell_comb \inst284~feeder (
// Equation(s):
// \inst284~feeder_combout  = \inst283~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst283~q ),
	.cin(gnd),
	.combout(\inst284~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst284~feeder .lut_mask = 16'hFF00;
defparam \inst284~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y3_N31
dffeas inst284(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst284~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst284~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst284.is_wysiwyg = "true";
defparam inst284.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y2_N30
cycloneive_lcell_comb \inst285~0 (
// Equation(s):
// \inst285~0_combout  = !\inst284~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst284~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst285~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst285~0 .lut_mask = 16'h0F0F;
defparam \inst285~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X49_Y0_N22
cycloneive_io_ibuf \pin_name286~input (
	.i(pin_name286),
	.ibar(gnd),
	.o(\pin_name286~input_o ));
// synopsys translate_off
defparam \pin_name286~input .bus_hold = "false";
defparam \pin_name286~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X49_Y2_N31
dffeas inst285(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst285~0_combout ),
	.asdata(vcc),
	.clrn(!\pin_name286~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst285~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst285.is_wysiwyg = "true";
defparam inst285.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y2_N16
cycloneive_lcell_comb \inst286~feeder (
// Equation(s):
// \inst286~feeder_combout  = \inst285~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst285~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst286~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst286~feeder .lut_mask = 16'hF0F0;
defparam \inst286~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X49_Y0_N1
cycloneive_io_ibuf \pin_name287~input (
	.i(pin_name287),
	.ibar(gnd),
	.o(\pin_name287~input_o ));
// synopsys translate_off
defparam \pin_name287~input .bus_hold = "false";
defparam \pin_name287~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X49_Y2_N17
dffeas inst286(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst286~feeder_combout ),
	.asdata(vcc),
	.clrn(!\pin_name287~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst286~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst286.is_wysiwyg = "true";
defparam inst286.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y2_N18
cycloneive_lcell_comb \inst297|1~0 (
// Equation(s):
// \inst297|1~0_combout  = \inst287~q  $ (\inst177_rtl_0|auto_generated|altsyncram2|ram_block3a0~portbdataout  $ (((\inst286~q ) # (\inst285~q ))))

	.dataa(\inst286~q ),
	.datab(\inst285~q ),
	.datac(\inst287~q ),
	.datad(\inst177_rtl_0|auto_generated|altsyncram2|ram_block3a0~portbdataout ),
	.cin(gnd),
	.combout(\inst297|1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst297|1~0 .lut_mask = 16'hE11E;
defparam \inst297|1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y3_N26
cycloneive_lcell_comb \inst298|1~0 (
// Equation(s):
// \inst298|1~0_combout  = \inst297|1~0_combout  $ (\inst295|1~0_combout  $ (\inst296|1~0_combout ))

	.dataa(\inst297|1~0_combout ),
	.datab(\inst295|1~0_combout ),
	.datac(gnd),
	.datad(\inst296|1~0_combout ),
	.cin(gnd),
	.combout(\inst298|1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst298|1~0 .lut_mask = 16'h9966;
defparam \inst298|1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y2_N10
cycloneive_lcell_comb inst301(
// Equation(s):
// \inst301~combout  = (!\inst286~q  & !\inst285~q )

	.dataa(\inst286~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst285~q ),
	.cin(gnd),
	.combout(\inst301~combout ),
	.cout());
// synopsys translate_off
defparam inst301.lut_mask = 16'h0055;
defparam inst301.sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X20_Y73_N8
cycloneive_io_ibuf \pin_name1~input (
	.i(pin_name1),
	.ibar(gnd),
	.o(\pin_name1~input_o ));
// synopsys translate_off
defparam \pin_name1~input .bus_hold = "false";
defparam \pin_name1~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y46_N8
cycloneive_io_ibuf \pin_name2~input (
	.i(pin_name2),
	.ibar(gnd),
	.o(\pin_name2~input_o ));
// synopsys translate_off
defparam \pin_name2~input .bus_hold = "false";
defparam \pin_name2~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N22
cycloneive_io_ibuf \pin_name3~input (
	.i(pin_name3),
	.ibar(gnd),
	.o(\pin_name3~input_o ));
// synopsys translate_off
defparam \pin_name3~input .bus_hold = "false";
defparam \pin_name3~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N1
cycloneive_io_ibuf \pin_name4~input (
	.i(pin_name4),
	.ibar(gnd),
	.o(\pin_name4~input_o ));
// synopsys translate_off
defparam \pin_name4~input .bus_hold = "false";
defparam \pin_name4~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y73_N1
cycloneive_io_ibuf \pin_name5~input (
	.i(pin_name5),
	.ibar(gnd),
	.o(\pin_name5~input_o ));
// synopsys translate_off
defparam \pin_name5~input .bus_hold = "false";
defparam \pin_name5~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y44_N1
cycloneive_io_ibuf \pin_name6~input (
	.i(pin_name6),
	.ibar(gnd),
	.o(\pin_name6~input_o ));
// synopsys translate_off
defparam \pin_name6~input .bus_hold = "false";
defparam \pin_name6~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N1
cycloneive_io_ibuf \pin_name7~input (
	.i(pin_name7),
	.ibar(gnd),
	.o(\pin_name7~input_o ));
// synopsys translate_off
defparam \pin_name7~input .bus_hold = "false";
defparam \pin_name7~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y59_N22
cycloneive_io_ibuf \pin_name8~input (
	.i(pin_name8),
	.ibar(gnd),
	.o(\pin_name8~input_o ));
// synopsys translate_off
defparam \pin_name8~input .bus_hold = "false";
defparam \pin_name8~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y23_N8
cycloneive_io_ibuf \pin_name9~input (
	.i(pin_name9),
	.ibar(gnd),
	.o(\pin_name9~input_o ));
// synopsys translate_off
defparam \pin_name9~input .bus_hold = "false";
defparam \pin_name9~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y73_N15
cycloneive_io_ibuf \pin_name10~input (
	.i(pin_name10),
	.ibar(gnd),
	.o(\pin_name10~input_o ));
// synopsys translate_off
defparam \pin_name10~input .bus_hold = "false";
defparam \pin_name10~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y73_N1
cycloneive_io_ibuf \pin_name11~input (
	.i(pin_name11),
	.ibar(gnd),
	.o(\pin_name11~input_o ));
// synopsys translate_off
defparam \pin_name11~input .bus_hold = "false";
defparam \pin_name11~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X98_Y0_N22
cycloneive_io_ibuf \pin_name12~input (
	.i(pin_name12),
	.ibar(gnd),
	.o(\pin_name12~input_o ));
// synopsys translate_off
defparam \pin_name12~input .bus_hold = "false";
defparam \pin_name12~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y24_N1
cycloneive_io_ibuf \pin_name13~input (
	.i(pin_name13),
	.ibar(gnd),
	.o(\pin_name13~input_o ));
// synopsys translate_off
defparam \pin_name13~input .bus_hold = "false";
defparam \pin_name13~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y28_N22
cycloneive_io_ibuf \pin_name14~input (
	.i(pin_name14),
	.ibar(gnd),
	.o(\pin_name14~input_o ));
// synopsys translate_off
defparam \pin_name14~input .bus_hold = "false";
defparam \pin_name14~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X91_Y0_N22
cycloneive_io_ibuf \pin_name15~input (
	.i(pin_name15),
	.ibar(gnd),
	.o(\pin_name15~input_o ));
// synopsys translate_off
defparam \pin_name15~input .bus_hold = "false";
defparam \pin_name15~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X35_Y73_N22
cycloneive_io_ibuf \pin_name16~input (
	.i(pin_name16),
	.ibar(gnd),
	.o(\pin_name16~input_o ));
// synopsys translate_off
defparam \pin_name16~input .bus_hold = "false";
defparam \pin_name16~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X87_Y73_N22
cycloneive_io_ibuf \pin_name17~input (
	.i(pin_name17),
	.ibar(gnd),
	.o(\pin_name17~input_o ));
// synopsys translate_off
defparam \pin_name17~input .bus_hold = "false";
defparam \pin_name17~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X25_Y73_N22
cycloneive_io_ibuf \pin_name18~input (
	.i(pin_name18),
	.ibar(gnd),
	.o(\pin_name18~input_o ));
// synopsys translate_off
defparam \pin_name18~input .bus_hold = "false";
defparam \pin_name18~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y73_N1
cycloneive_io_ibuf \pin_name19~input (
	.i(pin_name19),
	.ibar(gnd),
	.o(\pin_name19~input_o ));
// synopsys translate_off
defparam \pin_name19~input .bus_hold = "false";
defparam \pin_name19~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N22
cycloneive_io_ibuf \pin_name20~input (
	.i(pin_name20),
	.ibar(gnd),
	.o(\pin_name20~input_o ));
// synopsys translate_off
defparam \pin_name20~input .bus_hold = "false";
defparam \pin_name20~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N1
cycloneive_io_ibuf \pin_name21~input (
	.i(pin_name21),
	.ibar(gnd),
	.o(\pin_name21~input_o ));
// synopsys translate_off
defparam \pin_name21~input .bus_hold = "false";
defparam \pin_name21~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y73_N8
cycloneive_io_ibuf \pin_name22~input (
	.i(pin_name22),
	.ibar(gnd),
	.o(\pin_name22~input_o ));
// synopsys translate_off
defparam \pin_name22~input .bus_hold = "false";
defparam \pin_name22~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N8
cycloneive_io_ibuf \pin_name23~input (
	.i(pin_name23),
	.ibar(gnd),
	.o(\pin_name23~input_o ));
// synopsys translate_off
defparam \pin_name23~input .bus_hold = "false";
defparam \pin_name23~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X83_Y73_N1
cycloneive_io_ibuf \pin_name24~input (
	.i(pin_name24),
	.ibar(gnd),
	.o(\pin_name24~input_o ));
// synopsys translate_off
defparam \pin_name24~input .bus_hold = "false";
defparam \pin_name24~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y73_N8
cycloneive_io_ibuf \pin_name25~input (
	.i(pin_name25),
	.ibar(gnd),
	.o(\pin_name25~input_o ));
// synopsys translate_off
defparam \pin_name25~input .bus_hold = "false";
defparam \pin_name25~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N15
cycloneive_io_ibuf \pin_name26~input (
	.i(pin_name26),
	.ibar(gnd),
	.o(\pin_name26~input_o ));
// synopsys translate_off
defparam \pin_name26~input .bus_hold = "false";
defparam \pin_name26~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y73_N8
cycloneive_io_ibuf \pin_name27~input (
	.i(pin_name27),
	.ibar(gnd),
	.o(\pin_name27~input_o ));
// synopsys translate_off
defparam \pin_name27~input .bus_hold = "false";
defparam \pin_name27~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N8
cycloneive_io_ibuf \pin_name28~input (
	.i(pin_name28),
	.ibar(gnd),
	.o(\pin_name28~input_o ));
// synopsys translate_off
defparam \pin_name28~input .bus_hold = "false";
defparam \pin_name28~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y73_N8
cycloneive_io_ibuf \pin_name29~input (
	.i(pin_name29),
	.ibar(gnd),
	.o(\pin_name29~input_o ));
// synopsys translate_off
defparam \pin_name29~input .bus_hold = "false";
defparam \pin_name29~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y73_N15
cycloneive_io_ibuf \pin_name30~input (
	.i(pin_name30),
	.ibar(gnd),
	.o(\pin_name30~input_o ));
// synopsys translate_off
defparam \pin_name30~input .bus_hold = "false";
defparam \pin_name30~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y73_N8
cycloneive_io_ibuf \pin_name31~input (
	.i(pin_name31),
	.ibar(gnd),
	.o(\pin_name31~input_o ));
// synopsys translate_off
defparam \pin_name31~input .bus_hold = "false";
defparam \pin_name31~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y73_N15
cycloneive_io_ibuf \pin_name32~input (
	.i(pin_name32),
	.ibar(gnd),
	.o(\pin_name32~input_o ));
// synopsys translate_off
defparam \pin_name32~input .bus_hold = "false";
defparam \pin_name32~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y31_N15
cycloneive_io_ibuf \pin_name33~input (
	.i(pin_name33),
	.ibar(gnd),
	.o(\pin_name33~input_o ));
// synopsys translate_off
defparam \pin_name33~input .bus_hold = "false";
defparam \pin_name33~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y73_N15
cycloneive_io_ibuf \pin_name34~input (
	.i(pin_name34),
	.ibar(gnd),
	.o(\pin_name34~input_o ));
// synopsys translate_off
defparam \pin_name34~input .bus_hold = "false";
defparam \pin_name34~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cycloneive_io_ibuf \pin_name35~input (
	.i(pin_name35),
	.ibar(gnd),
	.o(\pin_name35~input_o ));
// synopsys translate_off
defparam \pin_name35~input .bus_hold = "false";
defparam \pin_name35~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y73_N22
cycloneive_io_ibuf \pin_name36~input (
	.i(pin_name36),
	.ibar(gnd),
	.o(\pin_name36~input_o ));
// synopsys translate_off
defparam \pin_name36~input .bus_hold = "false";
defparam \pin_name36~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y51_N8
cycloneive_io_ibuf \pin_name37~input (
	.i(pin_name37),
	.ibar(gnd),
	.o(\pin_name37~input_o ));
// synopsys translate_off
defparam \pin_name37~input .bus_hold = "false";
defparam \pin_name37~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N1
cycloneive_io_ibuf \pin_name38~input (
	.i(pin_name38),
	.ibar(gnd),
	.o(\pin_name38~input_o ));
// synopsys translate_off
defparam \pin_name38~input .bus_hold = "false";
defparam \pin_name38~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X107_Y73_N8
cycloneive_io_ibuf \pin_name39~input (
	.i(pin_name39),
	.ibar(gnd),
	.o(\pin_name39~input_o ));
// synopsys translate_off
defparam \pin_name39~input .bus_hold = "false";
defparam \pin_name39~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X45_Y0_N22
cycloneive_io_ibuf \pin_name40~input (
	.i(pin_name40),
	.ibar(gnd),
	.o(\pin_name40~input_o ));
// synopsys translate_off
defparam \pin_name40~input .bus_hold = "false";
defparam \pin_name40~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N1
cycloneive_io_ibuf \pin_name41~input (
	.i(pin_name41),
	.ibar(gnd),
	.o(\pin_name41~input_o ));
// synopsys translate_off
defparam \pin_name41~input .bus_hold = "false";
defparam \pin_name41~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X42_Y73_N1
cycloneive_io_ibuf \pin_name42~input (
	.i(pin_name42),
	.ibar(gnd),
	.o(\pin_name42~input_o ));
// synopsys translate_off
defparam \pin_name42~input .bus_hold = "false";
defparam \pin_name42~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y0_N15
cycloneive_io_ibuf \pin_name43~input (
	.i(pin_name43),
	.ibar(gnd),
	.o(\pin_name43~input_o ));
// synopsys translate_off
defparam \pin_name43~input .bus_hold = "false";
defparam \pin_name43~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y73_N22
cycloneive_io_ibuf \pin_name44~input (
	.i(pin_name44),
	.ibar(gnd),
	.o(\pin_name44~input_o ));
// synopsys translate_off
defparam \pin_name44~input .bus_hold = "false";
defparam \pin_name44~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N15
cycloneive_io_ibuf \pin_name45~input (
	.i(pin_name45),
	.ibar(gnd),
	.o(\pin_name45~input_o ));
// synopsys translate_off
defparam \pin_name45~input .bus_hold = "false";
defparam \pin_name45~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y47_N22
cycloneive_io_ibuf \pin_name46~input (
	.i(pin_name46),
	.ibar(gnd),
	.o(\pin_name46~input_o ));
// synopsys translate_off
defparam \pin_name46~input .bus_hold = "false";
defparam \pin_name46~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y10_N15
cycloneive_io_ibuf \pin_name47~input (
	.i(pin_name47),
	.ibar(gnd),
	.o(\pin_name47~input_o ));
// synopsys translate_off
defparam \pin_name47~input .bus_hold = "false";
defparam \pin_name47~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X109_Y0_N8
cycloneive_io_ibuf \pin_name48~input (
	.i(pin_name48),
	.ibar(gnd),
	.o(\pin_name48~input_o ));
// synopsys translate_off
defparam \pin_name48~input .bus_hold = "false";
defparam \pin_name48~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y73_N22
cycloneive_io_ibuf \pin_name49~input (
	.i(pin_name49),
	.ibar(gnd),
	.o(\pin_name49~input_o ));
// synopsys translate_off
defparam \pin_name49~input .bus_hold = "false";
defparam \pin_name49~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y73_N8
cycloneive_io_ibuf \pin_name50~input (
	.i(pin_name50),
	.ibar(gnd),
	.o(\pin_name50~input_o ));
// synopsys translate_off
defparam \pin_name50~input .bus_hold = "false";
defparam \pin_name50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N8
cycloneive_io_ibuf \pin_name51~input (
	.i(pin_name51),
	.ibar(gnd),
	.o(\pin_name51~input_o ));
// synopsys translate_off
defparam \pin_name51~input .bus_hold = "false";
defparam \pin_name51~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y56_N15
cycloneive_io_ibuf \pin_name52~input (
	.i(pin_name52),
	.ibar(gnd),
	.o(\pin_name52~input_o ));
// synopsys translate_off
defparam \pin_name52~input .bus_hold = "false";
defparam \pin_name52~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X85_Y73_N8
cycloneive_io_ibuf \pin_name53~input (
	.i(pin_name53),
	.ibar(gnd),
	.o(\pin_name53~input_o ));
// synopsys translate_off
defparam \pin_name53~input .bus_hold = "false";
defparam \pin_name53~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N22
cycloneive_io_ibuf \pin_name54~input (
	.i(pin_name54),
	.ibar(gnd),
	.o(\pin_name54~input_o ));
// synopsys translate_off
defparam \pin_name54~input .bus_hold = "false";
defparam \pin_name54~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y57_N15
cycloneive_io_ibuf \pin_name55~input (
	.i(pin_name55),
	.ibar(gnd),
	.o(\pin_name55~input_o ));
// synopsys translate_off
defparam \pin_name55~input .bus_hold = "false";
defparam \pin_name55~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X102_Y0_N22
cycloneive_io_ibuf \pin_name56~input (
	.i(pin_name56),
	.ibar(gnd),
	.o(\pin_name56~input_o ));
// synopsys translate_off
defparam \pin_name56~input .bus_hold = "false";
defparam \pin_name56~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X91_Y73_N15
cycloneive_io_ibuf \pin_name57~input (
	.i(pin_name57),
	.ibar(gnd),
	.o(\pin_name57~input_o ));
// synopsys translate_off
defparam \pin_name57~input .bus_hold = "false";
defparam \pin_name57~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y73_N1
cycloneive_io_ibuf \pin_name58~input (
	.i(pin_name58),
	.ibar(gnd),
	.o(\pin_name58~input_o ));
// synopsys translate_off
defparam \pin_name58~input .bus_hold = "false";
defparam \pin_name58~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X85_Y73_N1
cycloneive_io_ibuf \pin_name59~input (
	.i(pin_name59),
	.ibar(gnd),
	.o(\pin_name59~input_o ));
// synopsys translate_off
defparam \pin_name59~input .bus_hold = "false";
defparam \pin_name59~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y50_N8
cycloneive_io_ibuf \pin_name60~input (
	.i(pin_name60),
	.ibar(gnd),
	.o(\pin_name60~input_o ));
// synopsys translate_off
defparam \pin_name60~input .bus_hold = "false";
defparam \pin_name60~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y73_N1
cycloneive_io_ibuf \pin_name61~input (
	.i(pin_name61),
	.ibar(gnd),
	.o(\pin_name61~input_o ));
// synopsys translate_off
defparam \pin_name61~input .bus_hold = "false";
defparam \pin_name61~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N22
cycloneive_io_ibuf \pin_name62~input (
	.i(pin_name62),
	.ibar(gnd),
	.o(\pin_name62~input_o ));
// synopsys translate_off
defparam \pin_name62~input .bus_hold = "false";
defparam \pin_name62~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y73_N1
cycloneive_io_ibuf \pin_name63~input (
	.i(pin_name63),
	.ibar(gnd),
	.o(\pin_name63~input_o ));
// synopsys translate_off
defparam \pin_name63~input .bus_hold = "false";
defparam \pin_name63~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y73_N22
cycloneive_io_ibuf \pin_name64~input (
	.i(pin_name64),
	.ibar(gnd),
	.o(\pin_name64~input_o ));
// synopsys translate_off
defparam \pin_name64~input .bus_hold = "false";
defparam \pin_name64~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y26_N15
cycloneive_io_ibuf \pin_name65~input (
	.i(pin_name65),
	.ibar(gnd),
	.o(\pin_name65~input_o ));
// synopsys translate_off
defparam \pin_name65~input .bus_hold = "false";
defparam \pin_name65~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y62_N15
cycloneive_io_ibuf \pin_name66~input (
	.i(pin_name66),
	.ibar(gnd),
	.o(\pin_name66~input_o ));
// synopsys translate_off
defparam \pin_name66~input .bus_hold = "false";
defparam \pin_name66~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N1
cycloneive_io_ibuf \pin_name67~input (
	.i(pin_name67),
	.ibar(gnd),
	.o(\pin_name67~input_o ));
// synopsys translate_off
defparam \pin_name67~input .bus_hold = "false";
defparam \pin_name67~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y36_N8
cycloneive_io_ibuf \pin_name68~input (
	.i(pin_name68),
	.ibar(gnd),
	.o(\pin_name68~input_o ));
// synopsys translate_off
defparam \pin_name68~input .bus_hold = "false";
defparam \pin_name68~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N22
cycloneive_io_ibuf \pin_name69~input (
	.i(pin_name69),
	.ibar(gnd),
	.o(\pin_name69~input_o ));
// synopsys translate_off
defparam \pin_name69~input .bus_hold = "false";
defparam \pin_name69~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N15
cycloneive_io_ibuf \pin_name70~input (
	.i(pin_name70),
	.ibar(gnd),
	.o(\pin_name70~input_o ));
// synopsys translate_off
defparam \pin_name70~input .bus_hold = "false";
defparam \pin_name70~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X107_Y73_N15
cycloneive_io_ibuf \pin_name71~input (
	.i(pin_name71),
	.ibar(gnd),
	.o(\pin_name71~input_o ));
// synopsys translate_off
defparam \pin_name71~input .bus_hold = "false";
defparam \pin_name71~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X111_Y73_N1
cycloneive_io_ibuf \pin_name72~input (
	.i(pin_name72),
	.ibar(gnd),
	.o(\pin_name72~input_o ));
// synopsys translate_off
defparam \pin_name72~input .bus_hold = "false";
defparam \pin_name72~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y43_N15
cycloneive_io_ibuf \pin_name73~input (
	.i(pin_name73),
	.ibar(gnd),
	.o(\pin_name73~input_o ));
// synopsys translate_off
defparam \pin_name73~input .bus_hold = "false";
defparam \pin_name73~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \pin_name74~input (
	.i(pin_name74),
	.ibar(gnd),
	.o(\pin_name74~input_o ));
// synopsys translate_off
defparam \pin_name74~input .bus_hold = "false";
defparam \pin_name74~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N22
cycloneive_io_ibuf \pin_name75~input (
	.i(pin_name75),
	.ibar(gnd),
	.o(\pin_name75~input_o ));
// synopsys translate_off
defparam \pin_name75~input .bus_hold = "false";
defparam \pin_name75~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X105_Y0_N1
cycloneive_io_ibuf \pin_name76~input (
	.i(pin_name76),
	.ibar(gnd),
	.o(\pin_name76~input_o ));
// synopsys translate_off
defparam \pin_name76~input .bus_hold = "false";
defparam \pin_name76~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X83_Y0_N15
cycloneive_io_ibuf \pin_name77~input (
	.i(pin_name77),
	.ibar(gnd),
	.o(\pin_name77~input_o ));
// synopsys translate_off
defparam \pin_name77~input .bus_hold = "false";
defparam \pin_name77~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y69_N22
cycloneive_io_ibuf \pin_name78~input (
	.i(pin_name78),
	.ibar(gnd),
	.o(\pin_name78~input_o ));
// synopsys translate_off
defparam \pin_name78~input .bus_hold = "false";
defparam \pin_name78~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X85_Y0_N8
cycloneive_io_ibuf \pin_name79~input (
	.i(pin_name79),
	.ibar(gnd),
	.o(\pin_name79~input_o ));
// synopsys translate_off
defparam \pin_name79~input .bus_hold = "false";
defparam \pin_name79~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N1
cycloneive_io_ibuf \pin_name80~input (
	.i(pin_name80),
	.ibar(gnd),
	.o(\pin_name80~input_o ));
// synopsys translate_off
defparam \pin_name80~input .bus_hold = "false";
defparam \pin_name80~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N8
cycloneive_io_ibuf \pin_name94~input (
	.i(pin_name94),
	.ibar(gnd),
	.o(\pin_name94~input_o ));
// synopsys translate_off
defparam \pin_name94~input .bus_hold = "false";
defparam \pin_name94~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N15
cycloneive_io_ibuf \pin_name95~input (
	.i(pin_name95),
	.ibar(gnd),
	.o(\pin_name95~input_o ));
// synopsys translate_off
defparam \pin_name95~input .bus_hold = "false";
defparam \pin_name95~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N22
cycloneive_io_ibuf \pin_name96~input (
	.i(pin_name96),
	.ibar(gnd),
	.o(\pin_name96~input_o ));
// synopsys translate_off
defparam \pin_name96~input .bus_hold = "false";
defparam \pin_name96~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X85_Y0_N22
cycloneive_io_ibuf \pin_name97~input (
	.i(pin_name97),
	.ibar(gnd),
	.o(\pin_name97~input_o ));
// synopsys translate_off
defparam \pin_name97~input .bus_hold = "false";
defparam \pin_name97~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N22
cycloneive_io_ibuf \pin_name98~input (
	.i(pin_name98),
	.ibar(gnd),
	.o(\pin_name98~input_o ));
// synopsys translate_off
defparam \pin_name98~input .bus_hold = "false";
defparam \pin_name98~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y34_N15
cycloneive_io_ibuf \pin_name99~input (
	.i(pin_name99),
	.ibar(gnd),
	.o(\pin_name99~input_o ));
// synopsys translate_off
defparam \pin_name99~input .bus_hold = "false";
defparam \pin_name99~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y53_N15
cycloneive_io_ibuf \pin_name100~input (
	.i(pin_name100),
	.ibar(gnd),
	.o(\pin_name100~input_o ));
// synopsys translate_off
defparam \pin_name100~input .bus_hold = "false";
defparam \pin_name100~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y73_N22
cycloneive_io_ibuf \pin_name101~input (
	.i(pin_name101),
	.ibar(gnd),
	.o(\pin_name101~input_o ));
// synopsys translate_off
defparam \pin_name101~input .bus_hold = "false";
defparam \pin_name101~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y68_N15
cycloneive_io_ibuf \pin_name102~input (
	.i(pin_name102),
	.ibar(gnd),
	.o(\pin_name102~input_o ));
// synopsys translate_off
defparam \pin_name102~input .bus_hold = "false";
defparam \pin_name102~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y61_N15
cycloneive_io_ibuf \pin_name103~input (
	.i(pin_name103),
	.ibar(gnd),
	.o(\pin_name103~input_o ));
// synopsys translate_off
defparam \pin_name103~input .bus_hold = "false";
defparam \pin_name103~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N1
cycloneive_io_ibuf \pin_name104~input (
	.i(pin_name104),
	.ibar(gnd),
	.o(\pin_name104~input_o ));
// synopsys translate_off
defparam \pin_name104~input .bus_hold = "false";
defparam \pin_name104~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y59_N15
cycloneive_io_ibuf \pin_name105~input (
	.i(pin_name105),
	.ibar(gnd),
	.o(\pin_name105~input_o ));
// synopsys translate_off
defparam \pin_name105~input .bus_hold = "false";
defparam \pin_name105~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X105_Y0_N22
cycloneive_io_ibuf \pin_name106~input (
	.i(pin_name106),
	.ibar(gnd),
	.o(\pin_name106~input_o ));
// synopsys translate_off
defparam \pin_name106~input .bus_hold = "false";
defparam \pin_name106~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y24_N22
cycloneive_io_ibuf \pin_name107~input (
	.i(pin_name107),
	.ibar(gnd),
	.o(\pin_name107~input_o ));
// synopsys translate_off
defparam \pin_name107~input .bus_hold = "false";
defparam \pin_name107~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y32_N22
cycloneive_io_ibuf \pin_name108~input (
	.i(pin_name108),
	.ibar(gnd),
	.o(\pin_name108~input_o ));
// synopsys translate_off
defparam \pin_name108~input .bus_hold = "false";
defparam \pin_name108~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X83_Y73_N8
cycloneive_io_ibuf \pin_name109~input (
	.i(pin_name109),
	.ibar(gnd),
	.o(\pin_name109~input_o ));
// synopsys translate_off
defparam \pin_name109~input .bus_hold = "false";
defparam \pin_name109~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X35_Y73_N15
cycloneive_io_ibuf \pin_name110~input (
	.i(pin_name110),
	.ibar(gnd),
	.o(\pin_name110~input_o ));
// synopsys translate_off
defparam \pin_name110~input .bus_hold = "false";
defparam \pin_name110~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y73_N15
cycloneive_io_ibuf \pin_name111~input (
	.i(pin_name111),
	.ibar(gnd),
	.o(\pin_name111~input_o ));
// synopsys translate_off
defparam \pin_name111~input .bus_hold = "false";
defparam \pin_name111~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y63_N15
cycloneive_io_ibuf \pin_name112~input (
	.i(pin_name112),
	.ibar(gnd),
	.o(\pin_name112~input_o ));
// synopsys translate_off
defparam \pin_name112~input .bus_hold = "false";
defparam \pin_name112~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N15
cycloneive_io_ibuf \pin_name113~input (
	.i(pin_name113),
	.ibar(gnd),
	.o(\pin_name113~input_o ));
// synopsys translate_off
defparam \pin_name113~input .bus_hold = "false";
defparam \pin_name113~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N8
cycloneive_io_ibuf \pin_name114~input (
	.i(pin_name114),
	.ibar(gnd),
	.o(\pin_name114~input_o ));
// synopsys translate_off
defparam \pin_name114~input .bus_hold = "false";
defparam \pin_name114~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y73_N1
cycloneive_io_ibuf \pin_name115~input (
	.i(pin_name115),
	.ibar(gnd),
	.o(\pin_name115~input_o ));
// synopsys translate_off
defparam \pin_name115~input .bus_hold = "false";
defparam \pin_name115~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X69_Y0_N1
cycloneive_io_ibuf \pin_name116~input (
	.i(pin_name116),
	.ibar(gnd),
	.o(\pin_name116~input_o ));
// synopsys translate_off
defparam \pin_name116~input .bus_hold = "false";
defparam \pin_name116~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X65_Y73_N15
cycloneive_io_ibuf \pin_name117~input (
	.i(pin_name117),
	.ibar(gnd),
	.o(\pin_name117~input_o ));
// synopsys translate_off
defparam \pin_name117~input .bus_hold = "false";
defparam \pin_name117~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N8
cycloneive_io_ibuf \pin_name118~input (
	.i(pin_name118),
	.ibar(gnd),
	.o(\pin_name118~input_o ));
// synopsys translate_off
defparam \pin_name118~input .bus_hold = "false";
defparam \pin_name118~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N22
cycloneive_io_ibuf \pin_name119~input (
	.i(pin_name119),
	.ibar(gnd),
	.o(\pin_name119~input_o ));
// synopsys translate_off
defparam \pin_name119~input .bus_hold = "false";
defparam \pin_name119~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X109_Y0_N1
cycloneive_io_ibuf \pin_name120~input (
	.i(pin_name120),
	.ibar(gnd),
	.o(\pin_name120~input_o ));
// synopsys translate_off
defparam \pin_name120~input .bus_hold = "false";
defparam \pin_name120~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y73_N22
cycloneive_io_ibuf \pin_name121~input (
	.i(pin_name121),
	.ibar(gnd),
	.o(\pin_name121~input_o ));
// synopsys translate_off
defparam \pin_name121~input .bus_hold = "false";
defparam \pin_name121~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y46_N15
cycloneive_io_ibuf \pin_name122~input (
	.i(pin_name122),
	.ibar(gnd),
	.o(\pin_name122~input_o ));
// synopsys translate_off
defparam \pin_name122~input .bus_hold = "false";
defparam \pin_name122~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X107_Y0_N8
cycloneive_io_ibuf \pin_name123~input (
	.i(pin_name123),
	.ibar(gnd),
	.o(\pin_name123~input_o ));
// synopsys translate_off
defparam \pin_name123~input .bus_hold = "false";
defparam \pin_name123~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y61_N22
cycloneive_io_ibuf \pin_name124~input (
	.i(pin_name124),
	.ibar(gnd),
	.o(\pin_name124~input_o ));
// synopsys translate_off
defparam \pin_name124~input .bus_hold = "false";
defparam \pin_name124~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X45_Y0_N15
cycloneive_io_ibuf \pin_name125~input (
	.i(pin_name125),
	.ibar(gnd),
	.o(\pin_name125~input_o ));
// synopsys translate_off
defparam \pin_name125~input .bus_hold = "false";
defparam \pin_name125~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y73_N8
cycloneive_io_ibuf \pin_name126~input (
	.i(pin_name126),
	.ibar(gnd),
	.o(\pin_name126~input_o ));
// synopsys translate_off
defparam \pin_name126~input .bus_hold = "false";
defparam \pin_name126~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y73_N1
cycloneive_io_ibuf \pin_name127~input (
	.i(pin_name127),
	.ibar(gnd),
	.o(\pin_name127~input_o ));
// synopsys translate_off
defparam \pin_name127~input .bus_hold = "false";
defparam \pin_name127~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y51_N15
cycloneive_io_ibuf \pin_name128~input (
	.i(pin_name128),
	.ibar(gnd),
	.o(\pin_name128~input_o ));
// synopsys translate_off
defparam \pin_name128~input .bus_hold = "false";
defparam \pin_name128~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y35_N15
cycloneive_io_ibuf \pin_name129~input (
	.i(pin_name129),
	.ibar(gnd),
	.o(\pin_name129~input_o ));
// synopsys translate_off
defparam \pin_name129~input .bus_hold = "false";
defparam \pin_name129~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y73_N22
cycloneive_io_ibuf \pin_name130~input (
	.i(pin_name130),
	.ibar(gnd),
	.o(\pin_name130~input_o ));
// synopsys translate_off
defparam \pin_name130~input .bus_hold = "false";
defparam \pin_name130~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y73_N22
cycloneive_io_ibuf \pin_name131~input (
	.i(pin_name131),
	.ibar(gnd),
	.o(\pin_name131~input_o ));
// synopsys translate_off
defparam \pin_name131~input .bus_hold = "false";
defparam \pin_name131~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N8
cycloneive_io_ibuf \pin_name132~input (
	.i(pin_name132),
	.ibar(gnd),
	.o(\pin_name132~input_o ));
// synopsys translate_off
defparam \pin_name132~input .bus_hold = "false";
defparam \pin_name132~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N1
cycloneive_io_ibuf \pin_name133~input (
	.i(pin_name133),
	.ibar(gnd),
	.o(\pin_name133~input_o ));
// synopsys translate_off
defparam \pin_name133~input .bus_hold = "false";
defparam \pin_name133~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y73_N1
cycloneive_io_ibuf \pin_name134~input (
	.i(pin_name134),
	.ibar(gnd),
	.o(\pin_name134~input_o ));
// synopsys translate_off
defparam \pin_name134~input .bus_hold = "false";
defparam \pin_name134~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y60_N15
cycloneive_io_ibuf \pin_name135~input (
	.i(pin_name135),
	.ibar(gnd),
	.o(\pin_name135~input_o ));
// synopsys translate_off
defparam \pin_name135~input .bus_hold = "false";
defparam \pin_name135~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y73_N8
cycloneive_io_ibuf \pin_name136~input (
	.i(pin_name136),
	.ibar(gnd),
	.o(\pin_name136~input_o ));
// synopsys translate_off
defparam \pin_name136~input .bus_hold = "false";
defparam \pin_name136~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y73_N8
cycloneive_io_ibuf \pin_name137~input (
	.i(pin_name137),
	.ibar(gnd),
	.o(\pin_name137~input_o ));
// synopsys translate_off
defparam \pin_name137~input .bus_hold = "false";
defparam \pin_name137~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y4_N8
cycloneive_io_ibuf \pin_name138~input (
	.i(pin_name138),
	.ibar(gnd),
	.o(\pin_name138~input_o ));
// synopsys translate_off
defparam \pin_name138~input .bus_hold = "false";
defparam \pin_name138~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N1
cycloneive_io_ibuf \pin_name139~input (
	.i(pin_name139),
	.ibar(gnd),
	.o(\pin_name139~input_o ));
// synopsys translate_off
defparam \pin_name139~input .bus_hold = "false";
defparam \pin_name139~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y73_N15
cycloneive_io_ibuf \pin_name140~input (
	.i(pin_name140),
	.ibar(gnd),
	.o(\pin_name140~input_o ));
// synopsys translate_off
defparam \pin_name140~input .bus_hold = "false";
defparam \pin_name140~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y42_N15
cycloneive_io_ibuf \pin_name141~input (
	.i(pin_name141),
	.ibar(gnd),
	.o(\pin_name141~input_o ));
// synopsys translate_off
defparam \pin_name141~input .bus_hold = "false";
defparam \pin_name141~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y73_N8
cycloneive_io_ibuf \pin_name142~input (
	.i(pin_name142),
	.ibar(gnd),
	.o(\pin_name142~input_o ));
// synopsys translate_off
defparam \pin_name142~input .bus_hold = "false";
defparam \pin_name142~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X81_Y73_N15
cycloneive_io_ibuf \pin_name143~input (
	.i(pin_name143),
	.ibar(gnd),
	.o(\pin_name143~input_o ));
// synopsys translate_off
defparam \pin_name143~input .bus_hold = "false";
defparam \pin_name143~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y63_N22
cycloneive_io_ibuf \pin_name144~input (
	.i(pin_name144),
	.ibar(gnd),
	.o(\pin_name144~input_o ));
// synopsys translate_off
defparam \pin_name144~input .bus_hold = "false";
defparam \pin_name144~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y18_N1
cycloneive_io_ibuf \pin_name145~input (
	.i(pin_name145),
	.ibar(gnd),
	.o(\pin_name145~input_o ));
// synopsys translate_off
defparam \pin_name145~input .bus_hold = "false";
defparam \pin_name145~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X81_Y73_N8
cycloneive_io_ibuf \pin_name146~input (
	.i(pin_name146),
	.ibar(gnd),
	.o(\pin_name146~input_o ));
// synopsys translate_off
defparam \pin_name146~input .bus_hold = "false";
defparam \pin_name146~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \pin_name147~input (
	.i(pin_name147),
	.ibar(gnd),
	.o(\pin_name147~input_o ));
// synopsys translate_off
defparam \pin_name147~input .bus_hold = "false";
defparam \pin_name147~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y45_N15
cycloneive_io_ibuf \pin_name148~input (
	.i(pin_name148),
	.ibar(gnd),
	.o(\pin_name148~input_o ));
// synopsys translate_off
defparam \pin_name148~input .bus_hold = "false";
defparam \pin_name148~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X27_Y73_N8
cycloneive_io_ibuf \pin_name149~input (
	.i(pin_name149),
	.ibar(gnd),
	.o(\pin_name149~input_o ));
// synopsys translate_off
defparam \pin_name149~input .bus_hold = "false";
defparam \pin_name149~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X85_Y0_N1
cycloneive_io_ibuf \pin_name150~input (
	.i(pin_name150),
	.ibar(gnd),
	.o(\pin_name150~input_o ));
// synopsys translate_off
defparam \pin_name150~input .bus_hold = "false";
defparam \pin_name150~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y0_N8
cycloneive_io_ibuf \pin_name151~input (
	.i(pin_name151),
	.ibar(gnd),
	.o(\pin_name151~input_o ));
// synopsys translate_off
defparam \pin_name151~input .bus_hold = "false";
defparam \pin_name151~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y22_N22
cycloneive_io_ibuf \pin_name152~input (
	.i(pin_name152),
	.ibar(gnd),
	.o(\pin_name152~input_o ));
// synopsys translate_off
defparam \pin_name152~input .bus_hold = "false";
defparam \pin_name152~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N15
cycloneive_io_ibuf \pin_name153~input (
	.i(pin_name153),
	.ibar(gnd),
	.o(\pin_name153~input_o ));
// synopsys translate_off
defparam \pin_name153~input .bus_hold = "false";
defparam \pin_name153~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N1
cycloneive_io_ibuf \pin_name154~input (
	.i(pin_name154),
	.ibar(gnd),
	.o(\pin_name154~input_o ));
// synopsys translate_off
defparam \pin_name154~input .bus_hold = "false";
defparam \pin_name154~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X65_Y0_N22
cycloneive_io_ibuf \pin_name155~input (
	.i(pin_name155),
	.ibar(gnd),
	.o(\pin_name155~input_o ));
// synopsys translate_off
defparam \pin_name155~input .bus_hold = "false";
defparam \pin_name155~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y30_N8
cycloneive_io_ibuf \pin_name156~input (
	.i(pin_name156),
	.ibar(gnd),
	.o(\pin_name156~input_o ));
// synopsys translate_off
defparam \pin_name156~input .bus_hold = "false";
defparam \pin_name156~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y24_N8
cycloneive_io_ibuf \pin_name157~input (
	.i(pin_name157),
	.ibar(gnd),
	.o(\pin_name157~input_o ));
// synopsys translate_off
defparam \pin_name157~input .bus_hold = "false";
defparam \pin_name157~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X85_Y73_N22
cycloneive_io_ibuf \pin_name158~input (
	.i(pin_name158),
	.ibar(gnd),
	.o(\pin_name158~input_o ));
// synopsys translate_off
defparam \pin_name158~input .bus_hold = "false";
defparam \pin_name158~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X105_Y73_N1
cycloneive_io_ibuf \pin_name159~input (
	.i(pin_name159),
	.ibar(gnd),
	.o(\pin_name159~input_o ));
// synopsys translate_off
defparam \pin_name159~input .bus_hold = "false";
defparam \pin_name159~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y64_N1
cycloneive_io_ibuf \pin_name160~input (
	.i(pin_name160),
	.ibar(gnd),
	.o(\pin_name160~input_o ));
// synopsys translate_off
defparam \pin_name160~input .bus_hold = "false";
defparam \pin_name160~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N15
cycloneive_io_ibuf \pin_name161~input (
	.i(pin_name161),
	.ibar(gnd),
	.o(\pin_name161~input_o ));
// synopsys translate_off
defparam \pin_name161~input .bus_hold = "false";
defparam \pin_name161~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y22_N15
cycloneive_io_ibuf \pin_name162~input (
	.i(pin_name162),
	.ibar(gnd),
	.o(\pin_name162~input_o ));
// synopsys translate_off
defparam \pin_name162~input .bus_hold = "false";
defparam \pin_name162~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N22
cycloneive_io_ibuf \pin_name163~input (
	.i(pin_name163),
	.ibar(gnd),
	.o(\pin_name163~input_o ));
// synopsys translate_off
defparam \pin_name163~input .bus_hold = "false";
defparam \pin_name163~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y73_N1
cycloneive_io_ibuf \pin_name164~input (
	.i(pin_name164),
	.ibar(gnd),
	.o(\pin_name164~input_o ));
// synopsys translate_off
defparam \pin_name164~input .bus_hold = "false";
defparam \pin_name164~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X102_Y73_N8
cycloneive_io_ibuf \pin_name165~input (
	.i(pin_name165),
	.ibar(gnd),
	.o(\pin_name165~input_o ));
// synopsys translate_off
defparam \pin_name165~input .bus_hold = "false";
defparam \pin_name165~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X98_Y0_N15
cycloneive_io_ibuf \pin_name166~input (
	.i(pin_name166),
	.ibar(gnd),
	.o(\pin_name166~input_o ));
// synopsys translate_off
defparam \pin_name166~input .bus_hold = "false";
defparam \pin_name166~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X113_Y73_N1
cycloneive_io_ibuf \pin_name167~input (
	.i(pin_name167),
	.ibar(gnd),
	.o(\pin_name167~input_o ));
// synopsys translate_off
defparam \pin_name167~input .bus_hold = "false";
defparam \pin_name167~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y50_N1
cycloneive_io_ibuf \pin_name168~input (
	.i(pin_name168),
	.ibar(gnd),
	.o(\pin_name168~input_o ));
// synopsys translate_off
defparam \pin_name168~input .bus_hold = "false";
defparam \pin_name168~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y73_N1
cycloneive_io_ibuf \pin_name169~input (
	.i(pin_name169),
	.ibar(gnd),
	.o(\pin_name169~input_o ));
// synopsys translate_off
defparam \pin_name169~input .bus_hold = "false";
defparam \pin_name169~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y15_N15
cycloneive_io_ibuf \pin_name170~input (
	.i(pin_name170),
	.ibar(gnd),
	.o(\pin_name170~input_o ));
// synopsys translate_off
defparam \pin_name170~input .bus_hold = "false";
defparam \pin_name170~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y20_N8
cycloneive_io_ibuf \pin_name171~input (
	.i(pin_name171),
	.ibar(gnd),
	.o(\pin_name171~input_o ));
// synopsys translate_off
defparam \pin_name171~input .bus_hold = "false";
defparam \pin_name171~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N8
cycloneive_io_ibuf \pin_name172~input (
	.i(pin_name172),
	.ibar(gnd),
	.o(\pin_name172~input_o ));
// synopsys translate_off
defparam \pin_name172~input .bus_hold = "false";
defparam \pin_name172~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N15
cycloneive_io_ibuf \pin_name173~input (
	.i(pin_name173),
	.ibar(gnd),
	.o(\pin_name173~input_o ));
// synopsys translate_off
defparam \pin_name173~input .bus_hold = "false";
defparam \pin_name173~input .simulate_z_as = "z";
// synopsys translate_on

assign outputpin = \outputpin~output_o ;

assign ivout = \ivout~output_o ;

assign output80 = \output80~output_o ;

assign output81 = \output81~output_o ;

assign andop = \andop~output_o ;

endmodule
