
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003263                       # Number of seconds simulated
sim_ticks                                  3262580478                       # Number of ticks simulated
final_tick                               574765503597                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 301578                       # Simulator instruction rate (inst/s)
host_op_rate                                   387914                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 228965                       # Simulator tick rate (ticks/s)
host_mem_usage                               16945040                       # Number of bytes of host memory used
host_seconds                                 14249.24                       # Real time elapsed on the host
sim_insts                                  4297257244                       # Number of instructions simulated
sim_ops                                    5527479132                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        99072                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       122624                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        32768                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        32768                       # Number of bytes read from this memory
system.physmem.bytes_read::total               294400                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7168                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       207872                       # Number of bytes written to this memory
system.physmem.bytes_written::total            207872                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          774                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          958                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          256                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          256                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2300                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1624                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1624                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       510026                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     30366147                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       510026                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     37584973                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       549258                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     10043584                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       627724                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     10043584                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                90235322                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       510026                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       510026                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       549258                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       627724                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2197034                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          63713984                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               63713984                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          63713984                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       510026                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     30366147                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       510026                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     37584973                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       549258                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     10043584                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       627724                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     10043584                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              153949306                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 7823935                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2871282                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2506793                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       185534                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1412260                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1372947                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          207518                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5794                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3382470                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15967017                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2871282                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1580465                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3288313                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         907724                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        353913                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1667703                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        74528                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7745866                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.374880                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.176095                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4457553     57.55%     57.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          164573      2.12%     59.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          298872      3.86%     63.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          280427      3.62%     67.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          455974      5.89%     73.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          475038      6.13%     79.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          114213      1.47%     80.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           86186      1.11%     81.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1413030     18.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7745866                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.366987                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.040791                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3489870                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       342415                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3180315                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        12813                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        720443                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       314457                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          729                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17869343                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1291                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        720443                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3638416                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         104313                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        41229                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3042666                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       198790                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17384335                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         69328                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        77923                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     23096846                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     79137960                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     79137960                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14913019                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         8183796                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2042                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1001                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           539391                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2663332                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       582623                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         9757                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       197399                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16438087                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2001                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13837209                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18705                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5017725                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     13739627                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7745866                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.786399                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.842106                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2689436     34.72%     34.72% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1441692     18.61%     53.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1253748     16.19%     69.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       775457     10.01%     79.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       805759     10.40%     89.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       473366      6.11%     96.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       211628      2.73%     98.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        56224      0.73%     99.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        38556      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7745866                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          54943     66.36%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         17730     21.41%     87.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        10128     12.23%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10858975     78.48%     78.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109710      0.79%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1000      0.01%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2372240     17.14%     96.42% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       495284      3.58%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13837209                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.768574                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              82801                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005984                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35521789                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     21457862                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13374725                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13920010                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        34335                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       778378                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           90                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           49                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       143682                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        720443                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          51662                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         5131                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16440091                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        20129                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2663332                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       582623                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1001                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          3107                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           28                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           49                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        97845                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       110299                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       208144                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13571033                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2277456                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       266175                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2759917                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2048739                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            482461                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.734553                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13390278                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13374725                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          8217716                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         20095538                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.709463                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.408932                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11371778                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5068366                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2000                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       185827                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7025423                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.618661                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.312936                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3229765     45.97%     45.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1493851     21.26%     67.24% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       833476     11.86%     79.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       283940      4.04%     83.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       272150      3.87%     87.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       113982      1.62%     88.64% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       298208      4.24%     92.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89011      1.27%     94.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       411040      5.85%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7025423                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11371778                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2323892                       # Number of memory references committed
system.switch_cpus0.commit.loads              1884951                       # Number of loads committed
system.switch_cpus0.commit.membars               1000                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779029                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9931216                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154874                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       411040                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            23054527                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           33601379                       # The number of ROB writes
system.switch_cpus0.timesIdled                   2472                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                  78069                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11371778                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.782393                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.782393                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.278129                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.278129                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62747443                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17543403                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18390338                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2000                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 7823935                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2839982                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2308954                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       195078                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1173184                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1102798                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          298384                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8341                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2846790                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              15752393                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2839982                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1401182                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3461102                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1043890                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        565205                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           12                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1394108                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        83433                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7717570                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.521774                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.309471                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4256468     55.15%     55.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          304257      3.94%     59.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          244224      3.16%     62.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          595934      7.72%     69.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          160278      2.08%     72.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          207897      2.69%     74.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          151712      1.97%     76.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           83809      1.09%     77.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1712991     22.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7717570                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.362986                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.013359                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         2978999                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       549330                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3326251                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        22674                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        840311                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       484042                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4204                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      18822663                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         8957                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        840311                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3198350                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         115510                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       111607                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3124476                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       327311                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18150573                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         2744                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        134582                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       102212                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          324                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     25414116                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     84716515                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     84716515                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     15539287                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         9874779                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3775                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2173                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           903261                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1693218                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       860994                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        13811                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       289905                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17154462                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3656                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13608176                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        26961                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5947901                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18189345                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          644                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      7717570                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.763272                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.886590                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2674850     34.66%     34.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1659861     21.51%     56.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1094095     14.18%     70.34% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       806066     10.44%     80.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       691883      8.97%     89.75% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       359234      4.65%     94.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       308398      4.00%     98.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        57627      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        65556      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7717570                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          79646     70.98%     70.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         16351     14.57%     85.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        16207     14.44%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11338475     83.32%     83.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       193197      1.42%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1505      0.01%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1351831      9.93%     94.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       723168      5.31%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13608176                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.739301                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             112204                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008245                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     35073086                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23106084                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13259161                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      13720380                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        50582                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       670512                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          261                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           65                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       221456                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        840311                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          48758                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         7418                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17158119                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        38992                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1693218                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       860994                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2150                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6602                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           65                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       115685                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       110307                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       225992                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13390625                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1267944                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       217550                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1972310                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1889191                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            704366                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.711495                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13268133                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13259161                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8635555                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         24389082                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.694692                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354075                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9103232                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11179637                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5978541                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3012                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       195236                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      6877259                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.625595                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.138736                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2666936     38.78%     38.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1909412     27.76%     66.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       775910     11.28%     77.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       436932      6.35%     84.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       357104      5.19%     89.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       145545      2.12%     91.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       172618      2.51%     94.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        86656      1.26%     95.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       326146      4.74%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      6877259                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9103232                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11179637                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1662241                       # Number of memory references committed
system.switch_cpus1.commit.loads              1022703                       # Number of loads committed
system.switch_cpus1.commit.membars               1506                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1606286                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10073262                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       227590                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       326146                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            23709291                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           35157273                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3624                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 106365                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9103232                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11179637                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9103232                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.859468                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.859468                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.163511                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.163511                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        60234087                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18328097                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       17372344                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3012                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 7823935                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         2905222                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2369070                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       195344                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1214512                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1128869                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          311898                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         8679                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      2901279                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              15953537                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            2905222                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1440767                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3537500                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1036415                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        475746                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           61                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1431678                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        94403                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      7753278                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.549629                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.297713                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4215778     54.37%     54.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          233286      3.01%     57.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          432470      5.58%     62.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          435937      5.62%     68.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          269827      3.48%     72.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          216690      2.79%     74.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          134268      1.73%     76.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          126595      1.63%     78.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1688427     21.78%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      7753278                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.371325                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.039068                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3026231                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       470313                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3397207                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        21093                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        838433                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       490959                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          275                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      19130289                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1363                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        838433                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3247020                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          93375                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        75901                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3193437                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       305108                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      18441333                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents        127103                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        93566                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     25916304                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     86003138                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     86003138                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     15952302                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         9963988                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3285                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1570                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           853251                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1704825                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       867926                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        11150                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       333315                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          17372777                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3140                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         13816254                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        27668                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      5911165                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     18067817                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples      7753278                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.781989                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.894825                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2649006     34.17%     34.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1677860     21.64%     55.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1133414     14.62%     70.43% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       729385      9.41%     79.83% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       765920      9.88%     89.71% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       368865      4.76%     94.47% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       294222      3.79%     98.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        66774      0.86%     99.13% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        67832      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      7753278                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          85929     72.57%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         16317     13.78%     86.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        16167     13.65%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     11558984     83.66%     83.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       185459      1.34%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1570      0.01%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1337216      9.68%     94.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       733025      5.31%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      13816254                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.765896                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             118413                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008571                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     35531867                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     23287116                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     13497312                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      13934667                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        43578                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       665063                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          169                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           34                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       209279                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        838433                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          48466                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         8467                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     17375924                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        34656                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1704825                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       867926                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1570                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          6652                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           34                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       121138                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       109033                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       230171                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     13631490                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1275230                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       184764                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             1991466                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1932816                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            716236                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.742281                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              13501759                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             13497312                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          8599134                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         24669306                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.725131                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.348576                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9290312                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     11438802                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      5937162                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3140                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       197440                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      6914845                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.654238                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.147197                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2619721     37.89%     37.89% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      1939196     28.04%     65.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       804826     11.64%     77.57% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       401831      5.81%     83.38% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       401129      5.80%     89.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       162942      2.36%     91.54% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       164585      2.38%     93.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        87195      1.26%     95.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       333420      4.82%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      6914845                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9290312                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      11438802                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1698409                       # Number of memory references committed
system.switch_cpus2.commit.loads              1039762                       # Number of loads committed
system.switch_cpus2.commit.membars               1570                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1650972                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10305502                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       235887                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       333420                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            23957389                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           35590937                       # The number of ROB writes
system.switch_cpus2.timesIdled                   3017                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                  70657                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9290312                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             11438802                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9290312                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.842161                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.842161                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.187422                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.187422                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        61226756                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       18758682                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       17575382                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3140                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 7823935                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         2958753                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2415886                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       198857                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1240539                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1161898                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          303660                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         8771                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3058003                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              16063156                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            2958753                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1465558                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3480345                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1033940                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        423514                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           14                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1489074                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        77499                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      7795334                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.547553                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.342079                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4314989     55.35%     55.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          284832      3.65%     59.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          428704      5.50%     64.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          295394      3.79%     68.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          207554      2.66%     70.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          201533      2.59%     73.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          121990      1.56%     75.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          261921      3.36%     78.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1678417     21.53%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      7795334                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.378167                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.053079                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3146491                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       445382                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3321430                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        48763                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        833255                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       496152                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          278                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      19226038                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1202                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        833255                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3324432                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          47690                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       143419                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3188597                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       257930                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      18643069                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents        106757                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        88465                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     26159910                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     86759815                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     86759815                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     16051005                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10108900                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3348                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         1599                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           776590                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1708687                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       870275                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        10414                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       203558                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          17365154                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3193                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         13858664                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        27765                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      5816507                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     17770235                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved            5                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      7795334                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.777815                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.922228                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2784294     35.72%     35.72% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1580176     20.27%     55.99% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1095886     14.06%     70.05% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       745609      9.56%     79.61% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       766875      9.84%     89.45% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       362004      4.64%     94.09% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       324593      4.16%     98.26% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        62365      0.80%     99.06% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        73532      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      7795334                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          75190     70.58%     70.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         14907     13.99%     84.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        16438     15.43%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     11590481     83.63%     83.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       174727      1.26%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1595      0.01%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1361976      9.83%     94.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       729885      5.27%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      13858664                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.771316                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             106535                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007687                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     35646962                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     23184889                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     13470657                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      13965199                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        43653                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       665685                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          590                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           35                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       206906                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        833255                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          25161                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         4661                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     17368349                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        62833                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1708687                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       870275                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         1599                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          3938                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           35                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       120030                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       109199                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       229229                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     13600738                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1272517                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       257926                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             1984129                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1932866                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            711612                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.738350                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              13476668                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             13470657                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          8721100                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         24774501                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.721724                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.352019                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      9332227                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     11503416                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      5864903                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3188                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       200254                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      6962078                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.652296                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.177653                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2655406     38.14%     38.14% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      1999655     28.72%     66.86% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       756831     10.87%     77.73% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       422893      6.07%     83.81% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       353482      5.08%     88.89% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       158777      2.28%     91.17% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       151038      2.17%     93.34% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       104589      1.50%     94.84% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       359407      5.16%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      6962078                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      9332227                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      11503416                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1706371                       # Number of memory references committed
system.switch_cpus3.commit.loads              1043002                       # Number of loads committed
system.switch_cpus3.commit.membars               1594                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1668935                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         10356163                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       237952                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       359407                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            23970990                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           35570508                       # The number of ROB writes
system.switch_cpus3.timesIdled                   1695                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                  28601                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            9332227                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             11503416                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      9332227                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.838378                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.838378                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.192779                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.192779                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        61083413                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       18738078                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       17678942                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3188                       # number of misc regfile writes
system.l2.replacements                           2300                       # number of replacements
system.l2.tagsinuse                            131072                       # Cycle average of tags in use
system.l2.total_refs                          1835517                       # Total number of references to valid blocks.
system.l2.sampled_refs                         133372                       # Sample count of references to valid blocks.
system.l2.avg_refs                          13.762386                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         42943.162470                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     12.912002                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    418.021168                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     12.974405                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    482.711111                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     13.957961                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    130.662640                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     15.567212                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    124.806580                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.inst             98.510758                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          23854.475013                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.inst                     1                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          28944.482063                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.inst                     1                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data          17990.839614                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data          16026.917003                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.327630                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000099                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.003189                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000099                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.003683                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000106                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.000997                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000119                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.000952                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.inst             0.000752                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.181995                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.inst             0.000008                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.220829                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.inst             0.000008                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.137259                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.122276                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         4288                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         5657                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         3421                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         2834                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   16201                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             5886                       # number of Writeback hits
system.l2.Writeback_hits::total                  5886                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         4288                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         5657                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         3421                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         2834                       # number of demand (read+write) hits
system.l2.demand_hits::total                    16201                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         4288                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         5657                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         3421                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         2834                       # number of overall hits
system.l2.overall_hits::total                   16201                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          774                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          958                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data          256                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          256                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  2300                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          774                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          958                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data          256                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          256                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2300                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          774                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          958                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data          256                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          256                       # number of overall misses
system.l2.overall_misses::total                  2300                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       555787                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     46515310                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       749712                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     58187072                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       698239                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     16270563                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst       775464                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     15707933                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       139460080                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       555787                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     46515310                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       749712                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     58187072                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       698239                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     16270563                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst       775464                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     15707933                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        139460080                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       555787                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     46515310                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       749712                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     58187072                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       698239                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     16270563                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst       775464                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     15707933                       # number of overall miss cycles
system.l2.overall_miss_latency::total       139460080                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         5062                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         6615                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         3677                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         3090                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               18501                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         5886                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              5886                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         5062                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         6615                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         3677                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         3090                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                18501                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         5062                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         6615                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         3677                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         3090                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               18501                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.928571                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.152904                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.144822                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.069622                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.082848                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.124318                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.928571                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.152904                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.144822                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.069622                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.082848                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.124318                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.928571                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.152904                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.144822                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.069622                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.082848                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.124318                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 42752.846154                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 60097.299742                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 57670.153846                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 60738.070981                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 49874.214286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 63556.886719                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 48466.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 61359.113281                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 60634.817391                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 42752.846154                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 60097.299742                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 57670.153846                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 60738.070981                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 49874.214286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 63556.886719                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 48466.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 61359.113281                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 60634.817391                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 42752.846154                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 60097.299742                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 57670.153846                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 60738.070981                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 49874.214286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 63556.886719                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 48466.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 61359.113281                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 60634.817391                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1624                       # number of writebacks
system.l2.writebacks::total                      1624                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          774                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          958                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data          256                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          256                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             2300                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          774                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          958                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data          256                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          256                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2300                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          774                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          958                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data          256                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          256                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2300                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       481594                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     42027611                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       673705                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     52624536                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       616964                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     14797570                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst       680273                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     14227643                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    126129896                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       481594                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     42027611                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       673705                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     52624536                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       616964                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     14797570                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst       680273                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     14227643                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    126129896                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       481594                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     42027611                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       673705                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     52624536                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       616964                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     14797570                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst       680273                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     14227643                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    126129896                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.928571                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.152904                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.144822                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.069622                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.082848                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.124318                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.928571                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.152904                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.144822                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.069622                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.082848                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.124318                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.928571                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.152904                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.144822                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.069622                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.082848                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.124318                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 37045.692308                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 54299.239018                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 51823.461538                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 54931.665971                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 44068.857143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 57803.007812                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 42517.062500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 55576.730469                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 54839.085217                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 37045.692308                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 54299.239018                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 51823.461538                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 54931.665971                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 44068.857143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 57803.007812                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 42517.062500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 55576.730469                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 54839.085217                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 37045.692308                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 54299.239018                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 51823.461538                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 54931.665971                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 44068.857143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 57803.007812                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 42517.062500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 55576.730469                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 54839.085217                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               540.908593                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001699801                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1851570.796673                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.908593                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022289                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.866841                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1667687                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1667687                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1667687                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1667687                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1667687                       # number of overall hits
system.cpu0.icache.overall_hits::total        1667687                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       693764                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       693764                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       693764                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       693764                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       693764                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       693764                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1667703                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1667703                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1667703                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1667703                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1667703                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1667703                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000010                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000010                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 43360.250000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 43360.250000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 43360.250000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 43360.250000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 43360.250000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 43360.250000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       595469                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       595469                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       595469                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       595469                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       595469                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       595469                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 42533.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 42533.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 42533.500000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 42533.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 42533.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 42533.500000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5062                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223935935                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5318                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              42109.051335                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   199.042541                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    56.957459                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.777510                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.222490                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2067578                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2067578                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       436940                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        436940                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1001                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1001                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1000                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1000                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2504518                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2504518                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2504518                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2504518                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        13695                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        13695                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        13695                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         13695                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        13695                       # number of overall misses
system.cpu0.dcache.overall_misses::total        13695                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    471101826                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    471101826                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    471101826                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    471101826                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    471101826                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    471101826                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2081273                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2081273                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1001                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1001                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2518213                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2518213                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2518213                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2518213                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.006580                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.006580                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005438                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005438                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005438                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005438                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 34399.549179                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 34399.549179                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 34399.549179                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 34399.549179                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 34399.549179                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 34399.549179                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1791                       # number of writebacks
system.cpu0.dcache.writebacks::total             1791                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         8633                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         8633                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         8633                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         8633                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         8633                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         8633                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5062                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5062                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5062                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5062                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5062                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5062                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     81155475                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     81155475                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     81155475                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     81155475                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     81155475                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     81155475                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002432                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002432                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002010                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002010                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002010                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002010                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 16032.294548                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16032.294548                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 16032.294548                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16032.294548                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 16032.294548                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16032.294548                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.974382                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1088367506                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2194289.326613                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.974382                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020792                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794831                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1394092                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1394092                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1394092                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1394092                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1394092                       # number of overall hits
system.cpu1.icache.overall_hits::total        1394092                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       921318                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       921318                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       921318                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       921318                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       921318                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       921318                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1394108                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1394108                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1394108                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1394108                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1394108                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1394108                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 57582.375000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 57582.375000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 57582.375000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 57582.375000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 57582.375000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 57582.375000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       772051                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       772051                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       772051                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       772051                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       772051                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       772051                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 59388.538462                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 59388.538462                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 59388.538462                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 59388.538462                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 59388.538462                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 59388.538462                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  6615                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               177804478                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  6871                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              25877.525542                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   222.189201                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    33.810799                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.867927                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.132073                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       963730                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         963730                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       636524                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        636524                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2034                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2034                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1506                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1506                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1600254                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1600254                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1600254                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1600254                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        14232                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        14232                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        14232                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         14232                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        14232                       # number of overall misses
system.cpu1.dcache.overall_misses::total        14232                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    419425018                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    419425018                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    419425018                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    419425018                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    419425018                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    419425018                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       977962                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       977962                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       636524                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       636524                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2034                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2034                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1506                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1506                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1614486                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1614486                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1614486                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1614486                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014553                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014553                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008815                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008815                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008815                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008815                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 29470.560568                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 29470.560568                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 29470.560568                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 29470.560568                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 29470.560568                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 29470.560568                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2332                       # number of writebacks
system.cpu1.dcache.writebacks::total             2332                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         7617                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         7617                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         7617                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         7617                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         7617                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         7617                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         6615                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         6615                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         6615                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         6615                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         6615                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         6615                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    110754311                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    110754311                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    110754311                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    110754311                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    110754311                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    110754311                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006764                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006764                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004097                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004097                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004097                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004097                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 16742.904157                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 16742.904157                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 16742.904157                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 16742.904157                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 16742.904157                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 16742.904157                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.957935                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1086071346                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2345726.449244                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.957935                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022368                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741920                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1431662                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1431662                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1431662                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1431662                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1431662                       # number of overall hits
system.cpu2.icache.overall_hits::total        1431662                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       890707                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       890707                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       890707                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       890707                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       890707                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       890707                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1431678                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1431678                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1431678                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1431678                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1431678                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1431678                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 55669.187500                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 55669.187500                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 55669.187500                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 55669.187500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 55669.187500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 55669.187500                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       716249                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       716249                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       716249                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       716249                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       716249                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       716249                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 51160.642857                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 51160.642857                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 51160.642857                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 51160.642857                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 51160.642857                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 51160.642857                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  3677                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               166187837                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  3933                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              42254.725909                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   218.923547                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    37.076453                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.855170                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.144830                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       972699                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         972699                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       655556                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        655556                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1570                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1570                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1570                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1570                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1628255                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1628255                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1628255                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1628255                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         9680                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         9680                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         9680                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          9680                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         9680                       # number of overall misses
system.cpu2.dcache.overall_misses::total         9680                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    279032995                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    279032995                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    279032995                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    279032995                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    279032995                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    279032995                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       982379                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       982379                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       655556                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       655556                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1570                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1570                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1570                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1570                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1637935                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1637935                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1637935                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1637935                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009854                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009854                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005910                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005910                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005910                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005910                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 28825.722624                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 28825.722624                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 28825.722624                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 28825.722624                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 28825.722624                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 28825.722624                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          916                       # number of writebacks
system.cpu2.dcache.writebacks::total              916                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         6003                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         6003                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         6003                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         6003                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         6003                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         6003                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3677                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3677                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         3677                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3677                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         3677                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3677                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     43067320                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     43067320                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     43067320                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     43067320                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     43067320                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     43067320                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003743                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003743                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002245                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002245                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002245                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002245                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 11712.624422                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 11712.624422                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 11712.624422                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 11712.624422                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 11712.624422                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 11712.624422                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               461.567183                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1089430342                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2358074.333333                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    15.567183                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          446                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.024947                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.714744                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.739691                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1489055                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1489055                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1489055                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1489055                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1489055                       # number of overall hits
system.cpu3.icache.overall_hits::total        1489055                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           19                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           19                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           19                       # number of overall misses
system.cpu3.icache.overall_misses::total           19                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst       979428                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total       979428                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst       979428                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total       979428                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst       979428                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total       979428                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1489074                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1489074                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1489074                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1489074                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1489074                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1489074                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000013                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000013                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000013                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000013                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000013                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000013                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 51548.842105                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 51548.842105                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 51548.842105                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 51548.842105                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 51548.842105                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 51548.842105                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           16                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           16                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           16                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst       792989                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total       792989                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst       792989                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total       792989                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst       792989                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total       792989                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000011                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000011                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000011                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000011                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 49561.812500                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 49561.812500                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 49561.812500                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 49561.812500                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 49561.812500                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 49561.812500                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  3090                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               161217688                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  3346                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              48182.213987                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   212.564579                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    43.435421                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.830330                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.169670                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       968646                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         968646                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       660181                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        660181                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1598                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1598                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1594                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1594                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1628827                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1628827                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1628827                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1628827                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         6362                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         6362                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         6362                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          6362                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         6362                       # number of overall misses
system.cpu3.dcache.overall_misses::total         6362                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    159761412                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    159761412                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    159761412                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    159761412                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    159761412                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    159761412                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       975008                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       975008                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       660181                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       660181                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1598                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1598                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1594                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1594                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1635189                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1635189                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1635189                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1635189                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.006525                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.006525                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.003891                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.003891                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.003891                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.003891                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 25111.822069                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 25111.822069                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 25111.822069                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 25111.822069                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 25111.822069                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 25111.822069                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          847                       # number of writebacks
system.cpu3.dcache.writebacks::total              847                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         3272                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         3272                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         3272                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         3272                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         3272                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         3272                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         3090                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         3090                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         3090                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         3090                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         3090                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         3090                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     41793497                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     41793497                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     41793497                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     41793497                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     41793497                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     41793497                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003169                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003169                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.001890                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.001890                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.001890                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.001890                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 13525.403560                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 13525.403560                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 13525.403560                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 13525.403560                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 13525.403560                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 13525.403560                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
