-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity rocev2_top_merge_rx_pkgs_64_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    rx_rethSift2mergerFifo_dout : IN STD_LOGIC_VECTOR (127 downto 0);
    rx_rethSift2mergerFifo_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    rx_rethSift2mergerFifo_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    rx_rethSift2mergerFifo_empty_n : IN STD_LOGIC;
    rx_rethSift2mergerFifo_read : OUT STD_LOGIC;
    rx_aethSift2mergerFifo_dout : IN STD_LOGIC_VECTOR (127 downto 0);
    rx_aethSift2mergerFifo_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    rx_aethSift2mergerFifo_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    rx_aethSift2mergerFifo_empty_n : IN STD_LOGIC;
    rx_aethSift2mergerFifo_read : OUT STD_LOGIC;
    rx_exhNoShiftFifo_dout : IN STD_LOGIC_VECTOR (127 downto 0);
    rx_exhNoShiftFifo_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    rx_exhNoShiftFifo_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    rx_exhNoShiftFifo_empty_n : IN STD_LOGIC;
    rx_exhNoShiftFifo_read : OUT STD_LOGIC;
    rx_pkgShiftTypeFifo_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    rx_pkgShiftTypeFifo_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    rx_pkgShiftTypeFifo_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    rx_pkgShiftTypeFifo_empty_n : IN STD_LOGIC;
    rx_pkgShiftTypeFifo_read : OUT STD_LOGIC;
    m_axis_mem_write_data_TREADY : IN STD_LOGIC;
    m_axis_mem_write_data_TDATA : OUT STD_LOGIC_VECTOR (127 downto 0);
    m_axis_mem_write_data_TVALID : OUT STD_LOGIC );
end;


architecture behav of rocev2_top_merge_rx_pkgs_64_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv128_lc_2 : STD_LOGIC_VECTOR (127 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001001000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal tmp_157_i_nbreadreq_fu_52_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op26_read_state1 : BOOLEAN;
    signal tmp_i_256_nbreadreq_fu_66_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op35_read_state1 : BOOLEAN;
    signal tmp_156_i_nbreadreq_fu_80_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op45_read_state1 : BOOLEAN;
    signal tmp_i_nbreadreq_fu_94_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op54_read_state1 : BOOLEAN;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal state_3_load_reg_209 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_157_i_reg_213 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op63_write_state2 : BOOLEAN;
    signal tmp_i_256_reg_225 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op65_write_state2 : BOOLEAN;
    signal tmp_156_i_reg_237 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op66_write_state2 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state2_io : BOOLEAN;
    signal state_3_load_reg_209_pp0_iter1_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_157_i_reg_213_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op67_write_state3 : BOOLEAN;
    signal tmp_i_256_reg_225_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op68_write_state3 : BOOLEAN;
    signal tmp_156_i_reg_237_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op69_write_state3 : BOOLEAN;
    signal regslice_both_m_axis_mem_write_data_U_apdone_blk : STD_LOGIC;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state3_io : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal state_3 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal m_axis_mem_write_data_TDATA_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal rx_pkgShiftTypeFifo_blk_n : STD_LOGIC;
    signal rx_aethSift2mergerFifo_blk_n : STD_LOGIC;
    signal rx_rethSift2mergerFifo_blk_n : STD_LOGIC;
    signal rx_exhNoShiftFifo_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal rx_rethSift2mergerFifo_read_reg_217 : STD_LOGIC_VECTOR (127 downto 0);
    signal trunc_ln2067_fu_141_p1 : STD_LOGIC_VECTOR (72 downto 0);
    signal trunc_ln2067_reg_232 : STD_LOGIC_VECTOR (72 downto 0);
    signal rx_exhNoShiftFifo_read_reg_241 : STD_LOGIC_VECTOR (127 downto 0);
    signal zext_ln2067_fu_205_p1 : STD_LOGIC_VECTOR (127 downto 0);
    signal select_ln2048_1_fu_191_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal currWord_last_V_16_fu_119_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal currWord_last_V_15_fu_133_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal currWord_last_V_fu_151_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal icmp_ln2048_1_fu_171_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln2048_fu_165_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln2048_fu_185_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln2048_fu_177_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to1 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal m_axis_mem_write_data_TDATA_int_regslice : STD_LOGIC_VECTOR (127 downto 0);
    signal m_axis_mem_write_data_TVALID_int_regslice : STD_LOGIC;
    signal m_axis_mem_write_data_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_m_axis_mem_write_data_U_vld_out : STD_LOGIC;
    signal ap_condition_277 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component rocev2_top_regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    regslice_both_m_axis_mem_write_data_U : component rocev2_top_regslice_both
    generic map (
        DataWidth => 128)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => m_axis_mem_write_data_TDATA_int_regslice,
        vld_in => m_axis_mem_write_data_TVALID_int_regslice,
        ack_in => m_axis_mem_write_data_TREADY_int_regslice,
        data_out => m_axis_mem_write_data_TDATA,
        vld_out => regslice_both_m_axis_mem_write_data_U_vld_out,
        ack_out => m_axis_mem_write_data_TREADY,
        apdone_blk => regslice_both_m_axis_mem_write_data_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    state_3_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_nbreadreq_fu_94_p3 = ap_const_lv1_1) and (state_3 = ap_const_lv2_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                state_3 <= select_ln2048_1_fu_191_p3;
            elsif ((((tmp_156_i_nbreadreq_fu_80_p3 = ap_const_lv1_1) and (state_3 = ap_const_lv2_3) and (currWord_last_V_fu_151_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_i_256_nbreadreq_fu_66_p3 = ap_const_lv1_1) and (state_3 = ap_const_lv2_1) and (currWord_last_V_15_fu_133_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_157_i_nbreadreq_fu_52_p3 = ap_const_lv1_1) and (state_3 = ap_const_lv2_2) and (currWord_last_V_16_fu_119_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                state_3 <= ap_const_lv2_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_predicate_op45_read_state1 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                rx_exhNoShiftFifo_read_reg_241 <= rx_exhNoShiftFifo_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_predicate_op26_read_state1 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                rx_rethSift2mergerFifo_read_reg_217 <= rx_rethSift2mergerFifo_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                state_3_load_reg_209 <= state_3;
                state_3_load_reg_209_pp0_iter1_reg <= state_3_load_reg_209;
                tmp_156_i_reg_237_pp0_iter1_reg <= tmp_156_i_reg_237;
                tmp_157_i_reg_213_pp0_iter1_reg <= tmp_157_i_reg_213;
                tmp_i_256_reg_225_pp0_iter1_reg <= tmp_i_256_reg_225;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((state_3 = ap_const_lv2_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_156_i_reg_237 <= tmp_156_i_nbreadreq_fu_80_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((state_3 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_157_i_reg_213 <= tmp_157_i_nbreadreq_fu_52_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((state_3 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_i_256_reg_225 <= tmp_i_256_nbreadreq_fu_66_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_256_nbreadreq_fu_66_p3 = ap_const_lv1_1) and (state_3 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                trunc_ln2067_reg_232 <= trunc_ln2067_fu_141_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, rx_rethSift2mergerFifo_empty_n, ap_predicate_op26_read_state1, rx_aethSift2mergerFifo_empty_n, ap_predicate_op35_read_state1, rx_exhNoShiftFifo_empty_n, ap_predicate_op45_read_state1, rx_pkgShiftTypeFifo_empty_n, ap_predicate_op54_read_state1, ap_done_reg, ap_predicate_op63_write_state2, ap_predicate_op65_write_state2, ap_predicate_op66_write_state2, ap_predicate_op67_write_state3, ap_predicate_op68_write_state3, ap_predicate_op69_write_state3, regslice_both_m_axis_mem_write_data_U_apdone_blk, m_axis_mem_write_data_TREADY_int_regslice)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and ((regslice_both_m_axis_mem_write_data_U_apdone_blk = ap_const_logic_1) or ((m_axis_mem_write_data_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op69_write_state3 = ap_const_boolean_1)) or ((m_axis_mem_write_data_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op68_write_state3 = ap_const_boolean_1)) or ((m_axis_mem_write_data_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op67_write_state3 = ap_const_boolean_1)))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((m_axis_mem_write_data_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op66_write_state2 = ap_const_boolean_1)) or ((m_axis_mem_write_data_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op65_write_state2 = ap_const_boolean_1)) or ((m_axis_mem_write_data_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op63_write_state2 = ap_const_boolean_1)))) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op54_read_state1 = ap_const_boolean_1) and (rx_pkgShiftTypeFifo_empty_n = ap_const_logic_0)) or ((ap_predicate_op45_read_state1 = ap_const_boolean_1) and (rx_exhNoShiftFifo_empty_n = ap_const_logic_0)) or ((ap_predicate_op35_read_state1 = ap_const_boolean_1) and (rx_aethSift2mergerFifo_empty_n = ap_const_logic_0)) or ((ap_predicate_op26_read_state1 = ap_const_boolean_1) and (rx_rethSift2mergerFifo_empty_n = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, rx_rethSift2mergerFifo_empty_n, ap_predicate_op26_read_state1, rx_aethSift2mergerFifo_empty_n, ap_predicate_op35_read_state1, rx_exhNoShiftFifo_empty_n, ap_predicate_op45_read_state1, rx_pkgShiftTypeFifo_empty_n, ap_predicate_op54_read_state1, ap_done_reg, ap_predicate_op63_write_state2, ap_predicate_op65_write_state2, ap_predicate_op66_write_state2, ap_block_state2_io, ap_predicate_op67_write_state3, ap_predicate_op68_write_state3, ap_predicate_op69_write_state3, regslice_both_m_axis_mem_write_data_U_apdone_blk, ap_block_state3_io, m_axis_mem_write_data_TREADY_int_regslice)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state3_io) or (regslice_both_m_axis_mem_write_data_U_apdone_blk = ap_const_logic_1) or ((m_axis_mem_write_data_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op69_write_state3 = ap_const_boolean_1)) or ((m_axis_mem_write_data_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op68_write_state3 = ap_const_boolean_1)) or ((m_axis_mem_write_data_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op67_write_state3 = ap_const_boolean_1)))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state2_io) or ((m_axis_mem_write_data_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op66_write_state2 = ap_const_boolean_1)) or ((m_axis_mem_write_data_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op65_write_state2 = ap_const_boolean_1)) or ((m_axis_mem_write_data_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op63_write_state2 = ap_const_boolean_1)))) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op54_read_state1 = ap_const_boolean_1) and (rx_pkgShiftTypeFifo_empty_n = ap_const_logic_0)) or ((ap_predicate_op45_read_state1 = ap_const_boolean_1) and (rx_exhNoShiftFifo_empty_n = ap_const_logic_0)) or ((ap_predicate_op35_read_state1 = ap_const_boolean_1) and (rx_aethSift2mergerFifo_empty_n = ap_const_logic_0)) or ((ap_predicate_op26_read_state1 = ap_const_boolean_1) and (rx_rethSift2mergerFifo_empty_n = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, rx_rethSift2mergerFifo_empty_n, ap_predicate_op26_read_state1, rx_aethSift2mergerFifo_empty_n, ap_predicate_op35_read_state1, rx_exhNoShiftFifo_empty_n, ap_predicate_op45_read_state1, rx_pkgShiftTypeFifo_empty_n, ap_predicate_op54_read_state1, ap_done_reg, ap_predicate_op63_write_state2, ap_predicate_op65_write_state2, ap_predicate_op66_write_state2, ap_block_state2_io, ap_predicate_op67_write_state3, ap_predicate_op68_write_state3, ap_predicate_op69_write_state3, regslice_both_m_axis_mem_write_data_U_apdone_blk, ap_block_state3_io, m_axis_mem_write_data_TREADY_int_regslice)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state3_io) or (regslice_both_m_axis_mem_write_data_U_apdone_blk = ap_const_logic_1) or ((m_axis_mem_write_data_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op69_write_state3 = ap_const_boolean_1)) or ((m_axis_mem_write_data_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op68_write_state3 = ap_const_boolean_1)) or ((m_axis_mem_write_data_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op67_write_state3 = ap_const_boolean_1)))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state2_io) or ((m_axis_mem_write_data_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op66_write_state2 = ap_const_boolean_1)) or ((m_axis_mem_write_data_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op65_write_state2 = ap_const_boolean_1)) or ((m_axis_mem_write_data_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op63_write_state2 = ap_const_boolean_1)))) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op54_read_state1 = ap_const_boolean_1) and (rx_pkgShiftTypeFifo_empty_n = ap_const_logic_0)) or ((ap_predicate_op45_read_state1 = ap_const_boolean_1) and (rx_exhNoShiftFifo_empty_n = ap_const_logic_0)) or ((ap_predicate_op35_read_state1 = ap_const_boolean_1) and (rx_aethSift2mergerFifo_empty_n = ap_const_logic_0)) or ((ap_predicate_op26_read_state1 = ap_const_boolean_1) and (rx_rethSift2mergerFifo_empty_n = ap_const_logic_0)))));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(rx_rethSift2mergerFifo_empty_n, ap_predicate_op26_read_state1, rx_aethSift2mergerFifo_empty_n, ap_predicate_op35_read_state1, rx_exhNoShiftFifo_empty_n, ap_predicate_op45_read_state1, rx_pkgShiftTypeFifo_empty_n, ap_predicate_op54_read_state1, ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op54_read_state1 = ap_const_boolean_1) and (rx_pkgShiftTypeFifo_empty_n = ap_const_logic_0)) or ((ap_predicate_op45_read_state1 = ap_const_boolean_1) and (rx_exhNoShiftFifo_empty_n = ap_const_logic_0)) or ((ap_predicate_op35_read_state1 = ap_const_boolean_1) and (rx_aethSift2mergerFifo_empty_n = ap_const_logic_0)) or ((ap_predicate_op26_read_state1 = ap_const_boolean_1) and (rx_rethSift2mergerFifo_empty_n = ap_const_logic_0)));
    end process;


    ap_block_state2_io_assign_proc : process(ap_predicate_op63_write_state2, ap_predicate_op65_write_state2, ap_predicate_op66_write_state2, m_axis_mem_write_data_TREADY_int_regslice)
    begin
                ap_block_state2_io <= (((m_axis_mem_write_data_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op66_write_state2 = ap_const_boolean_1)) or ((m_axis_mem_write_data_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op65_write_state2 = ap_const_boolean_1)) or ((m_axis_mem_write_data_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op63_write_state2 = ap_const_boolean_1)));
    end process;


    ap_block_state2_pp0_stage0_iter1_assign_proc : process(ap_predicate_op63_write_state2, ap_predicate_op65_write_state2, ap_predicate_op66_write_state2, m_axis_mem_write_data_TREADY_int_regslice)
    begin
                ap_block_state2_pp0_stage0_iter1 <= (((m_axis_mem_write_data_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op66_write_state2 = ap_const_boolean_1)) or ((m_axis_mem_write_data_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op65_write_state2 = ap_const_boolean_1)) or ((m_axis_mem_write_data_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op63_write_state2 = ap_const_boolean_1)));
    end process;


    ap_block_state3_io_assign_proc : process(ap_predicate_op67_write_state3, ap_predicate_op68_write_state3, ap_predicate_op69_write_state3, m_axis_mem_write_data_TREADY_int_regslice)
    begin
                ap_block_state3_io <= (((m_axis_mem_write_data_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op69_write_state3 = ap_const_boolean_1)) or ((m_axis_mem_write_data_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op68_write_state3 = ap_const_boolean_1)) or ((m_axis_mem_write_data_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op67_write_state3 = ap_const_boolean_1)));
    end process;


    ap_block_state3_pp0_stage0_iter2_assign_proc : process(ap_predicate_op67_write_state3, ap_predicate_op68_write_state3, ap_predicate_op69_write_state3, regslice_both_m_axis_mem_write_data_U_apdone_blk, m_axis_mem_write_data_TREADY_int_regslice)
    begin
                ap_block_state3_pp0_stage0_iter2 <= ((regslice_both_m_axis_mem_write_data_U_apdone_blk = ap_const_logic_1) or ((m_axis_mem_write_data_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op69_write_state3 = ap_const_boolean_1)) or ((m_axis_mem_write_data_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op68_write_state3 = ap_const_boolean_1)) or ((m_axis_mem_write_data_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op67_write_state3 = ap_const_boolean_1)));
    end process;


    ap_condition_277_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_01001)
    begin
                ap_condition_277 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001));
    end process;


    ap_done_assign_proc : process(ap_enable_reg_pp0_iter2, ap_done_reg, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_predicate_op26_read_state1_assign_proc : process(tmp_157_i_nbreadreq_fu_52_p3, state_3)
    begin
                ap_predicate_op26_read_state1 <= ((tmp_157_i_nbreadreq_fu_52_p3 = ap_const_lv1_1) and (state_3 = ap_const_lv2_2));
    end process;


    ap_predicate_op35_read_state1_assign_proc : process(tmp_i_256_nbreadreq_fu_66_p3, state_3)
    begin
                ap_predicate_op35_read_state1 <= ((tmp_i_256_nbreadreq_fu_66_p3 = ap_const_lv1_1) and (state_3 = ap_const_lv2_1));
    end process;


    ap_predicate_op45_read_state1_assign_proc : process(tmp_156_i_nbreadreq_fu_80_p3, state_3)
    begin
                ap_predicate_op45_read_state1 <= ((tmp_156_i_nbreadreq_fu_80_p3 = ap_const_lv1_1) and (state_3 = ap_const_lv2_3));
    end process;


    ap_predicate_op54_read_state1_assign_proc : process(tmp_i_nbreadreq_fu_94_p3, state_3)
    begin
                ap_predicate_op54_read_state1 <= ((tmp_i_nbreadreq_fu_94_p3 = ap_const_lv1_1) and (state_3 = ap_const_lv2_0));
    end process;


    ap_predicate_op63_write_state2_assign_proc : process(state_3_load_reg_209, tmp_157_i_reg_213)
    begin
                ap_predicate_op63_write_state2 <= ((tmp_157_i_reg_213 = ap_const_lv1_1) and (state_3_load_reg_209 = ap_const_lv2_2));
    end process;


    ap_predicate_op65_write_state2_assign_proc : process(state_3_load_reg_209, tmp_i_256_reg_225)
    begin
                ap_predicate_op65_write_state2 <= ((tmp_i_256_reg_225 = ap_const_lv1_1) and (state_3_load_reg_209 = ap_const_lv2_1));
    end process;


    ap_predicate_op66_write_state2_assign_proc : process(state_3_load_reg_209, tmp_156_i_reg_237)
    begin
                ap_predicate_op66_write_state2 <= ((tmp_156_i_reg_237 = ap_const_lv1_1) and (state_3_load_reg_209 = ap_const_lv2_3));
    end process;


    ap_predicate_op67_write_state3_assign_proc : process(state_3_load_reg_209_pp0_iter1_reg, tmp_157_i_reg_213_pp0_iter1_reg)
    begin
                ap_predicate_op67_write_state3 <= ((tmp_157_i_reg_213_pp0_iter1_reg = ap_const_lv1_1) and (state_3_load_reg_209_pp0_iter1_reg = ap_const_lv2_2));
    end process;


    ap_predicate_op68_write_state3_assign_proc : process(state_3_load_reg_209_pp0_iter1_reg, tmp_i_256_reg_225_pp0_iter1_reg)
    begin
                ap_predicate_op68_write_state3 <= ((tmp_i_256_reg_225_pp0_iter1_reg = ap_const_lv1_1) and (state_3_load_reg_209_pp0_iter1_reg = ap_const_lv2_1));
    end process;


    ap_predicate_op69_write_state3_assign_proc : process(state_3_load_reg_209_pp0_iter1_reg, tmp_156_i_reg_237_pp0_iter1_reg)
    begin
                ap_predicate_op69_write_state3 <= ((tmp_156_i_reg_237_pp0_iter1_reg = ap_const_lv1_1) and (state_3_load_reg_209_pp0_iter1_reg = ap_const_lv2_3));
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to1 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    currWord_last_V_15_fu_133_p3 <= rx_aethSift2mergerFifo_dout(72 downto 72);
    currWord_last_V_16_fu_119_p3 <= rx_rethSift2mergerFifo_dout(72 downto 72);
    currWord_last_V_fu_151_p3 <= rx_exhNoShiftFifo_dout(72 downto 72);
    icmp_ln2048_1_fu_171_p2 <= "1" when (rx_pkgShiftTypeFifo_dout = ap_const_lv32_0) else "0";
    icmp_ln2048_fu_165_p2 <= "1" when (rx_pkgShiftTypeFifo_dout = ap_const_lv32_1) else "0";

    m_axis_mem_write_data_TDATA_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_predicate_op63_write_state2, ap_predicate_op65_write_state2, ap_predicate_op66_write_state2, ap_predicate_op67_write_state3, ap_predicate_op68_write_state3, ap_predicate_op69_write_state3, ap_block_pp0_stage0, m_axis_mem_write_data_TREADY_int_regslice)
    begin
        if ((((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op69_write_state3 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op68_write_state3 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op67_write_state3 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op66_write_state2 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op65_write_state2 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op63_write_state2 = ap_const_boolean_1)))) then 
            m_axis_mem_write_data_TDATA_blk_n <= m_axis_mem_write_data_TREADY_int_regslice;
        else 
            m_axis_mem_write_data_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    m_axis_mem_write_data_TDATA_int_regslice_assign_proc : process(ap_predicate_op63_write_state2, ap_predicate_op65_write_state2, ap_predicate_op66_write_state2, rx_rethSift2mergerFifo_read_reg_217, rx_exhNoShiftFifo_read_reg_241, zext_ln2067_fu_205_p1, ap_condition_277)
    begin
        if ((ap_const_boolean_1 = ap_condition_277)) then
            if ((ap_predicate_op66_write_state2 = ap_const_boolean_1)) then 
                m_axis_mem_write_data_TDATA_int_regslice <= rx_exhNoShiftFifo_read_reg_241;
            elsif ((ap_predicate_op65_write_state2 = ap_const_boolean_1)) then 
                m_axis_mem_write_data_TDATA_int_regslice <= zext_ln2067_fu_205_p1;
            elsif ((ap_predicate_op63_write_state2 = ap_const_boolean_1)) then 
                m_axis_mem_write_data_TDATA_int_regslice <= rx_rethSift2mergerFifo_read_reg_217;
            else 
                m_axis_mem_write_data_TDATA_int_regslice <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            m_axis_mem_write_data_TDATA_int_regslice <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    m_axis_mem_write_data_TVALID <= regslice_both_m_axis_mem_write_data_U_vld_out;

    m_axis_mem_write_data_TVALID_int_regslice_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op63_write_state2, ap_predicate_op65_write_state2, ap_predicate_op66_write_state2, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op66_write_state2 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op65_write_state2 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op63_write_state2 = ap_const_boolean_1)))) then 
            m_axis_mem_write_data_TVALID_int_regslice <= ap_const_logic_1;
        else 
            m_axis_mem_write_data_TVALID_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    or_ln2048_fu_185_p2 <= (icmp_ln2048_fu_165_p2 or icmp_ln2048_1_fu_171_p2);

    rx_aethSift2mergerFifo_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, rx_aethSift2mergerFifo_empty_n, ap_predicate_op35_read_state1, ap_done_reg, ap_block_pp0_stage0)
    begin
        if (((ap_done_reg = ap_const_logic_0) and (ap_predicate_op35_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            rx_aethSift2mergerFifo_blk_n <= rx_aethSift2mergerFifo_empty_n;
        else 
            rx_aethSift2mergerFifo_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    rx_aethSift2mergerFifo_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_predicate_op35_read_state1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_predicate_op35_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            rx_aethSift2mergerFifo_read <= ap_const_logic_1;
        else 
            rx_aethSift2mergerFifo_read <= ap_const_logic_0;
        end if; 
    end process;


    rx_exhNoShiftFifo_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, rx_exhNoShiftFifo_empty_n, ap_predicate_op45_read_state1, ap_done_reg, ap_block_pp0_stage0)
    begin
        if (((ap_done_reg = ap_const_logic_0) and (ap_predicate_op45_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            rx_exhNoShiftFifo_blk_n <= rx_exhNoShiftFifo_empty_n;
        else 
            rx_exhNoShiftFifo_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    rx_exhNoShiftFifo_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_predicate_op45_read_state1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_predicate_op45_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            rx_exhNoShiftFifo_read <= ap_const_logic_1;
        else 
            rx_exhNoShiftFifo_read <= ap_const_logic_0;
        end if; 
    end process;


    rx_pkgShiftTypeFifo_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, rx_pkgShiftTypeFifo_empty_n, ap_predicate_op54_read_state1, ap_done_reg, ap_block_pp0_stage0)
    begin
        if (((ap_done_reg = ap_const_logic_0) and (ap_predicate_op54_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            rx_pkgShiftTypeFifo_blk_n <= rx_pkgShiftTypeFifo_empty_n;
        else 
            rx_pkgShiftTypeFifo_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    rx_pkgShiftTypeFifo_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_predicate_op54_read_state1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_predicate_op54_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            rx_pkgShiftTypeFifo_read <= ap_const_logic_1;
        else 
            rx_pkgShiftTypeFifo_read <= ap_const_logic_0;
        end if; 
    end process;


    rx_rethSift2mergerFifo_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, rx_rethSift2mergerFifo_empty_n, ap_predicate_op26_read_state1, ap_done_reg, ap_block_pp0_stage0)
    begin
        if (((ap_done_reg = ap_const_logic_0) and (ap_predicate_op26_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            rx_rethSift2mergerFifo_blk_n <= rx_rethSift2mergerFifo_empty_n;
        else 
            rx_rethSift2mergerFifo_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    rx_rethSift2mergerFifo_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_predicate_op26_read_state1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_predicate_op26_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            rx_rethSift2mergerFifo_read <= ap_const_logic_1;
        else 
            rx_rethSift2mergerFifo_read <= ap_const_logic_0;
        end if; 
    end process;

    select_ln2048_1_fu_191_p3 <= 
        select_ln2048_fu_177_p3 when (or_ln2048_fu_185_p2(0) = '1') else 
        ap_const_lv2_3;
    select_ln2048_fu_177_p3 <= 
        ap_const_lv2_1 when (icmp_ln2048_1_fu_171_p2(0) = '1') else 
        ap_const_lv2_2;
    tmp_156_i_nbreadreq_fu_80_p3 <= (0=>(rx_exhNoShiftFifo_empty_n), others=>'-');
    tmp_157_i_nbreadreq_fu_52_p3 <= (0=>(rx_rethSift2mergerFifo_empty_n), others=>'-');
    tmp_i_256_nbreadreq_fu_66_p3 <= (0=>(rx_aethSift2mergerFifo_empty_n), others=>'-');
    tmp_i_nbreadreq_fu_94_p3 <= (0=>(rx_pkgShiftTypeFifo_empty_n), others=>'-');
    trunc_ln2067_fu_141_p1 <= rx_aethSift2mergerFifo_dout(73 - 1 downto 0);
    zext_ln2067_fu_205_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln2067_reg_232),128));
end behav;
